
dma-reader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b8ec  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004f4  0800b9b0  0800b9b0  0000c9b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bea4  0800bea4  0000d1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800bea4  0800bea4  0000cea4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800beac  0800beac  0000d1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800beac  0800beac  0000ceac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800beb0  0800beb0  0000ceb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800beb4  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000318  200001d4  0800c088  0000d1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004ec  0800c088  0000d4ec  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000d1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001175d  00000000  00000000  0000d1fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002875  00000000  00000000  0001e959  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fe0  00000000  00000000  000211d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c5e  00000000  00000000  000221b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001699b  00000000  00000000  00022e0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000141ea  00000000  00000000  000397a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00088163  00000000  00000000  0004d993  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d5af6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004a0c  00000000  00000000  000d5b3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  000da548  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001d4 	.word	0x200001d4
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800b994 	.word	0x0800b994

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001d8 	.word	0x200001d8
 8000104:	0800b994 	.word	0x0800b994

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			@ (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	@ 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			@ (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	@ 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	@ 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			@ (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			@ (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 f8b1 	bl	80015a4 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f000 fff5 	bl	800143c <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 f8a3 	bl	80015a4 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			@ (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 f899 	bl	80015a4 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 f81f 	bl	80014c4 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 f815 	bl	80014c4 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__aeabi_uldivmod>:
 80004a8:	2b00      	cmp	r3, #0
 80004aa:	d111      	bne.n	80004d0 <__aeabi_uldivmod+0x28>
 80004ac:	2a00      	cmp	r2, #0
 80004ae:	d10f      	bne.n	80004d0 <__aeabi_uldivmod+0x28>
 80004b0:	2900      	cmp	r1, #0
 80004b2:	d100      	bne.n	80004b6 <__aeabi_uldivmod+0xe>
 80004b4:	2800      	cmp	r0, #0
 80004b6:	d002      	beq.n	80004be <__aeabi_uldivmod+0x16>
 80004b8:	2100      	movs	r1, #0
 80004ba:	43c9      	mvns	r1, r1
 80004bc:	0008      	movs	r0, r1
 80004be:	b407      	push	{r0, r1, r2}
 80004c0:	4802      	ldr	r0, [pc, #8]	@ (80004cc <__aeabi_uldivmod+0x24>)
 80004c2:	a102      	add	r1, pc, #8	@ (adr r1, 80004cc <__aeabi_uldivmod+0x24>)
 80004c4:	1840      	adds	r0, r0, r1
 80004c6:	9002      	str	r0, [sp, #8]
 80004c8:	bd03      	pop	{r0, r1, pc}
 80004ca:	46c0      	nop			@ (mov r8, r8)
 80004cc:	ffffff5d 	.word	0xffffff5d
 80004d0:	b403      	push	{r0, r1}
 80004d2:	4668      	mov	r0, sp
 80004d4:	b501      	push	{r0, lr}
 80004d6:	9802      	ldr	r0, [sp, #8]
 80004d8:	f000 f806 	bl	80004e8 <__udivmoddi4>
 80004dc:	9b01      	ldr	r3, [sp, #4]
 80004de:	469e      	mov	lr, r3
 80004e0:	b002      	add	sp, #8
 80004e2:	bc0c      	pop	{r2, r3}
 80004e4:	4770      	bx	lr
 80004e6:	46c0      	nop			@ (mov r8, r8)

080004e8 <__udivmoddi4>:
 80004e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004ea:	4657      	mov	r7, sl
 80004ec:	464e      	mov	r6, r9
 80004ee:	4645      	mov	r5, r8
 80004f0:	46de      	mov	lr, fp
 80004f2:	b5e0      	push	{r5, r6, r7, lr}
 80004f4:	0004      	movs	r4, r0
 80004f6:	000d      	movs	r5, r1
 80004f8:	4692      	mov	sl, r2
 80004fa:	4699      	mov	r9, r3
 80004fc:	b083      	sub	sp, #12
 80004fe:	428b      	cmp	r3, r1
 8000500:	d830      	bhi.n	8000564 <__udivmoddi4+0x7c>
 8000502:	d02d      	beq.n	8000560 <__udivmoddi4+0x78>
 8000504:	4649      	mov	r1, r9
 8000506:	4650      	mov	r0, sl
 8000508:	f002 f942 	bl	8002790 <__clzdi2>
 800050c:	0029      	movs	r1, r5
 800050e:	0006      	movs	r6, r0
 8000510:	0020      	movs	r0, r4
 8000512:	f002 f93d 	bl	8002790 <__clzdi2>
 8000516:	1a33      	subs	r3, r6, r0
 8000518:	4698      	mov	r8, r3
 800051a:	3b20      	subs	r3, #32
 800051c:	d434      	bmi.n	8000588 <__udivmoddi4+0xa0>
 800051e:	469b      	mov	fp, r3
 8000520:	4653      	mov	r3, sl
 8000522:	465a      	mov	r2, fp
 8000524:	4093      	lsls	r3, r2
 8000526:	4642      	mov	r2, r8
 8000528:	001f      	movs	r7, r3
 800052a:	4653      	mov	r3, sl
 800052c:	4093      	lsls	r3, r2
 800052e:	001e      	movs	r6, r3
 8000530:	42af      	cmp	r7, r5
 8000532:	d83b      	bhi.n	80005ac <__udivmoddi4+0xc4>
 8000534:	42af      	cmp	r7, r5
 8000536:	d100      	bne.n	800053a <__udivmoddi4+0x52>
 8000538:	e079      	b.n	800062e <__udivmoddi4+0x146>
 800053a:	465b      	mov	r3, fp
 800053c:	1ba4      	subs	r4, r4, r6
 800053e:	41bd      	sbcs	r5, r7
 8000540:	2b00      	cmp	r3, #0
 8000542:	da00      	bge.n	8000546 <__udivmoddi4+0x5e>
 8000544:	e076      	b.n	8000634 <__udivmoddi4+0x14c>
 8000546:	2200      	movs	r2, #0
 8000548:	2300      	movs	r3, #0
 800054a:	9200      	str	r2, [sp, #0]
 800054c:	9301      	str	r3, [sp, #4]
 800054e:	2301      	movs	r3, #1
 8000550:	465a      	mov	r2, fp
 8000552:	4093      	lsls	r3, r2
 8000554:	9301      	str	r3, [sp, #4]
 8000556:	2301      	movs	r3, #1
 8000558:	4642      	mov	r2, r8
 800055a:	4093      	lsls	r3, r2
 800055c:	9300      	str	r3, [sp, #0]
 800055e:	e029      	b.n	80005b4 <__udivmoddi4+0xcc>
 8000560:	4282      	cmp	r2, r0
 8000562:	d9cf      	bls.n	8000504 <__udivmoddi4+0x1c>
 8000564:	2200      	movs	r2, #0
 8000566:	2300      	movs	r3, #0
 8000568:	9200      	str	r2, [sp, #0]
 800056a:	9301      	str	r3, [sp, #4]
 800056c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800056e:	2b00      	cmp	r3, #0
 8000570:	d001      	beq.n	8000576 <__udivmoddi4+0x8e>
 8000572:	601c      	str	r4, [r3, #0]
 8000574:	605d      	str	r5, [r3, #4]
 8000576:	9800      	ldr	r0, [sp, #0]
 8000578:	9901      	ldr	r1, [sp, #4]
 800057a:	b003      	add	sp, #12
 800057c:	bcf0      	pop	{r4, r5, r6, r7}
 800057e:	46bb      	mov	fp, r7
 8000580:	46b2      	mov	sl, r6
 8000582:	46a9      	mov	r9, r5
 8000584:	46a0      	mov	r8, r4
 8000586:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000588:	4642      	mov	r2, r8
 800058a:	469b      	mov	fp, r3
 800058c:	2320      	movs	r3, #32
 800058e:	1a9b      	subs	r3, r3, r2
 8000590:	4652      	mov	r2, sl
 8000592:	40da      	lsrs	r2, r3
 8000594:	4641      	mov	r1, r8
 8000596:	0013      	movs	r3, r2
 8000598:	464a      	mov	r2, r9
 800059a:	408a      	lsls	r2, r1
 800059c:	0017      	movs	r7, r2
 800059e:	4642      	mov	r2, r8
 80005a0:	431f      	orrs	r7, r3
 80005a2:	4653      	mov	r3, sl
 80005a4:	4093      	lsls	r3, r2
 80005a6:	001e      	movs	r6, r3
 80005a8:	42af      	cmp	r7, r5
 80005aa:	d9c3      	bls.n	8000534 <__udivmoddi4+0x4c>
 80005ac:	2200      	movs	r2, #0
 80005ae:	2300      	movs	r3, #0
 80005b0:	9200      	str	r2, [sp, #0]
 80005b2:	9301      	str	r3, [sp, #4]
 80005b4:	4643      	mov	r3, r8
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d0d8      	beq.n	800056c <__udivmoddi4+0x84>
 80005ba:	07fb      	lsls	r3, r7, #31
 80005bc:	0872      	lsrs	r2, r6, #1
 80005be:	431a      	orrs	r2, r3
 80005c0:	4646      	mov	r6, r8
 80005c2:	087b      	lsrs	r3, r7, #1
 80005c4:	e00e      	b.n	80005e4 <__udivmoddi4+0xfc>
 80005c6:	42ab      	cmp	r3, r5
 80005c8:	d101      	bne.n	80005ce <__udivmoddi4+0xe6>
 80005ca:	42a2      	cmp	r2, r4
 80005cc:	d80c      	bhi.n	80005e8 <__udivmoddi4+0x100>
 80005ce:	1aa4      	subs	r4, r4, r2
 80005d0:	419d      	sbcs	r5, r3
 80005d2:	2001      	movs	r0, #1
 80005d4:	1924      	adds	r4, r4, r4
 80005d6:	416d      	adcs	r5, r5
 80005d8:	2100      	movs	r1, #0
 80005da:	3e01      	subs	r6, #1
 80005dc:	1824      	adds	r4, r4, r0
 80005de:	414d      	adcs	r5, r1
 80005e0:	2e00      	cmp	r6, #0
 80005e2:	d006      	beq.n	80005f2 <__udivmoddi4+0x10a>
 80005e4:	42ab      	cmp	r3, r5
 80005e6:	d9ee      	bls.n	80005c6 <__udivmoddi4+0xde>
 80005e8:	3e01      	subs	r6, #1
 80005ea:	1924      	adds	r4, r4, r4
 80005ec:	416d      	adcs	r5, r5
 80005ee:	2e00      	cmp	r6, #0
 80005f0:	d1f8      	bne.n	80005e4 <__udivmoddi4+0xfc>
 80005f2:	9800      	ldr	r0, [sp, #0]
 80005f4:	9901      	ldr	r1, [sp, #4]
 80005f6:	465b      	mov	r3, fp
 80005f8:	1900      	adds	r0, r0, r4
 80005fa:	4169      	adcs	r1, r5
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	db24      	blt.n	800064a <__udivmoddi4+0x162>
 8000600:	002b      	movs	r3, r5
 8000602:	465a      	mov	r2, fp
 8000604:	4644      	mov	r4, r8
 8000606:	40d3      	lsrs	r3, r2
 8000608:	002a      	movs	r2, r5
 800060a:	40e2      	lsrs	r2, r4
 800060c:	001c      	movs	r4, r3
 800060e:	465b      	mov	r3, fp
 8000610:	0015      	movs	r5, r2
 8000612:	2b00      	cmp	r3, #0
 8000614:	db2a      	blt.n	800066c <__udivmoddi4+0x184>
 8000616:	0026      	movs	r6, r4
 8000618:	409e      	lsls	r6, r3
 800061a:	0033      	movs	r3, r6
 800061c:	0026      	movs	r6, r4
 800061e:	4647      	mov	r7, r8
 8000620:	40be      	lsls	r6, r7
 8000622:	0032      	movs	r2, r6
 8000624:	1a80      	subs	r0, r0, r2
 8000626:	4199      	sbcs	r1, r3
 8000628:	9000      	str	r0, [sp, #0]
 800062a:	9101      	str	r1, [sp, #4]
 800062c:	e79e      	b.n	800056c <__udivmoddi4+0x84>
 800062e:	42a3      	cmp	r3, r4
 8000630:	d8bc      	bhi.n	80005ac <__udivmoddi4+0xc4>
 8000632:	e782      	b.n	800053a <__udivmoddi4+0x52>
 8000634:	4642      	mov	r2, r8
 8000636:	2320      	movs	r3, #32
 8000638:	2100      	movs	r1, #0
 800063a:	1a9b      	subs	r3, r3, r2
 800063c:	2200      	movs	r2, #0
 800063e:	9100      	str	r1, [sp, #0]
 8000640:	9201      	str	r2, [sp, #4]
 8000642:	2201      	movs	r2, #1
 8000644:	40da      	lsrs	r2, r3
 8000646:	9201      	str	r2, [sp, #4]
 8000648:	e785      	b.n	8000556 <__udivmoddi4+0x6e>
 800064a:	4642      	mov	r2, r8
 800064c:	2320      	movs	r3, #32
 800064e:	1a9b      	subs	r3, r3, r2
 8000650:	002a      	movs	r2, r5
 8000652:	4646      	mov	r6, r8
 8000654:	409a      	lsls	r2, r3
 8000656:	0023      	movs	r3, r4
 8000658:	40f3      	lsrs	r3, r6
 800065a:	4644      	mov	r4, r8
 800065c:	4313      	orrs	r3, r2
 800065e:	002a      	movs	r2, r5
 8000660:	40e2      	lsrs	r2, r4
 8000662:	001c      	movs	r4, r3
 8000664:	465b      	mov	r3, fp
 8000666:	0015      	movs	r5, r2
 8000668:	2b00      	cmp	r3, #0
 800066a:	dad4      	bge.n	8000616 <__udivmoddi4+0x12e>
 800066c:	4642      	mov	r2, r8
 800066e:	002f      	movs	r7, r5
 8000670:	2320      	movs	r3, #32
 8000672:	0026      	movs	r6, r4
 8000674:	4097      	lsls	r7, r2
 8000676:	1a9b      	subs	r3, r3, r2
 8000678:	40de      	lsrs	r6, r3
 800067a:	003b      	movs	r3, r7
 800067c:	4333      	orrs	r3, r6
 800067e:	e7cd      	b.n	800061c <__udivmoddi4+0x134>

08000680 <__aeabi_dadd>:
 8000680:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000682:	464f      	mov	r7, r9
 8000684:	4646      	mov	r6, r8
 8000686:	46d6      	mov	lr, sl
 8000688:	b5c0      	push	{r6, r7, lr}
 800068a:	b082      	sub	sp, #8
 800068c:	9000      	str	r0, [sp, #0]
 800068e:	9101      	str	r1, [sp, #4]
 8000690:	030e      	lsls	r6, r1, #12
 8000692:	004c      	lsls	r4, r1, #1
 8000694:	0fcd      	lsrs	r5, r1, #31
 8000696:	0a71      	lsrs	r1, r6, #9
 8000698:	9e00      	ldr	r6, [sp, #0]
 800069a:	005f      	lsls	r7, r3, #1
 800069c:	0f76      	lsrs	r6, r6, #29
 800069e:	430e      	orrs	r6, r1
 80006a0:	9900      	ldr	r1, [sp, #0]
 80006a2:	9200      	str	r2, [sp, #0]
 80006a4:	9301      	str	r3, [sp, #4]
 80006a6:	00c9      	lsls	r1, r1, #3
 80006a8:	4689      	mov	r9, r1
 80006aa:	0319      	lsls	r1, r3, #12
 80006ac:	0d7b      	lsrs	r3, r7, #21
 80006ae:	4698      	mov	r8, r3
 80006b0:	9b01      	ldr	r3, [sp, #4]
 80006b2:	0a49      	lsrs	r1, r1, #9
 80006b4:	0fdb      	lsrs	r3, r3, #31
 80006b6:	469c      	mov	ip, r3
 80006b8:	9b00      	ldr	r3, [sp, #0]
 80006ba:	9a00      	ldr	r2, [sp, #0]
 80006bc:	0f5b      	lsrs	r3, r3, #29
 80006be:	430b      	orrs	r3, r1
 80006c0:	4641      	mov	r1, r8
 80006c2:	0d64      	lsrs	r4, r4, #21
 80006c4:	00d2      	lsls	r2, r2, #3
 80006c6:	1a61      	subs	r1, r4, r1
 80006c8:	4565      	cmp	r5, ip
 80006ca:	d100      	bne.n	80006ce <__aeabi_dadd+0x4e>
 80006cc:	e0a6      	b.n	800081c <__aeabi_dadd+0x19c>
 80006ce:	2900      	cmp	r1, #0
 80006d0:	dd72      	ble.n	80007b8 <__aeabi_dadd+0x138>
 80006d2:	4647      	mov	r7, r8
 80006d4:	2f00      	cmp	r7, #0
 80006d6:	d100      	bne.n	80006da <__aeabi_dadd+0x5a>
 80006d8:	e0dd      	b.n	8000896 <__aeabi_dadd+0x216>
 80006da:	4fcc      	ldr	r7, [pc, #816]	@ (8000a0c <__aeabi_dadd+0x38c>)
 80006dc:	42bc      	cmp	r4, r7
 80006de:	d100      	bne.n	80006e2 <__aeabi_dadd+0x62>
 80006e0:	e19a      	b.n	8000a18 <__aeabi_dadd+0x398>
 80006e2:	2701      	movs	r7, #1
 80006e4:	2938      	cmp	r1, #56	@ 0x38
 80006e6:	dc17      	bgt.n	8000718 <__aeabi_dadd+0x98>
 80006e8:	2780      	movs	r7, #128	@ 0x80
 80006ea:	043f      	lsls	r7, r7, #16
 80006ec:	433b      	orrs	r3, r7
 80006ee:	291f      	cmp	r1, #31
 80006f0:	dd00      	ble.n	80006f4 <__aeabi_dadd+0x74>
 80006f2:	e1dd      	b.n	8000ab0 <__aeabi_dadd+0x430>
 80006f4:	2720      	movs	r7, #32
 80006f6:	1a78      	subs	r0, r7, r1
 80006f8:	001f      	movs	r7, r3
 80006fa:	4087      	lsls	r7, r0
 80006fc:	46ba      	mov	sl, r7
 80006fe:	0017      	movs	r7, r2
 8000700:	40cf      	lsrs	r7, r1
 8000702:	4684      	mov	ip, r0
 8000704:	0038      	movs	r0, r7
 8000706:	4657      	mov	r7, sl
 8000708:	4307      	orrs	r7, r0
 800070a:	4660      	mov	r0, ip
 800070c:	4082      	lsls	r2, r0
 800070e:	40cb      	lsrs	r3, r1
 8000710:	1e50      	subs	r0, r2, #1
 8000712:	4182      	sbcs	r2, r0
 8000714:	1af6      	subs	r6, r6, r3
 8000716:	4317      	orrs	r7, r2
 8000718:	464b      	mov	r3, r9
 800071a:	1bdf      	subs	r7, r3, r7
 800071c:	45b9      	cmp	r9, r7
 800071e:	4180      	sbcs	r0, r0
 8000720:	4240      	negs	r0, r0
 8000722:	1a36      	subs	r6, r6, r0
 8000724:	0233      	lsls	r3, r6, #8
 8000726:	d400      	bmi.n	800072a <__aeabi_dadd+0xaa>
 8000728:	e0ff      	b.n	800092a <__aeabi_dadd+0x2aa>
 800072a:	0276      	lsls	r6, r6, #9
 800072c:	0a76      	lsrs	r6, r6, #9
 800072e:	2e00      	cmp	r6, #0
 8000730:	d100      	bne.n	8000734 <__aeabi_dadd+0xb4>
 8000732:	e13c      	b.n	80009ae <__aeabi_dadd+0x32e>
 8000734:	0030      	movs	r0, r6
 8000736:	f002 f80d 	bl	8002754 <__clzsi2>
 800073a:	0003      	movs	r3, r0
 800073c:	3b08      	subs	r3, #8
 800073e:	2120      	movs	r1, #32
 8000740:	0038      	movs	r0, r7
 8000742:	1aca      	subs	r2, r1, r3
 8000744:	40d0      	lsrs	r0, r2
 8000746:	409e      	lsls	r6, r3
 8000748:	0002      	movs	r2, r0
 800074a:	409f      	lsls	r7, r3
 800074c:	4332      	orrs	r2, r6
 800074e:	429c      	cmp	r4, r3
 8000750:	dd00      	ble.n	8000754 <__aeabi_dadd+0xd4>
 8000752:	e1a6      	b.n	8000aa2 <__aeabi_dadd+0x422>
 8000754:	1b18      	subs	r0, r3, r4
 8000756:	3001      	adds	r0, #1
 8000758:	1a09      	subs	r1, r1, r0
 800075a:	003e      	movs	r6, r7
 800075c:	408f      	lsls	r7, r1
 800075e:	40c6      	lsrs	r6, r0
 8000760:	1e7b      	subs	r3, r7, #1
 8000762:	419f      	sbcs	r7, r3
 8000764:	0013      	movs	r3, r2
 8000766:	408b      	lsls	r3, r1
 8000768:	4337      	orrs	r7, r6
 800076a:	431f      	orrs	r7, r3
 800076c:	40c2      	lsrs	r2, r0
 800076e:	003b      	movs	r3, r7
 8000770:	0016      	movs	r6, r2
 8000772:	2400      	movs	r4, #0
 8000774:	4313      	orrs	r3, r2
 8000776:	d100      	bne.n	800077a <__aeabi_dadd+0xfa>
 8000778:	e1df      	b.n	8000b3a <__aeabi_dadd+0x4ba>
 800077a:	077b      	lsls	r3, r7, #29
 800077c:	d100      	bne.n	8000780 <__aeabi_dadd+0x100>
 800077e:	e332      	b.n	8000de6 <__aeabi_dadd+0x766>
 8000780:	230f      	movs	r3, #15
 8000782:	003a      	movs	r2, r7
 8000784:	403b      	ands	r3, r7
 8000786:	2b04      	cmp	r3, #4
 8000788:	d004      	beq.n	8000794 <__aeabi_dadd+0x114>
 800078a:	1d3a      	adds	r2, r7, #4
 800078c:	42ba      	cmp	r2, r7
 800078e:	41bf      	sbcs	r7, r7
 8000790:	427f      	negs	r7, r7
 8000792:	19f6      	adds	r6, r6, r7
 8000794:	0233      	lsls	r3, r6, #8
 8000796:	d400      	bmi.n	800079a <__aeabi_dadd+0x11a>
 8000798:	e323      	b.n	8000de2 <__aeabi_dadd+0x762>
 800079a:	4b9c      	ldr	r3, [pc, #624]	@ (8000a0c <__aeabi_dadd+0x38c>)
 800079c:	3401      	adds	r4, #1
 800079e:	429c      	cmp	r4, r3
 80007a0:	d100      	bne.n	80007a4 <__aeabi_dadd+0x124>
 80007a2:	e0b4      	b.n	800090e <__aeabi_dadd+0x28e>
 80007a4:	4b9a      	ldr	r3, [pc, #616]	@ (8000a10 <__aeabi_dadd+0x390>)
 80007a6:	0564      	lsls	r4, r4, #21
 80007a8:	401e      	ands	r6, r3
 80007aa:	0d64      	lsrs	r4, r4, #21
 80007ac:	0777      	lsls	r7, r6, #29
 80007ae:	08d2      	lsrs	r2, r2, #3
 80007b0:	0276      	lsls	r6, r6, #9
 80007b2:	4317      	orrs	r7, r2
 80007b4:	0b36      	lsrs	r6, r6, #12
 80007b6:	e0ac      	b.n	8000912 <__aeabi_dadd+0x292>
 80007b8:	2900      	cmp	r1, #0
 80007ba:	d100      	bne.n	80007be <__aeabi_dadd+0x13e>
 80007bc:	e07e      	b.n	80008bc <__aeabi_dadd+0x23c>
 80007be:	4641      	mov	r1, r8
 80007c0:	1b09      	subs	r1, r1, r4
 80007c2:	2c00      	cmp	r4, #0
 80007c4:	d000      	beq.n	80007c8 <__aeabi_dadd+0x148>
 80007c6:	e160      	b.n	8000a8a <__aeabi_dadd+0x40a>
 80007c8:	0034      	movs	r4, r6
 80007ca:	4648      	mov	r0, r9
 80007cc:	4304      	orrs	r4, r0
 80007ce:	d100      	bne.n	80007d2 <__aeabi_dadd+0x152>
 80007d0:	e1c9      	b.n	8000b66 <__aeabi_dadd+0x4e6>
 80007d2:	1e4c      	subs	r4, r1, #1
 80007d4:	2901      	cmp	r1, #1
 80007d6:	d100      	bne.n	80007da <__aeabi_dadd+0x15a>
 80007d8:	e22e      	b.n	8000c38 <__aeabi_dadd+0x5b8>
 80007da:	4d8c      	ldr	r5, [pc, #560]	@ (8000a0c <__aeabi_dadd+0x38c>)
 80007dc:	42a9      	cmp	r1, r5
 80007de:	d100      	bne.n	80007e2 <__aeabi_dadd+0x162>
 80007e0:	e224      	b.n	8000c2c <__aeabi_dadd+0x5ac>
 80007e2:	2701      	movs	r7, #1
 80007e4:	2c38      	cmp	r4, #56	@ 0x38
 80007e6:	dc11      	bgt.n	800080c <__aeabi_dadd+0x18c>
 80007e8:	0021      	movs	r1, r4
 80007ea:	291f      	cmp	r1, #31
 80007ec:	dd00      	ble.n	80007f0 <__aeabi_dadd+0x170>
 80007ee:	e20b      	b.n	8000c08 <__aeabi_dadd+0x588>
 80007f0:	2420      	movs	r4, #32
 80007f2:	0037      	movs	r7, r6
 80007f4:	4648      	mov	r0, r9
 80007f6:	1a64      	subs	r4, r4, r1
 80007f8:	40a7      	lsls	r7, r4
 80007fa:	40c8      	lsrs	r0, r1
 80007fc:	4307      	orrs	r7, r0
 80007fe:	4648      	mov	r0, r9
 8000800:	40a0      	lsls	r0, r4
 8000802:	40ce      	lsrs	r6, r1
 8000804:	1e44      	subs	r4, r0, #1
 8000806:	41a0      	sbcs	r0, r4
 8000808:	1b9b      	subs	r3, r3, r6
 800080a:	4307      	orrs	r7, r0
 800080c:	1bd7      	subs	r7, r2, r7
 800080e:	42ba      	cmp	r2, r7
 8000810:	4192      	sbcs	r2, r2
 8000812:	4252      	negs	r2, r2
 8000814:	4665      	mov	r5, ip
 8000816:	4644      	mov	r4, r8
 8000818:	1a9e      	subs	r6, r3, r2
 800081a:	e783      	b.n	8000724 <__aeabi_dadd+0xa4>
 800081c:	2900      	cmp	r1, #0
 800081e:	dc00      	bgt.n	8000822 <__aeabi_dadd+0x1a2>
 8000820:	e09c      	b.n	800095c <__aeabi_dadd+0x2dc>
 8000822:	4647      	mov	r7, r8
 8000824:	2f00      	cmp	r7, #0
 8000826:	d167      	bne.n	80008f8 <__aeabi_dadd+0x278>
 8000828:	001f      	movs	r7, r3
 800082a:	4317      	orrs	r7, r2
 800082c:	d100      	bne.n	8000830 <__aeabi_dadd+0x1b0>
 800082e:	e0e4      	b.n	80009fa <__aeabi_dadd+0x37a>
 8000830:	1e48      	subs	r0, r1, #1
 8000832:	2901      	cmp	r1, #1
 8000834:	d100      	bne.n	8000838 <__aeabi_dadd+0x1b8>
 8000836:	e19b      	b.n	8000b70 <__aeabi_dadd+0x4f0>
 8000838:	4f74      	ldr	r7, [pc, #464]	@ (8000a0c <__aeabi_dadd+0x38c>)
 800083a:	42b9      	cmp	r1, r7
 800083c:	d100      	bne.n	8000840 <__aeabi_dadd+0x1c0>
 800083e:	e0eb      	b.n	8000a18 <__aeabi_dadd+0x398>
 8000840:	2701      	movs	r7, #1
 8000842:	0001      	movs	r1, r0
 8000844:	2838      	cmp	r0, #56	@ 0x38
 8000846:	dc11      	bgt.n	800086c <__aeabi_dadd+0x1ec>
 8000848:	291f      	cmp	r1, #31
 800084a:	dd00      	ble.n	800084e <__aeabi_dadd+0x1ce>
 800084c:	e1c7      	b.n	8000bde <__aeabi_dadd+0x55e>
 800084e:	2720      	movs	r7, #32
 8000850:	1a78      	subs	r0, r7, r1
 8000852:	001f      	movs	r7, r3
 8000854:	4684      	mov	ip, r0
 8000856:	4087      	lsls	r7, r0
 8000858:	0010      	movs	r0, r2
 800085a:	40c8      	lsrs	r0, r1
 800085c:	4307      	orrs	r7, r0
 800085e:	4660      	mov	r0, ip
 8000860:	4082      	lsls	r2, r0
 8000862:	40cb      	lsrs	r3, r1
 8000864:	1e50      	subs	r0, r2, #1
 8000866:	4182      	sbcs	r2, r0
 8000868:	18f6      	adds	r6, r6, r3
 800086a:	4317      	orrs	r7, r2
 800086c:	444f      	add	r7, r9
 800086e:	454f      	cmp	r7, r9
 8000870:	4180      	sbcs	r0, r0
 8000872:	4240      	negs	r0, r0
 8000874:	1836      	adds	r6, r6, r0
 8000876:	0233      	lsls	r3, r6, #8
 8000878:	d557      	bpl.n	800092a <__aeabi_dadd+0x2aa>
 800087a:	4b64      	ldr	r3, [pc, #400]	@ (8000a0c <__aeabi_dadd+0x38c>)
 800087c:	3401      	adds	r4, #1
 800087e:	429c      	cmp	r4, r3
 8000880:	d045      	beq.n	800090e <__aeabi_dadd+0x28e>
 8000882:	2101      	movs	r1, #1
 8000884:	4b62      	ldr	r3, [pc, #392]	@ (8000a10 <__aeabi_dadd+0x390>)
 8000886:	087a      	lsrs	r2, r7, #1
 8000888:	401e      	ands	r6, r3
 800088a:	4039      	ands	r1, r7
 800088c:	430a      	orrs	r2, r1
 800088e:	07f7      	lsls	r7, r6, #31
 8000890:	4317      	orrs	r7, r2
 8000892:	0876      	lsrs	r6, r6, #1
 8000894:	e771      	b.n	800077a <__aeabi_dadd+0xfa>
 8000896:	001f      	movs	r7, r3
 8000898:	4317      	orrs	r7, r2
 800089a:	d100      	bne.n	800089e <__aeabi_dadd+0x21e>
 800089c:	e0ad      	b.n	80009fa <__aeabi_dadd+0x37a>
 800089e:	1e4f      	subs	r7, r1, #1
 80008a0:	46bc      	mov	ip, r7
 80008a2:	2901      	cmp	r1, #1
 80008a4:	d100      	bne.n	80008a8 <__aeabi_dadd+0x228>
 80008a6:	e182      	b.n	8000bae <__aeabi_dadd+0x52e>
 80008a8:	4f58      	ldr	r7, [pc, #352]	@ (8000a0c <__aeabi_dadd+0x38c>)
 80008aa:	42b9      	cmp	r1, r7
 80008ac:	d100      	bne.n	80008b0 <__aeabi_dadd+0x230>
 80008ae:	e190      	b.n	8000bd2 <__aeabi_dadd+0x552>
 80008b0:	4661      	mov	r1, ip
 80008b2:	2701      	movs	r7, #1
 80008b4:	2938      	cmp	r1, #56	@ 0x38
 80008b6:	dd00      	ble.n	80008ba <__aeabi_dadd+0x23a>
 80008b8:	e72e      	b.n	8000718 <__aeabi_dadd+0x98>
 80008ba:	e718      	b.n	80006ee <__aeabi_dadd+0x6e>
 80008bc:	4f55      	ldr	r7, [pc, #340]	@ (8000a14 <__aeabi_dadd+0x394>)
 80008be:	1c61      	adds	r1, r4, #1
 80008c0:	4239      	tst	r1, r7
 80008c2:	d000      	beq.n	80008c6 <__aeabi_dadd+0x246>
 80008c4:	e0d0      	b.n	8000a68 <__aeabi_dadd+0x3e8>
 80008c6:	0031      	movs	r1, r6
 80008c8:	4648      	mov	r0, r9
 80008ca:	001f      	movs	r7, r3
 80008cc:	4301      	orrs	r1, r0
 80008ce:	4317      	orrs	r7, r2
 80008d0:	2c00      	cmp	r4, #0
 80008d2:	d000      	beq.n	80008d6 <__aeabi_dadd+0x256>
 80008d4:	e13d      	b.n	8000b52 <__aeabi_dadd+0x4d2>
 80008d6:	2900      	cmp	r1, #0
 80008d8:	d100      	bne.n	80008dc <__aeabi_dadd+0x25c>
 80008da:	e1bc      	b.n	8000c56 <__aeabi_dadd+0x5d6>
 80008dc:	2f00      	cmp	r7, #0
 80008de:	d000      	beq.n	80008e2 <__aeabi_dadd+0x262>
 80008e0:	e1bf      	b.n	8000c62 <__aeabi_dadd+0x5e2>
 80008e2:	464b      	mov	r3, r9
 80008e4:	2100      	movs	r1, #0
 80008e6:	08d8      	lsrs	r0, r3, #3
 80008e8:	0777      	lsls	r7, r6, #29
 80008ea:	4307      	orrs	r7, r0
 80008ec:	08f0      	lsrs	r0, r6, #3
 80008ee:	0306      	lsls	r6, r0, #12
 80008f0:	054c      	lsls	r4, r1, #21
 80008f2:	0b36      	lsrs	r6, r6, #12
 80008f4:	0d64      	lsrs	r4, r4, #21
 80008f6:	e00c      	b.n	8000912 <__aeabi_dadd+0x292>
 80008f8:	4f44      	ldr	r7, [pc, #272]	@ (8000a0c <__aeabi_dadd+0x38c>)
 80008fa:	42bc      	cmp	r4, r7
 80008fc:	d100      	bne.n	8000900 <__aeabi_dadd+0x280>
 80008fe:	e08b      	b.n	8000a18 <__aeabi_dadd+0x398>
 8000900:	2701      	movs	r7, #1
 8000902:	2938      	cmp	r1, #56	@ 0x38
 8000904:	dcb2      	bgt.n	800086c <__aeabi_dadd+0x1ec>
 8000906:	2780      	movs	r7, #128	@ 0x80
 8000908:	043f      	lsls	r7, r7, #16
 800090a:	433b      	orrs	r3, r7
 800090c:	e79c      	b.n	8000848 <__aeabi_dadd+0x1c8>
 800090e:	2600      	movs	r6, #0
 8000910:	2700      	movs	r7, #0
 8000912:	0524      	lsls	r4, r4, #20
 8000914:	4334      	orrs	r4, r6
 8000916:	07ed      	lsls	r5, r5, #31
 8000918:	432c      	orrs	r4, r5
 800091a:	0038      	movs	r0, r7
 800091c:	0021      	movs	r1, r4
 800091e:	b002      	add	sp, #8
 8000920:	bce0      	pop	{r5, r6, r7}
 8000922:	46ba      	mov	sl, r7
 8000924:	46b1      	mov	r9, r6
 8000926:	46a8      	mov	r8, r5
 8000928:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800092a:	077b      	lsls	r3, r7, #29
 800092c:	d004      	beq.n	8000938 <__aeabi_dadd+0x2b8>
 800092e:	230f      	movs	r3, #15
 8000930:	403b      	ands	r3, r7
 8000932:	2b04      	cmp	r3, #4
 8000934:	d000      	beq.n	8000938 <__aeabi_dadd+0x2b8>
 8000936:	e728      	b.n	800078a <__aeabi_dadd+0x10a>
 8000938:	08f8      	lsrs	r0, r7, #3
 800093a:	4b34      	ldr	r3, [pc, #208]	@ (8000a0c <__aeabi_dadd+0x38c>)
 800093c:	0777      	lsls	r7, r6, #29
 800093e:	4307      	orrs	r7, r0
 8000940:	08f0      	lsrs	r0, r6, #3
 8000942:	429c      	cmp	r4, r3
 8000944:	d000      	beq.n	8000948 <__aeabi_dadd+0x2c8>
 8000946:	e24a      	b.n	8000dde <__aeabi_dadd+0x75e>
 8000948:	003b      	movs	r3, r7
 800094a:	4303      	orrs	r3, r0
 800094c:	d059      	beq.n	8000a02 <__aeabi_dadd+0x382>
 800094e:	2680      	movs	r6, #128	@ 0x80
 8000950:	0336      	lsls	r6, r6, #12
 8000952:	4306      	orrs	r6, r0
 8000954:	0336      	lsls	r6, r6, #12
 8000956:	4c2d      	ldr	r4, [pc, #180]	@ (8000a0c <__aeabi_dadd+0x38c>)
 8000958:	0b36      	lsrs	r6, r6, #12
 800095a:	e7da      	b.n	8000912 <__aeabi_dadd+0x292>
 800095c:	2900      	cmp	r1, #0
 800095e:	d061      	beq.n	8000a24 <__aeabi_dadd+0x3a4>
 8000960:	4641      	mov	r1, r8
 8000962:	1b09      	subs	r1, r1, r4
 8000964:	2c00      	cmp	r4, #0
 8000966:	d100      	bne.n	800096a <__aeabi_dadd+0x2ea>
 8000968:	e0b9      	b.n	8000ade <__aeabi_dadd+0x45e>
 800096a:	4c28      	ldr	r4, [pc, #160]	@ (8000a0c <__aeabi_dadd+0x38c>)
 800096c:	45a0      	cmp	r8, r4
 800096e:	d100      	bne.n	8000972 <__aeabi_dadd+0x2f2>
 8000970:	e1a5      	b.n	8000cbe <__aeabi_dadd+0x63e>
 8000972:	2701      	movs	r7, #1
 8000974:	2938      	cmp	r1, #56	@ 0x38
 8000976:	dc13      	bgt.n	80009a0 <__aeabi_dadd+0x320>
 8000978:	2480      	movs	r4, #128	@ 0x80
 800097a:	0424      	lsls	r4, r4, #16
 800097c:	4326      	orrs	r6, r4
 800097e:	291f      	cmp	r1, #31
 8000980:	dd00      	ble.n	8000984 <__aeabi_dadd+0x304>
 8000982:	e1c8      	b.n	8000d16 <__aeabi_dadd+0x696>
 8000984:	2420      	movs	r4, #32
 8000986:	0037      	movs	r7, r6
 8000988:	4648      	mov	r0, r9
 800098a:	1a64      	subs	r4, r4, r1
 800098c:	40a7      	lsls	r7, r4
 800098e:	40c8      	lsrs	r0, r1
 8000990:	4307      	orrs	r7, r0
 8000992:	4648      	mov	r0, r9
 8000994:	40a0      	lsls	r0, r4
 8000996:	40ce      	lsrs	r6, r1
 8000998:	1e44      	subs	r4, r0, #1
 800099a:	41a0      	sbcs	r0, r4
 800099c:	199b      	adds	r3, r3, r6
 800099e:	4307      	orrs	r7, r0
 80009a0:	18bf      	adds	r7, r7, r2
 80009a2:	4297      	cmp	r7, r2
 80009a4:	4192      	sbcs	r2, r2
 80009a6:	4252      	negs	r2, r2
 80009a8:	4644      	mov	r4, r8
 80009aa:	18d6      	adds	r6, r2, r3
 80009ac:	e763      	b.n	8000876 <__aeabi_dadd+0x1f6>
 80009ae:	0038      	movs	r0, r7
 80009b0:	f001 fed0 	bl	8002754 <__clzsi2>
 80009b4:	0003      	movs	r3, r0
 80009b6:	3318      	adds	r3, #24
 80009b8:	2b1f      	cmp	r3, #31
 80009ba:	dc00      	bgt.n	80009be <__aeabi_dadd+0x33e>
 80009bc:	e6bf      	b.n	800073e <__aeabi_dadd+0xbe>
 80009be:	003a      	movs	r2, r7
 80009c0:	3808      	subs	r0, #8
 80009c2:	4082      	lsls	r2, r0
 80009c4:	429c      	cmp	r4, r3
 80009c6:	dd00      	ble.n	80009ca <__aeabi_dadd+0x34a>
 80009c8:	e083      	b.n	8000ad2 <__aeabi_dadd+0x452>
 80009ca:	1b1b      	subs	r3, r3, r4
 80009cc:	1c58      	adds	r0, r3, #1
 80009ce:	281f      	cmp	r0, #31
 80009d0:	dc00      	bgt.n	80009d4 <__aeabi_dadd+0x354>
 80009d2:	e1b4      	b.n	8000d3e <__aeabi_dadd+0x6be>
 80009d4:	0017      	movs	r7, r2
 80009d6:	3b1f      	subs	r3, #31
 80009d8:	40df      	lsrs	r7, r3
 80009da:	2820      	cmp	r0, #32
 80009dc:	d005      	beq.n	80009ea <__aeabi_dadd+0x36a>
 80009de:	2340      	movs	r3, #64	@ 0x40
 80009e0:	1a1b      	subs	r3, r3, r0
 80009e2:	409a      	lsls	r2, r3
 80009e4:	1e53      	subs	r3, r2, #1
 80009e6:	419a      	sbcs	r2, r3
 80009e8:	4317      	orrs	r7, r2
 80009ea:	2400      	movs	r4, #0
 80009ec:	2f00      	cmp	r7, #0
 80009ee:	d00a      	beq.n	8000a06 <__aeabi_dadd+0x386>
 80009f0:	077b      	lsls	r3, r7, #29
 80009f2:	d000      	beq.n	80009f6 <__aeabi_dadd+0x376>
 80009f4:	e6c4      	b.n	8000780 <__aeabi_dadd+0x100>
 80009f6:	0026      	movs	r6, r4
 80009f8:	e79e      	b.n	8000938 <__aeabi_dadd+0x2b8>
 80009fa:	464b      	mov	r3, r9
 80009fc:	000c      	movs	r4, r1
 80009fe:	08d8      	lsrs	r0, r3, #3
 8000a00:	e79b      	b.n	800093a <__aeabi_dadd+0x2ba>
 8000a02:	2700      	movs	r7, #0
 8000a04:	4c01      	ldr	r4, [pc, #4]	@ (8000a0c <__aeabi_dadd+0x38c>)
 8000a06:	2600      	movs	r6, #0
 8000a08:	e783      	b.n	8000912 <__aeabi_dadd+0x292>
 8000a0a:	46c0      	nop			@ (mov r8, r8)
 8000a0c:	000007ff 	.word	0x000007ff
 8000a10:	ff7fffff 	.word	0xff7fffff
 8000a14:	000007fe 	.word	0x000007fe
 8000a18:	464b      	mov	r3, r9
 8000a1a:	0777      	lsls	r7, r6, #29
 8000a1c:	08d8      	lsrs	r0, r3, #3
 8000a1e:	4307      	orrs	r7, r0
 8000a20:	08f0      	lsrs	r0, r6, #3
 8000a22:	e791      	b.n	8000948 <__aeabi_dadd+0x2c8>
 8000a24:	4fcd      	ldr	r7, [pc, #820]	@ (8000d5c <__aeabi_dadd+0x6dc>)
 8000a26:	1c61      	adds	r1, r4, #1
 8000a28:	4239      	tst	r1, r7
 8000a2a:	d16b      	bne.n	8000b04 <__aeabi_dadd+0x484>
 8000a2c:	0031      	movs	r1, r6
 8000a2e:	4648      	mov	r0, r9
 8000a30:	4301      	orrs	r1, r0
 8000a32:	2c00      	cmp	r4, #0
 8000a34:	d000      	beq.n	8000a38 <__aeabi_dadd+0x3b8>
 8000a36:	e14b      	b.n	8000cd0 <__aeabi_dadd+0x650>
 8000a38:	001f      	movs	r7, r3
 8000a3a:	4317      	orrs	r7, r2
 8000a3c:	2900      	cmp	r1, #0
 8000a3e:	d100      	bne.n	8000a42 <__aeabi_dadd+0x3c2>
 8000a40:	e181      	b.n	8000d46 <__aeabi_dadd+0x6c6>
 8000a42:	2f00      	cmp	r7, #0
 8000a44:	d100      	bne.n	8000a48 <__aeabi_dadd+0x3c8>
 8000a46:	e74c      	b.n	80008e2 <__aeabi_dadd+0x262>
 8000a48:	444a      	add	r2, r9
 8000a4a:	454a      	cmp	r2, r9
 8000a4c:	4180      	sbcs	r0, r0
 8000a4e:	18f6      	adds	r6, r6, r3
 8000a50:	4240      	negs	r0, r0
 8000a52:	1836      	adds	r6, r6, r0
 8000a54:	0233      	lsls	r3, r6, #8
 8000a56:	d500      	bpl.n	8000a5a <__aeabi_dadd+0x3da>
 8000a58:	e1b0      	b.n	8000dbc <__aeabi_dadd+0x73c>
 8000a5a:	0017      	movs	r7, r2
 8000a5c:	4691      	mov	r9, r2
 8000a5e:	4337      	orrs	r7, r6
 8000a60:	d000      	beq.n	8000a64 <__aeabi_dadd+0x3e4>
 8000a62:	e73e      	b.n	80008e2 <__aeabi_dadd+0x262>
 8000a64:	2600      	movs	r6, #0
 8000a66:	e754      	b.n	8000912 <__aeabi_dadd+0x292>
 8000a68:	4649      	mov	r1, r9
 8000a6a:	1a89      	subs	r1, r1, r2
 8000a6c:	4688      	mov	r8, r1
 8000a6e:	45c1      	cmp	r9, r8
 8000a70:	41bf      	sbcs	r7, r7
 8000a72:	1af1      	subs	r1, r6, r3
 8000a74:	427f      	negs	r7, r7
 8000a76:	1bc9      	subs	r1, r1, r7
 8000a78:	020f      	lsls	r7, r1, #8
 8000a7a:	d461      	bmi.n	8000b40 <__aeabi_dadd+0x4c0>
 8000a7c:	4647      	mov	r7, r8
 8000a7e:	430f      	orrs	r7, r1
 8000a80:	d100      	bne.n	8000a84 <__aeabi_dadd+0x404>
 8000a82:	e0bd      	b.n	8000c00 <__aeabi_dadd+0x580>
 8000a84:	000e      	movs	r6, r1
 8000a86:	4647      	mov	r7, r8
 8000a88:	e651      	b.n	800072e <__aeabi_dadd+0xae>
 8000a8a:	4cb5      	ldr	r4, [pc, #724]	@ (8000d60 <__aeabi_dadd+0x6e0>)
 8000a8c:	45a0      	cmp	r8, r4
 8000a8e:	d100      	bne.n	8000a92 <__aeabi_dadd+0x412>
 8000a90:	e100      	b.n	8000c94 <__aeabi_dadd+0x614>
 8000a92:	2701      	movs	r7, #1
 8000a94:	2938      	cmp	r1, #56	@ 0x38
 8000a96:	dd00      	ble.n	8000a9a <__aeabi_dadd+0x41a>
 8000a98:	e6b8      	b.n	800080c <__aeabi_dadd+0x18c>
 8000a9a:	2480      	movs	r4, #128	@ 0x80
 8000a9c:	0424      	lsls	r4, r4, #16
 8000a9e:	4326      	orrs	r6, r4
 8000aa0:	e6a3      	b.n	80007ea <__aeabi_dadd+0x16a>
 8000aa2:	4eb0      	ldr	r6, [pc, #704]	@ (8000d64 <__aeabi_dadd+0x6e4>)
 8000aa4:	1ae4      	subs	r4, r4, r3
 8000aa6:	4016      	ands	r6, r2
 8000aa8:	077b      	lsls	r3, r7, #29
 8000aaa:	d000      	beq.n	8000aae <__aeabi_dadd+0x42e>
 8000aac:	e73f      	b.n	800092e <__aeabi_dadd+0x2ae>
 8000aae:	e743      	b.n	8000938 <__aeabi_dadd+0x2b8>
 8000ab0:	000f      	movs	r7, r1
 8000ab2:	0018      	movs	r0, r3
 8000ab4:	3f20      	subs	r7, #32
 8000ab6:	40f8      	lsrs	r0, r7
 8000ab8:	4684      	mov	ip, r0
 8000aba:	2920      	cmp	r1, #32
 8000abc:	d003      	beq.n	8000ac6 <__aeabi_dadd+0x446>
 8000abe:	2740      	movs	r7, #64	@ 0x40
 8000ac0:	1a79      	subs	r1, r7, r1
 8000ac2:	408b      	lsls	r3, r1
 8000ac4:	431a      	orrs	r2, r3
 8000ac6:	1e53      	subs	r3, r2, #1
 8000ac8:	419a      	sbcs	r2, r3
 8000aca:	4663      	mov	r3, ip
 8000acc:	0017      	movs	r7, r2
 8000ace:	431f      	orrs	r7, r3
 8000ad0:	e622      	b.n	8000718 <__aeabi_dadd+0x98>
 8000ad2:	48a4      	ldr	r0, [pc, #656]	@ (8000d64 <__aeabi_dadd+0x6e4>)
 8000ad4:	1ae1      	subs	r1, r4, r3
 8000ad6:	4010      	ands	r0, r2
 8000ad8:	0747      	lsls	r7, r0, #29
 8000ada:	08c0      	lsrs	r0, r0, #3
 8000adc:	e707      	b.n	80008ee <__aeabi_dadd+0x26e>
 8000ade:	0034      	movs	r4, r6
 8000ae0:	4648      	mov	r0, r9
 8000ae2:	4304      	orrs	r4, r0
 8000ae4:	d100      	bne.n	8000ae8 <__aeabi_dadd+0x468>
 8000ae6:	e0fa      	b.n	8000cde <__aeabi_dadd+0x65e>
 8000ae8:	1e4c      	subs	r4, r1, #1
 8000aea:	2901      	cmp	r1, #1
 8000aec:	d100      	bne.n	8000af0 <__aeabi_dadd+0x470>
 8000aee:	e0d7      	b.n	8000ca0 <__aeabi_dadd+0x620>
 8000af0:	4f9b      	ldr	r7, [pc, #620]	@ (8000d60 <__aeabi_dadd+0x6e0>)
 8000af2:	42b9      	cmp	r1, r7
 8000af4:	d100      	bne.n	8000af8 <__aeabi_dadd+0x478>
 8000af6:	e0e2      	b.n	8000cbe <__aeabi_dadd+0x63e>
 8000af8:	2701      	movs	r7, #1
 8000afa:	2c38      	cmp	r4, #56	@ 0x38
 8000afc:	dd00      	ble.n	8000b00 <__aeabi_dadd+0x480>
 8000afe:	e74f      	b.n	80009a0 <__aeabi_dadd+0x320>
 8000b00:	0021      	movs	r1, r4
 8000b02:	e73c      	b.n	800097e <__aeabi_dadd+0x2fe>
 8000b04:	4c96      	ldr	r4, [pc, #600]	@ (8000d60 <__aeabi_dadd+0x6e0>)
 8000b06:	42a1      	cmp	r1, r4
 8000b08:	d100      	bne.n	8000b0c <__aeabi_dadd+0x48c>
 8000b0a:	e0dd      	b.n	8000cc8 <__aeabi_dadd+0x648>
 8000b0c:	444a      	add	r2, r9
 8000b0e:	454a      	cmp	r2, r9
 8000b10:	4180      	sbcs	r0, r0
 8000b12:	18f3      	adds	r3, r6, r3
 8000b14:	4240      	negs	r0, r0
 8000b16:	1818      	adds	r0, r3, r0
 8000b18:	07c7      	lsls	r7, r0, #31
 8000b1a:	0852      	lsrs	r2, r2, #1
 8000b1c:	4317      	orrs	r7, r2
 8000b1e:	0846      	lsrs	r6, r0, #1
 8000b20:	0752      	lsls	r2, r2, #29
 8000b22:	d005      	beq.n	8000b30 <__aeabi_dadd+0x4b0>
 8000b24:	220f      	movs	r2, #15
 8000b26:	000c      	movs	r4, r1
 8000b28:	403a      	ands	r2, r7
 8000b2a:	2a04      	cmp	r2, #4
 8000b2c:	d000      	beq.n	8000b30 <__aeabi_dadd+0x4b0>
 8000b2e:	e62c      	b.n	800078a <__aeabi_dadd+0x10a>
 8000b30:	0776      	lsls	r6, r6, #29
 8000b32:	08ff      	lsrs	r7, r7, #3
 8000b34:	4337      	orrs	r7, r6
 8000b36:	0900      	lsrs	r0, r0, #4
 8000b38:	e6d9      	b.n	80008ee <__aeabi_dadd+0x26e>
 8000b3a:	2700      	movs	r7, #0
 8000b3c:	2600      	movs	r6, #0
 8000b3e:	e6e8      	b.n	8000912 <__aeabi_dadd+0x292>
 8000b40:	4649      	mov	r1, r9
 8000b42:	1a57      	subs	r7, r2, r1
 8000b44:	42ba      	cmp	r2, r7
 8000b46:	4192      	sbcs	r2, r2
 8000b48:	1b9e      	subs	r6, r3, r6
 8000b4a:	4252      	negs	r2, r2
 8000b4c:	4665      	mov	r5, ip
 8000b4e:	1ab6      	subs	r6, r6, r2
 8000b50:	e5ed      	b.n	800072e <__aeabi_dadd+0xae>
 8000b52:	2900      	cmp	r1, #0
 8000b54:	d000      	beq.n	8000b58 <__aeabi_dadd+0x4d8>
 8000b56:	e0c6      	b.n	8000ce6 <__aeabi_dadd+0x666>
 8000b58:	2f00      	cmp	r7, #0
 8000b5a:	d167      	bne.n	8000c2c <__aeabi_dadd+0x5ac>
 8000b5c:	2680      	movs	r6, #128	@ 0x80
 8000b5e:	2500      	movs	r5, #0
 8000b60:	4c7f      	ldr	r4, [pc, #508]	@ (8000d60 <__aeabi_dadd+0x6e0>)
 8000b62:	0336      	lsls	r6, r6, #12
 8000b64:	e6d5      	b.n	8000912 <__aeabi_dadd+0x292>
 8000b66:	4665      	mov	r5, ip
 8000b68:	000c      	movs	r4, r1
 8000b6a:	001e      	movs	r6, r3
 8000b6c:	08d0      	lsrs	r0, r2, #3
 8000b6e:	e6e4      	b.n	800093a <__aeabi_dadd+0x2ba>
 8000b70:	444a      	add	r2, r9
 8000b72:	454a      	cmp	r2, r9
 8000b74:	4180      	sbcs	r0, r0
 8000b76:	18f3      	adds	r3, r6, r3
 8000b78:	4240      	negs	r0, r0
 8000b7a:	1818      	adds	r0, r3, r0
 8000b7c:	0011      	movs	r1, r2
 8000b7e:	0203      	lsls	r3, r0, #8
 8000b80:	d400      	bmi.n	8000b84 <__aeabi_dadd+0x504>
 8000b82:	e096      	b.n	8000cb2 <__aeabi_dadd+0x632>
 8000b84:	4b77      	ldr	r3, [pc, #476]	@ (8000d64 <__aeabi_dadd+0x6e4>)
 8000b86:	0849      	lsrs	r1, r1, #1
 8000b88:	4018      	ands	r0, r3
 8000b8a:	07c3      	lsls	r3, r0, #31
 8000b8c:	430b      	orrs	r3, r1
 8000b8e:	0844      	lsrs	r4, r0, #1
 8000b90:	0749      	lsls	r1, r1, #29
 8000b92:	d100      	bne.n	8000b96 <__aeabi_dadd+0x516>
 8000b94:	e129      	b.n	8000dea <__aeabi_dadd+0x76a>
 8000b96:	220f      	movs	r2, #15
 8000b98:	401a      	ands	r2, r3
 8000b9a:	2a04      	cmp	r2, #4
 8000b9c:	d100      	bne.n	8000ba0 <__aeabi_dadd+0x520>
 8000b9e:	e0ea      	b.n	8000d76 <__aeabi_dadd+0x6f6>
 8000ba0:	1d1f      	adds	r7, r3, #4
 8000ba2:	429f      	cmp	r7, r3
 8000ba4:	41b6      	sbcs	r6, r6
 8000ba6:	4276      	negs	r6, r6
 8000ba8:	1936      	adds	r6, r6, r4
 8000baa:	2402      	movs	r4, #2
 8000bac:	e6c4      	b.n	8000938 <__aeabi_dadd+0x2b8>
 8000bae:	4649      	mov	r1, r9
 8000bb0:	1a8f      	subs	r7, r1, r2
 8000bb2:	45b9      	cmp	r9, r7
 8000bb4:	4180      	sbcs	r0, r0
 8000bb6:	1af6      	subs	r6, r6, r3
 8000bb8:	4240      	negs	r0, r0
 8000bba:	1a36      	subs	r6, r6, r0
 8000bbc:	0233      	lsls	r3, r6, #8
 8000bbe:	d406      	bmi.n	8000bce <__aeabi_dadd+0x54e>
 8000bc0:	0773      	lsls	r3, r6, #29
 8000bc2:	08ff      	lsrs	r7, r7, #3
 8000bc4:	2101      	movs	r1, #1
 8000bc6:	431f      	orrs	r7, r3
 8000bc8:	08f0      	lsrs	r0, r6, #3
 8000bca:	e690      	b.n	80008ee <__aeabi_dadd+0x26e>
 8000bcc:	4665      	mov	r5, ip
 8000bce:	2401      	movs	r4, #1
 8000bd0:	e5ab      	b.n	800072a <__aeabi_dadd+0xaa>
 8000bd2:	464b      	mov	r3, r9
 8000bd4:	0777      	lsls	r7, r6, #29
 8000bd6:	08d8      	lsrs	r0, r3, #3
 8000bd8:	4307      	orrs	r7, r0
 8000bda:	08f0      	lsrs	r0, r6, #3
 8000bdc:	e6b4      	b.n	8000948 <__aeabi_dadd+0x2c8>
 8000bde:	000f      	movs	r7, r1
 8000be0:	0018      	movs	r0, r3
 8000be2:	3f20      	subs	r7, #32
 8000be4:	40f8      	lsrs	r0, r7
 8000be6:	4684      	mov	ip, r0
 8000be8:	2920      	cmp	r1, #32
 8000bea:	d003      	beq.n	8000bf4 <__aeabi_dadd+0x574>
 8000bec:	2740      	movs	r7, #64	@ 0x40
 8000bee:	1a79      	subs	r1, r7, r1
 8000bf0:	408b      	lsls	r3, r1
 8000bf2:	431a      	orrs	r2, r3
 8000bf4:	1e53      	subs	r3, r2, #1
 8000bf6:	419a      	sbcs	r2, r3
 8000bf8:	4663      	mov	r3, ip
 8000bfa:	0017      	movs	r7, r2
 8000bfc:	431f      	orrs	r7, r3
 8000bfe:	e635      	b.n	800086c <__aeabi_dadd+0x1ec>
 8000c00:	2500      	movs	r5, #0
 8000c02:	2400      	movs	r4, #0
 8000c04:	2600      	movs	r6, #0
 8000c06:	e684      	b.n	8000912 <__aeabi_dadd+0x292>
 8000c08:	000c      	movs	r4, r1
 8000c0a:	0035      	movs	r5, r6
 8000c0c:	3c20      	subs	r4, #32
 8000c0e:	40e5      	lsrs	r5, r4
 8000c10:	2920      	cmp	r1, #32
 8000c12:	d005      	beq.n	8000c20 <__aeabi_dadd+0x5a0>
 8000c14:	2440      	movs	r4, #64	@ 0x40
 8000c16:	1a61      	subs	r1, r4, r1
 8000c18:	408e      	lsls	r6, r1
 8000c1a:	4649      	mov	r1, r9
 8000c1c:	4331      	orrs	r1, r6
 8000c1e:	4689      	mov	r9, r1
 8000c20:	4648      	mov	r0, r9
 8000c22:	1e41      	subs	r1, r0, #1
 8000c24:	4188      	sbcs	r0, r1
 8000c26:	0007      	movs	r7, r0
 8000c28:	432f      	orrs	r7, r5
 8000c2a:	e5ef      	b.n	800080c <__aeabi_dadd+0x18c>
 8000c2c:	08d2      	lsrs	r2, r2, #3
 8000c2e:	075f      	lsls	r7, r3, #29
 8000c30:	4665      	mov	r5, ip
 8000c32:	4317      	orrs	r7, r2
 8000c34:	08d8      	lsrs	r0, r3, #3
 8000c36:	e687      	b.n	8000948 <__aeabi_dadd+0x2c8>
 8000c38:	1a17      	subs	r7, r2, r0
 8000c3a:	42ba      	cmp	r2, r7
 8000c3c:	4192      	sbcs	r2, r2
 8000c3e:	1b9e      	subs	r6, r3, r6
 8000c40:	4252      	negs	r2, r2
 8000c42:	1ab6      	subs	r6, r6, r2
 8000c44:	0233      	lsls	r3, r6, #8
 8000c46:	d4c1      	bmi.n	8000bcc <__aeabi_dadd+0x54c>
 8000c48:	0773      	lsls	r3, r6, #29
 8000c4a:	08ff      	lsrs	r7, r7, #3
 8000c4c:	4665      	mov	r5, ip
 8000c4e:	2101      	movs	r1, #1
 8000c50:	431f      	orrs	r7, r3
 8000c52:	08f0      	lsrs	r0, r6, #3
 8000c54:	e64b      	b.n	80008ee <__aeabi_dadd+0x26e>
 8000c56:	2f00      	cmp	r7, #0
 8000c58:	d07b      	beq.n	8000d52 <__aeabi_dadd+0x6d2>
 8000c5a:	4665      	mov	r5, ip
 8000c5c:	001e      	movs	r6, r3
 8000c5e:	4691      	mov	r9, r2
 8000c60:	e63f      	b.n	80008e2 <__aeabi_dadd+0x262>
 8000c62:	1a81      	subs	r1, r0, r2
 8000c64:	4688      	mov	r8, r1
 8000c66:	45c1      	cmp	r9, r8
 8000c68:	41a4      	sbcs	r4, r4
 8000c6a:	1af1      	subs	r1, r6, r3
 8000c6c:	4264      	negs	r4, r4
 8000c6e:	1b09      	subs	r1, r1, r4
 8000c70:	2480      	movs	r4, #128	@ 0x80
 8000c72:	0424      	lsls	r4, r4, #16
 8000c74:	4221      	tst	r1, r4
 8000c76:	d077      	beq.n	8000d68 <__aeabi_dadd+0x6e8>
 8000c78:	1a10      	subs	r0, r2, r0
 8000c7a:	4282      	cmp	r2, r0
 8000c7c:	4192      	sbcs	r2, r2
 8000c7e:	0007      	movs	r7, r0
 8000c80:	1b9e      	subs	r6, r3, r6
 8000c82:	4252      	negs	r2, r2
 8000c84:	1ab6      	subs	r6, r6, r2
 8000c86:	4337      	orrs	r7, r6
 8000c88:	d000      	beq.n	8000c8c <__aeabi_dadd+0x60c>
 8000c8a:	e0a0      	b.n	8000dce <__aeabi_dadd+0x74e>
 8000c8c:	4665      	mov	r5, ip
 8000c8e:	2400      	movs	r4, #0
 8000c90:	2600      	movs	r6, #0
 8000c92:	e63e      	b.n	8000912 <__aeabi_dadd+0x292>
 8000c94:	075f      	lsls	r7, r3, #29
 8000c96:	08d2      	lsrs	r2, r2, #3
 8000c98:	4665      	mov	r5, ip
 8000c9a:	4317      	orrs	r7, r2
 8000c9c:	08d8      	lsrs	r0, r3, #3
 8000c9e:	e653      	b.n	8000948 <__aeabi_dadd+0x2c8>
 8000ca0:	1881      	adds	r1, r0, r2
 8000ca2:	4291      	cmp	r1, r2
 8000ca4:	4192      	sbcs	r2, r2
 8000ca6:	18f0      	adds	r0, r6, r3
 8000ca8:	4252      	negs	r2, r2
 8000caa:	1880      	adds	r0, r0, r2
 8000cac:	0203      	lsls	r3, r0, #8
 8000cae:	d500      	bpl.n	8000cb2 <__aeabi_dadd+0x632>
 8000cb0:	e768      	b.n	8000b84 <__aeabi_dadd+0x504>
 8000cb2:	0747      	lsls	r7, r0, #29
 8000cb4:	08c9      	lsrs	r1, r1, #3
 8000cb6:	430f      	orrs	r7, r1
 8000cb8:	08c0      	lsrs	r0, r0, #3
 8000cba:	2101      	movs	r1, #1
 8000cbc:	e617      	b.n	80008ee <__aeabi_dadd+0x26e>
 8000cbe:	08d2      	lsrs	r2, r2, #3
 8000cc0:	075f      	lsls	r7, r3, #29
 8000cc2:	4317      	orrs	r7, r2
 8000cc4:	08d8      	lsrs	r0, r3, #3
 8000cc6:	e63f      	b.n	8000948 <__aeabi_dadd+0x2c8>
 8000cc8:	000c      	movs	r4, r1
 8000cca:	2600      	movs	r6, #0
 8000ccc:	2700      	movs	r7, #0
 8000cce:	e620      	b.n	8000912 <__aeabi_dadd+0x292>
 8000cd0:	2900      	cmp	r1, #0
 8000cd2:	d156      	bne.n	8000d82 <__aeabi_dadd+0x702>
 8000cd4:	075f      	lsls	r7, r3, #29
 8000cd6:	08d2      	lsrs	r2, r2, #3
 8000cd8:	4317      	orrs	r7, r2
 8000cda:	08d8      	lsrs	r0, r3, #3
 8000cdc:	e634      	b.n	8000948 <__aeabi_dadd+0x2c8>
 8000cde:	000c      	movs	r4, r1
 8000ce0:	001e      	movs	r6, r3
 8000ce2:	08d0      	lsrs	r0, r2, #3
 8000ce4:	e629      	b.n	800093a <__aeabi_dadd+0x2ba>
 8000ce6:	08c1      	lsrs	r1, r0, #3
 8000ce8:	0770      	lsls	r0, r6, #29
 8000cea:	4301      	orrs	r1, r0
 8000cec:	08f0      	lsrs	r0, r6, #3
 8000cee:	2f00      	cmp	r7, #0
 8000cf0:	d062      	beq.n	8000db8 <__aeabi_dadd+0x738>
 8000cf2:	2480      	movs	r4, #128	@ 0x80
 8000cf4:	0324      	lsls	r4, r4, #12
 8000cf6:	4220      	tst	r0, r4
 8000cf8:	d007      	beq.n	8000d0a <__aeabi_dadd+0x68a>
 8000cfa:	08de      	lsrs	r6, r3, #3
 8000cfc:	4226      	tst	r6, r4
 8000cfe:	d104      	bne.n	8000d0a <__aeabi_dadd+0x68a>
 8000d00:	4665      	mov	r5, ip
 8000d02:	0030      	movs	r0, r6
 8000d04:	08d1      	lsrs	r1, r2, #3
 8000d06:	075b      	lsls	r3, r3, #29
 8000d08:	4319      	orrs	r1, r3
 8000d0a:	0f4f      	lsrs	r7, r1, #29
 8000d0c:	00c9      	lsls	r1, r1, #3
 8000d0e:	08c9      	lsrs	r1, r1, #3
 8000d10:	077f      	lsls	r7, r7, #29
 8000d12:	430f      	orrs	r7, r1
 8000d14:	e618      	b.n	8000948 <__aeabi_dadd+0x2c8>
 8000d16:	000c      	movs	r4, r1
 8000d18:	0030      	movs	r0, r6
 8000d1a:	3c20      	subs	r4, #32
 8000d1c:	40e0      	lsrs	r0, r4
 8000d1e:	4684      	mov	ip, r0
 8000d20:	2920      	cmp	r1, #32
 8000d22:	d005      	beq.n	8000d30 <__aeabi_dadd+0x6b0>
 8000d24:	2440      	movs	r4, #64	@ 0x40
 8000d26:	1a61      	subs	r1, r4, r1
 8000d28:	408e      	lsls	r6, r1
 8000d2a:	4649      	mov	r1, r9
 8000d2c:	4331      	orrs	r1, r6
 8000d2e:	4689      	mov	r9, r1
 8000d30:	4648      	mov	r0, r9
 8000d32:	1e41      	subs	r1, r0, #1
 8000d34:	4188      	sbcs	r0, r1
 8000d36:	4661      	mov	r1, ip
 8000d38:	0007      	movs	r7, r0
 8000d3a:	430f      	orrs	r7, r1
 8000d3c:	e630      	b.n	80009a0 <__aeabi_dadd+0x320>
 8000d3e:	2120      	movs	r1, #32
 8000d40:	2700      	movs	r7, #0
 8000d42:	1a09      	subs	r1, r1, r0
 8000d44:	e50e      	b.n	8000764 <__aeabi_dadd+0xe4>
 8000d46:	001e      	movs	r6, r3
 8000d48:	2f00      	cmp	r7, #0
 8000d4a:	d000      	beq.n	8000d4e <__aeabi_dadd+0x6ce>
 8000d4c:	e522      	b.n	8000794 <__aeabi_dadd+0x114>
 8000d4e:	2400      	movs	r4, #0
 8000d50:	e758      	b.n	8000c04 <__aeabi_dadd+0x584>
 8000d52:	2500      	movs	r5, #0
 8000d54:	2400      	movs	r4, #0
 8000d56:	2600      	movs	r6, #0
 8000d58:	e5db      	b.n	8000912 <__aeabi_dadd+0x292>
 8000d5a:	46c0      	nop			@ (mov r8, r8)
 8000d5c:	000007fe 	.word	0x000007fe
 8000d60:	000007ff 	.word	0x000007ff
 8000d64:	ff7fffff 	.word	0xff7fffff
 8000d68:	4647      	mov	r7, r8
 8000d6a:	430f      	orrs	r7, r1
 8000d6c:	d100      	bne.n	8000d70 <__aeabi_dadd+0x6f0>
 8000d6e:	e747      	b.n	8000c00 <__aeabi_dadd+0x580>
 8000d70:	000e      	movs	r6, r1
 8000d72:	46c1      	mov	r9, r8
 8000d74:	e5b5      	b.n	80008e2 <__aeabi_dadd+0x262>
 8000d76:	08df      	lsrs	r7, r3, #3
 8000d78:	0764      	lsls	r4, r4, #29
 8000d7a:	2102      	movs	r1, #2
 8000d7c:	4327      	orrs	r7, r4
 8000d7e:	0900      	lsrs	r0, r0, #4
 8000d80:	e5b5      	b.n	80008ee <__aeabi_dadd+0x26e>
 8000d82:	0019      	movs	r1, r3
 8000d84:	08c0      	lsrs	r0, r0, #3
 8000d86:	0777      	lsls	r7, r6, #29
 8000d88:	4307      	orrs	r7, r0
 8000d8a:	4311      	orrs	r1, r2
 8000d8c:	08f0      	lsrs	r0, r6, #3
 8000d8e:	2900      	cmp	r1, #0
 8000d90:	d100      	bne.n	8000d94 <__aeabi_dadd+0x714>
 8000d92:	e5d9      	b.n	8000948 <__aeabi_dadd+0x2c8>
 8000d94:	2180      	movs	r1, #128	@ 0x80
 8000d96:	0309      	lsls	r1, r1, #12
 8000d98:	4208      	tst	r0, r1
 8000d9a:	d007      	beq.n	8000dac <__aeabi_dadd+0x72c>
 8000d9c:	08dc      	lsrs	r4, r3, #3
 8000d9e:	420c      	tst	r4, r1
 8000da0:	d104      	bne.n	8000dac <__aeabi_dadd+0x72c>
 8000da2:	08d2      	lsrs	r2, r2, #3
 8000da4:	075b      	lsls	r3, r3, #29
 8000da6:	431a      	orrs	r2, r3
 8000da8:	0017      	movs	r7, r2
 8000daa:	0020      	movs	r0, r4
 8000dac:	0f7b      	lsrs	r3, r7, #29
 8000dae:	00ff      	lsls	r7, r7, #3
 8000db0:	08ff      	lsrs	r7, r7, #3
 8000db2:	075b      	lsls	r3, r3, #29
 8000db4:	431f      	orrs	r7, r3
 8000db6:	e5c7      	b.n	8000948 <__aeabi_dadd+0x2c8>
 8000db8:	000f      	movs	r7, r1
 8000dba:	e5c5      	b.n	8000948 <__aeabi_dadd+0x2c8>
 8000dbc:	4b12      	ldr	r3, [pc, #72]	@ (8000e08 <__aeabi_dadd+0x788>)
 8000dbe:	08d2      	lsrs	r2, r2, #3
 8000dc0:	4033      	ands	r3, r6
 8000dc2:	075f      	lsls	r7, r3, #29
 8000dc4:	025b      	lsls	r3, r3, #9
 8000dc6:	2401      	movs	r4, #1
 8000dc8:	4317      	orrs	r7, r2
 8000dca:	0b1e      	lsrs	r6, r3, #12
 8000dcc:	e5a1      	b.n	8000912 <__aeabi_dadd+0x292>
 8000dce:	4226      	tst	r6, r4
 8000dd0:	d012      	beq.n	8000df8 <__aeabi_dadd+0x778>
 8000dd2:	4b0d      	ldr	r3, [pc, #52]	@ (8000e08 <__aeabi_dadd+0x788>)
 8000dd4:	4665      	mov	r5, ip
 8000dd6:	0002      	movs	r2, r0
 8000dd8:	2401      	movs	r4, #1
 8000dda:	401e      	ands	r6, r3
 8000ddc:	e4e6      	b.n	80007ac <__aeabi_dadd+0x12c>
 8000dde:	0021      	movs	r1, r4
 8000de0:	e585      	b.n	80008ee <__aeabi_dadd+0x26e>
 8000de2:	0017      	movs	r7, r2
 8000de4:	e5a8      	b.n	8000938 <__aeabi_dadd+0x2b8>
 8000de6:	003a      	movs	r2, r7
 8000de8:	e4d4      	b.n	8000794 <__aeabi_dadd+0x114>
 8000dea:	08db      	lsrs	r3, r3, #3
 8000dec:	0764      	lsls	r4, r4, #29
 8000dee:	431c      	orrs	r4, r3
 8000df0:	0027      	movs	r7, r4
 8000df2:	2102      	movs	r1, #2
 8000df4:	0900      	lsrs	r0, r0, #4
 8000df6:	e57a      	b.n	80008ee <__aeabi_dadd+0x26e>
 8000df8:	08c0      	lsrs	r0, r0, #3
 8000dfa:	0777      	lsls	r7, r6, #29
 8000dfc:	4307      	orrs	r7, r0
 8000dfe:	4665      	mov	r5, ip
 8000e00:	2100      	movs	r1, #0
 8000e02:	08f0      	lsrs	r0, r6, #3
 8000e04:	e573      	b.n	80008ee <__aeabi_dadd+0x26e>
 8000e06:	46c0      	nop			@ (mov r8, r8)
 8000e08:	ff7fffff 	.word	0xff7fffff

08000e0c <__aeabi_ddiv>:
 8000e0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e0e:	46de      	mov	lr, fp
 8000e10:	4645      	mov	r5, r8
 8000e12:	4657      	mov	r7, sl
 8000e14:	464e      	mov	r6, r9
 8000e16:	b5e0      	push	{r5, r6, r7, lr}
 8000e18:	b087      	sub	sp, #28
 8000e1a:	9200      	str	r2, [sp, #0]
 8000e1c:	9301      	str	r3, [sp, #4]
 8000e1e:	030b      	lsls	r3, r1, #12
 8000e20:	0b1b      	lsrs	r3, r3, #12
 8000e22:	469b      	mov	fp, r3
 8000e24:	0fca      	lsrs	r2, r1, #31
 8000e26:	004b      	lsls	r3, r1, #1
 8000e28:	0004      	movs	r4, r0
 8000e2a:	4680      	mov	r8, r0
 8000e2c:	0d5b      	lsrs	r3, r3, #21
 8000e2e:	9202      	str	r2, [sp, #8]
 8000e30:	d100      	bne.n	8000e34 <__aeabi_ddiv+0x28>
 8000e32:	e098      	b.n	8000f66 <__aeabi_ddiv+0x15a>
 8000e34:	4a7c      	ldr	r2, [pc, #496]	@ (8001028 <__aeabi_ddiv+0x21c>)
 8000e36:	4293      	cmp	r3, r2
 8000e38:	d037      	beq.n	8000eaa <__aeabi_ddiv+0x9e>
 8000e3a:	4659      	mov	r1, fp
 8000e3c:	0f42      	lsrs	r2, r0, #29
 8000e3e:	00c9      	lsls	r1, r1, #3
 8000e40:	430a      	orrs	r2, r1
 8000e42:	2180      	movs	r1, #128	@ 0x80
 8000e44:	0409      	lsls	r1, r1, #16
 8000e46:	4311      	orrs	r1, r2
 8000e48:	00c2      	lsls	r2, r0, #3
 8000e4a:	4690      	mov	r8, r2
 8000e4c:	4a77      	ldr	r2, [pc, #476]	@ (800102c <__aeabi_ddiv+0x220>)
 8000e4e:	4689      	mov	r9, r1
 8000e50:	4692      	mov	sl, r2
 8000e52:	449a      	add	sl, r3
 8000e54:	2300      	movs	r3, #0
 8000e56:	2400      	movs	r4, #0
 8000e58:	9303      	str	r3, [sp, #12]
 8000e5a:	9e00      	ldr	r6, [sp, #0]
 8000e5c:	9f01      	ldr	r7, [sp, #4]
 8000e5e:	033b      	lsls	r3, r7, #12
 8000e60:	0b1b      	lsrs	r3, r3, #12
 8000e62:	469b      	mov	fp, r3
 8000e64:	007b      	lsls	r3, r7, #1
 8000e66:	0030      	movs	r0, r6
 8000e68:	0d5b      	lsrs	r3, r3, #21
 8000e6a:	0ffd      	lsrs	r5, r7, #31
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d059      	beq.n	8000f24 <__aeabi_ddiv+0x118>
 8000e70:	4a6d      	ldr	r2, [pc, #436]	@ (8001028 <__aeabi_ddiv+0x21c>)
 8000e72:	4293      	cmp	r3, r2
 8000e74:	d048      	beq.n	8000f08 <__aeabi_ddiv+0xfc>
 8000e76:	4659      	mov	r1, fp
 8000e78:	0f72      	lsrs	r2, r6, #29
 8000e7a:	00c9      	lsls	r1, r1, #3
 8000e7c:	430a      	orrs	r2, r1
 8000e7e:	2180      	movs	r1, #128	@ 0x80
 8000e80:	0409      	lsls	r1, r1, #16
 8000e82:	4311      	orrs	r1, r2
 8000e84:	468b      	mov	fp, r1
 8000e86:	4969      	ldr	r1, [pc, #420]	@ (800102c <__aeabi_ddiv+0x220>)
 8000e88:	00f2      	lsls	r2, r6, #3
 8000e8a:	468c      	mov	ip, r1
 8000e8c:	4651      	mov	r1, sl
 8000e8e:	4463      	add	r3, ip
 8000e90:	1acb      	subs	r3, r1, r3
 8000e92:	469a      	mov	sl, r3
 8000e94:	2100      	movs	r1, #0
 8000e96:	9e02      	ldr	r6, [sp, #8]
 8000e98:	406e      	eors	r6, r5
 8000e9a:	b2f6      	uxtb	r6, r6
 8000e9c:	2c0f      	cmp	r4, #15
 8000e9e:	d900      	bls.n	8000ea2 <__aeabi_ddiv+0x96>
 8000ea0:	e0ce      	b.n	8001040 <__aeabi_ddiv+0x234>
 8000ea2:	4b63      	ldr	r3, [pc, #396]	@ (8001030 <__aeabi_ddiv+0x224>)
 8000ea4:	00a4      	lsls	r4, r4, #2
 8000ea6:	591b      	ldr	r3, [r3, r4]
 8000ea8:	469f      	mov	pc, r3
 8000eaa:	465a      	mov	r2, fp
 8000eac:	4302      	orrs	r2, r0
 8000eae:	4691      	mov	r9, r2
 8000eb0:	d000      	beq.n	8000eb4 <__aeabi_ddiv+0xa8>
 8000eb2:	e090      	b.n	8000fd6 <__aeabi_ddiv+0x1ca>
 8000eb4:	469a      	mov	sl, r3
 8000eb6:	2302      	movs	r3, #2
 8000eb8:	4690      	mov	r8, r2
 8000eba:	2408      	movs	r4, #8
 8000ebc:	9303      	str	r3, [sp, #12]
 8000ebe:	e7cc      	b.n	8000e5a <__aeabi_ddiv+0x4e>
 8000ec0:	46cb      	mov	fp, r9
 8000ec2:	4642      	mov	r2, r8
 8000ec4:	9d02      	ldr	r5, [sp, #8]
 8000ec6:	9903      	ldr	r1, [sp, #12]
 8000ec8:	2902      	cmp	r1, #2
 8000eca:	d100      	bne.n	8000ece <__aeabi_ddiv+0xc2>
 8000ecc:	e1de      	b.n	800128c <__aeabi_ddiv+0x480>
 8000ece:	2903      	cmp	r1, #3
 8000ed0:	d100      	bne.n	8000ed4 <__aeabi_ddiv+0xc8>
 8000ed2:	e08d      	b.n	8000ff0 <__aeabi_ddiv+0x1e4>
 8000ed4:	2901      	cmp	r1, #1
 8000ed6:	d000      	beq.n	8000eda <__aeabi_ddiv+0xce>
 8000ed8:	e179      	b.n	80011ce <__aeabi_ddiv+0x3c2>
 8000eda:	002e      	movs	r6, r5
 8000edc:	2200      	movs	r2, #0
 8000ede:	2300      	movs	r3, #0
 8000ee0:	2400      	movs	r4, #0
 8000ee2:	4690      	mov	r8, r2
 8000ee4:	051b      	lsls	r3, r3, #20
 8000ee6:	4323      	orrs	r3, r4
 8000ee8:	07f6      	lsls	r6, r6, #31
 8000eea:	4333      	orrs	r3, r6
 8000eec:	4640      	mov	r0, r8
 8000eee:	0019      	movs	r1, r3
 8000ef0:	b007      	add	sp, #28
 8000ef2:	bcf0      	pop	{r4, r5, r6, r7}
 8000ef4:	46bb      	mov	fp, r7
 8000ef6:	46b2      	mov	sl, r6
 8000ef8:	46a9      	mov	r9, r5
 8000efa:	46a0      	mov	r8, r4
 8000efc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000efe:	2200      	movs	r2, #0
 8000f00:	2400      	movs	r4, #0
 8000f02:	4690      	mov	r8, r2
 8000f04:	4b48      	ldr	r3, [pc, #288]	@ (8001028 <__aeabi_ddiv+0x21c>)
 8000f06:	e7ed      	b.n	8000ee4 <__aeabi_ddiv+0xd8>
 8000f08:	465a      	mov	r2, fp
 8000f0a:	9b00      	ldr	r3, [sp, #0]
 8000f0c:	431a      	orrs	r2, r3
 8000f0e:	4b49      	ldr	r3, [pc, #292]	@ (8001034 <__aeabi_ddiv+0x228>)
 8000f10:	469c      	mov	ip, r3
 8000f12:	44e2      	add	sl, ip
 8000f14:	2a00      	cmp	r2, #0
 8000f16:	d159      	bne.n	8000fcc <__aeabi_ddiv+0x1c0>
 8000f18:	2302      	movs	r3, #2
 8000f1a:	431c      	orrs	r4, r3
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	2102      	movs	r1, #2
 8000f20:	469b      	mov	fp, r3
 8000f22:	e7b8      	b.n	8000e96 <__aeabi_ddiv+0x8a>
 8000f24:	465a      	mov	r2, fp
 8000f26:	9b00      	ldr	r3, [sp, #0]
 8000f28:	431a      	orrs	r2, r3
 8000f2a:	d049      	beq.n	8000fc0 <__aeabi_ddiv+0x1b4>
 8000f2c:	465b      	mov	r3, fp
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d100      	bne.n	8000f34 <__aeabi_ddiv+0x128>
 8000f32:	e19c      	b.n	800126e <__aeabi_ddiv+0x462>
 8000f34:	4658      	mov	r0, fp
 8000f36:	f001 fc0d 	bl	8002754 <__clzsi2>
 8000f3a:	0002      	movs	r2, r0
 8000f3c:	0003      	movs	r3, r0
 8000f3e:	3a0b      	subs	r2, #11
 8000f40:	271d      	movs	r7, #29
 8000f42:	9e00      	ldr	r6, [sp, #0]
 8000f44:	1aba      	subs	r2, r7, r2
 8000f46:	0019      	movs	r1, r3
 8000f48:	4658      	mov	r0, fp
 8000f4a:	40d6      	lsrs	r6, r2
 8000f4c:	3908      	subs	r1, #8
 8000f4e:	4088      	lsls	r0, r1
 8000f50:	0032      	movs	r2, r6
 8000f52:	4302      	orrs	r2, r0
 8000f54:	4693      	mov	fp, r2
 8000f56:	9a00      	ldr	r2, [sp, #0]
 8000f58:	408a      	lsls	r2, r1
 8000f5a:	4937      	ldr	r1, [pc, #220]	@ (8001038 <__aeabi_ddiv+0x22c>)
 8000f5c:	4453      	add	r3, sl
 8000f5e:	468a      	mov	sl, r1
 8000f60:	2100      	movs	r1, #0
 8000f62:	449a      	add	sl, r3
 8000f64:	e797      	b.n	8000e96 <__aeabi_ddiv+0x8a>
 8000f66:	465b      	mov	r3, fp
 8000f68:	4303      	orrs	r3, r0
 8000f6a:	4699      	mov	r9, r3
 8000f6c:	d021      	beq.n	8000fb2 <__aeabi_ddiv+0x1a6>
 8000f6e:	465b      	mov	r3, fp
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d100      	bne.n	8000f76 <__aeabi_ddiv+0x16a>
 8000f74:	e169      	b.n	800124a <__aeabi_ddiv+0x43e>
 8000f76:	4658      	mov	r0, fp
 8000f78:	f001 fbec 	bl	8002754 <__clzsi2>
 8000f7c:	230b      	movs	r3, #11
 8000f7e:	425b      	negs	r3, r3
 8000f80:	469c      	mov	ip, r3
 8000f82:	0002      	movs	r2, r0
 8000f84:	4484      	add	ip, r0
 8000f86:	4666      	mov	r6, ip
 8000f88:	231d      	movs	r3, #29
 8000f8a:	1b9b      	subs	r3, r3, r6
 8000f8c:	0026      	movs	r6, r4
 8000f8e:	0011      	movs	r1, r2
 8000f90:	4658      	mov	r0, fp
 8000f92:	40de      	lsrs	r6, r3
 8000f94:	3908      	subs	r1, #8
 8000f96:	4088      	lsls	r0, r1
 8000f98:	0033      	movs	r3, r6
 8000f9a:	4303      	orrs	r3, r0
 8000f9c:	4699      	mov	r9, r3
 8000f9e:	0023      	movs	r3, r4
 8000fa0:	408b      	lsls	r3, r1
 8000fa2:	4698      	mov	r8, r3
 8000fa4:	4b25      	ldr	r3, [pc, #148]	@ (800103c <__aeabi_ddiv+0x230>)
 8000fa6:	2400      	movs	r4, #0
 8000fa8:	1a9b      	subs	r3, r3, r2
 8000faa:	469a      	mov	sl, r3
 8000fac:	2300      	movs	r3, #0
 8000fae:	9303      	str	r3, [sp, #12]
 8000fb0:	e753      	b.n	8000e5a <__aeabi_ddiv+0x4e>
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	4698      	mov	r8, r3
 8000fb6:	469a      	mov	sl, r3
 8000fb8:	3301      	adds	r3, #1
 8000fba:	2404      	movs	r4, #4
 8000fbc:	9303      	str	r3, [sp, #12]
 8000fbe:	e74c      	b.n	8000e5a <__aeabi_ddiv+0x4e>
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	431c      	orrs	r4, r3
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	2101      	movs	r1, #1
 8000fc8:	469b      	mov	fp, r3
 8000fca:	e764      	b.n	8000e96 <__aeabi_ddiv+0x8a>
 8000fcc:	2303      	movs	r3, #3
 8000fce:	0032      	movs	r2, r6
 8000fd0:	2103      	movs	r1, #3
 8000fd2:	431c      	orrs	r4, r3
 8000fd4:	e75f      	b.n	8000e96 <__aeabi_ddiv+0x8a>
 8000fd6:	469a      	mov	sl, r3
 8000fd8:	2303      	movs	r3, #3
 8000fda:	46d9      	mov	r9, fp
 8000fdc:	240c      	movs	r4, #12
 8000fde:	9303      	str	r3, [sp, #12]
 8000fe0:	e73b      	b.n	8000e5a <__aeabi_ddiv+0x4e>
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	2480      	movs	r4, #128	@ 0x80
 8000fe6:	4698      	mov	r8, r3
 8000fe8:	2600      	movs	r6, #0
 8000fea:	4b0f      	ldr	r3, [pc, #60]	@ (8001028 <__aeabi_ddiv+0x21c>)
 8000fec:	0324      	lsls	r4, r4, #12
 8000fee:	e779      	b.n	8000ee4 <__aeabi_ddiv+0xd8>
 8000ff0:	2480      	movs	r4, #128	@ 0x80
 8000ff2:	465b      	mov	r3, fp
 8000ff4:	0324      	lsls	r4, r4, #12
 8000ff6:	431c      	orrs	r4, r3
 8000ff8:	0324      	lsls	r4, r4, #12
 8000ffa:	002e      	movs	r6, r5
 8000ffc:	4690      	mov	r8, r2
 8000ffe:	4b0a      	ldr	r3, [pc, #40]	@ (8001028 <__aeabi_ddiv+0x21c>)
 8001000:	0b24      	lsrs	r4, r4, #12
 8001002:	e76f      	b.n	8000ee4 <__aeabi_ddiv+0xd8>
 8001004:	2480      	movs	r4, #128	@ 0x80
 8001006:	464b      	mov	r3, r9
 8001008:	0324      	lsls	r4, r4, #12
 800100a:	4223      	tst	r3, r4
 800100c:	d002      	beq.n	8001014 <__aeabi_ddiv+0x208>
 800100e:	465b      	mov	r3, fp
 8001010:	4223      	tst	r3, r4
 8001012:	d0f0      	beq.n	8000ff6 <__aeabi_ddiv+0x1ea>
 8001014:	2480      	movs	r4, #128	@ 0x80
 8001016:	464b      	mov	r3, r9
 8001018:	0324      	lsls	r4, r4, #12
 800101a:	431c      	orrs	r4, r3
 800101c:	0324      	lsls	r4, r4, #12
 800101e:	9e02      	ldr	r6, [sp, #8]
 8001020:	4b01      	ldr	r3, [pc, #4]	@ (8001028 <__aeabi_ddiv+0x21c>)
 8001022:	0b24      	lsrs	r4, r4, #12
 8001024:	e75e      	b.n	8000ee4 <__aeabi_ddiv+0xd8>
 8001026:	46c0      	nop			@ (mov r8, r8)
 8001028:	000007ff 	.word	0x000007ff
 800102c:	fffffc01 	.word	0xfffffc01
 8001030:	0800ba84 	.word	0x0800ba84
 8001034:	fffff801 	.word	0xfffff801
 8001038:	000003f3 	.word	0x000003f3
 800103c:	fffffc0d 	.word	0xfffffc0d
 8001040:	45cb      	cmp	fp, r9
 8001042:	d200      	bcs.n	8001046 <__aeabi_ddiv+0x23a>
 8001044:	e0f8      	b.n	8001238 <__aeabi_ddiv+0x42c>
 8001046:	d100      	bne.n	800104a <__aeabi_ddiv+0x23e>
 8001048:	e0f3      	b.n	8001232 <__aeabi_ddiv+0x426>
 800104a:	2301      	movs	r3, #1
 800104c:	425b      	negs	r3, r3
 800104e:	469c      	mov	ip, r3
 8001050:	4644      	mov	r4, r8
 8001052:	4648      	mov	r0, r9
 8001054:	2500      	movs	r5, #0
 8001056:	44e2      	add	sl, ip
 8001058:	465b      	mov	r3, fp
 800105a:	0e17      	lsrs	r7, r2, #24
 800105c:	021b      	lsls	r3, r3, #8
 800105e:	431f      	orrs	r7, r3
 8001060:	0c19      	lsrs	r1, r3, #16
 8001062:	043b      	lsls	r3, r7, #16
 8001064:	0212      	lsls	r2, r2, #8
 8001066:	9700      	str	r7, [sp, #0]
 8001068:	0c1f      	lsrs	r7, r3, #16
 800106a:	4691      	mov	r9, r2
 800106c:	9102      	str	r1, [sp, #8]
 800106e:	9703      	str	r7, [sp, #12]
 8001070:	f7ff f8ec 	bl	800024c <__aeabi_uidivmod>
 8001074:	0002      	movs	r2, r0
 8001076:	437a      	muls	r2, r7
 8001078:	040b      	lsls	r3, r1, #16
 800107a:	0c21      	lsrs	r1, r4, #16
 800107c:	4680      	mov	r8, r0
 800107e:	4319      	orrs	r1, r3
 8001080:	428a      	cmp	r2, r1
 8001082:	d909      	bls.n	8001098 <__aeabi_ddiv+0x28c>
 8001084:	9f00      	ldr	r7, [sp, #0]
 8001086:	2301      	movs	r3, #1
 8001088:	46bc      	mov	ip, r7
 800108a:	425b      	negs	r3, r3
 800108c:	4461      	add	r1, ip
 800108e:	469c      	mov	ip, r3
 8001090:	44e0      	add	r8, ip
 8001092:	428f      	cmp	r7, r1
 8001094:	d800      	bhi.n	8001098 <__aeabi_ddiv+0x28c>
 8001096:	e15c      	b.n	8001352 <__aeabi_ddiv+0x546>
 8001098:	1a88      	subs	r0, r1, r2
 800109a:	9902      	ldr	r1, [sp, #8]
 800109c:	f7ff f8d6 	bl	800024c <__aeabi_uidivmod>
 80010a0:	9a03      	ldr	r2, [sp, #12]
 80010a2:	0424      	lsls	r4, r4, #16
 80010a4:	4342      	muls	r2, r0
 80010a6:	0409      	lsls	r1, r1, #16
 80010a8:	0c24      	lsrs	r4, r4, #16
 80010aa:	0003      	movs	r3, r0
 80010ac:	430c      	orrs	r4, r1
 80010ae:	42a2      	cmp	r2, r4
 80010b0:	d906      	bls.n	80010c0 <__aeabi_ddiv+0x2b4>
 80010b2:	9900      	ldr	r1, [sp, #0]
 80010b4:	3b01      	subs	r3, #1
 80010b6:	468c      	mov	ip, r1
 80010b8:	4464      	add	r4, ip
 80010ba:	42a1      	cmp	r1, r4
 80010bc:	d800      	bhi.n	80010c0 <__aeabi_ddiv+0x2b4>
 80010be:	e142      	b.n	8001346 <__aeabi_ddiv+0x53a>
 80010c0:	1aa0      	subs	r0, r4, r2
 80010c2:	4642      	mov	r2, r8
 80010c4:	0412      	lsls	r2, r2, #16
 80010c6:	431a      	orrs	r2, r3
 80010c8:	4693      	mov	fp, r2
 80010ca:	464b      	mov	r3, r9
 80010cc:	4659      	mov	r1, fp
 80010ce:	0c1b      	lsrs	r3, r3, #16
 80010d0:	001f      	movs	r7, r3
 80010d2:	9304      	str	r3, [sp, #16]
 80010d4:	040b      	lsls	r3, r1, #16
 80010d6:	4649      	mov	r1, r9
 80010d8:	0409      	lsls	r1, r1, #16
 80010da:	0c09      	lsrs	r1, r1, #16
 80010dc:	000c      	movs	r4, r1
 80010de:	0c1b      	lsrs	r3, r3, #16
 80010e0:	435c      	muls	r4, r3
 80010e2:	0c12      	lsrs	r2, r2, #16
 80010e4:	437b      	muls	r3, r7
 80010e6:	4688      	mov	r8, r1
 80010e8:	4351      	muls	r1, r2
 80010ea:	437a      	muls	r2, r7
 80010ec:	0c27      	lsrs	r7, r4, #16
 80010ee:	46bc      	mov	ip, r7
 80010f0:	185b      	adds	r3, r3, r1
 80010f2:	4463      	add	r3, ip
 80010f4:	4299      	cmp	r1, r3
 80010f6:	d903      	bls.n	8001100 <__aeabi_ddiv+0x2f4>
 80010f8:	2180      	movs	r1, #128	@ 0x80
 80010fa:	0249      	lsls	r1, r1, #9
 80010fc:	468c      	mov	ip, r1
 80010fe:	4462      	add	r2, ip
 8001100:	0c19      	lsrs	r1, r3, #16
 8001102:	0424      	lsls	r4, r4, #16
 8001104:	041b      	lsls	r3, r3, #16
 8001106:	0c24      	lsrs	r4, r4, #16
 8001108:	188a      	adds	r2, r1, r2
 800110a:	191c      	adds	r4, r3, r4
 800110c:	4290      	cmp	r0, r2
 800110e:	d302      	bcc.n	8001116 <__aeabi_ddiv+0x30a>
 8001110:	d116      	bne.n	8001140 <__aeabi_ddiv+0x334>
 8001112:	42a5      	cmp	r5, r4
 8001114:	d214      	bcs.n	8001140 <__aeabi_ddiv+0x334>
 8001116:	465b      	mov	r3, fp
 8001118:	9f00      	ldr	r7, [sp, #0]
 800111a:	3b01      	subs	r3, #1
 800111c:	444d      	add	r5, r9
 800111e:	9305      	str	r3, [sp, #20]
 8001120:	454d      	cmp	r5, r9
 8001122:	419b      	sbcs	r3, r3
 8001124:	46bc      	mov	ip, r7
 8001126:	425b      	negs	r3, r3
 8001128:	4463      	add	r3, ip
 800112a:	18c0      	adds	r0, r0, r3
 800112c:	4287      	cmp	r7, r0
 800112e:	d300      	bcc.n	8001132 <__aeabi_ddiv+0x326>
 8001130:	e102      	b.n	8001338 <__aeabi_ddiv+0x52c>
 8001132:	4282      	cmp	r2, r0
 8001134:	d900      	bls.n	8001138 <__aeabi_ddiv+0x32c>
 8001136:	e129      	b.n	800138c <__aeabi_ddiv+0x580>
 8001138:	d100      	bne.n	800113c <__aeabi_ddiv+0x330>
 800113a:	e124      	b.n	8001386 <__aeabi_ddiv+0x57a>
 800113c:	9b05      	ldr	r3, [sp, #20]
 800113e:	469b      	mov	fp, r3
 8001140:	1b2c      	subs	r4, r5, r4
 8001142:	42a5      	cmp	r5, r4
 8001144:	41ad      	sbcs	r5, r5
 8001146:	9b00      	ldr	r3, [sp, #0]
 8001148:	1a80      	subs	r0, r0, r2
 800114a:	426d      	negs	r5, r5
 800114c:	1b40      	subs	r0, r0, r5
 800114e:	4283      	cmp	r3, r0
 8001150:	d100      	bne.n	8001154 <__aeabi_ddiv+0x348>
 8001152:	e10f      	b.n	8001374 <__aeabi_ddiv+0x568>
 8001154:	9902      	ldr	r1, [sp, #8]
 8001156:	f7ff f879 	bl	800024c <__aeabi_uidivmod>
 800115a:	9a03      	ldr	r2, [sp, #12]
 800115c:	040b      	lsls	r3, r1, #16
 800115e:	4342      	muls	r2, r0
 8001160:	0c21      	lsrs	r1, r4, #16
 8001162:	0005      	movs	r5, r0
 8001164:	4319      	orrs	r1, r3
 8001166:	428a      	cmp	r2, r1
 8001168:	d900      	bls.n	800116c <__aeabi_ddiv+0x360>
 800116a:	e0cb      	b.n	8001304 <__aeabi_ddiv+0x4f8>
 800116c:	1a88      	subs	r0, r1, r2
 800116e:	9902      	ldr	r1, [sp, #8]
 8001170:	f7ff f86c 	bl	800024c <__aeabi_uidivmod>
 8001174:	9a03      	ldr	r2, [sp, #12]
 8001176:	0424      	lsls	r4, r4, #16
 8001178:	4342      	muls	r2, r0
 800117a:	0409      	lsls	r1, r1, #16
 800117c:	0c24      	lsrs	r4, r4, #16
 800117e:	0003      	movs	r3, r0
 8001180:	430c      	orrs	r4, r1
 8001182:	42a2      	cmp	r2, r4
 8001184:	d900      	bls.n	8001188 <__aeabi_ddiv+0x37c>
 8001186:	e0ca      	b.n	800131e <__aeabi_ddiv+0x512>
 8001188:	4641      	mov	r1, r8
 800118a:	1aa4      	subs	r4, r4, r2
 800118c:	042a      	lsls	r2, r5, #16
 800118e:	431a      	orrs	r2, r3
 8001190:	9f04      	ldr	r7, [sp, #16]
 8001192:	0413      	lsls	r3, r2, #16
 8001194:	0c1b      	lsrs	r3, r3, #16
 8001196:	4359      	muls	r1, r3
 8001198:	4640      	mov	r0, r8
 800119a:	437b      	muls	r3, r7
 800119c:	469c      	mov	ip, r3
 800119e:	0c15      	lsrs	r5, r2, #16
 80011a0:	4368      	muls	r0, r5
 80011a2:	0c0b      	lsrs	r3, r1, #16
 80011a4:	4484      	add	ip, r0
 80011a6:	4463      	add	r3, ip
 80011a8:	437d      	muls	r5, r7
 80011aa:	4298      	cmp	r0, r3
 80011ac:	d903      	bls.n	80011b6 <__aeabi_ddiv+0x3aa>
 80011ae:	2080      	movs	r0, #128	@ 0x80
 80011b0:	0240      	lsls	r0, r0, #9
 80011b2:	4684      	mov	ip, r0
 80011b4:	4465      	add	r5, ip
 80011b6:	0c18      	lsrs	r0, r3, #16
 80011b8:	0409      	lsls	r1, r1, #16
 80011ba:	041b      	lsls	r3, r3, #16
 80011bc:	0c09      	lsrs	r1, r1, #16
 80011be:	1940      	adds	r0, r0, r5
 80011c0:	185b      	adds	r3, r3, r1
 80011c2:	4284      	cmp	r4, r0
 80011c4:	d327      	bcc.n	8001216 <__aeabi_ddiv+0x40a>
 80011c6:	d023      	beq.n	8001210 <__aeabi_ddiv+0x404>
 80011c8:	2301      	movs	r3, #1
 80011ca:	0035      	movs	r5, r6
 80011cc:	431a      	orrs	r2, r3
 80011ce:	4b94      	ldr	r3, [pc, #592]	@ (8001420 <__aeabi_ddiv+0x614>)
 80011d0:	4453      	add	r3, sl
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	dd60      	ble.n	8001298 <__aeabi_ddiv+0x48c>
 80011d6:	0751      	lsls	r1, r2, #29
 80011d8:	d000      	beq.n	80011dc <__aeabi_ddiv+0x3d0>
 80011da:	e086      	b.n	80012ea <__aeabi_ddiv+0x4de>
 80011dc:	002e      	movs	r6, r5
 80011de:	08d1      	lsrs	r1, r2, #3
 80011e0:	465a      	mov	r2, fp
 80011e2:	01d2      	lsls	r2, r2, #7
 80011e4:	d506      	bpl.n	80011f4 <__aeabi_ddiv+0x3e8>
 80011e6:	465a      	mov	r2, fp
 80011e8:	4b8e      	ldr	r3, [pc, #568]	@ (8001424 <__aeabi_ddiv+0x618>)
 80011ea:	401a      	ands	r2, r3
 80011ec:	2380      	movs	r3, #128	@ 0x80
 80011ee:	4693      	mov	fp, r2
 80011f0:	00db      	lsls	r3, r3, #3
 80011f2:	4453      	add	r3, sl
 80011f4:	4a8c      	ldr	r2, [pc, #560]	@ (8001428 <__aeabi_ddiv+0x61c>)
 80011f6:	4293      	cmp	r3, r2
 80011f8:	dd00      	ble.n	80011fc <__aeabi_ddiv+0x3f0>
 80011fa:	e680      	b.n	8000efe <__aeabi_ddiv+0xf2>
 80011fc:	465a      	mov	r2, fp
 80011fe:	0752      	lsls	r2, r2, #29
 8001200:	430a      	orrs	r2, r1
 8001202:	4690      	mov	r8, r2
 8001204:	465a      	mov	r2, fp
 8001206:	055b      	lsls	r3, r3, #21
 8001208:	0254      	lsls	r4, r2, #9
 800120a:	0b24      	lsrs	r4, r4, #12
 800120c:	0d5b      	lsrs	r3, r3, #21
 800120e:	e669      	b.n	8000ee4 <__aeabi_ddiv+0xd8>
 8001210:	0035      	movs	r5, r6
 8001212:	2b00      	cmp	r3, #0
 8001214:	d0db      	beq.n	80011ce <__aeabi_ddiv+0x3c2>
 8001216:	9d00      	ldr	r5, [sp, #0]
 8001218:	1e51      	subs	r1, r2, #1
 800121a:	46ac      	mov	ip, r5
 800121c:	4464      	add	r4, ip
 800121e:	42ac      	cmp	r4, r5
 8001220:	d200      	bcs.n	8001224 <__aeabi_ddiv+0x418>
 8001222:	e09e      	b.n	8001362 <__aeabi_ddiv+0x556>
 8001224:	4284      	cmp	r4, r0
 8001226:	d200      	bcs.n	800122a <__aeabi_ddiv+0x41e>
 8001228:	e0e1      	b.n	80013ee <__aeabi_ddiv+0x5e2>
 800122a:	d100      	bne.n	800122e <__aeabi_ddiv+0x422>
 800122c:	e0ee      	b.n	800140c <__aeabi_ddiv+0x600>
 800122e:	000a      	movs	r2, r1
 8001230:	e7ca      	b.n	80011c8 <__aeabi_ddiv+0x3bc>
 8001232:	4542      	cmp	r2, r8
 8001234:	d900      	bls.n	8001238 <__aeabi_ddiv+0x42c>
 8001236:	e708      	b.n	800104a <__aeabi_ddiv+0x23e>
 8001238:	464b      	mov	r3, r9
 800123a:	07dc      	lsls	r4, r3, #31
 800123c:	0858      	lsrs	r0, r3, #1
 800123e:	4643      	mov	r3, r8
 8001240:	085b      	lsrs	r3, r3, #1
 8001242:	431c      	orrs	r4, r3
 8001244:	4643      	mov	r3, r8
 8001246:	07dd      	lsls	r5, r3, #31
 8001248:	e706      	b.n	8001058 <__aeabi_ddiv+0x24c>
 800124a:	f001 fa83 	bl	8002754 <__clzsi2>
 800124e:	2315      	movs	r3, #21
 8001250:	469c      	mov	ip, r3
 8001252:	4484      	add	ip, r0
 8001254:	0002      	movs	r2, r0
 8001256:	4663      	mov	r3, ip
 8001258:	3220      	adds	r2, #32
 800125a:	2b1c      	cmp	r3, #28
 800125c:	dc00      	bgt.n	8001260 <__aeabi_ddiv+0x454>
 800125e:	e692      	b.n	8000f86 <__aeabi_ddiv+0x17a>
 8001260:	0023      	movs	r3, r4
 8001262:	3808      	subs	r0, #8
 8001264:	4083      	lsls	r3, r0
 8001266:	4699      	mov	r9, r3
 8001268:	2300      	movs	r3, #0
 800126a:	4698      	mov	r8, r3
 800126c:	e69a      	b.n	8000fa4 <__aeabi_ddiv+0x198>
 800126e:	f001 fa71 	bl	8002754 <__clzsi2>
 8001272:	0002      	movs	r2, r0
 8001274:	0003      	movs	r3, r0
 8001276:	3215      	adds	r2, #21
 8001278:	3320      	adds	r3, #32
 800127a:	2a1c      	cmp	r2, #28
 800127c:	dc00      	bgt.n	8001280 <__aeabi_ddiv+0x474>
 800127e:	e65f      	b.n	8000f40 <__aeabi_ddiv+0x134>
 8001280:	9900      	ldr	r1, [sp, #0]
 8001282:	3808      	subs	r0, #8
 8001284:	4081      	lsls	r1, r0
 8001286:	2200      	movs	r2, #0
 8001288:	468b      	mov	fp, r1
 800128a:	e666      	b.n	8000f5a <__aeabi_ddiv+0x14e>
 800128c:	2200      	movs	r2, #0
 800128e:	002e      	movs	r6, r5
 8001290:	2400      	movs	r4, #0
 8001292:	4690      	mov	r8, r2
 8001294:	4b65      	ldr	r3, [pc, #404]	@ (800142c <__aeabi_ddiv+0x620>)
 8001296:	e625      	b.n	8000ee4 <__aeabi_ddiv+0xd8>
 8001298:	002e      	movs	r6, r5
 800129a:	2101      	movs	r1, #1
 800129c:	1ac9      	subs	r1, r1, r3
 800129e:	2938      	cmp	r1, #56	@ 0x38
 80012a0:	dd00      	ble.n	80012a4 <__aeabi_ddiv+0x498>
 80012a2:	e61b      	b.n	8000edc <__aeabi_ddiv+0xd0>
 80012a4:	291f      	cmp	r1, #31
 80012a6:	dc7e      	bgt.n	80013a6 <__aeabi_ddiv+0x59a>
 80012a8:	4861      	ldr	r0, [pc, #388]	@ (8001430 <__aeabi_ddiv+0x624>)
 80012aa:	0014      	movs	r4, r2
 80012ac:	4450      	add	r0, sl
 80012ae:	465b      	mov	r3, fp
 80012b0:	4082      	lsls	r2, r0
 80012b2:	4083      	lsls	r3, r0
 80012b4:	40cc      	lsrs	r4, r1
 80012b6:	1e50      	subs	r0, r2, #1
 80012b8:	4182      	sbcs	r2, r0
 80012ba:	4323      	orrs	r3, r4
 80012bc:	431a      	orrs	r2, r3
 80012be:	465b      	mov	r3, fp
 80012c0:	40cb      	lsrs	r3, r1
 80012c2:	0751      	lsls	r1, r2, #29
 80012c4:	d009      	beq.n	80012da <__aeabi_ddiv+0x4ce>
 80012c6:	210f      	movs	r1, #15
 80012c8:	4011      	ands	r1, r2
 80012ca:	2904      	cmp	r1, #4
 80012cc:	d005      	beq.n	80012da <__aeabi_ddiv+0x4ce>
 80012ce:	1d11      	adds	r1, r2, #4
 80012d0:	4291      	cmp	r1, r2
 80012d2:	4192      	sbcs	r2, r2
 80012d4:	4252      	negs	r2, r2
 80012d6:	189b      	adds	r3, r3, r2
 80012d8:	000a      	movs	r2, r1
 80012da:	0219      	lsls	r1, r3, #8
 80012dc:	d400      	bmi.n	80012e0 <__aeabi_ddiv+0x4d4>
 80012de:	e09b      	b.n	8001418 <__aeabi_ddiv+0x60c>
 80012e0:	2200      	movs	r2, #0
 80012e2:	2301      	movs	r3, #1
 80012e4:	2400      	movs	r4, #0
 80012e6:	4690      	mov	r8, r2
 80012e8:	e5fc      	b.n	8000ee4 <__aeabi_ddiv+0xd8>
 80012ea:	210f      	movs	r1, #15
 80012ec:	4011      	ands	r1, r2
 80012ee:	2904      	cmp	r1, #4
 80012f0:	d100      	bne.n	80012f4 <__aeabi_ddiv+0x4e8>
 80012f2:	e773      	b.n	80011dc <__aeabi_ddiv+0x3d0>
 80012f4:	1d11      	adds	r1, r2, #4
 80012f6:	4291      	cmp	r1, r2
 80012f8:	4192      	sbcs	r2, r2
 80012fa:	4252      	negs	r2, r2
 80012fc:	002e      	movs	r6, r5
 80012fe:	08c9      	lsrs	r1, r1, #3
 8001300:	4493      	add	fp, r2
 8001302:	e76d      	b.n	80011e0 <__aeabi_ddiv+0x3d4>
 8001304:	9b00      	ldr	r3, [sp, #0]
 8001306:	3d01      	subs	r5, #1
 8001308:	469c      	mov	ip, r3
 800130a:	4461      	add	r1, ip
 800130c:	428b      	cmp	r3, r1
 800130e:	d900      	bls.n	8001312 <__aeabi_ddiv+0x506>
 8001310:	e72c      	b.n	800116c <__aeabi_ddiv+0x360>
 8001312:	428a      	cmp	r2, r1
 8001314:	d800      	bhi.n	8001318 <__aeabi_ddiv+0x50c>
 8001316:	e729      	b.n	800116c <__aeabi_ddiv+0x360>
 8001318:	1e85      	subs	r5, r0, #2
 800131a:	4461      	add	r1, ip
 800131c:	e726      	b.n	800116c <__aeabi_ddiv+0x360>
 800131e:	9900      	ldr	r1, [sp, #0]
 8001320:	3b01      	subs	r3, #1
 8001322:	468c      	mov	ip, r1
 8001324:	4464      	add	r4, ip
 8001326:	42a1      	cmp	r1, r4
 8001328:	d900      	bls.n	800132c <__aeabi_ddiv+0x520>
 800132a:	e72d      	b.n	8001188 <__aeabi_ddiv+0x37c>
 800132c:	42a2      	cmp	r2, r4
 800132e:	d800      	bhi.n	8001332 <__aeabi_ddiv+0x526>
 8001330:	e72a      	b.n	8001188 <__aeabi_ddiv+0x37c>
 8001332:	1e83      	subs	r3, r0, #2
 8001334:	4464      	add	r4, ip
 8001336:	e727      	b.n	8001188 <__aeabi_ddiv+0x37c>
 8001338:	4287      	cmp	r7, r0
 800133a:	d000      	beq.n	800133e <__aeabi_ddiv+0x532>
 800133c:	e6fe      	b.n	800113c <__aeabi_ddiv+0x330>
 800133e:	45a9      	cmp	r9, r5
 8001340:	d900      	bls.n	8001344 <__aeabi_ddiv+0x538>
 8001342:	e6fb      	b.n	800113c <__aeabi_ddiv+0x330>
 8001344:	e6f5      	b.n	8001132 <__aeabi_ddiv+0x326>
 8001346:	42a2      	cmp	r2, r4
 8001348:	d800      	bhi.n	800134c <__aeabi_ddiv+0x540>
 800134a:	e6b9      	b.n	80010c0 <__aeabi_ddiv+0x2b4>
 800134c:	1e83      	subs	r3, r0, #2
 800134e:	4464      	add	r4, ip
 8001350:	e6b6      	b.n	80010c0 <__aeabi_ddiv+0x2b4>
 8001352:	428a      	cmp	r2, r1
 8001354:	d800      	bhi.n	8001358 <__aeabi_ddiv+0x54c>
 8001356:	e69f      	b.n	8001098 <__aeabi_ddiv+0x28c>
 8001358:	46bc      	mov	ip, r7
 800135a:	1e83      	subs	r3, r0, #2
 800135c:	4698      	mov	r8, r3
 800135e:	4461      	add	r1, ip
 8001360:	e69a      	b.n	8001098 <__aeabi_ddiv+0x28c>
 8001362:	000a      	movs	r2, r1
 8001364:	4284      	cmp	r4, r0
 8001366:	d000      	beq.n	800136a <__aeabi_ddiv+0x55e>
 8001368:	e72e      	b.n	80011c8 <__aeabi_ddiv+0x3bc>
 800136a:	454b      	cmp	r3, r9
 800136c:	d000      	beq.n	8001370 <__aeabi_ddiv+0x564>
 800136e:	e72b      	b.n	80011c8 <__aeabi_ddiv+0x3bc>
 8001370:	0035      	movs	r5, r6
 8001372:	e72c      	b.n	80011ce <__aeabi_ddiv+0x3c2>
 8001374:	4b2a      	ldr	r3, [pc, #168]	@ (8001420 <__aeabi_ddiv+0x614>)
 8001376:	4a2f      	ldr	r2, [pc, #188]	@ (8001434 <__aeabi_ddiv+0x628>)
 8001378:	4453      	add	r3, sl
 800137a:	4592      	cmp	sl, r2
 800137c:	db43      	blt.n	8001406 <__aeabi_ddiv+0x5fa>
 800137e:	2201      	movs	r2, #1
 8001380:	2100      	movs	r1, #0
 8001382:	4493      	add	fp, r2
 8001384:	e72c      	b.n	80011e0 <__aeabi_ddiv+0x3d4>
 8001386:	42ac      	cmp	r4, r5
 8001388:	d800      	bhi.n	800138c <__aeabi_ddiv+0x580>
 800138a:	e6d7      	b.n	800113c <__aeabi_ddiv+0x330>
 800138c:	2302      	movs	r3, #2
 800138e:	425b      	negs	r3, r3
 8001390:	469c      	mov	ip, r3
 8001392:	9900      	ldr	r1, [sp, #0]
 8001394:	444d      	add	r5, r9
 8001396:	454d      	cmp	r5, r9
 8001398:	419b      	sbcs	r3, r3
 800139a:	44e3      	add	fp, ip
 800139c:	468c      	mov	ip, r1
 800139e:	425b      	negs	r3, r3
 80013a0:	4463      	add	r3, ip
 80013a2:	18c0      	adds	r0, r0, r3
 80013a4:	e6cc      	b.n	8001140 <__aeabi_ddiv+0x334>
 80013a6:	201f      	movs	r0, #31
 80013a8:	4240      	negs	r0, r0
 80013aa:	1ac3      	subs	r3, r0, r3
 80013ac:	4658      	mov	r0, fp
 80013ae:	40d8      	lsrs	r0, r3
 80013b0:	2920      	cmp	r1, #32
 80013b2:	d004      	beq.n	80013be <__aeabi_ddiv+0x5b2>
 80013b4:	4659      	mov	r1, fp
 80013b6:	4b20      	ldr	r3, [pc, #128]	@ (8001438 <__aeabi_ddiv+0x62c>)
 80013b8:	4453      	add	r3, sl
 80013ba:	4099      	lsls	r1, r3
 80013bc:	430a      	orrs	r2, r1
 80013be:	1e53      	subs	r3, r2, #1
 80013c0:	419a      	sbcs	r2, r3
 80013c2:	2307      	movs	r3, #7
 80013c4:	0019      	movs	r1, r3
 80013c6:	4302      	orrs	r2, r0
 80013c8:	2400      	movs	r4, #0
 80013ca:	4011      	ands	r1, r2
 80013cc:	4213      	tst	r3, r2
 80013ce:	d009      	beq.n	80013e4 <__aeabi_ddiv+0x5d8>
 80013d0:	3308      	adds	r3, #8
 80013d2:	4013      	ands	r3, r2
 80013d4:	2b04      	cmp	r3, #4
 80013d6:	d01d      	beq.n	8001414 <__aeabi_ddiv+0x608>
 80013d8:	1d13      	adds	r3, r2, #4
 80013da:	4293      	cmp	r3, r2
 80013dc:	4189      	sbcs	r1, r1
 80013de:	001a      	movs	r2, r3
 80013e0:	4249      	negs	r1, r1
 80013e2:	0749      	lsls	r1, r1, #29
 80013e4:	08d2      	lsrs	r2, r2, #3
 80013e6:	430a      	orrs	r2, r1
 80013e8:	4690      	mov	r8, r2
 80013ea:	2300      	movs	r3, #0
 80013ec:	e57a      	b.n	8000ee4 <__aeabi_ddiv+0xd8>
 80013ee:	4649      	mov	r1, r9
 80013f0:	9f00      	ldr	r7, [sp, #0]
 80013f2:	004d      	lsls	r5, r1, #1
 80013f4:	454d      	cmp	r5, r9
 80013f6:	4189      	sbcs	r1, r1
 80013f8:	46bc      	mov	ip, r7
 80013fa:	4249      	negs	r1, r1
 80013fc:	4461      	add	r1, ip
 80013fe:	46a9      	mov	r9, r5
 8001400:	3a02      	subs	r2, #2
 8001402:	1864      	adds	r4, r4, r1
 8001404:	e7ae      	b.n	8001364 <__aeabi_ddiv+0x558>
 8001406:	2201      	movs	r2, #1
 8001408:	4252      	negs	r2, r2
 800140a:	e746      	b.n	800129a <__aeabi_ddiv+0x48e>
 800140c:	4599      	cmp	r9, r3
 800140e:	d3ee      	bcc.n	80013ee <__aeabi_ddiv+0x5e2>
 8001410:	000a      	movs	r2, r1
 8001412:	e7aa      	b.n	800136a <__aeabi_ddiv+0x55e>
 8001414:	2100      	movs	r1, #0
 8001416:	e7e5      	b.n	80013e4 <__aeabi_ddiv+0x5d8>
 8001418:	0759      	lsls	r1, r3, #29
 800141a:	025b      	lsls	r3, r3, #9
 800141c:	0b1c      	lsrs	r4, r3, #12
 800141e:	e7e1      	b.n	80013e4 <__aeabi_ddiv+0x5d8>
 8001420:	000003ff 	.word	0x000003ff
 8001424:	feffffff 	.word	0xfeffffff
 8001428:	000007fe 	.word	0x000007fe
 800142c:	000007ff 	.word	0x000007ff
 8001430:	0000041e 	.word	0x0000041e
 8001434:	fffffc02 	.word	0xfffffc02
 8001438:	0000043e 	.word	0x0000043e

0800143c <__eqdf2>:
 800143c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800143e:	4657      	mov	r7, sl
 8001440:	46de      	mov	lr, fp
 8001442:	464e      	mov	r6, r9
 8001444:	4645      	mov	r5, r8
 8001446:	b5e0      	push	{r5, r6, r7, lr}
 8001448:	000d      	movs	r5, r1
 800144a:	0004      	movs	r4, r0
 800144c:	0fe8      	lsrs	r0, r5, #31
 800144e:	4683      	mov	fp, r0
 8001450:	0309      	lsls	r1, r1, #12
 8001452:	0fd8      	lsrs	r0, r3, #31
 8001454:	0b09      	lsrs	r1, r1, #12
 8001456:	4682      	mov	sl, r0
 8001458:	4819      	ldr	r0, [pc, #100]	@ (80014c0 <__eqdf2+0x84>)
 800145a:	468c      	mov	ip, r1
 800145c:	031f      	lsls	r7, r3, #12
 800145e:	0069      	lsls	r1, r5, #1
 8001460:	005e      	lsls	r6, r3, #1
 8001462:	0d49      	lsrs	r1, r1, #21
 8001464:	0b3f      	lsrs	r7, r7, #12
 8001466:	0d76      	lsrs	r6, r6, #21
 8001468:	4281      	cmp	r1, r0
 800146a:	d018      	beq.n	800149e <__eqdf2+0x62>
 800146c:	4286      	cmp	r6, r0
 800146e:	d00f      	beq.n	8001490 <__eqdf2+0x54>
 8001470:	2001      	movs	r0, #1
 8001472:	42b1      	cmp	r1, r6
 8001474:	d10d      	bne.n	8001492 <__eqdf2+0x56>
 8001476:	45bc      	cmp	ip, r7
 8001478:	d10b      	bne.n	8001492 <__eqdf2+0x56>
 800147a:	4294      	cmp	r4, r2
 800147c:	d109      	bne.n	8001492 <__eqdf2+0x56>
 800147e:	45d3      	cmp	fp, sl
 8001480:	d01c      	beq.n	80014bc <__eqdf2+0x80>
 8001482:	2900      	cmp	r1, #0
 8001484:	d105      	bne.n	8001492 <__eqdf2+0x56>
 8001486:	4660      	mov	r0, ip
 8001488:	4320      	orrs	r0, r4
 800148a:	1e43      	subs	r3, r0, #1
 800148c:	4198      	sbcs	r0, r3
 800148e:	e000      	b.n	8001492 <__eqdf2+0x56>
 8001490:	2001      	movs	r0, #1
 8001492:	bcf0      	pop	{r4, r5, r6, r7}
 8001494:	46bb      	mov	fp, r7
 8001496:	46b2      	mov	sl, r6
 8001498:	46a9      	mov	r9, r5
 800149a:	46a0      	mov	r8, r4
 800149c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800149e:	2001      	movs	r0, #1
 80014a0:	428e      	cmp	r6, r1
 80014a2:	d1f6      	bne.n	8001492 <__eqdf2+0x56>
 80014a4:	4661      	mov	r1, ip
 80014a6:	4339      	orrs	r1, r7
 80014a8:	000f      	movs	r7, r1
 80014aa:	4317      	orrs	r7, r2
 80014ac:	4327      	orrs	r7, r4
 80014ae:	d1f0      	bne.n	8001492 <__eqdf2+0x56>
 80014b0:	465b      	mov	r3, fp
 80014b2:	4652      	mov	r2, sl
 80014b4:	1a98      	subs	r0, r3, r2
 80014b6:	1e43      	subs	r3, r0, #1
 80014b8:	4198      	sbcs	r0, r3
 80014ba:	e7ea      	b.n	8001492 <__eqdf2+0x56>
 80014bc:	2000      	movs	r0, #0
 80014be:	e7e8      	b.n	8001492 <__eqdf2+0x56>
 80014c0:	000007ff 	.word	0x000007ff

080014c4 <__gedf2>:
 80014c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014c6:	4657      	mov	r7, sl
 80014c8:	464e      	mov	r6, r9
 80014ca:	4645      	mov	r5, r8
 80014cc:	46de      	mov	lr, fp
 80014ce:	b5e0      	push	{r5, r6, r7, lr}
 80014d0:	000d      	movs	r5, r1
 80014d2:	030e      	lsls	r6, r1, #12
 80014d4:	0049      	lsls	r1, r1, #1
 80014d6:	0d49      	lsrs	r1, r1, #21
 80014d8:	468a      	mov	sl, r1
 80014da:	0fdf      	lsrs	r7, r3, #31
 80014dc:	0fe9      	lsrs	r1, r5, #31
 80014de:	46bc      	mov	ip, r7
 80014e0:	b083      	sub	sp, #12
 80014e2:	4f2f      	ldr	r7, [pc, #188]	@ (80015a0 <__gedf2+0xdc>)
 80014e4:	0004      	movs	r4, r0
 80014e6:	4680      	mov	r8, r0
 80014e8:	9101      	str	r1, [sp, #4]
 80014ea:	0058      	lsls	r0, r3, #1
 80014ec:	0319      	lsls	r1, r3, #12
 80014ee:	4691      	mov	r9, r2
 80014f0:	0b36      	lsrs	r6, r6, #12
 80014f2:	0b09      	lsrs	r1, r1, #12
 80014f4:	0d40      	lsrs	r0, r0, #21
 80014f6:	45ba      	cmp	sl, r7
 80014f8:	d01d      	beq.n	8001536 <__gedf2+0x72>
 80014fa:	42b8      	cmp	r0, r7
 80014fc:	d00d      	beq.n	800151a <__gedf2+0x56>
 80014fe:	4657      	mov	r7, sl
 8001500:	2f00      	cmp	r7, #0
 8001502:	d12a      	bne.n	800155a <__gedf2+0x96>
 8001504:	4334      	orrs	r4, r6
 8001506:	2800      	cmp	r0, #0
 8001508:	d124      	bne.n	8001554 <__gedf2+0x90>
 800150a:	430a      	orrs	r2, r1
 800150c:	d036      	beq.n	800157c <__gedf2+0xb8>
 800150e:	2c00      	cmp	r4, #0
 8001510:	d141      	bne.n	8001596 <__gedf2+0xd2>
 8001512:	4663      	mov	r3, ip
 8001514:	0058      	lsls	r0, r3, #1
 8001516:	3801      	subs	r0, #1
 8001518:	e015      	b.n	8001546 <__gedf2+0x82>
 800151a:	4311      	orrs	r1, r2
 800151c:	d138      	bne.n	8001590 <__gedf2+0xcc>
 800151e:	4653      	mov	r3, sl
 8001520:	2b00      	cmp	r3, #0
 8001522:	d101      	bne.n	8001528 <__gedf2+0x64>
 8001524:	4326      	orrs	r6, r4
 8001526:	d0f4      	beq.n	8001512 <__gedf2+0x4e>
 8001528:	9b01      	ldr	r3, [sp, #4]
 800152a:	4563      	cmp	r3, ip
 800152c:	d107      	bne.n	800153e <__gedf2+0x7a>
 800152e:	9b01      	ldr	r3, [sp, #4]
 8001530:	0058      	lsls	r0, r3, #1
 8001532:	3801      	subs	r0, #1
 8001534:	e007      	b.n	8001546 <__gedf2+0x82>
 8001536:	4326      	orrs	r6, r4
 8001538:	d12a      	bne.n	8001590 <__gedf2+0xcc>
 800153a:	4550      	cmp	r0, sl
 800153c:	d021      	beq.n	8001582 <__gedf2+0xbe>
 800153e:	2001      	movs	r0, #1
 8001540:	9b01      	ldr	r3, [sp, #4]
 8001542:	425f      	negs	r7, r3
 8001544:	4338      	orrs	r0, r7
 8001546:	b003      	add	sp, #12
 8001548:	bcf0      	pop	{r4, r5, r6, r7}
 800154a:	46bb      	mov	fp, r7
 800154c:	46b2      	mov	sl, r6
 800154e:	46a9      	mov	r9, r5
 8001550:	46a0      	mov	r8, r4
 8001552:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001554:	2c00      	cmp	r4, #0
 8001556:	d0dc      	beq.n	8001512 <__gedf2+0x4e>
 8001558:	e7e6      	b.n	8001528 <__gedf2+0x64>
 800155a:	2800      	cmp	r0, #0
 800155c:	d0ef      	beq.n	800153e <__gedf2+0x7a>
 800155e:	9b01      	ldr	r3, [sp, #4]
 8001560:	4563      	cmp	r3, ip
 8001562:	d1ec      	bne.n	800153e <__gedf2+0x7a>
 8001564:	4582      	cmp	sl, r0
 8001566:	dcea      	bgt.n	800153e <__gedf2+0x7a>
 8001568:	dbe1      	blt.n	800152e <__gedf2+0x6a>
 800156a:	428e      	cmp	r6, r1
 800156c:	d8e7      	bhi.n	800153e <__gedf2+0x7a>
 800156e:	d1de      	bne.n	800152e <__gedf2+0x6a>
 8001570:	45c8      	cmp	r8, r9
 8001572:	d8e4      	bhi.n	800153e <__gedf2+0x7a>
 8001574:	2000      	movs	r0, #0
 8001576:	45c8      	cmp	r8, r9
 8001578:	d2e5      	bcs.n	8001546 <__gedf2+0x82>
 800157a:	e7d8      	b.n	800152e <__gedf2+0x6a>
 800157c:	2c00      	cmp	r4, #0
 800157e:	d0e2      	beq.n	8001546 <__gedf2+0x82>
 8001580:	e7dd      	b.n	800153e <__gedf2+0x7a>
 8001582:	4311      	orrs	r1, r2
 8001584:	d104      	bne.n	8001590 <__gedf2+0xcc>
 8001586:	9b01      	ldr	r3, [sp, #4]
 8001588:	4563      	cmp	r3, ip
 800158a:	d1d8      	bne.n	800153e <__gedf2+0x7a>
 800158c:	2000      	movs	r0, #0
 800158e:	e7da      	b.n	8001546 <__gedf2+0x82>
 8001590:	2002      	movs	r0, #2
 8001592:	4240      	negs	r0, r0
 8001594:	e7d7      	b.n	8001546 <__gedf2+0x82>
 8001596:	9b01      	ldr	r3, [sp, #4]
 8001598:	4563      	cmp	r3, ip
 800159a:	d0e6      	beq.n	800156a <__gedf2+0xa6>
 800159c:	e7cf      	b.n	800153e <__gedf2+0x7a>
 800159e:	46c0      	nop			@ (mov r8, r8)
 80015a0:	000007ff 	.word	0x000007ff

080015a4 <__ledf2>:
 80015a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015a6:	4657      	mov	r7, sl
 80015a8:	464e      	mov	r6, r9
 80015aa:	4645      	mov	r5, r8
 80015ac:	46de      	mov	lr, fp
 80015ae:	b5e0      	push	{r5, r6, r7, lr}
 80015b0:	000d      	movs	r5, r1
 80015b2:	030e      	lsls	r6, r1, #12
 80015b4:	0049      	lsls	r1, r1, #1
 80015b6:	0d49      	lsrs	r1, r1, #21
 80015b8:	468a      	mov	sl, r1
 80015ba:	0fdf      	lsrs	r7, r3, #31
 80015bc:	0fe9      	lsrs	r1, r5, #31
 80015be:	46bc      	mov	ip, r7
 80015c0:	b083      	sub	sp, #12
 80015c2:	4f2e      	ldr	r7, [pc, #184]	@ (800167c <__ledf2+0xd8>)
 80015c4:	0004      	movs	r4, r0
 80015c6:	4680      	mov	r8, r0
 80015c8:	9101      	str	r1, [sp, #4]
 80015ca:	0058      	lsls	r0, r3, #1
 80015cc:	0319      	lsls	r1, r3, #12
 80015ce:	4691      	mov	r9, r2
 80015d0:	0b36      	lsrs	r6, r6, #12
 80015d2:	0b09      	lsrs	r1, r1, #12
 80015d4:	0d40      	lsrs	r0, r0, #21
 80015d6:	45ba      	cmp	sl, r7
 80015d8:	d01e      	beq.n	8001618 <__ledf2+0x74>
 80015da:	42b8      	cmp	r0, r7
 80015dc:	d00d      	beq.n	80015fa <__ledf2+0x56>
 80015de:	4657      	mov	r7, sl
 80015e0:	2f00      	cmp	r7, #0
 80015e2:	d127      	bne.n	8001634 <__ledf2+0x90>
 80015e4:	4334      	orrs	r4, r6
 80015e6:	2800      	cmp	r0, #0
 80015e8:	d133      	bne.n	8001652 <__ledf2+0xae>
 80015ea:	430a      	orrs	r2, r1
 80015ec:	d034      	beq.n	8001658 <__ledf2+0xb4>
 80015ee:	2c00      	cmp	r4, #0
 80015f0:	d140      	bne.n	8001674 <__ledf2+0xd0>
 80015f2:	4663      	mov	r3, ip
 80015f4:	0058      	lsls	r0, r3, #1
 80015f6:	3801      	subs	r0, #1
 80015f8:	e015      	b.n	8001626 <__ledf2+0x82>
 80015fa:	4311      	orrs	r1, r2
 80015fc:	d112      	bne.n	8001624 <__ledf2+0x80>
 80015fe:	4653      	mov	r3, sl
 8001600:	2b00      	cmp	r3, #0
 8001602:	d101      	bne.n	8001608 <__ledf2+0x64>
 8001604:	4326      	orrs	r6, r4
 8001606:	d0f4      	beq.n	80015f2 <__ledf2+0x4e>
 8001608:	9b01      	ldr	r3, [sp, #4]
 800160a:	4563      	cmp	r3, ip
 800160c:	d01d      	beq.n	800164a <__ledf2+0xa6>
 800160e:	2001      	movs	r0, #1
 8001610:	9b01      	ldr	r3, [sp, #4]
 8001612:	425f      	negs	r7, r3
 8001614:	4338      	orrs	r0, r7
 8001616:	e006      	b.n	8001626 <__ledf2+0x82>
 8001618:	4326      	orrs	r6, r4
 800161a:	d103      	bne.n	8001624 <__ledf2+0x80>
 800161c:	4550      	cmp	r0, sl
 800161e:	d1f6      	bne.n	800160e <__ledf2+0x6a>
 8001620:	4311      	orrs	r1, r2
 8001622:	d01c      	beq.n	800165e <__ledf2+0xba>
 8001624:	2002      	movs	r0, #2
 8001626:	b003      	add	sp, #12
 8001628:	bcf0      	pop	{r4, r5, r6, r7}
 800162a:	46bb      	mov	fp, r7
 800162c:	46b2      	mov	sl, r6
 800162e:	46a9      	mov	r9, r5
 8001630:	46a0      	mov	r8, r4
 8001632:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001634:	2800      	cmp	r0, #0
 8001636:	d0ea      	beq.n	800160e <__ledf2+0x6a>
 8001638:	9b01      	ldr	r3, [sp, #4]
 800163a:	4563      	cmp	r3, ip
 800163c:	d1e7      	bne.n	800160e <__ledf2+0x6a>
 800163e:	4582      	cmp	sl, r0
 8001640:	dce5      	bgt.n	800160e <__ledf2+0x6a>
 8001642:	db02      	blt.n	800164a <__ledf2+0xa6>
 8001644:	428e      	cmp	r6, r1
 8001646:	d8e2      	bhi.n	800160e <__ledf2+0x6a>
 8001648:	d00e      	beq.n	8001668 <__ledf2+0xc4>
 800164a:	9b01      	ldr	r3, [sp, #4]
 800164c:	0058      	lsls	r0, r3, #1
 800164e:	3801      	subs	r0, #1
 8001650:	e7e9      	b.n	8001626 <__ledf2+0x82>
 8001652:	2c00      	cmp	r4, #0
 8001654:	d0cd      	beq.n	80015f2 <__ledf2+0x4e>
 8001656:	e7d7      	b.n	8001608 <__ledf2+0x64>
 8001658:	2c00      	cmp	r4, #0
 800165a:	d0e4      	beq.n	8001626 <__ledf2+0x82>
 800165c:	e7d7      	b.n	800160e <__ledf2+0x6a>
 800165e:	9b01      	ldr	r3, [sp, #4]
 8001660:	2000      	movs	r0, #0
 8001662:	4563      	cmp	r3, ip
 8001664:	d0df      	beq.n	8001626 <__ledf2+0x82>
 8001666:	e7d2      	b.n	800160e <__ledf2+0x6a>
 8001668:	45c8      	cmp	r8, r9
 800166a:	d8d0      	bhi.n	800160e <__ledf2+0x6a>
 800166c:	2000      	movs	r0, #0
 800166e:	45c8      	cmp	r8, r9
 8001670:	d2d9      	bcs.n	8001626 <__ledf2+0x82>
 8001672:	e7ea      	b.n	800164a <__ledf2+0xa6>
 8001674:	9b01      	ldr	r3, [sp, #4]
 8001676:	4563      	cmp	r3, ip
 8001678:	d0e4      	beq.n	8001644 <__ledf2+0xa0>
 800167a:	e7c8      	b.n	800160e <__ledf2+0x6a>
 800167c:	000007ff 	.word	0x000007ff

08001680 <__aeabi_dmul>:
 8001680:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001682:	4657      	mov	r7, sl
 8001684:	464e      	mov	r6, r9
 8001686:	46de      	mov	lr, fp
 8001688:	4645      	mov	r5, r8
 800168a:	b5e0      	push	{r5, r6, r7, lr}
 800168c:	001f      	movs	r7, r3
 800168e:	030b      	lsls	r3, r1, #12
 8001690:	0b1b      	lsrs	r3, r3, #12
 8001692:	0016      	movs	r6, r2
 8001694:	469a      	mov	sl, r3
 8001696:	0fca      	lsrs	r2, r1, #31
 8001698:	004b      	lsls	r3, r1, #1
 800169a:	0004      	movs	r4, r0
 800169c:	4691      	mov	r9, r2
 800169e:	b085      	sub	sp, #20
 80016a0:	0d5b      	lsrs	r3, r3, #21
 80016a2:	d100      	bne.n	80016a6 <__aeabi_dmul+0x26>
 80016a4:	e1cf      	b.n	8001a46 <__aeabi_dmul+0x3c6>
 80016a6:	4acd      	ldr	r2, [pc, #820]	@ (80019dc <__aeabi_dmul+0x35c>)
 80016a8:	4293      	cmp	r3, r2
 80016aa:	d055      	beq.n	8001758 <__aeabi_dmul+0xd8>
 80016ac:	4651      	mov	r1, sl
 80016ae:	0f42      	lsrs	r2, r0, #29
 80016b0:	00c9      	lsls	r1, r1, #3
 80016b2:	430a      	orrs	r2, r1
 80016b4:	2180      	movs	r1, #128	@ 0x80
 80016b6:	0409      	lsls	r1, r1, #16
 80016b8:	4311      	orrs	r1, r2
 80016ba:	00c2      	lsls	r2, r0, #3
 80016bc:	4690      	mov	r8, r2
 80016be:	4ac8      	ldr	r2, [pc, #800]	@ (80019e0 <__aeabi_dmul+0x360>)
 80016c0:	468a      	mov	sl, r1
 80016c2:	4693      	mov	fp, r2
 80016c4:	449b      	add	fp, r3
 80016c6:	2300      	movs	r3, #0
 80016c8:	2500      	movs	r5, #0
 80016ca:	9302      	str	r3, [sp, #8]
 80016cc:	033c      	lsls	r4, r7, #12
 80016ce:	007b      	lsls	r3, r7, #1
 80016d0:	0ffa      	lsrs	r2, r7, #31
 80016d2:	9601      	str	r6, [sp, #4]
 80016d4:	0b24      	lsrs	r4, r4, #12
 80016d6:	0d5b      	lsrs	r3, r3, #21
 80016d8:	9200      	str	r2, [sp, #0]
 80016da:	d100      	bne.n	80016de <__aeabi_dmul+0x5e>
 80016dc:	e188      	b.n	80019f0 <__aeabi_dmul+0x370>
 80016de:	4abf      	ldr	r2, [pc, #764]	@ (80019dc <__aeabi_dmul+0x35c>)
 80016e0:	4293      	cmp	r3, r2
 80016e2:	d100      	bne.n	80016e6 <__aeabi_dmul+0x66>
 80016e4:	e092      	b.n	800180c <__aeabi_dmul+0x18c>
 80016e6:	4abe      	ldr	r2, [pc, #760]	@ (80019e0 <__aeabi_dmul+0x360>)
 80016e8:	4694      	mov	ip, r2
 80016ea:	4463      	add	r3, ip
 80016ec:	449b      	add	fp, r3
 80016ee:	2d0a      	cmp	r5, #10
 80016f0:	dc42      	bgt.n	8001778 <__aeabi_dmul+0xf8>
 80016f2:	00e4      	lsls	r4, r4, #3
 80016f4:	0f73      	lsrs	r3, r6, #29
 80016f6:	4323      	orrs	r3, r4
 80016f8:	2480      	movs	r4, #128	@ 0x80
 80016fa:	4649      	mov	r1, r9
 80016fc:	0424      	lsls	r4, r4, #16
 80016fe:	431c      	orrs	r4, r3
 8001700:	00f3      	lsls	r3, r6, #3
 8001702:	9301      	str	r3, [sp, #4]
 8001704:	9b00      	ldr	r3, [sp, #0]
 8001706:	2000      	movs	r0, #0
 8001708:	4059      	eors	r1, r3
 800170a:	b2cb      	uxtb	r3, r1
 800170c:	9303      	str	r3, [sp, #12]
 800170e:	2d02      	cmp	r5, #2
 8001710:	dc00      	bgt.n	8001714 <__aeabi_dmul+0x94>
 8001712:	e094      	b.n	800183e <__aeabi_dmul+0x1be>
 8001714:	2301      	movs	r3, #1
 8001716:	40ab      	lsls	r3, r5
 8001718:	001d      	movs	r5, r3
 800171a:	23a6      	movs	r3, #166	@ 0xa6
 800171c:	002a      	movs	r2, r5
 800171e:	00db      	lsls	r3, r3, #3
 8001720:	401a      	ands	r2, r3
 8001722:	421d      	tst	r5, r3
 8001724:	d000      	beq.n	8001728 <__aeabi_dmul+0xa8>
 8001726:	e229      	b.n	8001b7c <__aeabi_dmul+0x4fc>
 8001728:	2390      	movs	r3, #144	@ 0x90
 800172a:	009b      	lsls	r3, r3, #2
 800172c:	421d      	tst	r5, r3
 800172e:	d100      	bne.n	8001732 <__aeabi_dmul+0xb2>
 8001730:	e24d      	b.n	8001bce <__aeabi_dmul+0x54e>
 8001732:	2300      	movs	r3, #0
 8001734:	2480      	movs	r4, #128	@ 0x80
 8001736:	4699      	mov	r9, r3
 8001738:	0324      	lsls	r4, r4, #12
 800173a:	4ba8      	ldr	r3, [pc, #672]	@ (80019dc <__aeabi_dmul+0x35c>)
 800173c:	0010      	movs	r0, r2
 800173e:	464a      	mov	r2, r9
 8001740:	051b      	lsls	r3, r3, #20
 8001742:	4323      	orrs	r3, r4
 8001744:	07d2      	lsls	r2, r2, #31
 8001746:	4313      	orrs	r3, r2
 8001748:	0019      	movs	r1, r3
 800174a:	b005      	add	sp, #20
 800174c:	bcf0      	pop	{r4, r5, r6, r7}
 800174e:	46bb      	mov	fp, r7
 8001750:	46b2      	mov	sl, r6
 8001752:	46a9      	mov	r9, r5
 8001754:	46a0      	mov	r8, r4
 8001756:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001758:	4652      	mov	r2, sl
 800175a:	4302      	orrs	r2, r0
 800175c:	4690      	mov	r8, r2
 800175e:	d000      	beq.n	8001762 <__aeabi_dmul+0xe2>
 8001760:	e1ac      	b.n	8001abc <__aeabi_dmul+0x43c>
 8001762:	469b      	mov	fp, r3
 8001764:	2302      	movs	r3, #2
 8001766:	4692      	mov	sl, r2
 8001768:	2508      	movs	r5, #8
 800176a:	9302      	str	r3, [sp, #8]
 800176c:	e7ae      	b.n	80016cc <__aeabi_dmul+0x4c>
 800176e:	9b00      	ldr	r3, [sp, #0]
 8001770:	46a2      	mov	sl, r4
 8001772:	4699      	mov	r9, r3
 8001774:	9b01      	ldr	r3, [sp, #4]
 8001776:	4698      	mov	r8, r3
 8001778:	9b02      	ldr	r3, [sp, #8]
 800177a:	2b02      	cmp	r3, #2
 800177c:	d100      	bne.n	8001780 <__aeabi_dmul+0x100>
 800177e:	e1ca      	b.n	8001b16 <__aeabi_dmul+0x496>
 8001780:	2b03      	cmp	r3, #3
 8001782:	d100      	bne.n	8001786 <__aeabi_dmul+0x106>
 8001784:	e192      	b.n	8001aac <__aeabi_dmul+0x42c>
 8001786:	2b01      	cmp	r3, #1
 8001788:	d110      	bne.n	80017ac <__aeabi_dmul+0x12c>
 800178a:	2300      	movs	r3, #0
 800178c:	2400      	movs	r4, #0
 800178e:	2200      	movs	r2, #0
 8001790:	e7d4      	b.n	800173c <__aeabi_dmul+0xbc>
 8001792:	2201      	movs	r2, #1
 8001794:	087b      	lsrs	r3, r7, #1
 8001796:	403a      	ands	r2, r7
 8001798:	4313      	orrs	r3, r2
 800179a:	4652      	mov	r2, sl
 800179c:	07d2      	lsls	r2, r2, #31
 800179e:	4313      	orrs	r3, r2
 80017a0:	4698      	mov	r8, r3
 80017a2:	4653      	mov	r3, sl
 80017a4:	085b      	lsrs	r3, r3, #1
 80017a6:	469a      	mov	sl, r3
 80017a8:	9b03      	ldr	r3, [sp, #12]
 80017aa:	4699      	mov	r9, r3
 80017ac:	465b      	mov	r3, fp
 80017ae:	1c58      	adds	r0, r3, #1
 80017b0:	2380      	movs	r3, #128	@ 0x80
 80017b2:	00db      	lsls	r3, r3, #3
 80017b4:	445b      	add	r3, fp
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	dc00      	bgt.n	80017bc <__aeabi_dmul+0x13c>
 80017ba:	e1b1      	b.n	8001b20 <__aeabi_dmul+0x4a0>
 80017bc:	4642      	mov	r2, r8
 80017be:	0752      	lsls	r2, r2, #29
 80017c0:	d00b      	beq.n	80017da <__aeabi_dmul+0x15a>
 80017c2:	220f      	movs	r2, #15
 80017c4:	4641      	mov	r1, r8
 80017c6:	400a      	ands	r2, r1
 80017c8:	2a04      	cmp	r2, #4
 80017ca:	d006      	beq.n	80017da <__aeabi_dmul+0x15a>
 80017cc:	4642      	mov	r2, r8
 80017ce:	1d11      	adds	r1, r2, #4
 80017d0:	4541      	cmp	r1, r8
 80017d2:	4192      	sbcs	r2, r2
 80017d4:	4688      	mov	r8, r1
 80017d6:	4252      	negs	r2, r2
 80017d8:	4492      	add	sl, r2
 80017da:	4652      	mov	r2, sl
 80017dc:	01d2      	lsls	r2, r2, #7
 80017de:	d506      	bpl.n	80017ee <__aeabi_dmul+0x16e>
 80017e0:	4652      	mov	r2, sl
 80017e2:	4b80      	ldr	r3, [pc, #512]	@ (80019e4 <__aeabi_dmul+0x364>)
 80017e4:	401a      	ands	r2, r3
 80017e6:	2380      	movs	r3, #128	@ 0x80
 80017e8:	4692      	mov	sl, r2
 80017ea:	00db      	lsls	r3, r3, #3
 80017ec:	18c3      	adds	r3, r0, r3
 80017ee:	4a7e      	ldr	r2, [pc, #504]	@ (80019e8 <__aeabi_dmul+0x368>)
 80017f0:	4293      	cmp	r3, r2
 80017f2:	dd00      	ble.n	80017f6 <__aeabi_dmul+0x176>
 80017f4:	e18f      	b.n	8001b16 <__aeabi_dmul+0x496>
 80017f6:	4642      	mov	r2, r8
 80017f8:	08d1      	lsrs	r1, r2, #3
 80017fa:	4652      	mov	r2, sl
 80017fc:	0752      	lsls	r2, r2, #29
 80017fe:	430a      	orrs	r2, r1
 8001800:	4651      	mov	r1, sl
 8001802:	055b      	lsls	r3, r3, #21
 8001804:	024c      	lsls	r4, r1, #9
 8001806:	0b24      	lsrs	r4, r4, #12
 8001808:	0d5b      	lsrs	r3, r3, #21
 800180a:	e797      	b.n	800173c <__aeabi_dmul+0xbc>
 800180c:	4b73      	ldr	r3, [pc, #460]	@ (80019dc <__aeabi_dmul+0x35c>)
 800180e:	4326      	orrs	r6, r4
 8001810:	469c      	mov	ip, r3
 8001812:	44e3      	add	fp, ip
 8001814:	2e00      	cmp	r6, #0
 8001816:	d100      	bne.n	800181a <__aeabi_dmul+0x19a>
 8001818:	e16f      	b.n	8001afa <__aeabi_dmul+0x47a>
 800181a:	2303      	movs	r3, #3
 800181c:	4649      	mov	r1, r9
 800181e:	431d      	orrs	r5, r3
 8001820:	9b00      	ldr	r3, [sp, #0]
 8001822:	4059      	eors	r1, r3
 8001824:	b2cb      	uxtb	r3, r1
 8001826:	9303      	str	r3, [sp, #12]
 8001828:	2d0a      	cmp	r5, #10
 800182a:	dd00      	ble.n	800182e <__aeabi_dmul+0x1ae>
 800182c:	e133      	b.n	8001a96 <__aeabi_dmul+0x416>
 800182e:	2301      	movs	r3, #1
 8001830:	40ab      	lsls	r3, r5
 8001832:	001d      	movs	r5, r3
 8001834:	2303      	movs	r3, #3
 8001836:	9302      	str	r3, [sp, #8]
 8001838:	2288      	movs	r2, #136	@ 0x88
 800183a:	422a      	tst	r2, r5
 800183c:	d197      	bne.n	800176e <__aeabi_dmul+0xee>
 800183e:	4642      	mov	r2, r8
 8001840:	4643      	mov	r3, r8
 8001842:	0412      	lsls	r2, r2, #16
 8001844:	0c12      	lsrs	r2, r2, #16
 8001846:	0016      	movs	r6, r2
 8001848:	9801      	ldr	r0, [sp, #4]
 800184a:	0c1d      	lsrs	r5, r3, #16
 800184c:	0c03      	lsrs	r3, r0, #16
 800184e:	0400      	lsls	r0, r0, #16
 8001850:	0c00      	lsrs	r0, r0, #16
 8001852:	4346      	muls	r6, r0
 8001854:	46b4      	mov	ip, r6
 8001856:	001e      	movs	r6, r3
 8001858:	436e      	muls	r6, r5
 800185a:	9600      	str	r6, [sp, #0]
 800185c:	0016      	movs	r6, r2
 800185e:	0007      	movs	r7, r0
 8001860:	435e      	muls	r6, r3
 8001862:	4661      	mov	r1, ip
 8001864:	46b0      	mov	r8, r6
 8001866:	436f      	muls	r7, r5
 8001868:	0c0e      	lsrs	r6, r1, #16
 800186a:	44b8      	add	r8, r7
 800186c:	4446      	add	r6, r8
 800186e:	42b7      	cmp	r7, r6
 8001870:	d905      	bls.n	800187e <__aeabi_dmul+0x1fe>
 8001872:	2180      	movs	r1, #128	@ 0x80
 8001874:	0249      	lsls	r1, r1, #9
 8001876:	4688      	mov	r8, r1
 8001878:	9f00      	ldr	r7, [sp, #0]
 800187a:	4447      	add	r7, r8
 800187c:	9700      	str	r7, [sp, #0]
 800187e:	4661      	mov	r1, ip
 8001880:	0409      	lsls	r1, r1, #16
 8001882:	0c09      	lsrs	r1, r1, #16
 8001884:	0c37      	lsrs	r7, r6, #16
 8001886:	0436      	lsls	r6, r6, #16
 8001888:	468c      	mov	ip, r1
 800188a:	0031      	movs	r1, r6
 800188c:	4461      	add	r1, ip
 800188e:	9101      	str	r1, [sp, #4]
 8001890:	0011      	movs	r1, r2
 8001892:	0c26      	lsrs	r6, r4, #16
 8001894:	0424      	lsls	r4, r4, #16
 8001896:	0c24      	lsrs	r4, r4, #16
 8001898:	4361      	muls	r1, r4
 800189a:	468c      	mov	ip, r1
 800189c:	0021      	movs	r1, r4
 800189e:	4369      	muls	r1, r5
 80018a0:	4689      	mov	r9, r1
 80018a2:	4661      	mov	r1, ip
 80018a4:	0c09      	lsrs	r1, r1, #16
 80018a6:	4688      	mov	r8, r1
 80018a8:	4372      	muls	r2, r6
 80018aa:	444a      	add	r2, r9
 80018ac:	4442      	add	r2, r8
 80018ae:	4375      	muls	r5, r6
 80018b0:	4591      	cmp	r9, r2
 80018b2:	d903      	bls.n	80018bc <__aeabi_dmul+0x23c>
 80018b4:	2180      	movs	r1, #128	@ 0x80
 80018b6:	0249      	lsls	r1, r1, #9
 80018b8:	4688      	mov	r8, r1
 80018ba:	4445      	add	r5, r8
 80018bc:	0c11      	lsrs	r1, r2, #16
 80018be:	4688      	mov	r8, r1
 80018c0:	4661      	mov	r1, ip
 80018c2:	0409      	lsls	r1, r1, #16
 80018c4:	0c09      	lsrs	r1, r1, #16
 80018c6:	468c      	mov	ip, r1
 80018c8:	0412      	lsls	r2, r2, #16
 80018ca:	4462      	add	r2, ip
 80018cc:	18b9      	adds	r1, r7, r2
 80018ce:	9102      	str	r1, [sp, #8]
 80018d0:	4651      	mov	r1, sl
 80018d2:	0c09      	lsrs	r1, r1, #16
 80018d4:	468c      	mov	ip, r1
 80018d6:	4651      	mov	r1, sl
 80018d8:	040f      	lsls	r7, r1, #16
 80018da:	0c3f      	lsrs	r7, r7, #16
 80018dc:	0039      	movs	r1, r7
 80018de:	4341      	muls	r1, r0
 80018e0:	4445      	add	r5, r8
 80018e2:	4688      	mov	r8, r1
 80018e4:	4661      	mov	r1, ip
 80018e6:	4341      	muls	r1, r0
 80018e8:	468a      	mov	sl, r1
 80018ea:	4641      	mov	r1, r8
 80018ec:	4660      	mov	r0, ip
 80018ee:	0c09      	lsrs	r1, r1, #16
 80018f0:	4689      	mov	r9, r1
 80018f2:	4358      	muls	r0, r3
 80018f4:	437b      	muls	r3, r7
 80018f6:	4453      	add	r3, sl
 80018f8:	444b      	add	r3, r9
 80018fa:	459a      	cmp	sl, r3
 80018fc:	d903      	bls.n	8001906 <__aeabi_dmul+0x286>
 80018fe:	2180      	movs	r1, #128	@ 0x80
 8001900:	0249      	lsls	r1, r1, #9
 8001902:	4689      	mov	r9, r1
 8001904:	4448      	add	r0, r9
 8001906:	0c19      	lsrs	r1, r3, #16
 8001908:	4689      	mov	r9, r1
 800190a:	4641      	mov	r1, r8
 800190c:	0409      	lsls	r1, r1, #16
 800190e:	0c09      	lsrs	r1, r1, #16
 8001910:	4688      	mov	r8, r1
 8001912:	0039      	movs	r1, r7
 8001914:	4361      	muls	r1, r4
 8001916:	041b      	lsls	r3, r3, #16
 8001918:	4443      	add	r3, r8
 800191a:	4688      	mov	r8, r1
 800191c:	4661      	mov	r1, ip
 800191e:	434c      	muls	r4, r1
 8001920:	4371      	muls	r1, r6
 8001922:	468c      	mov	ip, r1
 8001924:	4641      	mov	r1, r8
 8001926:	4377      	muls	r7, r6
 8001928:	0c0e      	lsrs	r6, r1, #16
 800192a:	193f      	adds	r7, r7, r4
 800192c:	19f6      	adds	r6, r6, r7
 800192e:	4448      	add	r0, r9
 8001930:	42b4      	cmp	r4, r6
 8001932:	d903      	bls.n	800193c <__aeabi_dmul+0x2bc>
 8001934:	2180      	movs	r1, #128	@ 0x80
 8001936:	0249      	lsls	r1, r1, #9
 8001938:	4689      	mov	r9, r1
 800193a:	44cc      	add	ip, r9
 800193c:	9902      	ldr	r1, [sp, #8]
 800193e:	9f00      	ldr	r7, [sp, #0]
 8001940:	4689      	mov	r9, r1
 8001942:	0431      	lsls	r1, r6, #16
 8001944:	444f      	add	r7, r9
 8001946:	4689      	mov	r9, r1
 8001948:	4641      	mov	r1, r8
 800194a:	4297      	cmp	r7, r2
 800194c:	4192      	sbcs	r2, r2
 800194e:	040c      	lsls	r4, r1, #16
 8001950:	0c24      	lsrs	r4, r4, #16
 8001952:	444c      	add	r4, r9
 8001954:	18ff      	adds	r7, r7, r3
 8001956:	4252      	negs	r2, r2
 8001958:	1964      	adds	r4, r4, r5
 800195a:	18a1      	adds	r1, r4, r2
 800195c:	429f      	cmp	r7, r3
 800195e:	419b      	sbcs	r3, r3
 8001960:	4688      	mov	r8, r1
 8001962:	4682      	mov	sl, r0
 8001964:	425b      	negs	r3, r3
 8001966:	4699      	mov	r9, r3
 8001968:	4590      	cmp	r8, r2
 800196a:	4192      	sbcs	r2, r2
 800196c:	42ac      	cmp	r4, r5
 800196e:	41a4      	sbcs	r4, r4
 8001970:	44c2      	add	sl, r8
 8001972:	44d1      	add	r9, sl
 8001974:	4252      	negs	r2, r2
 8001976:	4264      	negs	r4, r4
 8001978:	4314      	orrs	r4, r2
 800197a:	4599      	cmp	r9, r3
 800197c:	419b      	sbcs	r3, r3
 800197e:	4582      	cmp	sl, r0
 8001980:	4192      	sbcs	r2, r2
 8001982:	425b      	negs	r3, r3
 8001984:	4252      	negs	r2, r2
 8001986:	4313      	orrs	r3, r2
 8001988:	464a      	mov	r2, r9
 800198a:	0c36      	lsrs	r6, r6, #16
 800198c:	19a4      	adds	r4, r4, r6
 800198e:	18e3      	adds	r3, r4, r3
 8001990:	4463      	add	r3, ip
 8001992:	025b      	lsls	r3, r3, #9
 8001994:	0dd2      	lsrs	r2, r2, #23
 8001996:	431a      	orrs	r2, r3
 8001998:	9901      	ldr	r1, [sp, #4]
 800199a:	4692      	mov	sl, r2
 800199c:	027a      	lsls	r2, r7, #9
 800199e:	430a      	orrs	r2, r1
 80019a0:	1e50      	subs	r0, r2, #1
 80019a2:	4182      	sbcs	r2, r0
 80019a4:	0dff      	lsrs	r7, r7, #23
 80019a6:	4317      	orrs	r7, r2
 80019a8:	464a      	mov	r2, r9
 80019aa:	0252      	lsls	r2, r2, #9
 80019ac:	4317      	orrs	r7, r2
 80019ae:	46b8      	mov	r8, r7
 80019b0:	01db      	lsls	r3, r3, #7
 80019b2:	d500      	bpl.n	80019b6 <__aeabi_dmul+0x336>
 80019b4:	e6ed      	b.n	8001792 <__aeabi_dmul+0x112>
 80019b6:	4b0d      	ldr	r3, [pc, #52]	@ (80019ec <__aeabi_dmul+0x36c>)
 80019b8:	9a03      	ldr	r2, [sp, #12]
 80019ba:	445b      	add	r3, fp
 80019bc:	4691      	mov	r9, r2
 80019be:	2b00      	cmp	r3, #0
 80019c0:	dc00      	bgt.n	80019c4 <__aeabi_dmul+0x344>
 80019c2:	e0ac      	b.n	8001b1e <__aeabi_dmul+0x49e>
 80019c4:	003a      	movs	r2, r7
 80019c6:	0752      	lsls	r2, r2, #29
 80019c8:	d100      	bne.n	80019cc <__aeabi_dmul+0x34c>
 80019ca:	e710      	b.n	80017ee <__aeabi_dmul+0x16e>
 80019cc:	220f      	movs	r2, #15
 80019ce:	4658      	mov	r0, fp
 80019d0:	403a      	ands	r2, r7
 80019d2:	2a04      	cmp	r2, #4
 80019d4:	d000      	beq.n	80019d8 <__aeabi_dmul+0x358>
 80019d6:	e6f9      	b.n	80017cc <__aeabi_dmul+0x14c>
 80019d8:	e709      	b.n	80017ee <__aeabi_dmul+0x16e>
 80019da:	46c0      	nop			@ (mov r8, r8)
 80019dc:	000007ff 	.word	0x000007ff
 80019e0:	fffffc01 	.word	0xfffffc01
 80019e4:	feffffff 	.word	0xfeffffff
 80019e8:	000007fe 	.word	0x000007fe
 80019ec:	000003ff 	.word	0x000003ff
 80019f0:	0022      	movs	r2, r4
 80019f2:	4332      	orrs	r2, r6
 80019f4:	d06f      	beq.n	8001ad6 <__aeabi_dmul+0x456>
 80019f6:	2c00      	cmp	r4, #0
 80019f8:	d100      	bne.n	80019fc <__aeabi_dmul+0x37c>
 80019fa:	e0c2      	b.n	8001b82 <__aeabi_dmul+0x502>
 80019fc:	0020      	movs	r0, r4
 80019fe:	f000 fea9 	bl	8002754 <__clzsi2>
 8001a02:	0002      	movs	r2, r0
 8001a04:	0003      	movs	r3, r0
 8001a06:	3a0b      	subs	r2, #11
 8001a08:	201d      	movs	r0, #29
 8001a0a:	1a82      	subs	r2, r0, r2
 8001a0c:	0030      	movs	r0, r6
 8001a0e:	0019      	movs	r1, r3
 8001a10:	40d0      	lsrs	r0, r2
 8001a12:	3908      	subs	r1, #8
 8001a14:	408c      	lsls	r4, r1
 8001a16:	0002      	movs	r2, r0
 8001a18:	4322      	orrs	r2, r4
 8001a1a:	0034      	movs	r4, r6
 8001a1c:	408c      	lsls	r4, r1
 8001a1e:	4659      	mov	r1, fp
 8001a20:	1acb      	subs	r3, r1, r3
 8001a22:	4986      	ldr	r1, [pc, #536]	@ (8001c3c <__aeabi_dmul+0x5bc>)
 8001a24:	468b      	mov	fp, r1
 8001a26:	449b      	add	fp, r3
 8001a28:	2d0a      	cmp	r5, #10
 8001a2a:	dd00      	ble.n	8001a2e <__aeabi_dmul+0x3ae>
 8001a2c:	e6a4      	b.n	8001778 <__aeabi_dmul+0xf8>
 8001a2e:	4649      	mov	r1, r9
 8001a30:	9b00      	ldr	r3, [sp, #0]
 8001a32:	9401      	str	r4, [sp, #4]
 8001a34:	4059      	eors	r1, r3
 8001a36:	b2cb      	uxtb	r3, r1
 8001a38:	0014      	movs	r4, r2
 8001a3a:	2000      	movs	r0, #0
 8001a3c:	9303      	str	r3, [sp, #12]
 8001a3e:	2d02      	cmp	r5, #2
 8001a40:	dd00      	ble.n	8001a44 <__aeabi_dmul+0x3c4>
 8001a42:	e667      	b.n	8001714 <__aeabi_dmul+0x94>
 8001a44:	e6fb      	b.n	800183e <__aeabi_dmul+0x1be>
 8001a46:	4653      	mov	r3, sl
 8001a48:	4303      	orrs	r3, r0
 8001a4a:	4698      	mov	r8, r3
 8001a4c:	d03c      	beq.n	8001ac8 <__aeabi_dmul+0x448>
 8001a4e:	4653      	mov	r3, sl
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d100      	bne.n	8001a56 <__aeabi_dmul+0x3d6>
 8001a54:	e0a3      	b.n	8001b9e <__aeabi_dmul+0x51e>
 8001a56:	4650      	mov	r0, sl
 8001a58:	f000 fe7c 	bl	8002754 <__clzsi2>
 8001a5c:	230b      	movs	r3, #11
 8001a5e:	425b      	negs	r3, r3
 8001a60:	469c      	mov	ip, r3
 8001a62:	0002      	movs	r2, r0
 8001a64:	4484      	add	ip, r0
 8001a66:	0011      	movs	r1, r2
 8001a68:	4650      	mov	r0, sl
 8001a6a:	3908      	subs	r1, #8
 8001a6c:	4088      	lsls	r0, r1
 8001a6e:	231d      	movs	r3, #29
 8001a70:	4680      	mov	r8, r0
 8001a72:	4660      	mov	r0, ip
 8001a74:	1a1b      	subs	r3, r3, r0
 8001a76:	0020      	movs	r0, r4
 8001a78:	40d8      	lsrs	r0, r3
 8001a7a:	0003      	movs	r3, r0
 8001a7c:	4640      	mov	r0, r8
 8001a7e:	4303      	orrs	r3, r0
 8001a80:	469a      	mov	sl, r3
 8001a82:	0023      	movs	r3, r4
 8001a84:	408b      	lsls	r3, r1
 8001a86:	4698      	mov	r8, r3
 8001a88:	4b6c      	ldr	r3, [pc, #432]	@ (8001c3c <__aeabi_dmul+0x5bc>)
 8001a8a:	2500      	movs	r5, #0
 8001a8c:	1a9b      	subs	r3, r3, r2
 8001a8e:	469b      	mov	fp, r3
 8001a90:	2300      	movs	r3, #0
 8001a92:	9302      	str	r3, [sp, #8]
 8001a94:	e61a      	b.n	80016cc <__aeabi_dmul+0x4c>
 8001a96:	2d0f      	cmp	r5, #15
 8001a98:	d000      	beq.n	8001a9c <__aeabi_dmul+0x41c>
 8001a9a:	e0c9      	b.n	8001c30 <__aeabi_dmul+0x5b0>
 8001a9c:	2380      	movs	r3, #128	@ 0x80
 8001a9e:	4652      	mov	r2, sl
 8001aa0:	031b      	lsls	r3, r3, #12
 8001aa2:	421a      	tst	r2, r3
 8001aa4:	d002      	beq.n	8001aac <__aeabi_dmul+0x42c>
 8001aa6:	421c      	tst	r4, r3
 8001aa8:	d100      	bne.n	8001aac <__aeabi_dmul+0x42c>
 8001aaa:	e092      	b.n	8001bd2 <__aeabi_dmul+0x552>
 8001aac:	2480      	movs	r4, #128	@ 0x80
 8001aae:	4653      	mov	r3, sl
 8001ab0:	0324      	lsls	r4, r4, #12
 8001ab2:	431c      	orrs	r4, r3
 8001ab4:	0324      	lsls	r4, r4, #12
 8001ab6:	4642      	mov	r2, r8
 8001ab8:	0b24      	lsrs	r4, r4, #12
 8001aba:	e63e      	b.n	800173a <__aeabi_dmul+0xba>
 8001abc:	469b      	mov	fp, r3
 8001abe:	2303      	movs	r3, #3
 8001ac0:	4680      	mov	r8, r0
 8001ac2:	250c      	movs	r5, #12
 8001ac4:	9302      	str	r3, [sp, #8]
 8001ac6:	e601      	b.n	80016cc <__aeabi_dmul+0x4c>
 8001ac8:	2300      	movs	r3, #0
 8001aca:	469a      	mov	sl, r3
 8001acc:	469b      	mov	fp, r3
 8001ace:	3301      	adds	r3, #1
 8001ad0:	2504      	movs	r5, #4
 8001ad2:	9302      	str	r3, [sp, #8]
 8001ad4:	e5fa      	b.n	80016cc <__aeabi_dmul+0x4c>
 8001ad6:	2101      	movs	r1, #1
 8001ad8:	430d      	orrs	r5, r1
 8001ada:	2d0a      	cmp	r5, #10
 8001adc:	dd00      	ble.n	8001ae0 <__aeabi_dmul+0x460>
 8001ade:	e64b      	b.n	8001778 <__aeabi_dmul+0xf8>
 8001ae0:	4649      	mov	r1, r9
 8001ae2:	9800      	ldr	r0, [sp, #0]
 8001ae4:	4041      	eors	r1, r0
 8001ae6:	b2c9      	uxtb	r1, r1
 8001ae8:	9103      	str	r1, [sp, #12]
 8001aea:	2d02      	cmp	r5, #2
 8001aec:	dc00      	bgt.n	8001af0 <__aeabi_dmul+0x470>
 8001aee:	e096      	b.n	8001c1e <__aeabi_dmul+0x59e>
 8001af0:	2300      	movs	r3, #0
 8001af2:	2400      	movs	r4, #0
 8001af4:	2001      	movs	r0, #1
 8001af6:	9301      	str	r3, [sp, #4]
 8001af8:	e60c      	b.n	8001714 <__aeabi_dmul+0x94>
 8001afa:	4649      	mov	r1, r9
 8001afc:	2302      	movs	r3, #2
 8001afe:	9a00      	ldr	r2, [sp, #0]
 8001b00:	432b      	orrs	r3, r5
 8001b02:	4051      	eors	r1, r2
 8001b04:	b2ca      	uxtb	r2, r1
 8001b06:	9203      	str	r2, [sp, #12]
 8001b08:	2b0a      	cmp	r3, #10
 8001b0a:	dd00      	ble.n	8001b0e <__aeabi_dmul+0x48e>
 8001b0c:	e634      	b.n	8001778 <__aeabi_dmul+0xf8>
 8001b0e:	2d00      	cmp	r5, #0
 8001b10:	d157      	bne.n	8001bc2 <__aeabi_dmul+0x542>
 8001b12:	9b03      	ldr	r3, [sp, #12]
 8001b14:	4699      	mov	r9, r3
 8001b16:	2400      	movs	r4, #0
 8001b18:	2200      	movs	r2, #0
 8001b1a:	4b49      	ldr	r3, [pc, #292]	@ (8001c40 <__aeabi_dmul+0x5c0>)
 8001b1c:	e60e      	b.n	800173c <__aeabi_dmul+0xbc>
 8001b1e:	4658      	mov	r0, fp
 8001b20:	2101      	movs	r1, #1
 8001b22:	1ac9      	subs	r1, r1, r3
 8001b24:	2938      	cmp	r1, #56	@ 0x38
 8001b26:	dd00      	ble.n	8001b2a <__aeabi_dmul+0x4aa>
 8001b28:	e62f      	b.n	800178a <__aeabi_dmul+0x10a>
 8001b2a:	291f      	cmp	r1, #31
 8001b2c:	dd56      	ble.n	8001bdc <__aeabi_dmul+0x55c>
 8001b2e:	221f      	movs	r2, #31
 8001b30:	4654      	mov	r4, sl
 8001b32:	4252      	negs	r2, r2
 8001b34:	1ad3      	subs	r3, r2, r3
 8001b36:	40dc      	lsrs	r4, r3
 8001b38:	2920      	cmp	r1, #32
 8001b3a:	d007      	beq.n	8001b4c <__aeabi_dmul+0x4cc>
 8001b3c:	4b41      	ldr	r3, [pc, #260]	@ (8001c44 <__aeabi_dmul+0x5c4>)
 8001b3e:	4642      	mov	r2, r8
 8001b40:	469c      	mov	ip, r3
 8001b42:	4653      	mov	r3, sl
 8001b44:	4460      	add	r0, ip
 8001b46:	4083      	lsls	r3, r0
 8001b48:	431a      	orrs	r2, r3
 8001b4a:	4690      	mov	r8, r2
 8001b4c:	4642      	mov	r2, r8
 8001b4e:	2107      	movs	r1, #7
 8001b50:	1e53      	subs	r3, r2, #1
 8001b52:	419a      	sbcs	r2, r3
 8001b54:	000b      	movs	r3, r1
 8001b56:	4322      	orrs	r2, r4
 8001b58:	4013      	ands	r3, r2
 8001b5a:	2400      	movs	r4, #0
 8001b5c:	4211      	tst	r1, r2
 8001b5e:	d009      	beq.n	8001b74 <__aeabi_dmul+0x4f4>
 8001b60:	230f      	movs	r3, #15
 8001b62:	4013      	ands	r3, r2
 8001b64:	2b04      	cmp	r3, #4
 8001b66:	d05d      	beq.n	8001c24 <__aeabi_dmul+0x5a4>
 8001b68:	1d11      	adds	r1, r2, #4
 8001b6a:	4291      	cmp	r1, r2
 8001b6c:	419b      	sbcs	r3, r3
 8001b6e:	000a      	movs	r2, r1
 8001b70:	425b      	negs	r3, r3
 8001b72:	075b      	lsls	r3, r3, #29
 8001b74:	08d2      	lsrs	r2, r2, #3
 8001b76:	431a      	orrs	r2, r3
 8001b78:	2300      	movs	r3, #0
 8001b7a:	e5df      	b.n	800173c <__aeabi_dmul+0xbc>
 8001b7c:	9b03      	ldr	r3, [sp, #12]
 8001b7e:	4699      	mov	r9, r3
 8001b80:	e5fa      	b.n	8001778 <__aeabi_dmul+0xf8>
 8001b82:	9801      	ldr	r0, [sp, #4]
 8001b84:	f000 fde6 	bl	8002754 <__clzsi2>
 8001b88:	0002      	movs	r2, r0
 8001b8a:	0003      	movs	r3, r0
 8001b8c:	3215      	adds	r2, #21
 8001b8e:	3320      	adds	r3, #32
 8001b90:	2a1c      	cmp	r2, #28
 8001b92:	dc00      	bgt.n	8001b96 <__aeabi_dmul+0x516>
 8001b94:	e738      	b.n	8001a08 <__aeabi_dmul+0x388>
 8001b96:	9a01      	ldr	r2, [sp, #4]
 8001b98:	3808      	subs	r0, #8
 8001b9a:	4082      	lsls	r2, r0
 8001b9c:	e73f      	b.n	8001a1e <__aeabi_dmul+0x39e>
 8001b9e:	f000 fdd9 	bl	8002754 <__clzsi2>
 8001ba2:	2315      	movs	r3, #21
 8001ba4:	469c      	mov	ip, r3
 8001ba6:	4484      	add	ip, r0
 8001ba8:	0002      	movs	r2, r0
 8001baa:	4663      	mov	r3, ip
 8001bac:	3220      	adds	r2, #32
 8001bae:	2b1c      	cmp	r3, #28
 8001bb0:	dc00      	bgt.n	8001bb4 <__aeabi_dmul+0x534>
 8001bb2:	e758      	b.n	8001a66 <__aeabi_dmul+0x3e6>
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	4698      	mov	r8, r3
 8001bb8:	0023      	movs	r3, r4
 8001bba:	3808      	subs	r0, #8
 8001bbc:	4083      	lsls	r3, r0
 8001bbe:	469a      	mov	sl, r3
 8001bc0:	e762      	b.n	8001a88 <__aeabi_dmul+0x408>
 8001bc2:	001d      	movs	r5, r3
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	2400      	movs	r4, #0
 8001bc8:	2002      	movs	r0, #2
 8001bca:	9301      	str	r3, [sp, #4]
 8001bcc:	e5a2      	b.n	8001714 <__aeabi_dmul+0x94>
 8001bce:	9002      	str	r0, [sp, #8]
 8001bd0:	e632      	b.n	8001838 <__aeabi_dmul+0x1b8>
 8001bd2:	431c      	orrs	r4, r3
 8001bd4:	9b00      	ldr	r3, [sp, #0]
 8001bd6:	9a01      	ldr	r2, [sp, #4]
 8001bd8:	4699      	mov	r9, r3
 8001bda:	e5ae      	b.n	800173a <__aeabi_dmul+0xba>
 8001bdc:	4b1a      	ldr	r3, [pc, #104]	@ (8001c48 <__aeabi_dmul+0x5c8>)
 8001bde:	4652      	mov	r2, sl
 8001be0:	18c3      	adds	r3, r0, r3
 8001be2:	4640      	mov	r0, r8
 8001be4:	409a      	lsls	r2, r3
 8001be6:	40c8      	lsrs	r0, r1
 8001be8:	4302      	orrs	r2, r0
 8001bea:	4640      	mov	r0, r8
 8001bec:	4098      	lsls	r0, r3
 8001bee:	0003      	movs	r3, r0
 8001bf0:	1e58      	subs	r0, r3, #1
 8001bf2:	4183      	sbcs	r3, r0
 8001bf4:	4654      	mov	r4, sl
 8001bf6:	431a      	orrs	r2, r3
 8001bf8:	40cc      	lsrs	r4, r1
 8001bfa:	0753      	lsls	r3, r2, #29
 8001bfc:	d009      	beq.n	8001c12 <__aeabi_dmul+0x592>
 8001bfe:	230f      	movs	r3, #15
 8001c00:	4013      	ands	r3, r2
 8001c02:	2b04      	cmp	r3, #4
 8001c04:	d005      	beq.n	8001c12 <__aeabi_dmul+0x592>
 8001c06:	1d13      	adds	r3, r2, #4
 8001c08:	4293      	cmp	r3, r2
 8001c0a:	4192      	sbcs	r2, r2
 8001c0c:	4252      	negs	r2, r2
 8001c0e:	18a4      	adds	r4, r4, r2
 8001c10:	001a      	movs	r2, r3
 8001c12:	0223      	lsls	r3, r4, #8
 8001c14:	d508      	bpl.n	8001c28 <__aeabi_dmul+0x5a8>
 8001c16:	2301      	movs	r3, #1
 8001c18:	2400      	movs	r4, #0
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	e58e      	b.n	800173c <__aeabi_dmul+0xbc>
 8001c1e:	4689      	mov	r9, r1
 8001c20:	2400      	movs	r4, #0
 8001c22:	e58b      	b.n	800173c <__aeabi_dmul+0xbc>
 8001c24:	2300      	movs	r3, #0
 8001c26:	e7a5      	b.n	8001b74 <__aeabi_dmul+0x4f4>
 8001c28:	0763      	lsls	r3, r4, #29
 8001c2a:	0264      	lsls	r4, r4, #9
 8001c2c:	0b24      	lsrs	r4, r4, #12
 8001c2e:	e7a1      	b.n	8001b74 <__aeabi_dmul+0x4f4>
 8001c30:	9b00      	ldr	r3, [sp, #0]
 8001c32:	46a2      	mov	sl, r4
 8001c34:	4699      	mov	r9, r3
 8001c36:	9b01      	ldr	r3, [sp, #4]
 8001c38:	4698      	mov	r8, r3
 8001c3a:	e737      	b.n	8001aac <__aeabi_dmul+0x42c>
 8001c3c:	fffffc0d 	.word	0xfffffc0d
 8001c40:	000007ff 	.word	0x000007ff
 8001c44:	0000043e 	.word	0x0000043e
 8001c48:	0000041e 	.word	0x0000041e

08001c4c <__aeabi_dsub>:
 8001c4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c4e:	4657      	mov	r7, sl
 8001c50:	464e      	mov	r6, r9
 8001c52:	4645      	mov	r5, r8
 8001c54:	46de      	mov	lr, fp
 8001c56:	b5e0      	push	{r5, r6, r7, lr}
 8001c58:	b083      	sub	sp, #12
 8001c5a:	9000      	str	r0, [sp, #0]
 8001c5c:	9101      	str	r1, [sp, #4]
 8001c5e:	030c      	lsls	r4, r1, #12
 8001c60:	004d      	lsls	r5, r1, #1
 8001c62:	0fce      	lsrs	r6, r1, #31
 8001c64:	0a61      	lsrs	r1, r4, #9
 8001c66:	9c00      	ldr	r4, [sp, #0]
 8001c68:	005f      	lsls	r7, r3, #1
 8001c6a:	0f64      	lsrs	r4, r4, #29
 8001c6c:	430c      	orrs	r4, r1
 8001c6e:	9900      	ldr	r1, [sp, #0]
 8001c70:	9200      	str	r2, [sp, #0]
 8001c72:	9301      	str	r3, [sp, #4]
 8001c74:	00c8      	lsls	r0, r1, #3
 8001c76:	0319      	lsls	r1, r3, #12
 8001c78:	0d7b      	lsrs	r3, r7, #21
 8001c7a:	4699      	mov	r9, r3
 8001c7c:	9b01      	ldr	r3, [sp, #4]
 8001c7e:	4fcc      	ldr	r7, [pc, #816]	@ (8001fb0 <__aeabi_dsub+0x364>)
 8001c80:	0fdb      	lsrs	r3, r3, #31
 8001c82:	469c      	mov	ip, r3
 8001c84:	0a4b      	lsrs	r3, r1, #9
 8001c86:	9900      	ldr	r1, [sp, #0]
 8001c88:	4680      	mov	r8, r0
 8001c8a:	0f49      	lsrs	r1, r1, #29
 8001c8c:	4319      	orrs	r1, r3
 8001c8e:	9b00      	ldr	r3, [sp, #0]
 8001c90:	468b      	mov	fp, r1
 8001c92:	00da      	lsls	r2, r3, #3
 8001c94:	4692      	mov	sl, r2
 8001c96:	0d6d      	lsrs	r5, r5, #21
 8001c98:	45b9      	cmp	r9, r7
 8001c9a:	d100      	bne.n	8001c9e <__aeabi_dsub+0x52>
 8001c9c:	e0bf      	b.n	8001e1e <__aeabi_dsub+0x1d2>
 8001c9e:	2301      	movs	r3, #1
 8001ca0:	4661      	mov	r1, ip
 8001ca2:	4059      	eors	r1, r3
 8001ca4:	464b      	mov	r3, r9
 8001ca6:	468c      	mov	ip, r1
 8001ca8:	1aeb      	subs	r3, r5, r3
 8001caa:	428e      	cmp	r6, r1
 8001cac:	d075      	beq.n	8001d9a <__aeabi_dsub+0x14e>
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	dc00      	bgt.n	8001cb4 <__aeabi_dsub+0x68>
 8001cb2:	e2a3      	b.n	80021fc <__aeabi_dsub+0x5b0>
 8001cb4:	4649      	mov	r1, r9
 8001cb6:	2900      	cmp	r1, #0
 8001cb8:	d100      	bne.n	8001cbc <__aeabi_dsub+0x70>
 8001cba:	e0ce      	b.n	8001e5a <__aeabi_dsub+0x20e>
 8001cbc:	42bd      	cmp	r5, r7
 8001cbe:	d100      	bne.n	8001cc2 <__aeabi_dsub+0x76>
 8001cc0:	e200      	b.n	80020c4 <__aeabi_dsub+0x478>
 8001cc2:	2701      	movs	r7, #1
 8001cc4:	2b38      	cmp	r3, #56	@ 0x38
 8001cc6:	dc19      	bgt.n	8001cfc <__aeabi_dsub+0xb0>
 8001cc8:	2780      	movs	r7, #128	@ 0x80
 8001cca:	4659      	mov	r1, fp
 8001ccc:	043f      	lsls	r7, r7, #16
 8001cce:	4339      	orrs	r1, r7
 8001cd0:	468b      	mov	fp, r1
 8001cd2:	2b1f      	cmp	r3, #31
 8001cd4:	dd00      	ble.n	8001cd8 <__aeabi_dsub+0x8c>
 8001cd6:	e1fa      	b.n	80020ce <__aeabi_dsub+0x482>
 8001cd8:	2720      	movs	r7, #32
 8001cda:	1af9      	subs	r1, r7, r3
 8001cdc:	468c      	mov	ip, r1
 8001cde:	4659      	mov	r1, fp
 8001ce0:	4667      	mov	r7, ip
 8001ce2:	40b9      	lsls	r1, r7
 8001ce4:	000f      	movs	r7, r1
 8001ce6:	0011      	movs	r1, r2
 8001ce8:	40d9      	lsrs	r1, r3
 8001cea:	430f      	orrs	r7, r1
 8001cec:	4661      	mov	r1, ip
 8001cee:	408a      	lsls	r2, r1
 8001cf0:	1e51      	subs	r1, r2, #1
 8001cf2:	418a      	sbcs	r2, r1
 8001cf4:	4659      	mov	r1, fp
 8001cf6:	40d9      	lsrs	r1, r3
 8001cf8:	4317      	orrs	r7, r2
 8001cfa:	1a64      	subs	r4, r4, r1
 8001cfc:	1bc7      	subs	r7, r0, r7
 8001cfe:	42b8      	cmp	r0, r7
 8001d00:	4180      	sbcs	r0, r0
 8001d02:	4240      	negs	r0, r0
 8001d04:	1a24      	subs	r4, r4, r0
 8001d06:	0223      	lsls	r3, r4, #8
 8001d08:	d400      	bmi.n	8001d0c <__aeabi_dsub+0xc0>
 8001d0a:	e140      	b.n	8001f8e <__aeabi_dsub+0x342>
 8001d0c:	0264      	lsls	r4, r4, #9
 8001d0e:	0a64      	lsrs	r4, r4, #9
 8001d10:	2c00      	cmp	r4, #0
 8001d12:	d100      	bne.n	8001d16 <__aeabi_dsub+0xca>
 8001d14:	e154      	b.n	8001fc0 <__aeabi_dsub+0x374>
 8001d16:	0020      	movs	r0, r4
 8001d18:	f000 fd1c 	bl	8002754 <__clzsi2>
 8001d1c:	0003      	movs	r3, r0
 8001d1e:	3b08      	subs	r3, #8
 8001d20:	2120      	movs	r1, #32
 8001d22:	0038      	movs	r0, r7
 8001d24:	1aca      	subs	r2, r1, r3
 8001d26:	40d0      	lsrs	r0, r2
 8001d28:	409c      	lsls	r4, r3
 8001d2a:	0002      	movs	r2, r0
 8001d2c:	409f      	lsls	r7, r3
 8001d2e:	4322      	orrs	r2, r4
 8001d30:	429d      	cmp	r5, r3
 8001d32:	dd00      	ble.n	8001d36 <__aeabi_dsub+0xea>
 8001d34:	e1a6      	b.n	8002084 <__aeabi_dsub+0x438>
 8001d36:	1b58      	subs	r0, r3, r5
 8001d38:	3001      	adds	r0, #1
 8001d3a:	1a09      	subs	r1, r1, r0
 8001d3c:	003c      	movs	r4, r7
 8001d3e:	408f      	lsls	r7, r1
 8001d40:	40c4      	lsrs	r4, r0
 8001d42:	1e7b      	subs	r3, r7, #1
 8001d44:	419f      	sbcs	r7, r3
 8001d46:	0013      	movs	r3, r2
 8001d48:	408b      	lsls	r3, r1
 8001d4a:	4327      	orrs	r7, r4
 8001d4c:	431f      	orrs	r7, r3
 8001d4e:	40c2      	lsrs	r2, r0
 8001d50:	003b      	movs	r3, r7
 8001d52:	0014      	movs	r4, r2
 8001d54:	2500      	movs	r5, #0
 8001d56:	4313      	orrs	r3, r2
 8001d58:	d100      	bne.n	8001d5c <__aeabi_dsub+0x110>
 8001d5a:	e1f7      	b.n	800214c <__aeabi_dsub+0x500>
 8001d5c:	077b      	lsls	r3, r7, #29
 8001d5e:	d100      	bne.n	8001d62 <__aeabi_dsub+0x116>
 8001d60:	e377      	b.n	8002452 <__aeabi_dsub+0x806>
 8001d62:	230f      	movs	r3, #15
 8001d64:	0038      	movs	r0, r7
 8001d66:	403b      	ands	r3, r7
 8001d68:	2b04      	cmp	r3, #4
 8001d6a:	d004      	beq.n	8001d76 <__aeabi_dsub+0x12a>
 8001d6c:	1d38      	adds	r0, r7, #4
 8001d6e:	42b8      	cmp	r0, r7
 8001d70:	41bf      	sbcs	r7, r7
 8001d72:	427f      	negs	r7, r7
 8001d74:	19e4      	adds	r4, r4, r7
 8001d76:	0223      	lsls	r3, r4, #8
 8001d78:	d400      	bmi.n	8001d7c <__aeabi_dsub+0x130>
 8001d7a:	e368      	b.n	800244e <__aeabi_dsub+0x802>
 8001d7c:	4b8c      	ldr	r3, [pc, #560]	@ (8001fb0 <__aeabi_dsub+0x364>)
 8001d7e:	3501      	adds	r5, #1
 8001d80:	429d      	cmp	r5, r3
 8001d82:	d100      	bne.n	8001d86 <__aeabi_dsub+0x13a>
 8001d84:	e0f4      	b.n	8001f70 <__aeabi_dsub+0x324>
 8001d86:	4b8b      	ldr	r3, [pc, #556]	@ (8001fb4 <__aeabi_dsub+0x368>)
 8001d88:	056d      	lsls	r5, r5, #21
 8001d8a:	401c      	ands	r4, r3
 8001d8c:	0d6d      	lsrs	r5, r5, #21
 8001d8e:	0767      	lsls	r7, r4, #29
 8001d90:	08c0      	lsrs	r0, r0, #3
 8001d92:	0264      	lsls	r4, r4, #9
 8001d94:	4307      	orrs	r7, r0
 8001d96:	0b24      	lsrs	r4, r4, #12
 8001d98:	e0ec      	b.n	8001f74 <__aeabi_dsub+0x328>
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	dc00      	bgt.n	8001da0 <__aeabi_dsub+0x154>
 8001d9e:	e329      	b.n	80023f4 <__aeabi_dsub+0x7a8>
 8001da0:	4649      	mov	r1, r9
 8001da2:	2900      	cmp	r1, #0
 8001da4:	d000      	beq.n	8001da8 <__aeabi_dsub+0x15c>
 8001da6:	e0d6      	b.n	8001f56 <__aeabi_dsub+0x30a>
 8001da8:	4659      	mov	r1, fp
 8001daa:	4311      	orrs	r1, r2
 8001dac:	d100      	bne.n	8001db0 <__aeabi_dsub+0x164>
 8001dae:	e12e      	b.n	800200e <__aeabi_dsub+0x3c2>
 8001db0:	1e59      	subs	r1, r3, #1
 8001db2:	2b01      	cmp	r3, #1
 8001db4:	d100      	bne.n	8001db8 <__aeabi_dsub+0x16c>
 8001db6:	e1e6      	b.n	8002186 <__aeabi_dsub+0x53a>
 8001db8:	42bb      	cmp	r3, r7
 8001dba:	d100      	bne.n	8001dbe <__aeabi_dsub+0x172>
 8001dbc:	e182      	b.n	80020c4 <__aeabi_dsub+0x478>
 8001dbe:	2701      	movs	r7, #1
 8001dc0:	000b      	movs	r3, r1
 8001dc2:	2938      	cmp	r1, #56	@ 0x38
 8001dc4:	dc14      	bgt.n	8001df0 <__aeabi_dsub+0x1a4>
 8001dc6:	2b1f      	cmp	r3, #31
 8001dc8:	dd00      	ble.n	8001dcc <__aeabi_dsub+0x180>
 8001dca:	e23c      	b.n	8002246 <__aeabi_dsub+0x5fa>
 8001dcc:	2720      	movs	r7, #32
 8001dce:	1af9      	subs	r1, r7, r3
 8001dd0:	468c      	mov	ip, r1
 8001dd2:	4659      	mov	r1, fp
 8001dd4:	4667      	mov	r7, ip
 8001dd6:	40b9      	lsls	r1, r7
 8001dd8:	000f      	movs	r7, r1
 8001dda:	0011      	movs	r1, r2
 8001ddc:	40d9      	lsrs	r1, r3
 8001dde:	430f      	orrs	r7, r1
 8001de0:	4661      	mov	r1, ip
 8001de2:	408a      	lsls	r2, r1
 8001de4:	1e51      	subs	r1, r2, #1
 8001de6:	418a      	sbcs	r2, r1
 8001de8:	4659      	mov	r1, fp
 8001dea:	40d9      	lsrs	r1, r3
 8001dec:	4317      	orrs	r7, r2
 8001dee:	1864      	adds	r4, r4, r1
 8001df0:	183f      	adds	r7, r7, r0
 8001df2:	4287      	cmp	r7, r0
 8001df4:	4180      	sbcs	r0, r0
 8001df6:	4240      	negs	r0, r0
 8001df8:	1824      	adds	r4, r4, r0
 8001dfa:	0223      	lsls	r3, r4, #8
 8001dfc:	d400      	bmi.n	8001e00 <__aeabi_dsub+0x1b4>
 8001dfe:	e0c6      	b.n	8001f8e <__aeabi_dsub+0x342>
 8001e00:	4b6b      	ldr	r3, [pc, #428]	@ (8001fb0 <__aeabi_dsub+0x364>)
 8001e02:	3501      	adds	r5, #1
 8001e04:	429d      	cmp	r5, r3
 8001e06:	d100      	bne.n	8001e0a <__aeabi_dsub+0x1be>
 8001e08:	e0b2      	b.n	8001f70 <__aeabi_dsub+0x324>
 8001e0a:	2101      	movs	r1, #1
 8001e0c:	4b69      	ldr	r3, [pc, #420]	@ (8001fb4 <__aeabi_dsub+0x368>)
 8001e0e:	087a      	lsrs	r2, r7, #1
 8001e10:	401c      	ands	r4, r3
 8001e12:	4039      	ands	r1, r7
 8001e14:	430a      	orrs	r2, r1
 8001e16:	07e7      	lsls	r7, r4, #31
 8001e18:	4317      	orrs	r7, r2
 8001e1a:	0864      	lsrs	r4, r4, #1
 8001e1c:	e79e      	b.n	8001d5c <__aeabi_dsub+0x110>
 8001e1e:	4b66      	ldr	r3, [pc, #408]	@ (8001fb8 <__aeabi_dsub+0x36c>)
 8001e20:	4311      	orrs	r1, r2
 8001e22:	468a      	mov	sl, r1
 8001e24:	18eb      	adds	r3, r5, r3
 8001e26:	2900      	cmp	r1, #0
 8001e28:	d028      	beq.n	8001e7c <__aeabi_dsub+0x230>
 8001e2a:	4566      	cmp	r6, ip
 8001e2c:	d02c      	beq.n	8001e88 <__aeabi_dsub+0x23c>
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d05b      	beq.n	8001eea <__aeabi_dsub+0x29e>
 8001e32:	2d00      	cmp	r5, #0
 8001e34:	d100      	bne.n	8001e38 <__aeabi_dsub+0x1ec>
 8001e36:	e12c      	b.n	8002092 <__aeabi_dsub+0x446>
 8001e38:	465b      	mov	r3, fp
 8001e3a:	4666      	mov	r6, ip
 8001e3c:	075f      	lsls	r7, r3, #29
 8001e3e:	08d2      	lsrs	r2, r2, #3
 8001e40:	4317      	orrs	r7, r2
 8001e42:	08dd      	lsrs	r5, r3, #3
 8001e44:	003b      	movs	r3, r7
 8001e46:	432b      	orrs	r3, r5
 8001e48:	d100      	bne.n	8001e4c <__aeabi_dsub+0x200>
 8001e4a:	e0e2      	b.n	8002012 <__aeabi_dsub+0x3c6>
 8001e4c:	2480      	movs	r4, #128	@ 0x80
 8001e4e:	0324      	lsls	r4, r4, #12
 8001e50:	432c      	orrs	r4, r5
 8001e52:	0324      	lsls	r4, r4, #12
 8001e54:	4d56      	ldr	r5, [pc, #344]	@ (8001fb0 <__aeabi_dsub+0x364>)
 8001e56:	0b24      	lsrs	r4, r4, #12
 8001e58:	e08c      	b.n	8001f74 <__aeabi_dsub+0x328>
 8001e5a:	4659      	mov	r1, fp
 8001e5c:	4311      	orrs	r1, r2
 8001e5e:	d100      	bne.n	8001e62 <__aeabi_dsub+0x216>
 8001e60:	e0d5      	b.n	800200e <__aeabi_dsub+0x3c2>
 8001e62:	1e59      	subs	r1, r3, #1
 8001e64:	2b01      	cmp	r3, #1
 8001e66:	d100      	bne.n	8001e6a <__aeabi_dsub+0x21e>
 8001e68:	e1b9      	b.n	80021de <__aeabi_dsub+0x592>
 8001e6a:	42bb      	cmp	r3, r7
 8001e6c:	d100      	bne.n	8001e70 <__aeabi_dsub+0x224>
 8001e6e:	e1b1      	b.n	80021d4 <__aeabi_dsub+0x588>
 8001e70:	2701      	movs	r7, #1
 8001e72:	000b      	movs	r3, r1
 8001e74:	2938      	cmp	r1, #56	@ 0x38
 8001e76:	dd00      	ble.n	8001e7a <__aeabi_dsub+0x22e>
 8001e78:	e740      	b.n	8001cfc <__aeabi_dsub+0xb0>
 8001e7a:	e72a      	b.n	8001cd2 <__aeabi_dsub+0x86>
 8001e7c:	4661      	mov	r1, ip
 8001e7e:	2701      	movs	r7, #1
 8001e80:	4079      	eors	r1, r7
 8001e82:	468c      	mov	ip, r1
 8001e84:	4566      	cmp	r6, ip
 8001e86:	d1d2      	bne.n	8001e2e <__aeabi_dsub+0x1e2>
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d100      	bne.n	8001e8e <__aeabi_dsub+0x242>
 8001e8c:	e0c5      	b.n	800201a <__aeabi_dsub+0x3ce>
 8001e8e:	2d00      	cmp	r5, #0
 8001e90:	d000      	beq.n	8001e94 <__aeabi_dsub+0x248>
 8001e92:	e155      	b.n	8002140 <__aeabi_dsub+0x4f4>
 8001e94:	464b      	mov	r3, r9
 8001e96:	0025      	movs	r5, r4
 8001e98:	4305      	orrs	r5, r0
 8001e9a:	d100      	bne.n	8001e9e <__aeabi_dsub+0x252>
 8001e9c:	e212      	b.n	80022c4 <__aeabi_dsub+0x678>
 8001e9e:	1e59      	subs	r1, r3, #1
 8001ea0:	468c      	mov	ip, r1
 8001ea2:	2b01      	cmp	r3, #1
 8001ea4:	d100      	bne.n	8001ea8 <__aeabi_dsub+0x25c>
 8001ea6:	e249      	b.n	800233c <__aeabi_dsub+0x6f0>
 8001ea8:	4d41      	ldr	r5, [pc, #260]	@ (8001fb0 <__aeabi_dsub+0x364>)
 8001eaa:	42ab      	cmp	r3, r5
 8001eac:	d100      	bne.n	8001eb0 <__aeabi_dsub+0x264>
 8001eae:	e28f      	b.n	80023d0 <__aeabi_dsub+0x784>
 8001eb0:	2701      	movs	r7, #1
 8001eb2:	2938      	cmp	r1, #56	@ 0x38
 8001eb4:	dc11      	bgt.n	8001eda <__aeabi_dsub+0x28e>
 8001eb6:	4663      	mov	r3, ip
 8001eb8:	2b1f      	cmp	r3, #31
 8001eba:	dd00      	ble.n	8001ebe <__aeabi_dsub+0x272>
 8001ebc:	e25b      	b.n	8002376 <__aeabi_dsub+0x72a>
 8001ebe:	4661      	mov	r1, ip
 8001ec0:	2320      	movs	r3, #32
 8001ec2:	0027      	movs	r7, r4
 8001ec4:	1a5b      	subs	r3, r3, r1
 8001ec6:	0005      	movs	r5, r0
 8001ec8:	4098      	lsls	r0, r3
 8001eca:	409f      	lsls	r7, r3
 8001ecc:	40cd      	lsrs	r5, r1
 8001ece:	1e43      	subs	r3, r0, #1
 8001ed0:	4198      	sbcs	r0, r3
 8001ed2:	40cc      	lsrs	r4, r1
 8001ed4:	432f      	orrs	r7, r5
 8001ed6:	4307      	orrs	r7, r0
 8001ed8:	44a3      	add	fp, r4
 8001eda:	18bf      	adds	r7, r7, r2
 8001edc:	4297      	cmp	r7, r2
 8001ede:	4192      	sbcs	r2, r2
 8001ee0:	4252      	negs	r2, r2
 8001ee2:	445a      	add	r2, fp
 8001ee4:	0014      	movs	r4, r2
 8001ee6:	464d      	mov	r5, r9
 8001ee8:	e787      	b.n	8001dfa <__aeabi_dsub+0x1ae>
 8001eea:	4f34      	ldr	r7, [pc, #208]	@ (8001fbc <__aeabi_dsub+0x370>)
 8001eec:	1c6b      	adds	r3, r5, #1
 8001eee:	423b      	tst	r3, r7
 8001ef0:	d000      	beq.n	8001ef4 <__aeabi_dsub+0x2a8>
 8001ef2:	e0b6      	b.n	8002062 <__aeabi_dsub+0x416>
 8001ef4:	4659      	mov	r1, fp
 8001ef6:	0023      	movs	r3, r4
 8001ef8:	4311      	orrs	r1, r2
 8001efa:	000f      	movs	r7, r1
 8001efc:	4303      	orrs	r3, r0
 8001efe:	2d00      	cmp	r5, #0
 8001f00:	d000      	beq.n	8001f04 <__aeabi_dsub+0x2b8>
 8001f02:	e126      	b.n	8002152 <__aeabi_dsub+0x506>
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d100      	bne.n	8001f0a <__aeabi_dsub+0x2be>
 8001f08:	e1c0      	b.n	800228c <__aeabi_dsub+0x640>
 8001f0a:	2900      	cmp	r1, #0
 8001f0c:	d100      	bne.n	8001f10 <__aeabi_dsub+0x2c4>
 8001f0e:	e0a1      	b.n	8002054 <__aeabi_dsub+0x408>
 8001f10:	1a83      	subs	r3, r0, r2
 8001f12:	4698      	mov	r8, r3
 8001f14:	465b      	mov	r3, fp
 8001f16:	4540      	cmp	r0, r8
 8001f18:	41ad      	sbcs	r5, r5
 8001f1a:	1ae3      	subs	r3, r4, r3
 8001f1c:	426d      	negs	r5, r5
 8001f1e:	1b5b      	subs	r3, r3, r5
 8001f20:	2580      	movs	r5, #128	@ 0x80
 8001f22:	042d      	lsls	r5, r5, #16
 8001f24:	422b      	tst	r3, r5
 8001f26:	d100      	bne.n	8001f2a <__aeabi_dsub+0x2de>
 8001f28:	e14b      	b.n	80021c2 <__aeabi_dsub+0x576>
 8001f2a:	465b      	mov	r3, fp
 8001f2c:	1a10      	subs	r0, r2, r0
 8001f2e:	4282      	cmp	r2, r0
 8001f30:	4192      	sbcs	r2, r2
 8001f32:	1b1c      	subs	r4, r3, r4
 8001f34:	0007      	movs	r7, r0
 8001f36:	2601      	movs	r6, #1
 8001f38:	4663      	mov	r3, ip
 8001f3a:	4252      	negs	r2, r2
 8001f3c:	1aa4      	subs	r4, r4, r2
 8001f3e:	4327      	orrs	r7, r4
 8001f40:	401e      	ands	r6, r3
 8001f42:	2f00      	cmp	r7, #0
 8001f44:	d100      	bne.n	8001f48 <__aeabi_dsub+0x2fc>
 8001f46:	e142      	b.n	80021ce <__aeabi_dsub+0x582>
 8001f48:	422c      	tst	r4, r5
 8001f4a:	d100      	bne.n	8001f4e <__aeabi_dsub+0x302>
 8001f4c:	e26d      	b.n	800242a <__aeabi_dsub+0x7de>
 8001f4e:	4b19      	ldr	r3, [pc, #100]	@ (8001fb4 <__aeabi_dsub+0x368>)
 8001f50:	2501      	movs	r5, #1
 8001f52:	401c      	ands	r4, r3
 8001f54:	e71b      	b.n	8001d8e <__aeabi_dsub+0x142>
 8001f56:	42bd      	cmp	r5, r7
 8001f58:	d100      	bne.n	8001f5c <__aeabi_dsub+0x310>
 8001f5a:	e13b      	b.n	80021d4 <__aeabi_dsub+0x588>
 8001f5c:	2701      	movs	r7, #1
 8001f5e:	2b38      	cmp	r3, #56	@ 0x38
 8001f60:	dd00      	ble.n	8001f64 <__aeabi_dsub+0x318>
 8001f62:	e745      	b.n	8001df0 <__aeabi_dsub+0x1a4>
 8001f64:	2780      	movs	r7, #128	@ 0x80
 8001f66:	4659      	mov	r1, fp
 8001f68:	043f      	lsls	r7, r7, #16
 8001f6a:	4339      	orrs	r1, r7
 8001f6c:	468b      	mov	fp, r1
 8001f6e:	e72a      	b.n	8001dc6 <__aeabi_dsub+0x17a>
 8001f70:	2400      	movs	r4, #0
 8001f72:	2700      	movs	r7, #0
 8001f74:	052d      	lsls	r5, r5, #20
 8001f76:	4325      	orrs	r5, r4
 8001f78:	07f6      	lsls	r6, r6, #31
 8001f7a:	4335      	orrs	r5, r6
 8001f7c:	0038      	movs	r0, r7
 8001f7e:	0029      	movs	r1, r5
 8001f80:	b003      	add	sp, #12
 8001f82:	bcf0      	pop	{r4, r5, r6, r7}
 8001f84:	46bb      	mov	fp, r7
 8001f86:	46b2      	mov	sl, r6
 8001f88:	46a9      	mov	r9, r5
 8001f8a:	46a0      	mov	r8, r4
 8001f8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f8e:	077b      	lsls	r3, r7, #29
 8001f90:	d004      	beq.n	8001f9c <__aeabi_dsub+0x350>
 8001f92:	230f      	movs	r3, #15
 8001f94:	403b      	ands	r3, r7
 8001f96:	2b04      	cmp	r3, #4
 8001f98:	d000      	beq.n	8001f9c <__aeabi_dsub+0x350>
 8001f9a:	e6e7      	b.n	8001d6c <__aeabi_dsub+0x120>
 8001f9c:	002b      	movs	r3, r5
 8001f9e:	08f8      	lsrs	r0, r7, #3
 8001fa0:	4a03      	ldr	r2, [pc, #12]	@ (8001fb0 <__aeabi_dsub+0x364>)
 8001fa2:	0767      	lsls	r7, r4, #29
 8001fa4:	4307      	orrs	r7, r0
 8001fa6:	08e5      	lsrs	r5, r4, #3
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	d100      	bne.n	8001fae <__aeabi_dsub+0x362>
 8001fac:	e74a      	b.n	8001e44 <__aeabi_dsub+0x1f8>
 8001fae:	e0a5      	b.n	80020fc <__aeabi_dsub+0x4b0>
 8001fb0:	000007ff 	.word	0x000007ff
 8001fb4:	ff7fffff 	.word	0xff7fffff
 8001fb8:	fffff801 	.word	0xfffff801
 8001fbc:	000007fe 	.word	0x000007fe
 8001fc0:	0038      	movs	r0, r7
 8001fc2:	f000 fbc7 	bl	8002754 <__clzsi2>
 8001fc6:	0003      	movs	r3, r0
 8001fc8:	3318      	adds	r3, #24
 8001fca:	2b1f      	cmp	r3, #31
 8001fcc:	dc00      	bgt.n	8001fd0 <__aeabi_dsub+0x384>
 8001fce:	e6a7      	b.n	8001d20 <__aeabi_dsub+0xd4>
 8001fd0:	003a      	movs	r2, r7
 8001fd2:	3808      	subs	r0, #8
 8001fd4:	4082      	lsls	r2, r0
 8001fd6:	429d      	cmp	r5, r3
 8001fd8:	dd00      	ble.n	8001fdc <__aeabi_dsub+0x390>
 8001fda:	e08a      	b.n	80020f2 <__aeabi_dsub+0x4a6>
 8001fdc:	1b5b      	subs	r3, r3, r5
 8001fde:	1c58      	adds	r0, r3, #1
 8001fe0:	281f      	cmp	r0, #31
 8001fe2:	dc00      	bgt.n	8001fe6 <__aeabi_dsub+0x39a>
 8001fe4:	e1d8      	b.n	8002398 <__aeabi_dsub+0x74c>
 8001fe6:	0017      	movs	r7, r2
 8001fe8:	3b1f      	subs	r3, #31
 8001fea:	40df      	lsrs	r7, r3
 8001fec:	2820      	cmp	r0, #32
 8001fee:	d005      	beq.n	8001ffc <__aeabi_dsub+0x3b0>
 8001ff0:	2340      	movs	r3, #64	@ 0x40
 8001ff2:	1a1b      	subs	r3, r3, r0
 8001ff4:	409a      	lsls	r2, r3
 8001ff6:	1e53      	subs	r3, r2, #1
 8001ff8:	419a      	sbcs	r2, r3
 8001ffa:	4317      	orrs	r7, r2
 8001ffc:	2500      	movs	r5, #0
 8001ffe:	2f00      	cmp	r7, #0
 8002000:	d100      	bne.n	8002004 <__aeabi_dsub+0x3b8>
 8002002:	e0e5      	b.n	80021d0 <__aeabi_dsub+0x584>
 8002004:	077b      	lsls	r3, r7, #29
 8002006:	d000      	beq.n	800200a <__aeabi_dsub+0x3be>
 8002008:	e6ab      	b.n	8001d62 <__aeabi_dsub+0x116>
 800200a:	002c      	movs	r4, r5
 800200c:	e7c6      	b.n	8001f9c <__aeabi_dsub+0x350>
 800200e:	08c0      	lsrs	r0, r0, #3
 8002010:	e7c6      	b.n	8001fa0 <__aeabi_dsub+0x354>
 8002012:	2700      	movs	r7, #0
 8002014:	2400      	movs	r4, #0
 8002016:	4dd1      	ldr	r5, [pc, #836]	@ (800235c <__aeabi_dsub+0x710>)
 8002018:	e7ac      	b.n	8001f74 <__aeabi_dsub+0x328>
 800201a:	4fd1      	ldr	r7, [pc, #836]	@ (8002360 <__aeabi_dsub+0x714>)
 800201c:	1c6b      	adds	r3, r5, #1
 800201e:	423b      	tst	r3, r7
 8002020:	d171      	bne.n	8002106 <__aeabi_dsub+0x4ba>
 8002022:	0023      	movs	r3, r4
 8002024:	4303      	orrs	r3, r0
 8002026:	2d00      	cmp	r5, #0
 8002028:	d000      	beq.n	800202c <__aeabi_dsub+0x3e0>
 800202a:	e14e      	b.n	80022ca <__aeabi_dsub+0x67e>
 800202c:	4657      	mov	r7, sl
 800202e:	2b00      	cmp	r3, #0
 8002030:	d100      	bne.n	8002034 <__aeabi_dsub+0x3e8>
 8002032:	e1b5      	b.n	80023a0 <__aeabi_dsub+0x754>
 8002034:	2f00      	cmp	r7, #0
 8002036:	d00d      	beq.n	8002054 <__aeabi_dsub+0x408>
 8002038:	1883      	adds	r3, r0, r2
 800203a:	4283      	cmp	r3, r0
 800203c:	4180      	sbcs	r0, r0
 800203e:	445c      	add	r4, fp
 8002040:	4240      	negs	r0, r0
 8002042:	1824      	adds	r4, r4, r0
 8002044:	0222      	lsls	r2, r4, #8
 8002046:	d500      	bpl.n	800204a <__aeabi_dsub+0x3fe>
 8002048:	e1c8      	b.n	80023dc <__aeabi_dsub+0x790>
 800204a:	001f      	movs	r7, r3
 800204c:	4698      	mov	r8, r3
 800204e:	4327      	orrs	r7, r4
 8002050:	d100      	bne.n	8002054 <__aeabi_dsub+0x408>
 8002052:	e0bc      	b.n	80021ce <__aeabi_dsub+0x582>
 8002054:	4643      	mov	r3, r8
 8002056:	0767      	lsls	r7, r4, #29
 8002058:	08db      	lsrs	r3, r3, #3
 800205a:	431f      	orrs	r7, r3
 800205c:	08e5      	lsrs	r5, r4, #3
 800205e:	2300      	movs	r3, #0
 8002060:	e04c      	b.n	80020fc <__aeabi_dsub+0x4b0>
 8002062:	1a83      	subs	r3, r0, r2
 8002064:	4698      	mov	r8, r3
 8002066:	465b      	mov	r3, fp
 8002068:	4540      	cmp	r0, r8
 800206a:	41bf      	sbcs	r7, r7
 800206c:	1ae3      	subs	r3, r4, r3
 800206e:	427f      	negs	r7, r7
 8002070:	1bdb      	subs	r3, r3, r7
 8002072:	021f      	lsls	r7, r3, #8
 8002074:	d47c      	bmi.n	8002170 <__aeabi_dsub+0x524>
 8002076:	4647      	mov	r7, r8
 8002078:	431f      	orrs	r7, r3
 800207a:	d100      	bne.n	800207e <__aeabi_dsub+0x432>
 800207c:	e0a6      	b.n	80021cc <__aeabi_dsub+0x580>
 800207e:	001c      	movs	r4, r3
 8002080:	4647      	mov	r7, r8
 8002082:	e645      	b.n	8001d10 <__aeabi_dsub+0xc4>
 8002084:	4cb7      	ldr	r4, [pc, #732]	@ (8002364 <__aeabi_dsub+0x718>)
 8002086:	1aed      	subs	r5, r5, r3
 8002088:	4014      	ands	r4, r2
 800208a:	077b      	lsls	r3, r7, #29
 800208c:	d000      	beq.n	8002090 <__aeabi_dsub+0x444>
 800208e:	e780      	b.n	8001f92 <__aeabi_dsub+0x346>
 8002090:	e784      	b.n	8001f9c <__aeabi_dsub+0x350>
 8002092:	464b      	mov	r3, r9
 8002094:	0025      	movs	r5, r4
 8002096:	4305      	orrs	r5, r0
 8002098:	d066      	beq.n	8002168 <__aeabi_dsub+0x51c>
 800209a:	1e5f      	subs	r7, r3, #1
 800209c:	2b01      	cmp	r3, #1
 800209e:	d100      	bne.n	80020a2 <__aeabi_dsub+0x456>
 80020a0:	e0fc      	b.n	800229c <__aeabi_dsub+0x650>
 80020a2:	4dae      	ldr	r5, [pc, #696]	@ (800235c <__aeabi_dsub+0x710>)
 80020a4:	42ab      	cmp	r3, r5
 80020a6:	d100      	bne.n	80020aa <__aeabi_dsub+0x45e>
 80020a8:	e15e      	b.n	8002368 <__aeabi_dsub+0x71c>
 80020aa:	4666      	mov	r6, ip
 80020ac:	2f38      	cmp	r7, #56	@ 0x38
 80020ae:	dc00      	bgt.n	80020b2 <__aeabi_dsub+0x466>
 80020b0:	e0b4      	b.n	800221c <__aeabi_dsub+0x5d0>
 80020b2:	2001      	movs	r0, #1
 80020b4:	1a17      	subs	r7, r2, r0
 80020b6:	42ba      	cmp	r2, r7
 80020b8:	4192      	sbcs	r2, r2
 80020ba:	465b      	mov	r3, fp
 80020bc:	4252      	negs	r2, r2
 80020be:	464d      	mov	r5, r9
 80020c0:	1a9c      	subs	r4, r3, r2
 80020c2:	e620      	b.n	8001d06 <__aeabi_dsub+0xba>
 80020c4:	0767      	lsls	r7, r4, #29
 80020c6:	08c0      	lsrs	r0, r0, #3
 80020c8:	4307      	orrs	r7, r0
 80020ca:	08e5      	lsrs	r5, r4, #3
 80020cc:	e6ba      	b.n	8001e44 <__aeabi_dsub+0x1f8>
 80020ce:	001f      	movs	r7, r3
 80020d0:	4659      	mov	r1, fp
 80020d2:	3f20      	subs	r7, #32
 80020d4:	40f9      	lsrs	r1, r7
 80020d6:	000f      	movs	r7, r1
 80020d8:	2b20      	cmp	r3, #32
 80020da:	d005      	beq.n	80020e8 <__aeabi_dsub+0x49c>
 80020dc:	2140      	movs	r1, #64	@ 0x40
 80020de:	1acb      	subs	r3, r1, r3
 80020e0:	4659      	mov	r1, fp
 80020e2:	4099      	lsls	r1, r3
 80020e4:	430a      	orrs	r2, r1
 80020e6:	4692      	mov	sl, r2
 80020e8:	4653      	mov	r3, sl
 80020ea:	1e5a      	subs	r2, r3, #1
 80020ec:	4193      	sbcs	r3, r2
 80020ee:	431f      	orrs	r7, r3
 80020f0:	e604      	b.n	8001cfc <__aeabi_dsub+0xb0>
 80020f2:	1aeb      	subs	r3, r5, r3
 80020f4:	4d9b      	ldr	r5, [pc, #620]	@ (8002364 <__aeabi_dsub+0x718>)
 80020f6:	4015      	ands	r5, r2
 80020f8:	076f      	lsls	r7, r5, #29
 80020fa:	08ed      	lsrs	r5, r5, #3
 80020fc:	032c      	lsls	r4, r5, #12
 80020fe:	055d      	lsls	r5, r3, #21
 8002100:	0b24      	lsrs	r4, r4, #12
 8002102:	0d6d      	lsrs	r5, r5, #21
 8002104:	e736      	b.n	8001f74 <__aeabi_dsub+0x328>
 8002106:	4d95      	ldr	r5, [pc, #596]	@ (800235c <__aeabi_dsub+0x710>)
 8002108:	42ab      	cmp	r3, r5
 800210a:	d100      	bne.n	800210e <__aeabi_dsub+0x4c2>
 800210c:	e0d6      	b.n	80022bc <__aeabi_dsub+0x670>
 800210e:	1882      	adds	r2, r0, r2
 8002110:	0021      	movs	r1, r4
 8002112:	4282      	cmp	r2, r0
 8002114:	4180      	sbcs	r0, r0
 8002116:	4459      	add	r1, fp
 8002118:	4240      	negs	r0, r0
 800211a:	1808      	adds	r0, r1, r0
 800211c:	07c7      	lsls	r7, r0, #31
 800211e:	0852      	lsrs	r2, r2, #1
 8002120:	4317      	orrs	r7, r2
 8002122:	0844      	lsrs	r4, r0, #1
 8002124:	0752      	lsls	r2, r2, #29
 8002126:	d400      	bmi.n	800212a <__aeabi_dsub+0x4de>
 8002128:	e185      	b.n	8002436 <__aeabi_dsub+0x7ea>
 800212a:	220f      	movs	r2, #15
 800212c:	001d      	movs	r5, r3
 800212e:	403a      	ands	r2, r7
 8002130:	2a04      	cmp	r2, #4
 8002132:	d000      	beq.n	8002136 <__aeabi_dsub+0x4ea>
 8002134:	e61a      	b.n	8001d6c <__aeabi_dsub+0x120>
 8002136:	08ff      	lsrs	r7, r7, #3
 8002138:	0764      	lsls	r4, r4, #29
 800213a:	4327      	orrs	r7, r4
 800213c:	0905      	lsrs	r5, r0, #4
 800213e:	e7dd      	b.n	80020fc <__aeabi_dsub+0x4b0>
 8002140:	465b      	mov	r3, fp
 8002142:	08d2      	lsrs	r2, r2, #3
 8002144:	075f      	lsls	r7, r3, #29
 8002146:	4317      	orrs	r7, r2
 8002148:	08dd      	lsrs	r5, r3, #3
 800214a:	e67b      	b.n	8001e44 <__aeabi_dsub+0x1f8>
 800214c:	2700      	movs	r7, #0
 800214e:	2400      	movs	r4, #0
 8002150:	e710      	b.n	8001f74 <__aeabi_dsub+0x328>
 8002152:	2b00      	cmp	r3, #0
 8002154:	d000      	beq.n	8002158 <__aeabi_dsub+0x50c>
 8002156:	e0d6      	b.n	8002306 <__aeabi_dsub+0x6ba>
 8002158:	2900      	cmp	r1, #0
 800215a:	d000      	beq.n	800215e <__aeabi_dsub+0x512>
 800215c:	e12f      	b.n	80023be <__aeabi_dsub+0x772>
 800215e:	2480      	movs	r4, #128	@ 0x80
 8002160:	2600      	movs	r6, #0
 8002162:	4d7e      	ldr	r5, [pc, #504]	@ (800235c <__aeabi_dsub+0x710>)
 8002164:	0324      	lsls	r4, r4, #12
 8002166:	e705      	b.n	8001f74 <__aeabi_dsub+0x328>
 8002168:	4666      	mov	r6, ip
 800216a:	465c      	mov	r4, fp
 800216c:	08d0      	lsrs	r0, r2, #3
 800216e:	e717      	b.n	8001fa0 <__aeabi_dsub+0x354>
 8002170:	465b      	mov	r3, fp
 8002172:	1a17      	subs	r7, r2, r0
 8002174:	42ba      	cmp	r2, r7
 8002176:	4192      	sbcs	r2, r2
 8002178:	1b1c      	subs	r4, r3, r4
 800217a:	2601      	movs	r6, #1
 800217c:	4663      	mov	r3, ip
 800217e:	4252      	negs	r2, r2
 8002180:	1aa4      	subs	r4, r4, r2
 8002182:	401e      	ands	r6, r3
 8002184:	e5c4      	b.n	8001d10 <__aeabi_dsub+0xc4>
 8002186:	1883      	adds	r3, r0, r2
 8002188:	4283      	cmp	r3, r0
 800218a:	4180      	sbcs	r0, r0
 800218c:	445c      	add	r4, fp
 800218e:	4240      	negs	r0, r0
 8002190:	1825      	adds	r5, r4, r0
 8002192:	022a      	lsls	r2, r5, #8
 8002194:	d400      	bmi.n	8002198 <__aeabi_dsub+0x54c>
 8002196:	e0da      	b.n	800234e <__aeabi_dsub+0x702>
 8002198:	4a72      	ldr	r2, [pc, #456]	@ (8002364 <__aeabi_dsub+0x718>)
 800219a:	085b      	lsrs	r3, r3, #1
 800219c:	4015      	ands	r5, r2
 800219e:	07ea      	lsls	r2, r5, #31
 80021a0:	431a      	orrs	r2, r3
 80021a2:	0869      	lsrs	r1, r5, #1
 80021a4:	075b      	lsls	r3, r3, #29
 80021a6:	d400      	bmi.n	80021aa <__aeabi_dsub+0x55e>
 80021a8:	e14a      	b.n	8002440 <__aeabi_dsub+0x7f4>
 80021aa:	230f      	movs	r3, #15
 80021ac:	4013      	ands	r3, r2
 80021ae:	2b04      	cmp	r3, #4
 80021b0:	d100      	bne.n	80021b4 <__aeabi_dsub+0x568>
 80021b2:	e0fc      	b.n	80023ae <__aeabi_dsub+0x762>
 80021b4:	1d17      	adds	r7, r2, #4
 80021b6:	4297      	cmp	r7, r2
 80021b8:	41a4      	sbcs	r4, r4
 80021ba:	4264      	negs	r4, r4
 80021bc:	2502      	movs	r5, #2
 80021be:	1864      	adds	r4, r4, r1
 80021c0:	e6ec      	b.n	8001f9c <__aeabi_dsub+0x350>
 80021c2:	4647      	mov	r7, r8
 80021c4:	001c      	movs	r4, r3
 80021c6:	431f      	orrs	r7, r3
 80021c8:	d000      	beq.n	80021cc <__aeabi_dsub+0x580>
 80021ca:	e743      	b.n	8002054 <__aeabi_dsub+0x408>
 80021cc:	2600      	movs	r6, #0
 80021ce:	2500      	movs	r5, #0
 80021d0:	2400      	movs	r4, #0
 80021d2:	e6cf      	b.n	8001f74 <__aeabi_dsub+0x328>
 80021d4:	08c0      	lsrs	r0, r0, #3
 80021d6:	0767      	lsls	r7, r4, #29
 80021d8:	4307      	orrs	r7, r0
 80021da:	08e5      	lsrs	r5, r4, #3
 80021dc:	e632      	b.n	8001e44 <__aeabi_dsub+0x1f8>
 80021de:	1a87      	subs	r7, r0, r2
 80021e0:	465b      	mov	r3, fp
 80021e2:	42b8      	cmp	r0, r7
 80021e4:	4180      	sbcs	r0, r0
 80021e6:	1ae4      	subs	r4, r4, r3
 80021e8:	4240      	negs	r0, r0
 80021ea:	1a24      	subs	r4, r4, r0
 80021ec:	0223      	lsls	r3, r4, #8
 80021ee:	d428      	bmi.n	8002242 <__aeabi_dsub+0x5f6>
 80021f0:	0763      	lsls	r3, r4, #29
 80021f2:	08ff      	lsrs	r7, r7, #3
 80021f4:	431f      	orrs	r7, r3
 80021f6:	08e5      	lsrs	r5, r4, #3
 80021f8:	2301      	movs	r3, #1
 80021fa:	e77f      	b.n	80020fc <__aeabi_dsub+0x4b0>
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d100      	bne.n	8002202 <__aeabi_dsub+0x5b6>
 8002200:	e673      	b.n	8001eea <__aeabi_dsub+0x29e>
 8002202:	464b      	mov	r3, r9
 8002204:	1b5f      	subs	r7, r3, r5
 8002206:	003b      	movs	r3, r7
 8002208:	2d00      	cmp	r5, #0
 800220a:	d100      	bne.n	800220e <__aeabi_dsub+0x5c2>
 800220c:	e742      	b.n	8002094 <__aeabi_dsub+0x448>
 800220e:	2f38      	cmp	r7, #56	@ 0x38
 8002210:	dd00      	ble.n	8002214 <__aeabi_dsub+0x5c8>
 8002212:	e0ec      	b.n	80023ee <__aeabi_dsub+0x7a2>
 8002214:	2380      	movs	r3, #128	@ 0x80
 8002216:	000e      	movs	r6, r1
 8002218:	041b      	lsls	r3, r3, #16
 800221a:	431c      	orrs	r4, r3
 800221c:	2f1f      	cmp	r7, #31
 800221e:	dc25      	bgt.n	800226c <__aeabi_dsub+0x620>
 8002220:	2520      	movs	r5, #32
 8002222:	0023      	movs	r3, r4
 8002224:	1bed      	subs	r5, r5, r7
 8002226:	0001      	movs	r1, r0
 8002228:	40a8      	lsls	r0, r5
 800222a:	40ab      	lsls	r3, r5
 800222c:	40f9      	lsrs	r1, r7
 800222e:	1e45      	subs	r5, r0, #1
 8002230:	41a8      	sbcs	r0, r5
 8002232:	430b      	orrs	r3, r1
 8002234:	40fc      	lsrs	r4, r7
 8002236:	4318      	orrs	r0, r3
 8002238:	465b      	mov	r3, fp
 800223a:	1b1b      	subs	r3, r3, r4
 800223c:	469b      	mov	fp, r3
 800223e:	e739      	b.n	80020b4 <__aeabi_dsub+0x468>
 8002240:	4666      	mov	r6, ip
 8002242:	2501      	movs	r5, #1
 8002244:	e562      	b.n	8001d0c <__aeabi_dsub+0xc0>
 8002246:	001f      	movs	r7, r3
 8002248:	4659      	mov	r1, fp
 800224a:	3f20      	subs	r7, #32
 800224c:	40f9      	lsrs	r1, r7
 800224e:	468c      	mov	ip, r1
 8002250:	2b20      	cmp	r3, #32
 8002252:	d005      	beq.n	8002260 <__aeabi_dsub+0x614>
 8002254:	2740      	movs	r7, #64	@ 0x40
 8002256:	4659      	mov	r1, fp
 8002258:	1afb      	subs	r3, r7, r3
 800225a:	4099      	lsls	r1, r3
 800225c:	430a      	orrs	r2, r1
 800225e:	4692      	mov	sl, r2
 8002260:	4657      	mov	r7, sl
 8002262:	1e7b      	subs	r3, r7, #1
 8002264:	419f      	sbcs	r7, r3
 8002266:	4663      	mov	r3, ip
 8002268:	431f      	orrs	r7, r3
 800226a:	e5c1      	b.n	8001df0 <__aeabi_dsub+0x1a4>
 800226c:	003b      	movs	r3, r7
 800226e:	0025      	movs	r5, r4
 8002270:	3b20      	subs	r3, #32
 8002272:	40dd      	lsrs	r5, r3
 8002274:	2f20      	cmp	r7, #32
 8002276:	d004      	beq.n	8002282 <__aeabi_dsub+0x636>
 8002278:	2340      	movs	r3, #64	@ 0x40
 800227a:	1bdb      	subs	r3, r3, r7
 800227c:	409c      	lsls	r4, r3
 800227e:	4320      	orrs	r0, r4
 8002280:	4680      	mov	r8, r0
 8002282:	4640      	mov	r0, r8
 8002284:	1e43      	subs	r3, r0, #1
 8002286:	4198      	sbcs	r0, r3
 8002288:	4328      	orrs	r0, r5
 800228a:	e713      	b.n	80020b4 <__aeabi_dsub+0x468>
 800228c:	2900      	cmp	r1, #0
 800228e:	d09d      	beq.n	80021cc <__aeabi_dsub+0x580>
 8002290:	2601      	movs	r6, #1
 8002292:	4663      	mov	r3, ip
 8002294:	465c      	mov	r4, fp
 8002296:	4690      	mov	r8, r2
 8002298:	401e      	ands	r6, r3
 800229a:	e6db      	b.n	8002054 <__aeabi_dsub+0x408>
 800229c:	1a17      	subs	r7, r2, r0
 800229e:	465b      	mov	r3, fp
 80022a0:	42ba      	cmp	r2, r7
 80022a2:	4192      	sbcs	r2, r2
 80022a4:	1b1c      	subs	r4, r3, r4
 80022a6:	4252      	negs	r2, r2
 80022a8:	1aa4      	subs	r4, r4, r2
 80022aa:	0223      	lsls	r3, r4, #8
 80022ac:	d4c8      	bmi.n	8002240 <__aeabi_dsub+0x5f4>
 80022ae:	0763      	lsls	r3, r4, #29
 80022b0:	08ff      	lsrs	r7, r7, #3
 80022b2:	431f      	orrs	r7, r3
 80022b4:	4666      	mov	r6, ip
 80022b6:	2301      	movs	r3, #1
 80022b8:	08e5      	lsrs	r5, r4, #3
 80022ba:	e71f      	b.n	80020fc <__aeabi_dsub+0x4b0>
 80022bc:	001d      	movs	r5, r3
 80022be:	2400      	movs	r4, #0
 80022c0:	2700      	movs	r7, #0
 80022c2:	e657      	b.n	8001f74 <__aeabi_dsub+0x328>
 80022c4:	465c      	mov	r4, fp
 80022c6:	08d0      	lsrs	r0, r2, #3
 80022c8:	e66a      	b.n	8001fa0 <__aeabi_dsub+0x354>
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d100      	bne.n	80022d0 <__aeabi_dsub+0x684>
 80022ce:	e737      	b.n	8002140 <__aeabi_dsub+0x4f4>
 80022d0:	4653      	mov	r3, sl
 80022d2:	08c0      	lsrs	r0, r0, #3
 80022d4:	0767      	lsls	r7, r4, #29
 80022d6:	4307      	orrs	r7, r0
 80022d8:	08e5      	lsrs	r5, r4, #3
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d100      	bne.n	80022e0 <__aeabi_dsub+0x694>
 80022de:	e5b1      	b.n	8001e44 <__aeabi_dsub+0x1f8>
 80022e0:	2380      	movs	r3, #128	@ 0x80
 80022e2:	031b      	lsls	r3, r3, #12
 80022e4:	421d      	tst	r5, r3
 80022e6:	d008      	beq.n	80022fa <__aeabi_dsub+0x6ae>
 80022e8:	4659      	mov	r1, fp
 80022ea:	08c8      	lsrs	r0, r1, #3
 80022ec:	4218      	tst	r0, r3
 80022ee:	d104      	bne.n	80022fa <__aeabi_dsub+0x6ae>
 80022f0:	08d2      	lsrs	r2, r2, #3
 80022f2:	0749      	lsls	r1, r1, #29
 80022f4:	430a      	orrs	r2, r1
 80022f6:	0017      	movs	r7, r2
 80022f8:	0005      	movs	r5, r0
 80022fa:	0f7b      	lsrs	r3, r7, #29
 80022fc:	00ff      	lsls	r7, r7, #3
 80022fe:	08ff      	lsrs	r7, r7, #3
 8002300:	075b      	lsls	r3, r3, #29
 8002302:	431f      	orrs	r7, r3
 8002304:	e59e      	b.n	8001e44 <__aeabi_dsub+0x1f8>
 8002306:	08c0      	lsrs	r0, r0, #3
 8002308:	0763      	lsls	r3, r4, #29
 800230a:	4318      	orrs	r0, r3
 800230c:	08e5      	lsrs	r5, r4, #3
 800230e:	2900      	cmp	r1, #0
 8002310:	d053      	beq.n	80023ba <__aeabi_dsub+0x76e>
 8002312:	2380      	movs	r3, #128	@ 0x80
 8002314:	031b      	lsls	r3, r3, #12
 8002316:	421d      	tst	r5, r3
 8002318:	d00a      	beq.n	8002330 <__aeabi_dsub+0x6e4>
 800231a:	4659      	mov	r1, fp
 800231c:	08cc      	lsrs	r4, r1, #3
 800231e:	421c      	tst	r4, r3
 8002320:	d106      	bne.n	8002330 <__aeabi_dsub+0x6e4>
 8002322:	2601      	movs	r6, #1
 8002324:	4663      	mov	r3, ip
 8002326:	0025      	movs	r5, r4
 8002328:	08d0      	lsrs	r0, r2, #3
 800232a:	0749      	lsls	r1, r1, #29
 800232c:	4308      	orrs	r0, r1
 800232e:	401e      	ands	r6, r3
 8002330:	0f47      	lsrs	r7, r0, #29
 8002332:	00c0      	lsls	r0, r0, #3
 8002334:	08c0      	lsrs	r0, r0, #3
 8002336:	077f      	lsls	r7, r7, #29
 8002338:	4307      	orrs	r7, r0
 800233a:	e583      	b.n	8001e44 <__aeabi_dsub+0x1f8>
 800233c:	1883      	adds	r3, r0, r2
 800233e:	4293      	cmp	r3, r2
 8002340:	4192      	sbcs	r2, r2
 8002342:	445c      	add	r4, fp
 8002344:	4252      	negs	r2, r2
 8002346:	18a5      	adds	r5, r4, r2
 8002348:	022a      	lsls	r2, r5, #8
 800234a:	d500      	bpl.n	800234e <__aeabi_dsub+0x702>
 800234c:	e724      	b.n	8002198 <__aeabi_dsub+0x54c>
 800234e:	076f      	lsls	r7, r5, #29
 8002350:	08db      	lsrs	r3, r3, #3
 8002352:	431f      	orrs	r7, r3
 8002354:	08ed      	lsrs	r5, r5, #3
 8002356:	2301      	movs	r3, #1
 8002358:	e6d0      	b.n	80020fc <__aeabi_dsub+0x4b0>
 800235a:	46c0      	nop			@ (mov r8, r8)
 800235c:	000007ff 	.word	0x000007ff
 8002360:	000007fe 	.word	0x000007fe
 8002364:	ff7fffff 	.word	0xff7fffff
 8002368:	465b      	mov	r3, fp
 800236a:	08d2      	lsrs	r2, r2, #3
 800236c:	075f      	lsls	r7, r3, #29
 800236e:	4666      	mov	r6, ip
 8002370:	4317      	orrs	r7, r2
 8002372:	08dd      	lsrs	r5, r3, #3
 8002374:	e566      	b.n	8001e44 <__aeabi_dsub+0x1f8>
 8002376:	0025      	movs	r5, r4
 8002378:	3b20      	subs	r3, #32
 800237a:	40dd      	lsrs	r5, r3
 800237c:	4663      	mov	r3, ip
 800237e:	2b20      	cmp	r3, #32
 8002380:	d005      	beq.n	800238e <__aeabi_dsub+0x742>
 8002382:	2340      	movs	r3, #64	@ 0x40
 8002384:	4661      	mov	r1, ip
 8002386:	1a5b      	subs	r3, r3, r1
 8002388:	409c      	lsls	r4, r3
 800238a:	4320      	orrs	r0, r4
 800238c:	4680      	mov	r8, r0
 800238e:	4647      	mov	r7, r8
 8002390:	1e7b      	subs	r3, r7, #1
 8002392:	419f      	sbcs	r7, r3
 8002394:	432f      	orrs	r7, r5
 8002396:	e5a0      	b.n	8001eda <__aeabi_dsub+0x28e>
 8002398:	2120      	movs	r1, #32
 800239a:	2700      	movs	r7, #0
 800239c:	1a09      	subs	r1, r1, r0
 800239e:	e4d2      	b.n	8001d46 <__aeabi_dsub+0xfa>
 80023a0:	2f00      	cmp	r7, #0
 80023a2:	d100      	bne.n	80023a6 <__aeabi_dsub+0x75a>
 80023a4:	e713      	b.n	80021ce <__aeabi_dsub+0x582>
 80023a6:	465c      	mov	r4, fp
 80023a8:	0017      	movs	r7, r2
 80023aa:	2500      	movs	r5, #0
 80023ac:	e5f6      	b.n	8001f9c <__aeabi_dsub+0x350>
 80023ae:	08d7      	lsrs	r7, r2, #3
 80023b0:	0749      	lsls	r1, r1, #29
 80023b2:	2302      	movs	r3, #2
 80023b4:	430f      	orrs	r7, r1
 80023b6:	092d      	lsrs	r5, r5, #4
 80023b8:	e6a0      	b.n	80020fc <__aeabi_dsub+0x4b0>
 80023ba:	0007      	movs	r7, r0
 80023bc:	e542      	b.n	8001e44 <__aeabi_dsub+0x1f8>
 80023be:	465b      	mov	r3, fp
 80023c0:	2601      	movs	r6, #1
 80023c2:	075f      	lsls	r7, r3, #29
 80023c4:	08dd      	lsrs	r5, r3, #3
 80023c6:	4663      	mov	r3, ip
 80023c8:	08d2      	lsrs	r2, r2, #3
 80023ca:	4317      	orrs	r7, r2
 80023cc:	401e      	ands	r6, r3
 80023ce:	e539      	b.n	8001e44 <__aeabi_dsub+0x1f8>
 80023d0:	465b      	mov	r3, fp
 80023d2:	08d2      	lsrs	r2, r2, #3
 80023d4:	075f      	lsls	r7, r3, #29
 80023d6:	4317      	orrs	r7, r2
 80023d8:	08dd      	lsrs	r5, r3, #3
 80023da:	e533      	b.n	8001e44 <__aeabi_dsub+0x1f8>
 80023dc:	4a1e      	ldr	r2, [pc, #120]	@ (8002458 <__aeabi_dsub+0x80c>)
 80023de:	08db      	lsrs	r3, r3, #3
 80023e0:	4022      	ands	r2, r4
 80023e2:	0757      	lsls	r7, r2, #29
 80023e4:	0252      	lsls	r2, r2, #9
 80023e6:	2501      	movs	r5, #1
 80023e8:	431f      	orrs	r7, r3
 80023ea:	0b14      	lsrs	r4, r2, #12
 80023ec:	e5c2      	b.n	8001f74 <__aeabi_dsub+0x328>
 80023ee:	000e      	movs	r6, r1
 80023f0:	2001      	movs	r0, #1
 80023f2:	e65f      	b.n	80020b4 <__aeabi_dsub+0x468>
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d00d      	beq.n	8002414 <__aeabi_dsub+0x7c8>
 80023f8:	464b      	mov	r3, r9
 80023fa:	1b5b      	subs	r3, r3, r5
 80023fc:	469c      	mov	ip, r3
 80023fe:	2d00      	cmp	r5, #0
 8002400:	d100      	bne.n	8002404 <__aeabi_dsub+0x7b8>
 8002402:	e548      	b.n	8001e96 <__aeabi_dsub+0x24a>
 8002404:	2701      	movs	r7, #1
 8002406:	2b38      	cmp	r3, #56	@ 0x38
 8002408:	dd00      	ble.n	800240c <__aeabi_dsub+0x7c0>
 800240a:	e566      	b.n	8001eda <__aeabi_dsub+0x28e>
 800240c:	2380      	movs	r3, #128	@ 0x80
 800240e:	041b      	lsls	r3, r3, #16
 8002410:	431c      	orrs	r4, r3
 8002412:	e550      	b.n	8001eb6 <__aeabi_dsub+0x26a>
 8002414:	1c6b      	adds	r3, r5, #1
 8002416:	4d11      	ldr	r5, [pc, #68]	@ (800245c <__aeabi_dsub+0x810>)
 8002418:	422b      	tst	r3, r5
 800241a:	d000      	beq.n	800241e <__aeabi_dsub+0x7d2>
 800241c:	e673      	b.n	8002106 <__aeabi_dsub+0x4ba>
 800241e:	4659      	mov	r1, fp
 8002420:	0023      	movs	r3, r4
 8002422:	4311      	orrs	r1, r2
 8002424:	468a      	mov	sl, r1
 8002426:	4303      	orrs	r3, r0
 8002428:	e600      	b.n	800202c <__aeabi_dsub+0x3e0>
 800242a:	0767      	lsls	r7, r4, #29
 800242c:	08c0      	lsrs	r0, r0, #3
 800242e:	2300      	movs	r3, #0
 8002430:	4307      	orrs	r7, r0
 8002432:	08e5      	lsrs	r5, r4, #3
 8002434:	e662      	b.n	80020fc <__aeabi_dsub+0x4b0>
 8002436:	0764      	lsls	r4, r4, #29
 8002438:	08ff      	lsrs	r7, r7, #3
 800243a:	4327      	orrs	r7, r4
 800243c:	0905      	lsrs	r5, r0, #4
 800243e:	e65d      	b.n	80020fc <__aeabi_dsub+0x4b0>
 8002440:	08d2      	lsrs	r2, r2, #3
 8002442:	0749      	lsls	r1, r1, #29
 8002444:	4311      	orrs	r1, r2
 8002446:	000f      	movs	r7, r1
 8002448:	2302      	movs	r3, #2
 800244a:	092d      	lsrs	r5, r5, #4
 800244c:	e656      	b.n	80020fc <__aeabi_dsub+0x4b0>
 800244e:	0007      	movs	r7, r0
 8002450:	e5a4      	b.n	8001f9c <__aeabi_dsub+0x350>
 8002452:	0038      	movs	r0, r7
 8002454:	e48f      	b.n	8001d76 <__aeabi_dsub+0x12a>
 8002456:	46c0      	nop			@ (mov r8, r8)
 8002458:	ff7fffff 	.word	0xff7fffff
 800245c:	000007fe 	.word	0x000007fe

08002460 <__aeabi_dcmpun>:
 8002460:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002462:	46c6      	mov	lr, r8
 8002464:	031e      	lsls	r6, r3, #12
 8002466:	0b36      	lsrs	r6, r6, #12
 8002468:	46b0      	mov	r8, r6
 800246a:	4e0d      	ldr	r6, [pc, #52]	@ (80024a0 <__aeabi_dcmpun+0x40>)
 800246c:	030c      	lsls	r4, r1, #12
 800246e:	004d      	lsls	r5, r1, #1
 8002470:	005f      	lsls	r7, r3, #1
 8002472:	b500      	push	{lr}
 8002474:	0b24      	lsrs	r4, r4, #12
 8002476:	0d6d      	lsrs	r5, r5, #21
 8002478:	0d7f      	lsrs	r7, r7, #21
 800247a:	42b5      	cmp	r5, r6
 800247c:	d00b      	beq.n	8002496 <__aeabi_dcmpun+0x36>
 800247e:	4908      	ldr	r1, [pc, #32]	@ (80024a0 <__aeabi_dcmpun+0x40>)
 8002480:	2000      	movs	r0, #0
 8002482:	428f      	cmp	r7, r1
 8002484:	d104      	bne.n	8002490 <__aeabi_dcmpun+0x30>
 8002486:	4646      	mov	r6, r8
 8002488:	4316      	orrs	r6, r2
 800248a:	0030      	movs	r0, r6
 800248c:	1e43      	subs	r3, r0, #1
 800248e:	4198      	sbcs	r0, r3
 8002490:	bc80      	pop	{r7}
 8002492:	46b8      	mov	r8, r7
 8002494:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002496:	4304      	orrs	r4, r0
 8002498:	2001      	movs	r0, #1
 800249a:	2c00      	cmp	r4, #0
 800249c:	d1f8      	bne.n	8002490 <__aeabi_dcmpun+0x30>
 800249e:	e7ee      	b.n	800247e <__aeabi_dcmpun+0x1e>
 80024a0:	000007ff 	.word	0x000007ff

080024a4 <__aeabi_d2iz>:
 80024a4:	000b      	movs	r3, r1
 80024a6:	0002      	movs	r2, r0
 80024a8:	b570      	push	{r4, r5, r6, lr}
 80024aa:	4d16      	ldr	r5, [pc, #88]	@ (8002504 <__aeabi_d2iz+0x60>)
 80024ac:	030c      	lsls	r4, r1, #12
 80024ae:	b082      	sub	sp, #8
 80024b0:	0049      	lsls	r1, r1, #1
 80024b2:	2000      	movs	r0, #0
 80024b4:	9200      	str	r2, [sp, #0]
 80024b6:	9301      	str	r3, [sp, #4]
 80024b8:	0b24      	lsrs	r4, r4, #12
 80024ba:	0d49      	lsrs	r1, r1, #21
 80024bc:	0fde      	lsrs	r6, r3, #31
 80024be:	42a9      	cmp	r1, r5
 80024c0:	dd04      	ble.n	80024cc <__aeabi_d2iz+0x28>
 80024c2:	4811      	ldr	r0, [pc, #68]	@ (8002508 <__aeabi_d2iz+0x64>)
 80024c4:	4281      	cmp	r1, r0
 80024c6:	dd03      	ble.n	80024d0 <__aeabi_d2iz+0x2c>
 80024c8:	4b10      	ldr	r3, [pc, #64]	@ (800250c <__aeabi_d2iz+0x68>)
 80024ca:	18f0      	adds	r0, r6, r3
 80024cc:	b002      	add	sp, #8
 80024ce:	bd70      	pop	{r4, r5, r6, pc}
 80024d0:	2080      	movs	r0, #128	@ 0x80
 80024d2:	0340      	lsls	r0, r0, #13
 80024d4:	4320      	orrs	r0, r4
 80024d6:	4c0e      	ldr	r4, [pc, #56]	@ (8002510 <__aeabi_d2iz+0x6c>)
 80024d8:	1a64      	subs	r4, r4, r1
 80024da:	2c1f      	cmp	r4, #31
 80024dc:	dd08      	ble.n	80024f0 <__aeabi_d2iz+0x4c>
 80024de:	4b0d      	ldr	r3, [pc, #52]	@ (8002514 <__aeabi_d2iz+0x70>)
 80024e0:	1a5b      	subs	r3, r3, r1
 80024e2:	40d8      	lsrs	r0, r3
 80024e4:	0003      	movs	r3, r0
 80024e6:	4258      	negs	r0, r3
 80024e8:	2e00      	cmp	r6, #0
 80024ea:	d1ef      	bne.n	80024cc <__aeabi_d2iz+0x28>
 80024ec:	0018      	movs	r0, r3
 80024ee:	e7ed      	b.n	80024cc <__aeabi_d2iz+0x28>
 80024f0:	4b09      	ldr	r3, [pc, #36]	@ (8002518 <__aeabi_d2iz+0x74>)
 80024f2:	9a00      	ldr	r2, [sp, #0]
 80024f4:	469c      	mov	ip, r3
 80024f6:	0003      	movs	r3, r0
 80024f8:	4461      	add	r1, ip
 80024fa:	408b      	lsls	r3, r1
 80024fc:	40e2      	lsrs	r2, r4
 80024fe:	4313      	orrs	r3, r2
 8002500:	e7f1      	b.n	80024e6 <__aeabi_d2iz+0x42>
 8002502:	46c0      	nop			@ (mov r8, r8)
 8002504:	000003fe 	.word	0x000003fe
 8002508:	0000041d 	.word	0x0000041d
 800250c:	7fffffff 	.word	0x7fffffff
 8002510:	00000433 	.word	0x00000433
 8002514:	00000413 	.word	0x00000413
 8002518:	fffffbed 	.word	0xfffffbed

0800251c <__aeabi_i2d>:
 800251c:	b570      	push	{r4, r5, r6, lr}
 800251e:	2800      	cmp	r0, #0
 8002520:	d016      	beq.n	8002550 <__aeabi_i2d+0x34>
 8002522:	17c3      	asrs	r3, r0, #31
 8002524:	18c5      	adds	r5, r0, r3
 8002526:	405d      	eors	r5, r3
 8002528:	0fc4      	lsrs	r4, r0, #31
 800252a:	0028      	movs	r0, r5
 800252c:	f000 f912 	bl	8002754 <__clzsi2>
 8002530:	4b10      	ldr	r3, [pc, #64]	@ (8002574 <__aeabi_i2d+0x58>)
 8002532:	1a1b      	subs	r3, r3, r0
 8002534:	055b      	lsls	r3, r3, #21
 8002536:	0d5b      	lsrs	r3, r3, #21
 8002538:	280a      	cmp	r0, #10
 800253a:	dc14      	bgt.n	8002566 <__aeabi_i2d+0x4a>
 800253c:	0002      	movs	r2, r0
 800253e:	002e      	movs	r6, r5
 8002540:	3215      	adds	r2, #21
 8002542:	4096      	lsls	r6, r2
 8002544:	220b      	movs	r2, #11
 8002546:	1a12      	subs	r2, r2, r0
 8002548:	40d5      	lsrs	r5, r2
 800254a:	032d      	lsls	r5, r5, #12
 800254c:	0b2d      	lsrs	r5, r5, #12
 800254e:	e003      	b.n	8002558 <__aeabi_i2d+0x3c>
 8002550:	2400      	movs	r4, #0
 8002552:	2300      	movs	r3, #0
 8002554:	2500      	movs	r5, #0
 8002556:	2600      	movs	r6, #0
 8002558:	051b      	lsls	r3, r3, #20
 800255a:	432b      	orrs	r3, r5
 800255c:	07e4      	lsls	r4, r4, #31
 800255e:	4323      	orrs	r3, r4
 8002560:	0030      	movs	r0, r6
 8002562:	0019      	movs	r1, r3
 8002564:	bd70      	pop	{r4, r5, r6, pc}
 8002566:	380b      	subs	r0, #11
 8002568:	4085      	lsls	r5, r0
 800256a:	032d      	lsls	r5, r5, #12
 800256c:	2600      	movs	r6, #0
 800256e:	0b2d      	lsrs	r5, r5, #12
 8002570:	e7f2      	b.n	8002558 <__aeabi_i2d+0x3c>
 8002572:	46c0      	nop			@ (mov r8, r8)
 8002574:	0000041e 	.word	0x0000041e

08002578 <__aeabi_ui2d>:
 8002578:	b510      	push	{r4, lr}
 800257a:	1e04      	subs	r4, r0, #0
 800257c:	d010      	beq.n	80025a0 <__aeabi_ui2d+0x28>
 800257e:	f000 f8e9 	bl	8002754 <__clzsi2>
 8002582:	4b0e      	ldr	r3, [pc, #56]	@ (80025bc <__aeabi_ui2d+0x44>)
 8002584:	1a1b      	subs	r3, r3, r0
 8002586:	055b      	lsls	r3, r3, #21
 8002588:	0d5b      	lsrs	r3, r3, #21
 800258a:	280a      	cmp	r0, #10
 800258c:	dc0f      	bgt.n	80025ae <__aeabi_ui2d+0x36>
 800258e:	220b      	movs	r2, #11
 8002590:	0021      	movs	r1, r4
 8002592:	1a12      	subs	r2, r2, r0
 8002594:	40d1      	lsrs	r1, r2
 8002596:	3015      	adds	r0, #21
 8002598:	030a      	lsls	r2, r1, #12
 800259a:	4084      	lsls	r4, r0
 800259c:	0b12      	lsrs	r2, r2, #12
 800259e:	e001      	b.n	80025a4 <__aeabi_ui2d+0x2c>
 80025a0:	2300      	movs	r3, #0
 80025a2:	2200      	movs	r2, #0
 80025a4:	051b      	lsls	r3, r3, #20
 80025a6:	4313      	orrs	r3, r2
 80025a8:	0020      	movs	r0, r4
 80025aa:	0019      	movs	r1, r3
 80025ac:	bd10      	pop	{r4, pc}
 80025ae:	0022      	movs	r2, r4
 80025b0:	380b      	subs	r0, #11
 80025b2:	4082      	lsls	r2, r0
 80025b4:	0312      	lsls	r2, r2, #12
 80025b6:	2400      	movs	r4, #0
 80025b8:	0b12      	lsrs	r2, r2, #12
 80025ba:	e7f3      	b.n	80025a4 <__aeabi_ui2d+0x2c>
 80025bc:	0000041e 	.word	0x0000041e

080025c0 <__aeabi_f2d>:
 80025c0:	b570      	push	{r4, r5, r6, lr}
 80025c2:	0242      	lsls	r2, r0, #9
 80025c4:	0043      	lsls	r3, r0, #1
 80025c6:	0fc4      	lsrs	r4, r0, #31
 80025c8:	20fe      	movs	r0, #254	@ 0xfe
 80025ca:	0e1b      	lsrs	r3, r3, #24
 80025cc:	1c59      	adds	r1, r3, #1
 80025ce:	0a55      	lsrs	r5, r2, #9
 80025d0:	4208      	tst	r0, r1
 80025d2:	d00c      	beq.n	80025ee <__aeabi_f2d+0x2e>
 80025d4:	21e0      	movs	r1, #224	@ 0xe0
 80025d6:	0089      	lsls	r1, r1, #2
 80025d8:	468c      	mov	ip, r1
 80025da:	076d      	lsls	r5, r5, #29
 80025dc:	0b12      	lsrs	r2, r2, #12
 80025de:	4463      	add	r3, ip
 80025e0:	051b      	lsls	r3, r3, #20
 80025e2:	4313      	orrs	r3, r2
 80025e4:	07e4      	lsls	r4, r4, #31
 80025e6:	4323      	orrs	r3, r4
 80025e8:	0028      	movs	r0, r5
 80025ea:	0019      	movs	r1, r3
 80025ec:	bd70      	pop	{r4, r5, r6, pc}
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d114      	bne.n	800261c <__aeabi_f2d+0x5c>
 80025f2:	2d00      	cmp	r5, #0
 80025f4:	d01b      	beq.n	800262e <__aeabi_f2d+0x6e>
 80025f6:	0028      	movs	r0, r5
 80025f8:	f000 f8ac 	bl	8002754 <__clzsi2>
 80025fc:	280a      	cmp	r0, #10
 80025fe:	dc1c      	bgt.n	800263a <__aeabi_f2d+0x7a>
 8002600:	230b      	movs	r3, #11
 8002602:	002a      	movs	r2, r5
 8002604:	1a1b      	subs	r3, r3, r0
 8002606:	40da      	lsrs	r2, r3
 8002608:	0003      	movs	r3, r0
 800260a:	3315      	adds	r3, #21
 800260c:	409d      	lsls	r5, r3
 800260e:	4b0e      	ldr	r3, [pc, #56]	@ (8002648 <__aeabi_f2d+0x88>)
 8002610:	0312      	lsls	r2, r2, #12
 8002612:	1a1b      	subs	r3, r3, r0
 8002614:	055b      	lsls	r3, r3, #21
 8002616:	0b12      	lsrs	r2, r2, #12
 8002618:	0d5b      	lsrs	r3, r3, #21
 800261a:	e7e1      	b.n	80025e0 <__aeabi_f2d+0x20>
 800261c:	2d00      	cmp	r5, #0
 800261e:	d009      	beq.n	8002634 <__aeabi_f2d+0x74>
 8002620:	0b13      	lsrs	r3, r2, #12
 8002622:	2280      	movs	r2, #128	@ 0x80
 8002624:	0312      	lsls	r2, r2, #12
 8002626:	431a      	orrs	r2, r3
 8002628:	076d      	lsls	r5, r5, #29
 800262a:	4b08      	ldr	r3, [pc, #32]	@ (800264c <__aeabi_f2d+0x8c>)
 800262c:	e7d8      	b.n	80025e0 <__aeabi_f2d+0x20>
 800262e:	2300      	movs	r3, #0
 8002630:	2200      	movs	r2, #0
 8002632:	e7d5      	b.n	80025e0 <__aeabi_f2d+0x20>
 8002634:	2200      	movs	r2, #0
 8002636:	4b05      	ldr	r3, [pc, #20]	@ (800264c <__aeabi_f2d+0x8c>)
 8002638:	e7d2      	b.n	80025e0 <__aeabi_f2d+0x20>
 800263a:	0003      	movs	r3, r0
 800263c:	002a      	movs	r2, r5
 800263e:	3b0b      	subs	r3, #11
 8002640:	409a      	lsls	r2, r3
 8002642:	2500      	movs	r5, #0
 8002644:	e7e3      	b.n	800260e <__aeabi_f2d+0x4e>
 8002646:	46c0      	nop			@ (mov r8, r8)
 8002648:	00000389 	.word	0x00000389
 800264c:	000007ff 	.word	0x000007ff

08002650 <__aeabi_d2f>:
 8002650:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002652:	004b      	lsls	r3, r1, #1
 8002654:	030f      	lsls	r7, r1, #12
 8002656:	0d5b      	lsrs	r3, r3, #21
 8002658:	4c3a      	ldr	r4, [pc, #232]	@ (8002744 <__aeabi_d2f+0xf4>)
 800265a:	0f45      	lsrs	r5, r0, #29
 800265c:	b083      	sub	sp, #12
 800265e:	0a7f      	lsrs	r7, r7, #9
 8002660:	1c5e      	adds	r6, r3, #1
 8002662:	432f      	orrs	r7, r5
 8002664:	9000      	str	r0, [sp, #0]
 8002666:	9101      	str	r1, [sp, #4]
 8002668:	0fca      	lsrs	r2, r1, #31
 800266a:	00c5      	lsls	r5, r0, #3
 800266c:	4226      	tst	r6, r4
 800266e:	d00b      	beq.n	8002688 <__aeabi_d2f+0x38>
 8002670:	4935      	ldr	r1, [pc, #212]	@ (8002748 <__aeabi_d2f+0xf8>)
 8002672:	185c      	adds	r4, r3, r1
 8002674:	2cfe      	cmp	r4, #254	@ 0xfe
 8002676:	dd13      	ble.n	80026a0 <__aeabi_d2f+0x50>
 8002678:	20ff      	movs	r0, #255	@ 0xff
 800267a:	2300      	movs	r3, #0
 800267c:	05c0      	lsls	r0, r0, #23
 800267e:	4318      	orrs	r0, r3
 8002680:	07d2      	lsls	r2, r2, #31
 8002682:	4310      	orrs	r0, r2
 8002684:	b003      	add	sp, #12
 8002686:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002688:	433d      	orrs	r5, r7
 800268a:	2b00      	cmp	r3, #0
 800268c:	d101      	bne.n	8002692 <__aeabi_d2f+0x42>
 800268e:	2000      	movs	r0, #0
 8002690:	e7f4      	b.n	800267c <__aeabi_d2f+0x2c>
 8002692:	2d00      	cmp	r5, #0
 8002694:	d0f0      	beq.n	8002678 <__aeabi_d2f+0x28>
 8002696:	2380      	movs	r3, #128	@ 0x80
 8002698:	03db      	lsls	r3, r3, #15
 800269a:	20ff      	movs	r0, #255	@ 0xff
 800269c:	433b      	orrs	r3, r7
 800269e:	e7ed      	b.n	800267c <__aeabi_d2f+0x2c>
 80026a0:	2c00      	cmp	r4, #0
 80026a2:	dd0c      	ble.n	80026be <__aeabi_d2f+0x6e>
 80026a4:	9b00      	ldr	r3, [sp, #0]
 80026a6:	00ff      	lsls	r7, r7, #3
 80026a8:	019b      	lsls	r3, r3, #6
 80026aa:	1e58      	subs	r0, r3, #1
 80026ac:	4183      	sbcs	r3, r0
 80026ae:	0f69      	lsrs	r1, r5, #29
 80026b0:	433b      	orrs	r3, r7
 80026b2:	430b      	orrs	r3, r1
 80026b4:	0759      	lsls	r1, r3, #29
 80026b6:	d127      	bne.n	8002708 <__aeabi_d2f+0xb8>
 80026b8:	08db      	lsrs	r3, r3, #3
 80026ba:	b2e0      	uxtb	r0, r4
 80026bc:	e7de      	b.n	800267c <__aeabi_d2f+0x2c>
 80026be:	0021      	movs	r1, r4
 80026c0:	3117      	adds	r1, #23
 80026c2:	db31      	blt.n	8002728 <__aeabi_d2f+0xd8>
 80026c4:	2180      	movs	r1, #128	@ 0x80
 80026c6:	201e      	movs	r0, #30
 80026c8:	0409      	lsls	r1, r1, #16
 80026ca:	4339      	orrs	r1, r7
 80026cc:	1b00      	subs	r0, r0, r4
 80026ce:	281f      	cmp	r0, #31
 80026d0:	dd2d      	ble.n	800272e <__aeabi_d2f+0xde>
 80026d2:	2602      	movs	r6, #2
 80026d4:	4276      	negs	r6, r6
 80026d6:	1b34      	subs	r4, r6, r4
 80026d8:	000e      	movs	r6, r1
 80026da:	40e6      	lsrs	r6, r4
 80026dc:	0034      	movs	r4, r6
 80026de:	2820      	cmp	r0, #32
 80026e0:	d004      	beq.n	80026ec <__aeabi_d2f+0x9c>
 80026e2:	481a      	ldr	r0, [pc, #104]	@ (800274c <__aeabi_d2f+0xfc>)
 80026e4:	4684      	mov	ip, r0
 80026e6:	4463      	add	r3, ip
 80026e8:	4099      	lsls	r1, r3
 80026ea:	430d      	orrs	r5, r1
 80026ec:	002b      	movs	r3, r5
 80026ee:	1e59      	subs	r1, r3, #1
 80026f0:	418b      	sbcs	r3, r1
 80026f2:	4323      	orrs	r3, r4
 80026f4:	0759      	lsls	r1, r3, #29
 80026f6:	d003      	beq.n	8002700 <__aeabi_d2f+0xb0>
 80026f8:	210f      	movs	r1, #15
 80026fa:	4019      	ands	r1, r3
 80026fc:	2904      	cmp	r1, #4
 80026fe:	d10b      	bne.n	8002718 <__aeabi_d2f+0xc8>
 8002700:	019b      	lsls	r3, r3, #6
 8002702:	2000      	movs	r0, #0
 8002704:	0a5b      	lsrs	r3, r3, #9
 8002706:	e7b9      	b.n	800267c <__aeabi_d2f+0x2c>
 8002708:	210f      	movs	r1, #15
 800270a:	4019      	ands	r1, r3
 800270c:	2904      	cmp	r1, #4
 800270e:	d104      	bne.n	800271a <__aeabi_d2f+0xca>
 8002710:	019b      	lsls	r3, r3, #6
 8002712:	0a5b      	lsrs	r3, r3, #9
 8002714:	b2e0      	uxtb	r0, r4
 8002716:	e7b1      	b.n	800267c <__aeabi_d2f+0x2c>
 8002718:	2400      	movs	r4, #0
 800271a:	3304      	adds	r3, #4
 800271c:	0159      	lsls	r1, r3, #5
 800271e:	d5f7      	bpl.n	8002710 <__aeabi_d2f+0xc0>
 8002720:	3401      	adds	r4, #1
 8002722:	2300      	movs	r3, #0
 8002724:	b2e0      	uxtb	r0, r4
 8002726:	e7a9      	b.n	800267c <__aeabi_d2f+0x2c>
 8002728:	2000      	movs	r0, #0
 800272a:	2300      	movs	r3, #0
 800272c:	e7a6      	b.n	800267c <__aeabi_d2f+0x2c>
 800272e:	4c08      	ldr	r4, [pc, #32]	@ (8002750 <__aeabi_d2f+0x100>)
 8002730:	191c      	adds	r4, r3, r4
 8002732:	002b      	movs	r3, r5
 8002734:	40a5      	lsls	r5, r4
 8002736:	40c3      	lsrs	r3, r0
 8002738:	40a1      	lsls	r1, r4
 800273a:	1e68      	subs	r0, r5, #1
 800273c:	4185      	sbcs	r5, r0
 800273e:	4329      	orrs	r1, r5
 8002740:	430b      	orrs	r3, r1
 8002742:	e7d7      	b.n	80026f4 <__aeabi_d2f+0xa4>
 8002744:	000007fe 	.word	0x000007fe
 8002748:	fffffc80 	.word	0xfffffc80
 800274c:	fffffca2 	.word	0xfffffca2
 8002750:	fffffc82 	.word	0xfffffc82

08002754 <__clzsi2>:
 8002754:	211c      	movs	r1, #28
 8002756:	2301      	movs	r3, #1
 8002758:	041b      	lsls	r3, r3, #16
 800275a:	4298      	cmp	r0, r3
 800275c:	d301      	bcc.n	8002762 <__clzsi2+0xe>
 800275e:	0c00      	lsrs	r0, r0, #16
 8002760:	3910      	subs	r1, #16
 8002762:	0a1b      	lsrs	r3, r3, #8
 8002764:	4298      	cmp	r0, r3
 8002766:	d301      	bcc.n	800276c <__clzsi2+0x18>
 8002768:	0a00      	lsrs	r0, r0, #8
 800276a:	3908      	subs	r1, #8
 800276c:	091b      	lsrs	r3, r3, #4
 800276e:	4298      	cmp	r0, r3
 8002770:	d301      	bcc.n	8002776 <__clzsi2+0x22>
 8002772:	0900      	lsrs	r0, r0, #4
 8002774:	3904      	subs	r1, #4
 8002776:	a202      	add	r2, pc, #8	@ (adr r2, 8002780 <__clzsi2+0x2c>)
 8002778:	5c10      	ldrb	r0, [r2, r0]
 800277a:	1840      	adds	r0, r0, r1
 800277c:	4770      	bx	lr
 800277e:	46c0      	nop			@ (mov r8, r8)
 8002780:	02020304 	.word	0x02020304
 8002784:	01010101 	.word	0x01010101
	...

08002790 <__clzdi2>:
 8002790:	b510      	push	{r4, lr}
 8002792:	2900      	cmp	r1, #0
 8002794:	d103      	bne.n	800279e <__clzdi2+0xe>
 8002796:	f7ff ffdd 	bl	8002754 <__clzsi2>
 800279a:	3020      	adds	r0, #32
 800279c:	e002      	b.n	80027a4 <__clzdi2+0x14>
 800279e:	0008      	movs	r0, r1
 80027a0:	f7ff ffd8 	bl	8002754 <__clzsi2>
 80027a4:	bd10      	pop	{r4, pc}
 80027a6:	46c0      	nop			@ (mov r8, r8)

080027a8 <_write>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len){
 80027a8:	b5b0      	push	{r4, r5, r7, lr}
 80027aa:	b086      	sub	sp, #24
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	60f8      	str	r0, [r7, #12]
 80027b0:	60b9      	str	r1, [r7, #8]
 80027b2:	607a      	str	r2, [r7, #4]
	HAL_StatusTypeDef hstatus;
	hstatus = HAL_UART_Transmit(&huart2,(uint8_t *)ptr, len, HAL_MAX_DELAY);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	b29a      	uxth	r2, r3
 80027b8:	2517      	movs	r5, #23
 80027ba:	197c      	adds	r4, r7, r5
 80027bc:	2301      	movs	r3, #1
 80027be:	425b      	negs	r3, r3
 80027c0:	68b9      	ldr	r1, [r7, #8]
 80027c2:	4808      	ldr	r0, [pc, #32]	@ (80027e4 <_write+0x3c>)
 80027c4:	f005 fa80 	bl	8007cc8 <HAL_UART_Transmit>
 80027c8:	0003      	movs	r3, r0
 80027ca:	7023      	strb	r3, [r4, #0]
	if(hstatus==HAL_OK)
 80027cc:	197b      	adds	r3, r7, r5
 80027ce:	781b      	ldrb	r3, [r3, #0]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d101      	bne.n	80027d8 <_write+0x30>
		return len;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	e001      	b.n	80027dc <_write+0x34>
	else
		return -1;
 80027d8:	2301      	movs	r3, #1
 80027da:	425b      	negs	r3, r3
}
 80027dc:	0018      	movs	r0, r3
 80027de:	46bd      	mov	sp, r7
 80027e0:	b006      	add	sp, #24
 80027e2:	bdb0      	pop	{r4, r5, r7, pc}
 80027e4:	20000308 	.word	0x20000308

080027e8 <MPU6050_WakeUp>:

uint8_t MPU6050_WakeUp(I2C_HandleTypeDef *i2c){
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b088      	sub	sp, #32
 80027ec:	af04      	add	r7, sp, #16
 80027ee:	6078      	str	r0, [r7, #4]
	uint8_t data = 0x0;
 80027f0:	210f      	movs	r1, #15
 80027f2:	187b      	adds	r3, r7, r1
 80027f4:	2200      	movs	r2, #0
 80027f6:	701a      	strb	r2, [r3, #0]
	if(HAL_I2C_Mem_Write(i2c,MPU6050_ADDR<<1,REG_PWR_MGMT_1,1,&data,1,100)==HAL_OK)
 80027f8:	6878      	ldr	r0, [r7, #4]
 80027fa:	2364      	movs	r3, #100	@ 0x64
 80027fc:	9302      	str	r3, [sp, #8]
 80027fe:	2301      	movs	r3, #1
 8002800:	9301      	str	r3, [sp, #4]
 8002802:	187b      	adds	r3, r7, r1
 8002804:	9300      	str	r3, [sp, #0]
 8002806:	2301      	movs	r3, #1
 8002808:	226b      	movs	r2, #107	@ 0x6b
 800280a:	21d0      	movs	r1, #208	@ 0xd0
 800280c:	f001 fc86 	bl	800411c <HAL_I2C_Mem_Write>
 8002810:	1e03      	subs	r3, r0, #0
 8002812:	d101      	bne.n	8002818 <MPU6050_WakeUp+0x30>
		return 1;
 8002814:	2301      	movs	r3, #1
 8002816:	e000      	b.n	800281a <MPU6050_WakeUp+0x32>
	else
		return 0;
 8002818:	2300      	movs	r3, #0
}
 800281a:	0018      	movs	r0, r3
 800281c:	46bd      	mov	sp, r7
 800281e:	b004      	add	sp, #16
 8002820:	bd80      	pop	{r7, pc}
	...

08002824 <MPU6050_Read_DMA>:

void MPU6050_Read_DMA() {
 8002824:	b580      	push	{r7, lr}
 8002826:	b082      	sub	sp, #8
 8002828:	af02      	add	r7, sp, #8
    if(HAL_I2C_Mem_Read_DMA(&hi2c1, MPU6050_ADDR<<1 , REG_ACCEL_XOUT_H, I2C_MEMADD_SIZE_8BIT, acc_buffer, 6)!=HAL_OK)
 800282a:	4809      	ldr	r0, [pc, #36]	@ (8002850 <MPU6050_Read_DMA+0x2c>)
 800282c:	2306      	movs	r3, #6
 800282e:	9301      	str	r3, [sp, #4]
 8002830:	4b08      	ldr	r3, [pc, #32]	@ (8002854 <MPU6050_Read_DMA+0x30>)
 8002832:	9300      	str	r3, [sp, #0]
 8002834:	2301      	movs	r3, #1
 8002836:	223b      	movs	r2, #59	@ 0x3b
 8002838:	21d0      	movs	r1, #208	@ 0xd0
 800283a:	f001 fd9d 	bl	8004378 <HAL_I2C_Mem_Read_DMA>
 800283e:	1e03      	subs	r3, r0, #0
 8002840:	d003      	beq.n	800284a <MPU6050_Read_DMA+0x26>
    	printf("\nDMA initiation failed!");
 8002842:	4b05      	ldr	r3, [pc, #20]	@ (8002858 <MPU6050_Read_DMA+0x34>)
 8002844:	0018      	movs	r0, r3
 8002846:	f007 f833 	bl	80098b0 <iprintf>

}
 800284a:	46c0      	nop			@ (mov r8, r8)
 800284c:	46bd      	mov	sp, r7
 800284e:	bd80      	pop	{r7, pc}
 8002850:	200001f0 	.word	0x200001f0
 8002854:	20000390 	.word	0x20000390
 8002858:	0800b9b0 	.word	0x0800b9b0

0800285c <HAL_I2C_MemRxCpltCallback>:


void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 800285c:	b580      	push	{r7, lr}
 800285e:	b082      	sub	sp, #8
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
    if (hi2c->Instance == I2C1) {
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4a04      	ldr	r2, [pc, #16]	@ (800287c <HAL_I2C_MemRxCpltCallback+0x20>)
 800286a:	4293      	cmp	r3, r2
 800286c:	d102      	bne.n	8002874 <HAL_I2C_MemRxCpltCallback+0x18>
//    	printf("\nReading through DMA complete!");
    	flag=1;
 800286e:	4b04      	ldr	r3, [pc, #16]	@ (8002880 <HAL_I2C_MemRxCpltCallback+0x24>)
 8002870:	2201      	movs	r2, #1
 8002872:	701a      	strb	r2, [r3, #0]
    }
}
 8002874:	46c0      	nop			@ (mov r8, r8)
 8002876:	46bd      	mov	sp, r7
 8002878:	b002      	add	sp, #8
 800287a:	bd80      	pop	{r7, pc}
 800287c:	40005400 	.word	0x40005400
 8002880:	20000396 	.word	0x20000396

08002884 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002884:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002886:	b08b      	sub	sp, #44	@ 0x2c
 8002888:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800288a:	f000 fe1f 	bl	80034cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800288e:	f000 f8cf 	bl	8002a30 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002892:	f000 faaf 	bl	8002df4 <MX_GPIO_Init>
  MX_DMA_Init();
 8002896:	f000 fa8f 	bl	8002db8 <MX_DMA_Init>
  MX_I2C1_Init();
 800289a:	f000 f945 	bl	8002b28 <MX_I2C1_Init>
  MX_RTC_Init();
 800289e:	f000 f983 	bl	8002ba8 <MX_RTC_Init>
  MX_SPI1_Init();
 80028a2:	f000 fa21 	bl	8002ce8 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 80028a6:	f000 fa57 	bl	8002d58 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  printf("*****************Started MPU code***********************\n");
 80028aa:	4b56      	ldr	r3, [pc, #344]	@ (8002a04 <main+0x180>)
 80028ac:	0018      	movs	r0, r3
 80028ae:	f007 f865 	bl	800997c <puts>
  printf("Waking up the sensor now.");
 80028b2:	4b55      	ldr	r3, [pc, #340]	@ (8002a08 <main+0x184>)
 80028b4:	0018      	movs	r0, r3
 80028b6:	f006 fffb 	bl	80098b0 <iprintf>
    uint8_t stat = MPU6050_WakeUp(&hi2c1);
 80028ba:	250f      	movs	r5, #15
 80028bc:	2608      	movs	r6, #8
 80028be:	19ab      	adds	r3, r5, r6
 80028c0:	19dc      	adds	r4, r3, r7
 80028c2:	4b52      	ldr	r3, [pc, #328]	@ (8002a0c <main+0x188>)
 80028c4:	0018      	movs	r0, r3
 80028c6:	f7ff ff8f 	bl	80027e8 <MPU6050_WakeUp>
 80028ca:	0003      	movs	r3, r0
 80028cc:	7023      	strb	r3, [r4, #0]
    if(stat==1)
 80028ce:	19ab      	adds	r3, r5, r6
 80028d0:	19db      	adds	r3, r3, r7
 80028d2:	781b      	ldrb	r3, [r3, #0]
 80028d4:	2b01      	cmp	r3, #1
 80028d6:	d104      	bne.n	80028e2 <main+0x5e>
  	  printf("\nSensor woke up!");
 80028d8:	4b4d      	ldr	r3, [pc, #308]	@ (8002a10 <main+0x18c>)
 80028da:	0018      	movs	r0, r3
 80028dc:	f006 ffe8 	bl	80098b0 <iprintf>
 80028e0:	e003      	b.n	80028ea <main+0x66>
    else
  	  printf("\nFailed to wake up sensor!");
 80028e2:	4b4c      	ldr	r3, [pc, #304]	@ (8002a14 <main+0x190>)
 80028e4:	0018      	movs	r0, r3
 80028e6:	f006 ffe3 	bl	80098b0 <iprintf>

    HAL_Delay(500);
 80028ea:	23fa      	movs	r3, #250	@ 0xfa
 80028ec:	005b      	lsls	r3, r3, #1
 80028ee:	0018      	movs	r0, r3
 80028f0:	f000 fe5c 	bl	80035ac <HAL_Delay>
    printf("\nStarting DMA...");
 80028f4:	4b48      	ldr	r3, [pc, #288]	@ (8002a18 <main+0x194>)
 80028f6:	0018      	movs	r0, r3
 80028f8:	f006 ffda 	bl	80098b0 <iprintf>
    MPU6050_Read_DMA();
 80028fc:	f7ff ff92 	bl	8002824 <MPU6050_Read_DMA>
    printf("\nDMA exited!");
 8002900:	4b46      	ldr	r3, [pc, #280]	@ (8002a1c <main+0x198>)
 8002902:	0018      	movs	r0, r3
 8002904:	f006 ffd4 	bl	80098b0 <iprintf>
//	uint8_t data = 0x0;
//  if(HAL_I2C_Mem_Write(&hi2c1,MPU6050_ADDR<<1,REG_PWR_MGMT_1,1,&data,1,2000)==HAL_OK)
//	  printf("\nSensor woke up!");
//  else
//	  printf("\nFailed to wake up sensor!");
    HAL_Delay(1000);
 8002908:	23fa      	movs	r3, #250	@ 0xfa
 800290a:	009b      	lsls	r3, r3, #2
 800290c:	0018      	movs	r0, r3
 800290e:	f000 fe4d 	bl	80035ac <HAL_Delay>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  if(flag==1){
 8002912:	4b43      	ldr	r3, [pc, #268]	@ (8002a20 <main+0x19c>)
 8002914:	781b      	ldrb	r3, [r3, #0]
 8002916:	2b01      	cmp	r3, #1
 8002918:	d1fb      	bne.n	8002912 <main+0x8e>
		  float acc[3];

		  acc[0]=(((int16_t)(acc_buffer[0]<<8 | acc_buffer[1]))/16384.0);
 800291a:	4b42      	ldr	r3, [pc, #264]	@ (8002a24 <main+0x1a0>)
 800291c:	781b      	ldrb	r3, [r3, #0]
 800291e:	b21b      	sxth	r3, r3
 8002920:	021b      	lsls	r3, r3, #8
 8002922:	b21a      	sxth	r2, r3
 8002924:	4b3f      	ldr	r3, [pc, #252]	@ (8002a24 <main+0x1a0>)
 8002926:	785b      	ldrb	r3, [r3, #1]
 8002928:	b21b      	sxth	r3, r3
 800292a:	4313      	orrs	r3, r2
 800292c:	b21b      	sxth	r3, r3
 800292e:	0018      	movs	r0, r3
 8002930:	f7ff fdf4 	bl	800251c <__aeabi_i2d>
 8002934:	2200      	movs	r2, #0
 8002936:	4b3c      	ldr	r3, [pc, #240]	@ (8002a28 <main+0x1a4>)
 8002938:	f7fe fa68 	bl	8000e0c <__aeabi_ddiv>
 800293c:	0002      	movs	r2, r0
 800293e:	000b      	movs	r3, r1
 8002940:	0010      	movs	r0, r2
 8002942:	0019      	movs	r1, r3
 8002944:	f7ff fe84 	bl	8002650 <__aeabi_d2f>
 8002948:	1c02      	adds	r2, r0, #0
 800294a:	2408      	movs	r4, #8
 800294c:	193b      	adds	r3, r7, r4
 800294e:	601a      	str	r2, [r3, #0]
		  acc[1]=(((int16_t)(acc_buffer[2]<<8 | acc_buffer[3]))/16384.0);
 8002950:	4b34      	ldr	r3, [pc, #208]	@ (8002a24 <main+0x1a0>)
 8002952:	789b      	ldrb	r3, [r3, #2]
 8002954:	b21b      	sxth	r3, r3
 8002956:	021b      	lsls	r3, r3, #8
 8002958:	b21a      	sxth	r2, r3
 800295a:	4b32      	ldr	r3, [pc, #200]	@ (8002a24 <main+0x1a0>)
 800295c:	78db      	ldrb	r3, [r3, #3]
 800295e:	b21b      	sxth	r3, r3
 8002960:	4313      	orrs	r3, r2
 8002962:	b21b      	sxth	r3, r3
 8002964:	0018      	movs	r0, r3
 8002966:	f7ff fdd9 	bl	800251c <__aeabi_i2d>
 800296a:	2200      	movs	r2, #0
 800296c:	4b2e      	ldr	r3, [pc, #184]	@ (8002a28 <main+0x1a4>)
 800296e:	f7fe fa4d 	bl	8000e0c <__aeabi_ddiv>
 8002972:	0002      	movs	r2, r0
 8002974:	000b      	movs	r3, r1
 8002976:	0010      	movs	r0, r2
 8002978:	0019      	movs	r1, r3
 800297a:	f7ff fe69 	bl	8002650 <__aeabi_d2f>
 800297e:	1c02      	adds	r2, r0, #0
 8002980:	193b      	adds	r3, r7, r4
 8002982:	605a      	str	r2, [r3, #4]
		  acc[2]=(((int16_t)(acc_buffer[4]<<8 | acc_buffer[5]))/16384.0);
 8002984:	4b27      	ldr	r3, [pc, #156]	@ (8002a24 <main+0x1a0>)
 8002986:	791b      	ldrb	r3, [r3, #4]
 8002988:	b21b      	sxth	r3, r3
 800298a:	021b      	lsls	r3, r3, #8
 800298c:	b21a      	sxth	r2, r3
 800298e:	4b25      	ldr	r3, [pc, #148]	@ (8002a24 <main+0x1a0>)
 8002990:	795b      	ldrb	r3, [r3, #5]
 8002992:	b21b      	sxth	r3, r3
 8002994:	4313      	orrs	r3, r2
 8002996:	b21b      	sxth	r3, r3
 8002998:	0018      	movs	r0, r3
 800299a:	f7ff fdbf 	bl	800251c <__aeabi_i2d>
 800299e:	2200      	movs	r2, #0
 80029a0:	4b21      	ldr	r3, [pc, #132]	@ (8002a28 <main+0x1a4>)
 80029a2:	f7fe fa33 	bl	8000e0c <__aeabi_ddiv>
 80029a6:	0002      	movs	r2, r0
 80029a8:	000b      	movs	r3, r1
 80029aa:	0010      	movs	r0, r2
 80029ac:	0019      	movs	r1, r3
 80029ae:	f7ff fe4f 	bl	8002650 <__aeabi_d2f>
 80029b2:	1c02      	adds	r2, r0, #0
 80029b4:	0026      	movs	r6, r4
 80029b6:	19bb      	adds	r3, r7, r6
 80029b8:	609a      	str	r2, [r3, #8]

		  printf("\n%.2f %.2f %.2f",acc[0],acc[1],acc[2]);
 80029ba:	19bb      	adds	r3, r7, r6
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	1c18      	adds	r0, r3, #0
 80029c0:	f7ff fdfe 	bl	80025c0 <__aeabi_f2d>
 80029c4:	6038      	str	r0, [r7, #0]
 80029c6:	6079      	str	r1, [r7, #4]
 80029c8:	19bb      	adds	r3, r7, r6
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	1c18      	adds	r0, r3, #0
 80029ce:	f7ff fdf7 	bl	80025c0 <__aeabi_f2d>
 80029d2:	0004      	movs	r4, r0
 80029d4:	000d      	movs	r5, r1
 80029d6:	19bb      	adds	r3, r7, r6
 80029d8:	689b      	ldr	r3, [r3, #8]
 80029da:	1c18      	adds	r0, r3, #0
 80029dc:	f7ff fdf0 	bl	80025c0 <__aeabi_f2d>
 80029e0:	0002      	movs	r2, r0
 80029e2:	000b      	movs	r3, r1
 80029e4:	4911      	ldr	r1, [pc, #68]	@ (8002a2c <main+0x1a8>)
 80029e6:	9202      	str	r2, [sp, #8]
 80029e8:	9303      	str	r3, [sp, #12]
 80029ea:	9400      	str	r4, [sp, #0]
 80029ec:	9501      	str	r5, [sp, #4]
 80029ee:	683a      	ldr	r2, [r7, #0]
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	0008      	movs	r0, r1
 80029f4:	f006 ff5c 	bl	80098b0 <iprintf>

		  flag=0;
 80029f8:	4b09      	ldr	r3, [pc, #36]	@ (8002a20 <main+0x19c>)
 80029fa:	2200      	movs	r2, #0
 80029fc:	701a      	strb	r2, [r3, #0]
		  MPU6050_Read_DMA();
 80029fe:	f7ff ff11 	bl	8002824 <MPU6050_Read_DMA>
	  if(flag==1){
 8002a02:	e786      	b.n	8002912 <main+0x8e>
 8002a04:	0800b9c8 	.word	0x0800b9c8
 8002a08:	0800ba04 	.word	0x0800ba04
 8002a0c:	200001f0 	.word	0x200001f0
 8002a10:	0800ba20 	.word	0x0800ba20
 8002a14:	0800ba34 	.word	0x0800ba34
 8002a18:	0800ba50 	.word	0x0800ba50
 8002a1c:	0800ba64 	.word	0x0800ba64
 8002a20:	20000396 	.word	0x20000396
 8002a24:	20000390 	.word	0x20000390
 8002a28:	40d00000 	.word	0x40d00000
 8002a2c:	0800ba74 	.word	0x0800ba74

08002a30 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002a30:	b590      	push	{r4, r7, lr}
 8002a32:	b09d      	sub	sp, #116	@ 0x74
 8002a34:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002a36:	2438      	movs	r4, #56	@ 0x38
 8002a38:	193b      	adds	r3, r7, r4
 8002a3a:	0018      	movs	r0, r3
 8002a3c:	2338      	movs	r3, #56	@ 0x38
 8002a3e:	001a      	movs	r2, r3
 8002a40:	2100      	movs	r1, #0
 8002a42:	f007 f891 	bl	8009b68 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002a46:	2324      	movs	r3, #36	@ 0x24
 8002a48:	18fb      	adds	r3, r7, r3
 8002a4a:	0018      	movs	r0, r3
 8002a4c:	2314      	movs	r3, #20
 8002a4e:	001a      	movs	r2, r3
 8002a50:	2100      	movs	r1, #0
 8002a52:	f007 f889 	bl	8009b68 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002a56:	003b      	movs	r3, r7
 8002a58:	0018      	movs	r0, r3
 8002a5a:	2324      	movs	r3, #36	@ 0x24
 8002a5c:	001a      	movs	r2, r3
 8002a5e:	2100      	movs	r1, #0
 8002a60:	f007 f882 	bl	8009b68 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002a64:	4b2e      	ldr	r3, [pc, #184]	@ (8002b20 <SystemClock_Config+0xf0>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a2e      	ldr	r2, [pc, #184]	@ (8002b24 <SystemClock_Config+0xf4>)
 8002a6a:	401a      	ands	r2, r3
 8002a6c:	4b2c      	ldr	r3, [pc, #176]	@ (8002b20 <SystemClock_Config+0xf0>)
 8002a6e:	2180      	movs	r1, #128	@ 0x80
 8002a70:	0109      	lsls	r1, r1, #4
 8002a72:	430a      	orrs	r2, r1
 8002a74:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8002a76:	0021      	movs	r1, r4
 8002a78:	187b      	adds	r3, r7, r1
 8002a7a:	220a      	movs	r2, #10
 8002a7c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002a7e:	187b      	adds	r3, r7, r1
 8002a80:	2201      	movs	r2, #1
 8002a82:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002a84:	187b      	adds	r3, r7, r1
 8002a86:	2210      	movs	r2, #16
 8002a88:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002a8a:	187b      	adds	r3, r7, r1
 8002a8c:	2201      	movs	r2, #1
 8002a8e:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002a90:	187b      	adds	r3, r7, r1
 8002a92:	2202      	movs	r2, #2
 8002a94:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002a96:	187b      	adds	r3, r7, r1
 8002a98:	2200      	movs	r2, #0
 8002a9a:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_6;
 8002a9c:	187b      	adds	r3, r7, r1
 8002a9e:	2280      	movs	r2, #128	@ 0x80
 8002aa0:	0312      	lsls	r2, r2, #12
 8002aa2:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_3;
 8002aa4:	187b      	adds	r3, r7, r1
 8002aa6:	2280      	movs	r2, #128	@ 0x80
 8002aa8:	0412      	lsls	r2, r2, #16
 8002aaa:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002aac:	187b      	adds	r3, r7, r1
 8002aae:	0018      	movs	r0, r3
 8002ab0:	f003 fc9c 	bl	80063ec <HAL_RCC_OscConfig>
 8002ab4:	1e03      	subs	r3, r0, #0
 8002ab6:	d001      	beq.n	8002abc <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8002ab8:	f000 fa4c 	bl	8002f54 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002abc:	2124      	movs	r1, #36	@ 0x24
 8002abe:	187b      	adds	r3, r7, r1
 8002ac0:	220f      	movs	r2, #15
 8002ac2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002ac4:	187b      	adds	r3, r7, r1
 8002ac6:	2203      	movs	r2, #3
 8002ac8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002aca:	187b      	adds	r3, r7, r1
 8002acc:	2200      	movs	r2, #0
 8002ace:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002ad0:	187b      	adds	r3, r7, r1
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002ad6:	187b      	adds	r3, r7, r1
 8002ad8:	2200      	movs	r2, #0
 8002ada:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002adc:	187b      	adds	r3, r7, r1
 8002ade:	2101      	movs	r1, #1
 8002ae0:	0018      	movs	r0, r3
 8002ae2:	f004 f857 	bl	8006b94 <HAL_RCC_ClockConfig>
 8002ae6:	1e03      	subs	r3, r0, #0
 8002ae8:	d001      	beq.n	8002aee <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8002aea:	f000 fa33 	bl	8002f54 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1
 8002aee:	003b      	movs	r3, r7
 8002af0:	222a      	movs	r2, #42	@ 0x2a
 8002af2:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_RTC;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002af4:	003b      	movs	r3, r7
 8002af6:	2200      	movs	r2, #0
 8002af8:	60da      	str	r2, [r3, #12]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002afa:	003b      	movs	r3, r7
 8002afc:	2200      	movs	r2, #0
 8002afe:	615a      	str	r2, [r3, #20]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002b00:	003b      	movs	r3, r7
 8002b02:	2280      	movs	r2, #128	@ 0x80
 8002b04:	0292      	lsls	r2, r2, #10
 8002b06:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002b08:	003b      	movs	r3, r7
 8002b0a:	0018      	movs	r0, r3
 8002b0c:	f004 fa46 	bl	8006f9c <HAL_RCCEx_PeriphCLKConfig>
 8002b10:	1e03      	subs	r3, r0, #0
 8002b12:	d001      	beq.n	8002b18 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8002b14:	f000 fa1e 	bl	8002f54 <Error_Handler>
  }
}
 8002b18:	46c0      	nop			@ (mov r8, r8)
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	b01d      	add	sp, #116	@ 0x74
 8002b1e:	bd90      	pop	{r4, r7, pc}
 8002b20:	40007000 	.word	0x40007000
 8002b24:	ffffe7ff 	.word	0xffffe7ff

08002b28 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002b2c:	4b1b      	ldr	r3, [pc, #108]	@ (8002b9c <MX_I2C1_Init+0x74>)
 8002b2e:	4a1c      	ldr	r2, [pc, #112]	@ (8002ba0 <MX_I2C1_Init+0x78>)
 8002b30:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00B07CB4;
 8002b32:	4b1a      	ldr	r3, [pc, #104]	@ (8002b9c <MX_I2C1_Init+0x74>)
 8002b34:	4a1b      	ldr	r2, [pc, #108]	@ (8002ba4 <MX_I2C1_Init+0x7c>)
 8002b36:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002b38:	4b18      	ldr	r3, [pc, #96]	@ (8002b9c <MX_I2C1_Init+0x74>)
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002b3e:	4b17      	ldr	r3, [pc, #92]	@ (8002b9c <MX_I2C1_Init+0x74>)
 8002b40:	2201      	movs	r2, #1
 8002b42:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002b44:	4b15      	ldr	r3, [pc, #84]	@ (8002b9c <MX_I2C1_Init+0x74>)
 8002b46:	2200      	movs	r2, #0
 8002b48:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002b4a:	4b14      	ldr	r3, [pc, #80]	@ (8002b9c <MX_I2C1_Init+0x74>)
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002b50:	4b12      	ldr	r3, [pc, #72]	@ (8002b9c <MX_I2C1_Init+0x74>)
 8002b52:	2200      	movs	r2, #0
 8002b54:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002b56:	4b11      	ldr	r3, [pc, #68]	@ (8002b9c <MX_I2C1_Init+0x74>)
 8002b58:	2200      	movs	r2, #0
 8002b5a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002b5c:	4b0f      	ldr	r3, [pc, #60]	@ (8002b9c <MX_I2C1_Init+0x74>)
 8002b5e:	2200      	movs	r2, #0
 8002b60:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002b62:	4b0e      	ldr	r3, [pc, #56]	@ (8002b9c <MX_I2C1_Init+0x74>)
 8002b64:	0018      	movs	r0, r3
 8002b66:	f001 fa33 	bl	8003fd0 <HAL_I2C_Init>
 8002b6a:	1e03      	subs	r3, r0, #0
 8002b6c:	d001      	beq.n	8002b72 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002b6e:	f000 f9f1 	bl	8002f54 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002b72:	4b0a      	ldr	r3, [pc, #40]	@ (8002b9c <MX_I2C1_Init+0x74>)
 8002b74:	2100      	movs	r1, #0
 8002b76:	0018      	movs	r0, r3
 8002b78:	f003 fba0 	bl	80062bc <HAL_I2CEx_ConfigAnalogFilter>
 8002b7c:	1e03      	subs	r3, r0, #0
 8002b7e:	d001      	beq.n	8002b84 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002b80:	f000 f9e8 	bl	8002f54 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002b84:	4b05      	ldr	r3, [pc, #20]	@ (8002b9c <MX_I2C1_Init+0x74>)
 8002b86:	2100      	movs	r1, #0
 8002b88:	0018      	movs	r0, r3
 8002b8a:	f003 fbe3 	bl	8006354 <HAL_I2CEx_ConfigDigitalFilter>
 8002b8e:	1e03      	subs	r3, r0, #0
 8002b90:	d001      	beq.n	8002b96 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002b92:	f000 f9df 	bl	8002f54 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002b96:	46c0      	nop			@ (mov r8, r8)
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bd80      	pop	{r7, pc}
 8002b9c:	200001f0 	.word	0x200001f0
 8002ba0:	40005400 	.word	0x40005400
 8002ba4:	00b07cb4 	.word	0x00b07cb4

08002ba8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b090      	sub	sp, #64	@ 0x40
 8002bac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8002bae:	232c      	movs	r3, #44	@ 0x2c
 8002bb0:	18fb      	adds	r3, r7, r3
 8002bb2:	0018      	movs	r0, r3
 8002bb4:	2314      	movs	r3, #20
 8002bb6:	001a      	movs	r2, r3
 8002bb8:	2100      	movs	r1, #0
 8002bba:	f006 ffd5 	bl	8009b68 <memset>
  RTC_DateTypeDef sDate = {0};
 8002bbe:	2328      	movs	r3, #40	@ 0x28
 8002bc0:	18fb      	adds	r3, r7, r3
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 8002bc6:	003b      	movs	r3, r7
 8002bc8:	0018      	movs	r0, r3
 8002bca:	2328      	movs	r3, #40	@ 0x28
 8002bcc:	001a      	movs	r2, r3
 8002bce:	2100      	movs	r1, #0
 8002bd0:	f006 ffca 	bl	8009b68 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002bd4:	4b41      	ldr	r3, [pc, #260]	@ (8002cdc <MX_RTC_Init+0x134>)
 8002bd6:	4a42      	ldr	r2, [pc, #264]	@ (8002ce0 <MX_RTC_Init+0x138>)
 8002bd8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002bda:	4b40      	ldr	r3, [pc, #256]	@ (8002cdc <MX_RTC_Init+0x134>)
 8002bdc:	2200      	movs	r2, #0
 8002bde:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 31;
 8002be0:	4b3e      	ldr	r3, [pc, #248]	@ (8002cdc <MX_RTC_Init+0x134>)
 8002be2:	221f      	movs	r2, #31
 8002be4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 1023;
 8002be6:	4b3d      	ldr	r3, [pc, #244]	@ (8002cdc <MX_RTC_Init+0x134>)
 8002be8:	4a3e      	ldr	r2, [pc, #248]	@ (8002ce4 <MX_RTC_Init+0x13c>)
 8002bea:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002bec:	4b3b      	ldr	r3, [pc, #236]	@ (8002cdc <MX_RTC_Init+0x134>)
 8002bee:	2200      	movs	r2, #0
 8002bf0:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8002bf2:	4b3a      	ldr	r3, [pc, #232]	@ (8002cdc <MX_RTC_Init+0x134>)
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002bf8:	4b38      	ldr	r3, [pc, #224]	@ (8002cdc <MX_RTC_Init+0x134>)
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002bfe:	4b37      	ldr	r3, [pc, #220]	@ (8002cdc <MX_RTC_Init+0x134>)
 8002c00:	2200      	movs	r2, #0
 8002c02:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002c04:	4b35      	ldr	r3, [pc, #212]	@ (8002cdc <MX_RTC_Init+0x134>)
 8002c06:	0018      	movs	r0, r3
 8002c08:	f004 fb24 	bl	8007254 <HAL_RTC_Init>
 8002c0c:	1e03      	subs	r3, r0, #0
 8002c0e:	d001      	beq.n	8002c14 <MX_RTC_Init+0x6c>
  {
    Error_Handler();
 8002c10:	f000 f9a0 	bl	8002f54 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 8002c14:	212c      	movs	r1, #44	@ 0x2c
 8002c16:	187b      	adds	r3, r7, r1
 8002c18:	2200      	movs	r2, #0
 8002c1a:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0;
 8002c1c:	187b      	adds	r3, r7, r1
 8002c1e:	2200      	movs	r2, #0
 8002c20:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0;
 8002c22:	187b      	adds	r3, r7, r1
 8002c24:	2200      	movs	r2, #0
 8002c26:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002c28:	187b      	adds	r3, r7, r1
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002c2e:	187b      	adds	r3, r7, r1
 8002c30:	2200      	movs	r2, #0
 8002c32:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8002c34:	1879      	adds	r1, r7, r1
 8002c36:	4b29      	ldr	r3, [pc, #164]	@ (8002cdc <MX_RTC_Init+0x134>)
 8002c38:	2200      	movs	r2, #0
 8002c3a:	0018      	movs	r0, r3
 8002c3c:	f004 fba6 	bl	800738c <HAL_RTC_SetTime>
 8002c40:	1e03      	subs	r3, r0, #0
 8002c42:	d001      	beq.n	8002c48 <MX_RTC_Init+0xa0>
  {
    Error_Handler();
 8002c44:	f000 f986 	bl	8002f54 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8002c48:	2128      	movs	r1, #40	@ 0x28
 8002c4a:	187b      	adds	r3, r7, r1
 8002c4c:	2201      	movs	r2, #1
 8002c4e:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8002c50:	187b      	adds	r3, r7, r1
 8002c52:	2201      	movs	r2, #1
 8002c54:	705a      	strb	r2, [r3, #1]
  sDate.Date = 1;
 8002c56:	187b      	adds	r3, r7, r1
 8002c58:	2201      	movs	r2, #1
 8002c5a:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0;
 8002c5c:	187b      	adds	r3, r7, r1
 8002c5e:	2200      	movs	r2, #0
 8002c60:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8002c62:	1879      	adds	r1, r7, r1
 8002c64:	4b1d      	ldr	r3, [pc, #116]	@ (8002cdc <MX_RTC_Init+0x134>)
 8002c66:	2200      	movs	r2, #0
 8002c68:	0018      	movs	r0, r3
 8002c6a:	f004 fc39 	bl	80074e0 <HAL_RTC_SetDate>
 8002c6e:	1e03      	subs	r3, r0, #0
 8002c70:	d001      	beq.n	8002c76 <MX_RTC_Init+0xce>
  {
    Error_Handler();
 8002c72:	f000 f96f 	bl	8002f54 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0;
 8002c76:	003b      	movs	r3, r7
 8002c78:	2200      	movs	r2, #0
 8002c7a:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0;
 8002c7c:	003b      	movs	r3, r7
 8002c7e:	2200      	movs	r2, #0
 8002c80:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0;
 8002c82:	003b      	movs	r3, r7
 8002c84:	2200      	movs	r2, #0
 8002c86:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0;
 8002c88:	003b      	movs	r3, r7
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002c8e:	003b      	movs	r3, r7
 8002c90:	2200      	movs	r2, #0
 8002c92:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002c94:	003b      	movs	r3, r7
 8002c96:	2200      	movs	r2, #0
 8002c98:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8002c9a:	003b      	movs	r3, r7
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_NONE;
 8002ca0:	003b      	movs	r3, r7
 8002ca2:	22f0      	movs	r2, #240	@ 0xf0
 8002ca4:	0512      	lsls	r2, r2, #20
 8002ca6:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8002ca8:	003b      	movs	r3, r7
 8002caa:	2200      	movs	r2, #0
 8002cac:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 1;
 8002cae:	003b      	movs	r3, r7
 8002cb0:	2220      	movs	r2, #32
 8002cb2:	2101      	movs	r1, #1
 8002cb4:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8002cb6:	003b      	movs	r3, r7
 8002cb8:	2280      	movs	r2, #128	@ 0x80
 8002cba:	0052      	lsls	r2, r2, #1
 8002cbc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 8002cbe:	0039      	movs	r1, r7
 8002cc0:	4b06      	ldr	r3, [pc, #24]	@ (8002cdc <MX_RTC_Init+0x134>)
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	0018      	movs	r0, r3
 8002cc6:	f004 fc9f 	bl	8007608 <HAL_RTC_SetAlarm_IT>
 8002cca:	1e03      	subs	r3, r0, #0
 8002ccc:	d001      	beq.n	8002cd2 <MX_RTC_Init+0x12a>
  {
    Error_Handler();
 8002cce:	f000 f941 	bl	8002f54 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002cd2:	46c0      	nop			@ (mov r8, r8)
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	b010      	add	sp, #64	@ 0x40
 8002cd8:	bd80      	pop	{r7, pc}
 8002cda:	46c0      	nop			@ (mov r8, r8)
 8002cdc:	2000028c 	.word	0x2000028c
 8002ce0:	40002800 	.word	0x40002800
 8002ce4:	000003ff 	.word	0x000003ff

08002ce8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002cec:	4b18      	ldr	r3, [pc, #96]	@ (8002d50 <MX_SPI1_Init+0x68>)
 8002cee:	4a19      	ldr	r2, [pc, #100]	@ (8002d54 <MX_SPI1_Init+0x6c>)
 8002cf0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002cf2:	4b17      	ldr	r3, [pc, #92]	@ (8002d50 <MX_SPI1_Init+0x68>)
 8002cf4:	2282      	movs	r2, #130	@ 0x82
 8002cf6:	0052      	lsls	r2, r2, #1
 8002cf8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002cfa:	4b15      	ldr	r3, [pc, #84]	@ (8002d50 <MX_SPI1_Init+0x68>)
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002d00:	4b13      	ldr	r3, [pc, #76]	@ (8002d50 <MX_SPI1_Init+0x68>)
 8002d02:	2200      	movs	r2, #0
 8002d04:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002d06:	4b12      	ldr	r3, [pc, #72]	@ (8002d50 <MX_SPI1_Init+0x68>)
 8002d08:	2200      	movs	r2, #0
 8002d0a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002d0c:	4b10      	ldr	r3, [pc, #64]	@ (8002d50 <MX_SPI1_Init+0x68>)
 8002d0e:	2200      	movs	r2, #0
 8002d10:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002d12:	4b0f      	ldr	r3, [pc, #60]	@ (8002d50 <MX_SPI1_Init+0x68>)
 8002d14:	2280      	movs	r2, #128	@ 0x80
 8002d16:	0092      	lsls	r2, r2, #2
 8002d18:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8002d1a:	4b0d      	ldr	r3, [pc, #52]	@ (8002d50 <MX_SPI1_Init+0x68>)
 8002d1c:	2220      	movs	r2, #32
 8002d1e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002d20:	4b0b      	ldr	r3, [pc, #44]	@ (8002d50 <MX_SPI1_Init+0x68>)
 8002d22:	2200      	movs	r2, #0
 8002d24:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002d26:	4b0a      	ldr	r3, [pc, #40]	@ (8002d50 <MX_SPI1_Init+0x68>)
 8002d28:	2200      	movs	r2, #0
 8002d2a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d2c:	4b08      	ldr	r3, [pc, #32]	@ (8002d50 <MX_SPI1_Init+0x68>)
 8002d2e:	2200      	movs	r2, #0
 8002d30:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002d32:	4b07      	ldr	r3, [pc, #28]	@ (8002d50 <MX_SPI1_Init+0x68>)
 8002d34:	2207      	movs	r2, #7
 8002d36:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002d38:	4b05      	ldr	r3, [pc, #20]	@ (8002d50 <MX_SPI1_Init+0x68>)
 8002d3a:	0018      	movs	r0, r3
 8002d3c:	f004 fedc 	bl	8007af8 <HAL_SPI_Init>
 8002d40:	1e03      	subs	r3, r0, #0
 8002d42:	d001      	beq.n	8002d48 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002d44:	f000 f906 	bl	8002f54 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002d48:	46c0      	nop			@ (mov r8, r8)
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bd80      	pop	{r7, pc}
 8002d4e:	46c0      	nop			@ (mov r8, r8)
 8002d50:	200002b0 	.word	0x200002b0
 8002d54:	40013000 	.word	0x40013000

08002d58 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002d5c:	4b14      	ldr	r3, [pc, #80]	@ (8002db0 <MX_USART2_UART_Init+0x58>)
 8002d5e:	4a15      	ldr	r2, [pc, #84]	@ (8002db4 <MX_USART2_UART_Init+0x5c>)
 8002d60:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002d62:	4b13      	ldr	r3, [pc, #76]	@ (8002db0 <MX_USART2_UART_Init+0x58>)
 8002d64:	22e1      	movs	r2, #225	@ 0xe1
 8002d66:	0252      	lsls	r2, r2, #9
 8002d68:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002d6a:	4b11      	ldr	r3, [pc, #68]	@ (8002db0 <MX_USART2_UART_Init+0x58>)
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002d70:	4b0f      	ldr	r3, [pc, #60]	@ (8002db0 <MX_USART2_UART_Init+0x58>)
 8002d72:	2200      	movs	r2, #0
 8002d74:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002d76:	4b0e      	ldr	r3, [pc, #56]	@ (8002db0 <MX_USART2_UART_Init+0x58>)
 8002d78:	2200      	movs	r2, #0
 8002d7a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002d7c:	4b0c      	ldr	r3, [pc, #48]	@ (8002db0 <MX_USART2_UART_Init+0x58>)
 8002d7e:	220c      	movs	r2, #12
 8002d80:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d82:	4b0b      	ldr	r3, [pc, #44]	@ (8002db0 <MX_USART2_UART_Init+0x58>)
 8002d84:	2200      	movs	r2, #0
 8002d86:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d88:	4b09      	ldr	r3, [pc, #36]	@ (8002db0 <MX_USART2_UART_Init+0x58>)
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002d8e:	4b08      	ldr	r3, [pc, #32]	@ (8002db0 <MX_USART2_UART_Init+0x58>)
 8002d90:	2200      	movs	r2, #0
 8002d92:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002d94:	4b06      	ldr	r3, [pc, #24]	@ (8002db0 <MX_USART2_UART_Init+0x58>)
 8002d96:	2200      	movs	r2, #0
 8002d98:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002d9a:	4b05      	ldr	r3, [pc, #20]	@ (8002db0 <MX_USART2_UART_Init+0x58>)
 8002d9c:	0018      	movs	r0, r3
 8002d9e:	f004 ff3f 	bl	8007c20 <HAL_UART_Init>
 8002da2:	1e03      	subs	r3, r0, #0
 8002da4:	d001      	beq.n	8002daa <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002da6:	f000 f8d5 	bl	8002f54 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002daa:	46c0      	nop			@ (mov r8, r8)
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bd80      	pop	{r7, pc}
 8002db0:	20000308 	.word	0x20000308
 8002db4:	40004400 	.word	0x40004400

08002db8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b082      	sub	sp, #8
 8002dbc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002dbe:	4b0c      	ldr	r3, [pc, #48]	@ (8002df0 <MX_DMA_Init+0x38>)
 8002dc0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002dc2:	4b0b      	ldr	r3, [pc, #44]	@ (8002df0 <MX_DMA_Init+0x38>)
 8002dc4:	2101      	movs	r1, #1
 8002dc6:	430a      	orrs	r2, r1
 8002dc8:	631a      	str	r2, [r3, #48]	@ 0x30
 8002dca:	4b09      	ldr	r3, [pc, #36]	@ (8002df0 <MX_DMA_Init+0x38>)
 8002dcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dce:	2201      	movs	r2, #1
 8002dd0:	4013      	ands	r3, r2
 8002dd2:	607b      	str	r3, [r7, #4]
 8002dd4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	2100      	movs	r1, #0
 8002dda:	200a      	movs	r0, #10
 8002ddc:	f000 fcb6 	bl	800374c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8002de0:	200a      	movs	r0, #10
 8002de2:	f000 fcc8 	bl	8003776 <HAL_NVIC_EnableIRQ>

}
 8002de6:	46c0      	nop			@ (mov r8, r8)
 8002de8:	46bd      	mov	sp, r7
 8002dea:	b002      	add	sp, #8
 8002dec:	bd80      	pop	{r7, pc}
 8002dee:	46c0      	nop			@ (mov r8, r8)
 8002df0:	40021000 	.word	0x40021000

08002df4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002df4:	b590      	push	{r4, r7, lr}
 8002df6:	b08b      	sub	sp, #44	@ 0x2c
 8002df8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dfa:	2414      	movs	r4, #20
 8002dfc:	193b      	adds	r3, r7, r4
 8002dfe:	0018      	movs	r0, r3
 8002e00:	2314      	movs	r3, #20
 8002e02:	001a      	movs	r2, r3
 8002e04:	2100      	movs	r1, #0
 8002e06:	f006 feaf 	bl	8009b68 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e0a:	4b4e      	ldr	r3, [pc, #312]	@ (8002f44 <MX_GPIO_Init+0x150>)
 8002e0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e0e:	4b4d      	ldr	r3, [pc, #308]	@ (8002f44 <MX_GPIO_Init+0x150>)
 8002e10:	2101      	movs	r1, #1
 8002e12:	430a      	orrs	r2, r1
 8002e14:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002e16:	4b4b      	ldr	r3, [pc, #300]	@ (8002f44 <MX_GPIO_Init+0x150>)
 8002e18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e1a:	2201      	movs	r2, #1
 8002e1c:	4013      	ands	r3, r2
 8002e1e:	613b      	str	r3, [r7, #16]
 8002e20:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e22:	4b48      	ldr	r3, [pc, #288]	@ (8002f44 <MX_GPIO_Init+0x150>)
 8002e24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e26:	4b47      	ldr	r3, [pc, #284]	@ (8002f44 <MX_GPIO_Init+0x150>)
 8002e28:	2102      	movs	r1, #2
 8002e2a:	430a      	orrs	r2, r1
 8002e2c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002e2e:	4b45      	ldr	r3, [pc, #276]	@ (8002f44 <MX_GPIO_Init+0x150>)
 8002e30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e32:	2202      	movs	r2, #2
 8002e34:	4013      	ands	r3, r2
 8002e36:	60fb      	str	r3, [r7, #12]
 8002e38:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e3a:	4b42      	ldr	r3, [pc, #264]	@ (8002f44 <MX_GPIO_Init+0x150>)
 8002e3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e3e:	4b41      	ldr	r3, [pc, #260]	@ (8002f44 <MX_GPIO_Init+0x150>)
 8002e40:	2104      	movs	r1, #4
 8002e42:	430a      	orrs	r2, r1
 8002e44:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002e46:	4b3f      	ldr	r3, [pc, #252]	@ (8002f44 <MX_GPIO_Init+0x150>)
 8002e48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e4a:	2204      	movs	r2, #4
 8002e4c:	4013      	ands	r3, r2
 8002e4e:	60bb      	str	r3, [r7, #8]
 8002e50:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002e52:	4b3c      	ldr	r3, [pc, #240]	@ (8002f44 <MX_GPIO_Init+0x150>)
 8002e54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e56:	4b3b      	ldr	r3, [pc, #236]	@ (8002f44 <MX_GPIO_Init+0x150>)
 8002e58:	2180      	movs	r1, #128	@ 0x80
 8002e5a:	430a      	orrs	r2, r1
 8002e5c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002e5e:	4b39      	ldr	r3, [pc, #228]	@ (8002f44 <MX_GPIO_Init+0x150>)
 8002e60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e62:	2280      	movs	r2, #128	@ 0x80
 8002e64:	4013      	ands	r3, r2
 8002e66:	607b      	str	r3, [r7, #4]
 8002e68:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PA15_RESERVED_Pin|PA12_RESERVED_Pin|PA1_RESERVED_Pin, GPIO_PIN_RESET);
 8002e6a:	4937      	ldr	r1, [pc, #220]	@ (8002f48 <MX_GPIO_Init+0x154>)
 8002e6c:	23a0      	movs	r3, #160	@ 0xa0
 8002e6e:	05db      	lsls	r3, r3, #23
 8002e70:	2200      	movs	r2, #0
 8002e72:	0018      	movs	r0, r3
 8002e74:	f001 f868 	bl	8003f48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, PC1_RESERVED_Pin|PC0_RESERVED_Pin|PC2_RESERVED_Pin, GPIO_PIN_RESET);
 8002e78:	4b34      	ldr	r3, [pc, #208]	@ (8002f4c <MX_GPIO_Init+0x158>)
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	2107      	movs	r1, #7
 8002e7e:	0018      	movs	r0, r3
 8002e80:	f001 f862 	bl	8003f48 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA15_RESERVED_Pin PA12_RESERVED_Pin PA1_RESERVED_Pin */
  GPIO_InitStruct.Pin = PA15_RESERVED_Pin|PA12_RESERVED_Pin|PA1_RESERVED_Pin;
 8002e84:	193b      	adds	r3, r7, r4
 8002e86:	4a30      	ldr	r2, [pc, #192]	@ (8002f48 <MX_GPIO_Init+0x154>)
 8002e88:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e8a:	193b      	adds	r3, r7, r4
 8002e8c:	2201      	movs	r2, #1
 8002e8e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e90:	193b      	adds	r3, r7, r4
 8002e92:	2200      	movs	r2, #0
 8002e94:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002e96:	193b      	adds	r3, r7, r4
 8002e98:	2202      	movs	r2, #2
 8002e9a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e9c:	193a      	adds	r2, r7, r4
 8002e9e:	23a0      	movs	r3, #160	@ 0xa0
 8002ea0:	05db      	lsls	r3, r3, #23
 8002ea2:	0011      	movs	r1, r2
 8002ea4:	0018      	movs	r0, r3
 8002ea6:	f000 fed1 	bl	8003c4c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4_RESERVED_Pin PB1_RESERVED_Pin PB0_RESERVED_Pin */
  GPIO_InitStruct.Pin = PB4_RESERVED_Pin|PB1_RESERVED_Pin|PB0_RESERVED_Pin;
 8002eaa:	0021      	movs	r1, r4
 8002eac:	187b      	adds	r3, r7, r1
 8002eae:	2213      	movs	r2, #19
 8002eb0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002eb2:	187b      	adds	r3, r7, r1
 8002eb4:	2288      	movs	r2, #136	@ 0x88
 8002eb6:	0352      	lsls	r2, r2, #13
 8002eb8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eba:	187b      	adds	r3, r7, r1
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ec0:	000c      	movs	r4, r1
 8002ec2:	187b      	adds	r3, r7, r1
 8002ec4:	4a22      	ldr	r2, [pc, #136]	@ (8002f50 <MX_GPIO_Init+0x15c>)
 8002ec6:	0019      	movs	r1, r3
 8002ec8:	0010      	movs	r0, r2
 8002eca:	f000 febf 	bl	8003c4c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC13_RESERVED_Pin */
  GPIO_InitStruct.Pin = PC13_RESERVED_Pin;
 8002ece:	0021      	movs	r1, r4
 8002ed0:	187b      	adds	r3, r7, r1
 8002ed2:	2280      	movs	r2, #128	@ 0x80
 8002ed4:	0192      	lsls	r2, r2, #6
 8002ed6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002ed8:	187b      	adds	r3, r7, r1
 8002eda:	2288      	movs	r2, #136	@ 0x88
 8002edc:	0352      	lsls	r2, r2, #13
 8002ede:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ee0:	187b      	adds	r3, r7, r1
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(PC13_RESERVED_GPIO_Port, &GPIO_InitStruct);
 8002ee6:	000c      	movs	r4, r1
 8002ee8:	187b      	adds	r3, r7, r1
 8002eea:	4a18      	ldr	r2, [pc, #96]	@ (8002f4c <MX_GPIO_Init+0x158>)
 8002eec:	0019      	movs	r1, r3
 8002eee:	0010      	movs	r0, r2
 8002ef0:	f000 feac 	bl	8003c4c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC1_RESERVED_Pin PC0_RESERVED_Pin PC2_RESERVED_Pin */
  GPIO_InitStruct.Pin = PC1_RESERVED_Pin|PC0_RESERVED_Pin|PC2_RESERVED_Pin;
 8002ef4:	0021      	movs	r1, r4
 8002ef6:	187b      	adds	r3, r7, r1
 8002ef8:	2207      	movs	r2, #7
 8002efa:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002efc:	187b      	adds	r3, r7, r1
 8002efe:	2201      	movs	r2, #1
 8002f00:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f02:	187b      	adds	r3, r7, r1
 8002f04:	2200      	movs	r2, #0
 8002f06:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f08:	187b      	adds	r3, r7, r1
 8002f0a:	2202      	movs	r2, #2
 8002f0c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f0e:	187b      	adds	r3, r7, r1
 8002f10:	4a0e      	ldr	r2, [pc, #56]	@ (8002f4c <MX_GPIO_Init+0x158>)
 8002f12:	0019      	movs	r1, r3
 8002f14:	0010      	movs	r0, r2
 8002f16:	f000 fe99 	bl	8003c4c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	2100      	movs	r1, #0
 8002f1e:	2005      	movs	r0, #5
 8002f20:	f000 fc14 	bl	800374c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8002f24:	2005      	movs	r0, #5
 8002f26:	f000 fc26 	bl	8003776 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	2100      	movs	r1, #0
 8002f2e:	2007      	movs	r0, #7
 8002f30:	f000 fc0c 	bl	800374c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8002f34:	2007      	movs	r0, #7
 8002f36:	f000 fc1e 	bl	8003776 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002f3a:	46c0      	nop			@ (mov r8, r8)
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	b00b      	add	sp, #44	@ 0x2c
 8002f40:	bd90      	pop	{r4, r7, pc}
 8002f42:	46c0      	nop			@ (mov r8, r8)
 8002f44:	40021000 	.word	0x40021000
 8002f48:	00009002 	.word	0x00009002
 8002f4c:	50000800 	.word	0x50000800
 8002f50:	50000400 	.word	0x50000400

08002f54 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002f58:	b672      	cpsid	i
}
 8002f5a:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002f5c:	46c0      	nop			@ (mov r8, r8)
 8002f5e:	e7fd      	b.n	8002f5c <Error_Handler+0x8>

08002f60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f64:	4b07      	ldr	r3, [pc, #28]	@ (8002f84 <HAL_MspInit+0x24>)
 8002f66:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002f68:	4b06      	ldr	r3, [pc, #24]	@ (8002f84 <HAL_MspInit+0x24>)
 8002f6a:	2101      	movs	r1, #1
 8002f6c:	430a      	orrs	r2, r1
 8002f6e:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8002f70:	4b04      	ldr	r3, [pc, #16]	@ (8002f84 <HAL_MspInit+0x24>)
 8002f72:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002f74:	4b03      	ldr	r3, [pc, #12]	@ (8002f84 <HAL_MspInit+0x24>)
 8002f76:	2180      	movs	r1, #128	@ 0x80
 8002f78:	0549      	lsls	r1, r1, #21
 8002f7a:	430a      	orrs	r2, r1
 8002f7c:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002f7e:	46c0      	nop			@ (mov r8, r8)
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bd80      	pop	{r7, pc}
 8002f84:	40021000 	.word	0x40021000

08002f88 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002f88:	b590      	push	{r4, r7, lr}
 8002f8a:	b089      	sub	sp, #36	@ 0x24
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f90:	240c      	movs	r4, #12
 8002f92:	193b      	adds	r3, r7, r4
 8002f94:	0018      	movs	r0, r3
 8002f96:	2314      	movs	r3, #20
 8002f98:	001a      	movs	r2, r3
 8002f9a:	2100      	movs	r1, #0
 8002f9c:	f006 fde4 	bl	8009b68 <memset>
  if(hi2c->Instance==I2C1)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	4a3b      	ldr	r2, [pc, #236]	@ (8003094 <HAL_I2C_MspInit+0x10c>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d170      	bne.n	800308c <HAL_I2C_MspInit+0x104>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002faa:	4b3b      	ldr	r3, [pc, #236]	@ (8003098 <HAL_I2C_MspInit+0x110>)
 8002fac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002fae:	4b3a      	ldr	r3, [pc, #232]	@ (8003098 <HAL_I2C_MspInit+0x110>)
 8002fb0:	2102      	movs	r1, #2
 8002fb2:	430a      	orrs	r2, r1
 8002fb4:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002fb6:	4b38      	ldr	r3, [pc, #224]	@ (8003098 <HAL_I2C_MspInit+0x110>)
 8002fb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fba:	2202      	movs	r2, #2
 8002fbc:	4013      	ands	r3, r2
 8002fbe:	60bb      	str	r3, [r7, #8]
 8002fc0:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB9     ------> I2C1_SDA
    PB6     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002fc2:	193b      	adds	r3, r7, r4
 8002fc4:	2280      	movs	r2, #128	@ 0x80
 8002fc6:	0092      	lsls	r2, r2, #2
 8002fc8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002fca:	193b      	adds	r3, r7, r4
 8002fcc:	2212      	movs	r2, #18
 8002fce:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fd0:	193b      	adds	r3, r7, r4
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fd6:	193b      	adds	r3, r7, r4
 8002fd8:	2203      	movs	r2, #3
 8002fda:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002fdc:	193b      	adds	r3, r7, r4
 8002fde:	2204      	movs	r2, #4
 8002fe0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fe2:	193b      	adds	r3, r7, r4
 8002fe4:	4a2d      	ldr	r2, [pc, #180]	@ (800309c <HAL_I2C_MspInit+0x114>)
 8002fe6:	0019      	movs	r1, r3
 8002fe8:	0010      	movs	r0, r2
 8002fea:	f000 fe2f 	bl	8003c4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002fee:	0021      	movs	r1, r4
 8002ff0:	187b      	adds	r3, r7, r1
 8002ff2:	2240      	movs	r2, #64	@ 0x40
 8002ff4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002ff6:	187b      	adds	r3, r7, r1
 8002ff8:	2212      	movs	r2, #18
 8002ffa:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ffc:	187b      	adds	r3, r7, r1
 8002ffe:	2200      	movs	r2, #0
 8003000:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003002:	187b      	adds	r3, r7, r1
 8003004:	2203      	movs	r2, #3
 8003006:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8003008:	187b      	adds	r3, r7, r1
 800300a:	2201      	movs	r2, #1
 800300c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800300e:	187b      	adds	r3, r7, r1
 8003010:	4a22      	ldr	r2, [pc, #136]	@ (800309c <HAL_I2C_MspInit+0x114>)
 8003012:	0019      	movs	r1, r3
 8003014:	0010      	movs	r0, r2
 8003016:	f000 fe19 	bl	8003c4c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800301a:	4b1f      	ldr	r3, [pc, #124]	@ (8003098 <HAL_I2C_MspInit+0x110>)
 800301c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800301e:	4b1e      	ldr	r3, [pc, #120]	@ (8003098 <HAL_I2C_MspInit+0x110>)
 8003020:	2180      	movs	r1, #128	@ 0x80
 8003022:	0389      	lsls	r1, r1, #14
 8003024:	430a      	orrs	r2, r1
 8003026:	639a      	str	r2, [r3, #56]	@ 0x38

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel3;
 8003028:	4b1d      	ldr	r3, [pc, #116]	@ (80030a0 <HAL_I2C_MspInit+0x118>)
 800302a:	4a1e      	ldr	r2, [pc, #120]	@ (80030a4 <HAL_I2C_MspInit+0x11c>)
 800302c:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_6;
 800302e:	4b1c      	ldr	r3, [pc, #112]	@ (80030a0 <HAL_I2C_MspInit+0x118>)
 8003030:	2206      	movs	r2, #6
 8003032:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003034:	4b1a      	ldr	r3, [pc, #104]	@ (80030a0 <HAL_I2C_MspInit+0x118>)
 8003036:	2200      	movs	r2, #0
 8003038:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800303a:	4b19      	ldr	r3, [pc, #100]	@ (80030a0 <HAL_I2C_MspInit+0x118>)
 800303c:	2200      	movs	r2, #0
 800303e:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003040:	4b17      	ldr	r3, [pc, #92]	@ (80030a0 <HAL_I2C_MspInit+0x118>)
 8003042:	2280      	movs	r2, #128	@ 0x80
 8003044:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003046:	4b16      	ldr	r3, [pc, #88]	@ (80030a0 <HAL_I2C_MspInit+0x118>)
 8003048:	2200      	movs	r2, #0
 800304a:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800304c:	4b14      	ldr	r3, [pc, #80]	@ (80030a0 <HAL_I2C_MspInit+0x118>)
 800304e:	2200      	movs	r2, #0
 8003050:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8003052:	4b13      	ldr	r3, [pc, #76]	@ (80030a0 <HAL_I2C_MspInit+0x118>)
 8003054:	2200      	movs	r2, #0
 8003056:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8003058:	4b11      	ldr	r3, [pc, #68]	@ (80030a0 <HAL_I2C_MspInit+0x118>)
 800305a:	2280      	movs	r2, #128	@ 0x80
 800305c:	0152      	lsls	r2, r2, #5
 800305e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8003060:	4b0f      	ldr	r3, [pc, #60]	@ (80030a0 <HAL_I2C_MspInit+0x118>)
 8003062:	0018      	movs	r0, r3
 8003064:	f000 fba4 	bl	80037b0 <HAL_DMA_Init>
 8003068:	1e03      	subs	r3, r0, #0
 800306a:	d001      	beq.n	8003070 <HAL_I2C_MspInit+0xe8>
    {
      Error_Handler();
 800306c:	f7ff ff72 	bl	8002f54 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	4a0b      	ldr	r2, [pc, #44]	@ (80030a0 <HAL_I2C_MspInit+0x118>)
 8003074:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003076:	4b0a      	ldr	r3, [pc, #40]	@ (80030a0 <HAL_I2C_MspInit+0x118>)
 8003078:	687a      	ldr	r2, [r7, #4]
 800307a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 800307c:	2200      	movs	r2, #0
 800307e:	2100      	movs	r1, #0
 8003080:	2017      	movs	r0, #23
 8003082:	f000 fb63 	bl	800374c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 8003086:	2017      	movs	r0, #23
 8003088:	f000 fb75 	bl	8003776 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800308c:	46c0      	nop			@ (mov r8, r8)
 800308e:	46bd      	mov	sp, r7
 8003090:	b009      	add	sp, #36	@ 0x24
 8003092:	bd90      	pop	{r4, r7, pc}
 8003094:	40005400 	.word	0x40005400
 8003098:	40021000 	.word	0x40021000
 800309c:	50000400 	.word	0x50000400
 80030a0:	20000244 	.word	0x20000244
 80030a4:	40020030 	.word	0x40020030

080030a8 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b082      	sub	sp, #8
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	4a0a      	ldr	r2, [pc, #40]	@ (80030e0 <HAL_RTC_MspInit+0x38>)
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d10e      	bne.n	80030d8 <HAL_RTC_MspInit+0x30>
  {
    /* USER CODE BEGIN RTC_MspInit 0 */

    /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80030ba:	4b0a      	ldr	r3, [pc, #40]	@ (80030e4 <HAL_RTC_MspInit+0x3c>)
 80030bc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80030be:	4b09      	ldr	r3, [pc, #36]	@ (80030e4 <HAL_RTC_MspInit+0x3c>)
 80030c0:	2180      	movs	r1, #128	@ 0x80
 80030c2:	02c9      	lsls	r1, r1, #11
 80030c4:	430a      	orrs	r2, r1
 80030c6:	651a      	str	r2, [r3, #80]	@ 0x50
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 80030c8:	2200      	movs	r2, #0
 80030ca:	2100      	movs	r1, #0
 80030cc:	2002      	movs	r0, #2
 80030ce:	f000 fb3d 	bl	800374c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 80030d2:	2002      	movs	r0, #2
 80030d4:	f000 fb4f 	bl	8003776 <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 80030d8:	46c0      	nop			@ (mov r8, r8)
 80030da:	46bd      	mov	sp, r7
 80030dc:	b002      	add	sp, #8
 80030de:	bd80      	pop	{r7, pc}
 80030e0:	40002800 	.word	0x40002800
 80030e4:	40021000 	.word	0x40021000

080030e8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80030e8:	b590      	push	{r4, r7, lr}
 80030ea:	b08b      	sub	sp, #44	@ 0x2c
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030f0:	2414      	movs	r4, #20
 80030f2:	193b      	adds	r3, r7, r4
 80030f4:	0018      	movs	r0, r3
 80030f6:	2314      	movs	r3, #20
 80030f8:	001a      	movs	r2, r3
 80030fa:	2100      	movs	r1, #0
 80030fc:	f006 fd34 	bl	8009b68 <memset>
  if(hspi->Instance==SPI1)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4a28      	ldr	r2, [pc, #160]	@ (80031a8 <HAL_SPI_MspInit+0xc0>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d14a      	bne.n	80031a0 <HAL_SPI_MspInit+0xb8>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800310a:	4b28      	ldr	r3, [pc, #160]	@ (80031ac <HAL_SPI_MspInit+0xc4>)
 800310c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800310e:	4b27      	ldr	r3, [pc, #156]	@ (80031ac <HAL_SPI_MspInit+0xc4>)
 8003110:	2180      	movs	r1, #128	@ 0x80
 8003112:	0149      	lsls	r1, r1, #5
 8003114:	430a      	orrs	r2, r1
 8003116:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003118:	4b24      	ldr	r3, [pc, #144]	@ (80031ac <HAL_SPI_MspInit+0xc4>)
 800311a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800311c:	4b23      	ldr	r3, [pc, #140]	@ (80031ac <HAL_SPI_MspInit+0xc4>)
 800311e:	2102      	movs	r1, #2
 8003120:	430a      	orrs	r2, r1
 8003122:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003124:	4b21      	ldr	r3, [pc, #132]	@ (80031ac <HAL_SPI_MspInit+0xc4>)
 8003126:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003128:	2202      	movs	r2, #2
 800312a:	4013      	ands	r3, r2
 800312c:	613b      	str	r3, [r7, #16]
 800312e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003130:	4b1e      	ldr	r3, [pc, #120]	@ (80031ac <HAL_SPI_MspInit+0xc4>)
 8003132:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003134:	4b1d      	ldr	r3, [pc, #116]	@ (80031ac <HAL_SPI_MspInit+0xc4>)
 8003136:	2101      	movs	r1, #1
 8003138:	430a      	orrs	r2, r1
 800313a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800313c:	4b1b      	ldr	r3, [pc, #108]	@ (80031ac <HAL_SPI_MspInit+0xc4>)
 800313e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003140:	2201      	movs	r2, #1
 8003142:	4013      	ands	r3, r2
 8003144:	60fb      	str	r3, [r7, #12]
 8003146:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    PA6     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = PB3_RESERVED_Pin;
 8003148:	193b      	adds	r3, r7, r4
 800314a:	2208      	movs	r2, #8
 800314c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800314e:	193b      	adds	r3, r7, r4
 8003150:	2202      	movs	r2, #2
 8003152:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003154:	193b      	adds	r3, r7, r4
 8003156:	2200      	movs	r2, #0
 8003158:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800315a:	193b      	adds	r3, r7, r4
 800315c:	2203      	movs	r2, #3
 800315e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8003160:	193b      	adds	r3, r7, r4
 8003162:	2200      	movs	r2, #0
 8003164:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(PB3_RESERVED_GPIO_Port, &GPIO_InitStruct);
 8003166:	193b      	adds	r3, r7, r4
 8003168:	4a11      	ldr	r2, [pc, #68]	@ (80031b0 <HAL_SPI_MspInit+0xc8>)
 800316a:	0019      	movs	r1, r3
 800316c:	0010      	movs	r0, r2
 800316e:	f000 fd6d 	bl	8003c4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PA7_RESERVED_Pin|PA6_RESERVED_Pin;
 8003172:	0021      	movs	r1, r4
 8003174:	187b      	adds	r3, r7, r1
 8003176:	22c0      	movs	r2, #192	@ 0xc0
 8003178:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800317a:	187b      	adds	r3, r7, r1
 800317c:	2202      	movs	r2, #2
 800317e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003180:	187b      	adds	r3, r7, r1
 8003182:	2200      	movs	r2, #0
 8003184:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003186:	187b      	adds	r3, r7, r1
 8003188:	2203      	movs	r2, #3
 800318a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 800318c:	187b      	adds	r3, r7, r1
 800318e:	2200      	movs	r2, #0
 8003190:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003192:	187a      	adds	r2, r7, r1
 8003194:	23a0      	movs	r3, #160	@ 0xa0
 8003196:	05db      	lsls	r3, r3, #23
 8003198:	0011      	movs	r1, r2
 800319a:	0018      	movs	r0, r3
 800319c:	f000 fd56 	bl	8003c4c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80031a0:	46c0      	nop			@ (mov r8, r8)
 80031a2:	46bd      	mov	sp, r7
 80031a4:	b00b      	add	sp, #44	@ 0x2c
 80031a6:	bd90      	pop	{r4, r7, pc}
 80031a8:	40013000 	.word	0x40013000
 80031ac:	40021000 	.word	0x40021000
 80031b0:	50000400 	.word	0x50000400

080031b4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80031b4:	b590      	push	{r4, r7, lr}
 80031b6:	b089      	sub	sp, #36	@ 0x24
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031bc:	240c      	movs	r4, #12
 80031be:	193b      	adds	r3, r7, r4
 80031c0:	0018      	movs	r0, r3
 80031c2:	2314      	movs	r3, #20
 80031c4:	001a      	movs	r2, r3
 80031c6:	2100      	movs	r1, #0
 80031c8:	f006 fcce 	bl	8009b68 <memset>
  if(huart->Instance==USART2)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a1c      	ldr	r2, [pc, #112]	@ (8003244 <HAL_UART_MspInit+0x90>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d131      	bne.n	800323a <HAL_UART_MspInit+0x86>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80031d6:	4b1c      	ldr	r3, [pc, #112]	@ (8003248 <HAL_UART_MspInit+0x94>)
 80031d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80031da:	4b1b      	ldr	r3, [pc, #108]	@ (8003248 <HAL_UART_MspInit+0x94>)
 80031dc:	2180      	movs	r1, #128	@ 0x80
 80031de:	0289      	lsls	r1, r1, #10
 80031e0:	430a      	orrs	r2, r1
 80031e2:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031e4:	4b18      	ldr	r3, [pc, #96]	@ (8003248 <HAL_UART_MspInit+0x94>)
 80031e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80031e8:	4b17      	ldr	r3, [pc, #92]	@ (8003248 <HAL_UART_MspInit+0x94>)
 80031ea:	2101      	movs	r1, #1
 80031ec:	430a      	orrs	r2, r1
 80031ee:	62da      	str	r2, [r3, #44]	@ 0x2c
 80031f0:	4b15      	ldr	r3, [pc, #84]	@ (8003248 <HAL_UART_MspInit+0x94>)
 80031f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031f4:	2201      	movs	r2, #1
 80031f6:	4013      	ands	r3, r2
 80031f8:	60bb      	str	r3, [r7, #8]
 80031fa:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 80031fc:	0021      	movs	r1, r4
 80031fe:	187b      	adds	r3, r7, r1
 8003200:	220c      	movs	r2, #12
 8003202:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003204:	187b      	adds	r3, r7, r1
 8003206:	2202      	movs	r2, #2
 8003208:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800320a:	187b      	adds	r3, r7, r1
 800320c:	2200      	movs	r2, #0
 800320e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003210:	187b      	adds	r3, r7, r1
 8003212:	2203      	movs	r2, #3
 8003214:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8003216:	187b      	adds	r3, r7, r1
 8003218:	2204      	movs	r2, #4
 800321a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800321c:	187a      	adds	r2, r7, r1
 800321e:	23a0      	movs	r3, #160	@ 0xa0
 8003220:	05db      	lsls	r3, r3, #23
 8003222:	0011      	movs	r1, r2
 8003224:	0018      	movs	r0, r3
 8003226:	f000 fd11 	bl	8003c4c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800322a:	2200      	movs	r2, #0
 800322c:	2100      	movs	r1, #0
 800322e:	201c      	movs	r0, #28
 8003230:	f000 fa8c 	bl	800374c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003234:	201c      	movs	r0, #28
 8003236:	f000 fa9e 	bl	8003776 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800323a:	46c0      	nop			@ (mov r8, r8)
 800323c:	46bd      	mov	sp, r7
 800323e:	b009      	add	sp, #36	@ 0x24
 8003240:	bd90      	pop	{r4, r7, pc}
 8003242:	46c0      	nop			@ (mov r8, r8)
 8003244:	40004400 	.word	0x40004400
 8003248:	40021000 	.word	0x40021000

0800324c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003250:	46c0      	nop			@ (mov r8, r8)
 8003252:	e7fd      	b.n	8003250 <NMI_Handler+0x4>

08003254 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003258:	46c0      	nop			@ (mov r8, r8)
 800325a:	e7fd      	b.n	8003258 <HardFault_Handler+0x4>

0800325c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003260:	46c0      	nop			@ (mov r8, r8)
 8003262:	46bd      	mov	sp, r7
 8003264:	bd80      	pop	{r7, pc}

08003266 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003266:	b580      	push	{r7, lr}
 8003268:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800326a:	46c0      	nop			@ (mov r8, r8)
 800326c:	46bd      	mov	sp, r7
 800326e:	bd80      	pop	{r7, pc}

08003270 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003274:	f000 f97e 	bl	8003574 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003278:	46c0      	nop			@ (mov r8, r8)
 800327a:	46bd      	mov	sp, r7
 800327c:	bd80      	pop	{r7, pc}
	...

08003280 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt through EXTI lines 17, 19 and 20 and LSE CSS interrupt through EXTI line 19.
  */
void RTC_IRQHandler(void)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8003284:	4b03      	ldr	r3, [pc, #12]	@ (8003294 <RTC_IRQHandler+0x14>)
 8003286:	0018      	movs	r0, r3
 8003288:	f004 fb20 	bl	80078cc <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 800328c:	46c0      	nop			@ (mov r8, r8)
 800328e:	46bd      	mov	sp, r7
 8003290:	bd80      	pop	{r7, pc}
 8003292:	46c0      	nop			@ (mov r8, r8)
 8003294:	2000028c 	.word	0x2000028c

08003298 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PB0_RESERVED_Pin);
 800329c:	2001      	movs	r0, #1
 800329e:	f000 fe71 	bl	8003f84 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PB1_RESERVED_Pin);
 80032a2:	2002      	movs	r0, #2
 80032a4:	f000 fe6e 	bl	8003f84 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 80032a8:	46c0      	nop			@ (mov r8, r8)
 80032aa:	46bd      	mov	sp, r7
 80032ac:	bd80      	pop	{r7, pc}

080032ae <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 80032ae:	b580      	push	{r7, lr}
 80032b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PB4_RESERVED_Pin);
 80032b2:	2010      	movs	r0, #16
 80032b4:	f000 fe66 	bl	8003f84 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PC13_RESERVED_Pin);
 80032b8:	2380      	movs	r3, #128	@ 0x80
 80032ba:	019b      	lsls	r3, r3, #6
 80032bc:	0018      	movs	r0, r3
 80032be:	f000 fe61 	bl	8003f84 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 80032c2:	46c0      	nop			@ (mov r8, r8)
 80032c4:	46bd      	mov	sp, r7
 80032c6:	bd80      	pop	{r7, pc}

080032c8 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 80032cc:	4b03      	ldr	r3, [pc, #12]	@ (80032dc <DMA1_Channel2_3_IRQHandler+0x14>)
 80032ce:	0018      	movs	r0, r3
 80032d0:	f000 fbd3 	bl	8003a7a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 80032d4:	46c0      	nop			@ (mov r8, r8)
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bd80      	pop	{r7, pc}
 80032da:	46c0      	nop			@ (mov r8, r8)
 80032dc:	20000244 	.word	0x20000244

080032e0 <I2C1_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_IRQHandler(void)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR))
 80032e4:	4b09      	ldr	r3, [pc, #36]	@ (800330c <I2C1_IRQHandler+0x2c>)
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	699a      	ldr	r2, [r3, #24]
 80032ea:	23e0      	movs	r3, #224	@ 0xe0
 80032ec:	00db      	lsls	r3, r3, #3
 80032ee:	4013      	ands	r3, r2
 80032f0:	d004      	beq.n	80032fc <I2C1_IRQHandler+0x1c>
  {
    HAL_I2C_ER_IRQHandler(&hi2c1);
 80032f2:	4b06      	ldr	r3, [pc, #24]	@ (800330c <I2C1_IRQHandler+0x2c>)
 80032f4:	0018      	movs	r0, r3
 80032f6:	f001 f959 	bl	80045ac <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 80032fa:	e003      	b.n	8003304 <I2C1_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c1);
 80032fc:	4b03      	ldr	r3, [pc, #12]	@ (800330c <I2C1_IRQHandler+0x2c>)
 80032fe:	0018      	movs	r0, r3
 8003300:	f001 f93a 	bl	8004578 <HAL_I2C_EV_IRQHandler>
}
 8003304:	46c0      	nop			@ (mov r8, r8)
 8003306:	46bd      	mov	sp, r7
 8003308:	bd80      	pop	{r7, pc}
 800330a:	46c0      	nop			@ (mov r8, r8)
 800330c:	200001f0 	.word	0x200001f0

08003310 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003314:	4b03      	ldr	r3, [pc, #12]	@ (8003324 <USART2_IRQHandler+0x14>)
 8003316:	0018      	movs	r0, r3
 8003318:	f004 fd76 	bl	8007e08 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800331c:	46c0      	nop			@ (mov r8, r8)
 800331e:	46bd      	mov	sp, r7
 8003320:	bd80      	pop	{r7, pc}
 8003322:	46c0      	nop			@ (mov r8, r8)
 8003324:	20000308 	.word	0x20000308

08003328 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	af00      	add	r7, sp, #0
  return 1;
 800332c:	2301      	movs	r3, #1
}
 800332e:	0018      	movs	r0, r3
 8003330:	46bd      	mov	sp, r7
 8003332:	bd80      	pop	{r7, pc}

08003334 <_kill>:

int _kill(int pid, int sig)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b082      	sub	sp, #8
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
 800333c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800333e:	f006 fc6d 	bl	8009c1c <__errno>
 8003342:	0003      	movs	r3, r0
 8003344:	2216      	movs	r2, #22
 8003346:	601a      	str	r2, [r3, #0]
  return -1;
 8003348:	2301      	movs	r3, #1
 800334a:	425b      	negs	r3, r3
}
 800334c:	0018      	movs	r0, r3
 800334e:	46bd      	mov	sp, r7
 8003350:	b002      	add	sp, #8
 8003352:	bd80      	pop	{r7, pc}

08003354 <_exit>:

void _exit (int status)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b082      	sub	sp, #8
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800335c:	2301      	movs	r3, #1
 800335e:	425a      	negs	r2, r3
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	0011      	movs	r1, r2
 8003364:	0018      	movs	r0, r3
 8003366:	f7ff ffe5 	bl	8003334 <_kill>
  while (1) {}    /* Make sure we hang here */
 800336a:	46c0      	nop			@ (mov r8, r8)
 800336c:	e7fd      	b.n	800336a <_exit+0x16>

0800336e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800336e:	b580      	push	{r7, lr}
 8003370:	b086      	sub	sp, #24
 8003372:	af00      	add	r7, sp, #0
 8003374:	60f8      	str	r0, [r7, #12]
 8003376:	60b9      	str	r1, [r7, #8]
 8003378:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800337a:	2300      	movs	r3, #0
 800337c:	617b      	str	r3, [r7, #20]
 800337e:	e00a      	b.n	8003396 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003380:	e000      	b.n	8003384 <_read+0x16>
 8003382:	bf00      	nop
 8003384:	0001      	movs	r1, r0
 8003386:	68bb      	ldr	r3, [r7, #8]
 8003388:	1c5a      	adds	r2, r3, #1
 800338a:	60ba      	str	r2, [r7, #8]
 800338c:	b2ca      	uxtb	r2, r1
 800338e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003390:	697b      	ldr	r3, [r7, #20]
 8003392:	3301      	adds	r3, #1
 8003394:	617b      	str	r3, [r7, #20]
 8003396:	697a      	ldr	r2, [r7, #20]
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	429a      	cmp	r2, r3
 800339c:	dbf0      	blt.n	8003380 <_read+0x12>
  }

  return len;
 800339e:	687b      	ldr	r3, [r7, #4]
}
 80033a0:	0018      	movs	r0, r3
 80033a2:	46bd      	mov	sp, r7
 80033a4:	b006      	add	sp, #24
 80033a6:	bd80      	pop	{r7, pc}

080033a8 <_close>:
  }
  return len;
}

int _close(int file)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b082      	sub	sp, #8
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80033b0:	2301      	movs	r3, #1
 80033b2:	425b      	negs	r3, r3
}
 80033b4:	0018      	movs	r0, r3
 80033b6:	46bd      	mov	sp, r7
 80033b8:	b002      	add	sp, #8
 80033ba:	bd80      	pop	{r7, pc}

080033bc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b082      	sub	sp, #8
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
 80033c4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	2280      	movs	r2, #128	@ 0x80
 80033ca:	0192      	lsls	r2, r2, #6
 80033cc:	605a      	str	r2, [r3, #4]
  return 0;
 80033ce:	2300      	movs	r3, #0
}
 80033d0:	0018      	movs	r0, r3
 80033d2:	46bd      	mov	sp, r7
 80033d4:	b002      	add	sp, #8
 80033d6:	bd80      	pop	{r7, pc}

080033d8 <_isatty>:

int _isatty(int file)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b082      	sub	sp, #8
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80033e0:	2301      	movs	r3, #1
}
 80033e2:	0018      	movs	r0, r3
 80033e4:	46bd      	mov	sp, r7
 80033e6:	b002      	add	sp, #8
 80033e8:	bd80      	pop	{r7, pc}

080033ea <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80033ea:	b580      	push	{r7, lr}
 80033ec:	b084      	sub	sp, #16
 80033ee:	af00      	add	r7, sp, #0
 80033f0:	60f8      	str	r0, [r7, #12]
 80033f2:	60b9      	str	r1, [r7, #8]
 80033f4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80033f6:	2300      	movs	r3, #0
}
 80033f8:	0018      	movs	r0, r3
 80033fa:	46bd      	mov	sp, r7
 80033fc:	b004      	add	sp, #16
 80033fe:	bd80      	pop	{r7, pc}

08003400 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b086      	sub	sp, #24
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003408:	4a14      	ldr	r2, [pc, #80]	@ (800345c <_sbrk+0x5c>)
 800340a:	4b15      	ldr	r3, [pc, #84]	@ (8003460 <_sbrk+0x60>)
 800340c:	1ad3      	subs	r3, r2, r3
 800340e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003410:	697b      	ldr	r3, [r7, #20]
 8003412:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003414:	4b13      	ldr	r3, [pc, #76]	@ (8003464 <_sbrk+0x64>)
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	2b00      	cmp	r3, #0
 800341a:	d102      	bne.n	8003422 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800341c:	4b11      	ldr	r3, [pc, #68]	@ (8003464 <_sbrk+0x64>)
 800341e:	4a12      	ldr	r2, [pc, #72]	@ (8003468 <_sbrk+0x68>)
 8003420:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003422:	4b10      	ldr	r3, [pc, #64]	@ (8003464 <_sbrk+0x64>)
 8003424:	681a      	ldr	r2, [r3, #0]
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	18d3      	adds	r3, r2, r3
 800342a:	693a      	ldr	r2, [r7, #16]
 800342c:	429a      	cmp	r2, r3
 800342e:	d207      	bcs.n	8003440 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003430:	f006 fbf4 	bl	8009c1c <__errno>
 8003434:	0003      	movs	r3, r0
 8003436:	220c      	movs	r2, #12
 8003438:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800343a:	2301      	movs	r3, #1
 800343c:	425b      	negs	r3, r3
 800343e:	e009      	b.n	8003454 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003440:	4b08      	ldr	r3, [pc, #32]	@ (8003464 <_sbrk+0x64>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003446:	4b07      	ldr	r3, [pc, #28]	@ (8003464 <_sbrk+0x64>)
 8003448:	681a      	ldr	r2, [r3, #0]
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	18d2      	adds	r2, r2, r3
 800344e:	4b05      	ldr	r3, [pc, #20]	@ (8003464 <_sbrk+0x64>)
 8003450:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003452:	68fb      	ldr	r3, [r7, #12]
}
 8003454:	0018      	movs	r0, r3
 8003456:	46bd      	mov	sp, r7
 8003458:	b006      	add	sp, #24
 800345a:	bd80      	pop	{r7, pc}
 800345c:	20005000 	.word	0x20005000
 8003460:	00000400 	.word	0x00000400
 8003464:	20000398 	.word	0x20000398
 8003468:	200004f0 	.word	0x200004f0

0800346c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003470:	46c0      	nop			@ (mov r8, r8)
 8003472:	46bd      	mov	sp, r7
 8003474:	bd80      	pop	{r7, pc}
	...

08003478 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8003478:	480d      	ldr	r0, [pc, #52]	@ (80034b0 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 800347a:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 800347c:	f7ff fff6 	bl	800346c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003480:	480c      	ldr	r0, [pc, #48]	@ (80034b4 <LoopForever+0x6>)
  ldr r1, =_edata
 8003482:	490d      	ldr	r1, [pc, #52]	@ (80034b8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003484:	4a0d      	ldr	r2, [pc, #52]	@ (80034bc <LoopForever+0xe>)
  movs r3, #0
 8003486:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003488:	e002      	b.n	8003490 <LoopCopyDataInit>

0800348a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800348a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800348c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800348e:	3304      	adds	r3, #4

08003490 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003490:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003492:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003494:	d3f9      	bcc.n	800348a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003496:	4a0a      	ldr	r2, [pc, #40]	@ (80034c0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003498:	4c0a      	ldr	r4, [pc, #40]	@ (80034c4 <LoopForever+0x16>)
  movs r3, #0
 800349a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800349c:	e001      	b.n	80034a2 <LoopFillZerobss>

0800349e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800349e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80034a0:	3204      	adds	r2, #4

080034a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80034a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80034a4:	d3fb      	bcc.n	800349e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80034a6:	f006 fbbf 	bl	8009c28 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80034aa:	f7ff f9eb 	bl	8002884 <main>

080034ae <LoopForever>:

LoopForever:
    b LoopForever
 80034ae:	e7fe      	b.n	80034ae <LoopForever>
   ldr   r0, =_estack
 80034b0:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80034b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80034b8:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80034bc:	0800beb4 	.word	0x0800beb4
  ldr r2, =_sbss
 80034c0:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80034c4:	200004ec 	.word	0x200004ec

080034c8 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80034c8:	e7fe      	b.n	80034c8 <ADC1_COMP_IRQHandler>
	...

080034cc <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b082      	sub	sp, #8
 80034d0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80034d2:	1dfb      	adds	r3, r7, #7
 80034d4:	2200      	movs	r2, #0
 80034d6:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80034d8:	4b0b      	ldr	r3, [pc, #44]	@ (8003508 <HAL_Init+0x3c>)
 80034da:	681a      	ldr	r2, [r3, #0]
 80034dc:	4b0a      	ldr	r3, [pc, #40]	@ (8003508 <HAL_Init+0x3c>)
 80034de:	2140      	movs	r1, #64	@ 0x40
 80034e0:	430a      	orrs	r2, r1
 80034e2:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80034e4:	2000      	movs	r0, #0
 80034e6:	f000 f811 	bl	800350c <HAL_InitTick>
 80034ea:	1e03      	subs	r3, r0, #0
 80034ec:	d003      	beq.n	80034f6 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 80034ee:	1dfb      	adds	r3, r7, #7
 80034f0:	2201      	movs	r2, #1
 80034f2:	701a      	strb	r2, [r3, #0]
 80034f4:	e001      	b.n	80034fa <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80034f6:	f7ff fd33 	bl	8002f60 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80034fa:	1dfb      	adds	r3, r7, #7
 80034fc:	781b      	ldrb	r3, [r3, #0]
}
 80034fe:	0018      	movs	r0, r3
 8003500:	46bd      	mov	sp, r7
 8003502:	b002      	add	sp, #8
 8003504:	bd80      	pop	{r7, pc}
 8003506:	46c0      	nop			@ (mov r8, r8)
 8003508:	40022000 	.word	0x40022000

0800350c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800350c:	b590      	push	{r4, r7, lr}
 800350e:	b083      	sub	sp, #12
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003514:	4b14      	ldr	r3, [pc, #80]	@ (8003568 <HAL_InitTick+0x5c>)
 8003516:	681c      	ldr	r4, [r3, #0]
 8003518:	4b14      	ldr	r3, [pc, #80]	@ (800356c <HAL_InitTick+0x60>)
 800351a:	781b      	ldrb	r3, [r3, #0]
 800351c:	0019      	movs	r1, r3
 800351e:	23fa      	movs	r3, #250	@ 0xfa
 8003520:	0098      	lsls	r0, r3, #2
 8003522:	f7fc fe0d 	bl	8000140 <__udivsi3>
 8003526:	0003      	movs	r3, r0
 8003528:	0019      	movs	r1, r3
 800352a:	0020      	movs	r0, r4
 800352c:	f7fc fe08 	bl	8000140 <__udivsi3>
 8003530:	0003      	movs	r3, r0
 8003532:	0018      	movs	r0, r3
 8003534:	f000 f92f 	bl	8003796 <HAL_SYSTICK_Config>
 8003538:	1e03      	subs	r3, r0, #0
 800353a:	d001      	beq.n	8003540 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 800353c:	2301      	movs	r3, #1
 800353e:	e00f      	b.n	8003560 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2b03      	cmp	r3, #3
 8003544:	d80b      	bhi.n	800355e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003546:	6879      	ldr	r1, [r7, #4]
 8003548:	2301      	movs	r3, #1
 800354a:	425b      	negs	r3, r3
 800354c:	2200      	movs	r2, #0
 800354e:	0018      	movs	r0, r3
 8003550:	f000 f8fc 	bl	800374c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003554:	4b06      	ldr	r3, [pc, #24]	@ (8003570 <HAL_InitTick+0x64>)
 8003556:	687a      	ldr	r2, [r7, #4]
 8003558:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800355a:	2300      	movs	r3, #0
 800355c:	e000      	b.n	8003560 <HAL_InitTick+0x54>
    return HAL_ERROR;
 800355e:	2301      	movs	r3, #1
}
 8003560:	0018      	movs	r0, r3
 8003562:	46bd      	mov	sp, r7
 8003564:	b003      	add	sp, #12
 8003566:	bd90      	pop	{r4, r7, pc}
 8003568:	20000000 	.word	0x20000000
 800356c:	20000008 	.word	0x20000008
 8003570:	20000004 	.word	0x20000004

08003574 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003578:	4b05      	ldr	r3, [pc, #20]	@ (8003590 <HAL_IncTick+0x1c>)
 800357a:	781b      	ldrb	r3, [r3, #0]
 800357c:	001a      	movs	r2, r3
 800357e:	4b05      	ldr	r3, [pc, #20]	@ (8003594 <HAL_IncTick+0x20>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	18d2      	adds	r2, r2, r3
 8003584:	4b03      	ldr	r3, [pc, #12]	@ (8003594 <HAL_IncTick+0x20>)
 8003586:	601a      	str	r2, [r3, #0]
}
 8003588:	46c0      	nop			@ (mov r8, r8)
 800358a:	46bd      	mov	sp, r7
 800358c:	bd80      	pop	{r7, pc}
 800358e:	46c0      	nop			@ (mov r8, r8)
 8003590:	20000008 	.word	0x20000008
 8003594:	2000039c 	.word	0x2000039c

08003598 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	af00      	add	r7, sp, #0
  return uwTick;
 800359c:	4b02      	ldr	r3, [pc, #8]	@ (80035a8 <HAL_GetTick+0x10>)
 800359e:	681b      	ldr	r3, [r3, #0]
}
 80035a0:	0018      	movs	r0, r3
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bd80      	pop	{r7, pc}
 80035a6:	46c0      	nop			@ (mov r8, r8)
 80035a8:	2000039c 	.word	0x2000039c

080035ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b084      	sub	sp, #16
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80035b4:	f7ff fff0 	bl	8003598 <HAL_GetTick>
 80035b8:	0003      	movs	r3, r0
 80035ba:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	3301      	adds	r3, #1
 80035c4:	d005      	beq.n	80035d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80035c6:	4b0a      	ldr	r3, [pc, #40]	@ (80035f0 <HAL_Delay+0x44>)
 80035c8:	781b      	ldrb	r3, [r3, #0]
 80035ca:	001a      	movs	r2, r3
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	189b      	adds	r3, r3, r2
 80035d0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80035d2:	46c0      	nop			@ (mov r8, r8)
 80035d4:	f7ff ffe0 	bl	8003598 <HAL_GetTick>
 80035d8:	0002      	movs	r2, r0
 80035da:	68bb      	ldr	r3, [r7, #8]
 80035dc:	1ad3      	subs	r3, r2, r3
 80035de:	68fa      	ldr	r2, [r7, #12]
 80035e0:	429a      	cmp	r2, r3
 80035e2:	d8f7      	bhi.n	80035d4 <HAL_Delay+0x28>
  {
  }
}
 80035e4:	46c0      	nop			@ (mov r8, r8)
 80035e6:	46c0      	nop			@ (mov r8, r8)
 80035e8:	46bd      	mov	sp, r7
 80035ea:	b004      	add	sp, #16
 80035ec:	bd80      	pop	{r7, pc}
 80035ee:	46c0      	nop			@ (mov r8, r8)
 80035f0:	20000008 	.word	0x20000008

080035f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b082      	sub	sp, #8
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	0002      	movs	r2, r0
 80035fc:	1dfb      	adds	r3, r7, #7
 80035fe:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003600:	1dfb      	adds	r3, r7, #7
 8003602:	781b      	ldrb	r3, [r3, #0]
 8003604:	2b7f      	cmp	r3, #127	@ 0x7f
 8003606:	d809      	bhi.n	800361c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003608:	1dfb      	adds	r3, r7, #7
 800360a:	781b      	ldrb	r3, [r3, #0]
 800360c:	001a      	movs	r2, r3
 800360e:	231f      	movs	r3, #31
 8003610:	401a      	ands	r2, r3
 8003612:	4b04      	ldr	r3, [pc, #16]	@ (8003624 <__NVIC_EnableIRQ+0x30>)
 8003614:	2101      	movs	r1, #1
 8003616:	4091      	lsls	r1, r2
 8003618:	000a      	movs	r2, r1
 800361a:	601a      	str	r2, [r3, #0]
  }
}
 800361c:	46c0      	nop			@ (mov r8, r8)
 800361e:	46bd      	mov	sp, r7
 8003620:	b002      	add	sp, #8
 8003622:	bd80      	pop	{r7, pc}
 8003624:	e000e100 	.word	0xe000e100

08003628 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003628:	b590      	push	{r4, r7, lr}
 800362a:	b083      	sub	sp, #12
 800362c:	af00      	add	r7, sp, #0
 800362e:	0002      	movs	r2, r0
 8003630:	6039      	str	r1, [r7, #0]
 8003632:	1dfb      	adds	r3, r7, #7
 8003634:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003636:	1dfb      	adds	r3, r7, #7
 8003638:	781b      	ldrb	r3, [r3, #0]
 800363a:	2b7f      	cmp	r3, #127	@ 0x7f
 800363c:	d828      	bhi.n	8003690 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800363e:	4a2f      	ldr	r2, [pc, #188]	@ (80036fc <__NVIC_SetPriority+0xd4>)
 8003640:	1dfb      	adds	r3, r7, #7
 8003642:	781b      	ldrb	r3, [r3, #0]
 8003644:	b25b      	sxtb	r3, r3
 8003646:	089b      	lsrs	r3, r3, #2
 8003648:	33c0      	adds	r3, #192	@ 0xc0
 800364a:	009b      	lsls	r3, r3, #2
 800364c:	589b      	ldr	r3, [r3, r2]
 800364e:	1dfa      	adds	r2, r7, #7
 8003650:	7812      	ldrb	r2, [r2, #0]
 8003652:	0011      	movs	r1, r2
 8003654:	2203      	movs	r2, #3
 8003656:	400a      	ands	r2, r1
 8003658:	00d2      	lsls	r2, r2, #3
 800365a:	21ff      	movs	r1, #255	@ 0xff
 800365c:	4091      	lsls	r1, r2
 800365e:	000a      	movs	r2, r1
 8003660:	43d2      	mvns	r2, r2
 8003662:	401a      	ands	r2, r3
 8003664:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	019b      	lsls	r3, r3, #6
 800366a:	22ff      	movs	r2, #255	@ 0xff
 800366c:	401a      	ands	r2, r3
 800366e:	1dfb      	adds	r3, r7, #7
 8003670:	781b      	ldrb	r3, [r3, #0]
 8003672:	0018      	movs	r0, r3
 8003674:	2303      	movs	r3, #3
 8003676:	4003      	ands	r3, r0
 8003678:	00db      	lsls	r3, r3, #3
 800367a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800367c:	481f      	ldr	r0, [pc, #124]	@ (80036fc <__NVIC_SetPriority+0xd4>)
 800367e:	1dfb      	adds	r3, r7, #7
 8003680:	781b      	ldrb	r3, [r3, #0]
 8003682:	b25b      	sxtb	r3, r3
 8003684:	089b      	lsrs	r3, r3, #2
 8003686:	430a      	orrs	r2, r1
 8003688:	33c0      	adds	r3, #192	@ 0xc0
 800368a:	009b      	lsls	r3, r3, #2
 800368c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800368e:	e031      	b.n	80036f4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003690:	4a1b      	ldr	r2, [pc, #108]	@ (8003700 <__NVIC_SetPriority+0xd8>)
 8003692:	1dfb      	adds	r3, r7, #7
 8003694:	781b      	ldrb	r3, [r3, #0]
 8003696:	0019      	movs	r1, r3
 8003698:	230f      	movs	r3, #15
 800369a:	400b      	ands	r3, r1
 800369c:	3b08      	subs	r3, #8
 800369e:	089b      	lsrs	r3, r3, #2
 80036a0:	3306      	adds	r3, #6
 80036a2:	009b      	lsls	r3, r3, #2
 80036a4:	18d3      	adds	r3, r2, r3
 80036a6:	3304      	adds	r3, #4
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	1dfa      	adds	r2, r7, #7
 80036ac:	7812      	ldrb	r2, [r2, #0]
 80036ae:	0011      	movs	r1, r2
 80036b0:	2203      	movs	r2, #3
 80036b2:	400a      	ands	r2, r1
 80036b4:	00d2      	lsls	r2, r2, #3
 80036b6:	21ff      	movs	r1, #255	@ 0xff
 80036b8:	4091      	lsls	r1, r2
 80036ba:	000a      	movs	r2, r1
 80036bc:	43d2      	mvns	r2, r2
 80036be:	401a      	ands	r2, r3
 80036c0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	019b      	lsls	r3, r3, #6
 80036c6:	22ff      	movs	r2, #255	@ 0xff
 80036c8:	401a      	ands	r2, r3
 80036ca:	1dfb      	adds	r3, r7, #7
 80036cc:	781b      	ldrb	r3, [r3, #0]
 80036ce:	0018      	movs	r0, r3
 80036d0:	2303      	movs	r3, #3
 80036d2:	4003      	ands	r3, r0
 80036d4:	00db      	lsls	r3, r3, #3
 80036d6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80036d8:	4809      	ldr	r0, [pc, #36]	@ (8003700 <__NVIC_SetPriority+0xd8>)
 80036da:	1dfb      	adds	r3, r7, #7
 80036dc:	781b      	ldrb	r3, [r3, #0]
 80036de:	001c      	movs	r4, r3
 80036e0:	230f      	movs	r3, #15
 80036e2:	4023      	ands	r3, r4
 80036e4:	3b08      	subs	r3, #8
 80036e6:	089b      	lsrs	r3, r3, #2
 80036e8:	430a      	orrs	r2, r1
 80036ea:	3306      	adds	r3, #6
 80036ec:	009b      	lsls	r3, r3, #2
 80036ee:	18c3      	adds	r3, r0, r3
 80036f0:	3304      	adds	r3, #4
 80036f2:	601a      	str	r2, [r3, #0]
}
 80036f4:	46c0      	nop			@ (mov r8, r8)
 80036f6:	46bd      	mov	sp, r7
 80036f8:	b003      	add	sp, #12
 80036fa:	bd90      	pop	{r4, r7, pc}
 80036fc:	e000e100 	.word	0xe000e100
 8003700:	e000ed00 	.word	0xe000ed00

08003704 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b082      	sub	sp, #8
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	1e5a      	subs	r2, r3, #1
 8003710:	2380      	movs	r3, #128	@ 0x80
 8003712:	045b      	lsls	r3, r3, #17
 8003714:	429a      	cmp	r2, r3
 8003716:	d301      	bcc.n	800371c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003718:	2301      	movs	r3, #1
 800371a:	e010      	b.n	800373e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800371c:	4b0a      	ldr	r3, [pc, #40]	@ (8003748 <SysTick_Config+0x44>)
 800371e:	687a      	ldr	r2, [r7, #4]
 8003720:	3a01      	subs	r2, #1
 8003722:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003724:	2301      	movs	r3, #1
 8003726:	425b      	negs	r3, r3
 8003728:	2103      	movs	r1, #3
 800372a:	0018      	movs	r0, r3
 800372c:	f7ff ff7c 	bl	8003628 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003730:	4b05      	ldr	r3, [pc, #20]	@ (8003748 <SysTick_Config+0x44>)
 8003732:	2200      	movs	r2, #0
 8003734:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003736:	4b04      	ldr	r3, [pc, #16]	@ (8003748 <SysTick_Config+0x44>)
 8003738:	2207      	movs	r2, #7
 800373a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800373c:	2300      	movs	r3, #0
}
 800373e:	0018      	movs	r0, r3
 8003740:	46bd      	mov	sp, r7
 8003742:	b002      	add	sp, #8
 8003744:	bd80      	pop	{r7, pc}
 8003746:	46c0      	nop			@ (mov r8, r8)
 8003748:	e000e010 	.word	0xe000e010

0800374c <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800374c:	b580      	push	{r7, lr}
 800374e:	b084      	sub	sp, #16
 8003750:	af00      	add	r7, sp, #0
 8003752:	60b9      	str	r1, [r7, #8]
 8003754:	607a      	str	r2, [r7, #4]
 8003756:	210f      	movs	r1, #15
 8003758:	187b      	adds	r3, r7, r1
 800375a:	1c02      	adds	r2, r0, #0
 800375c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800375e:	68ba      	ldr	r2, [r7, #8]
 8003760:	187b      	adds	r3, r7, r1
 8003762:	781b      	ldrb	r3, [r3, #0]
 8003764:	b25b      	sxtb	r3, r3
 8003766:	0011      	movs	r1, r2
 8003768:	0018      	movs	r0, r3
 800376a:	f7ff ff5d 	bl	8003628 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 800376e:	46c0      	nop			@ (mov r8, r8)
 8003770:	46bd      	mov	sp, r7
 8003772:	b004      	add	sp, #16
 8003774:	bd80      	pop	{r7, pc}

08003776 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003776:	b580      	push	{r7, lr}
 8003778:	b082      	sub	sp, #8
 800377a:	af00      	add	r7, sp, #0
 800377c:	0002      	movs	r2, r0
 800377e:	1dfb      	adds	r3, r7, #7
 8003780:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003782:	1dfb      	adds	r3, r7, #7
 8003784:	781b      	ldrb	r3, [r3, #0]
 8003786:	b25b      	sxtb	r3, r3
 8003788:	0018      	movs	r0, r3
 800378a:	f7ff ff33 	bl	80035f4 <__NVIC_EnableIRQ>
}
 800378e:	46c0      	nop			@ (mov r8, r8)
 8003790:	46bd      	mov	sp, r7
 8003792:	b002      	add	sp, #8
 8003794:	bd80      	pop	{r7, pc}

08003796 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003796:	b580      	push	{r7, lr}
 8003798:	b082      	sub	sp, #8
 800379a:	af00      	add	r7, sp, #0
 800379c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	0018      	movs	r0, r3
 80037a2:	f7ff ffaf 	bl	8003704 <SysTick_Config>
 80037a6:	0003      	movs	r3, r0
}
 80037a8:	0018      	movs	r0, r3
 80037aa:	46bd      	mov	sp, r7
 80037ac:	b002      	add	sp, #8
 80037ae:	bd80      	pop	{r7, pc}

080037b0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b084      	sub	sp, #16
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d101      	bne.n	80037c2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80037be:	2301      	movs	r3, #1
 80037c0:	e061      	b.n	8003886 <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4a32      	ldr	r2, [pc, #200]	@ (8003890 <HAL_DMA_Init+0xe0>)
 80037c8:	4694      	mov	ip, r2
 80037ca:	4463      	add	r3, ip
 80037cc:	2114      	movs	r1, #20
 80037ce:	0018      	movs	r0, r3
 80037d0:	f7fc fcb6 	bl	8000140 <__udivsi3>
 80037d4:	0003      	movs	r3, r0
 80037d6:	009a      	lsls	r2, r3, #2
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->DmaBaseAddress = DMA1;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	4a2d      	ldr	r2, [pc, #180]	@ (8003894 <HAL_DMA_Init+0xe4>)
 80037e0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2225      	movs	r2, #37	@ 0x25
 80037e6:	2102      	movs	r1, #2
 80037e8:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	4a28      	ldr	r2, [pc, #160]	@ (8003898 <HAL_DMA_Init+0xe8>)
 80037f6:	4013      	ands	r3, r2
 80037f8:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003802:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	691b      	ldr	r3, [r3, #16]
 8003808:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800380e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	699b      	ldr	r3, [r3, #24]
 8003814:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800381a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6a1b      	ldr	r3, [r3, #32]
 8003820:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003822:	68fa      	ldr	r2, [r7, #12]
 8003824:	4313      	orrs	r3, r2
 8003826:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	68fa      	ldr	r2, [r7, #12]
 800382e:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	689a      	ldr	r2, [r3, #8]
 8003834:	2380      	movs	r3, #128	@ 0x80
 8003836:	01db      	lsls	r3, r3, #7
 8003838:	429a      	cmp	r2, r3
 800383a:	d018      	beq.n	800386e <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800383c:	4b17      	ldr	r3, [pc, #92]	@ (800389c <HAL_DMA_Init+0xec>)
 800383e:	681a      	ldr	r2, [r3, #0]
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003844:	211c      	movs	r1, #28
 8003846:	400b      	ands	r3, r1
 8003848:	210f      	movs	r1, #15
 800384a:	4099      	lsls	r1, r3
 800384c:	000b      	movs	r3, r1
 800384e:	43d9      	mvns	r1, r3
 8003850:	4b12      	ldr	r3, [pc, #72]	@ (800389c <HAL_DMA_Init+0xec>)
 8003852:	400a      	ands	r2, r1
 8003854:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003856:	4b11      	ldr	r3, [pc, #68]	@ (800389c <HAL_DMA_Init+0xec>)
 8003858:	6819      	ldr	r1, [r3, #0]
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	685a      	ldr	r2, [r3, #4]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003862:	201c      	movs	r0, #28
 8003864:	4003      	ands	r3, r0
 8003866:	409a      	lsls	r2, r3
 8003868:	4b0c      	ldr	r3, [pc, #48]	@ (800389c <HAL_DMA_Init+0xec>)
 800386a:	430a      	orrs	r2, r1
 800386c:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2200      	movs	r2, #0
 8003872:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2225      	movs	r2, #37	@ 0x25
 8003878:	2101      	movs	r1, #1
 800387a:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2224      	movs	r2, #36	@ 0x24
 8003880:	2100      	movs	r1, #0
 8003882:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003884:	2300      	movs	r3, #0
}
 8003886:	0018      	movs	r0, r3
 8003888:	46bd      	mov	sp, r7
 800388a:	b004      	add	sp, #16
 800388c:	bd80      	pop	{r7, pc}
 800388e:	46c0      	nop			@ (mov r8, r8)
 8003890:	bffdfff8 	.word	0xbffdfff8
 8003894:	40020000 	.word	0x40020000
 8003898:	ffff800f 	.word	0xffff800f
 800389c:	400200a8 	.word	0x400200a8

080038a0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b086      	sub	sp, #24
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	60f8      	str	r0, [r7, #12]
 80038a8:	60b9      	str	r1, [r7, #8]
 80038aa:	607a      	str	r2, [r7, #4]
 80038ac:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80038ae:	2317      	movs	r3, #23
 80038b0:	18fb      	adds	r3, r7, r3
 80038b2:	2200      	movs	r2, #0
 80038b4:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	2224      	movs	r2, #36	@ 0x24
 80038ba:	5c9b      	ldrb	r3, [r3, r2]
 80038bc:	2b01      	cmp	r3, #1
 80038be:	d101      	bne.n	80038c4 <HAL_DMA_Start_IT+0x24>
 80038c0:	2302      	movs	r3, #2
 80038c2:	e04f      	b.n	8003964 <HAL_DMA_Start_IT+0xc4>
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	2224      	movs	r2, #36	@ 0x24
 80038c8:	2101      	movs	r1, #1
 80038ca:	5499      	strb	r1, [r3, r2]

  if(HAL_DMA_STATE_READY == hdma->State)
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	2225      	movs	r2, #37	@ 0x25
 80038d0:	5c9b      	ldrb	r3, [r3, r2]
 80038d2:	b2db      	uxtb	r3, r3
 80038d4:	2b01      	cmp	r3, #1
 80038d6:	d13a      	bne.n	800394e <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	2225      	movs	r2, #37	@ 0x25
 80038dc:	2102      	movs	r1, #2
 80038de:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	2200      	movs	r2, #0
 80038e4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	681a      	ldr	r2, [r3, #0]
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	2101      	movs	r1, #1
 80038f2:	438a      	bics	r2, r1
 80038f4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	687a      	ldr	r2, [r7, #4]
 80038fa:	68b9      	ldr	r1, [r7, #8]
 80038fc:	68f8      	ldr	r0, [r7, #12]
 80038fe:	f000 f976 	bl	8003bee <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003906:	2b00      	cmp	r3, #0
 8003908:	d008      	beq.n	800391c <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	681a      	ldr	r2, [r3, #0]
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	210e      	movs	r1, #14
 8003916:	430a      	orrs	r2, r1
 8003918:	601a      	str	r2, [r3, #0]
 800391a:	e00f      	b.n	800393c <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	681a      	ldr	r2, [r3, #0]
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	2104      	movs	r1, #4
 8003928:	438a      	bics	r2, r1
 800392a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	681a      	ldr	r2, [r3, #0]
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	210a      	movs	r1, #10
 8003938:	430a      	orrs	r2, r1
 800393a:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	681a      	ldr	r2, [r3, #0]
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	2101      	movs	r1, #1
 8003948:	430a      	orrs	r2, r1
 800394a:	601a      	str	r2, [r3, #0]
 800394c:	e007      	b.n	800395e <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	2224      	movs	r2, #36	@ 0x24
 8003952:	2100      	movs	r1, #0
 8003954:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003956:	2317      	movs	r3, #23
 8003958:	18fb      	adds	r3, r7, r3
 800395a:	2202      	movs	r2, #2
 800395c:	701a      	strb	r2, [r3, #0]
  }
  return status;
 800395e:	2317      	movs	r3, #23
 8003960:	18fb      	adds	r3, r7, r3
 8003962:	781b      	ldrb	r3, [r3, #0]
}
 8003964:	0018      	movs	r0, r3
 8003966:	46bd      	mov	sp, r7
 8003968:	b006      	add	sp, #24
 800396a:	bd80      	pop	{r7, pc}

0800396c <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b084      	sub	sp, #16
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003974:	230f      	movs	r3, #15
 8003976:	18fb      	adds	r3, r7, r3
 8003978:	2200      	movs	r2, #0
 800397a:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2225      	movs	r2, #37	@ 0x25
 8003980:	5c9b      	ldrb	r3, [r3, r2]
 8003982:	b2db      	uxtb	r3, r3
 8003984:	2b02      	cmp	r3, #2
 8003986:	d008      	beq.n	800399a <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2204      	movs	r2, #4
 800398c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2224      	movs	r2, #36	@ 0x24
 8003992:	2100      	movs	r1, #0
 8003994:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	e024      	b.n	80039e4 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	681a      	ldr	r2, [r3, #0]
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	210e      	movs	r1, #14
 80039a6:	438a      	bics	r2, r1
 80039a8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	681a      	ldr	r2, [r3, #0]
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	2101      	movs	r1, #1
 80039b6:	438a      	bics	r2, r1
 80039b8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039be:	221c      	movs	r2, #28
 80039c0:	401a      	ands	r2, r3
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039c6:	2101      	movs	r1, #1
 80039c8:	4091      	lsls	r1, r2
 80039ca:	000a      	movs	r2, r1
 80039cc:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2225      	movs	r2, #37	@ 0x25
 80039d2:	2101      	movs	r1, #1
 80039d4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2224      	movs	r2, #36	@ 0x24
 80039da:	2100      	movs	r1, #0
 80039dc:	5499      	strb	r1, [r3, r2]

    return status;
 80039de:	230f      	movs	r3, #15
 80039e0:	18fb      	adds	r3, r7, r3
 80039e2:	781b      	ldrb	r3, [r3, #0]
  }
}
 80039e4:	0018      	movs	r0, r3
 80039e6:	46bd      	mov	sp, r7
 80039e8:	b004      	add	sp, #16
 80039ea:	bd80      	pop	{r7, pc}

080039ec <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b084      	sub	sp, #16
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80039f4:	210f      	movs	r1, #15
 80039f6:	187b      	adds	r3, r7, r1
 80039f8:	2200      	movs	r2, #0
 80039fa:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2225      	movs	r2, #37	@ 0x25
 8003a00:	5c9b      	ldrb	r3, [r3, r2]
 8003a02:	b2db      	uxtb	r3, r3
 8003a04:	2b02      	cmp	r3, #2
 8003a06:	d006      	beq.n	8003a16 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2204      	movs	r2, #4
 8003a0c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003a0e:	187b      	adds	r3, r7, r1
 8003a10:	2201      	movs	r2, #1
 8003a12:	701a      	strb	r2, [r3, #0]
 8003a14:	e02a      	b.n	8003a6c <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	681a      	ldr	r2, [r3, #0]
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	210e      	movs	r1, #14
 8003a22:	438a      	bics	r2, r1
 8003a24:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	681a      	ldr	r2, [r3, #0]
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	2101      	movs	r1, #1
 8003a32:	438a      	bics	r2, r1
 8003a34:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a3a:	221c      	movs	r2, #28
 8003a3c:	401a      	ands	r2, r3
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a42:	2101      	movs	r1, #1
 8003a44:	4091      	lsls	r1, r2
 8003a46:	000a      	movs	r2, r1
 8003a48:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2225      	movs	r2, #37	@ 0x25
 8003a4e:	2101      	movs	r1, #1
 8003a50:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2224      	movs	r2, #36	@ 0x24
 8003a56:	2100      	movs	r1, #0
 8003a58:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d004      	beq.n	8003a6c <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a66:	687a      	ldr	r2, [r7, #4]
 8003a68:	0010      	movs	r0, r2
 8003a6a:	4798      	blx	r3
    }
  }
  return status;
 8003a6c:	230f      	movs	r3, #15
 8003a6e:	18fb      	adds	r3, r7, r3
 8003a70:	781b      	ldrb	r3, [r3, #0]
}
 8003a72:	0018      	movs	r0, r3
 8003a74:	46bd      	mov	sp, r7
 8003a76:	b004      	add	sp, #16
 8003a78:	bd80      	pop	{r7, pc}

08003a7a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003a7a:	b580      	push	{r7, lr}
 8003a7c:	b084      	sub	sp, #16
 8003a7e:	af00      	add	r7, sp, #0
 8003a80:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a96:	221c      	movs	r2, #28
 8003a98:	4013      	ands	r3, r2
 8003a9a:	2204      	movs	r2, #4
 8003a9c:	409a      	lsls	r2, r3
 8003a9e:	0013      	movs	r3, r2
 8003aa0:	68fa      	ldr	r2, [r7, #12]
 8003aa2:	4013      	ands	r3, r2
 8003aa4:	d026      	beq.n	8003af4 <HAL_DMA_IRQHandler+0x7a>
 8003aa6:	68bb      	ldr	r3, [r7, #8]
 8003aa8:	2204      	movs	r2, #4
 8003aaa:	4013      	ands	r3, r2
 8003aac:	d022      	beq.n	8003af4 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	2220      	movs	r2, #32
 8003ab6:	4013      	ands	r3, r2
 8003ab8:	d107      	bne.n	8003aca <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	681a      	ldr	r2, [r3, #0]
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	2104      	movs	r1, #4
 8003ac6:	438a      	bics	r2, r1
 8003ac8:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ace:	221c      	movs	r2, #28
 8003ad0:	401a      	ands	r2, r3
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ad6:	2104      	movs	r1, #4
 8003ad8:	4091      	lsls	r1, r2
 8003ada:	000a      	movs	r2, r1
 8003adc:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d100      	bne.n	8003ae8 <HAL_DMA_IRQHandler+0x6e>
 8003ae6:	e071      	b.n	8003bcc <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003aec:	687a      	ldr	r2, [r7, #4]
 8003aee:	0010      	movs	r0, r2
 8003af0:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 8003af2:	e06b      	b.n	8003bcc <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003af8:	221c      	movs	r2, #28
 8003afa:	4013      	ands	r3, r2
 8003afc:	2202      	movs	r2, #2
 8003afe:	409a      	lsls	r2, r3
 8003b00:	0013      	movs	r3, r2
 8003b02:	68fa      	ldr	r2, [r7, #12]
 8003b04:	4013      	ands	r3, r2
 8003b06:	d02d      	beq.n	8003b64 <HAL_DMA_IRQHandler+0xea>
 8003b08:	68bb      	ldr	r3, [r7, #8]
 8003b0a:	2202      	movs	r2, #2
 8003b0c:	4013      	ands	r3, r2
 8003b0e:	d029      	beq.n	8003b64 <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	2220      	movs	r2, #32
 8003b18:	4013      	ands	r3, r2
 8003b1a:	d10b      	bne.n	8003b34 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	681a      	ldr	r2, [r3, #0]
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	210a      	movs	r1, #10
 8003b28:	438a      	bics	r2, r1
 8003b2a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2225      	movs	r2, #37	@ 0x25
 8003b30:	2101      	movs	r1, #1
 8003b32:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b38:	221c      	movs	r2, #28
 8003b3a:	401a      	ands	r2, r3
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b40:	2102      	movs	r1, #2
 8003b42:	4091      	lsls	r1, r2
 8003b44:	000a      	movs	r2, r1
 8003b46:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2224      	movs	r2, #36	@ 0x24
 8003b4c:	2100      	movs	r1, #0
 8003b4e:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d039      	beq.n	8003bcc <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b5c:	687a      	ldr	r2, [r7, #4]
 8003b5e:	0010      	movs	r0, r2
 8003b60:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003b62:	e033      	b.n	8003bcc <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b68:	221c      	movs	r2, #28
 8003b6a:	4013      	ands	r3, r2
 8003b6c:	2208      	movs	r2, #8
 8003b6e:	409a      	lsls	r2, r3
 8003b70:	0013      	movs	r3, r2
 8003b72:	68fa      	ldr	r2, [r7, #12]
 8003b74:	4013      	ands	r3, r2
 8003b76:	d02a      	beq.n	8003bce <HAL_DMA_IRQHandler+0x154>
 8003b78:	68bb      	ldr	r3, [r7, #8]
 8003b7a:	2208      	movs	r2, #8
 8003b7c:	4013      	ands	r3, r2
 8003b7e:	d026      	beq.n	8003bce <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	681a      	ldr	r2, [r3, #0]
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	210e      	movs	r1, #14
 8003b8c:	438a      	bics	r2, r1
 8003b8e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b94:	221c      	movs	r2, #28
 8003b96:	401a      	ands	r2, r3
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b9c:	2101      	movs	r1, #1
 8003b9e:	4091      	lsls	r1, r2
 8003ba0:	000a      	movs	r2, r1
 8003ba2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2225      	movs	r2, #37	@ 0x25
 8003bae:	2101      	movs	r1, #1
 8003bb0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2224      	movs	r2, #36	@ 0x24
 8003bb6:	2100      	movs	r1, #0
 8003bb8:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d005      	beq.n	8003bce <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003bc6:	687a      	ldr	r2, [r7, #4]
 8003bc8:	0010      	movs	r0, r2
 8003bca:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003bcc:	46c0      	nop			@ (mov r8, r8)
 8003bce:	46c0      	nop			@ (mov r8, r8)
}
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	b004      	add	sp, #16
 8003bd4:	bd80      	pop	{r7, pc}

08003bd6 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003bd6:	b580      	push	{r7, lr}
 8003bd8:	b082      	sub	sp, #8
 8003bda:	af00      	add	r7, sp, #0
 8003bdc:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2225      	movs	r2, #37	@ 0x25
 8003be2:	5c9b      	ldrb	r3, [r3, r2]
 8003be4:	b2db      	uxtb	r3, r3
}
 8003be6:	0018      	movs	r0, r3
 8003be8:	46bd      	mov	sp, r7
 8003bea:	b002      	add	sp, #8
 8003bec:	bd80      	pop	{r7, pc}

08003bee <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003bee:	b580      	push	{r7, lr}
 8003bf0:	b084      	sub	sp, #16
 8003bf2:	af00      	add	r7, sp, #0
 8003bf4:	60f8      	str	r0, [r7, #12]
 8003bf6:	60b9      	str	r1, [r7, #8]
 8003bf8:	607a      	str	r2, [r7, #4]
 8003bfa:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c00:	221c      	movs	r2, #28
 8003c02:	401a      	ands	r2, r3
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c08:	2101      	movs	r1, #1
 8003c0a:	4091      	lsls	r1, r2
 8003c0c:	000a      	movs	r2, r1
 8003c0e:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	683a      	ldr	r2, [r7, #0]
 8003c16:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	689b      	ldr	r3, [r3, #8]
 8003c1c:	2b10      	cmp	r3, #16
 8003c1e:	d108      	bne.n	8003c32 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	687a      	ldr	r2, [r7, #4]
 8003c26:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	68ba      	ldr	r2, [r7, #8]
 8003c2e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003c30:	e007      	b.n	8003c42 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	68ba      	ldr	r2, [r7, #8]
 8003c38:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	687a      	ldr	r2, [r7, #4]
 8003c40:	60da      	str	r2, [r3, #12]
}
 8003c42:	46c0      	nop			@ (mov r8, r8)
 8003c44:	46bd      	mov	sp, r7
 8003c46:	b004      	add	sp, #16
 8003c48:	bd80      	pop	{r7, pc}
	...

08003c4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b086      	sub	sp, #24
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
 8003c54:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003c56:	2300      	movs	r3, #0
 8003c58:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8003c5e:	2300      	movs	r3, #0
 8003c60:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8003c62:	e155      	b.n	8003f10 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	2101      	movs	r1, #1
 8003c6a:	697a      	ldr	r2, [r7, #20]
 8003c6c:	4091      	lsls	r1, r2
 8003c6e:	000a      	movs	r2, r1
 8003c70:	4013      	ands	r3, r2
 8003c72:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d100      	bne.n	8003c7c <HAL_GPIO_Init+0x30>
 8003c7a:	e146      	b.n	8003f0a <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	685b      	ldr	r3, [r3, #4]
 8003c80:	2203      	movs	r2, #3
 8003c82:	4013      	ands	r3, r2
 8003c84:	2b01      	cmp	r3, #1
 8003c86:	d005      	beq.n	8003c94 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	685b      	ldr	r3, [r3, #4]
 8003c8c:	2203      	movs	r2, #3
 8003c8e:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003c90:	2b02      	cmp	r3, #2
 8003c92:	d130      	bne.n	8003cf6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	689b      	ldr	r3, [r3, #8]
 8003c98:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8003c9a:	697b      	ldr	r3, [r7, #20]
 8003c9c:	005b      	lsls	r3, r3, #1
 8003c9e:	2203      	movs	r2, #3
 8003ca0:	409a      	lsls	r2, r3
 8003ca2:	0013      	movs	r3, r2
 8003ca4:	43da      	mvns	r2, r3
 8003ca6:	693b      	ldr	r3, [r7, #16]
 8003ca8:	4013      	ands	r3, r2
 8003caa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003cac:	683b      	ldr	r3, [r7, #0]
 8003cae:	68da      	ldr	r2, [r3, #12]
 8003cb0:	697b      	ldr	r3, [r7, #20]
 8003cb2:	005b      	lsls	r3, r3, #1
 8003cb4:	409a      	lsls	r2, r3
 8003cb6:	0013      	movs	r3, r2
 8003cb8:	693a      	ldr	r2, [r7, #16]
 8003cba:	4313      	orrs	r3, r2
 8003cbc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	693a      	ldr	r2, [r7, #16]
 8003cc2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	685b      	ldr	r3, [r3, #4]
 8003cc8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003cca:	2201      	movs	r2, #1
 8003ccc:	697b      	ldr	r3, [r7, #20]
 8003cce:	409a      	lsls	r2, r3
 8003cd0:	0013      	movs	r3, r2
 8003cd2:	43da      	mvns	r2, r3
 8003cd4:	693b      	ldr	r3, [r7, #16]
 8003cd6:	4013      	ands	r3, r2
 8003cd8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	091b      	lsrs	r3, r3, #4
 8003ce0:	2201      	movs	r2, #1
 8003ce2:	401a      	ands	r2, r3
 8003ce4:	697b      	ldr	r3, [r7, #20]
 8003ce6:	409a      	lsls	r2, r3
 8003ce8:	0013      	movs	r3, r2
 8003cea:	693a      	ldr	r2, [r7, #16]
 8003cec:	4313      	orrs	r3, r2
 8003cee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	693a      	ldr	r2, [r7, #16]
 8003cf4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003cf6:	683b      	ldr	r3, [r7, #0]
 8003cf8:	685b      	ldr	r3, [r3, #4]
 8003cfa:	2203      	movs	r2, #3
 8003cfc:	4013      	ands	r3, r2
 8003cfe:	2b03      	cmp	r3, #3
 8003d00:	d017      	beq.n	8003d32 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	68db      	ldr	r3, [r3, #12]
 8003d06:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003d08:	697b      	ldr	r3, [r7, #20]
 8003d0a:	005b      	lsls	r3, r3, #1
 8003d0c:	2203      	movs	r2, #3
 8003d0e:	409a      	lsls	r2, r3
 8003d10:	0013      	movs	r3, r2
 8003d12:	43da      	mvns	r2, r3
 8003d14:	693b      	ldr	r3, [r7, #16]
 8003d16:	4013      	ands	r3, r2
 8003d18:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	689a      	ldr	r2, [r3, #8]
 8003d1e:	697b      	ldr	r3, [r7, #20]
 8003d20:	005b      	lsls	r3, r3, #1
 8003d22:	409a      	lsls	r2, r3
 8003d24:	0013      	movs	r3, r2
 8003d26:	693a      	ldr	r2, [r7, #16]
 8003d28:	4313      	orrs	r3, r2
 8003d2a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	693a      	ldr	r2, [r7, #16]
 8003d30:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	685b      	ldr	r3, [r3, #4]
 8003d36:	2203      	movs	r2, #3
 8003d38:	4013      	ands	r3, r2
 8003d3a:	2b02      	cmp	r3, #2
 8003d3c:	d123      	bne.n	8003d86 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003d3e:	697b      	ldr	r3, [r7, #20]
 8003d40:	08da      	lsrs	r2, r3, #3
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	3208      	adds	r2, #8
 8003d46:	0092      	lsls	r2, r2, #2
 8003d48:	58d3      	ldr	r3, [r2, r3]
 8003d4a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8003d4c:	697b      	ldr	r3, [r7, #20]
 8003d4e:	2207      	movs	r2, #7
 8003d50:	4013      	ands	r3, r2
 8003d52:	009b      	lsls	r3, r3, #2
 8003d54:	220f      	movs	r2, #15
 8003d56:	409a      	lsls	r2, r3
 8003d58:	0013      	movs	r3, r2
 8003d5a:	43da      	mvns	r2, r3
 8003d5c:	693b      	ldr	r3, [r7, #16]
 8003d5e:	4013      	ands	r3, r2
 8003d60:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	691a      	ldr	r2, [r3, #16]
 8003d66:	697b      	ldr	r3, [r7, #20]
 8003d68:	2107      	movs	r1, #7
 8003d6a:	400b      	ands	r3, r1
 8003d6c:	009b      	lsls	r3, r3, #2
 8003d6e:	409a      	lsls	r2, r3
 8003d70:	0013      	movs	r3, r2
 8003d72:	693a      	ldr	r2, [r7, #16]
 8003d74:	4313      	orrs	r3, r2
 8003d76:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003d78:	697b      	ldr	r3, [r7, #20]
 8003d7a:	08da      	lsrs	r2, r3, #3
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	3208      	adds	r2, #8
 8003d80:	0092      	lsls	r2, r2, #2
 8003d82:	6939      	ldr	r1, [r7, #16]
 8003d84:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003d8c:	697b      	ldr	r3, [r7, #20]
 8003d8e:	005b      	lsls	r3, r3, #1
 8003d90:	2203      	movs	r2, #3
 8003d92:	409a      	lsls	r2, r3
 8003d94:	0013      	movs	r3, r2
 8003d96:	43da      	mvns	r2, r3
 8003d98:	693b      	ldr	r3, [r7, #16]
 8003d9a:	4013      	ands	r3, r2
 8003d9c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	685b      	ldr	r3, [r3, #4]
 8003da2:	2203      	movs	r2, #3
 8003da4:	401a      	ands	r2, r3
 8003da6:	697b      	ldr	r3, [r7, #20]
 8003da8:	005b      	lsls	r3, r3, #1
 8003daa:	409a      	lsls	r2, r3
 8003dac:	0013      	movs	r3, r2
 8003dae:	693a      	ldr	r2, [r7, #16]
 8003db0:	4313      	orrs	r3, r2
 8003db2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	693a      	ldr	r2, [r7, #16]
 8003db8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	685a      	ldr	r2, [r3, #4]
 8003dbe:	23c0      	movs	r3, #192	@ 0xc0
 8003dc0:	029b      	lsls	r3, r3, #10
 8003dc2:	4013      	ands	r3, r2
 8003dc4:	d100      	bne.n	8003dc8 <HAL_GPIO_Init+0x17c>
 8003dc6:	e0a0      	b.n	8003f0a <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003dc8:	4b57      	ldr	r3, [pc, #348]	@ (8003f28 <HAL_GPIO_Init+0x2dc>)
 8003dca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003dcc:	4b56      	ldr	r3, [pc, #344]	@ (8003f28 <HAL_GPIO_Init+0x2dc>)
 8003dce:	2101      	movs	r1, #1
 8003dd0:	430a      	orrs	r2, r1
 8003dd2:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8003dd4:	4a55      	ldr	r2, [pc, #340]	@ (8003f2c <HAL_GPIO_Init+0x2e0>)
 8003dd6:	697b      	ldr	r3, [r7, #20]
 8003dd8:	089b      	lsrs	r3, r3, #2
 8003dda:	3302      	adds	r3, #2
 8003ddc:	009b      	lsls	r3, r3, #2
 8003dde:	589b      	ldr	r3, [r3, r2]
 8003de0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8003de2:	697b      	ldr	r3, [r7, #20]
 8003de4:	2203      	movs	r2, #3
 8003de6:	4013      	ands	r3, r2
 8003de8:	009b      	lsls	r3, r3, #2
 8003dea:	220f      	movs	r2, #15
 8003dec:	409a      	lsls	r2, r3
 8003dee:	0013      	movs	r3, r2
 8003df0:	43da      	mvns	r2, r3
 8003df2:	693b      	ldr	r3, [r7, #16]
 8003df4:	4013      	ands	r3, r2
 8003df6:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8003df8:	687a      	ldr	r2, [r7, #4]
 8003dfa:	23a0      	movs	r3, #160	@ 0xa0
 8003dfc:	05db      	lsls	r3, r3, #23
 8003dfe:	429a      	cmp	r2, r3
 8003e00:	d01f      	beq.n	8003e42 <HAL_GPIO_Init+0x1f6>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	4a4a      	ldr	r2, [pc, #296]	@ (8003f30 <HAL_GPIO_Init+0x2e4>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d019      	beq.n	8003e3e <HAL_GPIO_Init+0x1f2>
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	4a49      	ldr	r2, [pc, #292]	@ (8003f34 <HAL_GPIO_Init+0x2e8>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d013      	beq.n	8003e3a <HAL_GPIO_Init+0x1ee>
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	4a48      	ldr	r2, [pc, #288]	@ (8003f38 <HAL_GPIO_Init+0x2ec>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d00d      	beq.n	8003e36 <HAL_GPIO_Init+0x1ea>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	4a47      	ldr	r2, [pc, #284]	@ (8003f3c <HAL_GPIO_Init+0x2f0>)
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d007      	beq.n	8003e32 <HAL_GPIO_Init+0x1e6>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	4a46      	ldr	r2, [pc, #280]	@ (8003f40 <HAL_GPIO_Init+0x2f4>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d101      	bne.n	8003e2e <HAL_GPIO_Init+0x1e2>
 8003e2a:	2305      	movs	r3, #5
 8003e2c:	e00a      	b.n	8003e44 <HAL_GPIO_Init+0x1f8>
 8003e2e:	2306      	movs	r3, #6
 8003e30:	e008      	b.n	8003e44 <HAL_GPIO_Init+0x1f8>
 8003e32:	2304      	movs	r3, #4
 8003e34:	e006      	b.n	8003e44 <HAL_GPIO_Init+0x1f8>
 8003e36:	2303      	movs	r3, #3
 8003e38:	e004      	b.n	8003e44 <HAL_GPIO_Init+0x1f8>
 8003e3a:	2302      	movs	r3, #2
 8003e3c:	e002      	b.n	8003e44 <HAL_GPIO_Init+0x1f8>
 8003e3e:	2301      	movs	r3, #1
 8003e40:	e000      	b.n	8003e44 <HAL_GPIO_Init+0x1f8>
 8003e42:	2300      	movs	r3, #0
 8003e44:	697a      	ldr	r2, [r7, #20]
 8003e46:	2103      	movs	r1, #3
 8003e48:	400a      	ands	r2, r1
 8003e4a:	0092      	lsls	r2, r2, #2
 8003e4c:	4093      	lsls	r3, r2
 8003e4e:	693a      	ldr	r2, [r7, #16]
 8003e50:	4313      	orrs	r3, r2
 8003e52:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003e54:	4935      	ldr	r1, [pc, #212]	@ (8003f2c <HAL_GPIO_Init+0x2e0>)
 8003e56:	697b      	ldr	r3, [r7, #20]
 8003e58:	089b      	lsrs	r3, r3, #2
 8003e5a:	3302      	adds	r3, #2
 8003e5c:	009b      	lsls	r3, r3, #2
 8003e5e:	693a      	ldr	r2, [r7, #16]
 8003e60:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003e62:	4b38      	ldr	r3, [pc, #224]	@ (8003f44 <HAL_GPIO_Init+0x2f8>)
 8003e64:	689b      	ldr	r3, [r3, #8]
 8003e66:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	43da      	mvns	r2, r3
 8003e6c:	693b      	ldr	r3, [r7, #16]
 8003e6e:	4013      	ands	r3, r2
 8003e70:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	685a      	ldr	r2, [r3, #4]
 8003e76:	2380      	movs	r3, #128	@ 0x80
 8003e78:	035b      	lsls	r3, r3, #13
 8003e7a:	4013      	ands	r3, r2
 8003e7c:	d003      	beq.n	8003e86 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8003e7e:	693a      	ldr	r2, [r7, #16]
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	4313      	orrs	r3, r2
 8003e84:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003e86:	4b2f      	ldr	r3, [pc, #188]	@ (8003f44 <HAL_GPIO_Init+0x2f8>)
 8003e88:	693a      	ldr	r2, [r7, #16]
 8003e8a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8003e8c:	4b2d      	ldr	r3, [pc, #180]	@ (8003f44 <HAL_GPIO_Init+0x2f8>)
 8003e8e:	68db      	ldr	r3, [r3, #12]
 8003e90:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	43da      	mvns	r2, r3
 8003e96:	693b      	ldr	r3, [r7, #16]
 8003e98:	4013      	ands	r3, r2
 8003e9a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	685a      	ldr	r2, [r3, #4]
 8003ea0:	2380      	movs	r3, #128	@ 0x80
 8003ea2:	039b      	lsls	r3, r3, #14
 8003ea4:	4013      	ands	r3, r2
 8003ea6:	d003      	beq.n	8003eb0 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8003ea8:	693a      	ldr	r2, [r7, #16]
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	4313      	orrs	r3, r2
 8003eae:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003eb0:	4b24      	ldr	r3, [pc, #144]	@ (8003f44 <HAL_GPIO_Init+0x2f8>)
 8003eb2:	693a      	ldr	r2, [r7, #16]
 8003eb4:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8003eb6:	4b23      	ldr	r3, [pc, #140]	@ (8003f44 <HAL_GPIO_Init+0x2f8>)
 8003eb8:	685b      	ldr	r3, [r3, #4]
 8003eba:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	43da      	mvns	r2, r3
 8003ec0:	693b      	ldr	r3, [r7, #16]
 8003ec2:	4013      	ands	r3, r2
 8003ec4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003ec6:	683b      	ldr	r3, [r7, #0]
 8003ec8:	685a      	ldr	r2, [r3, #4]
 8003eca:	2380      	movs	r3, #128	@ 0x80
 8003ecc:	029b      	lsls	r3, r3, #10
 8003ece:	4013      	ands	r3, r2
 8003ed0:	d003      	beq.n	8003eda <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8003ed2:	693a      	ldr	r2, [r7, #16]
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	4313      	orrs	r3, r2
 8003ed8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003eda:	4b1a      	ldr	r3, [pc, #104]	@ (8003f44 <HAL_GPIO_Init+0x2f8>)
 8003edc:	693a      	ldr	r2, [r7, #16]
 8003ede:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003ee0:	4b18      	ldr	r3, [pc, #96]	@ (8003f44 <HAL_GPIO_Init+0x2f8>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	43da      	mvns	r2, r3
 8003eea:	693b      	ldr	r3, [r7, #16]
 8003eec:	4013      	ands	r3, r2
 8003eee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	685a      	ldr	r2, [r3, #4]
 8003ef4:	2380      	movs	r3, #128	@ 0x80
 8003ef6:	025b      	lsls	r3, r3, #9
 8003ef8:	4013      	ands	r3, r2
 8003efa:	d003      	beq.n	8003f04 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8003efc:	693a      	ldr	r2, [r7, #16]
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	4313      	orrs	r3, r2
 8003f02:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003f04:	4b0f      	ldr	r3, [pc, #60]	@ (8003f44 <HAL_GPIO_Init+0x2f8>)
 8003f06:	693a      	ldr	r2, [r7, #16]
 8003f08:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8003f0a:	697b      	ldr	r3, [r7, #20]
 8003f0c:	3301      	adds	r3, #1
 8003f0e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8003f10:	683b      	ldr	r3, [r7, #0]
 8003f12:	681a      	ldr	r2, [r3, #0]
 8003f14:	697b      	ldr	r3, [r7, #20]
 8003f16:	40da      	lsrs	r2, r3
 8003f18:	1e13      	subs	r3, r2, #0
 8003f1a:	d000      	beq.n	8003f1e <HAL_GPIO_Init+0x2d2>
 8003f1c:	e6a2      	b.n	8003c64 <HAL_GPIO_Init+0x18>
  }
}
 8003f1e:	46c0      	nop			@ (mov r8, r8)
 8003f20:	46c0      	nop			@ (mov r8, r8)
 8003f22:	46bd      	mov	sp, r7
 8003f24:	b006      	add	sp, #24
 8003f26:	bd80      	pop	{r7, pc}
 8003f28:	40021000 	.word	0x40021000
 8003f2c:	40010000 	.word	0x40010000
 8003f30:	50000400 	.word	0x50000400
 8003f34:	50000800 	.word	0x50000800
 8003f38:	50000c00 	.word	0x50000c00
 8003f3c:	50001000 	.word	0x50001000
 8003f40:	50001c00 	.word	0x50001c00
 8003f44:	40010400 	.word	0x40010400

08003f48 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b082      	sub	sp, #8
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
 8003f50:	0008      	movs	r0, r1
 8003f52:	0011      	movs	r1, r2
 8003f54:	1cbb      	adds	r3, r7, #2
 8003f56:	1c02      	adds	r2, r0, #0
 8003f58:	801a      	strh	r2, [r3, #0]
 8003f5a:	1c7b      	adds	r3, r7, #1
 8003f5c:	1c0a      	adds	r2, r1, #0
 8003f5e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003f60:	1c7b      	adds	r3, r7, #1
 8003f62:	781b      	ldrb	r3, [r3, #0]
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d004      	beq.n	8003f72 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003f68:	1cbb      	adds	r3, r7, #2
 8003f6a:	881a      	ldrh	r2, [r3, #0]
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8003f70:	e003      	b.n	8003f7a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8003f72:	1cbb      	adds	r3, r7, #2
 8003f74:	881a      	ldrh	r2, [r3, #0]
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003f7a:	46c0      	nop			@ (mov r8, r8)
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	b002      	add	sp, #8
 8003f80:	bd80      	pop	{r7, pc}
	...

08003f84 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b082      	sub	sp, #8
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	0002      	movs	r2, r0
 8003f8c:	1dbb      	adds	r3, r7, #6
 8003f8e:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003f90:	4b09      	ldr	r3, [pc, #36]	@ (8003fb8 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8003f92:	695b      	ldr	r3, [r3, #20]
 8003f94:	1dba      	adds	r2, r7, #6
 8003f96:	8812      	ldrh	r2, [r2, #0]
 8003f98:	4013      	ands	r3, r2
 8003f9a:	d008      	beq.n	8003fae <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003f9c:	4b06      	ldr	r3, [pc, #24]	@ (8003fb8 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8003f9e:	1dba      	adds	r2, r7, #6
 8003fa0:	8812      	ldrh	r2, [r2, #0]
 8003fa2:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003fa4:	1dbb      	adds	r3, r7, #6
 8003fa6:	881b      	ldrh	r3, [r3, #0]
 8003fa8:	0018      	movs	r0, r3
 8003faa:	f000 f807 	bl	8003fbc <HAL_GPIO_EXTI_Callback>
  }
}
 8003fae:	46c0      	nop			@ (mov r8, r8)
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	b002      	add	sp, #8
 8003fb4:	bd80      	pop	{r7, pc}
 8003fb6:	46c0      	nop			@ (mov r8, r8)
 8003fb8:	40010400 	.word	0x40010400

08003fbc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b082      	sub	sp, #8
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	0002      	movs	r2, r0
 8003fc4:	1dbb      	adds	r3, r7, #6
 8003fc6:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003fc8:	46c0      	nop			@ (mov r8, r8)
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	b002      	add	sp, #8
 8003fce:	bd80      	pop	{r7, pc}

08003fd0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b082      	sub	sp, #8
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d101      	bne.n	8003fe2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e08f      	b.n	8004102 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2241      	movs	r2, #65	@ 0x41
 8003fe6:	5c9b      	ldrb	r3, [r3, r2]
 8003fe8:	b2db      	uxtb	r3, r3
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d107      	bne.n	8003ffe <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2240      	movs	r2, #64	@ 0x40
 8003ff2:	2100      	movs	r1, #0
 8003ff4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	0018      	movs	r0, r3
 8003ffa:	f7fe ffc5 	bl	8002f88 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2241      	movs	r2, #65	@ 0x41
 8004002:	2124      	movs	r1, #36	@ 0x24
 8004004:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	681a      	ldr	r2, [r3, #0]
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	2101      	movs	r1, #1
 8004012:	438a      	bics	r2, r1
 8004014:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	685a      	ldr	r2, [r3, #4]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	493b      	ldr	r1, [pc, #236]	@ (800410c <HAL_I2C_Init+0x13c>)
 8004020:	400a      	ands	r2, r1
 8004022:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	689a      	ldr	r2, [r3, #8]
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4938      	ldr	r1, [pc, #224]	@ (8004110 <HAL_I2C_Init+0x140>)
 8004030:	400a      	ands	r2, r1
 8004032:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	68db      	ldr	r3, [r3, #12]
 8004038:	2b01      	cmp	r3, #1
 800403a:	d108      	bne.n	800404e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	689a      	ldr	r2, [r3, #8]
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	2180      	movs	r1, #128	@ 0x80
 8004046:	0209      	lsls	r1, r1, #8
 8004048:	430a      	orrs	r2, r1
 800404a:	609a      	str	r2, [r3, #8]
 800404c:	e007      	b.n	800405e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	689a      	ldr	r2, [r3, #8]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	2184      	movs	r1, #132	@ 0x84
 8004058:	0209      	lsls	r1, r1, #8
 800405a:	430a      	orrs	r2, r1
 800405c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	68db      	ldr	r3, [r3, #12]
 8004062:	2b02      	cmp	r3, #2
 8004064:	d109      	bne.n	800407a <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	685a      	ldr	r2, [r3, #4]
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	2180      	movs	r1, #128	@ 0x80
 8004072:	0109      	lsls	r1, r1, #4
 8004074:	430a      	orrs	r2, r1
 8004076:	605a      	str	r2, [r3, #4]
 8004078:	e007      	b.n	800408a <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	685a      	ldr	r2, [r3, #4]
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	4923      	ldr	r1, [pc, #140]	@ (8004114 <HAL_I2C_Init+0x144>)
 8004086:	400a      	ands	r2, r1
 8004088:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	685a      	ldr	r2, [r3, #4]
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	4920      	ldr	r1, [pc, #128]	@ (8004118 <HAL_I2C_Init+0x148>)
 8004096:	430a      	orrs	r2, r1
 8004098:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	68da      	ldr	r2, [r3, #12]
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	491a      	ldr	r1, [pc, #104]	@ (8004110 <HAL_I2C_Init+0x140>)
 80040a6:	400a      	ands	r2, r1
 80040a8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	691a      	ldr	r2, [r3, #16]
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	695b      	ldr	r3, [r3, #20]
 80040b2:	431a      	orrs	r2, r3
 80040b4:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	699b      	ldr	r3, [r3, #24]
 80040ba:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	430a      	orrs	r2, r1
 80040c2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	69d9      	ldr	r1, [r3, #28]
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6a1a      	ldr	r2, [r3, #32]
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	430a      	orrs	r2, r1
 80040d2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	681a      	ldr	r2, [r3, #0]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	2101      	movs	r1, #1
 80040e0:	430a      	orrs	r2, r1
 80040e2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2200      	movs	r2, #0
 80040e8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	2241      	movs	r2, #65	@ 0x41
 80040ee:	2120      	movs	r1, #32
 80040f0:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2200      	movs	r2, #0
 80040f6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2242      	movs	r2, #66	@ 0x42
 80040fc:	2100      	movs	r1, #0
 80040fe:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004100:	2300      	movs	r3, #0
}
 8004102:	0018      	movs	r0, r3
 8004104:	46bd      	mov	sp, r7
 8004106:	b002      	add	sp, #8
 8004108:	bd80      	pop	{r7, pc}
 800410a:	46c0      	nop			@ (mov r8, r8)
 800410c:	f0ffffff 	.word	0xf0ffffff
 8004110:	ffff7fff 	.word	0xffff7fff
 8004114:	fffff7ff 	.word	0xfffff7ff
 8004118:	02008000 	.word	0x02008000

0800411c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800411c:	b590      	push	{r4, r7, lr}
 800411e:	b089      	sub	sp, #36	@ 0x24
 8004120:	af02      	add	r7, sp, #8
 8004122:	60f8      	str	r0, [r7, #12]
 8004124:	000c      	movs	r4, r1
 8004126:	0010      	movs	r0, r2
 8004128:	0019      	movs	r1, r3
 800412a:	230a      	movs	r3, #10
 800412c:	18fb      	adds	r3, r7, r3
 800412e:	1c22      	adds	r2, r4, #0
 8004130:	801a      	strh	r2, [r3, #0]
 8004132:	2308      	movs	r3, #8
 8004134:	18fb      	adds	r3, r7, r3
 8004136:	1c02      	adds	r2, r0, #0
 8004138:	801a      	strh	r2, [r3, #0]
 800413a:	1dbb      	adds	r3, r7, #6
 800413c:	1c0a      	adds	r2, r1, #0
 800413e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	2241      	movs	r2, #65	@ 0x41
 8004144:	5c9b      	ldrb	r3, [r3, r2]
 8004146:	b2db      	uxtb	r3, r3
 8004148:	2b20      	cmp	r3, #32
 800414a:	d000      	beq.n	800414e <HAL_I2C_Mem_Write+0x32>
 800414c:	e10c      	b.n	8004368 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 800414e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004150:	2b00      	cmp	r3, #0
 8004152:	d004      	beq.n	800415e <HAL_I2C_Mem_Write+0x42>
 8004154:	232c      	movs	r3, #44	@ 0x2c
 8004156:	18fb      	adds	r3, r7, r3
 8004158:	881b      	ldrh	r3, [r3, #0]
 800415a:	2b00      	cmp	r3, #0
 800415c:	d105      	bne.n	800416a <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	2280      	movs	r2, #128	@ 0x80
 8004162:	0092      	lsls	r2, r2, #2
 8004164:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004166:	2301      	movs	r3, #1
 8004168:	e0ff      	b.n	800436a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	2240      	movs	r2, #64	@ 0x40
 800416e:	5c9b      	ldrb	r3, [r3, r2]
 8004170:	2b01      	cmp	r3, #1
 8004172:	d101      	bne.n	8004178 <HAL_I2C_Mem_Write+0x5c>
 8004174:	2302      	movs	r3, #2
 8004176:	e0f8      	b.n	800436a <HAL_I2C_Mem_Write+0x24e>
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	2240      	movs	r2, #64	@ 0x40
 800417c:	2101      	movs	r1, #1
 800417e:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004180:	f7ff fa0a 	bl	8003598 <HAL_GetTick>
 8004184:	0003      	movs	r3, r0
 8004186:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004188:	2380      	movs	r3, #128	@ 0x80
 800418a:	0219      	lsls	r1, r3, #8
 800418c:	68f8      	ldr	r0, [r7, #12]
 800418e:	697b      	ldr	r3, [r7, #20]
 8004190:	9300      	str	r3, [sp, #0]
 8004192:	2319      	movs	r3, #25
 8004194:	2201      	movs	r2, #1
 8004196:	f001 fd8f 	bl	8005cb8 <I2C_WaitOnFlagUntilTimeout>
 800419a:	1e03      	subs	r3, r0, #0
 800419c:	d001      	beq.n	80041a2 <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 800419e:	2301      	movs	r3, #1
 80041a0:	e0e3      	b.n	800436a <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	2241      	movs	r2, #65	@ 0x41
 80041a6:	2121      	movs	r1, #33	@ 0x21
 80041a8:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	2242      	movs	r2, #66	@ 0x42
 80041ae:	2140      	movs	r1, #64	@ 0x40
 80041b0:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	2200      	movs	r2, #0
 80041b6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80041bc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	222c      	movs	r2, #44	@ 0x2c
 80041c2:	18ba      	adds	r2, r7, r2
 80041c4:	8812      	ldrh	r2, [r2, #0]
 80041c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	2200      	movs	r2, #0
 80041cc:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80041ce:	1dbb      	adds	r3, r7, #6
 80041d0:	881c      	ldrh	r4, [r3, #0]
 80041d2:	2308      	movs	r3, #8
 80041d4:	18fb      	adds	r3, r7, r3
 80041d6:	881a      	ldrh	r2, [r3, #0]
 80041d8:	230a      	movs	r3, #10
 80041da:	18fb      	adds	r3, r7, r3
 80041dc:	8819      	ldrh	r1, [r3, #0]
 80041de:	68f8      	ldr	r0, [r7, #12]
 80041e0:	697b      	ldr	r3, [r7, #20]
 80041e2:	9301      	str	r3, [sp, #4]
 80041e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041e6:	9300      	str	r3, [sp, #0]
 80041e8:	0023      	movs	r3, r4
 80041ea:	f000 ff15 	bl	8005018 <I2C_RequestMemoryWrite>
 80041ee:	1e03      	subs	r3, r0, #0
 80041f0:	d005      	beq.n	80041fe <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	2240      	movs	r2, #64	@ 0x40
 80041f6:	2100      	movs	r1, #0
 80041f8:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 80041fa:	2301      	movs	r3, #1
 80041fc:	e0b5      	b.n	800436a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004202:	b29b      	uxth	r3, r3
 8004204:	2bff      	cmp	r3, #255	@ 0xff
 8004206:	d911      	bls.n	800422c <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	22ff      	movs	r2, #255	@ 0xff
 800420c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004212:	b2da      	uxtb	r2, r3
 8004214:	2380      	movs	r3, #128	@ 0x80
 8004216:	045c      	lsls	r4, r3, #17
 8004218:	230a      	movs	r3, #10
 800421a:	18fb      	adds	r3, r7, r3
 800421c:	8819      	ldrh	r1, [r3, #0]
 800421e:	68f8      	ldr	r0, [r7, #12]
 8004220:	2300      	movs	r3, #0
 8004222:	9300      	str	r3, [sp, #0]
 8004224:	0023      	movs	r3, r4
 8004226:	f001 ff21 	bl	800606c <I2C_TransferConfig>
 800422a:	e012      	b.n	8004252 <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004230:	b29a      	uxth	r2, r3
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800423a:	b2da      	uxtb	r2, r3
 800423c:	2380      	movs	r3, #128	@ 0x80
 800423e:	049c      	lsls	r4, r3, #18
 8004240:	230a      	movs	r3, #10
 8004242:	18fb      	adds	r3, r7, r3
 8004244:	8819      	ldrh	r1, [r3, #0]
 8004246:	68f8      	ldr	r0, [r7, #12]
 8004248:	2300      	movs	r3, #0
 800424a:	9300      	str	r3, [sp, #0]
 800424c:	0023      	movs	r3, r4
 800424e:	f001 ff0d 	bl	800606c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004252:	697a      	ldr	r2, [r7, #20]
 8004254:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	0018      	movs	r0, r3
 800425a:	f001 fd85 	bl	8005d68 <I2C_WaitOnTXISFlagUntilTimeout>
 800425e:	1e03      	subs	r3, r0, #0
 8004260:	d001      	beq.n	8004266 <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 8004262:	2301      	movs	r3, #1
 8004264:	e081      	b.n	800436a <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800426a:	781a      	ldrb	r2, [r3, #0]
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004276:	1c5a      	adds	r2, r3, #1
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004280:	b29b      	uxth	r3, r3
 8004282:	3b01      	subs	r3, #1
 8004284:	b29a      	uxth	r2, r3
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800428e:	3b01      	subs	r3, #1
 8004290:	b29a      	uxth	r2, r3
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800429a:	b29b      	uxth	r3, r3
 800429c:	2b00      	cmp	r3, #0
 800429e:	d03a      	beq.n	8004316 <HAL_I2C_Mem_Write+0x1fa>
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d136      	bne.n	8004316 <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80042a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80042aa:	68f8      	ldr	r0, [r7, #12]
 80042ac:	697b      	ldr	r3, [r7, #20]
 80042ae:	9300      	str	r3, [sp, #0]
 80042b0:	0013      	movs	r3, r2
 80042b2:	2200      	movs	r2, #0
 80042b4:	2180      	movs	r1, #128	@ 0x80
 80042b6:	f001 fcff 	bl	8005cb8 <I2C_WaitOnFlagUntilTimeout>
 80042ba:	1e03      	subs	r3, r0, #0
 80042bc:	d001      	beq.n	80042c2 <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 80042be:	2301      	movs	r3, #1
 80042c0:	e053      	b.n	800436a <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042c6:	b29b      	uxth	r3, r3
 80042c8:	2bff      	cmp	r3, #255	@ 0xff
 80042ca:	d911      	bls.n	80042f0 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	22ff      	movs	r2, #255	@ 0xff
 80042d0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042d6:	b2da      	uxtb	r2, r3
 80042d8:	2380      	movs	r3, #128	@ 0x80
 80042da:	045c      	lsls	r4, r3, #17
 80042dc:	230a      	movs	r3, #10
 80042de:	18fb      	adds	r3, r7, r3
 80042e0:	8819      	ldrh	r1, [r3, #0]
 80042e2:	68f8      	ldr	r0, [r7, #12]
 80042e4:	2300      	movs	r3, #0
 80042e6:	9300      	str	r3, [sp, #0]
 80042e8:	0023      	movs	r3, r4
 80042ea:	f001 febf 	bl	800606c <I2C_TransferConfig>
 80042ee:	e012      	b.n	8004316 <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042f4:	b29a      	uxth	r2, r3
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042fe:	b2da      	uxtb	r2, r3
 8004300:	2380      	movs	r3, #128	@ 0x80
 8004302:	049c      	lsls	r4, r3, #18
 8004304:	230a      	movs	r3, #10
 8004306:	18fb      	adds	r3, r7, r3
 8004308:	8819      	ldrh	r1, [r3, #0]
 800430a:	68f8      	ldr	r0, [r7, #12]
 800430c:	2300      	movs	r3, #0
 800430e:	9300      	str	r3, [sp, #0]
 8004310:	0023      	movs	r3, r4
 8004312:	f001 feab 	bl	800606c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800431a:	b29b      	uxth	r3, r3
 800431c:	2b00      	cmp	r3, #0
 800431e:	d198      	bne.n	8004252 <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004320:	697a      	ldr	r2, [r7, #20]
 8004322:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	0018      	movs	r0, r3
 8004328:	f001 fd64 	bl	8005df4 <I2C_WaitOnSTOPFlagUntilTimeout>
 800432c:	1e03      	subs	r3, r0, #0
 800432e:	d001      	beq.n	8004334 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8004330:	2301      	movs	r3, #1
 8004332:	e01a      	b.n	800436a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	2220      	movs	r2, #32
 800433a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	685a      	ldr	r2, [r3, #4]
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	490b      	ldr	r1, [pc, #44]	@ (8004374 <HAL_I2C_Mem_Write+0x258>)
 8004348:	400a      	ands	r2, r1
 800434a:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	2241      	movs	r2, #65	@ 0x41
 8004350:	2120      	movs	r1, #32
 8004352:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	2242      	movs	r2, #66	@ 0x42
 8004358:	2100      	movs	r1, #0
 800435a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	2240      	movs	r2, #64	@ 0x40
 8004360:	2100      	movs	r1, #0
 8004362:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004364:	2300      	movs	r3, #0
 8004366:	e000      	b.n	800436a <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8004368:	2302      	movs	r3, #2
  }
}
 800436a:	0018      	movs	r0, r3
 800436c:	46bd      	mov	sp, r7
 800436e:	b007      	add	sp, #28
 8004370:	bd90      	pop	{r4, r7, pc}
 8004372:	46c0      	nop			@ (mov r8, r8)
 8004374:	fe00e800 	.word	0xfe00e800

08004378 <HAL_I2C_Mem_Read_DMA>:
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                       uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8004378:	b5b0      	push	{r4, r5, r7, lr}
 800437a:	b088      	sub	sp, #32
 800437c:	af02      	add	r7, sp, #8
 800437e:	60f8      	str	r0, [r7, #12]
 8004380:	000c      	movs	r4, r1
 8004382:	0010      	movs	r0, r2
 8004384:	0019      	movs	r1, r3
 8004386:	230a      	movs	r3, #10
 8004388:	18fb      	adds	r3, r7, r3
 800438a:	1c22      	adds	r2, r4, #0
 800438c:	801a      	strh	r2, [r3, #0]
 800438e:	2308      	movs	r3, #8
 8004390:	18fb      	adds	r3, r7, r3
 8004392:	1c02      	adds	r2, r0, #0
 8004394:	801a      	strh	r2, [r3, #0]
 8004396:	1dbb      	adds	r3, r7, #6
 8004398:	1c0a      	adds	r2, r1, #0
 800439a:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	2241      	movs	r2, #65	@ 0x41
 80043a0:	5c9b      	ldrb	r3, [r3, r2]
 80043a2:	b2db      	uxtb	r3, r3
 80043a4:	2b20      	cmp	r3, #32
 80043a6:	d000      	beq.n	80043aa <HAL_I2C_Mem_Read_DMA+0x32>
 80043a8:	e0d6      	b.n	8004558 <HAL_I2C_Mem_Read_DMA+0x1e0>
  {
    if ((pData == NULL) || (Size == 0U))
 80043aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d004      	beq.n	80043ba <HAL_I2C_Mem_Read_DMA+0x42>
 80043b0:	232c      	movs	r3, #44	@ 0x2c
 80043b2:	18fb      	adds	r3, r7, r3
 80043b4:	881b      	ldrh	r3, [r3, #0]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d105      	bne.n	80043c6 <HAL_I2C_Mem_Read_DMA+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	2280      	movs	r2, #128	@ 0x80
 80043be:	0092      	lsls	r2, r2, #2
 80043c0:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80043c2:	2301      	movs	r3, #1
 80043c4:	e0c9      	b.n	800455a <HAL_I2C_Mem_Read_DMA+0x1e2>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	699a      	ldr	r2, [r3, #24]
 80043cc:	2380      	movs	r3, #128	@ 0x80
 80043ce:	021b      	lsls	r3, r3, #8
 80043d0:	401a      	ands	r2, r3
 80043d2:	2380      	movs	r3, #128	@ 0x80
 80043d4:	021b      	lsls	r3, r3, #8
 80043d6:	429a      	cmp	r2, r3
 80043d8:	d101      	bne.n	80043de <HAL_I2C_Mem_Read_DMA+0x66>
    {
      return HAL_BUSY;
 80043da:	2302      	movs	r3, #2
 80043dc:	e0bd      	b.n	800455a <HAL_I2C_Mem_Read_DMA+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	2240      	movs	r2, #64	@ 0x40
 80043e2:	5c9b      	ldrb	r3, [r3, r2]
 80043e4:	2b01      	cmp	r3, #1
 80043e6:	d101      	bne.n	80043ec <HAL_I2C_Mem_Read_DMA+0x74>
 80043e8:	2302      	movs	r3, #2
 80043ea:	e0b6      	b.n	800455a <HAL_I2C_Mem_Read_DMA+0x1e2>
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	2240      	movs	r2, #64	@ 0x40
 80043f0:	2101      	movs	r1, #1
 80043f2:	5499      	strb	r1, [r3, r2]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	2241      	movs	r2, #65	@ 0x41
 80043f8:	2122      	movs	r1, #34	@ 0x22
 80043fa:	5499      	strb	r1, [r3, r2]
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	2242      	movs	r2, #66	@ 0x42
 8004400:	2140      	movs	r1, #64	@ 0x40
 8004402:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	2200      	movs	r2, #0
 8004408:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800440e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	222c      	movs	r2, #44	@ 0x2c
 8004414:	18ba      	adds	r2, r7, r2
 8004416:	8812      	ldrh	r2, [r2, #0]
 8004418:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	4a51      	ldr	r2, [pc, #324]	@ (8004564 <HAL_I2C_Mem_Read_DMA+0x1ec>)
 800441e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Mem_ISR_DMA;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	4a51      	ldr	r2, [pc, #324]	@ (8004568 <HAL_I2C_Mem_Read_DMA+0x1f0>)
 8004424:	635a      	str	r2, [r3, #52]	@ 0x34
    hi2c->Devaddress  = DevAddress;
 8004426:	230a      	movs	r3, #10
 8004428:	18fb      	adds	r3, r7, r3
 800442a:	881a      	ldrh	r2, [r3, #0]
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	64da      	str	r2, [r3, #76]	@ 0x4c

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004434:	b29b      	uxth	r3, r3
 8004436:	2bff      	cmp	r3, #255	@ 0xff
 8004438:	d903      	bls.n	8004442 <HAL_I2C_Mem_Read_DMA+0xca>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	22ff      	movs	r2, #255	@ 0xff
 800443e:	851a      	strh	r2, [r3, #40]	@ 0x28
 8004440:	e004      	b.n	800444c <HAL_I2C_Mem_Read_DMA+0xd4>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004446:	b29a      	uxth	r2, r3
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    /* If Memory address size is 8Bit */
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800444c:	1dbb      	adds	r3, r7, #6
 800444e:	881b      	ldrh	r3, [r3, #0]
 8004450:	2b01      	cmp	r3, #1
 8004452:	d10b      	bne.n	800446c <HAL_I2C_Mem_Read_DMA+0xf4>
    {
      /* Prefetch Memory Address */
      hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004454:	2308      	movs	r3, #8
 8004456:	18fb      	adds	r3, r7, r3
 8004458:	881b      	ldrh	r3, [r3, #0]
 800445a:	b2da      	uxtb	r2, r3
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	2201      	movs	r2, #1
 8004466:	4252      	negs	r2, r2
 8004468:	651a      	str	r2, [r3, #80]	@ 0x50
 800446a:	e00e      	b.n	800448a <HAL_I2C_Mem_Read_DMA+0x112>
    }
    /* If Memory address size is 16Bit */
    else
    {
      /* Prefetch Memory Address (MSB part, LSB will be manage through interrupt) */
      hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800446c:	2108      	movs	r1, #8
 800446e:	187b      	adds	r3, r7, r1
 8004470:	881b      	ldrh	r3, [r3, #0]
 8004472:	0a1b      	lsrs	r3, r3, #8
 8004474:	b29b      	uxth	r3, r3
 8004476:	b2da      	uxtb	r2, r3
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Prepare Memaddress buffer for LSB part */
      hi2c->Memaddress = I2C_MEM_ADD_LSB(MemAddress);
 800447e:	187b      	adds	r3, r7, r1
 8004480:	881b      	ldrh	r3, [r3, #0]
 8004482:	b2db      	uxtb	r3, r3
 8004484:	001a      	movs	r2, r3
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    if (hi2c->hdmarx != NULL)
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800448e:	2b00      	cmp	r3, #0
 8004490:	d023      	beq.n	80044da <HAL_I2C_Mem_Read_DMA+0x162>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004496:	4a35      	ldr	r2, [pc, #212]	@ (800456c <HAL_I2C_Mem_Read_DMA+0x1f4>)
 8004498:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800449e:	4a34      	ldr	r2, [pc, #208]	@ (8004570 <HAL_I2C_Mem_Read_DMA+0x1f8>)
 80044a0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044a6:	2200      	movs	r2, #0
 80044a8:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->hdmarx->XferAbortCallback = NULL;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044ae:	2200      	movs	r2, #0
 80044b0:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the DMA channel */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	3324      	adds	r3, #36	@ 0x24
 80044bc:	0019      	movs	r1, r3
 80044be:	6aba      	ldr	r2, [r7, #40]	@ 0x28
                                       hi2c->XferSize);
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 80044c4:	2517      	movs	r5, #23
 80044c6:	197c      	adds	r4, r7, r5
 80044c8:	f7ff f9ea 	bl	80038a0 <HAL_DMA_Start_IT>
 80044cc:	0003      	movs	r3, r0
 80044ce:	7023      	strb	r3, [r4, #0]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 80044d0:	197b      	adds	r3, r7, r5
 80044d2:	781b      	ldrb	r3, [r3, #0]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d12b      	bne.n	8004530 <HAL_I2C_Mem_Read_DMA+0x1b8>
 80044d8:	e013      	b.n	8004502 <HAL_I2C_Mem_Read_DMA+0x18a>
      hi2c->State     = HAL_I2C_STATE_READY;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	2241      	movs	r2, #65	@ 0x41
 80044de:	2120      	movs	r1, #32
 80044e0:	5499      	strb	r1, [r3, r2]
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	2242      	movs	r2, #66	@ 0x42
 80044e6:	2100      	movs	r1, #0
 80044e8:	5499      	strb	r1, [r3, r2]
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044ee:	2280      	movs	r2, #128	@ 0x80
 80044f0:	431a      	orrs	r2, r3
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	2240      	movs	r2, #64	@ 0x40
 80044fa:	2100      	movs	r1, #0
 80044fc:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 80044fe:	2301      	movs	r3, #1
 8004500:	e02b      	b.n	800455a <HAL_I2C_Mem_Read_DMA+0x1e2>
    {
      /* Send Slave Address and Memory Address */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004502:	1dbb      	adds	r3, r7, #6
 8004504:	881b      	ldrh	r3, [r3, #0]
 8004506:	b2da      	uxtb	r2, r3
 8004508:	230a      	movs	r3, #10
 800450a:	18fb      	adds	r3, r7, r3
 800450c:	8819      	ldrh	r1, [r3, #0]
 800450e:	68f8      	ldr	r0, [r7, #12]
 8004510:	4b18      	ldr	r3, [pc, #96]	@ (8004574 <HAL_I2C_Mem_Read_DMA+0x1fc>)
 8004512:	9300      	str	r3, [sp, #0]
 8004514:	2300      	movs	r3, #0
 8004516:	f001 fda9 	bl	800606c <I2C_TransferConfig>

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	2240      	movs	r2, #64	@ 0x40
 800451e:	2100      	movs	r1, #0
 8004520:	5499      	strb	r1, [r3, r2]
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	2101      	movs	r1, #1
 8004526:	0018      	movs	r0, r3
 8004528:	f001 fdda 	bl	80060e0 <I2C_Enable_IRQ>
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    return HAL_OK;
 800452c:	2300      	movs	r3, #0
 800452e:	e014      	b.n	800455a <HAL_I2C_Mem_Read_DMA+0x1e2>
      hi2c->State     = HAL_I2C_STATE_READY;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	2241      	movs	r2, #65	@ 0x41
 8004534:	2120      	movs	r1, #32
 8004536:	5499      	strb	r1, [r3, r2]
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	2242      	movs	r2, #66	@ 0x42
 800453c:	2100      	movs	r1, #0
 800453e:	5499      	strb	r1, [r3, r2]
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004544:	2210      	movs	r2, #16
 8004546:	431a      	orrs	r2, r3
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	2240      	movs	r2, #64	@ 0x40
 8004550:	2100      	movs	r1, #0
 8004552:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8004554:	2301      	movs	r3, #1
 8004556:	e000      	b.n	800455a <HAL_I2C_Mem_Read_DMA+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004558:	2302      	movs	r3, #2
  }
}
 800455a:	0018      	movs	r0, r3
 800455c:	46bd      	mov	sp, r7
 800455e:	b006      	add	sp, #24
 8004560:	bdb0      	pop	{r4, r5, r7, pc}
 8004562:	46c0      	nop			@ (mov r8, r8)
 8004564:	ffff0000 	.word	0xffff0000
 8004568:	08004b6d 	.word	0x08004b6d
 800456c:	08005b8d 	.word	0x08005b8d
 8004570:	08005c49 	.word	0x08005c49
 8004574:	80002000 	.word	0x80002000

08004578 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8004578:	b580      	push	{r7, lr}
 800457a:	b084      	sub	sp, #16
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	699b      	ldr	r3, [r3, #24]
 8004586:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004594:	2b00      	cmp	r3, #0
 8004596:	d005      	beq.n	80045a4 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800459c:	68ba      	ldr	r2, [r7, #8]
 800459e:	68f9      	ldr	r1, [r7, #12]
 80045a0:	6878      	ldr	r0, [r7, #4]
 80045a2:	4798      	blx	r3
  }
}
 80045a4:	46c0      	nop			@ (mov r8, r8)
 80045a6:	46bd      	mov	sp, r7
 80045a8:	b004      	add	sp, #16
 80045aa:	bd80      	pop	{r7, pc}

080045ac <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b086      	sub	sp, #24
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	699b      	ldr	r3, [r3, #24]
 80045ba:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80045c4:	697b      	ldr	r3, [r7, #20]
 80045c6:	0a1b      	lsrs	r3, r3, #8
 80045c8:	001a      	movs	r2, r3
 80045ca:	2301      	movs	r3, #1
 80045cc:	4013      	ands	r3, r2
 80045ce:	d010      	beq.n	80045f2 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80045d0:	693b      	ldr	r3, [r7, #16]
 80045d2:	09db      	lsrs	r3, r3, #7
 80045d4:	001a      	movs	r2, r3
 80045d6:	2301      	movs	r3, #1
 80045d8:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80045da:	d00a      	beq.n	80045f2 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045e0:	2201      	movs	r2, #1
 80045e2:	431a      	orrs	r2, r3
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	2280      	movs	r2, #128	@ 0x80
 80045ee:	0052      	lsls	r2, r2, #1
 80045f0:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80045f2:	697b      	ldr	r3, [r7, #20]
 80045f4:	0a9b      	lsrs	r3, r3, #10
 80045f6:	001a      	movs	r2, r3
 80045f8:	2301      	movs	r3, #1
 80045fa:	4013      	ands	r3, r2
 80045fc:	d010      	beq.n	8004620 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80045fe:	693b      	ldr	r3, [r7, #16]
 8004600:	09db      	lsrs	r3, r3, #7
 8004602:	001a      	movs	r2, r3
 8004604:	2301      	movs	r3, #1
 8004606:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8004608:	d00a      	beq.n	8004620 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800460e:	2208      	movs	r2, #8
 8004610:	431a      	orrs	r2, r3
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	2280      	movs	r2, #128	@ 0x80
 800461c:	00d2      	lsls	r2, r2, #3
 800461e:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8004620:	697b      	ldr	r3, [r7, #20]
 8004622:	0a5b      	lsrs	r3, r3, #9
 8004624:	001a      	movs	r2, r3
 8004626:	2301      	movs	r3, #1
 8004628:	4013      	ands	r3, r2
 800462a:	d010      	beq.n	800464e <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800462c:	693b      	ldr	r3, [r7, #16]
 800462e:	09db      	lsrs	r3, r3, #7
 8004630:	001a      	movs	r2, r3
 8004632:	2301      	movs	r3, #1
 8004634:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8004636:	d00a      	beq.n	800464e <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800463c:	2202      	movs	r2, #2
 800463e:	431a      	orrs	r2, r3
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	2280      	movs	r2, #128	@ 0x80
 800464a:	0092      	lsls	r2, r2, #2
 800464c:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004652:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	220b      	movs	r2, #11
 8004658:	4013      	ands	r3, r2
 800465a:	d005      	beq.n	8004668 <HAL_I2C_ER_IRQHandler+0xbc>
  {
    I2C_ITError(hi2c, tmperror);
 800465c:	68fa      	ldr	r2, [r7, #12]
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	0011      	movs	r1, r2
 8004662:	0018      	movs	r0, r3
 8004664:	f001 f944 	bl	80058f0 <I2C_ITError>
  }
}
 8004668:	46c0      	nop			@ (mov r8, r8)
 800466a:	46bd      	mov	sp, r7
 800466c:	b006      	add	sp, #24
 800466e:	bd80      	pop	{r7, pc}

08004670 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b082      	sub	sp, #8
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8004678:	46c0      	nop			@ (mov r8, r8)
 800467a:	46bd      	mov	sp, r7
 800467c:	b002      	add	sp, #8
 800467e:	bd80      	pop	{r7, pc}

08004680 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004680:	b580      	push	{r7, lr}
 8004682:	b082      	sub	sp, #8
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8004688:	46c0      	nop			@ (mov r8, r8)
 800468a:	46bd      	mov	sp, r7
 800468c:	b002      	add	sp, #8
 800468e:	bd80      	pop	{r7, pc}

08004690 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b082      	sub	sp, #8
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004698:	46c0      	nop			@ (mov r8, r8)
 800469a:	46bd      	mov	sp, r7
 800469c:	b002      	add	sp, #8
 800469e:	bd80      	pop	{r7, pc}

080046a0 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b082      	sub	sp, #8
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80046a8:	46c0      	nop			@ (mov r8, r8)
 80046aa:	46bd      	mov	sp, r7
 80046ac:	b002      	add	sp, #8
 80046ae:	bd80      	pop	{r7, pc}

080046b0 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80046b0:	b580      	push	{r7, lr}
 80046b2:	b082      	sub	sp, #8
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
 80046b8:	0008      	movs	r0, r1
 80046ba:	0011      	movs	r1, r2
 80046bc:	1cfb      	adds	r3, r7, #3
 80046be:	1c02      	adds	r2, r0, #0
 80046c0:	701a      	strb	r2, [r3, #0]
 80046c2:	003b      	movs	r3, r7
 80046c4:	1c0a      	adds	r2, r1, #0
 80046c6:	801a      	strh	r2, [r3, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80046c8:	46c0      	nop			@ (mov r8, r8)
 80046ca:	46bd      	mov	sp, r7
 80046cc:	b002      	add	sp, #8
 80046ce:	bd80      	pop	{r7, pc}

080046d0 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b082      	sub	sp, #8
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80046d8:	46c0      	nop			@ (mov r8, r8)
 80046da:	46bd      	mov	sp, r7
 80046dc:	b002      	add	sp, #8
 80046de:	bd80      	pop	{r7, pc}

080046e0 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b082      	sub	sp, #8
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80046e8:	46c0      	nop			@ (mov r8, r8)
 80046ea:	46bd      	mov	sp, r7
 80046ec:	b002      	add	sp, #8
 80046ee:	bd80      	pop	{r7, pc}

080046f0 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b082      	sub	sp, #8
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80046f8:	46c0      	nop			@ (mov r8, r8)
 80046fa:	46bd      	mov	sp, r7
 80046fc:	b002      	add	sp, #8
 80046fe:	bd80      	pop	{r7, pc}

08004700 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b082      	sub	sp, #8
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8004708:	46c0      	nop			@ (mov r8, r8)
 800470a:	46bd      	mov	sp, r7
 800470c:	b002      	add	sp, #8
 800470e:	bd80      	pop	{r7, pc}

08004710 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8004710:	b580      	push	{r7, lr}
 8004712:	b086      	sub	sp, #24
 8004714:	af00      	add	r7, sp, #0
 8004716:	60f8      	str	r0, [r7, #12]
 8004718:	60b9      	str	r1, [r7, #8]
 800471a:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004720:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8004722:	68bb      	ldr	r3, [r7, #8]
 8004724:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	2240      	movs	r2, #64	@ 0x40
 800472a:	5c9b      	ldrb	r3, [r3, r2]
 800472c:	2b01      	cmp	r3, #1
 800472e:	d101      	bne.n	8004734 <I2C_Slave_ISR_IT+0x24>
 8004730:	2302      	movs	r3, #2
 8004732:	e0fb      	b.n	800492c <I2C_Slave_ISR_IT+0x21c>
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	2240      	movs	r2, #64	@ 0x40
 8004738:	2101      	movs	r1, #1
 800473a:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800473c:	693b      	ldr	r3, [r7, #16]
 800473e:	095b      	lsrs	r3, r3, #5
 8004740:	001a      	movs	r2, r3
 8004742:	2301      	movs	r3, #1
 8004744:	4013      	ands	r3, r2
 8004746:	d00c      	beq.n	8004762 <I2C_Slave_ISR_IT+0x52>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	095b      	lsrs	r3, r3, #5
 800474c:	001a      	movs	r2, r3
 800474e:	2301      	movs	r3, #1
 8004750:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004752:	d006      	beq.n	8004762 <I2C_Slave_ISR_IT+0x52>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8004754:	693a      	ldr	r2, [r7, #16]
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	0011      	movs	r1, r2
 800475a:	0018      	movs	r0, r3
 800475c:	f000 fede 	bl	800551c <I2C_ITSlaveCplt>
 8004760:	e0df      	b.n	8004922 <I2C_Slave_ISR_IT+0x212>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004762:	693b      	ldr	r3, [r7, #16]
 8004764:	091b      	lsrs	r3, r3, #4
 8004766:	001a      	movs	r2, r3
 8004768:	2301      	movs	r3, #1
 800476a:	4013      	ands	r3, r2
 800476c:	d054      	beq.n	8004818 <I2C_Slave_ISR_IT+0x108>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	091b      	lsrs	r3, r3, #4
 8004772:	001a      	movs	r2, r3
 8004774:	2301      	movs	r3, #1
 8004776:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004778:	d04e      	beq.n	8004818 <I2C_Slave_ISR_IT+0x108>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800477e:	b29b      	uxth	r3, r3
 8004780:	2b00      	cmp	r3, #0
 8004782:	d12d      	bne.n	80047e0 <I2C_Slave_ISR_IT+0xd0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	2241      	movs	r2, #65	@ 0x41
 8004788:	5c9b      	ldrb	r3, [r3, r2]
 800478a:	b2db      	uxtb	r3, r3
 800478c:	2b28      	cmp	r3, #40	@ 0x28
 800478e:	d10b      	bne.n	80047a8 <I2C_Slave_ISR_IT+0x98>
 8004790:	697a      	ldr	r2, [r7, #20]
 8004792:	2380      	movs	r3, #128	@ 0x80
 8004794:	049b      	lsls	r3, r3, #18
 8004796:	429a      	cmp	r2, r3
 8004798:	d106      	bne.n	80047a8 <I2C_Slave_ISR_IT+0x98>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800479a:	693a      	ldr	r2, [r7, #16]
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	0011      	movs	r1, r2
 80047a0:	0018      	movs	r0, r3
 80047a2:	f001 f84b 	bl	800583c <I2C_ITListenCplt>
 80047a6:	e036      	b.n	8004816 <I2C_Slave_ISR_IT+0x106>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	2241      	movs	r2, #65	@ 0x41
 80047ac:	5c9b      	ldrb	r3, [r3, r2]
 80047ae:	b2db      	uxtb	r3, r3
 80047b0:	2b29      	cmp	r3, #41	@ 0x29
 80047b2:	d110      	bne.n	80047d6 <I2C_Slave_ISR_IT+0xc6>
 80047b4:	697b      	ldr	r3, [r7, #20]
 80047b6:	4a5f      	ldr	r2, [pc, #380]	@ (8004934 <I2C_Slave_ISR_IT+0x224>)
 80047b8:	4293      	cmp	r3, r2
 80047ba:	d00c      	beq.n	80047d6 <I2C_Slave_ISR_IT+0xc6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	2210      	movs	r2, #16
 80047c2:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	0018      	movs	r0, r3
 80047c8:	f001 f9bd 	bl	8005b46 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	0018      	movs	r0, r3
 80047d0:	f000 fd6c 	bl	80052ac <I2C_ITSlaveSeqCplt>
 80047d4:	e01f      	b.n	8004816 <I2C_Slave_ISR_IT+0x106>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	2210      	movs	r2, #16
 80047dc:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80047de:	e09d      	b.n	800491c <I2C_Slave_ISR_IT+0x20c>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	2210      	movs	r2, #16
 80047e6:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047ec:	2204      	movs	r2, #4
 80047ee:	431a      	orrs	r2, r3
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80047f4:	697b      	ldr	r3, [r7, #20]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d005      	beq.n	8004806 <I2C_Slave_ISR_IT+0xf6>
 80047fa:	697a      	ldr	r2, [r7, #20]
 80047fc:	2380      	movs	r3, #128	@ 0x80
 80047fe:	045b      	lsls	r3, r3, #17
 8004800:	429a      	cmp	r2, r3
 8004802:	d000      	beq.n	8004806 <I2C_Slave_ISR_IT+0xf6>
 8004804:	e08a      	b.n	800491c <I2C_Slave_ISR_IT+0x20c>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	0011      	movs	r1, r2
 800480e:	0018      	movs	r0, r3
 8004810:	f001 f86e 	bl	80058f0 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8004814:	e082      	b.n	800491c <I2C_Slave_ISR_IT+0x20c>
 8004816:	e081      	b.n	800491c <I2C_Slave_ISR_IT+0x20c>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8004818:	693b      	ldr	r3, [r7, #16]
 800481a:	089b      	lsrs	r3, r3, #2
 800481c:	001a      	movs	r2, r3
 800481e:	2301      	movs	r3, #1
 8004820:	4013      	ands	r3, r2
 8004822:	d031      	beq.n	8004888 <I2C_Slave_ISR_IT+0x178>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	089b      	lsrs	r3, r3, #2
 8004828:	001a      	movs	r2, r3
 800482a:	2301      	movs	r3, #1
 800482c:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800482e:	d02b      	beq.n	8004888 <I2C_Slave_ISR_IT+0x178>
  {
    if (hi2c->XferCount > 0U)
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004834:	b29b      	uxth	r3, r3
 8004836:	2b00      	cmp	r3, #0
 8004838:	d018      	beq.n	800486c <I2C_Slave_ISR_IT+0x15c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004844:	b2d2      	uxtb	r2, r2
 8004846:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800484c:	1c5a      	adds	r2, r3, #1
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004856:	3b01      	subs	r3, #1
 8004858:	b29a      	uxth	r2, r3
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004862:	b29b      	uxth	r3, r3
 8004864:	3b01      	subs	r3, #1
 8004866:	b29a      	uxth	r2, r3
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004870:	b29b      	uxth	r3, r3
 8004872:	2b00      	cmp	r3, #0
 8004874:	d154      	bne.n	8004920 <I2C_Slave_ISR_IT+0x210>
 8004876:	697b      	ldr	r3, [r7, #20]
 8004878:	4a2e      	ldr	r2, [pc, #184]	@ (8004934 <I2C_Slave_ISR_IT+0x224>)
 800487a:	4293      	cmp	r3, r2
 800487c:	d050      	beq.n	8004920 <I2C_Slave_ISR_IT+0x210>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	0018      	movs	r0, r3
 8004882:	f000 fd13 	bl	80052ac <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8004886:	e04b      	b.n	8004920 <I2C_Slave_ISR_IT+0x210>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004888:	693b      	ldr	r3, [r7, #16]
 800488a:	08db      	lsrs	r3, r3, #3
 800488c:	001a      	movs	r2, r3
 800488e:	2301      	movs	r3, #1
 8004890:	4013      	ands	r3, r2
 8004892:	d00c      	beq.n	80048ae <I2C_Slave_ISR_IT+0x19e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	08db      	lsrs	r3, r3, #3
 8004898:	001a      	movs	r2, r3
 800489a:	2301      	movs	r3, #1
 800489c:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800489e:	d006      	beq.n	80048ae <I2C_Slave_ISR_IT+0x19e>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80048a0:	693a      	ldr	r2, [r7, #16]
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	0011      	movs	r1, r2
 80048a6:	0018      	movs	r0, r3
 80048a8:	f000 fc1a 	bl	80050e0 <I2C_ITAddrCplt>
 80048ac:	e039      	b.n	8004922 <I2C_Slave_ISR_IT+0x212>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80048ae:	693b      	ldr	r3, [r7, #16]
 80048b0:	085b      	lsrs	r3, r3, #1
 80048b2:	001a      	movs	r2, r3
 80048b4:	2301      	movs	r3, #1
 80048b6:	4013      	ands	r3, r2
 80048b8:	d033      	beq.n	8004922 <I2C_Slave_ISR_IT+0x212>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	085b      	lsrs	r3, r3, #1
 80048be:	001a      	movs	r2, r3
 80048c0:	2301      	movs	r3, #1
 80048c2:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80048c4:	d02d      	beq.n	8004922 <I2C_Slave_ISR_IT+0x212>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048ca:	b29b      	uxth	r3, r3
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d018      	beq.n	8004902 <I2C_Slave_ISR_IT+0x1f2>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048d4:	781a      	ldrb	r2, [r3, #0]
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048e0:	1c5a      	adds	r2, r3, #1
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048ea:	b29b      	uxth	r3, r3
 80048ec:	3b01      	subs	r3, #1
 80048ee:	b29a      	uxth	r2, r3
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048f8:	3b01      	subs	r3, #1
 80048fa:	b29a      	uxth	r2, r3
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	851a      	strh	r2, [r3, #40]	@ 0x28
 8004900:	e00f      	b.n	8004922 <I2C_Slave_ISR_IT+0x212>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8004902:	697a      	ldr	r2, [r7, #20]
 8004904:	2380      	movs	r3, #128	@ 0x80
 8004906:	045b      	lsls	r3, r3, #17
 8004908:	429a      	cmp	r2, r3
 800490a:	d002      	beq.n	8004912 <I2C_Slave_ISR_IT+0x202>
 800490c:	697b      	ldr	r3, [r7, #20]
 800490e:	2b00      	cmp	r3, #0
 8004910:	d107      	bne.n	8004922 <I2C_Slave_ISR_IT+0x212>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	0018      	movs	r0, r3
 8004916:	f000 fcc9 	bl	80052ac <I2C_ITSlaveSeqCplt>
 800491a:	e002      	b.n	8004922 <I2C_Slave_ISR_IT+0x212>
    if (hi2c->XferCount == 0U)
 800491c:	46c0      	nop			@ (mov r8, r8)
 800491e:	e000      	b.n	8004922 <I2C_Slave_ISR_IT+0x212>
    if ((hi2c->XferCount == 0U) && \
 8004920:	46c0      	nop			@ (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	2240      	movs	r2, #64	@ 0x40
 8004926:	2100      	movs	r1, #0
 8004928:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800492a:	2300      	movs	r3, #0
}
 800492c:	0018      	movs	r0, r3
 800492e:	46bd      	mov	sp, r7
 8004930:	b006      	add	sp, #24
 8004932:	bd80      	pop	{r7, pc}
 8004934:	ffff0000 	.word	0xffff0000

08004938 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8004938:	b590      	push	{r4, r7, lr}
 800493a:	b089      	sub	sp, #36	@ 0x24
 800493c:	af02      	add	r7, sp, #8
 800493e:	60f8      	str	r0, [r7, #12]
 8004940:	60b9      	str	r1, [r7, #8]
 8004942:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	2240      	movs	r2, #64	@ 0x40
 8004948:	5c9b      	ldrb	r3, [r3, r2]
 800494a:	2b01      	cmp	r3, #1
 800494c:	d101      	bne.n	8004952 <I2C_Master_ISR_DMA+0x1a>
 800494e:	2302      	movs	r3, #2
 8004950:	e105      	b.n	8004b5e <I2C_Master_ISR_DMA+0x226>
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	2240      	movs	r2, #64	@ 0x40
 8004956:	2101      	movs	r1, #1
 8004958:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800495a:	68bb      	ldr	r3, [r7, #8]
 800495c:	091b      	lsrs	r3, r3, #4
 800495e:	001a      	movs	r2, r3
 8004960:	2301      	movs	r3, #1
 8004962:	4013      	ands	r3, r2
 8004964:	d019      	beq.n	800499a <I2C_Master_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	091b      	lsrs	r3, r3, #4
 800496a:	001a      	movs	r2, r3
 800496c:	2301      	movs	r3, #1
 800496e:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004970:	d013      	beq.n	800499a <I2C_Master_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	2210      	movs	r2, #16
 8004978:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800497e:	2204      	movs	r2, #4
 8004980:	431a      	orrs	r2, r3
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	2120      	movs	r1, #32
 800498a:	0018      	movs	r0, r3
 800498c:	f001 fba8 	bl	80060e0 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	0018      	movs	r0, r3
 8004994:	f001 f8d7 	bl	8005b46 <I2C_Flush_TXDR>
 8004998:	e0dc      	b.n	8004b54 <I2C_Master_ISR_DMA+0x21c>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800499a:	68bb      	ldr	r3, [r7, #8]
 800499c:	09db      	lsrs	r3, r3, #7
 800499e:	001a      	movs	r2, r3
 80049a0:	2301      	movs	r3, #1
 80049a2:	4013      	ands	r3, r2
 80049a4:	d100      	bne.n	80049a8 <I2C_Master_ISR_DMA+0x70>
 80049a6:	e08c      	b.n	8004ac2 <I2C_Master_ISR_DMA+0x18a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	099b      	lsrs	r3, r3, #6
 80049ac:	001a      	movs	r2, r3
 80049ae:	2301      	movs	r3, #1
 80049b0:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80049b2:	d100      	bne.n	80049b6 <I2C_Master_ISR_DMA+0x7e>
 80049b4:	e085      	b.n	8004ac2 <I2C_Master_ISR_DMA+0x18a>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	681a      	ldr	r2, [r3, #0]
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	2140      	movs	r1, #64	@ 0x40
 80049c2:	438a      	bics	r2, r1
 80049c4:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049ca:	b29b      	uxth	r3, r3
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d063      	beq.n	8004a98 <I2C_Master_ISR_DMA+0x160>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	685b      	ldr	r3, [r3, #4]
 80049d6:	b29a      	uxth	r2, r3
 80049d8:	2312      	movs	r3, #18
 80049da:	18fb      	adds	r3, r7, r3
 80049dc:	0592      	lsls	r2, r2, #22
 80049de:	0d92      	lsrs	r2, r2, #22
 80049e0:	801a      	strh	r2, [r3, #0]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049e6:	b29b      	uxth	r3, r3
 80049e8:	2bff      	cmp	r3, #255	@ 0xff
 80049ea:	d914      	bls.n	8004a16 <I2C_Master_ISR_DMA+0xde>
      {
        /* Errata workaround 170323 */
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	699b      	ldr	r3, [r3, #24]
 80049f2:	0c1b      	lsrs	r3, r3, #16
 80049f4:	b2db      	uxtb	r3, r3
 80049f6:	2201      	movs	r2, #1
 80049f8:	4013      	ands	r3, r2
 80049fa:	b2db      	uxtb	r3, r3
 80049fc:	2b01      	cmp	r3, #1
 80049fe:	d103      	bne.n	8004a08 <I2C_Master_ISR_DMA+0xd0>
        {
          hi2c->XferSize = 1U;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	2201      	movs	r2, #1
 8004a04:	851a      	strh	r2, [r3, #40]	@ 0x28
 8004a06:	e002      	b.n	8004a0e <I2C_Master_ISR_DMA+0xd6>
        }
        else
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	22ff      	movs	r2, #255	@ 0xff
 8004a0c:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        xfermode = I2C_RELOAD_MODE;
 8004a0e:	2380      	movs	r3, #128	@ 0x80
 8004a10:	045b      	lsls	r3, r3, #17
 8004a12:	617b      	str	r3, [r7, #20]
 8004a14:	e010      	b.n	8004a38 <I2C_Master_ISR_DMA+0x100>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a1a:	b29a      	uxth	r2, r3
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a24:	4a50      	ldr	r2, [pc, #320]	@ (8004b68 <I2C_Master_ISR_DMA+0x230>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d003      	beq.n	8004a32 <I2C_Master_ISR_DMA+0xfa>
        {
          xfermode = hi2c->XferOptions;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a2e:	617b      	str	r3, [r7, #20]
 8004a30:	e002      	b.n	8004a38 <I2C_Master_ISR_DMA+0x100>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8004a32:	2380      	movs	r3, #128	@ 0x80
 8004a34:	049b      	lsls	r3, r3, #18
 8004a36:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a3c:	b2da      	uxtb	r2, r3
 8004a3e:	697c      	ldr	r4, [r7, #20]
 8004a40:	2312      	movs	r3, #18
 8004a42:	18fb      	adds	r3, r7, r3
 8004a44:	8819      	ldrh	r1, [r3, #0]
 8004a46:	68f8      	ldr	r0, [r7, #12]
 8004a48:	2300      	movs	r3, #0
 8004a4a:	9300      	str	r3, [sp, #0]
 8004a4c:	0023      	movs	r3, r4
 8004a4e:	f001 fb0d 	bl	800606c <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a56:	b29a      	uxth	r2, r3
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a5c:	1ad3      	subs	r3, r2, r3
 8004a5e:	b29a      	uxth	r2, r3
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	2241      	movs	r2, #65	@ 0x41
 8004a68:	5c9b      	ldrb	r3, [r3, r2]
 8004a6a:	b2db      	uxtb	r3, r3
 8004a6c:	2b22      	cmp	r3, #34	@ 0x22
 8004a6e:	d109      	bne.n	8004a84 <I2C_Master_ISR_DMA+0x14c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	681a      	ldr	r2, [r3, #0]
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	2180      	movs	r1, #128	@ 0x80
 8004a7c:	0209      	lsls	r1, r1, #8
 8004a7e:	430a      	orrs	r2, r1
 8004a80:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8004a82:	e067      	b.n	8004b54 <I2C_Master_ISR_DMA+0x21c>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	681a      	ldr	r2, [r3, #0]
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	2180      	movs	r1, #128	@ 0x80
 8004a90:	01c9      	lsls	r1, r1, #7
 8004a92:	430a      	orrs	r2, r1
 8004a94:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8004a96:	e05d      	b.n	8004b54 <I2C_Master_ISR_DMA+0x21c>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	685a      	ldr	r2, [r3, #4]
 8004a9e:	2380      	movs	r3, #128	@ 0x80
 8004aa0:	049b      	lsls	r3, r3, #18
 8004aa2:	401a      	ands	r2, r3
 8004aa4:	2380      	movs	r3, #128	@ 0x80
 8004aa6:	049b      	lsls	r3, r3, #18
 8004aa8:	429a      	cmp	r2, r3
 8004aaa:	d004      	beq.n	8004ab6 <I2C_Master_ISR_DMA+0x17e>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	0018      	movs	r0, r3
 8004ab0:	f000 fbba 	bl	8005228 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8004ab4:	e04e      	b.n	8004b54 <I2C_Master_ISR_DMA+0x21c>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	2140      	movs	r1, #64	@ 0x40
 8004aba:	0018      	movs	r0, r3
 8004abc:	f000 ff18 	bl	80058f0 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8004ac0:	e048      	b.n	8004b54 <I2C_Master_ISR_DMA+0x21c>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8004ac2:	68bb      	ldr	r3, [r7, #8]
 8004ac4:	099b      	lsrs	r3, r3, #6
 8004ac6:	001a      	movs	r2, r3
 8004ac8:	2301      	movs	r3, #1
 8004aca:	4013      	ands	r3, r2
 8004acc:	d02e      	beq.n	8004b2c <I2C_Master_ISR_DMA+0x1f4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	099b      	lsrs	r3, r3, #6
 8004ad2:	001a      	movs	r2, r3
 8004ad4:	2301      	movs	r3, #1
 8004ad6:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8004ad8:	d028      	beq.n	8004b2c <I2C_Master_ISR_DMA+0x1f4>
  {
    if (hi2c->XferCount == 0U)
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ade:	b29b      	uxth	r3, r3
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d11d      	bne.n	8004b20 <I2C_Master_ISR_DMA+0x1e8>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	685a      	ldr	r2, [r3, #4]
 8004aea:	2380      	movs	r3, #128	@ 0x80
 8004aec:	049b      	lsls	r3, r3, #18
 8004aee:	401a      	ands	r2, r3
 8004af0:	2380      	movs	r3, #128	@ 0x80
 8004af2:	049b      	lsls	r3, r3, #18
 8004af4:	429a      	cmp	r2, r3
 8004af6:	d02c      	beq.n	8004b52 <I2C_Master_ISR_DMA+0x21a>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004afc:	4a1a      	ldr	r2, [pc, #104]	@ (8004b68 <I2C_Master_ISR_DMA+0x230>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d109      	bne.n	8004b16 <I2C_Master_ISR_DMA+0x1de>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	685a      	ldr	r2, [r3, #4]
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	2180      	movs	r1, #128	@ 0x80
 8004b0e:	01c9      	lsls	r1, r1, #7
 8004b10:	430a      	orrs	r2, r1
 8004b12:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8004b14:	e01d      	b.n	8004b52 <I2C_Master_ISR_DMA+0x21a>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	0018      	movs	r0, r3
 8004b1a:	f000 fb85 	bl	8005228 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8004b1e:	e018      	b.n	8004b52 <I2C_Master_ISR_DMA+0x21a>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	2140      	movs	r1, #64	@ 0x40
 8004b24:	0018      	movs	r0, r3
 8004b26:	f000 fee3 	bl	80058f0 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8004b2a:	e012      	b.n	8004b52 <I2C_Master_ISR_DMA+0x21a>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004b2c:	68bb      	ldr	r3, [r7, #8]
 8004b2e:	095b      	lsrs	r3, r3, #5
 8004b30:	001a      	movs	r2, r3
 8004b32:	2301      	movs	r3, #1
 8004b34:	4013      	ands	r3, r2
 8004b36:	d00d      	beq.n	8004b54 <I2C_Master_ISR_DMA+0x21c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	095b      	lsrs	r3, r3, #5
 8004b3c:	001a      	movs	r2, r3
 8004b3e:	2301      	movs	r3, #1
 8004b40:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004b42:	d007      	beq.n	8004b54 <I2C_Master_ISR_DMA+0x21c>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8004b44:	68ba      	ldr	r2, [r7, #8]
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	0011      	movs	r1, r2
 8004b4a:	0018      	movs	r0, r3
 8004b4c:	f000 fc14 	bl	8005378 <I2C_ITMasterCplt>
 8004b50:	e000      	b.n	8004b54 <I2C_Master_ISR_DMA+0x21c>
    if (hi2c->XferCount == 0U)
 8004b52:	46c0      	nop			@ (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	2240      	movs	r2, #64	@ 0x40
 8004b58:	2100      	movs	r1, #0
 8004b5a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004b5c:	2300      	movs	r3, #0
}
 8004b5e:	0018      	movs	r0, r3
 8004b60:	46bd      	mov	sp, r7
 8004b62:	b007      	add	sp, #28
 8004b64:	bd90      	pop	{r4, r7, pc}
 8004b66:	46c0      	nop			@ (mov r8, r8)
 8004b68:	ffff0000 	.word	0xffff0000

08004b6c <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 8004b6c:	b590      	push	{r4, r7, lr}
 8004b6e:	b089      	sub	sp, #36	@ 0x24
 8004b70:	af02      	add	r7, sp, #8
 8004b72:	60f8      	str	r0, [r7, #12]
 8004b74:	60b9      	str	r1, [r7, #8]
 8004b76:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8004b78:	4ba9      	ldr	r3, [pc, #676]	@ (8004e20 <I2C_Mem_ISR_DMA+0x2b4>)
 8004b7a:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	2240      	movs	r2, #64	@ 0x40
 8004b80:	5c9b      	ldrb	r3, [r3, r2]
 8004b82:	2b01      	cmp	r3, #1
 8004b84:	d101      	bne.n	8004b8a <I2C_Mem_ISR_DMA+0x1e>
 8004b86:	2302      	movs	r3, #2
 8004b88:	e146      	b.n	8004e18 <I2C_Mem_ISR_DMA+0x2ac>
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	2240      	movs	r2, #64	@ 0x40
 8004b8e:	2101      	movs	r1, #1
 8004b90:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004b92:	68bb      	ldr	r3, [r7, #8]
 8004b94:	091b      	lsrs	r3, r3, #4
 8004b96:	001a      	movs	r2, r3
 8004b98:	2301      	movs	r3, #1
 8004b9a:	4013      	ands	r3, r2
 8004b9c:	d019      	beq.n	8004bd2 <I2C_Mem_ISR_DMA+0x66>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	091b      	lsrs	r3, r3, #4
 8004ba2:	001a      	movs	r2, r3
 8004ba4:	2301      	movs	r3, #1
 8004ba6:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004ba8:	d013      	beq.n	8004bd2 <I2C_Mem_ISR_DMA+0x66>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	2210      	movs	r2, #16
 8004bb0:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bb6:	2204      	movs	r2, #4
 8004bb8:	431a      	orrs	r2, r3
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	2120      	movs	r1, #32
 8004bc2:	0018      	movs	r0, r3
 8004bc4:	f001 fa8c 	bl	80060e0 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	0018      	movs	r0, r3
 8004bcc:	f000 ffbb 	bl	8005b46 <I2C_Flush_TXDR>
 8004bd0:	e11d      	b.n	8004e0e <I2C_Mem_ISR_DMA+0x2a2>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004bd2:	68bb      	ldr	r3, [r7, #8]
 8004bd4:	085b      	lsrs	r3, r3, #1
 8004bd6:	001a      	movs	r2, r3
 8004bd8:	2301      	movs	r3, #1
 8004bda:	4013      	ands	r3, r2
 8004bdc:	d00f      	beq.n	8004bfe <I2C_Mem_ISR_DMA+0x92>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	085b      	lsrs	r3, r3, #1
 8004be2:	001a      	movs	r2, r3
 8004be4:	2301      	movs	r3, #1
 8004be6:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004be8:	d009      	beq.n	8004bfe <I2C_Mem_ISR_DMA+0x92>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	68fa      	ldr	r2, [r7, #12]
 8004bf0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004bf2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	2201      	movs	r2, #1
 8004bf8:	4252      	negs	r2, r2
 8004bfa:	651a      	str	r2, [r3, #80]	@ 0x50
 8004bfc:	e107      	b.n	8004e0e <I2C_Mem_ISR_DMA+0x2a2>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8004bfe:	68bb      	ldr	r3, [r7, #8]
 8004c00:	09db      	lsrs	r3, r3, #7
 8004c02:	001a      	movs	r2, r3
 8004c04:	2301      	movs	r3, #1
 8004c06:	4013      	ands	r3, r2
 8004c08:	d100      	bne.n	8004c0c <I2C_Mem_ISR_DMA+0xa0>
 8004c0a:	e074      	b.n	8004cf6 <I2C_Mem_ISR_DMA+0x18a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	099b      	lsrs	r3, r3, #6
 8004c10:	001a      	movs	r2, r3
 8004c12:	2301      	movs	r3, #1
 8004c14:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8004c16:	d100      	bne.n	8004c1a <I2C_Mem_ISR_DMA+0xae>
 8004c18:	e06d      	b.n	8004cf6 <I2C_Mem_ISR_DMA+0x18a>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	2101      	movs	r1, #1
 8004c1e:	0018      	movs	r0, r3
 8004c20:	f001 fae8 	bl	80061f4 <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	2110      	movs	r1, #16
 8004c28:	0018      	movs	r0, r3
 8004c2a:	f001 fa59 	bl	80060e0 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c32:	b29b      	uxth	r3, r3
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d058      	beq.n	8004cea <I2C_Mem_ISR_DMA+0x17e>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c3c:	b29b      	uxth	r3, r3
 8004c3e:	2bff      	cmp	r3, #255	@ 0xff
 8004c40:	d91e      	bls.n	8004c80 <I2C_Mem_ISR_DMA+0x114>
      {
        /* Errata workaround 170323 */
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	699b      	ldr	r3, [r3, #24]
 8004c48:	0c1b      	lsrs	r3, r3, #16
 8004c4a:	b2db      	uxtb	r3, r3
 8004c4c:	2201      	movs	r2, #1
 8004c4e:	4013      	ands	r3, r2
 8004c50:	b2db      	uxtb	r3, r3
 8004c52:	2b01      	cmp	r3, #1
 8004c54:	d103      	bne.n	8004c5e <I2C_Mem_ISR_DMA+0xf2>
        {
          hi2c->XferSize = 1U;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	2201      	movs	r2, #1
 8004c5a:	851a      	strh	r2, [r3, #40]	@ 0x28
 8004c5c:	e002      	b.n	8004c64 <I2C_Mem_ISR_DMA+0xf8>
        }
        else
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	22ff      	movs	r2, #255	@ 0xff
 8004c62:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c68:	b299      	uxth	r1, r3
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c6e:	b2da      	uxtb	r2, r3
 8004c70:	2380      	movs	r3, #128	@ 0x80
 8004c72:	045b      	lsls	r3, r3, #17
 8004c74:	68f8      	ldr	r0, [r7, #12]
 8004c76:	2400      	movs	r4, #0
 8004c78:	9400      	str	r4, [sp, #0]
 8004c7a:	f001 f9f7 	bl	800606c <I2C_TransferConfig>
 8004c7e:	e011      	b.n	8004ca4 <I2C_Mem_ISR_DMA+0x138>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c84:	b29a      	uxth	r2, r3
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c8e:	b299      	uxth	r1, r3
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c94:	b2da      	uxtb	r2, r3
 8004c96:	2380      	movs	r3, #128	@ 0x80
 8004c98:	049b      	lsls	r3, r3, #18
 8004c9a:	68f8      	ldr	r0, [r7, #12]
 8004c9c:	2400      	movs	r4, #0
 8004c9e:	9400      	str	r4, [sp, #0]
 8004ca0:	f001 f9e4 	bl	800606c <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ca8:	b29a      	uxth	r2, r3
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004cae:	1ad3      	subs	r3, r2, r3
 8004cb0:	b29a      	uxth	r2, r3
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	2241      	movs	r2, #65	@ 0x41
 8004cba:	5c9b      	ldrb	r3, [r3, r2]
 8004cbc:	b2db      	uxtb	r3, r3
 8004cbe:	2b22      	cmp	r3, #34	@ 0x22
 8004cc0:	d109      	bne.n	8004cd6 <I2C_Mem_ISR_DMA+0x16a>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	681a      	ldr	r2, [r3, #0]
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	2180      	movs	r1, #128	@ 0x80
 8004cce:	0209      	lsls	r1, r1, #8
 8004cd0:	430a      	orrs	r2, r1
 8004cd2:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8004cd4:	e09b      	b.n	8004e0e <I2C_Mem_ISR_DMA+0x2a2>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	681a      	ldr	r2, [r3, #0]
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	2180      	movs	r1, #128	@ 0x80
 8004ce2:	01c9      	lsls	r1, r1, #7
 8004ce4:	430a      	orrs	r2, r1
 8004ce6:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8004ce8:	e091      	b.n	8004e0e <I2C_Mem_ISR_DMA+0x2a2>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	2140      	movs	r1, #64	@ 0x40
 8004cee:	0018      	movs	r0, r3
 8004cf0:	f000 fdfe 	bl	80058f0 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8004cf4:	e08b      	b.n	8004e0e <I2C_Mem_ISR_DMA+0x2a2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8004cf6:	68bb      	ldr	r3, [r7, #8]
 8004cf8:	099b      	lsrs	r3, r3, #6
 8004cfa:	001a      	movs	r2, r3
 8004cfc:	2301      	movs	r3, #1
 8004cfe:	4013      	ands	r3, r2
 8004d00:	d100      	bne.n	8004d04 <I2C_Mem_ISR_DMA+0x198>
 8004d02:	e072      	b.n	8004dea <I2C_Mem_ISR_DMA+0x27e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	099b      	lsrs	r3, r3, #6
 8004d08:	001a      	movs	r2, r3
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8004d0e:	d06c      	beq.n	8004dea <I2C_Mem_ISR_DMA+0x27e>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	2101      	movs	r1, #1
 8004d14:	0018      	movs	r0, r3
 8004d16:	f001 fa6d 	bl	80061f4 <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	2110      	movs	r1, #16
 8004d1e:	0018      	movs	r0, r3
 8004d20:	f001 f9de 	bl	80060e0 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	2241      	movs	r2, #65	@ 0x41
 8004d28:	5c9b      	ldrb	r3, [r3, r2]
 8004d2a:	b2db      	uxtb	r3, r3
 8004d2c:	2b22      	cmp	r3, #34	@ 0x22
 8004d2e:	d101      	bne.n	8004d34 <I2C_Mem_ISR_DMA+0x1c8>
    {
      direction = I2C_GENERATE_START_READ;
 8004d30:	4b3c      	ldr	r3, [pc, #240]	@ (8004e24 <I2C_Mem_ISR_DMA+0x2b8>)
 8004d32:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d38:	b29b      	uxth	r3, r3
 8004d3a:	2bff      	cmp	r3, #255	@ 0xff
 8004d3c:	d91f      	bls.n	8004d7e <I2C_Mem_ISR_DMA+0x212>
    {
      /* Errata workaround 170323 */
      if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	699b      	ldr	r3, [r3, #24]
 8004d44:	0c1b      	lsrs	r3, r3, #16
 8004d46:	b2db      	uxtb	r3, r3
 8004d48:	2201      	movs	r2, #1
 8004d4a:	4013      	ands	r3, r2
 8004d4c:	b2db      	uxtb	r3, r3
 8004d4e:	2b01      	cmp	r3, #1
 8004d50:	d103      	bne.n	8004d5a <I2C_Mem_ISR_DMA+0x1ee>
      {
        hi2c->XferSize = 1U;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	2201      	movs	r2, #1
 8004d56:	851a      	strh	r2, [r3, #40]	@ 0x28
 8004d58:	e002      	b.n	8004d60 <I2C_Mem_ISR_DMA+0x1f4>
      }
      else
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	22ff      	movs	r2, #255	@ 0xff
 8004d5e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d64:	b299      	uxth	r1, r3
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d6a:	b2da      	uxtb	r2, r3
 8004d6c:	2380      	movs	r3, #128	@ 0x80
 8004d6e:	045c      	lsls	r4, r3, #17
 8004d70:	68f8      	ldr	r0, [r7, #12]
 8004d72:	697b      	ldr	r3, [r7, #20]
 8004d74:	9300      	str	r3, [sp, #0]
 8004d76:	0023      	movs	r3, r4
 8004d78:	f001 f978 	bl	800606c <I2C_TransferConfig>
 8004d7c:	e012      	b.n	8004da4 <I2C_Mem_ISR_DMA+0x238>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d82:	b29a      	uxth	r2, r3
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d8c:	b299      	uxth	r1, r3
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d92:	b2da      	uxtb	r2, r3
 8004d94:	2380      	movs	r3, #128	@ 0x80
 8004d96:	049c      	lsls	r4, r3, #18
 8004d98:	68f8      	ldr	r0, [r7, #12]
 8004d9a:	697b      	ldr	r3, [r7, #20]
 8004d9c:	9300      	str	r3, [sp, #0]
 8004d9e:	0023      	movs	r3, r4
 8004da0:	f001 f964 	bl	800606c <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004da8:	b29a      	uxth	r2, r3
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dae:	1ad3      	subs	r3, r2, r3
 8004db0:	b29a      	uxth	r2, r3
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	2241      	movs	r2, #65	@ 0x41
 8004dba:	5c9b      	ldrb	r3, [r3, r2]
 8004dbc:	b2db      	uxtb	r3, r3
 8004dbe:	2b22      	cmp	r3, #34	@ 0x22
 8004dc0:	d109      	bne.n	8004dd6 <I2C_Mem_ISR_DMA+0x26a>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	681a      	ldr	r2, [r3, #0]
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	2180      	movs	r1, #128	@ 0x80
 8004dce:	0209      	lsls	r1, r1, #8
 8004dd0:	430a      	orrs	r2, r1
 8004dd2:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004dd4:	e01b      	b.n	8004e0e <I2C_Mem_ISR_DMA+0x2a2>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	681a      	ldr	r2, [r3, #0]
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	2180      	movs	r1, #128	@ 0x80
 8004de2:	01c9      	lsls	r1, r1, #7
 8004de4:	430a      	orrs	r2, r1
 8004de6:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004de8:	e011      	b.n	8004e0e <I2C_Mem_ISR_DMA+0x2a2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004dea:	68bb      	ldr	r3, [r7, #8]
 8004dec:	095b      	lsrs	r3, r3, #5
 8004dee:	001a      	movs	r2, r3
 8004df0:	2301      	movs	r3, #1
 8004df2:	4013      	ands	r3, r2
 8004df4:	d00b      	beq.n	8004e0e <I2C_Mem_ISR_DMA+0x2a2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	095b      	lsrs	r3, r3, #5
 8004dfa:	001a      	movs	r2, r3
 8004dfc:	2301      	movs	r3, #1
 8004dfe:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004e00:	d005      	beq.n	8004e0e <I2C_Mem_ISR_DMA+0x2a2>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8004e02:	68ba      	ldr	r2, [r7, #8]
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	0011      	movs	r1, r2
 8004e08:	0018      	movs	r0, r3
 8004e0a:	f000 fab5 	bl	8005378 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	2240      	movs	r2, #64	@ 0x40
 8004e12:	2100      	movs	r1, #0
 8004e14:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004e16:	2300      	movs	r3, #0
}
 8004e18:	0018      	movs	r0, r3
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	b007      	add	sp, #28
 8004e1e:	bd90      	pop	{r4, r7, pc}
 8004e20:	80002000 	.word	0x80002000
 8004e24:	80002400 	.word	0x80002400

08004e28 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	b088      	sub	sp, #32
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	60f8      	str	r0, [r7, #12]
 8004e30:	60b9      	str	r1, [r7, #8]
 8004e32:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e38:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	2240      	movs	r2, #64	@ 0x40
 8004e42:	5c9b      	ldrb	r3, [r3, r2]
 8004e44:	2b01      	cmp	r3, #1
 8004e46:	d101      	bne.n	8004e4c <I2C_Slave_ISR_DMA+0x24>
 8004e48:	2302      	movs	r3, #2
 8004e4a:	e0de      	b.n	800500a <I2C_Slave_ISR_DMA+0x1e2>
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	2240      	movs	r2, #64	@ 0x40
 8004e50:	2101      	movs	r1, #1
 8004e52:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004e54:	68bb      	ldr	r3, [r7, #8]
 8004e56:	095b      	lsrs	r3, r3, #5
 8004e58:	001a      	movs	r2, r3
 8004e5a:	2301      	movs	r3, #1
 8004e5c:	4013      	ands	r3, r2
 8004e5e:	d00c      	beq.n	8004e7a <I2C_Slave_ISR_DMA+0x52>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	095b      	lsrs	r3, r3, #5
 8004e64:	001a      	movs	r2, r3
 8004e66:	2301      	movs	r3, #1
 8004e68:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004e6a:	d006      	beq.n	8004e7a <I2C_Slave_ISR_DMA+0x52>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8004e6c:	68ba      	ldr	r2, [r7, #8]
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	0011      	movs	r1, r2
 8004e72:	0018      	movs	r0, r3
 8004e74:	f000 fb52 	bl	800551c <I2C_ITSlaveCplt>
 8004e78:	e0c2      	b.n	8005000 <I2C_Slave_ISR_DMA+0x1d8>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004e7a:	68bb      	ldr	r3, [r7, #8]
 8004e7c:	091b      	lsrs	r3, r3, #4
 8004e7e:	001a      	movs	r2, r3
 8004e80:	2301      	movs	r3, #1
 8004e82:	4013      	ands	r3, r2
 8004e84:	d100      	bne.n	8004e88 <I2C_Slave_ISR_DMA+0x60>
 8004e86:	e0a9      	b.n	8004fdc <I2C_Slave_ISR_DMA+0x1b4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	091b      	lsrs	r3, r3, #4
 8004e8c:	001a      	movs	r2, r3
 8004e8e:	2301      	movs	r3, #1
 8004e90:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004e92:	d100      	bne.n	8004e96 <I2C_Slave_ISR_DMA+0x6e>
 8004e94:	e0a2      	b.n	8004fdc <I2C_Slave_ISR_DMA+0x1b4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	0b9b      	lsrs	r3, r3, #14
 8004e9a:	001a      	movs	r2, r3
 8004e9c:	2301      	movs	r3, #1
 8004e9e:	4013      	ands	r3, r2
 8004ea0:	d106      	bne.n	8004eb0 <I2C_Slave_ISR_DMA+0x88>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	0bdb      	lsrs	r3, r3, #15
 8004ea6:	001a      	movs	r2, r3
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	4013      	ands	r3, r2
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8004eac:	d100      	bne.n	8004eb0 <I2C_Slave_ISR_DMA+0x88>
 8004eae:	e08e      	b.n	8004fce <I2C_Slave_ISR_DMA+0x1a6>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d00d      	beq.n	8004ed4 <I2C_Slave_ISR_DMA+0xac>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	0bdb      	lsrs	r3, r3, #15
 8004ebc:	001a      	movs	r2, r3
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	4013      	ands	r3, r2
 8004ec2:	d007      	beq.n	8004ed4 <I2C_Slave_ISR_DMA+0xac>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	685b      	ldr	r3, [r3, #4]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d101      	bne.n	8004ed4 <I2C_Slave_ISR_DMA+0xac>
          {
            treatdmanack = 1U;
 8004ed0:	2301      	movs	r3, #1
 8004ed2:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d00d      	beq.n	8004ef8 <I2C_Slave_ISR_DMA+0xd0>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	0b9b      	lsrs	r3, r3, #14
 8004ee0:	001a      	movs	r2, r3
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	4013      	ands	r3, r2
 8004ee6:	d007      	beq.n	8004ef8 <I2C_Slave_ISR_DMA+0xd0>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	685b      	ldr	r3, [r3, #4]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d101      	bne.n	8004ef8 <I2C_Slave_ISR_DMA+0xd0>
          {
            treatdmanack = 1U;
 8004ef4:	2301      	movs	r3, #1
 8004ef6:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8004ef8:	69fb      	ldr	r3, [r7, #28]
 8004efa:	2b01      	cmp	r3, #1
 8004efc:	d12d      	bne.n	8004f5a <I2C_Slave_ISR_DMA+0x132>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	2241      	movs	r2, #65	@ 0x41
 8004f02:	5c9b      	ldrb	r3, [r3, r2]
 8004f04:	b2db      	uxtb	r3, r3
 8004f06:	2b28      	cmp	r3, #40	@ 0x28
 8004f08:	d10b      	bne.n	8004f22 <I2C_Slave_ISR_DMA+0xfa>
 8004f0a:	69ba      	ldr	r2, [r7, #24]
 8004f0c:	2380      	movs	r3, #128	@ 0x80
 8004f0e:	049b      	lsls	r3, r3, #18
 8004f10:	429a      	cmp	r2, r3
 8004f12:	d106      	bne.n	8004f22 <I2C_Slave_ISR_DMA+0xfa>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8004f14:	68ba      	ldr	r2, [r7, #8]
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	0011      	movs	r1, r2
 8004f1a:	0018      	movs	r0, r3
 8004f1c:	f000 fc8e 	bl	800583c <I2C_ITListenCplt>
 8004f20:	e054      	b.n	8004fcc <I2C_Slave_ISR_DMA+0x1a4>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	2241      	movs	r2, #65	@ 0x41
 8004f26:	5c9b      	ldrb	r3, [r3, r2]
 8004f28:	b2db      	uxtb	r3, r3
 8004f2a:	2b29      	cmp	r3, #41	@ 0x29
 8004f2c:	d110      	bne.n	8004f50 <I2C_Slave_ISR_DMA+0x128>
 8004f2e:	69bb      	ldr	r3, [r7, #24]
 8004f30:	4a38      	ldr	r2, [pc, #224]	@ (8005014 <I2C_Slave_ISR_DMA+0x1ec>)
 8004f32:	4293      	cmp	r3, r2
 8004f34:	d00c      	beq.n	8004f50 <I2C_Slave_ISR_DMA+0x128>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	2210      	movs	r2, #16
 8004f3c:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	0018      	movs	r0, r3
 8004f42:	f000 fe00 	bl	8005b46 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	0018      	movs	r0, r3
 8004f4a:	f000 f9af 	bl	80052ac <I2C_ITSlaveSeqCplt>
 8004f4e:	e03d      	b.n	8004fcc <I2C_Slave_ISR_DMA+0x1a4>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	2210      	movs	r2, #16
 8004f56:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8004f58:	e03e      	b.n	8004fd8 <I2C_Slave_ISR_DMA+0x1b0>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	2210      	movs	r2, #16
 8004f60:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f66:	2204      	movs	r2, #4
 8004f68:	431a      	orrs	r2, r3
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8004f6e:	2317      	movs	r3, #23
 8004f70:	18fb      	adds	r3, r7, r3
 8004f72:	68fa      	ldr	r2, [r7, #12]
 8004f74:	2141      	movs	r1, #65	@ 0x41
 8004f76:	5c52      	ldrb	r2, [r2, r1]
 8004f78:	701a      	strb	r2, [r3, #0]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8004f7a:	69bb      	ldr	r3, [r7, #24]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d004      	beq.n	8004f8a <I2C_Slave_ISR_DMA+0x162>
 8004f80:	69ba      	ldr	r2, [r7, #24]
 8004f82:	2380      	movs	r3, #128	@ 0x80
 8004f84:	045b      	lsls	r3, r3, #17
 8004f86:	429a      	cmp	r2, r3
 8004f88:	d126      	bne.n	8004fd8 <I2C_Slave_ISR_DMA+0x1b0>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004f8a:	2217      	movs	r2, #23
 8004f8c:	18bb      	adds	r3, r7, r2
 8004f8e:	781b      	ldrb	r3, [r3, #0]
 8004f90:	2b21      	cmp	r3, #33	@ 0x21
 8004f92:	d003      	beq.n	8004f9c <I2C_Slave_ISR_DMA+0x174>
 8004f94:	18bb      	adds	r3, r7, r2
 8004f96:	781b      	ldrb	r3, [r3, #0]
 8004f98:	2b29      	cmp	r3, #41	@ 0x29
 8004f9a:	d103      	bne.n	8004fa4 <I2C_Slave_ISR_DMA+0x17c>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	2221      	movs	r2, #33	@ 0x21
 8004fa0:	631a      	str	r2, [r3, #48]	@ 0x30
 8004fa2:	e00b      	b.n	8004fbc <I2C_Slave_ISR_DMA+0x194>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004fa4:	2217      	movs	r2, #23
 8004fa6:	18bb      	adds	r3, r7, r2
 8004fa8:	781b      	ldrb	r3, [r3, #0]
 8004faa:	2b22      	cmp	r3, #34	@ 0x22
 8004fac:	d003      	beq.n	8004fb6 <I2C_Slave_ISR_DMA+0x18e>
 8004fae:	18bb      	adds	r3, r7, r2
 8004fb0:	781b      	ldrb	r3, [r3, #0]
 8004fb2:	2b2a      	cmp	r3, #42	@ 0x2a
 8004fb4:	d102      	bne.n	8004fbc <I2C_Slave_ISR_DMA+0x194>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	2222      	movs	r2, #34	@ 0x22
 8004fba:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	0011      	movs	r1, r2
 8004fc4:	0018      	movs	r0, r3
 8004fc6:	f000 fc93 	bl	80058f0 <I2C_ITError>
      if (treatdmanack == 1U)
 8004fca:	e005      	b.n	8004fd8 <I2C_Slave_ISR_DMA+0x1b0>
 8004fcc:	e004      	b.n	8004fd8 <I2C_Slave_ISR_DMA+0x1b0>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	2210      	movs	r2, #16
 8004fd4:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8004fd6:	e013      	b.n	8005000 <I2C_Slave_ISR_DMA+0x1d8>
      if (treatdmanack == 1U)
 8004fd8:	46c0      	nop			@ (mov r8, r8)
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8004fda:	e011      	b.n	8005000 <I2C_Slave_ISR_DMA+0x1d8>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004fdc:	68bb      	ldr	r3, [r7, #8]
 8004fde:	08db      	lsrs	r3, r3, #3
 8004fe0:	001a      	movs	r2, r3
 8004fe2:	2301      	movs	r3, #1
 8004fe4:	4013      	ands	r3, r2
 8004fe6:	d00b      	beq.n	8005000 <I2C_Slave_ISR_DMA+0x1d8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	08db      	lsrs	r3, r3, #3
 8004fec:	001a      	movs	r2, r3
 8004fee:	2301      	movs	r3, #1
 8004ff0:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004ff2:	d005      	beq.n	8005000 <I2C_Slave_ISR_DMA+0x1d8>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8004ff4:	68ba      	ldr	r2, [r7, #8]
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	0011      	movs	r1, r2
 8004ffa:	0018      	movs	r0, r3
 8004ffc:	f000 f870 	bl	80050e0 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	2240      	movs	r2, #64	@ 0x40
 8005004:	2100      	movs	r1, #0
 8005006:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005008:	2300      	movs	r3, #0
}
 800500a:	0018      	movs	r0, r3
 800500c:	46bd      	mov	sp, r7
 800500e:	b008      	add	sp, #32
 8005010:	bd80      	pop	{r7, pc}
 8005012:	46c0      	nop			@ (mov r8, r8)
 8005014:	ffff0000 	.word	0xffff0000

08005018 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8005018:	b5b0      	push	{r4, r5, r7, lr}
 800501a:	b086      	sub	sp, #24
 800501c:	af02      	add	r7, sp, #8
 800501e:	60f8      	str	r0, [r7, #12]
 8005020:	000c      	movs	r4, r1
 8005022:	0010      	movs	r0, r2
 8005024:	0019      	movs	r1, r3
 8005026:	250a      	movs	r5, #10
 8005028:	197b      	adds	r3, r7, r5
 800502a:	1c22      	adds	r2, r4, #0
 800502c:	801a      	strh	r2, [r3, #0]
 800502e:	2308      	movs	r3, #8
 8005030:	18fb      	adds	r3, r7, r3
 8005032:	1c02      	adds	r2, r0, #0
 8005034:	801a      	strh	r2, [r3, #0]
 8005036:	1dbb      	adds	r3, r7, #6
 8005038:	1c0a      	adds	r2, r1, #0
 800503a:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800503c:	1dbb      	adds	r3, r7, #6
 800503e:	881b      	ldrh	r3, [r3, #0]
 8005040:	b2da      	uxtb	r2, r3
 8005042:	2380      	movs	r3, #128	@ 0x80
 8005044:	045c      	lsls	r4, r3, #17
 8005046:	197b      	adds	r3, r7, r5
 8005048:	8819      	ldrh	r1, [r3, #0]
 800504a:	68f8      	ldr	r0, [r7, #12]
 800504c:	4b23      	ldr	r3, [pc, #140]	@ (80050dc <I2C_RequestMemoryWrite+0xc4>)
 800504e:	9300      	str	r3, [sp, #0]
 8005050:	0023      	movs	r3, r4
 8005052:	f001 f80b 	bl	800606c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005056:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005058:	6a39      	ldr	r1, [r7, #32]
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	0018      	movs	r0, r3
 800505e:	f000 fe83 	bl	8005d68 <I2C_WaitOnTXISFlagUntilTimeout>
 8005062:	1e03      	subs	r3, r0, #0
 8005064:	d001      	beq.n	800506a <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 8005066:	2301      	movs	r3, #1
 8005068:	e033      	b.n	80050d2 <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800506a:	1dbb      	adds	r3, r7, #6
 800506c:	881b      	ldrh	r3, [r3, #0]
 800506e:	2b01      	cmp	r3, #1
 8005070:	d107      	bne.n	8005082 <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005072:	2308      	movs	r3, #8
 8005074:	18fb      	adds	r3, r7, r3
 8005076:	881b      	ldrh	r3, [r3, #0]
 8005078:	b2da      	uxtb	r2, r3
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	629a      	str	r2, [r3, #40]	@ 0x28
 8005080:	e019      	b.n	80050b6 <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005082:	2308      	movs	r3, #8
 8005084:	18fb      	adds	r3, r7, r3
 8005086:	881b      	ldrh	r3, [r3, #0]
 8005088:	0a1b      	lsrs	r3, r3, #8
 800508a:	b29b      	uxth	r3, r3
 800508c:	b2da      	uxtb	r2, r3
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005094:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005096:	6a39      	ldr	r1, [r7, #32]
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	0018      	movs	r0, r3
 800509c:	f000 fe64 	bl	8005d68 <I2C_WaitOnTXISFlagUntilTimeout>
 80050a0:	1e03      	subs	r3, r0, #0
 80050a2:	d001      	beq.n	80050a8 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 80050a4:	2301      	movs	r3, #1
 80050a6:	e014      	b.n	80050d2 <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80050a8:	2308      	movs	r3, #8
 80050aa:	18fb      	adds	r3, r7, r3
 80050ac:	881b      	ldrh	r3, [r3, #0]
 80050ae:	b2da      	uxtb	r2, r3
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80050b6:	6a3a      	ldr	r2, [r7, #32]
 80050b8:	68f8      	ldr	r0, [r7, #12]
 80050ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050bc:	9300      	str	r3, [sp, #0]
 80050be:	0013      	movs	r3, r2
 80050c0:	2200      	movs	r2, #0
 80050c2:	2180      	movs	r1, #128	@ 0x80
 80050c4:	f000 fdf8 	bl	8005cb8 <I2C_WaitOnFlagUntilTimeout>
 80050c8:	1e03      	subs	r3, r0, #0
 80050ca:	d001      	beq.n	80050d0 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 80050cc:	2301      	movs	r3, #1
 80050ce:	e000      	b.n	80050d2 <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 80050d0:	2300      	movs	r3, #0
}
 80050d2:	0018      	movs	r0, r3
 80050d4:	46bd      	mov	sp, r7
 80050d6:	b004      	add	sp, #16
 80050d8:	bdb0      	pop	{r4, r5, r7, pc}
 80050da:	46c0      	nop			@ (mov r8, r8)
 80050dc:	80002000 	.word	0x80002000

080050e0 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80050e0:	b5b0      	push	{r4, r5, r7, lr}
 80050e2:	b084      	sub	sp, #16
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
 80050e8:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2241      	movs	r2, #65	@ 0x41
 80050ee:	5c9b      	ldrb	r3, [r3, r2]
 80050f0:	b2db      	uxtb	r3, r3
 80050f2:	001a      	movs	r2, r3
 80050f4:	2328      	movs	r3, #40	@ 0x28
 80050f6:	4013      	ands	r3, r2
 80050f8:	2b28      	cmp	r3, #40	@ 0x28
 80050fa:	d000      	beq.n	80050fe <I2C_ITAddrCplt+0x1e>
 80050fc:	e088      	b.n	8005210 <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	699b      	ldr	r3, [r3, #24]
 8005104:	0c1b      	lsrs	r3, r3, #16
 8005106:	b2da      	uxtb	r2, r3
 8005108:	250f      	movs	r5, #15
 800510a:	197b      	adds	r3, r7, r5
 800510c:	2101      	movs	r1, #1
 800510e:	400a      	ands	r2, r1
 8005110:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	699b      	ldr	r3, [r3, #24]
 8005118:	0c1b      	lsrs	r3, r3, #16
 800511a:	b29a      	uxth	r2, r3
 800511c:	200c      	movs	r0, #12
 800511e:	183b      	adds	r3, r7, r0
 8005120:	21fe      	movs	r1, #254	@ 0xfe
 8005122:	400a      	ands	r2, r1
 8005124:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	689b      	ldr	r3, [r3, #8]
 800512c:	b29a      	uxth	r2, r3
 800512e:	240a      	movs	r4, #10
 8005130:	193b      	adds	r3, r7, r4
 8005132:	0592      	lsls	r2, r2, #22
 8005134:	0d92      	lsrs	r2, r2, #22
 8005136:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	68db      	ldr	r3, [r3, #12]
 800513e:	b29a      	uxth	r2, r3
 8005140:	2308      	movs	r3, #8
 8005142:	18fb      	adds	r3, r7, r3
 8005144:	21fe      	movs	r1, #254	@ 0xfe
 8005146:	400a      	ands	r2, r1
 8005148:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	68db      	ldr	r3, [r3, #12]
 800514e:	2b02      	cmp	r3, #2
 8005150:	d148      	bne.n	80051e4 <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8005152:	0021      	movs	r1, r4
 8005154:	187b      	adds	r3, r7, r1
 8005156:	881b      	ldrh	r3, [r3, #0]
 8005158:	09db      	lsrs	r3, r3, #7
 800515a:	b29a      	uxth	r2, r3
 800515c:	183b      	adds	r3, r7, r0
 800515e:	881b      	ldrh	r3, [r3, #0]
 8005160:	4053      	eors	r3, r2
 8005162:	b29b      	uxth	r3, r3
 8005164:	001a      	movs	r2, r3
 8005166:	2306      	movs	r3, #6
 8005168:	4013      	ands	r3, r2
 800516a:	d120      	bne.n	80051ae <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 800516c:	183b      	adds	r3, r7, r0
 800516e:	187a      	adds	r2, r7, r1
 8005170:	8812      	ldrh	r2, [r2, #0]
 8005172:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005178:	1c5a      	adds	r2, r3, #1
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005182:	2b02      	cmp	r3, #2
 8005184:	d14c      	bne.n	8005220 <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	2200      	movs	r2, #0
 800518a:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	2208      	movs	r2, #8
 8005192:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2240      	movs	r2, #64	@ 0x40
 8005198:	2100      	movs	r1, #0
 800519a:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800519c:	183b      	adds	r3, r7, r0
 800519e:	881a      	ldrh	r2, [r3, #0]
 80051a0:	197b      	adds	r3, r7, r5
 80051a2:	7819      	ldrb	r1, [r3, #0]
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	0018      	movs	r0, r3
 80051a8:	f7ff fa82 	bl	80046b0 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80051ac:	e038      	b.n	8005220 <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 80051ae:	240c      	movs	r4, #12
 80051b0:	193b      	adds	r3, r7, r4
 80051b2:	2208      	movs	r2, #8
 80051b4:	18ba      	adds	r2, r7, r2
 80051b6:	8812      	ldrh	r2, [r2, #0]
 80051b8:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80051ba:	2380      	movs	r3, #128	@ 0x80
 80051bc:	021a      	lsls	r2, r3, #8
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	0011      	movs	r1, r2
 80051c2:	0018      	movs	r0, r3
 80051c4:	f001 f816 	bl	80061f4 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2240      	movs	r2, #64	@ 0x40
 80051cc:	2100      	movs	r1, #0
 80051ce:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80051d0:	193b      	adds	r3, r7, r4
 80051d2:	881a      	ldrh	r2, [r3, #0]
 80051d4:	230f      	movs	r3, #15
 80051d6:	18fb      	adds	r3, r7, r3
 80051d8:	7819      	ldrb	r1, [r3, #0]
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	0018      	movs	r0, r3
 80051de:	f7ff fa67 	bl	80046b0 <HAL_I2C_AddrCallback>
}
 80051e2:	e01d      	b.n	8005220 <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80051e4:	2380      	movs	r3, #128	@ 0x80
 80051e6:	021a      	lsls	r2, r3, #8
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	0011      	movs	r1, r2
 80051ec:	0018      	movs	r0, r3
 80051ee:	f001 f801 	bl	80061f4 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	2240      	movs	r2, #64	@ 0x40
 80051f6:	2100      	movs	r1, #0
 80051f8:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80051fa:	230c      	movs	r3, #12
 80051fc:	18fb      	adds	r3, r7, r3
 80051fe:	881a      	ldrh	r2, [r3, #0]
 8005200:	230f      	movs	r3, #15
 8005202:	18fb      	adds	r3, r7, r3
 8005204:	7819      	ldrb	r1, [r3, #0]
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	0018      	movs	r0, r3
 800520a:	f7ff fa51 	bl	80046b0 <HAL_I2C_AddrCallback>
}
 800520e:	e007      	b.n	8005220 <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	2208      	movs	r2, #8
 8005216:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2240      	movs	r2, #64	@ 0x40
 800521c:	2100      	movs	r1, #0
 800521e:	5499      	strb	r1, [r3, r2]
}
 8005220:	46c0      	nop			@ (mov r8, r8)
 8005222:	46bd      	mov	sp, r7
 8005224:	b004      	add	sp, #16
 8005226:	bdb0      	pop	{r4, r5, r7, pc}

08005228 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8005228:	b580      	push	{r7, lr}
 800522a:	b082      	sub	sp, #8
 800522c:	af00      	add	r7, sp, #0
 800522e:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2242      	movs	r2, #66	@ 0x42
 8005234:	2100      	movs	r1, #0
 8005236:	5499      	strb	r1, [r3, r2]

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2241      	movs	r2, #65	@ 0x41
 800523c:	5c9b      	ldrb	r3, [r3, r2]
 800523e:	b2db      	uxtb	r3, r3
 8005240:	2b21      	cmp	r3, #33	@ 0x21
 8005242:	d117      	bne.n	8005274 <I2C_ITMasterSeqCplt+0x4c>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2241      	movs	r2, #65	@ 0x41
 8005248:	2120      	movs	r1, #32
 800524a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2211      	movs	r2, #17
 8005250:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2200      	movs	r2, #0
 8005256:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2101      	movs	r1, #1
 800525c:	0018      	movs	r0, r3
 800525e:	f000 ffc9 	bl	80061f4 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	2240      	movs	r2, #64	@ 0x40
 8005266:	2100      	movs	r1, #0
 8005268:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	0018      	movs	r0, r3
 800526e:	f7ff f9ff 	bl	8004670 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005272:	e016      	b.n	80052a2 <I2C_ITMasterSeqCplt+0x7a>
    hi2c->State         = HAL_I2C_STATE_READY;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2241      	movs	r2, #65	@ 0x41
 8005278:	2120      	movs	r1, #32
 800527a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2212      	movs	r2, #18
 8005280:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	2200      	movs	r2, #0
 8005286:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2102      	movs	r1, #2
 800528c:	0018      	movs	r0, r3
 800528e:	f000 ffb1 	bl	80061f4 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2240      	movs	r2, #64	@ 0x40
 8005296:	2100      	movs	r1, #0
 8005298:	5499      	strb	r1, [r3, r2]
    HAL_I2C_MasterRxCpltCallback(hi2c);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	0018      	movs	r0, r3
 800529e:	f7ff f9ef 	bl	8004680 <HAL_I2C_MasterRxCpltCallback>
}
 80052a2:	46c0      	nop			@ (mov r8, r8)
 80052a4:	46bd      	mov	sp, r7
 80052a6:	b002      	add	sp, #8
 80052a8:	bd80      	pop	{r7, pc}
	...

080052ac <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b084      	sub	sp, #16
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2242      	movs	r2, #66	@ 0x42
 80052c0:	2100      	movs	r1, #0
 80052c2:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	0b9b      	lsrs	r3, r3, #14
 80052c8:	001a      	movs	r2, r3
 80052ca:	2301      	movs	r3, #1
 80052cc:	4013      	ands	r3, r2
 80052ce:	d008      	beq.n	80052e2 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	681a      	ldr	r2, [r3, #0]
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	4925      	ldr	r1, [pc, #148]	@ (8005370 <I2C_ITSlaveSeqCplt+0xc4>)
 80052dc:	400a      	ands	r2, r1
 80052de:	601a      	str	r2, [r3, #0]
 80052e0:	e00d      	b.n	80052fe <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	0bdb      	lsrs	r3, r3, #15
 80052e6:	001a      	movs	r2, r3
 80052e8:	2301      	movs	r3, #1
 80052ea:	4013      	ands	r3, r2
 80052ec:	d007      	beq.n	80052fe <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	681a      	ldr	r2, [r3, #0]
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	491e      	ldr	r1, [pc, #120]	@ (8005374 <I2C_ITSlaveSeqCplt+0xc8>)
 80052fa:	400a      	ands	r2, r1
 80052fc:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2241      	movs	r2, #65	@ 0x41
 8005302:	5c9b      	ldrb	r3, [r3, r2]
 8005304:	b2db      	uxtb	r3, r3
 8005306:	2b29      	cmp	r3, #41	@ 0x29
 8005308:	d114      	bne.n	8005334 <I2C_ITSlaveSeqCplt+0x88>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2241      	movs	r2, #65	@ 0x41
 800530e:	2128      	movs	r1, #40	@ 0x28
 8005310:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2221      	movs	r2, #33	@ 0x21
 8005316:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2101      	movs	r1, #1
 800531c:	0018      	movs	r0, r3
 800531e:	f000 ff69 	bl	80061f4 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	2240      	movs	r2, #64	@ 0x40
 8005326:	2100      	movs	r1, #0
 8005328:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	0018      	movs	r0, r3
 800532e:	f7ff f9af 	bl	8004690 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8005332:	e019      	b.n	8005368 <I2C_ITSlaveSeqCplt+0xbc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2241      	movs	r2, #65	@ 0x41
 8005338:	5c9b      	ldrb	r3, [r3, r2]
 800533a:	b2db      	uxtb	r3, r3
 800533c:	2b2a      	cmp	r3, #42	@ 0x2a
 800533e:	d113      	bne.n	8005368 <I2C_ITSlaveSeqCplt+0xbc>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2241      	movs	r2, #65	@ 0x41
 8005344:	2128      	movs	r1, #40	@ 0x28
 8005346:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2222      	movs	r2, #34	@ 0x22
 800534c:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2102      	movs	r1, #2
 8005352:	0018      	movs	r0, r3
 8005354:	f000 ff4e 	bl	80061f4 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2240      	movs	r2, #64	@ 0x40
 800535c:	2100      	movs	r1, #0
 800535e:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	0018      	movs	r0, r3
 8005364:	f7ff f99c 	bl	80046a0 <HAL_I2C_SlaveRxCpltCallback>
}
 8005368:	46c0      	nop			@ (mov r8, r8)
 800536a:	46bd      	mov	sp, r7
 800536c:	b004      	add	sp, #16
 800536e:	bd80      	pop	{r7, pc}
 8005370:	ffffbfff 	.word	0xffffbfff
 8005374:	ffff7fff 	.word	0xffff7fff

08005378 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005378:	b580      	push	{r7, lr}
 800537a:	b086      	sub	sp, #24
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]
 8005380:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8005382:	683b      	ldr	r3, [r7, #0]
 8005384:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	2220      	movs	r2, #32
 800538c:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2241      	movs	r2, #65	@ 0x41
 8005392:	5c9b      	ldrb	r3, [r3, r2]
 8005394:	b2db      	uxtb	r3, r3
 8005396:	2b21      	cmp	r3, #33	@ 0x21
 8005398:	d108      	bne.n	80053ac <I2C_ITMasterCplt+0x34>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2101      	movs	r1, #1
 800539e:	0018      	movs	r0, r3
 80053a0:	f000 ff28 	bl	80061f4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2211      	movs	r2, #17
 80053a8:	631a      	str	r2, [r3, #48]	@ 0x30
 80053aa:	e00d      	b.n	80053c8 <I2C_ITMasterCplt+0x50>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2241      	movs	r2, #65	@ 0x41
 80053b0:	5c9b      	ldrb	r3, [r3, r2]
 80053b2:	b2db      	uxtb	r3, r3
 80053b4:	2b22      	cmp	r3, #34	@ 0x22
 80053b6:	d107      	bne.n	80053c8 <I2C_ITMasterCplt+0x50>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2102      	movs	r1, #2
 80053bc:	0018      	movs	r0, r3
 80053be:	f000 ff19 	bl	80061f4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2212      	movs	r2, #18
 80053c6:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	685a      	ldr	r2, [r3, #4]
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	4950      	ldr	r1, [pc, #320]	@ (8005514 <I2C_ITMasterCplt+0x19c>)
 80053d4:	400a      	ands	r2, r1
 80053d6:	605a      	str	r2, [r3, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2200      	movs	r2, #0
 80053dc:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	4a4d      	ldr	r2, [pc, #308]	@ (8005518 <I2C_ITMasterCplt+0x1a0>)
 80053e2:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 80053e4:	697b      	ldr	r3, [r7, #20]
 80053e6:	091b      	lsrs	r3, r3, #4
 80053e8:	001a      	movs	r2, r3
 80053ea:	2301      	movs	r3, #1
 80053ec:	4013      	ands	r3, r2
 80053ee:	d009      	beq.n	8005404 <I2C_ITMasterCplt+0x8c>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	2210      	movs	r2, #16
 80053f6:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053fc:	2204      	movs	r2, #4
 80053fe:	431a      	orrs	r2, r3
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2241      	movs	r2, #65	@ 0x41
 8005408:	5c9b      	ldrb	r3, [r3, r2]
 800540a:	b2db      	uxtb	r3, r3
 800540c:	2b60      	cmp	r3, #96	@ 0x60
 800540e:	d10b      	bne.n	8005428 <I2C_ITMasterCplt+0xb0>
 8005410:	697b      	ldr	r3, [r7, #20]
 8005412:	089b      	lsrs	r3, r3, #2
 8005414:	001a      	movs	r2, r3
 8005416:	2301      	movs	r3, #1
 8005418:	4013      	ands	r3, r2
 800541a:	d005      	beq.n	8005428 <I2C_ITMasterCplt+0xb0>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005422:	b2db      	uxtb	r3, r3
 8005424:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8005426:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	0018      	movs	r0, r3
 800542c:	f000 fb8b 	bl	8005b46 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005434:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	2241      	movs	r2, #65	@ 0x41
 800543a:	5c9b      	ldrb	r3, [r3, r2]
 800543c:	b2db      	uxtb	r3, r3
 800543e:	2b60      	cmp	r3, #96	@ 0x60
 8005440:	d002      	beq.n	8005448 <I2C_ITMasterCplt+0xd0>
 8005442:	693b      	ldr	r3, [r7, #16]
 8005444:	2b00      	cmp	r3, #0
 8005446:	d007      	beq.n	8005458 <I2C_ITMasterCplt+0xe0>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	0011      	movs	r1, r2
 8005450:	0018      	movs	r0, r3
 8005452:	f000 fa4d 	bl	80058f0 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8005456:	e058      	b.n	800550a <I2C_ITMasterCplt+0x192>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2241      	movs	r2, #65	@ 0x41
 800545c:	5c9b      	ldrb	r3, [r3, r2]
 800545e:	b2db      	uxtb	r3, r3
 8005460:	2b21      	cmp	r3, #33	@ 0x21
 8005462:	d126      	bne.n	80054b2 <I2C_ITMasterCplt+0x13a>
    hi2c->State = HAL_I2C_STATE_READY;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2241      	movs	r2, #65	@ 0x41
 8005468:	2120      	movs	r1, #32
 800546a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2200      	movs	r2, #0
 8005470:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	2242      	movs	r2, #66	@ 0x42
 8005476:	5c9b      	ldrb	r3, [r3, r2]
 8005478:	b2db      	uxtb	r3, r3
 800547a:	2b40      	cmp	r3, #64	@ 0x40
 800547c:	d10c      	bne.n	8005498 <I2C_ITMasterCplt+0x120>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2242      	movs	r2, #66	@ 0x42
 8005482:	2100      	movs	r1, #0
 8005484:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	2240      	movs	r2, #64	@ 0x40
 800548a:	2100      	movs	r1, #0
 800548c:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemTxCpltCallback(hi2c);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	0018      	movs	r0, r3
 8005492:	f7ff f925 	bl	80046e0 <HAL_I2C_MemTxCpltCallback>
}
 8005496:	e038      	b.n	800550a <I2C_ITMasterCplt+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2242      	movs	r2, #66	@ 0x42
 800549c:	2100      	movs	r1, #0
 800549e:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2240      	movs	r2, #64	@ 0x40
 80054a4:	2100      	movs	r1, #0
 80054a6:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	0018      	movs	r0, r3
 80054ac:	f7ff f8e0 	bl	8004670 <HAL_I2C_MasterTxCpltCallback>
}
 80054b0:	e02b      	b.n	800550a <I2C_ITMasterCplt+0x192>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2241      	movs	r2, #65	@ 0x41
 80054b6:	5c9b      	ldrb	r3, [r3, r2]
 80054b8:	b2db      	uxtb	r3, r3
 80054ba:	2b22      	cmp	r3, #34	@ 0x22
 80054bc:	d125      	bne.n	800550a <I2C_ITMasterCplt+0x192>
    hi2c->State = HAL_I2C_STATE_READY;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	2241      	movs	r2, #65	@ 0x41
 80054c2:	2120      	movs	r1, #32
 80054c4:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	2200      	movs	r2, #0
 80054ca:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2242      	movs	r2, #66	@ 0x42
 80054d0:	5c9b      	ldrb	r3, [r3, r2]
 80054d2:	b2db      	uxtb	r3, r3
 80054d4:	2b40      	cmp	r3, #64	@ 0x40
 80054d6:	d10c      	bne.n	80054f2 <I2C_ITMasterCplt+0x17a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2242      	movs	r2, #66	@ 0x42
 80054dc:	2100      	movs	r1, #0
 80054de:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2240      	movs	r2, #64	@ 0x40
 80054e4:	2100      	movs	r1, #0
 80054e6:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemRxCpltCallback(hi2c);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	0018      	movs	r0, r3
 80054ec:	f7fd f9b6 	bl	800285c <HAL_I2C_MemRxCpltCallback>
}
 80054f0:	e00b      	b.n	800550a <I2C_ITMasterCplt+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	2242      	movs	r2, #66	@ 0x42
 80054f6:	2100      	movs	r1, #0
 80054f8:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	2240      	movs	r2, #64	@ 0x40
 80054fe:	2100      	movs	r1, #0
 8005500:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	0018      	movs	r0, r3
 8005506:	f7ff f8bb 	bl	8004680 <HAL_I2C_MasterRxCpltCallback>
}
 800550a:	46c0      	nop			@ (mov r8, r8)
 800550c:	46bd      	mov	sp, r7
 800550e:	b006      	add	sp, #24
 8005510:	bd80      	pop	{r7, pc}
 8005512:	46c0      	nop			@ (mov r8, r8)
 8005514:	fe00e800 	.word	0xfe00e800
 8005518:	ffff0000 	.word	0xffff0000

0800551c <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800551c:	b580      	push	{r7, lr}
 800551e:	b086      	sub	sp, #24
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
 8005524:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005536:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8005538:	200b      	movs	r0, #11
 800553a:	183b      	adds	r3, r7, r0
 800553c:	687a      	ldr	r2, [r7, #4]
 800553e:	2141      	movs	r1, #65	@ 0x41
 8005540:	5c52      	ldrb	r2, [r2, r1]
 8005542:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	2220      	movs	r2, #32
 800554a:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800554c:	183b      	adds	r3, r7, r0
 800554e:	781b      	ldrb	r3, [r3, #0]
 8005550:	2b21      	cmp	r3, #33	@ 0x21
 8005552:	d003      	beq.n	800555c <I2C_ITSlaveCplt+0x40>
 8005554:	183b      	adds	r3, r7, r0
 8005556:	781b      	ldrb	r3, [r3, #0]
 8005558:	2b29      	cmp	r3, #41	@ 0x29
 800555a:	d109      	bne.n	8005570 <I2C_ITSlaveCplt+0x54>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800555c:	4ab0      	ldr	r2, [pc, #704]	@ (8005820 <I2C_ITSlaveCplt+0x304>)
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	0011      	movs	r1, r2
 8005562:	0018      	movs	r0, r3
 8005564:	f000 fe46 	bl	80061f4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2221      	movs	r2, #33	@ 0x21
 800556c:	631a      	str	r2, [r3, #48]	@ 0x30
 800556e:	e020      	b.n	80055b2 <I2C_ITSlaveCplt+0x96>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005570:	220b      	movs	r2, #11
 8005572:	18bb      	adds	r3, r7, r2
 8005574:	781b      	ldrb	r3, [r3, #0]
 8005576:	2b22      	cmp	r3, #34	@ 0x22
 8005578:	d003      	beq.n	8005582 <I2C_ITSlaveCplt+0x66>
 800557a:	18bb      	adds	r3, r7, r2
 800557c:	781b      	ldrb	r3, [r3, #0]
 800557e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005580:	d109      	bne.n	8005596 <I2C_ITSlaveCplt+0x7a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8005582:	4aa8      	ldr	r2, [pc, #672]	@ (8005824 <I2C_ITSlaveCplt+0x308>)
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	0011      	movs	r1, r2
 8005588:	0018      	movs	r0, r3
 800558a:	f000 fe33 	bl	80061f4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	2222      	movs	r2, #34	@ 0x22
 8005592:	631a      	str	r2, [r3, #48]	@ 0x30
 8005594:	e00d      	b.n	80055b2 <I2C_ITSlaveCplt+0x96>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8005596:	230b      	movs	r3, #11
 8005598:	18fb      	adds	r3, r7, r3
 800559a:	781b      	ldrb	r3, [r3, #0]
 800559c:	2b28      	cmp	r3, #40	@ 0x28
 800559e:	d108      	bne.n	80055b2 <I2C_ITSlaveCplt+0x96>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 80055a0:	4aa1      	ldr	r2, [pc, #644]	@ (8005828 <I2C_ITSlaveCplt+0x30c>)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	0011      	movs	r1, r2
 80055a6:	0018      	movs	r0, r3
 80055a8:	f000 fe24 	bl	80061f4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2200      	movs	r2, #0
 80055b0:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	685a      	ldr	r2, [r3, #4]
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	2180      	movs	r1, #128	@ 0x80
 80055be:	0209      	lsls	r1, r1, #8
 80055c0:	430a      	orrs	r2, r1
 80055c2:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	685a      	ldr	r2, [r3, #4]
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	4997      	ldr	r1, [pc, #604]	@ (800582c <I2C_ITSlaveCplt+0x310>)
 80055d0:	400a      	ands	r2, r1
 80055d2:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	0018      	movs	r0, r3
 80055d8:	f000 fab5 	bl	8005b46 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80055dc:	693b      	ldr	r3, [r7, #16]
 80055de:	0b9b      	lsrs	r3, r3, #14
 80055e0:	001a      	movs	r2, r3
 80055e2:	2301      	movs	r3, #1
 80055e4:	4013      	ands	r3, r2
 80055e6:	d013      	beq.n	8005610 <I2C_ITSlaveCplt+0xf4>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	681a      	ldr	r2, [r3, #0]
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	498f      	ldr	r1, [pc, #572]	@ (8005830 <I2C_ITSlaveCplt+0x314>)
 80055f4:	400a      	ands	r2, r1
 80055f6:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d020      	beq.n	8005642 <I2C_ITSlaveCplt+0x126>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	685b      	ldr	r3, [r3, #4]
 8005608:	b29a      	uxth	r2, r3
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800560e:	e018      	b.n	8005642 <I2C_ITSlaveCplt+0x126>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8005610:	693b      	ldr	r3, [r7, #16]
 8005612:	0bdb      	lsrs	r3, r3, #15
 8005614:	001a      	movs	r2, r3
 8005616:	2301      	movs	r3, #1
 8005618:	4013      	ands	r3, r2
 800561a:	d012      	beq.n	8005642 <I2C_ITSlaveCplt+0x126>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	681a      	ldr	r2, [r3, #0]
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	4983      	ldr	r1, [pc, #524]	@ (8005834 <I2C_ITSlaveCplt+0x318>)
 8005628:	400a      	ands	r2, r1
 800562a:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005630:	2b00      	cmp	r3, #0
 8005632:	d006      	beq.n	8005642 <I2C_ITSlaveCplt+0x126>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	685b      	ldr	r3, [r3, #4]
 800563c:	b29a      	uxth	r2, r3
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8005642:	697b      	ldr	r3, [r7, #20]
 8005644:	089b      	lsrs	r3, r3, #2
 8005646:	001a      	movs	r2, r3
 8005648:	2301      	movs	r3, #1
 800564a:	4013      	ands	r3, r2
 800564c:	d020      	beq.n	8005690 <I2C_ITSlaveCplt+0x174>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800564e:	697b      	ldr	r3, [r7, #20]
 8005650:	2204      	movs	r2, #4
 8005652:	4393      	bics	r3, r2
 8005654:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005660:	b2d2      	uxtb	r2, r2
 8005662:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005668:	1c5a      	adds	r2, r3, #1
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005672:	2b00      	cmp	r3, #0
 8005674:	d00c      	beq.n	8005690 <I2C_ITSlaveCplt+0x174>
    {
      hi2c->XferSize--;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800567a:	3b01      	subs	r3, #1
 800567c:	b29a      	uxth	r2, r3
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005686:	b29b      	uxth	r3, r3
 8005688:	3b01      	subs	r3, #1
 800568a:	b29a      	uxth	r2, r3
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005694:	b29b      	uxth	r3, r3
 8005696:	2b00      	cmp	r3, #0
 8005698:	d005      	beq.n	80056a6 <I2C_ITSlaveCplt+0x18a>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800569e:	2204      	movs	r2, #4
 80056a0:	431a      	orrs	r2, r3
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80056a6:	697b      	ldr	r3, [r7, #20]
 80056a8:	091b      	lsrs	r3, r3, #4
 80056aa:	001a      	movs	r2, r3
 80056ac:	2301      	movs	r3, #1
 80056ae:	4013      	ands	r3, r2
 80056b0:	d051      	beq.n	8005756 <I2C_ITSlaveCplt+0x23a>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 80056b2:	693b      	ldr	r3, [r7, #16]
 80056b4:	091b      	lsrs	r3, r3, #4
 80056b6:	001a      	movs	r2, r3
 80056b8:	2301      	movs	r3, #1
 80056ba:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80056bc:	d04b      	beq.n	8005756 <I2C_ITSlaveCplt+0x23a>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056c2:	b29b      	uxth	r3, r3
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d12d      	bne.n	8005724 <I2C_ITSlaveCplt+0x208>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2241      	movs	r2, #65	@ 0x41
 80056cc:	5c9b      	ldrb	r3, [r3, r2]
 80056ce:	b2db      	uxtb	r3, r3
 80056d0:	2b28      	cmp	r3, #40	@ 0x28
 80056d2:	d10b      	bne.n	80056ec <I2C_ITSlaveCplt+0x1d0>
 80056d4:	68fa      	ldr	r2, [r7, #12]
 80056d6:	2380      	movs	r3, #128	@ 0x80
 80056d8:	049b      	lsls	r3, r3, #18
 80056da:	429a      	cmp	r2, r3
 80056dc:	d106      	bne.n	80056ec <I2C_ITSlaveCplt+0x1d0>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80056de:	697a      	ldr	r2, [r7, #20]
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	0011      	movs	r1, r2
 80056e4:	0018      	movs	r0, r3
 80056e6:	f000 f8a9 	bl	800583c <I2C_ITListenCplt>
 80056ea:	e034      	b.n	8005756 <I2C_ITSlaveCplt+0x23a>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2241      	movs	r2, #65	@ 0x41
 80056f0:	5c9b      	ldrb	r3, [r3, r2]
 80056f2:	b2db      	uxtb	r3, r3
 80056f4:	2b29      	cmp	r3, #41	@ 0x29
 80056f6:	d110      	bne.n	800571a <I2C_ITSlaveCplt+0x1fe>
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	4a4f      	ldr	r2, [pc, #316]	@ (8005838 <I2C_ITSlaveCplt+0x31c>)
 80056fc:	4293      	cmp	r3, r2
 80056fe:	d00c      	beq.n	800571a <I2C_ITSlaveCplt+0x1fe>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	2210      	movs	r2, #16
 8005706:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	0018      	movs	r0, r3
 800570c:	f000 fa1b 	bl	8005b46 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	0018      	movs	r0, r3
 8005714:	f7ff fdca 	bl	80052ac <I2C_ITSlaveSeqCplt>
 8005718:	e01d      	b.n	8005756 <I2C_ITSlaveCplt+0x23a>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	2210      	movs	r2, #16
 8005720:	61da      	str	r2, [r3, #28]
 8005722:	e018      	b.n	8005756 <I2C_ITSlaveCplt+0x23a>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	2210      	movs	r2, #16
 800572a:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005730:	2204      	movs	r2, #4
 8005732:	431a      	orrs	r2, r3
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	2b00      	cmp	r3, #0
 800573c:	d004      	beq.n	8005748 <I2C_ITSlaveCplt+0x22c>
 800573e:	68fa      	ldr	r2, [r7, #12]
 8005740:	2380      	movs	r3, #128	@ 0x80
 8005742:	045b      	lsls	r3, r3, #17
 8005744:	429a      	cmp	r2, r3
 8005746:	d106      	bne.n	8005756 <I2C_ITSlaveCplt+0x23a>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	0011      	movs	r1, r2
 8005750:	0018      	movs	r0, r3
 8005752:	f000 f8cd 	bl	80058f0 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2242      	movs	r2, #66	@ 0x42
 800575a:	2100      	movs	r1, #0
 800575c:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2200      	movs	r2, #0
 8005762:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005768:	2b00      	cmp	r3, #0
 800576a:	d013      	beq.n	8005794 <I2C_ITSlaveCplt+0x278>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	0011      	movs	r1, r2
 8005774:	0018      	movs	r0, r3
 8005776:	f000 f8bb 	bl	80058f0 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	2241      	movs	r2, #65	@ 0x41
 800577e:	5c9b      	ldrb	r3, [r3, r2]
 8005780:	b2db      	uxtb	r3, r3
 8005782:	2b28      	cmp	r3, #40	@ 0x28
 8005784:	d147      	bne.n	8005816 <I2C_ITSlaveCplt+0x2fa>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8005786:	697a      	ldr	r2, [r7, #20]
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	0011      	movs	r1, r2
 800578c:	0018      	movs	r0, r3
 800578e:	f000 f855 	bl	800583c <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005792:	e040      	b.n	8005816 <I2C_ITSlaveCplt+0x2fa>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005798:	4a27      	ldr	r2, [pc, #156]	@ (8005838 <I2C_ITSlaveCplt+0x31c>)
 800579a:	4293      	cmp	r3, r2
 800579c:	d016      	beq.n	80057cc <I2C_ITSlaveCplt+0x2b0>
    I2C_ITSlaveSeqCplt(hi2c);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	0018      	movs	r0, r3
 80057a2:	f7ff fd83 	bl	80052ac <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	4a23      	ldr	r2, [pc, #140]	@ (8005838 <I2C_ITSlaveCplt+0x31c>)
 80057aa:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2241      	movs	r2, #65	@ 0x41
 80057b0:	2120      	movs	r1, #32
 80057b2:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2200      	movs	r2, #0
 80057b8:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	2240      	movs	r2, #64	@ 0x40
 80057be:	2100      	movs	r1, #0
 80057c0:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	0018      	movs	r0, r3
 80057c6:	f7fe ff83 	bl	80046d0 <HAL_I2C_ListenCpltCallback>
}
 80057ca:	e024      	b.n	8005816 <I2C_ITSlaveCplt+0x2fa>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2241      	movs	r2, #65	@ 0x41
 80057d0:	5c9b      	ldrb	r3, [r3, r2]
 80057d2:	b2db      	uxtb	r3, r3
 80057d4:	2b22      	cmp	r3, #34	@ 0x22
 80057d6:	d10f      	bne.n	80057f8 <I2C_ITSlaveCplt+0x2dc>
    hi2c->State = HAL_I2C_STATE_READY;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2241      	movs	r2, #65	@ 0x41
 80057dc:	2120      	movs	r1, #32
 80057de:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2200      	movs	r2, #0
 80057e4:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2240      	movs	r2, #64	@ 0x40
 80057ea:	2100      	movs	r1, #0
 80057ec:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	0018      	movs	r0, r3
 80057f2:	f7fe ff55 	bl	80046a0 <HAL_I2C_SlaveRxCpltCallback>
}
 80057f6:	e00e      	b.n	8005816 <I2C_ITSlaveCplt+0x2fa>
    hi2c->State = HAL_I2C_STATE_READY;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2241      	movs	r2, #65	@ 0x41
 80057fc:	2120      	movs	r1, #32
 80057fe:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2200      	movs	r2, #0
 8005804:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2240      	movs	r2, #64	@ 0x40
 800580a:	2100      	movs	r1, #0
 800580c:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	0018      	movs	r0, r3
 8005812:	f7fe ff3d 	bl	8004690 <HAL_I2C_SlaveTxCpltCallback>
}
 8005816:	46c0      	nop			@ (mov r8, r8)
 8005818:	46bd      	mov	sp, r7
 800581a:	b006      	add	sp, #24
 800581c:	bd80      	pop	{r7, pc}
 800581e:	46c0      	nop			@ (mov r8, r8)
 8005820:	00008001 	.word	0x00008001
 8005824:	00008002 	.word	0x00008002
 8005828:	00008003 	.word	0x00008003
 800582c:	fe00e800 	.word	0xfe00e800
 8005830:	ffffbfff 	.word	0xffffbfff
 8005834:	ffff7fff 	.word	0xffff7fff
 8005838:	ffff0000 	.word	0xffff0000

0800583c <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800583c:	b580      	push	{r7, lr}
 800583e:	b082      	sub	sp, #8
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
 8005844:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	4a27      	ldr	r2, [pc, #156]	@ (80058e8 <I2C_ITListenCplt+0xac>)
 800584a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2200      	movs	r2, #0
 8005850:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2241      	movs	r2, #65	@ 0x41
 8005856:	2120      	movs	r1, #32
 8005858:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	2242      	movs	r2, #66	@ 0x42
 800585e:	2100      	movs	r1, #0
 8005860:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	2200      	movs	r2, #0
 8005866:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8005868:	683b      	ldr	r3, [r7, #0]
 800586a:	089b      	lsrs	r3, r3, #2
 800586c:	001a      	movs	r2, r3
 800586e:	2301      	movs	r3, #1
 8005870:	4013      	ands	r3, r2
 8005872:	d022      	beq.n	80058ba <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800587e:	b2d2      	uxtb	r2, r2
 8005880:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005886:	1c5a      	adds	r2, r3, #1
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005890:	2b00      	cmp	r3, #0
 8005892:	d012      	beq.n	80058ba <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005898:	3b01      	subs	r3, #1
 800589a:	b29a      	uxth	r2, r3
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058a4:	b29b      	uxth	r3, r3
 80058a6:	3b01      	subs	r3, #1
 80058a8:	b29a      	uxth	r2, r3
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058b2:	2204      	movs	r2, #4
 80058b4:	431a      	orrs	r2, r3
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80058ba:	4a0c      	ldr	r2, [pc, #48]	@ (80058ec <I2C_ITListenCplt+0xb0>)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	0011      	movs	r1, r2
 80058c0:	0018      	movs	r0, r3
 80058c2:	f000 fc97 	bl	80061f4 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	2210      	movs	r2, #16
 80058cc:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	2240      	movs	r2, #64	@ 0x40
 80058d2:	2100      	movs	r1, #0
 80058d4:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	0018      	movs	r0, r3
 80058da:	f7fe fef9 	bl	80046d0 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80058de:	46c0      	nop			@ (mov r8, r8)
 80058e0:	46bd      	mov	sp, r7
 80058e2:	b002      	add	sp, #8
 80058e4:	bd80      	pop	{r7, pc}
 80058e6:	46c0      	nop			@ (mov r8, r8)
 80058e8:	ffff0000 	.word	0xffff0000
 80058ec:	00008003 	.word	0x00008003

080058f0 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80058f0:	b580      	push	{r7, lr}
 80058f2:	b084      	sub	sp, #16
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
 80058f8:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80058fa:	200f      	movs	r0, #15
 80058fc:	183b      	adds	r3, r7, r0
 80058fe:	687a      	ldr	r2, [r7, #4]
 8005900:	2141      	movs	r1, #65	@ 0x41
 8005902:	5c52      	ldrb	r2, [r2, r1]
 8005904:	701a      	strb	r2, [r3, #0]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	2242      	movs	r2, #66	@ 0x42
 800590a:	2100      	movs	r1, #0
 800590c:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	4a72      	ldr	r2, [pc, #456]	@ (8005adc <I2C_ITError+0x1ec>)
 8005912:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2200      	movs	r2, #0
 8005918:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	431a      	orrs	r2, r3
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8005926:	183b      	adds	r3, r7, r0
 8005928:	781b      	ldrb	r3, [r3, #0]
 800592a:	2b28      	cmp	r3, #40	@ 0x28
 800592c:	d007      	beq.n	800593e <I2C_ITError+0x4e>
 800592e:	183b      	adds	r3, r7, r0
 8005930:	781b      	ldrb	r3, [r3, #0]
 8005932:	2b29      	cmp	r3, #41	@ 0x29
 8005934:	d003      	beq.n	800593e <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8005936:	183b      	adds	r3, r7, r0
 8005938:	781b      	ldrb	r3, [r3, #0]
 800593a:	2b2a      	cmp	r3, #42	@ 0x2a
 800593c:	d10c      	bne.n	8005958 <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2103      	movs	r1, #3
 8005942:	0018      	movs	r0, r3
 8005944:	f000 fc56 	bl	80061f4 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2241      	movs	r2, #65	@ 0x41
 800594c:	2128      	movs	r1, #40	@ 0x28
 800594e:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	4a63      	ldr	r2, [pc, #396]	@ (8005ae0 <I2C_ITError+0x1f0>)
 8005954:	635a      	str	r2, [r3, #52]	@ 0x34
 8005956:	e032      	b.n	80059be <I2C_ITError+0xce>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005958:	4a62      	ldr	r2, [pc, #392]	@ (8005ae4 <I2C_ITError+0x1f4>)
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	0011      	movs	r1, r2
 800595e:	0018      	movs	r0, r3
 8005960:	f000 fc48 	bl	80061f4 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	0018      	movs	r0, r3
 8005968:	f000 f8ed 	bl	8005b46 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2241      	movs	r2, #65	@ 0x41
 8005970:	5c9b      	ldrb	r3, [r3, r2]
 8005972:	b2db      	uxtb	r3, r3
 8005974:	2b60      	cmp	r3, #96	@ 0x60
 8005976:	d01f      	beq.n	80059b8 <I2C_ITError+0xc8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2241      	movs	r2, #65	@ 0x41
 800597c:	2120      	movs	r1, #32
 800597e:	5499      	strb	r1, [r3, r2]

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	699b      	ldr	r3, [r3, #24]
 8005986:	2220      	movs	r2, #32
 8005988:	4013      	ands	r3, r2
 800598a:	2b20      	cmp	r3, #32
 800598c:	d114      	bne.n	80059b8 <I2C_ITError+0xc8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	699b      	ldr	r3, [r3, #24]
 8005994:	2210      	movs	r2, #16
 8005996:	4013      	ands	r3, r2
 8005998:	2b10      	cmp	r3, #16
 800599a:	d109      	bne.n	80059b0 <I2C_ITError+0xc0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	2210      	movs	r2, #16
 80059a2:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059a8:	2204      	movs	r2, #4
 80059aa:	431a      	orrs	r2, r3
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	2220      	movs	r2, #32
 80059b6:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2200      	movs	r2, #0
 80059bc:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059c2:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d03b      	beq.n	8005a44 <I2C_ITError+0x154>
 80059cc:	68bb      	ldr	r3, [r7, #8]
 80059ce:	2b11      	cmp	r3, #17
 80059d0:	d002      	beq.n	80059d8 <I2C_ITError+0xe8>
 80059d2:	68bb      	ldr	r3, [r7, #8]
 80059d4:	2b21      	cmp	r3, #33	@ 0x21
 80059d6:	d135      	bne.n	8005a44 <I2C_ITError+0x154>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	681a      	ldr	r2, [r3, #0]
 80059de:	2380      	movs	r3, #128	@ 0x80
 80059e0:	01db      	lsls	r3, r3, #7
 80059e2:	401a      	ands	r2, r3
 80059e4:	2380      	movs	r3, #128	@ 0x80
 80059e6:	01db      	lsls	r3, r3, #7
 80059e8:	429a      	cmp	r2, r3
 80059ea:	d107      	bne.n	80059fc <I2C_ITError+0x10c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	681a      	ldr	r2, [r3, #0]
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	493c      	ldr	r1, [pc, #240]	@ (8005ae8 <I2C_ITError+0x1f8>)
 80059f8:	400a      	ands	r2, r1
 80059fa:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a00:	0018      	movs	r0, r3
 8005a02:	f7fe f8e8 	bl	8003bd6 <HAL_DMA_GetState>
 8005a06:	0003      	movs	r3, r0
 8005a08:	2b01      	cmp	r3, #1
 8005a0a:	d016      	beq.n	8005a3a <I2C_ITError+0x14a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a10:	4a36      	ldr	r2, [pc, #216]	@ (8005aec <I2C_ITError+0x1fc>)
 8005a12:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2240      	movs	r2, #64	@ 0x40
 8005a18:	2100      	movs	r1, #0
 8005a1a:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a20:	0018      	movs	r0, r3
 8005a22:	f7fd ffe3 	bl	80039ec <HAL_DMA_Abort_IT>
 8005a26:	1e03      	subs	r3, r0, #0
 8005a28:	d051      	beq.n	8005ace <I2C_ITError+0x1de>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a2e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a34:	0018      	movs	r0, r3
 8005a36:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005a38:	e049      	b.n	8005ace <I2C_ITError+0x1de>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	0018      	movs	r0, r3
 8005a3e:	f000 f859 	bl	8005af4 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005a42:	e044      	b.n	8005ace <I2C_ITError+0x1de>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d03b      	beq.n	8005ac4 <I2C_ITError+0x1d4>
 8005a4c:	68bb      	ldr	r3, [r7, #8]
 8005a4e:	2b12      	cmp	r3, #18
 8005a50:	d002      	beq.n	8005a58 <I2C_ITError+0x168>
 8005a52:	68bb      	ldr	r3, [r7, #8]
 8005a54:	2b22      	cmp	r3, #34	@ 0x22
 8005a56:	d135      	bne.n	8005ac4 <I2C_ITError+0x1d4>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	681a      	ldr	r2, [r3, #0]
 8005a5e:	2380      	movs	r3, #128	@ 0x80
 8005a60:	021b      	lsls	r3, r3, #8
 8005a62:	401a      	ands	r2, r3
 8005a64:	2380      	movs	r3, #128	@ 0x80
 8005a66:	021b      	lsls	r3, r3, #8
 8005a68:	429a      	cmp	r2, r3
 8005a6a:	d107      	bne.n	8005a7c <I2C_ITError+0x18c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	681a      	ldr	r2, [r3, #0]
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	491e      	ldr	r1, [pc, #120]	@ (8005af0 <I2C_ITError+0x200>)
 8005a78:	400a      	ands	r2, r1
 8005a7a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a80:	0018      	movs	r0, r3
 8005a82:	f7fe f8a8 	bl	8003bd6 <HAL_DMA_GetState>
 8005a86:	0003      	movs	r3, r0
 8005a88:	2b01      	cmp	r3, #1
 8005a8a:	d016      	beq.n	8005aba <I2C_ITError+0x1ca>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a90:	4a16      	ldr	r2, [pc, #88]	@ (8005aec <I2C_ITError+0x1fc>)
 8005a92:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2240      	movs	r2, #64	@ 0x40
 8005a98:	2100      	movs	r1, #0
 8005a9a:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005aa0:	0018      	movs	r0, r3
 8005aa2:	f7fd ffa3 	bl	80039ec <HAL_DMA_Abort_IT>
 8005aa6:	1e03      	subs	r3, r0, #0
 8005aa8:	d013      	beq.n	8005ad2 <I2C_ITError+0x1e2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005aae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ab4:	0018      	movs	r0, r3
 8005ab6:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005ab8:	e00b      	b.n	8005ad2 <I2C_ITError+0x1e2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	0018      	movs	r0, r3
 8005abe:	f000 f819 	bl	8005af4 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005ac2:	e006      	b.n	8005ad2 <I2C_ITError+0x1e2>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	0018      	movs	r0, r3
 8005ac8:	f000 f814 	bl	8005af4 <I2C_TreatErrorCallback>
  }
}
 8005acc:	e002      	b.n	8005ad4 <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005ace:	46c0      	nop			@ (mov r8, r8)
 8005ad0:	e000      	b.n	8005ad4 <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005ad2:	46c0      	nop			@ (mov r8, r8)
}
 8005ad4:	46c0      	nop			@ (mov r8, r8)
 8005ad6:	46bd      	mov	sp, r7
 8005ad8:	b004      	add	sp, #16
 8005ada:	bd80      	pop	{r7, pc}
 8005adc:	ffff0000 	.word	0xffff0000
 8005ae0:	08004711 	.word	0x08004711
 8005ae4:	00008003 	.word	0x00008003
 8005ae8:	ffffbfff 	.word	0xffffbfff
 8005aec:	08005c7b 	.word	0x08005c7b
 8005af0:	ffff7fff 	.word	0xffff7fff

08005af4 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005af4:	b580      	push	{r7, lr}
 8005af6:	b082      	sub	sp, #8
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2241      	movs	r2, #65	@ 0x41
 8005b00:	5c9b      	ldrb	r3, [r3, r2]
 8005b02:	b2db      	uxtb	r3, r3
 8005b04:	2b60      	cmp	r3, #96	@ 0x60
 8005b06:	d10f      	bne.n	8005b28 <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2241      	movs	r2, #65	@ 0x41
 8005b0c:	2120      	movs	r1, #32
 8005b0e:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2200      	movs	r2, #0
 8005b14:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	2240      	movs	r2, #64	@ 0x40
 8005b1a:	2100      	movs	r1, #0
 8005b1c:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	0018      	movs	r0, r3
 8005b22:	f7fe fded 	bl	8004700 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005b26:	e00a      	b.n	8005b3e <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	2240      	movs	r2, #64	@ 0x40
 8005b32:	2100      	movs	r1, #0
 8005b34:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	0018      	movs	r0, r3
 8005b3a:	f7fe fdd9 	bl	80046f0 <HAL_I2C_ErrorCallback>
}
 8005b3e:	46c0      	nop			@ (mov r8, r8)
 8005b40:	46bd      	mov	sp, r7
 8005b42:	b002      	add	sp, #8
 8005b44:	bd80      	pop	{r7, pc}

08005b46 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005b46:	b580      	push	{r7, lr}
 8005b48:	b082      	sub	sp, #8
 8005b4a:	af00      	add	r7, sp, #0
 8005b4c:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	699b      	ldr	r3, [r3, #24]
 8005b54:	2202      	movs	r2, #2
 8005b56:	4013      	ands	r3, r2
 8005b58:	2b02      	cmp	r3, #2
 8005b5a:	d103      	bne.n	8005b64 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	2200      	movs	r2, #0
 8005b62:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	699b      	ldr	r3, [r3, #24]
 8005b6a:	2201      	movs	r2, #1
 8005b6c:	4013      	ands	r3, r2
 8005b6e:	2b01      	cmp	r3, #1
 8005b70:	d007      	beq.n	8005b82 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	699a      	ldr	r2, [r3, #24]
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	2101      	movs	r1, #1
 8005b7e:	430a      	orrs	r2, r1
 8005b80:	619a      	str	r2, [r3, #24]
  }
}
 8005b82:	46c0      	nop			@ (mov r8, r8)
 8005b84:	46bd      	mov	sp, r7
 8005b86:	b002      	add	sp, #8
 8005b88:	bd80      	pop	{r7, pc}
	...

08005b8c <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	b084      	sub	sp, #16
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b98:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	681a      	ldr	r2, [r3, #0]
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	4927      	ldr	r1, [pc, #156]	@ (8005c44 <I2C_DMAMasterReceiveCplt+0xb8>)
 8005ba6:	400a      	ands	r2, r1
 8005ba8:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005bae:	b29b      	uxth	r3, r3
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d105      	bne.n	8005bc0 <I2C_DMAMasterReceiveCplt+0x34>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	2120      	movs	r1, #32
 8005bb8:	0018      	movs	r0, r3
 8005bba:	f000 fa91 	bl	80060e0 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 8005bbe:	e03c      	b.n	8005c3a <I2C_DMAMasterReceiveCplt+0xae>
    hi2c->pBuffPtr += hi2c->XferSize;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bc4:	68fa      	ldr	r2, [r7, #12]
 8005bc6:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8005bc8:	189a      	adds	r2, r3, r2
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005bd2:	b29b      	uxth	r3, r3
 8005bd4:	2bff      	cmp	r3, #255	@ 0xff
 8005bd6:	d911      	bls.n	8005bfc <I2C_DMAMasterReceiveCplt+0x70>
      if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	699b      	ldr	r3, [r3, #24]
 8005bde:	0c1b      	lsrs	r3, r3, #16
 8005be0:	b2db      	uxtb	r3, r3
 8005be2:	2201      	movs	r2, #1
 8005be4:	4013      	ands	r3, r2
 8005be6:	b2db      	uxtb	r3, r3
 8005be8:	2b01      	cmp	r3, #1
 8005bea:	d103      	bne.n	8005bf4 <I2C_DMAMasterReceiveCplt+0x68>
        hi2c->XferSize = 1U;
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	2201      	movs	r2, #1
 8005bf0:	851a      	strh	r2, [r3, #40]	@ 0x28
 8005bf2:	e008      	b.n	8005c06 <I2C_DMAMasterReceiveCplt+0x7a>
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	22ff      	movs	r2, #255	@ 0xff
 8005bf8:	851a      	strh	r2, [r3, #40]	@ 0x28
 8005bfa:	e004      	b.n	8005c06 <I2C_DMAMasterReceiveCplt+0x7a>
      hi2c->XferSize = hi2c->XferCount;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c00:	b29a      	uxth	r2, r3
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	3324      	adds	r3, #36	@ 0x24
 8005c10:	0019      	movs	r1, r3
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c16:	001a      	movs	r2, r3
                         hi2c->XferSize) != HAL_OK)
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 8005c1c:	f7fd fe40 	bl	80038a0 <HAL_DMA_Start_IT>
 8005c20:	1e03      	subs	r3, r0, #0
 8005c22:	d005      	beq.n	8005c30 <I2C_DMAMasterReceiveCplt+0xa4>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	2110      	movs	r1, #16
 8005c28:	0018      	movs	r0, r3
 8005c2a:	f7ff fe61 	bl	80058f0 <I2C_ITError>
}
 8005c2e:	e004      	b.n	8005c3a <I2C_DMAMasterReceiveCplt+0xae>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	2140      	movs	r1, #64	@ 0x40
 8005c34:	0018      	movs	r0, r3
 8005c36:	f000 fa53 	bl	80060e0 <I2C_Enable_IRQ>
}
 8005c3a:	46c0      	nop			@ (mov r8, r8)
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	b004      	add	sp, #16
 8005c40:	bd80      	pop	{r7, pc}
 8005c42:	46c0      	nop			@ (mov r8, r8)
 8005c44:	ffff7fff 	.word	0xffff7fff

08005c48 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8005c48:	b580      	push	{r7, lr}
 8005c4a:	b084      	sub	sp, #16
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c54:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	685a      	ldr	r2, [r3, #4]
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	2180      	movs	r1, #128	@ 0x80
 8005c62:	0209      	lsls	r1, r1, #8
 8005c64:	430a      	orrs	r2, r1
 8005c66:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	2110      	movs	r1, #16
 8005c6c:	0018      	movs	r0, r3
 8005c6e:	f7ff fe3f 	bl	80058f0 <I2C_ITError>
}
 8005c72:	46c0      	nop			@ (mov r8, r8)
 8005c74:	46bd      	mov	sp, r7
 8005c76:	b004      	add	sp, #16
 8005c78:	bd80      	pop	{r7, pc}

08005c7a <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005c7a:	b580      	push	{r7, lr}
 8005c7c:	b084      	sub	sp, #16
 8005c7e:	af00      	add	r7, sp, #0
 8005c80:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c86:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d003      	beq.n	8005c98 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c94:	2200      	movs	r2, #0
 8005c96:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d003      	beq.n	8005ca8 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	0018      	movs	r0, r3
 8005cac:	f7ff ff22 	bl	8005af4 <I2C_TreatErrorCallback>
}
 8005cb0:	46c0      	nop			@ (mov r8, r8)
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	b004      	add	sp, #16
 8005cb6:	bd80      	pop	{r7, pc}

08005cb8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	b084      	sub	sp, #16
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	60f8      	str	r0, [r7, #12]
 8005cc0:	60b9      	str	r1, [r7, #8]
 8005cc2:	603b      	str	r3, [r7, #0]
 8005cc4:	1dfb      	adds	r3, r7, #7
 8005cc6:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005cc8:	e03a      	b.n	8005d40 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005cca:	69ba      	ldr	r2, [r7, #24]
 8005ccc:	6839      	ldr	r1, [r7, #0]
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	0018      	movs	r0, r3
 8005cd2:	f000 f8d3 	bl	8005e7c <I2C_IsErrorOccurred>
 8005cd6:	1e03      	subs	r3, r0, #0
 8005cd8:	d001      	beq.n	8005cde <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8005cda:	2301      	movs	r3, #1
 8005cdc:	e040      	b.n	8005d60 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005cde:	683b      	ldr	r3, [r7, #0]
 8005ce0:	3301      	adds	r3, #1
 8005ce2:	d02d      	beq.n	8005d40 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ce4:	f7fd fc58 	bl	8003598 <HAL_GetTick>
 8005ce8:	0002      	movs	r2, r0
 8005cea:	69bb      	ldr	r3, [r7, #24]
 8005cec:	1ad3      	subs	r3, r2, r3
 8005cee:	683a      	ldr	r2, [r7, #0]
 8005cf0:	429a      	cmp	r2, r3
 8005cf2:	d302      	bcc.n	8005cfa <I2C_WaitOnFlagUntilTimeout+0x42>
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d122      	bne.n	8005d40 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	699b      	ldr	r3, [r3, #24]
 8005d00:	68ba      	ldr	r2, [r7, #8]
 8005d02:	4013      	ands	r3, r2
 8005d04:	68ba      	ldr	r2, [r7, #8]
 8005d06:	1ad3      	subs	r3, r2, r3
 8005d08:	425a      	negs	r2, r3
 8005d0a:	4153      	adcs	r3, r2
 8005d0c:	b2db      	uxtb	r3, r3
 8005d0e:	001a      	movs	r2, r3
 8005d10:	1dfb      	adds	r3, r7, #7
 8005d12:	781b      	ldrb	r3, [r3, #0]
 8005d14:	429a      	cmp	r2, r3
 8005d16:	d113      	bne.n	8005d40 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d1c:	2220      	movs	r2, #32
 8005d1e:	431a      	orrs	r2, r3
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	2241      	movs	r2, #65	@ 0x41
 8005d28:	2120      	movs	r1, #32
 8005d2a:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	2242      	movs	r2, #66	@ 0x42
 8005d30:	2100      	movs	r1, #0
 8005d32:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	2240      	movs	r2, #64	@ 0x40
 8005d38:	2100      	movs	r1, #0
 8005d3a:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8005d3c:	2301      	movs	r3, #1
 8005d3e:	e00f      	b.n	8005d60 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	699b      	ldr	r3, [r3, #24]
 8005d46:	68ba      	ldr	r2, [r7, #8]
 8005d48:	4013      	ands	r3, r2
 8005d4a:	68ba      	ldr	r2, [r7, #8]
 8005d4c:	1ad3      	subs	r3, r2, r3
 8005d4e:	425a      	negs	r2, r3
 8005d50:	4153      	adcs	r3, r2
 8005d52:	b2db      	uxtb	r3, r3
 8005d54:	001a      	movs	r2, r3
 8005d56:	1dfb      	adds	r3, r7, #7
 8005d58:	781b      	ldrb	r3, [r3, #0]
 8005d5a:	429a      	cmp	r2, r3
 8005d5c:	d0b5      	beq.n	8005cca <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005d5e:	2300      	movs	r3, #0
}
 8005d60:	0018      	movs	r0, r3
 8005d62:	46bd      	mov	sp, r7
 8005d64:	b004      	add	sp, #16
 8005d66:	bd80      	pop	{r7, pc}

08005d68 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b084      	sub	sp, #16
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	60f8      	str	r0, [r7, #12]
 8005d70:	60b9      	str	r1, [r7, #8]
 8005d72:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005d74:	e032      	b.n	8005ddc <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d76:	687a      	ldr	r2, [r7, #4]
 8005d78:	68b9      	ldr	r1, [r7, #8]
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	0018      	movs	r0, r3
 8005d7e:	f000 f87d 	bl	8005e7c <I2C_IsErrorOccurred>
 8005d82:	1e03      	subs	r3, r0, #0
 8005d84:	d001      	beq.n	8005d8a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005d86:	2301      	movs	r3, #1
 8005d88:	e030      	b.n	8005dec <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d8a:	68bb      	ldr	r3, [r7, #8]
 8005d8c:	3301      	adds	r3, #1
 8005d8e:	d025      	beq.n	8005ddc <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d90:	f7fd fc02 	bl	8003598 <HAL_GetTick>
 8005d94:	0002      	movs	r2, r0
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	1ad3      	subs	r3, r2, r3
 8005d9a:	68ba      	ldr	r2, [r7, #8]
 8005d9c:	429a      	cmp	r2, r3
 8005d9e:	d302      	bcc.n	8005da6 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8005da0:	68bb      	ldr	r3, [r7, #8]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d11a      	bne.n	8005ddc <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	699b      	ldr	r3, [r3, #24]
 8005dac:	2202      	movs	r2, #2
 8005dae:	4013      	ands	r3, r2
 8005db0:	2b02      	cmp	r3, #2
 8005db2:	d013      	beq.n	8005ddc <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005db8:	2220      	movs	r2, #32
 8005dba:	431a      	orrs	r2, r3
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	2241      	movs	r2, #65	@ 0x41
 8005dc4:	2120      	movs	r1, #32
 8005dc6:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	2242      	movs	r2, #66	@ 0x42
 8005dcc:	2100      	movs	r1, #0
 8005dce:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	2240      	movs	r2, #64	@ 0x40
 8005dd4:	2100      	movs	r1, #0
 8005dd6:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8005dd8:	2301      	movs	r3, #1
 8005dda:	e007      	b.n	8005dec <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	699b      	ldr	r3, [r3, #24]
 8005de2:	2202      	movs	r2, #2
 8005de4:	4013      	ands	r3, r2
 8005de6:	2b02      	cmp	r3, #2
 8005de8:	d1c5      	bne.n	8005d76 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005dea:	2300      	movs	r3, #0
}
 8005dec:	0018      	movs	r0, r3
 8005dee:	46bd      	mov	sp, r7
 8005df0:	b004      	add	sp, #16
 8005df2:	bd80      	pop	{r7, pc}

08005df4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005df4:	b580      	push	{r7, lr}
 8005df6:	b084      	sub	sp, #16
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	60f8      	str	r0, [r7, #12]
 8005dfc:	60b9      	str	r1, [r7, #8]
 8005dfe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005e00:	e02f      	b.n	8005e62 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e02:	687a      	ldr	r2, [r7, #4]
 8005e04:	68b9      	ldr	r1, [r7, #8]
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	0018      	movs	r0, r3
 8005e0a:	f000 f837 	bl	8005e7c <I2C_IsErrorOccurred>
 8005e0e:	1e03      	subs	r3, r0, #0
 8005e10:	d001      	beq.n	8005e16 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005e12:	2301      	movs	r3, #1
 8005e14:	e02d      	b.n	8005e72 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e16:	f7fd fbbf 	bl	8003598 <HAL_GetTick>
 8005e1a:	0002      	movs	r2, r0
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	1ad3      	subs	r3, r2, r3
 8005e20:	68ba      	ldr	r2, [r7, #8]
 8005e22:	429a      	cmp	r2, r3
 8005e24:	d302      	bcc.n	8005e2c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005e26:	68bb      	ldr	r3, [r7, #8]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d11a      	bne.n	8005e62 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	699b      	ldr	r3, [r3, #24]
 8005e32:	2220      	movs	r2, #32
 8005e34:	4013      	ands	r3, r2
 8005e36:	2b20      	cmp	r3, #32
 8005e38:	d013      	beq.n	8005e62 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e3e:	2220      	movs	r2, #32
 8005e40:	431a      	orrs	r2, r3
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	2241      	movs	r2, #65	@ 0x41
 8005e4a:	2120      	movs	r1, #32
 8005e4c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	2242      	movs	r2, #66	@ 0x42
 8005e52:	2100      	movs	r1, #0
 8005e54:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	2240      	movs	r2, #64	@ 0x40
 8005e5a:	2100      	movs	r1, #0
 8005e5c:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8005e5e:	2301      	movs	r3, #1
 8005e60:	e007      	b.n	8005e72 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	699b      	ldr	r3, [r3, #24]
 8005e68:	2220      	movs	r2, #32
 8005e6a:	4013      	ands	r3, r2
 8005e6c:	2b20      	cmp	r3, #32
 8005e6e:	d1c8      	bne.n	8005e02 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005e70:	2300      	movs	r3, #0
}
 8005e72:	0018      	movs	r0, r3
 8005e74:	46bd      	mov	sp, r7
 8005e76:	b004      	add	sp, #16
 8005e78:	bd80      	pop	{r7, pc}
	...

08005e7c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	b08a      	sub	sp, #40	@ 0x28
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	60f8      	str	r0, [r7, #12]
 8005e84:	60b9      	str	r1, [r7, #8]
 8005e86:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005e88:	2327      	movs	r3, #39	@ 0x27
 8005e8a:	18fb      	adds	r3, r7, r3
 8005e8c:	2200      	movs	r2, #0
 8005e8e:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	699b      	ldr	r3, [r3, #24]
 8005e96:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8005e98:	2300      	movs	r3, #0
 8005e9a:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005ea0:	69bb      	ldr	r3, [r7, #24]
 8005ea2:	2210      	movs	r2, #16
 8005ea4:	4013      	ands	r3, r2
 8005ea6:	d100      	bne.n	8005eaa <I2C_IsErrorOccurred+0x2e>
 8005ea8:	e079      	b.n	8005f9e <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	2210      	movs	r2, #16
 8005eb0:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005eb2:	e057      	b.n	8005f64 <I2C_IsErrorOccurred+0xe8>
 8005eb4:	2227      	movs	r2, #39	@ 0x27
 8005eb6:	18bb      	adds	r3, r7, r2
 8005eb8:	18ba      	adds	r2, r7, r2
 8005eba:	7812      	ldrb	r2, [r2, #0]
 8005ebc:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005ebe:	68bb      	ldr	r3, [r7, #8]
 8005ec0:	3301      	adds	r3, #1
 8005ec2:	d04f      	beq.n	8005f64 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005ec4:	f7fd fb68 	bl	8003598 <HAL_GetTick>
 8005ec8:	0002      	movs	r2, r0
 8005eca:	69fb      	ldr	r3, [r7, #28]
 8005ecc:	1ad3      	subs	r3, r2, r3
 8005ece:	68ba      	ldr	r2, [r7, #8]
 8005ed0:	429a      	cmp	r2, r3
 8005ed2:	d302      	bcc.n	8005eda <I2C_IsErrorOccurred+0x5e>
 8005ed4:	68bb      	ldr	r3, [r7, #8]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d144      	bne.n	8005f64 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	685a      	ldr	r2, [r3, #4]
 8005ee0:	2380      	movs	r3, #128	@ 0x80
 8005ee2:	01db      	lsls	r3, r3, #7
 8005ee4:	4013      	ands	r3, r2
 8005ee6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005ee8:	2013      	movs	r0, #19
 8005eea:	183b      	adds	r3, r7, r0
 8005eec:	68fa      	ldr	r2, [r7, #12]
 8005eee:	2142      	movs	r1, #66	@ 0x42
 8005ef0:	5c52      	ldrb	r2, [r2, r1]
 8005ef2:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	699a      	ldr	r2, [r3, #24]
 8005efa:	2380      	movs	r3, #128	@ 0x80
 8005efc:	021b      	lsls	r3, r3, #8
 8005efe:	401a      	ands	r2, r3
 8005f00:	2380      	movs	r3, #128	@ 0x80
 8005f02:	021b      	lsls	r3, r3, #8
 8005f04:	429a      	cmp	r2, r3
 8005f06:	d126      	bne.n	8005f56 <I2C_IsErrorOccurred+0xda>
 8005f08:	697a      	ldr	r2, [r7, #20]
 8005f0a:	2380      	movs	r3, #128	@ 0x80
 8005f0c:	01db      	lsls	r3, r3, #7
 8005f0e:	429a      	cmp	r2, r3
 8005f10:	d021      	beq.n	8005f56 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8005f12:	183b      	adds	r3, r7, r0
 8005f14:	781b      	ldrb	r3, [r3, #0]
 8005f16:	2b20      	cmp	r3, #32
 8005f18:	d01d      	beq.n	8005f56 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	685a      	ldr	r2, [r3, #4]
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	2180      	movs	r1, #128	@ 0x80
 8005f26:	01c9      	lsls	r1, r1, #7
 8005f28:	430a      	orrs	r2, r1
 8005f2a:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8005f2c:	f7fd fb34 	bl	8003598 <HAL_GetTick>
 8005f30:	0003      	movs	r3, r0
 8005f32:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005f34:	e00f      	b.n	8005f56 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005f36:	f7fd fb2f 	bl	8003598 <HAL_GetTick>
 8005f3a:	0002      	movs	r2, r0
 8005f3c:	69fb      	ldr	r3, [r7, #28]
 8005f3e:	1ad3      	subs	r3, r2, r3
 8005f40:	2b19      	cmp	r3, #25
 8005f42:	d908      	bls.n	8005f56 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005f44:	6a3b      	ldr	r3, [r7, #32]
 8005f46:	2220      	movs	r2, #32
 8005f48:	4313      	orrs	r3, r2
 8005f4a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005f4c:	2327      	movs	r3, #39	@ 0x27
 8005f4e:	18fb      	adds	r3, r7, r3
 8005f50:	2201      	movs	r2, #1
 8005f52:	701a      	strb	r2, [r3, #0]

              break;
 8005f54:	e006      	b.n	8005f64 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	699b      	ldr	r3, [r3, #24]
 8005f5c:	2220      	movs	r2, #32
 8005f5e:	4013      	ands	r3, r2
 8005f60:	2b20      	cmp	r3, #32
 8005f62:	d1e8      	bne.n	8005f36 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	699b      	ldr	r3, [r3, #24]
 8005f6a:	2220      	movs	r2, #32
 8005f6c:	4013      	ands	r3, r2
 8005f6e:	2b20      	cmp	r3, #32
 8005f70:	d004      	beq.n	8005f7c <I2C_IsErrorOccurred+0x100>
 8005f72:	2327      	movs	r3, #39	@ 0x27
 8005f74:	18fb      	adds	r3, r7, r3
 8005f76:	781b      	ldrb	r3, [r3, #0]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d09b      	beq.n	8005eb4 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005f7c:	2327      	movs	r3, #39	@ 0x27
 8005f7e:	18fb      	adds	r3, r7, r3
 8005f80:	781b      	ldrb	r3, [r3, #0]
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d103      	bne.n	8005f8e <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	2220      	movs	r2, #32
 8005f8c:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005f8e:	6a3b      	ldr	r3, [r7, #32]
 8005f90:	2204      	movs	r2, #4
 8005f92:	4313      	orrs	r3, r2
 8005f94:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005f96:	2327      	movs	r3, #39	@ 0x27
 8005f98:	18fb      	adds	r3, r7, r3
 8005f9a:	2201      	movs	r2, #1
 8005f9c:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	699b      	ldr	r3, [r3, #24]
 8005fa4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005fa6:	69ba      	ldr	r2, [r7, #24]
 8005fa8:	2380      	movs	r3, #128	@ 0x80
 8005faa:	005b      	lsls	r3, r3, #1
 8005fac:	4013      	ands	r3, r2
 8005fae:	d00c      	beq.n	8005fca <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005fb0:	6a3b      	ldr	r3, [r7, #32]
 8005fb2:	2201      	movs	r2, #1
 8005fb4:	4313      	orrs	r3, r2
 8005fb6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	2280      	movs	r2, #128	@ 0x80
 8005fbe:	0052      	lsls	r2, r2, #1
 8005fc0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005fc2:	2327      	movs	r3, #39	@ 0x27
 8005fc4:	18fb      	adds	r3, r7, r3
 8005fc6:	2201      	movs	r2, #1
 8005fc8:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005fca:	69ba      	ldr	r2, [r7, #24]
 8005fcc:	2380      	movs	r3, #128	@ 0x80
 8005fce:	00db      	lsls	r3, r3, #3
 8005fd0:	4013      	ands	r3, r2
 8005fd2:	d00c      	beq.n	8005fee <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005fd4:	6a3b      	ldr	r3, [r7, #32]
 8005fd6:	2208      	movs	r2, #8
 8005fd8:	4313      	orrs	r3, r2
 8005fda:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	2280      	movs	r2, #128	@ 0x80
 8005fe2:	00d2      	lsls	r2, r2, #3
 8005fe4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005fe6:	2327      	movs	r3, #39	@ 0x27
 8005fe8:	18fb      	adds	r3, r7, r3
 8005fea:	2201      	movs	r2, #1
 8005fec:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005fee:	69ba      	ldr	r2, [r7, #24]
 8005ff0:	2380      	movs	r3, #128	@ 0x80
 8005ff2:	009b      	lsls	r3, r3, #2
 8005ff4:	4013      	ands	r3, r2
 8005ff6:	d00c      	beq.n	8006012 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005ff8:	6a3b      	ldr	r3, [r7, #32]
 8005ffa:	2202      	movs	r2, #2
 8005ffc:	4313      	orrs	r3, r2
 8005ffe:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	2280      	movs	r2, #128	@ 0x80
 8006006:	0092      	lsls	r2, r2, #2
 8006008:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800600a:	2327      	movs	r3, #39	@ 0x27
 800600c:	18fb      	adds	r3, r7, r3
 800600e:	2201      	movs	r2, #1
 8006010:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8006012:	2327      	movs	r3, #39	@ 0x27
 8006014:	18fb      	adds	r3, r7, r3
 8006016:	781b      	ldrb	r3, [r3, #0]
 8006018:	2b00      	cmp	r3, #0
 800601a:	d01d      	beq.n	8006058 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	0018      	movs	r0, r3
 8006020:	f7ff fd91 	bl	8005b46 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	685a      	ldr	r2, [r3, #4]
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	490e      	ldr	r1, [pc, #56]	@ (8006068 <I2C_IsErrorOccurred+0x1ec>)
 8006030:	400a      	ands	r2, r1
 8006032:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006038:	6a3b      	ldr	r3, [r7, #32]
 800603a:	431a      	orrs	r2, r3
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	2241      	movs	r2, #65	@ 0x41
 8006044:	2120      	movs	r1, #32
 8006046:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	2242      	movs	r2, #66	@ 0x42
 800604c:	2100      	movs	r1, #0
 800604e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	2240      	movs	r2, #64	@ 0x40
 8006054:	2100      	movs	r1, #0
 8006056:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8006058:	2327      	movs	r3, #39	@ 0x27
 800605a:	18fb      	adds	r3, r7, r3
 800605c:	781b      	ldrb	r3, [r3, #0]
}
 800605e:	0018      	movs	r0, r3
 8006060:	46bd      	mov	sp, r7
 8006062:	b00a      	add	sp, #40	@ 0x28
 8006064:	bd80      	pop	{r7, pc}
 8006066:	46c0      	nop			@ (mov r8, r8)
 8006068:	fe00e800 	.word	0xfe00e800

0800606c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800606c:	b590      	push	{r4, r7, lr}
 800606e:	b087      	sub	sp, #28
 8006070:	af00      	add	r7, sp, #0
 8006072:	60f8      	str	r0, [r7, #12]
 8006074:	0008      	movs	r0, r1
 8006076:	0011      	movs	r1, r2
 8006078:	607b      	str	r3, [r7, #4]
 800607a:	240a      	movs	r4, #10
 800607c:	193b      	adds	r3, r7, r4
 800607e:	1c02      	adds	r2, r0, #0
 8006080:	801a      	strh	r2, [r3, #0]
 8006082:	2009      	movs	r0, #9
 8006084:	183b      	adds	r3, r7, r0
 8006086:	1c0a      	adds	r2, r1, #0
 8006088:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800608a:	193b      	adds	r3, r7, r4
 800608c:	881b      	ldrh	r3, [r3, #0]
 800608e:	059b      	lsls	r3, r3, #22
 8006090:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006092:	183b      	adds	r3, r7, r0
 8006094:	781b      	ldrb	r3, [r3, #0]
 8006096:	0419      	lsls	r1, r3, #16
 8006098:	23ff      	movs	r3, #255	@ 0xff
 800609a:	041b      	lsls	r3, r3, #16
 800609c:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800609e:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80060a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060a6:	4313      	orrs	r3, r2
 80060a8:	005b      	lsls	r3, r3, #1
 80060aa:	085b      	lsrs	r3, r3, #1
 80060ac:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	685b      	ldr	r3, [r3, #4]
 80060b4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80060b6:	0d51      	lsrs	r1, r2, #21
 80060b8:	2280      	movs	r2, #128	@ 0x80
 80060ba:	00d2      	lsls	r2, r2, #3
 80060bc:	400a      	ands	r2, r1
 80060be:	4907      	ldr	r1, [pc, #28]	@ (80060dc <I2C_TransferConfig+0x70>)
 80060c0:	430a      	orrs	r2, r1
 80060c2:	43d2      	mvns	r2, r2
 80060c4:	401a      	ands	r2, r3
 80060c6:	0011      	movs	r1, r2
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	697a      	ldr	r2, [r7, #20]
 80060ce:	430a      	orrs	r2, r1
 80060d0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80060d2:	46c0      	nop			@ (mov r8, r8)
 80060d4:	46bd      	mov	sp, r7
 80060d6:	b007      	add	sp, #28
 80060d8:	bd90      	pop	{r4, r7, pc}
 80060da:	46c0      	nop			@ (mov r8, r8)
 80060dc:	03ff63ff 	.word	0x03ff63ff

080060e0 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80060e0:	b580      	push	{r7, lr}
 80060e2:	b084      	sub	sp, #16
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	6078      	str	r0, [r7, #4]
 80060e8:	000a      	movs	r2, r1
 80060ea:	1cbb      	adds	r3, r7, #2
 80060ec:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 80060ee:	2300      	movs	r3, #0
 80060f0:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80060f6:	4b3c      	ldr	r3, [pc, #240]	@ (80061e8 <I2C_Enable_IRQ+0x108>)
 80060f8:	429a      	cmp	r2, r3
 80060fa:	d035      	beq.n	8006168 <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8006100:	4b3a      	ldr	r3, [pc, #232]	@ (80061ec <I2C_Enable_IRQ+0x10c>)
 8006102:	429a      	cmp	r2, r3
 8006104:	d030      	beq.n	8006168 <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800610a:	4b39      	ldr	r3, [pc, #228]	@ (80061f0 <I2C_Enable_IRQ+0x110>)
 800610c:	429a      	cmp	r2, r3
 800610e:	d02b      	beq.n	8006168 <I2C_Enable_IRQ+0x88>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8006110:	1cbb      	adds	r3, r7, #2
 8006112:	2200      	movs	r2, #0
 8006114:	5e9b      	ldrsh	r3, [r3, r2]
 8006116:	2b00      	cmp	r3, #0
 8006118:	da03      	bge.n	8006122 <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	22b8      	movs	r2, #184	@ 0xb8
 800611e:	4313      	orrs	r3, r2
 8006120:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8006122:	1cbb      	adds	r3, r7, #2
 8006124:	881b      	ldrh	r3, [r3, #0]
 8006126:	2201      	movs	r2, #1
 8006128:	4013      	ands	r3, r2
 800612a:	d003      	beq.n	8006134 <I2C_Enable_IRQ+0x54>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	22f2      	movs	r2, #242	@ 0xf2
 8006130:	4313      	orrs	r3, r2
 8006132:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8006134:	1cbb      	adds	r3, r7, #2
 8006136:	881b      	ldrh	r3, [r3, #0]
 8006138:	2202      	movs	r2, #2
 800613a:	4013      	ands	r3, r2
 800613c:	d003      	beq.n	8006146 <I2C_Enable_IRQ+0x66>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	22f4      	movs	r2, #244	@ 0xf4
 8006142:	4313      	orrs	r3, r2
 8006144:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8006146:	1cbb      	adds	r3, r7, #2
 8006148:	881b      	ldrh	r3, [r3, #0]
 800614a:	2b10      	cmp	r3, #16
 800614c:	d103      	bne.n	8006156 <I2C_Enable_IRQ+0x76>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	2290      	movs	r2, #144	@ 0x90
 8006152:	4313      	orrs	r3, r2
 8006154:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8006156:	1cbb      	adds	r3, r7, #2
 8006158:	881b      	ldrh	r3, [r3, #0]
 800615a:	2b20      	cmp	r3, #32
 800615c:	d137      	bne.n	80061ce <I2C_Enable_IRQ+0xee>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	2220      	movs	r2, #32
 8006162:	4313      	orrs	r3, r2
 8006164:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8006166:	e032      	b.n	80061ce <I2C_Enable_IRQ+0xee>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8006168:	1cbb      	adds	r3, r7, #2
 800616a:	2200      	movs	r2, #0
 800616c:	5e9b      	ldrsh	r3, [r3, r2]
 800616e:	2b00      	cmp	r3, #0
 8006170:	da03      	bge.n	800617a <I2C_Enable_IRQ+0x9a>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	22b8      	movs	r2, #184	@ 0xb8
 8006176:	4313      	orrs	r3, r2
 8006178:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800617a:	1cbb      	adds	r3, r7, #2
 800617c:	881b      	ldrh	r3, [r3, #0]
 800617e:	2201      	movs	r2, #1
 8006180:	4013      	ands	r3, r2
 8006182:	d003      	beq.n	800618c <I2C_Enable_IRQ+0xac>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	22f2      	movs	r2, #242	@ 0xf2
 8006188:	4313      	orrs	r3, r2
 800618a:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800618c:	1cbb      	adds	r3, r7, #2
 800618e:	881b      	ldrh	r3, [r3, #0]
 8006190:	2202      	movs	r2, #2
 8006192:	4013      	ands	r3, r2
 8006194:	d003      	beq.n	800619e <I2C_Enable_IRQ+0xbe>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	22f4      	movs	r2, #244	@ 0xf4
 800619a:	4313      	orrs	r3, r2
 800619c:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800619e:	1cbb      	adds	r3, r7, #2
 80061a0:	881b      	ldrh	r3, [r3, #0]
 80061a2:	2b10      	cmp	r3, #16
 80061a4:	d103      	bne.n	80061ae <I2C_Enable_IRQ+0xce>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	2290      	movs	r2, #144	@ 0x90
 80061aa:	4313      	orrs	r3, r2
 80061ac:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 80061ae:	1cbb      	adds	r3, r7, #2
 80061b0:	881b      	ldrh	r3, [r3, #0]
 80061b2:	2b20      	cmp	r3, #32
 80061b4:	d103      	bne.n	80061be <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	2260      	movs	r2, #96	@ 0x60
 80061ba:	4313      	orrs	r3, r2
 80061bc:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80061be:	1cbb      	adds	r3, r7, #2
 80061c0:	881b      	ldrh	r3, [r3, #0]
 80061c2:	2b40      	cmp	r3, #64	@ 0x40
 80061c4:	d103      	bne.n	80061ce <I2C_Enable_IRQ+0xee>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	2240      	movs	r2, #64	@ 0x40
 80061ca:	4313      	orrs	r3, r2
 80061cc:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	6819      	ldr	r1, [r3, #0]
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	68fa      	ldr	r2, [r7, #12]
 80061da:	430a      	orrs	r2, r1
 80061dc:	601a      	str	r2, [r3, #0]
}
 80061de:	46c0      	nop			@ (mov r8, r8)
 80061e0:	46bd      	mov	sp, r7
 80061e2:	b004      	add	sp, #16
 80061e4:	bd80      	pop	{r7, pc}
 80061e6:	46c0      	nop			@ (mov r8, r8)
 80061e8:	08004939 	.word	0x08004939
 80061ec:	08004e29 	.word	0x08004e29
 80061f0:	08004b6d 	.word	0x08004b6d

080061f4 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80061f4:	b580      	push	{r7, lr}
 80061f6:	b084      	sub	sp, #16
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]
 80061fc:	000a      	movs	r2, r1
 80061fe:	1cbb      	adds	r3, r7, #2
 8006200:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 8006202:	2300      	movs	r3, #0
 8006204:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8006206:	1cbb      	adds	r3, r7, #2
 8006208:	881b      	ldrh	r3, [r3, #0]
 800620a:	2201      	movs	r2, #1
 800620c:	4013      	ands	r3, r2
 800620e:	d010      	beq.n	8006232 <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	2242      	movs	r2, #66	@ 0x42
 8006214:	4313      	orrs	r3, r2
 8006216:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2241      	movs	r2, #65	@ 0x41
 800621c:	5c9b      	ldrb	r3, [r3, r2]
 800621e:	b2db      	uxtb	r3, r3
 8006220:	001a      	movs	r2, r3
 8006222:	2328      	movs	r3, #40	@ 0x28
 8006224:	4013      	ands	r3, r2
 8006226:	2b28      	cmp	r3, #40	@ 0x28
 8006228:	d003      	beq.n	8006232 <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	22b0      	movs	r2, #176	@ 0xb0
 800622e:	4313      	orrs	r3, r2
 8006230:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8006232:	1cbb      	adds	r3, r7, #2
 8006234:	881b      	ldrh	r3, [r3, #0]
 8006236:	2202      	movs	r2, #2
 8006238:	4013      	ands	r3, r2
 800623a:	d010      	beq.n	800625e <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	2244      	movs	r2, #68	@ 0x44
 8006240:	4313      	orrs	r3, r2
 8006242:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2241      	movs	r2, #65	@ 0x41
 8006248:	5c9b      	ldrb	r3, [r3, r2]
 800624a:	b2db      	uxtb	r3, r3
 800624c:	001a      	movs	r2, r3
 800624e:	2328      	movs	r3, #40	@ 0x28
 8006250:	4013      	ands	r3, r2
 8006252:	2b28      	cmp	r3, #40	@ 0x28
 8006254:	d003      	beq.n	800625e <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	22b0      	movs	r2, #176	@ 0xb0
 800625a:	4313      	orrs	r3, r2
 800625c:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800625e:	1cbb      	adds	r3, r7, #2
 8006260:	2200      	movs	r2, #0
 8006262:	5e9b      	ldrsh	r3, [r3, r2]
 8006264:	2b00      	cmp	r3, #0
 8006266:	da03      	bge.n	8006270 <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	22b8      	movs	r2, #184	@ 0xb8
 800626c:	4313      	orrs	r3, r2
 800626e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8006270:	1cbb      	adds	r3, r7, #2
 8006272:	881b      	ldrh	r3, [r3, #0]
 8006274:	2b10      	cmp	r3, #16
 8006276:	d103      	bne.n	8006280 <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	2290      	movs	r2, #144	@ 0x90
 800627c:	4313      	orrs	r3, r2
 800627e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8006280:	1cbb      	adds	r3, r7, #2
 8006282:	881b      	ldrh	r3, [r3, #0]
 8006284:	2b20      	cmp	r3, #32
 8006286:	d103      	bne.n	8006290 <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	2220      	movs	r2, #32
 800628c:	4313      	orrs	r3, r2
 800628e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8006290:	1cbb      	adds	r3, r7, #2
 8006292:	881b      	ldrh	r3, [r3, #0]
 8006294:	2b40      	cmp	r3, #64	@ 0x40
 8006296:	d103      	bne.n	80062a0 <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	2240      	movs	r2, #64	@ 0x40
 800629c:	4313      	orrs	r3, r2
 800629e:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	681a      	ldr	r2, [r3, #0]
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	43d9      	mvns	r1, r3
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	400a      	ands	r2, r1
 80062b0:	601a      	str	r2, [r3, #0]
}
 80062b2:	46c0      	nop			@ (mov r8, r8)
 80062b4:	46bd      	mov	sp, r7
 80062b6:	b004      	add	sp, #16
 80062b8:	bd80      	pop	{r7, pc}
	...

080062bc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80062bc:	b580      	push	{r7, lr}
 80062be:	b082      	sub	sp, #8
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]
 80062c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	2241      	movs	r2, #65	@ 0x41
 80062ca:	5c9b      	ldrb	r3, [r3, r2]
 80062cc:	b2db      	uxtb	r3, r3
 80062ce:	2b20      	cmp	r3, #32
 80062d0:	d138      	bne.n	8006344 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	2240      	movs	r2, #64	@ 0x40
 80062d6:	5c9b      	ldrb	r3, [r3, r2]
 80062d8:	2b01      	cmp	r3, #1
 80062da:	d101      	bne.n	80062e0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80062dc:	2302      	movs	r3, #2
 80062de:	e032      	b.n	8006346 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2240      	movs	r2, #64	@ 0x40
 80062e4:	2101      	movs	r1, #1
 80062e6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2241      	movs	r2, #65	@ 0x41
 80062ec:	2124      	movs	r1, #36	@ 0x24
 80062ee:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	681a      	ldr	r2, [r3, #0]
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	2101      	movs	r1, #1
 80062fc:	438a      	bics	r2, r1
 80062fe:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	681a      	ldr	r2, [r3, #0]
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	4911      	ldr	r1, [pc, #68]	@ (8006350 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 800630c:	400a      	ands	r2, r1
 800630e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	6819      	ldr	r1, [r3, #0]
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	683a      	ldr	r2, [r7, #0]
 800631c:	430a      	orrs	r2, r1
 800631e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	681a      	ldr	r2, [r3, #0]
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	2101      	movs	r1, #1
 800632c:	430a      	orrs	r2, r1
 800632e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2241      	movs	r2, #65	@ 0x41
 8006334:	2120      	movs	r1, #32
 8006336:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2240      	movs	r2, #64	@ 0x40
 800633c:	2100      	movs	r1, #0
 800633e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006340:	2300      	movs	r3, #0
 8006342:	e000      	b.n	8006346 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006344:	2302      	movs	r3, #2
  }
}
 8006346:	0018      	movs	r0, r3
 8006348:	46bd      	mov	sp, r7
 800634a:	b002      	add	sp, #8
 800634c:	bd80      	pop	{r7, pc}
 800634e:	46c0      	nop			@ (mov r8, r8)
 8006350:	ffffefff 	.word	0xffffefff

08006354 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006354:	b580      	push	{r7, lr}
 8006356:	b084      	sub	sp, #16
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
 800635c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	2241      	movs	r2, #65	@ 0x41
 8006362:	5c9b      	ldrb	r3, [r3, r2]
 8006364:	b2db      	uxtb	r3, r3
 8006366:	2b20      	cmp	r3, #32
 8006368:	d139      	bne.n	80063de <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	2240      	movs	r2, #64	@ 0x40
 800636e:	5c9b      	ldrb	r3, [r3, r2]
 8006370:	2b01      	cmp	r3, #1
 8006372:	d101      	bne.n	8006378 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006374:	2302      	movs	r3, #2
 8006376:	e033      	b.n	80063e0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2240      	movs	r2, #64	@ 0x40
 800637c:	2101      	movs	r1, #1
 800637e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2241      	movs	r2, #65	@ 0x41
 8006384:	2124      	movs	r1, #36	@ 0x24
 8006386:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	681a      	ldr	r2, [r3, #0]
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	2101      	movs	r1, #1
 8006394:	438a      	bics	r2, r1
 8006396:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	4a11      	ldr	r2, [pc, #68]	@ (80063e8 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80063a4:	4013      	ands	r3, r2
 80063a6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80063a8:	683b      	ldr	r3, [r7, #0]
 80063aa:	021b      	lsls	r3, r3, #8
 80063ac:	68fa      	ldr	r2, [r7, #12]
 80063ae:	4313      	orrs	r3, r2
 80063b0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	68fa      	ldr	r2, [r7, #12]
 80063b8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	681a      	ldr	r2, [r3, #0]
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	2101      	movs	r1, #1
 80063c6:	430a      	orrs	r2, r1
 80063c8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	2241      	movs	r2, #65	@ 0x41
 80063ce:	2120      	movs	r1, #32
 80063d0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	2240      	movs	r2, #64	@ 0x40
 80063d6:	2100      	movs	r1, #0
 80063d8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80063da:	2300      	movs	r3, #0
 80063dc:	e000      	b.n	80063e0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80063de:	2302      	movs	r3, #2
  }
}
 80063e0:	0018      	movs	r0, r3
 80063e2:	46bd      	mov	sp, r7
 80063e4:	b004      	add	sp, #16
 80063e6:	bd80      	pop	{r7, pc}
 80063e8:	fffff0ff 	.word	0xfffff0ff

080063ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80063ec:	b5b0      	push	{r4, r5, r7, lr}
 80063ee:	b08a      	sub	sp, #40	@ 0x28
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d102      	bne.n	8006400 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80063fa:	2301      	movs	r3, #1
 80063fc:	f000 fbbf 	bl	8006b7e <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006400:	4bc9      	ldr	r3, [pc, #804]	@ (8006728 <HAL_RCC_OscConfig+0x33c>)
 8006402:	68db      	ldr	r3, [r3, #12]
 8006404:	220c      	movs	r2, #12
 8006406:	4013      	ands	r3, r2
 8006408:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800640a:	4bc7      	ldr	r3, [pc, #796]	@ (8006728 <HAL_RCC_OscConfig+0x33c>)
 800640c:	68da      	ldr	r2, [r3, #12]
 800640e:	2380      	movs	r3, #128	@ 0x80
 8006410:	025b      	lsls	r3, r3, #9
 8006412:	4013      	ands	r3, r2
 8006414:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	2201      	movs	r2, #1
 800641c:	4013      	ands	r3, r2
 800641e:	d100      	bne.n	8006422 <HAL_RCC_OscConfig+0x36>
 8006420:	e07e      	b.n	8006520 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006422:	69fb      	ldr	r3, [r7, #28]
 8006424:	2b08      	cmp	r3, #8
 8006426:	d007      	beq.n	8006438 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006428:	69fb      	ldr	r3, [r7, #28]
 800642a:	2b0c      	cmp	r3, #12
 800642c:	d112      	bne.n	8006454 <HAL_RCC_OscConfig+0x68>
 800642e:	69ba      	ldr	r2, [r7, #24]
 8006430:	2380      	movs	r3, #128	@ 0x80
 8006432:	025b      	lsls	r3, r3, #9
 8006434:	429a      	cmp	r2, r3
 8006436:	d10d      	bne.n	8006454 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006438:	4bbb      	ldr	r3, [pc, #748]	@ (8006728 <HAL_RCC_OscConfig+0x33c>)
 800643a:	681a      	ldr	r2, [r3, #0]
 800643c:	2380      	movs	r3, #128	@ 0x80
 800643e:	029b      	lsls	r3, r3, #10
 8006440:	4013      	ands	r3, r2
 8006442:	d100      	bne.n	8006446 <HAL_RCC_OscConfig+0x5a>
 8006444:	e06b      	b.n	800651e <HAL_RCC_OscConfig+0x132>
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	685b      	ldr	r3, [r3, #4]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d167      	bne.n	800651e <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 800644e:	2301      	movs	r3, #1
 8006450:	f000 fb95 	bl	8006b7e <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	685a      	ldr	r2, [r3, #4]
 8006458:	2380      	movs	r3, #128	@ 0x80
 800645a:	025b      	lsls	r3, r3, #9
 800645c:	429a      	cmp	r2, r3
 800645e:	d107      	bne.n	8006470 <HAL_RCC_OscConfig+0x84>
 8006460:	4bb1      	ldr	r3, [pc, #708]	@ (8006728 <HAL_RCC_OscConfig+0x33c>)
 8006462:	681a      	ldr	r2, [r3, #0]
 8006464:	4bb0      	ldr	r3, [pc, #704]	@ (8006728 <HAL_RCC_OscConfig+0x33c>)
 8006466:	2180      	movs	r1, #128	@ 0x80
 8006468:	0249      	lsls	r1, r1, #9
 800646a:	430a      	orrs	r2, r1
 800646c:	601a      	str	r2, [r3, #0]
 800646e:	e027      	b.n	80064c0 <HAL_RCC_OscConfig+0xd4>
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	685a      	ldr	r2, [r3, #4]
 8006474:	23a0      	movs	r3, #160	@ 0xa0
 8006476:	02db      	lsls	r3, r3, #11
 8006478:	429a      	cmp	r2, r3
 800647a:	d10e      	bne.n	800649a <HAL_RCC_OscConfig+0xae>
 800647c:	4baa      	ldr	r3, [pc, #680]	@ (8006728 <HAL_RCC_OscConfig+0x33c>)
 800647e:	681a      	ldr	r2, [r3, #0]
 8006480:	4ba9      	ldr	r3, [pc, #676]	@ (8006728 <HAL_RCC_OscConfig+0x33c>)
 8006482:	2180      	movs	r1, #128	@ 0x80
 8006484:	02c9      	lsls	r1, r1, #11
 8006486:	430a      	orrs	r2, r1
 8006488:	601a      	str	r2, [r3, #0]
 800648a:	4ba7      	ldr	r3, [pc, #668]	@ (8006728 <HAL_RCC_OscConfig+0x33c>)
 800648c:	681a      	ldr	r2, [r3, #0]
 800648e:	4ba6      	ldr	r3, [pc, #664]	@ (8006728 <HAL_RCC_OscConfig+0x33c>)
 8006490:	2180      	movs	r1, #128	@ 0x80
 8006492:	0249      	lsls	r1, r1, #9
 8006494:	430a      	orrs	r2, r1
 8006496:	601a      	str	r2, [r3, #0]
 8006498:	e012      	b.n	80064c0 <HAL_RCC_OscConfig+0xd4>
 800649a:	4ba3      	ldr	r3, [pc, #652]	@ (8006728 <HAL_RCC_OscConfig+0x33c>)
 800649c:	681a      	ldr	r2, [r3, #0]
 800649e:	4ba2      	ldr	r3, [pc, #648]	@ (8006728 <HAL_RCC_OscConfig+0x33c>)
 80064a0:	49a2      	ldr	r1, [pc, #648]	@ (800672c <HAL_RCC_OscConfig+0x340>)
 80064a2:	400a      	ands	r2, r1
 80064a4:	601a      	str	r2, [r3, #0]
 80064a6:	4ba0      	ldr	r3, [pc, #640]	@ (8006728 <HAL_RCC_OscConfig+0x33c>)
 80064a8:	681a      	ldr	r2, [r3, #0]
 80064aa:	2380      	movs	r3, #128	@ 0x80
 80064ac:	025b      	lsls	r3, r3, #9
 80064ae:	4013      	ands	r3, r2
 80064b0:	60fb      	str	r3, [r7, #12]
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	4b9c      	ldr	r3, [pc, #624]	@ (8006728 <HAL_RCC_OscConfig+0x33c>)
 80064b6:	681a      	ldr	r2, [r3, #0]
 80064b8:	4b9b      	ldr	r3, [pc, #620]	@ (8006728 <HAL_RCC_OscConfig+0x33c>)
 80064ba:	499d      	ldr	r1, [pc, #628]	@ (8006730 <HAL_RCC_OscConfig+0x344>)
 80064bc:	400a      	ands	r2, r1
 80064be:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	685b      	ldr	r3, [r3, #4]
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d015      	beq.n	80064f4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80064c8:	f7fd f866 	bl	8003598 <HAL_GetTick>
 80064cc:	0003      	movs	r3, r0
 80064ce:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80064d0:	e009      	b.n	80064e6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80064d2:	f7fd f861 	bl	8003598 <HAL_GetTick>
 80064d6:	0002      	movs	r2, r0
 80064d8:	697b      	ldr	r3, [r7, #20]
 80064da:	1ad3      	subs	r3, r2, r3
 80064dc:	2b64      	cmp	r3, #100	@ 0x64
 80064de:	d902      	bls.n	80064e6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80064e0:	2303      	movs	r3, #3
 80064e2:	f000 fb4c 	bl	8006b7e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80064e6:	4b90      	ldr	r3, [pc, #576]	@ (8006728 <HAL_RCC_OscConfig+0x33c>)
 80064e8:	681a      	ldr	r2, [r3, #0]
 80064ea:	2380      	movs	r3, #128	@ 0x80
 80064ec:	029b      	lsls	r3, r3, #10
 80064ee:	4013      	ands	r3, r2
 80064f0:	d0ef      	beq.n	80064d2 <HAL_RCC_OscConfig+0xe6>
 80064f2:	e015      	b.n	8006520 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80064f4:	f7fd f850 	bl	8003598 <HAL_GetTick>
 80064f8:	0003      	movs	r3, r0
 80064fa:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80064fc:	e008      	b.n	8006510 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80064fe:	f7fd f84b 	bl	8003598 <HAL_GetTick>
 8006502:	0002      	movs	r2, r0
 8006504:	697b      	ldr	r3, [r7, #20]
 8006506:	1ad3      	subs	r3, r2, r3
 8006508:	2b64      	cmp	r3, #100	@ 0x64
 800650a:	d901      	bls.n	8006510 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 800650c:	2303      	movs	r3, #3
 800650e:	e336      	b.n	8006b7e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006510:	4b85      	ldr	r3, [pc, #532]	@ (8006728 <HAL_RCC_OscConfig+0x33c>)
 8006512:	681a      	ldr	r2, [r3, #0]
 8006514:	2380      	movs	r3, #128	@ 0x80
 8006516:	029b      	lsls	r3, r3, #10
 8006518:	4013      	ands	r3, r2
 800651a:	d1f0      	bne.n	80064fe <HAL_RCC_OscConfig+0x112>
 800651c:	e000      	b.n	8006520 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800651e:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	2202      	movs	r2, #2
 8006526:	4013      	ands	r3, r2
 8006528:	d100      	bne.n	800652c <HAL_RCC_OscConfig+0x140>
 800652a:	e099      	b.n	8006660 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	68db      	ldr	r3, [r3, #12]
 8006530:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8006532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006534:	2220      	movs	r2, #32
 8006536:	4013      	ands	r3, r2
 8006538:	d009      	beq.n	800654e <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 800653a:	4b7b      	ldr	r3, [pc, #492]	@ (8006728 <HAL_RCC_OscConfig+0x33c>)
 800653c:	681a      	ldr	r2, [r3, #0]
 800653e:	4b7a      	ldr	r3, [pc, #488]	@ (8006728 <HAL_RCC_OscConfig+0x33c>)
 8006540:	2120      	movs	r1, #32
 8006542:	430a      	orrs	r2, r1
 8006544:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8006546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006548:	2220      	movs	r2, #32
 800654a:	4393      	bics	r3, r2
 800654c:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800654e:	69fb      	ldr	r3, [r7, #28]
 8006550:	2b04      	cmp	r3, #4
 8006552:	d005      	beq.n	8006560 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006554:	69fb      	ldr	r3, [r7, #28]
 8006556:	2b0c      	cmp	r3, #12
 8006558:	d13e      	bne.n	80065d8 <HAL_RCC_OscConfig+0x1ec>
 800655a:	69bb      	ldr	r3, [r7, #24]
 800655c:	2b00      	cmp	r3, #0
 800655e:	d13b      	bne.n	80065d8 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8006560:	4b71      	ldr	r3, [pc, #452]	@ (8006728 <HAL_RCC_OscConfig+0x33c>)
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	2204      	movs	r2, #4
 8006566:	4013      	ands	r3, r2
 8006568:	d004      	beq.n	8006574 <HAL_RCC_OscConfig+0x188>
 800656a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800656c:	2b00      	cmp	r3, #0
 800656e:	d101      	bne.n	8006574 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8006570:	2301      	movs	r3, #1
 8006572:	e304      	b.n	8006b7e <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006574:	4b6c      	ldr	r3, [pc, #432]	@ (8006728 <HAL_RCC_OscConfig+0x33c>)
 8006576:	685b      	ldr	r3, [r3, #4]
 8006578:	4a6e      	ldr	r2, [pc, #440]	@ (8006734 <HAL_RCC_OscConfig+0x348>)
 800657a:	4013      	ands	r3, r2
 800657c:	0019      	movs	r1, r3
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	691b      	ldr	r3, [r3, #16]
 8006582:	021a      	lsls	r2, r3, #8
 8006584:	4b68      	ldr	r3, [pc, #416]	@ (8006728 <HAL_RCC_OscConfig+0x33c>)
 8006586:	430a      	orrs	r2, r1
 8006588:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800658a:	4b67      	ldr	r3, [pc, #412]	@ (8006728 <HAL_RCC_OscConfig+0x33c>)
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	2209      	movs	r2, #9
 8006590:	4393      	bics	r3, r2
 8006592:	0019      	movs	r1, r3
 8006594:	4b64      	ldr	r3, [pc, #400]	@ (8006728 <HAL_RCC_OscConfig+0x33c>)
 8006596:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006598:	430a      	orrs	r2, r1
 800659a:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800659c:	f000 fc42 	bl	8006e24 <HAL_RCC_GetSysClockFreq>
 80065a0:	0001      	movs	r1, r0
 80065a2:	4b61      	ldr	r3, [pc, #388]	@ (8006728 <HAL_RCC_OscConfig+0x33c>)
 80065a4:	68db      	ldr	r3, [r3, #12]
 80065a6:	091b      	lsrs	r3, r3, #4
 80065a8:	220f      	movs	r2, #15
 80065aa:	4013      	ands	r3, r2
 80065ac:	4a62      	ldr	r2, [pc, #392]	@ (8006738 <HAL_RCC_OscConfig+0x34c>)
 80065ae:	5cd3      	ldrb	r3, [r2, r3]
 80065b0:	000a      	movs	r2, r1
 80065b2:	40da      	lsrs	r2, r3
 80065b4:	4b61      	ldr	r3, [pc, #388]	@ (800673c <HAL_RCC_OscConfig+0x350>)
 80065b6:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 80065b8:	4b61      	ldr	r3, [pc, #388]	@ (8006740 <HAL_RCC_OscConfig+0x354>)
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	2513      	movs	r5, #19
 80065be:	197c      	adds	r4, r7, r5
 80065c0:	0018      	movs	r0, r3
 80065c2:	f7fc ffa3 	bl	800350c <HAL_InitTick>
 80065c6:	0003      	movs	r3, r0
 80065c8:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 80065ca:	197b      	adds	r3, r7, r5
 80065cc:	781b      	ldrb	r3, [r3, #0]
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d046      	beq.n	8006660 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 80065d2:	197b      	adds	r3, r7, r5
 80065d4:	781b      	ldrb	r3, [r3, #0]
 80065d6:	e2d2      	b.n	8006b7e <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80065d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d027      	beq.n	800662e <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80065de:	4b52      	ldr	r3, [pc, #328]	@ (8006728 <HAL_RCC_OscConfig+0x33c>)
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	2209      	movs	r2, #9
 80065e4:	4393      	bics	r3, r2
 80065e6:	0019      	movs	r1, r3
 80065e8:	4b4f      	ldr	r3, [pc, #316]	@ (8006728 <HAL_RCC_OscConfig+0x33c>)
 80065ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80065ec:	430a      	orrs	r2, r1
 80065ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80065f0:	f7fc ffd2 	bl	8003598 <HAL_GetTick>
 80065f4:	0003      	movs	r3, r0
 80065f6:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80065f8:	e008      	b.n	800660c <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80065fa:	f7fc ffcd 	bl	8003598 <HAL_GetTick>
 80065fe:	0002      	movs	r2, r0
 8006600:	697b      	ldr	r3, [r7, #20]
 8006602:	1ad3      	subs	r3, r2, r3
 8006604:	2b02      	cmp	r3, #2
 8006606:	d901      	bls.n	800660c <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8006608:	2303      	movs	r3, #3
 800660a:	e2b8      	b.n	8006b7e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800660c:	4b46      	ldr	r3, [pc, #280]	@ (8006728 <HAL_RCC_OscConfig+0x33c>)
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	2204      	movs	r2, #4
 8006612:	4013      	ands	r3, r2
 8006614:	d0f1      	beq.n	80065fa <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006616:	4b44      	ldr	r3, [pc, #272]	@ (8006728 <HAL_RCC_OscConfig+0x33c>)
 8006618:	685b      	ldr	r3, [r3, #4]
 800661a:	4a46      	ldr	r2, [pc, #280]	@ (8006734 <HAL_RCC_OscConfig+0x348>)
 800661c:	4013      	ands	r3, r2
 800661e:	0019      	movs	r1, r3
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	691b      	ldr	r3, [r3, #16]
 8006624:	021a      	lsls	r2, r3, #8
 8006626:	4b40      	ldr	r3, [pc, #256]	@ (8006728 <HAL_RCC_OscConfig+0x33c>)
 8006628:	430a      	orrs	r2, r1
 800662a:	605a      	str	r2, [r3, #4]
 800662c:	e018      	b.n	8006660 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800662e:	4b3e      	ldr	r3, [pc, #248]	@ (8006728 <HAL_RCC_OscConfig+0x33c>)
 8006630:	681a      	ldr	r2, [r3, #0]
 8006632:	4b3d      	ldr	r3, [pc, #244]	@ (8006728 <HAL_RCC_OscConfig+0x33c>)
 8006634:	2101      	movs	r1, #1
 8006636:	438a      	bics	r2, r1
 8006638:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800663a:	f7fc ffad 	bl	8003598 <HAL_GetTick>
 800663e:	0003      	movs	r3, r0
 8006640:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006642:	e008      	b.n	8006656 <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006644:	f7fc ffa8 	bl	8003598 <HAL_GetTick>
 8006648:	0002      	movs	r2, r0
 800664a:	697b      	ldr	r3, [r7, #20]
 800664c:	1ad3      	subs	r3, r2, r3
 800664e:	2b02      	cmp	r3, #2
 8006650:	d901      	bls.n	8006656 <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 8006652:	2303      	movs	r3, #3
 8006654:	e293      	b.n	8006b7e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006656:	4b34      	ldr	r3, [pc, #208]	@ (8006728 <HAL_RCC_OscConfig+0x33c>)
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	2204      	movs	r2, #4
 800665c:	4013      	ands	r3, r2
 800665e:	d1f1      	bne.n	8006644 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	2210      	movs	r2, #16
 8006666:	4013      	ands	r3, r2
 8006668:	d100      	bne.n	800666c <HAL_RCC_OscConfig+0x280>
 800666a:	e0a2      	b.n	80067b2 <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800666c:	69fb      	ldr	r3, [r7, #28]
 800666e:	2b00      	cmp	r3, #0
 8006670:	d140      	bne.n	80066f4 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006672:	4b2d      	ldr	r3, [pc, #180]	@ (8006728 <HAL_RCC_OscConfig+0x33c>)
 8006674:	681a      	ldr	r2, [r3, #0]
 8006676:	2380      	movs	r3, #128	@ 0x80
 8006678:	009b      	lsls	r3, r3, #2
 800667a:	4013      	ands	r3, r2
 800667c:	d005      	beq.n	800668a <HAL_RCC_OscConfig+0x29e>
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	69db      	ldr	r3, [r3, #28]
 8006682:	2b00      	cmp	r3, #0
 8006684:	d101      	bne.n	800668a <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8006686:	2301      	movs	r3, #1
 8006688:	e279      	b.n	8006b7e <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800668a:	4b27      	ldr	r3, [pc, #156]	@ (8006728 <HAL_RCC_OscConfig+0x33c>)
 800668c:	685b      	ldr	r3, [r3, #4]
 800668e:	4a2d      	ldr	r2, [pc, #180]	@ (8006744 <HAL_RCC_OscConfig+0x358>)
 8006690:	4013      	ands	r3, r2
 8006692:	0019      	movs	r1, r3
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006698:	4b23      	ldr	r3, [pc, #140]	@ (8006728 <HAL_RCC_OscConfig+0x33c>)
 800669a:	430a      	orrs	r2, r1
 800669c:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800669e:	4b22      	ldr	r3, [pc, #136]	@ (8006728 <HAL_RCC_OscConfig+0x33c>)
 80066a0:	685b      	ldr	r3, [r3, #4]
 80066a2:	021b      	lsls	r3, r3, #8
 80066a4:	0a19      	lsrs	r1, r3, #8
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	6a1b      	ldr	r3, [r3, #32]
 80066aa:	061a      	lsls	r2, r3, #24
 80066ac:	4b1e      	ldr	r3, [pc, #120]	@ (8006728 <HAL_RCC_OscConfig+0x33c>)
 80066ae:	430a      	orrs	r2, r1
 80066b0:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066b6:	0b5b      	lsrs	r3, r3, #13
 80066b8:	3301      	adds	r3, #1
 80066ba:	2280      	movs	r2, #128	@ 0x80
 80066bc:	0212      	lsls	r2, r2, #8
 80066be:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80066c0:	4b19      	ldr	r3, [pc, #100]	@ (8006728 <HAL_RCC_OscConfig+0x33c>)
 80066c2:	68db      	ldr	r3, [r3, #12]
 80066c4:	091b      	lsrs	r3, r3, #4
 80066c6:	210f      	movs	r1, #15
 80066c8:	400b      	ands	r3, r1
 80066ca:	491b      	ldr	r1, [pc, #108]	@ (8006738 <HAL_RCC_OscConfig+0x34c>)
 80066cc:	5ccb      	ldrb	r3, [r1, r3]
 80066ce:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80066d0:	4b1a      	ldr	r3, [pc, #104]	@ (800673c <HAL_RCC_OscConfig+0x350>)
 80066d2:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 80066d4:	4b1a      	ldr	r3, [pc, #104]	@ (8006740 <HAL_RCC_OscConfig+0x354>)
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	2513      	movs	r5, #19
 80066da:	197c      	adds	r4, r7, r5
 80066dc:	0018      	movs	r0, r3
 80066de:	f7fc ff15 	bl	800350c <HAL_InitTick>
 80066e2:	0003      	movs	r3, r0
 80066e4:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80066e6:	197b      	adds	r3, r7, r5
 80066e8:	781b      	ldrb	r3, [r3, #0]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d061      	beq.n	80067b2 <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 80066ee:	197b      	adds	r3, r7, r5
 80066f0:	781b      	ldrb	r3, [r3, #0]
 80066f2:	e244      	b.n	8006b7e <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	69db      	ldr	r3, [r3, #28]
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d040      	beq.n	800677e <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80066fc:	4b0a      	ldr	r3, [pc, #40]	@ (8006728 <HAL_RCC_OscConfig+0x33c>)
 80066fe:	681a      	ldr	r2, [r3, #0]
 8006700:	4b09      	ldr	r3, [pc, #36]	@ (8006728 <HAL_RCC_OscConfig+0x33c>)
 8006702:	2180      	movs	r1, #128	@ 0x80
 8006704:	0049      	lsls	r1, r1, #1
 8006706:	430a      	orrs	r2, r1
 8006708:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800670a:	f7fc ff45 	bl	8003598 <HAL_GetTick>
 800670e:	0003      	movs	r3, r0
 8006710:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8006712:	e019      	b.n	8006748 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006714:	f7fc ff40 	bl	8003598 <HAL_GetTick>
 8006718:	0002      	movs	r2, r0
 800671a:	697b      	ldr	r3, [r7, #20]
 800671c:	1ad3      	subs	r3, r2, r3
 800671e:	2b02      	cmp	r3, #2
 8006720:	d912      	bls.n	8006748 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 8006722:	2303      	movs	r3, #3
 8006724:	e22b      	b.n	8006b7e <HAL_RCC_OscConfig+0x792>
 8006726:	46c0      	nop			@ (mov r8, r8)
 8006728:	40021000 	.word	0x40021000
 800672c:	fffeffff 	.word	0xfffeffff
 8006730:	fffbffff 	.word	0xfffbffff
 8006734:	ffffe0ff 	.word	0xffffe0ff
 8006738:	0800bac4 	.word	0x0800bac4
 800673c:	20000000 	.word	0x20000000
 8006740:	20000004 	.word	0x20000004
 8006744:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8006748:	4bca      	ldr	r3, [pc, #808]	@ (8006a74 <HAL_RCC_OscConfig+0x688>)
 800674a:	681a      	ldr	r2, [r3, #0]
 800674c:	2380      	movs	r3, #128	@ 0x80
 800674e:	009b      	lsls	r3, r3, #2
 8006750:	4013      	ands	r3, r2
 8006752:	d0df      	beq.n	8006714 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006754:	4bc7      	ldr	r3, [pc, #796]	@ (8006a74 <HAL_RCC_OscConfig+0x688>)
 8006756:	685b      	ldr	r3, [r3, #4]
 8006758:	4ac7      	ldr	r2, [pc, #796]	@ (8006a78 <HAL_RCC_OscConfig+0x68c>)
 800675a:	4013      	ands	r3, r2
 800675c:	0019      	movs	r1, r3
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006762:	4bc4      	ldr	r3, [pc, #784]	@ (8006a74 <HAL_RCC_OscConfig+0x688>)
 8006764:	430a      	orrs	r2, r1
 8006766:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006768:	4bc2      	ldr	r3, [pc, #776]	@ (8006a74 <HAL_RCC_OscConfig+0x688>)
 800676a:	685b      	ldr	r3, [r3, #4]
 800676c:	021b      	lsls	r3, r3, #8
 800676e:	0a19      	lsrs	r1, r3, #8
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	6a1b      	ldr	r3, [r3, #32]
 8006774:	061a      	lsls	r2, r3, #24
 8006776:	4bbf      	ldr	r3, [pc, #764]	@ (8006a74 <HAL_RCC_OscConfig+0x688>)
 8006778:	430a      	orrs	r2, r1
 800677a:	605a      	str	r2, [r3, #4]
 800677c:	e019      	b.n	80067b2 <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800677e:	4bbd      	ldr	r3, [pc, #756]	@ (8006a74 <HAL_RCC_OscConfig+0x688>)
 8006780:	681a      	ldr	r2, [r3, #0]
 8006782:	4bbc      	ldr	r3, [pc, #752]	@ (8006a74 <HAL_RCC_OscConfig+0x688>)
 8006784:	49bd      	ldr	r1, [pc, #756]	@ (8006a7c <HAL_RCC_OscConfig+0x690>)
 8006786:	400a      	ands	r2, r1
 8006788:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800678a:	f7fc ff05 	bl	8003598 <HAL_GetTick>
 800678e:	0003      	movs	r3, r0
 8006790:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8006792:	e008      	b.n	80067a6 <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006794:	f7fc ff00 	bl	8003598 <HAL_GetTick>
 8006798:	0002      	movs	r2, r0
 800679a:	697b      	ldr	r3, [r7, #20]
 800679c:	1ad3      	subs	r3, r2, r3
 800679e:	2b02      	cmp	r3, #2
 80067a0:	d901      	bls.n	80067a6 <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 80067a2:	2303      	movs	r3, #3
 80067a4:	e1eb      	b.n	8006b7e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80067a6:	4bb3      	ldr	r3, [pc, #716]	@ (8006a74 <HAL_RCC_OscConfig+0x688>)
 80067a8:	681a      	ldr	r2, [r3, #0]
 80067aa:	2380      	movs	r3, #128	@ 0x80
 80067ac:	009b      	lsls	r3, r3, #2
 80067ae:	4013      	ands	r3, r2
 80067b0:	d1f0      	bne.n	8006794 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	2208      	movs	r2, #8
 80067b8:	4013      	ands	r3, r2
 80067ba:	d036      	beq.n	800682a <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	695b      	ldr	r3, [r3, #20]
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d019      	beq.n	80067f8 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80067c4:	4bab      	ldr	r3, [pc, #684]	@ (8006a74 <HAL_RCC_OscConfig+0x688>)
 80067c6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80067c8:	4baa      	ldr	r3, [pc, #680]	@ (8006a74 <HAL_RCC_OscConfig+0x688>)
 80067ca:	2101      	movs	r1, #1
 80067cc:	430a      	orrs	r2, r1
 80067ce:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80067d0:	f7fc fee2 	bl	8003598 <HAL_GetTick>
 80067d4:	0003      	movs	r3, r0
 80067d6:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80067d8:	e008      	b.n	80067ec <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80067da:	f7fc fedd 	bl	8003598 <HAL_GetTick>
 80067de:	0002      	movs	r2, r0
 80067e0:	697b      	ldr	r3, [r7, #20]
 80067e2:	1ad3      	subs	r3, r2, r3
 80067e4:	2b02      	cmp	r3, #2
 80067e6:	d901      	bls.n	80067ec <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 80067e8:	2303      	movs	r3, #3
 80067ea:	e1c8      	b.n	8006b7e <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80067ec:	4ba1      	ldr	r3, [pc, #644]	@ (8006a74 <HAL_RCC_OscConfig+0x688>)
 80067ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067f0:	2202      	movs	r2, #2
 80067f2:	4013      	ands	r3, r2
 80067f4:	d0f1      	beq.n	80067da <HAL_RCC_OscConfig+0x3ee>
 80067f6:	e018      	b.n	800682a <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80067f8:	4b9e      	ldr	r3, [pc, #632]	@ (8006a74 <HAL_RCC_OscConfig+0x688>)
 80067fa:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80067fc:	4b9d      	ldr	r3, [pc, #628]	@ (8006a74 <HAL_RCC_OscConfig+0x688>)
 80067fe:	2101      	movs	r1, #1
 8006800:	438a      	bics	r2, r1
 8006802:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006804:	f7fc fec8 	bl	8003598 <HAL_GetTick>
 8006808:	0003      	movs	r3, r0
 800680a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800680c:	e008      	b.n	8006820 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800680e:	f7fc fec3 	bl	8003598 <HAL_GetTick>
 8006812:	0002      	movs	r2, r0
 8006814:	697b      	ldr	r3, [r7, #20]
 8006816:	1ad3      	subs	r3, r2, r3
 8006818:	2b02      	cmp	r3, #2
 800681a:	d901      	bls.n	8006820 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 800681c:	2303      	movs	r3, #3
 800681e:	e1ae      	b.n	8006b7e <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006820:	4b94      	ldr	r3, [pc, #592]	@ (8006a74 <HAL_RCC_OscConfig+0x688>)
 8006822:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006824:	2202      	movs	r2, #2
 8006826:	4013      	ands	r3, r2
 8006828:	d1f1      	bne.n	800680e <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	2204      	movs	r2, #4
 8006830:	4013      	ands	r3, r2
 8006832:	d100      	bne.n	8006836 <HAL_RCC_OscConfig+0x44a>
 8006834:	e0ae      	b.n	8006994 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006836:	2023      	movs	r0, #35	@ 0x23
 8006838:	183b      	adds	r3, r7, r0
 800683a:	2200      	movs	r2, #0
 800683c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800683e:	4b8d      	ldr	r3, [pc, #564]	@ (8006a74 <HAL_RCC_OscConfig+0x688>)
 8006840:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006842:	2380      	movs	r3, #128	@ 0x80
 8006844:	055b      	lsls	r3, r3, #21
 8006846:	4013      	ands	r3, r2
 8006848:	d109      	bne.n	800685e <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800684a:	4b8a      	ldr	r3, [pc, #552]	@ (8006a74 <HAL_RCC_OscConfig+0x688>)
 800684c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800684e:	4b89      	ldr	r3, [pc, #548]	@ (8006a74 <HAL_RCC_OscConfig+0x688>)
 8006850:	2180      	movs	r1, #128	@ 0x80
 8006852:	0549      	lsls	r1, r1, #21
 8006854:	430a      	orrs	r2, r1
 8006856:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8006858:	183b      	adds	r3, r7, r0
 800685a:	2201      	movs	r2, #1
 800685c:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800685e:	4b88      	ldr	r3, [pc, #544]	@ (8006a80 <HAL_RCC_OscConfig+0x694>)
 8006860:	681a      	ldr	r2, [r3, #0]
 8006862:	2380      	movs	r3, #128	@ 0x80
 8006864:	005b      	lsls	r3, r3, #1
 8006866:	4013      	ands	r3, r2
 8006868:	d11a      	bne.n	80068a0 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800686a:	4b85      	ldr	r3, [pc, #532]	@ (8006a80 <HAL_RCC_OscConfig+0x694>)
 800686c:	681a      	ldr	r2, [r3, #0]
 800686e:	4b84      	ldr	r3, [pc, #528]	@ (8006a80 <HAL_RCC_OscConfig+0x694>)
 8006870:	2180      	movs	r1, #128	@ 0x80
 8006872:	0049      	lsls	r1, r1, #1
 8006874:	430a      	orrs	r2, r1
 8006876:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006878:	f7fc fe8e 	bl	8003598 <HAL_GetTick>
 800687c:	0003      	movs	r3, r0
 800687e:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006880:	e008      	b.n	8006894 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006882:	f7fc fe89 	bl	8003598 <HAL_GetTick>
 8006886:	0002      	movs	r2, r0
 8006888:	697b      	ldr	r3, [r7, #20]
 800688a:	1ad3      	subs	r3, r2, r3
 800688c:	2b64      	cmp	r3, #100	@ 0x64
 800688e:	d901      	bls.n	8006894 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8006890:	2303      	movs	r3, #3
 8006892:	e174      	b.n	8006b7e <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006894:	4b7a      	ldr	r3, [pc, #488]	@ (8006a80 <HAL_RCC_OscConfig+0x694>)
 8006896:	681a      	ldr	r2, [r3, #0]
 8006898:	2380      	movs	r3, #128	@ 0x80
 800689a:	005b      	lsls	r3, r3, #1
 800689c:	4013      	ands	r3, r2
 800689e:	d0f0      	beq.n	8006882 <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	689a      	ldr	r2, [r3, #8]
 80068a4:	2380      	movs	r3, #128	@ 0x80
 80068a6:	005b      	lsls	r3, r3, #1
 80068a8:	429a      	cmp	r2, r3
 80068aa:	d107      	bne.n	80068bc <HAL_RCC_OscConfig+0x4d0>
 80068ac:	4b71      	ldr	r3, [pc, #452]	@ (8006a74 <HAL_RCC_OscConfig+0x688>)
 80068ae:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80068b0:	4b70      	ldr	r3, [pc, #448]	@ (8006a74 <HAL_RCC_OscConfig+0x688>)
 80068b2:	2180      	movs	r1, #128	@ 0x80
 80068b4:	0049      	lsls	r1, r1, #1
 80068b6:	430a      	orrs	r2, r1
 80068b8:	651a      	str	r2, [r3, #80]	@ 0x50
 80068ba:	e031      	b.n	8006920 <HAL_RCC_OscConfig+0x534>
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	689b      	ldr	r3, [r3, #8]
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d10c      	bne.n	80068de <HAL_RCC_OscConfig+0x4f2>
 80068c4:	4b6b      	ldr	r3, [pc, #428]	@ (8006a74 <HAL_RCC_OscConfig+0x688>)
 80068c6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80068c8:	4b6a      	ldr	r3, [pc, #424]	@ (8006a74 <HAL_RCC_OscConfig+0x688>)
 80068ca:	496c      	ldr	r1, [pc, #432]	@ (8006a7c <HAL_RCC_OscConfig+0x690>)
 80068cc:	400a      	ands	r2, r1
 80068ce:	651a      	str	r2, [r3, #80]	@ 0x50
 80068d0:	4b68      	ldr	r3, [pc, #416]	@ (8006a74 <HAL_RCC_OscConfig+0x688>)
 80068d2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80068d4:	4b67      	ldr	r3, [pc, #412]	@ (8006a74 <HAL_RCC_OscConfig+0x688>)
 80068d6:	496b      	ldr	r1, [pc, #428]	@ (8006a84 <HAL_RCC_OscConfig+0x698>)
 80068d8:	400a      	ands	r2, r1
 80068da:	651a      	str	r2, [r3, #80]	@ 0x50
 80068dc:	e020      	b.n	8006920 <HAL_RCC_OscConfig+0x534>
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	689a      	ldr	r2, [r3, #8]
 80068e2:	23a0      	movs	r3, #160	@ 0xa0
 80068e4:	00db      	lsls	r3, r3, #3
 80068e6:	429a      	cmp	r2, r3
 80068e8:	d10e      	bne.n	8006908 <HAL_RCC_OscConfig+0x51c>
 80068ea:	4b62      	ldr	r3, [pc, #392]	@ (8006a74 <HAL_RCC_OscConfig+0x688>)
 80068ec:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80068ee:	4b61      	ldr	r3, [pc, #388]	@ (8006a74 <HAL_RCC_OscConfig+0x688>)
 80068f0:	2180      	movs	r1, #128	@ 0x80
 80068f2:	00c9      	lsls	r1, r1, #3
 80068f4:	430a      	orrs	r2, r1
 80068f6:	651a      	str	r2, [r3, #80]	@ 0x50
 80068f8:	4b5e      	ldr	r3, [pc, #376]	@ (8006a74 <HAL_RCC_OscConfig+0x688>)
 80068fa:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80068fc:	4b5d      	ldr	r3, [pc, #372]	@ (8006a74 <HAL_RCC_OscConfig+0x688>)
 80068fe:	2180      	movs	r1, #128	@ 0x80
 8006900:	0049      	lsls	r1, r1, #1
 8006902:	430a      	orrs	r2, r1
 8006904:	651a      	str	r2, [r3, #80]	@ 0x50
 8006906:	e00b      	b.n	8006920 <HAL_RCC_OscConfig+0x534>
 8006908:	4b5a      	ldr	r3, [pc, #360]	@ (8006a74 <HAL_RCC_OscConfig+0x688>)
 800690a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800690c:	4b59      	ldr	r3, [pc, #356]	@ (8006a74 <HAL_RCC_OscConfig+0x688>)
 800690e:	495b      	ldr	r1, [pc, #364]	@ (8006a7c <HAL_RCC_OscConfig+0x690>)
 8006910:	400a      	ands	r2, r1
 8006912:	651a      	str	r2, [r3, #80]	@ 0x50
 8006914:	4b57      	ldr	r3, [pc, #348]	@ (8006a74 <HAL_RCC_OscConfig+0x688>)
 8006916:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006918:	4b56      	ldr	r3, [pc, #344]	@ (8006a74 <HAL_RCC_OscConfig+0x688>)
 800691a:	495a      	ldr	r1, [pc, #360]	@ (8006a84 <HAL_RCC_OscConfig+0x698>)
 800691c:	400a      	ands	r2, r1
 800691e:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	689b      	ldr	r3, [r3, #8]
 8006924:	2b00      	cmp	r3, #0
 8006926:	d015      	beq.n	8006954 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006928:	f7fc fe36 	bl	8003598 <HAL_GetTick>
 800692c:	0003      	movs	r3, r0
 800692e:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006930:	e009      	b.n	8006946 <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006932:	f7fc fe31 	bl	8003598 <HAL_GetTick>
 8006936:	0002      	movs	r2, r0
 8006938:	697b      	ldr	r3, [r7, #20]
 800693a:	1ad3      	subs	r3, r2, r3
 800693c:	4a52      	ldr	r2, [pc, #328]	@ (8006a88 <HAL_RCC_OscConfig+0x69c>)
 800693e:	4293      	cmp	r3, r2
 8006940:	d901      	bls.n	8006946 <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 8006942:	2303      	movs	r3, #3
 8006944:	e11b      	b.n	8006b7e <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006946:	4b4b      	ldr	r3, [pc, #300]	@ (8006a74 <HAL_RCC_OscConfig+0x688>)
 8006948:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800694a:	2380      	movs	r3, #128	@ 0x80
 800694c:	009b      	lsls	r3, r3, #2
 800694e:	4013      	ands	r3, r2
 8006950:	d0ef      	beq.n	8006932 <HAL_RCC_OscConfig+0x546>
 8006952:	e014      	b.n	800697e <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006954:	f7fc fe20 	bl	8003598 <HAL_GetTick>
 8006958:	0003      	movs	r3, r0
 800695a:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800695c:	e009      	b.n	8006972 <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800695e:	f7fc fe1b 	bl	8003598 <HAL_GetTick>
 8006962:	0002      	movs	r2, r0
 8006964:	697b      	ldr	r3, [r7, #20]
 8006966:	1ad3      	subs	r3, r2, r3
 8006968:	4a47      	ldr	r2, [pc, #284]	@ (8006a88 <HAL_RCC_OscConfig+0x69c>)
 800696a:	4293      	cmp	r3, r2
 800696c:	d901      	bls.n	8006972 <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 800696e:	2303      	movs	r3, #3
 8006970:	e105      	b.n	8006b7e <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006972:	4b40      	ldr	r3, [pc, #256]	@ (8006a74 <HAL_RCC_OscConfig+0x688>)
 8006974:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006976:	2380      	movs	r3, #128	@ 0x80
 8006978:	009b      	lsls	r3, r3, #2
 800697a:	4013      	ands	r3, r2
 800697c:	d1ef      	bne.n	800695e <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800697e:	2323      	movs	r3, #35	@ 0x23
 8006980:	18fb      	adds	r3, r7, r3
 8006982:	781b      	ldrb	r3, [r3, #0]
 8006984:	2b01      	cmp	r3, #1
 8006986:	d105      	bne.n	8006994 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006988:	4b3a      	ldr	r3, [pc, #232]	@ (8006a74 <HAL_RCC_OscConfig+0x688>)
 800698a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800698c:	4b39      	ldr	r3, [pc, #228]	@ (8006a74 <HAL_RCC_OscConfig+0x688>)
 800698e:	493f      	ldr	r1, [pc, #252]	@ (8006a8c <HAL_RCC_OscConfig+0x6a0>)
 8006990:	400a      	ands	r2, r1
 8006992:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	2220      	movs	r2, #32
 800699a:	4013      	ands	r3, r2
 800699c:	d049      	beq.n	8006a32 <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	699b      	ldr	r3, [r3, #24]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d026      	beq.n	80069f4 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80069a6:	4b33      	ldr	r3, [pc, #204]	@ (8006a74 <HAL_RCC_OscConfig+0x688>)
 80069a8:	689a      	ldr	r2, [r3, #8]
 80069aa:	4b32      	ldr	r3, [pc, #200]	@ (8006a74 <HAL_RCC_OscConfig+0x688>)
 80069ac:	2101      	movs	r1, #1
 80069ae:	430a      	orrs	r2, r1
 80069b0:	609a      	str	r2, [r3, #8]
 80069b2:	4b30      	ldr	r3, [pc, #192]	@ (8006a74 <HAL_RCC_OscConfig+0x688>)
 80069b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80069b6:	4b2f      	ldr	r3, [pc, #188]	@ (8006a74 <HAL_RCC_OscConfig+0x688>)
 80069b8:	2101      	movs	r1, #1
 80069ba:	430a      	orrs	r2, r1
 80069bc:	635a      	str	r2, [r3, #52]	@ 0x34
 80069be:	4b34      	ldr	r3, [pc, #208]	@ (8006a90 <HAL_RCC_OscConfig+0x6a4>)
 80069c0:	6a1a      	ldr	r2, [r3, #32]
 80069c2:	4b33      	ldr	r3, [pc, #204]	@ (8006a90 <HAL_RCC_OscConfig+0x6a4>)
 80069c4:	2180      	movs	r1, #128	@ 0x80
 80069c6:	0189      	lsls	r1, r1, #6
 80069c8:	430a      	orrs	r2, r1
 80069ca:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80069cc:	f7fc fde4 	bl	8003598 <HAL_GetTick>
 80069d0:	0003      	movs	r3, r0
 80069d2:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80069d4:	e008      	b.n	80069e8 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80069d6:	f7fc fddf 	bl	8003598 <HAL_GetTick>
 80069da:	0002      	movs	r2, r0
 80069dc:	697b      	ldr	r3, [r7, #20]
 80069de:	1ad3      	subs	r3, r2, r3
 80069e0:	2b02      	cmp	r3, #2
 80069e2:	d901      	bls.n	80069e8 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 80069e4:	2303      	movs	r3, #3
 80069e6:	e0ca      	b.n	8006b7e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80069e8:	4b22      	ldr	r3, [pc, #136]	@ (8006a74 <HAL_RCC_OscConfig+0x688>)
 80069ea:	689b      	ldr	r3, [r3, #8]
 80069ec:	2202      	movs	r2, #2
 80069ee:	4013      	ands	r3, r2
 80069f0:	d0f1      	beq.n	80069d6 <HAL_RCC_OscConfig+0x5ea>
 80069f2:	e01e      	b.n	8006a32 <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80069f4:	4b1f      	ldr	r3, [pc, #124]	@ (8006a74 <HAL_RCC_OscConfig+0x688>)
 80069f6:	689a      	ldr	r2, [r3, #8]
 80069f8:	4b1e      	ldr	r3, [pc, #120]	@ (8006a74 <HAL_RCC_OscConfig+0x688>)
 80069fa:	2101      	movs	r1, #1
 80069fc:	438a      	bics	r2, r1
 80069fe:	609a      	str	r2, [r3, #8]
 8006a00:	4b23      	ldr	r3, [pc, #140]	@ (8006a90 <HAL_RCC_OscConfig+0x6a4>)
 8006a02:	6a1a      	ldr	r2, [r3, #32]
 8006a04:	4b22      	ldr	r3, [pc, #136]	@ (8006a90 <HAL_RCC_OscConfig+0x6a4>)
 8006a06:	4923      	ldr	r1, [pc, #140]	@ (8006a94 <HAL_RCC_OscConfig+0x6a8>)
 8006a08:	400a      	ands	r2, r1
 8006a0a:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a0c:	f7fc fdc4 	bl	8003598 <HAL_GetTick>
 8006a10:	0003      	movs	r3, r0
 8006a12:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006a14:	e008      	b.n	8006a28 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006a16:	f7fc fdbf 	bl	8003598 <HAL_GetTick>
 8006a1a:	0002      	movs	r2, r0
 8006a1c:	697b      	ldr	r3, [r7, #20]
 8006a1e:	1ad3      	subs	r3, r2, r3
 8006a20:	2b02      	cmp	r3, #2
 8006a22:	d901      	bls.n	8006a28 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8006a24:	2303      	movs	r3, #3
 8006a26:	e0aa      	b.n	8006b7e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006a28:	4b12      	ldr	r3, [pc, #72]	@ (8006a74 <HAL_RCC_OscConfig+0x688>)
 8006a2a:	689b      	ldr	r3, [r3, #8]
 8006a2c:	2202      	movs	r2, #2
 8006a2e:	4013      	ands	r3, r2
 8006a30:	d1f1      	bne.n	8006a16 <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d100      	bne.n	8006a3c <HAL_RCC_OscConfig+0x650>
 8006a3a:	e09f      	b.n	8006b7c <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006a3c:	69fb      	ldr	r3, [r7, #28]
 8006a3e:	2b0c      	cmp	r3, #12
 8006a40:	d100      	bne.n	8006a44 <HAL_RCC_OscConfig+0x658>
 8006a42:	e078      	b.n	8006b36 <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a48:	2b02      	cmp	r3, #2
 8006a4a:	d159      	bne.n	8006b00 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a4c:	4b09      	ldr	r3, [pc, #36]	@ (8006a74 <HAL_RCC_OscConfig+0x688>)
 8006a4e:	681a      	ldr	r2, [r3, #0]
 8006a50:	4b08      	ldr	r3, [pc, #32]	@ (8006a74 <HAL_RCC_OscConfig+0x688>)
 8006a52:	4911      	ldr	r1, [pc, #68]	@ (8006a98 <HAL_RCC_OscConfig+0x6ac>)
 8006a54:	400a      	ands	r2, r1
 8006a56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a58:	f7fc fd9e 	bl	8003598 <HAL_GetTick>
 8006a5c:	0003      	movs	r3, r0
 8006a5e:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8006a60:	e01c      	b.n	8006a9c <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006a62:	f7fc fd99 	bl	8003598 <HAL_GetTick>
 8006a66:	0002      	movs	r2, r0
 8006a68:	697b      	ldr	r3, [r7, #20]
 8006a6a:	1ad3      	subs	r3, r2, r3
 8006a6c:	2b02      	cmp	r3, #2
 8006a6e:	d915      	bls.n	8006a9c <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8006a70:	2303      	movs	r3, #3
 8006a72:	e084      	b.n	8006b7e <HAL_RCC_OscConfig+0x792>
 8006a74:	40021000 	.word	0x40021000
 8006a78:	ffff1fff 	.word	0xffff1fff
 8006a7c:	fffffeff 	.word	0xfffffeff
 8006a80:	40007000 	.word	0x40007000
 8006a84:	fffffbff 	.word	0xfffffbff
 8006a88:	00001388 	.word	0x00001388
 8006a8c:	efffffff 	.word	0xefffffff
 8006a90:	40010000 	.word	0x40010000
 8006a94:	ffffdfff 	.word	0xffffdfff
 8006a98:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8006a9c:	4b3a      	ldr	r3, [pc, #232]	@ (8006b88 <HAL_RCC_OscConfig+0x79c>)
 8006a9e:	681a      	ldr	r2, [r3, #0]
 8006aa0:	2380      	movs	r3, #128	@ 0x80
 8006aa2:	049b      	lsls	r3, r3, #18
 8006aa4:	4013      	ands	r3, r2
 8006aa6:	d1dc      	bne.n	8006a62 <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006aa8:	4b37      	ldr	r3, [pc, #220]	@ (8006b88 <HAL_RCC_OscConfig+0x79c>)
 8006aaa:	68db      	ldr	r3, [r3, #12]
 8006aac:	4a37      	ldr	r2, [pc, #220]	@ (8006b8c <HAL_RCC_OscConfig+0x7a0>)
 8006aae:	4013      	ands	r3, r2
 8006ab0:	0019      	movs	r1, r3
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006aba:	431a      	orrs	r2, r3
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ac0:	431a      	orrs	r2, r3
 8006ac2:	4b31      	ldr	r3, [pc, #196]	@ (8006b88 <HAL_RCC_OscConfig+0x79c>)
 8006ac4:	430a      	orrs	r2, r1
 8006ac6:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006ac8:	4b2f      	ldr	r3, [pc, #188]	@ (8006b88 <HAL_RCC_OscConfig+0x79c>)
 8006aca:	681a      	ldr	r2, [r3, #0]
 8006acc:	4b2e      	ldr	r3, [pc, #184]	@ (8006b88 <HAL_RCC_OscConfig+0x79c>)
 8006ace:	2180      	movs	r1, #128	@ 0x80
 8006ad0:	0449      	lsls	r1, r1, #17
 8006ad2:	430a      	orrs	r2, r1
 8006ad4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ad6:	f7fc fd5f 	bl	8003598 <HAL_GetTick>
 8006ada:	0003      	movs	r3, r0
 8006adc:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8006ade:	e008      	b.n	8006af2 <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006ae0:	f7fc fd5a 	bl	8003598 <HAL_GetTick>
 8006ae4:	0002      	movs	r2, r0
 8006ae6:	697b      	ldr	r3, [r7, #20]
 8006ae8:	1ad3      	subs	r3, r2, r3
 8006aea:	2b02      	cmp	r3, #2
 8006aec:	d901      	bls.n	8006af2 <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 8006aee:	2303      	movs	r3, #3
 8006af0:	e045      	b.n	8006b7e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8006af2:	4b25      	ldr	r3, [pc, #148]	@ (8006b88 <HAL_RCC_OscConfig+0x79c>)
 8006af4:	681a      	ldr	r2, [r3, #0]
 8006af6:	2380      	movs	r3, #128	@ 0x80
 8006af8:	049b      	lsls	r3, r3, #18
 8006afa:	4013      	ands	r3, r2
 8006afc:	d0f0      	beq.n	8006ae0 <HAL_RCC_OscConfig+0x6f4>
 8006afe:	e03d      	b.n	8006b7c <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006b00:	4b21      	ldr	r3, [pc, #132]	@ (8006b88 <HAL_RCC_OscConfig+0x79c>)
 8006b02:	681a      	ldr	r2, [r3, #0]
 8006b04:	4b20      	ldr	r3, [pc, #128]	@ (8006b88 <HAL_RCC_OscConfig+0x79c>)
 8006b06:	4922      	ldr	r1, [pc, #136]	@ (8006b90 <HAL_RCC_OscConfig+0x7a4>)
 8006b08:	400a      	ands	r2, r1
 8006b0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b0c:	f7fc fd44 	bl	8003598 <HAL_GetTick>
 8006b10:	0003      	movs	r3, r0
 8006b12:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8006b14:	e008      	b.n	8006b28 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006b16:	f7fc fd3f 	bl	8003598 <HAL_GetTick>
 8006b1a:	0002      	movs	r2, r0
 8006b1c:	697b      	ldr	r3, [r7, #20]
 8006b1e:	1ad3      	subs	r3, r2, r3
 8006b20:	2b02      	cmp	r3, #2
 8006b22:	d901      	bls.n	8006b28 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8006b24:	2303      	movs	r3, #3
 8006b26:	e02a      	b.n	8006b7e <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8006b28:	4b17      	ldr	r3, [pc, #92]	@ (8006b88 <HAL_RCC_OscConfig+0x79c>)
 8006b2a:	681a      	ldr	r2, [r3, #0]
 8006b2c:	2380      	movs	r3, #128	@ 0x80
 8006b2e:	049b      	lsls	r3, r3, #18
 8006b30:	4013      	ands	r3, r2
 8006b32:	d1f0      	bne.n	8006b16 <HAL_RCC_OscConfig+0x72a>
 8006b34:	e022      	b.n	8006b7c <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b3a:	2b01      	cmp	r3, #1
 8006b3c:	d101      	bne.n	8006b42 <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 8006b3e:	2301      	movs	r3, #1
 8006b40:	e01d      	b.n	8006b7e <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006b42:	4b11      	ldr	r3, [pc, #68]	@ (8006b88 <HAL_RCC_OscConfig+0x79c>)
 8006b44:	68db      	ldr	r3, [r3, #12]
 8006b46:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b48:	69ba      	ldr	r2, [r7, #24]
 8006b4a:	2380      	movs	r3, #128	@ 0x80
 8006b4c:	025b      	lsls	r3, r3, #9
 8006b4e:	401a      	ands	r2, r3
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b54:	429a      	cmp	r2, r3
 8006b56:	d10f      	bne.n	8006b78 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8006b58:	69ba      	ldr	r2, [r7, #24]
 8006b5a:	23f0      	movs	r3, #240	@ 0xf0
 8006b5c:	039b      	lsls	r3, r3, #14
 8006b5e:	401a      	ands	r2, r3
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b64:	429a      	cmp	r2, r3
 8006b66:	d107      	bne.n	8006b78 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8006b68:	69ba      	ldr	r2, [r7, #24]
 8006b6a:	23c0      	movs	r3, #192	@ 0xc0
 8006b6c:	041b      	lsls	r3, r3, #16
 8006b6e:	401a      	ands	r2, r3
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8006b74:	429a      	cmp	r2, r3
 8006b76:	d001      	beq.n	8006b7c <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 8006b78:	2301      	movs	r3, #1
 8006b7a:	e000      	b.n	8006b7e <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8006b7c:	2300      	movs	r3, #0
}
 8006b7e:	0018      	movs	r0, r3
 8006b80:	46bd      	mov	sp, r7
 8006b82:	b00a      	add	sp, #40	@ 0x28
 8006b84:	bdb0      	pop	{r4, r5, r7, pc}
 8006b86:	46c0      	nop			@ (mov r8, r8)
 8006b88:	40021000 	.word	0x40021000
 8006b8c:	ff02ffff 	.word	0xff02ffff
 8006b90:	feffffff 	.word	0xfeffffff

08006b94 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006b94:	b5b0      	push	{r4, r5, r7, lr}
 8006b96:	b084      	sub	sp, #16
 8006b98:	af00      	add	r7, sp, #0
 8006b9a:	6078      	str	r0, [r7, #4]
 8006b9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d101      	bne.n	8006ba8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006ba4:	2301      	movs	r3, #1
 8006ba6:	e128      	b.n	8006dfa <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006ba8:	4b96      	ldr	r3, [pc, #600]	@ (8006e04 <HAL_RCC_ClockConfig+0x270>)
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	2201      	movs	r2, #1
 8006bae:	4013      	ands	r3, r2
 8006bb0:	683a      	ldr	r2, [r7, #0]
 8006bb2:	429a      	cmp	r2, r3
 8006bb4:	d91e      	bls.n	8006bf4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006bb6:	4b93      	ldr	r3, [pc, #588]	@ (8006e04 <HAL_RCC_ClockConfig+0x270>)
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	2201      	movs	r2, #1
 8006bbc:	4393      	bics	r3, r2
 8006bbe:	0019      	movs	r1, r3
 8006bc0:	4b90      	ldr	r3, [pc, #576]	@ (8006e04 <HAL_RCC_ClockConfig+0x270>)
 8006bc2:	683a      	ldr	r2, [r7, #0]
 8006bc4:	430a      	orrs	r2, r1
 8006bc6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006bc8:	f7fc fce6 	bl	8003598 <HAL_GetTick>
 8006bcc:	0003      	movs	r3, r0
 8006bce:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006bd0:	e009      	b.n	8006be6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006bd2:	f7fc fce1 	bl	8003598 <HAL_GetTick>
 8006bd6:	0002      	movs	r2, r0
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	1ad3      	subs	r3, r2, r3
 8006bdc:	4a8a      	ldr	r2, [pc, #552]	@ (8006e08 <HAL_RCC_ClockConfig+0x274>)
 8006bde:	4293      	cmp	r3, r2
 8006be0:	d901      	bls.n	8006be6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8006be2:	2303      	movs	r3, #3
 8006be4:	e109      	b.n	8006dfa <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006be6:	4b87      	ldr	r3, [pc, #540]	@ (8006e04 <HAL_RCC_ClockConfig+0x270>)
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	2201      	movs	r2, #1
 8006bec:	4013      	ands	r3, r2
 8006bee:	683a      	ldr	r2, [r7, #0]
 8006bf0:	429a      	cmp	r2, r3
 8006bf2:	d1ee      	bne.n	8006bd2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	2202      	movs	r2, #2
 8006bfa:	4013      	ands	r3, r2
 8006bfc:	d009      	beq.n	8006c12 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006bfe:	4b83      	ldr	r3, [pc, #524]	@ (8006e0c <HAL_RCC_ClockConfig+0x278>)
 8006c00:	68db      	ldr	r3, [r3, #12]
 8006c02:	22f0      	movs	r2, #240	@ 0xf0
 8006c04:	4393      	bics	r3, r2
 8006c06:	0019      	movs	r1, r3
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	689a      	ldr	r2, [r3, #8]
 8006c0c:	4b7f      	ldr	r3, [pc, #508]	@ (8006e0c <HAL_RCC_ClockConfig+0x278>)
 8006c0e:	430a      	orrs	r2, r1
 8006c10:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	2201      	movs	r2, #1
 8006c18:	4013      	ands	r3, r2
 8006c1a:	d100      	bne.n	8006c1e <HAL_RCC_ClockConfig+0x8a>
 8006c1c:	e089      	b.n	8006d32 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	685b      	ldr	r3, [r3, #4]
 8006c22:	2b02      	cmp	r3, #2
 8006c24:	d107      	bne.n	8006c36 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006c26:	4b79      	ldr	r3, [pc, #484]	@ (8006e0c <HAL_RCC_ClockConfig+0x278>)
 8006c28:	681a      	ldr	r2, [r3, #0]
 8006c2a:	2380      	movs	r3, #128	@ 0x80
 8006c2c:	029b      	lsls	r3, r3, #10
 8006c2e:	4013      	ands	r3, r2
 8006c30:	d120      	bne.n	8006c74 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8006c32:	2301      	movs	r3, #1
 8006c34:	e0e1      	b.n	8006dfa <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	685b      	ldr	r3, [r3, #4]
 8006c3a:	2b03      	cmp	r3, #3
 8006c3c:	d107      	bne.n	8006c4e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006c3e:	4b73      	ldr	r3, [pc, #460]	@ (8006e0c <HAL_RCC_ClockConfig+0x278>)
 8006c40:	681a      	ldr	r2, [r3, #0]
 8006c42:	2380      	movs	r3, #128	@ 0x80
 8006c44:	049b      	lsls	r3, r3, #18
 8006c46:	4013      	ands	r3, r2
 8006c48:	d114      	bne.n	8006c74 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8006c4a:	2301      	movs	r3, #1
 8006c4c:	e0d5      	b.n	8006dfa <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	685b      	ldr	r3, [r3, #4]
 8006c52:	2b01      	cmp	r3, #1
 8006c54:	d106      	bne.n	8006c64 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006c56:	4b6d      	ldr	r3, [pc, #436]	@ (8006e0c <HAL_RCC_ClockConfig+0x278>)
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	2204      	movs	r2, #4
 8006c5c:	4013      	ands	r3, r2
 8006c5e:	d109      	bne.n	8006c74 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8006c60:	2301      	movs	r3, #1
 8006c62:	e0ca      	b.n	8006dfa <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8006c64:	4b69      	ldr	r3, [pc, #420]	@ (8006e0c <HAL_RCC_ClockConfig+0x278>)
 8006c66:	681a      	ldr	r2, [r3, #0]
 8006c68:	2380      	movs	r3, #128	@ 0x80
 8006c6a:	009b      	lsls	r3, r3, #2
 8006c6c:	4013      	ands	r3, r2
 8006c6e:	d101      	bne.n	8006c74 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8006c70:	2301      	movs	r3, #1
 8006c72:	e0c2      	b.n	8006dfa <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006c74:	4b65      	ldr	r3, [pc, #404]	@ (8006e0c <HAL_RCC_ClockConfig+0x278>)
 8006c76:	68db      	ldr	r3, [r3, #12]
 8006c78:	2203      	movs	r2, #3
 8006c7a:	4393      	bics	r3, r2
 8006c7c:	0019      	movs	r1, r3
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	685a      	ldr	r2, [r3, #4]
 8006c82:	4b62      	ldr	r3, [pc, #392]	@ (8006e0c <HAL_RCC_ClockConfig+0x278>)
 8006c84:	430a      	orrs	r2, r1
 8006c86:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006c88:	f7fc fc86 	bl	8003598 <HAL_GetTick>
 8006c8c:	0003      	movs	r3, r0
 8006c8e:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	685b      	ldr	r3, [r3, #4]
 8006c94:	2b02      	cmp	r3, #2
 8006c96:	d111      	bne.n	8006cbc <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8006c98:	e009      	b.n	8006cae <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006c9a:	f7fc fc7d 	bl	8003598 <HAL_GetTick>
 8006c9e:	0002      	movs	r2, r0
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	1ad3      	subs	r3, r2, r3
 8006ca4:	4a58      	ldr	r2, [pc, #352]	@ (8006e08 <HAL_RCC_ClockConfig+0x274>)
 8006ca6:	4293      	cmp	r3, r2
 8006ca8:	d901      	bls.n	8006cae <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8006caa:	2303      	movs	r3, #3
 8006cac:	e0a5      	b.n	8006dfa <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8006cae:	4b57      	ldr	r3, [pc, #348]	@ (8006e0c <HAL_RCC_ClockConfig+0x278>)
 8006cb0:	68db      	ldr	r3, [r3, #12]
 8006cb2:	220c      	movs	r2, #12
 8006cb4:	4013      	ands	r3, r2
 8006cb6:	2b08      	cmp	r3, #8
 8006cb8:	d1ef      	bne.n	8006c9a <HAL_RCC_ClockConfig+0x106>
 8006cba:	e03a      	b.n	8006d32 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	685b      	ldr	r3, [r3, #4]
 8006cc0:	2b03      	cmp	r3, #3
 8006cc2:	d111      	bne.n	8006ce8 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006cc4:	e009      	b.n	8006cda <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006cc6:	f7fc fc67 	bl	8003598 <HAL_GetTick>
 8006cca:	0002      	movs	r2, r0
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	1ad3      	subs	r3, r2, r3
 8006cd0:	4a4d      	ldr	r2, [pc, #308]	@ (8006e08 <HAL_RCC_ClockConfig+0x274>)
 8006cd2:	4293      	cmp	r3, r2
 8006cd4:	d901      	bls.n	8006cda <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8006cd6:	2303      	movs	r3, #3
 8006cd8:	e08f      	b.n	8006dfa <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006cda:	4b4c      	ldr	r3, [pc, #304]	@ (8006e0c <HAL_RCC_ClockConfig+0x278>)
 8006cdc:	68db      	ldr	r3, [r3, #12]
 8006cde:	220c      	movs	r2, #12
 8006ce0:	4013      	ands	r3, r2
 8006ce2:	2b0c      	cmp	r3, #12
 8006ce4:	d1ef      	bne.n	8006cc6 <HAL_RCC_ClockConfig+0x132>
 8006ce6:	e024      	b.n	8006d32 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	685b      	ldr	r3, [r3, #4]
 8006cec:	2b01      	cmp	r3, #1
 8006cee:	d11b      	bne.n	8006d28 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8006cf0:	e009      	b.n	8006d06 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006cf2:	f7fc fc51 	bl	8003598 <HAL_GetTick>
 8006cf6:	0002      	movs	r2, r0
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	1ad3      	subs	r3, r2, r3
 8006cfc:	4a42      	ldr	r2, [pc, #264]	@ (8006e08 <HAL_RCC_ClockConfig+0x274>)
 8006cfe:	4293      	cmp	r3, r2
 8006d00:	d901      	bls.n	8006d06 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8006d02:	2303      	movs	r3, #3
 8006d04:	e079      	b.n	8006dfa <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8006d06:	4b41      	ldr	r3, [pc, #260]	@ (8006e0c <HAL_RCC_ClockConfig+0x278>)
 8006d08:	68db      	ldr	r3, [r3, #12]
 8006d0a:	220c      	movs	r2, #12
 8006d0c:	4013      	ands	r3, r2
 8006d0e:	2b04      	cmp	r3, #4
 8006d10:	d1ef      	bne.n	8006cf2 <HAL_RCC_ClockConfig+0x15e>
 8006d12:	e00e      	b.n	8006d32 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006d14:	f7fc fc40 	bl	8003598 <HAL_GetTick>
 8006d18:	0002      	movs	r2, r0
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	1ad3      	subs	r3, r2, r3
 8006d1e:	4a3a      	ldr	r2, [pc, #232]	@ (8006e08 <HAL_RCC_ClockConfig+0x274>)
 8006d20:	4293      	cmp	r3, r2
 8006d22:	d901      	bls.n	8006d28 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8006d24:	2303      	movs	r3, #3
 8006d26:	e068      	b.n	8006dfa <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8006d28:	4b38      	ldr	r3, [pc, #224]	@ (8006e0c <HAL_RCC_ClockConfig+0x278>)
 8006d2a:	68db      	ldr	r3, [r3, #12]
 8006d2c:	220c      	movs	r2, #12
 8006d2e:	4013      	ands	r3, r2
 8006d30:	d1f0      	bne.n	8006d14 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006d32:	4b34      	ldr	r3, [pc, #208]	@ (8006e04 <HAL_RCC_ClockConfig+0x270>)
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	2201      	movs	r2, #1
 8006d38:	4013      	ands	r3, r2
 8006d3a:	683a      	ldr	r2, [r7, #0]
 8006d3c:	429a      	cmp	r2, r3
 8006d3e:	d21e      	bcs.n	8006d7e <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d40:	4b30      	ldr	r3, [pc, #192]	@ (8006e04 <HAL_RCC_ClockConfig+0x270>)
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	2201      	movs	r2, #1
 8006d46:	4393      	bics	r3, r2
 8006d48:	0019      	movs	r1, r3
 8006d4a:	4b2e      	ldr	r3, [pc, #184]	@ (8006e04 <HAL_RCC_ClockConfig+0x270>)
 8006d4c:	683a      	ldr	r2, [r7, #0]
 8006d4e:	430a      	orrs	r2, r1
 8006d50:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006d52:	f7fc fc21 	bl	8003598 <HAL_GetTick>
 8006d56:	0003      	movs	r3, r0
 8006d58:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d5a:	e009      	b.n	8006d70 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006d5c:	f7fc fc1c 	bl	8003598 <HAL_GetTick>
 8006d60:	0002      	movs	r2, r0
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	1ad3      	subs	r3, r2, r3
 8006d66:	4a28      	ldr	r2, [pc, #160]	@ (8006e08 <HAL_RCC_ClockConfig+0x274>)
 8006d68:	4293      	cmp	r3, r2
 8006d6a:	d901      	bls.n	8006d70 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8006d6c:	2303      	movs	r3, #3
 8006d6e:	e044      	b.n	8006dfa <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d70:	4b24      	ldr	r3, [pc, #144]	@ (8006e04 <HAL_RCC_ClockConfig+0x270>)
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	2201      	movs	r2, #1
 8006d76:	4013      	ands	r3, r2
 8006d78:	683a      	ldr	r2, [r7, #0]
 8006d7a:	429a      	cmp	r2, r3
 8006d7c:	d1ee      	bne.n	8006d5c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	2204      	movs	r2, #4
 8006d84:	4013      	ands	r3, r2
 8006d86:	d009      	beq.n	8006d9c <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006d88:	4b20      	ldr	r3, [pc, #128]	@ (8006e0c <HAL_RCC_ClockConfig+0x278>)
 8006d8a:	68db      	ldr	r3, [r3, #12]
 8006d8c:	4a20      	ldr	r2, [pc, #128]	@ (8006e10 <HAL_RCC_ClockConfig+0x27c>)
 8006d8e:	4013      	ands	r3, r2
 8006d90:	0019      	movs	r1, r3
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	68da      	ldr	r2, [r3, #12]
 8006d96:	4b1d      	ldr	r3, [pc, #116]	@ (8006e0c <HAL_RCC_ClockConfig+0x278>)
 8006d98:	430a      	orrs	r2, r1
 8006d9a:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	2208      	movs	r2, #8
 8006da2:	4013      	ands	r3, r2
 8006da4:	d00a      	beq.n	8006dbc <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006da6:	4b19      	ldr	r3, [pc, #100]	@ (8006e0c <HAL_RCC_ClockConfig+0x278>)
 8006da8:	68db      	ldr	r3, [r3, #12]
 8006daa:	4a1a      	ldr	r2, [pc, #104]	@ (8006e14 <HAL_RCC_ClockConfig+0x280>)
 8006dac:	4013      	ands	r3, r2
 8006dae:	0019      	movs	r1, r3
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	691b      	ldr	r3, [r3, #16]
 8006db4:	00da      	lsls	r2, r3, #3
 8006db6:	4b15      	ldr	r3, [pc, #84]	@ (8006e0c <HAL_RCC_ClockConfig+0x278>)
 8006db8:	430a      	orrs	r2, r1
 8006dba:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006dbc:	f000 f832 	bl	8006e24 <HAL_RCC_GetSysClockFreq>
 8006dc0:	0001      	movs	r1, r0
 8006dc2:	4b12      	ldr	r3, [pc, #72]	@ (8006e0c <HAL_RCC_ClockConfig+0x278>)
 8006dc4:	68db      	ldr	r3, [r3, #12]
 8006dc6:	091b      	lsrs	r3, r3, #4
 8006dc8:	220f      	movs	r2, #15
 8006dca:	4013      	ands	r3, r2
 8006dcc:	4a12      	ldr	r2, [pc, #72]	@ (8006e18 <HAL_RCC_ClockConfig+0x284>)
 8006dce:	5cd3      	ldrb	r3, [r2, r3]
 8006dd0:	000a      	movs	r2, r1
 8006dd2:	40da      	lsrs	r2, r3
 8006dd4:	4b11      	ldr	r3, [pc, #68]	@ (8006e1c <HAL_RCC_ClockConfig+0x288>)
 8006dd6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006dd8:	4b11      	ldr	r3, [pc, #68]	@ (8006e20 <HAL_RCC_ClockConfig+0x28c>)
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	250b      	movs	r5, #11
 8006dde:	197c      	adds	r4, r7, r5
 8006de0:	0018      	movs	r0, r3
 8006de2:	f7fc fb93 	bl	800350c <HAL_InitTick>
 8006de6:	0003      	movs	r3, r0
 8006de8:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8006dea:	197b      	adds	r3, r7, r5
 8006dec:	781b      	ldrb	r3, [r3, #0]
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d002      	beq.n	8006df8 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8006df2:	197b      	adds	r3, r7, r5
 8006df4:	781b      	ldrb	r3, [r3, #0]
 8006df6:	e000      	b.n	8006dfa <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8006df8:	2300      	movs	r3, #0
}
 8006dfa:	0018      	movs	r0, r3
 8006dfc:	46bd      	mov	sp, r7
 8006dfe:	b004      	add	sp, #16
 8006e00:	bdb0      	pop	{r4, r5, r7, pc}
 8006e02:	46c0      	nop			@ (mov r8, r8)
 8006e04:	40022000 	.word	0x40022000
 8006e08:	00001388 	.word	0x00001388
 8006e0c:	40021000 	.word	0x40021000
 8006e10:	fffff8ff 	.word	0xfffff8ff
 8006e14:	ffffc7ff 	.word	0xffffc7ff
 8006e18:	0800bac4 	.word	0x0800bac4
 8006e1c:	20000000 	.word	0x20000000
 8006e20:	20000004 	.word	0x20000004

08006e24 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006e24:	b580      	push	{r7, lr}
 8006e26:	b086      	sub	sp, #24
 8006e28:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8006e2a:	4b3c      	ldr	r3, [pc, #240]	@ (8006f1c <HAL_RCC_GetSysClockFreq+0xf8>)
 8006e2c:	68db      	ldr	r3, [r3, #12]
 8006e2e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	220c      	movs	r2, #12
 8006e34:	4013      	ands	r3, r2
 8006e36:	2b0c      	cmp	r3, #12
 8006e38:	d013      	beq.n	8006e62 <HAL_RCC_GetSysClockFreq+0x3e>
 8006e3a:	d85c      	bhi.n	8006ef6 <HAL_RCC_GetSysClockFreq+0xd2>
 8006e3c:	2b04      	cmp	r3, #4
 8006e3e:	d002      	beq.n	8006e46 <HAL_RCC_GetSysClockFreq+0x22>
 8006e40:	2b08      	cmp	r3, #8
 8006e42:	d00b      	beq.n	8006e5c <HAL_RCC_GetSysClockFreq+0x38>
 8006e44:	e057      	b.n	8006ef6 <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8006e46:	4b35      	ldr	r3, [pc, #212]	@ (8006f1c <HAL_RCC_GetSysClockFreq+0xf8>)
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	2210      	movs	r2, #16
 8006e4c:	4013      	ands	r3, r2
 8006e4e:	d002      	beq.n	8006e56 <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8006e50:	4b33      	ldr	r3, [pc, #204]	@ (8006f20 <HAL_RCC_GetSysClockFreq+0xfc>)
 8006e52:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8006e54:	e05d      	b.n	8006f12 <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 8006e56:	4b33      	ldr	r3, [pc, #204]	@ (8006f24 <HAL_RCC_GetSysClockFreq+0x100>)
 8006e58:	613b      	str	r3, [r7, #16]
      break;
 8006e5a:	e05a      	b.n	8006f12 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006e5c:	4b32      	ldr	r3, [pc, #200]	@ (8006f28 <HAL_RCC_GetSysClockFreq+0x104>)
 8006e5e:	613b      	str	r3, [r7, #16]
      break;
 8006e60:	e057      	b.n	8006f12 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	0c9b      	lsrs	r3, r3, #18
 8006e66:	220f      	movs	r2, #15
 8006e68:	4013      	ands	r3, r2
 8006e6a:	4a30      	ldr	r2, [pc, #192]	@ (8006f2c <HAL_RCC_GetSysClockFreq+0x108>)
 8006e6c:	5cd3      	ldrb	r3, [r2, r3]
 8006e6e:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	0d9b      	lsrs	r3, r3, #22
 8006e74:	2203      	movs	r2, #3
 8006e76:	4013      	ands	r3, r2
 8006e78:	3301      	adds	r3, #1
 8006e7a:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006e7c:	4b27      	ldr	r3, [pc, #156]	@ (8006f1c <HAL_RCC_GetSysClockFreq+0xf8>)
 8006e7e:	68da      	ldr	r2, [r3, #12]
 8006e80:	2380      	movs	r3, #128	@ 0x80
 8006e82:	025b      	lsls	r3, r3, #9
 8006e84:	4013      	ands	r3, r2
 8006e86:	d00f      	beq.n	8006ea8 <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 8006e88:	68b9      	ldr	r1, [r7, #8]
 8006e8a:	000a      	movs	r2, r1
 8006e8c:	0152      	lsls	r2, r2, #5
 8006e8e:	1a52      	subs	r2, r2, r1
 8006e90:	0193      	lsls	r3, r2, #6
 8006e92:	1a9b      	subs	r3, r3, r2
 8006e94:	00db      	lsls	r3, r3, #3
 8006e96:	185b      	adds	r3, r3, r1
 8006e98:	025b      	lsls	r3, r3, #9
 8006e9a:	6879      	ldr	r1, [r7, #4]
 8006e9c:	0018      	movs	r0, r3
 8006e9e:	f7f9 f94f 	bl	8000140 <__udivsi3>
 8006ea2:	0003      	movs	r3, r0
 8006ea4:	617b      	str	r3, [r7, #20]
 8006ea6:	e023      	b.n	8006ef0 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8006ea8:	4b1c      	ldr	r3, [pc, #112]	@ (8006f1c <HAL_RCC_GetSysClockFreq+0xf8>)
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	2210      	movs	r2, #16
 8006eae:	4013      	ands	r3, r2
 8006eb0:	d00f      	beq.n	8006ed2 <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 8006eb2:	68b9      	ldr	r1, [r7, #8]
 8006eb4:	000a      	movs	r2, r1
 8006eb6:	0152      	lsls	r2, r2, #5
 8006eb8:	1a52      	subs	r2, r2, r1
 8006eba:	0193      	lsls	r3, r2, #6
 8006ebc:	1a9b      	subs	r3, r3, r2
 8006ebe:	00db      	lsls	r3, r3, #3
 8006ec0:	185b      	adds	r3, r3, r1
 8006ec2:	021b      	lsls	r3, r3, #8
 8006ec4:	6879      	ldr	r1, [r7, #4]
 8006ec6:	0018      	movs	r0, r3
 8006ec8:	f7f9 f93a 	bl	8000140 <__udivsi3>
 8006ecc:	0003      	movs	r3, r0
 8006ece:	617b      	str	r3, [r7, #20]
 8006ed0:	e00e      	b.n	8006ef0 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 8006ed2:	68b9      	ldr	r1, [r7, #8]
 8006ed4:	000a      	movs	r2, r1
 8006ed6:	0152      	lsls	r2, r2, #5
 8006ed8:	1a52      	subs	r2, r2, r1
 8006eda:	0193      	lsls	r3, r2, #6
 8006edc:	1a9b      	subs	r3, r3, r2
 8006ede:	00db      	lsls	r3, r3, #3
 8006ee0:	185b      	adds	r3, r3, r1
 8006ee2:	029b      	lsls	r3, r3, #10
 8006ee4:	6879      	ldr	r1, [r7, #4]
 8006ee6:	0018      	movs	r0, r3
 8006ee8:	f7f9 f92a 	bl	8000140 <__udivsi3>
 8006eec:	0003      	movs	r3, r0
 8006eee:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8006ef0:	697b      	ldr	r3, [r7, #20]
 8006ef2:	613b      	str	r3, [r7, #16]
      break;
 8006ef4:	e00d      	b.n	8006f12 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8006ef6:	4b09      	ldr	r3, [pc, #36]	@ (8006f1c <HAL_RCC_GetSysClockFreq+0xf8>)
 8006ef8:	685b      	ldr	r3, [r3, #4]
 8006efa:	0b5b      	lsrs	r3, r3, #13
 8006efc:	2207      	movs	r2, #7
 8006efe:	4013      	ands	r3, r2
 8006f00:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8006f02:	683b      	ldr	r3, [r7, #0]
 8006f04:	3301      	adds	r3, #1
 8006f06:	2280      	movs	r2, #128	@ 0x80
 8006f08:	0212      	lsls	r2, r2, #8
 8006f0a:	409a      	lsls	r2, r3
 8006f0c:	0013      	movs	r3, r2
 8006f0e:	613b      	str	r3, [r7, #16]
      break;
 8006f10:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8006f12:	693b      	ldr	r3, [r7, #16]
}
 8006f14:	0018      	movs	r0, r3
 8006f16:	46bd      	mov	sp, r7
 8006f18:	b006      	add	sp, #24
 8006f1a:	bd80      	pop	{r7, pc}
 8006f1c:	40021000 	.word	0x40021000
 8006f20:	003d0900 	.word	0x003d0900
 8006f24:	00f42400 	.word	0x00f42400
 8006f28:	007a1200 	.word	0x007a1200
 8006f2c:	0800badc 	.word	0x0800badc

08006f30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006f30:	b580      	push	{r7, lr}
 8006f32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006f34:	4b02      	ldr	r3, [pc, #8]	@ (8006f40 <HAL_RCC_GetHCLKFreq+0x10>)
 8006f36:	681b      	ldr	r3, [r3, #0]
}
 8006f38:	0018      	movs	r0, r3
 8006f3a:	46bd      	mov	sp, r7
 8006f3c:	bd80      	pop	{r7, pc}
 8006f3e:	46c0      	nop			@ (mov r8, r8)
 8006f40:	20000000 	.word	0x20000000

08006f44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006f44:	b580      	push	{r7, lr}
 8006f46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006f48:	f7ff fff2 	bl	8006f30 <HAL_RCC_GetHCLKFreq>
 8006f4c:	0001      	movs	r1, r0
 8006f4e:	4b06      	ldr	r3, [pc, #24]	@ (8006f68 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006f50:	68db      	ldr	r3, [r3, #12]
 8006f52:	0a1b      	lsrs	r3, r3, #8
 8006f54:	2207      	movs	r2, #7
 8006f56:	4013      	ands	r3, r2
 8006f58:	4a04      	ldr	r2, [pc, #16]	@ (8006f6c <HAL_RCC_GetPCLK1Freq+0x28>)
 8006f5a:	5cd3      	ldrb	r3, [r2, r3]
 8006f5c:	40d9      	lsrs	r1, r3
 8006f5e:	000b      	movs	r3, r1
}
 8006f60:	0018      	movs	r0, r3
 8006f62:	46bd      	mov	sp, r7
 8006f64:	bd80      	pop	{r7, pc}
 8006f66:	46c0      	nop			@ (mov r8, r8)
 8006f68:	40021000 	.word	0x40021000
 8006f6c:	0800bad4 	.word	0x0800bad4

08006f70 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006f70:	b580      	push	{r7, lr}
 8006f72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006f74:	f7ff ffdc 	bl	8006f30 <HAL_RCC_GetHCLKFreq>
 8006f78:	0001      	movs	r1, r0
 8006f7a:	4b06      	ldr	r3, [pc, #24]	@ (8006f94 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006f7c:	68db      	ldr	r3, [r3, #12]
 8006f7e:	0adb      	lsrs	r3, r3, #11
 8006f80:	2207      	movs	r2, #7
 8006f82:	4013      	ands	r3, r2
 8006f84:	4a04      	ldr	r2, [pc, #16]	@ (8006f98 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006f86:	5cd3      	ldrb	r3, [r2, r3]
 8006f88:	40d9      	lsrs	r1, r3
 8006f8a:	000b      	movs	r3, r1
}
 8006f8c:	0018      	movs	r0, r3
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	bd80      	pop	{r7, pc}
 8006f92:	46c0      	nop			@ (mov r8, r8)
 8006f94:	40021000 	.word	0x40021000
 8006f98:	0800bad4 	.word	0x0800bad4

08006f9c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006f9c:	b580      	push	{r7, lr}
 8006f9e:	b086      	sub	sp, #24
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8006fa4:	2017      	movs	r0, #23
 8006fa6:	183b      	adds	r3, r7, r0
 8006fa8:	2200      	movs	r2, #0
 8006faa:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	2220      	movs	r2, #32
 8006fb2:	4013      	ands	r3, r2
 8006fb4:	d100      	bne.n	8006fb8 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8006fb6:	e0c7      	b.n	8007148 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006fb8:	4b9b      	ldr	r3, [pc, #620]	@ (8007228 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8006fba:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006fbc:	2380      	movs	r3, #128	@ 0x80
 8006fbe:	055b      	lsls	r3, r3, #21
 8006fc0:	4013      	ands	r3, r2
 8006fc2:	d109      	bne.n	8006fd8 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006fc4:	4b98      	ldr	r3, [pc, #608]	@ (8007228 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8006fc6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006fc8:	4b97      	ldr	r3, [pc, #604]	@ (8007228 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8006fca:	2180      	movs	r1, #128	@ 0x80
 8006fcc:	0549      	lsls	r1, r1, #21
 8006fce:	430a      	orrs	r2, r1
 8006fd0:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8006fd2:	183b      	adds	r3, r7, r0
 8006fd4:	2201      	movs	r2, #1
 8006fd6:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006fd8:	4b94      	ldr	r3, [pc, #592]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8006fda:	681a      	ldr	r2, [r3, #0]
 8006fdc:	2380      	movs	r3, #128	@ 0x80
 8006fde:	005b      	lsls	r3, r3, #1
 8006fe0:	4013      	ands	r3, r2
 8006fe2:	d11a      	bne.n	800701a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006fe4:	4b91      	ldr	r3, [pc, #580]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8006fe6:	681a      	ldr	r2, [r3, #0]
 8006fe8:	4b90      	ldr	r3, [pc, #576]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8006fea:	2180      	movs	r1, #128	@ 0x80
 8006fec:	0049      	lsls	r1, r1, #1
 8006fee:	430a      	orrs	r2, r1
 8006ff0:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006ff2:	f7fc fad1 	bl	8003598 <HAL_GetTick>
 8006ff6:	0003      	movs	r3, r0
 8006ff8:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ffa:	e008      	b.n	800700e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006ffc:	f7fc facc 	bl	8003598 <HAL_GetTick>
 8007000:	0002      	movs	r2, r0
 8007002:	693b      	ldr	r3, [r7, #16]
 8007004:	1ad3      	subs	r3, r2, r3
 8007006:	2b64      	cmp	r3, #100	@ 0x64
 8007008:	d901      	bls.n	800700e <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 800700a:	2303      	movs	r3, #3
 800700c:	e107      	b.n	800721e <HAL_RCCEx_PeriphCLKConfig+0x282>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800700e:	4b87      	ldr	r3, [pc, #540]	@ (800722c <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8007010:	681a      	ldr	r2, [r3, #0]
 8007012:	2380      	movs	r3, #128	@ 0x80
 8007014:	005b      	lsls	r3, r3, #1
 8007016:	4013      	ands	r3, r2
 8007018:	d0f0      	beq.n	8006ffc <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 800701a:	4b83      	ldr	r3, [pc, #524]	@ (8007228 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800701c:	681a      	ldr	r2, [r3, #0]
 800701e:	23c0      	movs	r3, #192	@ 0xc0
 8007020:	039b      	lsls	r3, r3, #14
 8007022:	4013      	ands	r3, r2
 8007024:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	685a      	ldr	r2, [r3, #4]
 800702a:	23c0      	movs	r3, #192	@ 0xc0
 800702c:	039b      	lsls	r3, r3, #14
 800702e:	4013      	ands	r3, r2
 8007030:	68fa      	ldr	r2, [r7, #12]
 8007032:	429a      	cmp	r2, r3
 8007034:	d013      	beq.n	800705e <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	685a      	ldr	r2, [r3, #4]
 800703a:	23c0      	movs	r3, #192	@ 0xc0
 800703c:	029b      	lsls	r3, r3, #10
 800703e:	401a      	ands	r2, r3
 8007040:	23c0      	movs	r3, #192	@ 0xc0
 8007042:	029b      	lsls	r3, r3, #10
 8007044:	429a      	cmp	r2, r3
 8007046:	d10a      	bne.n	800705e <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8007048:	4b77      	ldr	r3, [pc, #476]	@ (8007228 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800704a:	681a      	ldr	r2, [r3, #0]
 800704c:	2380      	movs	r3, #128	@ 0x80
 800704e:	029b      	lsls	r3, r3, #10
 8007050:	401a      	ands	r2, r3
 8007052:	2380      	movs	r3, #128	@ 0x80
 8007054:	029b      	lsls	r3, r3, #10
 8007056:	429a      	cmp	r2, r3
 8007058:	d101      	bne.n	800705e <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 800705a:	2301      	movs	r3, #1
 800705c:	e0df      	b.n	800721e <HAL_RCCEx_PeriphCLKConfig+0x282>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 800705e:	4b72      	ldr	r3, [pc, #456]	@ (8007228 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8007060:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007062:	23c0      	movs	r3, #192	@ 0xc0
 8007064:	029b      	lsls	r3, r3, #10
 8007066:	4013      	ands	r3, r2
 8007068:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	2b00      	cmp	r3, #0
 800706e:	d03b      	beq.n	80070e8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	685a      	ldr	r2, [r3, #4]
 8007074:	23c0      	movs	r3, #192	@ 0xc0
 8007076:	029b      	lsls	r3, r3, #10
 8007078:	4013      	ands	r3, r2
 800707a:	68fa      	ldr	r2, [r7, #12]
 800707c:	429a      	cmp	r2, r3
 800707e:	d033      	beq.n	80070e8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	2220      	movs	r2, #32
 8007086:	4013      	ands	r3, r2
 8007088:	d02e      	beq.n	80070e8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800708a:	4b67      	ldr	r3, [pc, #412]	@ (8007228 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800708c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800708e:	4a68      	ldr	r2, [pc, #416]	@ (8007230 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8007090:	4013      	ands	r3, r2
 8007092:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007094:	4b64      	ldr	r3, [pc, #400]	@ (8007228 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8007096:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007098:	4b63      	ldr	r3, [pc, #396]	@ (8007228 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800709a:	2180      	movs	r1, #128	@ 0x80
 800709c:	0309      	lsls	r1, r1, #12
 800709e:	430a      	orrs	r2, r1
 80070a0:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80070a2:	4b61      	ldr	r3, [pc, #388]	@ (8007228 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80070a4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80070a6:	4b60      	ldr	r3, [pc, #384]	@ (8007228 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80070a8:	4962      	ldr	r1, [pc, #392]	@ (8007234 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 80070aa:	400a      	ands	r2, r1
 80070ac:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80070ae:	4b5e      	ldr	r3, [pc, #376]	@ (8007228 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80070b0:	68fa      	ldr	r2, [r7, #12]
 80070b2:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80070b4:	68fa      	ldr	r2, [r7, #12]
 80070b6:	2380      	movs	r3, #128	@ 0x80
 80070b8:	005b      	lsls	r3, r3, #1
 80070ba:	4013      	ands	r3, r2
 80070bc:	d014      	beq.n	80070e8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80070be:	f7fc fa6b 	bl	8003598 <HAL_GetTick>
 80070c2:	0003      	movs	r3, r0
 80070c4:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80070c6:	e009      	b.n	80070dc <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80070c8:	f7fc fa66 	bl	8003598 <HAL_GetTick>
 80070cc:	0002      	movs	r2, r0
 80070ce:	693b      	ldr	r3, [r7, #16]
 80070d0:	1ad3      	subs	r3, r2, r3
 80070d2:	4a59      	ldr	r2, [pc, #356]	@ (8007238 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80070d4:	4293      	cmp	r3, r2
 80070d6:	d901      	bls.n	80070dc <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 80070d8:	2303      	movs	r3, #3
 80070da:	e0a0      	b.n	800721e <HAL_RCCEx_PeriphCLKConfig+0x282>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80070dc:	4b52      	ldr	r3, [pc, #328]	@ (8007228 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80070de:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80070e0:	2380      	movs	r3, #128	@ 0x80
 80070e2:	009b      	lsls	r3, r3, #2
 80070e4:	4013      	ands	r3, r2
 80070e6:	d0ef      	beq.n	80070c8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	2220      	movs	r2, #32
 80070ee:	4013      	ands	r3, r2
 80070f0:	d01f      	beq.n	8007132 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	685a      	ldr	r2, [r3, #4]
 80070f6:	23c0      	movs	r3, #192	@ 0xc0
 80070f8:	029b      	lsls	r3, r3, #10
 80070fa:	401a      	ands	r2, r3
 80070fc:	23c0      	movs	r3, #192	@ 0xc0
 80070fe:	029b      	lsls	r3, r3, #10
 8007100:	429a      	cmp	r2, r3
 8007102:	d10c      	bne.n	800711e <HAL_RCCEx_PeriphCLKConfig+0x182>
 8007104:	4b48      	ldr	r3, [pc, #288]	@ (8007228 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	4a4c      	ldr	r2, [pc, #304]	@ (800723c <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 800710a:	4013      	ands	r3, r2
 800710c:	0019      	movs	r1, r3
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	685a      	ldr	r2, [r3, #4]
 8007112:	23c0      	movs	r3, #192	@ 0xc0
 8007114:	039b      	lsls	r3, r3, #14
 8007116:	401a      	ands	r2, r3
 8007118:	4b43      	ldr	r3, [pc, #268]	@ (8007228 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800711a:	430a      	orrs	r2, r1
 800711c:	601a      	str	r2, [r3, #0]
 800711e:	4b42      	ldr	r3, [pc, #264]	@ (8007228 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8007120:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	685a      	ldr	r2, [r3, #4]
 8007126:	23c0      	movs	r3, #192	@ 0xc0
 8007128:	029b      	lsls	r3, r3, #10
 800712a:	401a      	ands	r2, r3
 800712c:	4b3e      	ldr	r3, [pc, #248]	@ (8007228 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800712e:	430a      	orrs	r2, r1
 8007130:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8007132:	2317      	movs	r3, #23
 8007134:	18fb      	adds	r3, r7, r3
 8007136:	781b      	ldrb	r3, [r3, #0]
 8007138:	2b01      	cmp	r3, #1
 800713a:	d105      	bne.n	8007148 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800713c:	4b3a      	ldr	r3, [pc, #232]	@ (8007228 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800713e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007140:	4b39      	ldr	r3, [pc, #228]	@ (8007228 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8007142:	493f      	ldr	r1, [pc, #252]	@ (8007240 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8007144:	400a      	ands	r2, r1
 8007146:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	2201      	movs	r2, #1
 800714e:	4013      	ands	r3, r2
 8007150:	d009      	beq.n	8007166 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007152:	4b35      	ldr	r3, [pc, #212]	@ (8007228 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8007154:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007156:	2203      	movs	r2, #3
 8007158:	4393      	bics	r3, r2
 800715a:	0019      	movs	r1, r3
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	689a      	ldr	r2, [r3, #8]
 8007160:	4b31      	ldr	r3, [pc, #196]	@ (8007228 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8007162:	430a      	orrs	r2, r1
 8007164:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	2202      	movs	r2, #2
 800716c:	4013      	ands	r3, r2
 800716e:	d009      	beq.n	8007184 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007170:	4b2d      	ldr	r3, [pc, #180]	@ (8007228 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8007172:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007174:	220c      	movs	r2, #12
 8007176:	4393      	bics	r3, r2
 8007178:	0019      	movs	r1, r3
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	68da      	ldr	r2, [r3, #12]
 800717e:	4b2a      	ldr	r3, [pc, #168]	@ (8007228 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8007180:	430a      	orrs	r2, r1
 8007182:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	2204      	movs	r2, #4
 800718a:	4013      	ands	r3, r2
 800718c:	d009      	beq.n	80071a2 <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800718e:	4b26      	ldr	r3, [pc, #152]	@ (8007228 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8007190:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007192:	4a2c      	ldr	r2, [pc, #176]	@ (8007244 <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8007194:	4013      	ands	r3, r2
 8007196:	0019      	movs	r1, r3
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	691a      	ldr	r2, [r3, #16]
 800719c:	4b22      	ldr	r3, [pc, #136]	@ (8007228 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800719e:	430a      	orrs	r2, r1
 80071a0:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	2208      	movs	r2, #8
 80071a8:	4013      	ands	r3, r2
 80071aa:	d009      	beq.n	80071c0 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80071ac:	4b1e      	ldr	r3, [pc, #120]	@ (8007228 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80071ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80071b0:	4a25      	ldr	r2, [pc, #148]	@ (8007248 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 80071b2:	4013      	ands	r3, r2
 80071b4:	0019      	movs	r1, r3
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	695a      	ldr	r2, [r3, #20]
 80071ba:	4b1b      	ldr	r3, [pc, #108]	@ (8007228 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80071bc:	430a      	orrs	r2, r1
 80071be:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681a      	ldr	r2, [r3, #0]
 80071c4:	2380      	movs	r3, #128	@ 0x80
 80071c6:	005b      	lsls	r3, r3, #1
 80071c8:	4013      	ands	r3, r2
 80071ca:	d009      	beq.n	80071e0 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80071cc:	4b16      	ldr	r3, [pc, #88]	@ (8007228 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80071ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80071d0:	4a17      	ldr	r2, [pc, #92]	@ (8007230 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80071d2:	4013      	ands	r3, r2
 80071d4:	0019      	movs	r1, r3
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	699a      	ldr	r2, [r3, #24]
 80071da:	4b13      	ldr	r3, [pc, #76]	@ (8007228 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80071dc:	430a      	orrs	r2, r1
 80071de:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	2240      	movs	r2, #64	@ 0x40
 80071e6:	4013      	ands	r3, r2
 80071e8:	d009      	beq.n	80071fe <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80071ea:	4b0f      	ldr	r3, [pc, #60]	@ (8007228 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80071ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80071ee:	4a17      	ldr	r2, [pc, #92]	@ (800724c <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 80071f0:	4013      	ands	r3, r2
 80071f2:	0019      	movs	r1, r3
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	6a1a      	ldr	r2, [r3, #32]
 80071f8:	4b0b      	ldr	r3, [pc, #44]	@ (8007228 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80071fa:	430a      	orrs	r2, r1
 80071fc:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	2280      	movs	r2, #128	@ 0x80
 8007204:	4013      	ands	r3, r2
 8007206:	d009      	beq.n	800721c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8007208:	4b07      	ldr	r3, [pc, #28]	@ (8007228 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800720a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800720c:	4a10      	ldr	r2, [pc, #64]	@ (8007250 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 800720e:	4013      	ands	r3, r2
 8007210:	0019      	movs	r1, r3
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	69da      	ldr	r2, [r3, #28]
 8007216:	4b04      	ldr	r3, [pc, #16]	@ (8007228 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8007218:	430a      	orrs	r2, r1
 800721a:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800721c:	2300      	movs	r3, #0
}
 800721e:	0018      	movs	r0, r3
 8007220:	46bd      	mov	sp, r7
 8007222:	b006      	add	sp, #24
 8007224:	bd80      	pop	{r7, pc}
 8007226:	46c0      	nop			@ (mov r8, r8)
 8007228:	40021000 	.word	0x40021000
 800722c:	40007000 	.word	0x40007000
 8007230:	fffcffff 	.word	0xfffcffff
 8007234:	fff7ffff 	.word	0xfff7ffff
 8007238:	00001388 	.word	0x00001388
 800723c:	ffcfffff 	.word	0xffcfffff
 8007240:	efffffff 	.word	0xefffffff
 8007244:	fffff3ff 	.word	0xfffff3ff
 8007248:	ffffcfff 	.word	0xffffcfff
 800724c:	fbffffff 	.word	0xfbffffff
 8007250:	fff3ffff 	.word	0xfff3ffff

08007254 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8007254:	b5b0      	push	{r4, r5, r7, lr}
 8007256:	b084      	sub	sp, #16
 8007258:	af00      	add	r7, sp, #0
 800725a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800725c:	230f      	movs	r3, #15
 800725e:	18fb      	adds	r3, r7, r3
 8007260:	2201      	movs	r2, #1
 8007262:	701a      	strb	r2, [r3, #0]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	2b00      	cmp	r3, #0
 8007268:	d101      	bne.n	800726e <HAL_RTC_Init+0x1a>
  {
    return HAL_ERROR;
 800726a:	2301      	movs	r3, #1
 800726c:	e088      	b.n	8007380 <HAL_RTC_Init+0x12c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	2221      	movs	r2, #33	@ 0x21
 8007272:	5c9b      	ldrb	r3, [r3, r2]
 8007274:	b2db      	uxtb	r3, r3
 8007276:	2b00      	cmp	r3, #0
 8007278:	d107      	bne.n	800728a <HAL_RTC_Init+0x36>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	2220      	movs	r2, #32
 800727e:	2100      	movs	r1, #0
 8007280:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	0018      	movs	r0, r3
 8007286:	f7fb ff0f 	bl	80030a8 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	2221      	movs	r2, #33	@ 0x21
 800728e:	2102      	movs	r1, #2
 8007290:	5499      	strb	r1, [r3, r2]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	68db      	ldr	r3, [r3, #12]
 8007298:	2210      	movs	r2, #16
 800729a:	4013      	ands	r3, r2
 800729c:	2b10      	cmp	r3, #16
 800729e:	d05f      	beq.n	8007360 <HAL_RTC_Init+0x10c>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	22ca      	movs	r2, #202	@ 0xca
 80072a6:	625a      	str	r2, [r3, #36]	@ 0x24
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	2253      	movs	r2, #83	@ 0x53
 80072ae:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80072b0:	250f      	movs	r5, #15
 80072b2:	197c      	adds	r4, r7, r5
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	0018      	movs	r0, r3
 80072b8:	f000 fb86 	bl	80079c8 <RTC_EnterInitMode>
 80072bc:	0003      	movs	r3, r0
 80072be:	7023      	strb	r3, [r4, #0]

    if (status == HAL_OK)
 80072c0:	0028      	movs	r0, r5
 80072c2:	183b      	adds	r3, r7, r0
 80072c4:	781b      	ldrb	r3, [r3, #0]
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d12c      	bne.n	8007324 <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	689a      	ldr	r2, [r3, #8]
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	492c      	ldr	r1, [pc, #176]	@ (8007388 <HAL_RTC_Init+0x134>)
 80072d6:	400a      	ands	r2, r1
 80072d8:	609a      	str	r2, [r3, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	6899      	ldr	r1, [r3, #8]
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	685a      	ldr	r2, [r3, #4]
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	691b      	ldr	r3, [r3, #16]
 80072e8:	431a      	orrs	r2, r3
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	699b      	ldr	r3, [r3, #24]
 80072ee:	431a      	orrs	r2, r3
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	430a      	orrs	r2, r1
 80072f6:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	687a      	ldr	r2, [r7, #4]
 80072fe:	68d2      	ldr	r2, [r2, #12]
 8007300:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	6919      	ldr	r1, [r3, #16]
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	689b      	ldr	r3, [r3, #8]
 800730c:	041a      	lsls	r2, r3, #16
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	430a      	orrs	r2, r1
 8007314:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8007316:	183c      	adds	r4, r7, r0
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	0018      	movs	r0, r3
 800731c:	f000 fb98 	bl	8007a50 <RTC_ExitInitMode>
 8007320:	0003      	movs	r3, r0
 8007322:	7023      	strb	r3, [r4, #0]
    }

    if (status == HAL_OK)
 8007324:	230f      	movs	r3, #15
 8007326:	18fb      	adds	r3, r7, r3
 8007328:	781b      	ldrb	r3, [r3, #0]
 800732a:	2b00      	cmp	r3, #0
 800732c:	d113      	bne.n	8007356 <HAL_RTC_Init+0x102>
    {
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	2103      	movs	r1, #3
 800733a:	438a      	bics	r2, r1
 800733c:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	69da      	ldr	r2, [r3, #28]
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	695b      	ldr	r3, [r3, #20]
 800734c:	431a      	orrs	r2, r3
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	430a      	orrs	r2, r1
 8007354:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	22ff      	movs	r2, #255	@ 0xff
 800735c:	625a      	str	r2, [r3, #36]	@ 0x24
 800735e:	e003      	b.n	8007368 <HAL_RTC_Init+0x114>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8007360:	230f      	movs	r3, #15
 8007362:	18fb      	adds	r3, r7, r3
 8007364:	2200      	movs	r2, #0
 8007366:	701a      	strb	r2, [r3, #0]
  }

  if (status == HAL_OK)
 8007368:	230f      	movs	r3, #15
 800736a:	18fb      	adds	r3, r7, r3
 800736c:	781b      	ldrb	r3, [r3, #0]
 800736e:	2b00      	cmp	r3, #0
 8007370:	d103      	bne.n	800737a <HAL_RTC_Init+0x126>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	2221      	movs	r2, #33	@ 0x21
 8007376:	2101      	movs	r1, #1
 8007378:	5499      	strb	r1, [r3, r2]
  }

  return status;
 800737a:	230f      	movs	r3, #15
 800737c:	18fb      	adds	r3, r7, r3
 800737e:	781b      	ldrb	r3, [r3, #0]
}
 8007380:	0018      	movs	r0, r3
 8007382:	46bd      	mov	sp, r7
 8007384:	b004      	add	sp, #16
 8007386:	bdb0      	pop	{r4, r5, r7, pc}
 8007388:	ff8fffbf 	.word	0xff8fffbf

0800738c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800738c:	b5b0      	push	{r4, r5, r7, lr}
 800738e:	b086      	sub	sp, #24
 8007390:	af00      	add	r7, sp, #0
 8007392:	60f8      	str	r0, [r7, #12]
 8007394:	60b9      	str	r1, [r7, #8]
 8007396:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8007398:	2300      	movs	r3, #0
 800739a:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	2220      	movs	r2, #32
 80073a0:	5c9b      	ldrb	r3, [r3, r2]
 80073a2:	2b01      	cmp	r3, #1
 80073a4:	d101      	bne.n	80073aa <HAL_RTC_SetTime+0x1e>
 80073a6:	2302      	movs	r3, #2
 80073a8:	e092      	b.n	80074d0 <HAL_RTC_SetTime+0x144>
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	2220      	movs	r2, #32
 80073ae:	2101      	movs	r1, #1
 80073b0:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	2221      	movs	r2, #33	@ 0x21
 80073b6:	2102      	movs	r1, #2
 80073b8:	5499      	strb	r1, [r3, r2]

  if (Format == RTC_FORMAT_BIN)
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d125      	bne.n	800740c <HAL_RTC_SetTime+0x80>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	689b      	ldr	r3, [r3, #8]
 80073c6:	2240      	movs	r2, #64	@ 0x40
 80073c8:	4013      	ands	r3, r2
 80073ca:	d102      	bne.n	80073d2 <HAL_RTC_SetTime+0x46>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80073cc:	68bb      	ldr	r3, [r7, #8]
 80073ce:	2200      	movs	r2, #0
 80073d0:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80073d2:	68bb      	ldr	r3, [r7, #8]
 80073d4:	781b      	ldrb	r3, [r3, #0]
 80073d6:	0018      	movs	r0, r3
 80073d8:	f000 fb64 	bl	8007aa4 <RTC_ByteToBcd2>
 80073dc:	0003      	movs	r3, r0
 80073de:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80073e0:	68bb      	ldr	r3, [r7, #8]
 80073e2:	785b      	ldrb	r3, [r3, #1]
 80073e4:	0018      	movs	r0, r3
 80073e6:	f000 fb5d 	bl	8007aa4 <RTC_ByteToBcd2>
 80073ea:	0003      	movs	r3, r0
 80073ec:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80073ee:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 80073f0:	68bb      	ldr	r3, [r7, #8]
 80073f2:	789b      	ldrb	r3, [r3, #2]
 80073f4:	0018      	movs	r0, r3
 80073f6:	f000 fb55 	bl	8007aa4 <RTC_ByteToBcd2>
 80073fa:	0003      	movs	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80073fc:	0022      	movs	r2, r4
 80073fe:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8007400:	68bb      	ldr	r3, [r7, #8]
 8007402:	78db      	ldrb	r3, [r3, #3]
 8007404:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8007406:	4313      	orrs	r3, r2
 8007408:	617b      	str	r3, [r7, #20]
 800740a:	e017      	b.n	800743c <HAL_RTC_SetTime+0xb0>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	689b      	ldr	r3, [r3, #8]
 8007412:	2240      	movs	r2, #64	@ 0x40
 8007414:	4013      	ands	r3, r2
 8007416:	d102      	bne.n	800741e <HAL_RTC_SetTime+0x92>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8007418:	68bb      	ldr	r3, [r7, #8]
 800741a:	2200      	movs	r2, #0
 800741c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800741e:	68bb      	ldr	r3, [r7, #8]
 8007420:	781b      	ldrb	r3, [r3, #0]
 8007422:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8007424:	68bb      	ldr	r3, [r7, #8]
 8007426:	785b      	ldrb	r3, [r3, #1]
 8007428:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800742a:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800742c:	68ba      	ldr	r2, [r7, #8]
 800742e:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8007430:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8007432:	68bb      	ldr	r3, [r7, #8]
 8007434:	78db      	ldrb	r3, [r3, #3]
 8007436:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8007438:	4313      	orrs	r3, r2
 800743a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	22ca      	movs	r2, #202	@ 0xca
 8007442:	625a      	str	r2, [r3, #36]	@ 0x24
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	2253      	movs	r2, #83	@ 0x53
 800744a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800744c:	2513      	movs	r5, #19
 800744e:	197c      	adds	r4, r7, r5
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	0018      	movs	r0, r3
 8007454:	f000 fab8 	bl	80079c8 <RTC_EnterInitMode>
 8007458:	0003      	movs	r3, r0
 800745a:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 800745c:	0028      	movs	r0, r5
 800745e:	183b      	adds	r3, r7, r0
 8007460:	781b      	ldrb	r3, [r3, #0]
 8007462:	2b00      	cmp	r3, #0
 8007464:	d120      	bne.n	80074a8 <HAL_RTC_SetTime+0x11c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	697a      	ldr	r2, [r7, #20]
 800746c:	491a      	ldr	r1, [pc, #104]	@ (80074d8 <HAL_RTC_SetTime+0x14c>)
 800746e:	400a      	ands	r2, r1
 8007470:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	689a      	ldr	r2, [r3, #8]
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	4917      	ldr	r1, [pc, #92]	@ (80074dc <HAL_RTC_SetTime+0x150>)
 800747e:	400a      	ands	r2, r1
 8007480:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	6899      	ldr	r1, [r3, #8]
 8007488:	68bb      	ldr	r3, [r7, #8]
 800748a:	68da      	ldr	r2, [r3, #12]
 800748c:	68bb      	ldr	r3, [r7, #8]
 800748e:	691b      	ldr	r3, [r3, #16]
 8007490:	431a      	orrs	r2, r3
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	430a      	orrs	r2, r1
 8007498:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800749a:	183c      	adds	r4, r7, r0
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	0018      	movs	r0, r3
 80074a0:	f000 fad6 	bl	8007a50 <RTC_ExitInitMode>
 80074a4:	0003      	movs	r3, r0
 80074a6:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 80074a8:	2313      	movs	r3, #19
 80074aa:	18fb      	adds	r3, r7, r3
 80074ac:	781b      	ldrb	r3, [r3, #0]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d103      	bne.n	80074ba <HAL_RTC_SetTime+0x12e>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	2221      	movs	r2, #33	@ 0x21
 80074b6:	2101      	movs	r1, #1
 80074b8:	5499      	strb	r1, [r3, r2]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	22ff      	movs	r2, #255	@ 0xff
 80074c0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	2220      	movs	r2, #32
 80074c6:	2100      	movs	r1, #0
 80074c8:	5499      	strb	r1, [r3, r2]

  return status;
 80074ca:	2313      	movs	r3, #19
 80074cc:	18fb      	adds	r3, r7, r3
 80074ce:	781b      	ldrb	r3, [r3, #0]
}
 80074d0:	0018      	movs	r0, r3
 80074d2:	46bd      	mov	sp, r7
 80074d4:	b006      	add	sp, #24
 80074d6:	bdb0      	pop	{r4, r5, r7, pc}
 80074d8:	007f7f7f 	.word	0x007f7f7f
 80074dc:	fffbffff 	.word	0xfffbffff

080074e0 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80074e0:	b5b0      	push	{r4, r5, r7, lr}
 80074e2:	b086      	sub	sp, #24
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	60f8      	str	r0, [r7, #12]
 80074e8:	60b9      	str	r1, [r7, #8]
 80074ea:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80074ec:	2300      	movs	r3, #0
 80074ee:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	2220      	movs	r2, #32
 80074f4:	5c9b      	ldrb	r3, [r3, r2]
 80074f6:	2b01      	cmp	r3, #1
 80074f8:	d101      	bne.n	80074fe <HAL_RTC_SetDate+0x1e>
 80074fa:	2302      	movs	r3, #2
 80074fc:	e07e      	b.n	80075fc <HAL_RTC_SetDate+0x11c>
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	2220      	movs	r2, #32
 8007502:	2101      	movs	r1, #1
 8007504:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	2221      	movs	r2, #33	@ 0x21
 800750a:	2102      	movs	r1, #2
 800750c:	5499      	strb	r1, [r3, r2]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	2b00      	cmp	r3, #0
 8007512:	d10e      	bne.n	8007532 <HAL_RTC_SetDate+0x52>
 8007514:	68bb      	ldr	r3, [r7, #8]
 8007516:	785b      	ldrb	r3, [r3, #1]
 8007518:	001a      	movs	r2, r3
 800751a:	2310      	movs	r3, #16
 800751c:	4013      	ands	r3, r2
 800751e:	d008      	beq.n	8007532 <HAL_RTC_SetDate+0x52>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8007520:	68bb      	ldr	r3, [r7, #8]
 8007522:	785b      	ldrb	r3, [r3, #1]
 8007524:	2210      	movs	r2, #16
 8007526:	4393      	bics	r3, r2
 8007528:	b2db      	uxtb	r3, r3
 800752a:	330a      	adds	r3, #10
 800752c:	b2da      	uxtb	r2, r3
 800752e:	68bb      	ldr	r3, [r7, #8]
 8007530:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	2b00      	cmp	r3, #0
 8007536:	d11c      	bne.n	8007572 <HAL_RTC_SetDate+0x92>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8007538:	68bb      	ldr	r3, [r7, #8]
 800753a:	78db      	ldrb	r3, [r3, #3]
 800753c:	0018      	movs	r0, r3
 800753e:	f000 fab1 	bl	8007aa4 <RTC_ByteToBcd2>
 8007542:	0003      	movs	r3, r0
 8007544:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8007546:	68bb      	ldr	r3, [r7, #8]
 8007548:	785b      	ldrb	r3, [r3, #1]
 800754a:	0018      	movs	r0, r3
 800754c:	f000 faaa 	bl	8007aa4 <RTC_ByteToBcd2>
 8007550:	0003      	movs	r3, r0
 8007552:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8007554:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8007556:	68bb      	ldr	r3, [r7, #8]
 8007558:	789b      	ldrb	r3, [r3, #2]
 800755a:	0018      	movs	r0, r3
 800755c:	f000 faa2 	bl	8007aa4 <RTC_ByteToBcd2>
 8007560:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8007562:	0022      	movs	r2, r4
 8007564:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8007566:	68bb      	ldr	r3, [r7, #8]
 8007568:	781b      	ldrb	r3, [r3, #0]
 800756a:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800756c:	4313      	orrs	r3, r2
 800756e:	617b      	str	r3, [r7, #20]
 8007570:	e00e      	b.n	8007590 <HAL_RTC_SetDate+0xb0>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8007572:	68bb      	ldr	r3, [r7, #8]
 8007574:	78db      	ldrb	r3, [r3, #3]
 8007576:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8007578:	68bb      	ldr	r3, [r7, #8]
 800757a:	785b      	ldrb	r3, [r3, #1]
 800757c:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800757e:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8007580:	68ba      	ldr	r2, [r7, #8]
 8007582:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8007584:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8007586:	68bb      	ldr	r3, [r7, #8]
 8007588:	781b      	ldrb	r3, [r3, #0]
 800758a:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800758c:	4313      	orrs	r3, r2
 800758e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	22ca      	movs	r2, #202	@ 0xca
 8007596:	625a      	str	r2, [r3, #36]	@ 0x24
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	2253      	movs	r2, #83	@ 0x53
 800759e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80075a0:	2513      	movs	r5, #19
 80075a2:	197c      	adds	r4, r7, r5
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	0018      	movs	r0, r3
 80075a8:	f000 fa0e 	bl	80079c8 <RTC_EnterInitMode>
 80075ac:	0003      	movs	r3, r0
 80075ae:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 80075b0:	0028      	movs	r0, r5
 80075b2:	183b      	adds	r3, r7, r0
 80075b4:	781b      	ldrb	r3, [r3, #0]
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d10c      	bne.n	80075d4 <HAL_RTC_SetDate+0xf4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	697a      	ldr	r2, [r7, #20]
 80075c0:	4910      	ldr	r1, [pc, #64]	@ (8007604 <HAL_RTC_SetDate+0x124>)
 80075c2:	400a      	ands	r2, r1
 80075c4:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80075c6:	183c      	adds	r4, r7, r0
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	0018      	movs	r0, r3
 80075cc:	f000 fa40 	bl	8007a50 <RTC_ExitInitMode>
 80075d0:	0003      	movs	r3, r0
 80075d2:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 80075d4:	2313      	movs	r3, #19
 80075d6:	18fb      	adds	r3, r7, r3
 80075d8:	781b      	ldrb	r3, [r3, #0]
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d103      	bne.n	80075e6 <HAL_RTC_SetDate+0x106>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	2221      	movs	r2, #33	@ 0x21
 80075e2:	2101      	movs	r1, #1
 80075e4:	5499      	strb	r1, [r3, r2]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	22ff      	movs	r2, #255	@ 0xff
 80075ec:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	2220      	movs	r2, #32
 80075f2:	2100      	movs	r1, #0
 80075f4:	5499      	strb	r1, [r3, r2]

  return status;
 80075f6:	2313      	movs	r3, #19
 80075f8:	18fb      	adds	r3, r7, r3
 80075fa:	781b      	ldrb	r3, [r3, #0]
}
 80075fc:	0018      	movs	r0, r3
 80075fe:	46bd      	mov	sp, r7
 8007600:	b006      	add	sp, #24
 8007602:	bdb0      	pop	{r4, r5, r7, pc}
 8007604:	00ffff3f 	.word	0x00ffff3f

08007608 <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8007608:	b590      	push	{r4, r7, lr}
 800760a:	b089      	sub	sp, #36	@ 0x24
 800760c:	af00      	add	r7, sp, #0
 800760e:	60f8      	str	r0, [r7, #12]
 8007610:	60b9      	str	r1, [r7, #8]
 8007612:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8007614:	4ba7      	ldr	r3, [pc, #668]	@ (80078b4 <HAL_RTC_SetAlarm_IT+0x2ac>)
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	22fa      	movs	r2, #250	@ 0xfa
 800761a:	01d1      	lsls	r1, r2, #7
 800761c:	0018      	movs	r0, r3
 800761e:	f7f8 fd8f 	bl	8000140 <__udivsi3>
 8007622:	0003      	movs	r3, r0
 8007624:	001a      	movs	r2, r3
 8007626:	0013      	movs	r3, r2
 8007628:	015b      	lsls	r3, r3, #5
 800762a:	1a9b      	subs	r3, r3, r2
 800762c:	009b      	lsls	r3, r3, #2
 800762e:	189b      	adds	r3, r3, r2
 8007630:	00db      	lsls	r3, r3, #3
 8007632:	617b      	str	r3, [r7, #20]
       uint32_t tmpreg = 0U;
 8007634:	2300      	movs	r3, #0
 8007636:	61fb      	str	r3, [r7, #28]
       uint32_t subsecondtmpreg = 0U;
 8007638:	2300      	movs	r3, #0
 800763a:	61bb      	str	r3, [r7, #24]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	2220      	movs	r2, #32
 8007640:	5c9b      	ldrb	r3, [r3, r2]
 8007642:	2b01      	cmp	r3, #1
 8007644:	d101      	bne.n	800764a <HAL_RTC_SetAlarm_IT+0x42>
 8007646:	2302      	movs	r3, #2
 8007648:	e130      	b.n	80078ac <HAL_RTC_SetAlarm_IT+0x2a4>
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	2220      	movs	r2, #32
 800764e:	2101      	movs	r1, #1
 8007650:	5499      	strb	r1, [r3, r2]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	2221      	movs	r2, #33	@ 0x21
 8007656:	2102      	movs	r1, #2
 8007658:	5499      	strb	r1, [r3, r2]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	2b00      	cmp	r3, #0
 800765e:	d136      	bne.n	80076ce <HAL_RTC_SetAlarm_IT+0xc6>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	689b      	ldr	r3, [r3, #8]
 8007666:	2240      	movs	r2, #64	@ 0x40
 8007668:	4013      	ands	r3, r2
 800766a:	d102      	bne.n	8007672 <HAL_RTC_SetAlarm_IT+0x6a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800766c:	68bb      	ldr	r3, [r7, #8]
 800766e:	2200      	movs	r2, #0
 8007670:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8007672:	68bb      	ldr	r3, [r7, #8]
 8007674:	781b      	ldrb	r3, [r3, #0]
 8007676:	0018      	movs	r0, r3
 8007678:	f000 fa14 	bl	8007aa4 <RTC_ByteToBcd2>
 800767c:	0003      	movs	r3, r0
 800767e:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007680:	68bb      	ldr	r3, [r7, #8]
 8007682:	785b      	ldrb	r3, [r3, #1]
 8007684:	0018      	movs	r0, r3
 8007686:	f000 fa0d 	bl	8007aa4 <RTC_ByteToBcd2>
 800768a:	0003      	movs	r3, r0
 800768c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800768e:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8007690:	68bb      	ldr	r3, [r7, #8]
 8007692:	789b      	ldrb	r3, [r3, #2]
 8007694:	0018      	movs	r0, r3
 8007696:	f000 fa05 	bl	8007aa4 <RTC_ByteToBcd2>
 800769a:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800769c:	0022      	movs	r2, r4
 800769e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 80076a0:	68bb      	ldr	r3, [r7, #8]
 80076a2:	78db      	ldrb	r3, [r3, #3]
 80076a4:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 80076a6:	431a      	orrs	r2, r3
 80076a8:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 80076aa:	68bb      	ldr	r3, [r7, #8]
 80076ac:	2220      	movs	r2, #32
 80076ae:	5c9b      	ldrb	r3, [r3, r2]
 80076b0:	0018      	movs	r0, r3
 80076b2:	f000 f9f7 	bl	8007aa4 <RTC_ByteToBcd2>
 80076b6:	0003      	movs	r3, r0
 80076b8:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 80076ba:	0022      	movs	r2, r4
 80076bc:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 80076be:	68bb      	ldr	r3, [r7, #8]
 80076c0:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 80076c2:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80076c4:	68bb      	ldr	r3, [r7, #8]
 80076c6:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 80076c8:	4313      	orrs	r3, r2
 80076ca:	61fb      	str	r3, [r7, #28]
 80076cc:	e022      	b.n	8007714 <HAL_RTC_SetAlarm_IT+0x10c>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	689b      	ldr	r3, [r3, #8]
 80076d4:	2240      	movs	r2, #64	@ 0x40
 80076d6:	4013      	ands	r3, r2
 80076d8:	d102      	bne.n	80076e0 <HAL_RTC_SetAlarm_IT+0xd8>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80076da:	68bb      	ldr	r3, [r7, #8]
 80076dc:	2200      	movs	r2, #0
 80076de:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 80076e0:	68bb      	ldr	r3, [r7, #8]
 80076e2:	781b      	ldrb	r3, [r3, #0]
 80076e4:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 80076e6:	68bb      	ldr	r3, [r7, #8]
 80076e8:	785b      	ldrb	r3, [r3, #1]
 80076ea:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 80076ec:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 80076ee:	68ba      	ldr	r2, [r7, #8]
 80076f0:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 80076f2:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 80076f4:	68bb      	ldr	r3, [r7, #8]
 80076f6:	78db      	ldrb	r3, [r3, #3]
 80076f8:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 80076fa:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 80076fc:	68bb      	ldr	r3, [r7, #8]
 80076fe:	2120      	movs	r1, #32
 8007700:	5c5b      	ldrb	r3, [r3, r1]
 8007702:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 8007704:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 8007706:	68bb      	ldr	r3, [r7, #8]
 8007708:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 800770a:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 800770c:	68bb      	ldr	r3, [r7, #8]
 800770e:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8007710:	4313      	orrs	r3, r2
 8007712:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8007714:	68bb      	ldr	r3, [r7, #8]
 8007716:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 8007718:	68bb      	ldr	r3, [r7, #8]
 800771a:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 800771c:	4313      	orrs	r3, r2
 800771e:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	22ca      	movs	r2, #202	@ 0xca
 8007726:	625a      	str	r2, [r3, #36]	@ 0x24
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	2253      	movs	r2, #83	@ 0x53
 800772e:	625a      	str	r2, [r3, #36]	@ 0x24

  if (sAlarm->Alarm == RTC_ALARM_A)
 8007730:	68bb      	ldr	r3, [r7, #8]
 8007732:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007734:	2380      	movs	r3, #128	@ 0x80
 8007736:	005b      	lsls	r3, r3, #1
 8007738:	429a      	cmp	r2, r3
 800773a:	d146      	bne.n	80077ca <HAL_RTC_SetAlarm_IT+0x1c2>
  {
    /* Disable Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	689a      	ldr	r2, [r3, #8]
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	495c      	ldr	r1, [pc, #368]	@ (80078b8 <HAL_RTC_SetAlarm_IT+0x2b0>)
 8007748:	400a      	ands	r2, r1
 800774a:	609a      	str	r2, [r3, #8]

    /* Clear Alarm A flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	68db      	ldr	r3, [r3, #12]
 8007752:	22ff      	movs	r2, #255	@ 0xff
 8007754:	401a      	ands	r2, r3
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	4958      	ldr	r1, [pc, #352]	@ (80078bc <HAL_RTC_SetAlarm_IT+0x2b4>)
 800775c:	430a      	orrs	r2, r1
 800775e:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 8007760:	697b      	ldr	r3, [r7, #20]
 8007762:	3b01      	subs	r3, #1
 8007764:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8007766:	697b      	ldr	r3, [r7, #20]
 8007768:	2b00      	cmp	r3, #0
 800776a:	d10d      	bne.n	8007788 <HAL_RTC_SetAlarm_IT+0x180>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	22ff      	movs	r2, #255	@ 0xff
 8007772:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	2221      	movs	r2, #33	@ 0x21
 8007778:	2103      	movs	r1, #3
 800777a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	2220      	movs	r2, #32
 8007780:	2100      	movs	r1, #0
 8007782:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8007784:	2303      	movs	r3, #3
 8007786:	e091      	b.n	80078ac <HAL_RTC_SetAlarm_IT+0x2a4>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U);
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	68db      	ldr	r3, [r3, #12]
 800778e:	2201      	movs	r2, #1
 8007790:	4013      	ands	r3, r2
 8007792:	d0e5      	beq.n	8007760 <HAL_RTC_SetAlarm_IT+0x158>

  /* Configure Alarm A register */
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	69fa      	ldr	r2, [r7, #28]
 800779a:	61da      	str	r2, [r3, #28]
    /* Configure Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	69ba      	ldr	r2, [r7, #24]
 80077a2:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable Alarm A */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	689a      	ldr	r2, [r3, #8]
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	2180      	movs	r1, #128	@ 0x80
 80077b0:	0049      	lsls	r1, r1, #1
 80077b2:	430a      	orrs	r2, r1
 80077b4:	609a      	str	r2, [r3, #8]
    /* Enable Alarm A interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	689a      	ldr	r2, [r3, #8]
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	2180      	movs	r1, #128	@ 0x80
 80077c2:	0149      	lsls	r1, r1, #5
 80077c4:	430a      	orrs	r2, r1
 80077c6:	609a      	str	r2, [r3, #8]
 80077c8:	e055      	b.n	8007876 <HAL_RTC_SetAlarm_IT+0x26e>
  }
  else
  {
    /* Disable Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	689a      	ldr	r2, [r3, #8]
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	493a      	ldr	r1, [pc, #232]	@ (80078c0 <HAL_RTC_SetAlarm_IT+0x2b8>)
 80077d6:	400a      	ands	r2, r1
 80077d8:	609a      	str	r2, [r3, #8]

    /* Clear Alarm B flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	68db      	ldr	r3, [r3, #12]
 80077e0:	22ff      	movs	r2, #255	@ 0xff
 80077e2:	401a      	ands	r2, r3
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	4936      	ldr	r1, [pc, #216]	@ (80078c4 <HAL_RTC_SetAlarm_IT+0x2bc>)
 80077ea:	430a      	orrs	r2, r1
 80077ec:	60da      	str	r2, [r3, #12]

    /* Reload the counter */
    count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 80077ee:	4b31      	ldr	r3, [pc, #196]	@ (80078b4 <HAL_RTC_SetAlarm_IT+0x2ac>)
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	22fa      	movs	r2, #250	@ 0xfa
 80077f4:	01d1      	lsls	r1, r2, #7
 80077f6:	0018      	movs	r0, r3
 80077f8:	f7f8 fca2 	bl	8000140 <__udivsi3>
 80077fc:	0003      	movs	r3, r0
 80077fe:	001a      	movs	r2, r3
 8007800:	0013      	movs	r3, r2
 8007802:	015b      	lsls	r3, r3, #5
 8007804:	1a9b      	subs	r3, r3, r2
 8007806:	009b      	lsls	r3, r3, #2
 8007808:	189b      	adds	r3, r3, r2
 800780a:	00db      	lsls	r3, r3, #3
 800780c:	617b      	str	r3, [r7, #20]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 800780e:	697b      	ldr	r3, [r7, #20]
 8007810:	3b01      	subs	r3, #1
 8007812:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8007814:	697b      	ldr	r3, [r7, #20]
 8007816:	2b00      	cmp	r3, #0
 8007818:	d10d      	bne.n	8007836 <HAL_RTC_SetAlarm_IT+0x22e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	22ff      	movs	r2, #255	@ 0xff
 8007820:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	2221      	movs	r2, #33	@ 0x21
 8007826:	2103      	movs	r1, #3
 8007828:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	2220      	movs	r2, #32
 800782e:	2100      	movs	r1, #0
 8007830:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8007832:	2303      	movs	r3, #3
 8007834:	e03a      	b.n	80078ac <HAL_RTC_SetAlarm_IT+0x2a4>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U);
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	68db      	ldr	r3, [r3, #12]
 800783c:	2202      	movs	r2, #2
 800783e:	4013      	ands	r3, r2
 8007840:	d0e5      	beq.n	800780e <HAL_RTC_SetAlarm_IT+0x206>

    /* Configure Alarm B register */
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	69fa      	ldr	r2, [r7, #28]
 8007848:	621a      	str	r2, [r3, #32]
    /* Configure Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	69ba      	ldr	r2, [r7, #24]
 8007850:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Enable Alarm B */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	689a      	ldr	r2, [r3, #8]
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	2180      	movs	r1, #128	@ 0x80
 800785e:	0089      	lsls	r1, r1, #2
 8007860:	430a      	orrs	r2, r1
 8007862:	609a      	str	r2, [r3, #8]
    /* Enable Alarm B interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	689a      	ldr	r2, [r3, #8]
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	2180      	movs	r1, #128	@ 0x80
 8007870:	0189      	lsls	r1, r1, #6
 8007872:	430a      	orrs	r2, r1
 8007874:	609a      	str	r2, [r3, #8]
  }

  /* Enable and configure the EXTI line associated to the RTC Alarm interrupt */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8007876:	4b14      	ldr	r3, [pc, #80]	@ (80078c8 <HAL_RTC_SetAlarm_IT+0x2c0>)
 8007878:	681a      	ldr	r2, [r3, #0]
 800787a:	4b13      	ldr	r3, [pc, #76]	@ (80078c8 <HAL_RTC_SetAlarm_IT+0x2c0>)
 800787c:	2180      	movs	r1, #128	@ 0x80
 800787e:	0289      	lsls	r1, r1, #10
 8007880:	430a      	orrs	r2, r1
 8007882:	601a      	str	r2, [r3, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8007884:	4b10      	ldr	r3, [pc, #64]	@ (80078c8 <HAL_RTC_SetAlarm_IT+0x2c0>)
 8007886:	689a      	ldr	r2, [r3, #8]
 8007888:	4b0f      	ldr	r3, [pc, #60]	@ (80078c8 <HAL_RTC_SetAlarm_IT+0x2c0>)
 800788a:	2180      	movs	r1, #128	@ 0x80
 800788c:	0289      	lsls	r1, r1, #10
 800788e:	430a      	orrs	r2, r1
 8007890:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	22ff      	movs	r2, #255	@ 0xff
 8007898:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	2221      	movs	r2, #33	@ 0x21
 800789e:	2101      	movs	r1, #1
 80078a0:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	2220      	movs	r2, #32
 80078a6:	2100      	movs	r1, #0
 80078a8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80078aa:	2300      	movs	r3, #0
}
 80078ac:	0018      	movs	r0, r3
 80078ae:	46bd      	mov	sp, r7
 80078b0:	b009      	add	sp, #36	@ 0x24
 80078b2:	bd90      	pop	{r4, r7, pc}
 80078b4:	20000000 	.word	0x20000000
 80078b8:	fffffeff 	.word	0xfffffeff
 80078bc:	fffffe7f 	.word	0xfffffe7f
 80078c0:	fffffdff 	.word	0xfffffdff
 80078c4:	fffffd7f 	.word	0xfffffd7f
 80078c8:	40010400 	.word	0x40010400

080078cc <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80078cc:	b580      	push	{r7, lr}
 80078ce:	b082      	sub	sp, #8
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI flag associated to the RTC Alarm interrupt */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 80078d4:	4b21      	ldr	r3, [pc, #132]	@ (800795c <HAL_RTC_AlarmIRQHandler+0x90>)
 80078d6:	2280      	movs	r2, #128	@ 0x80
 80078d8:	0292      	lsls	r2, r2, #10
 80078da:	615a      	str	r2, [r3, #20]

  /* Get the Alarm A interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	689a      	ldr	r2, [r3, #8]
 80078e2:	2380      	movs	r3, #128	@ 0x80
 80078e4:	015b      	lsls	r3, r3, #5
 80078e6:	4013      	ands	r3, r2
 80078e8:	d014      	beq.n	8007914 <HAL_RTC_AlarmIRQHandler+0x48>
  {
    /* Get the pending status of the Alarm A Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	68da      	ldr	r2, [r3, #12]
 80078f0:	2380      	movs	r3, #128	@ 0x80
 80078f2:	005b      	lsls	r3, r3, #1
 80078f4:	4013      	ands	r3, r2
 80078f6:	d00d      	beq.n	8007914 <HAL_RTC_AlarmIRQHandler+0x48>
    {
      /* Clear the Alarm A interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	68db      	ldr	r3, [r3, #12]
 80078fe:	22ff      	movs	r2, #255	@ 0xff
 8007900:	401a      	ands	r2, r3
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	4916      	ldr	r1, [pc, #88]	@ (8007960 <HAL_RTC_AlarmIRQHandler+0x94>)
 8007908:	430a      	orrs	r2, r1
 800790a:	60da      	str	r2, [r3, #12]

      /* Alarm A callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	0018      	movs	r0, r3
 8007910:	f000 f82a 	bl	8007968 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the Alarm B interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	689a      	ldr	r2, [r3, #8]
 800791a:	2380      	movs	r3, #128	@ 0x80
 800791c:	019b      	lsls	r3, r3, #6
 800791e:	4013      	ands	r3, r2
 8007920:	d014      	beq.n	800794c <HAL_RTC_AlarmIRQHandler+0x80>
  {
    /* Get the pending status of the Alarm B Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	68da      	ldr	r2, [r3, #12]
 8007928:	2380      	movs	r3, #128	@ 0x80
 800792a:	009b      	lsls	r3, r3, #2
 800792c:	4013      	ands	r3, r2
 800792e:	d00d      	beq.n	800794c <HAL_RTC_AlarmIRQHandler+0x80>
    {
      /* Clear the Alarm B interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	68db      	ldr	r3, [r3, #12]
 8007936:	22ff      	movs	r2, #255	@ 0xff
 8007938:	401a      	ands	r2, r3
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	4909      	ldr	r1, [pc, #36]	@ (8007964 <HAL_RTC_AlarmIRQHandler+0x98>)
 8007940:	430a      	orrs	r2, r1
 8007942:	60da      	str	r2, [r3, #12]

      /* Alarm B callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	0018      	movs	r0, r3
 8007948:	f000 f8cd 	bl	8007ae6 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	2221      	movs	r2, #33	@ 0x21
 8007950:	2101      	movs	r1, #1
 8007952:	5499      	strb	r1, [r3, r2]
}
 8007954:	46c0      	nop			@ (mov r8, r8)
 8007956:	46bd      	mov	sp, r7
 8007958:	b002      	add	sp, #8
 800795a:	bd80      	pop	{r7, pc}
 800795c:	40010400 	.word	0x40010400
 8007960:	fffffe7f 	.word	0xfffffe7f
 8007964:	fffffd7f 	.word	0xfffffd7f

08007968 <HAL_RTC_AlarmAEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8007968:	b580      	push	{r7, lr}
 800796a:	b082      	sub	sp, #8
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 8007970:	46c0      	nop			@ (mov r8, r8)
 8007972:	46bd      	mov	sp, r7
 8007974:	b002      	add	sp, #8
 8007976:	bd80      	pop	{r7, pc}

08007978 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8007978:	b580      	push	{r7, lr}
 800797a:	b084      	sub	sp, #16
 800797c:	af00      	add	r7, sp, #0
 800797e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007980:	2300      	movs	r3, #0
 8007982:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	4a0e      	ldr	r2, [pc, #56]	@ (80079c4 <HAL_RTC_WaitForSynchro+0x4c>)
 800798a:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800798c:	f7fb fe04 	bl	8003598 <HAL_GetTick>
 8007990:	0003      	movs	r3, r0
 8007992:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007994:	e00a      	b.n	80079ac <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007996:	f7fb fdff 	bl	8003598 <HAL_GetTick>
 800799a:	0002      	movs	r2, r0
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	1ad2      	subs	r2, r2, r3
 80079a0:	23fa      	movs	r3, #250	@ 0xfa
 80079a2:	009b      	lsls	r3, r3, #2
 80079a4:	429a      	cmp	r2, r3
 80079a6:	d901      	bls.n	80079ac <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 80079a8:	2303      	movs	r3, #3
 80079aa:	e006      	b.n	80079ba <HAL_RTC_WaitForSynchro+0x42>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	68db      	ldr	r3, [r3, #12]
 80079b2:	2220      	movs	r2, #32
 80079b4:	4013      	ands	r3, r2
 80079b6:	d0ee      	beq.n	8007996 <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 80079b8:	2300      	movs	r3, #0
}
 80079ba:	0018      	movs	r0, r3
 80079bc:	46bd      	mov	sp, r7
 80079be:	b004      	add	sp, #16
 80079c0:	bd80      	pop	{r7, pc}
 80079c2:	46c0      	nop			@ (mov r8, r8)
 80079c4:	0001ff5f 	.word	0x0001ff5f

080079c8 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80079c8:	b580      	push	{r7, lr}
 80079ca:	b084      	sub	sp, #16
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80079d0:	2300      	movs	r3, #0
 80079d2:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80079d4:	230f      	movs	r3, #15
 80079d6:	18fb      	adds	r3, r7, r3
 80079d8:	2200      	movs	r2, #0
 80079da:	701a      	strb	r2, [r3, #0]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	68db      	ldr	r3, [r3, #12]
 80079e2:	2240      	movs	r2, #64	@ 0x40
 80079e4:	4013      	ands	r3, r2
 80079e6:	d12c      	bne.n	8007a42 <RTC_EnterInitMode+0x7a>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	68da      	ldr	r2, [r3, #12]
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	2180      	movs	r1, #128	@ 0x80
 80079f4:	430a      	orrs	r2, r1
 80079f6:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80079f8:	f7fb fdce 	bl	8003598 <HAL_GetTick>
 80079fc:	0003      	movs	r3, r0
 80079fe:	60bb      	str	r3, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8007a00:	e014      	b.n	8007a2c <RTC_EnterInitMode+0x64>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007a02:	f7fb fdc9 	bl	8003598 <HAL_GetTick>
 8007a06:	0002      	movs	r2, r0
 8007a08:	68bb      	ldr	r3, [r7, #8]
 8007a0a:	1ad2      	subs	r2, r2, r3
 8007a0c:	200f      	movs	r0, #15
 8007a0e:	183b      	adds	r3, r7, r0
 8007a10:	1839      	adds	r1, r7, r0
 8007a12:	7809      	ldrb	r1, [r1, #0]
 8007a14:	7019      	strb	r1, [r3, #0]
 8007a16:	23fa      	movs	r3, #250	@ 0xfa
 8007a18:	009b      	lsls	r3, r3, #2
 8007a1a:	429a      	cmp	r2, r3
 8007a1c:	d906      	bls.n	8007a2c <RTC_EnterInitMode+0x64>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	2221      	movs	r2, #33	@ 0x21
 8007a22:	2104      	movs	r1, #4
 8007a24:	5499      	strb	r1, [r3, r2]
        status = HAL_ERROR;
 8007a26:	183b      	adds	r3, r7, r0
 8007a28:	2201      	movs	r2, #1
 8007a2a:	701a      	strb	r2, [r3, #0]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	68db      	ldr	r3, [r3, #12]
 8007a32:	2240      	movs	r2, #64	@ 0x40
 8007a34:	4013      	ands	r3, r2
 8007a36:	d104      	bne.n	8007a42 <RTC_EnterInitMode+0x7a>
 8007a38:	230f      	movs	r3, #15
 8007a3a:	18fb      	adds	r3, r7, r3
 8007a3c:	781b      	ldrb	r3, [r3, #0]
 8007a3e:	2b01      	cmp	r3, #1
 8007a40:	d1df      	bne.n	8007a02 <RTC_EnterInitMode+0x3a>
      }
    }
  }

  return status;
 8007a42:	230f      	movs	r3, #15
 8007a44:	18fb      	adds	r3, r7, r3
 8007a46:	781b      	ldrb	r3, [r3, #0]
}
 8007a48:	0018      	movs	r0, r3
 8007a4a:	46bd      	mov	sp, r7
 8007a4c:	b004      	add	sp, #16
 8007a4e:	bd80      	pop	{r7, pc}

08007a50 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8007a50:	b590      	push	{r4, r7, lr}
 8007a52:	b085      	sub	sp, #20
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007a58:	240f      	movs	r4, #15
 8007a5a:	193b      	adds	r3, r7, r4
 8007a5c:	2200      	movs	r2, #0
 8007a5e:	701a      	strb	r2, [r3, #0]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	68da      	ldr	r2, [r3, #12]
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	2180      	movs	r1, #128	@ 0x80
 8007a6c:	438a      	bics	r2, r1
 8007a6e:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	689b      	ldr	r3, [r3, #8]
 8007a76:	2220      	movs	r2, #32
 8007a78:	4013      	ands	r3, r2
 8007a7a:	d10c      	bne.n	8007a96 <RTC_ExitInitMode+0x46>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	0018      	movs	r0, r3
 8007a80:	f7ff ff7a 	bl	8007978 <HAL_RTC_WaitForSynchro>
 8007a84:	1e03      	subs	r3, r0, #0
 8007a86:	d006      	beq.n	8007a96 <RTC_ExitInitMode+0x46>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	2221      	movs	r2, #33	@ 0x21
 8007a8c:	2104      	movs	r1, #4
 8007a8e:	5499      	strb	r1, [r3, r2]
      status = HAL_ERROR;
 8007a90:	193b      	adds	r3, r7, r4
 8007a92:	2201      	movs	r2, #1
 8007a94:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 8007a96:	230f      	movs	r3, #15
 8007a98:	18fb      	adds	r3, r7, r3
 8007a9a:	781b      	ldrb	r3, [r3, #0]
}
 8007a9c:	0018      	movs	r0, r3
 8007a9e:	46bd      	mov	sp, r7
 8007aa0:	b005      	add	sp, #20
 8007aa2:	bd90      	pop	{r4, r7, pc}

08007aa4 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8007aa4:	b580      	push	{r7, lr}
 8007aa6:	b084      	sub	sp, #16
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	0002      	movs	r2, r0
 8007aac:	1dfb      	adds	r3, r7, #7
 8007aae:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8007ab0:	2300      	movs	r3, #0
 8007ab2:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8007ab4:	e007      	b.n	8007ac6 <RTC_ByteToBcd2+0x22>
  {
    bcdhigh++;
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	3301      	adds	r3, #1
 8007aba:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8007abc:	1dfb      	adds	r3, r7, #7
 8007abe:	1dfa      	adds	r2, r7, #7
 8007ac0:	7812      	ldrb	r2, [r2, #0]
 8007ac2:	3a0a      	subs	r2, #10
 8007ac4:	701a      	strb	r2, [r3, #0]
  while (number >= 10U)
 8007ac6:	1dfb      	adds	r3, r7, #7
 8007ac8:	781b      	ldrb	r3, [r3, #0]
 8007aca:	2b09      	cmp	r3, #9
 8007acc:	d8f3      	bhi.n	8007ab6 <RTC_ByteToBcd2+0x12>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	b2db      	uxtb	r3, r3
 8007ad2:	011b      	lsls	r3, r3, #4
 8007ad4:	b2da      	uxtb	r2, r3
 8007ad6:	1dfb      	adds	r3, r7, #7
 8007ad8:	781b      	ldrb	r3, [r3, #0]
 8007ada:	4313      	orrs	r3, r2
 8007adc:	b2db      	uxtb	r3, r3
}
 8007ade:	0018      	movs	r0, r3
 8007ae0:	46bd      	mov	sp, r7
 8007ae2:	b004      	add	sp, #16
 8007ae4:	bd80      	pop	{r7, pc}

08007ae6 <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8007ae6:	b580      	push	{r7, lr}
 8007ae8:	b082      	sub	sp, #8
 8007aea:	af00      	add	r7, sp, #0
 8007aec:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8007aee:	46c0      	nop			@ (mov r8, r8)
 8007af0:	46bd      	mov	sp, r7
 8007af2:	b002      	add	sp, #8
 8007af4:	bd80      	pop	{r7, pc}
	...

08007af8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007af8:	b580      	push	{r7, lr}
 8007afa:	b082      	sub	sp, #8
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d101      	bne.n	8007b0a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007b06:	2301      	movs	r3, #1
 8007b08:	e083      	b.n	8007c12 <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d109      	bne.n	8007b26 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	685a      	ldr	r2, [r3, #4]
 8007b16:	2382      	movs	r3, #130	@ 0x82
 8007b18:	005b      	lsls	r3, r3, #1
 8007b1a:	429a      	cmp	r2, r3
 8007b1c:	d009      	beq.n	8007b32 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	2200      	movs	r2, #0
 8007b22:	61da      	str	r2, [r3, #28]
 8007b24:	e005      	b.n	8007b32 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	2200      	movs	r2, #0
 8007b2a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	2200      	movs	r2, #0
 8007b30:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	2200      	movs	r2, #0
 8007b36:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	2251      	movs	r2, #81	@ 0x51
 8007b3c:	5c9b      	ldrb	r3, [r3, r2]
 8007b3e:	b2db      	uxtb	r3, r3
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d107      	bne.n	8007b54 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	2250      	movs	r2, #80	@ 0x50
 8007b48:	2100      	movs	r1, #0
 8007b4a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	0018      	movs	r0, r3
 8007b50:	f7fb faca 	bl	80030e8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	2251      	movs	r2, #81	@ 0x51
 8007b58:	2102      	movs	r1, #2
 8007b5a:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	681a      	ldr	r2, [r3, #0]
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	2140      	movs	r1, #64	@ 0x40
 8007b68:	438a      	bics	r2, r1
 8007b6a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	685a      	ldr	r2, [r3, #4]
 8007b70:	2382      	movs	r3, #130	@ 0x82
 8007b72:	005b      	lsls	r3, r3, #1
 8007b74:	401a      	ands	r2, r3
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	6899      	ldr	r1, [r3, #8]
 8007b7a:	2384      	movs	r3, #132	@ 0x84
 8007b7c:	021b      	lsls	r3, r3, #8
 8007b7e:	400b      	ands	r3, r1
 8007b80:	431a      	orrs	r2, r3
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	68d9      	ldr	r1, [r3, #12]
 8007b86:	2380      	movs	r3, #128	@ 0x80
 8007b88:	011b      	lsls	r3, r3, #4
 8007b8a:	400b      	ands	r3, r1
 8007b8c:	431a      	orrs	r2, r3
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	691b      	ldr	r3, [r3, #16]
 8007b92:	2102      	movs	r1, #2
 8007b94:	400b      	ands	r3, r1
 8007b96:	431a      	orrs	r2, r3
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	695b      	ldr	r3, [r3, #20]
 8007b9c:	2101      	movs	r1, #1
 8007b9e:	400b      	ands	r3, r1
 8007ba0:	431a      	orrs	r2, r3
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	6999      	ldr	r1, [r3, #24]
 8007ba6:	2380      	movs	r3, #128	@ 0x80
 8007ba8:	009b      	lsls	r3, r3, #2
 8007baa:	400b      	ands	r3, r1
 8007bac:	431a      	orrs	r2, r3
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	69db      	ldr	r3, [r3, #28]
 8007bb2:	2138      	movs	r1, #56	@ 0x38
 8007bb4:	400b      	ands	r3, r1
 8007bb6:	431a      	orrs	r2, r3
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	6a1b      	ldr	r3, [r3, #32]
 8007bbc:	2180      	movs	r1, #128	@ 0x80
 8007bbe:	400b      	ands	r3, r1
 8007bc0:	431a      	orrs	r2, r3
 8007bc2:	0011      	movs	r1, r2
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007bc8:	2380      	movs	r3, #128	@ 0x80
 8007bca:	019b      	lsls	r3, r3, #6
 8007bcc:	401a      	ands	r2, r3
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	430a      	orrs	r2, r1
 8007bd4:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	699b      	ldr	r3, [r3, #24]
 8007bda:	0c1b      	lsrs	r3, r3, #16
 8007bdc:	2204      	movs	r2, #4
 8007bde:	4013      	ands	r3, r2
 8007be0:	0019      	movs	r1, r3
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007be6:	2210      	movs	r2, #16
 8007be8:	401a      	ands	r2, r3
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	430a      	orrs	r2, r1
 8007bf0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	69da      	ldr	r2, [r3, #28]
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	4907      	ldr	r1, [pc, #28]	@ (8007c1c <HAL_SPI_Init+0x124>)
 8007bfe:	400a      	ands	r2, r1
 8007c00:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	2200      	movs	r2, #0
 8007c06:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	2251      	movs	r2, #81	@ 0x51
 8007c0c:	2101      	movs	r1, #1
 8007c0e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007c10:	2300      	movs	r3, #0
}
 8007c12:	0018      	movs	r0, r3
 8007c14:	46bd      	mov	sp, r7
 8007c16:	b002      	add	sp, #8
 8007c18:	bd80      	pop	{r7, pc}
 8007c1a:	46c0      	nop			@ (mov r8, r8)
 8007c1c:	fffff7ff 	.word	0xfffff7ff

08007c20 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007c20:	b580      	push	{r7, lr}
 8007c22:	b082      	sub	sp, #8
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d101      	bne.n	8007c32 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007c2e:	2301      	movs	r3, #1
 8007c30:	e044      	b.n	8007cbc <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d107      	bne.n	8007c4a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	2278      	movs	r2, #120	@ 0x78
 8007c3e:	2100      	movs	r1, #0
 8007c40:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	0018      	movs	r0, r3
 8007c46:	f7fb fab5 	bl	80031b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	2224      	movs	r2, #36	@ 0x24
 8007c4e:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	681a      	ldr	r2, [r3, #0]
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	2101      	movs	r1, #1
 8007c5c:	438a      	bics	r2, r1
 8007c5e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d003      	beq.n	8007c70 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	0018      	movs	r0, r3
 8007c6c:	f000 fe86 	bl	800897c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	0018      	movs	r0, r3
 8007c74:	f000 fbe4 	bl	8008440 <UART_SetConfig>
 8007c78:	0003      	movs	r3, r0
 8007c7a:	2b01      	cmp	r3, #1
 8007c7c:	d101      	bne.n	8007c82 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8007c7e:	2301      	movs	r3, #1
 8007c80:	e01c      	b.n	8007cbc <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	685a      	ldr	r2, [r3, #4]
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	490d      	ldr	r1, [pc, #52]	@ (8007cc4 <HAL_UART_Init+0xa4>)
 8007c8e:	400a      	ands	r2, r1
 8007c90:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	689a      	ldr	r2, [r3, #8]
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	212a      	movs	r1, #42	@ 0x2a
 8007c9e:	438a      	bics	r2, r1
 8007ca0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	681a      	ldr	r2, [r3, #0]
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	2101      	movs	r1, #1
 8007cae:	430a      	orrs	r2, r1
 8007cb0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	0018      	movs	r0, r3
 8007cb6:	f000 ff15 	bl	8008ae4 <UART_CheckIdleState>
 8007cba:	0003      	movs	r3, r0
}
 8007cbc:	0018      	movs	r0, r3
 8007cbe:	46bd      	mov	sp, r7
 8007cc0:	b002      	add	sp, #8
 8007cc2:	bd80      	pop	{r7, pc}
 8007cc4:	ffffb7ff 	.word	0xffffb7ff

08007cc8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007cc8:	b580      	push	{r7, lr}
 8007cca:	b08a      	sub	sp, #40	@ 0x28
 8007ccc:	af02      	add	r7, sp, #8
 8007cce:	60f8      	str	r0, [r7, #12]
 8007cd0:	60b9      	str	r1, [r7, #8]
 8007cd2:	603b      	str	r3, [r7, #0]
 8007cd4:	1dbb      	adds	r3, r7, #6
 8007cd6:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007cdc:	2b20      	cmp	r3, #32
 8007cde:	d000      	beq.n	8007ce2 <HAL_UART_Transmit+0x1a>
 8007ce0:	e08c      	b.n	8007dfc <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8007ce2:	68bb      	ldr	r3, [r7, #8]
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d003      	beq.n	8007cf0 <HAL_UART_Transmit+0x28>
 8007ce8:	1dbb      	adds	r3, r7, #6
 8007cea:	881b      	ldrh	r3, [r3, #0]
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d101      	bne.n	8007cf4 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8007cf0:	2301      	movs	r3, #1
 8007cf2:	e084      	b.n	8007dfe <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	689a      	ldr	r2, [r3, #8]
 8007cf8:	2380      	movs	r3, #128	@ 0x80
 8007cfa:	015b      	lsls	r3, r3, #5
 8007cfc:	429a      	cmp	r2, r3
 8007cfe:	d109      	bne.n	8007d14 <HAL_UART_Transmit+0x4c>
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	691b      	ldr	r3, [r3, #16]
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d105      	bne.n	8007d14 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8007d08:	68bb      	ldr	r3, [r7, #8]
 8007d0a:	2201      	movs	r2, #1
 8007d0c:	4013      	ands	r3, r2
 8007d0e:	d001      	beq.n	8007d14 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8007d10:	2301      	movs	r3, #1
 8007d12:	e074      	b.n	8007dfe <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	2284      	movs	r2, #132	@ 0x84
 8007d18:	2100      	movs	r1, #0
 8007d1a:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	2221      	movs	r2, #33	@ 0x21
 8007d20:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007d22:	f7fb fc39 	bl	8003598 <HAL_GetTick>
 8007d26:	0003      	movs	r3, r0
 8007d28:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	1dba      	adds	r2, r7, #6
 8007d2e:	2150      	movs	r1, #80	@ 0x50
 8007d30:	8812      	ldrh	r2, [r2, #0]
 8007d32:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	1dba      	adds	r2, r7, #6
 8007d38:	2152      	movs	r1, #82	@ 0x52
 8007d3a:	8812      	ldrh	r2, [r2, #0]
 8007d3c:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	689a      	ldr	r2, [r3, #8]
 8007d42:	2380      	movs	r3, #128	@ 0x80
 8007d44:	015b      	lsls	r3, r3, #5
 8007d46:	429a      	cmp	r2, r3
 8007d48:	d108      	bne.n	8007d5c <HAL_UART_Transmit+0x94>
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	691b      	ldr	r3, [r3, #16]
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d104      	bne.n	8007d5c <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8007d52:	2300      	movs	r3, #0
 8007d54:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007d56:	68bb      	ldr	r3, [r7, #8]
 8007d58:	61bb      	str	r3, [r7, #24]
 8007d5a:	e003      	b.n	8007d64 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8007d5c:	68bb      	ldr	r3, [r7, #8]
 8007d5e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007d60:	2300      	movs	r3, #0
 8007d62:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007d64:	e02f      	b.n	8007dc6 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007d66:	697a      	ldr	r2, [r7, #20]
 8007d68:	68f8      	ldr	r0, [r7, #12]
 8007d6a:	683b      	ldr	r3, [r7, #0]
 8007d6c:	9300      	str	r3, [sp, #0]
 8007d6e:	0013      	movs	r3, r2
 8007d70:	2200      	movs	r2, #0
 8007d72:	2180      	movs	r1, #128	@ 0x80
 8007d74:	f000 ff5e 	bl	8008c34 <UART_WaitOnFlagUntilTimeout>
 8007d78:	1e03      	subs	r3, r0, #0
 8007d7a:	d004      	beq.n	8007d86 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	2220      	movs	r2, #32
 8007d80:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8007d82:	2303      	movs	r3, #3
 8007d84:	e03b      	b.n	8007dfe <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8007d86:	69fb      	ldr	r3, [r7, #28]
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d10b      	bne.n	8007da4 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007d8c:	69bb      	ldr	r3, [r7, #24]
 8007d8e:	881b      	ldrh	r3, [r3, #0]
 8007d90:	001a      	movs	r2, r3
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	05d2      	lsls	r2, r2, #23
 8007d98:	0dd2      	lsrs	r2, r2, #23
 8007d9a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007d9c:	69bb      	ldr	r3, [r7, #24]
 8007d9e:	3302      	adds	r3, #2
 8007da0:	61bb      	str	r3, [r7, #24]
 8007da2:	e007      	b.n	8007db4 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007da4:	69fb      	ldr	r3, [r7, #28]
 8007da6:	781a      	ldrb	r2, [r3, #0]
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007dae:	69fb      	ldr	r3, [r7, #28]
 8007db0:	3301      	adds	r3, #1
 8007db2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	2252      	movs	r2, #82	@ 0x52
 8007db8:	5a9b      	ldrh	r3, [r3, r2]
 8007dba:	b29b      	uxth	r3, r3
 8007dbc:	3b01      	subs	r3, #1
 8007dbe:	b299      	uxth	r1, r3
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	2252      	movs	r2, #82	@ 0x52
 8007dc4:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	2252      	movs	r2, #82	@ 0x52
 8007dca:	5a9b      	ldrh	r3, [r3, r2]
 8007dcc:	b29b      	uxth	r3, r3
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d1c9      	bne.n	8007d66 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007dd2:	697a      	ldr	r2, [r7, #20]
 8007dd4:	68f8      	ldr	r0, [r7, #12]
 8007dd6:	683b      	ldr	r3, [r7, #0]
 8007dd8:	9300      	str	r3, [sp, #0]
 8007dda:	0013      	movs	r3, r2
 8007ddc:	2200      	movs	r2, #0
 8007dde:	2140      	movs	r1, #64	@ 0x40
 8007de0:	f000 ff28 	bl	8008c34 <UART_WaitOnFlagUntilTimeout>
 8007de4:	1e03      	subs	r3, r0, #0
 8007de6:	d004      	beq.n	8007df2 <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	2220      	movs	r2, #32
 8007dec:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8007dee:	2303      	movs	r3, #3
 8007df0:	e005      	b.n	8007dfe <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	2220      	movs	r2, #32
 8007df6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8007df8:	2300      	movs	r3, #0
 8007dfa:	e000      	b.n	8007dfe <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8007dfc:	2302      	movs	r3, #2
  }
}
 8007dfe:	0018      	movs	r0, r3
 8007e00:	46bd      	mov	sp, r7
 8007e02:	b008      	add	sp, #32
 8007e04:	bd80      	pop	{r7, pc}
	...

08007e08 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007e08:	b590      	push	{r4, r7, lr}
 8007e0a:	b0ab      	sub	sp, #172	@ 0xac
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	69db      	ldr	r3, [r3, #28]
 8007e16:	22a4      	movs	r2, #164	@ 0xa4
 8007e18:	18b9      	adds	r1, r7, r2
 8007e1a:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	20a0      	movs	r0, #160	@ 0xa0
 8007e24:	1839      	adds	r1, r7, r0
 8007e26:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	689b      	ldr	r3, [r3, #8]
 8007e2e:	219c      	movs	r1, #156	@ 0x9c
 8007e30:	1879      	adds	r1, r7, r1
 8007e32:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007e34:	0011      	movs	r1, r2
 8007e36:	18bb      	adds	r3, r7, r2
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	4a99      	ldr	r2, [pc, #612]	@ (80080a0 <HAL_UART_IRQHandler+0x298>)
 8007e3c:	4013      	ands	r3, r2
 8007e3e:	2298      	movs	r2, #152	@ 0x98
 8007e40:	18bc      	adds	r4, r7, r2
 8007e42:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8007e44:	18bb      	adds	r3, r7, r2
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d114      	bne.n	8007e76 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007e4c:	187b      	adds	r3, r7, r1
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	2220      	movs	r2, #32
 8007e52:	4013      	ands	r3, r2
 8007e54:	d00f      	beq.n	8007e76 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007e56:	183b      	adds	r3, r7, r0
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	2220      	movs	r2, #32
 8007e5c:	4013      	ands	r3, r2
 8007e5e:	d00a      	beq.n	8007e76 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d100      	bne.n	8007e6a <HAL_UART_IRQHandler+0x62>
 8007e68:	e2be      	b.n	80083e8 <HAL_UART_IRQHandler+0x5e0>
      {
        huart->RxISR(huart);
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007e6e:	687a      	ldr	r2, [r7, #4]
 8007e70:	0010      	movs	r0, r2
 8007e72:	4798      	blx	r3
      }
      return;
 8007e74:	e2b8      	b.n	80083e8 <HAL_UART_IRQHandler+0x5e0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007e76:	2398      	movs	r3, #152	@ 0x98
 8007e78:	18fb      	adds	r3, r7, r3
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d100      	bne.n	8007e82 <HAL_UART_IRQHandler+0x7a>
 8007e80:	e114      	b.n	80080ac <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007e82:	239c      	movs	r3, #156	@ 0x9c
 8007e84:	18fb      	adds	r3, r7, r3
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	2201      	movs	r2, #1
 8007e8a:	4013      	ands	r3, r2
 8007e8c:	d106      	bne.n	8007e9c <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8007e8e:	23a0      	movs	r3, #160	@ 0xa0
 8007e90:	18fb      	adds	r3, r7, r3
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	4a83      	ldr	r2, [pc, #524]	@ (80080a4 <HAL_UART_IRQHandler+0x29c>)
 8007e96:	4013      	ands	r3, r2
 8007e98:	d100      	bne.n	8007e9c <HAL_UART_IRQHandler+0x94>
 8007e9a:	e107      	b.n	80080ac <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007e9c:	23a4      	movs	r3, #164	@ 0xa4
 8007e9e:	18fb      	adds	r3, r7, r3
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	2201      	movs	r2, #1
 8007ea4:	4013      	ands	r3, r2
 8007ea6:	d012      	beq.n	8007ece <HAL_UART_IRQHandler+0xc6>
 8007ea8:	23a0      	movs	r3, #160	@ 0xa0
 8007eaa:	18fb      	adds	r3, r7, r3
 8007eac:	681a      	ldr	r2, [r3, #0]
 8007eae:	2380      	movs	r3, #128	@ 0x80
 8007eb0:	005b      	lsls	r3, r3, #1
 8007eb2:	4013      	ands	r3, r2
 8007eb4:	d00b      	beq.n	8007ece <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	2201      	movs	r2, #1
 8007ebc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	2284      	movs	r2, #132	@ 0x84
 8007ec2:	589b      	ldr	r3, [r3, r2]
 8007ec4:	2201      	movs	r2, #1
 8007ec6:	431a      	orrs	r2, r3
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	2184      	movs	r1, #132	@ 0x84
 8007ecc:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007ece:	23a4      	movs	r3, #164	@ 0xa4
 8007ed0:	18fb      	adds	r3, r7, r3
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	2202      	movs	r2, #2
 8007ed6:	4013      	ands	r3, r2
 8007ed8:	d011      	beq.n	8007efe <HAL_UART_IRQHandler+0xf6>
 8007eda:	239c      	movs	r3, #156	@ 0x9c
 8007edc:	18fb      	adds	r3, r7, r3
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	2201      	movs	r2, #1
 8007ee2:	4013      	ands	r3, r2
 8007ee4:	d00b      	beq.n	8007efe <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	2202      	movs	r2, #2
 8007eec:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	2284      	movs	r2, #132	@ 0x84
 8007ef2:	589b      	ldr	r3, [r3, r2]
 8007ef4:	2204      	movs	r2, #4
 8007ef6:	431a      	orrs	r2, r3
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	2184      	movs	r1, #132	@ 0x84
 8007efc:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007efe:	23a4      	movs	r3, #164	@ 0xa4
 8007f00:	18fb      	adds	r3, r7, r3
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	2204      	movs	r2, #4
 8007f06:	4013      	ands	r3, r2
 8007f08:	d011      	beq.n	8007f2e <HAL_UART_IRQHandler+0x126>
 8007f0a:	239c      	movs	r3, #156	@ 0x9c
 8007f0c:	18fb      	adds	r3, r7, r3
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	2201      	movs	r2, #1
 8007f12:	4013      	ands	r3, r2
 8007f14:	d00b      	beq.n	8007f2e <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	2204      	movs	r2, #4
 8007f1c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	2284      	movs	r2, #132	@ 0x84
 8007f22:	589b      	ldr	r3, [r3, r2]
 8007f24:	2202      	movs	r2, #2
 8007f26:	431a      	orrs	r2, r3
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	2184      	movs	r1, #132	@ 0x84
 8007f2c:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007f2e:	23a4      	movs	r3, #164	@ 0xa4
 8007f30:	18fb      	adds	r3, r7, r3
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	2208      	movs	r2, #8
 8007f36:	4013      	ands	r3, r2
 8007f38:	d017      	beq.n	8007f6a <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007f3a:	23a0      	movs	r3, #160	@ 0xa0
 8007f3c:	18fb      	adds	r3, r7, r3
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	2220      	movs	r2, #32
 8007f42:	4013      	ands	r3, r2
 8007f44:	d105      	bne.n	8007f52 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007f46:	239c      	movs	r3, #156	@ 0x9c
 8007f48:	18fb      	adds	r3, r7, r3
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	2201      	movs	r2, #1
 8007f4e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007f50:	d00b      	beq.n	8007f6a <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	2208      	movs	r2, #8
 8007f58:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	2284      	movs	r2, #132	@ 0x84
 8007f5e:	589b      	ldr	r3, [r3, r2]
 8007f60:	2208      	movs	r2, #8
 8007f62:	431a      	orrs	r2, r3
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	2184      	movs	r1, #132	@ 0x84
 8007f68:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007f6a:	23a4      	movs	r3, #164	@ 0xa4
 8007f6c:	18fb      	adds	r3, r7, r3
 8007f6e:	681a      	ldr	r2, [r3, #0]
 8007f70:	2380      	movs	r3, #128	@ 0x80
 8007f72:	011b      	lsls	r3, r3, #4
 8007f74:	4013      	ands	r3, r2
 8007f76:	d013      	beq.n	8007fa0 <HAL_UART_IRQHandler+0x198>
 8007f78:	23a0      	movs	r3, #160	@ 0xa0
 8007f7a:	18fb      	adds	r3, r7, r3
 8007f7c:	681a      	ldr	r2, [r3, #0]
 8007f7e:	2380      	movs	r3, #128	@ 0x80
 8007f80:	04db      	lsls	r3, r3, #19
 8007f82:	4013      	ands	r3, r2
 8007f84:	d00c      	beq.n	8007fa0 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	2280      	movs	r2, #128	@ 0x80
 8007f8c:	0112      	lsls	r2, r2, #4
 8007f8e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	2284      	movs	r2, #132	@ 0x84
 8007f94:	589b      	ldr	r3, [r3, r2]
 8007f96:	2220      	movs	r2, #32
 8007f98:	431a      	orrs	r2, r3
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	2184      	movs	r1, #132	@ 0x84
 8007f9e:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	2284      	movs	r2, #132	@ 0x84
 8007fa4:	589b      	ldr	r3, [r3, r2]
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d100      	bne.n	8007fac <HAL_UART_IRQHandler+0x1a4>
 8007faa:	e21f      	b.n	80083ec <HAL_UART_IRQHandler+0x5e4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007fac:	23a4      	movs	r3, #164	@ 0xa4
 8007fae:	18fb      	adds	r3, r7, r3
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	2220      	movs	r2, #32
 8007fb4:	4013      	ands	r3, r2
 8007fb6:	d00e      	beq.n	8007fd6 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007fb8:	23a0      	movs	r3, #160	@ 0xa0
 8007fba:	18fb      	adds	r3, r7, r3
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	2220      	movs	r2, #32
 8007fc0:	4013      	ands	r3, r2
 8007fc2:	d008      	beq.n	8007fd6 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d004      	beq.n	8007fd6 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007fd0:	687a      	ldr	r2, [r7, #4]
 8007fd2:	0010      	movs	r0, r2
 8007fd4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	2284      	movs	r2, #132	@ 0x84
 8007fda:	589b      	ldr	r3, [r3, r2]
 8007fdc:	2194      	movs	r1, #148	@ 0x94
 8007fde:	187a      	adds	r2, r7, r1
 8007fe0:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	689b      	ldr	r3, [r3, #8]
 8007fe8:	2240      	movs	r2, #64	@ 0x40
 8007fea:	4013      	ands	r3, r2
 8007fec:	2b40      	cmp	r3, #64	@ 0x40
 8007fee:	d004      	beq.n	8007ffa <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007ff0:	187b      	adds	r3, r7, r1
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	2228      	movs	r2, #40	@ 0x28
 8007ff6:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007ff8:	d047      	beq.n	800808a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	0018      	movs	r0, r3
 8007ffe:	f000 fe89 	bl	8008d14 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	689b      	ldr	r3, [r3, #8]
 8008008:	2240      	movs	r2, #64	@ 0x40
 800800a:	4013      	ands	r3, r2
 800800c:	2b40      	cmp	r3, #64	@ 0x40
 800800e:	d137      	bne.n	8008080 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008010:	f3ef 8310 	mrs	r3, PRIMASK
 8008014:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8008016:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008018:	2090      	movs	r0, #144	@ 0x90
 800801a:	183a      	adds	r2, r7, r0
 800801c:	6013      	str	r3, [r2, #0]
 800801e:	2301      	movs	r3, #1
 8008020:	667b      	str	r3, [r7, #100]	@ 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008022:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008024:	f383 8810 	msr	PRIMASK, r3
}
 8008028:	46c0      	nop			@ (mov r8, r8)
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	689a      	ldr	r2, [r3, #8]
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	2140      	movs	r1, #64	@ 0x40
 8008036:	438a      	bics	r2, r1
 8008038:	609a      	str	r2, [r3, #8]
 800803a:	183b      	adds	r3, r7, r0
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008040:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008042:	f383 8810 	msr	PRIMASK, r3
}
 8008046:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800804c:	2b00      	cmp	r3, #0
 800804e:	d012      	beq.n	8008076 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008054:	4a14      	ldr	r2, [pc, #80]	@ (80080a8 <HAL_UART_IRQHandler+0x2a0>)
 8008056:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800805c:	0018      	movs	r0, r3
 800805e:	f7fb fcc5 	bl	80039ec <HAL_DMA_Abort_IT>
 8008062:	1e03      	subs	r3, r0, #0
 8008064:	d01a      	beq.n	800809c <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800806a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008070:	0018      	movs	r0, r3
 8008072:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008074:	e012      	b.n	800809c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	0018      	movs	r0, r3
 800807a:	f000 f9cd 	bl	8008418 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800807e:	e00d      	b.n	800809c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	0018      	movs	r0, r3
 8008084:	f000 f9c8 	bl	8008418 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008088:	e008      	b.n	800809c <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	0018      	movs	r0, r3
 800808e:	f000 f9c3 	bl	8008418 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	2284      	movs	r2, #132	@ 0x84
 8008096:	2100      	movs	r1, #0
 8008098:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800809a:	e1a7      	b.n	80083ec <HAL_UART_IRQHandler+0x5e4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800809c:	46c0      	nop			@ (mov r8, r8)
    return;
 800809e:	e1a5      	b.n	80083ec <HAL_UART_IRQHandler+0x5e4>
 80080a0:	0000080f 	.word	0x0000080f
 80080a4:	04000120 	.word	0x04000120
 80080a8:	08008ddd 	.word	0x08008ddd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80080b0:	2b01      	cmp	r3, #1
 80080b2:	d000      	beq.n	80080b6 <HAL_UART_IRQHandler+0x2ae>
 80080b4:	e159      	b.n	800836a <HAL_UART_IRQHandler+0x562>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80080b6:	23a4      	movs	r3, #164	@ 0xa4
 80080b8:	18fb      	adds	r3, r7, r3
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	2210      	movs	r2, #16
 80080be:	4013      	ands	r3, r2
 80080c0:	d100      	bne.n	80080c4 <HAL_UART_IRQHandler+0x2bc>
 80080c2:	e152      	b.n	800836a <HAL_UART_IRQHandler+0x562>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80080c4:	23a0      	movs	r3, #160	@ 0xa0
 80080c6:	18fb      	adds	r3, r7, r3
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	2210      	movs	r2, #16
 80080cc:	4013      	ands	r3, r2
 80080ce:	d100      	bne.n	80080d2 <HAL_UART_IRQHandler+0x2ca>
 80080d0:	e14b      	b.n	800836a <HAL_UART_IRQHandler+0x562>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	2210      	movs	r2, #16
 80080d8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	689b      	ldr	r3, [r3, #8]
 80080e0:	2240      	movs	r2, #64	@ 0x40
 80080e2:	4013      	ands	r3, r2
 80080e4:	2b40      	cmp	r3, #64	@ 0x40
 80080e6:	d000      	beq.n	80080ea <HAL_UART_IRQHandler+0x2e2>
 80080e8:	e0bf      	b.n	800826a <HAL_UART_IRQHandler+0x462>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	685a      	ldr	r2, [r3, #4]
 80080f2:	217e      	movs	r1, #126	@ 0x7e
 80080f4:	187b      	adds	r3, r7, r1
 80080f6:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80080f8:	187b      	adds	r3, r7, r1
 80080fa:	881b      	ldrh	r3, [r3, #0]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d100      	bne.n	8008102 <HAL_UART_IRQHandler+0x2fa>
 8008100:	e095      	b.n	800822e <HAL_UART_IRQHandler+0x426>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	2258      	movs	r2, #88	@ 0x58
 8008106:	5a9b      	ldrh	r3, [r3, r2]
 8008108:	187a      	adds	r2, r7, r1
 800810a:	8812      	ldrh	r2, [r2, #0]
 800810c:	429a      	cmp	r2, r3
 800810e:	d300      	bcc.n	8008112 <HAL_UART_IRQHandler+0x30a>
 8008110:	e08d      	b.n	800822e <HAL_UART_IRQHandler+0x426>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	187a      	adds	r2, r7, r1
 8008116:	215a      	movs	r1, #90	@ 0x5a
 8008118:	8812      	ldrh	r2, [r2, #0]
 800811a:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	2220      	movs	r2, #32
 8008126:	4013      	ands	r3, r2
 8008128:	d16f      	bne.n	800820a <HAL_UART_IRQHandler+0x402>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800812a:	f3ef 8310 	mrs	r3, PRIMASK
 800812e:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8008130:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008132:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008134:	2301      	movs	r3, #1
 8008136:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008138:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800813a:	f383 8810 	msr	PRIMASK, r3
}
 800813e:	46c0      	nop			@ (mov r8, r8)
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	681a      	ldr	r2, [r3, #0]
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	49ad      	ldr	r1, [pc, #692]	@ (8008400 <HAL_UART_IRQHandler+0x5f8>)
 800814c:	400a      	ands	r2, r1
 800814e:	601a      	str	r2, [r3, #0]
 8008150:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008152:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008154:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008156:	f383 8810 	msr	PRIMASK, r3
}
 800815a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800815c:	f3ef 8310 	mrs	r3, PRIMASK
 8008160:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8008162:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008164:	677b      	str	r3, [r7, #116]	@ 0x74
 8008166:	2301      	movs	r3, #1
 8008168:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800816a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800816c:	f383 8810 	msr	PRIMASK, r3
}
 8008170:	46c0      	nop			@ (mov r8, r8)
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	689a      	ldr	r2, [r3, #8]
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	2101      	movs	r1, #1
 800817e:	438a      	bics	r2, r1
 8008180:	609a      	str	r2, [r3, #8]
 8008182:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008184:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008186:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008188:	f383 8810 	msr	PRIMASK, r3
}
 800818c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800818e:	f3ef 8310 	mrs	r3, PRIMASK
 8008192:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8008194:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008196:	673b      	str	r3, [r7, #112]	@ 0x70
 8008198:	2301      	movs	r3, #1
 800819a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800819c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800819e:	f383 8810 	msr	PRIMASK, r3
}
 80081a2:	46c0      	nop			@ (mov r8, r8)
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	689a      	ldr	r2, [r3, #8]
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	2140      	movs	r1, #64	@ 0x40
 80081b0:	438a      	bics	r2, r1
 80081b2:	609a      	str	r2, [r3, #8]
 80081b4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80081b6:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80081b8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80081ba:	f383 8810 	msr	PRIMASK, r3
}
 80081be:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	2280      	movs	r2, #128	@ 0x80
 80081c4:	2120      	movs	r1, #32
 80081c6:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	2200      	movs	r2, #0
 80081cc:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80081ce:	f3ef 8310 	mrs	r3, PRIMASK
 80081d2:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 80081d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80081d6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80081d8:	2301      	movs	r3, #1
 80081da:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80081dc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80081de:	f383 8810 	msr	PRIMASK, r3
}
 80081e2:	46c0      	nop			@ (mov r8, r8)
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	681a      	ldr	r2, [r3, #0]
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	2110      	movs	r1, #16
 80081f0:	438a      	bics	r2, r1
 80081f2:	601a      	str	r2, [r3, #0]
 80081f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80081f6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80081f8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80081fa:	f383 8810 	msr	PRIMASK, r3
}
 80081fe:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008204:	0018      	movs	r0, r3
 8008206:	f7fb fbb1 	bl	800396c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	2202      	movs	r2, #2
 800820e:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	2258      	movs	r2, #88	@ 0x58
 8008214:	5a9a      	ldrh	r2, [r3, r2]
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	215a      	movs	r1, #90	@ 0x5a
 800821a:	5a5b      	ldrh	r3, [r3, r1]
 800821c:	b29b      	uxth	r3, r3
 800821e:	1ad3      	subs	r3, r2, r3
 8008220:	b29a      	uxth	r2, r3
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	0011      	movs	r1, r2
 8008226:	0018      	movs	r0, r3
 8008228:	f000 f8fe 	bl	8008428 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800822c:	e0e0      	b.n	80083f0 <HAL_UART_IRQHandler+0x5e8>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	2258      	movs	r2, #88	@ 0x58
 8008232:	5a9b      	ldrh	r3, [r3, r2]
 8008234:	227e      	movs	r2, #126	@ 0x7e
 8008236:	18ba      	adds	r2, r7, r2
 8008238:	8812      	ldrh	r2, [r2, #0]
 800823a:	429a      	cmp	r2, r3
 800823c:	d000      	beq.n	8008240 <HAL_UART_IRQHandler+0x438>
 800823e:	e0d7      	b.n	80083f0 <HAL_UART_IRQHandler+0x5e8>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	2220      	movs	r2, #32
 800824a:	4013      	ands	r3, r2
 800824c:	2b20      	cmp	r3, #32
 800824e:	d000      	beq.n	8008252 <HAL_UART_IRQHandler+0x44a>
 8008250:	e0ce      	b.n	80083f0 <HAL_UART_IRQHandler+0x5e8>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	2202      	movs	r2, #2
 8008256:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	2258      	movs	r2, #88	@ 0x58
 800825c:	5a9a      	ldrh	r2, [r3, r2]
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	0011      	movs	r1, r2
 8008262:	0018      	movs	r0, r3
 8008264:	f000 f8e0 	bl	8008428 <HAL_UARTEx_RxEventCallback>
      return;
 8008268:	e0c2      	b.n	80083f0 <HAL_UART_IRQHandler+0x5e8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	2258      	movs	r2, #88	@ 0x58
 800826e:	5a99      	ldrh	r1, [r3, r2]
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	225a      	movs	r2, #90	@ 0x5a
 8008274:	5a9b      	ldrh	r3, [r3, r2]
 8008276:	b29a      	uxth	r2, r3
 8008278:	208e      	movs	r0, #142	@ 0x8e
 800827a:	183b      	adds	r3, r7, r0
 800827c:	1a8a      	subs	r2, r1, r2
 800827e:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	225a      	movs	r2, #90	@ 0x5a
 8008284:	5a9b      	ldrh	r3, [r3, r2]
 8008286:	b29b      	uxth	r3, r3
 8008288:	2b00      	cmp	r3, #0
 800828a:	d100      	bne.n	800828e <HAL_UART_IRQHandler+0x486>
 800828c:	e0b2      	b.n	80083f4 <HAL_UART_IRQHandler+0x5ec>
          && (nb_rx_data > 0U))
 800828e:	183b      	adds	r3, r7, r0
 8008290:	881b      	ldrh	r3, [r3, #0]
 8008292:	2b00      	cmp	r3, #0
 8008294:	d100      	bne.n	8008298 <HAL_UART_IRQHandler+0x490>
 8008296:	e0ad      	b.n	80083f4 <HAL_UART_IRQHandler+0x5ec>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008298:	f3ef 8310 	mrs	r3, PRIMASK
 800829c:	60fb      	str	r3, [r7, #12]
  return(result);
 800829e:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80082a0:	2488      	movs	r4, #136	@ 0x88
 80082a2:	193a      	adds	r2, r7, r4
 80082a4:	6013      	str	r3, [r2, #0]
 80082a6:	2301      	movs	r3, #1
 80082a8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80082aa:	693b      	ldr	r3, [r7, #16]
 80082ac:	f383 8810 	msr	PRIMASK, r3
}
 80082b0:	46c0      	nop			@ (mov r8, r8)
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	681a      	ldr	r2, [r3, #0]
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	4951      	ldr	r1, [pc, #324]	@ (8008404 <HAL_UART_IRQHandler+0x5fc>)
 80082be:	400a      	ands	r2, r1
 80082c0:	601a      	str	r2, [r3, #0]
 80082c2:	193b      	adds	r3, r7, r4
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80082c8:	697b      	ldr	r3, [r7, #20]
 80082ca:	f383 8810 	msr	PRIMASK, r3
}
 80082ce:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80082d0:	f3ef 8310 	mrs	r3, PRIMASK
 80082d4:	61bb      	str	r3, [r7, #24]
  return(result);
 80082d6:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80082d8:	2484      	movs	r4, #132	@ 0x84
 80082da:	193a      	adds	r2, r7, r4
 80082dc:	6013      	str	r3, [r2, #0]
 80082de:	2301      	movs	r3, #1
 80082e0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80082e2:	69fb      	ldr	r3, [r7, #28]
 80082e4:	f383 8810 	msr	PRIMASK, r3
}
 80082e8:	46c0      	nop			@ (mov r8, r8)
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	689a      	ldr	r2, [r3, #8]
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	2101      	movs	r1, #1
 80082f6:	438a      	bics	r2, r1
 80082f8:	609a      	str	r2, [r3, #8]
 80082fa:	193b      	adds	r3, r7, r4
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008300:	6a3b      	ldr	r3, [r7, #32]
 8008302:	f383 8810 	msr	PRIMASK, r3
}
 8008306:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	2280      	movs	r2, #128	@ 0x80
 800830c:	2120      	movs	r1, #32
 800830e:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	2200      	movs	r2, #0
 8008314:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	2200      	movs	r2, #0
 800831a:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800831c:	f3ef 8310 	mrs	r3, PRIMASK
 8008320:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8008322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008324:	2480      	movs	r4, #128	@ 0x80
 8008326:	193a      	adds	r2, r7, r4
 8008328:	6013      	str	r3, [r2, #0]
 800832a:	2301      	movs	r3, #1
 800832c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800832e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008330:	f383 8810 	msr	PRIMASK, r3
}
 8008334:	46c0      	nop			@ (mov r8, r8)
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	681a      	ldr	r2, [r3, #0]
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	2110      	movs	r1, #16
 8008342:	438a      	bics	r2, r1
 8008344:	601a      	str	r2, [r3, #0]
 8008346:	193b      	adds	r3, r7, r4
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800834c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800834e:	f383 8810 	msr	PRIMASK, r3
}
 8008352:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	2202      	movs	r2, #2
 8008358:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800835a:	183b      	adds	r3, r7, r0
 800835c:	881a      	ldrh	r2, [r3, #0]
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	0011      	movs	r1, r2
 8008362:	0018      	movs	r0, r3
 8008364:	f000 f860 	bl	8008428 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008368:	e044      	b.n	80083f4 <HAL_UART_IRQHandler+0x5ec>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800836a:	23a4      	movs	r3, #164	@ 0xa4
 800836c:	18fb      	adds	r3, r7, r3
 800836e:	681a      	ldr	r2, [r3, #0]
 8008370:	2380      	movs	r3, #128	@ 0x80
 8008372:	035b      	lsls	r3, r3, #13
 8008374:	4013      	ands	r3, r2
 8008376:	d010      	beq.n	800839a <HAL_UART_IRQHandler+0x592>
 8008378:	239c      	movs	r3, #156	@ 0x9c
 800837a:	18fb      	adds	r3, r7, r3
 800837c:	681a      	ldr	r2, [r3, #0]
 800837e:	2380      	movs	r3, #128	@ 0x80
 8008380:	03db      	lsls	r3, r3, #15
 8008382:	4013      	ands	r3, r2
 8008384:	d009      	beq.n	800839a <HAL_UART_IRQHandler+0x592>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	2280      	movs	r2, #128	@ 0x80
 800838c:	0352      	lsls	r2, r2, #13
 800838e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	0018      	movs	r0, r3
 8008394:	f000 fd60 	bl	8008e58 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008398:	e02f      	b.n	80083fa <HAL_UART_IRQHandler+0x5f2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800839a:	23a4      	movs	r3, #164	@ 0xa4
 800839c:	18fb      	adds	r3, r7, r3
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	2280      	movs	r2, #128	@ 0x80
 80083a2:	4013      	ands	r3, r2
 80083a4:	d00f      	beq.n	80083c6 <HAL_UART_IRQHandler+0x5be>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80083a6:	23a0      	movs	r3, #160	@ 0xa0
 80083a8:	18fb      	adds	r3, r7, r3
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	2280      	movs	r2, #128	@ 0x80
 80083ae:	4013      	ands	r3, r2
 80083b0:	d009      	beq.n	80083c6 <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d01e      	beq.n	80083f8 <HAL_UART_IRQHandler+0x5f0>
    {
      huart->TxISR(huart);
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80083be:	687a      	ldr	r2, [r7, #4]
 80083c0:	0010      	movs	r0, r2
 80083c2:	4798      	blx	r3
    }
    return;
 80083c4:	e018      	b.n	80083f8 <HAL_UART_IRQHandler+0x5f0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80083c6:	23a4      	movs	r3, #164	@ 0xa4
 80083c8:	18fb      	adds	r3, r7, r3
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	2240      	movs	r2, #64	@ 0x40
 80083ce:	4013      	ands	r3, r2
 80083d0:	d013      	beq.n	80083fa <HAL_UART_IRQHandler+0x5f2>
 80083d2:	23a0      	movs	r3, #160	@ 0xa0
 80083d4:	18fb      	adds	r3, r7, r3
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	2240      	movs	r2, #64	@ 0x40
 80083da:	4013      	ands	r3, r2
 80083dc:	d00d      	beq.n	80083fa <HAL_UART_IRQHandler+0x5f2>
  {
    UART_EndTransmit_IT(huart);
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	0018      	movs	r0, r3
 80083e2:	f000 fd0e 	bl	8008e02 <UART_EndTransmit_IT>
    return;
 80083e6:	e008      	b.n	80083fa <HAL_UART_IRQHandler+0x5f2>
      return;
 80083e8:	46c0      	nop			@ (mov r8, r8)
 80083ea:	e006      	b.n	80083fa <HAL_UART_IRQHandler+0x5f2>
    return;
 80083ec:	46c0      	nop			@ (mov r8, r8)
 80083ee:	e004      	b.n	80083fa <HAL_UART_IRQHandler+0x5f2>
      return;
 80083f0:	46c0      	nop			@ (mov r8, r8)
 80083f2:	e002      	b.n	80083fa <HAL_UART_IRQHandler+0x5f2>
      return;
 80083f4:	46c0      	nop			@ (mov r8, r8)
 80083f6:	e000      	b.n	80083fa <HAL_UART_IRQHandler+0x5f2>
    return;
 80083f8:	46c0      	nop			@ (mov r8, r8)
  }

}
 80083fa:	46bd      	mov	sp, r7
 80083fc:	b02b      	add	sp, #172	@ 0xac
 80083fe:	bd90      	pop	{r4, r7, pc}
 8008400:	fffffeff 	.word	0xfffffeff
 8008404:	fffffedf 	.word	0xfffffedf

08008408 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008408:	b580      	push	{r7, lr}
 800840a:	b082      	sub	sp, #8
 800840c:	af00      	add	r7, sp, #0
 800840e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008410:	46c0      	nop			@ (mov r8, r8)
 8008412:	46bd      	mov	sp, r7
 8008414:	b002      	add	sp, #8
 8008416:	bd80      	pop	{r7, pc}

08008418 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008418:	b580      	push	{r7, lr}
 800841a:	b082      	sub	sp, #8
 800841c:	af00      	add	r7, sp, #0
 800841e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008420:	46c0      	nop			@ (mov r8, r8)
 8008422:	46bd      	mov	sp, r7
 8008424:	b002      	add	sp, #8
 8008426:	bd80      	pop	{r7, pc}

08008428 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008428:	b580      	push	{r7, lr}
 800842a:	b082      	sub	sp, #8
 800842c:	af00      	add	r7, sp, #0
 800842e:	6078      	str	r0, [r7, #4]
 8008430:	000a      	movs	r2, r1
 8008432:	1cbb      	adds	r3, r7, #2
 8008434:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008436:	46c0      	nop			@ (mov r8, r8)
 8008438:	46bd      	mov	sp, r7
 800843a:	b002      	add	sp, #8
 800843c:	bd80      	pop	{r7, pc}
	...

08008440 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008440:	b5b0      	push	{r4, r5, r7, lr}
 8008442:	b08e      	sub	sp, #56	@ 0x38
 8008444:	af00      	add	r7, sp, #0
 8008446:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008448:	231a      	movs	r3, #26
 800844a:	2218      	movs	r2, #24
 800844c:	189b      	adds	r3, r3, r2
 800844e:	19db      	adds	r3, r3, r7
 8008450:	2200      	movs	r2, #0
 8008452:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008454:	69fb      	ldr	r3, [r7, #28]
 8008456:	689a      	ldr	r2, [r3, #8]
 8008458:	69fb      	ldr	r3, [r7, #28]
 800845a:	691b      	ldr	r3, [r3, #16]
 800845c:	431a      	orrs	r2, r3
 800845e:	69fb      	ldr	r3, [r7, #28]
 8008460:	695b      	ldr	r3, [r3, #20]
 8008462:	431a      	orrs	r2, r3
 8008464:	69fb      	ldr	r3, [r7, #28]
 8008466:	69db      	ldr	r3, [r3, #28]
 8008468:	4313      	orrs	r3, r2
 800846a:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800846c:	69fb      	ldr	r3, [r7, #28]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	4ac3      	ldr	r2, [pc, #780]	@ (8008780 <UART_SetConfig+0x340>)
 8008474:	4013      	ands	r3, r2
 8008476:	0019      	movs	r1, r3
 8008478:	69fb      	ldr	r3, [r7, #28]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800847e:	430a      	orrs	r2, r1
 8008480:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008482:	69fb      	ldr	r3, [r7, #28]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	685b      	ldr	r3, [r3, #4]
 8008488:	4abe      	ldr	r2, [pc, #760]	@ (8008784 <UART_SetConfig+0x344>)
 800848a:	4013      	ands	r3, r2
 800848c:	0019      	movs	r1, r3
 800848e:	69fb      	ldr	r3, [r7, #28]
 8008490:	68da      	ldr	r2, [r3, #12]
 8008492:	69fb      	ldr	r3, [r7, #28]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	430a      	orrs	r2, r1
 8008498:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800849a:	69fb      	ldr	r3, [r7, #28]
 800849c:	699b      	ldr	r3, [r3, #24]
 800849e:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80084a0:	69fb      	ldr	r3, [r7, #28]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	4ab8      	ldr	r2, [pc, #736]	@ (8008788 <UART_SetConfig+0x348>)
 80084a6:	4293      	cmp	r3, r2
 80084a8:	d004      	beq.n	80084b4 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80084aa:	69fb      	ldr	r3, [r7, #28]
 80084ac:	6a1b      	ldr	r3, [r3, #32]
 80084ae:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80084b0:	4313      	orrs	r3, r2
 80084b2:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80084b4:	69fb      	ldr	r3, [r7, #28]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	689b      	ldr	r3, [r3, #8]
 80084ba:	4ab4      	ldr	r2, [pc, #720]	@ (800878c <UART_SetConfig+0x34c>)
 80084bc:	4013      	ands	r3, r2
 80084be:	0019      	movs	r1, r3
 80084c0:	69fb      	ldr	r3, [r7, #28]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80084c6:	430a      	orrs	r2, r1
 80084c8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80084ca:	69fb      	ldr	r3, [r7, #28]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	4ab0      	ldr	r2, [pc, #704]	@ (8008790 <UART_SetConfig+0x350>)
 80084d0:	4293      	cmp	r3, r2
 80084d2:	d131      	bne.n	8008538 <UART_SetConfig+0xf8>
 80084d4:	4baf      	ldr	r3, [pc, #700]	@ (8008794 <UART_SetConfig+0x354>)
 80084d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80084d8:	2203      	movs	r2, #3
 80084da:	4013      	ands	r3, r2
 80084dc:	2b03      	cmp	r3, #3
 80084de:	d01d      	beq.n	800851c <UART_SetConfig+0xdc>
 80084e0:	d823      	bhi.n	800852a <UART_SetConfig+0xea>
 80084e2:	2b02      	cmp	r3, #2
 80084e4:	d00c      	beq.n	8008500 <UART_SetConfig+0xc0>
 80084e6:	d820      	bhi.n	800852a <UART_SetConfig+0xea>
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d002      	beq.n	80084f2 <UART_SetConfig+0xb2>
 80084ec:	2b01      	cmp	r3, #1
 80084ee:	d00e      	beq.n	800850e <UART_SetConfig+0xce>
 80084f0:	e01b      	b.n	800852a <UART_SetConfig+0xea>
 80084f2:	231b      	movs	r3, #27
 80084f4:	2218      	movs	r2, #24
 80084f6:	189b      	adds	r3, r3, r2
 80084f8:	19db      	adds	r3, r3, r7
 80084fa:	2201      	movs	r2, #1
 80084fc:	701a      	strb	r2, [r3, #0]
 80084fe:	e0b4      	b.n	800866a <UART_SetConfig+0x22a>
 8008500:	231b      	movs	r3, #27
 8008502:	2218      	movs	r2, #24
 8008504:	189b      	adds	r3, r3, r2
 8008506:	19db      	adds	r3, r3, r7
 8008508:	2202      	movs	r2, #2
 800850a:	701a      	strb	r2, [r3, #0]
 800850c:	e0ad      	b.n	800866a <UART_SetConfig+0x22a>
 800850e:	231b      	movs	r3, #27
 8008510:	2218      	movs	r2, #24
 8008512:	189b      	adds	r3, r3, r2
 8008514:	19db      	adds	r3, r3, r7
 8008516:	2204      	movs	r2, #4
 8008518:	701a      	strb	r2, [r3, #0]
 800851a:	e0a6      	b.n	800866a <UART_SetConfig+0x22a>
 800851c:	231b      	movs	r3, #27
 800851e:	2218      	movs	r2, #24
 8008520:	189b      	adds	r3, r3, r2
 8008522:	19db      	adds	r3, r3, r7
 8008524:	2208      	movs	r2, #8
 8008526:	701a      	strb	r2, [r3, #0]
 8008528:	e09f      	b.n	800866a <UART_SetConfig+0x22a>
 800852a:	231b      	movs	r3, #27
 800852c:	2218      	movs	r2, #24
 800852e:	189b      	adds	r3, r3, r2
 8008530:	19db      	adds	r3, r3, r7
 8008532:	2210      	movs	r2, #16
 8008534:	701a      	strb	r2, [r3, #0]
 8008536:	e098      	b.n	800866a <UART_SetConfig+0x22a>
 8008538:	69fb      	ldr	r3, [r7, #28]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	4a96      	ldr	r2, [pc, #600]	@ (8008798 <UART_SetConfig+0x358>)
 800853e:	4293      	cmp	r3, r2
 8008540:	d131      	bne.n	80085a6 <UART_SetConfig+0x166>
 8008542:	4b94      	ldr	r3, [pc, #592]	@ (8008794 <UART_SetConfig+0x354>)
 8008544:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008546:	220c      	movs	r2, #12
 8008548:	4013      	ands	r3, r2
 800854a:	2b0c      	cmp	r3, #12
 800854c:	d01d      	beq.n	800858a <UART_SetConfig+0x14a>
 800854e:	d823      	bhi.n	8008598 <UART_SetConfig+0x158>
 8008550:	2b08      	cmp	r3, #8
 8008552:	d00c      	beq.n	800856e <UART_SetConfig+0x12e>
 8008554:	d820      	bhi.n	8008598 <UART_SetConfig+0x158>
 8008556:	2b00      	cmp	r3, #0
 8008558:	d002      	beq.n	8008560 <UART_SetConfig+0x120>
 800855a:	2b04      	cmp	r3, #4
 800855c:	d00e      	beq.n	800857c <UART_SetConfig+0x13c>
 800855e:	e01b      	b.n	8008598 <UART_SetConfig+0x158>
 8008560:	231b      	movs	r3, #27
 8008562:	2218      	movs	r2, #24
 8008564:	189b      	adds	r3, r3, r2
 8008566:	19db      	adds	r3, r3, r7
 8008568:	2200      	movs	r2, #0
 800856a:	701a      	strb	r2, [r3, #0]
 800856c:	e07d      	b.n	800866a <UART_SetConfig+0x22a>
 800856e:	231b      	movs	r3, #27
 8008570:	2218      	movs	r2, #24
 8008572:	189b      	adds	r3, r3, r2
 8008574:	19db      	adds	r3, r3, r7
 8008576:	2202      	movs	r2, #2
 8008578:	701a      	strb	r2, [r3, #0]
 800857a:	e076      	b.n	800866a <UART_SetConfig+0x22a>
 800857c:	231b      	movs	r3, #27
 800857e:	2218      	movs	r2, #24
 8008580:	189b      	adds	r3, r3, r2
 8008582:	19db      	adds	r3, r3, r7
 8008584:	2204      	movs	r2, #4
 8008586:	701a      	strb	r2, [r3, #0]
 8008588:	e06f      	b.n	800866a <UART_SetConfig+0x22a>
 800858a:	231b      	movs	r3, #27
 800858c:	2218      	movs	r2, #24
 800858e:	189b      	adds	r3, r3, r2
 8008590:	19db      	adds	r3, r3, r7
 8008592:	2208      	movs	r2, #8
 8008594:	701a      	strb	r2, [r3, #0]
 8008596:	e068      	b.n	800866a <UART_SetConfig+0x22a>
 8008598:	231b      	movs	r3, #27
 800859a:	2218      	movs	r2, #24
 800859c:	189b      	adds	r3, r3, r2
 800859e:	19db      	adds	r3, r3, r7
 80085a0:	2210      	movs	r2, #16
 80085a2:	701a      	strb	r2, [r3, #0]
 80085a4:	e061      	b.n	800866a <UART_SetConfig+0x22a>
 80085a6:	69fb      	ldr	r3, [r7, #28]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	4a7c      	ldr	r2, [pc, #496]	@ (800879c <UART_SetConfig+0x35c>)
 80085ac:	4293      	cmp	r3, r2
 80085ae:	d106      	bne.n	80085be <UART_SetConfig+0x17e>
 80085b0:	231b      	movs	r3, #27
 80085b2:	2218      	movs	r2, #24
 80085b4:	189b      	adds	r3, r3, r2
 80085b6:	19db      	adds	r3, r3, r7
 80085b8:	2200      	movs	r2, #0
 80085ba:	701a      	strb	r2, [r3, #0]
 80085bc:	e055      	b.n	800866a <UART_SetConfig+0x22a>
 80085be:	69fb      	ldr	r3, [r7, #28]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	4a77      	ldr	r2, [pc, #476]	@ (80087a0 <UART_SetConfig+0x360>)
 80085c4:	4293      	cmp	r3, r2
 80085c6:	d106      	bne.n	80085d6 <UART_SetConfig+0x196>
 80085c8:	231b      	movs	r3, #27
 80085ca:	2218      	movs	r2, #24
 80085cc:	189b      	adds	r3, r3, r2
 80085ce:	19db      	adds	r3, r3, r7
 80085d0:	2200      	movs	r2, #0
 80085d2:	701a      	strb	r2, [r3, #0]
 80085d4:	e049      	b.n	800866a <UART_SetConfig+0x22a>
 80085d6:	69fb      	ldr	r3, [r7, #28]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	4a6b      	ldr	r2, [pc, #428]	@ (8008788 <UART_SetConfig+0x348>)
 80085dc:	4293      	cmp	r3, r2
 80085de:	d13e      	bne.n	800865e <UART_SetConfig+0x21e>
 80085e0:	4b6c      	ldr	r3, [pc, #432]	@ (8008794 <UART_SetConfig+0x354>)
 80085e2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80085e4:	23c0      	movs	r3, #192	@ 0xc0
 80085e6:	011b      	lsls	r3, r3, #4
 80085e8:	4013      	ands	r3, r2
 80085ea:	22c0      	movs	r2, #192	@ 0xc0
 80085ec:	0112      	lsls	r2, r2, #4
 80085ee:	4293      	cmp	r3, r2
 80085f0:	d027      	beq.n	8008642 <UART_SetConfig+0x202>
 80085f2:	22c0      	movs	r2, #192	@ 0xc0
 80085f4:	0112      	lsls	r2, r2, #4
 80085f6:	4293      	cmp	r3, r2
 80085f8:	d82a      	bhi.n	8008650 <UART_SetConfig+0x210>
 80085fa:	2280      	movs	r2, #128	@ 0x80
 80085fc:	0112      	lsls	r2, r2, #4
 80085fe:	4293      	cmp	r3, r2
 8008600:	d011      	beq.n	8008626 <UART_SetConfig+0x1e6>
 8008602:	2280      	movs	r2, #128	@ 0x80
 8008604:	0112      	lsls	r2, r2, #4
 8008606:	4293      	cmp	r3, r2
 8008608:	d822      	bhi.n	8008650 <UART_SetConfig+0x210>
 800860a:	2b00      	cmp	r3, #0
 800860c:	d004      	beq.n	8008618 <UART_SetConfig+0x1d8>
 800860e:	2280      	movs	r2, #128	@ 0x80
 8008610:	00d2      	lsls	r2, r2, #3
 8008612:	4293      	cmp	r3, r2
 8008614:	d00e      	beq.n	8008634 <UART_SetConfig+0x1f4>
 8008616:	e01b      	b.n	8008650 <UART_SetConfig+0x210>
 8008618:	231b      	movs	r3, #27
 800861a:	2218      	movs	r2, #24
 800861c:	189b      	adds	r3, r3, r2
 800861e:	19db      	adds	r3, r3, r7
 8008620:	2200      	movs	r2, #0
 8008622:	701a      	strb	r2, [r3, #0]
 8008624:	e021      	b.n	800866a <UART_SetConfig+0x22a>
 8008626:	231b      	movs	r3, #27
 8008628:	2218      	movs	r2, #24
 800862a:	189b      	adds	r3, r3, r2
 800862c:	19db      	adds	r3, r3, r7
 800862e:	2202      	movs	r2, #2
 8008630:	701a      	strb	r2, [r3, #0]
 8008632:	e01a      	b.n	800866a <UART_SetConfig+0x22a>
 8008634:	231b      	movs	r3, #27
 8008636:	2218      	movs	r2, #24
 8008638:	189b      	adds	r3, r3, r2
 800863a:	19db      	adds	r3, r3, r7
 800863c:	2204      	movs	r2, #4
 800863e:	701a      	strb	r2, [r3, #0]
 8008640:	e013      	b.n	800866a <UART_SetConfig+0x22a>
 8008642:	231b      	movs	r3, #27
 8008644:	2218      	movs	r2, #24
 8008646:	189b      	adds	r3, r3, r2
 8008648:	19db      	adds	r3, r3, r7
 800864a:	2208      	movs	r2, #8
 800864c:	701a      	strb	r2, [r3, #0]
 800864e:	e00c      	b.n	800866a <UART_SetConfig+0x22a>
 8008650:	231b      	movs	r3, #27
 8008652:	2218      	movs	r2, #24
 8008654:	189b      	adds	r3, r3, r2
 8008656:	19db      	adds	r3, r3, r7
 8008658:	2210      	movs	r2, #16
 800865a:	701a      	strb	r2, [r3, #0]
 800865c:	e005      	b.n	800866a <UART_SetConfig+0x22a>
 800865e:	231b      	movs	r3, #27
 8008660:	2218      	movs	r2, #24
 8008662:	189b      	adds	r3, r3, r2
 8008664:	19db      	adds	r3, r3, r7
 8008666:	2210      	movs	r2, #16
 8008668:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800866a:	69fb      	ldr	r3, [r7, #28]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	4a46      	ldr	r2, [pc, #280]	@ (8008788 <UART_SetConfig+0x348>)
 8008670:	4293      	cmp	r3, r2
 8008672:	d000      	beq.n	8008676 <UART_SetConfig+0x236>
 8008674:	e09a      	b.n	80087ac <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008676:	231b      	movs	r3, #27
 8008678:	2218      	movs	r2, #24
 800867a:	189b      	adds	r3, r3, r2
 800867c:	19db      	adds	r3, r3, r7
 800867e:	781b      	ldrb	r3, [r3, #0]
 8008680:	2b08      	cmp	r3, #8
 8008682:	d01d      	beq.n	80086c0 <UART_SetConfig+0x280>
 8008684:	dc20      	bgt.n	80086c8 <UART_SetConfig+0x288>
 8008686:	2b04      	cmp	r3, #4
 8008688:	d015      	beq.n	80086b6 <UART_SetConfig+0x276>
 800868a:	dc1d      	bgt.n	80086c8 <UART_SetConfig+0x288>
 800868c:	2b00      	cmp	r3, #0
 800868e:	d002      	beq.n	8008696 <UART_SetConfig+0x256>
 8008690:	2b02      	cmp	r3, #2
 8008692:	d005      	beq.n	80086a0 <UART_SetConfig+0x260>
 8008694:	e018      	b.n	80086c8 <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008696:	f7fe fc55 	bl	8006f44 <HAL_RCC_GetPCLK1Freq>
 800869a:	0003      	movs	r3, r0
 800869c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800869e:	e01c      	b.n	80086da <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80086a0:	4b3c      	ldr	r3, [pc, #240]	@ (8008794 <UART_SetConfig+0x354>)
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	2210      	movs	r2, #16
 80086a6:	4013      	ands	r3, r2
 80086a8:	d002      	beq.n	80086b0 <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80086aa:	4b3e      	ldr	r3, [pc, #248]	@ (80087a4 <UART_SetConfig+0x364>)
 80086ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80086ae:	e014      	b.n	80086da <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 80086b0:	4b3d      	ldr	r3, [pc, #244]	@ (80087a8 <UART_SetConfig+0x368>)
 80086b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80086b4:	e011      	b.n	80086da <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80086b6:	f7fe fbb5 	bl	8006e24 <HAL_RCC_GetSysClockFreq>
 80086ba:	0003      	movs	r3, r0
 80086bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80086be:	e00c      	b.n	80086da <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80086c0:	2380      	movs	r3, #128	@ 0x80
 80086c2:	021b      	lsls	r3, r3, #8
 80086c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80086c6:	e008      	b.n	80086da <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 80086c8:	2300      	movs	r3, #0
 80086ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80086cc:	231a      	movs	r3, #26
 80086ce:	2218      	movs	r2, #24
 80086d0:	189b      	adds	r3, r3, r2
 80086d2:	19db      	adds	r3, r3, r7
 80086d4:	2201      	movs	r2, #1
 80086d6:	701a      	strb	r2, [r3, #0]
        break;
 80086d8:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80086da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d100      	bne.n	80086e2 <UART_SetConfig+0x2a2>
 80086e0:	e133      	b.n	800894a <UART_SetConfig+0x50a>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80086e2:	69fb      	ldr	r3, [r7, #28]
 80086e4:	685a      	ldr	r2, [r3, #4]
 80086e6:	0013      	movs	r3, r2
 80086e8:	005b      	lsls	r3, r3, #1
 80086ea:	189b      	adds	r3, r3, r2
 80086ec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80086ee:	429a      	cmp	r2, r3
 80086f0:	d305      	bcc.n	80086fe <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 80086f2:	69fb      	ldr	r3, [r7, #28]
 80086f4:	685b      	ldr	r3, [r3, #4]
 80086f6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80086f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80086fa:	429a      	cmp	r2, r3
 80086fc:	d906      	bls.n	800870c <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 80086fe:	231a      	movs	r3, #26
 8008700:	2218      	movs	r2, #24
 8008702:	189b      	adds	r3, r3, r2
 8008704:	19db      	adds	r3, r3, r7
 8008706:	2201      	movs	r2, #1
 8008708:	701a      	strb	r2, [r3, #0]
 800870a:	e11e      	b.n	800894a <UART_SetConfig+0x50a>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800870c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800870e:	613b      	str	r3, [r7, #16]
 8008710:	2300      	movs	r3, #0
 8008712:	617b      	str	r3, [r7, #20]
 8008714:	6939      	ldr	r1, [r7, #16]
 8008716:	697a      	ldr	r2, [r7, #20]
 8008718:	000b      	movs	r3, r1
 800871a:	0e1b      	lsrs	r3, r3, #24
 800871c:	0010      	movs	r0, r2
 800871e:	0205      	lsls	r5, r0, #8
 8008720:	431d      	orrs	r5, r3
 8008722:	000b      	movs	r3, r1
 8008724:	021c      	lsls	r4, r3, #8
 8008726:	69fb      	ldr	r3, [r7, #28]
 8008728:	685b      	ldr	r3, [r3, #4]
 800872a:	085b      	lsrs	r3, r3, #1
 800872c:	60bb      	str	r3, [r7, #8]
 800872e:	2300      	movs	r3, #0
 8008730:	60fb      	str	r3, [r7, #12]
 8008732:	68b8      	ldr	r0, [r7, #8]
 8008734:	68f9      	ldr	r1, [r7, #12]
 8008736:	1900      	adds	r0, r0, r4
 8008738:	4169      	adcs	r1, r5
 800873a:	69fb      	ldr	r3, [r7, #28]
 800873c:	685b      	ldr	r3, [r3, #4]
 800873e:	603b      	str	r3, [r7, #0]
 8008740:	2300      	movs	r3, #0
 8008742:	607b      	str	r3, [r7, #4]
 8008744:	683a      	ldr	r2, [r7, #0]
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	f7f7 feae 	bl	80004a8 <__aeabi_uldivmod>
 800874c:	0002      	movs	r2, r0
 800874e:	000b      	movs	r3, r1
 8008750:	0013      	movs	r3, r2
 8008752:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008754:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008756:	23c0      	movs	r3, #192	@ 0xc0
 8008758:	009b      	lsls	r3, r3, #2
 800875a:	429a      	cmp	r2, r3
 800875c:	d309      	bcc.n	8008772 <UART_SetConfig+0x332>
 800875e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008760:	2380      	movs	r3, #128	@ 0x80
 8008762:	035b      	lsls	r3, r3, #13
 8008764:	429a      	cmp	r2, r3
 8008766:	d204      	bcs.n	8008772 <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 8008768:	69fb      	ldr	r3, [r7, #28]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800876e:	60da      	str	r2, [r3, #12]
 8008770:	e0eb      	b.n	800894a <UART_SetConfig+0x50a>
        }
        else
        {
          ret = HAL_ERROR;
 8008772:	231a      	movs	r3, #26
 8008774:	2218      	movs	r2, #24
 8008776:	189b      	adds	r3, r3, r2
 8008778:	19db      	adds	r3, r3, r7
 800877a:	2201      	movs	r2, #1
 800877c:	701a      	strb	r2, [r3, #0]
 800877e:	e0e4      	b.n	800894a <UART_SetConfig+0x50a>
 8008780:	efff69f3 	.word	0xefff69f3
 8008784:	ffffcfff 	.word	0xffffcfff
 8008788:	40004800 	.word	0x40004800
 800878c:	fffff4ff 	.word	0xfffff4ff
 8008790:	40013800 	.word	0x40013800
 8008794:	40021000 	.word	0x40021000
 8008798:	40004400 	.word	0x40004400
 800879c:	40004c00 	.word	0x40004c00
 80087a0:	40005000 	.word	0x40005000
 80087a4:	003d0900 	.word	0x003d0900
 80087a8:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80087ac:	69fb      	ldr	r3, [r7, #28]
 80087ae:	69da      	ldr	r2, [r3, #28]
 80087b0:	2380      	movs	r3, #128	@ 0x80
 80087b2:	021b      	lsls	r3, r3, #8
 80087b4:	429a      	cmp	r2, r3
 80087b6:	d000      	beq.n	80087ba <UART_SetConfig+0x37a>
 80087b8:	e070      	b.n	800889c <UART_SetConfig+0x45c>
  {
    switch (clocksource)
 80087ba:	231b      	movs	r3, #27
 80087bc:	2218      	movs	r2, #24
 80087be:	189b      	adds	r3, r3, r2
 80087c0:	19db      	adds	r3, r3, r7
 80087c2:	781b      	ldrb	r3, [r3, #0]
 80087c4:	2b08      	cmp	r3, #8
 80087c6:	d822      	bhi.n	800880e <UART_SetConfig+0x3ce>
 80087c8:	009a      	lsls	r2, r3, #2
 80087ca:	4b67      	ldr	r3, [pc, #412]	@ (8008968 <UART_SetConfig+0x528>)
 80087cc:	18d3      	adds	r3, r2, r3
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80087d2:	f7fe fbb7 	bl	8006f44 <HAL_RCC_GetPCLK1Freq>
 80087d6:	0003      	movs	r3, r0
 80087d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80087da:	e021      	b.n	8008820 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80087dc:	f7fe fbc8 	bl	8006f70 <HAL_RCC_GetPCLK2Freq>
 80087e0:	0003      	movs	r3, r0
 80087e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80087e4:	e01c      	b.n	8008820 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80087e6:	4b61      	ldr	r3, [pc, #388]	@ (800896c <UART_SetConfig+0x52c>)
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	2210      	movs	r2, #16
 80087ec:	4013      	ands	r3, r2
 80087ee:	d002      	beq.n	80087f6 <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80087f0:	4b5f      	ldr	r3, [pc, #380]	@ (8008970 <UART_SetConfig+0x530>)
 80087f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80087f4:	e014      	b.n	8008820 <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 80087f6:	4b5f      	ldr	r3, [pc, #380]	@ (8008974 <UART_SetConfig+0x534>)
 80087f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80087fa:	e011      	b.n	8008820 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80087fc:	f7fe fb12 	bl	8006e24 <HAL_RCC_GetSysClockFreq>
 8008800:	0003      	movs	r3, r0
 8008802:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8008804:	e00c      	b.n	8008820 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008806:	2380      	movs	r3, #128	@ 0x80
 8008808:	021b      	lsls	r3, r3, #8
 800880a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800880c:	e008      	b.n	8008820 <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 800880e:	2300      	movs	r3, #0
 8008810:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8008812:	231a      	movs	r3, #26
 8008814:	2218      	movs	r2, #24
 8008816:	189b      	adds	r3, r3, r2
 8008818:	19db      	adds	r3, r3, r7
 800881a:	2201      	movs	r2, #1
 800881c:	701a      	strb	r2, [r3, #0]
        break;
 800881e:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008820:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008822:	2b00      	cmp	r3, #0
 8008824:	d100      	bne.n	8008828 <UART_SetConfig+0x3e8>
 8008826:	e090      	b.n	800894a <UART_SetConfig+0x50a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008828:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800882a:	005a      	lsls	r2, r3, #1
 800882c:	69fb      	ldr	r3, [r7, #28]
 800882e:	685b      	ldr	r3, [r3, #4]
 8008830:	085b      	lsrs	r3, r3, #1
 8008832:	18d2      	adds	r2, r2, r3
 8008834:	69fb      	ldr	r3, [r7, #28]
 8008836:	685b      	ldr	r3, [r3, #4]
 8008838:	0019      	movs	r1, r3
 800883a:	0010      	movs	r0, r2
 800883c:	f7f7 fc80 	bl	8000140 <__udivsi3>
 8008840:	0003      	movs	r3, r0
 8008842:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008844:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008846:	2b0f      	cmp	r3, #15
 8008848:	d921      	bls.n	800888e <UART_SetConfig+0x44e>
 800884a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800884c:	2380      	movs	r3, #128	@ 0x80
 800884e:	025b      	lsls	r3, r3, #9
 8008850:	429a      	cmp	r2, r3
 8008852:	d21c      	bcs.n	800888e <UART_SetConfig+0x44e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008854:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008856:	b29a      	uxth	r2, r3
 8008858:	200e      	movs	r0, #14
 800885a:	2418      	movs	r4, #24
 800885c:	1903      	adds	r3, r0, r4
 800885e:	19db      	adds	r3, r3, r7
 8008860:	210f      	movs	r1, #15
 8008862:	438a      	bics	r2, r1
 8008864:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008866:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008868:	085b      	lsrs	r3, r3, #1
 800886a:	b29b      	uxth	r3, r3
 800886c:	2207      	movs	r2, #7
 800886e:	4013      	ands	r3, r2
 8008870:	b299      	uxth	r1, r3
 8008872:	1903      	adds	r3, r0, r4
 8008874:	19db      	adds	r3, r3, r7
 8008876:	1902      	adds	r2, r0, r4
 8008878:	19d2      	adds	r2, r2, r7
 800887a:	8812      	ldrh	r2, [r2, #0]
 800887c:	430a      	orrs	r2, r1
 800887e:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8008880:	69fb      	ldr	r3, [r7, #28]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	1902      	adds	r2, r0, r4
 8008886:	19d2      	adds	r2, r2, r7
 8008888:	8812      	ldrh	r2, [r2, #0]
 800888a:	60da      	str	r2, [r3, #12]
 800888c:	e05d      	b.n	800894a <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 800888e:	231a      	movs	r3, #26
 8008890:	2218      	movs	r2, #24
 8008892:	189b      	adds	r3, r3, r2
 8008894:	19db      	adds	r3, r3, r7
 8008896:	2201      	movs	r2, #1
 8008898:	701a      	strb	r2, [r3, #0]
 800889a:	e056      	b.n	800894a <UART_SetConfig+0x50a>
      }
    }
  }
  else
  {
    switch (clocksource)
 800889c:	231b      	movs	r3, #27
 800889e:	2218      	movs	r2, #24
 80088a0:	189b      	adds	r3, r3, r2
 80088a2:	19db      	adds	r3, r3, r7
 80088a4:	781b      	ldrb	r3, [r3, #0]
 80088a6:	2b08      	cmp	r3, #8
 80088a8:	d822      	bhi.n	80088f0 <UART_SetConfig+0x4b0>
 80088aa:	009a      	lsls	r2, r3, #2
 80088ac:	4b32      	ldr	r3, [pc, #200]	@ (8008978 <UART_SetConfig+0x538>)
 80088ae:	18d3      	adds	r3, r2, r3
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80088b4:	f7fe fb46 	bl	8006f44 <HAL_RCC_GetPCLK1Freq>
 80088b8:	0003      	movs	r3, r0
 80088ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80088bc:	e021      	b.n	8008902 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80088be:	f7fe fb57 	bl	8006f70 <HAL_RCC_GetPCLK2Freq>
 80088c2:	0003      	movs	r3, r0
 80088c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80088c6:	e01c      	b.n	8008902 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80088c8:	4b28      	ldr	r3, [pc, #160]	@ (800896c <UART_SetConfig+0x52c>)
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	2210      	movs	r2, #16
 80088ce:	4013      	ands	r3, r2
 80088d0:	d002      	beq.n	80088d8 <UART_SetConfig+0x498>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80088d2:	4b27      	ldr	r3, [pc, #156]	@ (8008970 <UART_SetConfig+0x530>)
 80088d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80088d6:	e014      	b.n	8008902 <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 80088d8:	4b26      	ldr	r3, [pc, #152]	@ (8008974 <UART_SetConfig+0x534>)
 80088da:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80088dc:	e011      	b.n	8008902 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80088de:	f7fe faa1 	bl	8006e24 <HAL_RCC_GetSysClockFreq>
 80088e2:	0003      	movs	r3, r0
 80088e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80088e6:	e00c      	b.n	8008902 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80088e8:	2380      	movs	r3, #128	@ 0x80
 80088ea:	021b      	lsls	r3, r3, #8
 80088ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80088ee:	e008      	b.n	8008902 <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 80088f0:	2300      	movs	r3, #0
 80088f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80088f4:	231a      	movs	r3, #26
 80088f6:	2218      	movs	r2, #24
 80088f8:	189b      	adds	r3, r3, r2
 80088fa:	19db      	adds	r3, r3, r7
 80088fc:	2201      	movs	r2, #1
 80088fe:	701a      	strb	r2, [r3, #0]
        break;
 8008900:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8008902:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008904:	2b00      	cmp	r3, #0
 8008906:	d020      	beq.n	800894a <UART_SetConfig+0x50a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008908:	69fb      	ldr	r3, [r7, #28]
 800890a:	685b      	ldr	r3, [r3, #4]
 800890c:	085a      	lsrs	r2, r3, #1
 800890e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008910:	18d2      	adds	r2, r2, r3
 8008912:	69fb      	ldr	r3, [r7, #28]
 8008914:	685b      	ldr	r3, [r3, #4]
 8008916:	0019      	movs	r1, r3
 8008918:	0010      	movs	r0, r2
 800891a:	f7f7 fc11 	bl	8000140 <__udivsi3>
 800891e:	0003      	movs	r3, r0
 8008920:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008922:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008924:	2b0f      	cmp	r3, #15
 8008926:	d90a      	bls.n	800893e <UART_SetConfig+0x4fe>
 8008928:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800892a:	2380      	movs	r3, #128	@ 0x80
 800892c:	025b      	lsls	r3, r3, #9
 800892e:	429a      	cmp	r2, r3
 8008930:	d205      	bcs.n	800893e <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008932:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008934:	b29a      	uxth	r2, r3
 8008936:	69fb      	ldr	r3, [r7, #28]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	60da      	str	r2, [r3, #12]
 800893c:	e005      	b.n	800894a <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 800893e:	231a      	movs	r3, #26
 8008940:	2218      	movs	r2, #24
 8008942:	189b      	adds	r3, r3, r2
 8008944:	19db      	adds	r3, r3, r7
 8008946:	2201      	movs	r2, #1
 8008948:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800894a:	69fb      	ldr	r3, [r7, #28]
 800894c:	2200      	movs	r2, #0
 800894e:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8008950:	69fb      	ldr	r3, [r7, #28]
 8008952:	2200      	movs	r2, #0
 8008954:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8008956:	231a      	movs	r3, #26
 8008958:	2218      	movs	r2, #24
 800895a:	189b      	adds	r3, r3, r2
 800895c:	19db      	adds	r3, r3, r7
 800895e:	781b      	ldrb	r3, [r3, #0]
}
 8008960:	0018      	movs	r0, r3
 8008962:	46bd      	mov	sp, r7
 8008964:	b00e      	add	sp, #56	@ 0x38
 8008966:	bdb0      	pop	{r4, r5, r7, pc}
 8008968:	0800bae8 	.word	0x0800bae8
 800896c:	40021000 	.word	0x40021000
 8008970:	003d0900 	.word	0x003d0900
 8008974:	00f42400 	.word	0x00f42400
 8008978:	0800bb0c 	.word	0x0800bb0c

0800897c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800897c:	b580      	push	{r7, lr}
 800897e:	b082      	sub	sp, #8
 8008980:	af00      	add	r7, sp, #0
 8008982:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008988:	2208      	movs	r2, #8
 800898a:	4013      	ands	r3, r2
 800898c:	d00b      	beq.n	80089a6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	685b      	ldr	r3, [r3, #4]
 8008994:	4a4a      	ldr	r2, [pc, #296]	@ (8008ac0 <UART_AdvFeatureConfig+0x144>)
 8008996:	4013      	ands	r3, r2
 8008998:	0019      	movs	r1, r3
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	430a      	orrs	r2, r1
 80089a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089aa:	2201      	movs	r2, #1
 80089ac:	4013      	ands	r3, r2
 80089ae:	d00b      	beq.n	80089c8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	685b      	ldr	r3, [r3, #4]
 80089b6:	4a43      	ldr	r2, [pc, #268]	@ (8008ac4 <UART_AdvFeatureConfig+0x148>)
 80089b8:	4013      	ands	r3, r2
 80089ba:	0019      	movs	r1, r3
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	430a      	orrs	r2, r1
 80089c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089cc:	2202      	movs	r2, #2
 80089ce:	4013      	ands	r3, r2
 80089d0:	d00b      	beq.n	80089ea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	685b      	ldr	r3, [r3, #4]
 80089d8:	4a3b      	ldr	r2, [pc, #236]	@ (8008ac8 <UART_AdvFeatureConfig+0x14c>)
 80089da:	4013      	ands	r3, r2
 80089dc:	0019      	movs	r1, r3
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	430a      	orrs	r2, r1
 80089e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089ee:	2204      	movs	r2, #4
 80089f0:	4013      	ands	r3, r2
 80089f2:	d00b      	beq.n	8008a0c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	685b      	ldr	r3, [r3, #4]
 80089fa:	4a34      	ldr	r2, [pc, #208]	@ (8008acc <UART_AdvFeatureConfig+0x150>)
 80089fc:	4013      	ands	r3, r2
 80089fe:	0019      	movs	r1, r3
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	430a      	orrs	r2, r1
 8008a0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a10:	2210      	movs	r2, #16
 8008a12:	4013      	ands	r3, r2
 8008a14:	d00b      	beq.n	8008a2e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	689b      	ldr	r3, [r3, #8]
 8008a1c:	4a2c      	ldr	r2, [pc, #176]	@ (8008ad0 <UART_AdvFeatureConfig+0x154>)
 8008a1e:	4013      	ands	r3, r2
 8008a20:	0019      	movs	r1, r3
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	430a      	orrs	r2, r1
 8008a2c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a32:	2220      	movs	r2, #32
 8008a34:	4013      	ands	r3, r2
 8008a36:	d00b      	beq.n	8008a50 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	689b      	ldr	r3, [r3, #8]
 8008a3e:	4a25      	ldr	r2, [pc, #148]	@ (8008ad4 <UART_AdvFeatureConfig+0x158>)
 8008a40:	4013      	ands	r3, r2
 8008a42:	0019      	movs	r1, r3
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	430a      	orrs	r2, r1
 8008a4e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a54:	2240      	movs	r2, #64	@ 0x40
 8008a56:	4013      	ands	r3, r2
 8008a58:	d01d      	beq.n	8008a96 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	685b      	ldr	r3, [r3, #4]
 8008a60:	4a1d      	ldr	r2, [pc, #116]	@ (8008ad8 <UART_AdvFeatureConfig+0x15c>)
 8008a62:	4013      	ands	r3, r2
 8008a64:	0019      	movs	r1, r3
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	430a      	orrs	r2, r1
 8008a70:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008a76:	2380      	movs	r3, #128	@ 0x80
 8008a78:	035b      	lsls	r3, r3, #13
 8008a7a:	429a      	cmp	r2, r3
 8008a7c:	d10b      	bne.n	8008a96 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	685b      	ldr	r3, [r3, #4]
 8008a84:	4a15      	ldr	r2, [pc, #84]	@ (8008adc <UART_AdvFeatureConfig+0x160>)
 8008a86:	4013      	ands	r3, r2
 8008a88:	0019      	movs	r1, r3
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	430a      	orrs	r2, r1
 8008a94:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a9a:	2280      	movs	r2, #128	@ 0x80
 8008a9c:	4013      	ands	r3, r2
 8008a9e:	d00b      	beq.n	8008ab8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	685b      	ldr	r3, [r3, #4]
 8008aa6:	4a0e      	ldr	r2, [pc, #56]	@ (8008ae0 <UART_AdvFeatureConfig+0x164>)
 8008aa8:	4013      	ands	r3, r2
 8008aaa:	0019      	movs	r1, r3
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	430a      	orrs	r2, r1
 8008ab6:	605a      	str	r2, [r3, #4]
  }
}
 8008ab8:	46c0      	nop			@ (mov r8, r8)
 8008aba:	46bd      	mov	sp, r7
 8008abc:	b002      	add	sp, #8
 8008abe:	bd80      	pop	{r7, pc}
 8008ac0:	ffff7fff 	.word	0xffff7fff
 8008ac4:	fffdffff 	.word	0xfffdffff
 8008ac8:	fffeffff 	.word	0xfffeffff
 8008acc:	fffbffff 	.word	0xfffbffff
 8008ad0:	ffffefff 	.word	0xffffefff
 8008ad4:	ffffdfff 	.word	0xffffdfff
 8008ad8:	ffefffff 	.word	0xffefffff
 8008adc:	ff9fffff 	.word	0xff9fffff
 8008ae0:	fff7ffff 	.word	0xfff7ffff

08008ae4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008ae4:	b580      	push	{r7, lr}
 8008ae6:	b092      	sub	sp, #72	@ 0x48
 8008ae8:	af02      	add	r7, sp, #8
 8008aea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	2284      	movs	r2, #132	@ 0x84
 8008af0:	2100      	movs	r1, #0
 8008af2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008af4:	f7fa fd50 	bl	8003598 <HAL_GetTick>
 8008af8:	0003      	movs	r3, r0
 8008afa:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	2208      	movs	r2, #8
 8008b04:	4013      	ands	r3, r2
 8008b06:	2b08      	cmp	r3, #8
 8008b08:	d12c      	bne.n	8008b64 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008b0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b0c:	2280      	movs	r2, #128	@ 0x80
 8008b0e:	0391      	lsls	r1, r2, #14
 8008b10:	6878      	ldr	r0, [r7, #4]
 8008b12:	4a46      	ldr	r2, [pc, #280]	@ (8008c2c <UART_CheckIdleState+0x148>)
 8008b14:	9200      	str	r2, [sp, #0]
 8008b16:	2200      	movs	r2, #0
 8008b18:	f000 f88c 	bl	8008c34 <UART_WaitOnFlagUntilTimeout>
 8008b1c:	1e03      	subs	r3, r0, #0
 8008b1e:	d021      	beq.n	8008b64 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008b20:	f3ef 8310 	mrs	r3, PRIMASK
 8008b24:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8008b26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8008b28:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008b2a:	2301      	movs	r3, #1
 8008b2c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008b2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b30:	f383 8810 	msr	PRIMASK, r3
}
 8008b34:	46c0      	nop			@ (mov r8, r8)
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	681a      	ldr	r2, [r3, #0]
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	2180      	movs	r1, #128	@ 0x80
 8008b42:	438a      	bics	r2, r1
 8008b44:	601a      	str	r2, [r3, #0]
 8008b46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b48:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008b4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b4c:	f383 8810 	msr	PRIMASK, r3
}
 8008b50:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	2220      	movs	r2, #32
 8008b56:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	2278      	movs	r2, #120	@ 0x78
 8008b5c:	2100      	movs	r1, #0
 8008b5e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008b60:	2303      	movs	r3, #3
 8008b62:	e05f      	b.n	8008c24 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	2204      	movs	r2, #4
 8008b6c:	4013      	ands	r3, r2
 8008b6e:	2b04      	cmp	r3, #4
 8008b70:	d146      	bne.n	8008c00 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008b72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b74:	2280      	movs	r2, #128	@ 0x80
 8008b76:	03d1      	lsls	r1, r2, #15
 8008b78:	6878      	ldr	r0, [r7, #4]
 8008b7a:	4a2c      	ldr	r2, [pc, #176]	@ (8008c2c <UART_CheckIdleState+0x148>)
 8008b7c:	9200      	str	r2, [sp, #0]
 8008b7e:	2200      	movs	r2, #0
 8008b80:	f000 f858 	bl	8008c34 <UART_WaitOnFlagUntilTimeout>
 8008b84:	1e03      	subs	r3, r0, #0
 8008b86:	d03b      	beq.n	8008c00 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008b88:	f3ef 8310 	mrs	r3, PRIMASK
 8008b8c:	60fb      	str	r3, [r7, #12]
  return(result);
 8008b8e:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008b90:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b92:	2301      	movs	r3, #1
 8008b94:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008b96:	693b      	ldr	r3, [r7, #16]
 8008b98:	f383 8810 	msr	PRIMASK, r3
}
 8008b9c:	46c0      	nop			@ (mov r8, r8)
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	681a      	ldr	r2, [r3, #0]
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	4921      	ldr	r1, [pc, #132]	@ (8008c30 <UART_CheckIdleState+0x14c>)
 8008baa:	400a      	ands	r2, r1
 8008bac:	601a      	str	r2, [r3, #0]
 8008bae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008bb0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008bb2:	697b      	ldr	r3, [r7, #20]
 8008bb4:	f383 8810 	msr	PRIMASK, r3
}
 8008bb8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008bba:	f3ef 8310 	mrs	r3, PRIMASK
 8008bbe:	61bb      	str	r3, [r7, #24]
  return(result);
 8008bc0:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008bc2:	633b      	str	r3, [r7, #48]	@ 0x30
 8008bc4:	2301      	movs	r3, #1
 8008bc6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008bc8:	69fb      	ldr	r3, [r7, #28]
 8008bca:	f383 8810 	msr	PRIMASK, r3
}
 8008bce:	46c0      	nop			@ (mov r8, r8)
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	689a      	ldr	r2, [r3, #8]
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	2101      	movs	r1, #1
 8008bdc:	438a      	bics	r2, r1
 8008bde:	609a      	str	r2, [r3, #8]
 8008be0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008be2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008be4:	6a3b      	ldr	r3, [r7, #32]
 8008be6:	f383 8810 	msr	PRIMASK, r3
}
 8008bea:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	2280      	movs	r2, #128	@ 0x80
 8008bf0:	2120      	movs	r1, #32
 8008bf2:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	2278      	movs	r2, #120	@ 0x78
 8008bf8:	2100      	movs	r1, #0
 8008bfa:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008bfc:	2303      	movs	r3, #3
 8008bfe:	e011      	b.n	8008c24 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	2220      	movs	r2, #32
 8008c04:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	2280      	movs	r2, #128	@ 0x80
 8008c0a:	2120      	movs	r1, #32
 8008c0c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	2200      	movs	r2, #0
 8008c12:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	2200      	movs	r2, #0
 8008c18:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	2278      	movs	r2, #120	@ 0x78
 8008c1e:	2100      	movs	r1, #0
 8008c20:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008c22:	2300      	movs	r3, #0
}
 8008c24:	0018      	movs	r0, r3
 8008c26:	46bd      	mov	sp, r7
 8008c28:	b010      	add	sp, #64	@ 0x40
 8008c2a:	bd80      	pop	{r7, pc}
 8008c2c:	01ffffff 	.word	0x01ffffff
 8008c30:	fffffedf 	.word	0xfffffedf

08008c34 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008c34:	b580      	push	{r7, lr}
 8008c36:	b084      	sub	sp, #16
 8008c38:	af00      	add	r7, sp, #0
 8008c3a:	60f8      	str	r0, [r7, #12]
 8008c3c:	60b9      	str	r1, [r7, #8]
 8008c3e:	603b      	str	r3, [r7, #0]
 8008c40:	1dfb      	adds	r3, r7, #7
 8008c42:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008c44:	e051      	b.n	8008cea <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008c46:	69bb      	ldr	r3, [r7, #24]
 8008c48:	3301      	adds	r3, #1
 8008c4a:	d04e      	beq.n	8008cea <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008c4c:	f7fa fca4 	bl	8003598 <HAL_GetTick>
 8008c50:	0002      	movs	r2, r0
 8008c52:	683b      	ldr	r3, [r7, #0]
 8008c54:	1ad3      	subs	r3, r2, r3
 8008c56:	69ba      	ldr	r2, [r7, #24]
 8008c58:	429a      	cmp	r2, r3
 8008c5a:	d302      	bcc.n	8008c62 <UART_WaitOnFlagUntilTimeout+0x2e>
 8008c5c:	69bb      	ldr	r3, [r7, #24]
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d101      	bne.n	8008c66 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8008c62:	2303      	movs	r3, #3
 8008c64:	e051      	b.n	8008d0a <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	2204      	movs	r2, #4
 8008c6e:	4013      	ands	r3, r2
 8008c70:	d03b      	beq.n	8008cea <UART_WaitOnFlagUntilTimeout+0xb6>
 8008c72:	68bb      	ldr	r3, [r7, #8]
 8008c74:	2b80      	cmp	r3, #128	@ 0x80
 8008c76:	d038      	beq.n	8008cea <UART_WaitOnFlagUntilTimeout+0xb6>
 8008c78:	68bb      	ldr	r3, [r7, #8]
 8008c7a:	2b40      	cmp	r3, #64	@ 0x40
 8008c7c:	d035      	beq.n	8008cea <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	69db      	ldr	r3, [r3, #28]
 8008c84:	2208      	movs	r2, #8
 8008c86:	4013      	ands	r3, r2
 8008c88:	2b08      	cmp	r3, #8
 8008c8a:	d111      	bne.n	8008cb0 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	2208      	movs	r2, #8
 8008c92:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	0018      	movs	r0, r3
 8008c98:	f000 f83c 	bl	8008d14 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	2284      	movs	r2, #132	@ 0x84
 8008ca0:	2108      	movs	r1, #8
 8008ca2:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	2278      	movs	r2, #120	@ 0x78
 8008ca8:	2100      	movs	r1, #0
 8008caa:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8008cac:	2301      	movs	r3, #1
 8008cae:	e02c      	b.n	8008d0a <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	69da      	ldr	r2, [r3, #28]
 8008cb6:	2380      	movs	r3, #128	@ 0x80
 8008cb8:	011b      	lsls	r3, r3, #4
 8008cba:	401a      	ands	r2, r3
 8008cbc:	2380      	movs	r3, #128	@ 0x80
 8008cbe:	011b      	lsls	r3, r3, #4
 8008cc0:	429a      	cmp	r2, r3
 8008cc2:	d112      	bne.n	8008cea <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	2280      	movs	r2, #128	@ 0x80
 8008cca:	0112      	lsls	r2, r2, #4
 8008ccc:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	0018      	movs	r0, r3
 8008cd2:	f000 f81f 	bl	8008d14 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	2284      	movs	r2, #132	@ 0x84
 8008cda:	2120      	movs	r1, #32
 8008cdc:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	2278      	movs	r2, #120	@ 0x78
 8008ce2:	2100      	movs	r1, #0
 8008ce4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8008ce6:	2303      	movs	r3, #3
 8008ce8:	e00f      	b.n	8008d0a <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	69db      	ldr	r3, [r3, #28]
 8008cf0:	68ba      	ldr	r2, [r7, #8]
 8008cf2:	4013      	ands	r3, r2
 8008cf4:	68ba      	ldr	r2, [r7, #8]
 8008cf6:	1ad3      	subs	r3, r2, r3
 8008cf8:	425a      	negs	r2, r3
 8008cfa:	4153      	adcs	r3, r2
 8008cfc:	b2db      	uxtb	r3, r3
 8008cfe:	001a      	movs	r2, r3
 8008d00:	1dfb      	adds	r3, r7, #7
 8008d02:	781b      	ldrb	r3, [r3, #0]
 8008d04:	429a      	cmp	r2, r3
 8008d06:	d09e      	beq.n	8008c46 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008d08:	2300      	movs	r3, #0
}
 8008d0a:	0018      	movs	r0, r3
 8008d0c:	46bd      	mov	sp, r7
 8008d0e:	b004      	add	sp, #16
 8008d10:	bd80      	pop	{r7, pc}
	...

08008d14 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008d14:	b580      	push	{r7, lr}
 8008d16:	b08e      	sub	sp, #56	@ 0x38
 8008d18:	af00      	add	r7, sp, #0
 8008d1a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008d1c:	f3ef 8310 	mrs	r3, PRIMASK
 8008d20:	617b      	str	r3, [r7, #20]
  return(result);
 8008d22:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008d24:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d26:	2301      	movs	r3, #1
 8008d28:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d2a:	69bb      	ldr	r3, [r7, #24]
 8008d2c:	f383 8810 	msr	PRIMASK, r3
}
 8008d30:	46c0      	nop			@ (mov r8, r8)
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	681a      	ldr	r2, [r3, #0]
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	4926      	ldr	r1, [pc, #152]	@ (8008dd8 <UART_EndRxTransfer+0xc4>)
 8008d3e:	400a      	ands	r2, r1
 8008d40:	601a      	str	r2, [r3, #0]
 8008d42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d44:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d46:	69fb      	ldr	r3, [r7, #28]
 8008d48:	f383 8810 	msr	PRIMASK, r3
}
 8008d4c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008d4e:	f3ef 8310 	mrs	r3, PRIMASK
 8008d52:	623b      	str	r3, [r7, #32]
  return(result);
 8008d54:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d56:	633b      	str	r3, [r7, #48]	@ 0x30
 8008d58:	2301      	movs	r3, #1
 8008d5a:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d5e:	f383 8810 	msr	PRIMASK, r3
}
 8008d62:	46c0      	nop			@ (mov r8, r8)
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	689a      	ldr	r2, [r3, #8]
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	2101      	movs	r1, #1
 8008d70:	438a      	bics	r2, r1
 8008d72:	609a      	str	r2, [r3, #8]
 8008d74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d76:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d7a:	f383 8810 	msr	PRIMASK, r3
}
 8008d7e:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008d84:	2b01      	cmp	r3, #1
 8008d86:	d118      	bne.n	8008dba <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008d88:	f3ef 8310 	mrs	r3, PRIMASK
 8008d8c:	60bb      	str	r3, [r7, #8]
  return(result);
 8008d8e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d90:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008d92:	2301      	movs	r3, #1
 8008d94:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	f383 8810 	msr	PRIMASK, r3
}
 8008d9c:	46c0      	nop			@ (mov r8, r8)
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	681a      	ldr	r2, [r3, #0]
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	2110      	movs	r1, #16
 8008daa:	438a      	bics	r2, r1
 8008dac:	601a      	str	r2, [r3, #0]
 8008dae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008db0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008db2:	693b      	ldr	r3, [r7, #16]
 8008db4:	f383 8810 	msr	PRIMASK, r3
}
 8008db8:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	2280      	movs	r2, #128	@ 0x80
 8008dbe:	2120      	movs	r1, #32
 8008dc0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	2200      	movs	r2, #0
 8008dc6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	2200      	movs	r2, #0
 8008dcc:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8008dce:	46c0      	nop			@ (mov r8, r8)
 8008dd0:	46bd      	mov	sp, r7
 8008dd2:	b00e      	add	sp, #56	@ 0x38
 8008dd4:	bd80      	pop	{r7, pc}
 8008dd6:	46c0      	nop			@ (mov r8, r8)
 8008dd8:	fffffedf 	.word	0xfffffedf

08008ddc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008ddc:	b580      	push	{r7, lr}
 8008dde:	b084      	sub	sp, #16
 8008de0:	af00      	add	r7, sp, #0
 8008de2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008de8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	225a      	movs	r2, #90	@ 0x5a
 8008dee:	2100      	movs	r1, #0
 8008df0:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	0018      	movs	r0, r3
 8008df6:	f7ff fb0f 	bl	8008418 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008dfa:	46c0      	nop			@ (mov r8, r8)
 8008dfc:	46bd      	mov	sp, r7
 8008dfe:	b004      	add	sp, #16
 8008e00:	bd80      	pop	{r7, pc}

08008e02 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008e02:	b580      	push	{r7, lr}
 8008e04:	b086      	sub	sp, #24
 8008e06:	af00      	add	r7, sp, #0
 8008e08:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008e0a:	f3ef 8310 	mrs	r3, PRIMASK
 8008e0e:	60bb      	str	r3, [r7, #8]
  return(result);
 8008e10:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008e12:	617b      	str	r3, [r7, #20]
 8008e14:	2301      	movs	r3, #1
 8008e16:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	f383 8810 	msr	PRIMASK, r3
}
 8008e1e:	46c0      	nop			@ (mov r8, r8)
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	681a      	ldr	r2, [r3, #0]
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	2140      	movs	r1, #64	@ 0x40
 8008e2c:	438a      	bics	r2, r1
 8008e2e:	601a      	str	r2, [r3, #0]
 8008e30:	697b      	ldr	r3, [r7, #20]
 8008e32:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e34:	693b      	ldr	r3, [r7, #16]
 8008e36:	f383 8810 	msr	PRIMASK, r3
}
 8008e3a:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	2220      	movs	r2, #32
 8008e40:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	2200      	movs	r2, #0
 8008e46:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	0018      	movs	r0, r3
 8008e4c:	f7ff fadc 	bl	8008408 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008e50:	46c0      	nop			@ (mov r8, r8)
 8008e52:	46bd      	mov	sp, r7
 8008e54:	b006      	add	sp, #24
 8008e56:	bd80      	pop	{r7, pc}

08008e58 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008e58:	b580      	push	{r7, lr}
 8008e5a:	b082      	sub	sp, #8
 8008e5c:	af00      	add	r7, sp, #0
 8008e5e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008e60:	46c0      	nop			@ (mov r8, r8)
 8008e62:	46bd      	mov	sp, r7
 8008e64:	b002      	add	sp, #8
 8008e66:	bd80      	pop	{r7, pc}

08008e68 <__cvt>:
 8008e68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008e6a:	001f      	movs	r7, r3
 8008e6c:	2300      	movs	r3, #0
 8008e6e:	0016      	movs	r6, r2
 8008e70:	b08b      	sub	sp, #44	@ 0x2c
 8008e72:	429f      	cmp	r7, r3
 8008e74:	da04      	bge.n	8008e80 <__cvt+0x18>
 8008e76:	2180      	movs	r1, #128	@ 0x80
 8008e78:	0609      	lsls	r1, r1, #24
 8008e7a:	187b      	adds	r3, r7, r1
 8008e7c:	001f      	movs	r7, r3
 8008e7e:	232d      	movs	r3, #45	@ 0x2d
 8008e80:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008e82:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8008e84:	7013      	strb	r3, [r2, #0]
 8008e86:	2320      	movs	r3, #32
 8008e88:	2203      	movs	r2, #3
 8008e8a:	439d      	bics	r5, r3
 8008e8c:	2d46      	cmp	r5, #70	@ 0x46
 8008e8e:	d007      	beq.n	8008ea0 <__cvt+0x38>
 8008e90:	002b      	movs	r3, r5
 8008e92:	3b45      	subs	r3, #69	@ 0x45
 8008e94:	4259      	negs	r1, r3
 8008e96:	414b      	adcs	r3, r1
 8008e98:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8008e9a:	3a01      	subs	r2, #1
 8008e9c:	18cb      	adds	r3, r1, r3
 8008e9e:	9310      	str	r3, [sp, #64]	@ 0x40
 8008ea0:	ab09      	add	r3, sp, #36	@ 0x24
 8008ea2:	9304      	str	r3, [sp, #16]
 8008ea4:	ab08      	add	r3, sp, #32
 8008ea6:	9303      	str	r3, [sp, #12]
 8008ea8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008eaa:	9200      	str	r2, [sp, #0]
 8008eac:	9302      	str	r3, [sp, #8]
 8008eae:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008eb0:	0032      	movs	r2, r6
 8008eb2:	9301      	str	r3, [sp, #4]
 8008eb4:	003b      	movs	r3, r7
 8008eb6:	f000 ff6f 	bl	8009d98 <_dtoa_r>
 8008eba:	0004      	movs	r4, r0
 8008ebc:	2d47      	cmp	r5, #71	@ 0x47
 8008ebe:	d11b      	bne.n	8008ef8 <__cvt+0x90>
 8008ec0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008ec2:	07db      	lsls	r3, r3, #31
 8008ec4:	d511      	bpl.n	8008eea <__cvt+0x82>
 8008ec6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008ec8:	18c3      	adds	r3, r0, r3
 8008eca:	9307      	str	r3, [sp, #28]
 8008ecc:	2200      	movs	r2, #0
 8008ece:	2300      	movs	r3, #0
 8008ed0:	0030      	movs	r0, r6
 8008ed2:	0039      	movs	r1, r7
 8008ed4:	f7f7 faba 	bl	800044c <__aeabi_dcmpeq>
 8008ed8:	2800      	cmp	r0, #0
 8008eda:	d001      	beq.n	8008ee0 <__cvt+0x78>
 8008edc:	9b07      	ldr	r3, [sp, #28]
 8008ede:	9309      	str	r3, [sp, #36]	@ 0x24
 8008ee0:	2230      	movs	r2, #48	@ 0x30
 8008ee2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ee4:	9907      	ldr	r1, [sp, #28]
 8008ee6:	428b      	cmp	r3, r1
 8008ee8:	d320      	bcc.n	8008f2c <__cvt+0xc4>
 8008eea:	0020      	movs	r0, r4
 8008eec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008eee:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8008ef0:	1b1b      	subs	r3, r3, r4
 8008ef2:	6013      	str	r3, [r2, #0]
 8008ef4:	b00b      	add	sp, #44	@ 0x2c
 8008ef6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008ef8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008efa:	18c3      	adds	r3, r0, r3
 8008efc:	9307      	str	r3, [sp, #28]
 8008efe:	2d46      	cmp	r5, #70	@ 0x46
 8008f00:	d1e4      	bne.n	8008ecc <__cvt+0x64>
 8008f02:	7803      	ldrb	r3, [r0, #0]
 8008f04:	2b30      	cmp	r3, #48	@ 0x30
 8008f06:	d10c      	bne.n	8008f22 <__cvt+0xba>
 8008f08:	2200      	movs	r2, #0
 8008f0a:	2300      	movs	r3, #0
 8008f0c:	0030      	movs	r0, r6
 8008f0e:	0039      	movs	r1, r7
 8008f10:	f7f7 fa9c 	bl	800044c <__aeabi_dcmpeq>
 8008f14:	2800      	cmp	r0, #0
 8008f16:	d104      	bne.n	8008f22 <__cvt+0xba>
 8008f18:	2301      	movs	r3, #1
 8008f1a:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8008f1c:	1a9b      	subs	r3, r3, r2
 8008f1e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008f20:	6013      	str	r3, [r2, #0]
 8008f22:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008f24:	9a07      	ldr	r2, [sp, #28]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	18d3      	adds	r3, r2, r3
 8008f2a:	e7ce      	b.n	8008eca <__cvt+0x62>
 8008f2c:	1c59      	adds	r1, r3, #1
 8008f2e:	9109      	str	r1, [sp, #36]	@ 0x24
 8008f30:	701a      	strb	r2, [r3, #0]
 8008f32:	e7d6      	b.n	8008ee2 <__cvt+0x7a>

08008f34 <__exponent>:
 8008f34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008f36:	232b      	movs	r3, #43	@ 0x2b
 8008f38:	b085      	sub	sp, #20
 8008f3a:	0005      	movs	r5, r0
 8008f3c:	1e0c      	subs	r4, r1, #0
 8008f3e:	7002      	strb	r2, [r0, #0]
 8008f40:	da01      	bge.n	8008f46 <__exponent+0x12>
 8008f42:	424c      	negs	r4, r1
 8008f44:	3302      	adds	r3, #2
 8008f46:	706b      	strb	r3, [r5, #1]
 8008f48:	2c09      	cmp	r4, #9
 8008f4a:	dd2c      	ble.n	8008fa6 <__exponent+0x72>
 8008f4c:	ab02      	add	r3, sp, #8
 8008f4e:	1dde      	adds	r6, r3, #7
 8008f50:	0020      	movs	r0, r4
 8008f52:	210a      	movs	r1, #10
 8008f54:	f7f7 fa64 	bl	8000420 <__aeabi_idivmod>
 8008f58:	0037      	movs	r7, r6
 8008f5a:	3130      	adds	r1, #48	@ 0x30
 8008f5c:	3e01      	subs	r6, #1
 8008f5e:	0020      	movs	r0, r4
 8008f60:	7031      	strb	r1, [r6, #0]
 8008f62:	210a      	movs	r1, #10
 8008f64:	9401      	str	r4, [sp, #4]
 8008f66:	f7f7 f975 	bl	8000254 <__divsi3>
 8008f6a:	9b01      	ldr	r3, [sp, #4]
 8008f6c:	0004      	movs	r4, r0
 8008f6e:	2b63      	cmp	r3, #99	@ 0x63
 8008f70:	dcee      	bgt.n	8008f50 <__exponent+0x1c>
 8008f72:	1eba      	subs	r2, r7, #2
 8008f74:	1ca8      	adds	r0, r5, #2
 8008f76:	0001      	movs	r1, r0
 8008f78:	0013      	movs	r3, r2
 8008f7a:	3430      	adds	r4, #48	@ 0x30
 8008f7c:	7014      	strb	r4, [r2, #0]
 8008f7e:	ac02      	add	r4, sp, #8
 8008f80:	3407      	adds	r4, #7
 8008f82:	429c      	cmp	r4, r3
 8008f84:	d80a      	bhi.n	8008f9c <__exponent+0x68>
 8008f86:	2300      	movs	r3, #0
 8008f88:	4294      	cmp	r4, r2
 8008f8a:	d303      	bcc.n	8008f94 <__exponent+0x60>
 8008f8c:	3309      	adds	r3, #9
 8008f8e:	aa02      	add	r2, sp, #8
 8008f90:	189b      	adds	r3, r3, r2
 8008f92:	1bdb      	subs	r3, r3, r7
 8008f94:	18c0      	adds	r0, r0, r3
 8008f96:	1b40      	subs	r0, r0, r5
 8008f98:	b005      	add	sp, #20
 8008f9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008f9c:	781c      	ldrb	r4, [r3, #0]
 8008f9e:	3301      	adds	r3, #1
 8008fa0:	700c      	strb	r4, [r1, #0]
 8008fa2:	3101      	adds	r1, #1
 8008fa4:	e7eb      	b.n	8008f7e <__exponent+0x4a>
 8008fa6:	2330      	movs	r3, #48	@ 0x30
 8008fa8:	18e4      	adds	r4, r4, r3
 8008faa:	70ab      	strb	r3, [r5, #2]
 8008fac:	1d28      	adds	r0, r5, #4
 8008fae:	70ec      	strb	r4, [r5, #3]
 8008fb0:	e7f1      	b.n	8008f96 <__exponent+0x62>
	...

08008fb4 <_printf_float>:
 8008fb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008fb6:	b097      	sub	sp, #92	@ 0x5c
 8008fb8:	000d      	movs	r5, r1
 8008fba:	920a      	str	r2, [sp, #40]	@ 0x28
 8008fbc:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 8008fbe:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008fc0:	9009      	str	r0, [sp, #36]	@ 0x24
 8008fc2:	f000 fdd9 	bl	8009b78 <_localeconv_r>
 8008fc6:	6803      	ldr	r3, [r0, #0]
 8008fc8:	0018      	movs	r0, r3
 8008fca:	930d      	str	r3, [sp, #52]	@ 0x34
 8008fcc:	f7f7 f89c 	bl	8000108 <strlen>
 8008fd0:	2300      	movs	r3, #0
 8008fd2:	900f      	str	r0, [sp, #60]	@ 0x3c
 8008fd4:	9314      	str	r3, [sp, #80]	@ 0x50
 8008fd6:	7e2b      	ldrb	r3, [r5, #24]
 8008fd8:	2207      	movs	r2, #7
 8008fda:	930c      	str	r3, [sp, #48]	@ 0x30
 8008fdc:	682b      	ldr	r3, [r5, #0]
 8008fde:	930e      	str	r3, [sp, #56]	@ 0x38
 8008fe0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8008fe2:	6823      	ldr	r3, [r4, #0]
 8008fe4:	05c9      	lsls	r1, r1, #23
 8008fe6:	d545      	bpl.n	8009074 <_printf_float+0xc0>
 8008fe8:	189b      	adds	r3, r3, r2
 8008fea:	4393      	bics	r3, r2
 8008fec:	001a      	movs	r2, r3
 8008fee:	3208      	adds	r2, #8
 8008ff0:	6022      	str	r2, [r4, #0]
 8008ff2:	2201      	movs	r2, #1
 8008ff4:	681e      	ldr	r6, [r3, #0]
 8008ff6:	685f      	ldr	r7, [r3, #4]
 8008ff8:	007b      	lsls	r3, r7, #1
 8008ffa:	085b      	lsrs	r3, r3, #1
 8008ffc:	9311      	str	r3, [sp, #68]	@ 0x44
 8008ffe:	9610      	str	r6, [sp, #64]	@ 0x40
 8009000:	64ae      	str	r6, [r5, #72]	@ 0x48
 8009002:	64ef      	str	r7, [r5, #76]	@ 0x4c
 8009004:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8009006:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8009008:	4ba7      	ldr	r3, [pc, #668]	@ (80092a8 <_printf_float+0x2f4>)
 800900a:	4252      	negs	r2, r2
 800900c:	f7f9 fa28 	bl	8002460 <__aeabi_dcmpun>
 8009010:	2800      	cmp	r0, #0
 8009012:	d131      	bne.n	8009078 <_printf_float+0xc4>
 8009014:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8009016:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8009018:	2201      	movs	r2, #1
 800901a:	4ba3      	ldr	r3, [pc, #652]	@ (80092a8 <_printf_float+0x2f4>)
 800901c:	4252      	negs	r2, r2
 800901e:	f7f7 fa25 	bl	800046c <__aeabi_dcmple>
 8009022:	2800      	cmp	r0, #0
 8009024:	d128      	bne.n	8009078 <_printf_float+0xc4>
 8009026:	2200      	movs	r2, #0
 8009028:	2300      	movs	r3, #0
 800902a:	0030      	movs	r0, r6
 800902c:	0039      	movs	r1, r7
 800902e:	f7f7 fa13 	bl	8000458 <__aeabi_dcmplt>
 8009032:	2800      	cmp	r0, #0
 8009034:	d003      	beq.n	800903e <_printf_float+0x8a>
 8009036:	002b      	movs	r3, r5
 8009038:	222d      	movs	r2, #45	@ 0x2d
 800903a:	3343      	adds	r3, #67	@ 0x43
 800903c:	701a      	strb	r2, [r3, #0]
 800903e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009040:	4f9a      	ldr	r7, [pc, #616]	@ (80092ac <_printf_float+0x2f8>)
 8009042:	2b47      	cmp	r3, #71	@ 0x47
 8009044:	d800      	bhi.n	8009048 <_printf_float+0x94>
 8009046:	4f9a      	ldr	r7, [pc, #616]	@ (80092b0 <_printf_float+0x2fc>)
 8009048:	2303      	movs	r3, #3
 800904a:	2400      	movs	r4, #0
 800904c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800904e:	612b      	str	r3, [r5, #16]
 8009050:	3301      	adds	r3, #1
 8009052:	439a      	bics	r2, r3
 8009054:	602a      	str	r2, [r5, #0]
 8009056:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009058:	0029      	movs	r1, r5
 800905a:	9300      	str	r3, [sp, #0]
 800905c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800905e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009060:	aa15      	add	r2, sp, #84	@ 0x54
 8009062:	f000 f9e5 	bl	8009430 <_printf_common>
 8009066:	3001      	adds	r0, #1
 8009068:	d000      	beq.n	800906c <_printf_float+0xb8>
 800906a:	e09e      	b.n	80091aa <_printf_float+0x1f6>
 800906c:	2001      	movs	r0, #1
 800906e:	4240      	negs	r0, r0
 8009070:	b017      	add	sp, #92	@ 0x5c
 8009072:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009074:	3307      	adds	r3, #7
 8009076:	e7b8      	b.n	8008fea <_printf_float+0x36>
 8009078:	0032      	movs	r2, r6
 800907a:	003b      	movs	r3, r7
 800907c:	0030      	movs	r0, r6
 800907e:	0039      	movs	r1, r7
 8009080:	f7f9 f9ee 	bl	8002460 <__aeabi_dcmpun>
 8009084:	2800      	cmp	r0, #0
 8009086:	d00b      	beq.n	80090a0 <_printf_float+0xec>
 8009088:	2f00      	cmp	r7, #0
 800908a:	da03      	bge.n	8009094 <_printf_float+0xe0>
 800908c:	002b      	movs	r3, r5
 800908e:	222d      	movs	r2, #45	@ 0x2d
 8009090:	3343      	adds	r3, #67	@ 0x43
 8009092:	701a      	strb	r2, [r3, #0]
 8009094:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009096:	4f87      	ldr	r7, [pc, #540]	@ (80092b4 <_printf_float+0x300>)
 8009098:	2b47      	cmp	r3, #71	@ 0x47
 800909a:	d8d5      	bhi.n	8009048 <_printf_float+0x94>
 800909c:	4f86      	ldr	r7, [pc, #536]	@ (80092b8 <_printf_float+0x304>)
 800909e:	e7d3      	b.n	8009048 <_printf_float+0x94>
 80090a0:	2220      	movs	r2, #32
 80090a2:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 80090a4:	686b      	ldr	r3, [r5, #4]
 80090a6:	4394      	bics	r4, r2
 80090a8:	1c5a      	adds	r2, r3, #1
 80090aa:	d146      	bne.n	800913a <_printf_float+0x186>
 80090ac:	3307      	adds	r3, #7
 80090ae:	606b      	str	r3, [r5, #4]
 80090b0:	2380      	movs	r3, #128	@ 0x80
 80090b2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80090b4:	00db      	lsls	r3, r3, #3
 80090b6:	4313      	orrs	r3, r2
 80090b8:	2200      	movs	r2, #0
 80090ba:	602b      	str	r3, [r5, #0]
 80090bc:	9206      	str	r2, [sp, #24]
 80090be:	aa14      	add	r2, sp, #80	@ 0x50
 80090c0:	9205      	str	r2, [sp, #20]
 80090c2:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80090c4:	a90a      	add	r1, sp, #40	@ 0x28
 80090c6:	9204      	str	r2, [sp, #16]
 80090c8:	aa13      	add	r2, sp, #76	@ 0x4c
 80090ca:	9203      	str	r2, [sp, #12]
 80090cc:	2223      	movs	r2, #35	@ 0x23
 80090ce:	1852      	adds	r2, r2, r1
 80090d0:	9202      	str	r2, [sp, #8]
 80090d2:	9301      	str	r3, [sp, #4]
 80090d4:	686b      	ldr	r3, [r5, #4]
 80090d6:	0032      	movs	r2, r6
 80090d8:	9300      	str	r3, [sp, #0]
 80090da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80090dc:	003b      	movs	r3, r7
 80090de:	f7ff fec3 	bl	8008e68 <__cvt>
 80090e2:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80090e4:	0007      	movs	r7, r0
 80090e6:	2c47      	cmp	r4, #71	@ 0x47
 80090e8:	d12d      	bne.n	8009146 <_printf_float+0x192>
 80090ea:	1cd3      	adds	r3, r2, #3
 80090ec:	db02      	blt.n	80090f4 <_printf_float+0x140>
 80090ee:	686b      	ldr	r3, [r5, #4]
 80090f0:	429a      	cmp	r2, r3
 80090f2:	dd47      	ble.n	8009184 <_printf_float+0x1d0>
 80090f4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80090f6:	3b02      	subs	r3, #2
 80090f8:	b2db      	uxtb	r3, r3
 80090fa:	930c      	str	r3, [sp, #48]	@ 0x30
 80090fc:	0028      	movs	r0, r5
 80090fe:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8009100:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009102:	3901      	subs	r1, #1
 8009104:	3050      	adds	r0, #80	@ 0x50
 8009106:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009108:	f7ff ff14 	bl	8008f34 <__exponent>
 800910c:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800910e:	0004      	movs	r4, r0
 8009110:	1813      	adds	r3, r2, r0
 8009112:	612b      	str	r3, [r5, #16]
 8009114:	2a01      	cmp	r2, #1
 8009116:	dc02      	bgt.n	800911e <_printf_float+0x16a>
 8009118:	682a      	ldr	r2, [r5, #0]
 800911a:	07d2      	lsls	r2, r2, #31
 800911c:	d501      	bpl.n	8009122 <_printf_float+0x16e>
 800911e:	3301      	adds	r3, #1
 8009120:	612b      	str	r3, [r5, #16]
 8009122:	2323      	movs	r3, #35	@ 0x23
 8009124:	aa0a      	add	r2, sp, #40	@ 0x28
 8009126:	189b      	adds	r3, r3, r2
 8009128:	781b      	ldrb	r3, [r3, #0]
 800912a:	2b00      	cmp	r3, #0
 800912c:	d100      	bne.n	8009130 <_printf_float+0x17c>
 800912e:	e792      	b.n	8009056 <_printf_float+0xa2>
 8009130:	002b      	movs	r3, r5
 8009132:	222d      	movs	r2, #45	@ 0x2d
 8009134:	3343      	adds	r3, #67	@ 0x43
 8009136:	701a      	strb	r2, [r3, #0]
 8009138:	e78d      	b.n	8009056 <_printf_float+0xa2>
 800913a:	2c47      	cmp	r4, #71	@ 0x47
 800913c:	d1b8      	bne.n	80090b0 <_printf_float+0xfc>
 800913e:	2b00      	cmp	r3, #0
 8009140:	d1b6      	bne.n	80090b0 <_printf_float+0xfc>
 8009142:	3301      	adds	r3, #1
 8009144:	e7b3      	b.n	80090ae <_printf_float+0xfa>
 8009146:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009148:	2b65      	cmp	r3, #101	@ 0x65
 800914a:	d9d7      	bls.n	80090fc <_printf_float+0x148>
 800914c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800914e:	2b66      	cmp	r3, #102	@ 0x66
 8009150:	d11a      	bne.n	8009188 <_printf_float+0x1d4>
 8009152:	686b      	ldr	r3, [r5, #4]
 8009154:	2a00      	cmp	r2, #0
 8009156:	dd09      	ble.n	800916c <_printf_float+0x1b8>
 8009158:	612a      	str	r2, [r5, #16]
 800915a:	2b00      	cmp	r3, #0
 800915c:	d102      	bne.n	8009164 <_printf_float+0x1b0>
 800915e:	6829      	ldr	r1, [r5, #0]
 8009160:	07c9      	lsls	r1, r1, #31
 8009162:	d50b      	bpl.n	800917c <_printf_float+0x1c8>
 8009164:	3301      	adds	r3, #1
 8009166:	189b      	adds	r3, r3, r2
 8009168:	612b      	str	r3, [r5, #16]
 800916a:	e007      	b.n	800917c <_printf_float+0x1c8>
 800916c:	2b00      	cmp	r3, #0
 800916e:	d103      	bne.n	8009178 <_printf_float+0x1c4>
 8009170:	2201      	movs	r2, #1
 8009172:	6829      	ldr	r1, [r5, #0]
 8009174:	4211      	tst	r1, r2
 8009176:	d000      	beq.n	800917a <_printf_float+0x1c6>
 8009178:	1c9a      	adds	r2, r3, #2
 800917a:	612a      	str	r2, [r5, #16]
 800917c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800917e:	2400      	movs	r4, #0
 8009180:	65ab      	str	r3, [r5, #88]	@ 0x58
 8009182:	e7ce      	b.n	8009122 <_printf_float+0x16e>
 8009184:	2367      	movs	r3, #103	@ 0x67
 8009186:	930c      	str	r3, [sp, #48]	@ 0x30
 8009188:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800918a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800918c:	4299      	cmp	r1, r3
 800918e:	db06      	blt.n	800919e <_printf_float+0x1ea>
 8009190:	682b      	ldr	r3, [r5, #0]
 8009192:	6129      	str	r1, [r5, #16]
 8009194:	07db      	lsls	r3, r3, #31
 8009196:	d5f1      	bpl.n	800917c <_printf_float+0x1c8>
 8009198:	3101      	adds	r1, #1
 800919a:	6129      	str	r1, [r5, #16]
 800919c:	e7ee      	b.n	800917c <_printf_float+0x1c8>
 800919e:	2201      	movs	r2, #1
 80091a0:	2900      	cmp	r1, #0
 80091a2:	dce0      	bgt.n	8009166 <_printf_float+0x1b2>
 80091a4:	1892      	adds	r2, r2, r2
 80091a6:	1a52      	subs	r2, r2, r1
 80091a8:	e7dd      	b.n	8009166 <_printf_float+0x1b2>
 80091aa:	682a      	ldr	r2, [r5, #0]
 80091ac:	0553      	lsls	r3, r2, #21
 80091ae:	d408      	bmi.n	80091c2 <_printf_float+0x20e>
 80091b0:	692b      	ldr	r3, [r5, #16]
 80091b2:	003a      	movs	r2, r7
 80091b4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80091b6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80091b8:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80091ba:	47a0      	blx	r4
 80091bc:	3001      	adds	r0, #1
 80091be:	d129      	bne.n	8009214 <_printf_float+0x260>
 80091c0:	e754      	b.n	800906c <_printf_float+0xb8>
 80091c2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80091c4:	2b65      	cmp	r3, #101	@ 0x65
 80091c6:	d800      	bhi.n	80091ca <_printf_float+0x216>
 80091c8:	e0db      	b.n	8009382 <_printf_float+0x3ce>
 80091ca:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 80091cc:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 80091ce:	2200      	movs	r2, #0
 80091d0:	2300      	movs	r3, #0
 80091d2:	f7f7 f93b 	bl	800044c <__aeabi_dcmpeq>
 80091d6:	2800      	cmp	r0, #0
 80091d8:	d033      	beq.n	8009242 <_printf_float+0x28e>
 80091da:	2301      	movs	r3, #1
 80091dc:	4a37      	ldr	r2, [pc, #220]	@ (80092bc <_printf_float+0x308>)
 80091de:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80091e0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80091e2:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80091e4:	47a0      	blx	r4
 80091e6:	3001      	adds	r0, #1
 80091e8:	d100      	bne.n	80091ec <_printf_float+0x238>
 80091ea:	e73f      	b.n	800906c <_printf_float+0xb8>
 80091ec:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 80091ee:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80091f0:	42b3      	cmp	r3, r6
 80091f2:	db02      	blt.n	80091fa <_printf_float+0x246>
 80091f4:	682b      	ldr	r3, [r5, #0]
 80091f6:	07db      	lsls	r3, r3, #31
 80091f8:	d50c      	bpl.n	8009214 <_printf_float+0x260>
 80091fa:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80091fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80091fe:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009200:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009202:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009204:	47a0      	blx	r4
 8009206:	2400      	movs	r4, #0
 8009208:	3001      	adds	r0, #1
 800920a:	d100      	bne.n	800920e <_printf_float+0x25a>
 800920c:	e72e      	b.n	800906c <_printf_float+0xb8>
 800920e:	1e73      	subs	r3, r6, #1
 8009210:	42a3      	cmp	r3, r4
 8009212:	dc0a      	bgt.n	800922a <_printf_float+0x276>
 8009214:	682b      	ldr	r3, [r5, #0]
 8009216:	079b      	lsls	r3, r3, #30
 8009218:	d500      	bpl.n	800921c <_printf_float+0x268>
 800921a:	e106      	b.n	800942a <_printf_float+0x476>
 800921c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800921e:	68e8      	ldr	r0, [r5, #12]
 8009220:	4298      	cmp	r0, r3
 8009222:	db00      	blt.n	8009226 <_printf_float+0x272>
 8009224:	e724      	b.n	8009070 <_printf_float+0xbc>
 8009226:	0018      	movs	r0, r3
 8009228:	e722      	b.n	8009070 <_printf_float+0xbc>
 800922a:	002a      	movs	r2, r5
 800922c:	2301      	movs	r3, #1
 800922e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009230:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009232:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8009234:	321a      	adds	r2, #26
 8009236:	47b8      	blx	r7
 8009238:	3001      	adds	r0, #1
 800923a:	d100      	bne.n	800923e <_printf_float+0x28a>
 800923c:	e716      	b.n	800906c <_printf_float+0xb8>
 800923e:	3401      	adds	r4, #1
 8009240:	e7e5      	b.n	800920e <_printf_float+0x25a>
 8009242:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009244:	2b00      	cmp	r3, #0
 8009246:	dc3b      	bgt.n	80092c0 <_printf_float+0x30c>
 8009248:	2301      	movs	r3, #1
 800924a:	4a1c      	ldr	r2, [pc, #112]	@ (80092bc <_printf_float+0x308>)
 800924c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800924e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009250:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8009252:	47a0      	blx	r4
 8009254:	3001      	adds	r0, #1
 8009256:	d100      	bne.n	800925a <_printf_float+0x2a6>
 8009258:	e708      	b.n	800906c <_printf_float+0xb8>
 800925a:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800925c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800925e:	4333      	orrs	r3, r6
 8009260:	d102      	bne.n	8009268 <_printf_float+0x2b4>
 8009262:	682b      	ldr	r3, [r5, #0]
 8009264:	07db      	lsls	r3, r3, #31
 8009266:	d5d5      	bpl.n	8009214 <_printf_float+0x260>
 8009268:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800926a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800926c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800926e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009270:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8009272:	47a0      	blx	r4
 8009274:	2300      	movs	r3, #0
 8009276:	3001      	adds	r0, #1
 8009278:	d100      	bne.n	800927c <_printf_float+0x2c8>
 800927a:	e6f7      	b.n	800906c <_printf_float+0xb8>
 800927c:	930c      	str	r3, [sp, #48]	@ 0x30
 800927e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009280:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009282:	425b      	negs	r3, r3
 8009284:	4293      	cmp	r3, r2
 8009286:	dc01      	bgt.n	800928c <_printf_float+0x2d8>
 8009288:	0033      	movs	r3, r6
 800928a:	e792      	b.n	80091b2 <_printf_float+0x1fe>
 800928c:	002a      	movs	r2, r5
 800928e:	2301      	movs	r3, #1
 8009290:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009292:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009294:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8009296:	321a      	adds	r2, #26
 8009298:	47a0      	blx	r4
 800929a:	3001      	adds	r0, #1
 800929c:	d100      	bne.n	80092a0 <_printf_float+0x2ec>
 800929e:	e6e5      	b.n	800906c <_printf_float+0xb8>
 80092a0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80092a2:	3301      	adds	r3, #1
 80092a4:	e7ea      	b.n	800927c <_printf_float+0x2c8>
 80092a6:	46c0      	nop			@ (mov r8, r8)
 80092a8:	7fefffff 	.word	0x7fefffff
 80092ac:	0800bb34 	.word	0x0800bb34
 80092b0:	0800bb30 	.word	0x0800bb30
 80092b4:	0800bb3c 	.word	0x0800bb3c
 80092b8:	0800bb38 	.word	0x0800bb38
 80092bc:	0800bb40 	.word	0x0800bb40
 80092c0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80092c2:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 80092c4:	930c      	str	r3, [sp, #48]	@ 0x30
 80092c6:	429e      	cmp	r6, r3
 80092c8:	dd00      	ble.n	80092cc <_printf_float+0x318>
 80092ca:	001e      	movs	r6, r3
 80092cc:	2e00      	cmp	r6, #0
 80092ce:	dc31      	bgt.n	8009334 <_printf_float+0x380>
 80092d0:	43f3      	mvns	r3, r6
 80092d2:	2400      	movs	r4, #0
 80092d4:	17db      	asrs	r3, r3, #31
 80092d6:	4033      	ands	r3, r6
 80092d8:	930e      	str	r3, [sp, #56]	@ 0x38
 80092da:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 80092dc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80092de:	1af3      	subs	r3, r6, r3
 80092e0:	42a3      	cmp	r3, r4
 80092e2:	dc30      	bgt.n	8009346 <_printf_float+0x392>
 80092e4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80092e6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80092e8:	429a      	cmp	r2, r3
 80092ea:	dc38      	bgt.n	800935e <_printf_float+0x3aa>
 80092ec:	682b      	ldr	r3, [r5, #0]
 80092ee:	07db      	lsls	r3, r3, #31
 80092f0:	d435      	bmi.n	800935e <_printf_float+0x3aa>
 80092f2:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 80092f4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80092f6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80092f8:	1b9b      	subs	r3, r3, r6
 80092fa:	1b14      	subs	r4, r2, r4
 80092fc:	429c      	cmp	r4, r3
 80092fe:	dd00      	ble.n	8009302 <_printf_float+0x34e>
 8009300:	001c      	movs	r4, r3
 8009302:	2c00      	cmp	r4, #0
 8009304:	dc34      	bgt.n	8009370 <_printf_float+0x3bc>
 8009306:	43e3      	mvns	r3, r4
 8009308:	2600      	movs	r6, #0
 800930a:	17db      	asrs	r3, r3, #31
 800930c:	401c      	ands	r4, r3
 800930e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009310:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009312:	1ad3      	subs	r3, r2, r3
 8009314:	1b1b      	subs	r3, r3, r4
 8009316:	42b3      	cmp	r3, r6
 8009318:	dc00      	bgt.n	800931c <_printf_float+0x368>
 800931a:	e77b      	b.n	8009214 <_printf_float+0x260>
 800931c:	002a      	movs	r2, r5
 800931e:	2301      	movs	r3, #1
 8009320:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009322:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009324:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8009326:	321a      	adds	r2, #26
 8009328:	47b8      	blx	r7
 800932a:	3001      	adds	r0, #1
 800932c:	d100      	bne.n	8009330 <_printf_float+0x37c>
 800932e:	e69d      	b.n	800906c <_printf_float+0xb8>
 8009330:	3601      	adds	r6, #1
 8009332:	e7ec      	b.n	800930e <_printf_float+0x35a>
 8009334:	0033      	movs	r3, r6
 8009336:	003a      	movs	r2, r7
 8009338:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800933a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800933c:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800933e:	47a0      	blx	r4
 8009340:	3001      	adds	r0, #1
 8009342:	d1c5      	bne.n	80092d0 <_printf_float+0x31c>
 8009344:	e692      	b.n	800906c <_printf_float+0xb8>
 8009346:	002a      	movs	r2, r5
 8009348:	2301      	movs	r3, #1
 800934a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800934c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800934e:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8009350:	321a      	adds	r2, #26
 8009352:	47b0      	blx	r6
 8009354:	3001      	adds	r0, #1
 8009356:	d100      	bne.n	800935a <_printf_float+0x3a6>
 8009358:	e688      	b.n	800906c <_printf_float+0xb8>
 800935a:	3401      	adds	r4, #1
 800935c:	e7bd      	b.n	80092da <_printf_float+0x326>
 800935e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009360:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009362:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009364:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009366:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8009368:	47a0      	blx	r4
 800936a:	3001      	adds	r0, #1
 800936c:	d1c1      	bne.n	80092f2 <_printf_float+0x33e>
 800936e:	e67d      	b.n	800906c <_printf_float+0xb8>
 8009370:	19ba      	adds	r2, r7, r6
 8009372:	0023      	movs	r3, r4
 8009374:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009376:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009378:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800937a:	47b0      	blx	r6
 800937c:	3001      	adds	r0, #1
 800937e:	d1c2      	bne.n	8009306 <_printf_float+0x352>
 8009380:	e674      	b.n	800906c <_printf_float+0xb8>
 8009382:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009384:	930c      	str	r3, [sp, #48]	@ 0x30
 8009386:	2b01      	cmp	r3, #1
 8009388:	dc02      	bgt.n	8009390 <_printf_float+0x3dc>
 800938a:	2301      	movs	r3, #1
 800938c:	421a      	tst	r2, r3
 800938e:	d039      	beq.n	8009404 <_printf_float+0x450>
 8009390:	2301      	movs	r3, #1
 8009392:	003a      	movs	r2, r7
 8009394:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009396:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009398:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800939a:	47b0      	blx	r6
 800939c:	3001      	adds	r0, #1
 800939e:	d100      	bne.n	80093a2 <_printf_float+0x3ee>
 80093a0:	e664      	b.n	800906c <_printf_float+0xb8>
 80093a2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80093a4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80093a6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80093a8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80093aa:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80093ac:	47b0      	blx	r6
 80093ae:	3001      	adds	r0, #1
 80093b0:	d100      	bne.n	80093b4 <_printf_float+0x400>
 80093b2:	e65b      	b.n	800906c <_printf_float+0xb8>
 80093b4:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 80093b6:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 80093b8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80093ba:	2200      	movs	r2, #0
 80093bc:	3b01      	subs	r3, #1
 80093be:	930c      	str	r3, [sp, #48]	@ 0x30
 80093c0:	2300      	movs	r3, #0
 80093c2:	f7f7 f843 	bl	800044c <__aeabi_dcmpeq>
 80093c6:	2800      	cmp	r0, #0
 80093c8:	d11a      	bne.n	8009400 <_printf_float+0x44c>
 80093ca:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80093cc:	1c7a      	adds	r2, r7, #1
 80093ce:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80093d0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80093d2:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80093d4:	47b0      	blx	r6
 80093d6:	3001      	adds	r0, #1
 80093d8:	d10e      	bne.n	80093f8 <_printf_float+0x444>
 80093da:	e647      	b.n	800906c <_printf_float+0xb8>
 80093dc:	002a      	movs	r2, r5
 80093de:	2301      	movs	r3, #1
 80093e0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80093e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80093e4:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80093e6:	321a      	adds	r2, #26
 80093e8:	47b8      	blx	r7
 80093ea:	3001      	adds	r0, #1
 80093ec:	d100      	bne.n	80093f0 <_printf_float+0x43c>
 80093ee:	e63d      	b.n	800906c <_printf_float+0xb8>
 80093f0:	3601      	adds	r6, #1
 80093f2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80093f4:	429e      	cmp	r6, r3
 80093f6:	dbf1      	blt.n	80093dc <_printf_float+0x428>
 80093f8:	002a      	movs	r2, r5
 80093fa:	0023      	movs	r3, r4
 80093fc:	3250      	adds	r2, #80	@ 0x50
 80093fe:	e6d9      	b.n	80091b4 <_printf_float+0x200>
 8009400:	2600      	movs	r6, #0
 8009402:	e7f6      	b.n	80093f2 <_printf_float+0x43e>
 8009404:	003a      	movs	r2, r7
 8009406:	e7e2      	b.n	80093ce <_printf_float+0x41a>
 8009408:	002a      	movs	r2, r5
 800940a:	2301      	movs	r3, #1
 800940c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800940e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009410:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8009412:	3219      	adds	r2, #25
 8009414:	47b0      	blx	r6
 8009416:	3001      	adds	r0, #1
 8009418:	d100      	bne.n	800941c <_printf_float+0x468>
 800941a:	e627      	b.n	800906c <_printf_float+0xb8>
 800941c:	3401      	adds	r4, #1
 800941e:	68eb      	ldr	r3, [r5, #12]
 8009420:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8009422:	1a9b      	subs	r3, r3, r2
 8009424:	42a3      	cmp	r3, r4
 8009426:	dcef      	bgt.n	8009408 <_printf_float+0x454>
 8009428:	e6f8      	b.n	800921c <_printf_float+0x268>
 800942a:	2400      	movs	r4, #0
 800942c:	e7f7      	b.n	800941e <_printf_float+0x46a>
 800942e:	46c0      	nop			@ (mov r8, r8)

08009430 <_printf_common>:
 8009430:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009432:	0016      	movs	r6, r2
 8009434:	9301      	str	r3, [sp, #4]
 8009436:	688a      	ldr	r2, [r1, #8]
 8009438:	690b      	ldr	r3, [r1, #16]
 800943a:	000c      	movs	r4, r1
 800943c:	9000      	str	r0, [sp, #0]
 800943e:	4293      	cmp	r3, r2
 8009440:	da00      	bge.n	8009444 <_printf_common+0x14>
 8009442:	0013      	movs	r3, r2
 8009444:	0022      	movs	r2, r4
 8009446:	6033      	str	r3, [r6, #0]
 8009448:	3243      	adds	r2, #67	@ 0x43
 800944a:	7812      	ldrb	r2, [r2, #0]
 800944c:	2a00      	cmp	r2, #0
 800944e:	d001      	beq.n	8009454 <_printf_common+0x24>
 8009450:	3301      	adds	r3, #1
 8009452:	6033      	str	r3, [r6, #0]
 8009454:	6823      	ldr	r3, [r4, #0]
 8009456:	069b      	lsls	r3, r3, #26
 8009458:	d502      	bpl.n	8009460 <_printf_common+0x30>
 800945a:	6833      	ldr	r3, [r6, #0]
 800945c:	3302      	adds	r3, #2
 800945e:	6033      	str	r3, [r6, #0]
 8009460:	6822      	ldr	r2, [r4, #0]
 8009462:	2306      	movs	r3, #6
 8009464:	0015      	movs	r5, r2
 8009466:	401d      	ands	r5, r3
 8009468:	421a      	tst	r2, r3
 800946a:	d027      	beq.n	80094bc <_printf_common+0x8c>
 800946c:	0023      	movs	r3, r4
 800946e:	3343      	adds	r3, #67	@ 0x43
 8009470:	781b      	ldrb	r3, [r3, #0]
 8009472:	1e5a      	subs	r2, r3, #1
 8009474:	4193      	sbcs	r3, r2
 8009476:	6822      	ldr	r2, [r4, #0]
 8009478:	0692      	lsls	r2, r2, #26
 800947a:	d430      	bmi.n	80094de <_printf_common+0xae>
 800947c:	0022      	movs	r2, r4
 800947e:	9901      	ldr	r1, [sp, #4]
 8009480:	9800      	ldr	r0, [sp, #0]
 8009482:	9d08      	ldr	r5, [sp, #32]
 8009484:	3243      	adds	r2, #67	@ 0x43
 8009486:	47a8      	blx	r5
 8009488:	3001      	adds	r0, #1
 800948a:	d025      	beq.n	80094d8 <_printf_common+0xa8>
 800948c:	2206      	movs	r2, #6
 800948e:	6823      	ldr	r3, [r4, #0]
 8009490:	2500      	movs	r5, #0
 8009492:	4013      	ands	r3, r2
 8009494:	2b04      	cmp	r3, #4
 8009496:	d105      	bne.n	80094a4 <_printf_common+0x74>
 8009498:	6833      	ldr	r3, [r6, #0]
 800949a:	68e5      	ldr	r5, [r4, #12]
 800949c:	1aed      	subs	r5, r5, r3
 800949e:	43eb      	mvns	r3, r5
 80094a0:	17db      	asrs	r3, r3, #31
 80094a2:	401d      	ands	r5, r3
 80094a4:	68a3      	ldr	r3, [r4, #8]
 80094a6:	6922      	ldr	r2, [r4, #16]
 80094a8:	4293      	cmp	r3, r2
 80094aa:	dd01      	ble.n	80094b0 <_printf_common+0x80>
 80094ac:	1a9b      	subs	r3, r3, r2
 80094ae:	18ed      	adds	r5, r5, r3
 80094b0:	2600      	movs	r6, #0
 80094b2:	42b5      	cmp	r5, r6
 80094b4:	d120      	bne.n	80094f8 <_printf_common+0xc8>
 80094b6:	2000      	movs	r0, #0
 80094b8:	e010      	b.n	80094dc <_printf_common+0xac>
 80094ba:	3501      	adds	r5, #1
 80094bc:	68e3      	ldr	r3, [r4, #12]
 80094be:	6832      	ldr	r2, [r6, #0]
 80094c0:	1a9b      	subs	r3, r3, r2
 80094c2:	42ab      	cmp	r3, r5
 80094c4:	ddd2      	ble.n	800946c <_printf_common+0x3c>
 80094c6:	0022      	movs	r2, r4
 80094c8:	2301      	movs	r3, #1
 80094ca:	9901      	ldr	r1, [sp, #4]
 80094cc:	9800      	ldr	r0, [sp, #0]
 80094ce:	9f08      	ldr	r7, [sp, #32]
 80094d0:	3219      	adds	r2, #25
 80094d2:	47b8      	blx	r7
 80094d4:	3001      	adds	r0, #1
 80094d6:	d1f0      	bne.n	80094ba <_printf_common+0x8a>
 80094d8:	2001      	movs	r0, #1
 80094da:	4240      	negs	r0, r0
 80094dc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80094de:	2030      	movs	r0, #48	@ 0x30
 80094e0:	18e1      	adds	r1, r4, r3
 80094e2:	3143      	adds	r1, #67	@ 0x43
 80094e4:	7008      	strb	r0, [r1, #0]
 80094e6:	0021      	movs	r1, r4
 80094e8:	1c5a      	adds	r2, r3, #1
 80094ea:	3145      	adds	r1, #69	@ 0x45
 80094ec:	7809      	ldrb	r1, [r1, #0]
 80094ee:	18a2      	adds	r2, r4, r2
 80094f0:	3243      	adds	r2, #67	@ 0x43
 80094f2:	3302      	adds	r3, #2
 80094f4:	7011      	strb	r1, [r2, #0]
 80094f6:	e7c1      	b.n	800947c <_printf_common+0x4c>
 80094f8:	0022      	movs	r2, r4
 80094fa:	2301      	movs	r3, #1
 80094fc:	9901      	ldr	r1, [sp, #4]
 80094fe:	9800      	ldr	r0, [sp, #0]
 8009500:	9f08      	ldr	r7, [sp, #32]
 8009502:	321a      	adds	r2, #26
 8009504:	47b8      	blx	r7
 8009506:	3001      	adds	r0, #1
 8009508:	d0e6      	beq.n	80094d8 <_printf_common+0xa8>
 800950a:	3601      	adds	r6, #1
 800950c:	e7d1      	b.n	80094b2 <_printf_common+0x82>
	...

08009510 <_printf_i>:
 8009510:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009512:	b08b      	sub	sp, #44	@ 0x2c
 8009514:	9206      	str	r2, [sp, #24]
 8009516:	000a      	movs	r2, r1
 8009518:	3243      	adds	r2, #67	@ 0x43
 800951a:	9307      	str	r3, [sp, #28]
 800951c:	9005      	str	r0, [sp, #20]
 800951e:	9203      	str	r2, [sp, #12]
 8009520:	7e0a      	ldrb	r2, [r1, #24]
 8009522:	000c      	movs	r4, r1
 8009524:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009526:	2a78      	cmp	r2, #120	@ 0x78
 8009528:	d809      	bhi.n	800953e <_printf_i+0x2e>
 800952a:	2a62      	cmp	r2, #98	@ 0x62
 800952c:	d80b      	bhi.n	8009546 <_printf_i+0x36>
 800952e:	2a00      	cmp	r2, #0
 8009530:	d100      	bne.n	8009534 <_printf_i+0x24>
 8009532:	e0ba      	b.n	80096aa <_printf_i+0x19a>
 8009534:	497a      	ldr	r1, [pc, #488]	@ (8009720 <_printf_i+0x210>)
 8009536:	9104      	str	r1, [sp, #16]
 8009538:	2a58      	cmp	r2, #88	@ 0x58
 800953a:	d100      	bne.n	800953e <_printf_i+0x2e>
 800953c:	e08e      	b.n	800965c <_printf_i+0x14c>
 800953e:	0025      	movs	r5, r4
 8009540:	3542      	adds	r5, #66	@ 0x42
 8009542:	702a      	strb	r2, [r5, #0]
 8009544:	e022      	b.n	800958c <_printf_i+0x7c>
 8009546:	0010      	movs	r0, r2
 8009548:	3863      	subs	r0, #99	@ 0x63
 800954a:	2815      	cmp	r0, #21
 800954c:	d8f7      	bhi.n	800953e <_printf_i+0x2e>
 800954e:	f7f6 fded 	bl	800012c <__gnu_thumb1_case_shi>
 8009552:	0016      	.short	0x0016
 8009554:	fff6001f 	.word	0xfff6001f
 8009558:	fff6fff6 	.word	0xfff6fff6
 800955c:	001ffff6 	.word	0x001ffff6
 8009560:	fff6fff6 	.word	0xfff6fff6
 8009564:	fff6fff6 	.word	0xfff6fff6
 8009568:	0036009f 	.word	0x0036009f
 800956c:	fff6007e 	.word	0xfff6007e
 8009570:	00b0fff6 	.word	0x00b0fff6
 8009574:	0036fff6 	.word	0x0036fff6
 8009578:	fff6fff6 	.word	0xfff6fff6
 800957c:	0082      	.short	0x0082
 800957e:	0025      	movs	r5, r4
 8009580:	681a      	ldr	r2, [r3, #0]
 8009582:	3542      	adds	r5, #66	@ 0x42
 8009584:	1d11      	adds	r1, r2, #4
 8009586:	6019      	str	r1, [r3, #0]
 8009588:	6813      	ldr	r3, [r2, #0]
 800958a:	702b      	strb	r3, [r5, #0]
 800958c:	2301      	movs	r3, #1
 800958e:	e09e      	b.n	80096ce <_printf_i+0x1be>
 8009590:	6818      	ldr	r0, [r3, #0]
 8009592:	6809      	ldr	r1, [r1, #0]
 8009594:	1d02      	adds	r2, r0, #4
 8009596:	060d      	lsls	r5, r1, #24
 8009598:	d50b      	bpl.n	80095b2 <_printf_i+0xa2>
 800959a:	6806      	ldr	r6, [r0, #0]
 800959c:	601a      	str	r2, [r3, #0]
 800959e:	2e00      	cmp	r6, #0
 80095a0:	da03      	bge.n	80095aa <_printf_i+0x9a>
 80095a2:	232d      	movs	r3, #45	@ 0x2d
 80095a4:	9a03      	ldr	r2, [sp, #12]
 80095a6:	4276      	negs	r6, r6
 80095a8:	7013      	strb	r3, [r2, #0]
 80095aa:	4b5d      	ldr	r3, [pc, #372]	@ (8009720 <_printf_i+0x210>)
 80095ac:	270a      	movs	r7, #10
 80095ae:	9304      	str	r3, [sp, #16]
 80095b0:	e018      	b.n	80095e4 <_printf_i+0xd4>
 80095b2:	6806      	ldr	r6, [r0, #0]
 80095b4:	601a      	str	r2, [r3, #0]
 80095b6:	0649      	lsls	r1, r1, #25
 80095b8:	d5f1      	bpl.n	800959e <_printf_i+0x8e>
 80095ba:	b236      	sxth	r6, r6
 80095bc:	e7ef      	b.n	800959e <_printf_i+0x8e>
 80095be:	6808      	ldr	r0, [r1, #0]
 80095c0:	6819      	ldr	r1, [r3, #0]
 80095c2:	c940      	ldmia	r1!, {r6}
 80095c4:	0605      	lsls	r5, r0, #24
 80095c6:	d402      	bmi.n	80095ce <_printf_i+0xbe>
 80095c8:	0640      	lsls	r0, r0, #25
 80095ca:	d500      	bpl.n	80095ce <_printf_i+0xbe>
 80095cc:	b2b6      	uxth	r6, r6
 80095ce:	6019      	str	r1, [r3, #0]
 80095d0:	4b53      	ldr	r3, [pc, #332]	@ (8009720 <_printf_i+0x210>)
 80095d2:	270a      	movs	r7, #10
 80095d4:	9304      	str	r3, [sp, #16]
 80095d6:	2a6f      	cmp	r2, #111	@ 0x6f
 80095d8:	d100      	bne.n	80095dc <_printf_i+0xcc>
 80095da:	3f02      	subs	r7, #2
 80095dc:	0023      	movs	r3, r4
 80095de:	2200      	movs	r2, #0
 80095e0:	3343      	adds	r3, #67	@ 0x43
 80095e2:	701a      	strb	r2, [r3, #0]
 80095e4:	6863      	ldr	r3, [r4, #4]
 80095e6:	60a3      	str	r3, [r4, #8]
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	db06      	blt.n	80095fa <_printf_i+0xea>
 80095ec:	2104      	movs	r1, #4
 80095ee:	6822      	ldr	r2, [r4, #0]
 80095f0:	9d03      	ldr	r5, [sp, #12]
 80095f2:	438a      	bics	r2, r1
 80095f4:	6022      	str	r2, [r4, #0]
 80095f6:	4333      	orrs	r3, r6
 80095f8:	d00c      	beq.n	8009614 <_printf_i+0x104>
 80095fa:	9d03      	ldr	r5, [sp, #12]
 80095fc:	0030      	movs	r0, r6
 80095fe:	0039      	movs	r1, r7
 8009600:	f7f6 fe24 	bl	800024c <__aeabi_uidivmod>
 8009604:	9b04      	ldr	r3, [sp, #16]
 8009606:	3d01      	subs	r5, #1
 8009608:	5c5b      	ldrb	r3, [r3, r1]
 800960a:	702b      	strb	r3, [r5, #0]
 800960c:	0033      	movs	r3, r6
 800960e:	0006      	movs	r6, r0
 8009610:	429f      	cmp	r7, r3
 8009612:	d9f3      	bls.n	80095fc <_printf_i+0xec>
 8009614:	2f08      	cmp	r7, #8
 8009616:	d109      	bne.n	800962c <_printf_i+0x11c>
 8009618:	6823      	ldr	r3, [r4, #0]
 800961a:	07db      	lsls	r3, r3, #31
 800961c:	d506      	bpl.n	800962c <_printf_i+0x11c>
 800961e:	6862      	ldr	r2, [r4, #4]
 8009620:	6923      	ldr	r3, [r4, #16]
 8009622:	429a      	cmp	r2, r3
 8009624:	dc02      	bgt.n	800962c <_printf_i+0x11c>
 8009626:	2330      	movs	r3, #48	@ 0x30
 8009628:	3d01      	subs	r5, #1
 800962a:	702b      	strb	r3, [r5, #0]
 800962c:	9b03      	ldr	r3, [sp, #12]
 800962e:	1b5b      	subs	r3, r3, r5
 8009630:	6123      	str	r3, [r4, #16]
 8009632:	9b07      	ldr	r3, [sp, #28]
 8009634:	0021      	movs	r1, r4
 8009636:	9300      	str	r3, [sp, #0]
 8009638:	9805      	ldr	r0, [sp, #20]
 800963a:	9b06      	ldr	r3, [sp, #24]
 800963c:	aa09      	add	r2, sp, #36	@ 0x24
 800963e:	f7ff fef7 	bl	8009430 <_printf_common>
 8009642:	3001      	adds	r0, #1
 8009644:	d148      	bne.n	80096d8 <_printf_i+0x1c8>
 8009646:	2001      	movs	r0, #1
 8009648:	4240      	negs	r0, r0
 800964a:	b00b      	add	sp, #44	@ 0x2c
 800964c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800964e:	2220      	movs	r2, #32
 8009650:	6809      	ldr	r1, [r1, #0]
 8009652:	430a      	orrs	r2, r1
 8009654:	6022      	str	r2, [r4, #0]
 8009656:	2278      	movs	r2, #120	@ 0x78
 8009658:	4932      	ldr	r1, [pc, #200]	@ (8009724 <_printf_i+0x214>)
 800965a:	9104      	str	r1, [sp, #16]
 800965c:	0021      	movs	r1, r4
 800965e:	3145      	adds	r1, #69	@ 0x45
 8009660:	700a      	strb	r2, [r1, #0]
 8009662:	6819      	ldr	r1, [r3, #0]
 8009664:	6822      	ldr	r2, [r4, #0]
 8009666:	c940      	ldmia	r1!, {r6}
 8009668:	0610      	lsls	r0, r2, #24
 800966a:	d402      	bmi.n	8009672 <_printf_i+0x162>
 800966c:	0650      	lsls	r0, r2, #25
 800966e:	d500      	bpl.n	8009672 <_printf_i+0x162>
 8009670:	b2b6      	uxth	r6, r6
 8009672:	6019      	str	r1, [r3, #0]
 8009674:	07d3      	lsls	r3, r2, #31
 8009676:	d502      	bpl.n	800967e <_printf_i+0x16e>
 8009678:	2320      	movs	r3, #32
 800967a:	4313      	orrs	r3, r2
 800967c:	6023      	str	r3, [r4, #0]
 800967e:	2e00      	cmp	r6, #0
 8009680:	d001      	beq.n	8009686 <_printf_i+0x176>
 8009682:	2710      	movs	r7, #16
 8009684:	e7aa      	b.n	80095dc <_printf_i+0xcc>
 8009686:	2220      	movs	r2, #32
 8009688:	6823      	ldr	r3, [r4, #0]
 800968a:	4393      	bics	r3, r2
 800968c:	6023      	str	r3, [r4, #0]
 800968e:	e7f8      	b.n	8009682 <_printf_i+0x172>
 8009690:	681a      	ldr	r2, [r3, #0]
 8009692:	680d      	ldr	r5, [r1, #0]
 8009694:	1d10      	adds	r0, r2, #4
 8009696:	6949      	ldr	r1, [r1, #20]
 8009698:	6018      	str	r0, [r3, #0]
 800969a:	6813      	ldr	r3, [r2, #0]
 800969c:	062e      	lsls	r6, r5, #24
 800969e:	d501      	bpl.n	80096a4 <_printf_i+0x194>
 80096a0:	6019      	str	r1, [r3, #0]
 80096a2:	e002      	b.n	80096aa <_printf_i+0x19a>
 80096a4:	066d      	lsls	r5, r5, #25
 80096a6:	d5fb      	bpl.n	80096a0 <_printf_i+0x190>
 80096a8:	8019      	strh	r1, [r3, #0]
 80096aa:	2300      	movs	r3, #0
 80096ac:	9d03      	ldr	r5, [sp, #12]
 80096ae:	6123      	str	r3, [r4, #16]
 80096b0:	e7bf      	b.n	8009632 <_printf_i+0x122>
 80096b2:	681a      	ldr	r2, [r3, #0]
 80096b4:	1d11      	adds	r1, r2, #4
 80096b6:	6019      	str	r1, [r3, #0]
 80096b8:	6815      	ldr	r5, [r2, #0]
 80096ba:	2100      	movs	r1, #0
 80096bc:	0028      	movs	r0, r5
 80096be:	6862      	ldr	r2, [r4, #4]
 80096c0:	f000 fad9 	bl	8009c76 <memchr>
 80096c4:	2800      	cmp	r0, #0
 80096c6:	d001      	beq.n	80096cc <_printf_i+0x1bc>
 80096c8:	1b40      	subs	r0, r0, r5
 80096ca:	6060      	str	r0, [r4, #4]
 80096cc:	6863      	ldr	r3, [r4, #4]
 80096ce:	6123      	str	r3, [r4, #16]
 80096d0:	2300      	movs	r3, #0
 80096d2:	9a03      	ldr	r2, [sp, #12]
 80096d4:	7013      	strb	r3, [r2, #0]
 80096d6:	e7ac      	b.n	8009632 <_printf_i+0x122>
 80096d8:	002a      	movs	r2, r5
 80096da:	6923      	ldr	r3, [r4, #16]
 80096dc:	9906      	ldr	r1, [sp, #24]
 80096de:	9805      	ldr	r0, [sp, #20]
 80096e0:	9d07      	ldr	r5, [sp, #28]
 80096e2:	47a8      	blx	r5
 80096e4:	3001      	adds	r0, #1
 80096e6:	d0ae      	beq.n	8009646 <_printf_i+0x136>
 80096e8:	6823      	ldr	r3, [r4, #0]
 80096ea:	079b      	lsls	r3, r3, #30
 80096ec:	d415      	bmi.n	800971a <_printf_i+0x20a>
 80096ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80096f0:	68e0      	ldr	r0, [r4, #12]
 80096f2:	4298      	cmp	r0, r3
 80096f4:	daa9      	bge.n	800964a <_printf_i+0x13a>
 80096f6:	0018      	movs	r0, r3
 80096f8:	e7a7      	b.n	800964a <_printf_i+0x13a>
 80096fa:	0022      	movs	r2, r4
 80096fc:	2301      	movs	r3, #1
 80096fe:	9906      	ldr	r1, [sp, #24]
 8009700:	9805      	ldr	r0, [sp, #20]
 8009702:	9e07      	ldr	r6, [sp, #28]
 8009704:	3219      	adds	r2, #25
 8009706:	47b0      	blx	r6
 8009708:	3001      	adds	r0, #1
 800970a:	d09c      	beq.n	8009646 <_printf_i+0x136>
 800970c:	3501      	adds	r5, #1
 800970e:	68e3      	ldr	r3, [r4, #12]
 8009710:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009712:	1a9b      	subs	r3, r3, r2
 8009714:	42ab      	cmp	r3, r5
 8009716:	dcf0      	bgt.n	80096fa <_printf_i+0x1ea>
 8009718:	e7e9      	b.n	80096ee <_printf_i+0x1de>
 800971a:	2500      	movs	r5, #0
 800971c:	e7f7      	b.n	800970e <_printf_i+0x1fe>
 800971e:	46c0      	nop			@ (mov r8, r8)
 8009720:	0800bb42 	.word	0x0800bb42
 8009724:	0800bb53 	.word	0x0800bb53

08009728 <std>:
 8009728:	2300      	movs	r3, #0
 800972a:	b510      	push	{r4, lr}
 800972c:	0004      	movs	r4, r0
 800972e:	6003      	str	r3, [r0, #0]
 8009730:	6043      	str	r3, [r0, #4]
 8009732:	6083      	str	r3, [r0, #8]
 8009734:	8181      	strh	r1, [r0, #12]
 8009736:	6643      	str	r3, [r0, #100]	@ 0x64
 8009738:	81c2      	strh	r2, [r0, #14]
 800973a:	6103      	str	r3, [r0, #16]
 800973c:	6143      	str	r3, [r0, #20]
 800973e:	6183      	str	r3, [r0, #24]
 8009740:	0019      	movs	r1, r3
 8009742:	2208      	movs	r2, #8
 8009744:	305c      	adds	r0, #92	@ 0x5c
 8009746:	f000 fa0f 	bl	8009b68 <memset>
 800974a:	4b0b      	ldr	r3, [pc, #44]	@ (8009778 <std+0x50>)
 800974c:	6224      	str	r4, [r4, #32]
 800974e:	6263      	str	r3, [r4, #36]	@ 0x24
 8009750:	4b0a      	ldr	r3, [pc, #40]	@ (800977c <std+0x54>)
 8009752:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009754:	4b0a      	ldr	r3, [pc, #40]	@ (8009780 <std+0x58>)
 8009756:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009758:	4b0a      	ldr	r3, [pc, #40]	@ (8009784 <std+0x5c>)
 800975a:	6323      	str	r3, [r4, #48]	@ 0x30
 800975c:	4b0a      	ldr	r3, [pc, #40]	@ (8009788 <std+0x60>)
 800975e:	429c      	cmp	r4, r3
 8009760:	d005      	beq.n	800976e <std+0x46>
 8009762:	4b0a      	ldr	r3, [pc, #40]	@ (800978c <std+0x64>)
 8009764:	429c      	cmp	r4, r3
 8009766:	d002      	beq.n	800976e <std+0x46>
 8009768:	4b09      	ldr	r3, [pc, #36]	@ (8009790 <std+0x68>)
 800976a:	429c      	cmp	r4, r3
 800976c:	d103      	bne.n	8009776 <std+0x4e>
 800976e:	0020      	movs	r0, r4
 8009770:	3058      	adds	r0, #88	@ 0x58
 8009772:	f000 fa7d 	bl	8009c70 <__retarget_lock_init_recursive>
 8009776:	bd10      	pop	{r4, pc}
 8009778:	08009991 	.word	0x08009991
 800977c:	080099b9 	.word	0x080099b9
 8009780:	080099f1 	.word	0x080099f1
 8009784:	08009a1d 	.word	0x08009a1d
 8009788:	200003a0 	.word	0x200003a0
 800978c:	20000408 	.word	0x20000408
 8009790:	20000470 	.word	0x20000470

08009794 <stdio_exit_handler>:
 8009794:	b510      	push	{r4, lr}
 8009796:	4a03      	ldr	r2, [pc, #12]	@ (80097a4 <stdio_exit_handler+0x10>)
 8009798:	4903      	ldr	r1, [pc, #12]	@ (80097a8 <stdio_exit_handler+0x14>)
 800979a:	4804      	ldr	r0, [pc, #16]	@ (80097ac <stdio_exit_handler+0x18>)
 800979c:	f000 f86c 	bl	8009878 <_fwalk_sglue>
 80097a0:	bd10      	pop	{r4, pc}
 80097a2:	46c0      	nop			@ (mov r8, r8)
 80097a4:	2000000c 	.word	0x2000000c
 80097a8:	0800b651 	.word	0x0800b651
 80097ac:	2000001c 	.word	0x2000001c

080097b0 <cleanup_stdio>:
 80097b0:	6841      	ldr	r1, [r0, #4]
 80097b2:	4b0b      	ldr	r3, [pc, #44]	@ (80097e0 <cleanup_stdio+0x30>)
 80097b4:	b510      	push	{r4, lr}
 80097b6:	0004      	movs	r4, r0
 80097b8:	4299      	cmp	r1, r3
 80097ba:	d001      	beq.n	80097c0 <cleanup_stdio+0x10>
 80097bc:	f001 ff48 	bl	800b650 <_fflush_r>
 80097c0:	68a1      	ldr	r1, [r4, #8]
 80097c2:	4b08      	ldr	r3, [pc, #32]	@ (80097e4 <cleanup_stdio+0x34>)
 80097c4:	4299      	cmp	r1, r3
 80097c6:	d002      	beq.n	80097ce <cleanup_stdio+0x1e>
 80097c8:	0020      	movs	r0, r4
 80097ca:	f001 ff41 	bl	800b650 <_fflush_r>
 80097ce:	68e1      	ldr	r1, [r4, #12]
 80097d0:	4b05      	ldr	r3, [pc, #20]	@ (80097e8 <cleanup_stdio+0x38>)
 80097d2:	4299      	cmp	r1, r3
 80097d4:	d002      	beq.n	80097dc <cleanup_stdio+0x2c>
 80097d6:	0020      	movs	r0, r4
 80097d8:	f001 ff3a 	bl	800b650 <_fflush_r>
 80097dc:	bd10      	pop	{r4, pc}
 80097de:	46c0      	nop			@ (mov r8, r8)
 80097e0:	200003a0 	.word	0x200003a0
 80097e4:	20000408 	.word	0x20000408
 80097e8:	20000470 	.word	0x20000470

080097ec <global_stdio_init.part.0>:
 80097ec:	b510      	push	{r4, lr}
 80097ee:	4b09      	ldr	r3, [pc, #36]	@ (8009814 <global_stdio_init.part.0+0x28>)
 80097f0:	4a09      	ldr	r2, [pc, #36]	@ (8009818 <global_stdio_init.part.0+0x2c>)
 80097f2:	2104      	movs	r1, #4
 80097f4:	601a      	str	r2, [r3, #0]
 80097f6:	4809      	ldr	r0, [pc, #36]	@ (800981c <global_stdio_init.part.0+0x30>)
 80097f8:	2200      	movs	r2, #0
 80097fa:	f7ff ff95 	bl	8009728 <std>
 80097fe:	2201      	movs	r2, #1
 8009800:	2109      	movs	r1, #9
 8009802:	4807      	ldr	r0, [pc, #28]	@ (8009820 <global_stdio_init.part.0+0x34>)
 8009804:	f7ff ff90 	bl	8009728 <std>
 8009808:	2202      	movs	r2, #2
 800980a:	2112      	movs	r1, #18
 800980c:	4805      	ldr	r0, [pc, #20]	@ (8009824 <global_stdio_init.part.0+0x38>)
 800980e:	f7ff ff8b 	bl	8009728 <std>
 8009812:	bd10      	pop	{r4, pc}
 8009814:	200004d8 	.word	0x200004d8
 8009818:	08009795 	.word	0x08009795
 800981c:	200003a0 	.word	0x200003a0
 8009820:	20000408 	.word	0x20000408
 8009824:	20000470 	.word	0x20000470

08009828 <__sfp_lock_acquire>:
 8009828:	b510      	push	{r4, lr}
 800982a:	4802      	ldr	r0, [pc, #8]	@ (8009834 <__sfp_lock_acquire+0xc>)
 800982c:	f000 fa21 	bl	8009c72 <__retarget_lock_acquire_recursive>
 8009830:	bd10      	pop	{r4, pc}
 8009832:	46c0      	nop			@ (mov r8, r8)
 8009834:	200004e1 	.word	0x200004e1

08009838 <__sfp_lock_release>:
 8009838:	b510      	push	{r4, lr}
 800983a:	4802      	ldr	r0, [pc, #8]	@ (8009844 <__sfp_lock_release+0xc>)
 800983c:	f000 fa1a 	bl	8009c74 <__retarget_lock_release_recursive>
 8009840:	bd10      	pop	{r4, pc}
 8009842:	46c0      	nop			@ (mov r8, r8)
 8009844:	200004e1 	.word	0x200004e1

08009848 <__sinit>:
 8009848:	b510      	push	{r4, lr}
 800984a:	0004      	movs	r4, r0
 800984c:	f7ff ffec 	bl	8009828 <__sfp_lock_acquire>
 8009850:	6a23      	ldr	r3, [r4, #32]
 8009852:	2b00      	cmp	r3, #0
 8009854:	d002      	beq.n	800985c <__sinit+0x14>
 8009856:	f7ff ffef 	bl	8009838 <__sfp_lock_release>
 800985a:	bd10      	pop	{r4, pc}
 800985c:	4b04      	ldr	r3, [pc, #16]	@ (8009870 <__sinit+0x28>)
 800985e:	6223      	str	r3, [r4, #32]
 8009860:	4b04      	ldr	r3, [pc, #16]	@ (8009874 <__sinit+0x2c>)
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	2b00      	cmp	r3, #0
 8009866:	d1f6      	bne.n	8009856 <__sinit+0xe>
 8009868:	f7ff ffc0 	bl	80097ec <global_stdio_init.part.0>
 800986c:	e7f3      	b.n	8009856 <__sinit+0xe>
 800986e:	46c0      	nop			@ (mov r8, r8)
 8009870:	080097b1 	.word	0x080097b1
 8009874:	200004d8 	.word	0x200004d8

08009878 <_fwalk_sglue>:
 8009878:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800987a:	0014      	movs	r4, r2
 800987c:	2600      	movs	r6, #0
 800987e:	9000      	str	r0, [sp, #0]
 8009880:	9101      	str	r1, [sp, #4]
 8009882:	68a5      	ldr	r5, [r4, #8]
 8009884:	6867      	ldr	r7, [r4, #4]
 8009886:	3f01      	subs	r7, #1
 8009888:	d504      	bpl.n	8009894 <_fwalk_sglue+0x1c>
 800988a:	6824      	ldr	r4, [r4, #0]
 800988c:	2c00      	cmp	r4, #0
 800988e:	d1f8      	bne.n	8009882 <_fwalk_sglue+0xa>
 8009890:	0030      	movs	r0, r6
 8009892:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009894:	89ab      	ldrh	r3, [r5, #12]
 8009896:	2b01      	cmp	r3, #1
 8009898:	d908      	bls.n	80098ac <_fwalk_sglue+0x34>
 800989a:	220e      	movs	r2, #14
 800989c:	5eab      	ldrsh	r3, [r5, r2]
 800989e:	3301      	adds	r3, #1
 80098a0:	d004      	beq.n	80098ac <_fwalk_sglue+0x34>
 80098a2:	0029      	movs	r1, r5
 80098a4:	9800      	ldr	r0, [sp, #0]
 80098a6:	9b01      	ldr	r3, [sp, #4]
 80098a8:	4798      	blx	r3
 80098aa:	4306      	orrs	r6, r0
 80098ac:	3568      	adds	r5, #104	@ 0x68
 80098ae:	e7ea      	b.n	8009886 <_fwalk_sglue+0xe>

080098b0 <iprintf>:
 80098b0:	b40f      	push	{r0, r1, r2, r3}
 80098b2:	b507      	push	{r0, r1, r2, lr}
 80098b4:	4905      	ldr	r1, [pc, #20]	@ (80098cc <iprintf+0x1c>)
 80098b6:	ab04      	add	r3, sp, #16
 80098b8:	6808      	ldr	r0, [r1, #0]
 80098ba:	cb04      	ldmia	r3!, {r2}
 80098bc:	6881      	ldr	r1, [r0, #8]
 80098be:	9301      	str	r3, [sp, #4]
 80098c0:	f001 fd24 	bl	800b30c <_vfiprintf_r>
 80098c4:	b003      	add	sp, #12
 80098c6:	bc08      	pop	{r3}
 80098c8:	b004      	add	sp, #16
 80098ca:	4718      	bx	r3
 80098cc:	20000018 	.word	0x20000018

080098d0 <_puts_r>:
 80098d0:	6a03      	ldr	r3, [r0, #32]
 80098d2:	b570      	push	{r4, r5, r6, lr}
 80098d4:	0005      	movs	r5, r0
 80098d6:	000e      	movs	r6, r1
 80098d8:	6884      	ldr	r4, [r0, #8]
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d101      	bne.n	80098e2 <_puts_r+0x12>
 80098de:	f7ff ffb3 	bl	8009848 <__sinit>
 80098e2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80098e4:	07db      	lsls	r3, r3, #31
 80098e6:	d405      	bmi.n	80098f4 <_puts_r+0x24>
 80098e8:	89a3      	ldrh	r3, [r4, #12]
 80098ea:	059b      	lsls	r3, r3, #22
 80098ec:	d402      	bmi.n	80098f4 <_puts_r+0x24>
 80098ee:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80098f0:	f000 f9bf 	bl	8009c72 <__retarget_lock_acquire_recursive>
 80098f4:	89a3      	ldrh	r3, [r4, #12]
 80098f6:	071b      	lsls	r3, r3, #28
 80098f8:	d502      	bpl.n	8009900 <_puts_r+0x30>
 80098fa:	6923      	ldr	r3, [r4, #16]
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d11f      	bne.n	8009940 <_puts_r+0x70>
 8009900:	0021      	movs	r1, r4
 8009902:	0028      	movs	r0, r5
 8009904:	f000 f8d2 	bl	8009aac <__swsetup_r>
 8009908:	2800      	cmp	r0, #0
 800990a:	d019      	beq.n	8009940 <_puts_r+0x70>
 800990c:	2501      	movs	r5, #1
 800990e:	426d      	negs	r5, r5
 8009910:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009912:	07db      	lsls	r3, r3, #31
 8009914:	d405      	bmi.n	8009922 <_puts_r+0x52>
 8009916:	89a3      	ldrh	r3, [r4, #12]
 8009918:	059b      	lsls	r3, r3, #22
 800991a:	d402      	bmi.n	8009922 <_puts_r+0x52>
 800991c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800991e:	f000 f9a9 	bl	8009c74 <__retarget_lock_release_recursive>
 8009922:	0028      	movs	r0, r5
 8009924:	bd70      	pop	{r4, r5, r6, pc}
 8009926:	3601      	adds	r6, #1
 8009928:	60a3      	str	r3, [r4, #8]
 800992a:	2b00      	cmp	r3, #0
 800992c:	da04      	bge.n	8009938 <_puts_r+0x68>
 800992e:	69a2      	ldr	r2, [r4, #24]
 8009930:	429a      	cmp	r2, r3
 8009932:	dc16      	bgt.n	8009962 <_puts_r+0x92>
 8009934:	290a      	cmp	r1, #10
 8009936:	d014      	beq.n	8009962 <_puts_r+0x92>
 8009938:	6823      	ldr	r3, [r4, #0]
 800993a:	1c5a      	adds	r2, r3, #1
 800993c:	6022      	str	r2, [r4, #0]
 800993e:	7019      	strb	r1, [r3, #0]
 8009940:	68a3      	ldr	r3, [r4, #8]
 8009942:	7831      	ldrb	r1, [r6, #0]
 8009944:	3b01      	subs	r3, #1
 8009946:	2900      	cmp	r1, #0
 8009948:	d1ed      	bne.n	8009926 <_puts_r+0x56>
 800994a:	60a3      	str	r3, [r4, #8]
 800994c:	2b00      	cmp	r3, #0
 800994e:	da0f      	bge.n	8009970 <_puts_r+0xa0>
 8009950:	0022      	movs	r2, r4
 8009952:	0028      	movs	r0, r5
 8009954:	310a      	adds	r1, #10
 8009956:	f000 f867 	bl	8009a28 <__swbuf_r>
 800995a:	3001      	adds	r0, #1
 800995c:	d0d6      	beq.n	800990c <_puts_r+0x3c>
 800995e:	250a      	movs	r5, #10
 8009960:	e7d6      	b.n	8009910 <_puts_r+0x40>
 8009962:	0022      	movs	r2, r4
 8009964:	0028      	movs	r0, r5
 8009966:	f000 f85f 	bl	8009a28 <__swbuf_r>
 800996a:	3001      	adds	r0, #1
 800996c:	d1e8      	bne.n	8009940 <_puts_r+0x70>
 800996e:	e7cd      	b.n	800990c <_puts_r+0x3c>
 8009970:	6823      	ldr	r3, [r4, #0]
 8009972:	1c5a      	adds	r2, r3, #1
 8009974:	6022      	str	r2, [r4, #0]
 8009976:	220a      	movs	r2, #10
 8009978:	701a      	strb	r2, [r3, #0]
 800997a:	e7f0      	b.n	800995e <_puts_r+0x8e>

0800997c <puts>:
 800997c:	b510      	push	{r4, lr}
 800997e:	4b03      	ldr	r3, [pc, #12]	@ (800998c <puts+0x10>)
 8009980:	0001      	movs	r1, r0
 8009982:	6818      	ldr	r0, [r3, #0]
 8009984:	f7ff ffa4 	bl	80098d0 <_puts_r>
 8009988:	bd10      	pop	{r4, pc}
 800998a:	46c0      	nop			@ (mov r8, r8)
 800998c:	20000018 	.word	0x20000018

08009990 <__sread>:
 8009990:	b570      	push	{r4, r5, r6, lr}
 8009992:	000c      	movs	r4, r1
 8009994:	250e      	movs	r5, #14
 8009996:	5f49      	ldrsh	r1, [r1, r5]
 8009998:	f000 f918 	bl	8009bcc <_read_r>
 800999c:	2800      	cmp	r0, #0
 800999e:	db03      	blt.n	80099a8 <__sread+0x18>
 80099a0:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80099a2:	181b      	adds	r3, r3, r0
 80099a4:	6563      	str	r3, [r4, #84]	@ 0x54
 80099a6:	bd70      	pop	{r4, r5, r6, pc}
 80099a8:	89a3      	ldrh	r3, [r4, #12]
 80099aa:	4a02      	ldr	r2, [pc, #8]	@ (80099b4 <__sread+0x24>)
 80099ac:	4013      	ands	r3, r2
 80099ae:	81a3      	strh	r3, [r4, #12]
 80099b0:	e7f9      	b.n	80099a6 <__sread+0x16>
 80099b2:	46c0      	nop			@ (mov r8, r8)
 80099b4:	ffffefff 	.word	0xffffefff

080099b8 <__swrite>:
 80099b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099ba:	001f      	movs	r7, r3
 80099bc:	898b      	ldrh	r3, [r1, #12]
 80099be:	0005      	movs	r5, r0
 80099c0:	000c      	movs	r4, r1
 80099c2:	0016      	movs	r6, r2
 80099c4:	05db      	lsls	r3, r3, #23
 80099c6:	d505      	bpl.n	80099d4 <__swrite+0x1c>
 80099c8:	230e      	movs	r3, #14
 80099ca:	5ec9      	ldrsh	r1, [r1, r3]
 80099cc:	2200      	movs	r2, #0
 80099ce:	2302      	movs	r3, #2
 80099d0:	f000 f8e8 	bl	8009ba4 <_lseek_r>
 80099d4:	89a3      	ldrh	r3, [r4, #12]
 80099d6:	4a05      	ldr	r2, [pc, #20]	@ (80099ec <__swrite+0x34>)
 80099d8:	0028      	movs	r0, r5
 80099da:	4013      	ands	r3, r2
 80099dc:	81a3      	strh	r3, [r4, #12]
 80099de:	0032      	movs	r2, r6
 80099e0:	230e      	movs	r3, #14
 80099e2:	5ee1      	ldrsh	r1, [r4, r3]
 80099e4:	003b      	movs	r3, r7
 80099e6:	f000 f905 	bl	8009bf4 <_write_r>
 80099ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80099ec:	ffffefff 	.word	0xffffefff

080099f0 <__sseek>:
 80099f0:	b570      	push	{r4, r5, r6, lr}
 80099f2:	000c      	movs	r4, r1
 80099f4:	250e      	movs	r5, #14
 80099f6:	5f49      	ldrsh	r1, [r1, r5]
 80099f8:	f000 f8d4 	bl	8009ba4 <_lseek_r>
 80099fc:	89a3      	ldrh	r3, [r4, #12]
 80099fe:	1c42      	adds	r2, r0, #1
 8009a00:	d103      	bne.n	8009a0a <__sseek+0x1a>
 8009a02:	4a05      	ldr	r2, [pc, #20]	@ (8009a18 <__sseek+0x28>)
 8009a04:	4013      	ands	r3, r2
 8009a06:	81a3      	strh	r3, [r4, #12]
 8009a08:	bd70      	pop	{r4, r5, r6, pc}
 8009a0a:	2280      	movs	r2, #128	@ 0x80
 8009a0c:	0152      	lsls	r2, r2, #5
 8009a0e:	4313      	orrs	r3, r2
 8009a10:	81a3      	strh	r3, [r4, #12]
 8009a12:	6560      	str	r0, [r4, #84]	@ 0x54
 8009a14:	e7f8      	b.n	8009a08 <__sseek+0x18>
 8009a16:	46c0      	nop			@ (mov r8, r8)
 8009a18:	ffffefff 	.word	0xffffefff

08009a1c <__sclose>:
 8009a1c:	b510      	push	{r4, lr}
 8009a1e:	230e      	movs	r3, #14
 8009a20:	5ec9      	ldrsh	r1, [r1, r3]
 8009a22:	f000 f8ad 	bl	8009b80 <_close_r>
 8009a26:	bd10      	pop	{r4, pc}

08009a28 <__swbuf_r>:
 8009a28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a2a:	0006      	movs	r6, r0
 8009a2c:	000d      	movs	r5, r1
 8009a2e:	0014      	movs	r4, r2
 8009a30:	2800      	cmp	r0, #0
 8009a32:	d004      	beq.n	8009a3e <__swbuf_r+0x16>
 8009a34:	6a03      	ldr	r3, [r0, #32]
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d101      	bne.n	8009a3e <__swbuf_r+0x16>
 8009a3a:	f7ff ff05 	bl	8009848 <__sinit>
 8009a3e:	69a3      	ldr	r3, [r4, #24]
 8009a40:	60a3      	str	r3, [r4, #8]
 8009a42:	89a3      	ldrh	r3, [r4, #12]
 8009a44:	071b      	lsls	r3, r3, #28
 8009a46:	d502      	bpl.n	8009a4e <__swbuf_r+0x26>
 8009a48:	6923      	ldr	r3, [r4, #16]
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d109      	bne.n	8009a62 <__swbuf_r+0x3a>
 8009a4e:	0021      	movs	r1, r4
 8009a50:	0030      	movs	r0, r6
 8009a52:	f000 f82b 	bl	8009aac <__swsetup_r>
 8009a56:	2800      	cmp	r0, #0
 8009a58:	d003      	beq.n	8009a62 <__swbuf_r+0x3a>
 8009a5a:	2501      	movs	r5, #1
 8009a5c:	426d      	negs	r5, r5
 8009a5e:	0028      	movs	r0, r5
 8009a60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009a62:	6923      	ldr	r3, [r4, #16]
 8009a64:	6820      	ldr	r0, [r4, #0]
 8009a66:	b2ef      	uxtb	r7, r5
 8009a68:	1ac0      	subs	r0, r0, r3
 8009a6a:	6963      	ldr	r3, [r4, #20]
 8009a6c:	b2ed      	uxtb	r5, r5
 8009a6e:	4283      	cmp	r3, r0
 8009a70:	dc05      	bgt.n	8009a7e <__swbuf_r+0x56>
 8009a72:	0021      	movs	r1, r4
 8009a74:	0030      	movs	r0, r6
 8009a76:	f001 fdeb 	bl	800b650 <_fflush_r>
 8009a7a:	2800      	cmp	r0, #0
 8009a7c:	d1ed      	bne.n	8009a5a <__swbuf_r+0x32>
 8009a7e:	68a3      	ldr	r3, [r4, #8]
 8009a80:	3001      	adds	r0, #1
 8009a82:	3b01      	subs	r3, #1
 8009a84:	60a3      	str	r3, [r4, #8]
 8009a86:	6823      	ldr	r3, [r4, #0]
 8009a88:	1c5a      	adds	r2, r3, #1
 8009a8a:	6022      	str	r2, [r4, #0]
 8009a8c:	701f      	strb	r7, [r3, #0]
 8009a8e:	6963      	ldr	r3, [r4, #20]
 8009a90:	4283      	cmp	r3, r0
 8009a92:	d004      	beq.n	8009a9e <__swbuf_r+0x76>
 8009a94:	89a3      	ldrh	r3, [r4, #12]
 8009a96:	07db      	lsls	r3, r3, #31
 8009a98:	d5e1      	bpl.n	8009a5e <__swbuf_r+0x36>
 8009a9a:	2d0a      	cmp	r5, #10
 8009a9c:	d1df      	bne.n	8009a5e <__swbuf_r+0x36>
 8009a9e:	0021      	movs	r1, r4
 8009aa0:	0030      	movs	r0, r6
 8009aa2:	f001 fdd5 	bl	800b650 <_fflush_r>
 8009aa6:	2800      	cmp	r0, #0
 8009aa8:	d0d9      	beq.n	8009a5e <__swbuf_r+0x36>
 8009aaa:	e7d6      	b.n	8009a5a <__swbuf_r+0x32>

08009aac <__swsetup_r>:
 8009aac:	4b2d      	ldr	r3, [pc, #180]	@ (8009b64 <__swsetup_r+0xb8>)
 8009aae:	b570      	push	{r4, r5, r6, lr}
 8009ab0:	0005      	movs	r5, r0
 8009ab2:	6818      	ldr	r0, [r3, #0]
 8009ab4:	000c      	movs	r4, r1
 8009ab6:	2800      	cmp	r0, #0
 8009ab8:	d004      	beq.n	8009ac4 <__swsetup_r+0x18>
 8009aba:	6a03      	ldr	r3, [r0, #32]
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d101      	bne.n	8009ac4 <__swsetup_r+0x18>
 8009ac0:	f7ff fec2 	bl	8009848 <__sinit>
 8009ac4:	220c      	movs	r2, #12
 8009ac6:	5ea3      	ldrsh	r3, [r4, r2]
 8009ac8:	071a      	lsls	r2, r3, #28
 8009aca:	d423      	bmi.n	8009b14 <__swsetup_r+0x68>
 8009acc:	06da      	lsls	r2, r3, #27
 8009ace:	d407      	bmi.n	8009ae0 <__swsetup_r+0x34>
 8009ad0:	2209      	movs	r2, #9
 8009ad2:	602a      	str	r2, [r5, #0]
 8009ad4:	2240      	movs	r2, #64	@ 0x40
 8009ad6:	2001      	movs	r0, #1
 8009ad8:	4313      	orrs	r3, r2
 8009ada:	81a3      	strh	r3, [r4, #12]
 8009adc:	4240      	negs	r0, r0
 8009ade:	e03a      	b.n	8009b56 <__swsetup_r+0xaa>
 8009ae0:	075b      	lsls	r3, r3, #29
 8009ae2:	d513      	bpl.n	8009b0c <__swsetup_r+0x60>
 8009ae4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009ae6:	2900      	cmp	r1, #0
 8009ae8:	d008      	beq.n	8009afc <__swsetup_r+0x50>
 8009aea:	0023      	movs	r3, r4
 8009aec:	3344      	adds	r3, #68	@ 0x44
 8009aee:	4299      	cmp	r1, r3
 8009af0:	d002      	beq.n	8009af8 <__swsetup_r+0x4c>
 8009af2:	0028      	movs	r0, r5
 8009af4:	f000 ff40 	bl	800a978 <_free_r>
 8009af8:	2300      	movs	r3, #0
 8009afa:	6363      	str	r3, [r4, #52]	@ 0x34
 8009afc:	2224      	movs	r2, #36	@ 0x24
 8009afe:	89a3      	ldrh	r3, [r4, #12]
 8009b00:	4393      	bics	r3, r2
 8009b02:	81a3      	strh	r3, [r4, #12]
 8009b04:	2300      	movs	r3, #0
 8009b06:	6063      	str	r3, [r4, #4]
 8009b08:	6923      	ldr	r3, [r4, #16]
 8009b0a:	6023      	str	r3, [r4, #0]
 8009b0c:	2308      	movs	r3, #8
 8009b0e:	89a2      	ldrh	r2, [r4, #12]
 8009b10:	4313      	orrs	r3, r2
 8009b12:	81a3      	strh	r3, [r4, #12]
 8009b14:	6923      	ldr	r3, [r4, #16]
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d10b      	bne.n	8009b32 <__swsetup_r+0x86>
 8009b1a:	21a0      	movs	r1, #160	@ 0xa0
 8009b1c:	2280      	movs	r2, #128	@ 0x80
 8009b1e:	89a3      	ldrh	r3, [r4, #12]
 8009b20:	0089      	lsls	r1, r1, #2
 8009b22:	0092      	lsls	r2, r2, #2
 8009b24:	400b      	ands	r3, r1
 8009b26:	4293      	cmp	r3, r2
 8009b28:	d003      	beq.n	8009b32 <__swsetup_r+0x86>
 8009b2a:	0021      	movs	r1, r4
 8009b2c:	0028      	movs	r0, r5
 8009b2e:	f001 fde5 	bl	800b6fc <__smakebuf_r>
 8009b32:	220c      	movs	r2, #12
 8009b34:	5ea3      	ldrsh	r3, [r4, r2]
 8009b36:	2101      	movs	r1, #1
 8009b38:	001a      	movs	r2, r3
 8009b3a:	400a      	ands	r2, r1
 8009b3c:	420b      	tst	r3, r1
 8009b3e:	d00b      	beq.n	8009b58 <__swsetup_r+0xac>
 8009b40:	2200      	movs	r2, #0
 8009b42:	60a2      	str	r2, [r4, #8]
 8009b44:	6962      	ldr	r2, [r4, #20]
 8009b46:	4252      	negs	r2, r2
 8009b48:	61a2      	str	r2, [r4, #24]
 8009b4a:	2000      	movs	r0, #0
 8009b4c:	6922      	ldr	r2, [r4, #16]
 8009b4e:	4282      	cmp	r2, r0
 8009b50:	d101      	bne.n	8009b56 <__swsetup_r+0xaa>
 8009b52:	061a      	lsls	r2, r3, #24
 8009b54:	d4be      	bmi.n	8009ad4 <__swsetup_r+0x28>
 8009b56:	bd70      	pop	{r4, r5, r6, pc}
 8009b58:	0799      	lsls	r1, r3, #30
 8009b5a:	d400      	bmi.n	8009b5e <__swsetup_r+0xb2>
 8009b5c:	6962      	ldr	r2, [r4, #20]
 8009b5e:	60a2      	str	r2, [r4, #8]
 8009b60:	e7f3      	b.n	8009b4a <__swsetup_r+0x9e>
 8009b62:	46c0      	nop			@ (mov r8, r8)
 8009b64:	20000018 	.word	0x20000018

08009b68 <memset>:
 8009b68:	0003      	movs	r3, r0
 8009b6a:	1882      	adds	r2, r0, r2
 8009b6c:	4293      	cmp	r3, r2
 8009b6e:	d100      	bne.n	8009b72 <memset+0xa>
 8009b70:	4770      	bx	lr
 8009b72:	7019      	strb	r1, [r3, #0]
 8009b74:	3301      	adds	r3, #1
 8009b76:	e7f9      	b.n	8009b6c <memset+0x4>

08009b78 <_localeconv_r>:
 8009b78:	4800      	ldr	r0, [pc, #0]	@ (8009b7c <_localeconv_r+0x4>)
 8009b7a:	4770      	bx	lr
 8009b7c:	20000158 	.word	0x20000158

08009b80 <_close_r>:
 8009b80:	2300      	movs	r3, #0
 8009b82:	b570      	push	{r4, r5, r6, lr}
 8009b84:	4d06      	ldr	r5, [pc, #24]	@ (8009ba0 <_close_r+0x20>)
 8009b86:	0004      	movs	r4, r0
 8009b88:	0008      	movs	r0, r1
 8009b8a:	602b      	str	r3, [r5, #0]
 8009b8c:	f7f9 fc0c 	bl	80033a8 <_close>
 8009b90:	1c43      	adds	r3, r0, #1
 8009b92:	d103      	bne.n	8009b9c <_close_r+0x1c>
 8009b94:	682b      	ldr	r3, [r5, #0]
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d000      	beq.n	8009b9c <_close_r+0x1c>
 8009b9a:	6023      	str	r3, [r4, #0]
 8009b9c:	bd70      	pop	{r4, r5, r6, pc}
 8009b9e:	46c0      	nop			@ (mov r8, r8)
 8009ba0:	200004dc 	.word	0x200004dc

08009ba4 <_lseek_r>:
 8009ba4:	b570      	push	{r4, r5, r6, lr}
 8009ba6:	0004      	movs	r4, r0
 8009ba8:	0008      	movs	r0, r1
 8009baa:	0011      	movs	r1, r2
 8009bac:	001a      	movs	r2, r3
 8009bae:	2300      	movs	r3, #0
 8009bb0:	4d05      	ldr	r5, [pc, #20]	@ (8009bc8 <_lseek_r+0x24>)
 8009bb2:	602b      	str	r3, [r5, #0]
 8009bb4:	f7f9 fc19 	bl	80033ea <_lseek>
 8009bb8:	1c43      	adds	r3, r0, #1
 8009bba:	d103      	bne.n	8009bc4 <_lseek_r+0x20>
 8009bbc:	682b      	ldr	r3, [r5, #0]
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d000      	beq.n	8009bc4 <_lseek_r+0x20>
 8009bc2:	6023      	str	r3, [r4, #0]
 8009bc4:	bd70      	pop	{r4, r5, r6, pc}
 8009bc6:	46c0      	nop			@ (mov r8, r8)
 8009bc8:	200004dc 	.word	0x200004dc

08009bcc <_read_r>:
 8009bcc:	b570      	push	{r4, r5, r6, lr}
 8009bce:	0004      	movs	r4, r0
 8009bd0:	0008      	movs	r0, r1
 8009bd2:	0011      	movs	r1, r2
 8009bd4:	001a      	movs	r2, r3
 8009bd6:	2300      	movs	r3, #0
 8009bd8:	4d05      	ldr	r5, [pc, #20]	@ (8009bf0 <_read_r+0x24>)
 8009bda:	602b      	str	r3, [r5, #0]
 8009bdc:	f7f9 fbc7 	bl	800336e <_read>
 8009be0:	1c43      	adds	r3, r0, #1
 8009be2:	d103      	bne.n	8009bec <_read_r+0x20>
 8009be4:	682b      	ldr	r3, [r5, #0]
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d000      	beq.n	8009bec <_read_r+0x20>
 8009bea:	6023      	str	r3, [r4, #0]
 8009bec:	bd70      	pop	{r4, r5, r6, pc}
 8009bee:	46c0      	nop			@ (mov r8, r8)
 8009bf0:	200004dc 	.word	0x200004dc

08009bf4 <_write_r>:
 8009bf4:	b570      	push	{r4, r5, r6, lr}
 8009bf6:	0004      	movs	r4, r0
 8009bf8:	0008      	movs	r0, r1
 8009bfa:	0011      	movs	r1, r2
 8009bfc:	001a      	movs	r2, r3
 8009bfe:	2300      	movs	r3, #0
 8009c00:	4d05      	ldr	r5, [pc, #20]	@ (8009c18 <_write_r+0x24>)
 8009c02:	602b      	str	r3, [r5, #0]
 8009c04:	f7f8 fdd0 	bl	80027a8 <_write>
 8009c08:	1c43      	adds	r3, r0, #1
 8009c0a:	d103      	bne.n	8009c14 <_write_r+0x20>
 8009c0c:	682b      	ldr	r3, [r5, #0]
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d000      	beq.n	8009c14 <_write_r+0x20>
 8009c12:	6023      	str	r3, [r4, #0]
 8009c14:	bd70      	pop	{r4, r5, r6, pc}
 8009c16:	46c0      	nop			@ (mov r8, r8)
 8009c18:	200004dc 	.word	0x200004dc

08009c1c <__errno>:
 8009c1c:	4b01      	ldr	r3, [pc, #4]	@ (8009c24 <__errno+0x8>)
 8009c1e:	6818      	ldr	r0, [r3, #0]
 8009c20:	4770      	bx	lr
 8009c22:	46c0      	nop			@ (mov r8, r8)
 8009c24:	20000018 	.word	0x20000018

08009c28 <__libc_init_array>:
 8009c28:	b570      	push	{r4, r5, r6, lr}
 8009c2a:	2600      	movs	r6, #0
 8009c2c:	4c0c      	ldr	r4, [pc, #48]	@ (8009c60 <__libc_init_array+0x38>)
 8009c2e:	4d0d      	ldr	r5, [pc, #52]	@ (8009c64 <__libc_init_array+0x3c>)
 8009c30:	1b64      	subs	r4, r4, r5
 8009c32:	10a4      	asrs	r4, r4, #2
 8009c34:	42a6      	cmp	r6, r4
 8009c36:	d109      	bne.n	8009c4c <__libc_init_array+0x24>
 8009c38:	2600      	movs	r6, #0
 8009c3a:	f001 feab 	bl	800b994 <_init>
 8009c3e:	4c0a      	ldr	r4, [pc, #40]	@ (8009c68 <__libc_init_array+0x40>)
 8009c40:	4d0a      	ldr	r5, [pc, #40]	@ (8009c6c <__libc_init_array+0x44>)
 8009c42:	1b64      	subs	r4, r4, r5
 8009c44:	10a4      	asrs	r4, r4, #2
 8009c46:	42a6      	cmp	r6, r4
 8009c48:	d105      	bne.n	8009c56 <__libc_init_array+0x2e>
 8009c4a:	bd70      	pop	{r4, r5, r6, pc}
 8009c4c:	00b3      	lsls	r3, r6, #2
 8009c4e:	58eb      	ldr	r3, [r5, r3]
 8009c50:	4798      	blx	r3
 8009c52:	3601      	adds	r6, #1
 8009c54:	e7ee      	b.n	8009c34 <__libc_init_array+0xc>
 8009c56:	00b3      	lsls	r3, r6, #2
 8009c58:	58eb      	ldr	r3, [r5, r3]
 8009c5a:	4798      	blx	r3
 8009c5c:	3601      	adds	r6, #1
 8009c5e:	e7f2      	b.n	8009c46 <__libc_init_array+0x1e>
 8009c60:	0800beac 	.word	0x0800beac
 8009c64:	0800beac 	.word	0x0800beac
 8009c68:	0800beb0 	.word	0x0800beb0
 8009c6c:	0800beac 	.word	0x0800beac

08009c70 <__retarget_lock_init_recursive>:
 8009c70:	4770      	bx	lr

08009c72 <__retarget_lock_acquire_recursive>:
 8009c72:	4770      	bx	lr

08009c74 <__retarget_lock_release_recursive>:
 8009c74:	4770      	bx	lr

08009c76 <memchr>:
 8009c76:	b2c9      	uxtb	r1, r1
 8009c78:	1882      	adds	r2, r0, r2
 8009c7a:	4290      	cmp	r0, r2
 8009c7c:	d101      	bne.n	8009c82 <memchr+0xc>
 8009c7e:	2000      	movs	r0, #0
 8009c80:	4770      	bx	lr
 8009c82:	7803      	ldrb	r3, [r0, #0]
 8009c84:	428b      	cmp	r3, r1
 8009c86:	d0fb      	beq.n	8009c80 <memchr+0xa>
 8009c88:	3001      	adds	r0, #1
 8009c8a:	e7f6      	b.n	8009c7a <memchr+0x4>

08009c8c <quorem>:
 8009c8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009c8e:	6903      	ldr	r3, [r0, #16]
 8009c90:	690c      	ldr	r4, [r1, #16]
 8009c92:	b089      	sub	sp, #36	@ 0x24
 8009c94:	9003      	str	r0, [sp, #12]
 8009c96:	9106      	str	r1, [sp, #24]
 8009c98:	2000      	movs	r0, #0
 8009c9a:	42a3      	cmp	r3, r4
 8009c9c:	db63      	blt.n	8009d66 <quorem+0xda>
 8009c9e:	000b      	movs	r3, r1
 8009ca0:	3c01      	subs	r4, #1
 8009ca2:	3314      	adds	r3, #20
 8009ca4:	00a5      	lsls	r5, r4, #2
 8009ca6:	9304      	str	r3, [sp, #16]
 8009ca8:	195b      	adds	r3, r3, r5
 8009caa:	9305      	str	r3, [sp, #20]
 8009cac:	9b03      	ldr	r3, [sp, #12]
 8009cae:	3314      	adds	r3, #20
 8009cb0:	9301      	str	r3, [sp, #4]
 8009cb2:	195d      	adds	r5, r3, r5
 8009cb4:	9b05      	ldr	r3, [sp, #20]
 8009cb6:	682f      	ldr	r7, [r5, #0]
 8009cb8:	681e      	ldr	r6, [r3, #0]
 8009cba:	0038      	movs	r0, r7
 8009cbc:	3601      	adds	r6, #1
 8009cbe:	0031      	movs	r1, r6
 8009cc0:	f7f6 fa3e 	bl	8000140 <__udivsi3>
 8009cc4:	9002      	str	r0, [sp, #8]
 8009cc6:	42b7      	cmp	r7, r6
 8009cc8:	d327      	bcc.n	8009d1a <quorem+0x8e>
 8009cca:	9b04      	ldr	r3, [sp, #16]
 8009ccc:	2700      	movs	r7, #0
 8009cce:	469c      	mov	ip, r3
 8009cd0:	9e01      	ldr	r6, [sp, #4]
 8009cd2:	9707      	str	r7, [sp, #28]
 8009cd4:	4662      	mov	r2, ip
 8009cd6:	ca08      	ldmia	r2!, {r3}
 8009cd8:	6830      	ldr	r0, [r6, #0]
 8009cda:	4694      	mov	ip, r2
 8009cdc:	9a02      	ldr	r2, [sp, #8]
 8009cde:	b299      	uxth	r1, r3
 8009ce0:	4351      	muls	r1, r2
 8009ce2:	0c1b      	lsrs	r3, r3, #16
 8009ce4:	4353      	muls	r3, r2
 8009ce6:	19c9      	adds	r1, r1, r7
 8009ce8:	0c0a      	lsrs	r2, r1, #16
 8009cea:	189b      	adds	r3, r3, r2
 8009cec:	b289      	uxth	r1, r1
 8009cee:	b282      	uxth	r2, r0
 8009cf0:	1a52      	subs	r2, r2, r1
 8009cf2:	9907      	ldr	r1, [sp, #28]
 8009cf4:	0c1f      	lsrs	r7, r3, #16
 8009cf6:	1852      	adds	r2, r2, r1
 8009cf8:	0c00      	lsrs	r0, r0, #16
 8009cfa:	b29b      	uxth	r3, r3
 8009cfc:	1411      	asrs	r1, r2, #16
 8009cfe:	1ac3      	subs	r3, r0, r3
 8009d00:	185b      	adds	r3, r3, r1
 8009d02:	1419      	asrs	r1, r3, #16
 8009d04:	b292      	uxth	r2, r2
 8009d06:	041b      	lsls	r3, r3, #16
 8009d08:	431a      	orrs	r2, r3
 8009d0a:	9b05      	ldr	r3, [sp, #20]
 8009d0c:	9107      	str	r1, [sp, #28]
 8009d0e:	c604      	stmia	r6!, {r2}
 8009d10:	4563      	cmp	r3, ip
 8009d12:	d2df      	bcs.n	8009cd4 <quorem+0x48>
 8009d14:	682b      	ldr	r3, [r5, #0]
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	d02b      	beq.n	8009d72 <quorem+0xe6>
 8009d1a:	9906      	ldr	r1, [sp, #24]
 8009d1c:	9803      	ldr	r0, [sp, #12]
 8009d1e:	f001 f9b7 	bl	800b090 <__mcmp>
 8009d22:	2800      	cmp	r0, #0
 8009d24:	db1e      	blt.n	8009d64 <quorem+0xd8>
 8009d26:	2600      	movs	r6, #0
 8009d28:	9d01      	ldr	r5, [sp, #4]
 8009d2a:	9904      	ldr	r1, [sp, #16]
 8009d2c:	c901      	ldmia	r1!, {r0}
 8009d2e:	682b      	ldr	r3, [r5, #0]
 8009d30:	b287      	uxth	r7, r0
 8009d32:	b29a      	uxth	r2, r3
 8009d34:	1bd2      	subs	r2, r2, r7
 8009d36:	1992      	adds	r2, r2, r6
 8009d38:	0c00      	lsrs	r0, r0, #16
 8009d3a:	0c1b      	lsrs	r3, r3, #16
 8009d3c:	1a1b      	subs	r3, r3, r0
 8009d3e:	1410      	asrs	r0, r2, #16
 8009d40:	181b      	adds	r3, r3, r0
 8009d42:	141e      	asrs	r6, r3, #16
 8009d44:	b292      	uxth	r2, r2
 8009d46:	041b      	lsls	r3, r3, #16
 8009d48:	431a      	orrs	r2, r3
 8009d4a:	9b05      	ldr	r3, [sp, #20]
 8009d4c:	c504      	stmia	r5!, {r2}
 8009d4e:	428b      	cmp	r3, r1
 8009d50:	d2ec      	bcs.n	8009d2c <quorem+0xa0>
 8009d52:	9a01      	ldr	r2, [sp, #4]
 8009d54:	00a3      	lsls	r3, r4, #2
 8009d56:	18d3      	adds	r3, r2, r3
 8009d58:	681a      	ldr	r2, [r3, #0]
 8009d5a:	2a00      	cmp	r2, #0
 8009d5c:	d014      	beq.n	8009d88 <quorem+0xfc>
 8009d5e:	9b02      	ldr	r3, [sp, #8]
 8009d60:	3301      	adds	r3, #1
 8009d62:	9302      	str	r3, [sp, #8]
 8009d64:	9802      	ldr	r0, [sp, #8]
 8009d66:	b009      	add	sp, #36	@ 0x24
 8009d68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009d6a:	682b      	ldr	r3, [r5, #0]
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	d104      	bne.n	8009d7a <quorem+0xee>
 8009d70:	3c01      	subs	r4, #1
 8009d72:	9b01      	ldr	r3, [sp, #4]
 8009d74:	3d04      	subs	r5, #4
 8009d76:	42ab      	cmp	r3, r5
 8009d78:	d3f7      	bcc.n	8009d6a <quorem+0xde>
 8009d7a:	9b03      	ldr	r3, [sp, #12]
 8009d7c:	611c      	str	r4, [r3, #16]
 8009d7e:	e7cc      	b.n	8009d1a <quorem+0x8e>
 8009d80:	681a      	ldr	r2, [r3, #0]
 8009d82:	2a00      	cmp	r2, #0
 8009d84:	d104      	bne.n	8009d90 <quorem+0x104>
 8009d86:	3c01      	subs	r4, #1
 8009d88:	9a01      	ldr	r2, [sp, #4]
 8009d8a:	3b04      	subs	r3, #4
 8009d8c:	429a      	cmp	r2, r3
 8009d8e:	d3f7      	bcc.n	8009d80 <quorem+0xf4>
 8009d90:	9b03      	ldr	r3, [sp, #12]
 8009d92:	611c      	str	r4, [r3, #16]
 8009d94:	e7e3      	b.n	8009d5e <quorem+0xd2>
	...

08009d98 <_dtoa_r>:
 8009d98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009d9a:	0014      	movs	r4, r2
 8009d9c:	001d      	movs	r5, r3
 8009d9e:	69c6      	ldr	r6, [r0, #28]
 8009da0:	b09d      	sub	sp, #116	@ 0x74
 8009da2:	940a      	str	r4, [sp, #40]	@ 0x28
 8009da4:	950b      	str	r5, [sp, #44]	@ 0x2c
 8009da6:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 8009da8:	9003      	str	r0, [sp, #12]
 8009daa:	2e00      	cmp	r6, #0
 8009dac:	d10f      	bne.n	8009dce <_dtoa_r+0x36>
 8009dae:	2010      	movs	r0, #16
 8009db0:	f000 fe2c 	bl	800aa0c <malloc>
 8009db4:	9b03      	ldr	r3, [sp, #12]
 8009db6:	1e02      	subs	r2, r0, #0
 8009db8:	61d8      	str	r0, [r3, #28]
 8009dba:	d104      	bne.n	8009dc6 <_dtoa_r+0x2e>
 8009dbc:	21ef      	movs	r1, #239	@ 0xef
 8009dbe:	4bc7      	ldr	r3, [pc, #796]	@ (800a0dc <_dtoa_r+0x344>)
 8009dc0:	48c7      	ldr	r0, [pc, #796]	@ (800a0e0 <_dtoa_r+0x348>)
 8009dc2:	f001 fd1d 	bl	800b800 <__assert_func>
 8009dc6:	6046      	str	r6, [r0, #4]
 8009dc8:	6086      	str	r6, [r0, #8]
 8009dca:	6006      	str	r6, [r0, #0]
 8009dcc:	60c6      	str	r6, [r0, #12]
 8009dce:	9b03      	ldr	r3, [sp, #12]
 8009dd0:	69db      	ldr	r3, [r3, #28]
 8009dd2:	6819      	ldr	r1, [r3, #0]
 8009dd4:	2900      	cmp	r1, #0
 8009dd6:	d00b      	beq.n	8009df0 <_dtoa_r+0x58>
 8009dd8:	685a      	ldr	r2, [r3, #4]
 8009dda:	2301      	movs	r3, #1
 8009ddc:	4093      	lsls	r3, r2
 8009dde:	604a      	str	r2, [r1, #4]
 8009de0:	608b      	str	r3, [r1, #8]
 8009de2:	9803      	ldr	r0, [sp, #12]
 8009de4:	f000 ff12 	bl	800ac0c <_Bfree>
 8009de8:	2200      	movs	r2, #0
 8009dea:	9b03      	ldr	r3, [sp, #12]
 8009dec:	69db      	ldr	r3, [r3, #28]
 8009dee:	601a      	str	r2, [r3, #0]
 8009df0:	2d00      	cmp	r5, #0
 8009df2:	da1e      	bge.n	8009e32 <_dtoa_r+0x9a>
 8009df4:	2301      	movs	r3, #1
 8009df6:	603b      	str	r3, [r7, #0]
 8009df8:	006b      	lsls	r3, r5, #1
 8009dfa:	085b      	lsrs	r3, r3, #1
 8009dfc:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009dfe:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8009e00:	4bb8      	ldr	r3, [pc, #736]	@ (800a0e4 <_dtoa_r+0x34c>)
 8009e02:	4ab8      	ldr	r2, [pc, #736]	@ (800a0e4 <_dtoa_r+0x34c>)
 8009e04:	403b      	ands	r3, r7
 8009e06:	4293      	cmp	r3, r2
 8009e08:	d116      	bne.n	8009e38 <_dtoa_r+0xa0>
 8009e0a:	4bb7      	ldr	r3, [pc, #732]	@ (800a0e8 <_dtoa_r+0x350>)
 8009e0c:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8009e0e:	6013      	str	r3, [r2, #0]
 8009e10:	033b      	lsls	r3, r7, #12
 8009e12:	0b1b      	lsrs	r3, r3, #12
 8009e14:	4323      	orrs	r3, r4
 8009e16:	d101      	bne.n	8009e1c <_dtoa_r+0x84>
 8009e18:	f000 fd80 	bl	800a91c <_dtoa_r+0xb84>
 8009e1c:	4bb3      	ldr	r3, [pc, #716]	@ (800a0ec <_dtoa_r+0x354>)
 8009e1e:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8009e20:	9308      	str	r3, [sp, #32]
 8009e22:	2a00      	cmp	r2, #0
 8009e24:	d002      	beq.n	8009e2c <_dtoa_r+0x94>
 8009e26:	4bb2      	ldr	r3, [pc, #712]	@ (800a0f0 <_dtoa_r+0x358>)
 8009e28:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8009e2a:	6013      	str	r3, [r2, #0]
 8009e2c:	9808      	ldr	r0, [sp, #32]
 8009e2e:	b01d      	add	sp, #116	@ 0x74
 8009e30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009e32:	2300      	movs	r3, #0
 8009e34:	603b      	str	r3, [r7, #0]
 8009e36:	e7e2      	b.n	8009dfe <_dtoa_r+0x66>
 8009e38:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009e3a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009e3c:	9212      	str	r2, [sp, #72]	@ 0x48
 8009e3e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009e40:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8009e42:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8009e44:	2200      	movs	r2, #0
 8009e46:	2300      	movs	r3, #0
 8009e48:	f7f6 fb00 	bl	800044c <__aeabi_dcmpeq>
 8009e4c:	1e06      	subs	r6, r0, #0
 8009e4e:	d00b      	beq.n	8009e68 <_dtoa_r+0xd0>
 8009e50:	2301      	movs	r3, #1
 8009e52:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8009e54:	6013      	str	r3, [r2, #0]
 8009e56:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d002      	beq.n	8009e62 <_dtoa_r+0xca>
 8009e5c:	4ba5      	ldr	r3, [pc, #660]	@ (800a0f4 <_dtoa_r+0x35c>)
 8009e5e:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8009e60:	6013      	str	r3, [r2, #0]
 8009e62:	4ba5      	ldr	r3, [pc, #660]	@ (800a0f8 <_dtoa_r+0x360>)
 8009e64:	9308      	str	r3, [sp, #32]
 8009e66:	e7e1      	b.n	8009e2c <_dtoa_r+0x94>
 8009e68:	ab1a      	add	r3, sp, #104	@ 0x68
 8009e6a:	9301      	str	r3, [sp, #4]
 8009e6c:	ab1b      	add	r3, sp, #108	@ 0x6c
 8009e6e:	9300      	str	r3, [sp, #0]
 8009e70:	9803      	ldr	r0, [sp, #12]
 8009e72:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009e74:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009e76:	f001 f9c1 	bl	800b1fc <__d2b>
 8009e7a:	007a      	lsls	r2, r7, #1
 8009e7c:	9005      	str	r0, [sp, #20]
 8009e7e:	0d52      	lsrs	r2, r2, #21
 8009e80:	d100      	bne.n	8009e84 <_dtoa_r+0xec>
 8009e82:	e07b      	b.n	8009f7c <_dtoa_r+0x1e4>
 8009e84:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009e86:	9618      	str	r6, [sp, #96]	@ 0x60
 8009e88:	0319      	lsls	r1, r3, #12
 8009e8a:	4b9c      	ldr	r3, [pc, #624]	@ (800a0fc <_dtoa_r+0x364>)
 8009e8c:	0b09      	lsrs	r1, r1, #12
 8009e8e:	430b      	orrs	r3, r1
 8009e90:	499b      	ldr	r1, [pc, #620]	@ (800a100 <_dtoa_r+0x368>)
 8009e92:	1857      	adds	r7, r2, r1
 8009e94:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8009e96:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8009e98:	0019      	movs	r1, r3
 8009e9a:	2200      	movs	r2, #0
 8009e9c:	4b99      	ldr	r3, [pc, #612]	@ (800a104 <_dtoa_r+0x36c>)
 8009e9e:	f7f7 fed5 	bl	8001c4c <__aeabi_dsub>
 8009ea2:	4a99      	ldr	r2, [pc, #612]	@ (800a108 <_dtoa_r+0x370>)
 8009ea4:	4b99      	ldr	r3, [pc, #612]	@ (800a10c <_dtoa_r+0x374>)
 8009ea6:	f7f7 fbeb 	bl	8001680 <__aeabi_dmul>
 8009eaa:	4a99      	ldr	r2, [pc, #612]	@ (800a110 <_dtoa_r+0x378>)
 8009eac:	4b99      	ldr	r3, [pc, #612]	@ (800a114 <_dtoa_r+0x37c>)
 8009eae:	f7f6 fbe7 	bl	8000680 <__aeabi_dadd>
 8009eb2:	0004      	movs	r4, r0
 8009eb4:	0038      	movs	r0, r7
 8009eb6:	000d      	movs	r5, r1
 8009eb8:	f7f8 fb30 	bl	800251c <__aeabi_i2d>
 8009ebc:	4a96      	ldr	r2, [pc, #600]	@ (800a118 <_dtoa_r+0x380>)
 8009ebe:	4b97      	ldr	r3, [pc, #604]	@ (800a11c <_dtoa_r+0x384>)
 8009ec0:	f7f7 fbde 	bl	8001680 <__aeabi_dmul>
 8009ec4:	0002      	movs	r2, r0
 8009ec6:	000b      	movs	r3, r1
 8009ec8:	0020      	movs	r0, r4
 8009eca:	0029      	movs	r1, r5
 8009ecc:	f7f6 fbd8 	bl	8000680 <__aeabi_dadd>
 8009ed0:	0004      	movs	r4, r0
 8009ed2:	000d      	movs	r5, r1
 8009ed4:	f7f8 fae6 	bl	80024a4 <__aeabi_d2iz>
 8009ed8:	2200      	movs	r2, #0
 8009eda:	9004      	str	r0, [sp, #16]
 8009edc:	2300      	movs	r3, #0
 8009ede:	0020      	movs	r0, r4
 8009ee0:	0029      	movs	r1, r5
 8009ee2:	f7f6 fab9 	bl	8000458 <__aeabi_dcmplt>
 8009ee6:	2800      	cmp	r0, #0
 8009ee8:	d00b      	beq.n	8009f02 <_dtoa_r+0x16a>
 8009eea:	9804      	ldr	r0, [sp, #16]
 8009eec:	f7f8 fb16 	bl	800251c <__aeabi_i2d>
 8009ef0:	002b      	movs	r3, r5
 8009ef2:	0022      	movs	r2, r4
 8009ef4:	f7f6 faaa 	bl	800044c <__aeabi_dcmpeq>
 8009ef8:	4243      	negs	r3, r0
 8009efa:	4158      	adcs	r0, r3
 8009efc:	9b04      	ldr	r3, [sp, #16]
 8009efe:	1a1b      	subs	r3, r3, r0
 8009f00:	9304      	str	r3, [sp, #16]
 8009f02:	2301      	movs	r3, #1
 8009f04:	9315      	str	r3, [sp, #84]	@ 0x54
 8009f06:	9b04      	ldr	r3, [sp, #16]
 8009f08:	2b16      	cmp	r3, #22
 8009f0a:	d810      	bhi.n	8009f2e <_dtoa_r+0x196>
 8009f0c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8009f0e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8009f10:	9a04      	ldr	r2, [sp, #16]
 8009f12:	4b83      	ldr	r3, [pc, #524]	@ (800a120 <_dtoa_r+0x388>)
 8009f14:	00d2      	lsls	r2, r2, #3
 8009f16:	189b      	adds	r3, r3, r2
 8009f18:	681a      	ldr	r2, [r3, #0]
 8009f1a:	685b      	ldr	r3, [r3, #4]
 8009f1c:	f7f6 fa9c 	bl	8000458 <__aeabi_dcmplt>
 8009f20:	2800      	cmp	r0, #0
 8009f22:	d047      	beq.n	8009fb4 <_dtoa_r+0x21c>
 8009f24:	9b04      	ldr	r3, [sp, #16]
 8009f26:	3b01      	subs	r3, #1
 8009f28:	9304      	str	r3, [sp, #16]
 8009f2a:	2300      	movs	r3, #0
 8009f2c:	9315      	str	r3, [sp, #84]	@ 0x54
 8009f2e:	2200      	movs	r2, #0
 8009f30:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8009f32:	9206      	str	r2, [sp, #24]
 8009f34:	1bdb      	subs	r3, r3, r7
 8009f36:	1e5a      	subs	r2, r3, #1
 8009f38:	d53e      	bpl.n	8009fb8 <_dtoa_r+0x220>
 8009f3a:	2201      	movs	r2, #1
 8009f3c:	1ad3      	subs	r3, r2, r3
 8009f3e:	9306      	str	r3, [sp, #24]
 8009f40:	2300      	movs	r3, #0
 8009f42:	930d      	str	r3, [sp, #52]	@ 0x34
 8009f44:	9b04      	ldr	r3, [sp, #16]
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	db38      	blt.n	8009fbc <_dtoa_r+0x224>
 8009f4a:	9a04      	ldr	r2, [sp, #16]
 8009f4c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009f4e:	4694      	mov	ip, r2
 8009f50:	4463      	add	r3, ip
 8009f52:	930d      	str	r3, [sp, #52]	@ 0x34
 8009f54:	2300      	movs	r3, #0
 8009f56:	9214      	str	r2, [sp, #80]	@ 0x50
 8009f58:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009f5a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8009f5c:	2401      	movs	r4, #1
 8009f5e:	2b09      	cmp	r3, #9
 8009f60:	d862      	bhi.n	800a028 <_dtoa_r+0x290>
 8009f62:	2b05      	cmp	r3, #5
 8009f64:	dd02      	ble.n	8009f6c <_dtoa_r+0x1d4>
 8009f66:	2400      	movs	r4, #0
 8009f68:	3b04      	subs	r3, #4
 8009f6a:	9322      	str	r3, [sp, #136]	@ 0x88
 8009f6c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8009f6e:	1e98      	subs	r0, r3, #2
 8009f70:	2803      	cmp	r0, #3
 8009f72:	d863      	bhi.n	800a03c <_dtoa_r+0x2a4>
 8009f74:	f7f6 f8d0 	bl	8000118 <__gnu_thumb1_case_uqi>
 8009f78:	2b385654 	.word	0x2b385654
 8009f7c:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8009f7e:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 8009f80:	18f6      	adds	r6, r6, r3
 8009f82:	4b68      	ldr	r3, [pc, #416]	@ (800a124 <_dtoa_r+0x38c>)
 8009f84:	18f2      	adds	r2, r6, r3
 8009f86:	2a20      	cmp	r2, #32
 8009f88:	dd0f      	ble.n	8009faa <_dtoa_r+0x212>
 8009f8a:	2340      	movs	r3, #64	@ 0x40
 8009f8c:	1a9b      	subs	r3, r3, r2
 8009f8e:	409f      	lsls	r7, r3
 8009f90:	4b65      	ldr	r3, [pc, #404]	@ (800a128 <_dtoa_r+0x390>)
 8009f92:	0038      	movs	r0, r7
 8009f94:	18f3      	adds	r3, r6, r3
 8009f96:	40dc      	lsrs	r4, r3
 8009f98:	4320      	orrs	r0, r4
 8009f9a:	f7f8 faed 	bl	8002578 <__aeabi_ui2d>
 8009f9e:	2201      	movs	r2, #1
 8009fa0:	4b62      	ldr	r3, [pc, #392]	@ (800a12c <_dtoa_r+0x394>)
 8009fa2:	1e77      	subs	r7, r6, #1
 8009fa4:	18cb      	adds	r3, r1, r3
 8009fa6:	9218      	str	r2, [sp, #96]	@ 0x60
 8009fa8:	e776      	b.n	8009e98 <_dtoa_r+0x100>
 8009faa:	2320      	movs	r3, #32
 8009fac:	0020      	movs	r0, r4
 8009fae:	1a9b      	subs	r3, r3, r2
 8009fb0:	4098      	lsls	r0, r3
 8009fb2:	e7f2      	b.n	8009f9a <_dtoa_r+0x202>
 8009fb4:	9015      	str	r0, [sp, #84]	@ 0x54
 8009fb6:	e7ba      	b.n	8009f2e <_dtoa_r+0x196>
 8009fb8:	920d      	str	r2, [sp, #52]	@ 0x34
 8009fba:	e7c3      	b.n	8009f44 <_dtoa_r+0x1ac>
 8009fbc:	9b06      	ldr	r3, [sp, #24]
 8009fbe:	9a04      	ldr	r2, [sp, #16]
 8009fc0:	1a9b      	subs	r3, r3, r2
 8009fc2:	9306      	str	r3, [sp, #24]
 8009fc4:	4253      	negs	r3, r2
 8009fc6:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009fc8:	2300      	movs	r3, #0
 8009fca:	9314      	str	r3, [sp, #80]	@ 0x50
 8009fcc:	e7c5      	b.n	8009f5a <_dtoa_r+0x1c2>
 8009fce:	2301      	movs	r3, #1
 8009fd0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8009fd2:	9310      	str	r3, [sp, #64]	@ 0x40
 8009fd4:	4694      	mov	ip, r2
 8009fd6:	9b04      	ldr	r3, [sp, #16]
 8009fd8:	4463      	add	r3, ip
 8009fda:	930e      	str	r3, [sp, #56]	@ 0x38
 8009fdc:	3301      	adds	r3, #1
 8009fde:	9309      	str	r3, [sp, #36]	@ 0x24
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	dc08      	bgt.n	8009ff6 <_dtoa_r+0x25e>
 8009fe4:	2301      	movs	r3, #1
 8009fe6:	e006      	b.n	8009ff6 <_dtoa_r+0x25e>
 8009fe8:	2301      	movs	r3, #1
 8009fea:	9310      	str	r3, [sp, #64]	@ 0x40
 8009fec:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	dd28      	ble.n	800a044 <_dtoa_r+0x2ac>
 8009ff2:	930e      	str	r3, [sp, #56]	@ 0x38
 8009ff4:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ff6:	9a03      	ldr	r2, [sp, #12]
 8009ff8:	2100      	movs	r1, #0
 8009ffa:	69d0      	ldr	r0, [r2, #28]
 8009ffc:	2204      	movs	r2, #4
 8009ffe:	0015      	movs	r5, r2
 800a000:	3514      	adds	r5, #20
 800a002:	429d      	cmp	r5, r3
 800a004:	d923      	bls.n	800a04e <_dtoa_r+0x2b6>
 800a006:	6041      	str	r1, [r0, #4]
 800a008:	9803      	ldr	r0, [sp, #12]
 800a00a:	f000 fdbb 	bl	800ab84 <_Balloc>
 800a00e:	9008      	str	r0, [sp, #32]
 800a010:	2800      	cmp	r0, #0
 800a012:	d11f      	bne.n	800a054 <_dtoa_r+0x2bc>
 800a014:	21b0      	movs	r1, #176	@ 0xb0
 800a016:	4b46      	ldr	r3, [pc, #280]	@ (800a130 <_dtoa_r+0x398>)
 800a018:	4831      	ldr	r0, [pc, #196]	@ (800a0e0 <_dtoa_r+0x348>)
 800a01a:	9a08      	ldr	r2, [sp, #32]
 800a01c:	31ff      	adds	r1, #255	@ 0xff
 800a01e:	e6d0      	b.n	8009dc2 <_dtoa_r+0x2a>
 800a020:	2300      	movs	r3, #0
 800a022:	e7e2      	b.n	8009fea <_dtoa_r+0x252>
 800a024:	2300      	movs	r3, #0
 800a026:	e7d3      	b.n	8009fd0 <_dtoa_r+0x238>
 800a028:	2300      	movs	r3, #0
 800a02a:	9410      	str	r4, [sp, #64]	@ 0x40
 800a02c:	9322      	str	r3, [sp, #136]	@ 0x88
 800a02e:	3b01      	subs	r3, #1
 800a030:	2200      	movs	r2, #0
 800a032:	930e      	str	r3, [sp, #56]	@ 0x38
 800a034:	9309      	str	r3, [sp, #36]	@ 0x24
 800a036:	3313      	adds	r3, #19
 800a038:	9223      	str	r2, [sp, #140]	@ 0x8c
 800a03a:	e7dc      	b.n	8009ff6 <_dtoa_r+0x25e>
 800a03c:	2301      	movs	r3, #1
 800a03e:	9310      	str	r3, [sp, #64]	@ 0x40
 800a040:	3b02      	subs	r3, #2
 800a042:	e7f5      	b.n	800a030 <_dtoa_r+0x298>
 800a044:	2301      	movs	r3, #1
 800a046:	001a      	movs	r2, r3
 800a048:	930e      	str	r3, [sp, #56]	@ 0x38
 800a04a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a04c:	e7f4      	b.n	800a038 <_dtoa_r+0x2a0>
 800a04e:	3101      	adds	r1, #1
 800a050:	0052      	lsls	r2, r2, #1
 800a052:	e7d4      	b.n	8009ffe <_dtoa_r+0x266>
 800a054:	9b03      	ldr	r3, [sp, #12]
 800a056:	9a08      	ldr	r2, [sp, #32]
 800a058:	69db      	ldr	r3, [r3, #28]
 800a05a:	601a      	str	r2, [r3, #0]
 800a05c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a05e:	2b0e      	cmp	r3, #14
 800a060:	d900      	bls.n	800a064 <_dtoa_r+0x2cc>
 800a062:	e0d6      	b.n	800a212 <_dtoa_r+0x47a>
 800a064:	2c00      	cmp	r4, #0
 800a066:	d100      	bne.n	800a06a <_dtoa_r+0x2d2>
 800a068:	e0d3      	b.n	800a212 <_dtoa_r+0x47a>
 800a06a:	9b04      	ldr	r3, [sp, #16]
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	dd63      	ble.n	800a138 <_dtoa_r+0x3a0>
 800a070:	210f      	movs	r1, #15
 800a072:	9a04      	ldr	r2, [sp, #16]
 800a074:	4b2a      	ldr	r3, [pc, #168]	@ (800a120 <_dtoa_r+0x388>)
 800a076:	400a      	ands	r2, r1
 800a078:	00d2      	lsls	r2, r2, #3
 800a07a:	189b      	adds	r3, r3, r2
 800a07c:	681e      	ldr	r6, [r3, #0]
 800a07e:	685f      	ldr	r7, [r3, #4]
 800a080:	9b04      	ldr	r3, [sp, #16]
 800a082:	2402      	movs	r4, #2
 800a084:	111d      	asrs	r5, r3, #4
 800a086:	05db      	lsls	r3, r3, #23
 800a088:	d50a      	bpl.n	800a0a0 <_dtoa_r+0x308>
 800a08a:	4b2a      	ldr	r3, [pc, #168]	@ (800a134 <_dtoa_r+0x39c>)
 800a08c:	400d      	ands	r5, r1
 800a08e:	6a1a      	ldr	r2, [r3, #32]
 800a090:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a092:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800a094:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800a096:	f7f6 feb9 	bl	8000e0c <__aeabi_ddiv>
 800a09a:	900a      	str	r0, [sp, #40]	@ 0x28
 800a09c:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a09e:	3401      	adds	r4, #1
 800a0a0:	4b24      	ldr	r3, [pc, #144]	@ (800a134 <_dtoa_r+0x39c>)
 800a0a2:	930c      	str	r3, [sp, #48]	@ 0x30
 800a0a4:	2d00      	cmp	r5, #0
 800a0a6:	d108      	bne.n	800a0ba <_dtoa_r+0x322>
 800a0a8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a0aa:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a0ac:	0032      	movs	r2, r6
 800a0ae:	003b      	movs	r3, r7
 800a0b0:	f7f6 feac 	bl	8000e0c <__aeabi_ddiv>
 800a0b4:	900a      	str	r0, [sp, #40]	@ 0x28
 800a0b6:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a0b8:	e059      	b.n	800a16e <_dtoa_r+0x3d6>
 800a0ba:	2301      	movs	r3, #1
 800a0bc:	421d      	tst	r5, r3
 800a0be:	d009      	beq.n	800a0d4 <_dtoa_r+0x33c>
 800a0c0:	18e4      	adds	r4, r4, r3
 800a0c2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a0c4:	0030      	movs	r0, r6
 800a0c6:	681a      	ldr	r2, [r3, #0]
 800a0c8:	685b      	ldr	r3, [r3, #4]
 800a0ca:	0039      	movs	r1, r7
 800a0cc:	f7f7 fad8 	bl	8001680 <__aeabi_dmul>
 800a0d0:	0006      	movs	r6, r0
 800a0d2:	000f      	movs	r7, r1
 800a0d4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a0d6:	106d      	asrs	r5, r5, #1
 800a0d8:	3308      	adds	r3, #8
 800a0da:	e7e2      	b.n	800a0a2 <_dtoa_r+0x30a>
 800a0dc:	0800bb71 	.word	0x0800bb71
 800a0e0:	0800bb88 	.word	0x0800bb88
 800a0e4:	7ff00000 	.word	0x7ff00000
 800a0e8:	0000270f 	.word	0x0000270f
 800a0ec:	0800bb6d 	.word	0x0800bb6d
 800a0f0:	0800bb70 	.word	0x0800bb70
 800a0f4:	0800bb41 	.word	0x0800bb41
 800a0f8:	0800bb40 	.word	0x0800bb40
 800a0fc:	3ff00000 	.word	0x3ff00000
 800a100:	fffffc01 	.word	0xfffffc01
 800a104:	3ff80000 	.word	0x3ff80000
 800a108:	636f4361 	.word	0x636f4361
 800a10c:	3fd287a7 	.word	0x3fd287a7
 800a110:	8b60c8b3 	.word	0x8b60c8b3
 800a114:	3fc68a28 	.word	0x3fc68a28
 800a118:	509f79fb 	.word	0x509f79fb
 800a11c:	3fd34413 	.word	0x3fd34413
 800a120:	0800bcd8 	.word	0x0800bcd8
 800a124:	00000432 	.word	0x00000432
 800a128:	00000412 	.word	0x00000412
 800a12c:	fe100000 	.word	0xfe100000
 800a130:	0800bbe0 	.word	0x0800bbe0
 800a134:	0800bcb0 	.word	0x0800bcb0
 800a138:	9b04      	ldr	r3, [sp, #16]
 800a13a:	2402      	movs	r4, #2
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	d016      	beq.n	800a16e <_dtoa_r+0x3d6>
 800a140:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800a142:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800a144:	220f      	movs	r2, #15
 800a146:	425d      	negs	r5, r3
 800a148:	402a      	ands	r2, r5
 800a14a:	4bd5      	ldr	r3, [pc, #852]	@ (800a4a0 <_dtoa_r+0x708>)
 800a14c:	00d2      	lsls	r2, r2, #3
 800a14e:	189b      	adds	r3, r3, r2
 800a150:	681a      	ldr	r2, [r3, #0]
 800a152:	685b      	ldr	r3, [r3, #4]
 800a154:	f7f7 fa94 	bl	8001680 <__aeabi_dmul>
 800a158:	2701      	movs	r7, #1
 800a15a:	2300      	movs	r3, #0
 800a15c:	900a      	str	r0, [sp, #40]	@ 0x28
 800a15e:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a160:	4ed0      	ldr	r6, [pc, #832]	@ (800a4a4 <_dtoa_r+0x70c>)
 800a162:	112d      	asrs	r5, r5, #4
 800a164:	2d00      	cmp	r5, #0
 800a166:	d000      	beq.n	800a16a <_dtoa_r+0x3d2>
 800a168:	e095      	b.n	800a296 <_dtoa_r+0x4fe>
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d1a2      	bne.n	800a0b4 <_dtoa_r+0x31c>
 800a16e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800a170:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800a172:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a174:	2b00      	cmp	r3, #0
 800a176:	d100      	bne.n	800a17a <_dtoa_r+0x3e2>
 800a178:	e098      	b.n	800a2ac <_dtoa_r+0x514>
 800a17a:	2200      	movs	r2, #0
 800a17c:	0030      	movs	r0, r6
 800a17e:	0039      	movs	r1, r7
 800a180:	4bc9      	ldr	r3, [pc, #804]	@ (800a4a8 <_dtoa_r+0x710>)
 800a182:	f7f6 f969 	bl	8000458 <__aeabi_dcmplt>
 800a186:	2800      	cmp	r0, #0
 800a188:	d100      	bne.n	800a18c <_dtoa_r+0x3f4>
 800a18a:	e08f      	b.n	800a2ac <_dtoa_r+0x514>
 800a18c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d100      	bne.n	800a194 <_dtoa_r+0x3fc>
 800a192:	e08b      	b.n	800a2ac <_dtoa_r+0x514>
 800a194:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a196:	2b00      	cmp	r3, #0
 800a198:	dd37      	ble.n	800a20a <_dtoa_r+0x472>
 800a19a:	9b04      	ldr	r3, [sp, #16]
 800a19c:	2200      	movs	r2, #0
 800a19e:	3b01      	subs	r3, #1
 800a1a0:	930c      	str	r3, [sp, #48]	@ 0x30
 800a1a2:	0030      	movs	r0, r6
 800a1a4:	4bc1      	ldr	r3, [pc, #772]	@ (800a4ac <_dtoa_r+0x714>)
 800a1a6:	0039      	movs	r1, r7
 800a1a8:	f7f7 fa6a 	bl	8001680 <__aeabi_dmul>
 800a1ac:	900a      	str	r0, [sp, #40]	@ 0x28
 800a1ae:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a1b0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a1b2:	3401      	adds	r4, #1
 800a1b4:	0020      	movs	r0, r4
 800a1b6:	9311      	str	r3, [sp, #68]	@ 0x44
 800a1b8:	f7f8 f9b0 	bl	800251c <__aeabi_i2d>
 800a1bc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a1be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a1c0:	f7f7 fa5e 	bl	8001680 <__aeabi_dmul>
 800a1c4:	4bba      	ldr	r3, [pc, #744]	@ (800a4b0 <_dtoa_r+0x718>)
 800a1c6:	2200      	movs	r2, #0
 800a1c8:	f7f6 fa5a 	bl	8000680 <__aeabi_dadd>
 800a1cc:	4bb9      	ldr	r3, [pc, #740]	@ (800a4b4 <_dtoa_r+0x71c>)
 800a1ce:	0006      	movs	r6, r0
 800a1d0:	18cf      	adds	r7, r1, r3
 800a1d2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d16d      	bne.n	800a2b4 <_dtoa_r+0x51c>
 800a1d8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a1da:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a1dc:	2200      	movs	r2, #0
 800a1de:	4bb6      	ldr	r3, [pc, #728]	@ (800a4b8 <_dtoa_r+0x720>)
 800a1e0:	f7f7 fd34 	bl	8001c4c <__aeabi_dsub>
 800a1e4:	0032      	movs	r2, r6
 800a1e6:	003b      	movs	r3, r7
 800a1e8:	0004      	movs	r4, r0
 800a1ea:	000d      	movs	r5, r1
 800a1ec:	f7f6 f948 	bl	8000480 <__aeabi_dcmpgt>
 800a1f0:	2800      	cmp	r0, #0
 800a1f2:	d000      	beq.n	800a1f6 <_dtoa_r+0x45e>
 800a1f4:	e2b6      	b.n	800a764 <_dtoa_r+0x9cc>
 800a1f6:	2180      	movs	r1, #128	@ 0x80
 800a1f8:	0609      	lsls	r1, r1, #24
 800a1fa:	187b      	adds	r3, r7, r1
 800a1fc:	0032      	movs	r2, r6
 800a1fe:	0020      	movs	r0, r4
 800a200:	0029      	movs	r1, r5
 800a202:	f7f6 f929 	bl	8000458 <__aeabi_dcmplt>
 800a206:	2800      	cmp	r0, #0
 800a208:	d128      	bne.n	800a25c <_dtoa_r+0x4c4>
 800a20a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a20c:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800a20e:	930a      	str	r3, [sp, #40]	@ 0x28
 800a210:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a212:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800a214:	2b00      	cmp	r3, #0
 800a216:	da00      	bge.n	800a21a <_dtoa_r+0x482>
 800a218:	e174      	b.n	800a504 <_dtoa_r+0x76c>
 800a21a:	9a04      	ldr	r2, [sp, #16]
 800a21c:	2a0e      	cmp	r2, #14
 800a21e:	dd00      	ble.n	800a222 <_dtoa_r+0x48a>
 800a220:	e170      	b.n	800a504 <_dtoa_r+0x76c>
 800a222:	4b9f      	ldr	r3, [pc, #636]	@ (800a4a0 <_dtoa_r+0x708>)
 800a224:	00d2      	lsls	r2, r2, #3
 800a226:	189b      	adds	r3, r3, r2
 800a228:	685c      	ldr	r4, [r3, #4]
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	9306      	str	r3, [sp, #24]
 800a22e:	9407      	str	r4, [sp, #28]
 800a230:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a232:	2b00      	cmp	r3, #0
 800a234:	db00      	blt.n	800a238 <_dtoa_r+0x4a0>
 800a236:	e0e7      	b.n	800a408 <_dtoa_r+0x670>
 800a238:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	dd00      	ble.n	800a240 <_dtoa_r+0x4a8>
 800a23e:	e0e3      	b.n	800a408 <_dtoa_r+0x670>
 800a240:	d10c      	bne.n	800a25c <_dtoa_r+0x4c4>
 800a242:	9806      	ldr	r0, [sp, #24]
 800a244:	9907      	ldr	r1, [sp, #28]
 800a246:	2200      	movs	r2, #0
 800a248:	4b9b      	ldr	r3, [pc, #620]	@ (800a4b8 <_dtoa_r+0x720>)
 800a24a:	f7f7 fa19 	bl	8001680 <__aeabi_dmul>
 800a24e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a250:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a252:	f7f6 f91f 	bl	8000494 <__aeabi_dcmpge>
 800a256:	2800      	cmp	r0, #0
 800a258:	d100      	bne.n	800a25c <_dtoa_r+0x4c4>
 800a25a:	e286      	b.n	800a76a <_dtoa_r+0x9d2>
 800a25c:	2600      	movs	r6, #0
 800a25e:	0037      	movs	r7, r6
 800a260:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a262:	9c08      	ldr	r4, [sp, #32]
 800a264:	43db      	mvns	r3, r3
 800a266:	930c      	str	r3, [sp, #48]	@ 0x30
 800a268:	9704      	str	r7, [sp, #16]
 800a26a:	2700      	movs	r7, #0
 800a26c:	0031      	movs	r1, r6
 800a26e:	9803      	ldr	r0, [sp, #12]
 800a270:	f000 fccc 	bl	800ac0c <_Bfree>
 800a274:	9b04      	ldr	r3, [sp, #16]
 800a276:	2b00      	cmp	r3, #0
 800a278:	d100      	bne.n	800a27c <_dtoa_r+0x4e4>
 800a27a:	e0bb      	b.n	800a3f4 <_dtoa_r+0x65c>
 800a27c:	2f00      	cmp	r7, #0
 800a27e:	d005      	beq.n	800a28c <_dtoa_r+0x4f4>
 800a280:	429f      	cmp	r7, r3
 800a282:	d003      	beq.n	800a28c <_dtoa_r+0x4f4>
 800a284:	0039      	movs	r1, r7
 800a286:	9803      	ldr	r0, [sp, #12]
 800a288:	f000 fcc0 	bl	800ac0c <_Bfree>
 800a28c:	9904      	ldr	r1, [sp, #16]
 800a28e:	9803      	ldr	r0, [sp, #12]
 800a290:	f000 fcbc 	bl	800ac0c <_Bfree>
 800a294:	e0ae      	b.n	800a3f4 <_dtoa_r+0x65c>
 800a296:	423d      	tst	r5, r7
 800a298:	d005      	beq.n	800a2a6 <_dtoa_r+0x50e>
 800a29a:	6832      	ldr	r2, [r6, #0]
 800a29c:	6873      	ldr	r3, [r6, #4]
 800a29e:	f7f7 f9ef 	bl	8001680 <__aeabi_dmul>
 800a2a2:	003b      	movs	r3, r7
 800a2a4:	3401      	adds	r4, #1
 800a2a6:	106d      	asrs	r5, r5, #1
 800a2a8:	3608      	adds	r6, #8
 800a2aa:	e75b      	b.n	800a164 <_dtoa_r+0x3cc>
 800a2ac:	9b04      	ldr	r3, [sp, #16]
 800a2ae:	930c      	str	r3, [sp, #48]	@ 0x30
 800a2b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a2b2:	e77f      	b.n	800a1b4 <_dtoa_r+0x41c>
 800a2b4:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a2b6:	4b7a      	ldr	r3, [pc, #488]	@ (800a4a0 <_dtoa_r+0x708>)
 800a2b8:	3a01      	subs	r2, #1
 800a2ba:	00d2      	lsls	r2, r2, #3
 800a2bc:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800a2be:	189b      	adds	r3, r3, r2
 800a2c0:	681a      	ldr	r2, [r3, #0]
 800a2c2:	685b      	ldr	r3, [r3, #4]
 800a2c4:	2900      	cmp	r1, #0
 800a2c6:	d04c      	beq.n	800a362 <_dtoa_r+0x5ca>
 800a2c8:	2000      	movs	r0, #0
 800a2ca:	497c      	ldr	r1, [pc, #496]	@ (800a4bc <_dtoa_r+0x724>)
 800a2cc:	f7f6 fd9e 	bl	8000e0c <__aeabi_ddiv>
 800a2d0:	0032      	movs	r2, r6
 800a2d2:	003b      	movs	r3, r7
 800a2d4:	f7f7 fcba 	bl	8001c4c <__aeabi_dsub>
 800a2d8:	9a08      	ldr	r2, [sp, #32]
 800a2da:	0006      	movs	r6, r0
 800a2dc:	4694      	mov	ip, r2
 800a2de:	000f      	movs	r7, r1
 800a2e0:	9b08      	ldr	r3, [sp, #32]
 800a2e2:	9316      	str	r3, [sp, #88]	@ 0x58
 800a2e4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a2e6:	4463      	add	r3, ip
 800a2e8:	9311      	str	r3, [sp, #68]	@ 0x44
 800a2ea:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a2ec:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a2ee:	f7f8 f8d9 	bl	80024a4 <__aeabi_d2iz>
 800a2f2:	0005      	movs	r5, r0
 800a2f4:	f7f8 f912 	bl	800251c <__aeabi_i2d>
 800a2f8:	0002      	movs	r2, r0
 800a2fa:	000b      	movs	r3, r1
 800a2fc:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a2fe:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a300:	f7f7 fca4 	bl	8001c4c <__aeabi_dsub>
 800a304:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a306:	3530      	adds	r5, #48	@ 0x30
 800a308:	1c5c      	adds	r4, r3, #1
 800a30a:	701d      	strb	r5, [r3, #0]
 800a30c:	0032      	movs	r2, r6
 800a30e:	003b      	movs	r3, r7
 800a310:	900a      	str	r0, [sp, #40]	@ 0x28
 800a312:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a314:	f7f6 f8a0 	bl	8000458 <__aeabi_dcmplt>
 800a318:	2800      	cmp	r0, #0
 800a31a:	d16b      	bne.n	800a3f4 <_dtoa_r+0x65c>
 800a31c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a31e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a320:	2000      	movs	r0, #0
 800a322:	4961      	ldr	r1, [pc, #388]	@ (800a4a8 <_dtoa_r+0x710>)
 800a324:	f7f7 fc92 	bl	8001c4c <__aeabi_dsub>
 800a328:	0032      	movs	r2, r6
 800a32a:	003b      	movs	r3, r7
 800a32c:	f7f6 f894 	bl	8000458 <__aeabi_dcmplt>
 800a330:	2800      	cmp	r0, #0
 800a332:	d000      	beq.n	800a336 <_dtoa_r+0x59e>
 800a334:	e0c6      	b.n	800a4c4 <_dtoa_r+0x72c>
 800a336:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a338:	42a3      	cmp	r3, r4
 800a33a:	d100      	bne.n	800a33e <_dtoa_r+0x5a6>
 800a33c:	e765      	b.n	800a20a <_dtoa_r+0x472>
 800a33e:	2200      	movs	r2, #0
 800a340:	0030      	movs	r0, r6
 800a342:	0039      	movs	r1, r7
 800a344:	4b59      	ldr	r3, [pc, #356]	@ (800a4ac <_dtoa_r+0x714>)
 800a346:	f7f7 f99b 	bl	8001680 <__aeabi_dmul>
 800a34a:	2200      	movs	r2, #0
 800a34c:	0006      	movs	r6, r0
 800a34e:	000f      	movs	r7, r1
 800a350:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a352:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a354:	4b55      	ldr	r3, [pc, #340]	@ (800a4ac <_dtoa_r+0x714>)
 800a356:	f7f7 f993 	bl	8001680 <__aeabi_dmul>
 800a35a:	9416      	str	r4, [sp, #88]	@ 0x58
 800a35c:	900a      	str	r0, [sp, #40]	@ 0x28
 800a35e:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a360:	e7c3      	b.n	800a2ea <_dtoa_r+0x552>
 800a362:	0030      	movs	r0, r6
 800a364:	0039      	movs	r1, r7
 800a366:	f7f7 f98b 	bl	8001680 <__aeabi_dmul>
 800a36a:	9d08      	ldr	r5, [sp, #32]
 800a36c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a36e:	002b      	movs	r3, r5
 800a370:	4694      	mov	ip, r2
 800a372:	9016      	str	r0, [sp, #88]	@ 0x58
 800a374:	9117      	str	r1, [sp, #92]	@ 0x5c
 800a376:	4463      	add	r3, ip
 800a378:	9319      	str	r3, [sp, #100]	@ 0x64
 800a37a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a37c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a37e:	f7f8 f891 	bl	80024a4 <__aeabi_d2iz>
 800a382:	0004      	movs	r4, r0
 800a384:	f7f8 f8ca 	bl	800251c <__aeabi_i2d>
 800a388:	000b      	movs	r3, r1
 800a38a:	0002      	movs	r2, r0
 800a38c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a38e:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a390:	f7f7 fc5c 	bl	8001c4c <__aeabi_dsub>
 800a394:	3430      	adds	r4, #48	@ 0x30
 800a396:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a398:	702c      	strb	r4, [r5, #0]
 800a39a:	3501      	adds	r5, #1
 800a39c:	0006      	movs	r6, r0
 800a39e:	000f      	movs	r7, r1
 800a3a0:	42ab      	cmp	r3, r5
 800a3a2:	d12a      	bne.n	800a3fa <_dtoa_r+0x662>
 800a3a4:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800a3a6:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 800a3a8:	9b08      	ldr	r3, [sp, #32]
 800a3aa:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 800a3ac:	469c      	mov	ip, r3
 800a3ae:	2200      	movs	r2, #0
 800a3b0:	4b42      	ldr	r3, [pc, #264]	@ (800a4bc <_dtoa_r+0x724>)
 800a3b2:	4464      	add	r4, ip
 800a3b4:	f7f6 f964 	bl	8000680 <__aeabi_dadd>
 800a3b8:	0002      	movs	r2, r0
 800a3ba:	000b      	movs	r3, r1
 800a3bc:	0030      	movs	r0, r6
 800a3be:	0039      	movs	r1, r7
 800a3c0:	f7f6 f85e 	bl	8000480 <__aeabi_dcmpgt>
 800a3c4:	2800      	cmp	r0, #0
 800a3c6:	d000      	beq.n	800a3ca <_dtoa_r+0x632>
 800a3c8:	e07c      	b.n	800a4c4 <_dtoa_r+0x72c>
 800a3ca:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800a3cc:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a3ce:	2000      	movs	r0, #0
 800a3d0:	493a      	ldr	r1, [pc, #232]	@ (800a4bc <_dtoa_r+0x724>)
 800a3d2:	f7f7 fc3b 	bl	8001c4c <__aeabi_dsub>
 800a3d6:	0002      	movs	r2, r0
 800a3d8:	000b      	movs	r3, r1
 800a3da:	0030      	movs	r0, r6
 800a3dc:	0039      	movs	r1, r7
 800a3de:	f7f6 f83b 	bl	8000458 <__aeabi_dcmplt>
 800a3e2:	2800      	cmp	r0, #0
 800a3e4:	d100      	bne.n	800a3e8 <_dtoa_r+0x650>
 800a3e6:	e710      	b.n	800a20a <_dtoa_r+0x472>
 800a3e8:	0023      	movs	r3, r4
 800a3ea:	3c01      	subs	r4, #1
 800a3ec:	7822      	ldrb	r2, [r4, #0]
 800a3ee:	2a30      	cmp	r2, #48	@ 0x30
 800a3f0:	d0fa      	beq.n	800a3e8 <_dtoa_r+0x650>
 800a3f2:	001c      	movs	r4, r3
 800a3f4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a3f6:	9304      	str	r3, [sp, #16]
 800a3f8:	e042      	b.n	800a480 <_dtoa_r+0x6e8>
 800a3fa:	2200      	movs	r2, #0
 800a3fc:	4b2b      	ldr	r3, [pc, #172]	@ (800a4ac <_dtoa_r+0x714>)
 800a3fe:	f7f7 f93f 	bl	8001680 <__aeabi_dmul>
 800a402:	900a      	str	r0, [sp, #40]	@ 0x28
 800a404:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a406:	e7b8      	b.n	800a37a <_dtoa_r+0x5e2>
 800a408:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a40a:	9d08      	ldr	r5, [sp, #32]
 800a40c:	3b01      	subs	r3, #1
 800a40e:	195b      	adds	r3, r3, r5
 800a410:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800a412:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800a414:	930a      	str	r3, [sp, #40]	@ 0x28
 800a416:	9a06      	ldr	r2, [sp, #24]
 800a418:	9b07      	ldr	r3, [sp, #28]
 800a41a:	0030      	movs	r0, r6
 800a41c:	0039      	movs	r1, r7
 800a41e:	f7f6 fcf5 	bl	8000e0c <__aeabi_ddiv>
 800a422:	f7f8 f83f 	bl	80024a4 <__aeabi_d2iz>
 800a426:	9009      	str	r0, [sp, #36]	@ 0x24
 800a428:	f7f8 f878 	bl	800251c <__aeabi_i2d>
 800a42c:	9a06      	ldr	r2, [sp, #24]
 800a42e:	9b07      	ldr	r3, [sp, #28]
 800a430:	f7f7 f926 	bl	8001680 <__aeabi_dmul>
 800a434:	0002      	movs	r2, r0
 800a436:	000b      	movs	r3, r1
 800a438:	0030      	movs	r0, r6
 800a43a:	0039      	movs	r1, r7
 800a43c:	f7f7 fc06 	bl	8001c4c <__aeabi_dsub>
 800a440:	002b      	movs	r3, r5
 800a442:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a444:	3501      	adds	r5, #1
 800a446:	3230      	adds	r2, #48	@ 0x30
 800a448:	701a      	strb	r2, [r3, #0]
 800a44a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a44c:	002c      	movs	r4, r5
 800a44e:	429a      	cmp	r2, r3
 800a450:	d14b      	bne.n	800a4ea <_dtoa_r+0x752>
 800a452:	0002      	movs	r2, r0
 800a454:	000b      	movs	r3, r1
 800a456:	f7f6 f913 	bl	8000680 <__aeabi_dadd>
 800a45a:	9a06      	ldr	r2, [sp, #24]
 800a45c:	9b07      	ldr	r3, [sp, #28]
 800a45e:	0006      	movs	r6, r0
 800a460:	000f      	movs	r7, r1
 800a462:	f7f6 f80d 	bl	8000480 <__aeabi_dcmpgt>
 800a466:	2800      	cmp	r0, #0
 800a468:	d12a      	bne.n	800a4c0 <_dtoa_r+0x728>
 800a46a:	9a06      	ldr	r2, [sp, #24]
 800a46c:	9b07      	ldr	r3, [sp, #28]
 800a46e:	0030      	movs	r0, r6
 800a470:	0039      	movs	r1, r7
 800a472:	f7f5 ffeb 	bl	800044c <__aeabi_dcmpeq>
 800a476:	2800      	cmp	r0, #0
 800a478:	d002      	beq.n	800a480 <_dtoa_r+0x6e8>
 800a47a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a47c:	07dd      	lsls	r5, r3, #31
 800a47e:	d41f      	bmi.n	800a4c0 <_dtoa_r+0x728>
 800a480:	9905      	ldr	r1, [sp, #20]
 800a482:	9803      	ldr	r0, [sp, #12]
 800a484:	f000 fbc2 	bl	800ac0c <_Bfree>
 800a488:	2300      	movs	r3, #0
 800a48a:	7023      	strb	r3, [r4, #0]
 800a48c:	9b04      	ldr	r3, [sp, #16]
 800a48e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800a490:	3301      	adds	r3, #1
 800a492:	6013      	str	r3, [r2, #0]
 800a494:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800a496:	2b00      	cmp	r3, #0
 800a498:	d100      	bne.n	800a49c <_dtoa_r+0x704>
 800a49a:	e4c7      	b.n	8009e2c <_dtoa_r+0x94>
 800a49c:	601c      	str	r4, [r3, #0]
 800a49e:	e4c5      	b.n	8009e2c <_dtoa_r+0x94>
 800a4a0:	0800bcd8 	.word	0x0800bcd8
 800a4a4:	0800bcb0 	.word	0x0800bcb0
 800a4a8:	3ff00000 	.word	0x3ff00000
 800a4ac:	40240000 	.word	0x40240000
 800a4b0:	401c0000 	.word	0x401c0000
 800a4b4:	fcc00000 	.word	0xfcc00000
 800a4b8:	40140000 	.word	0x40140000
 800a4bc:	3fe00000 	.word	0x3fe00000
 800a4c0:	9b04      	ldr	r3, [sp, #16]
 800a4c2:	930c      	str	r3, [sp, #48]	@ 0x30
 800a4c4:	0023      	movs	r3, r4
 800a4c6:	001c      	movs	r4, r3
 800a4c8:	3b01      	subs	r3, #1
 800a4ca:	781a      	ldrb	r2, [r3, #0]
 800a4cc:	2a39      	cmp	r2, #57	@ 0x39
 800a4ce:	d108      	bne.n	800a4e2 <_dtoa_r+0x74a>
 800a4d0:	9a08      	ldr	r2, [sp, #32]
 800a4d2:	429a      	cmp	r2, r3
 800a4d4:	d1f7      	bne.n	800a4c6 <_dtoa_r+0x72e>
 800a4d6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a4d8:	9908      	ldr	r1, [sp, #32]
 800a4da:	3201      	adds	r2, #1
 800a4dc:	920c      	str	r2, [sp, #48]	@ 0x30
 800a4de:	2230      	movs	r2, #48	@ 0x30
 800a4e0:	700a      	strb	r2, [r1, #0]
 800a4e2:	781a      	ldrb	r2, [r3, #0]
 800a4e4:	3201      	adds	r2, #1
 800a4e6:	701a      	strb	r2, [r3, #0]
 800a4e8:	e784      	b.n	800a3f4 <_dtoa_r+0x65c>
 800a4ea:	2200      	movs	r2, #0
 800a4ec:	4bc6      	ldr	r3, [pc, #792]	@ (800a808 <_dtoa_r+0xa70>)
 800a4ee:	f7f7 f8c7 	bl	8001680 <__aeabi_dmul>
 800a4f2:	2200      	movs	r2, #0
 800a4f4:	2300      	movs	r3, #0
 800a4f6:	0006      	movs	r6, r0
 800a4f8:	000f      	movs	r7, r1
 800a4fa:	f7f5 ffa7 	bl	800044c <__aeabi_dcmpeq>
 800a4fe:	2800      	cmp	r0, #0
 800a500:	d089      	beq.n	800a416 <_dtoa_r+0x67e>
 800a502:	e7bd      	b.n	800a480 <_dtoa_r+0x6e8>
 800a504:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 800a506:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800a508:	9c06      	ldr	r4, [sp, #24]
 800a50a:	2f00      	cmp	r7, #0
 800a50c:	d014      	beq.n	800a538 <_dtoa_r+0x7a0>
 800a50e:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800a510:	2a01      	cmp	r2, #1
 800a512:	dd00      	ble.n	800a516 <_dtoa_r+0x77e>
 800a514:	e0e4      	b.n	800a6e0 <_dtoa_r+0x948>
 800a516:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800a518:	2a00      	cmp	r2, #0
 800a51a:	d100      	bne.n	800a51e <_dtoa_r+0x786>
 800a51c:	e0da      	b.n	800a6d4 <_dtoa_r+0x93c>
 800a51e:	4abb      	ldr	r2, [pc, #748]	@ (800a80c <_dtoa_r+0xa74>)
 800a520:	189b      	adds	r3, r3, r2
 800a522:	9a06      	ldr	r2, [sp, #24]
 800a524:	2101      	movs	r1, #1
 800a526:	18d2      	adds	r2, r2, r3
 800a528:	9206      	str	r2, [sp, #24]
 800a52a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a52c:	9803      	ldr	r0, [sp, #12]
 800a52e:	18d3      	adds	r3, r2, r3
 800a530:	930d      	str	r3, [sp, #52]	@ 0x34
 800a532:	f000 fc23 	bl	800ad7c <__i2b>
 800a536:	0007      	movs	r7, r0
 800a538:	2c00      	cmp	r4, #0
 800a53a:	d00e      	beq.n	800a55a <_dtoa_r+0x7c2>
 800a53c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a53e:	2b00      	cmp	r3, #0
 800a540:	dd0b      	ble.n	800a55a <_dtoa_r+0x7c2>
 800a542:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a544:	0023      	movs	r3, r4
 800a546:	4294      	cmp	r4, r2
 800a548:	dd00      	ble.n	800a54c <_dtoa_r+0x7b4>
 800a54a:	0013      	movs	r3, r2
 800a54c:	9a06      	ldr	r2, [sp, #24]
 800a54e:	1ae4      	subs	r4, r4, r3
 800a550:	1ad2      	subs	r2, r2, r3
 800a552:	9206      	str	r2, [sp, #24]
 800a554:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a556:	1ad3      	subs	r3, r2, r3
 800a558:	930d      	str	r3, [sp, #52]	@ 0x34
 800a55a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d021      	beq.n	800a5a4 <_dtoa_r+0x80c>
 800a560:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a562:	2b00      	cmp	r3, #0
 800a564:	d100      	bne.n	800a568 <_dtoa_r+0x7d0>
 800a566:	e0d3      	b.n	800a710 <_dtoa_r+0x978>
 800a568:	9e05      	ldr	r6, [sp, #20]
 800a56a:	2d00      	cmp	r5, #0
 800a56c:	d014      	beq.n	800a598 <_dtoa_r+0x800>
 800a56e:	0039      	movs	r1, r7
 800a570:	002a      	movs	r2, r5
 800a572:	9803      	ldr	r0, [sp, #12]
 800a574:	f000 fcc4 	bl	800af00 <__pow5mult>
 800a578:	9a05      	ldr	r2, [sp, #20]
 800a57a:	0001      	movs	r1, r0
 800a57c:	0007      	movs	r7, r0
 800a57e:	9803      	ldr	r0, [sp, #12]
 800a580:	f000 fc14 	bl	800adac <__multiply>
 800a584:	0006      	movs	r6, r0
 800a586:	9905      	ldr	r1, [sp, #20]
 800a588:	9803      	ldr	r0, [sp, #12]
 800a58a:	f000 fb3f 	bl	800ac0c <_Bfree>
 800a58e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a590:	9605      	str	r6, [sp, #20]
 800a592:	1b5b      	subs	r3, r3, r5
 800a594:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a596:	d005      	beq.n	800a5a4 <_dtoa_r+0x80c>
 800a598:	0031      	movs	r1, r6
 800a59a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a59c:	9803      	ldr	r0, [sp, #12]
 800a59e:	f000 fcaf 	bl	800af00 <__pow5mult>
 800a5a2:	9005      	str	r0, [sp, #20]
 800a5a4:	2101      	movs	r1, #1
 800a5a6:	9803      	ldr	r0, [sp, #12]
 800a5a8:	f000 fbe8 	bl	800ad7c <__i2b>
 800a5ac:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a5ae:	0006      	movs	r6, r0
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d100      	bne.n	800a5b6 <_dtoa_r+0x81e>
 800a5b4:	e1bc      	b.n	800a930 <_dtoa_r+0xb98>
 800a5b6:	001a      	movs	r2, r3
 800a5b8:	0001      	movs	r1, r0
 800a5ba:	9803      	ldr	r0, [sp, #12]
 800a5bc:	f000 fca0 	bl	800af00 <__pow5mult>
 800a5c0:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800a5c2:	0006      	movs	r6, r0
 800a5c4:	2500      	movs	r5, #0
 800a5c6:	2b01      	cmp	r3, #1
 800a5c8:	dc16      	bgt.n	800a5f8 <_dtoa_r+0x860>
 800a5ca:	2500      	movs	r5, #0
 800a5cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a5ce:	42ab      	cmp	r3, r5
 800a5d0:	d10e      	bne.n	800a5f0 <_dtoa_r+0x858>
 800a5d2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a5d4:	031b      	lsls	r3, r3, #12
 800a5d6:	42ab      	cmp	r3, r5
 800a5d8:	d10a      	bne.n	800a5f0 <_dtoa_r+0x858>
 800a5da:	4b8d      	ldr	r3, [pc, #564]	@ (800a810 <_dtoa_r+0xa78>)
 800a5dc:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a5de:	4213      	tst	r3, r2
 800a5e0:	d006      	beq.n	800a5f0 <_dtoa_r+0x858>
 800a5e2:	9b06      	ldr	r3, [sp, #24]
 800a5e4:	3501      	adds	r5, #1
 800a5e6:	3301      	adds	r3, #1
 800a5e8:	9306      	str	r3, [sp, #24]
 800a5ea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a5ec:	3301      	adds	r3, #1
 800a5ee:	930d      	str	r3, [sp, #52]	@ 0x34
 800a5f0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a5f2:	2001      	movs	r0, #1
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	d008      	beq.n	800a60a <_dtoa_r+0x872>
 800a5f8:	6933      	ldr	r3, [r6, #16]
 800a5fa:	3303      	adds	r3, #3
 800a5fc:	009b      	lsls	r3, r3, #2
 800a5fe:	18f3      	adds	r3, r6, r3
 800a600:	6858      	ldr	r0, [r3, #4]
 800a602:	f000 fb6b 	bl	800acdc <__hi0bits>
 800a606:	2320      	movs	r3, #32
 800a608:	1a18      	subs	r0, r3, r0
 800a60a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a60c:	1818      	adds	r0, r3, r0
 800a60e:	0002      	movs	r2, r0
 800a610:	231f      	movs	r3, #31
 800a612:	401a      	ands	r2, r3
 800a614:	4218      	tst	r0, r3
 800a616:	d100      	bne.n	800a61a <_dtoa_r+0x882>
 800a618:	e081      	b.n	800a71e <_dtoa_r+0x986>
 800a61a:	3301      	adds	r3, #1
 800a61c:	1a9b      	subs	r3, r3, r2
 800a61e:	2b04      	cmp	r3, #4
 800a620:	dd79      	ble.n	800a716 <_dtoa_r+0x97e>
 800a622:	231c      	movs	r3, #28
 800a624:	1a9b      	subs	r3, r3, r2
 800a626:	9a06      	ldr	r2, [sp, #24]
 800a628:	18e4      	adds	r4, r4, r3
 800a62a:	18d2      	adds	r2, r2, r3
 800a62c:	9206      	str	r2, [sp, #24]
 800a62e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a630:	18d3      	adds	r3, r2, r3
 800a632:	930d      	str	r3, [sp, #52]	@ 0x34
 800a634:	9b06      	ldr	r3, [sp, #24]
 800a636:	2b00      	cmp	r3, #0
 800a638:	dd05      	ble.n	800a646 <_dtoa_r+0x8ae>
 800a63a:	001a      	movs	r2, r3
 800a63c:	9905      	ldr	r1, [sp, #20]
 800a63e:	9803      	ldr	r0, [sp, #12]
 800a640:	f000 fcba 	bl	800afb8 <__lshift>
 800a644:	9005      	str	r0, [sp, #20]
 800a646:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a648:	2b00      	cmp	r3, #0
 800a64a:	dd05      	ble.n	800a658 <_dtoa_r+0x8c0>
 800a64c:	0031      	movs	r1, r6
 800a64e:	001a      	movs	r2, r3
 800a650:	9803      	ldr	r0, [sp, #12]
 800a652:	f000 fcb1 	bl	800afb8 <__lshift>
 800a656:	0006      	movs	r6, r0
 800a658:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d061      	beq.n	800a722 <_dtoa_r+0x98a>
 800a65e:	0031      	movs	r1, r6
 800a660:	9805      	ldr	r0, [sp, #20]
 800a662:	f000 fd15 	bl	800b090 <__mcmp>
 800a666:	2800      	cmp	r0, #0
 800a668:	da5b      	bge.n	800a722 <_dtoa_r+0x98a>
 800a66a:	9b04      	ldr	r3, [sp, #16]
 800a66c:	220a      	movs	r2, #10
 800a66e:	3b01      	subs	r3, #1
 800a670:	930c      	str	r3, [sp, #48]	@ 0x30
 800a672:	9905      	ldr	r1, [sp, #20]
 800a674:	2300      	movs	r3, #0
 800a676:	9803      	ldr	r0, [sp, #12]
 800a678:	f000 faec 	bl	800ac54 <__multadd>
 800a67c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a67e:	9005      	str	r0, [sp, #20]
 800a680:	2b00      	cmp	r3, #0
 800a682:	d100      	bne.n	800a686 <_dtoa_r+0x8ee>
 800a684:	e15b      	b.n	800a93e <_dtoa_r+0xba6>
 800a686:	2300      	movs	r3, #0
 800a688:	0039      	movs	r1, r7
 800a68a:	220a      	movs	r2, #10
 800a68c:	9803      	ldr	r0, [sp, #12]
 800a68e:	f000 fae1 	bl	800ac54 <__multadd>
 800a692:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a694:	0007      	movs	r7, r0
 800a696:	2b00      	cmp	r3, #0
 800a698:	dc4d      	bgt.n	800a736 <_dtoa_r+0x99e>
 800a69a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800a69c:	2b02      	cmp	r3, #2
 800a69e:	dd46      	ble.n	800a72e <_dtoa_r+0x996>
 800a6a0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	d000      	beq.n	800a6a8 <_dtoa_r+0x910>
 800a6a6:	e5db      	b.n	800a260 <_dtoa_r+0x4c8>
 800a6a8:	0031      	movs	r1, r6
 800a6aa:	2205      	movs	r2, #5
 800a6ac:	9803      	ldr	r0, [sp, #12]
 800a6ae:	f000 fad1 	bl	800ac54 <__multadd>
 800a6b2:	0006      	movs	r6, r0
 800a6b4:	0001      	movs	r1, r0
 800a6b6:	9805      	ldr	r0, [sp, #20]
 800a6b8:	f000 fcea 	bl	800b090 <__mcmp>
 800a6bc:	2800      	cmp	r0, #0
 800a6be:	dc00      	bgt.n	800a6c2 <_dtoa_r+0x92a>
 800a6c0:	e5ce      	b.n	800a260 <_dtoa_r+0x4c8>
 800a6c2:	9b08      	ldr	r3, [sp, #32]
 800a6c4:	9a08      	ldr	r2, [sp, #32]
 800a6c6:	1c5c      	adds	r4, r3, #1
 800a6c8:	2331      	movs	r3, #49	@ 0x31
 800a6ca:	7013      	strb	r3, [r2, #0]
 800a6cc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a6ce:	3301      	adds	r3, #1
 800a6d0:	930c      	str	r3, [sp, #48]	@ 0x30
 800a6d2:	e5c9      	b.n	800a268 <_dtoa_r+0x4d0>
 800a6d4:	2336      	movs	r3, #54	@ 0x36
 800a6d6:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a6d8:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800a6da:	1a9b      	subs	r3, r3, r2
 800a6dc:	9c06      	ldr	r4, [sp, #24]
 800a6de:	e720      	b.n	800a522 <_dtoa_r+0x78a>
 800a6e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a6e2:	1e5d      	subs	r5, r3, #1
 800a6e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a6e6:	42ab      	cmp	r3, r5
 800a6e8:	db08      	blt.n	800a6fc <_dtoa_r+0x964>
 800a6ea:	1b5d      	subs	r5, r3, r5
 800a6ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	daf4      	bge.n	800a6dc <_dtoa_r+0x944>
 800a6f2:	9b06      	ldr	r3, [sp, #24]
 800a6f4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a6f6:	1a9c      	subs	r4, r3, r2
 800a6f8:	2300      	movs	r3, #0
 800a6fa:	e712      	b.n	800a522 <_dtoa_r+0x78a>
 800a6fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a6fe:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800a700:	1aeb      	subs	r3, r5, r3
 800a702:	18d3      	adds	r3, r2, r3
 800a704:	9314      	str	r3, [sp, #80]	@ 0x50
 800a706:	950f      	str	r5, [sp, #60]	@ 0x3c
 800a708:	9c06      	ldr	r4, [sp, #24]
 800a70a:	2500      	movs	r5, #0
 800a70c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a70e:	e708      	b.n	800a522 <_dtoa_r+0x78a>
 800a710:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a712:	9905      	ldr	r1, [sp, #20]
 800a714:	e742      	b.n	800a59c <_dtoa_r+0x804>
 800a716:	2b04      	cmp	r3, #4
 800a718:	d08c      	beq.n	800a634 <_dtoa_r+0x89c>
 800a71a:	331c      	adds	r3, #28
 800a71c:	e783      	b.n	800a626 <_dtoa_r+0x88e>
 800a71e:	0013      	movs	r3, r2
 800a720:	e7fb      	b.n	800a71a <_dtoa_r+0x982>
 800a722:	9b04      	ldr	r3, [sp, #16]
 800a724:	930c      	str	r3, [sp, #48]	@ 0x30
 800a726:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a728:	930e      	str	r3, [sp, #56]	@ 0x38
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	ddb5      	ble.n	800a69a <_dtoa_r+0x902>
 800a72e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a730:	2b00      	cmp	r3, #0
 800a732:	d100      	bne.n	800a736 <_dtoa_r+0x99e>
 800a734:	e107      	b.n	800a946 <_dtoa_r+0xbae>
 800a736:	2c00      	cmp	r4, #0
 800a738:	dd05      	ble.n	800a746 <_dtoa_r+0x9ae>
 800a73a:	0039      	movs	r1, r7
 800a73c:	0022      	movs	r2, r4
 800a73e:	9803      	ldr	r0, [sp, #12]
 800a740:	f000 fc3a 	bl	800afb8 <__lshift>
 800a744:	0007      	movs	r7, r0
 800a746:	9704      	str	r7, [sp, #16]
 800a748:	2d00      	cmp	r5, #0
 800a74a:	d020      	beq.n	800a78e <_dtoa_r+0x9f6>
 800a74c:	6879      	ldr	r1, [r7, #4]
 800a74e:	9803      	ldr	r0, [sp, #12]
 800a750:	f000 fa18 	bl	800ab84 <_Balloc>
 800a754:	1e04      	subs	r4, r0, #0
 800a756:	d10c      	bne.n	800a772 <_dtoa_r+0x9da>
 800a758:	0022      	movs	r2, r4
 800a75a:	4b2e      	ldr	r3, [pc, #184]	@ (800a814 <_dtoa_r+0xa7c>)
 800a75c:	482e      	ldr	r0, [pc, #184]	@ (800a818 <_dtoa_r+0xa80>)
 800a75e:	492f      	ldr	r1, [pc, #188]	@ (800a81c <_dtoa_r+0xa84>)
 800a760:	f7ff fb2f 	bl	8009dc2 <_dtoa_r+0x2a>
 800a764:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 800a766:	0037      	movs	r7, r6
 800a768:	e7ab      	b.n	800a6c2 <_dtoa_r+0x92a>
 800a76a:	9b04      	ldr	r3, [sp, #16]
 800a76c:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800a76e:	930c      	str	r3, [sp, #48]	@ 0x30
 800a770:	e7f9      	b.n	800a766 <_dtoa_r+0x9ce>
 800a772:	0039      	movs	r1, r7
 800a774:	693a      	ldr	r2, [r7, #16]
 800a776:	310c      	adds	r1, #12
 800a778:	3202      	adds	r2, #2
 800a77a:	0092      	lsls	r2, r2, #2
 800a77c:	300c      	adds	r0, #12
 800a77e:	f001 f835 	bl	800b7ec <memcpy>
 800a782:	2201      	movs	r2, #1
 800a784:	0021      	movs	r1, r4
 800a786:	9803      	ldr	r0, [sp, #12]
 800a788:	f000 fc16 	bl	800afb8 <__lshift>
 800a78c:	9004      	str	r0, [sp, #16]
 800a78e:	9b08      	ldr	r3, [sp, #32]
 800a790:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a792:	9306      	str	r3, [sp, #24]
 800a794:	3b01      	subs	r3, #1
 800a796:	189b      	adds	r3, r3, r2
 800a798:	2201      	movs	r2, #1
 800a79a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a79c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a79e:	4013      	ands	r3, r2
 800a7a0:	930e      	str	r3, [sp, #56]	@ 0x38
 800a7a2:	0031      	movs	r1, r6
 800a7a4:	9805      	ldr	r0, [sp, #20]
 800a7a6:	f7ff fa71 	bl	8009c8c <quorem>
 800a7aa:	0039      	movs	r1, r7
 800a7ac:	0005      	movs	r5, r0
 800a7ae:	900a      	str	r0, [sp, #40]	@ 0x28
 800a7b0:	9805      	ldr	r0, [sp, #20]
 800a7b2:	f000 fc6d 	bl	800b090 <__mcmp>
 800a7b6:	9a04      	ldr	r2, [sp, #16]
 800a7b8:	900d      	str	r0, [sp, #52]	@ 0x34
 800a7ba:	0031      	movs	r1, r6
 800a7bc:	9803      	ldr	r0, [sp, #12]
 800a7be:	f000 fc83 	bl	800b0c8 <__mdiff>
 800a7c2:	2201      	movs	r2, #1
 800a7c4:	68c3      	ldr	r3, [r0, #12]
 800a7c6:	0004      	movs	r4, r0
 800a7c8:	3530      	adds	r5, #48	@ 0x30
 800a7ca:	9209      	str	r2, [sp, #36]	@ 0x24
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d104      	bne.n	800a7da <_dtoa_r+0xa42>
 800a7d0:	0001      	movs	r1, r0
 800a7d2:	9805      	ldr	r0, [sp, #20]
 800a7d4:	f000 fc5c 	bl	800b090 <__mcmp>
 800a7d8:	9009      	str	r0, [sp, #36]	@ 0x24
 800a7da:	0021      	movs	r1, r4
 800a7dc:	9803      	ldr	r0, [sp, #12]
 800a7de:	f000 fa15 	bl	800ac0c <_Bfree>
 800a7e2:	9b06      	ldr	r3, [sp, #24]
 800a7e4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800a7e6:	1c5c      	adds	r4, r3, #1
 800a7e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a7ea:	4313      	orrs	r3, r2
 800a7ec:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a7ee:	4313      	orrs	r3, r2
 800a7f0:	d116      	bne.n	800a820 <_dtoa_r+0xa88>
 800a7f2:	2d39      	cmp	r5, #57	@ 0x39
 800a7f4:	d02f      	beq.n	800a856 <_dtoa_r+0xabe>
 800a7f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	dd01      	ble.n	800a800 <_dtoa_r+0xa68>
 800a7fc:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800a7fe:	3531      	adds	r5, #49	@ 0x31
 800a800:	9b06      	ldr	r3, [sp, #24]
 800a802:	701d      	strb	r5, [r3, #0]
 800a804:	e532      	b.n	800a26c <_dtoa_r+0x4d4>
 800a806:	46c0      	nop			@ (mov r8, r8)
 800a808:	40240000 	.word	0x40240000
 800a80c:	00000433 	.word	0x00000433
 800a810:	7ff00000 	.word	0x7ff00000
 800a814:	0800bbe0 	.word	0x0800bbe0
 800a818:	0800bb88 	.word	0x0800bb88
 800a81c:	000002ef 	.word	0x000002ef
 800a820:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a822:	2b00      	cmp	r3, #0
 800a824:	db04      	blt.n	800a830 <_dtoa_r+0xa98>
 800a826:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800a828:	4313      	orrs	r3, r2
 800a82a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a82c:	4313      	orrs	r3, r2
 800a82e:	d11e      	bne.n	800a86e <_dtoa_r+0xad6>
 800a830:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a832:	2b00      	cmp	r3, #0
 800a834:	dde4      	ble.n	800a800 <_dtoa_r+0xa68>
 800a836:	9905      	ldr	r1, [sp, #20]
 800a838:	2201      	movs	r2, #1
 800a83a:	9803      	ldr	r0, [sp, #12]
 800a83c:	f000 fbbc 	bl	800afb8 <__lshift>
 800a840:	0031      	movs	r1, r6
 800a842:	9005      	str	r0, [sp, #20]
 800a844:	f000 fc24 	bl	800b090 <__mcmp>
 800a848:	2800      	cmp	r0, #0
 800a84a:	dc02      	bgt.n	800a852 <_dtoa_r+0xaba>
 800a84c:	d1d8      	bne.n	800a800 <_dtoa_r+0xa68>
 800a84e:	07eb      	lsls	r3, r5, #31
 800a850:	d5d6      	bpl.n	800a800 <_dtoa_r+0xa68>
 800a852:	2d39      	cmp	r5, #57	@ 0x39
 800a854:	d1d2      	bne.n	800a7fc <_dtoa_r+0xa64>
 800a856:	2339      	movs	r3, #57	@ 0x39
 800a858:	9a06      	ldr	r2, [sp, #24]
 800a85a:	7013      	strb	r3, [r2, #0]
 800a85c:	0023      	movs	r3, r4
 800a85e:	001c      	movs	r4, r3
 800a860:	3b01      	subs	r3, #1
 800a862:	781a      	ldrb	r2, [r3, #0]
 800a864:	2a39      	cmp	r2, #57	@ 0x39
 800a866:	d050      	beq.n	800a90a <_dtoa_r+0xb72>
 800a868:	3201      	adds	r2, #1
 800a86a:	701a      	strb	r2, [r3, #0]
 800a86c:	e4fe      	b.n	800a26c <_dtoa_r+0x4d4>
 800a86e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a870:	2b00      	cmp	r3, #0
 800a872:	dd03      	ble.n	800a87c <_dtoa_r+0xae4>
 800a874:	2d39      	cmp	r5, #57	@ 0x39
 800a876:	d0ee      	beq.n	800a856 <_dtoa_r+0xabe>
 800a878:	3501      	adds	r5, #1
 800a87a:	e7c1      	b.n	800a800 <_dtoa_r+0xa68>
 800a87c:	9b06      	ldr	r3, [sp, #24]
 800a87e:	9a06      	ldr	r2, [sp, #24]
 800a880:	701d      	strb	r5, [r3, #0]
 800a882:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a884:	4293      	cmp	r3, r2
 800a886:	d02b      	beq.n	800a8e0 <_dtoa_r+0xb48>
 800a888:	2300      	movs	r3, #0
 800a88a:	220a      	movs	r2, #10
 800a88c:	9905      	ldr	r1, [sp, #20]
 800a88e:	9803      	ldr	r0, [sp, #12]
 800a890:	f000 f9e0 	bl	800ac54 <__multadd>
 800a894:	9b04      	ldr	r3, [sp, #16]
 800a896:	9005      	str	r0, [sp, #20]
 800a898:	429f      	cmp	r7, r3
 800a89a:	d109      	bne.n	800a8b0 <_dtoa_r+0xb18>
 800a89c:	0039      	movs	r1, r7
 800a89e:	2300      	movs	r3, #0
 800a8a0:	220a      	movs	r2, #10
 800a8a2:	9803      	ldr	r0, [sp, #12]
 800a8a4:	f000 f9d6 	bl	800ac54 <__multadd>
 800a8a8:	0007      	movs	r7, r0
 800a8aa:	9004      	str	r0, [sp, #16]
 800a8ac:	9406      	str	r4, [sp, #24]
 800a8ae:	e778      	b.n	800a7a2 <_dtoa_r+0xa0a>
 800a8b0:	0039      	movs	r1, r7
 800a8b2:	2300      	movs	r3, #0
 800a8b4:	220a      	movs	r2, #10
 800a8b6:	9803      	ldr	r0, [sp, #12]
 800a8b8:	f000 f9cc 	bl	800ac54 <__multadd>
 800a8bc:	2300      	movs	r3, #0
 800a8be:	0007      	movs	r7, r0
 800a8c0:	220a      	movs	r2, #10
 800a8c2:	9904      	ldr	r1, [sp, #16]
 800a8c4:	9803      	ldr	r0, [sp, #12]
 800a8c6:	f000 f9c5 	bl	800ac54 <__multadd>
 800a8ca:	9004      	str	r0, [sp, #16]
 800a8cc:	e7ee      	b.n	800a8ac <_dtoa_r+0xb14>
 800a8ce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a8d0:	2401      	movs	r4, #1
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	dd00      	ble.n	800a8d8 <_dtoa_r+0xb40>
 800a8d6:	001c      	movs	r4, r3
 800a8d8:	9704      	str	r7, [sp, #16]
 800a8da:	2700      	movs	r7, #0
 800a8dc:	9b08      	ldr	r3, [sp, #32]
 800a8de:	191c      	adds	r4, r3, r4
 800a8e0:	9905      	ldr	r1, [sp, #20]
 800a8e2:	2201      	movs	r2, #1
 800a8e4:	9803      	ldr	r0, [sp, #12]
 800a8e6:	f000 fb67 	bl	800afb8 <__lshift>
 800a8ea:	0031      	movs	r1, r6
 800a8ec:	9005      	str	r0, [sp, #20]
 800a8ee:	f000 fbcf 	bl	800b090 <__mcmp>
 800a8f2:	2800      	cmp	r0, #0
 800a8f4:	dcb2      	bgt.n	800a85c <_dtoa_r+0xac4>
 800a8f6:	d101      	bne.n	800a8fc <_dtoa_r+0xb64>
 800a8f8:	07ed      	lsls	r5, r5, #31
 800a8fa:	d4af      	bmi.n	800a85c <_dtoa_r+0xac4>
 800a8fc:	0023      	movs	r3, r4
 800a8fe:	001c      	movs	r4, r3
 800a900:	3b01      	subs	r3, #1
 800a902:	781a      	ldrb	r2, [r3, #0]
 800a904:	2a30      	cmp	r2, #48	@ 0x30
 800a906:	d0fa      	beq.n	800a8fe <_dtoa_r+0xb66>
 800a908:	e4b0      	b.n	800a26c <_dtoa_r+0x4d4>
 800a90a:	9a08      	ldr	r2, [sp, #32]
 800a90c:	429a      	cmp	r2, r3
 800a90e:	d1a6      	bne.n	800a85e <_dtoa_r+0xac6>
 800a910:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a912:	3301      	adds	r3, #1
 800a914:	930c      	str	r3, [sp, #48]	@ 0x30
 800a916:	2331      	movs	r3, #49	@ 0x31
 800a918:	7013      	strb	r3, [r2, #0]
 800a91a:	e4a7      	b.n	800a26c <_dtoa_r+0x4d4>
 800a91c:	4b14      	ldr	r3, [pc, #80]	@ (800a970 <_dtoa_r+0xbd8>)
 800a91e:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800a920:	9308      	str	r3, [sp, #32]
 800a922:	4b14      	ldr	r3, [pc, #80]	@ (800a974 <_dtoa_r+0xbdc>)
 800a924:	2a00      	cmp	r2, #0
 800a926:	d001      	beq.n	800a92c <_dtoa_r+0xb94>
 800a928:	f7ff fa7e 	bl	8009e28 <_dtoa_r+0x90>
 800a92c:	f7ff fa7e 	bl	8009e2c <_dtoa_r+0x94>
 800a930:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800a932:	2b01      	cmp	r3, #1
 800a934:	dc00      	bgt.n	800a938 <_dtoa_r+0xba0>
 800a936:	e648      	b.n	800a5ca <_dtoa_r+0x832>
 800a938:	2001      	movs	r0, #1
 800a93a:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800a93c:	e665      	b.n	800a60a <_dtoa_r+0x872>
 800a93e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a940:	2b00      	cmp	r3, #0
 800a942:	dc00      	bgt.n	800a946 <_dtoa_r+0xbae>
 800a944:	e6a9      	b.n	800a69a <_dtoa_r+0x902>
 800a946:	2400      	movs	r4, #0
 800a948:	0031      	movs	r1, r6
 800a94a:	9805      	ldr	r0, [sp, #20]
 800a94c:	f7ff f99e 	bl	8009c8c <quorem>
 800a950:	9b08      	ldr	r3, [sp, #32]
 800a952:	3030      	adds	r0, #48	@ 0x30
 800a954:	5518      	strb	r0, [r3, r4]
 800a956:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a958:	3401      	adds	r4, #1
 800a95a:	0005      	movs	r5, r0
 800a95c:	42a3      	cmp	r3, r4
 800a95e:	ddb6      	ble.n	800a8ce <_dtoa_r+0xb36>
 800a960:	2300      	movs	r3, #0
 800a962:	220a      	movs	r2, #10
 800a964:	9905      	ldr	r1, [sp, #20]
 800a966:	9803      	ldr	r0, [sp, #12]
 800a968:	f000 f974 	bl	800ac54 <__multadd>
 800a96c:	9005      	str	r0, [sp, #20]
 800a96e:	e7eb      	b.n	800a948 <_dtoa_r+0xbb0>
 800a970:	0800bb64 	.word	0x0800bb64
 800a974:	0800bb6c 	.word	0x0800bb6c

0800a978 <_free_r>:
 800a978:	b570      	push	{r4, r5, r6, lr}
 800a97a:	0005      	movs	r5, r0
 800a97c:	1e0c      	subs	r4, r1, #0
 800a97e:	d010      	beq.n	800a9a2 <_free_r+0x2a>
 800a980:	3c04      	subs	r4, #4
 800a982:	6823      	ldr	r3, [r4, #0]
 800a984:	2b00      	cmp	r3, #0
 800a986:	da00      	bge.n	800a98a <_free_r+0x12>
 800a988:	18e4      	adds	r4, r4, r3
 800a98a:	0028      	movs	r0, r5
 800a98c:	f000 f8ea 	bl	800ab64 <__malloc_lock>
 800a990:	4a1d      	ldr	r2, [pc, #116]	@ (800aa08 <_free_r+0x90>)
 800a992:	6813      	ldr	r3, [r2, #0]
 800a994:	2b00      	cmp	r3, #0
 800a996:	d105      	bne.n	800a9a4 <_free_r+0x2c>
 800a998:	6063      	str	r3, [r4, #4]
 800a99a:	6014      	str	r4, [r2, #0]
 800a99c:	0028      	movs	r0, r5
 800a99e:	f000 f8e9 	bl	800ab74 <__malloc_unlock>
 800a9a2:	bd70      	pop	{r4, r5, r6, pc}
 800a9a4:	42a3      	cmp	r3, r4
 800a9a6:	d908      	bls.n	800a9ba <_free_r+0x42>
 800a9a8:	6820      	ldr	r0, [r4, #0]
 800a9aa:	1821      	adds	r1, r4, r0
 800a9ac:	428b      	cmp	r3, r1
 800a9ae:	d1f3      	bne.n	800a998 <_free_r+0x20>
 800a9b0:	6819      	ldr	r1, [r3, #0]
 800a9b2:	685b      	ldr	r3, [r3, #4]
 800a9b4:	1809      	adds	r1, r1, r0
 800a9b6:	6021      	str	r1, [r4, #0]
 800a9b8:	e7ee      	b.n	800a998 <_free_r+0x20>
 800a9ba:	001a      	movs	r2, r3
 800a9bc:	685b      	ldr	r3, [r3, #4]
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d001      	beq.n	800a9c6 <_free_r+0x4e>
 800a9c2:	42a3      	cmp	r3, r4
 800a9c4:	d9f9      	bls.n	800a9ba <_free_r+0x42>
 800a9c6:	6811      	ldr	r1, [r2, #0]
 800a9c8:	1850      	adds	r0, r2, r1
 800a9ca:	42a0      	cmp	r0, r4
 800a9cc:	d10b      	bne.n	800a9e6 <_free_r+0x6e>
 800a9ce:	6820      	ldr	r0, [r4, #0]
 800a9d0:	1809      	adds	r1, r1, r0
 800a9d2:	1850      	adds	r0, r2, r1
 800a9d4:	6011      	str	r1, [r2, #0]
 800a9d6:	4283      	cmp	r3, r0
 800a9d8:	d1e0      	bne.n	800a99c <_free_r+0x24>
 800a9da:	6818      	ldr	r0, [r3, #0]
 800a9dc:	685b      	ldr	r3, [r3, #4]
 800a9de:	1841      	adds	r1, r0, r1
 800a9e0:	6011      	str	r1, [r2, #0]
 800a9e2:	6053      	str	r3, [r2, #4]
 800a9e4:	e7da      	b.n	800a99c <_free_r+0x24>
 800a9e6:	42a0      	cmp	r0, r4
 800a9e8:	d902      	bls.n	800a9f0 <_free_r+0x78>
 800a9ea:	230c      	movs	r3, #12
 800a9ec:	602b      	str	r3, [r5, #0]
 800a9ee:	e7d5      	b.n	800a99c <_free_r+0x24>
 800a9f0:	6820      	ldr	r0, [r4, #0]
 800a9f2:	1821      	adds	r1, r4, r0
 800a9f4:	428b      	cmp	r3, r1
 800a9f6:	d103      	bne.n	800aa00 <_free_r+0x88>
 800a9f8:	6819      	ldr	r1, [r3, #0]
 800a9fa:	685b      	ldr	r3, [r3, #4]
 800a9fc:	1809      	adds	r1, r1, r0
 800a9fe:	6021      	str	r1, [r4, #0]
 800aa00:	6063      	str	r3, [r4, #4]
 800aa02:	6054      	str	r4, [r2, #4]
 800aa04:	e7ca      	b.n	800a99c <_free_r+0x24>
 800aa06:	46c0      	nop			@ (mov r8, r8)
 800aa08:	200004e8 	.word	0x200004e8

0800aa0c <malloc>:
 800aa0c:	b510      	push	{r4, lr}
 800aa0e:	4b03      	ldr	r3, [pc, #12]	@ (800aa1c <malloc+0x10>)
 800aa10:	0001      	movs	r1, r0
 800aa12:	6818      	ldr	r0, [r3, #0]
 800aa14:	f000 f826 	bl	800aa64 <_malloc_r>
 800aa18:	bd10      	pop	{r4, pc}
 800aa1a:	46c0      	nop			@ (mov r8, r8)
 800aa1c:	20000018 	.word	0x20000018

0800aa20 <sbrk_aligned>:
 800aa20:	b570      	push	{r4, r5, r6, lr}
 800aa22:	4e0f      	ldr	r6, [pc, #60]	@ (800aa60 <sbrk_aligned+0x40>)
 800aa24:	000d      	movs	r5, r1
 800aa26:	6831      	ldr	r1, [r6, #0]
 800aa28:	0004      	movs	r4, r0
 800aa2a:	2900      	cmp	r1, #0
 800aa2c:	d102      	bne.n	800aa34 <sbrk_aligned+0x14>
 800aa2e:	f000 fecb 	bl	800b7c8 <_sbrk_r>
 800aa32:	6030      	str	r0, [r6, #0]
 800aa34:	0029      	movs	r1, r5
 800aa36:	0020      	movs	r0, r4
 800aa38:	f000 fec6 	bl	800b7c8 <_sbrk_r>
 800aa3c:	1c43      	adds	r3, r0, #1
 800aa3e:	d103      	bne.n	800aa48 <sbrk_aligned+0x28>
 800aa40:	2501      	movs	r5, #1
 800aa42:	426d      	negs	r5, r5
 800aa44:	0028      	movs	r0, r5
 800aa46:	bd70      	pop	{r4, r5, r6, pc}
 800aa48:	2303      	movs	r3, #3
 800aa4a:	1cc5      	adds	r5, r0, #3
 800aa4c:	439d      	bics	r5, r3
 800aa4e:	42a8      	cmp	r0, r5
 800aa50:	d0f8      	beq.n	800aa44 <sbrk_aligned+0x24>
 800aa52:	1a29      	subs	r1, r5, r0
 800aa54:	0020      	movs	r0, r4
 800aa56:	f000 feb7 	bl	800b7c8 <_sbrk_r>
 800aa5a:	3001      	adds	r0, #1
 800aa5c:	d1f2      	bne.n	800aa44 <sbrk_aligned+0x24>
 800aa5e:	e7ef      	b.n	800aa40 <sbrk_aligned+0x20>
 800aa60:	200004e4 	.word	0x200004e4

0800aa64 <_malloc_r>:
 800aa64:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aa66:	2203      	movs	r2, #3
 800aa68:	1ccb      	adds	r3, r1, #3
 800aa6a:	4393      	bics	r3, r2
 800aa6c:	3308      	adds	r3, #8
 800aa6e:	0005      	movs	r5, r0
 800aa70:	001f      	movs	r7, r3
 800aa72:	2b0c      	cmp	r3, #12
 800aa74:	d234      	bcs.n	800aae0 <_malloc_r+0x7c>
 800aa76:	270c      	movs	r7, #12
 800aa78:	42b9      	cmp	r1, r7
 800aa7a:	d833      	bhi.n	800aae4 <_malloc_r+0x80>
 800aa7c:	0028      	movs	r0, r5
 800aa7e:	f000 f871 	bl	800ab64 <__malloc_lock>
 800aa82:	4e37      	ldr	r6, [pc, #220]	@ (800ab60 <_malloc_r+0xfc>)
 800aa84:	6833      	ldr	r3, [r6, #0]
 800aa86:	001c      	movs	r4, r3
 800aa88:	2c00      	cmp	r4, #0
 800aa8a:	d12f      	bne.n	800aaec <_malloc_r+0x88>
 800aa8c:	0039      	movs	r1, r7
 800aa8e:	0028      	movs	r0, r5
 800aa90:	f7ff ffc6 	bl	800aa20 <sbrk_aligned>
 800aa94:	0004      	movs	r4, r0
 800aa96:	1c43      	adds	r3, r0, #1
 800aa98:	d15f      	bne.n	800ab5a <_malloc_r+0xf6>
 800aa9a:	6834      	ldr	r4, [r6, #0]
 800aa9c:	9400      	str	r4, [sp, #0]
 800aa9e:	9b00      	ldr	r3, [sp, #0]
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	d14a      	bne.n	800ab3a <_malloc_r+0xd6>
 800aaa4:	2c00      	cmp	r4, #0
 800aaa6:	d052      	beq.n	800ab4e <_malloc_r+0xea>
 800aaa8:	6823      	ldr	r3, [r4, #0]
 800aaaa:	0028      	movs	r0, r5
 800aaac:	18e3      	adds	r3, r4, r3
 800aaae:	9900      	ldr	r1, [sp, #0]
 800aab0:	9301      	str	r3, [sp, #4]
 800aab2:	f000 fe89 	bl	800b7c8 <_sbrk_r>
 800aab6:	9b01      	ldr	r3, [sp, #4]
 800aab8:	4283      	cmp	r3, r0
 800aaba:	d148      	bne.n	800ab4e <_malloc_r+0xea>
 800aabc:	6823      	ldr	r3, [r4, #0]
 800aabe:	0028      	movs	r0, r5
 800aac0:	1aff      	subs	r7, r7, r3
 800aac2:	0039      	movs	r1, r7
 800aac4:	f7ff ffac 	bl	800aa20 <sbrk_aligned>
 800aac8:	3001      	adds	r0, #1
 800aaca:	d040      	beq.n	800ab4e <_malloc_r+0xea>
 800aacc:	6823      	ldr	r3, [r4, #0]
 800aace:	19db      	adds	r3, r3, r7
 800aad0:	6023      	str	r3, [r4, #0]
 800aad2:	6833      	ldr	r3, [r6, #0]
 800aad4:	685a      	ldr	r2, [r3, #4]
 800aad6:	2a00      	cmp	r2, #0
 800aad8:	d133      	bne.n	800ab42 <_malloc_r+0xde>
 800aada:	9b00      	ldr	r3, [sp, #0]
 800aadc:	6033      	str	r3, [r6, #0]
 800aade:	e019      	b.n	800ab14 <_malloc_r+0xb0>
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	dac9      	bge.n	800aa78 <_malloc_r+0x14>
 800aae4:	230c      	movs	r3, #12
 800aae6:	602b      	str	r3, [r5, #0]
 800aae8:	2000      	movs	r0, #0
 800aaea:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800aaec:	6821      	ldr	r1, [r4, #0]
 800aaee:	1bc9      	subs	r1, r1, r7
 800aaf0:	d420      	bmi.n	800ab34 <_malloc_r+0xd0>
 800aaf2:	290b      	cmp	r1, #11
 800aaf4:	d90a      	bls.n	800ab0c <_malloc_r+0xa8>
 800aaf6:	19e2      	adds	r2, r4, r7
 800aaf8:	6027      	str	r7, [r4, #0]
 800aafa:	42a3      	cmp	r3, r4
 800aafc:	d104      	bne.n	800ab08 <_malloc_r+0xa4>
 800aafe:	6032      	str	r2, [r6, #0]
 800ab00:	6863      	ldr	r3, [r4, #4]
 800ab02:	6011      	str	r1, [r2, #0]
 800ab04:	6053      	str	r3, [r2, #4]
 800ab06:	e005      	b.n	800ab14 <_malloc_r+0xb0>
 800ab08:	605a      	str	r2, [r3, #4]
 800ab0a:	e7f9      	b.n	800ab00 <_malloc_r+0x9c>
 800ab0c:	6862      	ldr	r2, [r4, #4]
 800ab0e:	42a3      	cmp	r3, r4
 800ab10:	d10e      	bne.n	800ab30 <_malloc_r+0xcc>
 800ab12:	6032      	str	r2, [r6, #0]
 800ab14:	0028      	movs	r0, r5
 800ab16:	f000 f82d 	bl	800ab74 <__malloc_unlock>
 800ab1a:	0020      	movs	r0, r4
 800ab1c:	2207      	movs	r2, #7
 800ab1e:	300b      	adds	r0, #11
 800ab20:	1d23      	adds	r3, r4, #4
 800ab22:	4390      	bics	r0, r2
 800ab24:	1ac2      	subs	r2, r0, r3
 800ab26:	4298      	cmp	r0, r3
 800ab28:	d0df      	beq.n	800aaea <_malloc_r+0x86>
 800ab2a:	1a1b      	subs	r3, r3, r0
 800ab2c:	50a3      	str	r3, [r4, r2]
 800ab2e:	e7dc      	b.n	800aaea <_malloc_r+0x86>
 800ab30:	605a      	str	r2, [r3, #4]
 800ab32:	e7ef      	b.n	800ab14 <_malloc_r+0xb0>
 800ab34:	0023      	movs	r3, r4
 800ab36:	6864      	ldr	r4, [r4, #4]
 800ab38:	e7a6      	b.n	800aa88 <_malloc_r+0x24>
 800ab3a:	9c00      	ldr	r4, [sp, #0]
 800ab3c:	6863      	ldr	r3, [r4, #4]
 800ab3e:	9300      	str	r3, [sp, #0]
 800ab40:	e7ad      	b.n	800aa9e <_malloc_r+0x3a>
 800ab42:	001a      	movs	r2, r3
 800ab44:	685b      	ldr	r3, [r3, #4]
 800ab46:	42a3      	cmp	r3, r4
 800ab48:	d1fb      	bne.n	800ab42 <_malloc_r+0xde>
 800ab4a:	2300      	movs	r3, #0
 800ab4c:	e7da      	b.n	800ab04 <_malloc_r+0xa0>
 800ab4e:	230c      	movs	r3, #12
 800ab50:	0028      	movs	r0, r5
 800ab52:	602b      	str	r3, [r5, #0]
 800ab54:	f000 f80e 	bl	800ab74 <__malloc_unlock>
 800ab58:	e7c6      	b.n	800aae8 <_malloc_r+0x84>
 800ab5a:	6007      	str	r7, [r0, #0]
 800ab5c:	e7da      	b.n	800ab14 <_malloc_r+0xb0>
 800ab5e:	46c0      	nop			@ (mov r8, r8)
 800ab60:	200004e8 	.word	0x200004e8

0800ab64 <__malloc_lock>:
 800ab64:	b510      	push	{r4, lr}
 800ab66:	4802      	ldr	r0, [pc, #8]	@ (800ab70 <__malloc_lock+0xc>)
 800ab68:	f7ff f883 	bl	8009c72 <__retarget_lock_acquire_recursive>
 800ab6c:	bd10      	pop	{r4, pc}
 800ab6e:	46c0      	nop			@ (mov r8, r8)
 800ab70:	200004e0 	.word	0x200004e0

0800ab74 <__malloc_unlock>:
 800ab74:	b510      	push	{r4, lr}
 800ab76:	4802      	ldr	r0, [pc, #8]	@ (800ab80 <__malloc_unlock+0xc>)
 800ab78:	f7ff f87c 	bl	8009c74 <__retarget_lock_release_recursive>
 800ab7c:	bd10      	pop	{r4, pc}
 800ab7e:	46c0      	nop			@ (mov r8, r8)
 800ab80:	200004e0 	.word	0x200004e0

0800ab84 <_Balloc>:
 800ab84:	b570      	push	{r4, r5, r6, lr}
 800ab86:	69c5      	ldr	r5, [r0, #28]
 800ab88:	0006      	movs	r6, r0
 800ab8a:	000c      	movs	r4, r1
 800ab8c:	2d00      	cmp	r5, #0
 800ab8e:	d10e      	bne.n	800abae <_Balloc+0x2a>
 800ab90:	2010      	movs	r0, #16
 800ab92:	f7ff ff3b 	bl	800aa0c <malloc>
 800ab96:	1e02      	subs	r2, r0, #0
 800ab98:	61f0      	str	r0, [r6, #28]
 800ab9a:	d104      	bne.n	800aba6 <_Balloc+0x22>
 800ab9c:	216b      	movs	r1, #107	@ 0x6b
 800ab9e:	4b19      	ldr	r3, [pc, #100]	@ (800ac04 <_Balloc+0x80>)
 800aba0:	4819      	ldr	r0, [pc, #100]	@ (800ac08 <_Balloc+0x84>)
 800aba2:	f000 fe2d 	bl	800b800 <__assert_func>
 800aba6:	6045      	str	r5, [r0, #4]
 800aba8:	6085      	str	r5, [r0, #8]
 800abaa:	6005      	str	r5, [r0, #0]
 800abac:	60c5      	str	r5, [r0, #12]
 800abae:	69f5      	ldr	r5, [r6, #28]
 800abb0:	68eb      	ldr	r3, [r5, #12]
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d013      	beq.n	800abde <_Balloc+0x5a>
 800abb6:	69f3      	ldr	r3, [r6, #28]
 800abb8:	00a2      	lsls	r2, r4, #2
 800abba:	68db      	ldr	r3, [r3, #12]
 800abbc:	189b      	adds	r3, r3, r2
 800abbe:	6818      	ldr	r0, [r3, #0]
 800abc0:	2800      	cmp	r0, #0
 800abc2:	d118      	bne.n	800abf6 <_Balloc+0x72>
 800abc4:	2101      	movs	r1, #1
 800abc6:	000d      	movs	r5, r1
 800abc8:	40a5      	lsls	r5, r4
 800abca:	1d6a      	adds	r2, r5, #5
 800abcc:	0030      	movs	r0, r6
 800abce:	0092      	lsls	r2, r2, #2
 800abd0:	f000 fe34 	bl	800b83c <_calloc_r>
 800abd4:	2800      	cmp	r0, #0
 800abd6:	d00c      	beq.n	800abf2 <_Balloc+0x6e>
 800abd8:	6044      	str	r4, [r0, #4]
 800abda:	6085      	str	r5, [r0, #8]
 800abdc:	e00d      	b.n	800abfa <_Balloc+0x76>
 800abde:	2221      	movs	r2, #33	@ 0x21
 800abe0:	2104      	movs	r1, #4
 800abe2:	0030      	movs	r0, r6
 800abe4:	f000 fe2a 	bl	800b83c <_calloc_r>
 800abe8:	69f3      	ldr	r3, [r6, #28]
 800abea:	60e8      	str	r0, [r5, #12]
 800abec:	68db      	ldr	r3, [r3, #12]
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d1e1      	bne.n	800abb6 <_Balloc+0x32>
 800abf2:	2000      	movs	r0, #0
 800abf4:	bd70      	pop	{r4, r5, r6, pc}
 800abf6:	6802      	ldr	r2, [r0, #0]
 800abf8:	601a      	str	r2, [r3, #0]
 800abfa:	2300      	movs	r3, #0
 800abfc:	6103      	str	r3, [r0, #16]
 800abfe:	60c3      	str	r3, [r0, #12]
 800ac00:	e7f8      	b.n	800abf4 <_Balloc+0x70>
 800ac02:	46c0      	nop			@ (mov r8, r8)
 800ac04:	0800bb71 	.word	0x0800bb71
 800ac08:	0800bbf1 	.word	0x0800bbf1

0800ac0c <_Bfree>:
 800ac0c:	b570      	push	{r4, r5, r6, lr}
 800ac0e:	69c6      	ldr	r6, [r0, #28]
 800ac10:	0005      	movs	r5, r0
 800ac12:	000c      	movs	r4, r1
 800ac14:	2e00      	cmp	r6, #0
 800ac16:	d10e      	bne.n	800ac36 <_Bfree+0x2a>
 800ac18:	2010      	movs	r0, #16
 800ac1a:	f7ff fef7 	bl	800aa0c <malloc>
 800ac1e:	1e02      	subs	r2, r0, #0
 800ac20:	61e8      	str	r0, [r5, #28]
 800ac22:	d104      	bne.n	800ac2e <_Bfree+0x22>
 800ac24:	218f      	movs	r1, #143	@ 0x8f
 800ac26:	4b09      	ldr	r3, [pc, #36]	@ (800ac4c <_Bfree+0x40>)
 800ac28:	4809      	ldr	r0, [pc, #36]	@ (800ac50 <_Bfree+0x44>)
 800ac2a:	f000 fde9 	bl	800b800 <__assert_func>
 800ac2e:	6046      	str	r6, [r0, #4]
 800ac30:	6086      	str	r6, [r0, #8]
 800ac32:	6006      	str	r6, [r0, #0]
 800ac34:	60c6      	str	r6, [r0, #12]
 800ac36:	2c00      	cmp	r4, #0
 800ac38:	d007      	beq.n	800ac4a <_Bfree+0x3e>
 800ac3a:	69eb      	ldr	r3, [r5, #28]
 800ac3c:	6862      	ldr	r2, [r4, #4]
 800ac3e:	68db      	ldr	r3, [r3, #12]
 800ac40:	0092      	lsls	r2, r2, #2
 800ac42:	189b      	adds	r3, r3, r2
 800ac44:	681a      	ldr	r2, [r3, #0]
 800ac46:	6022      	str	r2, [r4, #0]
 800ac48:	601c      	str	r4, [r3, #0]
 800ac4a:	bd70      	pop	{r4, r5, r6, pc}
 800ac4c:	0800bb71 	.word	0x0800bb71
 800ac50:	0800bbf1 	.word	0x0800bbf1

0800ac54 <__multadd>:
 800ac54:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ac56:	000f      	movs	r7, r1
 800ac58:	9001      	str	r0, [sp, #4]
 800ac5a:	000c      	movs	r4, r1
 800ac5c:	001e      	movs	r6, r3
 800ac5e:	2000      	movs	r0, #0
 800ac60:	690d      	ldr	r5, [r1, #16]
 800ac62:	3714      	adds	r7, #20
 800ac64:	683b      	ldr	r3, [r7, #0]
 800ac66:	3001      	adds	r0, #1
 800ac68:	b299      	uxth	r1, r3
 800ac6a:	4351      	muls	r1, r2
 800ac6c:	0c1b      	lsrs	r3, r3, #16
 800ac6e:	4353      	muls	r3, r2
 800ac70:	1989      	adds	r1, r1, r6
 800ac72:	0c0e      	lsrs	r6, r1, #16
 800ac74:	199b      	adds	r3, r3, r6
 800ac76:	0c1e      	lsrs	r6, r3, #16
 800ac78:	b289      	uxth	r1, r1
 800ac7a:	041b      	lsls	r3, r3, #16
 800ac7c:	185b      	adds	r3, r3, r1
 800ac7e:	c708      	stmia	r7!, {r3}
 800ac80:	4285      	cmp	r5, r0
 800ac82:	dcef      	bgt.n	800ac64 <__multadd+0x10>
 800ac84:	2e00      	cmp	r6, #0
 800ac86:	d022      	beq.n	800acce <__multadd+0x7a>
 800ac88:	68a3      	ldr	r3, [r4, #8]
 800ac8a:	42ab      	cmp	r3, r5
 800ac8c:	dc19      	bgt.n	800acc2 <__multadd+0x6e>
 800ac8e:	6861      	ldr	r1, [r4, #4]
 800ac90:	9801      	ldr	r0, [sp, #4]
 800ac92:	3101      	adds	r1, #1
 800ac94:	f7ff ff76 	bl	800ab84 <_Balloc>
 800ac98:	1e07      	subs	r7, r0, #0
 800ac9a:	d105      	bne.n	800aca8 <__multadd+0x54>
 800ac9c:	003a      	movs	r2, r7
 800ac9e:	21ba      	movs	r1, #186	@ 0xba
 800aca0:	4b0c      	ldr	r3, [pc, #48]	@ (800acd4 <__multadd+0x80>)
 800aca2:	480d      	ldr	r0, [pc, #52]	@ (800acd8 <__multadd+0x84>)
 800aca4:	f000 fdac 	bl	800b800 <__assert_func>
 800aca8:	0021      	movs	r1, r4
 800acaa:	6922      	ldr	r2, [r4, #16]
 800acac:	310c      	adds	r1, #12
 800acae:	3202      	adds	r2, #2
 800acb0:	0092      	lsls	r2, r2, #2
 800acb2:	300c      	adds	r0, #12
 800acb4:	f000 fd9a 	bl	800b7ec <memcpy>
 800acb8:	0021      	movs	r1, r4
 800acba:	9801      	ldr	r0, [sp, #4]
 800acbc:	f7ff ffa6 	bl	800ac0c <_Bfree>
 800acc0:	003c      	movs	r4, r7
 800acc2:	1d2b      	adds	r3, r5, #4
 800acc4:	009b      	lsls	r3, r3, #2
 800acc6:	18e3      	adds	r3, r4, r3
 800acc8:	3501      	adds	r5, #1
 800acca:	605e      	str	r6, [r3, #4]
 800accc:	6125      	str	r5, [r4, #16]
 800acce:	0020      	movs	r0, r4
 800acd0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800acd2:	46c0      	nop			@ (mov r8, r8)
 800acd4:	0800bbe0 	.word	0x0800bbe0
 800acd8:	0800bbf1 	.word	0x0800bbf1

0800acdc <__hi0bits>:
 800acdc:	2280      	movs	r2, #128	@ 0x80
 800acde:	0003      	movs	r3, r0
 800ace0:	0252      	lsls	r2, r2, #9
 800ace2:	2000      	movs	r0, #0
 800ace4:	4293      	cmp	r3, r2
 800ace6:	d201      	bcs.n	800acec <__hi0bits+0x10>
 800ace8:	041b      	lsls	r3, r3, #16
 800acea:	3010      	adds	r0, #16
 800acec:	2280      	movs	r2, #128	@ 0x80
 800acee:	0452      	lsls	r2, r2, #17
 800acf0:	4293      	cmp	r3, r2
 800acf2:	d201      	bcs.n	800acf8 <__hi0bits+0x1c>
 800acf4:	3008      	adds	r0, #8
 800acf6:	021b      	lsls	r3, r3, #8
 800acf8:	2280      	movs	r2, #128	@ 0x80
 800acfa:	0552      	lsls	r2, r2, #21
 800acfc:	4293      	cmp	r3, r2
 800acfe:	d201      	bcs.n	800ad04 <__hi0bits+0x28>
 800ad00:	3004      	adds	r0, #4
 800ad02:	011b      	lsls	r3, r3, #4
 800ad04:	2280      	movs	r2, #128	@ 0x80
 800ad06:	05d2      	lsls	r2, r2, #23
 800ad08:	4293      	cmp	r3, r2
 800ad0a:	d201      	bcs.n	800ad10 <__hi0bits+0x34>
 800ad0c:	3002      	adds	r0, #2
 800ad0e:	009b      	lsls	r3, r3, #2
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	db03      	blt.n	800ad1c <__hi0bits+0x40>
 800ad14:	3001      	adds	r0, #1
 800ad16:	4213      	tst	r3, r2
 800ad18:	d100      	bne.n	800ad1c <__hi0bits+0x40>
 800ad1a:	2020      	movs	r0, #32
 800ad1c:	4770      	bx	lr

0800ad1e <__lo0bits>:
 800ad1e:	6803      	ldr	r3, [r0, #0]
 800ad20:	0001      	movs	r1, r0
 800ad22:	2207      	movs	r2, #7
 800ad24:	0018      	movs	r0, r3
 800ad26:	4010      	ands	r0, r2
 800ad28:	4213      	tst	r3, r2
 800ad2a:	d00d      	beq.n	800ad48 <__lo0bits+0x2a>
 800ad2c:	3a06      	subs	r2, #6
 800ad2e:	2000      	movs	r0, #0
 800ad30:	4213      	tst	r3, r2
 800ad32:	d105      	bne.n	800ad40 <__lo0bits+0x22>
 800ad34:	3002      	adds	r0, #2
 800ad36:	4203      	tst	r3, r0
 800ad38:	d003      	beq.n	800ad42 <__lo0bits+0x24>
 800ad3a:	40d3      	lsrs	r3, r2
 800ad3c:	0010      	movs	r0, r2
 800ad3e:	600b      	str	r3, [r1, #0]
 800ad40:	4770      	bx	lr
 800ad42:	089b      	lsrs	r3, r3, #2
 800ad44:	600b      	str	r3, [r1, #0]
 800ad46:	e7fb      	b.n	800ad40 <__lo0bits+0x22>
 800ad48:	b29a      	uxth	r2, r3
 800ad4a:	2a00      	cmp	r2, #0
 800ad4c:	d101      	bne.n	800ad52 <__lo0bits+0x34>
 800ad4e:	2010      	movs	r0, #16
 800ad50:	0c1b      	lsrs	r3, r3, #16
 800ad52:	b2da      	uxtb	r2, r3
 800ad54:	2a00      	cmp	r2, #0
 800ad56:	d101      	bne.n	800ad5c <__lo0bits+0x3e>
 800ad58:	3008      	adds	r0, #8
 800ad5a:	0a1b      	lsrs	r3, r3, #8
 800ad5c:	071a      	lsls	r2, r3, #28
 800ad5e:	d101      	bne.n	800ad64 <__lo0bits+0x46>
 800ad60:	3004      	adds	r0, #4
 800ad62:	091b      	lsrs	r3, r3, #4
 800ad64:	079a      	lsls	r2, r3, #30
 800ad66:	d101      	bne.n	800ad6c <__lo0bits+0x4e>
 800ad68:	3002      	adds	r0, #2
 800ad6a:	089b      	lsrs	r3, r3, #2
 800ad6c:	07da      	lsls	r2, r3, #31
 800ad6e:	d4e9      	bmi.n	800ad44 <__lo0bits+0x26>
 800ad70:	3001      	adds	r0, #1
 800ad72:	085b      	lsrs	r3, r3, #1
 800ad74:	d1e6      	bne.n	800ad44 <__lo0bits+0x26>
 800ad76:	2020      	movs	r0, #32
 800ad78:	e7e2      	b.n	800ad40 <__lo0bits+0x22>
	...

0800ad7c <__i2b>:
 800ad7c:	b510      	push	{r4, lr}
 800ad7e:	000c      	movs	r4, r1
 800ad80:	2101      	movs	r1, #1
 800ad82:	f7ff feff 	bl	800ab84 <_Balloc>
 800ad86:	2800      	cmp	r0, #0
 800ad88:	d107      	bne.n	800ad9a <__i2b+0x1e>
 800ad8a:	2146      	movs	r1, #70	@ 0x46
 800ad8c:	4c05      	ldr	r4, [pc, #20]	@ (800ada4 <__i2b+0x28>)
 800ad8e:	0002      	movs	r2, r0
 800ad90:	4b05      	ldr	r3, [pc, #20]	@ (800ada8 <__i2b+0x2c>)
 800ad92:	0020      	movs	r0, r4
 800ad94:	31ff      	adds	r1, #255	@ 0xff
 800ad96:	f000 fd33 	bl	800b800 <__assert_func>
 800ad9a:	2301      	movs	r3, #1
 800ad9c:	6144      	str	r4, [r0, #20]
 800ad9e:	6103      	str	r3, [r0, #16]
 800ada0:	bd10      	pop	{r4, pc}
 800ada2:	46c0      	nop			@ (mov r8, r8)
 800ada4:	0800bbf1 	.word	0x0800bbf1
 800ada8:	0800bbe0 	.word	0x0800bbe0

0800adac <__multiply>:
 800adac:	b5f0      	push	{r4, r5, r6, r7, lr}
 800adae:	0014      	movs	r4, r2
 800adb0:	690a      	ldr	r2, [r1, #16]
 800adb2:	6923      	ldr	r3, [r4, #16]
 800adb4:	000d      	movs	r5, r1
 800adb6:	b089      	sub	sp, #36	@ 0x24
 800adb8:	429a      	cmp	r2, r3
 800adba:	db02      	blt.n	800adc2 <__multiply+0x16>
 800adbc:	0023      	movs	r3, r4
 800adbe:	000c      	movs	r4, r1
 800adc0:	001d      	movs	r5, r3
 800adc2:	6927      	ldr	r7, [r4, #16]
 800adc4:	692e      	ldr	r6, [r5, #16]
 800adc6:	6861      	ldr	r1, [r4, #4]
 800adc8:	19bb      	adds	r3, r7, r6
 800adca:	9300      	str	r3, [sp, #0]
 800adcc:	68a3      	ldr	r3, [r4, #8]
 800adce:	19ba      	adds	r2, r7, r6
 800add0:	4293      	cmp	r3, r2
 800add2:	da00      	bge.n	800add6 <__multiply+0x2a>
 800add4:	3101      	adds	r1, #1
 800add6:	f7ff fed5 	bl	800ab84 <_Balloc>
 800adda:	4684      	mov	ip, r0
 800addc:	2800      	cmp	r0, #0
 800adde:	d106      	bne.n	800adee <__multiply+0x42>
 800ade0:	21b1      	movs	r1, #177	@ 0xb1
 800ade2:	4662      	mov	r2, ip
 800ade4:	4b44      	ldr	r3, [pc, #272]	@ (800aef8 <__multiply+0x14c>)
 800ade6:	4845      	ldr	r0, [pc, #276]	@ (800aefc <__multiply+0x150>)
 800ade8:	0049      	lsls	r1, r1, #1
 800adea:	f000 fd09 	bl	800b800 <__assert_func>
 800adee:	0002      	movs	r2, r0
 800adf0:	19bb      	adds	r3, r7, r6
 800adf2:	3214      	adds	r2, #20
 800adf4:	009b      	lsls	r3, r3, #2
 800adf6:	18d3      	adds	r3, r2, r3
 800adf8:	9301      	str	r3, [sp, #4]
 800adfa:	2100      	movs	r1, #0
 800adfc:	0013      	movs	r3, r2
 800adfe:	9801      	ldr	r0, [sp, #4]
 800ae00:	4283      	cmp	r3, r0
 800ae02:	d328      	bcc.n	800ae56 <__multiply+0xaa>
 800ae04:	0023      	movs	r3, r4
 800ae06:	00bf      	lsls	r7, r7, #2
 800ae08:	3314      	adds	r3, #20
 800ae0a:	9304      	str	r3, [sp, #16]
 800ae0c:	3514      	adds	r5, #20
 800ae0e:	19db      	adds	r3, r3, r7
 800ae10:	00b6      	lsls	r6, r6, #2
 800ae12:	9302      	str	r3, [sp, #8]
 800ae14:	19ab      	adds	r3, r5, r6
 800ae16:	9307      	str	r3, [sp, #28]
 800ae18:	2304      	movs	r3, #4
 800ae1a:	9305      	str	r3, [sp, #20]
 800ae1c:	0023      	movs	r3, r4
 800ae1e:	9902      	ldr	r1, [sp, #8]
 800ae20:	3315      	adds	r3, #21
 800ae22:	4299      	cmp	r1, r3
 800ae24:	d305      	bcc.n	800ae32 <__multiply+0x86>
 800ae26:	1b0c      	subs	r4, r1, r4
 800ae28:	3c15      	subs	r4, #21
 800ae2a:	08a4      	lsrs	r4, r4, #2
 800ae2c:	3401      	adds	r4, #1
 800ae2e:	00a3      	lsls	r3, r4, #2
 800ae30:	9305      	str	r3, [sp, #20]
 800ae32:	9b07      	ldr	r3, [sp, #28]
 800ae34:	429d      	cmp	r5, r3
 800ae36:	d310      	bcc.n	800ae5a <__multiply+0xae>
 800ae38:	9b00      	ldr	r3, [sp, #0]
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	dd05      	ble.n	800ae4a <__multiply+0x9e>
 800ae3e:	9b01      	ldr	r3, [sp, #4]
 800ae40:	3b04      	subs	r3, #4
 800ae42:	9301      	str	r3, [sp, #4]
 800ae44:	681b      	ldr	r3, [r3, #0]
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	d052      	beq.n	800aef0 <__multiply+0x144>
 800ae4a:	4663      	mov	r3, ip
 800ae4c:	4660      	mov	r0, ip
 800ae4e:	9a00      	ldr	r2, [sp, #0]
 800ae50:	611a      	str	r2, [r3, #16]
 800ae52:	b009      	add	sp, #36	@ 0x24
 800ae54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ae56:	c302      	stmia	r3!, {r1}
 800ae58:	e7d1      	b.n	800adfe <__multiply+0x52>
 800ae5a:	682c      	ldr	r4, [r5, #0]
 800ae5c:	b2a4      	uxth	r4, r4
 800ae5e:	2c00      	cmp	r4, #0
 800ae60:	d01f      	beq.n	800aea2 <__multiply+0xf6>
 800ae62:	2300      	movs	r3, #0
 800ae64:	0017      	movs	r7, r2
 800ae66:	9e04      	ldr	r6, [sp, #16]
 800ae68:	9303      	str	r3, [sp, #12]
 800ae6a:	ce08      	ldmia	r6!, {r3}
 800ae6c:	6839      	ldr	r1, [r7, #0]
 800ae6e:	9306      	str	r3, [sp, #24]
 800ae70:	466b      	mov	r3, sp
 800ae72:	8b1b      	ldrh	r3, [r3, #24]
 800ae74:	b288      	uxth	r0, r1
 800ae76:	4363      	muls	r3, r4
 800ae78:	181b      	adds	r3, r3, r0
 800ae7a:	9803      	ldr	r0, [sp, #12]
 800ae7c:	0c09      	lsrs	r1, r1, #16
 800ae7e:	181b      	adds	r3, r3, r0
 800ae80:	9806      	ldr	r0, [sp, #24]
 800ae82:	0c00      	lsrs	r0, r0, #16
 800ae84:	4360      	muls	r0, r4
 800ae86:	1840      	adds	r0, r0, r1
 800ae88:	0c19      	lsrs	r1, r3, #16
 800ae8a:	1841      	adds	r1, r0, r1
 800ae8c:	0c08      	lsrs	r0, r1, #16
 800ae8e:	b29b      	uxth	r3, r3
 800ae90:	0409      	lsls	r1, r1, #16
 800ae92:	4319      	orrs	r1, r3
 800ae94:	9b02      	ldr	r3, [sp, #8]
 800ae96:	9003      	str	r0, [sp, #12]
 800ae98:	c702      	stmia	r7!, {r1}
 800ae9a:	42b3      	cmp	r3, r6
 800ae9c:	d8e5      	bhi.n	800ae6a <__multiply+0xbe>
 800ae9e:	9b05      	ldr	r3, [sp, #20]
 800aea0:	50d0      	str	r0, [r2, r3]
 800aea2:	682c      	ldr	r4, [r5, #0]
 800aea4:	0c24      	lsrs	r4, r4, #16
 800aea6:	d020      	beq.n	800aeea <__multiply+0x13e>
 800aea8:	2100      	movs	r1, #0
 800aeaa:	0010      	movs	r0, r2
 800aeac:	6813      	ldr	r3, [r2, #0]
 800aeae:	9e04      	ldr	r6, [sp, #16]
 800aeb0:	9103      	str	r1, [sp, #12]
 800aeb2:	6831      	ldr	r1, [r6, #0]
 800aeb4:	6807      	ldr	r7, [r0, #0]
 800aeb6:	b289      	uxth	r1, r1
 800aeb8:	4361      	muls	r1, r4
 800aeba:	0c3f      	lsrs	r7, r7, #16
 800aebc:	19c9      	adds	r1, r1, r7
 800aebe:	9f03      	ldr	r7, [sp, #12]
 800aec0:	b29b      	uxth	r3, r3
 800aec2:	19c9      	adds	r1, r1, r7
 800aec4:	040f      	lsls	r7, r1, #16
 800aec6:	431f      	orrs	r7, r3
 800aec8:	6007      	str	r7, [r0, #0]
 800aeca:	ce80      	ldmia	r6!, {r7}
 800aecc:	6843      	ldr	r3, [r0, #4]
 800aece:	0c3f      	lsrs	r7, r7, #16
 800aed0:	4367      	muls	r7, r4
 800aed2:	b29b      	uxth	r3, r3
 800aed4:	0c09      	lsrs	r1, r1, #16
 800aed6:	18fb      	adds	r3, r7, r3
 800aed8:	185b      	adds	r3, r3, r1
 800aeda:	0c19      	lsrs	r1, r3, #16
 800aedc:	9103      	str	r1, [sp, #12]
 800aede:	9902      	ldr	r1, [sp, #8]
 800aee0:	3004      	adds	r0, #4
 800aee2:	42b1      	cmp	r1, r6
 800aee4:	d8e5      	bhi.n	800aeb2 <__multiply+0x106>
 800aee6:	9905      	ldr	r1, [sp, #20]
 800aee8:	5053      	str	r3, [r2, r1]
 800aeea:	3504      	adds	r5, #4
 800aeec:	3204      	adds	r2, #4
 800aeee:	e7a0      	b.n	800ae32 <__multiply+0x86>
 800aef0:	9b00      	ldr	r3, [sp, #0]
 800aef2:	3b01      	subs	r3, #1
 800aef4:	9300      	str	r3, [sp, #0]
 800aef6:	e79f      	b.n	800ae38 <__multiply+0x8c>
 800aef8:	0800bbe0 	.word	0x0800bbe0
 800aefc:	0800bbf1 	.word	0x0800bbf1

0800af00 <__pow5mult>:
 800af00:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800af02:	2303      	movs	r3, #3
 800af04:	0015      	movs	r5, r2
 800af06:	0007      	movs	r7, r0
 800af08:	000e      	movs	r6, r1
 800af0a:	401a      	ands	r2, r3
 800af0c:	421d      	tst	r5, r3
 800af0e:	d008      	beq.n	800af22 <__pow5mult+0x22>
 800af10:	4925      	ldr	r1, [pc, #148]	@ (800afa8 <__pow5mult+0xa8>)
 800af12:	3a01      	subs	r2, #1
 800af14:	0092      	lsls	r2, r2, #2
 800af16:	5852      	ldr	r2, [r2, r1]
 800af18:	2300      	movs	r3, #0
 800af1a:	0031      	movs	r1, r6
 800af1c:	f7ff fe9a 	bl	800ac54 <__multadd>
 800af20:	0006      	movs	r6, r0
 800af22:	10ad      	asrs	r5, r5, #2
 800af24:	d03d      	beq.n	800afa2 <__pow5mult+0xa2>
 800af26:	69fc      	ldr	r4, [r7, #28]
 800af28:	2c00      	cmp	r4, #0
 800af2a:	d10f      	bne.n	800af4c <__pow5mult+0x4c>
 800af2c:	2010      	movs	r0, #16
 800af2e:	f7ff fd6d 	bl	800aa0c <malloc>
 800af32:	1e02      	subs	r2, r0, #0
 800af34:	61f8      	str	r0, [r7, #28]
 800af36:	d105      	bne.n	800af44 <__pow5mult+0x44>
 800af38:	21b4      	movs	r1, #180	@ 0xb4
 800af3a:	4b1c      	ldr	r3, [pc, #112]	@ (800afac <__pow5mult+0xac>)
 800af3c:	481c      	ldr	r0, [pc, #112]	@ (800afb0 <__pow5mult+0xb0>)
 800af3e:	31ff      	adds	r1, #255	@ 0xff
 800af40:	f000 fc5e 	bl	800b800 <__assert_func>
 800af44:	6044      	str	r4, [r0, #4]
 800af46:	6084      	str	r4, [r0, #8]
 800af48:	6004      	str	r4, [r0, #0]
 800af4a:	60c4      	str	r4, [r0, #12]
 800af4c:	69fb      	ldr	r3, [r7, #28]
 800af4e:	689c      	ldr	r4, [r3, #8]
 800af50:	9301      	str	r3, [sp, #4]
 800af52:	2c00      	cmp	r4, #0
 800af54:	d108      	bne.n	800af68 <__pow5mult+0x68>
 800af56:	0038      	movs	r0, r7
 800af58:	4916      	ldr	r1, [pc, #88]	@ (800afb4 <__pow5mult+0xb4>)
 800af5a:	f7ff ff0f 	bl	800ad7c <__i2b>
 800af5e:	9b01      	ldr	r3, [sp, #4]
 800af60:	0004      	movs	r4, r0
 800af62:	6098      	str	r0, [r3, #8]
 800af64:	2300      	movs	r3, #0
 800af66:	6003      	str	r3, [r0, #0]
 800af68:	2301      	movs	r3, #1
 800af6a:	421d      	tst	r5, r3
 800af6c:	d00a      	beq.n	800af84 <__pow5mult+0x84>
 800af6e:	0031      	movs	r1, r6
 800af70:	0022      	movs	r2, r4
 800af72:	0038      	movs	r0, r7
 800af74:	f7ff ff1a 	bl	800adac <__multiply>
 800af78:	0031      	movs	r1, r6
 800af7a:	9001      	str	r0, [sp, #4]
 800af7c:	0038      	movs	r0, r7
 800af7e:	f7ff fe45 	bl	800ac0c <_Bfree>
 800af82:	9e01      	ldr	r6, [sp, #4]
 800af84:	106d      	asrs	r5, r5, #1
 800af86:	d00c      	beq.n	800afa2 <__pow5mult+0xa2>
 800af88:	6820      	ldr	r0, [r4, #0]
 800af8a:	2800      	cmp	r0, #0
 800af8c:	d107      	bne.n	800af9e <__pow5mult+0x9e>
 800af8e:	0022      	movs	r2, r4
 800af90:	0021      	movs	r1, r4
 800af92:	0038      	movs	r0, r7
 800af94:	f7ff ff0a 	bl	800adac <__multiply>
 800af98:	2300      	movs	r3, #0
 800af9a:	6020      	str	r0, [r4, #0]
 800af9c:	6003      	str	r3, [r0, #0]
 800af9e:	0004      	movs	r4, r0
 800afa0:	e7e2      	b.n	800af68 <__pow5mult+0x68>
 800afa2:	0030      	movs	r0, r6
 800afa4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800afa6:	46c0      	nop			@ (mov r8, r8)
 800afa8:	0800bca4 	.word	0x0800bca4
 800afac:	0800bb71 	.word	0x0800bb71
 800afb0:	0800bbf1 	.word	0x0800bbf1
 800afb4:	00000271 	.word	0x00000271

0800afb8 <__lshift>:
 800afb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800afba:	000c      	movs	r4, r1
 800afbc:	0016      	movs	r6, r2
 800afbe:	6923      	ldr	r3, [r4, #16]
 800afc0:	1157      	asrs	r7, r2, #5
 800afc2:	b085      	sub	sp, #20
 800afc4:	18fb      	adds	r3, r7, r3
 800afc6:	9301      	str	r3, [sp, #4]
 800afc8:	3301      	adds	r3, #1
 800afca:	9300      	str	r3, [sp, #0]
 800afcc:	6849      	ldr	r1, [r1, #4]
 800afce:	68a3      	ldr	r3, [r4, #8]
 800afd0:	9002      	str	r0, [sp, #8]
 800afd2:	9a00      	ldr	r2, [sp, #0]
 800afd4:	4293      	cmp	r3, r2
 800afd6:	db10      	blt.n	800affa <__lshift+0x42>
 800afd8:	9802      	ldr	r0, [sp, #8]
 800afda:	f7ff fdd3 	bl	800ab84 <_Balloc>
 800afde:	2300      	movs	r3, #0
 800afe0:	0001      	movs	r1, r0
 800afe2:	0005      	movs	r5, r0
 800afe4:	001a      	movs	r2, r3
 800afe6:	3114      	adds	r1, #20
 800afe8:	4298      	cmp	r0, r3
 800afea:	d10c      	bne.n	800b006 <__lshift+0x4e>
 800afec:	21ef      	movs	r1, #239	@ 0xef
 800afee:	002a      	movs	r2, r5
 800aff0:	4b25      	ldr	r3, [pc, #148]	@ (800b088 <__lshift+0xd0>)
 800aff2:	4826      	ldr	r0, [pc, #152]	@ (800b08c <__lshift+0xd4>)
 800aff4:	0049      	lsls	r1, r1, #1
 800aff6:	f000 fc03 	bl	800b800 <__assert_func>
 800affa:	3101      	adds	r1, #1
 800affc:	005b      	lsls	r3, r3, #1
 800affe:	e7e8      	b.n	800afd2 <__lshift+0x1a>
 800b000:	0098      	lsls	r0, r3, #2
 800b002:	500a      	str	r2, [r1, r0]
 800b004:	3301      	adds	r3, #1
 800b006:	42bb      	cmp	r3, r7
 800b008:	dbfa      	blt.n	800b000 <__lshift+0x48>
 800b00a:	43fb      	mvns	r3, r7
 800b00c:	17db      	asrs	r3, r3, #31
 800b00e:	401f      	ands	r7, r3
 800b010:	00bf      	lsls	r7, r7, #2
 800b012:	0023      	movs	r3, r4
 800b014:	201f      	movs	r0, #31
 800b016:	19c9      	adds	r1, r1, r7
 800b018:	0037      	movs	r7, r6
 800b01a:	6922      	ldr	r2, [r4, #16]
 800b01c:	3314      	adds	r3, #20
 800b01e:	0092      	lsls	r2, r2, #2
 800b020:	189a      	adds	r2, r3, r2
 800b022:	4007      	ands	r7, r0
 800b024:	4206      	tst	r6, r0
 800b026:	d029      	beq.n	800b07c <__lshift+0xc4>
 800b028:	3001      	adds	r0, #1
 800b02a:	1bc0      	subs	r0, r0, r7
 800b02c:	9003      	str	r0, [sp, #12]
 800b02e:	468c      	mov	ip, r1
 800b030:	2000      	movs	r0, #0
 800b032:	681e      	ldr	r6, [r3, #0]
 800b034:	40be      	lsls	r6, r7
 800b036:	4306      	orrs	r6, r0
 800b038:	4660      	mov	r0, ip
 800b03a:	c040      	stmia	r0!, {r6}
 800b03c:	4684      	mov	ip, r0
 800b03e:	9e03      	ldr	r6, [sp, #12]
 800b040:	cb01      	ldmia	r3!, {r0}
 800b042:	40f0      	lsrs	r0, r6
 800b044:	429a      	cmp	r2, r3
 800b046:	d8f4      	bhi.n	800b032 <__lshift+0x7a>
 800b048:	0026      	movs	r6, r4
 800b04a:	3615      	adds	r6, #21
 800b04c:	2304      	movs	r3, #4
 800b04e:	42b2      	cmp	r2, r6
 800b050:	d304      	bcc.n	800b05c <__lshift+0xa4>
 800b052:	1b13      	subs	r3, r2, r4
 800b054:	3b15      	subs	r3, #21
 800b056:	089b      	lsrs	r3, r3, #2
 800b058:	3301      	adds	r3, #1
 800b05a:	009b      	lsls	r3, r3, #2
 800b05c:	50c8      	str	r0, [r1, r3]
 800b05e:	2800      	cmp	r0, #0
 800b060:	d002      	beq.n	800b068 <__lshift+0xb0>
 800b062:	9b01      	ldr	r3, [sp, #4]
 800b064:	3302      	adds	r3, #2
 800b066:	9300      	str	r3, [sp, #0]
 800b068:	9b00      	ldr	r3, [sp, #0]
 800b06a:	9802      	ldr	r0, [sp, #8]
 800b06c:	3b01      	subs	r3, #1
 800b06e:	0021      	movs	r1, r4
 800b070:	612b      	str	r3, [r5, #16]
 800b072:	f7ff fdcb 	bl	800ac0c <_Bfree>
 800b076:	0028      	movs	r0, r5
 800b078:	b005      	add	sp, #20
 800b07a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b07c:	cb01      	ldmia	r3!, {r0}
 800b07e:	c101      	stmia	r1!, {r0}
 800b080:	429a      	cmp	r2, r3
 800b082:	d8fb      	bhi.n	800b07c <__lshift+0xc4>
 800b084:	e7f0      	b.n	800b068 <__lshift+0xb0>
 800b086:	46c0      	nop			@ (mov r8, r8)
 800b088:	0800bbe0 	.word	0x0800bbe0
 800b08c:	0800bbf1 	.word	0x0800bbf1

0800b090 <__mcmp>:
 800b090:	b530      	push	{r4, r5, lr}
 800b092:	690b      	ldr	r3, [r1, #16]
 800b094:	6904      	ldr	r4, [r0, #16]
 800b096:	0002      	movs	r2, r0
 800b098:	1ae0      	subs	r0, r4, r3
 800b09a:	429c      	cmp	r4, r3
 800b09c:	d10f      	bne.n	800b0be <__mcmp+0x2e>
 800b09e:	3214      	adds	r2, #20
 800b0a0:	009b      	lsls	r3, r3, #2
 800b0a2:	3114      	adds	r1, #20
 800b0a4:	0014      	movs	r4, r2
 800b0a6:	18c9      	adds	r1, r1, r3
 800b0a8:	18d2      	adds	r2, r2, r3
 800b0aa:	3a04      	subs	r2, #4
 800b0ac:	3904      	subs	r1, #4
 800b0ae:	6815      	ldr	r5, [r2, #0]
 800b0b0:	680b      	ldr	r3, [r1, #0]
 800b0b2:	429d      	cmp	r5, r3
 800b0b4:	d004      	beq.n	800b0c0 <__mcmp+0x30>
 800b0b6:	2001      	movs	r0, #1
 800b0b8:	429d      	cmp	r5, r3
 800b0ba:	d200      	bcs.n	800b0be <__mcmp+0x2e>
 800b0bc:	3802      	subs	r0, #2
 800b0be:	bd30      	pop	{r4, r5, pc}
 800b0c0:	4294      	cmp	r4, r2
 800b0c2:	d3f2      	bcc.n	800b0aa <__mcmp+0x1a>
 800b0c4:	e7fb      	b.n	800b0be <__mcmp+0x2e>
	...

0800b0c8 <__mdiff>:
 800b0c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b0ca:	000c      	movs	r4, r1
 800b0cc:	b087      	sub	sp, #28
 800b0ce:	9000      	str	r0, [sp, #0]
 800b0d0:	0011      	movs	r1, r2
 800b0d2:	0020      	movs	r0, r4
 800b0d4:	0017      	movs	r7, r2
 800b0d6:	f7ff ffdb 	bl	800b090 <__mcmp>
 800b0da:	1e05      	subs	r5, r0, #0
 800b0dc:	d110      	bne.n	800b100 <__mdiff+0x38>
 800b0de:	0001      	movs	r1, r0
 800b0e0:	9800      	ldr	r0, [sp, #0]
 800b0e2:	f7ff fd4f 	bl	800ab84 <_Balloc>
 800b0e6:	1e02      	subs	r2, r0, #0
 800b0e8:	d104      	bne.n	800b0f4 <__mdiff+0x2c>
 800b0ea:	4b40      	ldr	r3, [pc, #256]	@ (800b1ec <__mdiff+0x124>)
 800b0ec:	4840      	ldr	r0, [pc, #256]	@ (800b1f0 <__mdiff+0x128>)
 800b0ee:	4941      	ldr	r1, [pc, #260]	@ (800b1f4 <__mdiff+0x12c>)
 800b0f0:	f000 fb86 	bl	800b800 <__assert_func>
 800b0f4:	2301      	movs	r3, #1
 800b0f6:	6145      	str	r5, [r0, #20]
 800b0f8:	6103      	str	r3, [r0, #16]
 800b0fa:	0010      	movs	r0, r2
 800b0fc:	b007      	add	sp, #28
 800b0fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b100:	2600      	movs	r6, #0
 800b102:	42b0      	cmp	r0, r6
 800b104:	da03      	bge.n	800b10e <__mdiff+0x46>
 800b106:	0023      	movs	r3, r4
 800b108:	003c      	movs	r4, r7
 800b10a:	001f      	movs	r7, r3
 800b10c:	3601      	adds	r6, #1
 800b10e:	6861      	ldr	r1, [r4, #4]
 800b110:	9800      	ldr	r0, [sp, #0]
 800b112:	f7ff fd37 	bl	800ab84 <_Balloc>
 800b116:	1e02      	subs	r2, r0, #0
 800b118:	d103      	bne.n	800b122 <__mdiff+0x5a>
 800b11a:	4b34      	ldr	r3, [pc, #208]	@ (800b1ec <__mdiff+0x124>)
 800b11c:	4834      	ldr	r0, [pc, #208]	@ (800b1f0 <__mdiff+0x128>)
 800b11e:	4936      	ldr	r1, [pc, #216]	@ (800b1f8 <__mdiff+0x130>)
 800b120:	e7e6      	b.n	800b0f0 <__mdiff+0x28>
 800b122:	6923      	ldr	r3, [r4, #16]
 800b124:	3414      	adds	r4, #20
 800b126:	9300      	str	r3, [sp, #0]
 800b128:	009b      	lsls	r3, r3, #2
 800b12a:	18e3      	adds	r3, r4, r3
 800b12c:	0021      	movs	r1, r4
 800b12e:	9401      	str	r4, [sp, #4]
 800b130:	003c      	movs	r4, r7
 800b132:	9302      	str	r3, [sp, #8]
 800b134:	693b      	ldr	r3, [r7, #16]
 800b136:	3414      	adds	r4, #20
 800b138:	009b      	lsls	r3, r3, #2
 800b13a:	18e3      	adds	r3, r4, r3
 800b13c:	9303      	str	r3, [sp, #12]
 800b13e:	0003      	movs	r3, r0
 800b140:	60c6      	str	r6, [r0, #12]
 800b142:	468c      	mov	ip, r1
 800b144:	2000      	movs	r0, #0
 800b146:	3314      	adds	r3, #20
 800b148:	9304      	str	r3, [sp, #16]
 800b14a:	9305      	str	r3, [sp, #20]
 800b14c:	4663      	mov	r3, ip
 800b14e:	cb20      	ldmia	r3!, {r5}
 800b150:	b2a9      	uxth	r1, r5
 800b152:	000e      	movs	r6, r1
 800b154:	469c      	mov	ip, r3
 800b156:	cc08      	ldmia	r4!, {r3}
 800b158:	0c2d      	lsrs	r5, r5, #16
 800b15a:	b299      	uxth	r1, r3
 800b15c:	1a71      	subs	r1, r6, r1
 800b15e:	1809      	adds	r1, r1, r0
 800b160:	0c1b      	lsrs	r3, r3, #16
 800b162:	1408      	asrs	r0, r1, #16
 800b164:	1aeb      	subs	r3, r5, r3
 800b166:	181b      	adds	r3, r3, r0
 800b168:	1418      	asrs	r0, r3, #16
 800b16a:	b289      	uxth	r1, r1
 800b16c:	041b      	lsls	r3, r3, #16
 800b16e:	4319      	orrs	r1, r3
 800b170:	9b05      	ldr	r3, [sp, #20]
 800b172:	c302      	stmia	r3!, {r1}
 800b174:	9305      	str	r3, [sp, #20]
 800b176:	9b03      	ldr	r3, [sp, #12]
 800b178:	42a3      	cmp	r3, r4
 800b17a:	d8e7      	bhi.n	800b14c <__mdiff+0x84>
 800b17c:	0039      	movs	r1, r7
 800b17e:	9c03      	ldr	r4, [sp, #12]
 800b180:	3115      	adds	r1, #21
 800b182:	2304      	movs	r3, #4
 800b184:	428c      	cmp	r4, r1
 800b186:	d304      	bcc.n	800b192 <__mdiff+0xca>
 800b188:	1be3      	subs	r3, r4, r7
 800b18a:	3b15      	subs	r3, #21
 800b18c:	089b      	lsrs	r3, r3, #2
 800b18e:	3301      	adds	r3, #1
 800b190:	009b      	lsls	r3, r3, #2
 800b192:	9901      	ldr	r1, [sp, #4]
 800b194:	18cd      	adds	r5, r1, r3
 800b196:	9904      	ldr	r1, [sp, #16]
 800b198:	002e      	movs	r6, r5
 800b19a:	18cb      	adds	r3, r1, r3
 800b19c:	001f      	movs	r7, r3
 800b19e:	9902      	ldr	r1, [sp, #8]
 800b1a0:	428e      	cmp	r6, r1
 800b1a2:	d311      	bcc.n	800b1c8 <__mdiff+0x100>
 800b1a4:	9c02      	ldr	r4, [sp, #8]
 800b1a6:	1ee9      	subs	r1, r5, #3
 800b1a8:	2000      	movs	r0, #0
 800b1aa:	428c      	cmp	r4, r1
 800b1ac:	d304      	bcc.n	800b1b8 <__mdiff+0xf0>
 800b1ae:	0021      	movs	r1, r4
 800b1b0:	3103      	adds	r1, #3
 800b1b2:	1b49      	subs	r1, r1, r5
 800b1b4:	0889      	lsrs	r1, r1, #2
 800b1b6:	0088      	lsls	r0, r1, #2
 800b1b8:	181b      	adds	r3, r3, r0
 800b1ba:	3b04      	subs	r3, #4
 800b1bc:	6819      	ldr	r1, [r3, #0]
 800b1be:	2900      	cmp	r1, #0
 800b1c0:	d010      	beq.n	800b1e4 <__mdiff+0x11c>
 800b1c2:	9b00      	ldr	r3, [sp, #0]
 800b1c4:	6113      	str	r3, [r2, #16]
 800b1c6:	e798      	b.n	800b0fa <__mdiff+0x32>
 800b1c8:	4684      	mov	ip, r0
 800b1ca:	ce02      	ldmia	r6!, {r1}
 800b1cc:	b288      	uxth	r0, r1
 800b1ce:	4460      	add	r0, ip
 800b1d0:	1400      	asrs	r0, r0, #16
 800b1d2:	0c0c      	lsrs	r4, r1, #16
 800b1d4:	1904      	adds	r4, r0, r4
 800b1d6:	4461      	add	r1, ip
 800b1d8:	1420      	asrs	r0, r4, #16
 800b1da:	b289      	uxth	r1, r1
 800b1dc:	0424      	lsls	r4, r4, #16
 800b1de:	4321      	orrs	r1, r4
 800b1e0:	c702      	stmia	r7!, {r1}
 800b1e2:	e7dc      	b.n	800b19e <__mdiff+0xd6>
 800b1e4:	9900      	ldr	r1, [sp, #0]
 800b1e6:	3901      	subs	r1, #1
 800b1e8:	9100      	str	r1, [sp, #0]
 800b1ea:	e7e6      	b.n	800b1ba <__mdiff+0xf2>
 800b1ec:	0800bbe0 	.word	0x0800bbe0
 800b1f0:	0800bbf1 	.word	0x0800bbf1
 800b1f4:	00000237 	.word	0x00000237
 800b1f8:	00000245 	.word	0x00000245

0800b1fc <__d2b>:
 800b1fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b1fe:	2101      	movs	r1, #1
 800b200:	0016      	movs	r6, r2
 800b202:	001f      	movs	r7, r3
 800b204:	f7ff fcbe 	bl	800ab84 <_Balloc>
 800b208:	1e04      	subs	r4, r0, #0
 800b20a:	d105      	bne.n	800b218 <__d2b+0x1c>
 800b20c:	0022      	movs	r2, r4
 800b20e:	4b25      	ldr	r3, [pc, #148]	@ (800b2a4 <__d2b+0xa8>)
 800b210:	4825      	ldr	r0, [pc, #148]	@ (800b2a8 <__d2b+0xac>)
 800b212:	4926      	ldr	r1, [pc, #152]	@ (800b2ac <__d2b+0xb0>)
 800b214:	f000 faf4 	bl	800b800 <__assert_func>
 800b218:	033b      	lsls	r3, r7, #12
 800b21a:	007d      	lsls	r5, r7, #1
 800b21c:	0b1b      	lsrs	r3, r3, #12
 800b21e:	0d6d      	lsrs	r5, r5, #21
 800b220:	d002      	beq.n	800b228 <__d2b+0x2c>
 800b222:	2280      	movs	r2, #128	@ 0x80
 800b224:	0352      	lsls	r2, r2, #13
 800b226:	4313      	orrs	r3, r2
 800b228:	9301      	str	r3, [sp, #4]
 800b22a:	2e00      	cmp	r6, #0
 800b22c:	d025      	beq.n	800b27a <__d2b+0x7e>
 800b22e:	4668      	mov	r0, sp
 800b230:	9600      	str	r6, [sp, #0]
 800b232:	f7ff fd74 	bl	800ad1e <__lo0bits>
 800b236:	9b01      	ldr	r3, [sp, #4]
 800b238:	9900      	ldr	r1, [sp, #0]
 800b23a:	2800      	cmp	r0, #0
 800b23c:	d01b      	beq.n	800b276 <__d2b+0x7a>
 800b23e:	2220      	movs	r2, #32
 800b240:	001e      	movs	r6, r3
 800b242:	1a12      	subs	r2, r2, r0
 800b244:	4096      	lsls	r6, r2
 800b246:	0032      	movs	r2, r6
 800b248:	40c3      	lsrs	r3, r0
 800b24a:	430a      	orrs	r2, r1
 800b24c:	6162      	str	r2, [r4, #20]
 800b24e:	9301      	str	r3, [sp, #4]
 800b250:	9e01      	ldr	r6, [sp, #4]
 800b252:	61a6      	str	r6, [r4, #24]
 800b254:	1e73      	subs	r3, r6, #1
 800b256:	419e      	sbcs	r6, r3
 800b258:	3601      	adds	r6, #1
 800b25a:	6126      	str	r6, [r4, #16]
 800b25c:	2d00      	cmp	r5, #0
 800b25e:	d014      	beq.n	800b28a <__d2b+0x8e>
 800b260:	2635      	movs	r6, #53	@ 0x35
 800b262:	4b13      	ldr	r3, [pc, #76]	@ (800b2b0 <__d2b+0xb4>)
 800b264:	18ed      	adds	r5, r5, r3
 800b266:	9b08      	ldr	r3, [sp, #32]
 800b268:	182d      	adds	r5, r5, r0
 800b26a:	601d      	str	r5, [r3, #0]
 800b26c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b26e:	1a36      	subs	r6, r6, r0
 800b270:	601e      	str	r6, [r3, #0]
 800b272:	0020      	movs	r0, r4
 800b274:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b276:	6161      	str	r1, [r4, #20]
 800b278:	e7ea      	b.n	800b250 <__d2b+0x54>
 800b27a:	a801      	add	r0, sp, #4
 800b27c:	f7ff fd4f 	bl	800ad1e <__lo0bits>
 800b280:	9b01      	ldr	r3, [sp, #4]
 800b282:	2601      	movs	r6, #1
 800b284:	6163      	str	r3, [r4, #20]
 800b286:	3020      	adds	r0, #32
 800b288:	e7e7      	b.n	800b25a <__d2b+0x5e>
 800b28a:	4b0a      	ldr	r3, [pc, #40]	@ (800b2b4 <__d2b+0xb8>)
 800b28c:	18c0      	adds	r0, r0, r3
 800b28e:	9b08      	ldr	r3, [sp, #32]
 800b290:	6018      	str	r0, [r3, #0]
 800b292:	4b09      	ldr	r3, [pc, #36]	@ (800b2b8 <__d2b+0xbc>)
 800b294:	18f3      	adds	r3, r6, r3
 800b296:	009b      	lsls	r3, r3, #2
 800b298:	18e3      	adds	r3, r4, r3
 800b29a:	6958      	ldr	r0, [r3, #20]
 800b29c:	f7ff fd1e 	bl	800acdc <__hi0bits>
 800b2a0:	0176      	lsls	r6, r6, #5
 800b2a2:	e7e3      	b.n	800b26c <__d2b+0x70>
 800b2a4:	0800bbe0 	.word	0x0800bbe0
 800b2a8:	0800bbf1 	.word	0x0800bbf1
 800b2ac:	0000030f 	.word	0x0000030f
 800b2b0:	fffffbcd 	.word	0xfffffbcd
 800b2b4:	fffffbce 	.word	0xfffffbce
 800b2b8:	3fffffff 	.word	0x3fffffff

0800b2bc <__sfputc_r>:
 800b2bc:	6893      	ldr	r3, [r2, #8]
 800b2be:	b510      	push	{r4, lr}
 800b2c0:	3b01      	subs	r3, #1
 800b2c2:	6093      	str	r3, [r2, #8]
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	da04      	bge.n	800b2d2 <__sfputc_r+0x16>
 800b2c8:	6994      	ldr	r4, [r2, #24]
 800b2ca:	42a3      	cmp	r3, r4
 800b2cc:	db07      	blt.n	800b2de <__sfputc_r+0x22>
 800b2ce:	290a      	cmp	r1, #10
 800b2d0:	d005      	beq.n	800b2de <__sfputc_r+0x22>
 800b2d2:	6813      	ldr	r3, [r2, #0]
 800b2d4:	1c58      	adds	r0, r3, #1
 800b2d6:	6010      	str	r0, [r2, #0]
 800b2d8:	7019      	strb	r1, [r3, #0]
 800b2da:	0008      	movs	r0, r1
 800b2dc:	bd10      	pop	{r4, pc}
 800b2de:	f7fe fba3 	bl	8009a28 <__swbuf_r>
 800b2e2:	0001      	movs	r1, r0
 800b2e4:	e7f9      	b.n	800b2da <__sfputc_r+0x1e>

0800b2e6 <__sfputs_r>:
 800b2e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2e8:	0006      	movs	r6, r0
 800b2ea:	000f      	movs	r7, r1
 800b2ec:	0014      	movs	r4, r2
 800b2ee:	18d5      	adds	r5, r2, r3
 800b2f0:	42ac      	cmp	r4, r5
 800b2f2:	d101      	bne.n	800b2f8 <__sfputs_r+0x12>
 800b2f4:	2000      	movs	r0, #0
 800b2f6:	e007      	b.n	800b308 <__sfputs_r+0x22>
 800b2f8:	7821      	ldrb	r1, [r4, #0]
 800b2fa:	003a      	movs	r2, r7
 800b2fc:	0030      	movs	r0, r6
 800b2fe:	f7ff ffdd 	bl	800b2bc <__sfputc_r>
 800b302:	3401      	adds	r4, #1
 800b304:	1c43      	adds	r3, r0, #1
 800b306:	d1f3      	bne.n	800b2f0 <__sfputs_r+0xa>
 800b308:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b30c <_vfiprintf_r>:
 800b30c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b30e:	b0a1      	sub	sp, #132	@ 0x84
 800b310:	000f      	movs	r7, r1
 800b312:	0015      	movs	r5, r2
 800b314:	001e      	movs	r6, r3
 800b316:	9003      	str	r0, [sp, #12]
 800b318:	2800      	cmp	r0, #0
 800b31a:	d004      	beq.n	800b326 <_vfiprintf_r+0x1a>
 800b31c:	6a03      	ldr	r3, [r0, #32]
 800b31e:	2b00      	cmp	r3, #0
 800b320:	d101      	bne.n	800b326 <_vfiprintf_r+0x1a>
 800b322:	f7fe fa91 	bl	8009848 <__sinit>
 800b326:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b328:	07db      	lsls	r3, r3, #31
 800b32a:	d405      	bmi.n	800b338 <_vfiprintf_r+0x2c>
 800b32c:	89bb      	ldrh	r3, [r7, #12]
 800b32e:	059b      	lsls	r3, r3, #22
 800b330:	d402      	bmi.n	800b338 <_vfiprintf_r+0x2c>
 800b332:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800b334:	f7fe fc9d 	bl	8009c72 <__retarget_lock_acquire_recursive>
 800b338:	89bb      	ldrh	r3, [r7, #12]
 800b33a:	071b      	lsls	r3, r3, #28
 800b33c:	d502      	bpl.n	800b344 <_vfiprintf_r+0x38>
 800b33e:	693b      	ldr	r3, [r7, #16]
 800b340:	2b00      	cmp	r3, #0
 800b342:	d113      	bne.n	800b36c <_vfiprintf_r+0x60>
 800b344:	0039      	movs	r1, r7
 800b346:	9803      	ldr	r0, [sp, #12]
 800b348:	f7fe fbb0 	bl	8009aac <__swsetup_r>
 800b34c:	2800      	cmp	r0, #0
 800b34e:	d00d      	beq.n	800b36c <_vfiprintf_r+0x60>
 800b350:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b352:	07db      	lsls	r3, r3, #31
 800b354:	d503      	bpl.n	800b35e <_vfiprintf_r+0x52>
 800b356:	2001      	movs	r0, #1
 800b358:	4240      	negs	r0, r0
 800b35a:	b021      	add	sp, #132	@ 0x84
 800b35c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b35e:	89bb      	ldrh	r3, [r7, #12]
 800b360:	059b      	lsls	r3, r3, #22
 800b362:	d4f8      	bmi.n	800b356 <_vfiprintf_r+0x4a>
 800b364:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800b366:	f7fe fc85 	bl	8009c74 <__retarget_lock_release_recursive>
 800b36a:	e7f4      	b.n	800b356 <_vfiprintf_r+0x4a>
 800b36c:	2300      	movs	r3, #0
 800b36e:	ac08      	add	r4, sp, #32
 800b370:	6163      	str	r3, [r4, #20]
 800b372:	3320      	adds	r3, #32
 800b374:	7663      	strb	r3, [r4, #25]
 800b376:	3310      	adds	r3, #16
 800b378:	76a3      	strb	r3, [r4, #26]
 800b37a:	9607      	str	r6, [sp, #28]
 800b37c:	002e      	movs	r6, r5
 800b37e:	7833      	ldrb	r3, [r6, #0]
 800b380:	2b00      	cmp	r3, #0
 800b382:	d001      	beq.n	800b388 <_vfiprintf_r+0x7c>
 800b384:	2b25      	cmp	r3, #37	@ 0x25
 800b386:	d148      	bne.n	800b41a <_vfiprintf_r+0x10e>
 800b388:	1b73      	subs	r3, r6, r5
 800b38a:	9305      	str	r3, [sp, #20]
 800b38c:	42ae      	cmp	r6, r5
 800b38e:	d00b      	beq.n	800b3a8 <_vfiprintf_r+0x9c>
 800b390:	002a      	movs	r2, r5
 800b392:	0039      	movs	r1, r7
 800b394:	9803      	ldr	r0, [sp, #12]
 800b396:	f7ff ffa6 	bl	800b2e6 <__sfputs_r>
 800b39a:	3001      	adds	r0, #1
 800b39c:	d100      	bne.n	800b3a0 <_vfiprintf_r+0x94>
 800b39e:	e0ae      	b.n	800b4fe <_vfiprintf_r+0x1f2>
 800b3a0:	6963      	ldr	r3, [r4, #20]
 800b3a2:	9a05      	ldr	r2, [sp, #20]
 800b3a4:	189b      	adds	r3, r3, r2
 800b3a6:	6163      	str	r3, [r4, #20]
 800b3a8:	7833      	ldrb	r3, [r6, #0]
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d100      	bne.n	800b3b0 <_vfiprintf_r+0xa4>
 800b3ae:	e0a6      	b.n	800b4fe <_vfiprintf_r+0x1f2>
 800b3b0:	2201      	movs	r2, #1
 800b3b2:	2300      	movs	r3, #0
 800b3b4:	4252      	negs	r2, r2
 800b3b6:	6062      	str	r2, [r4, #4]
 800b3b8:	a904      	add	r1, sp, #16
 800b3ba:	3254      	adds	r2, #84	@ 0x54
 800b3bc:	1852      	adds	r2, r2, r1
 800b3be:	1c75      	adds	r5, r6, #1
 800b3c0:	6023      	str	r3, [r4, #0]
 800b3c2:	60e3      	str	r3, [r4, #12]
 800b3c4:	60a3      	str	r3, [r4, #8]
 800b3c6:	7013      	strb	r3, [r2, #0]
 800b3c8:	65a3      	str	r3, [r4, #88]	@ 0x58
 800b3ca:	4b59      	ldr	r3, [pc, #356]	@ (800b530 <_vfiprintf_r+0x224>)
 800b3cc:	2205      	movs	r2, #5
 800b3ce:	0018      	movs	r0, r3
 800b3d0:	7829      	ldrb	r1, [r5, #0]
 800b3d2:	9305      	str	r3, [sp, #20]
 800b3d4:	f7fe fc4f 	bl	8009c76 <memchr>
 800b3d8:	1c6e      	adds	r6, r5, #1
 800b3da:	2800      	cmp	r0, #0
 800b3dc:	d11f      	bne.n	800b41e <_vfiprintf_r+0x112>
 800b3de:	6822      	ldr	r2, [r4, #0]
 800b3e0:	06d3      	lsls	r3, r2, #27
 800b3e2:	d504      	bpl.n	800b3ee <_vfiprintf_r+0xe2>
 800b3e4:	2353      	movs	r3, #83	@ 0x53
 800b3e6:	a904      	add	r1, sp, #16
 800b3e8:	185b      	adds	r3, r3, r1
 800b3ea:	2120      	movs	r1, #32
 800b3ec:	7019      	strb	r1, [r3, #0]
 800b3ee:	0713      	lsls	r3, r2, #28
 800b3f0:	d504      	bpl.n	800b3fc <_vfiprintf_r+0xf0>
 800b3f2:	2353      	movs	r3, #83	@ 0x53
 800b3f4:	a904      	add	r1, sp, #16
 800b3f6:	185b      	adds	r3, r3, r1
 800b3f8:	212b      	movs	r1, #43	@ 0x2b
 800b3fa:	7019      	strb	r1, [r3, #0]
 800b3fc:	782b      	ldrb	r3, [r5, #0]
 800b3fe:	2b2a      	cmp	r3, #42	@ 0x2a
 800b400:	d016      	beq.n	800b430 <_vfiprintf_r+0x124>
 800b402:	002e      	movs	r6, r5
 800b404:	2100      	movs	r1, #0
 800b406:	200a      	movs	r0, #10
 800b408:	68e3      	ldr	r3, [r4, #12]
 800b40a:	7832      	ldrb	r2, [r6, #0]
 800b40c:	1c75      	adds	r5, r6, #1
 800b40e:	3a30      	subs	r2, #48	@ 0x30
 800b410:	2a09      	cmp	r2, #9
 800b412:	d950      	bls.n	800b4b6 <_vfiprintf_r+0x1aa>
 800b414:	2900      	cmp	r1, #0
 800b416:	d111      	bne.n	800b43c <_vfiprintf_r+0x130>
 800b418:	e017      	b.n	800b44a <_vfiprintf_r+0x13e>
 800b41a:	3601      	adds	r6, #1
 800b41c:	e7af      	b.n	800b37e <_vfiprintf_r+0x72>
 800b41e:	9b05      	ldr	r3, [sp, #20]
 800b420:	6822      	ldr	r2, [r4, #0]
 800b422:	1ac0      	subs	r0, r0, r3
 800b424:	2301      	movs	r3, #1
 800b426:	4083      	lsls	r3, r0
 800b428:	4313      	orrs	r3, r2
 800b42a:	0035      	movs	r5, r6
 800b42c:	6023      	str	r3, [r4, #0]
 800b42e:	e7cc      	b.n	800b3ca <_vfiprintf_r+0xbe>
 800b430:	9b07      	ldr	r3, [sp, #28]
 800b432:	1d19      	adds	r1, r3, #4
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	9107      	str	r1, [sp, #28]
 800b438:	2b00      	cmp	r3, #0
 800b43a:	db01      	blt.n	800b440 <_vfiprintf_r+0x134>
 800b43c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b43e:	e004      	b.n	800b44a <_vfiprintf_r+0x13e>
 800b440:	425b      	negs	r3, r3
 800b442:	60e3      	str	r3, [r4, #12]
 800b444:	2302      	movs	r3, #2
 800b446:	4313      	orrs	r3, r2
 800b448:	6023      	str	r3, [r4, #0]
 800b44a:	7833      	ldrb	r3, [r6, #0]
 800b44c:	2b2e      	cmp	r3, #46	@ 0x2e
 800b44e:	d10c      	bne.n	800b46a <_vfiprintf_r+0x15e>
 800b450:	7873      	ldrb	r3, [r6, #1]
 800b452:	2b2a      	cmp	r3, #42	@ 0x2a
 800b454:	d134      	bne.n	800b4c0 <_vfiprintf_r+0x1b4>
 800b456:	9b07      	ldr	r3, [sp, #28]
 800b458:	3602      	adds	r6, #2
 800b45a:	1d1a      	adds	r2, r3, #4
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	9207      	str	r2, [sp, #28]
 800b460:	2b00      	cmp	r3, #0
 800b462:	da01      	bge.n	800b468 <_vfiprintf_r+0x15c>
 800b464:	2301      	movs	r3, #1
 800b466:	425b      	negs	r3, r3
 800b468:	9309      	str	r3, [sp, #36]	@ 0x24
 800b46a:	4d32      	ldr	r5, [pc, #200]	@ (800b534 <_vfiprintf_r+0x228>)
 800b46c:	2203      	movs	r2, #3
 800b46e:	0028      	movs	r0, r5
 800b470:	7831      	ldrb	r1, [r6, #0]
 800b472:	f7fe fc00 	bl	8009c76 <memchr>
 800b476:	2800      	cmp	r0, #0
 800b478:	d006      	beq.n	800b488 <_vfiprintf_r+0x17c>
 800b47a:	2340      	movs	r3, #64	@ 0x40
 800b47c:	1b40      	subs	r0, r0, r5
 800b47e:	4083      	lsls	r3, r0
 800b480:	6822      	ldr	r2, [r4, #0]
 800b482:	3601      	adds	r6, #1
 800b484:	4313      	orrs	r3, r2
 800b486:	6023      	str	r3, [r4, #0]
 800b488:	7831      	ldrb	r1, [r6, #0]
 800b48a:	2206      	movs	r2, #6
 800b48c:	482a      	ldr	r0, [pc, #168]	@ (800b538 <_vfiprintf_r+0x22c>)
 800b48e:	1c75      	adds	r5, r6, #1
 800b490:	7621      	strb	r1, [r4, #24]
 800b492:	f7fe fbf0 	bl	8009c76 <memchr>
 800b496:	2800      	cmp	r0, #0
 800b498:	d040      	beq.n	800b51c <_vfiprintf_r+0x210>
 800b49a:	4b28      	ldr	r3, [pc, #160]	@ (800b53c <_vfiprintf_r+0x230>)
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d122      	bne.n	800b4e6 <_vfiprintf_r+0x1da>
 800b4a0:	2207      	movs	r2, #7
 800b4a2:	9b07      	ldr	r3, [sp, #28]
 800b4a4:	3307      	adds	r3, #7
 800b4a6:	4393      	bics	r3, r2
 800b4a8:	3308      	adds	r3, #8
 800b4aa:	9307      	str	r3, [sp, #28]
 800b4ac:	6963      	ldr	r3, [r4, #20]
 800b4ae:	9a04      	ldr	r2, [sp, #16]
 800b4b0:	189b      	adds	r3, r3, r2
 800b4b2:	6163      	str	r3, [r4, #20]
 800b4b4:	e762      	b.n	800b37c <_vfiprintf_r+0x70>
 800b4b6:	4343      	muls	r3, r0
 800b4b8:	002e      	movs	r6, r5
 800b4ba:	2101      	movs	r1, #1
 800b4bc:	189b      	adds	r3, r3, r2
 800b4be:	e7a4      	b.n	800b40a <_vfiprintf_r+0xfe>
 800b4c0:	2300      	movs	r3, #0
 800b4c2:	200a      	movs	r0, #10
 800b4c4:	0019      	movs	r1, r3
 800b4c6:	3601      	adds	r6, #1
 800b4c8:	6063      	str	r3, [r4, #4]
 800b4ca:	7832      	ldrb	r2, [r6, #0]
 800b4cc:	1c75      	adds	r5, r6, #1
 800b4ce:	3a30      	subs	r2, #48	@ 0x30
 800b4d0:	2a09      	cmp	r2, #9
 800b4d2:	d903      	bls.n	800b4dc <_vfiprintf_r+0x1d0>
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d0c8      	beq.n	800b46a <_vfiprintf_r+0x15e>
 800b4d8:	9109      	str	r1, [sp, #36]	@ 0x24
 800b4da:	e7c6      	b.n	800b46a <_vfiprintf_r+0x15e>
 800b4dc:	4341      	muls	r1, r0
 800b4de:	002e      	movs	r6, r5
 800b4e0:	2301      	movs	r3, #1
 800b4e2:	1889      	adds	r1, r1, r2
 800b4e4:	e7f1      	b.n	800b4ca <_vfiprintf_r+0x1be>
 800b4e6:	aa07      	add	r2, sp, #28
 800b4e8:	9200      	str	r2, [sp, #0]
 800b4ea:	0021      	movs	r1, r4
 800b4ec:	003a      	movs	r2, r7
 800b4ee:	4b14      	ldr	r3, [pc, #80]	@ (800b540 <_vfiprintf_r+0x234>)
 800b4f0:	9803      	ldr	r0, [sp, #12]
 800b4f2:	f7fd fd5f 	bl	8008fb4 <_printf_float>
 800b4f6:	9004      	str	r0, [sp, #16]
 800b4f8:	9b04      	ldr	r3, [sp, #16]
 800b4fa:	3301      	adds	r3, #1
 800b4fc:	d1d6      	bne.n	800b4ac <_vfiprintf_r+0x1a0>
 800b4fe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b500:	07db      	lsls	r3, r3, #31
 800b502:	d405      	bmi.n	800b510 <_vfiprintf_r+0x204>
 800b504:	89bb      	ldrh	r3, [r7, #12]
 800b506:	059b      	lsls	r3, r3, #22
 800b508:	d402      	bmi.n	800b510 <_vfiprintf_r+0x204>
 800b50a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800b50c:	f7fe fbb2 	bl	8009c74 <__retarget_lock_release_recursive>
 800b510:	89bb      	ldrh	r3, [r7, #12]
 800b512:	065b      	lsls	r3, r3, #25
 800b514:	d500      	bpl.n	800b518 <_vfiprintf_r+0x20c>
 800b516:	e71e      	b.n	800b356 <_vfiprintf_r+0x4a>
 800b518:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800b51a:	e71e      	b.n	800b35a <_vfiprintf_r+0x4e>
 800b51c:	aa07      	add	r2, sp, #28
 800b51e:	9200      	str	r2, [sp, #0]
 800b520:	0021      	movs	r1, r4
 800b522:	003a      	movs	r2, r7
 800b524:	4b06      	ldr	r3, [pc, #24]	@ (800b540 <_vfiprintf_r+0x234>)
 800b526:	9803      	ldr	r0, [sp, #12]
 800b528:	f7fd fff2 	bl	8009510 <_printf_i>
 800b52c:	e7e3      	b.n	800b4f6 <_vfiprintf_r+0x1ea>
 800b52e:	46c0      	nop			@ (mov r8, r8)
 800b530:	0800bc4a 	.word	0x0800bc4a
 800b534:	0800bc50 	.word	0x0800bc50
 800b538:	0800bc54 	.word	0x0800bc54
 800b53c:	08008fb5 	.word	0x08008fb5
 800b540:	0800b2e7 	.word	0x0800b2e7

0800b544 <__sflush_r>:
 800b544:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b546:	220c      	movs	r2, #12
 800b548:	5e8b      	ldrsh	r3, [r1, r2]
 800b54a:	0005      	movs	r5, r0
 800b54c:	000c      	movs	r4, r1
 800b54e:	071a      	lsls	r2, r3, #28
 800b550:	d456      	bmi.n	800b600 <__sflush_r+0xbc>
 800b552:	684a      	ldr	r2, [r1, #4]
 800b554:	2a00      	cmp	r2, #0
 800b556:	dc02      	bgt.n	800b55e <__sflush_r+0x1a>
 800b558:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800b55a:	2a00      	cmp	r2, #0
 800b55c:	dd4e      	ble.n	800b5fc <__sflush_r+0xb8>
 800b55e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800b560:	2f00      	cmp	r7, #0
 800b562:	d04b      	beq.n	800b5fc <__sflush_r+0xb8>
 800b564:	2200      	movs	r2, #0
 800b566:	2080      	movs	r0, #128	@ 0x80
 800b568:	682e      	ldr	r6, [r5, #0]
 800b56a:	602a      	str	r2, [r5, #0]
 800b56c:	001a      	movs	r2, r3
 800b56e:	0140      	lsls	r0, r0, #5
 800b570:	6a21      	ldr	r1, [r4, #32]
 800b572:	4002      	ands	r2, r0
 800b574:	4203      	tst	r3, r0
 800b576:	d033      	beq.n	800b5e0 <__sflush_r+0x9c>
 800b578:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b57a:	89a3      	ldrh	r3, [r4, #12]
 800b57c:	075b      	lsls	r3, r3, #29
 800b57e:	d506      	bpl.n	800b58e <__sflush_r+0x4a>
 800b580:	6863      	ldr	r3, [r4, #4]
 800b582:	1ad2      	subs	r2, r2, r3
 800b584:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b586:	2b00      	cmp	r3, #0
 800b588:	d001      	beq.n	800b58e <__sflush_r+0x4a>
 800b58a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b58c:	1ad2      	subs	r2, r2, r3
 800b58e:	2300      	movs	r3, #0
 800b590:	0028      	movs	r0, r5
 800b592:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800b594:	6a21      	ldr	r1, [r4, #32]
 800b596:	47b8      	blx	r7
 800b598:	89a2      	ldrh	r2, [r4, #12]
 800b59a:	1c43      	adds	r3, r0, #1
 800b59c:	d106      	bne.n	800b5ac <__sflush_r+0x68>
 800b59e:	6829      	ldr	r1, [r5, #0]
 800b5a0:	291d      	cmp	r1, #29
 800b5a2:	d846      	bhi.n	800b632 <__sflush_r+0xee>
 800b5a4:	4b29      	ldr	r3, [pc, #164]	@ (800b64c <__sflush_r+0x108>)
 800b5a6:	40cb      	lsrs	r3, r1
 800b5a8:	07db      	lsls	r3, r3, #31
 800b5aa:	d542      	bpl.n	800b632 <__sflush_r+0xee>
 800b5ac:	2300      	movs	r3, #0
 800b5ae:	6063      	str	r3, [r4, #4]
 800b5b0:	6923      	ldr	r3, [r4, #16]
 800b5b2:	6023      	str	r3, [r4, #0]
 800b5b4:	04d2      	lsls	r2, r2, #19
 800b5b6:	d505      	bpl.n	800b5c4 <__sflush_r+0x80>
 800b5b8:	1c43      	adds	r3, r0, #1
 800b5ba:	d102      	bne.n	800b5c2 <__sflush_r+0x7e>
 800b5bc:	682b      	ldr	r3, [r5, #0]
 800b5be:	2b00      	cmp	r3, #0
 800b5c0:	d100      	bne.n	800b5c4 <__sflush_r+0x80>
 800b5c2:	6560      	str	r0, [r4, #84]	@ 0x54
 800b5c4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b5c6:	602e      	str	r6, [r5, #0]
 800b5c8:	2900      	cmp	r1, #0
 800b5ca:	d017      	beq.n	800b5fc <__sflush_r+0xb8>
 800b5cc:	0023      	movs	r3, r4
 800b5ce:	3344      	adds	r3, #68	@ 0x44
 800b5d0:	4299      	cmp	r1, r3
 800b5d2:	d002      	beq.n	800b5da <__sflush_r+0x96>
 800b5d4:	0028      	movs	r0, r5
 800b5d6:	f7ff f9cf 	bl	800a978 <_free_r>
 800b5da:	2300      	movs	r3, #0
 800b5dc:	6363      	str	r3, [r4, #52]	@ 0x34
 800b5de:	e00d      	b.n	800b5fc <__sflush_r+0xb8>
 800b5e0:	2301      	movs	r3, #1
 800b5e2:	0028      	movs	r0, r5
 800b5e4:	47b8      	blx	r7
 800b5e6:	0002      	movs	r2, r0
 800b5e8:	1c43      	adds	r3, r0, #1
 800b5ea:	d1c6      	bne.n	800b57a <__sflush_r+0x36>
 800b5ec:	682b      	ldr	r3, [r5, #0]
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d0c3      	beq.n	800b57a <__sflush_r+0x36>
 800b5f2:	2b1d      	cmp	r3, #29
 800b5f4:	d001      	beq.n	800b5fa <__sflush_r+0xb6>
 800b5f6:	2b16      	cmp	r3, #22
 800b5f8:	d11a      	bne.n	800b630 <__sflush_r+0xec>
 800b5fa:	602e      	str	r6, [r5, #0]
 800b5fc:	2000      	movs	r0, #0
 800b5fe:	e01e      	b.n	800b63e <__sflush_r+0xfa>
 800b600:	690e      	ldr	r6, [r1, #16]
 800b602:	2e00      	cmp	r6, #0
 800b604:	d0fa      	beq.n	800b5fc <__sflush_r+0xb8>
 800b606:	680f      	ldr	r7, [r1, #0]
 800b608:	600e      	str	r6, [r1, #0]
 800b60a:	1bba      	subs	r2, r7, r6
 800b60c:	9201      	str	r2, [sp, #4]
 800b60e:	2200      	movs	r2, #0
 800b610:	079b      	lsls	r3, r3, #30
 800b612:	d100      	bne.n	800b616 <__sflush_r+0xd2>
 800b614:	694a      	ldr	r2, [r1, #20]
 800b616:	60a2      	str	r2, [r4, #8]
 800b618:	9b01      	ldr	r3, [sp, #4]
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	ddee      	ble.n	800b5fc <__sflush_r+0xb8>
 800b61e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800b620:	0032      	movs	r2, r6
 800b622:	001f      	movs	r7, r3
 800b624:	0028      	movs	r0, r5
 800b626:	9b01      	ldr	r3, [sp, #4]
 800b628:	6a21      	ldr	r1, [r4, #32]
 800b62a:	47b8      	blx	r7
 800b62c:	2800      	cmp	r0, #0
 800b62e:	dc07      	bgt.n	800b640 <__sflush_r+0xfc>
 800b630:	89a2      	ldrh	r2, [r4, #12]
 800b632:	2340      	movs	r3, #64	@ 0x40
 800b634:	2001      	movs	r0, #1
 800b636:	4313      	orrs	r3, r2
 800b638:	b21b      	sxth	r3, r3
 800b63a:	81a3      	strh	r3, [r4, #12]
 800b63c:	4240      	negs	r0, r0
 800b63e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b640:	9b01      	ldr	r3, [sp, #4]
 800b642:	1836      	adds	r6, r6, r0
 800b644:	1a1b      	subs	r3, r3, r0
 800b646:	9301      	str	r3, [sp, #4]
 800b648:	e7e6      	b.n	800b618 <__sflush_r+0xd4>
 800b64a:	46c0      	nop			@ (mov r8, r8)
 800b64c:	20400001 	.word	0x20400001

0800b650 <_fflush_r>:
 800b650:	690b      	ldr	r3, [r1, #16]
 800b652:	b570      	push	{r4, r5, r6, lr}
 800b654:	0005      	movs	r5, r0
 800b656:	000c      	movs	r4, r1
 800b658:	2b00      	cmp	r3, #0
 800b65a:	d102      	bne.n	800b662 <_fflush_r+0x12>
 800b65c:	2500      	movs	r5, #0
 800b65e:	0028      	movs	r0, r5
 800b660:	bd70      	pop	{r4, r5, r6, pc}
 800b662:	2800      	cmp	r0, #0
 800b664:	d004      	beq.n	800b670 <_fflush_r+0x20>
 800b666:	6a03      	ldr	r3, [r0, #32]
 800b668:	2b00      	cmp	r3, #0
 800b66a:	d101      	bne.n	800b670 <_fflush_r+0x20>
 800b66c:	f7fe f8ec 	bl	8009848 <__sinit>
 800b670:	220c      	movs	r2, #12
 800b672:	5ea3      	ldrsh	r3, [r4, r2]
 800b674:	2b00      	cmp	r3, #0
 800b676:	d0f1      	beq.n	800b65c <_fflush_r+0xc>
 800b678:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b67a:	07d2      	lsls	r2, r2, #31
 800b67c:	d404      	bmi.n	800b688 <_fflush_r+0x38>
 800b67e:	059b      	lsls	r3, r3, #22
 800b680:	d402      	bmi.n	800b688 <_fflush_r+0x38>
 800b682:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b684:	f7fe faf5 	bl	8009c72 <__retarget_lock_acquire_recursive>
 800b688:	0028      	movs	r0, r5
 800b68a:	0021      	movs	r1, r4
 800b68c:	f7ff ff5a 	bl	800b544 <__sflush_r>
 800b690:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b692:	0005      	movs	r5, r0
 800b694:	07db      	lsls	r3, r3, #31
 800b696:	d4e2      	bmi.n	800b65e <_fflush_r+0xe>
 800b698:	89a3      	ldrh	r3, [r4, #12]
 800b69a:	059b      	lsls	r3, r3, #22
 800b69c:	d4df      	bmi.n	800b65e <_fflush_r+0xe>
 800b69e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b6a0:	f7fe fae8 	bl	8009c74 <__retarget_lock_release_recursive>
 800b6a4:	e7db      	b.n	800b65e <_fflush_r+0xe>
	...

0800b6a8 <__swhatbuf_r>:
 800b6a8:	b570      	push	{r4, r5, r6, lr}
 800b6aa:	000e      	movs	r6, r1
 800b6ac:	001d      	movs	r5, r3
 800b6ae:	230e      	movs	r3, #14
 800b6b0:	5ec9      	ldrsh	r1, [r1, r3]
 800b6b2:	0014      	movs	r4, r2
 800b6b4:	b096      	sub	sp, #88	@ 0x58
 800b6b6:	2900      	cmp	r1, #0
 800b6b8:	da0c      	bge.n	800b6d4 <__swhatbuf_r+0x2c>
 800b6ba:	89b2      	ldrh	r2, [r6, #12]
 800b6bc:	2380      	movs	r3, #128	@ 0x80
 800b6be:	0011      	movs	r1, r2
 800b6c0:	4019      	ands	r1, r3
 800b6c2:	421a      	tst	r2, r3
 800b6c4:	d114      	bne.n	800b6f0 <__swhatbuf_r+0x48>
 800b6c6:	2380      	movs	r3, #128	@ 0x80
 800b6c8:	00db      	lsls	r3, r3, #3
 800b6ca:	2000      	movs	r0, #0
 800b6cc:	6029      	str	r1, [r5, #0]
 800b6ce:	6023      	str	r3, [r4, #0]
 800b6d0:	b016      	add	sp, #88	@ 0x58
 800b6d2:	bd70      	pop	{r4, r5, r6, pc}
 800b6d4:	466a      	mov	r2, sp
 800b6d6:	f000 f853 	bl	800b780 <_fstat_r>
 800b6da:	2800      	cmp	r0, #0
 800b6dc:	dbed      	blt.n	800b6ba <__swhatbuf_r+0x12>
 800b6de:	23f0      	movs	r3, #240	@ 0xf0
 800b6e0:	9901      	ldr	r1, [sp, #4]
 800b6e2:	021b      	lsls	r3, r3, #8
 800b6e4:	4019      	ands	r1, r3
 800b6e6:	4b04      	ldr	r3, [pc, #16]	@ (800b6f8 <__swhatbuf_r+0x50>)
 800b6e8:	18c9      	adds	r1, r1, r3
 800b6ea:	424b      	negs	r3, r1
 800b6ec:	4159      	adcs	r1, r3
 800b6ee:	e7ea      	b.n	800b6c6 <__swhatbuf_r+0x1e>
 800b6f0:	2100      	movs	r1, #0
 800b6f2:	2340      	movs	r3, #64	@ 0x40
 800b6f4:	e7e9      	b.n	800b6ca <__swhatbuf_r+0x22>
 800b6f6:	46c0      	nop			@ (mov r8, r8)
 800b6f8:	ffffe000 	.word	0xffffe000

0800b6fc <__smakebuf_r>:
 800b6fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b6fe:	2602      	movs	r6, #2
 800b700:	898b      	ldrh	r3, [r1, #12]
 800b702:	0005      	movs	r5, r0
 800b704:	000c      	movs	r4, r1
 800b706:	b085      	sub	sp, #20
 800b708:	4233      	tst	r3, r6
 800b70a:	d007      	beq.n	800b71c <__smakebuf_r+0x20>
 800b70c:	0023      	movs	r3, r4
 800b70e:	3347      	adds	r3, #71	@ 0x47
 800b710:	6023      	str	r3, [r4, #0]
 800b712:	6123      	str	r3, [r4, #16]
 800b714:	2301      	movs	r3, #1
 800b716:	6163      	str	r3, [r4, #20]
 800b718:	b005      	add	sp, #20
 800b71a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b71c:	ab03      	add	r3, sp, #12
 800b71e:	aa02      	add	r2, sp, #8
 800b720:	f7ff ffc2 	bl	800b6a8 <__swhatbuf_r>
 800b724:	9f02      	ldr	r7, [sp, #8]
 800b726:	9001      	str	r0, [sp, #4]
 800b728:	0039      	movs	r1, r7
 800b72a:	0028      	movs	r0, r5
 800b72c:	f7ff f99a 	bl	800aa64 <_malloc_r>
 800b730:	2800      	cmp	r0, #0
 800b732:	d108      	bne.n	800b746 <__smakebuf_r+0x4a>
 800b734:	220c      	movs	r2, #12
 800b736:	5ea3      	ldrsh	r3, [r4, r2]
 800b738:	059a      	lsls	r2, r3, #22
 800b73a:	d4ed      	bmi.n	800b718 <__smakebuf_r+0x1c>
 800b73c:	2203      	movs	r2, #3
 800b73e:	4393      	bics	r3, r2
 800b740:	431e      	orrs	r6, r3
 800b742:	81a6      	strh	r6, [r4, #12]
 800b744:	e7e2      	b.n	800b70c <__smakebuf_r+0x10>
 800b746:	2380      	movs	r3, #128	@ 0x80
 800b748:	89a2      	ldrh	r2, [r4, #12]
 800b74a:	6020      	str	r0, [r4, #0]
 800b74c:	4313      	orrs	r3, r2
 800b74e:	81a3      	strh	r3, [r4, #12]
 800b750:	9b03      	ldr	r3, [sp, #12]
 800b752:	6120      	str	r0, [r4, #16]
 800b754:	6167      	str	r7, [r4, #20]
 800b756:	2b00      	cmp	r3, #0
 800b758:	d00c      	beq.n	800b774 <__smakebuf_r+0x78>
 800b75a:	0028      	movs	r0, r5
 800b75c:	230e      	movs	r3, #14
 800b75e:	5ee1      	ldrsh	r1, [r4, r3]
 800b760:	f000 f820 	bl	800b7a4 <_isatty_r>
 800b764:	2800      	cmp	r0, #0
 800b766:	d005      	beq.n	800b774 <__smakebuf_r+0x78>
 800b768:	2303      	movs	r3, #3
 800b76a:	89a2      	ldrh	r2, [r4, #12]
 800b76c:	439a      	bics	r2, r3
 800b76e:	3b02      	subs	r3, #2
 800b770:	4313      	orrs	r3, r2
 800b772:	81a3      	strh	r3, [r4, #12]
 800b774:	89a3      	ldrh	r3, [r4, #12]
 800b776:	9a01      	ldr	r2, [sp, #4]
 800b778:	4313      	orrs	r3, r2
 800b77a:	81a3      	strh	r3, [r4, #12]
 800b77c:	e7cc      	b.n	800b718 <__smakebuf_r+0x1c>
	...

0800b780 <_fstat_r>:
 800b780:	2300      	movs	r3, #0
 800b782:	b570      	push	{r4, r5, r6, lr}
 800b784:	4d06      	ldr	r5, [pc, #24]	@ (800b7a0 <_fstat_r+0x20>)
 800b786:	0004      	movs	r4, r0
 800b788:	0008      	movs	r0, r1
 800b78a:	0011      	movs	r1, r2
 800b78c:	602b      	str	r3, [r5, #0]
 800b78e:	f7f7 fe15 	bl	80033bc <_fstat>
 800b792:	1c43      	adds	r3, r0, #1
 800b794:	d103      	bne.n	800b79e <_fstat_r+0x1e>
 800b796:	682b      	ldr	r3, [r5, #0]
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d000      	beq.n	800b79e <_fstat_r+0x1e>
 800b79c:	6023      	str	r3, [r4, #0]
 800b79e:	bd70      	pop	{r4, r5, r6, pc}
 800b7a0:	200004dc 	.word	0x200004dc

0800b7a4 <_isatty_r>:
 800b7a4:	2300      	movs	r3, #0
 800b7a6:	b570      	push	{r4, r5, r6, lr}
 800b7a8:	4d06      	ldr	r5, [pc, #24]	@ (800b7c4 <_isatty_r+0x20>)
 800b7aa:	0004      	movs	r4, r0
 800b7ac:	0008      	movs	r0, r1
 800b7ae:	602b      	str	r3, [r5, #0]
 800b7b0:	f7f7 fe12 	bl	80033d8 <_isatty>
 800b7b4:	1c43      	adds	r3, r0, #1
 800b7b6:	d103      	bne.n	800b7c0 <_isatty_r+0x1c>
 800b7b8:	682b      	ldr	r3, [r5, #0]
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	d000      	beq.n	800b7c0 <_isatty_r+0x1c>
 800b7be:	6023      	str	r3, [r4, #0]
 800b7c0:	bd70      	pop	{r4, r5, r6, pc}
 800b7c2:	46c0      	nop			@ (mov r8, r8)
 800b7c4:	200004dc 	.word	0x200004dc

0800b7c8 <_sbrk_r>:
 800b7c8:	2300      	movs	r3, #0
 800b7ca:	b570      	push	{r4, r5, r6, lr}
 800b7cc:	4d06      	ldr	r5, [pc, #24]	@ (800b7e8 <_sbrk_r+0x20>)
 800b7ce:	0004      	movs	r4, r0
 800b7d0:	0008      	movs	r0, r1
 800b7d2:	602b      	str	r3, [r5, #0]
 800b7d4:	f7f7 fe14 	bl	8003400 <_sbrk>
 800b7d8:	1c43      	adds	r3, r0, #1
 800b7da:	d103      	bne.n	800b7e4 <_sbrk_r+0x1c>
 800b7dc:	682b      	ldr	r3, [r5, #0]
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d000      	beq.n	800b7e4 <_sbrk_r+0x1c>
 800b7e2:	6023      	str	r3, [r4, #0]
 800b7e4:	bd70      	pop	{r4, r5, r6, pc}
 800b7e6:	46c0      	nop			@ (mov r8, r8)
 800b7e8:	200004dc 	.word	0x200004dc

0800b7ec <memcpy>:
 800b7ec:	2300      	movs	r3, #0
 800b7ee:	b510      	push	{r4, lr}
 800b7f0:	429a      	cmp	r2, r3
 800b7f2:	d100      	bne.n	800b7f6 <memcpy+0xa>
 800b7f4:	bd10      	pop	{r4, pc}
 800b7f6:	5ccc      	ldrb	r4, [r1, r3]
 800b7f8:	54c4      	strb	r4, [r0, r3]
 800b7fa:	3301      	adds	r3, #1
 800b7fc:	e7f8      	b.n	800b7f0 <memcpy+0x4>
	...

0800b800 <__assert_func>:
 800b800:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800b802:	0014      	movs	r4, r2
 800b804:	001a      	movs	r2, r3
 800b806:	4b09      	ldr	r3, [pc, #36]	@ (800b82c <__assert_func+0x2c>)
 800b808:	0005      	movs	r5, r0
 800b80a:	681b      	ldr	r3, [r3, #0]
 800b80c:	000e      	movs	r6, r1
 800b80e:	68d8      	ldr	r0, [r3, #12]
 800b810:	4b07      	ldr	r3, [pc, #28]	@ (800b830 <__assert_func+0x30>)
 800b812:	2c00      	cmp	r4, #0
 800b814:	d101      	bne.n	800b81a <__assert_func+0x1a>
 800b816:	4b07      	ldr	r3, [pc, #28]	@ (800b834 <__assert_func+0x34>)
 800b818:	001c      	movs	r4, r3
 800b81a:	4907      	ldr	r1, [pc, #28]	@ (800b838 <__assert_func+0x38>)
 800b81c:	9301      	str	r3, [sp, #4]
 800b81e:	9402      	str	r4, [sp, #8]
 800b820:	002b      	movs	r3, r5
 800b822:	9600      	str	r6, [sp, #0]
 800b824:	f000 f856 	bl	800b8d4 <fiprintf>
 800b828:	f000 f864 	bl	800b8f4 <abort>
 800b82c:	20000018 	.word	0x20000018
 800b830:	0800bc65 	.word	0x0800bc65
 800b834:	0800bca0 	.word	0x0800bca0
 800b838:	0800bc72 	.word	0x0800bc72

0800b83c <_calloc_r>:
 800b83c:	b570      	push	{r4, r5, r6, lr}
 800b83e:	0c0b      	lsrs	r3, r1, #16
 800b840:	0c15      	lsrs	r5, r2, #16
 800b842:	2b00      	cmp	r3, #0
 800b844:	d11e      	bne.n	800b884 <_calloc_r+0x48>
 800b846:	2d00      	cmp	r5, #0
 800b848:	d10c      	bne.n	800b864 <_calloc_r+0x28>
 800b84a:	b289      	uxth	r1, r1
 800b84c:	b294      	uxth	r4, r2
 800b84e:	434c      	muls	r4, r1
 800b850:	0021      	movs	r1, r4
 800b852:	f7ff f907 	bl	800aa64 <_malloc_r>
 800b856:	1e05      	subs	r5, r0, #0
 800b858:	d01b      	beq.n	800b892 <_calloc_r+0x56>
 800b85a:	0022      	movs	r2, r4
 800b85c:	2100      	movs	r1, #0
 800b85e:	f7fe f983 	bl	8009b68 <memset>
 800b862:	e016      	b.n	800b892 <_calloc_r+0x56>
 800b864:	1c2b      	adds	r3, r5, #0
 800b866:	1c0c      	adds	r4, r1, #0
 800b868:	b289      	uxth	r1, r1
 800b86a:	b292      	uxth	r2, r2
 800b86c:	434a      	muls	r2, r1
 800b86e:	b29b      	uxth	r3, r3
 800b870:	b2a1      	uxth	r1, r4
 800b872:	4359      	muls	r1, r3
 800b874:	0c14      	lsrs	r4, r2, #16
 800b876:	190c      	adds	r4, r1, r4
 800b878:	0c23      	lsrs	r3, r4, #16
 800b87a:	d107      	bne.n	800b88c <_calloc_r+0x50>
 800b87c:	0424      	lsls	r4, r4, #16
 800b87e:	b292      	uxth	r2, r2
 800b880:	4314      	orrs	r4, r2
 800b882:	e7e5      	b.n	800b850 <_calloc_r+0x14>
 800b884:	2d00      	cmp	r5, #0
 800b886:	d101      	bne.n	800b88c <_calloc_r+0x50>
 800b888:	1c14      	adds	r4, r2, #0
 800b88a:	e7ed      	b.n	800b868 <_calloc_r+0x2c>
 800b88c:	230c      	movs	r3, #12
 800b88e:	2500      	movs	r5, #0
 800b890:	6003      	str	r3, [r0, #0]
 800b892:	0028      	movs	r0, r5
 800b894:	bd70      	pop	{r4, r5, r6, pc}

0800b896 <__ascii_mbtowc>:
 800b896:	b082      	sub	sp, #8
 800b898:	2900      	cmp	r1, #0
 800b89a:	d100      	bne.n	800b89e <__ascii_mbtowc+0x8>
 800b89c:	a901      	add	r1, sp, #4
 800b89e:	1e10      	subs	r0, r2, #0
 800b8a0:	d006      	beq.n	800b8b0 <__ascii_mbtowc+0x1a>
 800b8a2:	2b00      	cmp	r3, #0
 800b8a4:	d006      	beq.n	800b8b4 <__ascii_mbtowc+0x1e>
 800b8a6:	7813      	ldrb	r3, [r2, #0]
 800b8a8:	600b      	str	r3, [r1, #0]
 800b8aa:	7810      	ldrb	r0, [r2, #0]
 800b8ac:	1e43      	subs	r3, r0, #1
 800b8ae:	4198      	sbcs	r0, r3
 800b8b0:	b002      	add	sp, #8
 800b8b2:	4770      	bx	lr
 800b8b4:	2002      	movs	r0, #2
 800b8b6:	4240      	negs	r0, r0
 800b8b8:	e7fa      	b.n	800b8b0 <__ascii_mbtowc+0x1a>

0800b8ba <__ascii_wctomb>:
 800b8ba:	0003      	movs	r3, r0
 800b8bc:	1e08      	subs	r0, r1, #0
 800b8be:	d005      	beq.n	800b8cc <__ascii_wctomb+0x12>
 800b8c0:	2aff      	cmp	r2, #255	@ 0xff
 800b8c2:	d904      	bls.n	800b8ce <__ascii_wctomb+0x14>
 800b8c4:	228a      	movs	r2, #138	@ 0x8a
 800b8c6:	2001      	movs	r0, #1
 800b8c8:	601a      	str	r2, [r3, #0]
 800b8ca:	4240      	negs	r0, r0
 800b8cc:	4770      	bx	lr
 800b8ce:	2001      	movs	r0, #1
 800b8d0:	700a      	strb	r2, [r1, #0]
 800b8d2:	e7fb      	b.n	800b8cc <__ascii_wctomb+0x12>

0800b8d4 <fiprintf>:
 800b8d4:	b40e      	push	{r1, r2, r3}
 800b8d6:	b517      	push	{r0, r1, r2, r4, lr}
 800b8d8:	4c05      	ldr	r4, [pc, #20]	@ (800b8f0 <fiprintf+0x1c>)
 800b8da:	ab05      	add	r3, sp, #20
 800b8dc:	cb04      	ldmia	r3!, {r2}
 800b8de:	0001      	movs	r1, r0
 800b8e0:	6820      	ldr	r0, [r4, #0]
 800b8e2:	9301      	str	r3, [sp, #4]
 800b8e4:	f7ff fd12 	bl	800b30c <_vfiprintf_r>
 800b8e8:	bc1e      	pop	{r1, r2, r3, r4}
 800b8ea:	bc08      	pop	{r3}
 800b8ec:	b003      	add	sp, #12
 800b8ee:	4718      	bx	r3
 800b8f0:	20000018 	.word	0x20000018

0800b8f4 <abort>:
 800b8f4:	2006      	movs	r0, #6
 800b8f6:	b510      	push	{r4, lr}
 800b8f8:	f000 f82c 	bl	800b954 <raise>
 800b8fc:	2001      	movs	r0, #1
 800b8fe:	f7f7 fd29 	bl	8003354 <_exit>

0800b902 <_raise_r>:
 800b902:	b570      	push	{r4, r5, r6, lr}
 800b904:	0004      	movs	r4, r0
 800b906:	000d      	movs	r5, r1
 800b908:	291f      	cmp	r1, #31
 800b90a:	d904      	bls.n	800b916 <_raise_r+0x14>
 800b90c:	2316      	movs	r3, #22
 800b90e:	6003      	str	r3, [r0, #0]
 800b910:	2001      	movs	r0, #1
 800b912:	4240      	negs	r0, r0
 800b914:	bd70      	pop	{r4, r5, r6, pc}
 800b916:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800b918:	2b00      	cmp	r3, #0
 800b91a:	d004      	beq.n	800b926 <_raise_r+0x24>
 800b91c:	008a      	lsls	r2, r1, #2
 800b91e:	189b      	adds	r3, r3, r2
 800b920:	681a      	ldr	r2, [r3, #0]
 800b922:	2a00      	cmp	r2, #0
 800b924:	d108      	bne.n	800b938 <_raise_r+0x36>
 800b926:	0020      	movs	r0, r4
 800b928:	f000 f830 	bl	800b98c <_getpid_r>
 800b92c:	002a      	movs	r2, r5
 800b92e:	0001      	movs	r1, r0
 800b930:	0020      	movs	r0, r4
 800b932:	f000 f819 	bl	800b968 <_kill_r>
 800b936:	e7ed      	b.n	800b914 <_raise_r+0x12>
 800b938:	2a01      	cmp	r2, #1
 800b93a:	d009      	beq.n	800b950 <_raise_r+0x4e>
 800b93c:	1c51      	adds	r1, r2, #1
 800b93e:	d103      	bne.n	800b948 <_raise_r+0x46>
 800b940:	2316      	movs	r3, #22
 800b942:	6003      	str	r3, [r0, #0]
 800b944:	2001      	movs	r0, #1
 800b946:	e7e5      	b.n	800b914 <_raise_r+0x12>
 800b948:	2100      	movs	r1, #0
 800b94a:	0028      	movs	r0, r5
 800b94c:	6019      	str	r1, [r3, #0]
 800b94e:	4790      	blx	r2
 800b950:	2000      	movs	r0, #0
 800b952:	e7df      	b.n	800b914 <_raise_r+0x12>

0800b954 <raise>:
 800b954:	b510      	push	{r4, lr}
 800b956:	4b03      	ldr	r3, [pc, #12]	@ (800b964 <raise+0x10>)
 800b958:	0001      	movs	r1, r0
 800b95a:	6818      	ldr	r0, [r3, #0]
 800b95c:	f7ff ffd1 	bl	800b902 <_raise_r>
 800b960:	bd10      	pop	{r4, pc}
 800b962:	46c0      	nop			@ (mov r8, r8)
 800b964:	20000018 	.word	0x20000018

0800b968 <_kill_r>:
 800b968:	2300      	movs	r3, #0
 800b96a:	b570      	push	{r4, r5, r6, lr}
 800b96c:	4d06      	ldr	r5, [pc, #24]	@ (800b988 <_kill_r+0x20>)
 800b96e:	0004      	movs	r4, r0
 800b970:	0008      	movs	r0, r1
 800b972:	0011      	movs	r1, r2
 800b974:	602b      	str	r3, [r5, #0]
 800b976:	f7f7 fcdd 	bl	8003334 <_kill>
 800b97a:	1c43      	adds	r3, r0, #1
 800b97c:	d103      	bne.n	800b986 <_kill_r+0x1e>
 800b97e:	682b      	ldr	r3, [r5, #0]
 800b980:	2b00      	cmp	r3, #0
 800b982:	d000      	beq.n	800b986 <_kill_r+0x1e>
 800b984:	6023      	str	r3, [r4, #0]
 800b986:	bd70      	pop	{r4, r5, r6, pc}
 800b988:	200004dc 	.word	0x200004dc

0800b98c <_getpid_r>:
 800b98c:	b510      	push	{r4, lr}
 800b98e:	f7f7 fccb 	bl	8003328 <_getpid>
 800b992:	bd10      	pop	{r4, pc}

0800b994 <_init>:
 800b994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b996:	46c0      	nop			@ (mov r8, r8)
 800b998:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b99a:	bc08      	pop	{r3}
 800b99c:	469e      	mov	lr, r3
 800b99e:	4770      	bx	lr

0800b9a0 <_fini>:
 800b9a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9a2:	46c0      	nop			@ (mov r8, r8)
 800b9a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b9a6:	bc08      	pop	{r3}
 800b9a8:	469e      	mov	lr, r3
 800b9aa:	4770      	bx	lr
