

================================================================
== Vivado HLS Report for 'zeropad2d_cl_array_array_ap_fixed_8u_config4_s'
================================================================
* Date:           Thu Jul 14 12:54:51 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 1.838 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       28|       28| 0.140 us | 0.140 us |   28|   28|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PadTopWidth     |        5|        5|         1|          -|          -|     5|    no    |
        |- PadMain         |       15|       15|         5|          -|          -|     3|    no    |
        | + CopyMain       |        3|        3|         1|          -|          -|     3|    no    |
        |- PadBottomWidth  |        5|        5|         1|          -|          -|     5|    no    |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      88|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     351|    -|
|Register         |        -|      -|      19|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      19|     439|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |i_fu_310_p2               |     +    |      0|  0|   9|           2|           1|
    |j_1_fu_374_p2             |     +    |      0|  0|  11|           3|           1|
    |j_2_fu_322_p2             |     +    |      0|  0|   9|           2|           1|
    |j_fu_298_p2               |     +    |      0|  0|  11|           3|           1|
    |ap_block_state2           |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3           |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op31  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op54  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln81_fu_292_p2       |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln86_fu_304_p2       |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln90_fu_316_p2       |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln99_fu_368_p2       |   icmp   |      0|  0|   9|           3|           3|
    |ap_block_state1           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4           |    or    |      0|  0|   2|           1|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|  88|          27|          21|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  33|          6|    1|          6|
    |ap_done                      |   9|          2|    1|          2|
    |data_V_data_0_V_TDATA_blk_n  |   9|          2|    1|          2|
    |data_V_data_1_V_TDATA_blk_n  |   9|          2|    1|          2|
    |data_V_data_2_V_TDATA_blk_n  |   9|          2|    1|          2|
    |data_V_data_3_V_TDATA_blk_n  |   9|          2|    1|          2|
    |data_V_data_4_V_TDATA_blk_n  |   9|          2|    1|          2|
    |data_V_data_5_V_TDATA_blk_n  |   9|          2|    1|          2|
    |data_V_data_6_V_TDATA_blk_n  |   9|          2|    1|          2|
    |data_V_data_7_V_TDATA_blk_n  |   9|          2|    1|          2|
    |i1_0_reg_259                 |   9|          2|    2|          4|
    |j3_0_reg_270                 |   9|          2|    2|          4|
    |j6_0_reg_281                 |   9|          2|    3|          6|
    |j_0_reg_248                  |   9|          2|    3|          6|
    |real_start                   |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n         |   9|          2|    1|          2|
    |res_V_data_0_V_din           |  15|          3|   16|         48|
    |res_V_data_1_V_blk_n         |   9|          2|    1|          2|
    |res_V_data_1_V_din           |  15|          3|   16|         48|
    |res_V_data_2_V_blk_n         |   9|          2|    1|          2|
    |res_V_data_2_V_din           |  15|          3|   16|         48|
    |res_V_data_3_V_blk_n         |   9|          2|    1|          2|
    |res_V_data_3_V_din           |  15|          3|   16|         48|
    |res_V_data_4_V_blk_n         |   9|          2|    1|          2|
    |res_V_data_4_V_din           |  15|          3|   16|         48|
    |res_V_data_5_V_blk_n         |   9|          2|    1|          2|
    |res_V_data_5_V_din           |  15|          3|   16|         48|
    |res_V_data_6_V_blk_n         |   9|          2|    1|          2|
    |res_V_data_6_V_din           |  15|          3|   16|         48|
    |res_V_data_7_V_blk_n         |   9|          2|    1|          2|
    |res_V_data_7_V_din           |  15|          3|   16|         48|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 351|         74|  157|        446|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  5|   0|    5|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |i1_0_reg_259    |  2|   0|    2|          0|
    |i_reg_391       |  2|   0|    2|          0|
    |j3_0_reg_270    |  2|   0|    2|          0|
    |j6_0_reg_281    |  3|   0|    3|          0|
    |j_0_reg_248     |  3|   0|    3|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           | 19|   0|   19|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+------------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | zeropad2d_cl<array,array<ap_fixed,8u>,config4> | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | zeropad2d_cl<array,array<ap_fixed,8u>,config4> | return value |
|ap_start                |  in |    1| ap_ctrl_hs | zeropad2d_cl<array,array<ap_fixed,8u>,config4> | return value |
|start_full_n            |  in |    1| ap_ctrl_hs | zeropad2d_cl<array,array<ap_fixed,8u>,config4> | return value |
|ap_done                 | out |    1| ap_ctrl_hs | zeropad2d_cl<array,array<ap_fixed,8u>,config4> | return value |
|ap_continue             |  in |    1| ap_ctrl_hs | zeropad2d_cl<array,array<ap_fixed,8u>,config4> | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | zeropad2d_cl<array,array<ap_fixed,8u>,config4> | return value |
|ap_ready                | out |    1| ap_ctrl_hs | zeropad2d_cl<array,array<ap_fixed,8u>,config4> | return value |
|start_out               | out |    1| ap_ctrl_hs | zeropad2d_cl<array,array<ap_fixed,8u>,config4> | return value |
|start_write             | out |    1| ap_ctrl_hs | zeropad2d_cl<array,array<ap_fixed,8u>,config4> | return value |
|data_V_data_0_V_TDATA   |  in |   16|    axis    |                 data_V_data_0_V                |    pointer   |
|data_V_data_0_V_TVALID  |  in |    1|    axis    |                 data_V_data_0_V                |    pointer   |
|data_V_data_0_V_TREADY  | out |    1|    axis    |                 data_V_data_0_V                |    pointer   |
|data_V_data_1_V_TDATA   |  in |   16|    axis    |                 data_V_data_1_V                |    pointer   |
|data_V_data_1_V_TVALID  |  in |    1|    axis    |                 data_V_data_1_V                |    pointer   |
|data_V_data_1_V_TREADY  | out |    1|    axis    |                 data_V_data_1_V                |    pointer   |
|data_V_data_2_V_TDATA   |  in |   16|    axis    |                 data_V_data_2_V                |    pointer   |
|data_V_data_2_V_TVALID  |  in |    1|    axis    |                 data_V_data_2_V                |    pointer   |
|data_V_data_2_V_TREADY  | out |    1|    axis    |                 data_V_data_2_V                |    pointer   |
|data_V_data_3_V_TDATA   |  in |   16|    axis    |                 data_V_data_3_V                |    pointer   |
|data_V_data_3_V_TVALID  |  in |    1|    axis    |                 data_V_data_3_V                |    pointer   |
|data_V_data_3_V_TREADY  | out |    1|    axis    |                 data_V_data_3_V                |    pointer   |
|data_V_data_4_V_TDATA   |  in |   16|    axis    |                 data_V_data_4_V                |    pointer   |
|data_V_data_4_V_TVALID  |  in |    1|    axis    |                 data_V_data_4_V                |    pointer   |
|data_V_data_4_V_TREADY  | out |    1|    axis    |                 data_V_data_4_V                |    pointer   |
|data_V_data_5_V_TDATA   |  in |   16|    axis    |                 data_V_data_5_V                |    pointer   |
|data_V_data_5_V_TVALID  |  in |    1|    axis    |                 data_V_data_5_V                |    pointer   |
|data_V_data_5_V_TREADY  | out |    1|    axis    |                 data_V_data_5_V                |    pointer   |
|data_V_data_6_V_TDATA   |  in |   16|    axis    |                 data_V_data_6_V                |    pointer   |
|data_V_data_6_V_TVALID  |  in |    1|    axis    |                 data_V_data_6_V                |    pointer   |
|data_V_data_6_V_TREADY  | out |    1|    axis    |                 data_V_data_6_V                |    pointer   |
|data_V_data_7_V_TDATA   |  in |   16|    axis    |                 data_V_data_7_V                |    pointer   |
|data_V_data_7_V_TVALID  |  in |    1|    axis    |                 data_V_data_7_V                |    pointer   |
|data_V_data_7_V_TREADY  | out |    1|    axis    |                 data_V_data_7_V                |    pointer   |
|res_V_data_0_V_din      | out |   16|   ap_fifo  |                 res_V_data_0_V                 |    pointer   |
|res_V_data_0_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_0_V                 |    pointer   |
|res_V_data_0_V_write    | out |    1|   ap_fifo  |                 res_V_data_0_V                 |    pointer   |
|res_V_data_1_V_din      | out |   16|   ap_fifo  |                 res_V_data_1_V                 |    pointer   |
|res_V_data_1_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_1_V                 |    pointer   |
|res_V_data_1_V_write    | out |    1|   ap_fifo  |                 res_V_data_1_V                 |    pointer   |
|res_V_data_2_V_din      | out |   16|   ap_fifo  |                 res_V_data_2_V                 |    pointer   |
|res_V_data_2_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_2_V                 |    pointer   |
|res_V_data_2_V_write    | out |    1|   ap_fifo  |                 res_V_data_2_V                 |    pointer   |
|res_V_data_3_V_din      | out |   16|   ap_fifo  |                 res_V_data_3_V                 |    pointer   |
|res_V_data_3_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_3_V                 |    pointer   |
|res_V_data_3_V_write    | out |    1|   ap_fifo  |                 res_V_data_3_V                 |    pointer   |
|res_V_data_4_V_din      | out |   16|   ap_fifo  |                 res_V_data_4_V                 |    pointer   |
|res_V_data_4_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_4_V                 |    pointer   |
|res_V_data_4_V_write    | out |    1|   ap_fifo  |                 res_V_data_4_V                 |    pointer   |
|res_V_data_5_V_din      | out |   16|   ap_fifo  |                 res_V_data_5_V                 |    pointer   |
|res_V_data_5_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_5_V                 |    pointer   |
|res_V_data_5_V_write    | out |    1|   ap_fifo  |                 res_V_data_5_V                 |    pointer   |
|res_V_data_6_V_din      | out |   16|   ap_fifo  |                 res_V_data_6_V                 |    pointer   |
|res_V_data_6_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_6_V                 |    pointer   |
|res_V_data_6_V_write    | out |    1|   ap_fifo  |                 res_V_data_6_V                 |    pointer   |
|res_V_data_7_V_din      | out |   16|   ap_fifo  |                 res_V_data_7_V                 |    pointer   |
|res_V_data_7_V_full_n   |  in |    1|   ap_fifo  |                 res_V_data_7_V                 |    pointer   |
|res_V_data_7_V_write    | out |    1|   ap_fifo  |                 res_V_data_7_V                 |    pointer   |
+------------------------+-----+-----+------------+------------------------------------------------+--------------+

