
Lab3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002a14  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08002b20  08002b20  00003b20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002b50  08002b50  00004058  2**0
                  CONTENTS
  4 .ARM          00000000  08002b50  08002b50  00004058  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002b50  08002b50  00004058  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002b50  08002b50  00003b50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002b54  08002b54  00003b54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000058  20000000  08002b58  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000bc  20000058  08002bb0  00004058  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000114  08002bb0  00004114  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00004058  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008bd7  00000000  00000000  00004081  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001cc0  00000000  00000000  0000cc58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ab8  00000000  00000000  0000e918  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000828  00000000  00000000  0000f3d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016d09  00000000  00000000  0000fbf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c452  00000000  00000000  00026901  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000826d2  00000000  00000000  00032d53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b5425  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a44  00000000  00000000  000b5468  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004c  00000000  00000000  000b7eac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000058 	.word	0x20000058
 8000128:	00000000 	.word	0x00000000
 800012c:	08002b08 	.word	0x08002b08

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000005c 	.word	0x2000005c
 8000148:	08002b08 	.word	0x08002b08

0800014c <isButtonPressed>:

int TimeOutForKeyPress = 500;
int button_flag[BUTTONS_NUMBER] = {0,0,0};


int isButtonPressed(int i){
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	if (button_flag[i] == 1){
 8000154:	4a09      	ldr	r2, [pc, #36]	@ (800017c <isButtonPressed+0x30>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800015c:	2b01      	cmp	r3, #1
 800015e:	d106      	bne.n	800016e <isButtonPressed+0x22>
		button_flag[i] = 0;
 8000160:	4a06      	ldr	r2, [pc, #24]	@ (800017c <isButtonPressed+0x30>)
 8000162:	687b      	ldr	r3, [r7, #4]
 8000164:	2100      	movs	r1, #0
 8000166:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 800016a:	2301      	movs	r3, #1
 800016c:	e000      	b.n	8000170 <isButtonPressed+0x24>
	}
	return 0;
 800016e:	2300      	movs	r3, #0

}
 8000170:	4618      	mov	r0, r3
 8000172:	370c      	adds	r7, #12
 8000174:	46bd      	mov	sp, r7
 8000176:	bc80      	pop	{r7}
 8000178:	4770      	bx	lr
 800017a:	bf00      	nop
 800017c:	20000074 	.word	0x20000074

08000180 <subKeyProcess>:

void subKeyProcess(int i){
 8000180:	b480      	push	{r7}
 8000182:	b083      	sub	sp, #12
 8000184:	af00      	add	r7, sp, #0
 8000186:	6078      	str	r0, [r7, #4]
	button_flag[i] = 1;
 8000188:	4a04      	ldr	r2, [pc, #16]	@ (800019c <subKeyProcess+0x1c>)
 800018a:	687b      	ldr	r3, [r7, #4]
 800018c:	2101      	movs	r1, #1
 800018e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8000192:	bf00      	nop
 8000194:	370c      	adds	r7, #12
 8000196:	46bd      	mov	sp, r7
 8000198:	bc80      	pop	{r7}
 800019a:	4770      	bx	lr
 800019c:	20000074 	.word	0x20000074

080001a0 <getKeyInput>:

void getKeyInput(){
 80001a0:	b580      	push	{r7, lr}
 80001a2:	b082      	sub	sp, #8
 80001a4:	af00      	add	r7, sp, #0
for(int i=0; i<BUTTONS_NUMBER; i++){
 80001a6:	2300      	movs	r3, #0
 80001a8:	607b      	str	r3, [r7, #4]
 80001aa:	e063      	b.n	8000274 <getKeyInput+0xd4>
  KeyReg2[i] = KeyReg1[i];
 80001ac:	4a35      	ldr	r2, [pc, #212]	@ (8000284 <getKeyInput+0xe4>)
 80001ae:	687b      	ldr	r3, [r7, #4]
 80001b0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001b4:	4934      	ldr	r1, [pc, #208]	@ (8000288 <getKeyInput+0xe8>)
 80001b6:	687b      	ldr	r3, [r7, #4]
 80001b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  KeyReg1[i] = KeyReg0[i];
 80001bc:	4a33      	ldr	r2, [pc, #204]	@ (800028c <getKeyInput+0xec>)
 80001be:	687b      	ldr	r3, [r7, #4]
 80001c0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001c4:	492f      	ldr	r1, [pc, #188]	@ (8000284 <getKeyInput+0xe4>)
 80001c6:	687b      	ldr	r3, [r7, #4]
 80001c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  KeyReg0[i] = HAL_GPIO_ReadPin(GPIOA, buttonsArr[i]);
 80001cc:	4a30      	ldr	r2, [pc, #192]	@ (8000290 <getKeyInput+0xf0>)
 80001ce:	687b      	ldr	r3, [r7, #4]
 80001d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80001d4:	b29b      	uxth	r3, r3
 80001d6:	4619      	mov	r1, r3
 80001d8:	482e      	ldr	r0, [pc, #184]	@ (8000294 <getKeyInput+0xf4>)
 80001da:	f001 fc5b 	bl	8001a94 <HAL_GPIO_ReadPin>
 80001de:	4603      	mov	r3, r0
 80001e0:	4619      	mov	r1, r3
 80001e2:	4a2a      	ldr	r2, [pc, #168]	@ (800028c <getKeyInput+0xec>)
 80001e4:	687b      	ldr	r3, [r7, #4]
 80001e6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  if ((KeyReg1[i] == KeyReg0[i]) && (KeyReg1[i] == KeyReg2[i])){
 80001ea:	4a26      	ldr	r2, [pc, #152]	@ (8000284 <getKeyInput+0xe4>)
 80001ec:	687b      	ldr	r3, [r7, #4]
 80001ee:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001f2:	4926      	ldr	r1, [pc, #152]	@ (800028c <getKeyInput+0xec>)
 80001f4:	687b      	ldr	r3, [r7, #4]
 80001f6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80001fa:	429a      	cmp	r2, r3
 80001fc:	d137      	bne.n	800026e <getKeyInput+0xce>
 80001fe:	4a21      	ldr	r2, [pc, #132]	@ (8000284 <getKeyInput+0xe4>)
 8000200:	687b      	ldr	r3, [r7, #4]
 8000202:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000206:	4920      	ldr	r1, [pc, #128]	@ (8000288 <getKeyInput+0xe8>)
 8000208:	687b      	ldr	r3, [r7, #4]
 800020a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800020e:	429a      	cmp	r2, r3
 8000210:	d12d      	bne.n	800026e <getKeyInput+0xce>
    if (KeyReg2[i] != KeyReg3[i]){
 8000212:	4a1d      	ldr	r2, [pc, #116]	@ (8000288 <getKeyInput+0xe8>)
 8000214:	687b      	ldr	r3, [r7, #4]
 8000216:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800021a:	491f      	ldr	r1, [pc, #124]	@ (8000298 <getKeyInput+0xf8>)
 800021c:	687b      	ldr	r3, [r7, #4]
 800021e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000222:	429a      	cmp	r2, r3
 8000224:	d015      	beq.n	8000252 <getKeyInput+0xb2>
      KeyReg3[i] = KeyReg2[i];
 8000226:	4a18      	ldr	r2, [pc, #96]	@ (8000288 <getKeyInput+0xe8>)
 8000228:	687b      	ldr	r3, [r7, #4]
 800022a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800022e:	491a      	ldr	r1, [pc, #104]	@ (8000298 <getKeyInput+0xf8>)
 8000230:	687b      	ldr	r3, [r7, #4]
 8000232:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

      if (KeyReg3[i] == PRESSED_STATE){
 8000236:	4a18      	ldr	r2, [pc, #96]	@ (8000298 <getKeyInput+0xf8>)
 8000238:	687b      	ldr	r3, [r7, #4]
 800023a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800023e:	2b00      	cmp	r3, #0
 8000240:	d115      	bne.n	800026e <getKeyInput+0xce>
        TimeOutForKeyPress = 500;
 8000242:	4b16      	ldr	r3, [pc, #88]	@ (800029c <getKeyInput+0xfc>)
 8000244:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000248:	601a      	str	r2, [r3, #0]
        subKeyProcess(i);
 800024a:	6878      	ldr	r0, [r7, #4]
 800024c:	f7ff ff98 	bl	8000180 <subKeyProcess>
 8000250:	e00d      	b.n	800026e <getKeyInput+0xce>
      }
    }else{
       TimeOutForKeyPress --;
 8000252:	4b12      	ldr	r3, [pc, #72]	@ (800029c <getKeyInput+0xfc>)
 8000254:	681b      	ldr	r3, [r3, #0]
 8000256:	3b01      	subs	r3, #1
 8000258:	4a10      	ldr	r2, [pc, #64]	@ (800029c <getKeyInput+0xfc>)
 800025a:	6013      	str	r3, [r2, #0]
        if (TimeOutForKeyPress == 0){
 800025c:	4b0f      	ldr	r3, [pc, #60]	@ (800029c <getKeyInput+0xfc>)
 800025e:	681b      	ldr	r3, [r3, #0]
 8000260:	2b00      	cmp	r3, #0
 8000262:	d104      	bne.n	800026e <getKeyInput+0xce>
          KeyReg3[i] = NORMAL_STATE;
 8000264:	4a0c      	ldr	r2, [pc, #48]	@ (8000298 <getKeyInput+0xf8>)
 8000266:	687b      	ldr	r3, [r7, #4]
 8000268:	2101      	movs	r1, #1
 800026a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
for(int i=0; i<BUTTONS_NUMBER; i++){
 800026e:	687b      	ldr	r3, [r7, #4]
 8000270:	3301      	adds	r3, #1
 8000272:	607b      	str	r3, [r7, #4]
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	2b02      	cmp	r3, #2
 8000278:	dd98      	ble.n	80001ac <getKeyInput+0xc>
        }
    }
  }
}
}
 800027a:	bf00      	nop
 800027c:	bf00      	nop
 800027e:	3708      	adds	r7, #8
 8000280:	46bd      	mov	sp, r7
 8000282:	bd80      	pop	{r7, pc}
 8000284:	20000018 	.word	0x20000018
 8000288:	20000024 	.word	0x20000024
 800028c:	2000000c 	.word	0x2000000c
 8000290:	20000000 	.word	0x20000000
 8000294:	40010800 	.word	0x40010800
 8000298:	20000030 	.word	0x20000030
 800029c:	2000003c 	.word	0x2000003c

080002a0 <displayFirstLedCouple>:
 *      Author: ASUS
 */
#include "display_led.h"


void displayFirstLedCouple(enum LedState state_1){
 80002a0:	b580      	push	{r7, lr}
 80002a2:	b082      	sub	sp, #8
 80002a4:	af00      	add	r7, sp, #0
 80002a6:	4603      	mov	r3, r0
 80002a8:	71fb      	strb	r3, [r7, #7]
	switch(state_1){
 80002aa:	79fb      	ldrb	r3, [r7, #7]
 80002ac:	2b03      	cmp	r3, #3
 80002ae:	d84b      	bhi.n	8000348 <displayFirstLedCouple+0xa8>
 80002b0:	a201      	add	r2, pc, #4	@ (adr r2, 80002b8 <displayFirstLedCouple+0x18>)
 80002b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80002b6:	bf00      	nop
 80002b8:	080002c9 	.word	0x080002c9
 80002bc:	080002e9 	.word	0x080002e9
 80002c0:	08000329 	.word	0x08000329
 80002c4:	08000309 	.word	0x08000309
	 case LED_INIT:
			 HAL_GPIO_WritePin( GREEN1_GPIO_Port , GREEN1_Pin , SET) ;
 80002c8:	2201      	movs	r2, #1
 80002ca:	2108      	movs	r1, #8
 80002cc:	4821      	ldr	r0, [pc, #132]	@ (8000354 <displayFirstLedCouple+0xb4>)
 80002ce:	f001 fbf8 	bl	8001ac2 <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin( YELLOW1_GPIO_Port , YELLOW1_Pin , SET ) ;
 80002d2:	2201      	movs	r2, #1
 80002d4:	2104      	movs	r1, #4
 80002d6:	481f      	ldr	r0, [pc, #124]	@ (8000354 <displayFirstLedCouple+0xb4>)
 80002d8:	f001 fbf3 	bl	8001ac2 <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin( RED1_GPIO_Port , RED1_Pin , SET ) ;
 80002dc:	2201      	movs	r2, #1
 80002de:	2102      	movs	r1, #2
 80002e0:	481c      	ldr	r0, [pc, #112]	@ (8000354 <displayFirstLedCouple+0xb4>)
 80002e2:	f001 fbee 	bl	8001ac2 <HAL_GPIO_WritePin>
			 break;
 80002e6:	e030      	b.n	800034a <displayFirstLedCouple+0xaa>
	 case RED:
			 HAL_GPIO_WritePin( GREEN1_GPIO_Port , GREEN1_Pin , SET) ;
 80002e8:	2201      	movs	r2, #1
 80002ea:	2108      	movs	r1, #8
 80002ec:	4819      	ldr	r0, [pc, #100]	@ (8000354 <displayFirstLedCouple+0xb4>)
 80002ee:	f001 fbe8 	bl	8001ac2 <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin( YELLOW1_GPIO_Port , YELLOW1_Pin , SET ) ;
 80002f2:	2201      	movs	r2, #1
 80002f4:	2104      	movs	r1, #4
 80002f6:	4817      	ldr	r0, [pc, #92]	@ (8000354 <displayFirstLedCouple+0xb4>)
 80002f8:	f001 fbe3 	bl	8001ac2 <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin( RED1_GPIO_Port , RED1_Pin , RESET ) ;
 80002fc:	2200      	movs	r2, #0
 80002fe:	2102      	movs	r1, #2
 8000300:	4814      	ldr	r0, [pc, #80]	@ (8000354 <displayFirstLedCouple+0xb4>)
 8000302:	f001 fbde 	bl	8001ac2 <HAL_GPIO_WritePin>
			 break;
 8000306:	e020      	b.n	800034a <displayFirstLedCouple+0xaa>
	 case YELLOW:
			 HAL_GPIO_WritePin( GREEN1_GPIO_Port , GREEN1_Pin , SET) ;
 8000308:	2201      	movs	r2, #1
 800030a:	2108      	movs	r1, #8
 800030c:	4811      	ldr	r0, [pc, #68]	@ (8000354 <displayFirstLedCouple+0xb4>)
 800030e:	f001 fbd8 	bl	8001ac2 <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin( YELLOW1_GPIO_Port , YELLOW1_Pin , RESET ) ;
 8000312:	2200      	movs	r2, #0
 8000314:	2104      	movs	r1, #4
 8000316:	480f      	ldr	r0, [pc, #60]	@ (8000354 <displayFirstLedCouple+0xb4>)
 8000318:	f001 fbd3 	bl	8001ac2 <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin( RED1_GPIO_Port , RED1_Pin , SET ) ;
 800031c:	2201      	movs	r2, #1
 800031e:	2102      	movs	r1, #2
 8000320:	480c      	ldr	r0, [pc, #48]	@ (8000354 <displayFirstLedCouple+0xb4>)
 8000322:	f001 fbce 	bl	8001ac2 <HAL_GPIO_WritePin>
			 break;
 8000326:	e010      	b.n	800034a <displayFirstLedCouple+0xaa>
	 case GREEN:
			 HAL_GPIO_WritePin( GREEN1_GPIO_Port , GREEN1_Pin , RESET) ;
 8000328:	2200      	movs	r2, #0
 800032a:	2108      	movs	r1, #8
 800032c:	4809      	ldr	r0, [pc, #36]	@ (8000354 <displayFirstLedCouple+0xb4>)
 800032e:	f001 fbc8 	bl	8001ac2 <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin( YELLOW1_GPIO_Port , YELLOW1_Pin , SET ) ;
 8000332:	2201      	movs	r2, #1
 8000334:	2104      	movs	r1, #4
 8000336:	4807      	ldr	r0, [pc, #28]	@ (8000354 <displayFirstLedCouple+0xb4>)
 8000338:	f001 fbc3 	bl	8001ac2 <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin( RED1_GPIO_Port , RED1_Pin , SET ) ;
 800033c:	2201      	movs	r2, #1
 800033e:	2102      	movs	r1, #2
 8000340:	4804      	ldr	r0, [pc, #16]	@ (8000354 <displayFirstLedCouple+0xb4>)
 8000342:	f001 fbbe 	bl	8001ac2 <HAL_GPIO_WritePin>
			 break;
 8000346:	e000      	b.n	800034a <displayFirstLedCouple+0xaa>
	 default:
		 break;
 8000348:	bf00      	nop
	}
}
 800034a:	bf00      	nop
 800034c:	3708      	adds	r7, #8
 800034e:	46bd      	mov	sp, r7
 8000350:	bd80      	pop	{r7, pc}
 8000352:	bf00      	nop
 8000354:	40010800 	.word	0x40010800

08000358 <displaySecondLedCouple>:



void displaySecondLedCouple(enum LedState state_2){
 8000358:	b580      	push	{r7, lr}
 800035a:	b082      	sub	sp, #8
 800035c:	af00      	add	r7, sp, #0
 800035e:	4603      	mov	r3, r0
 8000360:	71fb      	strb	r3, [r7, #7]
	switch(state_2){
 8000362:	79fb      	ldrb	r3, [r7, #7]
 8000364:	2b03      	cmp	r3, #3
 8000366:	d84b      	bhi.n	8000400 <displaySecondLedCouple+0xa8>
 8000368:	a201      	add	r2, pc, #4	@ (adr r2, 8000370 <displaySecondLedCouple+0x18>)
 800036a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800036e:	bf00      	nop
 8000370:	08000381 	.word	0x08000381
 8000374:	080003a1 	.word	0x080003a1
 8000378:	080003e1 	.word	0x080003e1
 800037c:	080003c1 	.word	0x080003c1
	 	 case LED_INIT:
			 HAL_GPIO_WritePin( GREEN2_GPIO_Port , GREEN2_Pin , SET) ;
 8000380:	2201      	movs	r2, #1
 8000382:	2140      	movs	r1, #64	@ 0x40
 8000384:	4821      	ldr	r0, [pc, #132]	@ (800040c <displaySecondLedCouple+0xb4>)
 8000386:	f001 fb9c 	bl	8001ac2 <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin( YELLOW2_GPIO_Port , YELLOW2_Pin , SET ) ;
 800038a:	2201      	movs	r2, #1
 800038c:	2120      	movs	r1, #32
 800038e:	481f      	ldr	r0, [pc, #124]	@ (800040c <displaySecondLedCouple+0xb4>)
 8000390:	f001 fb97 	bl	8001ac2 <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin( RED2_GPIO_Port , RED2_Pin , SET ) ;
 8000394:	2201      	movs	r2, #1
 8000396:	2110      	movs	r1, #16
 8000398:	481c      	ldr	r0, [pc, #112]	@ (800040c <displaySecondLedCouple+0xb4>)
 800039a:	f001 fb92 	bl	8001ac2 <HAL_GPIO_WritePin>
			 break;
 800039e:	e030      	b.n	8000402 <displaySecondLedCouple+0xaa>
		case RED:
			HAL_GPIO_WritePin( GREEN2_GPIO_Port , GREEN2_Pin , SET) ;
 80003a0:	2201      	movs	r2, #1
 80003a2:	2140      	movs	r1, #64	@ 0x40
 80003a4:	4819      	ldr	r0, [pc, #100]	@ (800040c <displaySecondLedCouple+0xb4>)
 80003a6:	f001 fb8c 	bl	8001ac2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin( YELLOW2_GPIO_Port , YELLOW2_Pin , SET ) ;
 80003aa:	2201      	movs	r2, #1
 80003ac:	2120      	movs	r1, #32
 80003ae:	4817      	ldr	r0, [pc, #92]	@ (800040c <displaySecondLedCouple+0xb4>)
 80003b0:	f001 fb87 	bl	8001ac2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin( RED2_GPIO_Port , RED2_Pin , RESET ) ;
 80003b4:	2200      	movs	r2, #0
 80003b6:	2110      	movs	r1, #16
 80003b8:	4814      	ldr	r0, [pc, #80]	@ (800040c <displaySecondLedCouple+0xb4>)
 80003ba:	f001 fb82 	bl	8001ac2 <HAL_GPIO_WritePin>
			break;
 80003be:	e020      	b.n	8000402 <displaySecondLedCouple+0xaa>
		case YELLOW:
			HAL_GPIO_WritePin( GREEN2_GPIO_Port , GREEN2_Pin , SET) ;
 80003c0:	2201      	movs	r2, #1
 80003c2:	2140      	movs	r1, #64	@ 0x40
 80003c4:	4811      	ldr	r0, [pc, #68]	@ (800040c <displaySecondLedCouple+0xb4>)
 80003c6:	f001 fb7c 	bl	8001ac2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin( YELLOW2_GPIO_Port , YELLOW2_Pin , RESET ) ;
 80003ca:	2200      	movs	r2, #0
 80003cc:	2120      	movs	r1, #32
 80003ce:	480f      	ldr	r0, [pc, #60]	@ (800040c <displaySecondLedCouple+0xb4>)
 80003d0:	f001 fb77 	bl	8001ac2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin( RED2_GPIO_Port , RED2_Pin , SET ) ;
 80003d4:	2201      	movs	r2, #1
 80003d6:	2110      	movs	r1, #16
 80003d8:	480c      	ldr	r0, [pc, #48]	@ (800040c <displaySecondLedCouple+0xb4>)
 80003da:	f001 fb72 	bl	8001ac2 <HAL_GPIO_WritePin>
			break;
 80003de:	e010      	b.n	8000402 <displaySecondLedCouple+0xaa>
		case GREEN:
			HAL_GPIO_WritePin( GREEN2_GPIO_Port , GREEN2_Pin , RESET) ;
 80003e0:	2200      	movs	r2, #0
 80003e2:	2140      	movs	r1, #64	@ 0x40
 80003e4:	4809      	ldr	r0, [pc, #36]	@ (800040c <displaySecondLedCouple+0xb4>)
 80003e6:	f001 fb6c 	bl	8001ac2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin( YELLOW2_GPIO_Port , YELLOW2_Pin , SET ) ;
 80003ea:	2201      	movs	r2, #1
 80003ec:	2120      	movs	r1, #32
 80003ee:	4807      	ldr	r0, [pc, #28]	@ (800040c <displaySecondLedCouple+0xb4>)
 80003f0:	f001 fb67 	bl	8001ac2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin( RED2_GPIO_Port , RED2_Pin , SET ) ;
 80003f4:	2201      	movs	r2, #1
 80003f6:	2110      	movs	r1, #16
 80003f8:	4804      	ldr	r0, [pc, #16]	@ (800040c <displaySecondLedCouple+0xb4>)
 80003fa:	f001 fb62 	bl	8001ac2 <HAL_GPIO_WritePin>
			break;
 80003fe:	e000      	b.n	8000402 <displaySecondLedCouple+0xaa>
		default:
		  break;
 8000400:	bf00      	nop
   }
}
 8000402:	bf00      	nop
 8000404:	3708      	adds	r7, #8
 8000406:	46bd      	mov	sp, r7
 8000408:	bd80      	pop	{r7, pc}
 800040a:	bf00      	nop
 800040c:	40010800 	.word	0x40010800

08000410 <toggleLeds>:

void toggleLeds(enum LedState state){
 8000410:	b580      	push	{r7, lr}
 8000412:	b082      	sub	sp, #8
 8000414:	af00      	add	r7, sp, #0
 8000416:	4603      	mov	r3, r0
 8000418:	71fb      	strb	r3, [r7, #7]
	switch(state){
 800041a:	79fb      	ldrb	r3, [r7, #7]
 800041c:	2b03      	cmp	r3, #3
 800041e:	d00e      	beq.n	800043e <toggleLeds+0x2e>
 8000420:	2b03      	cmp	r3, #3
 8000422:	dc1e      	bgt.n	8000462 <toggleLeds+0x52>
 8000424:	2b01      	cmp	r3, #1
 8000426:	d013      	beq.n	8000450 <toggleLeds+0x40>
 8000428:	2b02      	cmp	r3, #2
 800042a:	d11a      	bne.n	8000462 <toggleLeds+0x52>
	 case GREEN:
			 HAL_GPIO_TogglePin( GREEN1_GPIO_Port , GREEN1_Pin) ;
 800042c:	2108      	movs	r1, #8
 800042e:	480f      	ldr	r0, [pc, #60]	@ (800046c <toggleLeds+0x5c>)
 8000430:	f001 fb5f 	bl	8001af2 <HAL_GPIO_TogglePin>
			 HAL_GPIO_TogglePin( GREEN2_GPIO_Port , GREEN2_Pin) ;
 8000434:	2140      	movs	r1, #64	@ 0x40
 8000436:	480d      	ldr	r0, [pc, #52]	@ (800046c <toggleLeds+0x5c>)
 8000438:	f001 fb5b 	bl	8001af2 <HAL_GPIO_TogglePin>
			 break;
 800043c:	e012      	b.n	8000464 <toggleLeds+0x54>
	 case YELLOW:
			 HAL_GPIO_TogglePin( YELLOW1_GPIO_Port , YELLOW1_Pin) ;
 800043e:	2104      	movs	r1, #4
 8000440:	480a      	ldr	r0, [pc, #40]	@ (800046c <toggleLeds+0x5c>)
 8000442:	f001 fb56 	bl	8001af2 <HAL_GPIO_TogglePin>
			 HAL_GPIO_TogglePin( YELLOW2_GPIO_Port , YELLOW2_Pin) ;
 8000446:	2120      	movs	r1, #32
 8000448:	4808      	ldr	r0, [pc, #32]	@ (800046c <toggleLeds+0x5c>)
 800044a:	f001 fb52 	bl	8001af2 <HAL_GPIO_TogglePin>
			 break;
 800044e:	e009      	b.n	8000464 <toggleLeds+0x54>
	 case RED:
			 HAL_GPIO_TogglePin( RED1_GPIO_Port , RED1_Pin) ;
 8000450:	2102      	movs	r1, #2
 8000452:	4806      	ldr	r0, [pc, #24]	@ (800046c <toggleLeds+0x5c>)
 8000454:	f001 fb4d 	bl	8001af2 <HAL_GPIO_TogglePin>
			 HAL_GPIO_TogglePin( RED2_GPIO_Port , RED2_Pin) ;
 8000458:	2110      	movs	r1, #16
 800045a:	4804      	ldr	r0, [pc, #16]	@ (800046c <toggleLeds+0x5c>)
 800045c:	f001 fb49 	bl	8001af2 <HAL_GPIO_TogglePin>
			 break;
 8000460:	e000      	b.n	8000464 <toggleLeds+0x54>
	 default:
		 break;
 8000462:	bf00      	nop
	}
}
 8000464:	bf00      	nop
 8000466:	3708      	adds	r7, #8
 8000468:	46bd      	mov	sp, r7
 800046a:	bd80      	pop	{r7, pc}
 800046c:	40010800 	.word	0x40010800

08000470 <displaySEG7_1>:


void displaySEG7_1(int num) {
 8000470:	b580      	push	{r7, lr}
 8000472:	b086      	sub	sp, #24
 8000474:	af00      	add	r7, sp, #0
 8000476:	6078      	str	r0, [r7, #4]
    char led7seg[10] = {0xC0, 0xF9, 0xA4, 0xB0, 0x99, 0x92, 0x82, 0xF8, 0x80, 0x90};
 8000478:	4a14      	ldr	r2, [pc, #80]	@ (80004cc <displaySEG7_1+0x5c>)
 800047a:	f107 0308 	add.w	r3, r7, #8
 800047e:	ca07      	ldmia	r2, {r0, r1, r2}
 8000480:	c303      	stmia	r3!, {r0, r1}
 8000482:	801a      	strh	r2, [r3, #0]
    for (int i = 0; i < 7; i++) {
 8000484:	2300      	movs	r3, #0
 8000486:	617b      	str	r3, [r7, #20]
 8000488:	e018      	b.n	80004bc <displaySEG7_1+0x4c>
        HAL_GPIO_WritePin(GPIOB, A1_Pin << i, (led7seg[num] >> i) & 1);
 800048a:	2201      	movs	r2, #1
 800048c:	697b      	ldr	r3, [r7, #20]
 800048e:	fa02 f303 	lsl.w	r3, r2, r3
 8000492:	b299      	uxth	r1, r3
 8000494:	f107 0208 	add.w	r2, r7, #8
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	4413      	add	r3, r2
 800049c:	781b      	ldrb	r3, [r3, #0]
 800049e:	461a      	mov	r2, r3
 80004a0:	697b      	ldr	r3, [r7, #20]
 80004a2:	fa42 f303 	asr.w	r3, r2, r3
 80004a6:	b2db      	uxtb	r3, r3
 80004a8:	f003 0301 	and.w	r3, r3, #1
 80004ac:	b2db      	uxtb	r3, r3
 80004ae:	461a      	mov	r2, r3
 80004b0:	4807      	ldr	r0, [pc, #28]	@ (80004d0 <displaySEG7_1+0x60>)
 80004b2:	f001 fb06 	bl	8001ac2 <HAL_GPIO_WritePin>
    for (int i = 0; i < 7; i++) {
 80004b6:	697b      	ldr	r3, [r7, #20]
 80004b8:	3301      	adds	r3, #1
 80004ba:	617b      	str	r3, [r7, #20]
 80004bc:	697b      	ldr	r3, [r7, #20]
 80004be:	2b06      	cmp	r3, #6
 80004c0:	dde3      	ble.n	800048a <displaySEG7_1+0x1a>
    }
}
 80004c2:	bf00      	nop
 80004c4:	bf00      	nop
 80004c6:	3718      	adds	r7, #24
 80004c8:	46bd      	mov	sp, r7
 80004ca:	bd80      	pop	{r7, pc}
 80004cc:	08002b20 	.word	0x08002b20
 80004d0:	40010c00 	.word	0x40010c00

080004d4 <displaySEG7_2>:
void displaySEG7_2(int num) {
 80004d4:	b580      	push	{r7, lr}
 80004d6:	b086      	sub	sp, #24
 80004d8:	af00      	add	r7, sp, #0
 80004da:	6078      	str	r0, [r7, #4]
    char led7seg[10] = {0xC0, 0xF9, 0xA4, 0xB0, 0x99, 0x92, 0x82, 0xF8, 0x80, 0x90};
 80004dc:	4a14      	ldr	r2, [pc, #80]	@ (8000530 <displaySEG7_2+0x5c>)
 80004de:	f107 0308 	add.w	r3, r7, #8
 80004e2:	ca07      	ldmia	r2, {r0, r1, r2}
 80004e4:	c303      	stmia	r3!, {r0, r1}
 80004e6:	801a      	strh	r2, [r3, #0]
    for (int i = 0; i < 7; i++) {
 80004e8:	2300      	movs	r3, #0
 80004ea:	617b      	str	r3, [r7, #20]
 80004ec:	e018      	b.n	8000520 <displaySEG7_2+0x4c>
        HAL_GPIO_WritePin(GPIOB, A2_Pin << i, (led7seg[num] >> i) & 1);
 80004ee:	2280      	movs	r2, #128	@ 0x80
 80004f0:	697b      	ldr	r3, [r7, #20]
 80004f2:	fa02 f303 	lsl.w	r3, r2, r3
 80004f6:	b299      	uxth	r1, r3
 80004f8:	f107 0208 	add.w	r2, r7, #8
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	4413      	add	r3, r2
 8000500:	781b      	ldrb	r3, [r3, #0]
 8000502:	461a      	mov	r2, r3
 8000504:	697b      	ldr	r3, [r7, #20]
 8000506:	fa42 f303 	asr.w	r3, r2, r3
 800050a:	b2db      	uxtb	r3, r3
 800050c:	f003 0301 	and.w	r3, r3, #1
 8000510:	b2db      	uxtb	r3, r3
 8000512:	461a      	mov	r2, r3
 8000514:	4807      	ldr	r0, [pc, #28]	@ (8000534 <displaySEG7_2+0x60>)
 8000516:	f001 fad4 	bl	8001ac2 <HAL_GPIO_WritePin>
    for (int i = 0; i < 7; i++) {
 800051a:	697b      	ldr	r3, [r7, #20]
 800051c:	3301      	adds	r3, #1
 800051e:	617b      	str	r3, [r7, #20]
 8000520:	697b      	ldr	r3, [r7, #20]
 8000522:	2b06      	cmp	r3, #6
 8000524:	dde3      	ble.n	80004ee <displaySEG7_2+0x1a>
    }
}
 8000526:	bf00      	nop
 8000528:	bf00      	nop
 800052a:	3718      	adds	r7, #24
 800052c:	46bd      	mov	sp, r7
 800052e:	bd80      	pop	{r7, pc}
 8000530:	08002b20 	.word	0x08002b20
 8000534:	40010c00 	.word	0x40010c00

08000538 <enable0>:
void enable0(){
 8000538:	b580      	push	{r7, lr}
 800053a:	af00      	add	r7, sp, #0
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, RESET);
 800053c:	2200      	movs	r2, #0
 800053e:	2180      	movs	r1, #128	@ 0x80
 8000540:	4805      	ldr	r0, [pc, #20]	@ (8000558 <enable0+0x20>)
 8000542:	f001 fabe 	bl	8001ac2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 8000546:	2201      	movs	r2, #1
 8000548:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800054c:	4802      	ldr	r0, [pc, #8]	@ (8000558 <enable0+0x20>)
 800054e:	f001 fab8 	bl	8001ac2 <HAL_GPIO_WritePin>
}
 8000552:	bf00      	nop
 8000554:	bd80      	pop	{r7, pc}
 8000556:	bf00      	nop
 8000558:	40010800 	.word	0x40010800

0800055c <enable1>:

void enable1(){
 800055c:	b580      	push	{r7, lr}
 800055e:	af00      	add	r7, sp, #0
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 8000560:	2201      	movs	r2, #1
 8000562:	2180      	movs	r1, #128	@ 0x80
 8000564:	4805      	ldr	r0, [pc, #20]	@ (800057c <enable1+0x20>)
 8000566:	f001 faac 	bl	8001ac2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 800056a:	2200      	movs	r2, #0
 800056c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000570:	4802      	ldr	r0, [pc, #8]	@ (800057c <enable1+0x20>)
 8000572:	f001 faa6 	bl	8001ac2 <HAL_GPIO_WritePin>
}
 8000576:	bf00      	nop
 8000578:	bd80      	pop	{r7, pc}
 800057a:	bf00      	nop
 800057c:	40010800 	.word	0x40010800

08000580 <enable2>:

void enable2(){
 8000580:	b580      	push	{r7, lr}
 8000582:	af00      	add	r7, sp, #0
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET);
 8000584:	2200      	movs	r2, #0
 8000586:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800058a:	4805      	ldr	r0, [pc, #20]	@ (80005a0 <enable2+0x20>)
 800058c:	f001 fa99 	bl	8001ac2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 8000590:	2201      	movs	r2, #1
 8000592:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000596:	4802      	ldr	r0, [pc, #8]	@ (80005a0 <enable2+0x20>)
 8000598:	f001 fa93 	bl	8001ac2 <HAL_GPIO_WritePin>
}
 800059c:	bf00      	nop
 800059e:	bd80      	pop	{r7, pc}
 80005a0:	40010800 	.word	0x40010800

080005a4 <enable3>:

void enable3(){
 80005a4:	b580      	push	{r7, lr}
 80005a6:	af00      	add	r7, sp, #0
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 80005a8:	2201      	movs	r2, #1
 80005aa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80005ae:	4805      	ldr	r0, [pc, #20]	@ (80005c4 <enable3+0x20>)
 80005b0:	f001 fa87 	bl	8001ac2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 80005b4:	2200      	movs	r2, #0
 80005b6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80005ba:	4802      	ldr	r0, [pc, #8]	@ (80005c4 <enable3+0x20>)
 80005bc:	f001 fa81 	bl	8001ac2 <HAL_GPIO_WritePin>
}
 80005c0:	bf00      	nop
 80005c2:	bd80      	pop	{r7, pc}
 80005c4:	40010800 	.word	0x40010800

080005c8 <enable4>:
void enable4(){
 80005c8:	b580      	push	{r7, lr}
 80005ca:	af00      	add	r7, sp, #0
		HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, RESET);
 80005cc:	2200      	movs	r2, #0
 80005ce:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80005d2:	4805      	ldr	r0, [pc, #20]	@ (80005e8 <enable4+0x20>)
 80005d4:	f001 fa75 	bl	8001ac2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN5_GPIO_Port, EN5_Pin, SET);
 80005d8:	2201      	movs	r2, #1
 80005da:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80005de:	4802      	ldr	r0, [pc, #8]	@ (80005e8 <enable4+0x20>)
 80005e0:	f001 fa6f 	bl	8001ac2 <HAL_GPIO_WritePin>
}
 80005e4:	bf00      	nop
 80005e6:	bd80      	pop	{r7, pc}
 80005e8:	40010800 	.word	0x40010800

080005ec <enable5>:

void enable5(){
 80005ec:	b580      	push	{r7, lr}
 80005ee:	af00      	add	r7, sp, #0
		HAL_GPIO_WritePin(EN4_GPIO_Port, EN4_Pin, SET);
 80005f0:	2201      	movs	r2, #1
 80005f2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80005f6:	4805      	ldr	r0, [pc, #20]	@ (800060c <enable5+0x20>)
 80005f8:	f001 fa63 	bl	8001ac2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN5_GPIO_Port, EN5_Pin, RESET);
 80005fc:	2200      	movs	r2, #0
 80005fe:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000602:	4802      	ldr	r0, [pc, #8]	@ (800060c <enable5+0x20>)
 8000604:	f001 fa5d 	bl	8001ac2 <HAL_GPIO_WritePin>
}
 8000608:	bf00      	nop
 800060a:	bd80      	pop	{r7, pc}
 800060c:	40010800 	.word	0x40010800

08000610 <showTimeDelay_First>:
void showTimeDelay_First(int first, int second){
 8000610:	b580      	push	{r7, lr}
 8000612:	b082      	sub	sp, #8
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]
 8000618:	6039      	str	r1, [r7, #0]
	first--;
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	3b01      	subs	r3, #1
 800061e:	607b      	str	r3, [r7, #4]
	second--;
 8000620:	683b      	ldr	r3, [r7, #0]
 8000622:	3b01      	subs	r3, #1
 8000624:	603b      	str	r3, [r7, #0]
	enable0();
 8000626:	f7ff ff87 	bl	8000538 <enable0>
	displaySEG7_1(first/10);
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	4a0c      	ldr	r2, [pc, #48]	@ (8000660 <showTimeDelay_First+0x50>)
 800062e:	fb82 1203 	smull	r1, r2, r2, r3
 8000632:	1092      	asrs	r2, r2, #2
 8000634:	17db      	asrs	r3, r3, #31
 8000636:	1ad3      	subs	r3, r2, r3
 8000638:	4618      	mov	r0, r3
 800063a:	f7ff ff19 	bl	8000470 <displaySEG7_1>
	enable2();
 800063e:	f7ff ff9f 	bl	8000580 <enable2>
	displaySEG7_2(second/10);
 8000642:	683b      	ldr	r3, [r7, #0]
 8000644:	4a06      	ldr	r2, [pc, #24]	@ (8000660 <showTimeDelay_First+0x50>)
 8000646:	fb82 1203 	smull	r1, r2, r2, r3
 800064a:	1092      	asrs	r2, r2, #2
 800064c:	17db      	asrs	r3, r3, #31
 800064e:	1ad3      	subs	r3, r2, r3
 8000650:	4618      	mov	r0, r3
 8000652:	f7ff ff3f 	bl	80004d4 <displaySEG7_2>
}
 8000656:	bf00      	nop
 8000658:	3708      	adds	r7, #8
 800065a:	46bd      	mov	sp, r7
 800065c:	bd80      	pop	{r7, pc}
 800065e:	bf00      	nop
 8000660:	66666667 	.word	0x66666667

08000664 <showTimeDelay_Second>:

void showTimeDelay_Second(int first, int second){
 8000664:	b580      	push	{r7, lr}
 8000666:	b082      	sub	sp, #8
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
 800066c:	6039      	str	r1, [r7, #0]
	first--;
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	3b01      	subs	r3, #1
 8000672:	607b      	str	r3, [r7, #4]
	second--;
 8000674:	683b      	ldr	r3, [r7, #0]
 8000676:	3b01      	subs	r3, #1
 8000678:	603b      	str	r3, [r7, #0]
	enable1();
 800067a:	f7ff ff6f 	bl	800055c <enable1>
	displaySEG7_1(first%10);
 800067e:	687a      	ldr	r2, [r7, #4]
 8000680:	4b11      	ldr	r3, [pc, #68]	@ (80006c8 <showTimeDelay_Second+0x64>)
 8000682:	fb83 1302 	smull	r1, r3, r3, r2
 8000686:	1099      	asrs	r1, r3, #2
 8000688:	17d3      	asrs	r3, r2, #31
 800068a:	1ac9      	subs	r1, r1, r3
 800068c:	460b      	mov	r3, r1
 800068e:	009b      	lsls	r3, r3, #2
 8000690:	440b      	add	r3, r1
 8000692:	005b      	lsls	r3, r3, #1
 8000694:	1ad1      	subs	r1, r2, r3
 8000696:	4608      	mov	r0, r1
 8000698:	f7ff feea 	bl	8000470 <displaySEG7_1>
	enable3();
 800069c:	f7ff ff82 	bl	80005a4 <enable3>
	displaySEG7_2(second%10);
 80006a0:	683a      	ldr	r2, [r7, #0]
 80006a2:	4b09      	ldr	r3, [pc, #36]	@ (80006c8 <showTimeDelay_Second+0x64>)
 80006a4:	fb83 1302 	smull	r1, r3, r3, r2
 80006a8:	1099      	asrs	r1, r3, #2
 80006aa:	17d3      	asrs	r3, r2, #31
 80006ac:	1ac9      	subs	r1, r1, r3
 80006ae:	460b      	mov	r3, r1
 80006b0:	009b      	lsls	r3, r3, #2
 80006b2:	440b      	add	r3, r1
 80006b4:	005b      	lsls	r3, r3, #1
 80006b6:	1ad1      	subs	r1, r2, r3
 80006b8:	4608      	mov	r0, r1
 80006ba:	f7ff ff0b 	bl	80004d4 <displaySEG7_2>
}
 80006be:	bf00      	nop
 80006c0:	3708      	adds	r7, #8
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bd80      	pop	{r7, pc}
 80006c6:	bf00      	nop
 80006c8:	66666667 	.word	0x66666667

080006cc <showTimeDelay1>:
void showTimeDelay1(int delaytime){
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b082      	sub	sp, #8
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
	delaytime--;
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	3b01      	subs	r3, #1
 80006d8:	607b      	str	r3, [r7, #4]
	enable4();
 80006da:	f7ff ff75 	bl	80005c8 <enable4>
	displaySEG7_1(delaytime/10);
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	4a06      	ldr	r2, [pc, #24]	@ (80006fc <showTimeDelay1+0x30>)
 80006e2:	fb82 1203 	smull	r1, r2, r2, r3
 80006e6:	1092      	asrs	r2, r2, #2
 80006e8:	17db      	asrs	r3, r3, #31
 80006ea:	1ad3      	subs	r3, r2, r3
 80006ec:	4618      	mov	r0, r3
 80006ee:	f7ff febf 	bl	8000470 <displaySEG7_1>
}
 80006f2:	bf00      	nop
 80006f4:	3708      	adds	r7, #8
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bd80      	pop	{r7, pc}
 80006fa:	bf00      	nop
 80006fc:	66666667 	.word	0x66666667

08000700 <showTimeDelay2>:
void showTimeDelay2(int delaytime){
 8000700:	b580      	push	{r7, lr}
 8000702:	b082      	sub	sp, #8
 8000704:	af00      	add	r7, sp, #0
 8000706:	6078      	str	r0, [r7, #4]
	delaytime--;
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	3b01      	subs	r3, #1
 800070c:	607b      	str	r3, [r7, #4]
	enable5();
 800070e:	f7ff ff6d 	bl	80005ec <enable5>
	displaySEG7_2(delaytime%10);
 8000712:	687a      	ldr	r2, [r7, #4]
 8000714:	4b08      	ldr	r3, [pc, #32]	@ (8000738 <showTimeDelay2+0x38>)
 8000716:	fb83 1302 	smull	r1, r3, r3, r2
 800071a:	1099      	asrs	r1, r3, #2
 800071c:	17d3      	asrs	r3, r2, #31
 800071e:	1ac9      	subs	r1, r1, r3
 8000720:	460b      	mov	r3, r1
 8000722:	009b      	lsls	r3, r3, #2
 8000724:	440b      	add	r3, r1
 8000726:	005b      	lsls	r3, r3, #1
 8000728:	1ad1      	subs	r1, r2, r3
 800072a:	4608      	mov	r0, r1
 800072c:	f7ff fed2 	bl	80004d4 <displaySEG7_2>
}
 8000730:	bf00      	nop
 8000732:	3708      	adds	r7, #8
 8000734:	46bd      	mov	sp, r7
 8000736:	bd80      	pop	{r7, pc}
 8000738:	66666667 	.word	0x66666667

0800073c <auto_run>:
 *  Created on: Oct 25, 2024
 *      Author: ASUS
 */
#include "fsm_auto.h"

void auto_run() {
 800073c:	b580      	push	{r7, lr}
 800073e:	af00      	add	r7, sp, #0
    if (isButtonPressed(0) == 1) {
 8000740:	2000      	movs	r0, #0
 8000742:	f7ff fd03 	bl	800014c <isButtonPressed>
 8000746:	4603      	mov	r3, r0
 8000748:	2b01      	cmp	r3, #1
 800074a:	d108      	bne.n	800075e <auto_run+0x22>
        HAL_GPIO_WritePin(GPIOA, EN0_Pin | EN1_Pin | EN2_Pin | EN3_Pin | EN4_Pin | EN5_Pin, GPIO_PIN_SET);
 800074c:	2201      	movs	r2, #1
 800074e:	f44f 51fc 	mov.w	r1, #8064	@ 0x1f80
 8000752:	4893      	ldr	r0, [pc, #588]	@ (80009a0 <auto_run+0x264>)
 8000754:	f001 f9b5 	bl	8001ac2 <HAL_GPIO_WritePin>
        MODE = MODE2;
 8000758:	4b92      	ldr	r3, [pc, #584]	@ (80009a4 <auto_run+0x268>)
 800075a:	2202      	movs	r2, #2
 800075c:	701a      	strb	r2, [r3, #0]
    }

    if (MODE == MODE1) {
 800075e:	4b91      	ldr	r3, [pc, #580]	@ (80009a4 <auto_run+0x268>)
 8000760:	781b      	ldrb	r3, [r3, #0]
 8000762:	2b01      	cmp	r3, #1
 8000764:	f040 811a 	bne.w	800099c <auto_run+0x260>
        switch (firstCoupleLedAutoState) {
 8000768:	4b8f      	ldr	r3, [pc, #572]	@ (80009a8 <auto_run+0x26c>)
 800076a:	781b      	ldrb	r3, [r3, #0]
 800076c:	2b03      	cmp	r3, #3
 800076e:	d863      	bhi.n	8000838 <auto_run+0xfc>
 8000770:	a201      	add	r2, pc, #4	@ (adr r2, 8000778 <auto_run+0x3c>)
 8000772:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000776:	bf00      	nop
 8000778:	08000789 	.word	0x08000789
 800077c:	08000797 	.word	0x08000797
 8000780:	080007cd 	.word	0x080007cd
 8000784:	08000803 	.word	0x08000803
            case LED_INIT:
                firstCoupleLedAutoState = RED;
 8000788:	4b87      	ldr	r3, [pc, #540]	@ (80009a8 <auto_run+0x26c>)
 800078a:	2201      	movs	r2, #1
 800078c:	701a      	strb	r2, [r3, #0]
                setTimer1(100);
 800078e:	2064      	movs	r0, #100	@ 0x64
 8000790:	f000 fcf6 	bl	8001180 <setTimer1>
                break;
 8000794:	e057      	b.n	8000846 <auto_run+0x10a>
            case RED:
                displayFirstLedCouple(RED);
 8000796:	2001      	movs	r0, #1
 8000798:	f7ff fd82 	bl	80002a0 <displayFirstLedCouple>
                if (timer1_flag == 1) {
 800079c:	4b83      	ldr	r3, [pc, #524]	@ (80009ac <auto_run+0x270>)
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	2b01      	cmp	r3, #1
 80007a2:	d14b      	bne.n	800083c <auto_run+0x100>
                    countdownFirstCoupleLed--;
 80007a4:	4b82      	ldr	r3, [pc, #520]	@ (80009b0 <auto_run+0x274>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	3b01      	subs	r3, #1
 80007aa:	4a81      	ldr	r2, [pc, #516]	@ (80009b0 <auto_run+0x274>)
 80007ac:	6013      	str	r3, [r2, #0]
                    if (countdownFirstCoupleLed == 0) {
 80007ae:	4b80      	ldr	r3, [pc, #512]	@ (80009b0 <auto_run+0x274>)
 80007b0:	681b      	ldr	r3, [r3, #0]
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d106      	bne.n	80007c4 <auto_run+0x88>
                        countdownFirstCoupleLed = greenDelay;
 80007b6:	4b7f      	ldr	r3, [pc, #508]	@ (80009b4 <auto_run+0x278>)
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	4a7d      	ldr	r2, [pc, #500]	@ (80009b0 <auto_run+0x274>)
 80007bc:	6013      	str	r3, [r2, #0]
                        firstCoupleLedAutoState = GREEN;
 80007be:	4b7a      	ldr	r3, [pc, #488]	@ (80009a8 <auto_run+0x26c>)
 80007c0:	2202      	movs	r2, #2
 80007c2:	701a      	strb	r2, [r3, #0]
                    }
                    setTimer1(100);
 80007c4:	2064      	movs	r0, #100	@ 0x64
 80007c6:	f000 fcdb 	bl	8001180 <setTimer1>
                }
                break;
 80007ca:	e037      	b.n	800083c <auto_run+0x100>
            case GREEN:
                displayFirstLedCouple(GREEN);
 80007cc:	2002      	movs	r0, #2
 80007ce:	f7ff fd67 	bl	80002a0 <displayFirstLedCouple>
                if (timer1_flag == 1) {
 80007d2:	4b76      	ldr	r3, [pc, #472]	@ (80009ac <auto_run+0x270>)
 80007d4:	681b      	ldr	r3, [r3, #0]
 80007d6:	2b01      	cmp	r3, #1
 80007d8:	d132      	bne.n	8000840 <auto_run+0x104>
                    countdownFirstCoupleLed--;
 80007da:	4b75      	ldr	r3, [pc, #468]	@ (80009b0 <auto_run+0x274>)
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	3b01      	subs	r3, #1
 80007e0:	4a73      	ldr	r2, [pc, #460]	@ (80009b0 <auto_run+0x274>)
 80007e2:	6013      	str	r3, [r2, #0]
                    if (countdownFirstCoupleLed == 0) {
 80007e4:	4b72      	ldr	r3, [pc, #456]	@ (80009b0 <auto_run+0x274>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d106      	bne.n	80007fa <auto_run+0xbe>
                        countdownFirstCoupleLed = yellowDelay;
 80007ec:	4b72      	ldr	r3, [pc, #456]	@ (80009b8 <auto_run+0x27c>)
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	4a6f      	ldr	r2, [pc, #444]	@ (80009b0 <auto_run+0x274>)
 80007f2:	6013      	str	r3, [r2, #0]
                        firstCoupleLedAutoState = YELLOW;
 80007f4:	4b6c      	ldr	r3, [pc, #432]	@ (80009a8 <auto_run+0x26c>)
 80007f6:	2203      	movs	r2, #3
 80007f8:	701a      	strb	r2, [r3, #0]
                    }
                    setTimer1(100);
 80007fa:	2064      	movs	r0, #100	@ 0x64
 80007fc:	f000 fcc0 	bl	8001180 <setTimer1>
                }
                break;
 8000800:	e01e      	b.n	8000840 <auto_run+0x104>
            case YELLOW:
                displayFirstLedCouple(YELLOW);
 8000802:	2003      	movs	r0, #3
 8000804:	f7ff fd4c 	bl	80002a0 <displayFirstLedCouple>
                if (timer1_flag == 1) {
 8000808:	4b68      	ldr	r3, [pc, #416]	@ (80009ac <auto_run+0x270>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	2b01      	cmp	r3, #1
 800080e:	d119      	bne.n	8000844 <auto_run+0x108>
                    countdownFirstCoupleLed--;
 8000810:	4b67      	ldr	r3, [pc, #412]	@ (80009b0 <auto_run+0x274>)
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	3b01      	subs	r3, #1
 8000816:	4a66      	ldr	r2, [pc, #408]	@ (80009b0 <auto_run+0x274>)
 8000818:	6013      	str	r3, [r2, #0]
                    if (countdownFirstCoupleLed == 0) {
 800081a:	4b65      	ldr	r3, [pc, #404]	@ (80009b0 <auto_run+0x274>)
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	2b00      	cmp	r3, #0
 8000820:	d106      	bne.n	8000830 <auto_run+0xf4>
                        countdownFirstCoupleLed = redDelay;
 8000822:	4b66      	ldr	r3, [pc, #408]	@ (80009bc <auto_run+0x280>)
 8000824:	681b      	ldr	r3, [r3, #0]
 8000826:	4a62      	ldr	r2, [pc, #392]	@ (80009b0 <auto_run+0x274>)
 8000828:	6013      	str	r3, [r2, #0]
                        firstCoupleLedAutoState = RED;
 800082a:	4b5f      	ldr	r3, [pc, #380]	@ (80009a8 <auto_run+0x26c>)
 800082c:	2201      	movs	r2, #1
 800082e:	701a      	strb	r2, [r3, #0]
                    }
                    setTimer1(100);  // Reset timer1
 8000830:	2064      	movs	r0, #100	@ 0x64
 8000832:	f000 fca5 	bl	8001180 <setTimer1>
                }
                break;
 8000836:	e005      	b.n	8000844 <auto_run+0x108>
            default:
                break;
 8000838:	bf00      	nop
 800083a:	e004      	b.n	8000846 <auto_run+0x10a>
                break;
 800083c:	bf00      	nop
 800083e:	e002      	b.n	8000846 <auto_run+0x10a>
                break;
 8000840:	bf00      	nop
 8000842:	e000      	b.n	8000846 <auto_run+0x10a>
                break;
 8000844:	bf00      	nop
        }

        switch (secondCoupleLedAutoState) {
 8000846:	4b5e      	ldr	r3, [pc, #376]	@ (80009c0 <auto_run+0x284>)
 8000848:	781b      	ldrb	r3, [r3, #0]
 800084a:	2b03      	cmp	r3, #3
 800084c:	d862      	bhi.n	8000914 <auto_run+0x1d8>
 800084e:	a201      	add	r2, pc, #4	@ (adr r2, 8000854 <auto_run+0x118>)
 8000850:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000854:	08000865 	.word	0x08000865
 8000858:	08000873 	.word	0x08000873
 800085c:	080008a9 	.word	0x080008a9
 8000860:	080008df 	.word	0x080008df
            case LED_INIT:
                secondCoupleLedAutoState = GREEN;
 8000864:	4b56      	ldr	r3, [pc, #344]	@ (80009c0 <auto_run+0x284>)
 8000866:	2202      	movs	r2, #2
 8000868:	701a      	strb	r2, [r3, #0]
                setTimer2(100);
 800086a:	2064      	movs	r0, #100	@ 0x64
 800086c:	f000 fc9c 	bl	80011a8 <setTimer2>
                break;
 8000870:	e057      	b.n	8000922 <auto_run+0x1e6>
            case RED:
                displaySecondLedCouple(RED);
 8000872:	2001      	movs	r0, #1
 8000874:	f7ff fd70 	bl	8000358 <displaySecondLedCouple>
                if (timer2_flag == 1) {
 8000878:	4b52      	ldr	r3, [pc, #328]	@ (80009c4 <auto_run+0x288>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	2b01      	cmp	r3, #1
 800087e:	d14b      	bne.n	8000918 <auto_run+0x1dc>
                    countdownSecondCoupleLed--;
 8000880:	4b51      	ldr	r3, [pc, #324]	@ (80009c8 <auto_run+0x28c>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	3b01      	subs	r3, #1
 8000886:	4a50      	ldr	r2, [pc, #320]	@ (80009c8 <auto_run+0x28c>)
 8000888:	6013      	str	r3, [r2, #0]
                    if (countdownSecondCoupleLed == 0) {
 800088a:	4b4f      	ldr	r3, [pc, #316]	@ (80009c8 <auto_run+0x28c>)
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	2b00      	cmp	r3, #0
 8000890:	d106      	bne.n	80008a0 <auto_run+0x164>
                        countdownSecondCoupleLed = greenDelay;
 8000892:	4b48      	ldr	r3, [pc, #288]	@ (80009b4 <auto_run+0x278>)
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	4a4c      	ldr	r2, [pc, #304]	@ (80009c8 <auto_run+0x28c>)
 8000898:	6013      	str	r3, [r2, #0]
                        secondCoupleLedAutoState = GREEN;
 800089a:	4b49      	ldr	r3, [pc, #292]	@ (80009c0 <auto_run+0x284>)
 800089c:	2202      	movs	r2, #2
 800089e:	701a      	strb	r2, [r3, #0]
                    }
                    setTimer2(100);
 80008a0:	2064      	movs	r0, #100	@ 0x64
 80008a2:	f000 fc81 	bl	80011a8 <setTimer2>
                }
                break;
 80008a6:	e037      	b.n	8000918 <auto_run+0x1dc>
            case GREEN:
                displaySecondLedCouple(GREEN);
 80008a8:	2002      	movs	r0, #2
 80008aa:	f7ff fd55 	bl	8000358 <displaySecondLedCouple>
                if (timer2_flag == 1) {
 80008ae:	4b45      	ldr	r3, [pc, #276]	@ (80009c4 <auto_run+0x288>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	2b01      	cmp	r3, #1
 80008b4:	d132      	bne.n	800091c <auto_run+0x1e0>
                    countdownSecondCoupleLed--;
 80008b6:	4b44      	ldr	r3, [pc, #272]	@ (80009c8 <auto_run+0x28c>)
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	3b01      	subs	r3, #1
 80008bc:	4a42      	ldr	r2, [pc, #264]	@ (80009c8 <auto_run+0x28c>)
 80008be:	6013      	str	r3, [r2, #0]
                    if (countdownSecondCoupleLed == 0) {
 80008c0:	4b41      	ldr	r3, [pc, #260]	@ (80009c8 <auto_run+0x28c>)
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d106      	bne.n	80008d6 <auto_run+0x19a>
                        countdownSecondCoupleLed = yellowDelay;
 80008c8:	4b3b      	ldr	r3, [pc, #236]	@ (80009b8 <auto_run+0x27c>)
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	4a3e      	ldr	r2, [pc, #248]	@ (80009c8 <auto_run+0x28c>)
 80008ce:	6013      	str	r3, [r2, #0]
                        secondCoupleLedAutoState = YELLOW;
 80008d0:	4b3b      	ldr	r3, [pc, #236]	@ (80009c0 <auto_run+0x284>)
 80008d2:	2203      	movs	r2, #3
 80008d4:	701a      	strb	r2, [r3, #0]
                    }
                    setTimer2(100);
 80008d6:	2064      	movs	r0, #100	@ 0x64
 80008d8:	f000 fc66 	bl	80011a8 <setTimer2>
                }
                break;
 80008dc:	e01e      	b.n	800091c <auto_run+0x1e0>
            case YELLOW:
                displaySecondLedCouple(YELLOW);
 80008de:	2003      	movs	r0, #3
 80008e0:	f7ff fd3a 	bl	8000358 <displaySecondLedCouple>
                if (timer2_flag == 1) {
 80008e4:	4b37      	ldr	r3, [pc, #220]	@ (80009c4 <auto_run+0x288>)
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	2b01      	cmp	r3, #1
 80008ea:	d119      	bne.n	8000920 <auto_run+0x1e4>
                    countdownSecondCoupleLed--;
 80008ec:	4b36      	ldr	r3, [pc, #216]	@ (80009c8 <auto_run+0x28c>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	3b01      	subs	r3, #1
 80008f2:	4a35      	ldr	r2, [pc, #212]	@ (80009c8 <auto_run+0x28c>)
 80008f4:	6013      	str	r3, [r2, #0]
                    if (countdownSecondCoupleLed == 0) {
 80008f6:	4b34      	ldr	r3, [pc, #208]	@ (80009c8 <auto_run+0x28c>)
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d106      	bne.n	800090c <auto_run+0x1d0>
                        countdownSecondCoupleLed = redDelay;
 80008fe:	4b2f      	ldr	r3, [pc, #188]	@ (80009bc <auto_run+0x280>)
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	4a31      	ldr	r2, [pc, #196]	@ (80009c8 <auto_run+0x28c>)
 8000904:	6013      	str	r3, [r2, #0]
                        secondCoupleLedAutoState = RED;
 8000906:	4b2e      	ldr	r3, [pc, #184]	@ (80009c0 <auto_run+0x284>)
 8000908:	2201      	movs	r2, #1
 800090a:	701a      	strb	r2, [r3, #0]
                    }
                    setTimer2(100);
 800090c:	2064      	movs	r0, #100	@ 0x64
 800090e:	f000 fc4b 	bl	80011a8 <setTimer2>
                }
                break;
 8000912:	e005      	b.n	8000920 <auto_run+0x1e4>
            default:
                break;
 8000914:	bf00      	nop
 8000916:	e004      	b.n	8000922 <auto_run+0x1e6>
                break;
 8000918:	bf00      	nop
 800091a:	e002      	b.n	8000922 <auto_run+0x1e6>
                break;
 800091c:	bf00      	nop
 800091e:	e000      	b.n	8000922 <auto_run+0x1e6>
                break;
 8000920:	bf00      	nop
        }

        switch (seg7AutoState) {
 8000922:	4b2a      	ldr	r3, [pc, #168]	@ (80009cc <auto_run+0x290>)
 8000924:	781b      	ldrb	r3, [r3, #0]
 8000926:	2b02      	cmp	r3, #2
 8000928:	d020      	beq.n	800096c <auto_run+0x230>
 800092a:	2b02      	cmp	r3, #2
 800092c:	dc31      	bgt.n	8000992 <auto_run+0x256>
 800092e:	2b00      	cmp	r3, #0
 8000930:	d002      	beq.n	8000938 <auto_run+0x1fc>
 8000932:	2b01      	cmp	r3, #1
 8000934:	d007      	beq.n	8000946 <auto_run+0x20a>
                    seg7AutoState = FIRST;
                    setTimer3(50);
                }
                break;
            default:
                break;
 8000936:	e02c      	b.n	8000992 <auto_run+0x256>
                seg7AutoState = FIRST;
 8000938:	4b24      	ldr	r3, [pc, #144]	@ (80009cc <auto_run+0x290>)
 800093a:	2201      	movs	r2, #1
 800093c:	701a      	strb	r2, [r3, #0]
                setTimer3(1);
 800093e:	2001      	movs	r0, #1
 8000940:	f000 fc46 	bl	80011d0 <setTimer3>
                break;
 8000944:	e02a      	b.n	800099c <auto_run+0x260>
                if (timer3_flag == 1) {
 8000946:	4b22      	ldr	r3, [pc, #136]	@ (80009d0 <auto_run+0x294>)
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	2b01      	cmp	r3, #1
 800094c:	d123      	bne.n	8000996 <auto_run+0x25a>
                    showTimeDelay_First(countdownFirstCoupleLed, countdownSecondCoupleLed);
 800094e:	4b18      	ldr	r3, [pc, #96]	@ (80009b0 <auto_run+0x274>)
 8000950:	681b      	ldr	r3, [r3, #0]
 8000952:	4a1d      	ldr	r2, [pc, #116]	@ (80009c8 <auto_run+0x28c>)
 8000954:	6812      	ldr	r2, [r2, #0]
 8000956:	4611      	mov	r1, r2
 8000958:	4618      	mov	r0, r3
 800095a:	f7ff fe59 	bl	8000610 <showTimeDelay_First>
                    seg7AutoState = SECOND;
 800095e:	4b1b      	ldr	r3, [pc, #108]	@ (80009cc <auto_run+0x290>)
 8000960:	2202      	movs	r2, #2
 8000962:	701a      	strb	r2, [r3, #0]
                    setTimer3(50);
 8000964:	2032      	movs	r0, #50	@ 0x32
 8000966:	f000 fc33 	bl	80011d0 <setTimer3>
                break;
 800096a:	e014      	b.n	8000996 <auto_run+0x25a>
                if (timer3_flag == 1) {
 800096c:	4b18      	ldr	r3, [pc, #96]	@ (80009d0 <auto_run+0x294>)
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	2b01      	cmp	r3, #1
 8000972:	d112      	bne.n	800099a <auto_run+0x25e>
                    showTimeDelay_Second(countdownFirstCoupleLed, countdownSecondCoupleLed);
 8000974:	4b0e      	ldr	r3, [pc, #56]	@ (80009b0 <auto_run+0x274>)
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	4a13      	ldr	r2, [pc, #76]	@ (80009c8 <auto_run+0x28c>)
 800097a:	6812      	ldr	r2, [r2, #0]
 800097c:	4611      	mov	r1, r2
 800097e:	4618      	mov	r0, r3
 8000980:	f7ff fe70 	bl	8000664 <showTimeDelay_Second>
                    seg7AutoState = FIRST;
 8000984:	4b11      	ldr	r3, [pc, #68]	@ (80009cc <auto_run+0x290>)
 8000986:	2201      	movs	r2, #1
 8000988:	701a      	strb	r2, [r3, #0]
                    setTimer3(50);
 800098a:	2032      	movs	r0, #50	@ 0x32
 800098c:	f000 fc20 	bl	80011d0 <setTimer3>
                break;
 8000990:	e003      	b.n	800099a <auto_run+0x25e>
                break;
 8000992:	bf00      	nop
 8000994:	e002      	b.n	800099c <auto_run+0x260>
                break;
 8000996:	bf00      	nop
 8000998:	e000      	b.n	800099c <auto_run+0x260>
                break;
 800099a:	bf00      	nop
        }
    }
}
 800099c:	bf00      	nop
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	40010800 	.word	0x40010800
 80009a4:	20000080 	.word	0x20000080
 80009a8:	2000008a 	.word	0x2000008a
 80009ac:	200000e4 	.word	0x200000e4
 80009b0:	20000090 	.word	0x20000090
 80009b4:	20000044 	.word	0x20000044
 80009b8:	20000048 	.word	0x20000048
 80009bc:	20000040 	.word	0x20000040
 80009c0:	2000008b 	.word	0x2000008b
 80009c4:	200000ec 	.word	0x200000ec
 80009c8:	20000094 	.word	0x20000094
 80009cc:	2000008c 	.word	0x2000008c
 80009d0:	200000f4 	.word	0x200000f4

080009d4 <mode2_run>:
 *      Author: ASUS
 */

#include "fsm_manual.h"

void mode2_run() {
 80009d4:	b580      	push	{r7, lr}
 80009d6:	af00      	add	r7, sp, #0
    switch (mode2Toggle) {
 80009d8:	4b4e      	ldr	r3, [pc, #312]	@ (8000b14 <mode2_run+0x140>)
 80009da:	781b      	ldrb	r3, [r3, #0]
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d002      	beq.n	80009e6 <mode2_run+0x12>
 80009e0:	2b01      	cmp	r3, #1
 80009e2:	d00c      	beq.n	80009fe <mode2_run+0x2a>
                toggleLeds(RED);
                setTimer1(25);
            }
            break;
        default:
            break;
 80009e4:	e016      	b.n	8000a14 <mode2_run+0x40>
            HAL_GPIO_WritePin(GPIOA, RED1_Pin | YELLOW1_Pin | GREEN1_Pin | RED2_Pin | YELLOW2_Pin | GREEN2_Pin, GPIO_PIN_SET);
 80009e6:	2201      	movs	r2, #1
 80009e8:	217e      	movs	r1, #126	@ 0x7e
 80009ea:	484b      	ldr	r0, [pc, #300]	@ (8000b18 <mode2_run+0x144>)
 80009ec:	f001 f869 	bl	8001ac2 <HAL_GPIO_WritePin>
            mode2Toggle = TOGGLE;
 80009f0:	4b48      	ldr	r3, [pc, #288]	@ (8000b14 <mode2_run+0x140>)
 80009f2:	2201      	movs	r2, #1
 80009f4:	701a      	strb	r2, [r3, #0]
            setTimer1(25);
 80009f6:	2019      	movs	r0, #25
 80009f8:	f000 fbc2 	bl	8001180 <setTimer1>
            break;
 80009fc:	e00a      	b.n	8000a14 <mode2_run+0x40>
            if (timer1_flag == 1) {
 80009fe:	4b47      	ldr	r3, [pc, #284]	@ (8000b1c <mode2_run+0x148>)
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	2b01      	cmp	r3, #1
 8000a04:	d105      	bne.n	8000a12 <mode2_run+0x3e>
                toggleLeds(RED);
 8000a06:	2001      	movs	r0, #1
 8000a08:	f7ff fd02 	bl	8000410 <toggleLeds>
                setTimer1(25);
 8000a0c:	2019      	movs	r0, #25
 8000a0e:	f000 fbb7 	bl	8001180 <setTimer1>
            break;
 8000a12:	bf00      	nop
    }

    switch (mode2Increase) {
 8000a14:	4b42      	ldr	r3, [pc, #264]	@ (8000b20 <mode2_run+0x14c>)
 8000a16:	781b      	ldrb	r3, [r3, #0]
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d002      	beq.n	8000a22 <mode2_run+0x4e>
 8000a1c:	2b01      	cmp	r3, #1
 8000a1e:	d014      	beq.n	8000a4a <mode2_run+0x76>
                MODE = MODE1;
                setValues();
            }
            break;
        default:
            break;
 8000a20:	e03f      	b.n	8000aa2 <mode2_run+0xce>
            if (isButtonPressed(1) == 1) {
 8000a22:	2001      	movs	r0, #1
 8000a24:	f7ff fb92 	bl	800014c <isButtonPressed>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	2b01      	cmp	r3, #1
 8000a2c:	d136      	bne.n	8000a9c <mode2_run+0xc8>
                mode2Increase = INCREASE;
 8000a2e:	4b3c      	ldr	r3, [pc, #240]	@ (8000b20 <mode2_run+0x14c>)
 8000a30:	2201      	movs	r2, #1
 8000a32:	701a      	strb	r2, [r3, #0]
                redDelay += 1;
 8000a34:	4b3b      	ldr	r3, [pc, #236]	@ (8000b24 <mode2_run+0x150>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	3301      	adds	r3, #1
 8000a3a:	4a3a      	ldr	r2, [pc, #232]	@ (8000b24 <mode2_run+0x150>)
 8000a3c:	6013      	str	r3, [r2, #0]
                greenDelay += 1;
 8000a3e:	4b3a      	ldr	r3, [pc, #232]	@ (8000b28 <mode2_run+0x154>)
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	3301      	adds	r3, #1
 8000a44:	4a38      	ldr	r2, [pc, #224]	@ (8000b28 <mode2_run+0x154>)
 8000a46:	6013      	str	r3, [r2, #0]
            break;
 8000a48:	e028      	b.n	8000a9c <mode2_run+0xc8>
            if (isButtonPressed(1) == 1) {
 8000a4a:	2001      	movs	r0, #1
 8000a4c:	f7ff fb7e 	bl	800014c <isButtonPressed>
 8000a50:	4603      	mov	r3, r0
 8000a52:	2b01      	cmp	r3, #1
 8000a54:	d110      	bne.n	8000a78 <mode2_run+0xa4>
                redDelay += 1;
 8000a56:	4b33      	ldr	r3, [pc, #204]	@ (8000b24 <mode2_run+0x150>)
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	3301      	adds	r3, #1
 8000a5c:	4a31      	ldr	r2, [pc, #196]	@ (8000b24 <mode2_run+0x150>)
 8000a5e:	6013      	str	r3, [r2, #0]
                greenDelay += 1;
 8000a60:	4b31      	ldr	r3, [pc, #196]	@ (8000b28 <mode2_run+0x154>)
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	3301      	adds	r3, #1
 8000a66:	4a30      	ldr	r2, [pc, #192]	@ (8000b28 <mode2_run+0x154>)
 8000a68:	6013      	str	r3, [r2, #0]
                if (redDelay >= 99) redDelay = 1;
 8000a6a:	4b2e      	ldr	r3, [pc, #184]	@ (8000b24 <mode2_run+0x150>)
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	2b62      	cmp	r3, #98	@ 0x62
 8000a70:	dd02      	ble.n	8000a78 <mode2_run+0xa4>
 8000a72:	4b2c      	ldr	r3, [pc, #176]	@ (8000b24 <mode2_run+0x150>)
 8000a74:	2201      	movs	r2, #1
 8000a76:	601a      	str	r2, [r3, #0]
            if (isButtonPressed(2) == 1) {
 8000a78:	2002      	movs	r0, #2
 8000a7a:	f7ff fb67 	bl	800014c <isButtonPressed>
 8000a7e:	4603      	mov	r3, r0
 8000a80:	2b01      	cmp	r3, #1
 8000a82:	d10d      	bne.n	8000aa0 <mode2_run+0xcc>
                HAL_GPIO_WritePin(GPIOA, EN0_Pin | EN1_Pin | EN2_Pin | EN3_Pin | EN4_Pin | EN5_Pin, GPIO_PIN_SET);
 8000a84:	2201      	movs	r2, #1
 8000a86:	f44f 51fc 	mov.w	r1, #8064	@ 0x1f80
 8000a8a:	4823      	ldr	r0, [pc, #140]	@ (8000b18 <mode2_run+0x144>)
 8000a8c:	f001 f819 	bl	8001ac2 <HAL_GPIO_WritePin>
                MODE = MODE1;
 8000a90:	4b26      	ldr	r3, [pc, #152]	@ (8000b2c <mode2_run+0x158>)
 8000a92:	2201      	movs	r2, #1
 8000a94:	701a      	strb	r2, [r3, #0]
                setValues();
 8000a96:	f000 f9f9 	bl	8000e8c <setValues>
            break;
 8000a9a:	e001      	b.n	8000aa0 <mode2_run+0xcc>
            break;
 8000a9c:	bf00      	nop
 8000a9e:	e000      	b.n	8000aa2 <mode2_run+0xce>
            break;
 8000aa0:	bf00      	nop
    }

    switch (mode2Seg) {
 8000aa2:	4b23      	ldr	r3, [pc, #140]	@ (8000b30 <mode2_run+0x15c>)
 8000aa4:	781b      	ldrb	r3, [r3, #0]
 8000aa6:	2b02      	cmp	r3, #2
 8000aa8:	d01d      	beq.n	8000ae6 <mode2_run+0x112>
 8000aaa:	2b02      	cmp	r3, #2
 8000aac:	dc2b      	bgt.n	8000b06 <mode2_run+0x132>
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d002      	beq.n	8000ab8 <mode2_run+0xe4>
 8000ab2:	2b01      	cmp	r3, #1
 8000ab4:	d007      	beq.n	8000ac6 <mode2_run+0xf2>
                setTimer2(25);
                mode2Seg = FIRST;
            }
            break;
        default:
            break;
 8000ab6:	e026      	b.n	8000b06 <mode2_run+0x132>
            mode2Seg = FIRST;
 8000ab8:	4b1d      	ldr	r3, [pc, #116]	@ (8000b30 <mode2_run+0x15c>)
 8000aba:	2201      	movs	r2, #1
 8000abc:	701a      	strb	r2, [r3, #0]
            setTimer2(25);
 8000abe:	2019      	movs	r0, #25
 8000ac0:	f000 fb72 	bl	80011a8 <setTimer2>
            break;
 8000ac4:	e024      	b.n	8000b10 <mode2_run+0x13c>
            if (timer2_flag == 1) {
 8000ac6:	4b1b      	ldr	r3, [pc, #108]	@ (8000b34 <mode2_run+0x160>)
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	2b01      	cmp	r3, #1
 8000acc:	d11d      	bne.n	8000b0a <mode2_run+0x136>
                showTimeDelay1(redDelay);
 8000ace:	4b15      	ldr	r3, [pc, #84]	@ (8000b24 <mode2_run+0x150>)
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	f7ff fdfa 	bl	80006cc <showTimeDelay1>
                mode2Seg = SECOND;
 8000ad8:	4b15      	ldr	r3, [pc, #84]	@ (8000b30 <mode2_run+0x15c>)
 8000ada:	2202      	movs	r2, #2
 8000adc:	701a      	strb	r2, [r3, #0]
                setTimer2(25);
 8000ade:	2019      	movs	r0, #25
 8000ae0:	f000 fb62 	bl	80011a8 <setTimer2>
            break;
 8000ae4:	e011      	b.n	8000b0a <mode2_run+0x136>
            if (timer2_flag == 1) {
 8000ae6:	4b13      	ldr	r3, [pc, #76]	@ (8000b34 <mode2_run+0x160>)
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	2b01      	cmp	r3, #1
 8000aec:	d10f      	bne.n	8000b0e <mode2_run+0x13a>
                showTimeDelay2(redDelay);
 8000aee:	4b0d      	ldr	r3, [pc, #52]	@ (8000b24 <mode2_run+0x150>)
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	4618      	mov	r0, r3
 8000af4:	f7ff fe04 	bl	8000700 <showTimeDelay2>
                setTimer2(25);
 8000af8:	2019      	movs	r0, #25
 8000afa:	f000 fb55 	bl	80011a8 <setTimer2>
                mode2Seg = FIRST;
 8000afe:	4b0c      	ldr	r3, [pc, #48]	@ (8000b30 <mode2_run+0x15c>)
 8000b00:	2201      	movs	r2, #1
 8000b02:	701a      	strb	r2, [r3, #0]
            break;
 8000b04:	e003      	b.n	8000b0e <mode2_run+0x13a>
            break;
 8000b06:	bf00      	nop
 8000b08:	e002      	b.n	8000b10 <mode2_run+0x13c>
            break;
 8000b0a:	bf00      	nop
 8000b0c:	e000      	b.n	8000b10 <mode2_run+0x13c>
            break;
 8000b0e:	bf00      	nop
    }
}
 8000b10:	bf00      	nop
 8000b12:	bd80      	pop	{r7, pc}
 8000b14:	20000081 	.word	0x20000081
 8000b18:	40010800 	.word	0x40010800
 8000b1c:	200000e4 	.word	0x200000e4
 8000b20:	20000083 	.word	0x20000083
 8000b24:	20000040 	.word	0x20000040
 8000b28:	20000044 	.word	0x20000044
 8000b2c:	20000080 	.word	0x20000080
 8000b30:	20000082 	.word	0x20000082
 8000b34:	200000ec 	.word	0x200000ec

08000b38 <mode3_run>:

void mode3_run() {
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0
    switch (mode3Toggle) {
 8000b3c:	4b4e      	ldr	r3, [pc, #312]	@ (8000c78 <mode3_run+0x140>)
 8000b3e:	781b      	ldrb	r3, [r3, #0]
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d002      	beq.n	8000b4a <mode3_run+0x12>
 8000b44:	2b01      	cmp	r3, #1
 8000b46:	d00c      	beq.n	8000b62 <mode3_run+0x2a>
                toggleLeds(YELLOW);
                setTimer3(25);
            }
            break;
        default:
            break;
 8000b48:	e016      	b.n	8000b78 <mode3_run+0x40>
            HAL_GPIO_WritePin(GPIOA, RED1_Pin | YELLOW1_Pin | GREEN1_Pin | RED2_Pin | YELLOW2_Pin | GREEN2_Pin, GPIO_PIN_SET);
 8000b4a:	2201      	movs	r2, #1
 8000b4c:	217e      	movs	r1, #126	@ 0x7e
 8000b4e:	484b      	ldr	r0, [pc, #300]	@ (8000c7c <mode3_run+0x144>)
 8000b50:	f000 ffb7 	bl	8001ac2 <HAL_GPIO_WritePin>
            mode3Toggle = TOGGLE;
 8000b54:	4b48      	ldr	r3, [pc, #288]	@ (8000c78 <mode3_run+0x140>)
 8000b56:	2201      	movs	r2, #1
 8000b58:	701a      	strb	r2, [r3, #0]
            setTimer3(25);
 8000b5a:	2019      	movs	r0, #25
 8000b5c:	f000 fb38 	bl	80011d0 <setTimer3>
            break;
 8000b60:	e00a      	b.n	8000b78 <mode3_run+0x40>
            if (timer3_flag == 1) {
 8000b62:	4b47      	ldr	r3, [pc, #284]	@ (8000c80 <mode3_run+0x148>)
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	2b01      	cmp	r3, #1
 8000b68:	d105      	bne.n	8000b76 <mode3_run+0x3e>
                toggleLeds(YELLOW);
 8000b6a:	2003      	movs	r0, #3
 8000b6c:	f7ff fc50 	bl	8000410 <toggleLeds>
                setTimer3(25);
 8000b70:	2019      	movs	r0, #25
 8000b72:	f000 fb2d 	bl	80011d0 <setTimer3>
            break;
 8000b76:	bf00      	nop
    }

    switch (mode3Increase) {
 8000b78:	4b42      	ldr	r3, [pc, #264]	@ (8000c84 <mode3_run+0x14c>)
 8000b7a:	781b      	ldrb	r3, [r3, #0]
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d002      	beq.n	8000b86 <mode3_run+0x4e>
 8000b80:	2b01      	cmp	r3, #1
 8000b82:	d014      	beq.n	8000bae <mode3_run+0x76>
                MODE = MODE1;
                setValues();
            }
            break;
        default:
            break;
 8000b84:	e03f      	b.n	8000c06 <mode3_run+0xce>
            if (isButtonPressed(1) == 1) {
 8000b86:	2001      	movs	r0, #1
 8000b88:	f7ff fae0 	bl	800014c <isButtonPressed>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	2b01      	cmp	r3, #1
 8000b90:	d136      	bne.n	8000c00 <mode3_run+0xc8>
                mode3Increase = INCREASE;
 8000b92:	4b3c      	ldr	r3, [pc, #240]	@ (8000c84 <mode3_run+0x14c>)
 8000b94:	2201      	movs	r2, #1
 8000b96:	701a      	strb	r2, [r3, #0]
                yellowDelay += 1;
 8000b98:	4b3b      	ldr	r3, [pc, #236]	@ (8000c88 <mode3_run+0x150>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	3301      	adds	r3, #1
 8000b9e:	4a3a      	ldr	r2, [pc, #232]	@ (8000c88 <mode3_run+0x150>)
 8000ba0:	6013      	str	r3, [r2, #0]
                redDelay += 1;
 8000ba2:	4b3a      	ldr	r3, [pc, #232]	@ (8000c8c <mode3_run+0x154>)
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	3301      	adds	r3, #1
 8000ba8:	4a38      	ldr	r2, [pc, #224]	@ (8000c8c <mode3_run+0x154>)
 8000baa:	6013      	str	r3, [r2, #0]
            break;
 8000bac:	e028      	b.n	8000c00 <mode3_run+0xc8>
            if (isButtonPressed(1) == 1) {
 8000bae:	2001      	movs	r0, #1
 8000bb0:	f7ff facc 	bl	800014c <isButtonPressed>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	2b01      	cmp	r3, #1
 8000bb8:	d110      	bne.n	8000bdc <mode3_run+0xa4>
                yellowDelay += 1;
 8000bba:	4b33      	ldr	r3, [pc, #204]	@ (8000c88 <mode3_run+0x150>)
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	3301      	adds	r3, #1
 8000bc0:	4a31      	ldr	r2, [pc, #196]	@ (8000c88 <mode3_run+0x150>)
 8000bc2:	6013      	str	r3, [r2, #0]
                redDelay += 1;
 8000bc4:	4b31      	ldr	r3, [pc, #196]	@ (8000c8c <mode3_run+0x154>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	3301      	adds	r3, #1
 8000bca:	4a30      	ldr	r2, [pc, #192]	@ (8000c8c <mode3_run+0x154>)
 8000bcc:	6013      	str	r3, [r2, #0]
                if (yellowDelay >= 99) yellowDelay = 1;
 8000bce:	4b2e      	ldr	r3, [pc, #184]	@ (8000c88 <mode3_run+0x150>)
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	2b62      	cmp	r3, #98	@ 0x62
 8000bd4:	dd02      	ble.n	8000bdc <mode3_run+0xa4>
 8000bd6:	4b2c      	ldr	r3, [pc, #176]	@ (8000c88 <mode3_run+0x150>)
 8000bd8:	2201      	movs	r2, #1
 8000bda:	601a      	str	r2, [r3, #0]
            if (isButtonPressed(2) == 1) {
 8000bdc:	2002      	movs	r0, #2
 8000bde:	f7ff fab5 	bl	800014c <isButtonPressed>
 8000be2:	4603      	mov	r3, r0
 8000be4:	2b01      	cmp	r3, #1
 8000be6:	d10d      	bne.n	8000c04 <mode3_run+0xcc>
                HAL_GPIO_WritePin(GPIOA, EN0_Pin | EN1_Pin | EN2_Pin | EN3_Pin | EN4_Pin | EN5_Pin, GPIO_PIN_SET);
 8000be8:	2201      	movs	r2, #1
 8000bea:	f44f 51fc 	mov.w	r1, #8064	@ 0x1f80
 8000bee:	4823      	ldr	r0, [pc, #140]	@ (8000c7c <mode3_run+0x144>)
 8000bf0:	f000 ff67 	bl	8001ac2 <HAL_GPIO_WritePin>
                MODE = MODE1;
 8000bf4:	4b26      	ldr	r3, [pc, #152]	@ (8000c90 <mode3_run+0x158>)
 8000bf6:	2201      	movs	r2, #1
 8000bf8:	701a      	strb	r2, [r3, #0]
                setValues();
 8000bfa:	f000 f947 	bl	8000e8c <setValues>
            break;
 8000bfe:	e001      	b.n	8000c04 <mode3_run+0xcc>
            break;
 8000c00:	bf00      	nop
 8000c02:	e000      	b.n	8000c06 <mode3_run+0xce>
            break;
 8000c04:	bf00      	nop
    }

    switch (mode3Seg) {
 8000c06:	4b23      	ldr	r3, [pc, #140]	@ (8000c94 <mode3_run+0x15c>)
 8000c08:	781b      	ldrb	r3, [r3, #0]
 8000c0a:	2b02      	cmp	r3, #2
 8000c0c:	d01d      	beq.n	8000c4a <mode3_run+0x112>
 8000c0e:	2b02      	cmp	r3, #2
 8000c10:	dc2b      	bgt.n	8000c6a <mode3_run+0x132>
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d002      	beq.n	8000c1c <mode3_run+0xe4>
 8000c16:	2b01      	cmp	r3, #1
 8000c18:	d007      	beq.n	8000c2a <mode3_run+0xf2>
                setTimer4(25);
                mode3Seg = FIRST;
            }
            break;
        default:
            break;
 8000c1a:	e026      	b.n	8000c6a <mode3_run+0x132>
            mode3Seg = FIRST;
 8000c1c:	4b1d      	ldr	r3, [pc, #116]	@ (8000c94 <mode3_run+0x15c>)
 8000c1e:	2201      	movs	r2, #1
 8000c20:	701a      	strb	r2, [r3, #0]
            setTimer4(25);
 8000c22:	2019      	movs	r0, #25
 8000c24:	f000 fae8 	bl	80011f8 <setTimer4>
            break;
 8000c28:	e024      	b.n	8000c74 <mode3_run+0x13c>
            if (timer4_flag == 1) {
 8000c2a:	4b1b      	ldr	r3, [pc, #108]	@ (8000c98 <mode3_run+0x160>)
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	2b01      	cmp	r3, #1
 8000c30:	d11d      	bne.n	8000c6e <mode3_run+0x136>
                showTimeDelay1(yellowDelay);
 8000c32:	4b15      	ldr	r3, [pc, #84]	@ (8000c88 <mode3_run+0x150>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	4618      	mov	r0, r3
 8000c38:	f7ff fd48 	bl	80006cc <showTimeDelay1>
                mode3Seg = SECOND;
 8000c3c:	4b15      	ldr	r3, [pc, #84]	@ (8000c94 <mode3_run+0x15c>)
 8000c3e:	2202      	movs	r2, #2
 8000c40:	701a      	strb	r2, [r3, #0]
                setTimer4(25);
 8000c42:	2019      	movs	r0, #25
 8000c44:	f000 fad8 	bl	80011f8 <setTimer4>
            break;
 8000c48:	e011      	b.n	8000c6e <mode3_run+0x136>
            if (timer4_flag == 1) {
 8000c4a:	4b13      	ldr	r3, [pc, #76]	@ (8000c98 <mode3_run+0x160>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	2b01      	cmp	r3, #1
 8000c50:	d10f      	bne.n	8000c72 <mode3_run+0x13a>
                showTimeDelay2(yellowDelay);
 8000c52:	4b0d      	ldr	r3, [pc, #52]	@ (8000c88 <mode3_run+0x150>)
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	4618      	mov	r0, r3
 8000c58:	f7ff fd52 	bl	8000700 <showTimeDelay2>
                setTimer4(25);
 8000c5c:	2019      	movs	r0, #25
 8000c5e:	f000 facb 	bl	80011f8 <setTimer4>
                mode3Seg = FIRST;
 8000c62:	4b0c      	ldr	r3, [pc, #48]	@ (8000c94 <mode3_run+0x15c>)
 8000c64:	2201      	movs	r2, #1
 8000c66:	701a      	strb	r2, [r3, #0]
            break;
 8000c68:	e003      	b.n	8000c72 <mode3_run+0x13a>
            break;
 8000c6a:	bf00      	nop
 8000c6c:	e002      	b.n	8000c74 <mode3_run+0x13c>
            break;
 8000c6e:	bf00      	nop
 8000c70:	e000      	b.n	8000c74 <mode3_run+0x13c>
            break;
 8000c72:	bf00      	nop
    }
}
 8000c74:	bf00      	nop
 8000c76:	bd80      	pop	{r7, pc}
 8000c78:	20000084 	.word	0x20000084
 8000c7c:	40010800 	.word	0x40010800
 8000c80:	200000f4 	.word	0x200000f4
 8000c84:	20000086 	.word	0x20000086
 8000c88:	20000048 	.word	0x20000048
 8000c8c:	20000040 	.word	0x20000040
 8000c90:	20000080 	.word	0x20000080
 8000c94:	20000085 	.word	0x20000085
 8000c98:	200000fc 	.word	0x200000fc

08000c9c <mode4_run>:

void mode4_run() {
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	af00      	add	r7, sp, #0
    switch (mode4Toggle) {
 8000ca0:	4b4e      	ldr	r3, [pc, #312]	@ (8000ddc <mode4_run+0x140>)
 8000ca2:	781b      	ldrb	r3, [r3, #0]
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d002      	beq.n	8000cae <mode4_run+0x12>
 8000ca8:	2b01      	cmp	r3, #1
 8000caa:	d00c      	beq.n	8000cc6 <mode4_run+0x2a>
                toggleLeds(GREEN);
                setTimer5(25);
            }
            break;
        default:
            break;
 8000cac:	e016      	b.n	8000cdc <mode4_run+0x40>
            HAL_GPIO_WritePin(GPIOA, RED1_Pin | YELLOW1_Pin | GREEN1_Pin | RED2_Pin | YELLOW2_Pin | GREEN2_Pin, GPIO_PIN_SET);
 8000cae:	2201      	movs	r2, #1
 8000cb0:	217e      	movs	r1, #126	@ 0x7e
 8000cb2:	484b      	ldr	r0, [pc, #300]	@ (8000de0 <mode4_run+0x144>)
 8000cb4:	f000 ff05 	bl	8001ac2 <HAL_GPIO_WritePin>
            mode4Toggle = TOGGLE;
 8000cb8:	4b48      	ldr	r3, [pc, #288]	@ (8000ddc <mode4_run+0x140>)
 8000cba:	2201      	movs	r2, #1
 8000cbc:	701a      	strb	r2, [r3, #0]
            setTimer5(25);
 8000cbe:	2019      	movs	r0, #25
 8000cc0:	f000 faae 	bl	8001220 <setTimer5>
            break;
 8000cc4:	e00a      	b.n	8000cdc <mode4_run+0x40>
            if (timer5_flag == 1) {
 8000cc6:	4b47      	ldr	r3, [pc, #284]	@ (8000de4 <mode4_run+0x148>)
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	2b01      	cmp	r3, #1
 8000ccc:	d105      	bne.n	8000cda <mode4_run+0x3e>
                toggleLeds(GREEN);
 8000cce:	2002      	movs	r0, #2
 8000cd0:	f7ff fb9e 	bl	8000410 <toggleLeds>
                setTimer5(25);
 8000cd4:	2019      	movs	r0, #25
 8000cd6:	f000 faa3 	bl	8001220 <setTimer5>
            break;
 8000cda:	bf00      	nop
    }

    switch (mode4Increase) {
 8000cdc:	4b42      	ldr	r3, [pc, #264]	@ (8000de8 <mode4_run+0x14c>)
 8000cde:	781b      	ldrb	r3, [r3, #0]
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d002      	beq.n	8000cea <mode4_run+0x4e>
 8000ce4:	2b01      	cmp	r3, #1
 8000ce6:	d014      	beq.n	8000d12 <mode4_run+0x76>
                MODE = MODE1;
                setValues();
            }
            break;
        default:
            break;
 8000ce8:	e03f      	b.n	8000d6a <mode4_run+0xce>
            if (isButtonPressed(1) == 1) {
 8000cea:	2001      	movs	r0, #1
 8000cec:	f7ff fa2e 	bl	800014c <isButtonPressed>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	2b01      	cmp	r3, #1
 8000cf4:	d136      	bne.n	8000d64 <mode4_run+0xc8>
                mode4Increase = INCREASE;
 8000cf6:	4b3c      	ldr	r3, [pc, #240]	@ (8000de8 <mode4_run+0x14c>)
 8000cf8:	2201      	movs	r2, #1
 8000cfa:	701a      	strb	r2, [r3, #0]
                greenDelay += 1;
 8000cfc:	4b3b      	ldr	r3, [pc, #236]	@ (8000dec <mode4_run+0x150>)
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	3301      	adds	r3, #1
 8000d02:	4a3a      	ldr	r2, [pc, #232]	@ (8000dec <mode4_run+0x150>)
 8000d04:	6013      	str	r3, [r2, #0]
                redDelay += 1;
 8000d06:	4b3a      	ldr	r3, [pc, #232]	@ (8000df0 <mode4_run+0x154>)
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	3301      	adds	r3, #1
 8000d0c:	4a38      	ldr	r2, [pc, #224]	@ (8000df0 <mode4_run+0x154>)
 8000d0e:	6013      	str	r3, [r2, #0]
            break;
 8000d10:	e028      	b.n	8000d64 <mode4_run+0xc8>
            if (isButtonPressed(1) == 1) {
 8000d12:	2001      	movs	r0, #1
 8000d14:	f7ff fa1a 	bl	800014c <isButtonPressed>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	2b01      	cmp	r3, #1
 8000d1c:	d110      	bne.n	8000d40 <mode4_run+0xa4>
                greenDelay += 1;
 8000d1e:	4b33      	ldr	r3, [pc, #204]	@ (8000dec <mode4_run+0x150>)
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	3301      	adds	r3, #1
 8000d24:	4a31      	ldr	r2, [pc, #196]	@ (8000dec <mode4_run+0x150>)
 8000d26:	6013      	str	r3, [r2, #0]
                redDelay += 1;
 8000d28:	4b31      	ldr	r3, [pc, #196]	@ (8000df0 <mode4_run+0x154>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	3301      	adds	r3, #1
 8000d2e:	4a30      	ldr	r2, [pc, #192]	@ (8000df0 <mode4_run+0x154>)
 8000d30:	6013      	str	r3, [r2, #0]
                if (greenDelay >= 99) greenDelay = 1;
 8000d32:	4b2e      	ldr	r3, [pc, #184]	@ (8000dec <mode4_run+0x150>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	2b62      	cmp	r3, #98	@ 0x62
 8000d38:	dd02      	ble.n	8000d40 <mode4_run+0xa4>
 8000d3a:	4b2c      	ldr	r3, [pc, #176]	@ (8000dec <mode4_run+0x150>)
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	601a      	str	r2, [r3, #0]
            if (isButtonPressed(2) == 1) {
 8000d40:	2002      	movs	r0, #2
 8000d42:	f7ff fa03 	bl	800014c <isButtonPressed>
 8000d46:	4603      	mov	r3, r0
 8000d48:	2b01      	cmp	r3, #1
 8000d4a:	d10d      	bne.n	8000d68 <mode4_run+0xcc>
                HAL_GPIO_WritePin(GPIOA, EN0_Pin | EN1_Pin | EN2_Pin | EN3_Pin | EN4_Pin | EN5_Pin, GPIO_PIN_SET);
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	f44f 51fc 	mov.w	r1, #8064	@ 0x1f80
 8000d52:	4823      	ldr	r0, [pc, #140]	@ (8000de0 <mode4_run+0x144>)
 8000d54:	f000 feb5 	bl	8001ac2 <HAL_GPIO_WritePin>
                MODE = MODE1;
 8000d58:	4b26      	ldr	r3, [pc, #152]	@ (8000df4 <mode4_run+0x158>)
 8000d5a:	2201      	movs	r2, #1
 8000d5c:	701a      	strb	r2, [r3, #0]
                setValues();
 8000d5e:	f000 f895 	bl	8000e8c <setValues>
            break;
 8000d62:	e001      	b.n	8000d68 <mode4_run+0xcc>
            break;
 8000d64:	bf00      	nop
 8000d66:	e000      	b.n	8000d6a <mode4_run+0xce>
            break;
 8000d68:	bf00      	nop
    }

    switch (mode4Seg) {
 8000d6a:	4b23      	ldr	r3, [pc, #140]	@ (8000df8 <mode4_run+0x15c>)
 8000d6c:	781b      	ldrb	r3, [r3, #0]
 8000d6e:	2b02      	cmp	r3, #2
 8000d70:	d01d      	beq.n	8000dae <mode4_run+0x112>
 8000d72:	2b02      	cmp	r3, #2
 8000d74:	dc2b      	bgt.n	8000dce <mode4_run+0x132>
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d002      	beq.n	8000d80 <mode4_run+0xe4>
 8000d7a:	2b01      	cmp	r3, #1
 8000d7c:	d007      	beq.n	8000d8e <mode4_run+0xf2>
                setTimer6(25);
                mode4Seg = FIRST;
            }
            break;
        default:
            break;
 8000d7e:	e026      	b.n	8000dce <mode4_run+0x132>
            mode4Seg = FIRST;
 8000d80:	4b1d      	ldr	r3, [pc, #116]	@ (8000df8 <mode4_run+0x15c>)
 8000d82:	2201      	movs	r2, #1
 8000d84:	701a      	strb	r2, [r3, #0]
            setTimer6(25);
 8000d86:	2019      	movs	r0, #25
 8000d88:	f000 fa5e 	bl	8001248 <setTimer6>
            break;
 8000d8c:	e024      	b.n	8000dd8 <mode4_run+0x13c>
            if (timer6_flag == 1) {
 8000d8e:	4b1b      	ldr	r3, [pc, #108]	@ (8000dfc <mode4_run+0x160>)
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	2b01      	cmp	r3, #1
 8000d94:	d11d      	bne.n	8000dd2 <mode4_run+0x136>
                showTimeDelay1(greenDelay);
 8000d96:	4b15      	ldr	r3, [pc, #84]	@ (8000dec <mode4_run+0x150>)
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	f7ff fc96 	bl	80006cc <showTimeDelay1>
                mode4Seg = SECOND;
 8000da0:	4b15      	ldr	r3, [pc, #84]	@ (8000df8 <mode4_run+0x15c>)
 8000da2:	2202      	movs	r2, #2
 8000da4:	701a      	strb	r2, [r3, #0]
                setTimer6(25);
 8000da6:	2019      	movs	r0, #25
 8000da8:	f000 fa4e 	bl	8001248 <setTimer6>
            break;
 8000dac:	e011      	b.n	8000dd2 <mode4_run+0x136>
            if (timer6_flag == 1) {
 8000dae:	4b13      	ldr	r3, [pc, #76]	@ (8000dfc <mode4_run+0x160>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	2b01      	cmp	r3, #1
 8000db4:	d10f      	bne.n	8000dd6 <mode4_run+0x13a>
                showTimeDelay2(greenDelay);
 8000db6:	4b0d      	ldr	r3, [pc, #52]	@ (8000dec <mode4_run+0x150>)
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	4618      	mov	r0, r3
 8000dbc:	f7ff fca0 	bl	8000700 <showTimeDelay2>
                setTimer6(25);
 8000dc0:	2019      	movs	r0, #25
 8000dc2:	f000 fa41 	bl	8001248 <setTimer6>
                mode4Seg = FIRST;
 8000dc6:	4b0c      	ldr	r3, [pc, #48]	@ (8000df8 <mode4_run+0x15c>)
 8000dc8:	2201      	movs	r2, #1
 8000dca:	701a      	strb	r2, [r3, #0]
            break;
 8000dcc:	e003      	b.n	8000dd6 <mode4_run+0x13a>
            break;
 8000dce:	bf00      	nop
 8000dd0:	e002      	b.n	8000dd8 <mode4_run+0x13c>
            break;
 8000dd2:	bf00      	nop
 8000dd4:	e000      	b.n	8000dd8 <mode4_run+0x13c>
            break;
 8000dd6:	bf00      	nop
    }
}
 8000dd8:	bf00      	nop
 8000dda:	bd80      	pop	{r7, pc}
 8000ddc:	20000087 	.word	0x20000087
 8000de0:	40010800 	.word	0x40010800
 8000de4:	20000104 	.word	0x20000104
 8000de8:	20000089 	.word	0x20000089
 8000dec:	20000044 	.word	0x20000044
 8000df0:	20000040 	.word	0x20000040
 8000df4:	20000080 	.word	0x20000080
 8000df8:	20000088 	.word	0x20000088
 8000dfc:	2000010c 	.word	0x2000010c

08000e00 <manual_run>:

void manual_run() {
 8000e00:	b580      	push	{r7, lr}
 8000e02:	af00      	add	r7, sp, #0
    switch (MODE) {
 8000e04:	4b1f      	ldr	r3, [pc, #124]	@ (8000e84 <manual_run+0x84>)
 8000e06:	781b      	ldrb	r3, [r3, #0]
 8000e08:	2b04      	cmp	r3, #4
 8000e0a:	d01e      	beq.n	8000e4a <manual_run+0x4a>
 8000e0c:	2b04      	cmp	r3, #4
 8000e0e:	dc30      	bgt.n	8000e72 <manual_run+0x72>
 8000e10:	2b02      	cmp	r3, #2
 8000e12:	d002      	beq.n	8000e1a <manual_run+0x1a>
 8000e14:	2b03      	cmp	r3, #3
 8000e16:	d00c      	beq.n	8000e32 <manual_run+0x32>
                MODE = MODE1;
                setValues();
            }
            break;
        default:
            break;
 8000e18:	e02b      	b.n	8000e72 <manual_run+0x72>
            mode2_run();
 8000e1a:	f7ff fddb 	bl	80009d4 <mode2_run>
            if (isButtonPressed(0) == 1) {
 8000e1e:	2000      	movs	r0, #0
 8000e20:	f7ff f994 	bl	800014c <isButtonPressed>
 8000e24:	4603      	mov	r3, r0
 8000e26:	2b01      	cmp	r3, #1
 8000e28:	d125      	bne.n	8000e76 <manual_run+0x76>
                MODE = MODE3;
 8000e2a:	4b16      	ldr	r3, [pc, #88]	@ (8000e84 <manual_run+0x84>)
 8000e2c:	2203      	movs	r2, #3
 8000e2e:	701a      	strb	r2, [r3, #0]
            break;
 8000e30:	e021      	b.n	8000e76 <manual_run+0x76>
            mode3_run();
 8000e32:	f7ff fe81 	bl	8000b38 <mode3_run>
            if (isButtonPressed(0) == 1) {
 8000e36:	2000      	movs	r0, #0
 8000e38:	f7ff f988 	bl	800014c <isButtonPressed>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	2b01      	cmp	r3, #1
 8000e40:	d11b      	bne.n	8000e7a <manual_run+0x7a>
                MODE = MODE4;
 8000e42:	4b10      	ldr	r3, [pc, #64]	@ (8000e84 <manual_run+0x84>)
 8000e44:	2204      	movs	r2, #4
 8000e46:	701a      	strb	r2, [r3, #0]
            break;
 8000e48:	e017      	b.n	8000e7a <manual_run+0x7a>
            mode4_run();
 8000e4a:	f7ff ff27 	bl	8000c9c <mode4_run>
            if (isButtonPressed(0) == 1) {
 8000e4e:	2000      	movs	r0, #0
 8000e50:	f7ff f97c 	bl	800014c <isButtonPressed>
 8000e54:	4603      	mov	r3, r0
 8000e56:	2b01      	cmp	r3, #1
 8000e58:	d111      	bne.n	8000e7e <manual_run+0x7e>
                HAL_GPIO_WritePin(GPIOA, EN0_Pin | EN1_Pin | EN2_Pin | EN3_Pin | EN4_Pin | EN5_Pin, GPIO_PIN_SET);
 8000e5a:	2201      	movs	r2, #1
 8000e5c:	f44f 51fc 	mov.w	r1, #8064	@ 0x1f80
 8000e60:	4809      	ldr	r0, [pc, #36]	@ (8000e88 <manual_run+0x88>)
 8000e62:	f000 fe2e 	bl	8001ac2 <HAL_GPIO_WritePin>
                MODE = MODE1;
 8000e66:	4b07      	ldr	r3, [pc, #28]	@ (8000e84 <manual_run+0x84>)
 8000e68:	2201      	movs	r2, #1
 8000e6a:	701a      	strb	r2, [r3, #0]
                setValues();
 8000e6c:	f000 f80e 	bl	8000e8c <setValues>
            break;
 8000e70:	e005      	b.n	8000e7e <manual_run+0x7e>
            break;
 8000e72:	bf00      	nop
 8000e74:	e004      	b.n	8000e80 <manual_run+0x80>
            break;
 8000e76:	bf00      	nop
 8000e78:	e002      	b.n	8000e80 <manual_run+0x80>
            break;
 8000e7a:	bf00      	nop
 8000e7c:	e000      	b.n	8000e80 <manual_run+0x80>
            break;
 8000e7e:	bf00      	nop
    }
}
 8000e80:	bf00      	nop
 8000e82:	bd80      	pop	{r7, pc}
 8000e84:	20000080 	.word	0x20000080
 8000e88:	40010800 	.word	0x40010800

08000e8c <setValues>:


int countdownFirstCoupleLed;
int countdownSecondCoupleLed;

void setValues(void){
 8000e8c:	b480      	push	{r7}
 8000e8e:	af00      	add	r7, sp, #0
	MODE = MODE1;
 8000e90:	4b19      	ldr	r3, [pc, #100]	@ (8000ef8 <setValues+0x6c>)
 8000e92:	2201      	movs	r2, #1
 8000e94:	701a      	strb	r2, [r3, #0]

	mode2Toggle = TOGGLE_INIT;
 8000e96:	4b19      	ldr	r3, [pc, #100]	@ (8000efc <setValues+0x70>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	701a      	strb	r2, [r3, #0]
	mode2Seg = SEG_INIT;
 8000e9c:	4b18      	ldr	r3, [pc, #96]	@ (8000f00 <setValues+0x74>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	701a      	strb	r2, [r3, #0]
	mode2Increase = INCREASE_INIT;
 8000ea2:	4b18      	ldr	r3, [pc, #96]	@ (8000f04 <setValues+0x78>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	701a      	strb	r2, [r3, #0]

	mode3Toggle = TOGGLE_INIT;
 8000ea8:	4b17      	ldr	r3, [pc, #92]	@ (8000f08 <setValues+0x7c>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	701a      	strb	r2, [r3, #0]
	mode3Seg = SEG_INIT;
 8000eae:	4b17      	ldr	r3, [pc, #92]	@ (8000f0c <setValues+0x80>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	701a      	strb	r2, [r3, #0]
	mode3Increase = INCREASE_INIT;
 8000eb4:	4b16      	ldr	r3, [pc, #88]	@ (8000f10 <setValues+0x84>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	701a      	strb	r2, [r3, #0]

	mode4Toggle = TOGGLE_INIT;
 8000eba:	4b16      	ldr	r3, [pc, #88]	@ (8000f14 <setValues+0x88>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	701a      	strb	r2, [r3, #0]
	mode4Seg = SEG_INIT;
 8000ec0:	4b15      	ldr	r3, [pc, #84]	@ (8000f18 <setValues+0x8c>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	701a      	strb	r2, [r3, #0]
	mode4Increase = INCREASE_INIT;
 8000ec6:	4b15      	ldr	r3, [pc, #84]	@ (8000f1c <setValues+0x90>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	701a      	strb	r2, [r3, #0]

	firstCoupleLedAutoState = LED_INIT;
 8000ecc:	4b14      	ldr	r3, [pc, #80]	@ (8000f20 <setValues+0x94>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	701a      	strb	r2, [r3, #0]
	secondCoupleLedAutoState = LED_INIT;
 8000ed2:	4b14      	ldr	r3, [pc, #80]	@ (8000f24 <setValues+0x98>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	701a      	strb	r2, [r3, #0]
	seg7AutoState = SEG_INIT;
 8000ed8:	4b13      	ldr	r3, [pc, #76]	@ (8000f28 <setValues+0x9c>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	701a      	strb	r2, [r3, #0]

	countdownFirstCoupleLed = redDelay;
 8000ede:	4b13      	ldr	r3, [pc, #76]	@ (8000f2c <setValues+0xa0>)
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	4a13      	ldr	r2, [pc, #76]	@ (8000f30 <setValues+0xa4>)
 8000ee4:	6013      	str	r3, [r2, #0]
	countdownSecondCoupleLed = greenDelay;
 8000ee6:	4b13      	ldr	r3, [pc, #76]	@ (8000f34 <setValues+0xa8>)
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	4a13      	ldr	r2, [pc, #76]	@ (8000f38 <setValues+0xac>)
 8000eec:	6013      	str	r3, [r2, #0]
}
 8000eee:	bf00      	nop
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bc80      	pop	{r7}
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop
 8000ef8:	20000080 	.word	0x20000080
 8000efc:	20000081 	.word	0x20000081
 8000f00:	20000082 	.word	0x20000082
 8000f04:	20000083 	.word	0x20000083
 8000f08:	20000084 	.word	0x20000084
 8000f0c:	20000085 	.word	0x20000085
 8000f10:	20000086 	.word	0x20000086
 8000f14:	20000087 	.word	0x20000087
 8000f18:	20000088 	.word	0x20000088
 8000f1c:	20000089 	.word	0x20000089
 8000f20:	2000008a 	.word	0x2000008a
 8000f24:	2000008b 	.word	0x2000008b
 8000f28:	2000008c 	.word	0x2000008c
 8000f2c:	20000040 	.word	0x20000040
 8000f30:	20000090 	.word	0x20000090
 8000f34:	20000044 	.word	0x20000044
 8000f38:	20000094 	.word	0x20000094

08000f3c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f40:	f000 fabc 	bl	80014bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f44:	f000 f814 	bl	8000f70 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f48:	f000 f89a 	bl	8001080 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000f4c:	f000 f84c 	bl	8000fe8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000f50:	4806      	ldr	r0, [pc, #24]	@ (8000f6c <main+0x30>)
 8000f52:	f001 fa15 	bl	8002380 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  setValues();
 8000f56:	f7ff ff99 	bl	8000e8c <setValues>
  displayFirstLedCouple(LED_INIT);
 8000f5a:	2000      	movs	r0, #0
 8000f5c:	f7ff f9a0 	bl	80002a0 <displayFirstLedCouple>
  while (1)
  {
    /* USER CODE END WHILE */
	  auto_run();
 8000f60:	f7ff fbec 	bl	800073c <auto_run>
	  manual_run();
 8000f64:	f7ff ff4c 	bl	8000e00 <manual_run>
	  auto_run();
 8000f68:	bf00      	nop
 8000f6a:	e7f9      	b.n	8000f60 <main+0x24>
 8000f6c:	20000098 	.word	0x20000098

08000f70 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b090      	sub	sp, #64	@ 0x40
 8000f74:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f76:	f107 0318 	add.w	r3, r7, #24
 8000f7a:	2228      	movs	r2, #40	@ 0x28
 8000f7c:	2100      	movs	r1, #0
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f001 fd96 	bl	8002ab0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f84:	1d3b      	adds	r3, r7, #4
 8000f86:	2200      	movs	r2, #0
 8000f88:	601a      	str	r2, [r3, #0]
 8000f8a:	605a      	str	r2, [r3, #4]
 8000f8c:	609a      	str	r2, [r3, #8]
 8000f8e:	60da      	str	r2, [r3, #12]
 8000f90:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f92:	2302      	movs	r3, #2
 8000f94:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f96:	2301      	movs	r3, #1
 8000f98:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f9a:	2310      	movs	r3, #16
 8000f9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fa2:	f107 0318 	add.w	r3, r7, #24
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f000 fdbc 	bl	8001b24 <HAL_RCC_OscConfig>
 8000fac:	4603      	mov	r3, r0
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d001      	beq.n	8000fb6 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000fb2:	f000 f8de 	bl	8001172 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fb6:	230f      	movs	r3, #15
 8000fb8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000fca:	1d3b      	adds	r3, r7, #4
 8000fcc:	2100      	movs	r1, #0
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f001 f82a 	bl	8002028 <HAL_RCC_ClockConfig>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d001      	beq.n	8000fde <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000fda:	f000 f8ca 	bl	8001172 <Error_Handler>
  }
}
 8000fde:	bf00      	nop
 8000fe0:	3740      	adds	r7, #64	@ 0x40
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}
	...

08000fe8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b086      	sub	sp, #24
 8000fec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000fee:	f107 0308 	add.w	r3, r7, #8
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	601a      	str	r2, [r3, #0]
 8000ff6:	605a      	str	r2, [r3, #4]
 8000ff8:	609a      	str	r2, [r3, #8]
 8000ffa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ffc:	463b      	mov	r3, r7
 8000ffe:	2200      	movs	r2, #0
 8001000:	601a      	str	r2, [r3, #0]
 8001002:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001004:	4b1d      	ldr	r3, [pc, #116]	@ (800107c <MX_TIM2_Init+0x94>)
 8001006:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800100a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 800100c:	4b1b      	ldr	r3, [pc, #108]	@ (800107c <MX_TIM2_Init+0x94>)
 800100e:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8001012:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001014:	4b19      	ldr	r3, [pc, #100]	@ (800107c <MX_TIM2_Init+0x94>)
 8001016:	2200      	movs	r2, #0
 8001018:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10;
 800101a:	4b18      	ldr	r3, [pc, #96]	@ (800107c <MX_TIM2_Init+0x94>)
 800101c:	220a      	movs	r2, #10
 800101e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001020:	4b16      	ldr	r3, [pc, #88]	@ (800107c <MX_TIM2_Init+0x94>)
 8001022:	2200      	movs	r2, #0
 8001024:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001026:	4b15      	ldr	r3, [pc, #84]	@ (800107c <MX_TIM2_Init+0x94>)
 8001028:	2200      	movs	r2, #0
 800102a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800102c:	4813      	ldr	r0, [pc, #76]	@ (800107c <MX_TIM2_Init+0x94>)
 800102e:	f001 f957 	bl	80022e0 <HAL_TIM_Base_Init>
 8001032:	4603      	mov	r3, r0
 8001034:	2b00      	cmp	r3, #0
 8001036:	d001      	beq.n	800103c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001038:	f000 f89b 	bl	8001172 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800103c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001040:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001042:	f107 0308 	add.w	r3, r7, #8
 8001046:	4619      	mov	r1, r3
 8001048:	480c      	ldr	r0, [pc, #48]	@ (800107c <MX_TIM2_Init+0x94>)
 800104a:	f001 faed 	bl	8002628 <HAL_TIM_ConfigClockSource>
 800104e:	4603      	mov	r3, r0
 8001050:	2b00      	cmp	r3, #0
 8001052:	d001      	beq.n	8001058 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001054:	f000 f88d 	bl	8001172 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001058:	2300      	movs	r3, #0
 800105a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800105c:	2300      	movs	r3, #0
 800105e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001060:	463b      	mov	r3, r7
 8001062:	4619      	mov	r1, r3
 8001064:	4805      	ldr	r0, [pc, #20]	@ (800107c <MX_TIM2_Init+0x94>)
 8001066:	f001 fcb9 	bl	80029dc <HAL_TIMEx_MasterConfigSynchronization>
 800106a:	4603      	mov	r3, r0
 800106c:	2b00      	cmp	r3, #0
 800106e:	d001      	beq.n	8001074 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001070:	f000 f87f 	bl	8001172 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001074:	bf00      	nop
 8001076:	3718      	adds	r7, #24
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}
 800107c:	20000098 	.word	0x20000098

08001080 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b086      	sub	sp, #24
 8001084:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001086:	f107 0308 	add.w	r3, r7, #8
 800108a:	2200      	movs	r2, #0
 800108c:	601a      	str	r2, [r3, #0]
 800108e:	605a      	str	r2, [r3, #4]
 8001090:	609a      	str	r2, [r3, #8]
 8001092:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001094:	4b2b      	ldr	r3, [pc, #172]	@ (8001144 <MX_GPIO_Init+0xc4>)
 8001096:	699b      	ldr	r3, [r3, #24]
 8001098:	4a2a      	ldr	r2, [pc, #168]	@ (8001144 <MX_GPIO_Init+0xc4>)
 800109a:	f043 0304 	orr.w	r3, r3, #4
 800109e:	6193      	str	r3, [r2, #24]
 80010a0:	4b28      	ldr	r3, [pc, #160]	@ (8001144 <MX_GPIO_Init+0xc4>)
 80010a2:	699b      	ldr	r3, [r3, #24]
 80010a4:	f003 0304 	and.w	r3, r3, #4
 80010a8:	607b      	str	r3, [r7, #4]
 80010aa:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010ac:	4b25      	ldr	r3, [pc, #148]	@ (8001144 <MX_GPIO_Init+0xc4>)
 80010ae:	699b      	ldr	r3, [r3, #24]
 80010b0:	4a24      	ldr	r2, [pc, #144]	@ (8001144 <MX_GPIO_Init+0xc4>)
 80010b2:	f043 0308 	orr.w	r3, r3, #8
 80010b6:	6193      	str	r3, [r2, #24]
 80010b8:	4b22      	ldr	r3, [pc, #136]	@ (8001144 <MX_GPIO_Init+0xc4>)
 80010ba:	699b      	ldr	r3, [r3, #24]
 80010bc:	f003 0308 	and.w	r3, r3, #8
 80010c0:	603b      	str	r3, [r7, #0]
 80010c2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RED1_Pin|YELLOW1_Pin|GREEN1_Pin|RED2_Pin
 80010c4:	2200      	movs	r2, #0
 80010c6:	217e      	movs	r1, #126	@ 0x7e
 80010c8:	481f      	ldr	r0, [pc, #124]	@ (8001148 <MX_GPIO_Init+0xc8>)
 80010ca:	f000 fcfa 	bl	8001ac2 <HAL_GPIO_WritePin>
                          |YELLOW2_Pin|GREEN2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin
 80010ce:	2201      	movs	r2, #1
 80010d0:	f44f 51fc 	mov.w	r1, #8064	@ 0x1f80
 80010d4:	481c      	ldr	r0, [pc, #112]	@ (8001148 <MX_GPIO_Init+0xc8>)
 80010d6:	f000 fcf4 	bl	8001ac2 <HAL_GPIO_WritePin>
                          |EN4_Pin|EN5_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, A1_Pin|B1_Pin|C1_Pin|D2_Pin
 80010da:	2200      	movs	r2, #0
 80010dc:	f643 71ff 	movw	r1, #16383	@ 0x3fff
 80010e0:	481a      	ldr	r0, [pc, #104]	@ (800114c <MX_GPIO_Init+0xcc>)
 80010e2:	f000 fcee 	bl	8001ac2 <HAL_GPIO_WritePin>
                          |B2_Pin|C2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : RED1_Pin YELLOW1_Pin GREEN1_Pin RED2_Pin
                           YELLOW2_Pin GREEN2_Pin EN0_Pin EN1_Pin
                           EN2_Pin EN3_Pin EN4_Pin EN5_Pin */
  GPIO_InitStruct.Pin = RED1_Pin|YELLOW1_Pin|GREEN1_Pin|RED2_Pin
 80010e6:	f641 73fe 	movw	r3, #8190	@ 0x1ffe
 80010ea:	60bb      	str	r3, [r7, #8]
                          |YELLOW2_Pin|GREEN2_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin|EN4_Pin|EN5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010ec:	2301      	movs	r3, #1
 80010ee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f0:	2300      	movs	r3, #0
 80010f2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010f4:	2302      	movs	r3, #2
 80010f6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010f8:	f107 0308 	add.w	r3, r7, #8
 80010fc:	4619      	mov	r1, r3
 80010fe:	4812      	ldr	r0, [pc, #72]	@ (8001148 <MX_GPIO_Init+0xc8>)
 8001100:	f000 fb4c 	bl	800179c <HAL_GPIO_Init>

  /*Configure GPIO pins : A1_Pin B1_Pin C1_Pin D2_Pin
                           E2_Pin F2_Pin G2_Pin D1_Pin
                           E1_Pin F1_Pin G1_Pin A2_Pin
                           B2_Pin C2_Pin */
  GPIO_InitStruct.Pin = A1_Pin|B1_Pin|C1_Pin|D2_Pin
 8001104:	f643 73ff 	movw	r3, #16383	@ 0x3fff
 8001108:	60bb      	str	r3, [r7, #8]
                          |E2_Pin|F2_Pin|G2_Pin|D1_Pin
                          |E1_Pin|F1_Pin|G1_Pin|A2_Pin
                          |B2_Pin|C2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800110a:	2301      	movs	r3, #1
 800110c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800110e:	2300      	movs	r3, #0
 8001110:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001112:	2302      	movs	r3, #2
 8001114:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001116:	f107 0308 	add.w	r3, r7, #8
 800111a:	4619      	mov	r1, r3
 800111c:	480b      	ldr	r0, [pc, #44]	@ (800114c <MX_GPIO_Init+0xcc>)
 800111e:	f000 fb3d 	bl	800179c <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON1_Pin BUTTON2_Pin BUTTON3_Pin */
  GPIO_InitStruct.Pin = BUTTON1_Pin|BUTTON2_Pin|BUTTON3_Pin;
 8001122:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001126:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001128:	2300      	movs	r3, #0
 800112a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800112c:	2301      	movs	r3, #1
 800112e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001130:	f107 0308 	add.w	r3, r7, #8
 8001134:	4619      	mov	r1, r3
 8001136:	4804      	ldr	r0, [pc, #16]	@ (8001148 <MX_GPIO_Init+0xc8>)
 8001138:	f000 fb30 	bl	800179c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800113c:	bf00      	nop
 800113e:	3718      	adds	r7, #24
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}
 8001144:	40021000 	.word	0x40021000
 8001148:	40010800 	.word	0x40010800
 800114c:	40010c00 	.word	0x40010c00

08001150 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2) {
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001160:	d103      	bne.n	800116a <HAL_TIM_PeriodElapsedCallback+0x1a>
        timer_run();
 8001162:	f000 f885 	bl	8001270 <timer_run>
        getKeyInput();
 8001166:	f7ff f81b 	bl	80001a0 <getKeyInput>
    }
}
 800116a:	bf00      	nop
 800116c:	3708      	adds	r7, #8
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}

08001172 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001172:	b480      	push	{r7}
 8001174:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001176:	b672      	cpsid	i
}
 8001178:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800117a:	bf00      	nop
 800117c:	e7fd      	b.n	800117a <Error_Handler+0x8>
	...

08001180 <setTimer1>:
int timer5_flag = 0;

int timer6_counter = 0;
int timer6_flag = 0;

void setTimer1(int duration) {
 8001180:	b480      	push	{r7}
 8001182:	b083      	sub	sp, #12
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
    timer1_counter = duration;
 8001188:	4a05      	ldr	r2, [pc, #20]	@ (80011a0 <setTimer1+0x20>)
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	6013      	str	r3, [r2, #0]
    timer1_flag = 0;
 800118e:	4b05      	ldr	r3, [pc, #20]	@ (80011a4 <setTimer1+0x24>)
 8001190:	2200      	movs	r2, #0
 8001192:	601a      	str	r2, [r3, #0]
}
 8001194:	bf00      	nop
 8001196:	370c      	adds	r7, #12
 8001198:	46bd      	mov	sp, r7
 800119a:	bc80      	pop	{r7}
 800119c:	4770      	bx	lr
 800119e:	bf00      	nop
 80011a0:	200000e0 	.word	0x200000e0
 80011a4:	200000e4 	.word	0x200000e4

080011a8 <setTimer2>:

void setTimer2(int duration) {
 80011a8:	b480      	push	{r7}
 80011aa:	b083      	sub	sp, #12
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
    timer2_counter = duration;
 80011b0:	4a05      	ldr	r2, [pc, #20]	@ (80011c8 <setTimer2+0x20>)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	6013      	str	r3, [r2, #0]
    timer2_flag = 0;
 80011b6:	4b05      	ldr	r3, [pc, #20]	@ (80011cc <setTimer2+0x24>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	601a      	str	r2, [r3, #0]
}
 80011bc:	bf00      	nop
 80011be:	370c      	adds	r7, #12
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bc80      	pop	{r7}
 80011c4:	4770      	bx	lr
 80011c6:	bf00      	nop
 80011c8:	200000e8 	.word	0x200000e8
 80011cc:	200000ec 	.word	0x200000ec

080011d0 <setTimer3>:

void setTimer3(int duration) {
 80011d0:	b480      	push	{r7}
 80011d2:	b083      	sub	sp, #12
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
    timer3_counter = duration;
 80011d8:	4a05      	ldr	r2, [pc, #20]	@ (80011f0 <setTimer3+0x20>)
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	6013      	str	r3, [r2, #0]
    timer3_flag = 0;
 80011de:	4b05      	ldr	r3, [pc, #20]	@ (80011f4 <setTimer3+0x24>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	601a      	str	r2, [r3, #0]
}
 80011e4:	bf00      	nop
 80011e6:	370c      	adds	r7, #12
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bc80      	pop	{r7}
 80011ec:	4770      	bx	lr
 80011ee:	bf00      	nop
 80011f0:	200000f0 	.word	0x200000f0
 80011f4:	200000f4 	.word	0x200000f4

080011f8 <setTimer4>:

void setTimer4(int duration) {
 80011f8:	b480      	push	{r7}
 80011fa:	b083      	sub	sp, #12
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
    timer4_counter = duration;
 8001200:	4a05      	ldr	r2, [pc, #20]	@ (8001218 <setTimer4+0x20>)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	6013      	str	r3, [r2, #0]
    timer4_flag = 0;
 8001206:	4b05      	ldr	r3, [pc, #20]	@ (800121c <setTimer4+0x24>)
 8001208:	2200      	movs	r2, #0
 800120a:	601a      	str	r2, [r3, #0]
}
 800120c:	bf00      	nop
 800120e:	370c      	adds	r7, #12
 8001210:	46bd      	mov	sp, r7
 8001212:	bc80      	pop	{r7}
 8001214:	4770      	bx	lr
 8001216:	bf00      	nop
 8001218:	200000f8 	.word	0x200000f8
 800121c:	200000fc 	.word	0x200000fc

08001220 <setTimer5>:

void setTimer5(int duration) {
 8001220:	b480      	push	{r7}
 8001222:	b083      	sub	sp, #12
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
    timer5_counter = duration;
 8001228:	4a05      	ldr	r2, [pc, #20]	@ (8001240 <setTimer5+0x20>)
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	6013      	str	r3, [r2, #0]
    timer5_flag = 0;
 800122e:	4b05      	ldr	r3, [pc, #20]	@ (8001244 <setTimer5+0x24>)
 8001230:	2200      	movs	r2, #0
 8001232:	601a      	str	r2, [r3, #0]
}
 8001234:	bf00      	nop
 8001236:	370c      	adds	r7, #12
 8001238:	46bd      	mov	sp, r7
 800123a:	bc80      	pop	{r7}
 800123c:	4770      	bx	lr
 800123e:	bf00      	nop
 8001240:	20000100 	.word	0x20000100
 8001244:	20000104 	.word	0x20000104

08001248 <setTimer6>:

void setTimer6(int duration) {
 8001248:	b480      	push	{r7}
 800124a:	b083      	sub	sp, #12
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
    timer6_counter = duration;
 8001250:	4a05      	ldr	r2, [pc, #20]	@ (8001268 <setTimer6+0x20>)
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	6013      	str	r3, [r2, #0]
    timer6_flag = 0;
 8001256:	4b05      	ldr	r3, [pc, #20]	@ (800126c <setTimer6+0x24>)
 8001258:	2200      	movs	r2, #0
 800125a:	601a      	str	r2, [r3, #0]
}
 800125c:	bf00      	nop
 800125e:	370c      	adds	r7, #12
 8001260:	46bd      	mov	sp, r7
 8001262:	bc80      	pop	{r7}
 8001264:	4770      	bx	lr
 8001266:	bf00      	nop
 8001268:	20000108 	.word	0x20000108
 800126c:	2000010c 	.word	0x2000010c

08001270 <timer_run>:

void timer_run() {
 8001270:	b480      	push	{r7}
 8001272:	af00      	add	r7, sp, #0
    if (timer1_counter > 0) {
 8001274:	4b31      	ldr	r3, [pc, #196]	@ (800133c <timer_run+0xcc>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	2b00      	cmp	r3, #0
 800127a:	dd0b      	ble.n	8001294 <timer_run+0x24>
        timer1_counter--;
 800127c:	4b2f      	ldr	r3, [pc, #188]	@ (800133c <timer_run+0xcc>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	3b01      	subs	r3, #1
 8001282:	4a2e      	ldr	r2, [pc, #184]	@ (800133c <timer_run+0xcc>)
 8001284:	6013      	str	r3, [r2, #0]
        if (timer1_counter == 0) {
 8001286:	4b2d      	ldr	r3, [pc, #180]	@ (800133c <timer_run+0xcc>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	2b00      	cmp	r3, #0
 800128c:	d102      	bne.n	8001294 <timer_run+0x24>
            timer1_flag = 1;
 800128e:	4b2c      	ldr	r3, [pc, #176]	@ (8001340 <timer_run+0xd0>)
 8001290:	2201      	movs	r2, #1
 8001292:	601a      	str	r2, [r3, #0]
        }
    }

    if (timer2_counter > 0) {
 8001294:	4b2b      	ldr	r3, [pc, #172]	@ (8001344 <timer_run+0xd4>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	2b00      	cmp	r3, #0
 800129a:	dd0b      	ble.n	80012b4 <timer_run+0x44>
        timer2_counter--;
 800129c:	4b29      	ldr	r3, [pc, #164]	@ (8001344 <timer_run+0xd4>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	3b01      	subs	r3, #1
 80012a2:	4a28      	ldr	r2, [pc, #160]	@ (8001344 <timer_run+0xd4>)
 80012a4:	6013      	str	r3, [r2, #0]
        if (timer2_counter == 0) {
 80012a6:	4b27      	ldr	r3, [pc, #156]	@ (8001344 <timer_run+0xd4>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d102      	bne.n	80012b4 <timer_run+0x44>
            timer2_flag = 1;
 80012ae:	4b26      	ldr	r3, [pc, #152]	@ (8001348 <timer_run+0xd8>)
 80012b0:	2201      	movs	r2, #1
 80012b2:	601a      	str	r2, [r3, #0]
        }
    }

    if (timer3_counter > 0) {
 80012b4:	4b25      	ldr	r3, [pc, #148]	@ (800134c <timer_run+0xdc>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	dd0b      	ble.n	80012d4 <timer_run+0x64>
        timer3_counter--;
 80012bc:	4b23      	ldr	r3, [pc, #140]	@ (800134c <timer_run+0xdc>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	3b01      	subs	r3, #1
 80012c2:	4a22      	ldr	r2, [pc, #136]	@ (800134c <timer_run+0xdc>)
 80012c4:	6013      	str	r3, [r2, #0]
        if (timer3_counter == 0) {
 80012c6:	4b21      	ldr	r3, [pc, #132]	@ (800134c <timer_run+0xdc>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d102      	bne.n	80012d4 <timer_run+0x64>
            timer3_flag = 1;
 80012ce:	4b20      	ldr	r3, [pc, #128]	@ (8001350 <timer_run+0xe0>)
 80012d0:	2201      	movs	r2, #1
 80012d2:	601a      	str	r2, [r3, #0]
        }
    }

    if (timer4_counter > 0) {
 80012d4:	4b1f      	ldr	r3, [pc, #124]	@ (8001354 <timer_run+0xe4>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	dd0b      	ble.n	80012f4 <timer_run+0x84>
        timer4_counter--;
 80012dc:	4b1d      	ldr	r3, [pc, #116]	@ (8001354 <timer_run+0xe4>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	3b01      	subs	r3, #1
 80012e2:	4a1c      	ldr	r2, [pc, #112]	@ (8001354 <timer_run+0xe4>)
 80012e4:	6013      	str	r3, [r2, #0]
        if (timer4_counter == 0) {
 80012e6:	4b1b      	ldr	r3, [pc, #108]	@ (8001354 <timer_run+0xe4>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d102      	bne.n	80012f4 <timer_run+0x84>
            timer4_flag = 1;
 80012ee:	4b1a      	ldr	r3, [pc, #104]	@ (8001358 <timer_run+0xe8>)
 80012f0:	2201      	movs	r2, #1
 80012f2:	601a      	str	r2, [r3, #0]
        }
    }

    if (timer5_counter > 0) {
 80012f4:	4b19      	ldr	r3, [pc, #100]	@ (800135c <timer_run+0xec>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	dd0b      	ble.n	8001314 <timer_run+0xa4>
        timer5_counter--;
 80012fc:	4b17      	ldr	r3, [pc, #92]	@ (800135c <timer_run+0xec>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	3b01      	subs	r3, #1
 8001302:	4a16      	ldr	r2, [pc, #88]	@ (800135c <timer_run+0xec>)
 8001304:	6013      	str	r3, [r2, #0]
        if (timer5_counter == 0) {
 8001306:	4b15      	ldr	r3, [pc, #84]	@ (800135c <timer_run+0xec>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	2b00      	cmp	r3, #0
 800130c:	d102      	bne.n	8001314 <timer_run+0xa4>
            timer5_flag = 1;
 800130e:	4b14      	ldr	r3, [pc, #80]	@ (8001360 <timer_run+0xf0>)
 8001310:	2201      	movs	r2, #1
 8001312:	601a      	str	r2, [r3, #0]
        }
    }

    if (timer6_counter > 0) {
 8001314:	4b13      	ldr	r3, [pc, #76]	@ (8001364 <timer_run+0xf4>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	2b00      	cmp	r3, #0
 800131a:	dd0b      	ble.n	8001334 <timer_run+0xc4>
        timer6_counter--;
 800131c:	4b11      	ldr	r3, [pc, #68]	@ (8001364 <timer_run+0xf4>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	3b01      	subs	r3, #1
 8001322:	4a10      	ldr	r2, [pc, #64]	@ (8001364 <timer_run+0xf4>)
 8001324:	6013      	str	r3, [r2, #0]
        if (timer6_counter == 0) {
 8001326:	4b0f      	ldr	r3, [pc, #60]	@ (8001364 <timer_run+0xf4>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	2b00      	cmp	r3, #0
 800132c:	d102      	bne.n	8001334 <timer_run+0xc4>
            timer6_flag = 1;
 800132e:	4b0e      	ldr	r3, [pc, #56]	@ (8001368 <timer_run+0xf8>)
 8001330:	2201      	movs	r2, #1
 8001332:	601a      	str	r2, [r3, #0]
        }
    }
}
 8001334:	bf00      	nop
 8001336:	46bd      	mov	sp, r7
 8001338:	bc80      	pop	{r7}
 800133a:	4770      	bx	lr
 800133c:	200000e0 	.word	0x200000e0
 8001340:	200000e4 	.word	0x200000e4
 8001344:	200000e8 	.word	0x200000e8
 8001348:	200000ec 	.word	0x200000ec
 800134c:	200000f0 	.word	0x200000f0
 8001350:	200000f4 	.word	0x200000f4
 8001354:	200000f8 	.word	0x200000f8
 8001358:	200000fc 	.word	0x200000fc
 800135c:	20000100 	.word	0x20000100
 8001360:	20000104 	.word	0x20000104
 8001364:	20000108 	.word	0x20000108
 8001368:	2000010c 	.word	0x2000010c

0800136c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800136c:	b480      	push	{r7}
 800136e:	b083      	sub	sp, #12
 8001370:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001372:	4b0e      	ldr	r3, [pc, #56]	@ (80013ac <HAL_MspInit+0x40>)
 8001374:	699b      	ldr	r3, [r3, #24]
 8001376:	4a0d      	ldr	r2, [pc, #52]	@ (80013ac <HAL_MspInit+0x40>)
 8001378:	f043 0301 	orr.w	r3, r3, #1
 800137c:	6193      	str	r3, [r2, #24]
 800137e:	4b0b      	ldr	r3, [pc, #44]	@ (80013ac <HAL_MspInit+0x40>)
 8001380:	699b      	ldr	r3, [r3, #24]
 8001382:	f003 0301 	and.w	r3, r3, #1
 8001386:	607b      	str	r3, [r7, #4]
 8001388:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800138a:	4b08      	ldr	r3, [pc, #32]	@ (80013ac <HAL_MspInit+0x40>)
 800138c:	69db      	ldr	r3, [r3, #28]
 800138e:	4a07      	ldr	r2, [pc, #28]	@ (80013ac <HAL_MspInit+0x40>)
 8001390:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001394:	61d3      	str	r3, [r2, #28]
 8001396:	4b05      	ldr	r3, [pc, #20]	@ (80013ac <HAL_MspInit+0x40>)
 8001398:	69db      	ldr	r3, [r3, #28]
 800139a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800139e:	603b      	str	r3, [r7, #0]
 80013a0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013a2:	bf00      	nop
 80013a4:	370c      	adds	r7, #12
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bc80      	pop	{r7}
 80013aa:	4770      	bx	lr
 80013ac:	40021000 	.word	0x40021000

080013b0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b084      	sub	sp, #16
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80013c0:	d113      	bne.n	80013ea <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80013c2:	4b0c      	ldr	r3, [pc, #48]	@ (80013f4 <HAL_TIM_Base_MspInit+0x44>)
 80013c4:	69db      	ldr	r3, [r3, #28]
 80013c6:	4a0b      	ldr	r2, [pc, #44]	@ (80013f4 <HAL_TIM_Base_MspInit+0x44>)
 80013c8:	f043 0301 	orr.w	r3, r3, #1
 80013cc:	61d3      	str	r3, [r2, #28]
 80013ce:	4b09      	ldr	r3, [pc, #36]	@ (80013f4 <HAL_TIM_Base_MspInit+0x44>)
 80013d0:	69db      	ldr	r3, [r3, #28]
 80013d2:	f003 0301 	and.w	r3, r3, #1
 80013d6:	60fb      	str	r3, [r7, #12]
 80013d8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80013da:	2200      	movs	r2, #0
 80013dc:	2100      	movs	r1, #0
 80013de:	201c      	movs	r0, #28
 80013e0:	f000 f9a5 	bl	800172e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80013e4:	201c      	movs	r0, #28
 80013e6:	f000 f9be 	bl	8001766 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80013ea:	bf00      	nop
 80013ec:	3710      	adds	r7, #16
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	40021000 	.word	0x40021000

080013f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013f8:	b480      	push	{r7}
 80013fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80013fc:	bf00      	nop
 80013fe:	e7fd      	b.n	80013fc <NMI_Handler+0x4>

08001400 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001400:	b480      	push	{r7}
 8001402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001404:	bf00      	nop
 8001406:	e7fd      	b.n	8001404 <HardFault_Handler+0x4>

08001408 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800140c:	bf00      	nop
 800140e:	e7fd      	b.n	800140c <MemManage_Handler+0x4>

08001410 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001410:	b480      	push	{r7}
 8001412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001414:	bf00      	nop
 8001416:	e7fd      	b.n	8001414 <BusFault_Handler+0x4>

08001418 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001418:	b480      	push	{r7}
 800141a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800141c:	bf00      	nop
 800141e:	e7fd      	b.n	800141c <UsageFault_Handler+0x4>

08001420 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001424:	bf00      	nop
 8001426:	46bd      	mov	sp, r7
 8001428:	bc80      	pop	{r7}
 800142a:	4770      	bx	lr

0800142c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800142c:	b480      	push	{r7}
 800142e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001430:	bf00      	nop
 8001432:	46bd      	mov	sp, r7
 8001434:	bc80      	pop	{r7}
 8001436:	4770      	bx	lr

08001438 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001438:	b480      	push	{r7}
 800143a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800143c:	bf00      	nop
 800143e:	46bd      	mov	sp, r7
 8001440:	bc80      	pop	{r7}
 8001442:	4770      	bx	lr

08001444 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001448:	f000 f87e 	bl	8001548 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800144c:	bf00      	nop
 800144e:	bd80      	pop	{r7, pc}

08001450 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001454:	4802      	ldr	r0, [pc, #8]	@ (8001460 <TIM2_IRQHandler+0x10>)
 8001456:	f000 ffdf 	bl	8002418 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800145a:	bf00      	nop
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	20000098 	.word	0x20000098

08001464 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001468:	bf00      	nop
 800146a:	46bd      	mov	sp, r7
 800146c:	bc80      	pop	{r7}
 800146e:	4770      	bx	lr

08001470 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001470:	f7ff fff8 	bl	8001464 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001474:	480b      	ldr	r0, [pc, #44]	@ (80014a4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001476:	490c      	ldr	r1, [pc, #48]	@ (80014a8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001478:	4a0c      	ldr	r2, [pc, #48]	@ (80014ac <LoopFillZerobss+0x16>)
  movs r3, #0
 800147a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800147c:	e002      	b.n	8001484 <LoopCopyDataInit>

0800147e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800147e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001480:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001482:	3304      	adds	r3, #4

08001484 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001484:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001486:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001488:	d3f9      	bcc.n	800147e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800148a:	4a09      	ldr	r2, [pc, #36]	@ (80014b0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800148c:	4c09      	ldr	r4, [pc, #36]	@ (80014b4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800148e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001490:	e001      	b.n	8001496 <LoopFillZerobss>

08001492 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001492:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001494:	3204      	adds	r2, #4

08001496 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001496:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001498:	d3fb      	bcc.n	8001492 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800149a:	f001 fb11 	bl	8002ac0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800149e:	f7ff fd4d 	bl	8000f3c <main>
  bx lr
 80014a2:	4770      	bx	lr
  ldr r0, =_sdata
 80014a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014a8:	20000058 	.word	0x20000058
  ldr r2, =_sidata
 80014ac:	08002b58 	.word	0x08002b58
  ldr r2, =_sbss
 80014b0:	20000058 	.word	0x20000058
  ldr r4, =_ebss
 80014b4:	20000114 	.word	0x20000114

080014b8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80014b8:	e7fe      	b.n	80014b8 <ADC1_2_IRQHandler>
	...

080014bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014c0:	4b08      	ldr	r3, [pc, #32]	@ (80014e4 <HAL_Init+0x28>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4a07      	ldr	r2, [pc, #28]	@ (80014e4 <HAL_Init+0x28>)
 80014c6:	f043 0310 	orr.w	r3, r3, #16
 80014ca:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014cc:	2003      	movs	r0, #3
 80014ce:	f000 f923 	bl	8001718 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014d2:	200f      	movs	r0, #15
 80014d4:	f000 f808 	bl	80014e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014d8:	f7ff ff48 	bl	800136c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014dc:	2300      	movs	r3, #0
}
 80014de:	4618      	mov	r0, r3
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	40022000 	.word	0x40022000

080014e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b082      	sub	sp, #8
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014f0:	4b12      	ldr	r3, [pc, #72]	@ (800153c <HAL_InitTick+0x54>)
 80014f2:	681a      	ldr	r2, [r3, #0]
 80014f4:	4b12      	ldr	r3, [pc, #72]	@ (8001540 <HAL_InitTick+0x58>)
 80014f6:	781b      	ldrb	r3, [r3, #0]
 80014f8:	4619      	mov	r1, r3
 80014fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8001502:	fbb2 f3f3 	udiv	r3, r2, r3
 8001506:	4618      	mov	r0, r3
 8001508:	f000 f93b 	bl	8001782 <HAL_SYSTICK_Config>
 800150c:	4603      	mov	r3, r0
 800150e:	2b00      	cmp	r3, #0
 8001510:	d001      	beq.n	8001516 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001512:	2301      	movs	r3, #1
 8001514:	e00e      	b.n	8001534 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	2b0f      	cmp	r3, #15
 800151a:	d80a      	bhi.n	8001532 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800151c:	2200      	movs	r2, #0
 800151e:	6879      	ldr	r1, [r7, #4]
 8001520:	f04f 30ff 	mov.w	r0, #4294967295
 8001524:	f000 f903 	bl	800172e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001528:	4a06      	ldr	r2, [pc, #24]	@ (8001544 <HAL_InitTick+0x5c>)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800152e:	2300      	movs	r3, #0
 8001530:	e000      	b.n	8001534 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001532:	2301      	movs	r3, #1
}
 8001534:	4618      	mov	r0, r3
 8001536:	3708      	adds	r7, #8
 8001538:	46bd      	mov	sp, r7
 800153a:	bd80      	pop	{r7, pc}
 800153c:	2000004c 	.word	0x2000004c
 8001540:	20000054 	.word	0x20000054
 8001544:	20000050 	.word	0x20000050

08001548 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001548:	b480      	push	{r7}
 800154a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800154c:	4b05      	ldr	r3, [pc, #20]	@ (8001564 <HAL_IncTick+0x1c>)
 800154e:	781b      	ldrb	r3, [r3, #0]
 8001550:	461a      	mov	r2, r3
 8001552:	4b05      	ldr	r3, [pc, #20]	@ (8001568 <HAL_IncTick+0x20>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	4413      	add	r3, r2
 8001558:	4a03      	ldr	r2, [pc, #12]	@ (8001568 <HAL_IncTick+0x20>)
 800155a:	6013      	str	r3, [r2, #0]
}
 800155c:	bf00      	nop
 800155e:	46bd      	mov	sp, r7
 8001560:	bc80      	pop	{r7}
 8001562:	4770      	bx	lr
 8001564:	20000054 	.word	0x20000054
 8001568:	20000110 	.word	0x20000110

0800156c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800156c:	b480      	push	{r7}
 800156e:	af00      	add	r7, sp, #0
  return uwTick;
 8001570:	4b02      	ldr	r3, [pc, #8]	@ (800157c <HAL_GetTick+0x10>)
 8001572:	681b      	ldr	r3, [r3, #0]
}
 8001574:	4618      	mov	r0, r3
 8001576:	46bd      	mov	sp, r7
 8001578:	bc80      	pop	{r7}
 800157a:	4770      	bx	lr
 800157c:	20000110 	.word	0x20000110

08001580 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001580:	b480      	push	{r7}
 8001582:	b085      	sub	sp, #20
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	f003 0307 	and.w	r3, r3, #7
 800158e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001590:	4b0c      	ldr	r3, [pc, #48]	@ (80015c4 <__NVIC_SetPriorityGrouping+0x44>)
 8001592:	68db      	ldr	r3, [r3, #12]
 8001594:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001596:	68ba      	ldr	r2, [r7, #8]
 8001598:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800159c:	4013      	ands	r3, r2
 800159e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015a4:	68bb      	ldr	r3, [r7, #8]
 80015a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015a8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80015ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015b2:	4a04      	ldr	r2, [pc, #16]	@ (80015c4 <__NVIC_SetPriorityGrouping+0x44>)
 80015b4:	68bb      	ldr	r3, [r7, #8]
 80015b6:	60d3      	str	r3, [r2, #12]
}
 80015b8:	bf00      	nop
 80015ba:	3714      	adds	r7, #20
 80015bc:	46bd      	mov	sp, r7
 80015be:	bc80      	pop	{r7}
 80015c0:	4770      	bx	lr
 80015c2:	bf00      	nop
 80015c4:	e000ed00 	.word	0xe000ed00

080015c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015c8:	b480      	push	{r7}
 80015ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015cc:	4b04      	ldr	r3, [pc, #16]	@ (80015e0 <__NVIC_GetPriorityGrouping+0x18>)
 80015ce:	68db      	ldr	r3, [r3, #12]
 80015d0:	0a1b      	lsrs	r3, r3, #8
 80015d2:	f003 0307 	and.w	r3, r3, #7
}
 80015d6:	4618      	mov	r0, r3
 80015d8:	46bd      	mov	sp, r7
 80015da:	bc80      	pop	{r7}
 80015dc:	4770      	bx	lr
 80015de:	bf00      	nop
 80015e0:	e000ed00 	.word	0xe000ed00

080015e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015e4:	b480      	push	{r7}
 80015e6:	b083      	sub	sp, #12
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	4603      	mov	r3, r0
 80015ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	db0b      	blt.n	800160e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015f6:	79fb      	ldrb	r3, [r7, #7]
 80015f8:	f003 021f 	and.w	r2, r3, #31
 80015fc:	4906      	ldr	r1, [pc, #24]	@ (8001618 <__NVIC_EnableIRQ+0x34>)
 80015fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001602:	095b      	lsrs	r3, r3, #5
 8001604:	2001      	movs	r0, #1
 8001606:	fa00 f202 	lsl.w	r2, r0, r2
 800160a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800160e:	bf00      	nop
 8001610:	370c      	adds	r7, #12
 8001612:	46bd      	mov	sp, r7
 8001614:	bc80      	pop	{r7}
 8001616:	4770      	bx	lr
 8001618:	e000e100 	.word	0xe000e100

0800161c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800161c:	b480      	push	{r7}
 800161e:	b083      	sub	sp, #12
 8001620:	af00      	add	r7, sp, #0
 8001622:	4603      	mov	r3, r0
 8001624:	6039      	str	r1, [r7, #0]
 8001626:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001628:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800162c:	2b00      	cmp	r3, #0
 800162e:	db0a      	blt.n	8001646 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	b2da      	uxtb	r2, r3
 8001634:	490c      	ldr	r1, [pc, #48]	@ (8001668 <__NVIC_SetPriority+0x4c>)
 8001636:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800163a:	0112      	lsls	r2, r2, #4
 800163c:	b2d2      	uxtb	r2, r2
 800163e:	440b      	add	r3, r1
 8001640:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001644:	e00a      	b.n	800165c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	b2da      	uxtb	r2, r3
 800164a:	4908      	ldr	r1, [pc, #32]	@ (800166c <__NVIC_SetPriority+0x50>)
 800164c:	79fb      	ldrb	r3, [r7, #7]
 800164e:	f003 030f 	and.w	r3, r3, #15
 8001652:	3b04      	subs	r3, #4
 8001654:	0112      	lsls	r2, r2, #4
 8001656:	b2d2      	uxtb	r2, r2
 8001658:	440b      	add	r3, r1
 800165a:	761a      	strb	r2, [r3, #24]
}
 800165c:	bf00      	nop
 800165e:	370c      	adds	r7, #12
 8001660:	46bd      	mov	sp, r7
 8001662:	bc80      	pop	{r7}
 8001664:	4770      	bx	lr
 8001666:	bf00      	nop
 8001668:	e000e100 	.word	0xe000e100
 800166c:	e000ed00 	.word	0xe000ed00

08001670 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001670:	b480      	push	{r7}
 8001672:	b089      	sub	sp, #36	@ 0x24
 8001674:	af00      	add	r7, sp, #0
 8001676:	60f8      	str	r0, [r7, #12]
 8001678:	60b9      	str	r1, [r7, #8]
 800167a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	f003 0307 	and.w	r3, r3, #7
 8001682:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001684:	69fb      	ldr	r3, [r7, #28]
 8001686:	f1c3 0307 	rsb	r3, r3, #7
 800168a:	2b04      	cmp	r3, #4
 800168c:	bf28      	it	cs
 800168e:	2304      	movcs	r3, #4
 8001690:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001692:	69fb      	ldr	r3, [r7, #28]
 8001694:	3304      	adds	r3, #4
 8001696:	2b06      	cmp	r3, #6
 8001698:	d902      	bls.n	80016a0 <NVIC_EncodePriority+0x30>
 800169a:	69fb      	ldr	r3, [r7, #28]
 800169c:	3b03      	subs	r3, #3
 800169e:	e000      	b.n	80016a2 <NVIC_EncodePriority+0x32>
 80016a0:	2300      	movs	r3, #0
 80016a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016a4:	f04f 32ff 	mov.w	r2, #4294967295
 80016a8:	69bb      	ldr	r3, [r7, #24]
 80016aa:	fa02 f303 	lsl.w	r3, r2, r3
 80016ae:	43da      	mvns	r2, r3
 80016b0:	68bb      	ldr	r3, [r7, #8]
 80016b2:	401a      	ands	r2, r3
 80016b4:	697b      	ldr	r3, [r7, #20]
 80016b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016b8:	f04f 31ff 	mov.w	r1, #4294967295
 80016bc:	697b      	ldr	r3, [r7, #20]
 80016be:	fa01 f303 	lsl.w	r3, r1, r3
 80016c2:	43d9      	mvns	r1, r3
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016c8:	4313      	orrs	r3, r2
         );
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	3724      	adds	r7, #36	@ 0x24
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bc80      	pop	{r7}
 80016d2:	4770      	bx	lr

080016d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b082      	sub	sp, #8
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	3b01      	subs	r3, #1
 80016e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80016e4:	d301      	bcc.n	80016ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016e6:	2301      	movs	r3, #1
 80016e8:	e00f      	b.n	800170a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016ea:	4a0a      	ldr	r2, [pc, #40]	@ (8001714 <SysTick_Config+0x40>)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	3b01      	subs	r3, #1
 80016f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016f2:	210f      	movs	r1, #15
 80016f4:	f04f 30ff 	mov.w	r0, #4294967295
 80016f8:	f7ff ff90 	bl	800161c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016fc:	4b05      	ldr	r3, [pc, #20]	@ (8001714 <SysTick_Config+0x40>)
 80016fe:	2200      	movs	r2, #0
 8001700:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001702:	4b04      	ldr	r3, [pc, #16]	@ (8001714 <SysTick_Config+0x40>)
 8001704:	2207      	movs	r2, #7
 8001706:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001708:	2300      	movs	r3, #0
}
 800170a:	4618      	mov	r0, r3
 800170c:	3708      	adds	r7, #8
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	e000e010 	.word	0xe000e010

08001718 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b082      	sub	sp, #8
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001720:	6878      	ldr	r0, [r7, #4]
 8001722:	f7ff ff2d 	bl	8001580 <__NVIC_SetPriorityGrouping>
}
 8001726:	bf00      	nop
 8001728:	3708      	adds	r7, #8
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}

0800172e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800172e:	b580      	push	{r7, lr}
 8001730:	b086      	sub	sp, #24
 8001732:	af00      	add	r7, sp, #0
 8001734:	4603      	mov	r3, r0
 8001736:	60b9      	str	r1, [r7, #8]
 8001738:	607a      	str	r2, [r7, #4]
 800173a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800173c:	2300      	movs	r3, #0
 800173e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001740:	f7ff ff42 	bl	80015c8 <__NVIC_GetPriorityGrouping>
 8001744:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001746:	687a      	ldr	r2, [r7, #4]
 8001748:	68b9      	ldr	r1, [r7, #8]
 800174a:	6978      	ldr	r0, [r7, #20]
 800174c:	f7ff ff90 	bl	8001670 <NVIC_EncodePriority>
 8001750:	4602      	mov	r2, r0
 8001752:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001756:	4611      	mov	r1, r2
 8001758:	4618      	mov	r0, r3
 800175a:	f7ff ff5f 	bl	800161c <__NVIC_SetPriority>
}
 800175e:	bf00      	nop
 8001760:	3718      	adds	r7, #24
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}

08001766 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001766:	b580      	push	{r7, lr}
 8001768:	b082      	sub	sp, #8
 800176a:	af00      	add	r7, sp, #0
 800176c:	4603      	mov	r3, r0
 800176e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001770:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001774:	4618      	mov	r0, r3
 8001776:	f7ff ff35 	bl	80015e4 <__NVIC_EnableIRQ>
}
 800177a:	bf00      	nop
 800177c:	3708      	adds	r7, #8
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}

08001782 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001782:	b580      	push	{r7, lr}
 8001784:	b082      	sub	sp, #8
 8001786:	af00      	add	r7, sp, #0
 8001788:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800178a:	6878      	ldr	r0, [r7, #4]
 800178c:	f7ff ffa2 	bl	80016d4 <SysTick_Config>
 8001790:	4603      	mov	r3, r0
}
 8001792:	4618      	mov	r0, r3
 8001794:	3708      	adds	r7, #8
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}
	...

0800179c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800179c:	b480      	push	{r7}
 800179e:	b08b      	sub	sp, #44	@ 0x2c
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
 80017a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80017a6:	2300      	movs	r3, #0
 80017a8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80017aa:	2300      	movs	r3, #0
 80017ac:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017ae:	e161      	b.n	8001a74 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80017b0:	2201      	movs	r2, #1
 80017b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017b4:	fa02 f303 	lsl.w	r3, r2, r3
 80017b8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	69fa      	ldr	r2, [r7, #28]
 80017c0:	4013      	ands	r3, r2
 80017c2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80017c4:	69ba      	ldr	r2, [r7, #24]
 80017c6:	69fb      	ldr	r3, [r7, #28]
 80017c8:	429a      	cmp	r2, r3
 80017ca:	f040 8150 	bne.w	8001a6e <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	685b      	ldr	r3, [r3, #4]
 80017d2:	4a97      	ldr	r2, [pc, #604]	@ (8001a30 <HAL_GPIO_Init+0x294>)
 80017d4:	4293      	cmp	r3, r2
 80017d6:	d05e      	beq.n	8001896 <HAL_GPIO_Init+0xfa>
 80017d8:	4a95      	ldr	r2, [pc, #596]	@ (8001a30 <HAL_GPIO_Init+0x294>)
 80017da:	4293      	cmp	r3, r2
 80017dc:	d875      	bhi.n	80018ca <HAL_GPIO_Init+0x12e>
 80017de:	4a95      	ldr	r2, [pc, #596]	@ (8001a34 <HAL_GPIO_Init+0x298>)
 80017e0:	4293      	cmp	r3, r2
 80017e2:	d058      	beq.n	8001896 <HAL_GPIO_Init+0xfa>
 80017e4:	4a93      	ldr	r2, [pc, #588]	@ (8001a34 <HAL_GPIO_Init+0x298>)
 80017e6:	4293      	cmp	r3, r2
 80017e8:	d86f      	bhi.n	80018ca <HAL_GPIO_Init+0x12e>
 80017ea:	4a93      	ldr	r2, [pc, #588]	@ (8001a38 <HAL_GPIO_Init+0x29c>)
 80017ec:	4293      	cmp	r3, r2
 80017ee:	d052      	beq.n	8001896 <HAL_GPIO_Init+0xfa>
 80017f0:	4a91      	ldr	r2, [pc, #580]	@ (8001a38 <HAL_GPIO_Init+0x29c>)
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d869      	bhi.n	80018ca <HAL_GPIO_Init+0x12e>
 80017f6:	4a91      	ldr	r2, [pc, #580]	@ (8001a3c <HAL_GPIO_Init+0x2a0>)
 80017f8:	4293      	cmp	r3, r2
 80017fa:	d04c      	beq.n	8001896 <HAL_GPIO_Init+0xfa>
 80017fc:	4a8f      	ldr	r2, [pc, #572]	@ (8001a3c <HAL_GPIO_Init+0x2a0>)
 80017fe:	4293      	cmp	r3, r2
 8001800:	d863      	bhi.n	80018ca <HAL_GPIO_Init+0x12e>
 8001802:	4a8f      	ldr	r2, [pc, #572]	@ (8001a40 <HAL_GPIO_Init+0x2a4>)
 8001804:	4293      	cmp	r3, r2
 8001806:	d046      	beq.n	8001896 <HAL_GPIO_Init+0xfa>
 8001808:	4a8d      	ldr	r2, [pc, #564]	@ (8001a40 <HAL_GPIO_Init+0x2a4>)
 800180a:	4293      	cmp	r3, r2
 800180c:	d85d      	bhi.n	80018ca <HAL_GPIO_Init+0x12e>
 800180e:	2b12      	cmp	r3, #18
 8001810:	d82a      	bhi.n	8001868 <HAL_GPIO_Init+0xcc>
 8001812:	2b12      	cmp	r3, #18
 8001814:	d859      	bhi.n	80018ca <HAL_GPIO_Init+0x12e>
 8001816:	a201      	add	r2, pc, #4	@ (adr r2, 800181c <HAL_GPIO_Init+0x80>)
 8001818:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800181c:	08001897 	.word	0x08001897
 8001820:	08001871 	.word	0x08001871
 8001824:	08001883 	.word	0x08001883
 8001828:	080018c5 	.word	0x080018c5
 800182c:	080018cb 	.word	0x080018cb
 8001830:	080018cb 	.word	0x080018cb
 8001834:	080018cb 	.word	0x080018cb
 8001838:	080018cb 	.word	0x080018cb
 800183c:	080018cb 	.word	0x080018cb
 8001840:	080018cb 	.word	0x080018cb
 8001844:	080018cb 	.word	0x080018cb
 8001848:	080018cb 	.word	0x080018cb
 800184c:	080018cb 	.word	0x080018cb
 8001850:	080018cb 	.word	0x080018cb
 8001854:	080018cb 	.word	0x080018cb
 8001858:	080018cb 	.word	0x080018cb
 800185c:	080018cb 	.word	0x080018cb
 8001860:	08001879 	.word	0x08001879
 8001864:	0800188d 	.word	0x0800188d
 8001868:	4a76      	ldr	r2, [pc, #472]	@ (8001a44 <HAL_GPIO_Init+0x2a8>)
 800186a:	4293      	cmp	r3, r2
 800186c:	d013      	beq.n	8001896 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800186e:	e02c      	b.n	80018ca <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	68db      	ldr	r3, [r3, #12]
 8001874:	623b      	str	r3, [r7, #32]
          break;
 8001876:	e029      	b.n	80018cc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	68db      	ldr	r3, [r3, #12]
 800187c:	3304      	adds	r3, #4
 800187e:	623b      	str	r3, [r7, #32]
          break;
 8001880:	e024      	b.n	80018cc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	68db      	ldr	r3, [r3, #12]
 8001886:	3308      	adds	r3, #8
 8001888:	623b      	str	r3, [r7, #32]
          break;
 800188a:	e01f      	b.n	80018cc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	68db      	ldr	r3, [r3, #12]
 8001890:	330c      	adds	r3, #12
 8001892:	623b      	str	r3, [r7, #32]
          break;
 8001894:	e01a      	b.n	80018cc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	689b      	ldr	r3, [r3, #8]
 800189a:	2b00      	cmp	r3, #0
 800189c:	d102      	bne.n	80018a4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800189e:	2304      	movs	r3, #4
 80018a0:	623b      	str	r3, [r7, #32]
          break;
 80018a2:	e013      	b.n	80018cc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	689b      	ldr	r3, [r3, #8]
 80018a8:	2b01      	cmp	r3, #1
 80018aa:	d105      	bne.n	80018b8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80018ac:	2308      	movs	r3, #8
 80018ae:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	69fa      	ldr	r2, [r7, #28]
 80018b4:	611a      	str	r2, [r3, #16]
          break;
 80018b6:	e009      	b.n	80018cc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80018b8:	2308      	movs	r3, #8
 80018ba:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	69fa      	ldr	r2, [r7, #28]
 80018c0:	615a      	str	r2, [r3, #20]
          break;
 80018c2:	e003      	b.n	80018cc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80018c4:	2300      	movs	r3, #0
 80018c6:	623b      	str	r3, [r7, #32]
          break;
 80018c8:	e000      	b.n	80018cc <HAL_GPIO_Init+0x130>
          break;
 80018ca:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80018cc:	69bb      	ldr	r3, [r7, #24]
 80018ce:	2bff      	cmp	r3, #255	@ 0xff
 80018d0:	d801      	bhi.n	80018d6 <HAL_GPIO_Init+0x13a>
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	e001      	b.n	80018da <HAL_GPIO_Init+0x13e>
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	3304      	adds	r3, #4
 80018da:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80018dc:	69bb      	ldr	r3, [r7, #24]
 80018de:	2bff      	cmp	r3, #255	@ 0xff
 80018e0:	d802      	bhi.n	80018e8 <HAL_GPIO_Init+0x14c>
 80018e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018e4:	009b      	lsls	r3, r3, #2
 80018e6:	e002      	b.n	80018ee <HAL_GPIO_Init+0x152>
 80018e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018ea:	3b08      	subs	r3, #8
 80018ec:	009b      	lsls	r3, r3, #2
 80018ee:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80018f0:	697b      	ldr	r3, [r7, #20]
 80018f2:	681a      	ldr	r2, [r3, #0]
 80018f4:	210f      	movs	r1, #15
 80018f6:	693b      	ldr	r3, [r7, #16]
 80018f8:	fa01 f303 	lsl.w	r3, r1, r3
 80018fc:	43db      	mvns	r3, r3
 80018fe:	401a      	ands	r2, r3
 8001900:	6a39      	ldr	r1, [r7, #32]
 8001902:	693b      	ldr	r3, [r7, #16]
 8001904:	fa01 f303 	lsl.w	r3, r1, r3
 8001908:	431a      	orrs	r2, r3
 800190a:	697b      	ldr	r3, [r7, #20]
 800190c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	685b      	ldr	r3, [r3, #4]
 8001912:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001916:	2b00      	cmp	r3, #0
 8001918:	f000 80a9 	beq.w	8001a6e <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800191c:	4b4a      	ldr	r3, [pc, #296]	@ (8001a48 <HAL_GPIO_Init+0x2ac>)
 800191e:	699b      	ldr	r3, [r3, #24]
 8001920:	4a49      	ldr	r2, [pc, #292]	@ (8001a48 <HAL_GPIO_Init+0x2ac>)
 8001922:	f043 0301 	orr.w	r3, r3, #1
 8001926:	6193      	str	r3, [r2, #24]
 8001928:	4b47      	ldr	r3, [pc, #284]	@ (8001a48 <HAL_GPIO_Init+0x2ac>)
 800192a:	699b      	ldr	r3, [r3, #24]
 800192c:	f003 0301 	and.w	r3, r3, #1
 8001930:	60bb      	str	r3, [r7, #8]
 8001932:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001934:	4a45      	ldr	r2, [pc, #276]	@ (8001a4c <HAL_GPIO_Init+0x2b0>)
 8001936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001938:	089b      	lsrs	r3, r3, #2
 800193a:	3302      	adds	r3, #2
 800193c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001940:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001944:	f003 0303 	and.w	r3, r3, #3
 8001948:	009b      	lsls	r3, r3, #2
 800194a:	220f      	movs	r2, #15
 800194c:	fa02 f303 	lsl.w	r3, r2, r3
 8001950:	43db      	mvns	r3, r3
 8001952:	68fa      	ldr	r2, [r7, #12]
 8001954:	4013      	ands	r3, r2
 8001956:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	4a3d      	ldr	r2, [pc, #244]	@ (8001a50 <HAL_GPIO_Init+0x2b4>)
 800195c:	4293      	cmp	r3, r2
 800195e:	d00d      	beq.n	800197c <HAL_GPIO_Init+0x1e0>
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	4a3c      	ldr	r2, [pc, #240]	@ (8001a54 <HAL_GPIO_Init+0x2b8>)
 8001964:	4293      	cmp	r3, r2
 8001966:	d007      	beq.n	8001978 <HAL_GPIO_Init+0x1dc>
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	4a3b      	ldr	r2, [pc, #236]	@ (8001a58 <HAL_GPIO_Init+0x2bc>)
 800196c:	4293      	cmp	r3, r2
 800196e:	d101      	bne.n	8001974 <HAL_GPIO_Init+0x1d8>
 8001970:	2302      	movs	r3, #2
 8001972:	e004      	b.n	800197e <HAL_GPIO_Init+0x1e2>
 8001974:	2303      	movs	r3, #3
 8001976:	e002      	b.n	800197e <HAL_GPIO_Init+0x1e2>
 8001978:	2301      	movs	r3, #1
 800197a:	e000      	b.n	800197e <HAL_GPIO_Init+0x1e2>
 800197c:	2300      	movs	r3, #0
 800197e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001980:	f002 0203 	and.w	r2, r2, #3
 8001984:	0092      	lsls	r2, r2, #2
 8001986:	4093      	lsls	r3, r2
 8001988:	68fa      	ldr	r2, [r7, #12]
 800198a:	4313      	orrs	r3, r2
 800198c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800198e:	492f      	ldr	r1, [pc, #188]	@ (8001a4c <HAL_GPIO_Init+0x2b0>)
 8001990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001992:	089b      	lsrs	r3, r3, #2
 8001994:	3302      	adds	r3, #2
 8001996:	68fa      	ldr	r2, [r7, #12]
 8001998:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	685b      	ldr	r3, [r3, #4]
 80019a0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d006      	beq.n	80019b6 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80019a8:	4b2c      	ldr	r3, [pc, #176]	@ (8001a5c <HAL_GPIO_Init+0x2c0>)
 80019aa:	689a      	ldr	r2, [r3, #8]
 80019ac:	492b      	ldr	r1, [pc, #172]	@ (8001a5c <HAL_GPIO_Init+0x2c0>)
 80019ae:	69bb      	ldr	r3, [r7, #24]
 80019b0:	4313      	orrs	r3, r2
 80019b2:	608b      	str	r3, [r1, #8]
 80019b4:	e006      	b.n	80019c4 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80019b6:	4b29      	ldr	r3, [pc, #164]	@ (8001a5c <HAL_GPIO_Init+0x2c0>)
 80019b8:	689a      	ldr	r2, [r3, #8]
 80019ba:	69bb      	ldr	r3, [r7, #24]
 80019bc:	43db      	mvns	r3, r3
 80019be:	4927      	ldr	r1, [pc, #156]	@ (8001a5c <HAL_GPIO_Init+0x2c0>)
 80019c0:	4013      	ands	r3, r2
 80019c2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	685b      	ldr	r3, [r3, #4]
 80019c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d006      	beq.n	80019de <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80019d0:	4b22      	ldr	r3, [pc, #136]	@ (8001a5c <HAL_GPIO_Init+0x2c0>)
 80019d2:	68da      	ldr	r2, [r3, #12]
 80019d4:	4921      	ldr	r1, [pc, #132]	@ (8001a5c <HAL_GPIO_Init+0x2c0>)
 80019d6:	69bb      	ldr	r3, [r7, #24]
 80019d8:	4313      	orrs	r3, r2
 80019da:	60cb      	str	r3, [r1, #12]
 80019dc:	e006      	b.n	80019ec <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80019de:	4b1f      	ldr	r3, [pc, #124]	@ (8001a5c <HAL_GPIO_Init+0x2c0>)
 80019e0:	68da      	ldr	r2, [r3, #12]
 80019e2:	69bb      	ldr	r3, [r7, #24]
 80019e4:	43db      	mvns	r3, r3
 80019e6:	491d      	ldr	r1, [pc, #116]	@ (8001a5c <HAL_GPIO_Init+0x2c0>)
 80019e8:	4013      	ands	r3, r2
 80019ea:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d006      	beq.n	8001a06 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80019f8:	4b18      	ldr	r3, [pc, #96]	@ (8001a5c <HAL_GPIO_Init+0x2c0>)
 80019fa:	685a      	ldr	r2, [r3, #4]
 80019fc:	4917      	ldr	r1, [pc, #92]	@ (8001a5c <HAL_GPIO_Init+0x2c0>)
 80019fe:	69bb      	ldr	r3, [r7, #24]
 8001a00:	4313      	orrs	r3, r2
 8001a02:	604b      	str	r3, [r1, #4]
 8001a04:	e006      	b.n	8001a14 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001a06:	4b15      	ldr	r3, [pc, #84]	@ (8001a5c <HAL_GPIO_Init+0x2c0>)
 8001a08:	685a      	ldr	r2, [r3, #4]
 8001a0a:	69bb      	ldr	r3, [r7, #24]
 8001a0c:	43db      	mvns	r3, r3
 8001a0e:	4913      	ldr	r1, [pc, #76]	@ (8001a5c <HAL_GPIO_Init+0x2c0>)
 8001a10:	4013      	ands	r3, r2
 8001a12:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d01f      	beq.n	8001a60 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001a20:	4b0e      	ldr	r3, [pc, #56]	@ (8001a5c <HAL_GPIO_Init+0x2c0>)
 8001a22:	681a      	ldr	r2, [r3, #0]
 8001a24:	490d      	ldr	r1, [pc, #52]	@ (8001a5c <HAL_GPIO_Init+0x2c0>)
 8001a26:	69bb      	ldr	r3, [r7, #24]
 8001a28:	4313      	orrs	r3, r2
 8001a2a:	600b      	str	r3, [r1, #0]
 8001a2c:	e01f      	b.n	8001a6e <HAL_GPIO_Init+0x2d2>
 8001a2e:	bf00      	nop
 8001a30:	10320000 	.word	0x10320000
 8001a34:	10310000 	.word	0x10310000
 8001a38:	10220000 	.word	0x10220000
 8001a3c:	10210000 	.word	0x10210000
 8001a40:	10120000 	.word	0x10120000
 8001a44:	10110000 	.word	0x10110000
 8001a48:	40021000 	.word	0x40021000
 8001a4c:	40010000 	.word	0x40010000
 8001a50:	40010800 	.word	0x40010800
 8001a54:	40010c00 	.word	0x40010c00
 8001a58:	40011000 	.word	0x40011000
 8001a5c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001a60:	4b0b      	ldr	r3, [pc, #44]	@ (8001a90 <HAL_GPIO_Init+0x2f4>)
 8001a62:	681a      	ldr	r2, [r3, #0]
 8001a64:	69bb      	ldr	r3, [r7, #24]
 8001a66:	43db      	mvns	r3, r3
 8001a68:	4909      	ldr	r1, [pc, #36]	@ (8001a90 <HAL_GPIO_Init+0x2f4>)
 8001a6a:	4013      	ands	r3, r2
 8001a6c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001a6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a70:	3301      	adds	r3, #1
 8001a72:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	681a      	ldr	r2, [r3, #0]
 8001a78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a7a:	fa22 f303 	lsr.w	r3, r2, r3
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	f47f ae96 	bne.w	80017b0 <HAL_GPIO_Init+0x14>
  }
}
 8001a84:	bf00      	nop
 8001a86:	bf00      	nop
 8001a88:	372c      	adds	r7, #44	@ 0x2c
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bc80      	pop	{r7}
 8001a8e:	4770      	bx	lr
 8001a90:	40010400 	.word	0x40010400

08001a94 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001a94:	b480      	push	{r7}
 8001a96:	b085      	sub	sp, #20
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
 8001a9c:	460b      	mov	r3, r1
 8001a9e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	689a      	ldr	r2, [r3, #8]
 8001aa4:	887b      	ldrh	r3, [r7, #2]
 8001aa6:	4013      	ands	r3, r2
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d002      	beq.n	8001ab2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001aac:	2301      	movs	r3, #1
 8001aae:	73fb      	strb	r3, [r7, #15]
 8001ab0:	e001      	b.n	8001ab6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001ab6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ab8:	4618      	mov	r0, r3
 8001aba:	3714      	adds	r7, #20
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bc80      	pop	{r7}
 8001ac0:	4770      	bx	lr

08001ac2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ac2:	b480      	push	{r7}
 8001ac4:	b083      	sub	sp, #12
 8001ac6:	af00      	add	r7, sp, #0
 8001ac8:	6078      	str	r0, [r7, #4]
 8001aca:	460b      	mov	r3, r1
 8001acc:	807b      	strh	r3, [r7, #2]
 8001ace:	4613      	mov	r3, r2
 8001ad0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ad2:	787b      	ldrb	r3, [r7, #1]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d003      	beq.n	8001ae0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ad8:	887a      	ldrh	r2, [r7, #2]
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001ade:	e003      	b.n	8001ae8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001ae0:	887b      	ldrh	r3, [r7, #2]
 8001ae2:	041a      	lsls	r2, r3, #16
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	611a      	str	r2, [r3, #16]
}
 8001ae8:	bf00      	nop
 8001aea:	370c      	adds	r7, #12
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bc80      	pop	{r7}
 8001af0:	4770      	bx	lr

08001af2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001af2:	b480      	push	{r7}
 8001af4:	b085      	sub	sp, #20
 8001af6:	af00      	add	r7, sp, #0
 8001af8:	6078      	str	r0, [r7, #4]
 8001afa:	460b      	mov	r3, r1
 8001afc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	68db      	ldr	r3, [r3, #12]
 8001b02:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001b04:	887a      	ldrh	r2, [r7, #2]
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	4013      	ands	r3, r2
 8001b0a:	041a      	lsls	r2, r3, #16
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	43d9      	mvns	r1, r3
 8001b10:	887b      	ldrh	r3, [r7, #2]
 8001b12:	400b      	ands	r3, r1
 8001b14:	431a      	orrs	r2, r3
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	611a      	str	r2, [r3, #16]
}
 8001b1a:	bf00      	nop
 8001b1c:	3714      	adds	r7, #20
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bc80      	pop	{r7}
 8001b22:	4770      	bx	lr

08001b24 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b086      	sub	sp, #24
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d101      	bne.n	8001b36 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b32:	2301      	movs	r3, #1
 8001b34:	e272      	b.n	800201c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f003 0301 	and.w	r3, r3, #1
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	f000 8087 	beq.w	8001c52 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b44:	4b92      	ldr	r3, [pc, #584]	@ (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	f003 030c 	and.w	r3, r3, #12
 8001b4c:	2b04      	cmp	r3, #4
 8001b4e:	d00c      	beq.n	8001b6a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b50:	4b8f      	ldr	r3, [pc, #572]	@ (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	f003 030c 	and.w	r3, r3, #12
 8001b58:	2b08      	cmp	r3, #8
 8001b5a:	d112      	bne.n	8001b82 <HAL_RCC_OscConfig+0x5e>
 8001b5c:	4b8c      	ldr	r3, [pc, #560]	@ (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b68:	d10b      	bne.n	8001b82 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b6a:	4b89      	ldr	r3, [pc, #548]	@ (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d06c      	beq.n	8001c50 <HAL_RCC_OscConfig+0x12c>
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d168      	bne.n	8001c50 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001b7e:	2301      	movs	r3, #1
 8001b80:	e24c      	b.n	800201c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	685b      	ldr	r3, [r3, #4]
 8001b86:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b8a:	d106      	bne.n	8001b9a <HAL_RCC_OscConfig+0x76>
 8001b8c:	4b80      	ldr	r3, [pc, #512]	@ (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4a7f      	ldr	r2, [pc, #508]	@ (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001b92:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b96:	6013      	str	r3, [r2, #0]
 8001b98:	e02e      	b.n	8001bf8 <HAL_RCC_OscConfig+0xd4>
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	685b      	ldr	r3, [r3, #4]
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d10c      	bne.n	8001bbc <HAL_RCC_OscConfig+0x98>
 8001ba2:	4b7b      	ldr	r3, [pc, #492]	@ (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	4a7a      	ldr	r2, [pc, #488]	@ (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001ba8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001bac:	6013      	str	r3, [r2, #0]
 8001bae:	4b78      	ldr	r3, [pc, #480]	@ (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4a77      	ldr	r2, [pc, #476]	@ (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001bb4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001bb8:	6013      	str	r3, [r2, #0]
 8001bba:	e01d      	b.n	8001bf8 <HAL_RCC_OscConfig+0xd4>
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001bc4:	d10c      	bne.n	8001be0 <HAL_RCC_OscConfig+0xbc>
 8001bc6:	4b72      	ldr	r3, [pc, #456]	@ (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4a71      	ldr	r2, [pc, #452]	@ (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001bcc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001bd0:	6013      	str	r3, [r2, #0]
 8001bd2:	4b6f      	ldr	r3, [pc, #444]	@ (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	4a6e      	ldr	r2, [pc, #440]	@ (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001bd8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001bdc:	6013      	str	r3, [r2, #0]
 8001bde:	e00b      	b.n	8001bf8 <HAL_RCC_OscConfig+0xd4>
 8001be0:	4b6b      	ldr	r3, [pc, #428]	@ (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	4a6a      	ldr	r2, [pc, #424]	@ (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001be6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001bea:	6013      	str	r3, [r2, #0]
 8001bec:	4b68      	ldr	r3, [pc, #416]	@ (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4a67      	ldr	r2, [pc, #412]	@ (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001bf2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001bf6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d013      	beq.n	8001c28 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c00:	f7ff fcb4 	bl	800156c <HAL_GetTick>
 8001c04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c06:	e008      	b.n	8001c1a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c08:	f7ff fcb0 	bl	800156c <HAL_GetTick>
 8001c0c:	4602      	mov	r2, r0
 8001c0e:	693b      	ldr	r3, [r7, #16]
 8001c10:	1ad3      	subs	r3, r2, r3
 8001c12:	2b64      	cmp	r3, #100	@ 0x64
 8001c14:	d901      	bls.n	8001c1a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001c16:	2303      	movs	r3, #3
 8001c18:	e200      	b.n	800201c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c1a:	4b5d      	ldr	r3, [pc, #372]	@ (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d0f0      	beq.n	8001c08 <HAL_RCC_OscConfig+0xe4>
 8001c26:	e014      	b.n	8001c52 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c28:	f7ff fca0 	bl	800156c <HAL_GetTick>
 8001c2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c2e:	e008      	b.n	8001c42 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c30:	f7ff fc9c 	bl	800156c <HAL_GetTick>
 8001c34:	4602      	mov	r2, r0
 8001c36:	693b      	ldr	r3, [r7, #16]
 8001c38:	1ad3      	subs	r3, r2, r3
 8001c3a:	2b64      	cmp	r3, #100	@ 0x64
 8001c3c:	d901      	bls.n	8001c42 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001c3e:	2303      	movs	r3, #3
 8001c40:	e1ec      	b.n	800201c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c42:	4b53      	ldr	r3, [pc, #332]	@ (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d1f0      	bne.n	8001c30 <HAL_RCC_OscConfig+0x10c>
 8001c4e:	e000      	b.n	8001c52 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c50:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f003 0302 	and.w	r3, r3, #2
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d063      	beq.n	8001d26 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c5e:	4b4c      	ldr	r3, [pc, #304]	@ (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	f003 030c 	and.w	r3, r3, #12
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d00b      	beq.n	8001c82 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001c6a:	4b49      	ldr	r3, [pc, #292]	@ (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001c6c:	685b      	ldr	r3, [r3, #4]
 8001c6e:	f003 030c 	and.w	r3, r3, #12
 8001c72:	2b08      	cmp	r3, #8
 8001c74:	d11c      	bne.n	8001cb0 <HAL_RCC_OscConfig+0x18c>
 8001c76:	4b46      	ldr	r3, [pc, #280]	@ (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d116      	bne.n	8001cb0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c82:	4b43      	ldr	r3, [pc, #268]	@ (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f003 0302 	and.w	r3, r3, #2
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d005      	beq.n	8001c9a <HAL_RCC_OscConfig+0x176>
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	691b      	ldr	r3, [r3, #16]
 8001c92:	2b01      	cmp	r3, #1
 8001c94:	d001      	beq.n	8001c9a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001c96:	2301      	movs	r3, #1
 8001c98:	e1c0      	b.n	800201c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c9a:	4b3d      	ldr	r3, [pc, #244]	@ (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	695b      	ldr	r3, [r3, #20]
 8001ca6:	00db      	lsls	r3, r3, #3
 8001ca8:	4939      	ldr	r1, [pc, #228]	@ (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001caa:	4313      	orrs	r3, r2
 8001cac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cae:	e03a      	b.n	8001d26 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	691b      	ldr	r3, [r3, #16]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d020      	beq.n	8001cfa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001cb8:	4b36      	ldr	r3, [pc, #216]	@ (8001d94 <HAL_RCC_OscConfig+0x270>)
 8001cba:	2201      	movs	r2, #1
 8001cbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cbe:	f7ff fc55 	bl	800156c <HAL_GetTick>
 8001cc2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cc4:	e008      	b.n	8001cd8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cc6:	f7ff fc51 	bl	800156c <HAL_GetTick>
 8001cca:	4602      	mov	r2, r0
 8001ccc:	693b      	ldr	r3, [r7, #16]
 8001cce:	1ad3      	subs	r3, r2, r3
 8001cd0:	2b02      	cmp	r3, #2
 8001cd2:	d901      	bls.n	8001cd8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001cd4:	2303      	movs	r3, #3
 8001cd6:	e1a1      	b.n	800201c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cd8:	4b2d      	ldr	r3, [pc, #180]	@ (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f003 0302 	and.w	r3, r3, #2
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d0f0      	beq.n	8001cc6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ce4:	4b2a      	ldr	r3, [pc, #168]	@ (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	695b      	ldr	r3, [r3, #20]
 8001cf0:	00db      	lsls	r3, r3, #3
 8001cf2:	4927      	ldr	r1, [pc, #156]	@ (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001cf4:	4313      	orrs	r3, r2
 8001cf6:	600b      	str	r3, [r1, #0]
 8001cf8:	e015      	b.n	8001d26 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001cfa:	4b26      	ldr	r3, [pc, #152]	@ (8001d94 <HAL_RCC_OscConfig+0x270>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d00:	f7ff fc34 	bl	800156c <HAL_GetTick>
 8001d04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d06:	e008      	b.n	8001d1a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d08:	f7ff fc30 	bl	800156c <HAL_GetTick>
 8001d0c:	4602      	mov	r2, r0
 8001d0e:	693b      	ldr	r3, [r7, #16]
 8001d10:	1ad3      	subs	r3, r2, r3
 8001d12:	2b02      	cmp	r3, #2
 8001d14:	d901      	bls.n	8001d1a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001d16:	2303      	movs	r3, #3
 8001d18:	e180      	b.n	800201c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d1a:	4b1d      	ldr	r3, [pc, #116]	@ (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f003 0302 	and.w	r3, r3, #2
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d1f0      	bne.n	8001d08 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f003 0308 	and.w	r3, r3, #8
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d03a      	beq.n	8001da8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	699b      	ldr	r3, [r3, #24]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d019      	beq.n	8001d6e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d3a:	4b17      	ldr	r3, [pc, #92]	@ (8001d98 <HAL_RCC_OscConfig+0x274>)
 8001d3c:	2201      	movs	r2, #1
 8001d3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d40:	f7ff fc14 	bl	800156c <HAL_GetTick>
 8001d44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d46:	e008      	b.n	8001d5a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d48:	f7ff fc10 	bl	800156c <HAL_GetTick>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	693b      	ldr	r3, [r7, #16]
 8001d50:	1ad3      	subs	r3, r2, r3
 8001d52:	2b02      	cmp	r3, #2
 8001d54:	d901      	bls.n	8001d5a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001d56:	2303      	movs	r3, #3
 8001d58:	e160      	b.n	800201c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d5a:	4b0d      	ldr	r3, [pc, #52]	@ (8001d90 <HAL_RCC_OscConfig+0x26c>)
 8001d5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d5e:	f003 0302 	and.w	r3, r3, #2
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d0f0      	beq.n	8001d48 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001d66:	2001      	movs	r0, #1
 8001d68:	f000 fa9c 	bl	80022a4 <RCC_Delay>
 8001d6c:	e01c      	b.n	8001da8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d6e:	4b0a      	ldr	r3, [pc, #40]	@ (8001d98 <HAL_RCC_OscConfig+0x274>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d74:	f7ff fbfa 	bl	800156c <HAL_GetTick>
 8001d78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d7a:	e00f      	b.n	8001d9c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d7c:	f7ff fbf6 	bl	800156c <HAL_GetTick>
 8001d80:	4602      	mov	r2, r0
 8001d82:	693b      	ldr	r3, [r7, #16]
 8001d84:	1ad3      	subs	r3, r2, r3
 8001d86:	2b02      	cmp	r3, #2
 8001d88:	d908      	bls.n	8001d9c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001d8a:	2303      	movs	r3, #3
 8001d8c:	e146      	b.n	800201c <HAL_RCC_OscConfig+0x4f8>
 8001d8e:	bf00      	nop
 8001d90:	40021000 	.word	0x40021000
 8001d94:	42420000 	.word	0x42420000
 8001d98:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d9c:	4b92      	ldr	r3, [pc, #584]	@ (8001fe8 <HAL_RCC_OscConfig+0x4c4>)
 8001d9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001da0:	f003 0302 	and.w	r3, r3, #2
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d1e9      	bne.n	8001d7c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f003 0304 	and.w	r3, r3, #4
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	f000 80a6 	beq.w	8001f02 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001db6:	2300      	movs	r3, #0
 8001db8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001dba:	4b8b      	ldr	r3, [pc, #556]	@ (8001fe8 <HAL_RCC_OscConfig+0x4c4>)
 8001dbc:	69db      	ldr	r3, [r3, #28]
 8001dbe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d10d      	bne.n	8001de2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001dc6:	4b88      	ldr	r3, [pc, #544]	@ (8001fe8 <HAL_RCC_OscConfig+0x4c4>)
 8001dc8:	69db      	ldr	r3, [r3, #28]
 8001dca:	4a87      	ldr	r2, [pc, #540]	@ (8001fe8 <HAL_RCC_OscConfig+0x4c4>)
 8001dcc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001dd0:	61d3      	str	r3, [r2, #28]
 8001dd2:	4b85      	ldr	r3, [pc, #532]	@ (8001fe8 <HAL_RCC_OscConfig+0x4c4>)
 8001dd4:	69db      	ldr	r3, [r3, #28]
 8001dd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dda:	60bb      	str	r3, [r7, #8]
 8001ddc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001dde:	2301      	movs	r3, #1
 8001de0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001de2:	4b82      	ldr	r3, [pc, #520]	@ (8001fec <HAL_RCC_OscConfig+0x4c8>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d118      	bne.n	8001e20 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001dee:	4b7f      	ldr	r3, [pc, #508]	@ (8001fec <HAL_RCC_OscConfig+0x4c8>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4a7e      	ldr	r2, [pc, #504]	@ (8001fec <HAL_RCC_OscConfig+0x4c8>)
 8001df4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001df8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001dfa:	f7ff fbb7 	bl	800156c <HAL_GetTick>
 8001dfe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e00:	e008      	b.n	8001e14 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e02:	f7ff fbb3 	bl	800156c <HAL_GetTick>
 8001e06:	4602      	mov	r2, r0
 8001e08:	693b      	ldr	r3, [r7, #16]
 8001e0a:	1ad3      	subs	r3, r2, r3
 8001e0c:	2b64      	cmp	r3, #100	@ 0x64
 8001e0e:	d901      	bls.n	8001e14 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001e10:	2303      	movs	r3, #3
 8001e12:	e103      	b.n	800201c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e14:	4b75      	ldr	r3, [pc, #468]	@ (8001fec <HAL_RCC_OscConfig+0x4c8>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d0f0      	beq.n	8001e02 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	68db      	ldr	r3, [r3, #12]
 8001e24:	2b01      	cmp	r3, #1
 8001e26:	d106      	bne.n	8001e36 <HAL_RCC_OscConfig+0x312>
 8001e28:	4b6f      	ldr	r3, [pc, #444]	@ (8001fe8 <HAL_RCC_OscConfig+0x4c4>)
 8001e2a:	6a1b      	ldr	r3, [r3, #32]
 8001e2c:	4a6e      	ldr	r2, [pc, #440]	@ (8001fe8 <HAL_RCC_OscConfig+0x4c4>)
 8001e2e:	f043 0301 	orr.w	r3, r3, #1
 8001e32:	6213      	str	r3, [r2, #32]
 8001e34:	e02d      	b.n	8001e92 <HAL_RCC_OscConfig+0x36e>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	68db      	ldr	r3, [r3, #12]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d10c      	bne.n	8001e58 <HAL_RCC_OscConfig+0x334>
 8001e3e:	4b6a      	ldr	r3, [pc, #424]	@ (8001fe8 <HAL_RCC_OscConfig+0x4c4>)
 8001e40:	6a1b      	ldr	r3, [r3, #32]
 8001e42:	4a69      	ldr	r2, [pc, #420]	@ (8001fe8 <HAL_RCC_OscConfig+0x4c4>)
 8001e44:	f023 0301 	bic.w	r3, r3, #1
 8001e48:	6213      	str	r3, [r2, #32]
 8001e4a:	4b67      	ldr	r3, [pc, #412]	@ (8001fe8 <HAL_RCC_OscConfig+0x4c4>)
 8001e4c:	6a1b      	ldr	r3, [r3, #32]
 8001e4e:	4a66      	ldr	r2, [pc, #408]	@ (8001fe8 <HAL_RCC_OscConfig+0x4c4>)
 8001e50:	f023 0304 	bic.w	r3, r3, #4
 8001e54:	6213      	str	r3, [r2, #32]
 8001e56:	e01c      	b.n	8001e92 <HAL_RCC_OscConfig+0x36e>
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	68db      	ldr	r3, [r3, #12]
 8001e5c:	2b05      	cmp	r3, #5
 8001e5e:	d10c      	bne.n	8001e7a <HAL_RCC_OscConfig+0x356>
 8001e60:	4b61      	ldr	r3, [pc, #388]	@ (8001fe8 <HAL_RCC_OscConfig+0x4c4>)
 8001e62:	6a1b      	ldr	r3, [r3, #32]
 8001e64:	4a60      	ldr	r2, [pc, #384]	@ (8001fe8 <HAL_RCC_OscConfig+0x4c4>)
 8001e66:	f043 0304 	orr.w	r3, r3, #4
 8001e6a:	6213      	str	r3, [r2, #32]
 8001e6c:	4b5e      	ldr	r3, [pc, #376]	@ (8001fe8 <HAL_RCC_OscConfig+0x4c4>)
 8001e6e:	6a1b      	ldr	r3, [r3, #32]
 8001e70:	4a5d      	ldr	r2, [pc, #372]	@ (8001fe8 <HAL_RCC_OscConfig+0x4c4>)
 8001e72:	f043 0301 	orr.w	r3, r3, #1
 8001e76:	6213      	str	r3, [r2, #32]
 8001e78:	e00b      	b.n	8001e92 <HAL_RCC_OscConfig+0x36e>
 8001e7a:	4b5b      	ldr	r3, [pc, #364]	@ (8001fe8 <HAL_RCC_OscConfig+0x4c4>)
 8001e7c:	6a1b      	ldr	r3, [r3, #32]
 8001e7e:	4a5a      	ldr	r2, [pc, #360]	@ (8001fe8 <HAL_RCC_OscConfig+0x4c4>)
 8001e80:	f023 0301 	bic.w	r3, r3, #1
 8001e84:	6213      	str	r3, [r2, #32]
 8001e86:	4b58      	ldr	r3, [pc, #352]	@ (8001fe8 <HAL_RCC_OscConfig+0x4c4>)
 8001e88:	6a1b      	ldr	r3, [r3, #32]
 8001e8a:	4a57      	ldr	r2, [pc, #348]	@ (8001fe8 <HAL_RCC_OscConfig+0x4c4>)
 8001e8c:	f023 0304 	bic.w	r3, r3, #4
 8001e90:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	68db      	ldr	r3, [r3, #12]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d015      	beq.n	8001ec6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e9a:	f7ff fb67 	bl	800156c <HAL_GetTick>
 8001e9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ea0:	e00a      	b.n	8001eb8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ea2:	f7ff fb63 	bl	800156c <HAL_GetTick>
 8001ea6:	4602      	mov	r2, r0
 8001ea8:	693b      	ldr	r3, [r7, #16]
 8001eaa:	1ad3      	subs	r3, r2, r3
 8001eac:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001eb0:	4293      	cmp	r3, r2
 8001eb2:	d901      	bls.n	8001eb8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001eb4:	2303      	movs	r3, #3
 8001eb6:	e0b1      	b.n	800201c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001eb8:	4b4b      	ldr	r3, [pc, #300]	@ (8001fe8 <HAL_RCC_OscConfig+0x4c4>)
 8001eba:	6a1b      	ldr	r3, [r3, #32]
 8001ebc:	f003 0302 	and.w	r3, r3, #2
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d0ee      	beq.n	8001ea2 <HAL_RCC_OscConfig+0x37e>
 8001ec4:	e014      	b.n	8001ef0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ec6:	f7ff fb51 	bl	800156c <HAL_GetTick>
 8001eca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ecc:	e00a      	b.n	8001ee4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ece:	f7ff fb4d 	bl	800156c <HAL_GetTick>
 8001ed2:	4602      	mov	r2, r0
 8001ed4:	693b      	ldr	r3, [r7, #16]
 8001ed6:	1ad3      	subs	r3, r2, r3
 8001ed8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001edc:	4293      	cmp	r3, r2
 8001ede:	d901      	bls.n	8001ee4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001ee0:	2303      	movs	r3, #3
 8001ee2:	e09b      	b.n	800201c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ee4:	4b40      	ldr	r3, [pc, #256]	@ (8001fe8 <HAL_RCC_OscConfig+0x4c4>)
 8001ee6:	6a1b      	ldr	r3, [r3, #32]
 8001ee8:	f003 0302 	and.w	r3, r3, #2
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d1ee      	bne.n	8001ece <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001ef0:	7dfb      	ldrb	r3, [r7, #23]
 8001ef2:	2b01      	cmp	r3, #1
 8001ef4:	d105      	bne.n	8001f02 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ef6:	4b3c      	ldr	r3, [pc, #240]	@ (8001fe8 <HAL_RCC_OscConfig+0x4c4>)
 8001ef8:	69db      	ldr	r3, [r3, #28]
 8001efa:	4a3b      	ldr	r2, [pc, #236]	@ (8001fe8 <HAL_RCC_OscConfig+0x4c4>)
 8001efc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001f00:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	69db      	ldr	r3, [r3, #28]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	f000 8087 	beq.w	800201a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f0c:	4b36      	ldr	r3, [pc, #216]	@ (8001fe8 <HAL_RCC_OscConfig+0x4c4>)
 8001f0e:	685b      	ldr	r3, [r3, #4]
 8001f10:	f003 030c 	and.w	r3, r3, #12
 8001f14:	2b08      	cmp	r3, #8
 8001f16:	d061      	beq.n	8001fdc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	69db      	ldr	r3, [r3, #28]
 8001f1c:	2b02      	cmp	r3, #2
 8001f1e:	d146      	bne.n	8001fae <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f20:	4b33      	ldr	r3, [pc, #204]	@ (8001ff0 <HAL_RCC_OscConfig+0x4cc>)
 8001f22:	2200      	movs	r2, #0
 8001f24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f26:	f7ff fb21 	bl	800156c <HAL_GetTick>
 8001f2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f2c:	e008      	b.n	8001f40 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f2e:	f7ff fb1d 	bl	800156c <HAL_GetTick>
 8001f32:	4602      	mov	r2, r0
 8001f34:	693b      	ldr	r3, [r7, #16]
 8001f36:	1ad3      	subs	r3, r2, r3
 8001f38:	2b02      	cmp	r3, #2
 8001f3a:	d901      	bls.n	8001f40 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001f3c:	2303      	movs	r3, #3
 8001f3e:	e06d      	b.n	800201c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f40:	4b29      	ldr	r3, [pc, #164]	@ (8001fe8 <HAL_RCC_OscConfig+0x4c4>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d1f0      	bne.n	8001f2e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6a1b      	ldr	r3, [r3, #32]
 8001f50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f54:	d108      	bne.n	8001f68 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001f56:	4b24      	ldr	r3, [pc, #144]	@ (8001fe8 <HAL_RCC_OscConfig+0x4c4>)
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	689b      	ldr	r3, [r3, #8]
 8001f62:	4921      	ldr	r1, [pc, #132]	@ (8001fe8 <HAL_RCC_OscConfig+0x4c4>)
 8001f64:	4313      	orrs	r3, r2
 8001f66:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f68:	4b1f      	ldr	r3, [pc, #124]	@ (8001fe8 <HAL_RCC_OscConfig+0x4c4>)
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	6a19      	ldr	r1, [r3, #32]
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f78:	430b      	orrs	r3, r1
 8001f7a:	491b      	ldr	r1, [pc, #108]	@ (8001fe8 <HAL_RCC_OscConfig+0x4c4>)
 8001f7c:	4313      	orrs	r3, r2
 8001f7e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f80:	4b1b      	ldr	r3, [pc, #108]	@ (8001ff0 <HAL_RCC_OscConfig+0x4cc>)
 8001f82:	2201      	movs	r2, #1
 8001f84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f86:	f7ff faf1 	bl	800156c <HAL_GetTick>
 8001f8a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f8c:	e008      	b.n	8001fa0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f8e:	f7ff faed 	bl	800156c <HAL_GetTick>
 8001f92:	4602      	mov	r2, r0
 8001f94:	693b      	ldr	r3, [r7, #16]
 8001f96:	1ad3      	subs	r3, r2, r3
 8001f98:	2b02      	cmp	r3, #2
 8001f9a:	d901      	bls.n	8001fa0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001f9c:	2303      	movs	r3, #3
 8001f9e:	e03d      	b.n	800201c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fa0:	4b11      	ldr	r3, [pc, #68]	@ (8001fe8 <HAL_RCC_OscConfig+0x4c4>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d0f0      	beq.n	8001f8e <HAL_RCC_OscConfig+0x46a>
 8001fac:	e035      	b.n	800201a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fae:	4b10      	ldr	r3, [pc, #64]	@ (8001ff0 <HAL_RCC_OscConfig+0x4cc>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fb4:	f7ff fada 	bl	800156c <HAL_GetTick>
 8001fb8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fba:	e008      	b.n	8001fce <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fbc:	f7ff fad6 	bl	800156c <HAL_GetTick>
 8001fc0:	4602      	mov	r2, r0
 8001fc2:	693b      	ldr	r3, [r7, #16]
 8001fc4:	1ad3      	subs	r3, r2, r3
 8001fc6:	2b02      	cmp	r3, #2
 8001fc8:	d901      	bls.n	8001fce <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001fca:	2303      	movs	r3, #3
 8001fcc:	e026      	b.n	800201c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fce:	4b06      	ldr	r3, [pc, #24]	@ (8001fe8 <HAL_RCC_OscConfig+0x4c4>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d1f0      	bne.n	8001fbc <HAL_RCC_OscConfig+0x498>
 8001fda:	e01e      	b.n	800201a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	69db      	ldr	r3, [r3, #28]
 8001fe0:	2b01      	cmp	r3, #1
 8001fe2:	d107      	bne.n	8001ff4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	e019      	b.n	800201c <HAL_RCC_OscConfig+0x4f8>
 8001fe8:	40021000 	.word	0x40021000
 8001fec:	40007000 	.word	0x40007000
 8001ff0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001ff4:	4b0b      	ldr	r3, [pc, #44]	@ (8002024 <HAL_RCC_OscConfig+0x500>)
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6a1b      	ldr	r3, [r3, #32]
 8002004:	429a      	cmp	r2, r3
 8002006:	d106      	bne.n	8002016 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002012:	429a      	cmp	r2, r3
 8002014:	d001      	beq.n	800201a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002016:	2301      	movs	r3, #1
 8002018:	e000      	b.n	800201c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800201a:	2300      	movs	r3, #0
}
 800201c:	4618      	mov	r0, r3
 800201e:	3718      	adds	r7, #24
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}
 8002024:	40021000 	.word	0x40021000

08002028 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b084      	sub	sp, #16
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
 8002030:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	2b00      	cmp	r3, #0
 8002036:	d101      	bne.n	800203c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002038:	2301      	movs	r3, #1
 800203a:	e0d0      	b.n	80021de <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800203c:	4b6a      	ldr	r3, [pc, #424]	@ (80021e8 <HAL_RCC_ClockConfig+0x1c0>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f003 0307 	and.w	r3, r3, #7
 8002044:	683a      	ldr	r2, [r7, #0]
 8002046:	429a      	cmp	r2, r3
 8002048:	d910      	bls.n	800206c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800204a:	4b67      	ldr	r3, [pc, #412]	@ (80021e8 <HAL_RCC_ClockConfig+0x1c0>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f023 0207 	bic.w	r2, r3, #7
 8002052:	4965      	ldr	r1, [pc, #404]	@ (80021e8 <HAL_RCC_ClockConfig+0x1c0>)
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	4313      	orrs	r3, r2
 8002058:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800205a:	4b63      	ldr	r3, [pc, #396]	@ (80021e8 <HAL_RCC_ClockConfig+0x1c0>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f003 0307 	and.w	r3, r3, #7
 8002062:	683a      	ldr	r2, [r7, #0]
 8002064:	429a      	cmp	r2, r3
 8002066:	d001      	beq.n	800206c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002068:	2301      	movs	r3, #1
 800206a:	e0b8      	b.n	80021de <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f003 0302 	and.w	r3, r3, #2
 8002074:	2b00      	cmp	r3, #0
 8002076:	d020      	beq.n	80020ba <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f003 0304 	and.w	r3, r3, #4
 8002080:	2b00      	cmp	r3, #0
 8002082:	d005      	beq.n	8002090 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002084:	4b59      	ldr	r3, [pc, #356]	@ (80021ec <HAL_RCC_ClockConfig+0x1c4>)
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	4a58      	ldr	r2, [pc, #352]	@ (80021ec <HAL_RCC_ClockConfig+0x1c4>)
 800208a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800208e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f003 0308 	and.w	r3, r3, #8
 8002098:	2b00      	cmp	r3, #0
 800209a:	d005      	beq.n	80020a8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800209c:	4b53      	ldr	r3, [pc, #332]	@ (80021ec <HAL_RCC_ClockConfig+0x1c4>)
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	4a52      	ldr	r2, [pc, #328]	@ (80021ec <HAL_RCC_ClockConfig+0x1c4>)
 80020a2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80020a6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020a8:	4b50      	ldr	r3, [pc, #320]	@ (80021ec <HAL_RCC_ClockConfig+0x1c4>)
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	689b      	ldr	r3, [r3, #8]
 80020b4:	494d      	ldr	r1, [pc, #308]	@ (80021ec <HAL_RCC_ClockConfig+0x1c4>)
 80020b6:	4313      	orrs	r3, r2
 80020b8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f003 0301 	and.w	r3, r3, #1
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d040      	beq.n	8002148 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	2b01      	cmp	r3, #1
 80020cc:	d107      	bne.n	80020de <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020ce:	4b47      	ldr	r3, [pc, #284]	@ (80021ec <HAL_RCC_ClockConfig+0x1c4>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d115      	bne.n	8002106 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020da:	2301      	movs	r3, #1
 80020dc:	e07f      	b.n	80021de <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	685b      	ldr	r3, [r3, #4]
 80020e2:	2b02      	cmp	r3, #2
 80020e4:	d107      	bne.n	80020f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020e6:	4b41      	ldr	r3, [pc, #260]	@ (80021ec <HAL_RCC_ClockConfig+0x1c4>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d109      	bne.n	8002106 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80020f2:	2301      	movs	r3, #1
 80020f4:	e073      	b.n	80021de <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020f6:	4b3d      	ldr	r3, [pc, #244]	@ (80021ec <HAL_RCC_ClockConfig+0x1c4>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f003 0302 	and.w	r3, r3, #2
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d101      	bne.n	8002106 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002102:	2301      	movs	r3, #1
 8002104:	e06b      	b.n	80021de <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002106:	4b39      	ldr	r3, [pc, #228]	@ (80021ec <HAL_RCC_ClockConfig+0x1c4>)
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	f023 0203 	bic.w	r2, r3, #3
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	4936      	ldr	r1, [pc, #216]	@ (80021ec <HAL_RCC_ClockConfig+0x1c4>)
 8002114:	4313      	orrs	r3, r2
 8002116:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002118:	f7ff fa28 	bl	800156c <HAL_GetTick>
 800211c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800211e:	e00a      	b.n	8002136 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002120:	f7ff fa24 	bl	800156c <HAL_GetTick>
 8002124:	4602      	mov	r2, r0
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	1ad3      	subs	r3, r2, r3
 800212a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800212e:	4293      	cmp	r3, r2
 8002130:	d901      	bls.n	8002136 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002132:	2303      	movs	r3, #3
 8002134:	e053      	b.n	80021de <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002136:	4b2d      	ldr	r3, [pc, #180]	@ (80021ec <HAL_RCC_ClockConfig+0x1c4>)
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	f003 020c 	and.w	r2, r3, #12
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	009b      	lsls	r3, r3, #2
 8002144:	429a      	cmp	r2, r3
 8002146:	d1eb      	bne.n	8002120 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002148:	4b27      	ldr	r3, [pc, #156]	@ (80021e8 <HAL_RCC_ClockConfig+0x1c0>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f003 0307 	and.w	r3, r3, #7
 8002150:	683a      	ldr	r2, [r7, #0]
 8002152:	429a      	cmp	r2, r3
 8002154:	d210      	bcs.n	8002178 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002156:	4b24      	ldr	r3, [pc, #144]	@ (80021e8 <HAL_RCC_ClockConfig+0x1c0>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f023 0207 	bic.w	r2, r3, #7
 800215e:	4922      	ldr	r1, [pc, #136]	@ (80021e8 <HAL_RCC_ClockConfig+0x1c0>)
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	4313      	orrs	r3, r2
 8002164:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002166:	4b20      	ldr	r3, [pc, #128]	@ (80021e8 <HAL_RCC_ClockConfig+0x1c0>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f003 0307 	and.w	r3, r3, #7
 800216e:	683a      	ldr	r2, [r7, #0]
 8002170:	429a      	cmp	r2, r3
 8002172:	d001      	beq.n	8002178 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002174:	2301      	movs	r3, #1
 8002176:	e032      	b.n	80021de <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f003 0304 	and.w	r3, r3, #4
 8002180:	2b00      	cmp	r3, #0
 8002182:	d008      	beq.n	8002196 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002184:	4b19      	ldr	r3, [pc, #100]	@ (80021ec <HAL_RCC_ClockConfig+0x1c4>)
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	68db      	ldr	r3, [r3, #12]
 8002190:	4916      	ldr	r1, [pc, #88]	@ (80021ec <HAL_RCC_ClockConfig+0x1c4>)
 8002192:	4313      	orrs	r3, r2
 8002194:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f003 0308 	and.w	r3, r3, #8
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d009      	beq.n	80021b6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80021a2:	4b12      	ldr	r3, [pc, #72]	@ (80021ec <HAL_RCC_ClockConfig+0x1c4>)
 80021a4:	685b      	ldr	r3, [r3, #4]
 80021a6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	691b      	ldr	r3, [r3, #16]
 80021ae:	00db      	lsls	r3, r3, #3
 80021b0:	490e      	ldr	r1, [pc, #56]	@ (80021ec <HAL_RCC_ClockConfig+0x1c4>)
 80021b2:	4313      	orrs	r3, r2
 80021b4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80021b6:	f000 f821 	bl	80021fc <HAL_RCC_GetSysClockFreq>
 80021ba:	4602      	mov	r2, r0
 80021bc:	4b0b      	ldr	r3, [pc, #44]	@ (80021ec <HAL_RCC_ClockConfig+0x1c4>)
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	091b      	lsrs	r3, r3, #4
 80021c2:	f003 030f 	and.w	r3, r3, #15
 80021c6:	490a      	ldr	r1, [pc, #40]	@ (80021f0 <HAL_RCC_ClockConfig+0x1c8>)
 80021c8:	5ccb      	ldrb	r3, [r1, r3]
 80021ca:	fa22 f303 	lsr.w	r3, r2, r3
 80021ce:	4a09      	ldr	r2, [pc, #36]	@ (80021f4 <HAL_RCC_ClockConfig+0x1cc>)
 80021d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80021d2:	4b09      	ldr	r3, [pc, #36]	@ (80021f8 <HAL_RCC_ClockConfig+0x1d0>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4618      	mov	r0, r3
 80021d8:	f7ff f986 	bl	80014e8 <HAL_InitTick>

  return HAL_OK;
 80021dc:	2300      	movs	r3, #0
}
 80021de:	4618      	mov	r0, r3
 80021e0:	3710      	adds	r7, #16
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bd80      	pop	{r7, pc}
 80021e6:	bf00      	nop
 80021e8:	40022000 	.word	0x40022000
 80021ec:	40021000 	.word	0x40021000
 80021f0:	08002b2c 	.word	0x08002b2c
 80021f4:	2000004c 	.word	0x2000004c
 80021f8:	20000050 	.word	0x20000050

080021fc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021fc:	b480      	push	{r7}
 80021fe:	b087      	sub	sp, #28
 8002200:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002202:	2300      	movs	r3, #0
 8002204:	60fb      	str	r3, [r7, #12]
 8002206:	2300      	movs	r3, #0
 8002208:	60bb      	str	r3, [r7, #8]
 800220a:	2300      	movs	r3, #0
 800220c:	617b      	str	r3, [r7, #20]
 800220e:	2300      	movs	r3, #0
 8002210:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002212:	2300      	movs	r3, #0
 8002214:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002216:	4b1e      	ldr	r3, [pc, #120]	@ (8002290 <HAL_RCC_GetSysClockFreq+0x94>)
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	f003 030c 	and.w	r3, r3, #12
 8002222:	2b04      	cmp	r3, #4
 8002224:	d002      	beq.n	800222c <HAL_RCC_GetSysClockFreq+0x30>
 8002226:	2b08      	cmp	r3, #8
 8002228:	d003      	beq.n	8002232 <HAL_RCC_GetSysClockFreq+0x36>
 800222a:	e027      	b.n	800227c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800222c:	4b19      	ldr	r3, [pc, #100]	@ (8002294 <HAL_RCC_GetSysClockFreq+0x98>)
 800222e:	613b      	str	r3, [r7, #16]
      break;
 8002230:	e027      	b.n	8002282 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	0c9b      	lsrs	r3, r3, #18
 8002236:	f003 030f 	and.w	r3, r3, #15
 800223a:	4a17      	ldr	r2, [pc, #92]	@ (8002298 <HAL_RCC_GetSysClockFreq+0x9c>)
 800223c:	5cd3      	ldrb	r3, [r2, r3]
 800223e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002246:	2b00      	cmp	r3, #0
 8002248:	d010      	beq.n	800226c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800224a:	4b11      	ldr	r3, [pc, #68]	@ (8002290 <HAL_RCC_GetSysClockFreq+0x94>)
 800224c:	685b      	ldr	r3, [r3, #4]
 800224e:	0c5b      	lsrs	r3, r3, #17
 8002250:	f003 0301 	and.w	r3, r3, #1
 8002254:	4a11      	ldr	r2, [pc, #68]	@ (800229c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002256:	5cd3      	ldrb	r3, [r2, r3]
 8002258:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	4a0d      	ldr	r2, [pc, #52]	@ (8002294 <HAL_RCC_GetSysClockFreq+0x98>)
 800225e:	fb03 f202 	mul.w	r2, r3, r2
 8002262:	68bb      	ldr	r3, [r7, #8]
 8002264:	fbb2 f3f3 	udiv	r3, r2, r3
 8002268:	617b      	str	r3, [r7, #20]
 800226a:	e004      	b.n	8002276 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	4a0c      	ldr	r2, [pc, #48]	@ (80022a0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002270:	fb02 f303 	mul.w	r3, r2, r3
 8002274:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002276:	697b      	ldr	r3, [r7, #20]
 8002278:	613b      	str	r3, [r7, #16]
      break;
 800227a:	e002      	b.n	8002282 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800227c:	4b05      	ldr	r3, [pc, #20]	@ (8002294 <HAL_RCC_GetSysClockFreq+0x98>)
 800227e:	613b      	str	r3, [r7, #16]
      break;
 8002280:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002282:	693b      	ldr	r3, [r7, #16]
}
 8002284:	4618      	mov	r0, r3
 8002286:	371c      	adds	r7, #28
 8002288:	46bd      	mov	sp, r7
 800228a:	bc80      	pop	{r7}
 800228c:	4770      	bx	lr
 800228e:	bf00      	nop
 8002290:	40021000 	.word	0x40021000
 8002294:	007a1200 	.word	0x007a1200
 8002298:	08002b3c 	.word	0x08002b3c
 800229c:	08002b4c 	.word	0x08002b4c
 80022a0:	003d0900 	.word	0x003d0900

080022a4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b085      	sub	sp, #20
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80022ac:	4b0a      	ldr	r3, [pc, #40]	@ (80022d8 <RCC_Delay+0x34>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	4a0a      	ldr	r2, [pc, #40]	@ (80022dc <RCC_Delay+0x38>)
 80022b2:	fba2 2303 	umull	r2, r3, r2, r3
 80022b6:	0a5b      	lsrs	r3, r3, #9
 80022b8:	687a      	ldr	r2, [r7, #4]
 80022ba:	fb02 f303 	mul.w	r3, r2, r3
 80022be:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80022c0:	bf00      	nop
  }
  while (Delay --);
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	1e5a      	subs	r2, r3, #1
 80022c6:	60fa      	str	r2, [r7, #12]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d1f9      	bne.n	80022c0 <RCC_Delay+0x1c>
}
 80022cc:	bf00      	nop
 80022ce:	bf00      	nop
 80022d0:	3714      	adds	r7, #20
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bc80      	pop	{r7}
 80022d6:	4770      	bx	lr
 80022d8:	2000004c 	.word	0x2000004c
 80022dc:	10624dd3 	.word	0x10624dd3

080022e0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b082      	sub	sp, #8
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d101      	bne.n	80022f2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80022ee:	2301      	movs	r3, #1
 80022f0:	e041      	b.n	8002376 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80022f8:	b2db      	uxtb	r3, r3
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d106      	bne.n	800230c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	2200      	movs	r2, #0
 8002302:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002306:	6878      	ldr	r0, [r7, #4]
 8002308:	f7ff f852 	bl	80013b0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2202      	movs	r2, #2
 8002310:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681a      	ldr	r2, [r3, #0]
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	3304      	adds	r3, #4
 800231c:	4619      	mov	r1, r3
 800231e:	4610      	mov	r0, r2
 8002320:	f000 fa6e 	bl	8002800 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2201      	movs	r2, #1
 8002328:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2201      	movs	r2, #1
 8002330:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2201      	movs	r2, #1
 8002338:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2201      	movs	r2, #1
 8002340:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2201      	movs	r2, #1
 8002348:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2201      	movs	r2, #1
 8002350:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2201      	movs	r2, #1
 8002358:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2201      	movs	r2, #1
 8002360:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2201      	movs	r2, #1
 8002368:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2201      	movs	r2, #1
 8002370:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002374:	2300      	movs	r3, #0
}
 8002376:	4618      	mov	r0, r3
 8002378:	3708      	adds	r7, #8
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}
	...

08002380 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002380:	b480      	push	{r7}
 8002382:	b085      	sub	sp, #20
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800238e:	b2db      	uxtb	r3, r3
 8002390:	2b01      	cmp	r3, #1
 8002392:	d001      	beq.n	8002398 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002394:	2301      	movs	r3, #1
 8002396:	e035      	b.n	8002404 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	2202      	movs	r2, #2
 800239c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	68da      	ldr	r2, [r3, #12]
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f042 0201 	orr.w	r2, r2, #1
 80023ae:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4a16      	ldr	r2, [pc, #88]	@ (8002410 <HAL_TIM_Base_Start_IT+0x90>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d009      	beq.n	80023ce <HAL_TIM_Base_Start_IT+0x4e>
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023c2:	d004      	beq.n	80023ce <HAL_TIM_Base_Start_IT+0x4e>
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4a12      	ldr	r2, [pc, #72]	@ (8002414 <HAL_TIM_Base_Start_IT+0x94>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d111      	bne.n	80023f2 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	689b      	ldr	r3, [r3, #8]
 80023d4:	f003 0307 	and.w	r3, r3, #7
 80023d8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	2b06      	cmp	r3, #6
 80023de:	d010      	beq.n	8002402 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	681a      	ldr	r2, [r3, #0]
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f042 0201 	orr.w	r2, r2, #1
 80023ee:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023f0:	e007      	b.n	8002402 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	681a      	ldr	r2, [r3, #0]
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f042 0201 	orr.w	r2, r2, #1
 8002400:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002402:	2300      	movs	r3, #0
}
 8002404:	4618      	mov	r0, r3
 8002406:	3714      	adds	r7, #20
 8002408:	46bd      	mov	sp, r7
 800240a:	bc80      	pop	{r7}
 800240c:	4770      	bx	lr
 800240e:	bf00      	nop
 8002410:	40012c00 	.word	0x40012c00
 8002414:	40000400 	.word	0x40000400

08002418 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b082      	sub	sp, #8
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	691b      	ldr	r3, [r3, #16]
 8002426:	f003 0302 	and.w	r3, r3, #2
 800242a:	2b02      	cmp	r3, #2
 800242c:	d122      	bne.n	8002474 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	68db      	ldr	r3, [r3, #12]
 8002434:	f003 0302 	and.w	r3, r3, #2
 8002438:	2b02      	cmp	r3, #2
 800243a:	d11b      	bne.n	8002474 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f06f 0202 	mvn.w	r2, #2
 8002444:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	2201      	movs	r2, #1
 800244a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	699b      	ldr	r3, [r3, #24]
 8002452:	f003 0303 	and.w	r3, r3, #3
 8002456:	2b00      	cmp	r3, #0
 8002458:	d003      	beq.n	8002462 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800245a:	6878      	ldr	r0, [r7, #4]
 800245c:	f000 f9b4 	bl	80027c8 <HAL_TIM_IC_CaptureCallback>
 8002460:	e005      	b.n	800246e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002462:	6878      	ldr	r0, [r7, #4]
 8002464:	f000 f9a7 	bl	80027b6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002468:	6878      	ldr	r0, [r7, #4]
 800246a:	f000 f9b6 	bl	80027da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2200      	movs	r2, #0
 8002472:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	691b      	ldr	r3, [r3, #16]
 800247a:	f003 0304 	and.w	r3, r3, #4
 800247e:	2b04      	cmp	r3, #4
 8002480:	d122      	bne.n	80024c8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	68db      	ldr	r3, [r3, #12]
 8002488:	f003 0304 	and.w	r3, r3, #4
 800248c:	2b04      	cmp	r3, #4
 800248e:	d11b      	bne.n	80024c8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f06f 0204 	mvn.w	r2, #4
 8002498:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2202      	movs	r2, #2
 800249e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	699b      	ldr	r3, [r3, #24]
 80024a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d003      	beq.n	80024b6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80024ae:	6878      	ldr	r0, [r7, #4]
 80024b0:	f000 f98a 	bl	80027c8 <HAL_TIM_IC_CaptureCallback>
 80024b4:	e005      	b.n	80024c2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024b6:	6878      	ldr	r0, [r7, #4]
 80024b8:	f000 f97d 	bl	80027b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024bc:	6878      	ldr	r0, [r7, #4]
 80024be:	f000 f98c 	bl	80027da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	2200      	movs	r2, #0
 80024c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	691b      	ldr	r3, [r3, #16]
 80024ce:	f003 0308 	and.w	r3, r3, #8
 80024d2:	2b08      	cmp	r3, #8
 80024d4:	d122      	bne.n	800251c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	68db      	ldr	r3, [r3, #12]
 80024dc:	f003 0308 	and.w	r3, r3, #8
 80024e0:	2b08      	cmp	r3, #8
 80024e2:	d11b      	bne.n	800251c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f06f 0208 	mvn.w	r2, #8
 80024ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2204      	movs	r2, #4
 80024f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	69db      	ldr	r3, [r3, #28]
 80024fa:	f003 0303 	and.w	r3, r3, #3
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d003      	beq.n	800250a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002502:	6878      	ldr	r0, [r7, #4]
 8002504:	f000 f960 	bl	80027c8 <HAL_TIM_IC_CaptureCallback>
 8002508:	e005      	b.n	8002516 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800250a:	6878      	ldr	r0, [r7, #4]
 800250c:	f000 f953 	bl	80027b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002510:	6878      	ldr	r0, [r7, #4]
 8002512:	f000 f962 	bl	80027da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	2200      	movs	r2, #0
 800251a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	691b      	ldr	r3, [r3, #16]
 8002522:	f003 0310 	and.w	r3, r3, #16
 8002526:	2b10      	cmp	r3, #16
 8002528:	d122      	bne.n	8002570 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	68db      	ldr	r3, [r3, #12]
 8002530:	f003 0310 	and.w	r3, r3, #16
 8002534:	2b10      	cmp	r3, #16
 8002536:	d11b      	bne.n	8002570 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f06f 0210 	mvn.w	r2, #16
 8002540:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2208      	movs	r2, #8
 8002546:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	69db      	ldr	r3, [r3, #28]
 800254e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002552:	2b00      	cmp	r3, #0
 8002554:	d003      	beq.n	800255e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002556:	6878      	ldr	r0, [r7, #4]
 8002558:	f000 f936 	bl	80027c8 <HAL_TIM_IC_CaptureCallback>
 800255c:	e005      	b.n	800256a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800255e:	6878      	ldr	r0, [r7, #4]
 8002560:	f000 f929 	bl	80027b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002564:	6878      	ldr	r0, [r7, #4]
 8002566:	f000 f938 	bl	80027da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	2200      	movs	r2, #0
 800256e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	691b      	ldr	r3, [r3, #16]
 8002576:	f003 0301 	and.w	r3, r3, #1
 800257a:	2b01      	cmp	r3, #1
 800257c:	d10e      	bne.n	800259c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	68db      	ldr	r3, [r3, #12]
 8002584:	f003 0301 	and.w	r3, r3, #1
 8002588:	2b01      	cmp	r3, #1
 800258a:	d107      	bne.n	800259c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f06f 0201 	mvn.w	r2, #1
 8002594:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002596:	6878      	ldr	r0, [r7, #4]
 8002598:	f7fe fdda 	bl	8001150 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	691b      	ldr	r3, [r3, #16]
 80025a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80025a6:	2b80      	cmp	r3, #128	@ 0x80
 80025a8:	d10e      	bne.n	80025c8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	68db      	ldr	r3, [r3, #12]
 80025b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80025b4:	2b80      	cmp	r3, #128	@ 0x80
 80025b6:	d107      	bne.n	80025c8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80025c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80025c2:	6878      	ldr	r0, [r7, #4]
 80025c4:	f000 fa6b 	bl	8002a9e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	691b      	ldr	r3, [r3, #16]
 80025ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025d2:	2b40      	cmp	r3, #64	@ 0x40
 80025d4:	d10e      	bne.n	80025f4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	68db      	ldr	r3, [r3, #12]
 80025dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025e0:	2b40      	cmp	r3, #64	@ 0x40
 80025e2:	d107      	bne.n	80025f4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80025ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80025ee:	6878      	ldr	r0, [r7, #4]
 80025f0:	f000 f8fc 	bl	80027ec <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	691b      	ldr	r3, [r3, #16]
 80025fa:	f003 0320 	and.w	r3, r3, #32
 80025fe:	2b20      	cmp	r3, #32
 8002600:	d10e      	bne.n	8002620 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	68db      	ldr	r3, [r3, #12]
 8002608:	f003 0320 	and.w	r3, r3, #32
 800260c:	2b20      	cmp	r3, #32
 800260e:	d107      	bne.n	8002620 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f06f 0220 	mvn.w	r2, #32
 8002618:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	f000 fa36 	bl	8002a8c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002620:	bf00      	nop
 8002622:	3708      	adds	r7, #8
 8002624:	46bd      	mov	sp, r7
 8002626:	bd80      	pop	{r7, pc}

08002628 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b084      	sub	sp, #16
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
 8002630:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002632:	2300      	movs	r3, #0
 8002634:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800263c:	2b01      	cmp	r3, #1
 800263e:	d101      	bne.n	8002644 <HAL_TIM_ConfigClockSource+0x1c>
 8002640:	2302      	movs	r3, #2
 8002642:	e0b4      	b.n	80027ae <HAL_TIM_ConfigClockSource+0x186>
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2201      	movs	r2, #1
 8002648:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	2202      	movs	r2, #2
 8002650:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	689b      	ldr	r3, [r3, #8]
 800265a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800265c:	68bb      	ldr	r3, [r7, #8]
 800265e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002662:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002664:	68bb      	ldr	r3, [r7, #8]
 8002666:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800266a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	68ba      	ldr	r2, [r7, #8]
 8002672:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800267c:	d03e      	beq.n	80026fc <HAL_TIM_ConfigClockSource+0xd4>
 800267e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002682:	f200 8087 	bhi.w	8002794 <HAL_TIM_ConfigClockSource+0x16c>
 8002686:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800268a:	f000 8086 	beq.w	800279a <HAL_TIM_ConfigClockSource+0x172>
 800268e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002692:	d87f      	bhi.n	8002794 <HAL_TIM_ConfigClockSource+0x16c>
 8002694:	2b70      	cmp	r3, #112	@ 0x70
 8002696:	d01a      	beq.n	80026ce <HAL_TIM_ConfigClockSource+0xa6>
 8002698:	2b70      	cmp	r3, #112	@ 0x70
 800269a:	d87b      	bhi.n	8002794 <HAL_TIM_ConfigClockSource+0x16c>
 800269c:	2b60      	cmp	r3, #96	@ 0x60
 800269e:	d050      	beq.n	8002742 <HAL_TIM_ConfigClockSource+0x11a>
 80026a0:	2b60      	cmp	r3, #96	@ 0x60
 80026a2:	d877      	bhi.n	8002794 <HAL_TIM_ConfigClockSource+0x16c>
 80026a4:	2b50      	cmp	r3, #80	@ 0x50
 80026a6:	d03c      	beq.n	8002722 <HAL_TIM_ConfigClockSource+0xfa>
 80026a8:	2b50      	cmp	r3, #80	@ 0x50
 80026aa:	d873      	bhi.n	8002794 <HAL_TIM_ConfigClockSource+0x16c>
 80026ac:	2b40      	cmp	r3, #64	@ 0x40
 80026ae:	d058      	beq.n	8002762 <HAL_TIM_ConfigClockSource+0x13a>
 80026b0:	2b40      	cmp	r3, #64	@ 0x40
 80026b2:	d86f      	bhi.n	8002794 <HAL_TIM_ConfigClockSource+0x16c>
 80026b4:	2b30      	cmp	r3, #48	@ 0x30
 80026b6:	d064      	beq.n	8002782 <HAL_TIM_ConfigClockSource+0x15a>
 80026b8:	2b30      	cmp	r3, #48	@ 0x30
 80026ba:	d86b      	bhi.n	8002794 <HAL_TIM_ConfigClockSource+0x16c>
 80026bc:	2b20      	cmp	r3, #32
 80026be:	d060      	beq.n	8002782 <HAL_TIM_ConfigClockSource+0x15a>
 80026c0:	2b20      	cmp	r3, #32
 80026c2:	d867      	bhi.n	8002794 <HAL_TIM_ConfigClockSource+0x16c>
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d05c      	beq.n	8002782 <HAL_TIM_ConfigClockSource+0x15a>
 80026c8:	2b10      	cmp	r3, #16
 80026ca:	d05a      	beq.n	8002782 <HAL_TIM_ConfigClockSource+0x15a>
 80026cc:	e062      	b.n	8002794 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80026de:	f000 f95e 	bl	800299e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	689b      	ldr	r3, [r3, #8]
 80026e8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80026ea:	68bb      	ldr	r3, [r7, #8]
 80026ec:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80026f0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	68ba      	ldr	r2, [r7, #8]
 80026f8:	609a      	str	r2, [r3, #8]
      break;
 80026fa:	e04f      	b.n	800279c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800270c:	f000 f947 	bl	800299e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	689a      	ldr	r2, [r3, #8]
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800271e:	609a      	str	r2, [r3, #8]
      break;
 8002720:	e03c      	b.n	800279c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800272e:	461a      	mov	r2, r3
 8002730:	f000 f8be 	bl	80028b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	2150      	movs	r1, #80	@ 0x50
 800273a:	4618      	mov	r0, r3
 800273c:	f000 f915 	bl	800296a <TIM_ITRx_SetConfig>
      break;
 8002740:	e02c      	b.n	800279c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800274e:	461a      	mov	r2, r3
 8002750:	f000 f8dc 	bl	800290c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	2160      	movs	r1, #96	@ 0x60
 800275a:	4618      	mov	r0, r3
 800275c:	f000 f905 	bl	800296a <TIM_ITRx_SetConfig>
      break;
 8002760:	e01c      	b.n	800279c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800276e:	461a      	mov	r2, r3
 8002770:	f000 f89e 	bl	80028b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	2140      	movs	r1, #64	@ 0x40
 800277a:	4618      	mov	r0, r3
 800277c:	f000 f8f5 	bl	800296a <TIM_ITRx_SetConfig>
      break;
 8002780:	e00c      	b.n	800279c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681a      	ldr	r2, [r3, #0]
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4619      	mov	r1, r3
 800278c:	4610      	mov	r0, r2
 800278e:	f000 f8ec 	bl	800296a <TIM_ITRx_SetConfig>
      break;
 8002792:	e003      	b.n	800279c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002794:	2301      	movs	r3, #1
 8002796:	73fb      	strb	r3, [r7, #15]
      break;
 8002798:	e000      	b.n	800279c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800279a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2201      	movs	r2, #1
 80027a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2200      	movs	r2, #0
 80027a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80027ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80027ae:	4618      	mov	r0, r3
 80027b0:	3710      	adds	r7, #16
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bd80      	pop	{r7, pc}

080027b6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80027b6:	b480      	push	{r7}
 80027b8:	b083      	sub	sp, #12
 80027ba:	af00      	add	r7, sp, #0
 80027bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80027be:	bf00      	nop
 80027c0:	370c      	adds	r7, #12
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bc80      	pop	{r7}
 80027c6:	4770      	bx	lr

080027c8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80027c8:	b480      	push	{r7}
 80027ca:	b083      	sub	sp, #12
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80027d0:	bf00      	nop
 80027d2:	370c      	adds	r7, #12
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bc80      	pop	{r7}
 80027d8:	4770      	bx	lr

080027da <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80027da:	b480      	push	{r7}
 80027dc:	b083      	sub	sp, #12
 80027de:	af00      	add	r7, sp, #0
 80027e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80027e2:	bf00      	nop
 80027e4:	370c      	adds	r7, #12
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bc80      	pop	{r7}
 80027ea:	4770      	bx	lr

080027ec <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80027ec:	b480      	push	{r7}
 80027ee:	b083      	sub	sp, #12
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80027f4:	bf00      	nop
 80027f6:	370c      	adds	r7, #12
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bc80      	pop	{r7}
 80027fc:	4770      	bx	lr
	...

08002800 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002800:	b480      	push	{r7}
 8002802:	b085      	sub	sp, #20
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
 8002808:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	4a25      	ldr	r2, [pc, #148]	@ (80028a8 <TIM_Base_SetConfig+0xa8>)
 8002814:	4293      	cmp	r3, r2
 8002816:	d007      	beq.n	8002828 <TIM_Base_SetConfig+0x28>
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800281e:	d003      	beq.n	8002828 <TIM_Base_SetConfig+0x28>
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	4a22      	ldr	r2, [pc, #136]	@ (80028ac <TIM_Base_SetConfig+0xac>)
 8002824:	4293      	cmp	r3, r2
 8002826:	d108      	bne.n	800283a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800282e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	68fa      	ldr	r2, [r7, #12]
 8002836:	4313      	orrs	r3, r2
 8002838:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	4a1a      	ldr	r2, [pc, #104]	@ (80028a8 <TIM_Base_SetConfig+0xa8>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d007      	beq.n	8002852 <TIM_Base_SetConfig+0x52>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002848:	d003      	beq.n	8002852 <TIM_Base_SetConfig+0x52>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	4a17      	ldr	r2, [pc, #92]	@ (80028ac <TIM_Base_SetConfig+0xac>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d108      	bne.n	8002864 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002858:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	68db      	ldr	r3, [r3, #12]
 800285e:	68fa      	ldr	r2, [r7, #12]
 8002860:	4313      	orrs	r3, r2
 8002862:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	695b      	ldr	r3, [r3, #20]
 800286e:	4313      	orrs	r3, r2
 8002870:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	68fa      	ldr	r2, [r7, #12]
 8002876:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	689a      	ldr	r2, [r3, #8]
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	681a      	ldr	r2, [r3, #0]
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	4a07      	ldr	r2, [pc, #28]	@ (80028a8 <TIM_Base_SetConfig+0xa8>)
 800288c:	4293      	cmp	r3, r2
 800288e:	d103      	bne.n	8002898 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	691a      	ldr	r2, [r3, #16]
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2201      	movs	r2, #1
 800289c:	615a      	str	r2, [r3, #20]
}
 800289e:	bf00      	nop
 80028a0:	3714      	adds	r7, #20
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bc80      	pop	{r7}
 80028a6:	4770      	bx	lr
 80028a8:	40012c00 	.word	0x40012c00
 80028ac:	40000400 	.word	0x40000400

080028b0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80028b0:	b480      	push	{r7}
 80028b2:	b087      	sub	sp, #28
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	60f8      	str	r0, [r7, #12]
 80028b8:	60b9      	str	r1, [r7, #8]
 80028ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	6a1b      	ldr	r3, [r3, #32]
 80028c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	6a1b      	ldr	r3, [r3, #32]
 80028c6:	f023 0201 	bic.w	r2, r3, #1
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	699b      	ldr	r3, [r3, #24]
 80028d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80028d4:	693b      	ldr	r3, [r7, #16]
 80028d6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80028da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	011b      	lsls	r3, r3, #4
 80028e0:	693a      	ldr	r2, [r7, #16]
 80028e2:	4313      	orrs	r3, r2
 80028e4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80028e6:	697b      	ldr	r3, [r7, #20]
 80028e8:	f023 030a 	bic.w	r3, r3, #10
 80028ec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80028ee:	697a      	ldr	r2, [r7, #20]
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	4313      	orrs	r3, r2
 80028f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	693a      	ldr	r2, [r7, #16]
 80028fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	697a      	ldr	r2, [r7, #20]
 8002900:	621a      	str	r2, [r3, #32]
}
 8002902:	bf00      	nop
 8002904:	371c      	adds	r7, #28
 8002906:	46bd      	mov	sp, r7
 8002908:	bc80      	pop	{r7}
 800290a:	4770      	bx	lr

0800290c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800290c:	b480      	push	{r7}
 800290e:	b087      	sub	sp, #28
 8002910:	af00      	add	r7, sp, #0
 8002912:	60f8      	str	r0, [r7, #12]
 8002914:	60b9      	str	r1, [r7, #8]
 8002916:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	6a1b      	ldr	r3, [r3, #32]
 800291c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	6a1b      	ldr	r3, [r3, #32]
 8002922:	f023 0210 	bic.w	r2, r3, #16
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	699b      	ldr	r3, [r3, #24]
 800292e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002930:	693b      	ldr	r3, [r7, #16]
 8002932:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002936:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	031b      	lsls	r3, r3, #12
 800293c:	693a      	ldr	r2, [r7, #16]
 800293e:	4313      	orrs	r3, r2
 8002940:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002942:	697b      	ldr	r3, [r7, #20]
 8002944:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002948:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800294a:	68bb      	ldr	r3, [r7, #8]
 800294c:	011b      	lsls	r3, r3, #4
 800294e:	697a      	ldr	r2, [r7, #20]
 8002950:	4313      	orrs	r3, r2
 8002952:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	693a      	ldr	r2, [r7, #16]
 8002958:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	697a      	ldr	r2, [r7, #20]
 800295e:	621a      	str	r2, [r3, #32]
}
 8002960:	bf00      	nop
 8002962:	371c      	adds	r7, #28
 8002964:	46bd      	mov	sp, r7
 8002966:	bc80      	pop	{r7}
 8002968:	4770      	bx	lr

0800296a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800296a:	b480      	push	{r7}
 800296c:	b085      	sub	sp, #20
 800296e:	af00      	add	r7, sp, #0
 8002970:	6078      	str	r0, [r7, #4]
 8002972:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	689b      	ldr	r3, [r3, #8]
 8002978:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002980:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002982:	683a      	ldr	r2, [r7, #0]
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	4313      	orrs	r3, r2
 8002988:	f043 0307 	orr.w	r3, r3, #7
 800298c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	68fa      	ldr	r2, [r7, #12]
 8002992:	609a      	str	r2, [r3, #8]
}
 8002994:	bf00      	nop
 8002996:	3714      	adds	r7, #20
 8002998:	46bd      	mov	sp, r7
 800299a:	bc80      	pop	{r7}
 800299c:	4770      	bx	lr

0800299e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800299e:	b480      	push	{r7}
 80029a0:	b087      	sub	sp, #28
 80029a2:	af00      	add	r7, sp, #0
 80029a4:	60f8      	str	r0, [r7, #12]
 80029a6:	60b9      	str	r1, [r7, #8]
 80029a8:	607a      	str	r2, [r7, #4]
 80029aa:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	689b      	ldr	r3, [r3, #8]
 80029b0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80029b2:	697b      	ldr	r3, [r7, #20]
 80029b4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80029b8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	021a      	lsls	r2, r3, #8
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	431a      	orrs	r2, r3
 80029c2:	68bb      	ldr	r3, [r7, #8]
 80029c4:	4313      	orrs	r3, r2
 80029c6:	697a      	ldr	r2, [r7, #20]
 80029c8:	4313      	orrs	r3, r2
 80029ca:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	697a      	ldr	r2, [r7, #20]
 80029d0:	609a      	str	r2, [r3, #8]
}
 80029d2:	bf00      	nop
 80029d4:	371c      	adds	r7, #28
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bc80      	pop	{r7}
 80029da:	4770      	bx	lr

080029dc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80029dc:	b480      	push	{r7}
 80029de:	b085      	sub	sp, #20
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
 80029e4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80029ec:	2b01      	cmp	r3, #1
 80029ee:	d101      	bne.n	80029f4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80029f0:	2302      	movs	r3, #2
 80029f2:	e041      	b.n	8002a78 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2201      	movs	r2, #1
 80029f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2202      	movs	r2, #2
 8002a00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	689b      	ldr	r3, [r3, #8]
 8002a12:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002a1a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	68fa      	ldr	r2, [r7, #12]
 8002a22:	4313      	orrs	r3, r2
 8002a24:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	68fa      	ldr	r2, [r7, #12]
 8002a2c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	4a14      	ldr	r2, [pc, #80]	@ (8002a84 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002a34:	4293      	cmp	r3, r2
 8002a36:	d009      	beq.n	8002a4c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a40:	d004      	beq.n	8002a4c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4a10      	ldr	r2, [pc, #64]	@ (8002a88 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002a48:	4293      	cmp	r3, r2
 8002a4a:	d10c      	bne.n	8002a66 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002a4c:	68bb      	ldr	r3, [r7, #8]
 8002a4e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002a52:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	68ba      	ldr	r2, [r7, #8]
 8002a5a:	4313      	orrs	r3, r2
 8002a5c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	68ba      	ldr	r2, [r7, #8]
 8002a64:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2201      	movs	r2, #1
 8002a6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	2200      	movs	r2, #0
 8002a72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002a76:	2300      	movs	r3, #0
}
 8002a78:	4618      	mov	r0, r3
 8002a7a:	3714      	adds	r7, #20
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bc80      	pop	{r7}
 8002a80:	4770      	bx	lr
 8002a82:	bf00      	nop
 8002a84:	40012c00 	.word	0x40012c00
 8002a88:	40000400 	.word	0x40000400

08002a8c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	b083      	sub	sp, #12
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002a94:	bf00      	nop
 8002a96:	370c      	adds	r7, #12
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bc80      	pop	{r7}
 8002a9c:	4770      	bx	lr

08002a9e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002a9e:	b480      	push	{r7}
 8002aa0:	b083      	sub	sp, #12
 8002aa2:	af00      	add	r7, sp, #0
 8002aa4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002aa6:	bf00      	nop
 8002aa8:	370c      	adds	r7, #12
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bc80      	pop	{r7}
 8002aae:	4770      	bx	lr

08002ab0 <memset>:
 8002ab0:	4603      	mov	r3, r0
 8002ab2:	4402      	add	r2, r0
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d100      	bne.n	8002aba <memset+0xa>
 8002ab8:	4770      	bx	lr
 8002aba:	f803 1b01 	strb.w	r1, [r3], #1
 8002abe:	e7f9      	b.n	8002ab4 <memset+0x4>

08002ac0 <__libc_init_array>:
 8002ac0:	b570      	push	{r4, r5, r6, lr}
 8002ac2:	2600      	movs	r6, #0
 8002ac4:	4d0c      	ldr	r5, [pc, #48]	@ (8002af8 <__libc_init_array+0x38>)
 8002ac6:	4c0d      	ldr	r4, [pc, #52]	@ (8002afc <__libc_init_array+0x3c>)
 8002ac8:	1b64      	subs	r4, r4, r5
 8002aca:	10a4      	asrs	r4, r4, #2
 8002acc:	42a6      	cmp	r6, r4
 8002ace:	d109      	bne.n	8002ae4 <__libc_init_array+0x24>
 8002ad0:	f000 f81a 	bl	8002b08 <_init>
 8002ad4:	2600      	movs	r6, #0
 8002ad6:	4d0a      	ldr	r5, [pc, #40]	@ (8002b00 <__libc_init_array+0x40>)
 8002ad8:	4c0a      	ldr	r4, [pc, #40]	@ (8002b04 <__libc_init_array+0x44>)
 8002ada:	1b64      	subs	r4, r4, r5
 8002adc:	10a4      	asrs	r4, r4, #2
 8002ade:	42a6      	cmp	r6, r4
 8002ae0:	d105      	bne.n	8002aee <__libc_init_array+0x2e>
 8002ae2:	bd70      	pop	{r4, r5, r6, pc}
 8002ae4:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ae8:	4798      	blx	r3
 8002aea:	3601      	adds	r6, #1
 8002aec:	e7ee      	b.n	8002acc <__libc_init_array+0xc>
 8002aee:	f855 3b04 	ldr.w	r3, [r5], #4
 8002af2:	4798      	blx	r3
 8002af4:	3601      	adds	r6, #1
 8002af6:	e7f2      	b.n	8002ade <__libc_init_array+0x1e>
 8002af8:	08002b50 	.word	0x08002b50
 8002afc:	08002b50 	.word	0x08002b50
 8002b00:	08002b50 	.word	0x08002b50
 8002b04:	08002b54 	.word	0x08002b54

08002b08 <_init>:
 8002b08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b0a:	bf00      	nop
 8002b0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b0e:	bc08      	pop	{r3}
 8002b10:	469e      	mov	lr, r3
 8002b12:	4770      	bx	lr

08002b14 <_fini>:
 8002b14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b16:	bf00      	nop
 8002b18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b1a:	bc08      	pop	{r3}
 8002b1c:	469e      	mov	lr, r3
 8002b1e:	4770      	bx	lr
