vhdlGarbage
-----------

This is my exercises stored for Xilinx Studio and vhld language.


Contents
--------


* [Project 1](https://github.com/Zaryob/vhdlGarbage/tree/master/project_1): a basic logic operator and inverter example.
* [Project 2](https://github.com/Zaryob/vhdlGarbage/tree/master/project_2): a basic logic operator and inverter example extended with vector form.
* [Project 3](https://github.com/Zaryob/vhdlGarbage/tree/master/project_3): another basic logical operation example supported with simulations.
