vendor_name = ModelSim
source_file = 1, E:/de0-nano/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_TEST/DE0_NANO_TEST.SDC
source_file = 1, E:/de0-nano/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_TEST/top.sv
source_file = 1, E:/de0-nano/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_TEST/clock_divider.sv
source_file = 1, E:/de0-nano/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_TEST/testbench.sv
source_file = 1, E:/de0-nano/Tools/DE0_Nano_SystemBuilder/CodeGenerated/DE0_NANO/DE0_NANO_TEST/db/DE0_NANO_TEST.cbx.xml
design_name = clock_divider
instance = comp, \divided_clk~output , divided_clk~output, clock_divider, 1
instance = comp, \clk~input , clk~input, clock_divider, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, clock_divider, 1
instance = comp, \Add0~0 , Add0~0, clock_divider, 1
instance = comp, \counter_value~6 , counter_value~6, clock_divider, 1
instance = comp, \counter_value[0] , counter_value[0], clock_divider, 1
instance = comp, \Add0~2 , Add0~2, clock_divider, 1
instance = comp, \counter_value[1] , counter_value[1], clock_divider, 1
instance = comp, \Add0~4 , Add0~4, clock_divider, 1
instance = comp, \counter_value[2] , counter_value[2], clock_divider, 1
instance = comp, \Add0~6 , Add0~6, clock_divider, 1
instance = comp, \counter_value~4 , counter_value~4, clock_divider, 1
instance = comp, \counter_value[3] , counter_value[3], clock_divider, 1
instance = comp, \Add0~8 , Add0~8, clock_divider, 1
instance = comp, \counter_value[4] , counter_value[4], clock_divider, 1
instance = comp, \Add0~10 , Add0~10, clock_divider, 1
instance = comp, \counter_value~3 , counter_value~3, clock_divider, 1
instance = comp, \counter_value[5] , counter_value[5], clock_divider, 1
instance = comp, \Add0~12 , Add0~12, clock_divider, 1
instance = comp, \counter_value~2 , counter_value~2, clock_divider, 1
instance = comp, \counter_value[6] , counter_value[6], clock_divider, 1
instance = comp, \Add0~14 , Add0~14, clock_divider, 1
instance = comp, \counter_value~1 , counter_value~1, clock_divider, 1
instance = comp, \counter_value[7] , counter_value[7], clock_divider, 1
instance = comp, \Add0~16 , Add0~16, clock_divider, 1
instance = comp, \counter_value~0 , counter_value~0, clock_divider, 1
instance = comp, \counter_value[8] , counter_value[8], clock_divider, 1
instance = comp, \Equal0~0 , Equal0~0, clock_divider, 1
instance = comp, \Equal0~1 , Equal0~1, clock_divider, 1
instance = comp, \Add0~18 , Add0~18, clock_divider, 1
instance = comp, \counter_value~5 , counter_value~5, clock_divider, 1
instance = comp, \counter_value[9] , counter_value[9], clock_divider, 1
instance = comp, \Add0~20 , Add0~20, clock_divider, 1
instance = comp, \counter_value[10] , counter_value[10], clock_divider, 1
instance = comp, \Add0~22 , Add0~22, clock_divider, 1
instance = comp, \counter_value[11] , counter_value[11], clock_divider, 1
instance = comp, \Add0~24 , Add0~24, clock_divider, 1
instance = comp, \counter_value[12] , counter_value[12], clock_divider, 1
instance = comp, \Add0~26 , Add0~26, clock_divider, 1
instance = comp, \counter_value[13] , counter_value[13], clock_divider, 1
instance = comp, \Add0~28 , Add0~28, clock_divider, 1
instance = comp, \counter_value[14] , counter_value[14], clock_divider, 1
instance = comp, \Add0~30 , Add0~30, clock_divider, 1
instance = comp, \counter_value[15] , counter_value[15], clock_divider, 1
instance = comp, \Equal0~3 , Equal0~3, clock_divider, 1
instance = comp, \Equal0~2 , Equal0~2, clock_divider, 1
instance = comp, \Equal0~4 , Equal0~4, clock_divider, 1
instance = comp, \Add0~32 , Add0~32, clock_divider, 1
instance = comp, \counter_value[16] , counter_value[16], clock_divider, 1
instance = comp, \Add0~34 , Add0~34, clock_divider, 1
instance = comp, \counter_value[17] , counter_value[17], clock_divider, 1
instance = comp, \Add0~36 , Add0~36, clock_divider, 1
instance = comp, \counter_value[18] , counter_value[18], clock_divider, 1
instance = comp, \Add0~38 , Add0~38, clock_divider, 1
instance = comp, \counter_value[19] , counter_value[19], clock_divider, 1
instance = comp, \Add0~40 , Add0~40, clock_divider, 1
instance = comp, \counter_value[20] , counter_value[20], clock_divider, 1
instance = comp, \Add0~42 , Add0~42, clock_divider, 1
instance = comp, \counter_value[21] , counter_value[21], clock_divider, 1
instance = comp, \Add0~44 , Add0~44, clock_divider, 1
instance = comp, \counter_value[22] , counter_value[22], clock_divider, 1
instance = comp, \Add0~46 , Add0~46, clock_divider, 1
instance = comp, \counter_value[23] , counter_value[23], clock_divider, 1
instance = comp, \Add0~48 , Add0~48, clock_divider, 1
instance = comp, \counter_value[24] , counter_value[24], clock_divider, 1
instance = comp, \Add0~50 , Add0~50, clock_divider, 1
instance = comp, \counter_value[25] , counter_value[25], clock_divider, 1
instance = comp, \Add0~52 , Add0~52, clock_divider, 1
instance = comp, \counter_value[26] , counter_value[26], clock_divider, 1
instance = comp, \Add0~54 , Add0~54, clock_divider, 1
instance = comp, \counter_value[27] , counter_value[27], clock_divider, 1
instance = comp, \Equal0~8 , Equal0~8, clock_divider, 1
instance = comp, \Add0~56 , Add0~56, clock_divider, 1
instance = comp, \counter_value[28] , counter_value[28], clock_divider, 1
instance = comp, \Add0~58 , Add0~58, clock_divider, 1
instance = comp, \counter_value[29] , counter_value[29], clock_divider, 1
instance = comp, \Add0~60 , Add0~60, clock_divider, 1
instance = comp, \counter_value[30] , counter_value[30], clock_divider, 1
instance = comp, \Add0~62 , Add0~62, clock_divider, 1
instance = comp, \counter_value[31] , counter_value[31], clock_divider, 1
instance = comp, \Equal0~9 , Equal0~9, clock_divider, 1
instance = comp, \Equal0~6 , Equal0~6, clock_divider, 1
instance = comp, \Equal0~5 , Equal0~5, clock_divider, 1
instance = comp, \Equal0~7 , Equal0~7, clock_divider, 1
instance = comp, \Equal0~10 , Equal0~10, clock_divider, 1
instance = comp, \divided_clk~0 , divided_clk~0, clock_divider, 1
instance = comp, \divided_clk~reg0 , divided_clk~reg0, clock_divider, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
