Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [E:/projects/exp8/exp8.srcs/sources_1/new/conv.v:23]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [E:/projects/exp8/exp8.srcs/sources_1/new/conv.v:24]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [E:/projects/exp8/exp8.srcs/sources_1/new/conv.v:25]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [E:/projects/exp8/exp8.srcs/sources_1/new/conv.v:26]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [E:/projects/exp8/exp8.srcs/sources_1/new/conv.v:27]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [E:/projects/exp8/exp8.srcs/sources_1/new/conv.v:28]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [E:/projects/exp8/exp8.srcs/sources_1/new/conv.v:29]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [E:/projects/exp8/exp8.srcs/sources_1/new/conv.v:30]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [E:/projects/exp8/exp8.srcs/sources_1/new/conv.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.conv
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
