
GccBoardProject1.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002004  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00001814  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  80003a00  80003a00  00003e00  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000208  80003c00  80003c00  00004000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .dalign       00000004  00000004  00000004  00000000  2**0
                  ALLOC
  6 .data         00000026  00000008  80003e08  00004408  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .balign       00000002  0000002e  80003e2e  0000442e  2**0
                  ALLOC
  8 .bss          000001e0  00000030  00000030  00000000  2**2
                  ALLOC
  9 .heap         00002df0  00000210  00000210  00000000  2**0
                  ALLOC
 10 .comment      00000030  00000000  00000000  0000442e  2**0
                  CONTENTS, READONLY
 11 .debug_aranges 000006c8  00000000  00000000  00004460  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_pubnames 00001006  00000000  00000000  00004b28  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_info   00013f7d  00000000  00000000  00005b2e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 00001fd9  00000000  00000000  00019aab  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00007510  00000000  00000000  0001ba84  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00000fcc  00000000  00000000  00022f94  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00003617  00000000  00000000  00023f60  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_loc    00002b96  00000000  00000000  00027577  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_macinfo 0084ac86  00000000  00000000  0002a10d  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .stack        00001000  00003000  00003000  00000000  2**0
                  ALLOC
 21 .debug_ranges 00000788  00000000  00000000  00874d93  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_start>:

  .global _trampoline
  .type _trampoline, @function
_trampoline:
  // Jump to program start.
  rjmp    program_start
80000000:	e0 8f 10 00 	bral	80002000 <program_start>
	...

80002000 <program_start>:

  .org  PROGRAM_START_OFFSET
program_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80002000:	fe cf f3 34 	sub	pc,pc,-3276

Disassembly of section .text:

80002004 <twim_master_interrupt_handler>:
80002004:	4a e8       	lddpc	r8,800020bc <twim_master_interrupt_handler+0xb8>
80002006:	70 08       	ld.w	r8,r8[0x0]
 * \brief TWI interrupt handler.
 */
ISR(twim_master_interrupt_handler,CONF_TWIM_IRQ_GROUP,CONF_TWIM_IRQ_LEVEL)
{
	// get masked status register value
	uint32_t status = twim_inst->sr & twim_it_mask;
80002008:	70 79       	ld.w	r9,r8[0x1c]
8000200a:	4a ea       	lddpc	r10,800020c0 <twim_master_interrupt_handler+0xbc>
8000200c:	74 0a       	ld.w	r10,r10[0x0]
8000200e:	f5 e9 00 09 	and	r9,r10,r9
	// this is a NACK
	if (status & AVR32_TWIM_SR_STD_MASK) {
80002012:	12 9a       	mov	r10,r9
80002014:	e2 1a 07 00 	andl	r10,0x700,COH
80002018:	c1 40       	breq	80002040 <twim_master_interrupt_handler+0x3c>
		//if we get a nak, clear the valid bit in cmdr,
		//otherwise the command will be resent.
		transfer_status =(status & AVR32_TWIM_IER_NAK_MASK) ?
8000201a:	e2 19 03 00 	andl	r9,0x300,COH
8000201e:	f9 b9 01 fc 	movne	r9,-4
80002022:	f9 b9 00 fe 	moveq	r9,-2
80002026:	4a 8a       	lddpc	r10,800020c4 <twim_master_interrupt_handler+0xc0>
80002028:	95 09       	st.w	r10[0x0],r9
							TWI_RECEIVE_NACK : TWI_ARBITRATION_LOST;
		twim_inst->CMDR.valid = 0;
8000202a:	70 3a       	ld.w	r10,r8[0xc]
8000202c:	30 09       	mov	r9,0
8000202e:	f5 d9 d1 e1 	bfins	r10,r9,0xf,0x1
80002032:	91 3a       	st.w	r8[0xc],r10
		twim_inst->scr = ~0UL;
80002034:	3f fa       	mov	r10,-1
80002036:	91 ba       	st.w	r8[0x2c],r10
		twim_inst->idr = ~0UL;
80002038:	91 9a       	st.w	r8[0x24],r10
		twim_next = false;
8000203a:	4a 48       	lddpc	r8,800020c8 <twim_master_interrupt_handler+0xc4>
8000203c:	b0 89       	st.b	r8[0x0],r9
8000203e:	d6 03       	rete
	}
	// this is a RXRDY
	else if (status & AVR32_TWIM_SR_RXRDY_MASK) {
80002040:	f5 d9 c0 01 	bfextu	r10,r9,0x0,0x1
80002044:	c1 30       	breq	8000206a <twim_master_interrupt_handler+0x66>
		// get data from Receive Holding Register
		*twim_rx_data = twim_inst->rhr;
80002046:	4a 2a       	lddpc	r10,800020cc <twim_master_interrupt_handler+0xc8>
80002048:	70 5b       	ld.w	r11,r8[0x14]
8000204a:	74 09       	ld.w	r9,r10[0x0]
8000204c:	12 cb       	st.b	r9++,r11
		twim_rx_data++;
8000204e:	95 09       	st.w	r10[0x0],r9
		// decrease received bytes number
		twim_rx_nb_bytes--;
80002050:	4a 09       	lddpc	r9,800020d0 <twim_master_interrupt_handler+0xcc>
80002052:	72 0a       	ld.w	r10,r9[0x0]
80002054:	20 1a       	sub	r10,1
80002056:	93 0a       	st.w	r9[0x0],r10
		// receive complete
		if (twim_rx_nb_bytes == 0) {
80002058:	72 09       	ld.w	r9,r9[0x0]
8000205a:	58 09       	cp.w	r9,0
8000205c:	c2 f1       	brne	800020ba <twim_master_interrupt_handler+0xb6>
			// finish the receive operation
			twim_inst->idr = AVR32_TWIM_IDR_RXRDY_MASK;
8000205e:	30 19       	mov	r9,1
80002060:	91 99       	st.w	r8[0x24],r9
			// set busy to false
			twim_next = false;
80002062:	30 09       	mov	r9,0
80002064:	49 98       	lddpc	r8,800020c8 <twim_master_interrupt_handler+0xc4>
80002066:	b0 89       	st.b	r8[0x0],r9
80002068:	d6 03       	rete
		}
	}
	// this is a TXRDY
	else if (status & AVR32_TWIM_SR_TXRDY_MASK) {
8000206a:	e2 19 00 02 	andl	r9,0x2,COH
8000206e:	c2 60       	breq	800020ba <twim_master_interrupt_handler+0xb6>
		// no more bytes to transmit
		if (twim_tx_nb_bytes == 0) {
80002070:	49 99       	lddpc	r9,800020d4 <twim_master_interrupt_handler+0xd0>
80002072:	72 09       	ld.w	r9,r9[0x0]
80002074:	58 09       	cp.w	r9,0
80002076:	c0 71       	brne	80002084 <twim_master_interrupt_handler+0x80>
			// finish the receive operation
			twim_inst->idr = AVR32_TWIM_IDR_TXRDY_MASK;
80002078:	30 29       	mov	r9,2
8000207a:	91 99       	st.w	r8[0x24],r9
			// set busy to false
			twim_next = false;
8000207c:	30 09       	mov	r9,0
8000207e:	49 38       	lddpc	r8,800020c8 <twim_master_interrupt_handler+0xc4>
80002080:	b0 89       	st.b	r8[0x0],r9
80002082:	d6 03       	rete
		} else {
			// put the byte in the Transmit Holding Register
			twim_inst->thr = *twim_tx_data++;
80002084:	49 5a       	lddpc	r10,800020d8 <twim_master_interrupt_handler+0xd4>
80002086:	74 09       	ld.w	r9,r10[0x0]
80002088:	13 3b       	ld.ub	r11,r9++
8000208a:	91 6b       	st.w	r8[0x18],r11
8000208c:	95 09       	st.w	r10[0x0],r9
			// decrease transmitted bytes number
			twim_tx_nb_bytes--;
8000208e:	49 28       	lddpc	r8,800020d4 <twim_master_interrupt_handler+0xd0>
80002090:	70 09       	ld.w	r9,r8[0x0]
80002092:	20 19       	sub	r9,1
80002094:	91 09       	st.w	r8[0x0],r9
			if (twim_tx_nb_bytes == 0) {
80002096:	70 08       	ld.w	r8,r8[0x0]
80002098:	58 08       	cp.w	r8,0
8000209a:	c1 01       	brne	800020ba <twim_master_interrupt_handler+0xb6>
				// Check for next transfer
				if(twim_next) {
8000209c:	48 b8       	lddpc	r8,800020c8 <twim_master_interrupt_handler+0xc4>
8000209e:	11 88       	ld.ub	r8,r8[0x0]
800020a0:	58 08       	cp.w	r8,0
800020a2:	c0 c0       	breq	800020ba <twim_master_interrupt_handler+0xb6>
					twim_next = false;
800020a4:	30 09       	mov	r9,0
800020a6:	48 98       	lddpc	r8,800020c8 <twim_master_interrupt_handler+0xc4>
800020a8:	b0 89       	st.b	r8[0x0],r9
					twim_tx_nb_bytes = twim_package->length;
800020aa:	48 d8       	lddpc	r8,800020dc <twim_master_interrupt_handler+0xd8>
800020ac:	70 08       	ld.w	r8,r8[0x0]
800020ae:	70 3a       	ld.w	r10,r8[0xc]
800020b0:	48 99       	lddpc	r9,800020d4 <twim_master_interrupt_handler+0xd0>
800020b2:	93 0a       	st.w	r9[0x0],r10
					twim_tx_data = twim_package->buffer;
800020b4:	70 29       	ld.w	r9,r8[0x8]
800020b6:	48 98       	lddpc	r8,800020d8 <twim_master_interrupt_handler+0xd4>
800020b8:	91 09       	st.w	r8[0x0],r9
800020ba:	d6 03       	rete
800020bc:	00 00       	add	r0,r0
800020be:	00 30       	cp.w	r0,r0
800020c0:	00 00       	add	r0,r0
800020c2:	00 44       	or	r4,r0
800020c4:	00 00       	add	r0,r0
800020c6:	00 3c       	cp.w	r12,r0
800020c8:	00 00       	add	r0,r0
800020ca:	00 48       	or	r8,r0
800020cc:	00 00       	add	r0,r0
800020ce:	00 34       	cp.w	r4,r0
800020d0:	00 00       	add	r0,r0
800020d2:	00 38       	cp.w	r8,r0
800020d4:	00 00       	add	r0,r0
800020d6:	00 50       	eor	r0,r0
800020d8:	00 00       	add	r0,r0
800020da:	00 40       	or	r0,r0
800020dc:	00 00       	add	r0,r0
800020de:	00 4c       	or	r12,r0

800020e0 <twim_set_speed>:
 * \retval STATUS_OK        Transaction is successful
 * \retval ERR_INVALID_ARG  Invalid arg resulting in wrong CWGR Exponential
 */
status_code_t twim_set_speed (volatile avr32_twim_t *twim, uint32_t speed,
		uint32_t pba_hz)
{
800020e0:	eb cd 40 80 	pushm	r7,lr
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (pba_hz / speed / 2);
800020e4:	f4 0b 0d 0a 	divu	r10,r10,r11
800020e8:	f4 08 16 01 	lsr	r8,r10,0x1
	// f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
800020ec:	e0 48 00 ff 	cp.w	r8,255
800020f0:	e0 8b 00 04 	brhi	800020f8 <twim_set_speed+0x18>
800020f4:	30 09       	mov	r9,0
800020f6:	c1 a8       	rjmp	8000212a <twim_set_speed+0x4a>
800020f8:	30 09       	mov	r9,0
800020fa:	30 77       	mov	r7,7
800020fc:	30 0e       	mov	lr,0
		// increase clock divider
		cwgr_exp++;
800020fe:	2f f9       	sub	r9,-1
80002100:	5c 59       	castu.b	r9
		// divide f_prescaled value
		f_prescaled /= 2;
80002102:	a1 98       	lsr	r8,0x1
{
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (pba_hz / speed / 2);
	// f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
80002104:	e0 48 00 ff 	cp.w	r8,255
80002108:	5f bb       	srhi	r11
8000210a:	ee 09 18 00 	cp.b	r9,r7
8000210e:	5f 8a       	srls	r10
80002110:	f7 ea 00 0a 	and	r10,r11,r10
80002114:	fc 0a 18 00 	cp.b	r10,lr
80002118:	cf 31       	brne	800020fe <twim_set_speed+0x1e>
		// increase clock divider
		cwgr_exp++;
		// divide f_prescaled value
		f_prescaled /= 2;
	}
	if (cwgr_exp > 0x7) {
8000211a:	30 7a       	mov	r10,7
8000211c:	f4 09 18 00 	cp.b	r9,r10
80002120:	e0 88 00 05 	brls	8000212a <twim_set_speed+0x4a>
80002124:	3f 8c       	mov	r12,-8
80002126:	e3 cd 80 80 	ldm	sp++,r7,pc
		return ERR_INVALID_ARG;
	}
	// set clock waveform generator register
	twim->cwgr = ((f_prescaled/2) << AVR32_TWIM_CWGR_LOW_OFFSET)
			| ((f_prescaled - f_prescaled/2) << AVR32_TWIM_CWGR_HIGH_OFFSET)
8000212a:	f0 0a 16 01 	lsr	r10,r8,0x1
	}
	if (cwgr_exp > 0x7) {
		return ERR_INVALID_ARG;
	}
	// set clock waveform generator register
	twim->cwgr = ((f_prescaled/2) << AVR32_TWIM_CWGR_LOW_OFFSET)
8000212e:	f5 e8 11 0b 	or	r11,r10,r8<<0x10
80002132:	14 18       	sub	r8,r10
80002134:	f7 e8 10 88 	or	r8,r11,r8<<0x8
80002138:	f1 e9 11 c9 	or	r9,r8,r9<<0x1c
8000213c:	99 19       	st.w	r12[0x4],r9
8000213e:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
80002142:	d7 03       	nop

80002144 <twim_status>:
/**
 * \brief Information about the current status of the TWI Bus
 */
uint8_t twim_status ( void )
{
	uint32_t status = twim_inst->sr;
80002144:	48 38       	lddpc	r8,80002150 <twim_status+0xc>
80002146:	70 08       	ld.w	r8,r8[0x0]
80002148:	70 7c       	ld.w	r12,r8[0x1c]
		) {
		return 1;
	} else {
		return 0;
	}
}
8000214a:	f9 dc c0 81 	bfextu	r12,r12,0x4,0x1
8000214e:	5e fc       	retal	r12
80002150:	00 00       	add	r0,r0
80002152:	00 30       	cp.w	r0,r0

80002154 <twim_disable_interrupt>:
 *
 * \param twim         Base address of the TWIM (i.e. &AVR32_TWI).
 */
void twim_disable_interrupt (volatile avr32_twim_t *twim)
{
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
80002154:	e1 b8 00 00 	mfsr	r8,0x0
	if (global_interrupt_enabled) {
80002158:	e6 18 00 01 	andh	r8,0x1,COH
8000215c:	c0 21       	brne	80002160 <twim_disable_interrupt+0xc>
		cpu_irq_disable ();
8000215e:	d3 03       	ssrf	0x10
	}
	// Clear the interrupt flags
	twim->idr = ~0UL;
80002160:	3f f8       	mov	r8,-1
80002162:	99 98       	st.w	r12[0x24],r8
	// Clear the status flags
	twim->scr = ~0UL;
80002164:	99 b8       	st.w	r12[0x2c],r8
}
80002166:	5e fc       	retal	r12

80002168 <twim_write>:
 * \retval STATUS_OK      If all bytes were send successfully
 * \retval ERR_IO_ERROR   NACK received or Bus Arbitration lost
 */
status_code_t twim_write (volatile avr32_twim_t *twim, uint8_t const *buffer,
		uint32_t nbytes, uint32_t saddr, bool tenbit)
{
80002168:	eb cd 40 fc 	pushm	r2-r7,lr
8000216c:	16 94       	mov	r4,r11
8000216e:	14 97       	mov	r7,r10
80002170:	12 93       	mov	r3,r9
80002172:	10 92       	mov	r2,r8
	// Reset the TWIM module to clear the THR register
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80002174:	30 15       	mov	r5,1
80002176:	99 05       	st.w	r12[0x0],r5
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
80002178:	e0 68 00 80 	mov	r8,128
8000217c:	99 08       	st.w	r12[0x0],r8
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
8000217e:	30 28       	mov	r8,2
80002180:	99 08       	st.w	r12[0x0],r8
	// Set pointer to TWIM instance for IT
	twim_inst = twim;
80002182:	49 d6       	lddpc	r6,800021f4 <twim_write+0x8c>
80002184:	8d 0c       	st.w	r6[0x0],r12
	// Disable the TWIM interrupts
	twim_disable_interrupt (twim_inst);
80002186:	f0 1f 00 1d 	mcall	800021f8 <twim_write+0x90>
	// get a pointer to applicative data
	twim_tx_data = buffer;
8000218a:	49 d8       	lddpc	r8,800021fc <twim_write+0x94>
8000218c:	91 04       	st.w	r8[0x0],r4
	// set the number of bytes to transmit
	twim_tx_nb_bytes = nbytes;
8000218e:	49 d8       	lddpc	r8,80002200 <twim_write+0x98>
80002190:	91 07       	st.w	r8[0x0],r7
	// Set next transfer to false
	twim_next = false;
80002192:	30 09       	mov	r9,0
80002194:	49 c8       	lddpc	r8,80002204 <twim_write+0x9c>
80002196:	b0 89       	st.b	r8[0x0],r9
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
80002198:	49 c9       	lddpc	r9,80002208 <twim_write+0xa0>
8000219a:	30 08       	mov	r8,0
8000219c:	93 08       	st.w	r9[0x0],r8
	// set the command to start the transfer
	twim_inst->cmdr = (saddr << AVR32_TWIM_CMDR_SADR_OFFSET)
8000219e:	6c 08       	ld.w	r8,r6[0x0]
800021a0:	b1 67       	lsl	r7,0x10
800021a2:	e8 17 e0 00 	orl	r7,0xe000
800021a6:	ef e3 10 13 	or	r3,r7,r3<<0x1
800021aa:	e7 e2 10 b2 	or	r2,r3,r2<<0xb
800021ae:	91 32       	st.w	r8[0xc],r2
			| (AVR32_TWIM_CMDR_START_MASK)
			| (AVR32_TWIM_CMDR_STOP_MASK)
			| ((tenbit ? 1 : 0) << AVR32_TWIM_CMDR_TENBIT_OFFSET)
			| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
	// mask NACK and TXRDY interrupts
	twim_it_mask = AVR32_TWIM_IER_NAK_MASK | AVR32_TWIM_IER_TXRDY_MASK;
800021b0:	49 7a       	lddpc	r10,8000220c <twim_write+0xa4>
800021b2:	e0 6b 03 02 	mov	r11,770
800021b6:	95 0b       	st.w	r10[0x0],r11
	// update IMR through IER
	twim_inst->ier = twim_it_mask;
800021b8:	74 0a       	ld.w	r10,r10[0x0]
800021ba:	91 8a       	st.w	r8[0x20],r10
	// Enable master transfer
	twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
800021bc:	91 05       	st.w	r8[0x0],r5
	// Enable all interrupts
	cpu_irq_enable ();
800021be:	d5 03       	csrf	0x10
	// send data
	while (!(transfer_status) && !(twim_status ())) {
800021c0:	72 08       	ld.w	r8,r9[0x0]
800021c2:	58 08       	cp.w	r8,0
800021c4:	c0 80       	breq	800021d4 <twim_write+0x6c>
800021c6:	c0 b8       	rjmp	800021dc <twim_write+0x74>
		cpu_relax();
800021c8:	fe cf ff fc 	sub	pc,pc,-4
	// Enable master transfer
	twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
	// Enable all interrupts
	cpu_irq_enable ();
	// send data
	while (!(transfer_status) && !(twim_status ())) {
800021cc:	6e 08       	ld.w	r8,r7[0x0]
800021ce:	58 08       	cp.w	r8,0
800021d0:	c0 30       	breq	800021d6 <twim_write+0x6e>
800021d2:	c0 58       	rjmp	800021dc <twim_write+0x74>
800021d4:	48 d7       	lddpc	r7,80002208 <twim_write+0xa0>
800021d6:	f0 1f 00 0f 	mcall	80002210 <twim_write+0xa8>
800021da:	cf 70       	breq	800021c8 <twim_write+0x60>
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
800021dc:	48 b8       	lddpc	r8,80002208 <twim_write+0xa0>
800021de:	70 08       	ld.w	r8,r8[0x0]
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
800021e0:	5b c8       	cp.w	r8,-4
800021e2:	c0 70       	breq	800021f0 <twim_write+0x88>
			|| transfer_status == TWI_ARBITRATION_LOST) {
800021e4:	48 98       	lddpc	r8,80002208 <twim_write+0xa0>
800021e6:	70 08       	ld.w	r8,r8[0x0]
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
800021e8:	5b e8       	cp.w	r8,-2
800021ea:	c0 30       	breq	800021f0 <twim_write+0x88>
800021ec:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
800021f0:	e3 cf c0 fc 	ldm	sp++,r2-r7,pc,r12=-1
800021f4:	00 00       	add	r0,r0
800021f6:	00 30       	cp.w	r0,r0
800021f8:	80 00       	ld.sh	r0,r0[0x0]
800021fa:	21 54       	sub	r4,21
800021fc:	00 00       	add	r0,r0
800021fe:	00 40       	or	r0,r0
80002200:	00 00       	add	r0,r0
80002202:	00 50       	eor	r0,r0
80002204:	00 00       	add	r0,r0
80002206:	00 48       	or	r8,r0
80002208:	00 00       	add	r0,r0
8000220a:	00 3c       	cp.w	r12,r0
8000220c:	00 00       	add	r0,r0
8000220e:	00 44       	or	r4,r0
80002210:	80 00       	ld.sh	r0,r0[0x0]
80002212:	21 44       	sub	r4,20

80002214 <twim_probe>:
 * \param chip_addr       Address of the chip which is searched for
 * \retval STATUS_OK      Slave Found
 * \retval ERR_IO_ERROR   ANAK received or Bus Arbitration lost
 */
status_code_t twim_probe (volatile avr32_twim_t *twim, uint32_t chip_addr)
{
80002214:	d4 01       	pushm	lr
80002216:	20 1d       	sub	sp,4
	uint8_t data[1] = { 0 };
80002218:	30 08       	mov	r8,0
8000221a:	ba 88       	st.b	sp[0x0],r8
	return (twim_write (twim,data,0,chip_addr,0));
8000221c:	30 08       	mov	r8,0
8000221e:	16 99       	mov	r9,r11
80002220:	10 9a       	mov	r10,r8
80002222:	1a 9b       	mov	r11,sp
80002224:	f0 1f 00 02 	mcall	8000222c <twim_probe+0x18>
}
80002228:	2f fd       	sub	sp,-4
8000222a:	d8 02       	popm	pc
8000222c:	80 00       	ld.sh	r0,r0[0x0]
8000222e:	21 68       	sub	r8,22

80002230 <twim_master_init>:
 * \retval ERR_INVALID_ARG  Invalid arg resulting in wrong CWGR Exponential
 * \retval ERR_IO_ERROR     NACK is received or Bus Arbitration lost
 */
status_code_t twim_master_init (volatile avr32_twim_t *twim,
		const twim_options_t *opt)
{
80002230:	eb cd 40 e0 	pushm	r5-r7,lr
80002234:	18 97       	mov	r7,r12
80002236:	16 95       	mov	r5,r11
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
80002238:	e1 b8 00 00 	mfsr	r8,0x0
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
8000223c:	30 0a       	mov	r10,0
8000223e:	4a 69       	lddpc	r9,800022d4 <twim_master_init+0xa4>
80002240:	93 0a       	st.w	r9[0x0],r10
	// Disable TWI interrupts
	if (global_interrupt_enabled) {
80002242:	e6 18 00 01 	andh	r8,0x1,COH
80002246:	c0 b1       	brne	8000225c <twim_master_init+0x2c>
		cpu_irq_disable ();
80002248:	d3 03       	ssrf	0x10
	}
	twim->idr = ~0UL;
8000224a:	3f f8       	mov	r8,-1
8000224c:	99 98       	st.w	r12[0x24],r8
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
8000224e:	30 18       	mov	r8,1
80002250:	99 08       	st.w	r12[0x0],r8
	// Reset TWI
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
80002252:	e0 68 00 80 	mov	r8,128
80002256:	99 08       	st.w	r12[0x0],r8
	if (global_interrupt_enabled) {
		cpu_irq_enable ();
80002258:	d5 03       	csrf	0x10
8000225a:	c0 88       	rjmp	8000226a <twim_master_init+0x3a>
	transfer_status = TWI_SUCCESS;
	// Disable TWI interrupts
	if (global_interrupt_enabled) {
		cpu_irq_disable ();
	}
	twim->idr = ~0UL;
8000225c:	3f f8       	mov	r8,-1
8000225e:	99 98       	st.w	r12[0x24],r8
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80002260:	30 18       	mov	r8,1
80002262:	99 08       	st.w	r12[0x0],r8
	// Reset TWI
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
80002264:	e0 68 00 80 	mov	r8,128
80002268:	99 08       	st.w	r12[0x0],r8
	if (global_interrupt_enabled) {
		cpu_irq_enable ();
	}
	// Clear SR
	twim->scr = ~0UL;
8000226a:	3f f8       	mov	r8,-1
8000226c:	8f b8       	st.w	r7[0x2c],r8

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
8000226e:	e1 b6 00 00 	mfsr	r6,0x0
	cpu_irq_disable();
80002272:	d3 03       	ssrf	0x10

	// register Register twim_master_interrupt_handler interrupt on level CONF_TWIM_IRQ_LEVEL
	irqflags_t flags = cpu_irq_save();
	irq_register_handler(twim_master_interrupt_handler,
80002274:	30 1a       	mov	r10,1
80002276:	e0 6b 02 80 	mov	r11,640
8000227a:	49 8c       	lddpc	r12,800022d8 <twim_master_init+0xa8>
8000227c:	f0 1f 00 18 	mcall	800022dc <twim_master_init+0xac>
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002280:	e6 16 00 01 	andh	r6,0x1,COH
80002284:	c0 21       	brne	80002288 <twim_master_init+0x58>
      cpu_irq_enable();
80002286:	d5 03       	csrf	0x10
			CONF_TWIM_IRQ_LINE, CONF_TWIM_IRQ_LEVEL);
	cpu_irq_restore(flags);

	if (opt->smbus) {
80002288:	eb 39 00 0c 	ld.ub	r9,r5[12]
8000228c:	30 08       	mov	r8,0
		// Enable SMBUS Transfer
		twim->cr = AVR32_TWIM_CR_SMEN_MASK;
8000228e:	f0 09 18 00 	cp.b	r9,r8
80002292:	f9 b8 01 10 	movne	r8,16
80002296:	ef f8 1a 00 	st.wne	r7[0x0],r8
		twim->smbtr = (uint32_t) -1;
8000229a:	f9 b8 01 ff 	movne	r8,-1
8000229e:	ef f8 1a 02 	st.wne	r7[0x8],r8
	}
	// Select the speed
	if (twim_set_speed (twim, opt->speed, opt->pba_hz) ==
800022a2:	6a 0a       	ld.w	r10,r5[0x0]
800022a4:	6a 1b       	ld.w	r11,r5[0x4]
800022a6:	0e 9c       	mov	r12,r7
800022a8:	f0 1f 00 0e 	mcall	800022e0 <twim_master_init+0xb0>
800022ac:	5b 8c       	cp.w	r12,-8
800022ae:	c1 00       	breq	800022ce <twim_master_init+0x9e>
			ERR_INVALID_ARG) {
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
800022b0:	6a 2b       	ld.w	r11,r5[0x8]
800022b2:	0e 9c       	mov	r12,r7
800022b4:	f0 1f 00 0c 	mcall	800022e4 <twim_master_init+0xb4>
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
800022b8:	48 78       	lddpc	r8,800022d4 <twim_master_init+0xa4>
800022ba:	70 08       	ld.w	r8,r8[0x0]
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
800022bc:	5b c8       	cp.w	r8,-4
800022be:	c0 70       	breq	800022cc <twim_master_init+0x9c>
			|| transfer_status == TWI_ARBITRATION_LOST) {
800022c0:	48 58       	lddpc	r8,800022d4 <twim_master_init+0xa4>
800022c2:	70 08       	ld.w	r8,r8[0x0]
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
800022c4:	5b e8       	cp.w	r8,-2
800022c6:	c0 30       	breq	800022cc <twim_master_init+0x9c>
800022c8:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
800022cc:	3f fc       	mov	r12,-1
			|| transfer_status == TWI_ARBITRATION_LOST) {
		return ERR_IO_ERROR;
	}
	return STATUS_OK;
}
800022ce:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800022d2:	00 00       	add	r0,r0
800022d4:	00 00       	add	r0,r0
800022d6:	00 3c       	cp.w	r12,r0
800022d8:	80 00       	ld.sh	r0,r0[0x0]
800022da:	20 04       	sub	r4,0
800022dc:	80 00       	ld.sh	r0,r0[0x0]
800022de:	26 58       	sub	r8,101
800022e0:	80 00       	ld.sh	r0,r0[0x0]
800022e2:	20 e0       	sub	r0,14
800022e4:	80 00       	ld.sh	r0,r0[0x0]
800022e6:	22 14       	sub	r4,33

800022e8 <eic_init>:
#include "eic.h"



void eic_init(volatile avr32_eic_t *eic, const eic_options_t *opt, uint32_t nb_lines)
{
800022e8:	eb cd 40 e0 	pushm	r5-r7,lr
	int i;
	for (i = 0; i < nb_lines; i++)
800022ec:	58 0a       	cp.w	r10,0
800022ee:	c6 30       	breq	800023b4 <eic_init+0xcc>
800022f0:	30 08       	mov	r8,0
800022f2:	10 97       	mov	r7,r8
	{
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
800022f4:	30 19       	mov	r9,1
800022f6:	30 1e       	mov	lr,1
800022f8:	f0 08 00 18 	add	r8,r8,r8<<0x1
800022fc:	f6 08 00 18 	add	r8,r11,r8<<0x1
80002300:	11 96       	ld.ub	r6,r8[0x1]
80002302:	f2 06 18 00 	cp.b	r6,r9
80002306:	c0 71       	brne	80002314 <eic_init+0x2c>
			? (eic->mode | (1 << opt[i].eic_line))
80002308:	78 55       	ld.w	r5,r12[0x14]
{
	int i;
	for (i = 0; i < nb_lines; i++)
	{
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
8000230a:	11 86       	ld.ub	r6,r8[0x0]
8000230c:	fc 06 09 46 	lsl	r6,lr,r6
80002310:	0a 46       	or	r6,r5
80002312:	c0 78       	rjmp	80002320 <eic_init+0x38>
			? (eic->mode | (1 << opt[i].eic_line))
			: (eic->mode & ~(1 << opt[i].eic_line));
80002314:	78 55       	ld.w	r5,r12[0x14]
{
	int i;
	for (i = 0; i < nb_lines; i++)
	{
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
80002316:	11 86       	ld.ub	r6,r8[0x0]
80002318:	fc 06 09 46 	lsl	r6,lr,r6
8000231c:	5c d6       	com	r6
8000231e:	0a 66       	and	r6,r5
80002320:	99 56       	st.w	r12[0x14],r6
			? (eic->mode | (1 << opt[i].eic_line))
			: (eic->mode & ~(1 << opt[i].eic_line));
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
80002322:	11 a6       	ld.ub	r6,r8[0x2]
80002324:	f2 06 18 00 	cp.b	r6,r9
80002328:	c0 71       	brne	80002336 <eic_init+0x4e>
			? (eic->edge | (1 << opt[i].eic_line))
8000232a:	78 65       	ld.w	r5,r12[0x18]
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
			? (eic->mode | (1 << opt[i].eic_line))
			: (eic->mode & ~(1 << opt[i].eic_line));
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
8000232c:	11 86       	ld.ub	r6,r8[0x0]
8000232e:	fc 06 09 46 	lsl	r6,lr,r6
80002332:	0a 46       	or	r6,r5
80002334:	c0 78       	rjmp	80002342 <eic_init+0x5a>
			? (eic->edge | (1 << opt[i].eic_line))
			: (eic->edge & ~(1 << opt[i].eic_line));
80002336:	78 65       	ld.w	r5,r12[0x18]
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
			? (eic->mode | (1 << opt[i].eic_line))
			: (eic->mode & ~(1 << opt[i].eic_line));
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
80002338:	11 86       	ld.ub	r6,r8[0x0]
8000233a:	fc 06 09 46 	lsl	r6,lr,r6
8000233e:	5c d6       	com	r6
80002340:	0a 66       	and	r6,r5
80002342:	99 66       	st.w	r12[0x18],r6
			? (eic->edge | (1 << opt[i].eic_line))
			: (eic->edge & ~(1 << opt[i].eic_line));
		// Set up level
		eic->level = (opt[i].eic_level == 1)
80002344:	11 b6       	ld.ub	r6,r8[0x3]
80002346:	f2 06 18 00 	cp.b	r6,r9
8000234a:	c0 71       	brne	80002358 <eic_init+0x70>
			? (eic->level | (1 << opt[i].eic_line))
8000234c:	78 75       	ld.w	r5,r12[0x1c]
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
			? (eic->edge | (1 << opt[i].eic_line))
			: (eic->edge & ~(1 << opt[i].eic_line));
		// Set up level
		eic->level = (opt[i].eic_level == 1)
8000234e:	11 86       	ld.ub	r6,r8[0x0]
80002350:	fc 06 09 46 	lsl	r6,lr,r6
80002354:	0a 46       	or	r6,r5
80002356:	c0 78       	rjmp	80002364 <eic_init+0x7c>
			? (eic->level | (1 << opt[i].eic_line))
			: (eic->level & ~(1 << opt[i].eic_line));
80002358:	78 75       	ld.w	r5,r12[0x1c]
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
			? (eic->edge | (1 << opt[i].eic_line))
			: (eic->edge & ~(1 << opt[i].eic_line));
		// Set up level
		eic->level = (opt[i].eic_level == 1)
8000235a:	11 86       	ld.ub	r6,r8[0x0]
8000235c:	fc 06 09 46 	lsl	r6,lr,r6
80002360:	5c d6       	com	r6
80002362:	0a 66       	and	r6,r5
80002364:	99 76       	st.w	r12[0x1c],r6
			? (eic->level | (1 << opt[i].eic_line))
			: (eic->level & ~(1 << opt[i].eic_line));
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
80002366:	11 c6       	ld.ub	r6,r8[0x4]
80002368:	f2 06 18 00 	cp.b	r6,r9
8000236c:	c0 71       	brne	8000237a <eic_init+0x92>
			? (eic->filter | (1 << opt[i].eic_line))
8000236e:	78 85       	ld.w	r5,r12[0x20]
		// Set up level
		eic->level = (opt[i].eic_level == 1)
			? (eic->level | (1 << opt[i].eic_line))
			: (eic->level & ~(1 << opt[i].eic_line));
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
80002370:	11 86       	ld.ub	r6,r8[0x0]
80002372:	fc 06 09 46 	lsl	r6,lr,r6
80002376:	0a 46       	or	r6,r5
80002378:	c0 78       	rjmp	80002386 <eic_init+0x9e>
			? (eic->filter | (1 << opt[i].eic_line))
			: (eic->filter & ~(1 << opt[i].eic_line));
8000237a:	78 85       	ld.w	r5,r12[0x20]
		// Set up level
		eic->level = (opt[i].eic_level == 1)
			? (eic->level | (1 << opt[i].eic_line))
			: (eic->level & ~(1 << opt[i].eic_line));
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
8000237c:	11 86       	ld.ub	r6,r8[0x0]
8000237e:	fc 06 09 46 	lsl	r6,lr,r6
80002382:	5c d6       	com	r6
80002384:	0a 66       	and	r6,r5
80002386:	99 86       	st.w	r12[0x20],r6
			? (eic->filter | (1 << opt[i].eic_line))
			: (eic->filter & ~(1 << opt[i].eic_line));
		// Set up which mode is used : asynchronous mode/ synchronous mode
		eic->async = (opt[i].eic_async == 1)
80002388:	11 d6       	ld.ub	r6,r8[0x5]
8000238a:	f2 06 18 00 	cp.b	r6,r9
8000238e:	c0 71       	brne	8000239c <eic_init+0xb4>
			? (eic->async | (1 << opt[i].eic_line))
80002390:	78 a6       	ld.w	r6,r12[0x28]
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
			? (eic->filter | (1 << opt[i].eic_line))
			: (eic->filter & ~(1 << opt[i].eic_line));
		// Set up which mode is used : asynchronous mode/ synchronous mode
		eic->async = (opt[i].eic_async == 1)
80002392:	11 88       	ld.ub	r8,r8[0x0]
80002394:	fc 08 09 48 	lsl	r8,lr,r8
80002398:	0c 48       	or	r8,r6
8000239a:	c0 78       	rjmp	800023a8 <eic_init+0xc0>
			? (eic->async | (1 << opt[i].eic_line))
			: (eic->async & ~(1 << opt[i].eic_line));
8000239c:	78 a6       	ld.w	r6,r12[0x28]
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
			? (eic->filter | (1 << opt[i].eic_line))
			: (eic->filter & ~(1 << opt[i].eic_line));
		// Set up which mode is used : asynchronous mode/ synchronous mode
		eic->async = (opt[i].eic_async == 1)
8000239e:	11 88       	ld.ub	r8,r8[0x0]
800023a0:	fc 08 09 48 	lsl	r8,lr,r8
800023a4:	5c d8       	com	r8
800023a6:	0c 68       	and	r8,r6
800023a8:	99 a8       	st.w	r12[0x28],r8


void eic_init(volatile avr32_eic_t *eic, const eic_options_t *opt, uint32_t nb_lines)
{
	int i;
	for (i = 0; i < nb_lines; i++)
800023aa:	2f f7       	sub	r7,-1
800023ac:	0e 98       	mov	r8,r7
800023ae:	0e 3a       	cp.w	r10,r7
800023b0:	fe 9b ff a4 	brhi	800022f8 <eic_init+0x10>
800023b4:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800023b8 <eic_enable_line>:
}

void eic_enable_line(volatile avr32_eic_t *eic, uint32_t line_number)
{
	// Enable line line_number
	eic->en = 1 << line_number;
800023b8:	30 18       	mov	r8,1
800023ba:	f0 0b 09 48 	lsl	r8,r8,r11
800023be:	99 c8       	st.w	r12[0x30],r8
}
800023c0:	5e fc       	retal	r12

800023c2 <eic_enable_interrupt_line>:
}

void eic_enable_interrupt_line(volatile avr32_eic_t *eic, uint32_t line_number)
{
	// Enable line line_number
	eic->ier = 1 << line_number;
800023c2:	30 18       	mov	r8,1
800023c4:	f0 0b 09 48 	lsl	r8,r8,r11
800023c8:	99 08       	st.w	r12[0x0],r8
}
800023ca:	5e fc       	retal	r12

800023cc <eic_clear_interrupt_line>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800023cc:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
800023d0:	d3 03       	ssrf	0x10

void eic_clear_interrupt_line(volatile avr32_eic_t *eic, uint32_t line_number)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	eic->icr = 1 << line_number;
800023d2:	30 19       	mov	r9,1
800023d4:	f2 0b 09 4b 	lsl	r11,r9,r11
800023d8:	99 4b       	st.w	r12[0x10],r11
	eic->isr;
800023da:	78 39       	ld.w	r9,r12[0xc]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800023dc:	e6 18 00 01 	andh	r8,0x1,COH
800023e0:	c0 21       	brne	800023e4 <eic_clear_interrupt_line+0x18>
      cpu_irq_enable();
800023e2:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);
}
800023e4:	5e fc       	retal	r12
800023e6:	d7 03       	nop

800023e8 <gpio_enable_module_pin>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800023e8:	f8 08 16 05 	lsr	r8,r12,0x5
800023ec:	a9 78       	lsl	r8,0x9
800023ee:	e0 28 d4 00 	sub	r8,54272

	/* Enable the correct function. */
	switch (function) {
800023f2:	58 7b       	cp.w	r11,7
800023f4:	e0 8b 00 05 	brhi	800023fe <gpio_enable_module_pin+0x16>
800023f8:	4a 09       	lddpc	r9,80002478 <gpio_enable_module_pin+0x90>
800023fa:	f2 0b 03 2f 	ld.w	pc,r9[r11<<0x2]
800023fe:	5e ff       	retal	1
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002400:	30 19       	mov	r9,1
80002402:	f2 0c 09 49 	lsl	r9,r9,r12
80002406:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002408:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
8000240a:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
8000240c:	c3 18       	rjmp	8000246e <gpio_enable_module_pin+0x86>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
8000240e:	30 19       	mov	r9,1
80002410:	f2 0c 09 49 	lsl	r9,r9,r12
80002414:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002416:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002418:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
8000241a:	c2 a8       	rjmp	8000246e <gpio_enable_module_pin+0x86>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
8000241c:	30 19       	mov	r9,1
8000241e:	f2 0c 09 49 	lsl	r9,r9,r12
80002422:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002424:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002426:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002428:	c2 38       	rjmp	8000246e <gpio_enable_module_pin+0x86>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
8000242a:	30 19       	mov	r9,1
8000242c:	f2 0c 09 49 	lsl	r9,r9,r12
80002430:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002432:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002434:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002436:	c1 c8       	rjmp	8000246e <gpio_enable_module_pin+0x86>

#if (AVR32_GPIO_H_VERSION >= 210)
	case 4: /* E function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002438:	30 19       	mov	r9,1
8000243a:	f2 0c 09 49 	lsl	r9,r9,r12
8000243e:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002440:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002442:	91 d9       	st.w	r8[0x34],r9
		break;
80002444:	c1 58       	rjmp	8000246e <gpio_enable_module_pin+0x86>

	case 5: /* F function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002446:	30 19       	mov	r9,1
80002448:	f2 0c 09 49 	lsl	r9,r9,r12
8000244c:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
8000244e:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002450:	91 d9       	st.w	r8[0x34],r9
		break;
80002452:	c0 e8       	rjmp	8000246e <gpio_enable_module_pin+0x86>

	case 6: /* G function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002454:	30 19       	mov	r9,1
80002456:	f2 0c 09 49 	lsl	r9,r9,r12
8000245a:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
8000245c:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
8000245e:	91 d9       	st.w	r8[0x34],r9
		break;
80002460:	c0 78       	rjmp	8000246e <gpio_enable_module_pin+0x86>

	case 7: /* H function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002462:	30 19       	mov	r9,1
80002464:	f2 0c 09 49 	lsl	r9,r9,r12
80002468:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
8000246a:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
8000246c:	91 d9       	st.w	r8[0x34],r9
	default:
		return GPIO_INVALID_ARGUMENT;
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
8000246e:	30 19       	mov	r9,1
80002470:	f2 0c 09 4c 	lsl	r12,r9,r12
80002474:	91 2c       	st.w	r8[0x8],r12
80002476:	5e fd       	retal	0
80002478:	80 00       	ld.sh	r0,r0[0x0]
8000247a:	3c 00       	mov	r0,-64

8000247c <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
8000247c:	d4 21       	pushm	r4-r7,lr
8000247e:	18 97       	mov	r7,r12
80002480:	16 94       	mov	r4,r11
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
80002482:	58 0b       	cp.w	r11,0
80002484:	c0 31       	brne	8000248a <gpio_enable_module+0xe>
80002486:	30 05       	mov	r5,0
80002488:	c0 d8       	rjmp	800024a2 <gpio_enable_module+0x26>
8000248a:	30 06       	mov	r6,0
8000248c:	0c 95       	mov	r5,r6
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
8000248e:	6e 1b       	ld.w	r11,r7[0x4]
80002490:	6e 0c       	ld.w	r12,r7[0x0]
80002492:	f0 1f 00 06 	mcall	800024a8 <gpio_enable_module+0x2c>
80002496:	18 45       	or	r5,r12
		gpiomap++;
80002498:	2f 87       	sub	r7,-8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
8000249a:	2f f6       	sub	r6,-1
8000249c:	0c 34       	cp.w	r4,r6
8000249e:	fe 9b ff f8 	brhi	8000248e <gpio_enable_module+0x12>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
}
800024a2:	0a 9c       	mov	r12,r5
800024a4:	d8 22       	popm	r4-r7,pc
800024a6:	00 00       	add	r0,r0
800024a8:	80 00       	ld.sh	r0,r0[0x0]
800024aa:	23 e8       	sub	r8,62

800024ac <gpio_configure_pin>:
 * \param pin The pin number.
 * \param flags The configuration.
 */
void gpio_configure_pin(uint32_t pin, uint32_t flags)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800024ac:	f8 08 16 05 	lsr	r8,r12,0x5
800024b0:	a9 78       	lsl	r8,0x9
800024b2:	e0 28 d4 00 	sub	r8,54272
	} else {
		gpio_port->pderc = 1 << (pin & 0x1F);
	}

#endif
	if (flags & GPIO_PULL_UP) {
800024b6:	16 99       	mov	r9,r11
800024b8:	e2 19 00 04 	andl	r9,0x4,COH
800024bc:	c0 70       	breq	800024ca <gpio_configure_pin+0x1e>
		gpio_port->puers = 1 << (pin & 0x1F);
800024be:	30 19       	mov	r9,1
800024c0:	f2 0c 09 49 	lsl	r9,r9,r12
800024c4:	f1 49 00 74 	st.w	r8[116],r9
800024c8:	c0 68       	rjmp	800024d4 <gpio_configure_pin+0x28>
	} else {
		gpio_port->puerc = 1 << (pin & 0x1F);
800024ca:	30 19       	mov	r9,1
800024cc:	f2 0c 09 49 	lsl	r9,r9,r12
800024d0:	f1 49 00 78 	st.w	r8[120],r9
	}

#endif

	/* Select interrupt level for group */
	if (flags & GPIO_INTERRUPT) {
800024d4:	16 99       	mov	r9,r11
800024d6:	e2 19 00 80 	andl	r9,0x80,COH
800024da:	c2 40       	breq	80002522 <gpio_configure_pin+0x76>
		if (flags & GPIO_BOTHEDGES) {
800024dc:	16 99       	mov	r9,r11
800024de:	e2 19 01 80 	andl	r9,0x180,COH
800024e2:	c0 90       	breq	800024f4 <gpio_configure_pin+0x48>
			gpio_port->imr0c = 1 << (pin & 0x1F);
800024e4:	30 19       	mov	r9,1
800024e6:	f2 0c 09 49 	lsl	r9,r9,r12
800024ea:	f1 49 00 a8 	st.w	r8[168],r9
			gpio_port->imr1c = 1 << (pin & 0x1F);
800024ee:	f1 49 00 b8 	st.w	r8[184],r9
800024f2:	c1 88       	rjmp	80002522 <gpio_configure_pin+0x76>
		} else if (flags & GPIO_RISING) {
800024f4:	16 99       	mov	r9,r11
800024f6:	e2 19 02 80 	andl	r9,0x280,COH
800024fa:	c0 90       	breq	8000250c <gpio_configure_pin+0x60>
			gpio_port->imr0s = 1 << (pin & 0x1F);
800024fc:	30 19       	mov	r9,1
800024fe:	f2 0c 09 49 	lsl	r9,r9,r12
80002502:	f1 49 00 a4 	st.w	r8[164],r9
			gpio_port->imr1c = 1 << (pin & 0x1F);
80002506:	f1 49 00 b8 	st.w	r8[184],r9
8000250a:	c0 c8       	rjmp	80002522 <gpio_configure_pin+0x76>
		} else if (flags & GPIO_FALLING) {
8000250c:	16 99       	mov	r9,r11
8000250e:	e2 19 03 80 	andl	r9,0x380,COH
80002512:	c0 80       	breq	80002522 <gpio_configure_pin+0x76>
			gpio_port->imr0c = 1 << (pin & 0x1F);
80002514:	30 19       	mov	r9,1
80002516:	f2 0c 09 49 	lsl	r9,r9,r12
8000251a:	f1 49 00 a8 	st.w	r8[168],r9
			gpio_port->imr1s = 1 << (pin & 0x1F);
8000251e:	f1 49 00 b4 	st.w	r8[180],r9
		}
	}

	/* Select direction and initial pin state */
	if (flags & GPIO_DIR_OUTPUT) {
80002522:	f3 db c0 01 	bfextu	r9,r11,0x0,0x1
80002526:	c1 50       	breq	80002550 <gpio_configure_pin+0xa4>
		if (flags & GPIO_INIT_HIGH) {
80002528:	e2 1b 00 02 	andl	r11,0x2,COH
8000252c:	c0 70       	breq	8000253a <gpio_configure_pin+0x8e>
			gpio_port->ovrs = 1 << (pin & 0x1F);
8000252e:	30 19       	mov	r9,1
80002530:	f2 0c 09 49 	lsl	r9,r9,r12
80002534:	f1 49 00 54 	st.w	r8[84],r9
80002538:	c0 68       	rjmp	80002544 <gpio_configure_pin+0x98>
		} else {
			gpio_port->ovrc = 1 << (pin & 0x1F);
8000253a:	30 19       	mov	r9,1
8000253c:	f2 0c 09 49 	lsl	r9,r9,r12
80002540:	f1 49 00 58 	st.w	r8[88],r9
		}

		gpio_port->oders = 1 << (pin & 0x1F);
80002544:	30 19       	mov	r9,1
80002546:	f2 0c 09 49 	lsl	r9,r9,r12
8000254a:	f1 49 00 44 	st.w	r8[68],r9
8000254e:	c0 68       	rjmp	8000255a <gpio_configure_pin+0xae>
	} else {
		gpio_port->oderc = 1 << (pin & 0x1F);
80002550:	30 19       	mov	r9,1
80002552:	f2 0c 09 49 	lsl	r9,r9,r12
80002556:	f1 49 00 48 	st.w	r8[72],r9
	}

	/* Enable GPIO */
	gpio_port->gpers = 1 << (pin & 0x1F);
8000255a:	30 19       	mov	r9,1
8000255c:	f2 0c 09 4c 	lsl	r12,r9,r12
80002560:	91 1c       	st.w	r8[0x4],r12
}
80002562:	5e fc       	retal	r12

80002564 <gpio_set_pin_high>:
 *
 * \note The function \ref gpio_configure_pin must be called before.
 */
void gpio_set_pin_high(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002564:	f8 08 16 05 	lsr	r8,r12,0x5
80002568:	a9 78       	lsl	r8,0x9
8000256a:	e0 28 d4 00 	sub	r8,54272
	
	/* Value to be driven on the I/O line: 1. */
	gpio_port->ovrs  = 1 << (pin & 0x1F);
8000256e:	30 19       	mov	r9,1
80002570:	f2 0c 09 4c 	lsl	r12,r9,r12
80002574:	f1 4c 00 54 	st.w	r8[84],r12
}
80002578:	5e fc       	retal	r12

8000257a <gpio_set_pin_low>:
 *
 * \note The function \ref gpio_configure_pin must be called before.
 */
void gpio_set_pin_low(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
8000257a:	f8 08 16 05 	lsr	r8,r12,0x5
8000257e:	a9 78       	lsl	r8,0x9
80002580:	e0 28 d4 00 	sub	r8,54272
	
	/* Value to be driven on the I/O line: 0. */
	gpio_port->ovrc  = 1 << (pin & 0x1F);
80002584:	30 19       	mov	r9,1
80002586:	f2 0c 09 4c 	lsl	r12,r9,r12
8000258a:	f1 4c 00 58 	st.w	r8[88],r12
}
8000258e:	5e fc       	retal	r12

80002590 <gpio_toggle_pin>:
 *
 * \note The function \ref gpio_configure_pin must be called before.
 */
void gpio_toggle_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002590:	f8 08 16 05 	lsr	r8,r12,0x5
80002594:	a9 78       	lsl	r8,0x9
80002596:	e0 28 d4 00 	sub	r8,54272
	
	/* Toggle the I/O line. */
	gpio_port->ovrt  = 1 << (pin & 0x1F);
8000259a:	30 19       	mov	r9,1
8000259c:	f2 0c 09 4c 	lsl	r12,r9,r12
800025a0:	f1 4c 00 5c 	st.w	r8[92],r12
}
800025a4:	5e fc       	retal	r12

800025a6 <gpio_configure_edge_detector>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
static uint32_t gpio_configure_edge_detector(uint32_t pin, uint32_t mode)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800025a6:	f8 08 16 05 	lsr	r8,r12,0x5
800025aa:	a9 78       	lsl	r8,0x9
800025ac:	e0 28 d4 00 	sub	r8,54272

	/* Configure the edge detector. */
	switch (mode) {
800025b0:	58 1b       	cp.w	r11,1
800025b2:	c0 d0       	breq	800025cc <gpio_configure_edge_detector+0x26>
800025b4:	c0 43       	brcs	800025bc <gpio_configure_edge_detector+0x16>
800025b6:	58 2b       	cp.w	r11,2
800025b8:	c1 20       	breq	800025dc <gpio_configure_edge_detector+0x36>
800025ba:	5e ff       	retal	1
	case GPIO_PIN_CHANGE:
		gpio_port->imr0c = 1 << (pin & 0x1F);
800025bc:	30 19       	mov	r9,1
800025be:	f2 0c 09 4c 	lsl	r12,r9,r12
800025c2:	f1 4c 00 a8 	st.w	r8[168],r12
		gpio_port->imr1c = 1 << (pin & 0x1F);
800025c6:	f1 4c 00 b8 	st.w	r8[184],r12
800025ca:	5e fd       	retal	0
		break;

	case GPIO_RISING_EDGE:
		gpio_port->imr0s = 1 << (pin & 0x1F);
800025cc:	30 19       	mov	r9,1
800025ce:	f2 0c 09 4c 	lsl	r12,r9,r12
800025d2:	f1 4c 00 a4 	st.w	r8[164],r12
		gpio_port->imr1c = 1 << (pin & 0x1F);
800025d6:	f1 4c 00 b8 	st.w	r8[184],r12
800025da:	5e fd       	retal	0
		break;

	case GPIO_FALLING_EDGE:
		gpio_port->imr0c = 1 << (pin & 0x1F);
800025dc:	30 19       	mov	r9,1
800025de:	f2 0c 09 4c 	lsl	r12,r9,r12
800025e2:	f1 4c 00 a8 	st.w	r8[168],r12
		gpio_port->imr1s = 1 << (pin & 0x1F);
800025e6:	f1 4c 00 b4 	st.w	r8[180],r12
800025ea:	5e fd       	retal	0

800025ec <gpio_enable_pin_interrupt>:
 *             \ref GPIO_FALLING_EDGE).
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_pin_interrupt(uint32_t pin, uint32_t mode)
{
800025ec:	eb cd 40 c0 	pushm	r6-r7,lr
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800025f0:	f8 07 16 05 	lsr	r7,r12,0x5
800025f4:	a9 77       	lsl	r7,0x9
800025f6:	e0 27 d4 00 	sub	r7,54272

	/* Enable the glitch filter. */
	gpio_port->gfers = 1 << (pin & 0x1F);
800025fa:	30 16       	mov	r6,1
800025fc:	ec 0c 09 46 	lsl	r6,r6,r12
80002600:	ef 46 00 c4 	st.w	r7[196],r6

	/* Configure the edge detector. */
	if (GPIO_INVALID_ARGUMENT == gpio_configure_edge_detector(pin, mode)) {
80002604:	f0 1f 00 05 	mcall	80002618 <gpio_enable_pin_interrupt+0x2c>
		return(GPIO_INVALID_ARGUMENT);
	}

	/* Enable interrupt. */
	gpio_port->iers = 1 << (pin & 0x1F);
80002608:	58 1c       	cp.w	r12,1
8000260a:	ef f6 1a 25 	st.wne	r7[0x94],r6
8000260e:	f9 bc 01 00 	movne	r12,0

	return GPIO_SUCCESS;
}
80002612:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002616:	00 00       	add	r0,r0
80002618:	80 00       	ld.sh	r0,r0[0x0]
8000261a:	25 a6       	sub	r6,90

8000261c <gpio_disable_pin_interrupt>:
 *
 * \param pin The pin number.
 */
void gpio_disable_pin_interrupt(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
8000261c:	f8 08 16 05 	lsr	r8,r12,0x5
80002620:	a9 78       	lsl	r8,0x9
80002622:	e0 28 d4 00 	sub	r8,54272
	
	gpio_port->ierc = 1 << (pin & 0x1F);
80002626:	30 19       	mov	r9,1
80002628:	f2 0c 09 4c 	lsl	r12,r9,r12
8000262c:	f1 4c 00 98 	st.w	r8[152],r12
}
80002630:	5e fc       	retal	r12

80002632 <gpio_clear_pin_interrupt_flag>:
 *
 * \param pin The pin number.
 */
void gpio_clear_pin_interrupt_flag(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002632:	f8 08 16 05 	lsr	r8,r12,0x5
80002636:	a9 78       	lsl	r8,0x9
80002638:	e0 28 d4 00 	sub	r8,54272
	/* Work around for the erratum - Disable the interrupt, clear it by
	 * writing */
	/* a one to GPIO.IFRC, then enable the interrupt. */

	/* Save interrupt enable register. */
	uint32_t const gpio_ier = gpio_port->ier;
8000263c:	f0 f9 00 90 	ld.w	r9,r8[144]

	/* Disable interrupt. */
	gpio_port->ierc = gpio_ier;
80002640:	f1 49 00 98 	st.w	r8[152],r9

	/* Clear pin interrupt. */
	gpio_port->ifrc = 1 << (pin & 0x1F);
80002644:	30 1a       	mov	r10,1
80002646:	f4 0c 09 4c 	lsl	r12,r10,r12
8000264a:	f1 4c 00 d8 	st.w	r8[216],r12

	/* Restore interrupt enable register. */
	gpio_port->ier = gpio_ier;
8000264e:	f1 49 00 90 	st.w	r8[144],r9
#else
	gpio_port->ifrc = 1 << (pin & 0x1F);
#endif
}
80002652:	5e fc       	retal	r12

80002654 <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
80002654:	c0 08       	rjmp	80002654 <_unhandled_interrupt>
80002656:	d7 03       	nop

80002658 <INTC_register_interrupt>:
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
80002658:	f6 08 16 05 	lsr	r8,r11,0x5

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
8000265c:	49 99       	lddpc	r9,800026c0 <INTC_register_interrupt+0x68>
8000265e:	f2 08 00 39 	add	r9,r9,r8<<0x3
80002662:	f7 db c0 05 	bfextu	r11,r11,0x0,0x5
80002666:	72 19       	ld.w	r9,r9[0x4]
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
80002668:	f2 0b 09 2c 	st.w	r9[r11<<0x2],r12
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
8000266c:	58 0a       	cp.w	r10,0
8000266e:	c0 91       	brne	80002680 <INTC_register_interrupt+0x28>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80002670:	49 59       	lddpc	r9,800026c4 <INTC_register_interrupt+0x6c>
80002672:	49 6a       	lddpc	r10,800026c8 <INTC_register_interrupt+0x70>
80002674:	12 1a       	sub	r10,r9
80002676:	fe 79 10 00 	mov	r9,-61440
8000267a:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
8000267e:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT1) {
80002680:	58 1a       	cp.w	r10,1
80002682:	c0 a1       	brne	80002696 <INTC_register_interrupt+0x3e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
80002684:	49 09       	lddpc	r9,800026c4 <INTC_register_interrupt+0x6c>
80002686:	49 2a       	lddpc	r10,800026cc <INTC_register_interrupt+0x74>
80002688:	12 1a       	sub	r10,r9
8000268a:	bf aa       	sbr	r10,0x1e
8000268c:	fe 79 10 00 	mov	r9,-61440
80002690:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80002694:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT2) {
80002696:	58 2a       	cp.w	r10,2
80002698:	c0 a1       	brne	800026ac <INTC_register_interrupt+0x54>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
8000269a:	48 b9       	lddpc	r9,800026c4 <INTC_register_interrupt+0x6c>
8000269c:	48 da       	lddpc	r10,800026d0 <INTC_register_interrupt+0x78>
8000269e:	12 1a       	sub	r10,r9
800026a0:	bf ba       	sbr	r10,0x1f
800026a2:	fe 79 10 00 	mov	r9,-61440
800026a6:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800026aa:	5e fc       	retal	r12
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
800026ac:	48 69       	lddpc	r9,800026c4 <INTC_register_interrupt+0x6c>
800026ae:	48 aa       	lddpc	r10,800026d4 <INTC_register_interrupt+0x7c>
800026b0:	12 1a       	sub	r10,r9
800026b2:	ea 1a c0 00 	orh	r10,0xc000
800026b6:	fe 79 10 00 	mov	r9,-61440
800026ba:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800026be:	5e fc       	retal	r12
800026c0:	80 00       	ld.sh	r0,r0[0x0]
800026c2:	3c 20       	mov	r0,-62
800026c4:	80 00       	ld.sh	r0,r0[0x0]
800026c6:	3a 00       	mov	r0,-96
800026c8:	80 00       	ld.sh	r0,r0[0x0]
800026ca:	3b 04       	mov	r4,-80
800026cc:	80 00       	ld.sh	r0,r0[0x0]
800026ce:	3b 12       	mov	r2,-79
800026d0:	80 00       	ld.sh	r0,r0[0x0]
800026d2:	3b 20       	mov	r0,-78
800026d4:	80 00       	ld.sh	r0,r0[0x0]
800026d6:	3b 2e       	mov	lr,-78

800026d8 <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
800026d8:	d4 21       	pushm	r4-r7,lr
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
800026da:	49 18       	lddpc	r8,8000271c <INTC_init_interrupts+0x44>
800026dc:	e3 b8 00 01 	mtsr	0x4,r8
800026e0:	49 0e       	lddpc	lr,80002720 <INTC_init_interrupts+0x48>
800026e2:	30 07       	mov	r7,0
800026e4:	0e 94       	mov	r4,r7
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
800026e6:	49 0c       	lddpc	r12,80002724 <INTC_init_interrupts+0x4c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
800026e8:	49 05       	lddpc	r5,80002728 <INTC_init_interrupts+0x50>
800026ea:	10 15       	sub	r5,r8
800026ec:	fe 76 10 00 	mov	r6,-61440
800026f0:	c1 08       	rjmp	80002710 <INTC_init_interrupts+0x38>
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
800026f2:	08 98       	mov	r8,r4
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
800026f4:	7c 1b       	ld.w	r11,lr[0x4]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
800026f6:	7c 0a       	ld.w	r10,lr[0x0]
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
800026f8:	f6 08 09 2c 	st.w	r11[r8<<0x2],r12
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
800026fc:	2f f8       	sub	r8,-1

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
800026fe:	10 3a       	cp.w	r10,r8
80002700:	fe 9b ff fc 	brhi	800026f8 <INTC_init_interrupts+0x20>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80002704:	ec 07 09 25 	st.w	r6[r7<<0x2],r5
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
80002708:	2f f7       	sub	r7,-1
8000270a:	2f 8e       	sub	lr,-8
8000270c:	59 f7       	cp.w	r7,31
8000270e:	c0 50       	breq	80002718 <INTC_init_interrupts+0x40>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80002710:	7c 08       	ld.w	r8,lr[0x0]
80002712:	58 08       	cp.w	r8,0
80002714:	ce f1       	brne	800026f2 <INTC_init_interrupts+0x1a>
80002716:	cf 7b       	rjmp	80002704 <INTC_init_interrupts+0x2c>
80002718:	d8 22       	popm	r4-r7,pc
8000271a:	00 00       	add	r0,r0
8000271c:	80 00       	ld.sh	r0,r0[0x0]
8000271e:	3a 00       	mov	r0,-96
80002720:	80 00       	ld.sh	r0,r0[0x0]
80002722:	3c 20       	mov	r0,-62
80002724:	80 00       	ld.sh	r0,r0[0x0]
80002726:	26 54       	sub	r4,101
80002728:	80 00       	ld.sh	r0,r0[0x0]
8000272a:	3b 04       	mov	r4,-80

8000272c <_get_interrupt_handler>:
__int_handler _get_interrupt_handler(uint32_t int_level)
{
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
8000272c:	fe 78 10 00 	mov	r8,-61440
80002730:	e0 69 00 83 	mov	r9,131
80002734:	f2 0c 01 0c 	sub	r12,r9,r12
80002738:	f0 0c 03 29 	ld.w	r9,r8[r12<<0x2]
	uint32_t int_req = AVR32_INTC.irr[int_grp];
8000273c:	f2 ca ff c0 	sub	r10,r9,-64
80002740:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80002744:	58 08       	cp.w	r8,0
80002746:	c0 21       	brne	8000274a <_get_interrupt_handler+0x1e>
80002748:	5e fd       	retal	0
		? _int_handler_table[int_grp]._int_line_handler_table[32
8000274a:	f0 08 12 00 	clz	r8,r8
8000274e:	48 5a       	lddpc	r10,80002760 <_get_interrupt_handler+0x34>
80002750:	f4 09 00 39 	add	r9,r10,r9<<0x3
80002754:	f0 08 11 1f 	rsub	r8,r8,31
80002758:	72 19       	ld.w	r9,r9[0x4]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
8000275a:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
8000275e:	5e fc       	retal	r12
80002760:	80 00       	ld.sh	r0,r0[0x0]
80002762:	3c 20       	mov	r0,-62

80002764 <getBaudDiv>:
xSemaphoreHandle xSPIMutex;
#endif

int16_t getBaudDiv(const uint32_t baudrate, uint32_t pb_hz)
{
	uint32_t baudDiv = div_ceil(pb_hz, baudrate);
80002764:	f8 c8 00 01 	sub	r8,r12,1
80002768:	f0 0b 00 0b 	add	r11,r8,r11
8000276c:	f6 0c 0d 0a 	divu	r10,r11,r12
80002770:	14 9c       	mov	r12,r10

	if (baudDiv <= 0 || baudDiv > 255) {
80002772:	f4 c8 00 01 	sub	r8,r10,1
80002776:	e0 48 00 fe 	cp.w	r8,254
8000277a:	e0 88 00 03 	brls	80002780 <getBaudDiv+0x1c>
8000277e:	5e fe       	retal	-1
		return -1;
	}

	return baudDiv;
80002780:	5c 8c       	casts.h	r12
}
80002782:	5e fc       	retal	r12

80002784 <spi_selectionMode>:

spi_status_t spi_selectionMode(volatile avr32_spi_t *spi,
		uint8_t variable_ps,
		uint8_t pcs_decode,
		uint8_t delay)
{
80002784:	d4 01       	pushm	lr
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (variable_ps > 1 ||
80002786:	30 18       	mov	r8,1
80002788:	f0 0b 18 00 	cp.b	r11,r8
8000278c:	5f be       	srhi	lr
8000278e:	f0 0a 18 00 	cp.b	r10,r8
80002792:	5f b8       	srhi	r8
80002794:	fd e8 10 08 	or	r8,lr,r8
80002798:	c0 30       	breq	8000279e <spi_selectionMode+0x1a>
8000279a:	30 2c       	mov	r12,2
8000279c:	d8 02       	popm	pc
			pcs_decode > 1) {
		return SPI_ERROR_ARGUMENT;
	}

	u_avr32_spi_mr.mr = spi->mr;
8000279e:	78 18       	ld.w	r8,r12[0x4]
	u_avr32_spi_mr.MR.ps = variable_ps;
800027a0:	f1 db d0 21 	bfins	r8,r11,0x1,0x1
	u_avr32_spi_mr.MR.pcsdec = pcs_decode;
800027a4:	f1 da d0 41 	bfins	r8,r10,0x2,0x1
	u_avr32_spi_mr.MR.dlybcs = delay;
800027a8:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8
	spi->mr = u_avr32_spi_mr.mr;
800027ac:	99 18       	st.w	r12[0x4],r8
800027ae:	d8 0a       	popm	pc,r12=0

800027b0 <spi_selectChip>:
	while (pdFALSE == xSemaphoreTake(xSPIMutex, 20)) {
	}
#endif

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
800027b0:	78 18       	ld.w	r8,r12[0x4]
800027b2:	ea 18 00 0f 	orh	r8,0xf
800027b6:	99 18       	st.w	r12[0x4],r8

	if (spi->mr & AVR32_SPI_MR_PCSDEC_MASK) {
800027b8:	78 18       	ld.w	r8,r12[0x4]
800027ba:	e2 18 00 04 	andl	r8,0x4,COH
800027be:	c0 f0       	breq	800027dc <spi_selectChip+0x2c>
		/* The signal is decoded; allow up to 15 chips. */
		if (chip > 14) {
800027c0:	30 e8       	mov	r8,14
800027c2:	f0 0b 18 00 	cp.b	r11,r8
800027c6:	e0 8b 00 19 	brhi	800027f8 <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~AVR32_SPI_MR_PCS_MASK |
800027ca:	78 18       	ld.w	r8,r12[0x4]
800027cc:	b1 6b       	lsl	r11,0x10
800027ce:	ea 1b ff f0 	orh	r11,0xfff0
800027d2:	e8 1b ff ff 	orl	r11,0xffff
800027d6:	10 6b       	and	r11,r8
800027d8:	99 1b       	st.w	r12[0x4],r11
800027da:	5e fd       	retal	0
				(chip << AVR32_SPI_MR_PCS_OFFSET);
	} else {
		if (chip > 3) {
800027dc:	30 38       	mov	r8,3
800027de:	f0 0b 18 00 	cp.b	r11,r8
800027e2:	e0 8b 00 0b 	brhi	800027f8 <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~(1 << (AVR32_SPI_MR_PCS_OFFSET + chip));
800027e6:	78 18       	ld.w	r8,r12[0x4]
800027e8:	2f 0b       	sub	r11,-16
800027ea:	30 19       	mov	r9,1
800027ec:	f2 0b 09 4b 	lsl	r11,r9,r11
800027f0:	5c db       	com	r11
800027f2:	10 6b       	and	r11,r8
800027f4:	99 1b       	st.w	r12[0x4],r11
800027f6:	5e fd       	retal	0
800027f8:	30 2c       	mov	r12,2
	}

	return SPI_OK;
}
800027fa:	5e fc       	retal	r12

800027fc <spi_unselectChip>:

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
800027fc:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
80002800:	c0 58       	rjmp	8000280a <spi_unselectChip+0xe>
		if (!timeout--) {
80002802:	58 08       	cp.w	r8,0
80002804:	c0 21       	brne	80002808 <spi_unselectChip+0xc>
80002806:	5e ff       	retal	1
80002808:	20 18       	sub	r8,1

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
8000280a:	78 49       	ld.w	r9,r12[0x10]
8000280c:	e2 19 02 00 	andl	r9,0x200,COH
80002810:	cf 90       	breq	80002802 <spi_unselectChip+0x6>
			return SPI_ERROR_TIMEOUT;
		}
	}

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80002812:	78 18       	ld.w	r8,r12[0x4]
80002814:	ea 18 00 0f 	orh	r8,0xf
80002818:	99 18       	st.w	r12[0x4],r8

	/* Last transfer, so de-assert the current NPCS if CSAAT is set. */
	spi->cr = AVR32_SPI_CR_LASTXFER_MASK;
8000281a:	fc 18 01 00 	movh	r8,0x100
8000281e:	99 08       	st.w	r12[0x0],r8
80002820:	5e fd       	retal	0
80002822:	d7 03       	nop

80002824 <spi_setupChipReg>:
}

spi_status_t spi_setupChipReg(volatile avr32_spi_t *spi,
		const spi_options_t *options,
		uint32_t pb_hz)
{
80002824:	eb cd 40 f8 	pushm	r3-r7,lr
80002828:	18 95       	mov	r5,r12
8000282a:	16 97       	mov	r7,r11
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
8000282c:	f7 36 00 0c 	ld.ub	r6,r11[12]
80002830:	30 38       	mov	r8,3
80002832:	f0 06 18 00 	cp.b	r6,r8
80002836:	e0 8b 00 4d 	brhi	800028d0 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
8000283a:	f7 34 00 0b 	ld.ub	r4,r11[11]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
8000283e:	30 18       	mov	r8,1
80002840:	f0 04 18 00 	cp.b	r4,r8
80002844:	e0 8b 00 46 	brhi	800028d0 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
80002848:	f7 33 00 08 	ld.ub	r3,r11[8]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
8000284c:	30 78       	mov	r8,7
8000284e:	f0 03 18 00 	cp.b	r3,r8
80002852:	e0 88 00 3f 	brls	800028d0 <spi_setupChipReg+0xac>
80002856:	31 08       	mov	r8,16
80002858:	f0 03 18 00 	cp.b	r3,r8
8000285c:	e0 8b 00 3a 	brhi	800028d0 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
		return SPI_ERROR_ARGUMENT;
	}

	int baudDiv = getBaudDiv(options->baudrate, pb_hz);
80002860:	14 9b       	mov	r11,r10
80002862:	6e 1c       	ld.w	r12,r7[0x4]
80002864:	f0 1f 00 1d 	mcall	800028d8 <spi_setupChipReg+0xb4>

	if (baudDiv < 0) {
80002868:	c3 45       	brlt	800028d0 <spi_setupChipReg+0xac>
		return SPI_ERROR_ARGUMENT;
	}

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	u_avr32_spi_csr.csr = 0;
8000286a:	30 08       	mov	r8,0
	u_avr32_spi_csr.CSR.cpol   = options->spi_mode >> 1;
8000286c:	ec 09 16 01 	lsr	r9,r6,0x1
80002870:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
	u_avr32_spi_csr.CSR.ncpha  = (options->spi_mode & 0x1) ^ 0x1;
80002874:	ec 16 00 01 	eorl	r6,0x1
80002878:	f1 d6 d0 21 	bfins	r8,r6,0x1,0x1
	u_avr32_spi_csr.CSR.csaat  = options->stay_act;
8000287c:	f1 d4 d0 61 	bfins	r8,r4,0x3,0x1
	u_avr32_spi_csr.CSR.bits   = options->bits - 8;
80002880:	20 83       	sub	r3,8
80002882:	f1 d3 d0 84 	bfins	r8,r3,0x4,0x4
	u_avr32_spi_csr.CSR.scbr   = baudDiv;
80002886:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
	u_avr32_spi_csr.CSR.dlybs  = options->spck_delay;
8000288a:	ef 39 00 09 	ld.ub	r9,r7[9]
8000288e:	f1 d9 d2 08 	bfins	r8,r9,0x10,0x8
	u_avr32_spi_csr.CSR.dlybct = options->trans_delay;
80002892:	ef 39 00 0a 	ld.ub	r9,r7[10]
80002896:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8

	switch (options->reg) {
8000289a:	0f 89       	ld.ub	r9,r7[0x0]
8000289c:	30 1a       	mov	r10,1
8000289e:	f4 09 18 00 	cp.b	r9,r10
800028a2:	c0 e0       	breq	800028be <spi_setupChipReg+0x9a>
800028a4:	c0 a3       	brcs	800028b8 <spi_setupChipReg+0x94>
800028a6:	30 2a       	mov	r10,2
800028a8:	f4 09 18 00 	cp.b	r9,r10
800028ac:	c0 c0       	breq	800028c4 <spi_setupChipReg+0xa0>
800028ae:	30 3a       	mov	r10,3
800028b0:	f4 09 18 00 	cp.b	r9,r10
800028b4:	c0 e1       	brne	800028d0 <spi_setupChipReg+0xac>
800028b6:	c0 a8       	rjmp	800028ca <spi_setupChipReg+0xa6>
	case 0:
		spi->csr0 = u_avr32_spi_csr.csr;
800028b8:	8b c8       	st.w	r5[0x30],r8
800028ba:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 1:
		spi->csr1 = u_avr32_spi_csr.csr;
800028be:	8b d8       	st.w	r5[0x34],r8
800028c0:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 2:
		spi->csr2 = u_avr32_spi_csr.csr;
800028c4:	8b e8       	st.w	r5[0x38],r8
800028c6:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 3:
		spi->csr3 = u_avr32_spi_csr.csr;
800028ca:	8b f8       	st.w	r5[0x3c],r8
800028cc:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;
800028d0:	30 2c       	mov	r12,2
		}
	}
#endif

	return SPI_OK;
}
800028d2:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
800028d6:	00 00       	add	r0,r0
800028d8:	80 00       	ld.sh	r0,r0[0x0]
800028da:	27 64       	sub	r4,118

800028dc <spi_enable>:

void spi_enable(volatile avr32_spi_t *spi)
{
	spi->cr = AVR32_SPI_CR_SPIEN_MASK;
800028dc:	30 18       	mov	r8,1
800028de:	99 08       	st.w	r12[0x0],r8
}
800028e0:	5e fc       	retal	r12

800028e2 <tc_init_waveform>:


int tc_init_waveform(volatile avr32_tc_t *tc, const tc_waveform_opt_t *opt)
{
  // Check for valid input.
  if (opt->channel >= TC_NUMBER_OF_CHANNELS)
800028e2:	76 09       	ld.w	r9,r11[0x0]
800028e4:	58 29       	cp.w	r9,2
800028e6:	e0 88 00 03 	brls	800028ec <tc_init_waveform+0xa>
800028ea:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // GENERATE SIGNALS: Waveform operating mode.
  tc->channel[opt->channel].cmr = opt->bswtrg << AVR32_TC_BSWTRG_OFFSET |
800028ec:	76 18       	ld.w	r8,r11[0x4]
800028ee:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
800028f2:	af ba       	sbr	r10,0xf
800028f4:	10 9b       	mov	r11,r8
800028f6:	e6 1b c0 00 	andh	r11,0xc000,COH
800028fa:	16 4a       	or	r10,r11
800028fc:	10 9b       	mov	r11,r8
800028fe:	e6 1b 30 00 	andh	r11,0x3000,COH
80002902:	16 4a       	or	r10,r11
80002904:	10 9b       	mov	r11,r8
80002906:	e6 1b 0c 00 	andh	r11,0xc00,COH
8000290a:	16 4a       	or	r10,r11
8000290c:	10 9b       	mov	r11,r8
8000290e:	e6 1b 03 00 	andh	r11,0x300,COH
80002912:	16 4a       	or	r10,r11
80002914:	10 9b       	mov	r11,r8
80002916:	e6 1b 00 c0 	andh	r11,0xc0,COH
8000291a:	16 4a       	or	r10,r11
8000291c:	10 9b       	mov	r11,r8
8000291e:	e6 1b 00 30 	andh	r11,0x30,COH
80002922:	16 4a       	or	r10,r11
80002924:	10 9b       	mov	r11,r8
80002926:	e6 1b 00 0c 	andh	r11,0xc,COH
8000292a:	16 4a       	or	r10,r11
8000292c:	10 9b       	mov	r11,r8
8000292e:	e6 1b 00 03 	andh	r11,0x3,COH
80002932:	16 4a       	or	r10,r11
80002934:	10 9b       	mov	r11,r8
80002936:	e2 1b 60 00 	andl	r11,0x6000,COH
8000293a:	16 4a       	or	r10,r11
8000293c:	f7 d8 c1 81 	bfextu	r11,r8,0xc,0x1
80002940:	f5 eb 10 ca 	or	r10,r10,r11<<0xc
80002944:	10 9b       	mov	r11,r8
80002946:	e2 1b 0c 00 	andl	r11,0xc00,COH
8000294a:	16 4a       	or	r10,r11
8000294c:	10 9b       	mov	r11,r8
8000294e:	e2 1b 03 00 	andl	r11,0x300,COH
80002952:	16 4a       	or	r10,r11
80002954:	f7 d8 c0 e1 	bfextu	r11,r8,0x7,0x1
80002958:	f5 eb 10 7a 	or	r10,r10,r11<<0x7
8000295c:	f7 d8 c0 c1 	bfextu	r11,r8,0x6,0x1
80002960:	f5 eb 10 6a 	or	r10,r10,r11<<0x6
80002964:	10 9b       	mov	r11,r8
80002966:	e2 1b 00 30 	andl	r11,0x30,COH
8000296a:	16 4a       	or	r10,r11
8000296c:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80002970:	f5 e8 10 38 	or	r8,r10,r8<<0x3
80002974:	a5 69       	lsl	r9,0x4
80002976:	2f f9       	sub	r9,-1
80002978:	f8 09 09 28 	st.w	r12[r9<<0x2],r8
8000297c:	5e fd       	retal	0

8000297e <tc_start>:


int tc_start(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
8000297e:	58 2b       	cp.w	r11,2
80002980:	e0 88 00 03 	brls	80002986 <tc_start+0x8>
80002984:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // Enable, reset and start the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_SWTRG_MASK | AVR32_TC_CLKEN_MASK;
80002986:	a7 6b       	lsl	r11,0x6
80002988:	16 0c       	add	r12,r11
8000298a:	30 58       	mov	r8,5
8000298c:	99 08       	st.w	r12[0x0],r8
8000298e:	5e fd       	retal	0

80002990 <tc_stop>:


int tc_stop(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80002990:	58 2b       	cp.w	r11,2
80002992:	e0 88 00 03 	brls	80002998 <tc_stop+0x8>
80002996:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // Disable the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_CLKDIS_MASK;
80002998:	a7 6b       	lsl	r11,0x6
8000299a:	16 0c       	add	r12,r11
8000299c:	30 28       	mov	r8,2
8000299e:	99 08       	st.w	r12[0x0],r8
800029a0:	5e fd       	retal	0

800029a2 <tc_read_sr>:


int tc_read_sr(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
800029a2:	58 2b       	cp.w	r11,2
800029a4:	e0 88 00 03 	brls	800029aa <tc_read_sr+0x8>
800029a8:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  return tc->channel[channel].sr;
800029aa:	a7 6b       	lsl	r11,0x6
800029ac:	2e 0b       	sub	r11,-32
800029ae:	16 0c       	add	r12,r11
800029b0:	78 0c       	ld.w	r12,r12[0x0]
}
800029b2:	5e fc       	retal	r12

800029b4 <tc_write_rc>:


int tc_write_rc(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
800029b4:	58 2b       	cp.w	r11,2
800029b6:	e0 88 00 03 	brls	800029bc <tc_write_rc+0x8>
800029ba:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
800029bc:	f6 08 15 04 	lsl	r8,r11,0x4
800029c0:	2f f8       	sub	r8,-1
800029c2:	f8 08 03 28 	ld.w	r8,r12[r8<<0x2]
800029c6:	e2 18 80 00 	andl	r8,0x8000,COH
800029ca:	c0 c0       	breq	800029e2 <tc_write_rc+0x2e>
    Wr_bitfield(tc->channel[channel].rc, AVR32_TC_RC_MASK, value);
800029cc:	a7 6b       	lsl	r11,0x6
800029ce:	16 0c       	add	r12,r11
800029d0:	2e 4c       	sub	r12,-28
800029d2:	78 08       	ld.w	r8,r12[0x0]
800029d4:	f3 da c0 10 	bfextu	r9,r10,0x0,0x10
800029d8:	e0 18 00 00 	andl	r8,0x0
800029dc:	f3 e8 10 08 	or	r8,r9,r8
800029e0:	99 08       	st.w	r12[0x0],r8

  return value;
800029e2:	f9 da c0 10 	bfextu	r12,r10,0x0,0x10
}
800029e6:	5e fc       	retal	r12

800029e8 <tc_configure_interrupts>:
  return tc->channel[channel].imr;
}


int tc_configure_interrupts(volatile avr32_tc_t *tc, unsigned int channel, const tc_interrupt_t *bitfield)
{
800029e8:	eb cd 40 fc 	pushm	r2-r7,lr
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
800029ec:	e1 b9 00 00 	mfsr	r9,0x0

  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
800029f0:	58 2b       	cp.w	r11,2
800029f2:	e0 88 00 04 	brls	800029fa <tc_configure_interrupts+0x12>
800029f6:	e3 cf c0 fc 	ldm	sp++,r2-r7,pc,r12=-1
	return flags;
}

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
	return !(flags & AVR32_SR_GM_MASK);
800029fa:	ee 19 00 01 	eorh	r9,0x1
800029fe:	f3 d9 c2 01 	bfextu	r9,r9,0x10,0x1
    return TC_INVALID_ARGUMENT;

  // Enable the appropriate interrupts.
  tc->channel[channel].ier = bitfield->etrgs << AVR32_TC_ETRGS_OFFSET |
80002a02:	74 08       	ld.w	r8,r10[0x0]
80002a04:	ef d8 c0 e1 	bfextu	r7,r8,0x7,0x1
80002a08:	fd d8 c0 c1 	bfextu	lr,r8,0x6,0x1
80002a0c:	a7 6e       	lsl	lr,0x6
80002a0e:	fd e7 10 7e 	or	lr,lr,r7<<0x7
80002a12:	ef d8 c0 01 	bfextu	r7,r8,0x0,0x1
80002a16:	0e 4e       	or	lr,r7
80002a18:	ef d8 c0 a1 	bfextu	r7,r8,0x5,0x1
80002a1c:	fd e7 10 5e 	or	lr,lr,r7<<0x5
80002a20:	ef d8 c0 81 	bfextu	r7,r8,0x4,0x1
80002a24:	fd e7 10 4e 	or	lr,lr,r7<<0x4
80002a28:	ef d8 c0 61 	bfextu	r7,r8,0x3,0x1
80002a2c:	fd e7 10 3e 	or	lr,lr,r7<<0x3
80002a30:	ef d8 c0 41 	bfextu	r7,r8,0x2,0x1
80002a34:	fd e7 10 2e 	or	lr,lr,r7<<0x2
80002a38:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80002a3c:	fd e8 10 18 	or	r8,lr,r8<<0x1
80002a40:	f6 0e 15 06 	lsl	lr,r11,0x6
80002a44:	f8 0e 00 0e 	add	lr,r12,lr
80002a48:	2d ce       	sub	lr,-36
80002a4a:	9d 08       	st.w	lr[0x0],r8
                             bitfield->cpas << AVR32_TC_CPAS_OFFSET |
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
80002a4c:	58 09       	cp.w	r9,0
80002a4e:	c0 20       	breq	80002a52 <tc_configure_interrupts+0x6a>
80002a50:	d3 03       	ssrf	0x10
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80002a52:	74 08       	ld.w	r8,r10[0x0]
80002a54:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
80002a58:	e0 65 00 80 	mov	r5,128
80002a5c:	f9 b5 01 00 	movne	r5,0
                             (~bitfield->ldrbs & 1) << AVR32_TC_LDRBS_OFFSET |
80002a60:	74 08       	ld.w	r8,r10[0x0]
80002a62:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
80002a66:	f9 b4 00 40 	moveq	r4,64
80002a6a:	f9 b4 01 00 	movne	r4,0
                             (~bitfield->ldras & 1) << AVR32_TC_LDRAS_OFFSET |
80002a6e:	74 08       	ld.w	r8,r10[0x0]
80002a70:	f1 d8 c0 a1 	bfextu	r8,r8,0x5,0x1
80002a74:	f9 b3 00 20 	moveq	r3,32
80002a78:	f9 b3 01 00 	movne	r3,0
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
80002a7c:	74 08       	ld.w	r8,r10[0x0]
80002a7e:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
80002a82:	f9 b2 00 10 	moveq	r2,16
80002a86:	f9 b2 01 00 	movne	r2,0
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
80002a8a:	74 08       	ld.w	r8,r10[0x0]
80002a8c:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80002a90:	f9 b6 00 08 	moveq	r6,8
80002a94:	f9 b6 01 00 	movne	r6,0
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
80002a98:	74 08       	ld.w	r8,r10[0x0]
80002a9a:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
80002a9e:	f9 b7 00 04 	moveq	r7,4
80002aa2:	f9 b7 01 00 	movne	r7,0
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
80002aa6:	74 08       	ld.w	r8,r10[0x0]
80002aa8:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80002aac:	f9 be 00 02 	moveq	lr,2
80002ab0:	f9 be 01 00 	movne	lr,0
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80002ab4:	74 08       	ld.w	r8,r10[0x0]
80002ab6:	ec 18 00 01 	eorl	r8,0x1
80002aba:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002abe:	eb e8 10 08 	or	r8,r5,r8
80002ac2:	08 48       	or	r8,r4
80002ac4:	06 48       	or	r8,r3
80002ac6:	04 48       	or	r8,r2
80002ac8:	0c 48       	or	r8,r6
80002aca:	0e 48       	or	r8,r7
80002acc:	1c 48       	or	r8,lr
80002ace:	f6 0a 15 06 	lsl	r10,r11,0x6
80002ad2:	f8 0a 00 0a 	add	r10,r12,r10
80002ad6:	2d 8a       	sub	r10,-40
80002ad8:	95 08       	st.w	r10[0x0],r8
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
  tc->channel[channel].sr;
80002ada:	a7 6b       	lsl	r11,0x6
80002adc:	2e 0b       	sub	r11,-32
80002ade:	16 0c       	add	r12,r11
80002ae0:	78 08       	ld.w	r8,r12[0x0]
  if (global_interrupt_enabled) Enable_global_interrupt();
80002ae2:	58 09       	cp.w	r9,0
80002ae4:	c0 31       	brne	80002aea <tc_configure_interrupts+0x102>
80002ae6:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
80002aea:	d5 03       	csrf	0x10
80002aec:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0

80002af0 <usart_set_async_baudrate>:
 *
 * \retval USART_SUCCESS        Baud rate successfully initialized.
 * \retval USART_INVALID_INPUT  Baud rate set point is out of range for the given input clock frequency.
 */
static int usart_set_async_baudrate(volatile avr32_usart_t *usart, unsigned int baudrate, unsigned long pba_hz)
{
80002af0:	d4 01       	pushm	lr
  unsigned int over = (pba_hz >= 16 * baudrate) ? 16 : 8;
80002af2:	f6 08 15 04 	lsl	r8,r11,0x4
80002af6:	14 38       	cp.w	r8,r10
80002af8:	f9 b8 08 10 	movls	r8,16
80002afc:	f9 b8 0b 08 	movhi	r8,8
  unsigned int cd_fp = ((1 << AVR32_USART_BRGR_FP_SIZE) * pba_hz + (over * baudrate) / 2) / (over * baudrate);
80002b00:	f0 0b 02 4b 	mul	r11,r8,r11
80002b04:	f6 09 16 01 	lsr	r9,r11,0x1
80002b08:	f2 0a 00 3a 	add	r10,r9,r10<<0x3
80002b0c:	f4 0b 0d 0a 	divu	r10,r10,r11
  unsigned int cd = cd_fp >> AVR32_USART_BRGR_FP_SIZE;
80002b10:	f4 09 16 03 	lsr	r9,r10,0x3
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
80002b14:	f2 cb 00 01 	sub	r11,r9,1
80002b18:	e0 4b ff fe 	cp.w	r11,65534
80002b1c:	e0 88 00 03 	brls	80002b22 <usart_set_async_baudrate+0x32>
80002b20:	da 0a       	popm	pc,r12=1
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
80002b22:	78 1b       	ld.w	r11,r12[0x4]
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
80002b24:	e8 6e 00 00 	mov	lr,524288
80002b28:	59 08       	cp.w	r8,16
80002b2a:	fc 08 17 10 	movne	r8,lr
80002b2e:	f9 b8 00 00 	moveq	r8,0
80002b32:	e4 1b ff f7 	andh	r11,0xfff7
80002b36:	e0 1b fe cf 	andl	r11,0xfecf
80002b3a:	16 48       	or	r8,r11
80002b3c:	99 18       	st.w	r12[0x4],r8
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
              ((over == 16) ? AVR32_USART_MR_OVER_X16 : AVR32_USART_MR_OVER_X8) << AVR32_USART_MR_OVER_OFFSET;

  usart->brgr = cd << AVR32_USART_BRGR_CD_OFFSET |
80002b3e:	f5 da c0 03 	bfextu	r10,r10,0x0,0x3
80002b42:	f3 ea 11 09 	or	r9,r9,r10<<0x10
80002b46:	99 89       	st.w	r12[0x20],r9
80002b48:	d8 0a       	popm	pc,r12=0

80002b4a <usart_write_char>:
 *
 * \return \c 1 if the USART Transmit Holding Register is free, otherwise \c 0.
 */
__always_inline static int usart_tx_ready(volatile avr32_usart_t *usart)
{
  return (usart->csr & AVR32_USART_CSR_TXRDY_MASK) != 0;
80002b4a:	78 58       	ld.w	r8,r12[0x14]
}


int usart_write_char(volatile avr32_usart_t *usart, int c)
{
  if (usart_tx_ready(usart))
80002b4c:	e2 18 00 02 	andl	r8,0x2,COH
80002b50:	c0 31       	brne	80002b56 <usart_write_char+0xc>
80002b52:	30 2c       	mov	r12,2
80002b54:	5e fc       	retal	r12
  {
    usart->thr = (c << AVR32_USART_THR_TXCHR_OFFSET) & AVR32_USART_THR_TXCHR_MASK;
80002b56:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
80002b5a:	99 7b       	st.w	r12[0x1c],r11
80002b5c:	5e fd       	retal	0
80002b5e:	d7 03       	nop

80002b60 <usart_putchar>:
    return USART_TX_BUSY;
}


int usart_putchar(volatile avr32_usart_t *usart, int c)
{
80002b60:	eb cd 40 e0 	pushm	r5-r7,lr
80002b64:	18 96       	mov	r6,r12
80002b66:	16 95       	mov	r5,r11
80002b68:	e0 67 27 0f 	mov	r7,9999
80002b6c:	c0 68       	rjmp	80002b78 <usart_putchar+0x18>
  int timeout = USART_DEFAULT_TIMEOUT;

  do
  {
    if (!timeout--) return USART_FAILURE;
80002b6e:	58 07       	cp.w	r7,0
80002b70:	c0 31       	brne	80002b76 <usart_putchar+0x16>
80002b72:	e3 cf c0 e0 	ldm	sp++,r5-r7,pc,r12=-1
80002b76:	20 17       	sub	r7,1
  } while (usart_write_char(usart, c) != USART_SUCCESS);
80002b78:	0a 9b       	mov	r11,r5
80002b7a:	0c 9c       	mov	r12,r6
80002b7c:	f0 1f 00 03 	mcall	80002b88 <usart_putchar+0x28>
80002b80:	cf 71       	brne	80002b6e <usart_putchar+0xe>

  return USART_SUCCESS;
}
80002b82:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80002b86:	00 00       	add	r0,r0
80002b88:	80 00       	ld.sh	r0,r0[0x0]
80002b8a:	2b 4a       	sub	r10,-76

80002b8c <usart_read_char>:

int usart_read_char(volatile avr32_usart_t *usart, int *c)
{
  // Check for errors: frame, parity and overrun. In RS485 mode, a parity error
  // would mean that an address char has been received.
  if (usart->csr & (AVR32_USART_CSR_OVRE_MASK |
80002b8c:	78 58       	ld.w	r8,r12[0x14]
80002b8e:	e2 18 00 e0 	andl	r8,0xe0,COH
80002b92:	c0 30       	breq	80002b98 <usart_read_char+0xc>
80002b94:	30 4c       	mov	r12,4
80002b96:	5e fc       	retal	r12
 *
 * \return \c 1 if the USART Receive Holding Register is full, otherwise \c 0.
 */
__always_inline static int usart_test_hit(volatile avr32_usart_t *usart)
{
  return (usart->csr & AVR32_USART_CSR_RXRDY_MASK) != 0;
80002b98:	78 58       	ld.w	r8,r12[0x14]
                    AVR32_USART_CSR_FRAME_MASK |
                    AVR32_USART_CSR_PARE_MASK))
    return USART_RX_ERROR;

  // No error; if we really did receive a char, read it and return SUCCESS.
  if (usart_test_hit(usart))
80002b9a:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002b9e:	c0 31       	brne	80002ba4 <usart_read_char+0x18>
80002ba0:	30 3c       	mov	r12,3
80002ba2:	5e fc       	retal	r12
  {
    *c = (usart->rhr & AVR32_USART_RHR_RXCHR_MASK) >> AVR32_USART_RHR_RXCHR_OFFSET;
80002ba4:	78 68       	ld.w	r8,r12[0x18]
80002ba6:	f1 d8 c0 09 	bfextu	r8,r8,0x0,0x9
80002baa:	97 08       	st.w	r11[0x0],r8
80002bac:	5e fd       	retal	0
80002bae:	d7 03       	nop

80002bb0 <usart_write_line>:
  return c;
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
80002bb0:	eb cd 40 c0 	pushm	r6-r7,lr
80002bb4:	18 96       	mov	r6,r12
80002bb6:	16 97       	mov	r7,r11
  while (*string != '\0')
80002bb8:	17 8b       	ld.ub	r11,r11[0x0]
80002bba:	58 0b       	cp.w	r11,0
80002bbc:	c0 80       	breq	80002bcc <usart_write_line+0x1c>
    usart_putchar(usart, *string++);
80002bbe:	2f f7       	sub	r7,-1
80002bc0:	0c 9c       	mov	r12,r6
80002bc2:	f0 1f 00 04 	mcall	80002bd0 <usart_write_line+0x20>
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
  while (*string != '\0')
80002bc6:	0f 8b       	ld.ub	r11,r7[0x0]
80002bc8:	58 0b       	cp.w	r11,0
80002bca:	cf a1       	brne	80002bbe <usart_write_line+0xe>
80002bcc:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002bd0:	80 00       	ld.sh	r0,r0[0x0]
80002bd2:	2b 60       	sub	r0,-74

80002bd4 <usart_reset>:
//! @{


void usart_reset(volatile avr32_usart_t *usart)
{
  bool global_interrupt_enabled = cpu_irq_is_enabled();
80002bd4:	e1 b8 00 00 	mfsr	r8,0x0

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
80002bd8:	e6 18 00 01 	andh	r8,0x1,COH
80002bdc:	c0 71       	brne	80002bea <usart_reset+0x16>
80002bde:	d3 03       	ssrf	0x10
  usart->idr = 0xFFFFFFFF;
80002be0:	3f f8       	mov	r8,-1
80002be2:	99 38       	st.w	r12[0xc],r8
  usart->csr;
80002be4:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();
80002be6:	d5 03       	csrf	0x10
80002be8:	c0 48       	rjmp	80002bf0 <usart_reset+0x1c>
  bool global_interrupt_enabled = cpu_irq_is_enabled();

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
  usart->idr = 0xFFFFFFFF;
80002bea:	3f f8       	mov	r8,-1
80002bec:	99 38       	st.w	r12[0xc],r8
  usart->csr;
80002bee:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();

  // Reset mode and other registers that could cause unpredictable behavior after reset.
  usart->mr = 0;
80002bf0:	30 08       	mov	r8,0
80002bf2:	99 18       	st.w	r12[0x4],r8
  usart->rtor = 0;
80002bf4:	99 98       	st.w	r12[0x24],r8
  usart->ttgr = 0;
80002bf6:	99 a8       	st.w	r12[0x28],r8

  // Shutdown TX and RX (will be re-enabled when setup has successfully completed),
  // reset status bits and turn off DTR and RTS.
  usart->cr = AVR32_USART_CR_RSTRX_MASK   |
80002bf8:	e8 68 61 0c 	mov	r8,549132
80002bfc:	99 08       	st.w	r12[0x0],r8
#ifndef AVR32_USART_440_H_INCLUDED
// Note: Modem Signal Management DTR-DSR-DCD-RI are not included in USART rev.440.
              AVR32_USART_CR_DTRDIS_MASK  |
#endif
              AVR32_USART_CR_RTSDIS_MASK;
}
80002bfe:	5e fc       	retal	r12

80002c00 <usart_init_rs232>:


int usart_init_rs232(volatile avr32_usart_t *usart, const usart_options_t *opt, long pba_hz)
{
80002c00:	eb cd 40 e0 	pushm	r5-r7,lr
80002c04:	18 96       	mov	r6,r12
80002c06:	16 97       	mov	r7,r11
80002c08:	14 95       	mov	r5,r10
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);
80002c0a:	f0 1f 00 2f 	mcall	80002cc4 <usart_init_rs232+0xc4>

  // Check input values.
  if (!opt || // Null pointer.
80002c0e:	58 07       	cp.w	r7,0
80002c10:	c5 80       	breq	80002cc0 <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
80002c12:	0f c8       	ld.ub	r8,r7[0x4]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80002c14:	30 49       	mov	r9,4
80002c16:	f2 08 18 00 	cp.b	r8,r9
80002c1a:	e0 88 00 53 	brls	80002cc0 <usart_init_rs232+0xc0>
80002c1e:	30 99       	mov	r9,9
80002c20:	f2 08 18 00 	cp.b	r8,r9
80002c24:	e0 8b 00 4e 	brhi	80002cc0 <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
80002c28:	0f d9       	ld.ub	r9,r7[0x5]
80002c2a:	30 78       	mov	r8,7
80002c2c:	f0 09 18 00 	cp.b	r9,r8
80002c30:	e0 8b 00 48 	brhi	80002cc0 <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
80002c34:	8e 39       	ld.sh	r9,r7[0x6]
80002c36:	e0 68 01 01 	mov	r8,257
80002c3a:	f0 09 19 00 	cp.h	r9,r8
80002c3e:	e0 8b 00 41 	brhi	80002cc0 <usart_init_rs232+0xc0>
      opt->channelmode > 3 ||
80002c42:	ef 39 00 08 	ld.ub	r9,r7[8]
80002c46:	30 38       	mov	r8,3
80002c48:	f0 09 18 00 	cp.b	r9,r8
80002c4c:	e0 8b 00 3a 	brhi	80002cc0 <usart_init_rs232+0xc0>
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
80002c50:	0a 9a       	mov	r10,r5
80002c52:	6e 0b       	ld.w	r11,r7[0x0]
80002c54:	0c 9c       	mov	r12,r6
80002c56:	f0 1f 00 1d 	mcall	80002cc8 <usart_init_rs232+0xc8>
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80002c5a:	58 1c       	cp.w	r12,1
80002c5c:	c3 20       	breq	80002cc0 <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
      opt->channelmode > 3 ||
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
    return USART_INVALID_INPUT;

  if (opt->charlength == 9)
80002c5e:	0f c8       	ld.ub	r8,r7[0x4]
80002c60:	30 99       	mov	r9,9
80002c62:	f2 08 18 00 	cp.b	r8,r9
80002c66:	c0 51       	brne	80002c70 <usart_init_rs232+0x70>
  {
    // Character length set to 9 bits. MODE9 dominates CHRL.
    usart->mr |= AVR32_USART_MR_MODE9_MASK;
80002c68:	6c 18       	ld.w	r8,r6[0x4]
80002c6a:	b1 b8       	sbr	r8,0x11
80002c6c:	8d 18       	st.w	r6[0x4],r8
80002c6e:	c0 68       	rjmp	80002c7a <usart_init_rs232+0x7a>
  }
  else
  {
    // CHRL gives the character length (- 5) when MODE9 = 0.
    usart->mr |= (opt->charlength - 5) << AVR32_USART_MR_CHRL_OFFSET;
80002c70:	6c 19       	ld.w	r9,r6[0x4]
80002c72:	20 58       	sub	r8,5
80002c74:	f3 e8 10 68 	or	r8,r9,r8<<0x6
80002c78:	8d 18       	st.w	r6[0x4],r8
  }

  usart->mr |= opt->paritytype << AVR32_USART_MR_PAR_OFFSET |
80002c7a:	6c 19       	ld.w	r9,r6[0x4]
80002c7c:	ef 3a 00 08 	ld.ub	r10,r7[8]
80002c80:	0f d8       	ld.ub	r8,r7[0x5]
80002c82:	a9 78       	lsl	r8,0x9
80002c84:	f1 ea 10 e8 	or	r8,r8,r10<<0xe
80002c88:	12 48       	or	r8,r9
80002c8a:	8d 18       	st.w	r6[0x4],r8
               opt->channelmode << AVR32_USART_MR_CHMODE_OFFSET;

  if (opt->stopbits > USART_2_STOPBITS)
80002c8c:	8e 38       	ld.sh	r8,r7[0x6]
80002c8e:	30 29       	mov	r9,2
80002c90:	f2 08 19 00 	cp.h	r8,r9
80002c94:	e0 88 00 09 	brls	80002ca6 <usart_init_rs232+0xa6>
  {
    // Set two stop bits
    usart->mr |= AVR32_USART_MR_NBSTOP_2 << AVR32_USART_MR_NBSTOP_OFFSET;
80002c98:	6c 18       	ld.w	r8,r6[0x4]
80002c9a:	ad b8       	sbr	r8,0xd
80002c9c:	8d 18       	st.w	r6[0x4],r8
    // and a timeguard period gives the rest.
    usart->ttgr = opt->stopbits - USART_2_STOPBITS;
80002c9e:	8e b8       	ld.uh	r8,r7[0x6]
80002ca0:	20 28       	sub	r8,2
80002ca2:	8d a8       	st.w	r6[0x28],r8
80002ca4:	c0 68       	rjmp	80002cb0 <usart_init_rs232+0xb0>
  }
  else
    // Insert 1, 1.5 or 2 stop bits.
    usart->mr |= opt->stopbits << AVR32_USART_MR_NBSTOP_OFFSET;
80002ca6:	6c 19       	ld.w	r9,r6[0x4]
80002ca8:	5c 78       	castu.h	r8
80002caa:	f3 e8 10 c8 	or	r8,r9,r8<<0xc
80002cae:	8d 18       	st.w	r6[0x4],r8

  // Set normal mode.
  usart->mr = (usart->mr & ~AVR32_USART_MR_MODE_MASK) |
80002cb0:	6c 18       	ld.w	r8,r6[0x4]
80002cb2:	e0 18 ff f0 	andl	r8,0xfff0
80002cb6:	8d 18       	st.w	r6[0x4],r8
              AVR32_USART_MR_MODE_NORMAL << AVR32_USART_MR_MODE_OFFSET;

  // Setup complete; enable communication.
  // Enable input and output.
  usart->cr = AVR32_USART_CR_RXEN_MASK |
80002cb8:	35 08       	mov	r8,80
80002cba:	8d 08       	st.w	r6[0x0],r8
80002cbc:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
              AVR32_USART_CR_TXEN_MASK;

  return USART_SUCCESS;
80002cc0:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
80002cc4:	80 00       	ld.sh	r0,r0[0x0]
80002cc6:	2b d4       	sub	r4,-67
80002cc8:	80 00       	ld.sh	r0,r0[0x0]
80002cca:	2a f0       	sub	r0,-81

80002ccc <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
80002ccc:	e0 6d 40 00 	mov	sp,16384

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
80002cd0:	fe c0 f2 d0 	sub	r0,pc,-3376

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
80002cd4:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
80002cd8:	d5 53       	csrf	0x15
  cp      r0, r1
80002cda:	30 80       	mov	r0,8
  brhs    idata_load_loop_end
80002cdc:	33 01       	mov	r1,48
  lda.w   r2, _data_lma
80002cde:	02 30       	cp.w	r0,r1
idata_load_loop:
  ld.d    r4, r2++
80002ce0:	c0 72       	brcc	80002cee <idata_load_loop_end>
  st.d    r0++, r4
80002ce2:	fe c2 ee da 	sub	r2,pc,-4390

80002ce6 <idata_load_loop>:
  cp      r0, r1
  brlo    idata_load_loop
80002ce6:	a5 05       	ld.d	r4,r2++
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
80002ce8:	a1 24       	st.d	r0++,r4
  lda.w   r1, _end
80002cea:	02 30       	cp.w	r0,r1
  cp      r0, r1
80002cec:	cf d3       	brcs	80002ce6 <idata_load_loop>

80002cee <idata_load_loop_end>:
  brhs    udata_clear_loop_end
80002cee:	33 00       	mov	r0,48
  mov     r2, 0
80002cf0:	e0 61 02 10 	mov	r1,528
  mov     r3, 0
udata_clear_loop:
  st.d    r0++, r2
80002cf4:	02 30       	cp.w	r0,r1
  cp      r0, r1
80002cf6:	c0 62       	brcc	80002d02 <udata_clear_loop_end>
  brlo    udata_clear_loop
80002cf8:	30 02       	mov	r2,0
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
80002cfa:	30 03       	mov	r3,0

80002cfc <udata_clear_loop>:
80002cfc:	a1 22       	st.d	r0++,r2
80002cfe:	02 30       	cp.w	r0,r1
80002d00:	cf e3       	brcs	80002cfc <udata_clear_loop>

80002d02 <udata_clear_loop_end>:
80002d02:	fe cf f6 86 	sub	pc,pc,-2426
80002d06:	d7 03       	nop

80002d08 <switch_pll_on>:

	return TRX_SUCCESS;
}

static void switch_pll_on(void)
{
80002d08:	eb cd 40 e0 	pushm	r5-r7,lr
	trx_irq_reason_t irq_status;
	uint8_t poll_counter = 0;

	/* Check if trx is in TRX_OFF; only from PLL_ON the following procedure is applicable */
	if (pal_trx_bit_read(SR_TRX_STATUS) != TRX_OFF) {
80002d0c:	30 0a       	mov	r10,0
80002d0e:	31 fb       	mov	r11,31
80002d10:	30 1c       	mov	r12,1
80002d12:	f0 1f 00 19 	mcall	80002d74 <switch_pll_on+0x6c>
80002d16:	30 88       	mov	r8,8
80002d18:	f0 0c 18 00 	cp.b	r12,r8
80002d1c:	c2 a1       	brne	80002d70 <switch_pll_on+0x68>
		Assert("Switch PLL_ON failed, because trx is not in TRX_OFF" ==
				0);
		return;
	}

	pal_trx_reg_read(RG_IRQ_STATUS);	/* clear PLL lock bit */
80002d1e:	30 fc       	mov	r12,15
80002d20:	f0 1f 00 16 	mcall	80002d78 <switch_pll_on+0x70>

	/* Switch PLL on */
	pal_trx_reg_write(RG_TRX_STATE, CMD_PLL_ON);
80002d24:	30 9b       	mov	r11,9
80002d26:	30 2c       	mov	r12,2
80002d28:	f0 1f 00 15 	mcall	80002d7c <switch_pll_on+0x74>
80002d2c:	30 07       	mov	r7,0

	/* Check if PLL has been locked. */
	do {
		irq_status = (trx_irq_reason_t) pal_trx_reg_read(RG_IRQ_STATUS);
80002d2e:	30 f5       	mov	r5,15

		/* Wait a time interval of typical value for state change. */
		DELAY_US(TRX_OFF_TO_PLL_ON_TIME_US);

		poll_counter++;
	} while (poll_counter < PLL_LOCK_ATTEMPTS);
80002d30:	30 36       	mov	r6,3
	/* Switch PLL on */
	pal_trx_reg_write(RG_TRX_STATE, CMD_PLL_ON);

	/* Check if PLL has been locked. */
	do {
		irq_status = (trx_irq_reason_t) pal_trx_reg_read(RG_IRQ_STATUS);
80002d32:	0a 9c       	mov	r12,r5
80002d34:	f0 1f 00 11 	mcall	80002d78 <switch_pll_on+0x70>

		if (irq_status & TRX_IRQ_PLL_LOCK) {
80002d38:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
80002d3c:	c1 a1       	brne	80002d70 <switch_pll_on+0x68>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002d3e:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002d42:	f0 ca ff e9 	sub	r10,r8,-23
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002d46:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002d4a:	14 38       	cp.w	r8,r10
80002d4c:	e0 88 00 08 	brls	80002d5c <switch_pll_on+0x54>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002d50:	12 38       	cp.w	r8,r9
80002d52:	fe 98 ff fa 	brls	80002d46 <switch_pll_on+0x3e>
80002d56:	12 3a       	cp.w	r10,r9
80002d58:	c0 73       	brcs	80002d66 <switch_pll_on+0x5e>
80002d5a:	cf 6b       	rjmp	80002d46 <switch_pll_on+0x3e>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002d5c:	12 38       	cp.w	r8,r9
80002d5e:	e0 8b 00 04 	brhi	80002d66 <switch_pll_on+0x5e>
80002d62:	12 3a       	cp.w	r10,r9
80002d64:	cf 12       	brcc	80002d46 <switch_pll_on+0x3e>
		}

		/* Wait a time interval of typical value for state change. */
		DELAY_US(TRX_OFF_TO_PLL_ON_TIME_US);

		poll_counter++;
80002d66:	2f f7       	sub	r7,-1
80002d68:	5c 57       	castu.b	r7
	} while (poll_counter < PLL_LOCK_ATTEMPTS);
80002d6a:	ec 07 18 00 	cp.b	r7,r6
80002d6e:	ce 21       	brne	80002d32 <switch_pll_on+0x2a>
80002d70:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80002d74:	80 00       	ld.sh	r0,r0[0x0]
80002d76:	30 90       	mov	r0,9
80002d78:	80 00       	ld.sh	r0,r0[0x0]
80002d7a:	30 1c       	mov	r12,1
80002d7c:	80 00       	ld.sh	r0,r0[0x0]
80002d7e:	2f b0       	sub	r0,-5

80002d80 <set_trx_state>:
	/* The TRX_END interrupt of the transceiver is enabled. */
	pal_trx_reg_write(RG_IRQ_MASK, TRX_IRQ_DEFAULT);
}

static tal_trx_status_t set_trx_state(trx_cmd_t trx_cmd)
{
80002d80:	eb cd 40 f8 	pushm	r3-r7,lr
80002d84:	18 97       	mov	r7,r12
	tal_trx_status = (tal_trx_status_t) pal_trx_bit_read(SR_TRX_STATUS);
80002d86:	30 0a       	mov	r10,0
80002d88:	31 fb       	mov	r11,31
80002d8a:	30 1c       	mov	r12,1
80002d8c:	f0 1f 00 4e 	mcall	80002ec4 <set_trx_state+0x144>
80002d90:	4c e8       	lddpc	r8,80002ec8 <set_trx_state+0x148>
80002d92:	b0 8c       	st.b	r8[0x0],r12
	/*
	 * State transition is handled among FORCE_TRX_OFF, RX_ON and PLL_ON.
	 * These are the essential states required for a basic transmission
	 * and reception.
	 */
	switch (trx_cmd) {	/* requested state */
80002d94:	30 68       	mov	r8,6
80002d96:	f0 07 18 00 	cp.b	r7,r8
80002d9a:	c4 a0       	breq	80002e2e <set_trx_state+0xae>
80002d9c:	30 98       	mov	r8,9
80002d9e:	f0 07 18 00 	cp.b	r7,r8
80002da2:	c2 20       	breq	80002de6 <set_trx_state+0x66>
80002da4:	30 38       	mov	r8,3
80002da6:	f0 07 18 00 	cp.b	r7,r8
80002daa:	c7 d1       	brne	80002ea4 <set_trx_state+0x124>
	case CMD_FORCE_TRX_OFF:
		/* Handling FORCE_TRX_OFF state */
		switch (tal_trx_status) {
80002dac:	30 88       	mov	r8,8
80002dae:	f0 0c 18 00 	cp.b	r12,r8
80002db2:	c7 90       	breq	80002ea4 <set_trx_state+0x124>
		case TRX_OFF:
			/* Do nothing - maintain the previous state */
			break;

		default:
			pal_trx_reg_write(RG_TRX_STATE, CMD_FORCE_TRX_OFF);
80002db4:	30 3b       	mov	r11,3
80002db6:	30 2c       	mov	r12,2
80002db8:	f0 1f 00 45 	mcall	80002ecc <set_trx_state+0x14c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002dbc:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002dc0:	f0 ca ff ff 	sub	r10,r8,-1
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002dc4:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002dc8:	14 38       	cp.w	r8,r10
80002dca:	e0 88 00 08 	brls	80002dda <set_trx_state+0x5a>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002dce:	12 38       	cp.w	r8,r9
80002dd0:	fe 98 ff fa 	brls	80002dc4 <set_trx_state+0x44>
80002dd4:	12 3a       	cp.w	r10,r9
80002dd6:	c6 73       	brcs	80002ea4 <set_trx_state+0x124>
80002dd8:	cf 6b       	rjmp	80002dc4 <set_trx_state+0x44>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002dda:	12 38       	cp.w	r8,r9
80002ddc:	e0 8b 00 64 	brhi	80002ea4 <set_trx_state+0x124>
80002de0:	12 3a       	cp.w	r10,r9
80002de2:	c6 13       	brcs	80002ea4 <set_trx_state+0x124>
80002de4:	cf 0b       	rjmp	80002dc4 <set_trx_state+0x44>
		}
		break;

	case CMD_PLL_ON:
		/* Handling PLL_ON state */
		switch (tal_trx_status) {
80002de6:	30 68       	mov	r8,6
80002de8:	f0 0c 18 00 	cp.b	r12,r8
80002dec:	c0 80       	breq	80002dfc <set_trx_state+0x7c>
80002dee:	30 88       	mov	r8,8
80002df0:	f0 0c 18 00 	cp.b	r12,r8
80002df4:	c5 81       	brne	80002ea4 <set_trx_state+0x124>
		case PLL_ON:
			/* Do nothing - maintain the previous state */
			break;

		case TRX_OFF:
			switch_pll_on();
80002df6:	f0 1f 00 37 	mcall	80002ed0 <set_trx_state+0x150>
			break;
80002dfa:	c5 58       	rjmp	80002ea4 <set_trx_state+0x124>

		case RX_ON:
			pal_trx_reg_write(RG_TRX_STATE, CMD_PLL_ON);
80002dfc:	30 9b       	mov	r11,9
80002dfe:	30 2c       	mov	r12,2
80002e00:	f0 1f 00 33 	mcall	80002ecc <set_trx_state+0x14c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002e04:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002e08:	f0 ca ff ff 	sub	r10,r8,-1
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002e0c:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002e10:	14 38       	cp.w	r8,r10
80002e12:	e0 88 00 08 	brls	80002e22 <set_trx_state+0xa2>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002e16:	12 38       	cp.w	r8,r9
80002e18:	fe 98 ff fa 	brls	80002e0c <set_trx_state+0x8c>
80002e1c:	12 3a       	cp.w	r10,r9
80002e1e:	c4 33       	brcs	80002ea4 <set_trx_state+0x124>
80002e20:	cf 6b       	rjmp	80002e0c <set_trx_state+0x8c>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002e22:	12 38       	cp.w	r8,r9
80002e24:	e0 8b 00 40 	brhi	80002ea4 <set_trx_state+0x124>
80002e28:	12 3a       	cp.w	r10,r9
80002e2a:	c3 d3       	brcs	80002ea4 <set_trx_state+0x124>
80002e2c:	cf 0b       	rjmp	80002e0c <set_trx_state+0x8c>
		}
		break;

	case CMD_RX_ON:
		/* Handling the RX_ON state */
		switch (tal_trx_status) {
80002e2e:	30 88       	mov	r8,8
80002e30:	f0 0c 18 00 	cp.b	r12,r8
80002e34:	c1 e0       	breq	80002e70 <set_trx_state+0xf0>
80002e36:	30 98       	mov	r8,9
80002e38:	f0 0c 18 00 	cp.b	r12,r8
80002e3c:	c3 41       	brne	80002ea4 <set_trx_state+0x124>
		case RX_ON:
			/* Do nothing - maintain the previous state */
			break;

		case PLL_ON:
			pal_trx_reg_write(RG_TRX_STATE, CMD_RX_ON);
80002e3e:	30 6b       	mov	r11,6
80002e40:	30 2c       	mov	r12,2
80002e42:	f0 1f 00 23 	mcall	80002ecc <set_trx_state+0x14c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002e46:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002e4a:	f0 ca ff ff 	sub	r10,r8,-1
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002e4e:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002e52:	14 38       	cp.w	r8,r10
80002e54:	e0 88 00 08 	brls	80002e64 <set_trx_state+0xe4>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002e58:	12 38       	cp.w	r8,r9
80002e5a:	fe 98 ff fa 	brls	80002e4e <set_trx_state+0xce>
80002e5e:	12 3a       	cp.w	r10,r9
80002e60:	c2 23       	brcs	80002ea4 <set_trx_state+0x124>
80002e62:	cf 6b       	rjmp	80002e4e <set_trx_state+0xce>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002e64:	12 38       	cp.w	r8,r9
80002e66:	e0 8b 00 1f 	brhi	80002ea4 <set_trx_state+0x124>
80002e6a:	12 3a       	cp.w	r10,r9
80002e6c:	c1 c3       	brcs	80002ea4 <set_trx_state+0x124>
80002e6e:	cf 0b       	rjmp	80002e4e <set_trx_state+0xce>
			PAL_WAIT_1_US();
			break;

		case TRX_OFF:
			switch_pll_on();
80002e70:	f0 1f 00 18 	mcall	80002ed0 <set_trx_state+0x150>
			pal_trx_reg_write(RG_TRX_STATE, CMD_RX_ON);
80002e74:	30 6b       	mov	r11,6
80002e76:	30 2c       	mov	r12,2
80002e78:	f0 1f 00 15 	mcall	80002ecc <set_trx_state+0x14c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002e7c:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002e80:	f0 ca ff ff 	sub	r10,r8,-1
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002e84:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002e88:	14 38       	cp.w	r8,r10
80002e8a:	e0 88 00 08 	brls	80002e9a <set_trx_state+0x11a>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002e8e:	12 38       	cp.w	r8,r9
80002e90:	fe 98 ff fa 	brls	80002e84 <set_trx_state+0x104>
80002e94:	12 3a       	cp.w	r10,r9
80002e96:	c0 73       	brcs	80002ea4 <set_trx_state+0x124>
80002e98:	cf 6b       	rjmp	80002e84 <set_trx_state+0x104>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002e9a:	12 38       	cp.w	r8,r9
80002e9c:	e0 8b 00 04 	brhi	80002ea4 <set_trx_state+0x124>
80002ea0:	12 3a       	cp.w	r10,r9
80002ea2:	cf 12       	brcc	80002e84 <set_trx_state+0x104>
		break;
	}

	/* Hold till the state transition is complete */
	do {
		tal_trx_status = (tal_trx_status_t)
80002ea4:	30 06       	mov	r6,0
80002ea6:	31 f5       	mov	r5,31
80002ea8:	30 14       	mov	r4,1
80002eaa:	48 83       	lddpc	r3,80002ec8 <set_trx_state+0x148>
				pal_trx_bit_read(SR_TRX_STATUS);
	} while (tal_trx_status == STATE_TRANSITION_IN_PROGRESS);
80002eac:	31 f7       	mov	r7,31
		break;
	}

	/* Hold till the state transition is complete */
	do {
		tal_trx_status = (tal_trx_status_t)
80002eae:	0c 9a       	mov	r10,r6
80002eb0:	0a 9b       	mov	r11,r5
80002eb2:	08 9c       	mov	r12,r4
80002eb4:	f0 1f 00 04 	mcall	80002ec4 <set_trx_state+0x144>
80002eb8:	a6 8c       	st.b	r3[0x0],r12
				pal_trx_bit_read(SR_TRX_STATUS);
	} while (tal_trx_status == STATE_TRANSITION_IN_PROGRESS);
80002eba:	ee 0c 18 00 	cp.b	r12,r7
80002ebe:	cf 80       	breq	80002eae <set_trx_state+0x12e>

	return tal_trx_status;
}
80002ec0:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
80002ec4:	80 00       	ld.sh	r0,r0[0x0]
80002ec6:	30 90       	mov	r0,9
80002ec8:	00 00       	add	r0,r0
80002eca:	01 35       	ld.ub	r5,r0++
80002ecc:	80 00       	ld.sh	r0,r0[0x0]
80002ece:	2f b0       	sub	r0,-5
80002ed0:	80 00       	ld.sh	r0,r0[0x0]
80002ed2:	2d 08       	sub	r8,-48

80002ed4 <tx_frame_config>:
	 */
	set_trx_state(CMD_RX_ON);
}

void tx_frame_config(void)
{
80002ed4:	eb cd 40 c0 	pushm	r6-r7,lr
	tal_trx_status_t trx_status;

	/* Set trx to PLL_ON state to initiate transmission procedure */
	do {
		trx_status = set_trx_state(CMD_PLL_ON);
80002ed8:	30 96       	mov	r6,9
	} while (trx_status != PLL_ON);
80002eda:	30 97       	mov	r7,9
{
	tal_trx_status_t trx_status;

	/* Set trx to PLL_ON state to initiate transmission procedure */
	do {
		trx_status = set_trx_state(CMD_PLL_ON);
80002edc:	0c 9c       	mov	r12,r6
80002ede:	f0 1f 00 0a 	mcall	80002f04 <tx_frame_config+0x30>
	} while (trx_status != PLL_ON);
80002ee2:	ee 0c 18 00 	cp.b	r12,r7
80002ee6:	cf b1       	brne	80002edc <tx_frame_config+0x8>

	tal_state = TAL_TX_AUTO;
80002ee8:	30 19       	mov	r9,1
80002eea:	48 88       	lddpc	r8,80002f08 <tx_frame_config+0x34>
80002eec:	b0 89       	st.b	r8[0x0],r9

	/* Toggle the SLP_TR pin triggering transmission. */
	SLP_TR_HIGH();
80002eee:	31 3c       	mov	r12,19
80002ef0:	f0 1f 00 07 	mcall	80002f0c <tx_frame_config+0x38>
	WAIT_65_NS();
80002ef4:	d7 03       	nop
80002ef6:	d7 03       	nop
	SLP_TR_LOW();
80002ef8:	31 3c       	mov	r12,19
80002efa:	f0 1f 00 06 	mcall	80002f10 <tx_frame_config+0x3c>
}
80002efe:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002f02:	00 00       	add	r0,r0
80002f04:	80 00       	ld.sh	r0,r0[0x0]
80002f06:	2d 80       	sub	r0,-40
80002f08:	00 00       	add	r0,r0
80002f0a:	01 34       	ld.ub	r4,r0++
80002f0c:	80 00       	ld.sh	r0,r0[0x0]
80002f0e:	25 64       	sub	r4,86
80002f10:	80 00       	ld.sh	r0,r0[0x0]
80002f12:	25 7a       	sub	r10,87

80002f14 <pal_trx_frame_write>:
	/*Restoring the interrupt status which was stored & enabling the global interrupt */
	LEAVE_CRITICAL_REGION();
}

void pal_trx_frame_write(uint8_t * data, uint8_t length)
{
80002f14:	eb cd 40 78 	pushm	r3-r6,lr
80002f18:	20 1d       	sub	sp,4
80002f1a:	18 94       	mov	r4,r12
80002f1c:	16 95       	mov	r5,r11
	uint8_t temp;
	/*Saving the current interrupt status & disabling the global interrupt */
	ENTER_CRITICAL_REGION();
80002f1e:	e1 b3 00 00 	mfsr	r3,0x0
80002f22:	d3 03       	ssrf	0x10
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
80002f24:	49 16       	lddpc	r6,80002f68 <pal_trx_frame_write+0x54>
80002f26:	0d 8b       	ld.ub	r11,r6[0x0]
80002f28:	fe 7c 40 00 	mov	r12,-49152
80002f2c:	f0 1f 00 10 	mcall	80002f6c <pal_trx_frame_write+0x58>

	/* Start SPI transaction by pulling SEL low */
	spi_select_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);

	temp = TRX_CMD_FW;
80002f30:	fa cb ff fc 	sub	r11,sp,-4
80002f34:	36 08       	mov	r8,96
80002f36:	16 f8       	st.b	--r11,r8

	/* Send the command byte */
	spi_write_packet(AT86RFX_SPI, &temp, 1);
80002f38:	30 1a       	mov	r10,1
80002f3a:	fe 7c 40 00 	mov	r12,-49152
80002f3e:	f0 1f 00 0d 	mcall	80002f70 <pal_trx_frame_write+0x5c>

	spi_write_packet(AT86RFX_SPI, data, length);
80002f42:	0a 9a       	mov	r10,r5
80002f44:	08 9b       	mov	r11,r4
80002f46:	fe 7c 40 00 	mov	r12,-49152
80002f4a:	f0 1f 00 0a 	mcall	80002f70 <pal_trx_frame_write+0x5c>
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
80002f4e:	0d 8b       	ld.ub	r11,r6[0x0]
80002f50:	fe 7c 40 00 	mov	r12,-49152
80002f54:	f0 1f 00 08 	mcall	80002f74 <pal_trx_frame_write+0x60>

	/* Stop the SPI transaction by setting SEL high */
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);

	/*Restoring the interrupt status which was stored & enabling the global interrupt */
	LEAVE_CRITICAL_REGION();
80002f58:	e6 13 00 01 	andh	r3,0x1,COH
80002f5c:	c0 21       	brne	80002f60 <pal_trx_frame_write+0x4c>
80002f5e:	d5 03       	csrf	0x10
}
80002f60:	2f fd       	sub	sp,-4
80002f62:	e3 cd 80 78 	ldm	sp++,r3-r6,pc
80002f66:	00 00       	add	r0,r0
80002f68:	00 00       	add	r0,r0
80002f6a:	00 08       	add	r8,r0
80002f6c:	80 00       	ld.sh	r0,r0[0x0]
80002f6e:	27 b0       	sub	r0,123
80002f70:	80 00       	ld.sh	r0,r0[0x0]
80002f72:	31 4e       	mov	lr,20
80002f74:	80 00       	ld.sh	r0,r0[0x0]
80002f76:	27 fc       	sub	r12,127

80002f78 <at86rfx_tx_frame>:
	gpio_configure_pin(TRX_RST, GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
	gpio_configure_pin(SLP_TR, GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
}

void at86rfx_tx_frame(uint8_t * frame_tx)
{
80002f78:	eb cd 40 80 	pushm	r7,lr
80002f7c:	18 97       	mov	r7,r12
	DISABLE_TRX_IRQ();
80002f7e:	31 4c       	mov	r12,20
80002f80:	f0 1f 00 08 	mcall	80002fa0 <at86rfx_tx_frame+0x28>

	tx_frame_config();
80002f84:	f0 1f 00 08 	mcall	80002fa4 <at86rfx_tx_frame+0x2c>
	 * is
	 * 1 octet frame length octet
	 * + n octets frame (i.e. value of frame_tx[0])
	 * - 2 octets FCS. Shall be added automatically
	 */
	pal_trx_frame_write(frame_tx, frame_tx[0] - LENGTH_FIELD_LEN);
80002f88:	0f 8b       	ld.ub	r11,r7[0x0]
80002f8a:	20 1b       	sub	r11,1
80002f8c:	5c 5b       	castu.b	r11
80002f8e:	0e 9c       	mov	r12,r7
80002f90:	f0 1f 00 06 	mcall	80002fa8 <at86rfx_tx_frame+0x30>
	
	ENABLE_TRX_IRQ();
80002f94:	30 1b       	mov	r11,1
80002f96:	31 4c       	mov	r12,20
80002f98:	f0 1f 00 05 	mcall	80002fac <at86rfx_tx_frame+0x34>
}
80002f9c:	e3 cd 80 80 	ldm	sp++,r7,pc
80002fa0:	80 00       	ld.sh	r0,r0[0x0]
80002fa2:	26 1c       	sub	r12,97
80002fa4:	80 00       	ld.sh	r0,r0[0x0]
80002fa6:	2e d4       	sub	r4,-19
80002fa8:	80 00       	ld.sh	r0,r0[0x0]
80002faa:	2f 14       	sub	r4,-15
80002fac:	80 00       	ld.sh	r0,r0[0x0]
80002fae:	25 ec       	sub	r12,94

80002fb0 <pal_trx_reg_write>:

	return register_value;
}

void pal_trx_reg_write(uint8_t addr, uint8_t data)
{
80002fb0:	eb cd 40 c0 	pushm	r6-r7,lr
80002fb4:	20 2d       	sub	sp,8
80002fb6:	ba cc       	st.b	sp[0x4],r12
80002fb8:	ba 8b       	st.b	sp[0x0],r11
	/*Saving the current interrupt status & disabling the global interrupt */
	ENTER_CRITICAL_REGION();
80002fba:	e1 b6 00 00 	mfsr	r6,0x0
80002fbe:	d3 03       	ssrf	0x10

	/* Prepare the command byte */
	addr |= WRITE_ACCESS_COMMAND;
80002fc0:	1b c8       	ld.ub	r8,sp[0x4]
80002fc2:	ea 18 ff ff 	orh	r8,0xffff
80002fc6:	e8 18 ff c0 	orl	r8,0xffc0
80002fca:	ba c8       	st.b	sp[0x4],r8
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
80002fcc:	49 07       	lddpc	r7,8000300c <pal_trx_reg_write+0x5c>
80002fce:	0f 8b       	ld.ub	r11,r7[0x0]
80002fd0:	fe 7c 40 00 	mov	r12,-49152
80002fd4:	f0 1f 00 0f 	mcall	80003010 <pal_trx_reg_write+0x60>

	/* Start SPI transaction by pulling SEL low */
	spi_select_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);

	/* Send the Read command byte */
	spi_write_packet(AT86RFX_SPI, &addr, 1);
80002fd8:	30 1a       	mov	r10,1
80002fda:	fa cb ff fc 	sub	r11,sp,-4
80002fde:	fe 7c 40 00 	mov	r12,-49152
80002fe2:	f0 1f 00 0d 	mcall	80003014 <pal_trx_reg_write+0x64>

	/* Write the byte in the transceiver data register */
	spi_write_packet(AT86RFX_SPI, &data, 1);
80002fe6:	30 1a       	mov	r10,1
80002fe8:	1a 9b       	mov	r11,sp
80002fea:	fe 7c 40 00 	mov	r12,-49152
80002fee:	f0 1f 00 0a 	mcall	80003014 <pal_trx_reg_write+0x64>
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
80002ff2:	0f 8b       	ld.ub	r11,r7[0x0]
80002ff4:	fe 7c 40 00 	mov	r12,-49152
80002ff8:	f0 1f 00 08 	mcall	80003018 <pal_trx_reg_write+0x68>

	/* Stop the SPI transaction by setting SEL high */
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);

	/*Restoring the interrupt status which was stored & enabling the global interrupt */
	LEAVE_CRITICAL_REGION();
80002ffc:	e6 16 00 01 	andh	r6,0x1,COH
80003000:	c0 21       	brne	80003004 <pal_trx_reg_write+0x54>
80003002:	d5 03       	csrf	0x10
}
80003004:	2f ed       	sub	sp,-8
80003006:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000300a:	00 00       	add	r0,r0
8000300c:	00 00       	add	r0,r0
8000300e:	00 08       	add	r8,r0
80003010:	80 00       	ld.sh	r0,r0[0x0]
80003012:	27 b0       	sub	r0,123
80003014:	80 00       	ld.sh	r0,r0[0x0]
80003016:	31 4e       	mov	lr,20
80003018:	80 00       	ld.sh	r0,r0[0x0]
8000301a:	27 fc       	sub	r12,127

8000301c <pal_trx_reg_read>:
	/*Calling the interrupt routines */
	trx_irq_handler_cb();
}

uint8_t pal_trx_reg_read(uint8_t addr)
{
8000301c:	eb cd 40 c0 	pushm	r6-r7,lr
80003020:	20 2d       	sub	sp,8
80003022:	ba 8c       	st.b	sp[0x0],r12
	uint8_t register_value = 0;
80003024:	30 08       	mov	r8,0
80003026:	ba f8       	st.b	sp[0x7],r8

	/*Saving the current interrupt status & disabling the global interrupt */
	ENTER_CRITICAL_REGION();
80003028:	e1 b6 00 00 	mfsr	r6,0x0
8000302c:	d3 03       	ssrf	0x10

	/* Prepare the command byte */
	addr |= READ_ACCESS_COMMAND;
8000302e:	1b 88       	ld.ub	r8,sp[0x0]
80003030:	ea 18 ff ff 	orh	r8,0xffff
80003034:	e8 18 ff 80 	orl	r8,0xff80
80003038:	ba 88       	st.b	sp[0x0],r8
 *
 */
static inline void spi_select_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_selectChip(spi,device->id);
8000303a:	49 17       	lddpc	r7,8000307c <pal_trx_reg_read+0x60>
8000303c:	0f 8b       	ld.ub	r11,r7[0x0]
8000303e:	fe 7c 40 00 	mov	r12,-49152
80003042:	f0 1f 00 10 	mcall	80003080 <pal_trx_reg_read+0x64>

	/* Start SPI transaction by pulling SEL low */
	spi_select_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);

	/* Send the Read command byte */
	spi_write_packet(AT86RFX_SPI, &addr, 1);
80003046:	30 1a       	mov	r10,1
80003048:	1a 9b       	mov	r11,sp
8000304a:	fe 7c 40 00 	mov	r12,-49152
8000304e:	f0 1f 00 0e 	mcall	80003084 <pal_trx_reg_read+0x68>

	/* Do dummy read for initiating SPI read */
	spi_read_packet(AT86RFX_SPI, &register_value, 1);
80003052:	30 1a       	mov	r10,1
80003054:	fa cb ff f9 	sub	r11,sp,-7
80003058:	fe 7c 40 00 	mov	r12,-49152
8000305c:	f0 1f 00 0b 	mcall	80003088 <pal_trx_reg_read+0x6c>
 * \pre SPI device must be selected with spi_select_device() first
 */
static inline void spi_deselect_device(volatile avr32_spi_t *spi,
		struct spi_device *device)
{
	spi_unselectChip(spi,device->id);
80003060:	0f 8b       	ld.ub	r11,r7[0x0]
80003062:	fe 7c 40 00 	mov	r12,-49152
80003066:	f0 1f 00 0a 	mcall	8000308c <pal_trx_reg_read+0x70>

	/* Stop the SPI transaction by setting SEL high */
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);

	/*Restoring the interrupt status which was stored & enabling the global interrupt */
	LEAVE_CRITICAL_REGION();
8000306a:	e6 16 00 01 	andh	r6,0x1,COH
8000306e:	c0 21       	brne	80003072 <pal_trx_reg_read+0x56>
80003070:	d5 03       	csrf	0x10

	return register_value;
}
80003072:	1b fc       	ld.ub	r12,sp[0x7]
80003074:	2f ed       	sub	sp,-8
80003076:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000307a:	00 00       	add	r0,r0
8000307c:	00 00       	add	r0,r0
8000307e:	00 08       	add	r8,r0
80003080:	80 00       	ld.sh	r0,r0[0x0]
80003082:	27 b0       	sub	r0,123
80003084:	80 00       	ld.sh	r0,r0[0x0]
80003086:	31 4e       	mov	lr,20
80003088:	80 00       	ld.sh	r0,r0[0x0]
8000308a:	30 fe       	mov	lr,15
8000308c:	80 00       	ld.sh	r0,r0[0x0]
8000308e:	27 fc       	sub	r12,127

80003090 <pal_trx_bit_read>:
	/*Restoring the interrupt status which was stored & enabling the global interrupt */
	LEAVE_CRITICAL_REGION();
}

uint8_t pal_trx_bit_read(uint8_t addr, uint8_t mask, uint8_t pos)
{
80003090:	eb cd 40 c0 	pushm	r6-r7,lr
80003094:	16 96       	mov	r6,r11
80003096:	14 97       	mov	r7,r10
	uint8_t ret;
	ret = pal_trx_reg_read(addr);
80003098:	f0 1f 00 06 	mcall	800030b0 <pal_trx_bit_read+0x20>
	ret &= mask;
	ret >>= pos;
8000309c:	f9 e6 00 06 	and	r6,r12,r6
800030a0:	5c 56       	castu.b	r6
800030a2:	ec 07 08 46 	asr	r6,r6,r7
800030a6:	0c 97       	mov	r7,r6
	return ret;
}
800030a8:	f9 d6 c0 08 	bfextu	r12,r6,0x0,0x8
800030ac:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800030b0:	80 00       	ld.sh	r0,r0[0x0]
800030b2:	30 1c       	mov	r12,1

800030b4 <sysclk_init>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800030b4:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
800030b8:	d3 03       	ssrf	0x10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800030ba:	e6 18 00 01 	andh	r8,0x1,COH
800030be:	c0 21       	brne	800030c2 <sysclk_init+0xe>
      cpu_irq_enable();
800030c0:	d5 03       	csrf	0x10

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = true;
#endif
}
800030c2:	5e fc       	retal	r12

800030c4 <sysclk_priv_enable_module>:
 * \param bus_id Bus index, given by the \c AVR32_PM_CLK_GRP_xxx definitions.
 * \param module_index Index of the module to be enabled. This is the
 * bit number in the corresponding xxxMASK register.
 */
void sysclk_priv_enable_module(unsigned int bus_id, unsigned int module_index)
{
800030c4:	d4 01       	pushm	lr

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800030c6:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
800030ca:	d3 03       	ssrf	0x10
	uint32_t   mask;

	flags = cpu_irq_save();

	/* Enable the clock */
	mask = *(&AVR32_PM.cpumask + bus_id);
800030cc:	a3 6c       	lsl	r12,0x2
800030ce:	fe 7a 14 20 	mov	r10,-60384
800030d2:	f8 0a 00 08 	add	r8,r12,r10
800030d6:	70 0a       	ld.w	r10,r8[0x0]
	mask |= 1U << module_index;
800030d8:	30 1e       	mov	lr,1
800030da:	fc 0b 09 4b 	lsl	r11,lr,r11
800030de:	14 4b       	or	r11,r10
	AVR32_PM.unlock = 0xaa000020 + (4 * bus_id);
800030e0:	32 0a       	mov	r10,32
800030e2:	ea 1a aa 00 	orh	r10,0xaa00
800030e6:	14 0c       	add	r12,r10
800030e8:	fe 7a 14 00 	mov	r10,-60416
800030ec:	f5 4c 00 58 	st.w	r10[88],r12
	*(&AVR32_PM.cpumask + bus_id) = mask;
800030f0:	91 0b       	st.w	r8[0x0],r11
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800030f2:	12 98       	mov	r8,r9
800030f4:	e6 18 00 01 	andh	r8,0x1,COH
800030f8:	c0 21       	brne	800030fc <sysclk_priv_enable_module+0x38>
      cpu_irq_enable();
800030fa:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
800030fc:	d8 02       	popm	pc

800030fe <spi_read_packet>:
#endif
}

status_code_t spi_read_packet(volatile avr32_spi_t *spi,
		uint8_t *data, size_t len)
{
800030fe:	eb cd 40 80 	pushm	r7,lr
	unsigned int timeout = SPI_TIMEOUT;
	uint8_t val;
	size_t i=0;
	while(len) {
80003102:	58 0a       	cp.w	r10,0
80003104:	c0 61       	brne	80003110 <spi_read_packet+0x12>
80003106:	c2 28       	rjmp	8000314a <spi_read_packet+0x4c>
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
			if (!timeout--) {
80003108:	58 08       	cp.w	r8,0
8000310a:	c1 d0       	breq	80003144 <spi_read_packet+0x46>
8000310c:	20 18       	sub	r8,1
8000310e:	c0 68       	rjmp	8000311a <spi_read_packet+0x1c>
80003110:	e0 6e 3a 98 	mov	lr,15000
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(volatile avr32_spi_t *spi, uint16_t data)
{
	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
80003114:	e0 67 00 ff 	mov	r7,255
80003118:	1c 98       	mov	r8,lr
 *   \retval 1  All transmissions complete.
 *   \retval 0  Transmissions not complete.
 */
static inline bool spi_is_tx_ready(volatile avr32_spi_t *spi)
{
	return (spi->sr & AVR32_SPI_SR_TDRE_MASK) != 0;
8000311a:	78 49       	ld.w	r9,r12[0x10]
	unsigned int timeout = SPI_TIMEOUT;
	uint8_t val;
	size_t i=0;
	while(len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
8000311c:	e2 19 00 02 	andl	r9,0x2,COH
80003120:	cf 40       	breq	80003108 <spi_read_packet+0xa>
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(volatile avr32_spi_t *spi, uint16_t data)
{
	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
80003122:	99 37       	st.w	r12[0xc],r7
80003124:	1c 98       	mov	r8,lr
				return ERR_TIMEOUT;
			}
		}
		spi_write_single(spi,CONFIG_SPI_MASTER_DUMMY);
		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(spi)) {
80003126:	c0 48       	rjmp	8000312e <spi_read_packet+0x30>
			if (!timeout--) {
80003128:	58 08       	cp.w	r8,0
8000312a:	c0 d0       	breq	80003144 <spi_read_packet+0x46>
8000312c:	20 18       	sub	r8,1
 *
 * \return \c 1 if the SPI Receiver is ready, otherwise \c 0.
 */
static inline bool spi_is_rx_ready(volatile avr32_spi_t *spi)
{
	return (spi->sr &
8000312e:	78 49       	ld.w	r9,r12[0x10]
				return ERR_TIMEOUT;
			}
		}
		spi_write_single(spi,CONFIG_SPI_MASTER_DUMMY);
		timeout = SPI_TIMEOUT;
		while (!spi_is_rx_ready(spi)) {
80003130:	e2 19 02 01 	andl	r9,0x201,COH
80003134:	e0 49 02 01 	cp.w	r9,513
80003138:	cf 81       	brne	80003128 <spi_read_packet+0x2a>
 * \return The data byte
 *
 */
static inline uint16_t spi_get(volatile avr32_spi_t *spi)
{
	return (spi->rdr >> AVR32_SPI_RDR_RD_OFFSET);
8000313a:	78 28       	ld.w	r8,r12[0x8]
			if (!timeout--) {
				return ERR_TIMEOUT;
			}
		}
		spi_read_single(spi,&val);
		data[i] = val;
8000313c:	16 c8       	st.b	r11++,r8
		i++;
		len--;
8000313e:	20 1a       	sub	r10,1
		uint8_t *data, size_t len)
{
	unsigned int timeout = SPI_TIMEOUT;
	uint8_t val;
	size_t i=0;
	while(len) {
80003140:	ce c1       	brne	80003118 <spi_read_packet+0x1a>
80003142:	c0 48       	rjmp	8000314a <spi_read_packet+0x4c>
80003144:	3f dc       	mov	r12,-3
80003146:	e3 cd 80 80 	ldm	sp++,r7,pc
8000314a:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0

8000314e <spi_write_packet>:
	return STATUS_OK;
}

status_code_t spi_write_packet(volatile avr32_spi_t *spi, const uint8_t *data,
		size_t len)
{
8000314e:	d4 01       	pushm	lr
	unsigned int timeout = SPI_TIMEOUT;
	size_t i=0;
	uint8_t val;
	while(len) {
80003150:	58 0a       	cp.w	r10,0
80003152:	c0 81       	brne	80003162 <spi_write_packet+0x14>
80003154:	c1 28       	rjmp	80003178 <spi_write_packet+0x2a>
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
			if (!timeout--) {
80003156:	58 08       	cp.w	r8,0
80003158:	c0 31       	brne	8000315e <spi_write_packet+0x10>
8000315a:	3f dc       	mov	r12,-3
8000315c:	d8 02       	popm	pc
8000315e:	20 18       	sub	r8,1
80003160:	c0 48       	rjmp	80003168 <spi_write_packet+0x1a>
80003162:	e0 6e 3a 98 	mov	lr,15000
80003166:	1c 98       	mov	r8,lr
 *   \retval 1  All transmissions complete.
 *   \retval 0  Transmissions not complete.
 */
static inline bool spi_is_tx_ready(volatile avr32_spi_t *spi)
{
	return (spi->sr & AVR32_SPI_SR_TDRE_MASK) != 0;
80003168:	78 49       	ld.w	r9,r12[0x10]
	unsigned int timeout = SPI_TIMEOUT;
	size_t i=0;
	uint8_t val;
	while(len) {
		timeout = SPI_TIMEOUT;
		while (!spi_is_tx_ready(spi)) {
8000316a:	e2 19 00 02 	andl	r9,0x2,COH
8000316e:	cf 40       	breq	80003156 <spi_write_packet+0x8>
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(volatile avr32_spi_t *spi, uint16_t data)
{
	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
80003170:	17 38       	ld.ub	r8,r11++
80003172:	99 38       	st.w	r12[0xc],r8
			}
		}
		val = data[i];
		spi_write_single(spi,val);
		i++;
		len--;
80003174:	20 1a       	sub	r10,1
		size_t len)
{
	unsigned int timeout = SPI_TIMEOUT;
	size_t i=0;
	uint8_t val;
	while(len) {
80003176:	cf 81       	brne	80003166 <spi_write_packet+0x18>
80003178:	d8 0a       	popm	pc,r12=0
8000317a:	d7 03       	nop

8000317c <getStateAT86RF212>:
//*******************************************************************************************************
	
	TRX_STATUS=pal_trx_reg_read(RG_TRX_STATUS);
}
uint8_t getStateAT86RF212(void)
{
8000317c:	d4 01       	pushm	lr
	return pal_trx_reg_read(TRX_STATUS) & 0x1F;
8000317e:	48 48       	lddpc	r8,8000318c <getStateAT86RF212+0x10>
80003180:	11 8c       	ld.ub	r12,r8[0x0]
80003182:	f0 1f 00 04 	mcall	80003190 <getStateAT86RF212+0x14>
}
80003186:	f9 dc c0 05 	bfextu	r12,r12,0x0,0x5
8000318a:	d8 02       	popm	pc
8000318c:	00 00       	add	r0,r0
8000318e:	01 3f       	ld.ub	pc,r0++
80003190:	80 00       	ld.sh	r0,r0[0x0]
80003192:	30 1c       	mov	r12,1

80003194 <iniciarAT86>:
	
	else
		sprintf(temps,"%s","X");
}
void iniciarAT86(void)
{
80003194:	d4 01       	pushm	lr
//			01=4mA (minima corriente) <~~~~~~~~~~~ CAMBIAR ~~~~~~~~~~~
// Bit 3   R/W- CLKM_SHA_SEL -> The register bit CLKM_SHA_SEL defines whether a new clock rate
//			1-> CLKM clock rate change appears after SLEEP cycle
// Bit 2:0 R/W CLKM_CTRL -> These register bits set the clock rate of pin 17 (CLKM)
//			1 -> 1 MHz <~~~~~~~~~~~ CAMBIAR ~~~~~~~~~~~ pag 121 tabla 7-30 poner a cero
	TRX_CTRL_0 = pal_trx_reg_read(RG_TRX_CTRL_0);// 25  0001 1001
80003196:	30 3c       	mov	r12,3
80003198:	f0 1f 00 0f 	mcall	800031d4 <iniciarAT86+0x40>
8000319c:	48 f8       	lddpc	r8,800031d8 <iniciarAT86+0x44>
8000319e:	b0 8c       	st.b	r8[0x0],r12
//			0 -> the PA linearity is decreased compared to the normal mode
// Bit 6:5  GC_PA  -> These register bits control the gain of the PA by changing its bias current.
//			11(3) -> 0dB
// Bit 4:0  TX_PWR -> These register bits control the transmitter output power
//			0000 -> ~~~~~~~~~~~~~~~~~VER~~~~~~~~~~~~~~~~~~~
	PHY_TX_PWR =pal_trx_reg_read(RG_PHY_TX_PWR);// 96 0110 0000
800031a0:	30 5c       	mov	r12,5
800031a2:	f0 1f 00 0d 	mcall	800031d4 <iniciarAT86+0x40>
800031a6:	48 e8       	lddpc	r8,800031dc <iniciarAT86+0x48>
800031a8:	b0 8c       	st.b	r8[0x0],r12
//				0->
// Bit 6:5 -R/W- CCA_MODE The CCA mode can be selected using register bits CCA_MODE.
//				01(1) -> Energy above threshold
// Bit 4:0 -R/W- CHANNEL -> Channel Assignment according to IEEE 802.15.4-2003/2006 
//				101(5) -> 914 Mhz
	PHY_CC_CCA = pal_trx_reg_read(RG_PHY_CC_CCA);//37  0010 0101
800031aa:	30 8c       	mov	r12,8
800031ac:	f0 1f 00 0a 	mcall	800031d4 <iniciarAT86+0x40>
800031b0:	48 c8       	lddpc	r8,800031e0 <iniciarAT86+0x4c>
800031b2:	b0 8c       	st.b	r8[0x0],r12
//			0-> If set to 0 (reset value), BPSK transmission and reception is applied
// Bit 2  SUB_MODE
//			1-> If set to 1 (reset value), the chip rate is 1000 kchip/s for BPSK_OQPSK = 1 and 600 kchip/s for BPSK_OQPSK = 0.
// Bit 1:0  OQPSK_DATA_RATE
//			00-> 250 O-QPSK Data Rate [kbit/s] && SUB_MODE ==1
	TRX_CTRL_2= pal_trx_reg_read(RG_TRX_CTRL_2);// 36 0010 0100
800031b4:	30 cc       	mov	r12,12
800031b6:	f0 1f 00 08 	mcall	800031d4 <iniciarAT86+0x40>
800031ba:	48 b8       	lddpc	r8,800031e4 <iniciarAT86+0x50>
800031bc:	b0 8c       	st.b	r8[0x0],r12
//
// IRQ_MASK PAG 26 ->The IRQ_MASK register is used to enable or disable individual interrupts
// Bit 3 - MASK_TRX_END -
//         0-> disable ~~~~~~~~~~~~~~CAMBIAR a 1 ~~~~~~~~~~~~ 
	IRQ_MASK=pal_trx_reg_read(RG_IRQ_MASK);// 0000 0000
800031be:	30 ec       	mov	r12,14
800031c0:	f0 1f 00 05 	mcall	800031d4 <iniciarAT86+0x40>
800031c4:	48 98       	lddpc	r8,800031e8 <iniciarAT86+0x54>
800031c6:	b0 8c       	st.b	r8[0x0],r12
//
	
//
//*******************************************************************************************************
	
	TRX_STATUS=pal_trx_reg_read(RG_TRX_STATUS);
800031c8:	30 1c       	mov	r12,1
800031ca:	f0 1f 00 03 	mcall	800031d4 <iniciarAT86+0x40>
800031ce:	48 88       	lddpc	r8,800031ec <iniciarAT86+0x58>
800031d0:	b0 8c       	st.b	r8[0x0],r12
}
800031d2:	d8 02       	popm	pc
800031d4:	80 00       	ld.sh	r0,r0[0x0]
800031d6:	30 1c       	mov	r12,1
800031d8:	00 00       	add	r0,r0
800031da:	01 36       	ld.ub	r6,r0++
800031dc:	00 00       	add	r0,r0
800031de:	01 3d       	ld.ub	sp,r0++
800031e0:	00 00       	add	r0,r0
800031e2:	01 3c       	ld.ub	r12,r0++
800031e4:	00 00       	add	r0,r0
800031e6:	01 3e       	ld.ub	lr,r0++
800031e8:	00 00       	add	r0,r0
800031ea:	01 41       	ld.w	r1,--r0
800031ec:	00 00       	add	r0,r0
800031ee:	01 3f       	ld.ub	pc,r0++

800031f0 <tc_irq>:
__interrupt
#endif

// Existe la variable timer_eneable que controla la ejecucion de los procesos dentro de la interrupcion
static void tc_irq(void)
{
800031f0:	d4 01       	pushm	lr
	// Clear the interrupt flag. This is a side effect of reading the TC SR.
	tc_read_sr(EXAMPLE_TC, EXAMPLE_TC_CHANNEL);
800031f2:	30 0b       	mov	r11,0
800031f4:	fe 7c 5c 00 	mov	r12,-41984
800031f8:	f0 1f 00 17 	mcall	80003254 <tc_irq+0x64>

	tc_tick++;	// contador para controlar el tiempo de las interrupciones
800031fc:	49 78       	lddpc	r8,80003258 <tc_irq+0x68>
800031fe:	70 09       	ld.w	r9,r8[0x0]
80003200:	2f f9       	sub	r9,-1
80003202:	91 09       	st.w	r8[0x0],r9
	
	if (tc_tick < 20)
80003204:	70 08       	ld.w	r8,r8[0x0]
80003206:	59 38       	cp.w	r8,19
80003208:	e0 8b 00 0c 	brhi	80003220 <tc_irq+0x30>
	{
		// la funcion toggle pin (parece) que pone el pin en 1
		gpio_toggle_pin(AVR32_PIN_PB09); // PB09 = led 3
8000320c:	32 9c       	mov	r12,41
8000320e:	f0 1f 00 14 	mcall	8000325c <tc_irq+0x6c>
		gpio_toggle_pin(AVR32_PIN_PA04); // PA04 = led 1
80003212:	30 4c       	mov	r12,4
80003214:	f0 1f 00 12 	mcall	8000325c <tc_irq+0x6c>
		gpio_toggle_pin(AVR32_PIN_PA11); // PA11 = led 2 
80003218:	30 bc       	mov	r12,11
8000321a:	f0 1f 00 11 	mcall	8000325c <tc_irq+0x6c>
		return;
8000321e:	c1 98       	rjmp	80003250 <tc_irq+0x60>
	}
	
	if (tc_tick == 21)	
80003220:	48 e8       	lddpc	r8,80003258 <tc_irq+0x68>
80003222:	70 08       	ld.w	r8,r8[0x0]
80003224:	59 58       	cp.w	r8,21
80003226:	c0 41       	brne	8000322e <tc_irq+0x3e>
		gpio_toggle_pin(AVR32_PIN_PB09);
80003228:	32 9c       	mov	r12,41
8000322a:	f0 1f 00 0d 	mcall	8000325c <tc_irq+0x6c>
		
	if (tc_tick == 22)
8000322e:	48 b8       	lddpc	r8,80003258 <tc_irq+0x68>
80003230:	70 08       	ld.w	r8,r8[0x0]
80003232:	59 68       	cp.w	r8,22
80003234:	c0 41       	brne	8000323c <tc_irq+0x4c>
		gpio_toggle_pin(AVR32_PIN_PA04);
80003236:	30 4c       	mov	r12,4
80003238:	f0 1f 00 09 	mcall	8000325c <tc_irq+0x6c>
	
	if (tc_tick == 23)
8000323c:	48 78       	lddpc	r8,80003258 <tc_irq+0x68>
8000323e:	70 08       	ld.w	r8,r8[0x0]
80003240:	59 78       	cp.w	r8,23
80003242:	c0 71       	brne	80003250 <tc_irq+0x60>
	{
		gpio_toggle_pin(AVR32_PIN_PA11);	
80003244:	30 bc       	mov	r12,11
80003246:	f0 1f 00 06 	mcall	8000325c <tc_irq+0x6c>
		tc_tick = 1;
8000324a:	30 19       	mov	r9,1
8000324c:	48 38       	lddpc	r8,80003258 <tc_irq+0x68>
8000324e:	91 09       	st.w	r8[0x0],r9
		

	
	
	
}
80003250:	d4 02       	popm	lr
80003252:	d6 03       	rete
80003254:	80 00       	ld.sh	r0,r0[0x0]
80003256:	29 a2       	sub	r2,-102
80003258:	00 00       	add	r0,r0
8000325a:	00 24       	rsub	r4,r0
8000325c:	80 00       	ld.sh	r0,r0[0x0]
8000325e:	25 90       	sub	r0,89

80003260 <eic_int_handler2>:

// Manejo INTERRUPCION externa 2 (RF)

// PA13/GPIO 13/GLOC-OUT[0]/GLOC-IN[7]/TC0-A0/SCIF-GCLK[2]/PWMA-PWMA[13]/CAT-SMP/EIC-EXTINT[2]/CAT-CSA[0]/XIN32_2
static void eic_int_handler2(void)
{
80003260:	d4 01       	pushm	lr
		// Interrupt Line must be cleared to enable
		eic_clear_interrupt_line(&AVR32_EIC, AVR32_EIC_INT2);
80003262:	30 2b       	mov	r11,2
80003264:	fe 7c 24 00 	mov	r12,-56320
80003268:	f0 1f 00 05 	mcall	8000327c <eic_int_handler2+0x1c>
		//IRQ2 Pin 26 MCU --> Pin 24 T
		algo2=pal_trx_reg_read(RG_IRQ_STATUS);
8000326c:	30 fc       	mov	r12,15
8000326e:	f0 1f 00 05 	mcall	80003280 <eic_int_handler2+0x20>
80003272:	48 58       	lddpc	r8,80003284 <eic_int_handler2+0x24>
80003274:	b0 8c       	st.b	r8[0x0],r12
		
		
}
80003276:	d4 02       	popm	lr
80003278:	d6 03       	rete
8000327a:	00 00       	add	r0,r0
8000327c:	80 00       	ld.sh	r0,r0[0x0]
8000327e:	23 cc       	sub	r12,60
80003280:	80 00       	ld.sh	r0,r0[0x0]
80003282:	30 1c       	mov	r12,1
80003284:	00 00       	add	r0,r0
80003286:	01 40       	ld.w	r0,--r0

80003288 <usart_int_handler_RS232>:
#endif


// Manejo INTERRUPCION UART
static void usart_int_handler_RS232(void)
{
80003288:	d4 01       	pushm	lr
8000328a:	20 1d       	sub	sp,4
	// TDW sensor de temperatura -> RX UART2 Pin 24 MCU
	tc_stop(tc,EXAMPLE_TC_CHANNEL);
8000328c:	30 0b       	mov	r11,0
8000328e:	49 38       	lddpc	r8,800032d8 <usart_int_handler_RS232+0x50>
80003290:	70 0c       	ld.w	r12,r8[0x0]
80003292:	f0 1f 00 13 	mcall	800032dc <usart_int_handler_RS232+0x54>
	
	int c=0;
80003296:	fa cb ff fc 	sub	r11,sp,-4
8000329a:	30 08       	mov	r8,0
8000329c:	16 d8       	st.w	--r11,r8
	 * as the call to usart_putchar will take enough time for this before
	 * the interrupt handler is left and the interrupt priority level is
	 * unmasked by the CPU.
	 */
		
	if (usart_read_char(&AVR32_USART2, &c) != USART_SUCCESS) //aqui lee el caracter por el puerto uart2
8000329e:	1a 9b       	mov	r11,sp
800032a0:	fe 7c 38 00 	mov	r12,-51200
800032a4:	f0 1f 00 0f 	mcall	800032e0 <usart_int_handler_RS232+0x58>
800032a8:	c1 51       	brne	800032d2 <usart_int_handler_RS232+0x4a>
		return;

	
		cola_PC[cola_PC_nw] = (char) c;
800032aa:	48 f9       	lddpc	r9,800032e4 <usart_int_handler_RS232+0x5c>
800032ac:	72 08       	ld.w	r8,r9[0x0]
800032ae:	40 0b       	lddsp	r11,sp[0x0]
800032b0:	48 ea       	lddpc	r10,800032e8 <usart_int_handler_RS232+0x60>
800032b2:	f4 08 0b 0b 	st.b	r10[r8],r11
		cola_PC_nw++;	
800032b6:	2f f8       	sub	r8,-1
800032b8:	93 08       	st.w	r9[0x0],r8
	
		if (cola_PC_nw >= tamano_cola)
800032ba:	e0 48 00 c7 	cp.w	r8,199
800032be:	e0 8a 00 05 	brle	800032c8 <usart_int_handler_RS232+0x40>
			cola_PC_nw = 0;
800032c2:	30 09       	mov	r9,0
800032c4:	48 88       	lddpc	r8,800032e4 <usart_int_handler_RS232+0x5c>
800032c6:	91 09       	st.w	r8[0x0],r9
	
	tc_start(tc,EXAMPLE_TC_CHANNEL);
800032c8:	30 0b       	mov	r11,0
800032ca:	48 48       	lddpc	r8,800032d8 <usart_int_handler_RS232+0x50>
800032cc:	70 0c       	ld.w	r12,r8[0x0]
800032ce:	f0 1f 00 08 	mcall	800032ec <usart_int_handler_RS232+0x64>
	return;

	
}
800032d2:	2f fd       	sub	sp,-4
800032d4:	d4 02       	popm	lr
800032d6:	d6 03       	rete
800032d8:	00 00       	add	r0,r0
800032da:	00 20       	rsub	r0,r0
800032dc:	80 00       	ld.sh	r0,r0[0x0]
800032de:	29 90       	sub	r0,-103
800032e0:	80 00       	ld.sh	r0,r0[0x0]
800032e2:	2b 8c       	sub	r12,-72
800032e4:	00 00       	add	r0,r0
800032e6:	01 38       	ld.ub	r8,r0++
800032e8:	00 00       	add	r0,r0
800032ea:	01 44       	ld.w	r4,--r0
800032ec:	80 00       	ld.sh	r0,r0[0x0]
800032ee:	29 7e       	sub	lr,-105

800032f0 <iniciarAT86RF212>:
	pal_trx_reg_write(addr, aux);
	aux=pal_trx_reg_read(addr);
}

void iniciarAT86RF212(void)
{
800032f0:	eb cd 40 e0 	pushm	r5-r7,lr
	
	RST_HIGH();
800032f4:	32 8c       	mov	r12,40
800032f6:	f0 1f 00 53 	mcall	80003440 <iniciarAT86RF212+0x150>
	SLP_TR_LOW();
800032fa:	32 7c       	mov	r12,39
800032fc:	f0 1f 00 52 	mcall	80003444 <iniciarAT86RF212+0x154>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003300:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003304:	f0 ca ff da 	sub	r10,r8,-38
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003308:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000330c:	14 38       	cp.w	r8,r10
8000330e:	e0 88 00 08 	brls	8000331e <iniciarAT86RF212+0x2e>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003312:	12 38       	cp.w	r8,r9
80003314:	fe 98 ff fa 	brls	80003308 <iniciarAT86RF212+0x18>
80003318:	12 3a       	cp.w	r10,r9
8000331a:	c7 03       	brcs	800033fa <iniciarAT86RF212+0x10a>
8000331c:	cf 6b       	rjmp	80003308 <iniciarAT86RF212+0x18>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000331e:	12 38       	cp.w	r8,r9
80003320:	e0 8b 00 6d 	brhi	800033fa <iniciarAT86RF212+0x10a>
80003324:	12 3a       	cp.w	r10,r9
80003326:	c6 a3       	brcs	800033fa <iniciarAT86RF212+0x10a>
80003328:	cf 0b       	rjmp	80003308 <iniciarAT86RF212+0x18>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000332a:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000332e:	14 38       	cp.w	r8,r10
80003330:	e0 88 00 08 	brls	80003340 <iniciarAT86RF212+0x50>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003334:	12 38       	cp.w	r8,r9
80003336:	fe 98 ff fa 	brls	8000332a <iniciarAT86RF212+0x3a>
8000333a:	12 3a       	cp.w	r10,r9
8000333c:	c6 73       	brcs	8000340a <iniciarAT86RF212+0x11a>
8000333e:	cf 6b       	rjmp	8000332a <iniciarAT86RF212+0x3a>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003340:	12 38       	cp.w	r8,r9
80003342:	e0 8b 00 64 	brhi	8000340a <iniciarAT86RF212+0x11a>
80003346:	12 3a       	cp.w	r10,r9
80003348:	c6 13       	brcs	8000340a <iniciarAT86RF212+0x11a>
8000334a:	cf 0b       	rjmp	8000332a <iniciarAT86RF212+0x3a>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000334c:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003350:	14 38       	cp.w	r8,r10
80003352:	e0 88 00 08 	brls	80003362 <iniciarAT86RF212+0x72>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003356:	12 38       	cp.w	r8,r9
80003358:	fe 98 ff fa 	brls	8000334c <iniciarAT86RF212+0x5c>
8000335c:	12 3a       	cp.w	r10,r9
8000335e:	c1 d3       	brcs	80003398 <iniciarAT86RF212+0xa8>
80003360:	cf 6b       	rjmp	8000334c <iniciarAT86RF212+0x5c>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003362:	12 38       	cp.w	r8,r9
80003364:	e0 8b 00 1a 	brhi	80003398 <iniciarAT86RF212+0xa8>
80003368:	12 3a       	cp.w	r10,r9
8000336a:	c1 73       	brcs	80003398 <iniciarAT86RF212+0xa8>
8000336c:	cf 0b       	rjmp	8000334c <iniciarAT86RF212+0x5c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000336e:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003372:	f0 ca ff dd 	sub	r10,r8,-35
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003376:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000337a:	14 38       	cp.w	r8,r10
8000337c:	e0 88 00 08 	brls	8000338c <iniciarAT86RF212+0x9c>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003380:	12 38       	cp.w	r8,r9
80003382:	fe 98 ff fa 	brls	80003376 <iniciarAT86RF212+0x86>
80003386:	12 3a       	cp.w	r10,r9
80003388:	c5 13       	brcs	8000342a <iniciarAT86RF212+0x13a>
8000338a:	cf 6b       	rjmp	80003376 <iniciarAT86RF212+0x86>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000338c:	12 38       	cp.w	r8,r9
8000338e:	e0 8b 00 4e 	brhi	8000342a <iniciarAT86RF212+0x13a>
80003392:	12 3a       	cp.w	r10,r9
80003394:	c4 b3       	brcs	8000342a <iniciarAT86RF212+0x13a>
80003396:	cf 0b       	rjmp	80003376 <iniciarAT86RF212+0x86>
	RST_HIGH();
	
	pal_trx_reg_write(RG_IRQ_MASK, CMD_NOP); // deshabilitar interrupciones del AT86RF212 mientras lo configuro
	pal_trx_reg_write(RG_TRX_STATE,CMD_TRX_OFF); // off o force off -forzar al AT86RF212 a estar en estado de off para configurar
	PAL_WAIT_1_US();
		while ((pal_trx_reg_read(RG_TRX_STATUS)&0x1F)!= CMD_TRX_OFF)// espero al estado de off
80003398:	30 15       	mov	r5,1
		{
			DELAY_US(300);
			pal_trx_reg_write(RG_TRX_STATE,CMD_FORCE_TRX_OFF);
8000339a:	30 36       	mov	r6,3
8000339c:	30 27       	mov	r7,2
	RST_HIGH();
	
	pal_trx_reg_write(RG_IRQ_MASK, CMD_NOP); // deshabilitar interrupciones del AT86RF212 mientras lo configuro
	pal_trx_reg_write(RG_TRX_STATE,CMD_TRX_OFF); // off o force off -forzar al AT86RF212 a estar en estado de off para configurar
	PAL_WAIT_1_US();
		while ((pal_trx_reg_read(RG_TRX_STATUS)&0x1F)!= CMD_TRX_OFF)// espero al estado de off
8000339e:	0a 9c       	mov	r12,r5
800033a0:	f0 1f 00 2a 	mcall	80003448 <iniciarAT86RF212+0x158>
800033a4:	f9 dc c0 05 	bfextu	r12,r12,0x0,0x5
800033a8:	58 8c       	cp.w	r12,8
800033aa:	ce 21       	brne	8000336e <iniciarAT86RF212+0x7e>
			DELAY_US(300);
			pal_trx_reg_write(RG_TRX_STATE,CMD_FORCE_TRX_OFF);
		}
	
	
	pal_trx_reg_write(RG_TRX_CTRL_0, CMD_NOP); 
800033ac:	30 0b       	mov	r11,0
800033ae:	30 3c       	mov	r12,3
800033b0:	f0 1f 00 27 	mcall	8000344c <iniciarAT86RF212+0x15c>
	
	// set channel ->
//	pal_trx_reg_write(RG_PHY_CC_CCA,||SR_SUB_MODE); // 914Mhz
	pal_trx_reg_write(RG_IRQ_MASK,0x0C);  // IRQ_RX_START && IRQ_TRX_END
800033b4:	30 cb       	mov	r11,12
800033b6:	30 ec       	mov	r12,14
800033b8:	f0 1f 00 25 	mcall	8000344c <iniciarAT86RF212+0x15c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800033bc:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800033c0:	f0 ca ff ff 	sub	r10,r8,-1
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800033c4:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800033c8:	14 38       	cp.w	r8,r10
800033ca:	e0 88 00 08 	brls	800033da <iniciarAT86RF212+0xea>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800033ce:	12 38       	cp.w	r8,r9
800033d0:	fe 98 ff fa 	brls	800033c4 <iniciarAT86RF212+0xd4>
800033d4:	12 3a       	cp.w	r10,r9
800033d6:	c2 f3       	brcs	80003434 <iniciarAT86RF212+0x144>
800033d8:	cf 6b       	rjmp	800033c4 <iniciarAT86RF212+0xd4>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800033da:	12 38       	cp.w	r8,r9
800033dc:	e0 8b 00 2c 	brhi	80003434 <iniciarAT86RF212+0x144>
800033e0:	12 3a       	cp.w	r10,r9
800033e2:	c2 93       	brcs	80003434 <iniciarAT86RF212+0x144>
800033e4:	cf 0b       	rjmp	800033c4 <iniciarAT86RF212+0xd4>

        // grab the error message from flash & print it out
        strcpy_P(buf, chb_err_init);
       	escribir_linea_pc("ERROR Modulo RF %c \n",buf);
    }*/
   while ((pal_trx_reg_read(RG_TRX_STATUS)&0x1F)!=CMD_RX_ON);
800033e6:	0e 9c       	mov	r12,r7
800033e8:	f0 1f 00 18 	mcall	80003448 <iniciarAT86RF212+0x158>
800033ec:	f9 dc c0 05 	bfextu	r12,r12,0x0,0x5
800033f0:	58 6c       	cp.w	r12,6
800033f2:	cf a1       	brne	800033e6 <iniciarAT86RF212+0xf6>
  cpu_irq_enable();
800033f4:	d5 03       	csrf	0x10
}
800033f6:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

	/* Wait typical time. */
	DELAY_US(P_ON_TO_CLKM_AVAILABLE_TYP_US);

	/* Apply reset pulse */
	RST_LOW();
800033fa:	32 8c       	mov	r12,40
800033fc:	f0 1f 00 12 	mcall	80003444 <iniciarAT86RF212+0x154>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003400:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003404:	f0 ca ff ff 	sub	r10,r8,-1
80003408:	c9 1b       	rjmp	8000332a <iniciarAT86RF212+0x3a>
	DELAY_US(RST_PULSE_WIDTH_US);
	RST_HIGH();
8000340a:	32 8c       	mov	r12,40
8000340c:	f0 1f 00 0d 	mcall	80003440 <iniciarAT86RF212+0x150>
	
	pal_trx_reg_write(RG_IRQ_MASK, CMD_NOP); // deshabilitar interrupciones del AT86RF212 mientras lo configuro
80003410:	30 0b       	mov	r11,0
80003412:	30 ec       	mov	r12,14
80003414:	f0 1f 00 0e 	mcall	8000344c <iniciarAT86RF212+0x15c>
	pal_trx_reg_write(RG_TRX_STATE,CMD_TRX_OFF); // off o force off -forzar al AT86RF212 a estar en estado de off para configurar
80003418:	30 8b       	mov	r11,8
8000341a:	30 2c       	mov	r12,2
8000341c:	f0 1f 00 0c 	mcall	8000344c <iniciarAT86RF212+0x15c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003420:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003424:	f0 ca ff ff 	sub	r10,r8,-1
80003428:	c9 2b       	rjmp	8000334c <iniciarAT86RF212+0x5c>
	PAL_WAIT_1_US();
		while ((pal_trx_reg_read(RG_TRX_STATUS)&0x1F)!= CMD_TRX_OFF)// espero al estado de off
		{
			DELAY_US(300);
			pal_trx_reg_write(RG_TRX_STATE,CMD_FORCE_TRX_OFF);
8000342a:	0c 9b       	mov	r11,r6
8000342c:	0e 9c       	mov	r12,r7
8000342e:	f0 1f 00 08 	mcall	8000344c <iniciarAT86RF212+0x15c>
80003432:	cb 6b       	rjmp	8000339e <iniciarAT86RF212+0xae>
	
	// set channel ->
//	pal_trx_reg_write(RG_PHY_CC_CCA,||SR_SUB_MODE); // 914Mhz
	pal_trx_reg_write(RG_IRQ_MASK,0x0C);  // IRQ_RX_START && IRQ_TRX_END
	PAL_WAIT_1_US();
	pal_trx_reg_write(RG_TRX_STATE,CMD_RX_ON);// seteo el tran en RX
80003434:	30 6b       	mov	r11,6
80003436:	30 2c       	mov	r12,2
80003438:	f0 1f 00 05 	mcall	8000344c <iniciarAT86RF212+0x15c>

        // grab the error message from flash & print it out
        strcpy_P(buf, chb_err_init);
       	escribir_linea_pc("ERROR Modulo RF %c \n",buf);
    }*/
   while ((pal_trx_reg_read(RG_TRX_STATUS)&0x1F)!=CMD_RX_ON);
8000343c:	30 17       	mov	r7,1
8000343e:	cd 4b       	rjmp	800033e6 <iniciarAT86RF212+0xf6>
80003440:	80 00       	ld.sh	r0,r0[0x0]
80003442:	25 64       	sub	r4,86
80003444:	80 00       	ld.sh	r0,r0[0x0]
80003446:	25 7a       	sub	r10,87
80003448:	80 00       	ld.sh	r0,r0[0x0]
8000344a:	30 1c       	mov	r12,1
8000344c:	80 00       	ld.sh	r0,r0[0x0]
8000344e:	2f b0       	sub	r0,-5

80003450 <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
80003450:	d4 01       	pushm	lr
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
80003452:	18 9b       	mov	r11,r12
80003454:	30 2c       	mov	r12,2
80003456:	f0 1f 00 02 	mcall	8000345c <sysclk_enable_pba_module+0xc>
}
8000345a:	d8 02       	popm	pc
8000345c:	80 00       	ld.sh	r0,r0[0x0]
8000345e:	30 c4       	mov	r4,12

80003460 <rs_232_init_usart>:
	gpio_enable_module(COMPORT0_GPIO_MAP,sizeof(COMPORT0_GPIO_MAP) / sizeof (COMPORT0_GPIO_MAP[0]));
}


int rs_232_init_usart()
{
80003460:	d4 01       	pushm	lr
		case AVR32_USART1_ADDRESS:
			sysclk_enable_pba_module(SYSCLK_USART1);
			break;

		case AVR32_USART2_ADDRESS:
			sysclk_enable_pba_module(SYSCLK_USART2);
80003462:	30 bc       	mov	r12,11
80003464:	f0 1f 00 05 	mcall	80003478 <rs_232_init_usart+0x18>
	sysclk_enable_peripheral_clock(&AVR32_USART2);	
	int estado_usart2 = usart_init_rs232(&AVR32_USART2, &usart_opt, sysclk_get_peripheral_bus_hz(&AVR32_USART2));	
80003468:	e0 7a c1 38 	mov	r10,115000
8000346c:	48 4b       	lddpc	r11,8000347c <rs_232_init_usart+0x1c>
8000346e:	fe 7c 38 00 	mov	r12,-51200
80003472:	f0 1f 00 04 	mcall	80003480 <rs_232_init_usart+0x20>
	return estado_usart2;
}
80003476:	d8 02       	popm	pc
80003478:	80 00       	ld.sh	r0,r0[0x0]
8000347a:	34 50       	mov	r0,69
8000347c:	00 00       	add	r0,r0
8000347e:	00 0c       	add	r12,r0
80003480:	80 00       	ld.sh	r0,r0[0x0]
80003482:	2c 00       	sub	r0,-64

80003484 <rs_232_init_pins>:
// 	

}

void rs_232_init_pins(void)
{
80003484:	d4 01       	pushm	lr
80003486:	20 4d       	sub	sp,16
	gpio_map_t COMPORT0_GPIO_MAP =
	{
		{ USART2_RX_PIN, USART2_RX_FUNCTION },
		{ USART2_TX_PIN, USART2_TX_FUNCTION }
	};
80003488:	48 88       	lddpc	r8,800034a8 <rs_232_init_pins+0x24>
8000348a:	1a 9c       	mov	r12,sp
8000348c:	70 09       	ld.w	r9,r8[0x0]
8000348e:	50 09       	stdsp	sp[0x0],r9
80003490:	70 19       	ld.w	r9,r8[0x4]
80003492:	50 19       	stdsp	sp[0x4],r9
80003494:	70 29       	ld.w	r9,r8[0x8]
80003496:	50 29       	stdsp	sp[0x8],r9
80003498:	70 38       	ld.w	r8,r8[0xc]
8000349a:	50 38       	stdsp	sp[0xc],r8

	gpio_enable_module(COMPORT0_GPIO_MAP,sizeof(COMPORT0_GPIO_MAP) / sizeof (COMPORT0_GPIO_MAP[0]));
8000349c:	30 2b       	mov	r11,2
8000349e:	f0 1f 00 04 	mcall	800034ac <rs_232_init_pins+0x28>
}
800034a2:	2f cd       	sub	sp,-16
800034a4:	d8 02       	popm	pc
800034a6:	00 00       	add	r0,r0
800034a8:	80 00       	ld.sh	r0,r0[0x0]
800034aa:	3d 28       	mov	r8,-46
800034ac:	80 00       	ld.sh	r0,r0[0x0]
800034ae:	24 7c       	sub	r12,71

800034b0 <init_i2c_pins>:
		gpio_configure_pin(LED_2, (GPIO_DIR_OUTPUT | GPIO_PULL_UP));
		gpio_configure_pin(LED_3, (GPIO_DIR_OUTPUT | GPIO_PULL_UP));
}

void init_i2c_pins(void)
{
800034b0:	d4 01       	pushm	lr
800034b2:	20 4d       	sub	sp,16
	const gpio_map_t TWI_GPIO_MAP = {
		{AVR32_TWIMS0_TWCK_0_3_PIN, AVR32_TWIMS0_TWCK_0_3_FUNCTION},
		{AVR32_TWIMS0_TWD_0_1_PIN, AVR32_TWIMS0_TWD_0_1_FUNCTION}
	};
800034b4:	48 88       	lddpc	r8,800034d4 <init_i2c_pins+0x24>
800034b6:	1a 9c       	mov	r12,sp
800034b8:	70 09       	ld.w	r9,r8[0x0]
800034ba:	50 09       	stdsp	sp[0x0],r9
800034bc:	70 19       	ld.w	r9,r8[0x4]
800034be:	50 19       	stdsp	sp[0x4],r9
800034c0:	70 29       	ld.w	r9,r8[0x8]
800034c2:	50 29       	stdsp	sp[0x8],r9
800034c4:	70 38       	ld.w	r8,r8[0xc]
800034c6:	50 38       	stdsp	sp[0xc],r8

	gpio_enable_module (TWI_GPIO_MAP,
800034c8:	30 2b       	mov	r11,2
800034ca:	f0 1f 00 04 	mcall	800034d8 <init_i2c_pins+0x28>
			sizeof (TWI_GPIO_MAP) / sizeof (TWI_GPIO_MAP[0]));
			
}
800034ce:	2f cd       	sub	sp,-16
800034d0:	d8 02       	popm	pc
800034d2:	00 00       	add	r0,r0
800034d4:	80 00       	ld.sh	r0,r0[0x0]
800034d6:	3d 38       	mov	r8,-45
800034d8:	80 00       	ld.sh	r0,r0[0x0]
800034da:	24 7c       	sub	r12,71

800034dc <spi_init_pins>:
	tc_start(tc, EXAMPLE_TC_CHANNEL);
}


void spi_init_pins(void)
{
800034dc:	d4 01       	pushm	lr
800034de:	20 8d       	sub	sp,32
	{
		{SPI_SCK_PIN,  SPI_SCK_FUNCTION },  // SPI Clock.
		{SPI_MISO_PIN, SPI_MISO_FUNCTION},  // MISO.
		{SPI_MOSI_PIN, SPI_MOSI_FUNCTION},  // MOSI.
		{SPI_CS_PIN, SPI_CS_FUNCTION}  // CS.
	};
800034e0:	48 d8       	lddpc	r8,80003514 <spi_init_pins+0x38>
800034e2:	1a 9c       	mov	r12,sp
800034e4:	70 09       	ld.w	r9,r8[0x0]
800034e6:	50 09       	stdsp	sp[0x0],r9
800034e8:	70 19       	ld.w	r9,r8[0x4]
800034ea:	50 19       	stdsp	sp[0x4],r9
800034ec:	70 29       	ld.w	r9,r8[0x8]
800034ee:	50 29       	stdsp	sp[0x8],r9
800034f0:	70 39       	ld.w	r9,r8[0xc]
800034f2:	50 39       	stdsp	sp[0xc],r9
800034f4:	fa c9 ff f0 	sub	r9,sp,-16
800034f8:	2f 08       	sub	r8,-16
800034fa:	70 0a       	ld.w	r10,r8[0x0]
800034fc:	93 0a       	st.w	r9[0x0],r10
800034fe:	70 1a       	ld.w	r10,r8[0x4]
80003500:	93 1a       	st.w	r9[0x4],r10
80003502:	70 2a       	ld.w	r10,r8[0x8]
80003504:	93 2a       	st.w	r9[0x8],r10
80003506:	70 38       	ld.w	r8,r8[0xc]
80003508:	93 38       	st.w	r9[0xc],r8

	gpio_enable_module( SPI_GPIO_MAP,sizeof (SPI_GPIO_MAP) / sizeof (SPI_GPIO_MAP[0]));
8000350a:	30 4b       	mov	r11,4
8000350c:	f0 1f 00 03 	mcall	80003518 <spi_init_pins+0x3c>
}
80003510:	2f 8d       	sub	sp,-32
80003512:	d8 02       	popm	pc
80003514:	80 00       	ld.sh	r0,r0[0x0]
80003516:	3d e4       	mov	r4,-34
80003518:	80 00       	ld.sh	r0,r0[0x0]
8000351a:	24 7c       	sub	r12,71

8000351c <led_init_pins>:
	spi_selectionMode(AT86RFX_SPI, 0, 0, 0);
	spi_enable(AT86RFX_SPI);
}

void led_init_pins(void)
{
8000351c:	d4 01       	pushm	lr
		gpio_configure_pin(LED_1, (GPIO_DIR_OUTPUT | GPIO_PULL_UP));	
8000351e:	30 5b       	mov	r11,5
80003520:	30 4c       	mov	r12,4
80003522:	f0 1f 00 06 	mcall	80003538 <led_init_pins+0x1c>
		gpio_configure_pin(LED_2, (GPIO_DIR_OUTPUT | GPIO_PULL_UP));
80003526:	30 5b       	mov	r11,5
80003528:	30 bc       	mov	r12,11
8000352a:	f0 1f 00 04 	mcall	80003538 <led_init_pins+0x1c>
		gpio_configure_pin(LED_3, (GPIO_DIR_OUTPUT | GPIO_PULL_UP));
8000352e:	30 5b       	mov	r11,5
80003530:	32 9c       	mov	r12,41
80003532:	f0 1f 00 02 	mcall	80003538 <led_init_pins+0x1c>
}
80003536:	d8 02       	popm	pc
80003538:	80 00       	ld.sh	r0,r0[0x0]
8000353a:	24 ac       	sub	r12,74

8000353c <init_rf_pins>:
		escribir_linea_pc("Sensor Temp:\tFAILED\r\n");
	}
} 

void init_rf_pins(void)
{
8000353c:	d4 01       	pushm	lr
	//Configuracion de los pines para SPI
	spi_init_pins();
8000353e:	f0 1f 00 08 	mcall	8000355c <init_rf_pins+0x20>

	//PIN para interrupcion externa RF PA13-> IRQ2
	gpio_configure_pin (AVR32_PIN_PA13, (GPIO_DIR_INPUT | GPIO_PULL_UP)); // PA13 IRQ2
80003542:	30 4b       	mov	r11,4
80003544:	30 dc       	mov	r12,13
80003546:	f0 1f 00 07 	mcall	80003560 <init_rf_pins+0x24>
	gpio_enable_module_pin(AVR32_EIC_EXTINT_2_0_PIN, AVR32_EIC_EXTINT_2_0_FUNCTION); // Habilito interrupcion externa con este pin
8000354a:	30 6b       	mov	r11,6
8000354c:	30 dc       	mov	r12,13
8000354e:	f0 1f 00 06 	mcall	80003564 <init_rf_pins+0x28>
//	gpio_enable_pin_interrupt(AT86RFX_IRQ_PIN, GPIO_RISING_EDGE);
	gpio_clear_pin_interrupt_flag(AT86RFX_IRQ_PIN);
80003552:	30 dc       	mov	r12,13
80003554:	f0 1f 00 05 	mcall	80003568 <init_rf_pins+0x2c>

// 	gpio_configure_pin(AT86RFX_RST_PIN, GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
// 	gpio_configure_pin(AT86RFX_SLP_PIN, GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);	
// 	

}
80003558:	d8 02       	popm	pc
8000355a:	00 00       	add	r0,r0
8000355c:	80 00       	ld.sh	r0,r0[0x0]
8000355e:	34 dc       	mov	r12,77
80003560:	80 00       	ld.sh	r0,r0[0x0]
80003562:	24 ac       	sub	r12,74
80003564:	80 00       	ld.sh	r0,r0[0x0]
80003566:	23 e8       	sub	r8,62
80003568:	80 00       	ld.sh	r0,r0[0x0]
8000356a:	26 32       	sub	r2,99

8000356c <escribir_linea_pc>:
}



void escribir_linea_pc (char *str)
{
8000356c:	d4 01       	pushm	lr
	usart_write_line(&AVR32_USART2,str);
8000356e:	18 9b       	mov	r11,r12
80003570:	fe 7c 38 00 	mov	r12,-51200
80003574:	f0 1f 00 02 	mcall	8000357c <escribir_linea_pc+0x10>
}
80003578:	d8 02       	popm	pc
8000357a:	00 00       	add	r0,r0
8000357c:	80 00       	ld.sh	r0,r0[0x0]
8000357e:	2b b0       	sub	r0,-69

80003580 <init_i2c_module>:
	gpio_enable_module (TWI_GPIO_MAP,
			sizeof (TWI_GPIO_MAP) / sizeof (TWI_GPIO_MAP[0]));
			
}
void init_i2c_module(void)
{
80003580:	d4 01       	pushm	lr
80003582:	20 4d       	sub	sp,16
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
80003584:	30 eb       	mov	r11,14
80003586:	30 2c       	mov	r12,2
80003588:	f0 1f 00 0e 	mcall	800035c0 <init_i2c_module+0x40>
	{
		.pba_hz = sysclk_get_cpu_hz(),
		.speed = 10000,
		.chip = TARGET_ADDRESS,
		.smbus = 0,
	};
8000358c:	e0 78 c1 38 	mov	r8,115000
80003590:	50 08       	stdsp	sp[0x0],r8
80003592:	e0 68 27 10 	mov	r8,10000
80003596:	50 18       	stdsp	sp[0x4],r8
80003598:	34 88       	mov	r8,72
8000359a:	50 28       	stdsp	sp[0x8],r8
8000359c:	30 08       	mov	r8,0
8000359e:	fb 68 00 0c 	st.b	sp[12],r8
	
	// Initialize as master.
	int status = twim_master_init (&AVR32_TWIM0, &TWIM_OPTIONS);
800035a2:	1a 9b       	mov	r11,sp
800035a4:	fe 7c 44 00 	mov	r12,-48128
800035a8:	f0 1f 00 07 	mcall	800035c4 <init_i2c_module+0x44>
	
	// Check whether TARGET device is connected
	
	if (status == STATUS_OK) {
800035ac:	c0 51       	brne	800035b6 <init_i2c_module+0x36>
		// display test result to user
		escribir_linea_pc("Sensor Temp:\tPASS\r\n");
800035ae:	48 7c       	lddpc	r12,800035c8 <init_i2c_module+0x48>
800035b0:	f0 1f 00 07 	mcall	800035cc <init_i2c_module+0x4c>
800035b4:	c0 48       	rjmp	800035bc <init_i2c_module+0x3c>
	} else {
		// display test result to user
		escribir_linea_pc("Sensor Temp:\tFAILED\r\n");
800035b6:	48 7c       	lddpc	r12,800035d0 <init_i2c_module+0x50>
800035b8:	f0 1f 00 05 	mcall	800035cc <init_i2c_module+0x4c>
	}
} 
800035bc:	2f cd       	sub	sp,-16
800035be:	d8 02       	popm	pc
800035c0:	80 00       	ld.sh	r0,r0[0x0]
800035c2:	30 c4       	mov	r4,12
800035c4:	80 00       	ld.sh	r0,r0[0x0]
800035c6:	22 30       	sub	r0,35
800035c8:	80 00       	ld.sh	r0,r0[0x0]
800035ca:	3d 5c       	mov	r12,-43
800035cc:	80 00       	ld.sh	r0,r0[0x0]
800035ce:	35 6c       	mov	r12,86
800035d0:	80 00       	ld.sh	r0,r0[0x0]
800035d2:	3d 70       	mov	r0,-41

800035d4 <spi_init_module>:
	};

	gpio_enable_module( SPI_GPIO_MAP,sizeof (SPI_GPIO_MAP) / sizeof (SPI_GPIO_MAP[0]));
}
void spi_init_module(void)
{
800035d4:	eb cd 40 e0 	pushm	r5-r7,lr
800035d8:	20 4d       	sub	sp,16
		.spck_delay   = 0,
		.trans_delay  = 0,
		.stay_act     = 1,
		.spi_mode     = 0,
		.modfdis      = 0
	};
800035da:	4a 48       	lddpc	r8,80003668 <spi_init_module+0x94>
800035dc:	1a 95       	mov	r5,sp
800035de:	70 09       	ld.w	r9,r8[0x0]
800035e0:	50 09       	stdsp	sp[0x0],r9
800035e2:	70 19       	ld.w	r9,r8[0x4]
800035e4:	50 19       	stdsp	sp[0x4],r9
800035e6:	70 29       	ld.w	r9,r8[0x8]
800035e8:	50 29       	stdsp	sp[0x8],r9
800035ea:	70 38       	ld.w	r8,r8[0xc]
800035ec:	50 38       	stdsp	sp[0xc],r8
800035ee:	30 db       	mov	r11,13
800035f0:	30 2c       	mov	r12,2
800035f2:	f0 1f 00 1f 	mcall	8000366c <spi_init_module+0x98>
 * \param spi       Base address of the SPI instance.
 *
 */
static inline void spi_reset(volatile avr32_spi_t *spi)
{
	spi->cr = AVR32_SPI_CR_SWRST_MASK;
800035f6:	fe 77 40 00 	mov	r7,-49152
800035fa:	e0 68 00 80 	mov	r8,128
800035fe:	8f 08       	st.w	r7[0x0],r8
 *
 * \param spi         Base address of the SPI instance.
 */
static inline void spi_set_master_mode(volatile avr32_spi_t *spi)
{
	spi->MR.mstr = 1;
80003600:	6e 18       	ld.w	r8,r7[0x4]
80003602:	30 19       	mov	r9,1
80003604:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
80003608:	8f 18       	st.w	r7[0x4],r8
 *
 * \param spi Base address of the SPI instance.
 */
static inline void spi_disable_modfault(volatile avr32_spi_t *spi)
{
	spi->MR.modfdis = 1;
8000360a:	6e 18       	ld.w	r8,r7[0x4]
8000360c:	f1 d9 d0 81 	bfins	r8,r9,0x4,0x1
80003610:	8f 18       	st.w	r7[0x4],r8
 *
 * \param spi Base address of the SPI instance.
 */
static inline void spi_disable_loopback(volatile avr32_spi_t *spi)
{
	spi->MR.llb = 0;
80003612:	6e 18       	ld.w	r8,r7[0x4]
80003614:	30 06       	mov	r6,0
80003616:	f1 d6 d0 e1 	bfins	r8,r6,0x7,0x1
8000361a:	8f 18       	st.w	r7[0x4],r8
 * \param chip_select Chip Select.
 */
static inline void spi_set_chipselect(volatile avr32_spi_t *spi,
		uint8_t chip_select)
{
	spi->MR.pcs = chip_select;
8000361c:	6e 18       	ld.w	r8,r7[0x4]
8000361e:	30 f9       	mov	r9,15
80003620:	f1 d9 d2 04 	bfins	r8,r9,0x10,0x4
80003624:	8f 18       	st.w	r7[0x4],r8
 *
 * \param spi         Base address of the SPI instance.
 */
static inline void spi_disable_variable_chipselect(volatile avr32_spi_t *spi)
{
	spi->MR.ps = 0;
80003626:	6e 18       	ld.w	r8,r7[0x4]
80003628:	f1 d6 d0 21 	bfins	r8,r6,0x1,0x1
8000362c:	8f 18       	st.w	r7[0x4],r8
 *
 * \param spi Base address of the SPI instance.
 */
static inline void spi_disable_chipselect_decoding(volatile avr32_spi_t *spi)
{
	spi->MR.pcsdec = 0;
8000362e:	6e 18       	ld.w	r8,r7[0x4]
80003630:	f1 d6 d0 41 	bfins	r8,r6,0x2,0x1
80003634:	8f 18       	st.w	r7[0x4],r8
 * \param spi         Base address of the SPI instance.
 * \param delay       Delay.
 */
static inline void spi_set_delay(volatile avr32_spi_t *spi, uint8_t delay)
{
	spi->MR.dlybcs = delay;
80003636:	6e 18       	ld.w	r8,r7[0x4]
80003638:	f1 d6 d3 08 	bfins	r8,r6,0x18,0x8
8000363c:	8f 18       	st.w	r7[0x4],r8

	spi_master_init(AT86RFX_SPI);
	
	spiOptions.reg= SPI_CS;
8000363e:	30 38       	mov	r8,3
80003640:	ba 88       	st.b	sp[0x0],r8
	spi_setupChipReg(AT86RFX_SPI, &spiOptions, sysclk_get_peripheral_bus_hz(&AVR32_SPI));
80003642:	e0 7a c1 38 	mov	r10,115000
80003646:	1a 9b       	mov	r11,sp
80003648:	0e 9c       	mov	r12,r7
8000364a:	f0 1f 00 0a 	mcall	80003670 <spi_init_module+0x9c>
	spi_selectionMode(AT86RFX_SPI, 0, 0, 0);
8000364e:	0c 99       	mov	r9,r6
80003650:	0c 9a       	mov	r10,r6
80003652:	0c 9b       	mov	r11,r6
80003654:	0e 9c       	mov	r12,r7
80003656:	f0 1f 00 08 	mcall	80003674 <spi_init_module+0xa0>
	spi_enable(AT86RFX_SPI);
8000365a:	0e 9c       	mov	r12,r7
8000365c:	f0 1f 00 07 	mcall	80003678 <spi_init_module+0xa4>
}
80003660:	2f cd       	sub	sp,-16
80003662:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80003666:	00 00       	add	r0,r0
80003668:	80 00       	ld.sh	r0,r0[0x0]
8000366a:	3d 18       	mov	r8,-47
8000366c:	80 00       	ld.sh	r0,r0[0x0]
8000366e:	30 c4       	mov	r4,12
80003670:	80 00       	ld.sh	r0,r0[0x0]
80003672:	28 24       	sub	r4,-126
80003674:	80 00       	ld.sh	r0,r0[0x0]
80003676:	27 84       	sub	r4,120
80003678:	80 00       	ld.sh	r0,r0[0x0]
8000367a:	28 dc       	sub	r12,-115

8000367c <main>:
  cpu_irq_enable();
}


int main (void)
{
8000367c:	d4 21       	pushm	r4-r7,lr
	char temps[10] = "\0";
	int i=0;
	
	//board_init();
	// configuracion del clock del sistema ver archivo "conf_clock.h"	
	sysclk_init();	
8000367e:	f0 1f 00 42 	mcall	80003784 <main+0x108>
	
	//Configuracion de los pines para los LEDS 
	led_init_pins();
80003682:	f0 1f 00 42 	mcall	80003788 <main+0x10c>

	//Configuracion de los pines para el RS-232
	rs_232_init_pins();
80003686:	f0 1f 00 42 	mcall	8000378c <main+0x110>
	
	//Configuracion pins para RF
	init_rf_pins();
8000368a:	f0 1f 00 42 	mcall	80003790 <main+0x114>
	
	//Inicializacion del SPI
	spi_init_module();
8000368e:	f0 1f 00 42 	mcall	80003794 <main+0x118>
	
	//Inicializacion de la USART	
	int estado_rs_232 = rs_232_init_usart();
80003692:	f0 1f 00 42 	mcall	80003798 <main+0x11c>


static void inicializar_interrupciones()
{
	// Disable all interrupts.
	Disable_global_interrupt();
80003696:	d3 03       	ssrf	0x10
	// Initialize interrupt vectors.
	INTC_init_interrupts();
80003698:	f0 1f 00 41 	mcall	8000379c <main+0x120>
	 * EXAMPLE_USART_IRQ is the IRQ of the interrupt handler to register.
	 * AVR32_INTC_INT0 is the interrupt priority level to assign to the
	 * group of this IRQ.
	 */
	
	INTC_register_interrupt(&usart_int_handler_RS232, AVR32_USART2_IRQ, AVR32_INTC_INT0);
8000369c:	30 0a       	mov	r10,0
8000369e:	e0 6b 02 20 	mov	r11,544
800036a2:	4c 0c       	lddpc	r12,800037a0 <main+0x124>
800036a4:	f0 1f 00 40 	mcall	800037a4 <main+0x128>

	INTC_register_interrupt(&eic_int_handler2, AVR32_EIC_IRQ_2, AVR32_INTC_INT2);
800036a8:	30 2a       	mov	r10,2
800036aa:	e0 6b 01 61 	mov	r11,353
800036ae:	4b fc       	lddpc	r12,800037a8 <main+0x12c>
800036b0:	f0 1f 00 3d 	mcall	800037a4 <main+0x128>
	
	// Register the TC interrupt handler to the interrupt controller.
	INTC_register_interrupt(&tc_irq, EXAMPLE_TC_IRQ, EXAMPLE_TC_IRQ_PRIORITY);
800036b4:	30 3a       	mov	r10,3
800036b6:	e0 6b 03 40 	mov	r11,832
800036ba:	4b dc       	lddpc	r12,800037ac <main+0x130>
800036bc:	f0 1f 00 3a 	mcall	800037a4 <main+0x128>
	
	// INTERRUPCIONES EXTERNAS (#2)
	eic_init(&AVR32_EIC, &eic_options2,1);
800036c0:	30 1a       	mov	r10,1
800036c2:	4b cb       	lddpc	r11,800037b0 <main+0x134>
800036c4:	fe 7c 24 00 	mov	r12,-56320
800036c8:	f0 1f 00 3b 	mcall	800037b4 <main+0x138>

	// Enable External Interrupt Controller Line
	eic_enable_line(&AVR32_EIC, AVR32_EIC_INT2);
800036cc:	30 2b       	mov	r11,2
800036ce:	fe 7c 24 00 	mov	r12,-56320
800036d2:	f0 1f 00 3a 	mcall	800037b8 <main+0x13c>
	eic_enable_interrupt_line(&AVR32_EIC, AVR32_EIC_INT2);	
800036d6:	30 2b       	mov	r11,2
800036d8:	fe 7c 24 00 	mov	r12,-56320
800036dc:	f0 1f 00 38 	mcall	800037bc <main+0x140>
	
	// Enable USART Rx interrupt.
	(&AVR32_USART2)->ier = AVR32_USART_IER_RXRDY_MASK;
800036e0:	30 19       	mov	r9,1
800036e2:	fe 78 38 00 	mov	r8,-51200
800036e6:	91 29       	st.w	r8[0x8],r9
	
	// Enable all interrupts.
	Enable_global_interrupt();
800036e8:	d5 03       	csrf	0x10
		
	//Inicializacion de las interrupciones
	inicializar_interrupciones();
	
	// Inicializacion del timer
	tc_init(tc);
800036ea:	4b 68       	lddpc	r8,800037c0 <main+0x144>
800036ec:	70 07       	ld.w	r7,r8[0x0]
		.lovrs = 0,
		.covfs = 0
	};
	
	// Initialize the timer/counter.
	tc_init_waveform(tc, &waveform_opt);
800036ee:	4b 6b       	lddpc	r11,800037c4 <main+0x148>
800036f0:	0e 9c       	mov	r12,r7
800036f2:	f0 1f 00 36 	mcall	800037c8 <main+0x14c>
	 * We want: (1 / (fPBA / 128)) * RC = 200 ms, hence RC = (fPBA / 128) / 5
	 * to get an interrupt every 10 ms.
	 */
	
		
	tc_write_rc(tc, EXAMPLE_TC_CHANNEL,((sysclk_get_pba_hz() / 128) /5));
800036f6:	e0 6a 00 b3 	mov	r10,179
800036fa:	30 0b       	mov	r11,0
800036fc:	0e 9c       	mov	r12,r7
800036fe:	f0 1f 00 34 	mcall	800037cc <main+0x150>
	// configure the timer interrupt
	tc_configure_interrupts(tc, EXAMPLE_TC_CHANNEL, &tc_interrupt);
80003702:	4b 4a       	lddpc	r10,800037d0 <main+0x154>
80003704:	30 0b       	mov	r11,0
80003706:	0e 9c       	mov	r12,r7
80003708:	f0 1f 00 33 	mcall	800037d4 <main+0x158>
	// Start the timer/counter.
	tc_start(tc, EXAMPLE_TC_CHANNEL);
8000370c:	30 0b       	mov	r11,0
8000370e:	0e 9c       	mov	r12,r7
80003710:	f0 1f 00 32 	mcall	800037d8 <main+0x15c>
// 	while (at86rfx_init() != AT86RFX_SUCCESS) {
//  	 		escribir_linea_pc("Modulo RF:\tFAILED\r\n");
//  	 	}
//  		escribir_linea_pc("Modulo RF:\tPASS\r\n");
 
	iniciarAT86RF212();
80003714:	f0 1f 00 32 	mcall	800037dc <main+0x160>
	iniciarAT86();
80003718:	f0 1f 00 32 	mcall	800037e0 <main+0x164>
	register_value = pal_trx_reg_read(RG_PART_NUM);//pedido de identificacion del modulo. Debe devolver 0x07
8000371c:	31 cc       	mov	r12,28
8000371e:	f0 1f 00 32 	mcall	800037e4 <main+0x168>
80003722:	4b 28       	lddpc	r8,800037e8 <main+0x16c>
80003724:	b0 8c       	st.b	r8[0x0],r12

	if (register_value == PART_NUM_AT86RF212) 
80003726:	30 78       	mov	r8,7
80003728:	f0 0c 18 00 	cp.b	r12,r8
8000372c:	c0 51       	brne	80003736 <main+0xba>
 		escribir_linea_pc("Modulo RF:\tPASS\r\n");
8000372e:	4b 0c       	lddpc	r12,800037ec <main+0x170>
80003730:	f0 1f 00 30 	mcall	800037f0 <main+0x174>
80003734:	c0 48       	rjmp	8000373c <main+0xc0>
	else
		escribir_linea_pc("Modulo RF:\tFAILED\r\n"); 			
80003736:	4b 0c       	lddpc	r12,800037f4 <main+0x178>
80003738:	f0 1f 00 2e 	mcall	800037f0 <main+0x174>
	escribir_linea_pc(register_value);
8000373c:	4a b8       	lddpc	r8,800037e8 <main+0x16c>
8000373e:	11 8c       	ld.ub	r12,r8[0x0]
80003740:	f0 1f 00 2c 	mcall	800037f0 <main+0x174>
	
	//Inicializacion del sensor de temp
	
	init_i2c_pins();
80003744:	f0 1f 00 2d 	mcall	800037f8 <main+0x17c>
	init_i2c_module();
80003748:	f0 1f 00 2d 	mcall	800037fc <main+0x180>
	//iniciarAT86();
	//------------------Fin de conguracion
	
	escribir_linea_pc("TESIS TUCUMAN 2015\n\r");
8000374c:	4a dc       	lddpc	r12,80003800 <main+0x184>
8000374e:	f0 1f 00 29 	mcall	800037f0 <main+0x174>
	escribir_linea_pc("- - - B u e n a s - - - \n\r");
80003752:	4a dc       	lddpc	r12,80003804 <main+0x188>
80003754:	f0 1f 00 27 	mcall	800037f0 <main+0x174>
	//irq_status=pal_trx_reg_read(RG_IRQ_STATUS);
	//txTrama(0xff,tx_buffer,8);
// 	if (getStateAT86RF212()==CMD_PLL_ON)
// 	{
		
		at86rfx_tx_frame(tx_buffer);
80003758:	4a c5       	lddpc	r5,80003808 <main+0x18c>
		pal_trx_reg_write(RG_TRX_STATE,CMD_TX_START);
8000375a:	30 26       	mov	r6,2
		while(getStateAT86RF212()!=CMD_TX_START);
8000375c:	30 27       	mov	r7,2
		pal_trx_reg_write(RG_TRX_STATE,CMD_RX_ON);
8000375e:	30 64       	mov	r4,6
	//irq_status=pal_trx_reg_read(RG_IRQ_STATUS);
	//txTrama(0xff,tx_buffer,8);
// 	if (getStateAT86RF212()==CMD_PLL_ON)
// 	{
		
		at86rfx_tx_frame(tx_buffer);
80003760:	0a 9c       	mov	r12,r5
80003762:	f0 1f 00 2b 	mcall	8000380c <main+0x190>
		pal_trx_reg_write(RG_TRX_STATE,CMD_TX_START);
80003766:	0c 9b       	mov	r11,r6
80003768:	0c 9c       	mov	r12,r6
8000376a:	f0 1f 00 2a 	mcall	80003810 <main+0x194>
		while(getStateAT86RF212()!=CMD_TX_START);
8000376e:	f0 1f 00 2a 	mcall	80003814 <main+0x198>
80003772:	ee 0c 18 00 	cp.b	r12,r7
80003776:	cf c1       	brne	8000376e <main+0xf2>
		pal_trx_reg_write(RG_TRX_STATE,CMD_RX_ON);
80003778:	08 9b       	mov	r11,r4
8000377a:	0c 9c       	mov	r12,r6
8000377c:	f0 1f 00 25 	mcall	80003810 <main+0x194>
// 			if (cola_PC_nr >= tamano_cola)
// 				cola_PC_nr = 0;
// 		}
// 		
// 		delay_ms(10);
 	}
80003780:	cf 0b       	rjmp	80003760 <main+0xe4>
80003782:	00 00       	add	r0,r0
80003784:	80 00       	ld.sh	r0,r0[0x0]
80003786:	30 b4       	mov	r4,11
80003788:	80 00       	ld.sh	r0,r0[0x0]
8000378a:	35 1c       	mov	r12,81
8000378c:	80 00       	ld.sh	r0,r0[0x0]
8000378e:	34 84       	mov	r4,72
80003790:	80 00       	ld.sh	r0,r0[0x0]
80003792:	35 3c       	mov	r12,83
80003794:	80 00       	ld.sh	r0,r0[0x0]
80003796:	35 d4       	mov	r4,93
80003798:	80 00       	ld.sh	r0,r0[0x0]
8000379a:	34 60       	mov	r0,70
8000379c:	80 00       	ld.sh	r0,r0[0x0]
8000379e:	26 d8       	sub	r8,109
800037a0:	80 00       	ld.sh	r0,r0[0x0]
800037a2:	32 88       	mov	r8,40
800037a4:	80 00       	ld.sh	r0,r0[0x0]
800037a6:	26 58       	sub	r8,101
800037a8:	80 00       	ld.sh	r0,r0[0x0]
800037aa:	32 60       	mov	r0,38
800037ac:	80 00       	ld.sh	r0,r0[0x0]
800037ae:	31 f0       	mov	r0,31
800037b0:	00 00       	add	r0,r0
800037b2:	00 28       	rsub	r8,r0
800037b4:	80 00       	ld.sh	r0,r0[0x0]
800037b6:	22 e8       	sub	r8,46
800037b8:	80 00       	ld.sh	r0,r0[0x0]
800037ba:	23 b8       	sub	r8,59
800037bc:	80 00       	ld.sh	r0,r0[0x0]
800037be:	23 c2       	sub	r2,60
800037c0:	00 00       	add	r0,r0
800037c2:	00 20       	rsub	r0,r0
800037c4:	80 00       	ld.sh	r0,r0[0x0]
800037c6:	3d 48       	mov	r8,-44
800037c8:	80 00       	ld.sh	r0,r0[0x0]
800037ca:	28 e2       	sub	r2,-114
800037cc:	80 00       	ld.sh	r0,r0[0x0]
800037ce:	29 b4       	sub	r4,-101
800037d0:	80 00       	ld.sh	r0,r0[0x0]
800037d2:	3e 04       	mov	r4,-32
800037d4:	80 00       	ld.sh	r0,r0[0x0]
800037d6:	29 e8       	sub	r8,-98
800037d8:	80 00       	ld.sh	r0,r0[0x0]
800037da:	29 7e       	sub	lr,-105
800037dc:	80 00       	ld.sh	r0,r0[0x0]
800037de:	32 f0       	mov	r0,47
800037e0:	80 00       	ld.sh	r0,r0[0x0]
800037e2:	31 94       	mov	r4,25
800037e4:	80 00       	ld.sh	r0,r0[0x0]
800037e6:	30 1c       	mov	r12,1
800037e8:	00 00       	add	r0,r0
800037ea:	01 37       	ld.ub	r7,r0++
800037ec:	80 00       	ld.sh	r0,r0[0x0]
800037ee:	3d 88       	mov	r8,-40
800037f0:	80 00       	ld.sh	r0,r0[0x0]
800037f2:	35 6c       	mov	r12,86
800037f4:	80 00       	ld.sh	r0,r0[0x0]
800037f6:	3d 9c       	mov	r12,-39
800037f8:	80 00       	ld.sh	r0,r0[0x0]
800037fa:	34 b0       	mov	r0,75
800037fc:	80 00       	ld.sh	r0,r0[0x0]
800037fe:	35 80       	mov	r0,88
80003800:	80 00       	ld.sh	r0,r0[0x0]
80003802:	3d b0       	mov	r0,-37
80003804:	80 00       	ld.sh	r0,r0[0x0]
80003806:	3d c8       	mov	r8,-36
80003808:	00 00       	add	r0,r0
8000380a:	00 18       	sub	r8,r0
8000380c:	80 00       	ld.sh	r0,r0[0x0]
8000380e:	2f 78       	sub	r8,-9
80003810:	80 00       	ld.sh	r0,r0[0x0]
80003812:	2f b0       	sub	r0,-5
80003814:	80 00       	ld.sh	r0,r0[0x0]
80003816:	31 7c       	mov	r12,23

Disassembly of section .exception:

80003a00 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
80003a00:	c0 08       	rjmp	80003a00 <_evba>
	...

80003a04 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
80003a04:	c0 08       	rjmp	80003a04 <_handle_TLB_Multiple_Hit>
	...

80003a08 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
80003a08:	c0 08       	rjmp	80003a08 <_handle_Bus_Error_Data_Fetch>
	...

80003a0c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
80003a0c:	c0 08       	rjmp	80003a0c <_handle_Bus_Error_Instruction_Fetch>
	...

80003a10 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
80003a10:	c0 08       	rjmp	80003a10 <_handle_NMI>
	...

80003a14 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
80003a14:	c0 08       	rjmp	80003a14 <_handle_Instruction_Address>
	...

80003a18 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
80003a18:	c0 08       	rjmp	80003a18 <_handle_ITLB_Protection>
	...

80003a1c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
80003a1c:	c0 08       	rjmp	80003a1c <_handle_Breakpoint>
	...

80003a20 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
80003a20:	c0 08       	rjmp	80003a20 <_handle_Illegal_Opcode>
	...

80003a24 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
80003a24:	c0 08       	rjmp	80003a24 <_handle_Unimplemented_Instruction>
	...

80003a28 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
80003a28:	c0 08       	rjmp	80003a28 <_handle_Privilege_Violation>
	...

80003a2c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
80003a2c:	c0 08       	rjmp	80003a2c <_handle_Floating_Point>
	...

80003a30 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
80003a30:	c0 08       	rjmp	80003a30 <_handle_Coprocessor_Absent>
	...

80003a34 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
80003a34:	c0 08       	rjmp	80003a34 <_handle_Data_Address_Read>
	...

80003a38 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
80003a38:	c0 08       	rjmp	80003a38 <_handle_Data_Address_Write>
	...

80003a3c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
80003a3c:	c0 08       	rjmp	80003a3c <_handle_DTLB_Protection_Read>
	...

80003a40 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
80003a40:	c0 08       	rjmp	80003a40 <_handle_DTLB_Protection_Write>
	...

80003a44 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
80003a44:	c0 08       	rjmp	80003a44 <_handle_DTLB_Modified>
	...

80003a50 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
80003a50:	c0 08       	rjmp	80003a50 <_handle_ITLB_Miss>
	...

80003a60 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
80003a60:	c0 08       	rjmp	80003a60 <_handle_DTLB_Miss_Read>
	...

80003a70 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
80003a70:	c0 08       	rjmp	80003a70 <_handle_DTLB_Miss_Write>
	...

80003b00 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
80003b00:	c0 08       	rjmp	80003b00 <_handle_Supervisor_Call>
80003b02:	d7 03       	nop

80003b04 <_int0>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80003b04:	30 0c       	mov	r12,0
80003b06:	fe b0 f6 13 	rcall	8000272c <_get_interrupt_handler>
80003b0a:	58 0c       	cp.w	r12,0
80003b0c:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80003b10:	d6 03       	rete

80003b12 <_int1>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80003b12:	30 1c       	mov	r12,1
80003b14:	fe b0 f6 0c 	rcall	8000272c <_get_interrupt_handler>
80003b18:	58 0c       	cp.w	r12,0
80003b1a:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80003b1e:	d6 03       	rete

80003b20 <_int2>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80003b20:	30 2c       	mov	r12,2
80003b22:	fe b0 f6 05 	rcall	8000272c <_get_interrupt_handler>
80003b26:	58 0c       	cp.w	r12,0
80003b28:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80003b2c:	d6 03       	rete

80003b2e <_int3>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80003b2e:	30 3c       	mov	r12,3
80003b30:	fe b0 f5 fe 	rcall	8000272c <_get_interrupt_handler>
80003b34:	58 0c       	cp.w	r12,0
80003b36:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80003b3a:	d6 03       	rete
80003b3c:	d7 03       	nop
80003b3e:	d7 03       	nop
80003b40:	d7 03       	nop
80003b42:	d7 03       	nop
80003b44:	d7 03       	nop
80003b46:	d7 03       	nop
80003b48:	d7 03       	nop
80003b4a:	d7 03       	nop
80003b4c:	d7 03       	nop
80003b4e:	d7 03       	nop
80003b50:	d7 03       	nop
80003b52:	d7 03       	nop
80003b54:	d7 03       	nop
80003b56:	d7 03       	nop
80003b58:	d7 03       	nop
80003b5a:	d7 03       	nop
80003b5c:	d7 03       	nop
80003b5e:	d7 03       	nop
80003b60:	d7 03       	nop
80003b62:	d7 03       	nop
80003b64:	d7 03       	nop
80003b66:	d7 03       	nop
80003b68:	d7 03       	nop
80003b6a:	d7 03       	nop
80003b6c:	d7 03       	nop
80003b6e:	d7 03       	nop
80003b70:	d7 03       	nop
80003b72:	d7 03       	nop
80003b74:	d7 03       	nop
80003b76:	d7 03       	nop
80003b78:	d7 03       	nop
80003b7a:	d7 03       	nop
80003b7c:	d7 03       	nop
80003b7e:	d7 03       	nop
80003b80:	d7 03       	nop
80003b82:	d7 03       	nop
80003b84:	d7 03       	nop
80003b86:	d7 03       	nop
80003b88:	d7 03       	nop
80003b8a:	d7 03       	nop
80003b8c:	d7 03       	nop
80003b8e:	d7 03       	nop
80003b90:	d7 03       	nop
80003b92:	d7 03       	nop
80003b94:	d7 03       	nop
80003b96:	d7 03       	nop
80003b98:	d7 03       	nop
80003b9a:	d7 03       	nop
80003b9c:	d7 03       	nop
80003b9e:	d7 03       	nop
80003ba0:	d7 03       	nop
80003ba2:	d7 03       	nop
80003ba4:	d7 03       	nop
80003ba6:	d7 03       	nop
80003ba8:	d7 03       	nop
80003baa:	d7 03       	nop
80003bac:	d7 03       	nop
80003bae:	d7 03       	nop
80003bb0:	d7 03       	nop
80003bb2:	d7 03       	nop
80003bb4:	d7 03       	nop
80003bb6:	d7 03       	nop
80003bb8:	d7 03       	nop
80003bba:	d7 03       	nop
80003bbc:	d7 03       	nop
80003bbe:	d7 03       	nop
80003bc0:	d7 03       	nop
80003bc2:	d7 03       	nop
80003bc4:	d7 03       	nop
80003bc6:	d7 03       	nop
80003bc8:	d7 03       	nop
80003bca:	d7 03       	nop
80003bcc:	d7 03       	nop
80003bce:	d7 03       	nop
80003bd0:	d7 03       	nop
80003bd2:	d7 03       	nop
80003bd4:	d7 03       	nop
80003bd6:	d7 03       	nop
80003bd8:	d7 03       	nop
80003bda:	d7 03       	nop
80003bdc:	d7 03       	nop
80003bde:	d7 03       	nop
80003be0:	d7 03       	nop
80003be2:	d7 03       	nop
80003be4:	d7 03       	nop
80003be6:	d7 03       	nop
80003be8:	d7 03       	nop
80003bea:	d7 03       	nop
80003bec:	d7 03       	nop
80003bee:	d7 03       	nop
80003bf0:	d7 03       	nop
80003bf2:	d7 03       	nop
80003bf4:	d7 03       	nop
80003bf6:	d7 03       	nop
80003bf8:	d7 03       	nop
80003bfa:	d7 03       	nop
80003bfc:	d7 03       	nop
80003bfe:	d7 03       	nop
