void arc_init_IRQ(void)\r\n{\r\nunsigned int tmp;\r\nstruct irq_build {\r\n#ifdef CONFIG_CPU_BIG_ENDIAN\r\nunsigned int pad:3, firq:1, prio:4, exts:8, irqs:8, ver:8;\r\n#else\r\nunsigned int ver:8, irqs:8, exts:8, prio:4, firq:1, pad:3;\r\n#endif\r\n} irq_bcr;\r\nstruct aux_irq_ctrl {\r\n#ifdef CONFIG_CPU_BIG_ENDIAN\r\nunsigned int res3:18, save_idx_regs:1, res2:1,\r\nsave_u_to_u:1, save_lp_regs:1, save_blink:1,\r\nres:4, save_nr_gpr_pairs:5;\r\n#else\r\nunsigned int save_nr_gpr_pairs:5, res:4,\r\nsave_blink:1, save_lp_regs:1, save_u_to_u:1,\r\nres2:1, save_idx_regs:1, res3:18;\r\n#endif\r\n} ictrl;\r\n*(unsigned int *)&ictrl = 0;\r\nictrl.save_nr_gpr_pairs = 6;\r\nictrl.save_blink = 1;\r\nictrl.save_lp_regs = 1;\r\nictrl.save_u_to_u = 0;\r\nictrl.save_idx_regs = 1;\r\nWRITE_AUX(AUX_IRQ_CTRL, ictrl);\r\nREAD_BCR(ARC_REG_IRQ_BCR, irq_bcr);\r\nirq_prio = irq_bcr.prio;\r\npr_info("archs-intc\t: %d priority levels (default %d)%s\n",\r\nirq_prio + 1, irq_prio,\r\nirq_bcr.firq ? " FIRQ (not used)":"");\r\ntmp = read_aux_reg(0xa);\r\ntmp |= STATUS_AD_MASK | (irq_prio << 1);\r\ntmp &= ~STATUS_IE_MASK;\r\nasm volatile("flag %0 \n"::"r"(tmp));\r\n}\r\nstatic void arcv2_irq_mask(struct irq_data *data)\r\n{\r\nwrite_aux_reg(AUX_IRQ_SELECT, data->irq);\r\nwrite_aux_reg(AUX_IRQ_ENABLE, 0);\r\n}\r\nstatic void arcv2_irq_unmask(struct irq_data *data)\r\n{\r\nwrite_aux_reg(AUX_IRQ_SELECT, data->irq);\r\nwrite_aux_reg(AUX_IRQ_ENABLE, 1);\r\n}\r\nvoid arcv2_irq_enable(struct irq_data *data)\r\n{\r\nwrite_aux_reg(AUX_IRQ_SELECT, data->irq);\r\nwrite_aux_reg(AUX_IRQ_PRIORITY, irq_prio);\r\nwrite_aux_reg(AUX_IRQ_ENABLE, 1);\r\n}\r\nstatic int arcv2_irq_map(struct irq_domain *d, unsigned int irq,\r\nirq_hw_number_t hw)\r\n{\r\nif (hw < 24) {\r\nirq_set_percpu_devid(irq);\r\nirq_set_chip_and_handler(irq, &arcv2_irq_chip, handle_percpu_irq);\r\n} else {\r\nirq_set_chip_and_handler(irq, &arcv2_irq_chip, handle_level_irq);\r\n}\r\nreturn 0;\r\n}\r\nstatic int __init\r\ninit_onchip_IRQ(struct device_node *intc, struct device_node *parent)\r\n{\r\nif (parent)\r\npanic("DeviceTree incore intc not a root irq controller\n");\r\nroot_domain = irq_domain_add_legacy(intc, NR_CPU_IRQS, 0, 0,\r\n&arcv2_irq_ops, NULL);\r\nif (!root_domain)\r\npanic("root irq domain not avail\n");\r\nirq_set_default_host(root_domain);\r\nreturn 0;\r\n}
