#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-612-ga9388a89)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000002842980 .scope module, "And" "And" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 1 "zero";
    .port_info 2 /OUTPUT 1 "saiAnd";
o0000000002897c48 .functor BUFZ 1, C4<z>; HiZ drive
o0000000002897ca8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000002883650 .functor AND 1, o0000000002897c48, o0000000002897ca8, C4<1>, C4<1>;
v000000000288e230_0 .net "branch", 0 0, o0000000002897c48;  0 drivers
v000000000288dab0_0 .net "saiAnd", 0 0, L_0000000002883650;  1 drivers
v000000000288ecd0_0 .net "zero", 0 0, o0000000002897ca8;  0 drivers
S_0000000002842d20 .scope module, "mips" "mips" 3 22;
 .timescale 0 0;
P_0000000002887580 .param/l "w" 0 3 24, +C4<00000000000000000000000000011111>;
L_00000000028f0170 .functor AND 1, v000000000288f590_0, L_0000000002959810, C4<1>, C4<1>;
v00000000028eeb20_0 .net "ALUop", 1 0, L_0000000002883110;  1 drivers
v00000000028ef660_0 .net "branch", 0 0, v000000000288f590_0;  1 drivers
v00000000028efac0_0 .var "clk", 0 0;
v00000000028ee3a0_0 .net "controle", 3 0, L_0000000002883810;  1 drivers
v00000000028ee440_0 .net "dadosEscrita", 31 0, L_000000000285f5b0;  1 drivers
v00000000028ee4e0_0 .net "dadosLeitura1", 31 0, L_00000000028831f0;  1 drivers
v00000000028ee580_0 .net "dadosLeitura2", 31 0, L_0000000002883880;  1 drivers
v00000000028ee620_0 .net "deslocamento", 31 0, L_00000000028f0410;  1 drivers
v00000000028ef2a0_0 .net "endALU", 31 0, L_0000000002883340;  1 drivers
v00000000028ef340_0 .net "endEntrada", 31 0, L_00000000028f0aa0;  1 drivers
v00000000028ef020_0 .net "endSaida", 31 0, v00000000028eff20_0;  1 drivers
v00000000028ee6c0_0 .net "escreveMem", 0 0, L_00000000028835e0;  1 drivers
v00000000028ee800_0 .net "escreveReg", 0 0, L_0000000002882fc0;  1 drivers
v00000000028ef200_0 .net "extSinal", 31 0, L_0000000002883960;  1 drivers
v00000000028ef3e0_0 .net "instrucao", 31 0, L_0000000002883570;  1 drivers
v00000000028ee760_0 .net "leMem", 0 0, L_0000000002883260;  1 drivers
v00000000028eebc0_0 .net "leituraDados", 31 0, L_000000000285f3f0;  1 drivers
v00000000028ef5c0_0 .net "mALU", 31 0, L_00000000028832d0;  1 drivers
v00000000028eec60_0 .net "memparaReg", 0 0, L_0000000002883e30;  1 drivers
v00000000028efc00_0 .net "origALU", 0 0, L_0000000002883030;  1 drivers
v00000000028ef7a0_0 .net "proxEndereco", 31 0, L_00000000028eef80;  1 drivers
v00000000028ef8e0_0 .net "regDst", 0 0, L_0000000002883d50;  1 drivers
v00000000028eee40_0 .net "regEscrita", 4 0, L_0000000002883c00;  1 drivers
v00000000028eed00_0 .net "resultadoSoma", 31 0, L_00000000028f0090;  1 drivers
v00000000028eeda0_0 .net "saidaAND", 0 0, L_00000000028f0170;  1 drivers
v00000000028eeee0_0 .net "zero", 0 0, L_0000000002959810;  1 drivers
L_00000000028ef840 .part L_0000000002883570, 26, 6;
L_00000000028ef980 .part L_0000000002883570, 16, 5;
L_00000000028efa20 .part L_0000000002883570, 11, 5;
L_00000000029584b0 .part L_0000000002883570, 0, 6;
L_0000000002959b30 .part L_0000000002883570, 21, 5;
L_0000000002959ef0 .part L_0000000002883570, 16, 5;
L_0000000002958f50 .part L_0000000002883570, 0, 16;
S_0000000002855870 .scope module, "ALU" "ALU" 3 126, 4 1 0, S_0000000002842d20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dadosLe1";
    .port_info 1 /INPUT 32 "muxOut";
    .port_info 2 /INPUT 4 "controlOut";
    .port_info 3 /OUTPUT 32 "aluOut";
    .port_info 4 /OUTPUT 1 "zr";
L_0000000002883340 .functor BUFZ 32, v000000000288f310_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000002900118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000288eff0_0 .net/2u *"_s2", 31 0, L_0000000002900118;  1 drivers
v000000000288ef50_0 .net "aluOut", 31 0, L_0000000002883340;  alias, 1 drivers
v000000000288dd30_0 .net "controlOut", 3 0, L_0000000002883810;  alias, 1 drivers
v000000000288f130_0 .net "dadosLe1", 31 0, L_00000000028831f0;  alias, 1 drivers
v000000000288f310_0 .var "eA", 31 0;
v000000000288ed70_0 .net "muxOut", 31 0, L_00000000028832d0;  alias, 1 drivers
v000000000288e870_0 .net "zr", 0 0, L_0000000002959810;  alias, 1 drivers
E_0000000002887b40 .event edge, v000000000288dd30_0;
L_0000000002959810 .cmp/eq 32, v000000000288f310_0, L_0000000002900118;
S_0000000002855a00 .scope module, "adiciona" "adiciona" 3 155, 5 1 0, S_0000000002842d20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "proxEnd";
    .port_info 1 /INPUT 32 "desl";
    .port_info 2 /OUTPUT 32 "result";
L_00000000028f0090 .functor BUFZ 32, v000000000288ddd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000288e2d0_0 .net "desl", 31 0, L_00000000028f0410;  alias, 1 drivers
v000000000288f270_0 .net "proxEnd", 31 0, L_00000000028eef80;  alias, 1 drivers
v000000000288ddd0_0 .var "res", 31 0;
v000000000288de70_0 .net "result", 31 0, L_00000000028f0090;  alias, 1 drivers
E_0000000002887d40 .event edge, v000000000288e2d0_0, v000000000288f270_0;
S_0000000002846de0 .scope module, "control" "controle" 3 79, 6 1 0, S_0000000002842d20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "inst";
    .port_info 1 /OUTPUT 1 "regD";
    .port_info 2 /OUTPUT 1 "oriALU";
    .port_info 3 /OUTPUT 1 "memReg";
    .port_info 4 /OUTPUT 1 "escReg";
    .port_info 5 /OUTPUT 1 "lMem";
    .port_info 6 /OUTPUT 1 "escMem";
    .port_info 7 /OUTPUT 1 "br";
    .port_info 8 /OUTPUT 2 "ALUo";
L_0000000002883d50 .functor BUFZ 1, v00000000028ebba0_0, C4<0>, C4<0>, C4<0>;
L_0000000002883030 .functor BUFZ 1, v00000000028ec780_0, C4<0>, C4<0>, C4<0>;
L_0000000002883e30 .functor BUFZ 1, v00000000028ecb40_0, C4<0>, C4<0>, C4<0>;
L_0000000002882fc0 .functor BUFZ 1, v000000000288e550_0, C4<0>, C4<0>, C4<0>;
L_0000000002883260 .functor BUFZ 1, v000000000288e730_0, C4<0>, C4<0>, C4<0>;
L_00000000028835e0 .functor BUFZ 1, v000000000288e4b0_0, C4<0>, C4<0>, C4<0>;
L_0000000002883110 .functor BUFZ 2, v000000000288f450_0, C4<00>, C4<00>, C4<00>;
v000000000288f3b0_0 .net "ALUo", 1 0, L_0000000002883110;  alias, 1 drivers
v000000000288f450_0 .var "aO", 1 0;
v000000000288f590_0 .var "b", 0 0;
v000000000288e050_0 .net "br", 0 0, v000000000288f590_0;  alias, 1 drivers
v000000000288e4b0_0 .var "eM", 0 0;
v000000000288e550_0 .var "eR", 0 0;
v000000000288e5f0_0 .net "escMem", 0 0, L_00000000028835e0;  alias, 1 drivers
v000000000288e690_0 .net "escReg", 0 0, L_0000000002882fc0;  alias, 1 drivers
v000000000288f630_0 .net "inst", 5 0, L_00000000028ef840;  1 drivers
v000000000288e730_0 .var "lM", 0 0;
v00000000028645b0_0 .net "lMem", 0 0, L_0000000002883260;  alias, 1 drivers
v00000000028ecb40_0 .var "mR", 0 0;
v00000000028ebb00_0 .net "memReg", 0 0, L_0000000002883e30;  alias, 1 drivers
v00000000028ec780_0 .var "oA", 0 0;
v00000000028eb560_0 .var "opcode", 5 0;
v00000000028ec1e0_0 .net "oriALU", 0 0, L_0000000002883030;  alias, 1 drivers
v00000000028ebba0_0 .var "rD", 0 0;
v00000000028ecf00_0 .net "regD", 0 0, L_0000000002883d50;  alias, 1 drivers
E_0000000002887e00 .event edge, v000000000288f630_0;
S_0000000002846f70 .scope module, "controleALU" "aluControl" 3 98, 7 1 0, S_0000000002842d20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "inst";
    .port_info 1 /INPUT 2 "ALUO";
    .port_info 2 /OUTPUT 4 "controlOut";
L_0000000002883810 .functor BUFZ 4, v00000000028ec960_0, C4<0000>, C4<0000>, C4<0000>;
v00000000028eb240_0 .net "ALUO", 1 0, L_0000000002883110;  alias, 1 drivers
v00000000028ec960_0 .var "c", 3 0;
v00000000028ecbe0_0 .net "controlOut", 3 0, L_0000000002883810;  alias, 1 drivers
v00000000028ecaa0_0 .net "inst", 5 0, L_00000000029584b0;  1 drivers
E_0000000002887840 .event edge, v00000000028ecaa0_0, v000000000288f3b0_0;
S_0000000002844cf0 .scope module, "deslocaEsquerda" "deslocamentEsq" 3 150, 8 1 0, S_0000000002842d20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "sinalExt";
    .port_info 1 /OUTPUT 32 "desl";
L_00000000028f0410 .functor BUFZ 32, v00000000028ec500_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000028ec500_0 .var "d", 31 0;
v00000000028ebc40_0 .net "desl", 31 0, L_00000000028f0410;  alias, 1 drivers
v00000000028ebce0_0 .net "sinalExt", 31 0, L_0000000002883960;  alias, 1 drivers
E_0000000002887fc0 .event edge, v00000000028ebce0_0;
S_0000000002844e80 .scope module, "extensaoSinal" "extensorSinal" 3 114, 9 1 0, S_0000000002842d20;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "inst";
    .port_info 1 /OUTPUT 32 "sinalExt";
L_0000000002883960 .functor BUFZ 32, v00000000028ebd80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000028ebd80_0 .var "e", 31 0;
v00000000028ec5a0_0 .net "inst", 15 0, L_0000000002958f50;  1 drivers
v00000000028ec460_0 .net "sinalExt", 31 0, L_0000000002883960;  alias, 1 drivers
E_0000000002887080 .event edge, v00000000028ec5a0_0;
S_00000000028665c0 .scope module, "instructionMen" "instructionMem" 3 74, 10 1 0, S_0000000002842d20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "endereco";
    .port_info 1 /OUTPUT 32 "instrucaoOut";
L_0000000002883570 .functor BUFZ 32, L_00000000028ef0c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000028eb600_0 .net *"_s0", 31 0, L_00000000028ef0c0;  1 drivers
L_00000000029000d0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000028ecc80_0 .net/2u *"_s2", 31 0, L_00000000029000d0;  1 drivers
v00000000028ec6e0_0 .net *"_s4", 31 0, L_00000000028ef160;  1 drivers
v00000000028ec280_0 .net "endereco", 31 0, v00000000028eff20_0;  alias, 1 drivers
v00000000028ec320 .array "instrucao", 25 0, 31 0;
v00000000028ebe20_0 .net "instrucaoOut", 31 0, L_0000000002883570;  alias, 1 drivers
L_00000000028ef0c0 .array/port v00000000028ec320, L_00000000028ef160;
L_00000000028ef160 .arith/div 32, v00000000028eff20_0, L_00000000029000d0;
S_0000000002866750 .scope module, "memoriaDados" "dataMem" 3 134, 11 1 0, S_0000000002842d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "lMem";
    .port_info 2 /INPUT 1 "escMem";
    .port_info 3 /INPUT 32 "aluOut";
    .port_info 4 /INPUT 32 "dadosLe2";
    .port_info 5 /OUTPUT 32 "leDados";
L_000000000285f3f0 .functor BUFZ 32, v00000000028ebec0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000028eb9c0_0 .net "aluOut", 31 0, L_0000000002883340;  alias, 1 drivers
v00000000028ecd20_0 .net "clock", 0 0, v00000000028efac0_0;  1 drivers
v00000000028ec820 .array "dados", 31 0, 31 0;
v00000000028ec8c0_0 .net "dadosLe2", 31 0, L_0000000002883880;  alias, 1 drivers
v00000000028ecdc0_0 .net "escMem", 0 0, L_00000000028835e0;  alias, 1 drivers
v00000000028ebec0_0 .var "lD", 31 0;
v00000000028eb7e0_0 .net "lMem", 0 0, L_0000000002883260;  alias, 1 drivers
v00000000028eb880_0 .net "leDados", 31 0, L_000000000285f3f0;  alias, 1 drivers
E_0000000002887140 .event posedge, v00000000028ecd20_0;
S_000000000285e4d0 .scope module, "muxALU" "muxALU" 3 119, 12 1 0, S_0000000002842d20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dadosLe2";
    .port_info 1 /INPUT 32 "sinalExt";
    .port_info 2 /INPUT 1 "ALUScr";
    .port_info 3 /OUTPUT 32 "muxOut";
L_00000000028832d0 .functor BUFZ 32, v00000000028ec0a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000028eba60_0 .net "ALUScr", 0 0, L_0000000002883030;  alias, 1 drivers
v00000000028ebf60_0 .net "dadosLe2", 31 0, L_0000000002883880;  alias, 1 drivers
v00000000028ec000_0 .net "muxOut", 31 0, L_00000000028832d0;  alias, 1 drivers
v00000000028ec140_0 .net "sinalExt", 31 0, L_0000000002883960;  alias, 1 drivers
v00000000028ec0a0_0 .var "x", 31 0;
E_00000000028870c0 .event edge, v00000000028ebce0_0, v00000000028ec8c0_0, v00000000028ec1e0_0;
S_000000000285e660 .scope module, "muxDados" "muxData" 3 143, 13 1 0, S_0000000002842d20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "leDados";
    .port_info 1 /INPUT 32 "aluOut";
    .port_info 2 /INPUT 1 "memtoReg";
    .port_info 3 /OUTPUT 32 "dadosEsc";
L_000000000285f5b0 .functor BUFZ 32, v00000000028eb6a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000028ec640_0 .net "aluOut", 31 0, L_0000000002883340;  alias, 1 drivers
v00000000028eb6a0_0 .var "dE", 31 0;
v00000000028ec3c0_0 .net "dadosEsc", 31 0, L_000000000285f5b0;  alias, 1 drivers
v00000000028ece60_0 .net "leDados", 31 0, L_000000000285f3f0;  alias, 1 drivers
v00000000028eb100_0 .net "memtoReg", 0 0, L_0000000002883e30;  alias, 1 drivers
E_0000000002887200 .event edge, v000000000288ef50_0, v00000000028eb880_0, v00000000028ebb00_0;
S_000000000286fbb0 .scope module, "muxEndereco" "muxEndereco" 3 169, 14 1 0, S_0000000002842d20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "proxEnd";
    .port_info 1 /INPUT 32 "result";
    .port_info 2 /INPUT 1 "saiAND";
    .port_info 3 /OUTPUT 32 "endEnt";
L_00000000028f0aa0 .functor BUFZ 32, v00000000028eb2e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000028eb4c0_0 .net "endEnt", 31 0, L_00000000028f0aa0;  alias, 1 drivers
v00000000028eb2e0_0 .var "endereco", 31 0;
v00000000028eca00_0 .net "proxEnd", 31 0, L_00000000028eef80;  alias, 1 drivers
v00000000028eb740_0 .net "result", 31 0, L_00000000028f0090;  alias, 1 drivers
v00000000028eb060_0 .net "saiAND", 0 0, L_00000000028f0170;  alias, 1 drivers
E_0000000002887240 .event edge, v000000000288de70_0, v000000000288f270_0, v00000000028eb060_0;
S_000000000286fd40 .scope module, "muxRegistrador" "muxReg" 3 91, 15 1 0, S_0000000002842d20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "inst1";
    .port_info 1 /INPUT 5 "inst2";
    .port_info 2 /INPUT 1 "regD";
    .port_info 3 /OUTPUT 5 "regEsc";
L_0000000002883c00 .functor BUFZ 5, v00000000028eb920_0, C4<00000>, C4<00000>, C4<00000>;
v00000000028eb920_0 .var "escrita", 4 0;
v00000000028eb1a0_0 .net "inst1", 4 0, L_00000000028ef980;  1 drivers
v00000000028eb380_0 .net "inst2", 4 0, L_00000000028efa20;  1 drivers
v00000000028eb420_0 .net "regD", 0 0, L_0000000002883d50;  alias, 1 drivers
v00000000028ee9e0_0 .net "regEsc", 4 0, L_0000000002883c00;  alias, 1 drivers
E_0000000002888540 .event edge, v00000000028eb380_0, v00000000028eb1a0_0, v00000000028ecf00_0;
S_000000000089d540 .scope module, "pc" "contadorPrograma" 3 63, 16 1 0, S_0000000002842d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 32 "endIn";
    .port_info 2 /OUTPUT 32 "endOut";
v00000000028ef480_0 .net "clock", 0 0, v00000000028efac0_0;  alias, 1 drivers
v00000000028efca0_0 .net "endIn", 31 0, L_00000000028f0aa0;  alias, 1 drivers
v00000000028efe80_0 .net "endOut", 31 0, v00000000028eff20_0;  alias, 1 drivers
v00000000028eff20_0 .var "endereco", 31 0;
S_000000000089d6d0 .scope module, "registradores" "registradores" 3 104, 17 1 0, S_0000000002842d20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "regLe1";
    .port_info 1 /INPUT 5 "regLe2";
    .port_info 2 /INPUT 5 "regEsc";
    .port_info 3 /INPUT 32 "dadosEsc";
    .port_info 4 /INPUT 1 "escReg";
    .port_info 5 /OUTPUT 32 "dadosLe1";
    .port_info 6 /OUTPUT 32 "dadosLe2";
L_00000000028831f0 .functor BUFZ 32, v00000000028ee940_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000002883880 .functor BUFZ 32, v00000000028eea80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000028ef520_0 .net "dadosEsc", 31 0, L_000000000285f5b0;  alias, 1 drivers
v00000000028ee080_0 .net "dadosLe1", 31 0, L_00000000028831f0;  alias, 1 drivers
v00000000028efde0_0 .net "dadosLe2", 31 0, L_0000000002883880;  alias, 1 drivers
v00000000028efb60_0 .net "escReg", 0 0, L_0000000002882fc0;  alias, 1 drivers
v00000000028ee8a0_0 .net "regEsc", 4 0, L_0000000002883c00;  alias, 1 drivers
v00000000028ee940_0 .var "regL1", 31 0;
v00000000028eea80_0 .var "regL2", 31 0;
v00000000028ee120_0 .net "regLe1", 4 0, L_0000000002959b30;  1 drivers
v00000000028ee1c0_0 .net "regLe2", 4 0, L_0000000002959ef0;  1 drivers
v00000000028efd40 .array "registrador", 31 0, 31 0;
E_0000000002888f40 .event edge, v00000000028ee1c0_0, v00000000028ee120_0;
S_0000000002859820 .scope module, "soma" "soma" 3 69, 18 1 0, S_0000000002842d20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "endSai";
    .port_info 1 /OUTPUT 32 "proxEnd";
L_0000000002900088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000028ef700_0 .net/2u *"_s0", 31 0, L_0000000002900088;  1 drivers
v00000000028ee260_0 .net "endSai", 31 0, v00000000028eff20_0;  alias, 1 drivers
v00000000028ee300_0 .net "proxEnd", 31 0, L_00000000028eef80;  alias, 1 drivers
L_00000000028eef80 .arith/sum 32, v00000000028eff20_0, L_0000000002900088;
    .scope S_000000000089d540;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000028eff20_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_000000000089d540;
T_1 ;
    %wait E_0000000002887140;
    %load/vec4 v00000000028efca0_0;
    %store/vec4 v00000000028eff20_0, 0, 32;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000028665c0;
T_2 ;
    %vpi_call 10 5 "$readmemb", "instrucoes.bin", v00000000028ec320 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000000002846de0;
T_3 ;
    %wait E_0000000002887e00;
    %load/vec4 v000000000288f630_0;
    %store/vec4 v00000000028eb560_0, 0, 6;
    %load/vec4 v00000000028eb560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028ebba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028ec780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028ecb40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000288e550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000288e730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000288e4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000288f590_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000000000288f450_0, 0;
    %jmp T_3.4;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028ebba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028ec780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028ecb40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000288e550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000288e730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000288e4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000288f590_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000288f450_0, 0;
    %jmp T_3.4;
T_3.2 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000028ebba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000028ec780_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000028ecb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000288e550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000288e730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000288e4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000288f590_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000288f450_0, 0;
    %jmp T_3.4;
T_3.3 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000028ebba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028ec780_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000028ecb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000288e550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000288e730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000288e4b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000288f590_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000000000288f450_0, 0;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000000000286fd40;
T_4 ;
    %wait E_0000000002888540;
    %load/vec4 v00000000028eb420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000028eb920_0, 0;
    %jmp T_4.3;
T_4.0 ;
    %load/vec4 v00000000028eb1a0_0;
    %assign/vec4 v00000000028eb920_0, 0;
    %jmp T_4.3;
T_4.1 ;
    %load/vec4 v00000000028eb380_0;
    %assign/vec4 v00000000028eb920_0, 0;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000002846f70;
T_5 ;
    %wait E_0000000002887840;
    %load/vec4 v00000000028eb240_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000028ec960_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000000028eb240_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000000028ec960_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v00000000028ecaa0_0;
    %pushi/vec4 32, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000028eb240_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000028ec960_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v00000000028ecaa0_0;
    %pushi/vec4 34, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000028eb240_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000000028ec960_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v00000000028ecaa0_0;
    %pushi/vec4 36, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000028eb240_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000028ec960_0, 0;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v00000000028ecaa0_0;
    %pushi/vec4 37, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000028eb240_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000000028ec960_0, 0;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v00000000028ecaa0_0;
    %pushi/vec4 42, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000028eb240_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000000028ec960_0, 0;
T_5.12 ;
T_5.11 ;
T_5.9 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000000000089d6d0;
T_6 ;
    %vpi_call 17 8 "$readmemb", "registradores.bin", v00000000028efd40 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000000000089d6d0;
T_7 ;
    %wait E_0000000002888f40;
    %load/vec4 v00000000028ee120_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000028efd40, 4;
    %assign/vec4 v00000000028ee940_0, 0;
    %load/vec4 v00000000028ee1c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000028efd40, 4;
    %assign/vec4 v00000000028eea80_0, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000000000089d6d0;
T_8 ;
    %load/vec4 v00000000028ef520_0;
    %load/vec4 v00000000028ee8a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028efd40, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000000002844e80;
T_9 ;
    %wait E_0000000002887080;
    %load/vec4 v00000000028ec5a0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v00000000028ec5a0_0;
    %pad/u 32;
    %store/vec4 v00000000028ebd80_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v00000000028ec5a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000028ebd80_0, 0, 32;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000000000285e4d0;
T_10 ;
    %wait E_00000000028870c0;
    %load/vec4 v00000000028eba60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000028ec0a0_0, 0;
    %jmp T_10.3;
T_10.0 ;
    %load/vec4 v00000000028ebf60_0;
    %assign/vec4 v00000000028ec0a0_0, 0;
    %jmp T_10.3;
T_10.1 ;
    %load/vec4 v00000000028ec140_0;
    %assign/vec4 v00000000028ec0a0_0, 0;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000002855870;
T_11 ;
    %wait E_0000000002887b40;
    %load/vec4 v000000000288dd30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000288f310_0, 0;
    %jmp T_11.7;
T_11.0 ;
    %load/vec4 v000000000288f130_0;
    %load/vec4 v000000000288ed70_0;
    %and;
    %assign/vec4 v000000000288f310_0, 0;
    %jmp T_11.7;
T_11.1 ;
    %load/vec4 v000000000288f130_0;
    %load/vec4 v000000000288ed70_0;
    %or;
    %assign/vec4 v000000000288f310_0, 0;
    %jmp T_11.7;
T_11.2 ;
    %load/vec4 v000000000288f130_0;
    %load/vec4 v000000000288ed70_0;
    %add;
    %assign/vec4 v000000000288f310_0, 0;
    %jmp T_11.7;
T_11.3 ;
    %load/vec4 v000000000288f130_0;
    %load/vec4 v000000000288ed70_0;
    %sub;
    %assign/vec4 v000000000288f310_0, 0;
    %jmp T_11.7;
T_11.4 ;
    %load/vec4 v000000000288f130_0;
    %load/vec4 v000000000288ed70_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_11.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.9, 8;
T_11.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.9, 8;
 ; End of false expr.
    %blend;
T_11.9;
    %assign/vec4 v000000000288f310_0, 0;
    %jmp T_11.7;
T_11.5 ;
    %load/vec4 v000000000288f130_0;
    %load/vec4 v000000000288ed70_0;
    %or;
    %inv;
    %assign/vec4 v000000000288f310_0, 0;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000000002866750;
T_12 ;
    %wait E_0000000002887140;
    %load/vec4 v00000000028ecdc0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v00000000028ec8c0_0;
    %ix/getv 3, v00000000028eb9c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000028ec820, 0, 4;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000000028eb7e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.2, 4;
    %ix/getv 4, v00000000028eb9c0_0;
    %load/vec4a v00000000028ec820, 4;
    %store/vec4 v00000000028ebec0_0, 0, 32;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000000000285e660;
T_13 ;
    %wait E_0000000002887200;
    %load/vec4 v00000000028eb100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000028eb6a0_0, 0;
    %jmp T_13.3;
T_13.0 ;
    %load/vec4 v00000000028ece60_0;
    %assign/vec4 v00000000028eb6a0_0, 0;
    %jmp T_13.3;
T_13.1 ;
    %load/vec4 v00000000028ec640_0;
    %assign/vec4 v00000000028eb6a0_0, 0;
    %jmp T_13.3;
T_13.3 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000000002844cf0;
T_14 ;
    %wait E_0000000002887fc0;
    %load/vec4 v00000000028ebce0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000000028ec500_0, 0;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000002855a00;
T_15 ;
    %wait E_0000000002887d40;
    %load/vec4 v000000000288f270_0;
    %load/vec4 v000000000288e2d0_0;
    %add;
    %assign/vec4 v000000000288ddd0_0, 0;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000000000286fbb0;
T_16 ;
    %wait E_0000000002887240;
    %load/vec4 v00000000028eb060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000028eb2e0_0, 0;
    %jmp T_16.3;
T_16.0 ;
    %load/vec4 v00000000028eca00_0;
    %assign/vec4 v00000000028eb2e0_0, 0;
    %jmp T_16.3;
T_16.1 ;
    %load/vec4 v00000000028eb740_0;
    %assign/vec4 v00000000028eb2e0_0, 0;
    %jmp T_16.3;
T_16.3 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000000002842d20;
T_17 ;
    %delay 1, 0;
    %load/vec4 v00000000028efac0_0;
    %inv;
    %assign/vec4 v00000000028efac0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0000000002842d20;
T_18 ;
    %vpi_call 3 182 "$monitor", "Instrucao: %b \012", v00000000028ef3e0_0 {0 0 0};
    %vpi_call 3 186 "$dumpfile", "mips.vcd" {0 0 0};
    %vpi_call 3 187 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028efac0_0, 0, 1;
    %delay 16, 0;
    %vpi_call 3 191 "$finish" {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "./and.v";
    "mips.v";
    "./ALU.v";
    "./adiciona.v";
    "./controle.v";
    "./aluControl.v";
    "./deslocamentEsq.v";
    "./extensorSinal.v";
    "./instructionMem.v";
    "./dataMem.v";
    "./muxALU.v";
    "./muxData.v";
    "./muxEndereco.v";
    "./muxReg.v";
    "./contadorPrograma.v";
    "./registradores.v";
    "./soma.v";
