$date
	Sat Oct 22 19:00:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#779048
b1111 !
1"
#779050
b1111 &
b1111 %
1$
#779051
0"
#779054
b101110 &
b101110 %
#779058
b10111 &
b10111 %
#779062
b1000110 &
b1000110 %
#779066
b100011 &
b100011 %
#779070
b1101010 &
b1101010 %
#779074
b110101 &
b110101 %
#779078
b10100000 &
b10100000 %
#779082
b1010000 &
b1010000 %
#779086
b101000 &
b101000 %
#779090
b10100 &
b10100 %
#779094
b1010 &
b1010 %
#779098
b101 &
b101 %
#779102
b10000 &
b10000 %
#779106
b1000 &
b1000 %
#779110
b100 &
b100 %
#779114
b10 &
b10 %
#779118
b1 &
1#
b1 %
#779122
b0 &
b0 %
0#
0$
#1839736
b10000 !
1"
#1839738
b10000 &
b10000 %
1$
#1839739
0"
#1839742
b1000 &
b1000 %
#1839746
b100 &
b100 %
#1839750
b10 &
b10 %
#1839754
b1 &
b1 %
1#
#1839758
b0 &
0#
b0 %
0$
#2771991
b10100 !
1"
#2771994
b10100 &
b10100 %
1$
#2771995
0"
#2771998
b1010 &
b1010 %
#2772002
b101 &
b101 %
#2772006
b10000 &
b10000 %
#2772010
b1000 &
b1000 %
#2772014
b100 &
b100 %
#2772018
b10 &
b10 %
#2772022
b1 &
1#
b1 %
#2772026
b0 &
b0 %
0#
0$
#4500012
