

================================================================
== Vitis HLS Report for 'lu_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5'
================================================================
* Date:           Tue May  6 11:35:43 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        lu
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.330 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        2|     7810|  10.000 ns|  39.050 us|    2|  7810|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_17_4_VITIS_LOOP_18_5  |        0|     7808|        14|          5|          1|  0 ~ 1560|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      356|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    11|      769|      807|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      129|    -|
|Register             |        -|     -|      591|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    11|     1360|     1292|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |dmul_64ns_64ns_64_5_max_dsp_1_U11   |dmul_64ns_64ns_64_5_max_dsp_1   |        0|   8|  312|  109|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U10  |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  457|  698|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|  11|  769|  807|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln17_1_fu_180_p2    |         +|   0|  0|  18|          11|           1|
    |add_ln17_fu_192_p2      |         +|   0|  0|  71|          64|           1|
    |add_ln18_fu_311_p2      |         +|   0|  0|  13|           6|           1|
    |add_ln19_1_fu_227_p2    |         +|   0|  0|  18|          11|          11|
    |add_ln19_2_fu_269_p2    |         +|   0|  0|  17|          11|          11|
    |add_ln19_3_fu_275_p2    |         +|   0|  0|  17|          11|          11|
    |add_ln19_fu_247_p2      |         +|   0|  0|  18|          11|          11|
    |addr_cmp_fu_300_p2      |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln17_fu_175_p2     |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln18_fu_198_p2     |      icmp|   0|  0|  10|           6|           6|
    |reuse_select_fu_324_p3  |    select|   0|  0|  63|           1|          64|
    |select_ln17_fu_211_p3   |    select|   0|  0|  63|           1|          64|
    |select_ln8_fu_203_p3    |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 356|         210|         259|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |A_address0               |  26|          5|   11|         55|
    |ap_NS_fsm                |  31|          6|    1|          6|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |indvar_flatten_fu_78     |   9|          2|   11|         22|
    |j_fu_74                  |   9|          2|   64|        128|
    |k_fu_70                  |   9|          2|    6|         12|
    |reuse_addr_reg_fu_62     |   9|          2|   64|        128|
    |reuse_reg_fu_66          |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 129|         27|  224|        485|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |A_addr_reg_447                    |  11|   0|   11|          0|
    |A_addr_reg_447_pp0_iter2_reg      |  11|   0|   11|          0|
    |A_load_1_reg_432                  |  64|   0|   64|          0|
    |A_load_2_reg_457                  |  64|   0|   64|          0|
    |A_load_reg_427                    |  64|   0|   64|          0|
    |add_ln19_reg_417                  |  11|   0|   11|          0|
    |addr_cmp_reg_452                  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   5|   0|    5|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |bitcast_ln19_3_reg_472            |  64|   0|   64|          0|
    |icmp_ln17_reg_395                 |   1|   0|    1|          0|
    |indvar_flatten_fu_78              |  11|   0|   11|          0|
    |j_fu_74                           |  64|   0|   64|          0|
    |k_fu_70                           |   6|   0|    6|          0|
    |mul1_reg_462                      |  64|   0|   64|          0|
    |reuse_addr_reg_fu_62              |  64|   0|   64|          0|
    |reuse_reg_fu_66                   |  64|   0|   64|          0|
    |select_ln8_reg_399                |   6|   0|    6|          0|
    |trunc_ln19_reg_406                |  11|   0|   11|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 591|   0|  591|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+---------------------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  lu_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  lu_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  lu_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  lu_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  lu_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  lu_Pipeline_VITIS_LOOP_17_4_VITIS_LOOP_18_5|  return value|
|zext_ln8    |   in|    6|     ap_none|                                     zext_ln8|        scalar|
|mul_ln17    |   in|   11|     ap_none|                                     mul_ln17|        scalar|
|j_3         |   in|    6|     ap_none|                                          j_3|        scalar|
|add_ln15    |   in|   11|     ap_none|                                     add_ln15|        scalar|
|A_address0  |  out|   11|   ap_memory|                                            A|         array|
|A_ce0       |  out|    1|   ap_memory|                                            A|         array|
|A_we0       |  out|    1|   ap_memory|                                            A|         array|
|A_d0        |  out|   64|   ap_memory|                                            A|         array|
|A_q0        |   in|   64|   ap_memory|                                            A|         array|
+------------+-----+-----+------------+---------------------------------------------+--------------+

