
---------- Begin Simulation Statistics ----------
final_tick                                84649645500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 279701                       # Simulator instruction rate (inst/s)
host_mem_usage                                 687924                       # Number of bytes of host memory used
host_op_rate                                   280250                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   357.52                       # Real time elapsed on the host
host_tick_rate                              236766099                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196369                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.084650                       # Number of seconds simulated
sim_ticks                                 84649645500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.618093                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095618                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103652                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81391                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728113                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                293                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             998                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              705                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478229                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65356                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196369                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.692993                       # CPI: cycles per instruction
system.cpu.discardedOps                        190811                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610570                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403312                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001630                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        36732061                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.590670                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        169299291                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531437     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693580     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950614     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196369                       # Class of committed instruction
system.cpu.tickCycles                       132567230                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       128202                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        273004                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          168                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       708551                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         7436                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1417853                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           7444                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  84649645500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              53611                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        89055                       # Transaction distribution
system.membus.trans_dist::CleanEvict            39130                       # Transaction distribution
system.membus.trans_dist::ReadExReq             91208                       # Transaction distribution
system.membus.trans_dist::ReadExResp            91207                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         53611                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       417822                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 417822                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     29935744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                29935744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            144819                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  144819    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              144819                       # Request fanout histogram
system.membus.respLayer1.occupancy         1357189500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1019849500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  84649645500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            420057                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       743139                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          304                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           99838                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           289245                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          289244                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           542                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       419515                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1388                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2125766                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2127154                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       108288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    174443904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              174552192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          134730                       # Total snoops (count)
system.tol2bus.snoopTraffic                  11399040                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           844032                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009028                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.094687                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 836420     99.10%     99.10% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7604      0.90%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             844032                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2017702500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1771899995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1355000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  84649645500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  119                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               564359                       # number of demand (read+write) hits
system.l2.demand_hits::total                   564478                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 119                       # number of overall hits
system.l2.overall_hits::.cpu.data              564359                       # number of overall hits
system.l2.overall_hits::total                  564478                       # number of overall hits
system.l2.demand_misses::.cpu.inst                423                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             144401                       # number of demand (read+write) misses
system.l2.demand_misses::total                 144824                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               423                       # number of overall misses
system.l2.overall_misses::.cpu.data            144401                       # number of overall misses
system.l2.overall_misses::total                144824                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     37106000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  13192195500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13229301500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     37106000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  13192195500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13229301500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              542                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           708760                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               709302                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             542                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          708760                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              709302                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.780443                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.203738                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.204178                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.780443                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.203738                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.204178                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 87721.040189                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 91358.061925                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91347.438960                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 87721.040189                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 91358.061925                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91347.438960                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               89055                       # number of writebacks
system.l2.writebacks::total                     89055                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           423                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        144396                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            144819                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          423                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       144396                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           144819                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32876000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  11747896000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11780772000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32876000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  11747896000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11780772000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.780443                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.203730                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.204171                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.780443                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.203730                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.204171                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77721.040189                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81358.874207                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81348.248503                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77721.040189                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81358.874207                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81348.248503                       # average overall mshr miss latency
system.l2.replacements                         134730                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       654084                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           654084                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       654084                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       654084                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          291                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              291                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          291                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          291                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          899                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           899                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            198037                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                198037                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           91208                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               91208                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   8600803000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8600803000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        289245                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            289245                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.315331                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.315331                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 94298.778616                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94298.778616                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        91208                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          91208                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7688733000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7688733000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.315331                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.315331                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84298.888255                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84298.888255                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            119                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                119                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          423                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              423                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     37106000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     37106000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          542                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            542                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.780443                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.780443                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 87721.040189                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87721.040189                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          423                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          423                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32876000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32876000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.780443                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.780443                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77721.040189                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77721.040189                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        366322                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            366322                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        53193                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           53193                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4591392500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4591392500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       419515                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        419515                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.126796                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.126796                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86315.727633                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86315.727633                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        53188                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        53188                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4059163000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4059163000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.126785                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.126785                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76317.270813                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76317.270813                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  84649645500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15889.601288                       # Cycle average of tags in use
system.l2.tags.total_refs                     1416780                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    151114                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.375571                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     130.074611                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        56.784721                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15702.741956                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007939                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003466                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.958419                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.969824                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          160                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1355                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7888                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6929                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1568799                       # Number of tag accesses
system.l2.tags.data_accesses                  1568799                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  84649645500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          54144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       18482560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18536704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        54144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         54144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     11399040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        11399040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             423                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          144395                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              144818                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        89055                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              89055                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            639625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         218341848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             218981472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       639625                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           639625                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      134661403                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            134661403                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      134661403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           639625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        218341848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            353642875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    177902.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       846.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    286674.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009461673500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        10501                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        10501                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              527733                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             167593                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      144819                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      89055                       # Number of write requests accepted
system.mem_ctrls.readBursts                    289638                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   178110                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2118                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   208                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             17658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             19426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             17305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             19282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             18082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            17203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            17164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             10224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             11316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             11644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             10818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             12456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             11746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             11628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             12647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             11514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            10722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            10446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10000                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.32                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5526623500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1437600000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10917623500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19221.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37971.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   228339                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  136884                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.42                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                289638                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               178110                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  123204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  123608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   20578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   20117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  10626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  10640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  12416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  10587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  10540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  10511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       100171                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    297.334758                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   198.380777                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   321.647843                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4660      4.65%      4.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        64931     64.82%     69.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8884      8.87%     78.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2636      2.63%     80.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1748      1.75%     82.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1729      1.73%     84.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          721      0.72%     85.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          646      0.64%     85.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14216     14.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       100171                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        10501                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.380059                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.557887                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     85.434688                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         10316     98.24%     98.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          178      1.70%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            2      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         10501                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        10501                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.939910                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.901903                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.153590                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5973     56.88%     56.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               61      0.58%     57.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4013     38.22%     95.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               74      0.70%     96.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              349      3.32%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               22      0.21%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                8      0.08%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         10501                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18401280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  135552                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                11384704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18536832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             11399040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       217.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       134.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    218.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    134.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   84649587500                       # Total gap between requests
system.mem_ctrls.avgGap                     361945.27                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        54144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     18347136                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     11384704                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 639624.651470040786                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 216742029.947426080704                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 134492045.805436968803                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          846                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       288792                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       178110                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     28853500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  10888770000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1950017220250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34105.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37704.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10948387.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            339549840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            180452250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1006254480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          444629160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6681751440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19514897340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      16071866400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        44239400910                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        522.617675                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  41559293500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2826460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  40263892000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            375756780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            199696695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1046638320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          483935760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6681751440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      19985981820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      15675163680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        44448924495                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        525.092860                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  40526978000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2826460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  41296207500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     84649645500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  84649645500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050655                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050655                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050655                       # number of overall hits
system.cpu.icache.overall_hits::total         8050655                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          542                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            542                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          542                       # number of overall misses
system.cpu.icache.overall_misses::total           542                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     39802000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39802000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     39802000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39802000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8051197                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8051197                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8051197                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8051197                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000067                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000067                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000067                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000067                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73435.424354                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73435.424354                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73435.424354                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73435.424354                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          304                       # number of writebacks
system.cpu.icache.writebacks::total               304                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          542                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          542                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          542                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          542                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     39260000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     39260000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     39260000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     39260000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72435.424354                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72435.424354                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72435.424354                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72435.424354                       # average overall mshr miss latency
system.cpu.icache.replacements                    304                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050655                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050655                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          542                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           542                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     39802000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39802000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8051197                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8051197                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73435.424354                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73435.424354                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          542                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          542                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     39260000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     39260000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72435.424354                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72435.424354                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  84649645500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           205.249226                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8051197                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               542                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14854.607011                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   205.249226                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.801755                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.801755                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          238                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16102936                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16102936                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  84649645500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84649645500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  84649645500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51314199                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51314199                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51314763                       # number of overall hits
system.cpu.dcache.overall_hits::total        51314763                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       740302                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         740302                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       748156                       # number of overall misses
system.cpu.dcache.overall_misses::total        748156                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23065401000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23065401000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23065401000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23065401000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52054501                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52054501                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52062919                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52062919                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014222                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014222                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014370                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014370                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 31156.745490                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31156.745490                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 30829.667877                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30829.667877                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       654084                       # number of writebacks
system.cpu.dcache.writebacks::total            654084                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        35497                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35497                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35497                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35497                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       704805                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       704805                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       708760                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       708760                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  19864246500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  19864246500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  20217896000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20217896000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013540                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013540                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013614                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013614                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 28184.031753                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28184.031753                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 28525.729443                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28525.729443                       # average overall mshr miss latency
system.cpu.dcache.replacements                 708247                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40686282                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40686282                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       418140                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        418140                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9312162000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9312162000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41104422                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41104422                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010173                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010173                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22270.440522                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22270.440522                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2580                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2580                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       415560                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       415560                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8747389000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8747389000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010110                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010110                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 21049.641448                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21049.641448                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10627917                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10627917                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       322162                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       322162                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13753239000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13753239000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029421                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029421                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42690.444559                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42690.444559                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        32917                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        32917                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       289245                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       289245                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  11116857500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11116857500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026415                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026415                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 38434.052447                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38434.052447                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          564                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           564                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7854                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7854                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.933001                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.933001                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    353649500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    353649500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469827                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469827                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 89418.331226                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 89418.331226                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  84649645500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.470781                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52023598                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            708759                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.400970                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.470781                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985294                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985294                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          237                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          174                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104834749                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104834749                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  84649645500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84649645500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
