
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={5,rS,rT,offset}                       Premise(F2)
	S3= ICache[addr]={5,rS,rT,offset}                           Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= CP0.ASID=>IMMU.PID                                      Premise(F4)
	S7= IMMU.PID=pid                                            Path(S4,S6)
	S8= PC.Out=>IMMU.IEA                                        Premise(F5)
	S9= IMMU.IEA=addr                                           Path(S5,S8)
	S10= IMMU.Addr={pid,addr}                                   IMMU-Search(S7,S9)
	S11= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S7,S9)
	S12= IMMU.Addr=>IAddrReg.In                                 Premise(F6)
	S13= IAddrReg.In={pid,addr}                                 Path(S10,S12)
	S14= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F7)
	S15= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S11,S14)
	S16= PC.Out=>ICache.IEA                                     Premise(F8)
	S17= ICache.IEA=addr                                        Path(S5,S16)
	S18= ICache.Hit=ICacheHit(addr)                             ICache-Search(S17)
	S19= ICache.Out={5,rS,rT,offset}                            ICache-Search(S17,S3)
	S20= ICache.Out=>IR_IMMU.In                                 Premise(F9)
	S21= IR_IMMU.In={5,rS,rT,offset}                            Path(S19,S20)
	S22= ICache.Out=>ICacheReg.In                               Premise(F10)
	S23= ICacheReg.In={5,rS,rT,offset}                          Path(S19,S22)
	S24= ICache.Hit=>CU_IF.ICacheHit                            Premise(F11)
	S25= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S18,S24)
	S26= ICache.Out=>IR_ID.In                                   Premise(F12)
	S27= IR_ID.In={5,rS,rT,offset}                              Path(S19,S26)
	S28= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F13)
	S29= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F14)
	S30= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F15)
	S31= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F16)
	S32= ICache.Hit=>FU.ICacheHit                               Premise(F17)
	S33= FU.ICacheHit=ICacheHit(addr)                           Path(S18,S32)
	S34= FU.Halt_IF=>CU_IF.Halt                                 Premise(F18)
	S35= FU.Bub_IF=>CU_IF.Bub                                   Premise(F19)
	S36= CtrlASIDIn=0                                           Premise(F20)
	S37= CtrlCP0=0                                              Premise(F21)
	S38= CP0[ASID]=pid                                          CP0-Hold(S0,S37)
	S39= CtrlEPCIn=0                                            Premise(F22)
	S40= CtrlExCodeIn=0                                         Premise(F23)
	S41= CtrlIMMU=0                                             Premise(F24)
	S42= CtrlPC=0                                               Premise(F25)
	S43= CtrlPCInc=1                                            Premise(F26)
	S44= PC[Out]=addr+4                                         PC-Inc(S1,S42,S43)
	S45= PC[CIA]=addr                                           PC-Inc(S1,S42,S43)
	S46= CtrlIAddrReg=0                                         Premise(F27)
	S47= CtrlICache=0                                           Premise(F28)
	S48= ICache[addr]={5,rS,rT,offset}                          ICache-Hold(S3,S47)
	S49= CtrlIR_IMMU=0                                          Premise(F29)
	S50= CtrlICacheReg=0                                        Premise(F30)
	S51= CtrlIR_ID=1                                            Premise(F31)
	S52= [IR_ID]={5,rS,rT,offset}                               IR_ID-Write(S27,S51)
	S53= CtrlIMem=0                                             Premise(F32)
	S54= IMem[{pid,addr}]={5,rS,rT,offset}                      IMem-Hold(S2,S53)
	S55= CtrlIRMux=0                                            Premise(F33)
	S56= CtrlGPR=0                                              Premise(F34)
	S57= CtrlA_EX=0                                             Premise(F35)
	S58= CtrlB_EX=0                                             Premise(F36)
	S59= CtrlIR_EX=0                                            Premise(F37)
	S60= CtrlALUOut_MEM=0                                       Premise(F38)
	S61= CtrlConditionReg_MEM=0                                 Premise(F39)
	S62= CtrlIR_MEM=0                                           Premise(F40)
	S63= CtrlIR_DMMU1=0                                         Premise(F41)
	S64= CtrlIR_WB=0                                            Premise(F42)
	S65= CtrlA_MEM=0                                            Premise(F43)
	S66= CtrlA_WB=0                                             Premise(F44)
	S67= CtrlB_MEM=0                                            Premise(F45)
	S68= CtrlB_WB=0                                             Premise(F46)
	S69= CtrlALUOut_WB=0                                        Premise(F47)
	S70= CtrlConditionReg_DMMU1=0                               Premise(F48)
	S71= CtrlConditionReg_WB=0                                  Premise(F49)
	S72= CtrlIR_DMMU2=0                                         Premise(F50)
	S73= CtrlConditionReg_DMMU2=0                               Premise(F51)
	S74= GPR[rS]=a                                              Premise(F52)
	S75= GPR[rT]=b                                              Premise(F53)

ID	S76= CP0.ASID=pid                                           CP0-Read-ASID(S38)
	S77= PC.Out=addr+4                                          PC-Out(S44)
	S78= PC.CIA=addr                                            PC-Out(S45)
	S79= PC.CIA31_28=addr[31:28]                                PC-Out(S45)
	S80= IR_ID.Out={5,rS,rT,offset}                             IR-Out(S52)
	S81= IR_ID.Out31_26=5                                       IR-Out(S52)
	S82= IR_ID.Out25_21=rS                                      IR-Out(S52)
	S83= IR_ID.Out20_16=rT                                      IR-Out(S52)
	S84= IR_ID.Out15_0=offset                                   IR-Out(S52)
	S85= IR_ID.Out=>FU.IR_ID                                    Premise(F86)
	S86= FU.IR_ID={5,rS,rT,offset}                              Path(S80,S85)
	S87= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F87)
	S88= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F88)
	S89= IR_ID.Out31_26=>CU_ID.Op                               Premise(F89)
	S90= CU_ID.Op=5                                             Path(S81,S89)
	S91= IR_ID.Out25_21=>GPR.RReg1                              Premise(F90)
	S92= GPR.RReg1=rS                                           Path(S82,S91)
	S93= GPR.Rdata1=a                                           GPR-Read(S92,S74)
	S94= IR_ID.Out20_16=>GPR.RReg2                              Premise(F91)
	S95= GPR.RReg2=rT                                           Path(S83,S94)
	S96= GPR.Rdata2=b                                           GPR-Read(S95,S75)
	S97= GPR.Rdata1=>FU.InID1                                   Premise(F92)
	S98= FU.InID1=a                                             Path(S93,S97)
	S99= FU.OutID1=FU(a)                                        FU-Forward(S98)
	S100= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F93)
	S101= FU.InID1_RReg=rS                                      Path(S82,S100)
	S102= FU.OutID1=>A_EX.In                                    Premise(F94)
	S103= A_EX.In=FU(a)                                         Path(S99,S102)
	S104= GPR.Rdata2=>FU.InID2                                  Premise(F95)
	S105= FU.InID2=b                                            Path(S96,S104)
	S106= FU.OutID2=FU(b)                                       FU-Forward(S105)
	S107= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F96)
	S108= FU.InID2_RReg=rT                                      Path(S83,S107)
	S109= FU.OutID2=>B_EX.In                                    Premise(F97)
	S110= B_EX.In=FU(b)                                         Path(S106,S109)
	S111= IR_ID.Out=>IR_EX.In                                   Premise(F98)
	S112= IR_EX.In={5,rS,rT,offset}                             Path(S80,S111)
	S113= FU.Halt_ID=>CU_ID.Halt                                Premise(F99)
	S114= FU.Bub_ID=>CU_ID.Bub                                  Premise(F100)
	S115= CtrlASIDIn=0                                          Premise(F101)
	S116= CtrlCP0=0                                             Premise(F102)
	S117= CP0[ASID]=pid                                         CP0-Hold(S38,S116)
	S118= CtrlEPCIn=0                                           Premise(F103)
	S119= CtrlExCodeIn=0                                        Premise(F104)
	S120= CtrlIMMU=0                                            Premise(F105)
	S121= CtrlPC=0                                              Premise(F106)
	S122= CtrlPCInc=0                                           Premise(F107)
	S123= PC[CIA]=addr                                          PC-Hold(S45,S122)
	S124= PC[Out]=addr+4                                        PC-Hold(S44,S121,S122)
	S125= CtrlIAddrReg=0                                        Premise(F108)
	S126= CtrlICache=0                                          Premise(F109)
	S127= ICache[addr]={5,rS,rT,offset}                         ICache-Hold(S48,S126)
	S128= CtrlIR_IMMU=0                                         Premise(F110)
	S129= CtrlICacheReg=0                                       Premise(F111)
	S130= CtrlIR_ID=0                                           Premise(F112)
	S131= [IR_ID]={5,rS,rT,offset}                              IR_ID-Hold(S52,S130)
	S132= CtrlIMem=0                                            Premise(F113)
	S133= IMem[{pid,addr}]={5,rS,rT,offset}                     IMem-Hold(S54,S132)
	S134= CtrlIRMux=0                                           Premise(F114)
	S135= CtrlGPR=0                                             Premise(F115)
	S136= GPR[rS]=a                                             GPR-Hold(S74,S135)
	S137= GPR[rT]=b                                             GPR-Hold(S75,S135)
	S138= CtrlA_EX=1                                            Premise(F116)
	S139= [A_EX]=FU(a)                                          A_EX-Write(S103,S138)
	S140= CtrlB_EX=1                                            Premise(F117)
	S141= [B_EX]=FU(b)                                          B_EX-Write(S110,S140)
	S142= CtrlIR_EX=1                                           Premise(F118)
	S143= [IR_EX]={5,rS,rT,offset}                              IR_EX-Write(S112,S142)
	S144= CtrlALUOut_MEM=0                                      Premise(F119)
	S145= CtrlConditionReg_MEM=0                                Premise(F120)
	S146= CtrlIR_MEM=0                                          Premise(F121)
	S147= CtrlIR_DMMU1=0                                        Premise(F122)
	S148= CtrlIR_WB=0                                           Premise(F123)
	S149= CtrlA_MEM=0                                           Premise(F124)
	S150= CtrlA_WB=0                                            Premise(F125)
	S151= CtrlB_MEM=0                                           Premise(F126)
	S152= CtrlB_WB=0                                            Premise(F127)
	S153= CtrlALUOut_WB=0                                       Premise(F128)
	S154= CtrlConditionReg_DMMU1=0                              Premise(F129)
	S155= CtrlConditionReg_WB=0                                 Premise(F130)
	S156= CtrlIR_DMMU2=0                                        Premise(F131)
	S157= CtrlConditionReg_DMMU2=0                              Premise(F132)

EX	S158= CP0.ASID=pid                                          CP0-Read-ASID(S117)
	S159= PC.CIA=addr                                           PC-Out(S123)
	S160= PC.CIA31_28=addr[31:28]                               PC-Out(S123)
	S161= PC.Out=addr+4                                         PC-Out(S124)
	S162= IR_ID.Out={5,rS,rT,offset}                            IR-Out(S131)
	S163= IR_ID.Out31_26=5                                      IR-Out(S131)
	S164= IR_ID.Out25_21=rS                                     IR-Out(S131)
	S165= IR_ID.Out20_16=rT                                     IR-Out(S131)
	S166= IR_ID.Out15_0=offset                                  IR-Out(S131)
	S167= A_EX.Out=FU(a)                                        A_EX-Out(S139)
	S168= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S139)
	S169= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S139)
	S170= B_EX.Out=FU(b)                                        B_EX-Out(S141)
	S171= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S141)
	S172= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S141)
	S173= IR_EX.Out={5,rS,rT,offset}                            IR_EX-Out(S143)
	S174= IR_EX.Out31_26=5                                      IR_EX-Out(S143)
	S175= IR_EX.Out25_21=rS                                     IR_EX-Out(S143)
	S176= IR_EX.Out20_16=rT                                     IR_EX-Out(S143)
	S177= IR_EX.Out15_0=offset                                  IR_EX-Out(S143)
	S178= IR_EX.Out=>FU.IR_EX                                   Premise(F133)
	S179= FU.IR_EX={5,rS,rT,offset}                             Path(S173,S178)
	S180= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F134)
	S181= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F135)
	S182= IR_EX.Out31_26=>CU_EX.Op                              Premise(F136)
	S183= CU_EX.Op=5                                            Path(S174,S182)
	S184= IR_EX.Out15_0=>SEXT.In                                Premise(F137)
	S185= SEXT.In=offset                                        Path(S177,S184)
	S186= SEXT.Out={14{offset[15]},offset,2{0}}                 SEXT(S185)
	S187= PC.CIA=>ALU.A                                         Premise(F138)
	S188= ALU.A=addr                                            Path(S159,S187)
	S189= SEXT.Out=>ALU.B                                       Premise(F139)
	S190= ALU.B={14{offset[15]},offset,2{0}}                    Path(S186,S189)
	S191= ALU.Func=6'b010010                                    Premise(F140)
	S192= ALU.Out=addr+{14{offset[15]},offset,2{0}}             ALU(S188,S190)
	S193= ALU.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]   ALU(S188,S190)
	S194= ALU.CMP=Compare0(addr+{14{offset[15]},offset,2{0}})   ALU(S188,S190)
	S195= ALU.OV=OverFlow(addr+{14{offset[15]},offset,2{0}})    ALU(S188,S190)
	S196= ALU.CA=Carry(addr+{14{offset[15]},offset,2{0}})       ALU(S188,S190)
	S197= ALU.Out=>ALUOut_MEM.In                                Premise(F141)
	S198= ALUOut_MEM.In=addr+{14{offset[15]},offset,2{0}}       Path(S192,S197)
	S199= A_EX.Out=>CMPU.A                                      Premise(F142)
	S200= CMPU.A=FU(a)                                          Path(S167,S199)
	S201= B_EX.Out=>CMPU.B                                      Premise(F143)
	S202= CMPU.B=FU(b)                                          Path(S170,S201)
	S203= CMPU.Func=6'b000011                                   Premise(F144)
	S204= CMPU.Out=CompareS(FU(a),FU(b))                        CMPU-CMPS(S200,S202)
	S205= CMPU.zero=CompareS(FU(a),FU(b))                       CMPU-CMPS(S200,S202)
	S206= CMPU.gt=CompareS(FU(a),FU(b))                         CMPU-CMPS(S200,S202)
	S207= CMPU.lt=CompareS(FU(a),FU(b))                         CMPU-CMPS(S200,S202)
	S208= CMPU.zero=>ConditionReg_MEM.In                        Premise(F145)
	S209= ConditionReg_MEM.In=CompareS(FU(a),FU(b))             Path(S205,S208)
	S210= IR_EX.Out=>IR_MEM.In                                  Premise(F146)
	S211= IR_MEM.In={5,rS,rT,offset}                            Path(S173,S210)
	S212= FU.InEX_WReg=5'b00000                                 Premise(F147)
	S213= CtrlASIDIn=0                                          Premise(F148)
	S214= CtrlCP0=0                                             Premise(F149)
	S215= CP0[ASID]=pid                                         CP0-Hold(S117,S214)
	S216= CtrlEPCIn=0                                           Premise(F150)
	S217= CtrlExCodeIn=0                                        Premise(F151)
	S218= CtrlIMMU=0                                            Premise(F152)
	S219= CtrlPC=0                                              Premise(F153)
	S220= CtrlPCInc=0                                           Premise(F154)
	S221= PC[CIA]=addr                                          PC-Hold(S123,S220)
	S222= PC[Out]=addr+4                                        PC-Hold(S124,S219,S220)
	S223= CtrlIAddrReg=0                                        Premise(F155)
	S224= CtrlICache=0                                          Premise(F156)
	S225= ICache[addr]={5,rS,rT,offset}                         ICache-Hold(S127,S224)
	S226= CtrlIR_IMMU=0                                         Premise(F157)
	S227= CtrlICacheReg=0                                       Premise(F158)
	S228= CtrlIR_ID=0                                           Premise(F159)
	S229= [IR_ID]={5,rS,rT,offset}                              IR_ID-Hold(S131,S228)
	S230= CtrlIMem=0                                            Premise(F160)
	S231= IMem[{pid,addr}]={5,rS,rT,offset}                     IMem-Hold(S133,S230)
	S232= CtrlIRMux=0                                           Premise(F161)
	S233= CtrlGPR=0                                             Premise(F162)
	S234= GPR[rS]=a                                             GPR-Hold(S136,S233)
	S235= GPR[rT]=b                                             GPR-Hold(S137,S233)
	S236= CtrlA_EX=0                                            Premise(F163)
	S237= [A_EX]=FU(a)                                          A_EX-Hold(S139,S236)
	S238= CtrlB_EX=0                                            Premise(F164)
	S239= [B_EX]=FU(b)                                          B_EX-Hold(S141,S238)
	S240= CtrlIR_EX=0                                           Premise(F165)
	S241= [IR_EX]={5,rS,rT,offset}                              IR_EX-Hold(S143,S240)
	S242= CtrlALUOut_MEM=1                                      Premise(F166)
	S243= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Write(S198,S242)
	S244= CtrlConditionReg_MEM=1                                Premise(F167)
	S245= [ConditionReg_MEM]=CompareS(FU(a),FU(b))              ConditionReg_MEM-Write(S209,S244)
	S246= CtrlIR_MEM=1                                          Premise(F168)
	S247= [IR_MEM]={5,rS,rT,offset}                             IR_MEM-Write(S211,S246)
	S248= CtrlIR_DMMU1=0                                        Premise(F169)
	S249= CtrlIR_WB=0                                           Premise(F170)
	S250= CtrlA_MEM=0                                           Premise(F171)
	S251= CtrlA_WB=0                                            Premise(F172)
	S252= CtrlB_MEM=0                                           Premise(F173)
	S253= CtrlB_WB=0                                            Premise(F174)
	S254= CtrlALUOut_WB=0                                       Premise(F175)
	S255= CtrlConditionReg_DMMU1=0                              Premise(F176)
	S256= CtrlConditionReg_WB=0                                 Premise(F177)
	S257= CtrlIR_DMMU2=0                                        Premise(F178)
	S258= CtrlConditionReg_DMMU2=0                              Premise(F179)

MEM	S259= CP0.ASID=pid                                          CP0-Read-ASID(S215)
	S260= PC.CIA=addr                                           PC-Out(S221)
	S261= PC.CIA31_28=addr[31:28]                               PC-Out(S221)
	S262= PC.Out=addr+4                                         PC-Out(S222)
	S263= IR_ID.Out={5,rS,rT,offset}                            IR-Out(S229)
	S264= IR_ID.Out31_26=5                                      IR-Out(S229)
	S265= IR_ID.Out25_21=rS                                     IR-Out(S229)
	S266= IR_ID.Out20_16=rT                                     IR-Out(S229)
	S267= IR_ID.Out15_0=offset                                  IR-Out(S229)
	S268= A_EX.Out=FU(a)                                        A_EX-Out(S237)
	S269= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S237)
	S270= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S237)
	S271= B_EX.Out=FU(b)                                        B_EX-Out(S239)
	S272= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S239)
	S273= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S239)
	S274= IR_EX.Out={5,rS,rT,offset}                            IR_EX-Out(S241)
	S275= IR_EX.Out31_26=5                                      IR_EX-Out(S241)
	S276= IR_EX.Out25_21=rS                                     IR_EX-Out(S241)
	S277= IR_EX.Out20_16=rT                                     IR_EX-Out(S241)
	S278= IR_EX.Out15_0=offset                                  IR_EX-Out(S241)
	S279= ALUOut_MEM.Out=addr+{14{offset[15]},offset,2{0}}      ALUOut_MEM-Out(S243)
	S280= ALUOut_MEM.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]ALUOut_MEM-Out(S243)
	S281= ALUOut_MEM.Out4_0={addr+{14{offset[15]},offset,2{0}}}[4:0]ALUOut_MEM-Out(S243)
	S282= ConditionReg_MEM.Out=CompareS(FU(a),FU(b))            ConditionReg_MEM-Out(S245)
	S283= ConditionReg_MEM.Out1_0={CompareS(FU(a),FU(b))}[1:0]  ConditionReg_MEM-Out(S245)
	S284= ConditionReg_MEM.Out4_0={CompareS(FU(a),FU(b))}[4:0]  ConditionReg_MEM-Out(S245)
	S285= IR_MEM.Out={5,rS,rT,offset}                           IR_MEM-Out(S247)
	S286= IR_MEM.Out31_26=5                                     IR_MEM-Out(S247)
	S287= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S247)
	S288= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S247)
	S289= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S247)
	S290= IR_MEM.Out=>FU.IR_MEM                                 Premise(F180)
	S291= FU.IR_MEM={5,rS,rT,offset}                            Path(S285,S290)
	S292= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F181)
	S293= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F182)
	S294= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F183)
	S295= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F184)
	S296= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F185)
	S297= CU_MEM.Op=5                                           Path(S286,S296)
	S298= ALUOut_MEM.Out=>PC.In                                 Premise(F186)
	S299= PC.In=addr+{14{offset[15]},offset,2{0}}               Path(S279,S298)
	S300= ConditionReg_MEM.Out=>CU_MEM.zero                     Premise(F187)
	S301= CU_MEM.zero=CompareS(FU(a),FU(b))                     Path(S282,S300)
	S302= IR_MEM.Out=>IR_DMMU1.In                               Premise(F188)
	S303= IR_DMMU1.In={5,rS,rT,offset}                          Path(S285,S302)
	S304= IR_MEM.Out=>IR_WB.In                                  Premise(F189)
	S305= IR_WB.In={5,rS,rT,offset}                             Path(S285,S304)
	S306= A_MEM.Out=>A_WB.In                                    Premise(F190)
	S307= B_MEM.Out=>B_WB.In                                    Premise(F191)
	S308= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F192)
	S309= ALUOut_WB.In=addr+{14{offset[15]},offset,2{0}}        Path(S279,S308)
	S310= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F193)
	S311= ConditionReg_DMMU1.In=CompareS(FU(a),FU(b))           Path(S282,S310)
	S312= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F194)
	S313= ConditionReg_WB.In=CompareS(FU(a),FU(b))              Path(S282,S312)
	S314= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F195)
	S315= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F196)
	S316= FU.InMEM_WReg=5'b00000                                Premise(F197)
	S317= CtrlASIDIn=0                                          Premise(F198)
	S318= CtrlCP0=0                                             Premise(F199)
	S319= CP0[ASID]=pid                                         CP0-Hold(S215,S318)
	S320= CtrlEPCIn=0                                           Premise(F200)
	S321= CtrlExCodeIn=0                                        Premise(F201)
	S322= CtrlIMMU=0                                            Premise(F202)
	S323= CtrlPC=0                                              Premise(F203)
	S324= CtrlPCInc=0                                           Premise(F204)
	S325= PC[CIA]=addr                                          PC-Hold(S221,S324)
	S326= PC[Out]=addr+4                                        PC-Hold(S222,S323,S324)
	S327= CtrlIAddrReg=0                                        Premise(F205)
	S328= CtrlICache=0                                          Premise(F206)
	S329= ICache[addr]={5,rS,rT,offset}                         ICache-Hold(S225,S328)
	S330= CtrlIR_IMMU=0                                         Premise(F207)
	S331= CtrlICacheReg=0                                       Premise(F208)
	S332= CtrlIR_ID=0                                           Premise(F209)
	S333= [IR_ID]={5,rS,rT,offset}                              IR_ID-Hold(S229,S332)
	S334= CtrlIMem=0                                            Premise(F210)
	S335= IMem[{pid,addr}]={5,rS,rT,offset}                     IMem-Hold(S231,S334)
	S336= CtrlIRMux=0                                           Premise(F211)
	S337= CtrlGPR=0                                             Premise(F212)
	S338= GPR[rS]=a                                             GPR-Hold(S234,S337)
	S339= GPR[rT]=b                                             GPR-Hold(S235,S337)
	S340= CtrlA_EX=0                                            Premise(F213)
	S341= [A_EX]=FU(a)                                          A_EX-Hold(S237,S340)
	S342= CtrlB_EX=0                                            Premise(F214)
	S343= [B_EX]=FU(b)                                          B_EX-Hold(S239,S342)
	S344= CtrlIR_EX=0                                           Premise(F215)
	S345= [IR_EX]={5,rS,rT,offset}                              IR_EX-Hold(S241,S344)
	S346= CtrlALUOut_MEM=0                                      Premise(F216)
	S347= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Hold(S243,S346)
	S348= CtrlConditionReg_MEM=0                                Premise(F217)
	S349= [ConditionReg_MEM]=CompareS(FU(a),FU(b))              ConditionReg_MEM-Hold(S245,S348)
	S350= CtrlIR_MEM=0                                          Premise(F218)
	S351= [IR_MEM]={5,rS,rT,offset}                             IR_MEM-Hold(S247,S350)
	S352= CtrlIR_DMMU1=1                                        Premise(F219)
	S353= [IR_DMMU1]={5,rS,rT,offset}                           IR_DMMU1-Write(S303,S352)
	S354= CtrlIR_WB=1                                           Premise(F220)
	S355= [IR_WB]={5,rS,rT,offset}                              IR_WB-Write(S305,S354)
	S356= CtrlA_MEM=0                                           Premise(F221)
	S357= CtrlA_WB=1                                            Premise(F222)
	S358= CtrlB_MEM=0                                           Premise(F223)
	S359= CtrlB_WB=1                                            Premise(F224)
	S360= CtrlALUOut_WB=1                                       Premise(F225)
	S361= [ALUOut_WB]=addr+{14{offset[15]},offset,2{0}}         ALUOut_WB-Write(S309,S360)
	S362= CtrlConditionReg_DMMU1=1                              Premise(F226)
	S363= [ConditionReg_DMMU1]=CompareS(FU(a),FU(b))            ConditionReg_DMMU1-Write(S311,S362)
	S364= CtrlConditionReg_WB=1                                 Premise(F227)
	S365= [ConditionReg_WB]=CompareS(FU(a),FU(b))               ConditionReg_WB-Write(S313,S364)
	S366= CtrlIR_DMMU2=0                                        Premise(F228)
	S367= CtrlConditionReg_DMMU2=0                              Premise(F229)

WB	S368= CP0.ASID=pid                                          CP0-Read-ASID(S319)
	S369= PC.CIA=addr                                           PC-Out(S325)
	S370= PC.CIA31_28=addr[31:28]                               PC-Out(S325)
	S371= PC.Out=addr+4                                         PC-Out(S326)
	S372= IR_ID.Out={5,rS,rT,offset}                            IR-Out(S333)
	S373= IR_ID.Out31_26=5                                      IR-Out(S333)
	S374= IR_ID.Out25_21=rS                                     IR-Out(S333)
	S375= IR_ID.Out20_16=rT                                     IR-Out(S333)
	S376= IR_ID.Out15_0=offset                                  IR-Out(S333)
	S377= A_EX.Out=FU(a)                                        A_EX-Out(S341)
	S378= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S341)
	S379= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S341)
	S380= B_EX.Out=FU(b)                                        B_EX-Out(S343)
	S381= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S343)
	S382= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S343)
	S383= IR_EX.Out={5,rS,rT,offset}                            IR_EX-Out(S345)
	S384= IR_EX.Out31_26=5                                      IR_EX-Out(S345)
	S385= IR_EX.Out25_21=rS                                     IR_EX-Out(S345)
	S386= IR_EX.Out20_16=rT                                     IR_EX-Out(S345)
	S387= IR_EX.Out15_0=offset                                  IR_EX-Out(S345)
	S388= ALUOut_MEM.Out=addr+{14{offset[15]},offset,2{0}}      ALUOut_MEM-Out(S347)
	S389= ALUOut_MEM.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]ALUOut_MEM-Out(S347)
	S390= ALUOut_MEM.Out4_0={addr+{14{offset[15]},offset,2{0}}}[4:0]ALUOut_MEM-Out(S347)
	S391= ConditionReg_MEM.Out=CompareS(FU(a),FU(b))            ConditionReg_MEM-Out(S349)
	S392= ConditionReg_MEM.Out1_0={CompareS(FU(a),FU(b))}[1:0]  ConditionReg_MEM-Out(S349)
	S393= ConditionReg_MEM.Out4_0={CompareS(FU(a),FU(b))}[4:0]  ConditionReg_MEM-Out(S349)
	S394= IR_MEM.Out={5,rS,rT,offset}                           IR_MEM-Out(S351)
	S395= IR_MEM.Out31_26=5                                     IR_MEM-Out(S351)
	S396= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S351)
	S397= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S351)
	S398= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S351)
	S399= IR_DMMU1.Out={5,rS,rT,offset}                         IR_DMMU1-Out(S353)
	S400= IR_DMMU1.Out31_26=5                                   IR_DMMU1-Out(S353)
	S401= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S353)
	S402= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S353)
	S403= IR_DMMU1.Out15_0=offset                               IR_DMMU1-Out(S353)
	S404= IR_WB.Out={5,rS,rT,offset}                            IR-Out(S355)
	S405= IR_WB.Out31_26=5                                      IR-Out(S355)
	S406= IR_WB.Out25_21=rS                                     IR-Out(S355)
	S407= IR_WB.Out20_16=rT                                     IR-Out(S355)
	S408= IR_WB.Out15_0=offset                                  IR-Out(S355)
	S409= ALUOut_WB.Out=addr+{14{offset[15]},offset,2{0}}       ALUOut_WB-Out(S361)
	S410= ALUOut_WB.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]ALUOut_WB-Out(S361)
	S411= ALUOut_WB.Out4_0={addr+{14{offset[15]},offset,2{0}}}[4:0]ALUOut_WB-Out(S361)
	S412= ConditionReg_DMMU1.Out=CompareS(FU(a),FU(b))          ConditionReg_DMMU1-Out(S363)
	S413= ConditionReg_DMMU1.Out1_0={CompareS(FU(a),FU(b))}[1:0]ConditionReg_DMMU1-Out(S363)
	S414= ConditionReg_DMMU1.Out4_0={CompareS(FU(a),FU(b))}[4:0]ConditionReg_DMMU1-Out(S363)
	S415= ConditionReg_WB.Out=CompareS(FU(a),FU(b))             ConditionReg_WB-Out(S365)
	S416= ConditionReg_WB.Out1_0={CompareS(FU(a),FU(b))}[1:0]   ConditionReg_WB-Out(S365)
	S417= ConditionReg_WB.Out4_0={CompareS(FU(a),FU(b))}[4:0]   ConditionReg_WB-Out(S365)
	S418= IR_WB.Out=>FU.IR_WB                                   Premise(F311)
	S419= FU.IR_WB={5,rS,rT,offset}                             Path(S404,S418)
	S420= IR_WB.Out31_26=>CU_WB.Op                              Premise(F312)
	S421= CU_WB.Op=5                                            Path(S405,S420)
	S422= FU.InWB_WReg=5'b00000                                 Premise(F313)
	S423= CtrlASIDIn=0                                          Premise(F314)
	S424= CtrlCP0=0                                             Premise(F315)
	S425= CP0[ASID]=pid                                         CP0-Hold(S319,S424)
	S426= CtrlEPCIn=0                                           Premise(F316)
	S427= CtrlExCodeIn=0                                        Premise(F317)
	S428= CtrlIMMU=0                                            Premise(F318)
	S429= CtrlPC=0                                              Premise(F319)
	S430= CtrlPCInc=0                                           Premise(F320)
	S431= PC[CIA]=addr                                          PC-Hold(S325,S430)
	S432= PC[Out]=addr+4                                        PC-Hold(S326,S429,S430)
	S433= CtrlIAddrReg=0                                        Premise(F321)
	S434= CtrlICache=0                                          Premise(F322)
	S435= ICache[addr]={5,rS,rT,offset}                         ICache-Hold(S329,S434)
	S436= CtrlIR_IMMU=0                                         Premise(F323)
	S437= CtrlICacheReg=0                                       Premise(F324)
	S438= CtrlIR_ID=0                                           Premise(F325)
	S439= [IR_ID]={5,rS,rT,offset}                              IR_ID-Hold(S333,S438)
	S440= CtrlIMem=0                                            Premise(F326)
	S441= IMem[{pid,addr}]={5,rS,rT,offset}                     IMem-Hold(S335,S440)
	S442= CtrlIRMux=0                                           Premise(F327)
	S443= CtrlGPR=0                                             Premise(F328)
	S444= GPR[rS]=a                                             GPR-Hold(S338,S443)
	S445= GPR[rT]=b                                             GPR-Hold(S339,S443)
	S446= CtrlA_EX=0                                            Premise(F329)
	S447= [A_EX]=FU(a)                                          A_EX-Hold(S341,S446)
	S448= CtrlB_EX=0                                            Premise(F330)
	S449= [B_EX]=FU(b)                                          B_EX-Hold(S343,S448)
	S450= CtrlIR_EX=0                                           Premise(F331)
	S451= [IR_EX]={5,rS,rT,offset}                              IR_EX-Hold(S345,S450)
	S452= CtrlALUOut_MEM=0                                      Premise(F332)
	S453= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Hold(S347,S452)
	S454= CtrlConditionReg_MEM=0                                Premise(F333)
	S455= [ConditionReg_MEM]=CompareS(FU(a),FU(b))              ConditionReg_MEM-Hold(S349,S454)
	S456= CtrlIR_MEM=0                                          Premise(F334)
	S457= [IR_MEM]={5,rS,rT,offset}                             IR_MEM-Hold(S351,S456)
	S458= CtrlIR_DMMU1=0                                        Premise(F335)
	S459= [IR_DMMU1]={5,rS,rT,offset}                           IR_DMMU1-Hold(S353,S458)
	S460= CtrlIR_WB=0                                           Premise(F336)
	S461= [IR_WB]={5,rS,rT,offset}                              IR_WB-Hold(S355,S460)
	S462= CtrlA_MEM=0                                           Premise(F337)
	S463= CtrlA_WB=0                                            Premise(F338)
	S464= CtrlB_MEM=0                                           Premise(F339)
	S465= CtrlB_WB=0                                            Premise(F340)
	S466= CtrlALUOut_WB=0                                       Premise(F341)
	S467= [ALUOut_WB]=addr+{14{offset[15]},offset,2{0}}         ALUOut_WB-Hold(S361,S466)
	S468= CtrlConditionReg_DMMU1=0                              Premise(F342)
	S469= [ConditionReg_DMMU1]=CompareS(FU(a),FU(b))            ConditionReg_DMMU1-Hold(S363,S468)
	S470= CtrlConditionReg_WB=0                                 Premise(F343)
	S471= [ConditionReg_WB]=CompareS(FU(a),FU(b))               ConditionReg_WB-Hold(S365,S470)
	S472= CtrlIR_DMMU2=0                                        Premise(F344)
	S473= CtrlConditionReg_DMMU2=0                              Premise(F345)

POST	S425= CP0[ASID]=pid                                         CP0-Hold(S319,S424)
	S431= PC[CIA]=addr                                          PC-Hold(S325,S430)
	S432= PC[Out]=addr+4                                        PC-Hold(S326,S429,S430)
	S435= ICache[addr]={5,rS,rT,offset}                         ICache-Hold(S329,S434)
	S439= [IR_ID]={5,rS,rT,offset}                              IR_ID-Hold(S333,S438)
	S441= IMem[{pid,addr}]={5,rS,rT,offset}                     IMem-Hold(S335,S440)
	S444= GPR[rS]=a                                             GPR-Hold(S338,S443)
	S445= GPR[rT]=b                                             GPR-Hold(S339,S443)
	S447= [A_EX]=FU(a)                                          A_EX-Hold(S341,S446)
	S449= [B_EX]=FU(b)                                          B_EX-Hold(S343,S448)
	S451= [IR_EX]={5,rS,rT,offset}                              IR_EX-Hold(S345,S450)
	S453= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Hold(S347,S452)
	S455= [ConditionReg_MEM]=CompareS(FU(a),FU(b))              ConditionReg_MEM-Hold(S349,S454)
	S457= [IR_MEM]={5,rS,rT,offset}                             IR_MEM-Hold(S351,S456)
	S459= [IR_DMMU1]={5,rS,rT,offset}                           IR_DMMU1-Hold(S353,S458)
	S461= [IR_WB]={5,rS,rT,offset}                              IR_WB-Hold(S355,S460)
	S467= [ALUOut_WB]=addr+{14{offset[15]},offset,2{0}}         ALUOut_WB-Hold(S361,S466)
	S469= [ConditionReg_DMMU1]=CompareS(FU(a),FU(b))            ConditionReg_DMMU1-Hold(S363,S468)
	S471= [ConditionReg_WB]=CompareS(FU(a),FU(b))               ConditionReg_WB-Hold(S365,S470)

