
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sat Jun  7 10:25:45 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
Command: link_design -top top -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1525.910 ; gain = 0.000 ; free physical = 1562 ; free virtual = 4807
INFO: [Netlist 29-17] Analyzing 516 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Shape Builder 18-132] Instance u_phy/reset_n_q_reg has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance u_phy/reset_n_q_reg cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance u_phy/reset_n_q_reg has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance u_phy/reset_n_q_reg cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE_TIMING/ULTRA_EMBEDDED_SIMPLE_TIMING.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'u_ila/inst'
Finished Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE_TIMING/ULTRA_EMBEDDED_SIMPLE_TIMING.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'u_ila/inst'
Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE_TIMING/ULTRA_EMBEDDED_SIMPLE_TIMING.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'u_ila/inst'
Finished Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE_TIMING/ULTRA_EMBEDDED_SIMPLE_TIMING.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'u_ila/inst'
Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/constrs_1/imports/arty_a7/arty_revb.xdc]
Finished Parsing XDC File [/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE/ULTRA_EMBEDDED_SIMPLE.srcs/constrs_1/imports/arty_a7/arty_revb.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Shape Builder 18-132] Instance u_phy/reset_n_q_reg has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance u_phy/reset_n_q_reg cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance u_phy/reset_n_q_reg has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance u_phy/reset_n_q_reg cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1783.156 ; gain = 0.000 ; free physical = 1408 ; free virtual = 4639
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 238 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 140 instances
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 77 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

8 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1783.156 ; gain = 344.652 ; free physical = 1408 ; free virtual = 4639
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.8 . Memory (MB): peak = 1887.078 ; gain = 103.922 ; free physical = 1342 ; free virtual = 4571

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 2cf43388a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2326.000 ; gain = 438.922 ; free physical = 948 ; free virtual = 4185

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 4e1f155e41d6a517.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2689.531 ; gain = 0.000 ; free physical = 704 ; free virtual = 3825
WARNING: [Shape Builder 18-132] Instance u_phy/reset_n_q_reg has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance u_phy/reset_n_q_reg cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance u_phy/reset_n_q_reg has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance u_phy/reset_n_q_reg cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2689.531 ; gain = 0.000 ; free physical = 701 ; free virtual = 3822
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 1db295df0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2689.531 ; gain = 20.812 ; free physical = 701 ; free virtual = 3822
Phase 1.1 Core Generation And Design Setup | Checksum: 1db295df0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2689.531 ; gain = 20.812 ; free physical = 701 ; free virtual = 3822

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1db295df0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2689.531 ; gain = 20.812 ; free physical = 701 ; free virtual = 3822
Phase 1 Initialization | Checksum: 1db295df0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2689.531 ; gain = 20.812 ; free physical = 701 ; free virtual = 3822

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1db295df0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2689.531 ; gain = 20.812 ; free physical = 700 ; free virtual = 3821

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1db295df0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2689.531 ; gain = 20.812 ; free physical = 700 ; free virtual = 3821
Phase 2 Timer Update And Timing Data Collection | Checksum: 1db295df0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2689.531 ; gain = 20.812 ; free physical = 700 ; free virtual = 3821

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 16 inverters resulting in an inversion of 32 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 222dc19b0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2689.531 ; gain = 20.812 ; free physical = 700 ; free virtual = 3821
Retarget | Checksum: 222dc19b0
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 30 cells
INFO: [Opt 31-1021] In phase Retarget, 220 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1daa265c0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2689.531 ; gain = 20.812 ; free physical = 700 ; free virtual = 3821
Constant propagation | Checksum: 1daa265c0
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 313 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2689.531 ; gain = 0.000 ; free physical = 700 ; free virtual = 3820
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2689.531 ; gain = 0.000 ; free physical = 700 ; free virtual = 3820
Phase 5 Sweep | Checksum: 17ef613cf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2689.531 ; gain = 20.812 ; free physical = 700 ; free virtual = 3820
Sweep | Checksum: 17ef613cf
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 40 cells
INFO: [Opt 31-1021] In phase Sweep, 1263 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG u_pll/clkout0_o_BUFG_inst to drive 4286 load(s) on clock net u_pll/clkout0_o_BUFG
INFO: [Opt 31-194] Inserted BUFG u_pll/clkout1_o_BUFG_inst to drive 50 load(s) on clock net u_pll/clkout1_o_BUFG
INFO: [Opt 31-194] Inserted BUFG u_pll/clkout3_o_BUFG_inst to drive 2 load(s) on clock net u_pll/clkout3_o_BUFG
INFO: [Opt 31-194] Inserted BUFG u_pll/clkout2_o_BUFG_inst to drive 1 load(s) on clock net u_pll/clkout2_o_BUFG
INFO: [Opt 31-193] Inserted 4 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 20adf5255

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2721.547 ; gain = 52.828 ; free physical = 706 ; free virtual = 3826
BUFG optimization | Checksum: 20adf5255
INFO: [Opt 31-662] Phase BUFG optimization created 4 cells of which 4 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 20adf5255

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2721.547 ; gain = 52.828 ; free physical = 706 ; free virtual = 3826
Shift Register Optimization | Checksum: 20adf5255
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 20adf5255

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2721.547 ; gain = 52.828 ; free physical = 706 ; free virtual = 3826
Post Processing Netlist | Checksum: 20adf5255
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 225 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2856996f6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2721.547 ; gain = 52.828 ; free physical = 707 ; free virtual = 3828

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2721.547 ; gain = 0.000 ; free physical = 707 ; free virtual = 3828
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2856996f6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2721.547 ; gain = 52.828 ; free physical = 707 ; free virtual = 3828
Phase 9 Finalization | Checksum: 2856996f6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2721.547 ; gain = 52.828 ; free physical = 707 ; free virtual = 3828
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              30  |                                            220  |
|  Constant propagation         |               0  |              16  |                                            313  |
|  Sweep                        |               1  |              40  |                                           1263  |
|  BUFG optimization            |               4  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            225  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2856996f6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2721.547 ; gain = 52.828 ; free physical = 707 ; free virtual = 3828

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 50 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 50 newly gated: 0 Total Ports: 100
Ending PowerOpt Patch Enables Task | Checksum: 2272c4629

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 509 ; free virtual = 3630
Ending Power Optimization Task | Checksum: 2272c4629

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3011.672 ; gain = 290.125 ; free physical = 509 ; free virtual = 3630

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2272c4629

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 509 ; free virtual = 3630

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 509 ; free virtual = 3630
Ending Netlist Obfuscation Task | Checksum: 1c18934e1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 509 ; free virtual = 3630
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 3011.672 ; gain = 1228.516 ; free physical = 509 ; free virtual = 3630
INFO: [Vivado 12-24828] Executing command : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE_TIMING/ULTRA_EMBEDDED_SIMPLE_TIMING.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 484 ; free virtual = 3606
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 484 ; free virtual = 3606
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 484 ; free virtual = 3606
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 483 ; free virtual = 3604
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 483 ; free virtual = 3604
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 483 ; free virtual = 3605
Write Physdb Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 482 ; free virtual = 3605
INFO: [Common 17-1381] The checkpoint '/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE_TIMING/ULTRA_EMBEDDED_SIMPLE_TIMING.runs/impl_1/top_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 433 ; free virtual = 3557
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 190f37505

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 433 ; free virtual = 3557
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 433 ; free virtual = 3557

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 142185d33

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 424 ; free virtual = 3553

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16a181efc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 424 ; free virtual = 3550

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16a181efc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 424 ; free virtual = 3551
Phase 1 Placer Initialization | Checksum: 16a181efc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 424 ; free virtual = 3551

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 20d7c5a73

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 457 ; free virtual = 3583

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c46aa53b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 466 ; free virtual = 3591

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c46aa53b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 466 ; free virtual = 3591

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1b6c49d8c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 485 ; free virtual = 3610

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 16ef4dbd7

Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 484 ; free virtual = 3609

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 322 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 132 nets or LUTs. Breaked 0 LUT, combined 132 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 484 ; free virtual = 3610

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            132  |                   132  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            132  |                   132  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 25c365b70

Time (s): cpu = 00:00:29 ; elapsed = 00:00:09 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 485 ; free virtual = 3610
Phase 2.5 Global Place Phase2 | Checksum: 21dd8b0fb

Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 485 ; free virtual = 3611
Phase 2 Global Placement | Checksum: 21dd8b0fb

Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 485 ; free virtual = 3611

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 27bb77f86

Time (s): cpu = 00:00:33 ; elapsed = 00:00:10 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 485 ; free virtual = 3610

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 259ab989b

Time (s): cpu = 00:00:36 ; elapsed = 00:00:11 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 485 ; free virtual = 3610

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 22da37cfc

Time (s): cpu = 00:00:36 ; elapsed = 00:00:11 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 485 ; free virtual = 3610

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2342c4502

Time (s): cpu = 00:00:36 ; elapsed = 00:00:11 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 485 ; free virtual = 3610

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 212d5ad42

Time (s): cpu = 00:00:38 ; elapsed = 00:00:12 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 490 ; free virtual = 3616

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1cbfd08c1

Time (s): cpu = 00:00:38 ; elapsed = 00:00:13 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 490 ; free virtual = 3616

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 223d4c7ca

Time (s): cpu = 00:00:38 ; elapsed = 00:00:13 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 490 ; free virtual = 3616
Phase 3 Detail Placement | Checksum: 223d4c7ca

Time (s): cpu = 00:00:38 ; elapsed = 00:00:13 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 490 ; free virtual = 3616

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 30516c368

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.357 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 203ddf101

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 492 ; free virtual = 3616
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 23f3bb496

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 491 ; free virtual = 3616
Phase 4.1.1.1 BUFG Insertion | Checksum: 30516c368

Time (s): cpu = 00:00:44 ; elapsed = 00:00:14 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 491 ; free virtual = 3616

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.707. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2295a1455

Time (s): cpu = 00:00:44 ; elapsed = 00:00:15 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 490 ; free virtual = 3615

Time (s): cpu = 00:00:44 ; elapsed = 00:00:15 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 490 ; free virtual = 3615
Phase 4.1 Post Commit Optimization | Checksum: 2295a1455

Time (s): cpu = 00:00:45 ; elapsed = 00:00:15 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 490 ; free virtual = 3615

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2295a1455

Time (s): cpu = 00:00:45 ; elapsed = 00:00:15 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 490 ; free virtual = 3615

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2295a1455

Time (s): cpu = 00:00:45 ; elapsed = 00:00:15 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 482 ; free virtual = 3615
Phase 4.3 Placer Reporting | Checksum: 2295a1455

Time (s): cpu = 00:00:45 ; elapsed = 00:00:15 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 482 ; free virtual = 3615

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 482 ; free virtual = 3615

Time (s): cpu = 00:00:45 ; elapsed = 00:00:15 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 482 ; free virtual = 3615
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 20b868b92

Time (s): cpu = 00:00:45 ; elapsed = 00:00:15 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 482 ; free virtual = 3615
Ending Placer Task | Checksum: 201bc9f98

Time (s): cpu = 00:00:45 ; elapsed = 00:00:15 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 482 ; free virtual = 3615
88 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:16 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 481 ; free virtual = 3614
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 431 ; free virtual = 3564
INFO: [Vivado 12-24828] Executing command : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 401 ; free virtual = 3534
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 404 ; free virtual = 3538
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 398 ; free virtual = 3541
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 398 ; free virtual = 3541
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 398 ; free virtual = 3541
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 395 ; free virtual = 3539
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 395 ; free virtual = 3539
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 395 ; free virtual = 3539
INFO: [Common 17-1381] The checkpoint '/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE_TIMING/ULTRA_EMBEDDED_SIMPLE_TIMING.runs/impl_1/top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 427 ; free virtual = 3564
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.707 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 427 ; free virtual = 3564
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 419 ; free virtual = 3564
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 419 ; free virtual = 3564
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 419 ; free virtual = 3564
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 419 ; free virtual = 3565
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 419 ; free virtual = 3565
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 419 ; free virtual = 3565
INFO: [Common 17-1381] The checkpoint '/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE_TIMING/ULTRA_EMBEDDED_SIMPLE_TIMING.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 90e6664e ConstDB: 0 ShapeSum: bf03d9b4 RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 32ede43e | NumContArr: bb63e97a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 273a3c2f2

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 509 ; free virtual = 3660

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 273a3c2f2

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 509 ; free virtual = 3660

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 273a3c2f2

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 509 ; free virtual = 3660
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 25686b8f4

Time (s): cpu = 00:00:38 ; elapsed = 00:00:27 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 566 ; free virtual = 3727
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.956  | TNS=0.000  | WHS=-0.232 | THS=-177.639|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 187684762

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 561 ; free virtual = 3721
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.956  | TNS=0.000  | WHS=-0.121 | THS=-1.735 |

Phase 2.4 Update Timing for Bus Skew | Checksum: 19d0b7756

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 561 ; free virtual = 3721

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00182791 %
  Global Horizontal Routing Utilization  = 0.000852515 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6795
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6795
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 21cc01bb0

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 548 ; free virtual = 3709

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 21cc01bb0

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 548 ; free virtual = 3709

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2a668023a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:30 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 562 ; free virtual = 3714
Phase 4 Initial Routing | Checksum: 2a668023a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:30 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 562 ; free virtual = 3714

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 487
 Number of Nodes with overlaps = 86
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.013  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 22d2f2718

Time (s): cpu = 00:00:54 ; elapsed = 00:00:34 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 557 ; free virtual = 3718
Phase 5 Rip-up And Reroute | Checksum: 22d2f2718

Time (s): cpu = 00:00:54 ; elapsed = 00:00:34 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 557 ; free virtual = 3718

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 245985284

Time (s): cpu = 00:00:55 ; elapsed = 00:00:34 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 556 ; free virtual = 3718
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.092  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 213cc460d

Time (s): cpu = 00:00:55 ; elapsed = 00:00:34 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 556 ; free virtual = 3718

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 213cc460d

Time (s): cpu = 00:00:56 ; elapsed = 00:00:34 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 556 ; free virtual = 3718
Phase 6 Delay and Skew Optimization | Checksum: 213cc460d

Time (s): cpu = 00:00:56 ; elapsed = 00:00:34 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 556 ; free virtual = 3718

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.092  | TNS=0.000  | WHS=0.021  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 29587c2ea

Time (s): cpu = 00:00:57 ; elapsed = 00:00:34 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 556 ; free virtual = 3718
Phase 7 Post Hold Fix | Checksum: 29587c2ea

Time (s): cpu = 00:00:57 ; elapsed = 00:00:34 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 556 ; free virtual = 3718

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.22209 %
  Global Horizontal Routing Utilization  = 1.43315 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 29587c2ea

Time (s): cpu = 00:00:57 ; elapsed = 00:00:34 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 556 ; free virtual = 3718

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 29587c2ea

Time (s): cpu = 00:00:57 ; elapsed = 00:00:34 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 556 ; free virtual = 3718

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 28a39164e

Time (s): cpu = 00:00:58 ; elapsed = 00:00:35 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 525 ; free virtual = 3686

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 28a39164e

Time (s): cpu = 00:00:58 ; elapsed = 00:00:35 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 525 ; free virtual = 3686

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.092  | TNS=0.000  | WHS=0.021  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 28a39164e

Time (s): cpu = 00:00:58 ; elapsed = 00:00:35 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 525 ; free virtual = 3686
Total Elapsed time in route_design: 34.87 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 199bc0b99

Time (s): cpu = 00:00:58 ; elapsed = 00:00:35 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 525 ; free virtual = 3686
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 199bc0b99

Time (s): cpu = 00:00:59 ; elapsed = 00:00:35 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 525 ; free virtual = 3686

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:35 . Memory (MB): peak = 3011.672 ; gain = 0.000 ; free physical = 525 ; free virtual = 3686
INFO: [Vivado 12-24828] Executing command : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE_TIMING/ULTRA_EMBEDDED_SIMPLE_TIMING.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE_TIMING/ULTRA_EMBEDDED_SIMPLE_TIMING.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
132 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file top_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:44 ; elapsed = 00:00:11 . Memory (MB): peak = 3146.094 ; gain = 134.422 ; free physical = 419 ; free virtual = 3586
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3146.094 ; gain = 0.000 ; free physical = 416 ; free virtual = 3585
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3146.094 ; gain = 0.000 ; free physical = 421 ; free virtual = 3581
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3146.094 ; gain = 0.000 ; free physical = 421 ; free virtual = 3581
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3146.094 ; gain = 0.000 ; free physical = 419 ; free virtual = 3581
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3146.094 ; gain = 0.000 ; free physical = 418 ; free virtual = 3580
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3146.094 ; gain = 0.000 ; free physical = 418 ; free virtual = 3581
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3146.094 ; gain = 0.000 ; free physical = 418 ; free virtual = 3581
INFO: [Common 17-1381] The checkpoint '/home/heigke/Dokument/TAIF_ADVANIA/DRAM_research/DRAM_WRITE_READ_SERIAL/ULTRA_EMBEDDED_SIMPLE_TIMING/ULTRA_EMBEDDED_SIMPLE_TIMING.runs/impl_1/top_routed.dcp' has been generated.
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
144 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:42 ; elapsed = 00:00:15 . Memory (MB): peak = 3432.785 ; gain = 286.691 ; free physical = 202 ; free virtual = 3264
INFO: [Common 17-206] Exiting Vivado at Sat Jun  7 10:27:51 2025...
