// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

// CTRL
// 0x00 : Control signals
//        bit 0  - ap_start (Read/Write/COH)
//        bit 1  - ap_done (Read/COR)
//        bit 2  - ap_idle (Read)
//        bit 3  - ap_ready (Read)
//        bit 7  - auto_restart (Read/Write)
//        others - reserved
// 0x04 : Global Interrupt Enable Register
//        bit 0  - Global Interrupt Enable (Read/Write)
//        others - reserved
// 0x08 : IP Interrupt Enable Register (Read/Write)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x0c : IP Interrupt Status Register (Read/TOW)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x20 ~
// 0x3f : Memory 'SBUS_data' (30 * 8b)
//        Word n : bit [ 7: 0] - SBUS_data[4n]
//                 bit [15: 8] - SBUS_data[4n+1]
//                 bit [23:16] - SBUS_data[4n+2]
//                 bit [31:24] - SBUS_data[4n+3]
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XRC_RECEIVER_CTRL_ADDR_AP_CTRL        0x00
#define XRC_RECEIVER_CTRL_ADDR_GIE            0x04
#define XRC_RECEIVER_CTRL_ADDR_IER            0x08
#define XRC_RECEIVER_CTRL_ADDR_ISR            0x0c
#define XRC_RECEIVER_CTRL_ADDR_SBUS_DATA_BASE 0x20
#define XRC_RECEIVER_CTRL_ADDR_SBUS_DATA_HIGH 0x3f
#define XRC_RECEIVER_CTRL_WIDTH_SBUS_DATA     8
#define XRC_RECEIVER_CTRL_DEPTH_SBUS_DATA     30

// TEST_CHAN
// 0x4000 ~
// 0x7fff : Memory 'channel_data' (4096 * 32b)
//          Word n : bit [31:0] - channel_data[n]
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XRC_RECEIVER_TEST_CHAN_ADDR_CHANNEL_DATA_BASE 0x4000
#define XRC_RECEIVER_TEST_CHAN_ADDR_CHANNEL_DATA_HIGH 0x7fff
#define XRC_RECEIVER_TEST_CHAN_WIDTH_CHANNEL_DATA     32
#define XRC_RECEIVER_TEST_CHAN_DEPTH_CHANNEL_DATA     4096

// TEST_NORM
// 0x4000 ~
// 0x7fff : Memory 'norm_out' (4096 * 32b)
//          Word n : bit [31:0] - norm_out[n]
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XRC_RECEIVER_TEST_NORM_ADDR_NORM_OUT_BASE 0x4000
#define XRC_RECEIVER_TEST_NORM_ADDR_NORM_OUT_HIGH 0x7fff
#define XRC_RECEIVER_TEST_NORM_WIDTH_NORM_OUT     32
#define XRC_RECEIVER_TEST_NORM_DEPTH_NORM_OUT     4096

// TEST_REV
// 0x4000 ~
// 0x7fff : Memory 'reverse_out' (4096 * 32b)
//          Word n : bit [31:0] - reverse_out[n]
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XRC_RECEIVER_TEST_REV_ADDR_REVERSE_OUT_BASE 0x4000
#define XRC_RECEIVER_TEST_REV_ADDR_REVERSE_OUT_HIGH 0x7fff
#define XRC_RECEIVER_TEST_REV_WIDTH_REVERSE_OUT     32
#define XRC_RECEIVER_TEST_REV_DEPTH_REVERSE_OUT     4096

