*** Using c compiler gcc-4.8 instead of cc ...

Warning-[DEBUG_DEP] Option will be deprecated
  The option '-fsdb' will be deprecated in a future release.  Please use 
  '-debug_acc+dmptf -debug_region+cell+encrypt' instead.

                         Chronologic VCS (TM)
       Version O-2018.09-SP2_Full64 -- Fri Jan 28 11:17:46 2022
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug_all' will be deprecated in a future release.  Please use 
  '-debug_acc+all -debug_region+cell+encrypt' instead.

Parsing design file '../rtl/rvsingle_top.v'
Parsing design file '../rtl/riscv_single.v'
Parsing design file '../rtl/imem.v'
Parsing design file '../rtl/dmem.v'
Parsing design file '../rtl/controller.v'
Parsing design file '../rtl/datapath.v'
Parsing design file '../rtl/alu.v'
Parsing design file '../rtl/adder.v'
Parsing design file '../rtl/mux2.v'
Parsing design file '../rtl/mux8.v'
Parsing design file '../rtl/pc_reg.v'
Parsing design file '../rtl/extend.v'
Parsing design file '../rtl/reg_file.v'
Parsing design file '../rtl/mux4.v'
Parsing design file '../pattern/tb_rvsingle.v'
Parsing design file '../pattern/tb_alu.v'
Parsing design file '../pattern/tb_mem.v'
Parsing design file '../pattern/tb_extend.v'
Parsing design file '../pattern/tb_regfile.v'
Top Level Modules:
       tb_rvsingle
       tb_alu
       tb_mem
       tb_extend
       tb_regfile
TimeScale is 1 ns / 1 ps
Starting vcs inline pass...
6 modules and 0 UDP read.
recompiling module alu
recompiling module tb_rvsingle
recompiling module tb_alu
recompiling module tb_mem
recompiling module tb_extend
recompiling module tb_regfile
All of 6 modules done
make[1]: Entering directory '/home/eric/Desktop/ic_pro/riscv/riscv_DDCA/riscv_single/sim/csrc'
make[1]: Leaving directory '/home/eric/Desktop/ic_pro/riscv/riscv_DDCA/riscv_single/sim/csrc'
make[1]: Entering directory '/home/eric/Desktop/ic_pro/riscv/riscv_DDCA/riscv_single/sim/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++-4.8  -o ../simv    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -Wl,--no-as-needed -rdynamic  -Wl,-rpath=/home/synopsys/vcs/O-2018.09-SP2/linux64/lib -L/home/synopsys/vcs/O-2018.09-SP2/linux64/lib   objs/amcQw_d.o   _11461_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          -lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs /home/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a    -lvcsnew -lsimprofile -luclinative /home/synopsys/vcs/O-2018.09-SP2/linux64/lib/vcs_tls.o   -Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive        _vcs_pli_stub_.o   /home/synopsys/vcs/O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o /home/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -ldl -lm  -lc -lpthread -ldl 
../simv up to date
make[1]: Leaving directory '/home/eric/Desktop/ic_pro/riscv/riscv_DDCA/riscv_single/sim/csrc'
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-SP2_Full64; Runtime version O-2018.09-SP2_Full64;  Jan 28 11:17 2022
*Verdi* Loading libsscore_vcs201809.so
FSDB Dumper for VCS, Release Verdi_O-2018.09-SP2, Linux x86_64/64bit, 02/21/2019
(C) 1996 - 2019 by Synopsys, Inc.
*Verdi* : Create FSDB file 'tb_rvsingle.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
00500113
00c00193
ff718393
0023e233
0041f2b3
004282b3
02728863
0041a233
00020463
00000293
0023a233
005203b3
402383b3
0471aa23
06002103
005104b3
008001ef
00100113
00910133
0221a023
*Verdi* : Create FSDB file 'tb_alu.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
*Verdi* : Create FSDB file 'tb_mem.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
00500113
00c00193
ff718393
0023e233
0041f2b3
004282b3
02728863
0041a233
00020463
00000293
0023a233
005203b3
402383b3
0471aa23
06002103
005104b3
008001ef
00100113
00910133
0221a023
*Verdi* : Create FSDB file 'tb_extend.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
*Verdi* : Create FSDB file 'tb_regfile.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
$finish called from file "../pattern/tb_rvsingle.v", line 36.
$finish at simulation time              1041000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 1041000 ps
CPU Time:      0.980 seconds;       Data structure size:   0.0Mb
Fri Jan 28 11:17:52 2022
CPU time: 1.409 seconds to compile + .774 seconds to elab + .208 seconds to link + 1.019 seconds in simulation
