#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Apr 29 10:47:19 2024
# Process ID: 1952
# Current directory: C:/Users/coe_user/Documents/ECE574_Local/homework/hw3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3460 C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.xpr
# Log file: C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/vivado.log
# Journal file: C:/Users/coe_user/Documents/ECE574_Local/homework/hw3\vivado.jou
# Running On: coe-loan-008, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 4, Host memory: 34040 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 1506.406 ; gain = 394.520
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 29 11:28:15 2024...
ulation top is 'tb_maddsub_direct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_maddsub_direct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_maddsub_direct_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_direct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_maddsub_direct
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:76]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:77]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:78]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:97]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:98]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:99]
"xvhdl --incr --relax -prj tb_maddsub_direct_vhdl.prj"
ECHO is off.
ECHO is off.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1511.898 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv_comp
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=48...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(acasc...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(1,1)(1,1)\]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_addsub_arch of entity xil_defaultlib.dsp_addsub [dsp_addsub_default]
Compiling module xil_defaultlib.maddsub_direct
Compiling module xil_defaultlib.tb_maddsub_direct
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_maddsub_direct_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1511.898 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_maddsub_direct_behav -key {Behavioral:sim_1:Functional:tb_maddsub_direct} -tclbatch {tb_maddsub_direct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_maddsub_direct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 230 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" Line 104
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_maddsub_direct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 1531.910 ; gain = 21.641
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_maddsub_direct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_maddsub_direct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_maddsub_direct_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_direct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_maddsub_direct
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:76]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:77]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:78]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:97]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:98]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:99]
"xvhdl --incr --relax -prj tb_maddsub_direct_vhdl.prj"
ECHO is off.
ECHO is off.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2605.570 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv_comp
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=48...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(acasc...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(1,1)(1,1)\]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_addsub_arch of entity xil_defaultlib.dsp_addsub [dsp_addsub_default]
Compiling module xil_defaultlib.maddsub_direct
Compiling module xil_defaultlib.tb_maddsub_direct
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_maddsub_direct_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 2605.570 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_maddsub_direct_behav -key {Behavioral:sim_1:Functional:tb_maddsub_direct} -tclbatch {tb_maddsub_direct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_maddsub_direct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 230 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" Line 104
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_maddsub_direct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 2605.570 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_maddsub_direct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_maddsub_direct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_maddsub_direct_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_direct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_maddsub_direct
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:76]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:77]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFA truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:78]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:97]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:98]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:99]
"xvhdl --incr --relax -prj tb_maddsub_direct_vhdl.prj"
ECHO is off.
ECHO is off.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2605.570 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv_comp
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=48...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(acasc...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(1,1)(1,1)\]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_addsub_arch of entity xil_defaultlib.dsp_addsub [dsp_addsub_default]
Compiling module xil_defaultlib.maddsub_direct
Compiling module xil_defaultlib.tb_maddsub_direct
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_maddsub_direct_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2605.570 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_maddsub_direct_behav -key {Behavioral:sim_1:Functional:tb_maddsub_direct} -tclbatch {tb_maddsub_direct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_maddsub_direct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 230 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" Line 104
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_maddsub_direct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 2605.570 ; gain = 0.000
export_ip_user_files -of_objects  [get_files C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/mult_operator.sv] -no_script -reset -force -quiet
remove_files  C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/mult_operator.sv
export_ip_user_files -of_objects  [get_files C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_mult.sv] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_mult.sv
close [ open C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_2pipe.sv w ]
add_files C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_2pipe.sv
update_compile_order -fileset sources_1
create_ip -name dsp_macro -vendor xilinx.com -library ip -version 1.0 -module_name dsp_addsub_piped_2
set_property -dict [list \
  CONFIG.a_binarywidth {0} \
  CONFIG.a_width {18} \
  CONFIG.areg_3 {false} \
  CONFIG.areg_4 {false} \
  CONFIG.b_binarywidth {0} \
  CONFIG.b_width {18} \
  CONFIG.breg_3 {false} \
  CONFIG.breg_4 {false} \
  CONFIG.c_binarywidth {0} \
  CONFIG.c_width {48} \
  CONFIG.concat_binarywidth {0} \
  CONFIG.concat_width {48} \
  CONFIG.concatreg_3 {true} \
  CONFIG.concatreg_4 {true} \
  CONFIG.concatreg_5 {true} \
  CONFIG.creg_3 {true} \
  CONFIG.creg_4 {true} \
  CONFIG.creg_5 {true} \
  CONFIG.d_width {18} \
  CONFIG.instruction1 {CONCAT+C} \
  CONFIG.instruction2 {C-CONCAT} \
  CONFIG.instruction_list {#} \
  CONFIG.mreg_5 {false} \
  CONFIG.opreg_3 {true} \
  CONFIG.opreg_4 {true} \
  CONFIG.opreg_5 {true} \
  CONFIG.p_full_width {48} \
  CONFIG.p_width {48} \
  CONFIG.pcin_binarywidth {0} \
  CONFIG.preg_6 {true} \
] [get_ips dsp_addsub_piped_2]
generate_target {instantiation_template} [get_files c:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/ip/dsp_addsub_piped_2/dsp_addsub_piped_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dsp_addsub_piped_2'...
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_2pipe.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
ERROR: [Common 17-180] Spawn failed: No error
generate_target all [get_files  c:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/ip/dsp_addsub_piped_2/dsp_addsub_piped_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dsp_addsub_piped_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dsp_addsub_piped_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dsp_addsub_piped_2'...
catch { config_ip_cache -export [get_ips -all dsp_addsub_piped_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dsp_addsub_piped_2
export_ip_user_files -of_objects [get_files c:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/ip/dsp_addsub_piped_2/dsp_addsub_piped_2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/ip/dsp_addsub_piped_2/dsp_addsub_piped_2.xci]
launch_runs dsp_addsub_piped_2_synth_1 -jobs 4
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dsp_addsub_piped_2
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_2pipe.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
[Mon Apr 29 11:27:03 2024] Launched dsp_addsub_piped_2_synth_1...
Run output will be captured here: C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.runs/dsp_addsub_piped_2_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/ip/dsp_addsub_piped_2/dsp_addsub_piped_2.xci] -directory C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.ip_user_files -ipstatic_source_dir C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.cache/compile_simlib/modelsim} {questa=C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.cache/compile_simlib/questa} {riviera=C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.cache/compile_simlib/riviera} {activehdl=C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_2pipe.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_2pipe.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_2pipe.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
ERROR: [Common 17-180] Spawn failed: No error
set_property -dict [list \
  CONFIG.concatreg_3 {true} \
  CONFIG.concatreg_4 {true} \
  CONFIG.concatreg_5 {true} \
  CONFIG.creg_2 {false} \
  CONFIG.creg_3 {true} \
  CONFIG.creg_4 {true} \
  CONFIG.creg_5 {true} \
  CONFIG.opreg_3 {true} \
  CONFIG.opreg_4 {true} \
  CONFIG.opreg_5 {true} \
  CONFIG.pipeline_options {Automatic} \
  CONFIG.preg_6 {true} \
  CONFIG.tier_3 {false} \
  CONFIG.tier_4 {false} \
  CONFIG.tier_5 {false} \
] [get_ips dsp_addsub_piped_2]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_2pipe.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
ERROR: [Common 17-180] Spawn failed: No error
move_files -fileset sim_1 [get_files  C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_2pipe.sv]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_2pipe.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
ERROR: [Common 17-180] Spawn failed: No error
export_ip_user_files -of_objects  [get_files C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_2pipe.sv] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_2pipe.sv
file delete -force C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_2pipe.sv
close [ open C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/addsub_piped_2.sv w ]
add_files C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/addsub_piped_2.sv
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/addsub_piped_2.sv] -no_script -reset -force -quiet
remove_files  C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/addsub_piped_2.sv
file delete -force C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/addsub_piped_2.sv
close [ open C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv w ]
add_files C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_2pipe.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_2pipe.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
export_ip_user_files -of_objects  [get_files C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_direct.sv] -no_script -reset -force -quiet
remove_files  C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_direct.sv
file delete -force C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_direct.sv
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_2pipe.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_2pipe.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_maddsub_direct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-12490] The selected simulation model for 'dsp_addsub_piped_2' IP changed to 'rtl' from '', the simulation run directory will be deleted.
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_maddsub_direct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_maddsub_direct_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_direct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_maddsub_direct
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:86]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:87]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFA truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:88]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:113]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:114]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:115]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_maddsub_direct_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.gen/sources_1/ip/dsp_addsub_piped_2/sim/dsp_addsub_piped_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dsp_addsub_piped_2'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2605.570 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <maddsub_piped_2> not found while processing module instance <uut1> [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:45]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2605.570 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
add_files -norecurse C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv
WARNING: [filemgmt 56-12] File 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv' cannot be added to the project because it already exists in the project, skipping this file
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_maddsub_direct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_maddsub_direct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_maddsub_direct_vlog.prj"
ECHO is off.
ECHO is off.
"xvhdl --incr --relax -prj tb_maddsub_direct_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <maddsub_piped_2> not found while processing module instance <uut1> [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:45]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2605.570 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
add_files -norecurse C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv
WARNING: [filemgmt 56-12] File 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_2pipe.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_2pipe.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
add_files -norecurse C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv
WARNING: [filemgmt 56-12] File 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_2pipe.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.gen\sources_1\ip\dsp_addsub_piped_2\synth\dsp_addsub_piped_2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
add_files -norecurse C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_direct.sv
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_2pipe.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.gen\sources_1\ip\dsp_addsub_piped_2\synth\dsp_addsub_piped_2.vhd:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_2pipe.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [c:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.gen\sources_1\ip\dsp_addsub_piped_2\synth\dsp_addsub_piped_2.vhd:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
close [ open C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv w ]
add_files C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv
WARNING: [filemgmt 56-12] File 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_2pipe.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_2pipe.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_2pipe.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_maddsub_direct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_maddsub_direct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_maddsub_direct_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_direct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_maddsub_direct
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:86]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:87]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFA truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:88]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:113]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:114]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:115]
"xvhdl --incr --relax -prj tb_maddsub_direct_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <maddsub_piped_2> not found while processing module instance <uut1> [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:45]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2605.570 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_2pipe.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_2pipe.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_maddsub_direct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_maddsub_direct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_maddsub_direct_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_direct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_maddsub_direct
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:86]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:87]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFA truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:88]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:113]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:114]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:115]
"xvhdl --incr --relax -prj tb_maddsub_direct_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv_comp
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=48...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(1,1)(1,1)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_addsub_piped_2_arch of entity xil_defaultlib.dsp_addsub_piped_2 [dsp_addsub_piped_2_default]
Compiling module xil_defaultlib.maddsub_direct
Compiling module xil_defaultlib.tb_maddsub_direct
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_maddsub_direct_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2605.570 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_maddsub_direct_behav -key {Behavioral:sim_1:Functional:tb_maddsub_direct} -tclbatch {tb_maddsub_direct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_maddsub_direct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 250 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" Line 120
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_maddsub_direct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2605.570 ; gain = 0.000
export_ip_user_files -of_objects  [get_files C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv] -no_script -reset -force -quiet
remove_files  C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_2pipe.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_2pipe.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv
WARNING: [filemgmt 56-12] File 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv' cannot be added to the project because it already exists in the project, skipping this file
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_maddsub_direct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_maddsub_direct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_maddsub_direct_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_direct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_maddsub_direct
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:86]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:87]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFA truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:88]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:113]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:114]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:115]
"xvhdl --incr --relax -prj tb_maddsub_direct_vhdl.prj"
ECHO is off.
ECHO is off.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2605.570 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <maddsub_piped_2> not found while processing module instance <uut1> [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:45]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2605.570 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
add_files -norecurse C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv] -no_script -reset -force -quiet
remove_files  C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv
update_compile_order -fileset sources_1
close [ open C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv w ]
add_files C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv] -no_script -reset -force -quiet
remove_files  C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_maddsub_direct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_maddsub_direct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_maddsub_direct_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_direct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_piped_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_maddsub_direct
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:86]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:87]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFA truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:88]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:113]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:114]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:115]
"xvhdl --incr --relax -prj tb_maddsub_direct_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.gen/sources_1/ip/dsp_addsub/sim/dsp_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dsp_addsub'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'dout' on this module [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:52]
ERROR: [VRFC 10-3180] cannot find port 'dinM' on this module [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:51]
ERROR: [VRFC 10-3180] cannot find port 'dinB' on this module [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:50]
ERROR: [VRFC 10-3180] cannot find port 'dinA' on this module [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:49]
ERROR: [VRFC 10-3180] cannot find port 'subtract' on this module [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:48]
ERROR: [VRFC 10-3180] cannot find port 'rst' on this module [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:47]
ERROR: [VRFC 10-3180] cannot find port 'clk' on this module [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:46]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2605.570 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close [ open C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv w ]
add_files C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_maddsub_direct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_maddsub_direct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_maddsub_direct_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_piped_2
"xvhdl --incr --relax -prj tb_maddsub_direct_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'dout' on this module [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:52]
ERROR: [VRFC 10-3180] cannot find port 'dinM' on this module [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:51]
ERROR: [VRFC 10-3180] cannot find port 'dinB' on this module [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:50]
ERROR: [VRFC 10-3180] cannot find port 'dinA' on this module [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:49]
ERROR: [VRFC 10-3180] cannot find port 'subtract' on this module [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:48]
ERROR: [VRFC 10-3180] cannot find port 'rst' on this module [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:47]
ERROR: [VRFC 10-3180] cannot find port 'clk' on this module [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:46]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2605.570 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_maddsub_direct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_maddsub_direct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_maddsub_direct_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_direct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_piped_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_maddsub_direct
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:86]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:87]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFA truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:88]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:113]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:114]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:115]
"xvhdl --incr --relax -prj tb_maddsub_direct_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv_comp
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=48...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(acasc...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(1,1)(1,1)\]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_addsub_arch of entity xil_defaultlib.dsp_addsub [dsp_addsub_default]
Compiling module xil_defaultlib.maddsub_direct
Compiling module xil_defaultlib.maddsub_piped_2
Compiling module xil_defaultlib.tb_maddsub_direct
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_maddsub_direct_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2605.570 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_maddsub_direct_behav -key {Behavioral:sim_1:Functional:tb_maddsub_direct} -tclbatch {tb_maddsub_direct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_maddsub_direct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 250 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" Line 120
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_maddsub_direct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 2605.570 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_maddsub_direct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_maddsub_direct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_maddsub_direct_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_direct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_piped_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_maddsub_direct
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:86]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:87]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFA truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:88]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:113]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:114]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:115]
"xvhdl --incr --relax -prj tb_maddsub_direct_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv_comp
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=48...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(acasc...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(1,1)(1,1)\]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_addsub_arch of entity xil_defaultlib.dsp_addsub [dsp_addsub_default]
Compiling module xil_defaultlib.maddsub_direct
Compiling module xil_defaultlib.maddsub_piped_2
Compiling module xil_defaultlib.tb_maddsub_direct
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_maddsub_direct_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2605.570 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_maddsub_direct_behav -key {Behavioral:sim_1:Functional:tb_maddsub_direct} -tclbatch {tb_maddsub_direct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_maddsub_direct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 250 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" Line 120
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_maddsub_direct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 2605.570 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_maddsub_direct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_maddsub_direct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_maddsub_direct_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_direct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_piped_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_maddsub_direct
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:86]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:87]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFA truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:88]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:113]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:114]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:115]
"xvhdl --incr --relax -prj tb_maddsub_direct_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv_comp
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=48...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(acasc...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(1,1)(1,1)\]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_addsub_arch of entity xil_defaultlib.dsp_addsub [dsp_addsub_default]
Compiling module xil_defaultlib.maddsub_direct
Compiling module xil_defaultlib.maddsub_piped_2
Compiling module xil_defaultlib.tb_maddsub_direct
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_maddsub_direct_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2605.570 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_maddsub_direct_behav -key {Behavioral:sim_1:Functional:tb_maddsub_direct} -tclbatch {tb_maddsub_direct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_maddsub_direct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 250 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" Line 120
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_maddsub_direct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2605.570 ; gain = 0.000
set_property -dict [list \
  CONFIG.concatreg_3 {true} \
  CONFIG.concatreg_4 {false} \
  CONFIG.concatreg_5 {false} \
  CONFIG.creg_3 {true} \
  CONFIG.creg_4 {false} \
  CONFIG.creg_5 {false} \
  CONFIG.opreg_3 {true} \
  CONFIG.opreg_4 {false} \
  CONFIG.opreg_5 {false} \
  CONFIG.pipeline_options {Expert} \
  CONFIG.preg_6 {true} \
] [get_ips dsp_addsub_piped_2]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
ERROR: [Common 17-180] Spawn failed: No error
generate_target all [get_files  C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/ip/dsp_addsub_piped_2/dsp_addsub_piped_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dsp_addsub_piped_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dsp_addsub_piped_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dsp_addsub_piped_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'dsp_addsub_piped_2'...
catch { config_ip_cache -export [get_ips -all dsp_addsub_piped_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dsp_addsub_piped_2
export_ip_user_files -of_objects [get_files C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/ip/dsp_addsub_piped_2/dsp_addsub_piped_2.xci] -no_script -sync -force -quiet
INFO: [Vivado 12-23855] The given sub-design is auto disabled, no action will be taken: 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/ip/dsp_addsub_piped_2/dsp_addsub_piped_2.xci'
export_simulation -of_objects [get_files C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/ip/dsp_addsub_piped_2/dsp_addsub_piped_2.xci] -directory C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.ip_user_files -ipstatic_source_dir C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.cache/compile_simlib/modelsim} {questa=C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.cache/compile_simlib/questa} {riviera=C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.cache/compile_simlib/riviera} {activehdl=C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_maddsub_direct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_maddsub_direct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_maddsub_direct_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_direct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_piped_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_maddsub_direct
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:86]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:87]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFA truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:88]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:107]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:108]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:109]
"xvhdl --incr --relax -prj tb_maddsub_direct_vhdl.prj"
ECHO is off.
ECHO is off.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2605.570 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv_comp
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=48...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(acasc...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(1,1)(1,1)\]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_addsub_arch of entity xil_defaultlib.dsp_addsub [dsp_addsub_default]
Compiling module xil_defaultlib.maddsub_direct
Compiling module xil_defaultlib.maddsub_piped_2
Compiling module xil_defaultlib.tb_maddsub_direct
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_maddsub_direct_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2605.570 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_maddsub_direct_behav -key {Behavioral:sim_1:Functional:tb_maddsub_direct} -tclbatch {tb_maddsub_direct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_maddsub_direct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 230 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" Line 114
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_maddsub_direct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 2605.570 ; gain = 0.000
generate_target all [get_files  C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/ip/dsp_addsub_piped_2/dsp_addsub_piped_2.xci]
catch { config_ip_cache -export [get_ips -all dsp_addsub_piped_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: dsp_addsub_piped_2
export_ip_user_files -of_objects [get_files C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/ip/dsp_addsub_piped_2/dsp_addsub_piped_2.xci] -no_script -sync -force -quiet
INFO: [Vivado 12-23855] The given sub-design is auto disabled, no action will be taken: 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/ip/dsp_addsub_piped_2/dsp_addsub_piped_2.xci'
export_simulation -of_objects [get_files C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/ip/dsp_addsub_piped_2/dsp_addsub_piped_2.xci] -directory C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.ip_user_files -ipstatic_source_dir C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.cache/compile_simlib/modelsim} {questa=C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.cache/compile_simlib/questa} {riviera=C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.cache/compile_simlib/riviera} {activehdl=C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_maddsub_direct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_maddsub_direct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_maddsub_direct_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_direct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_piped_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_maddsub_direct
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:86]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:87]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFA truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:88]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:112]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:113]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:114]
"xvhdl --incr --relax -prj tb_maddsub_direct_vhdl.prj"
ECHO is off.
ECHO is off.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2942.184 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv_comp
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=48...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(acasc...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(1,1)(1,1)\]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_addsub_arch of entity xil_defaultlib.dsp_addsub [dsp_addsub_default]
Compiling module xil_defaultlib.maddsub_direct
Compiling module xil_defaultlib.maddsub_piped_2
Compiling module xil_defaultlib.tb_maddsub_direct
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_maddsub_direct_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2942.184 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_maddsub_direct_behav -key {Behavioral:sim_1:Functional:tb_maddsub_direct} -tclbatch {tb_maddsub_direct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_maddsub_direct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 250 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" Line 119
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_maddsub_direct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 2942.184 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_maddsub_direct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_maddsub_direct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_maddsub_direct_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_direct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_piped_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_maddsub_direct
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:86]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:87]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFA truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:88]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:112]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:113]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:114]
"xvhdl --incr --relax -prj tb_maddsub_direct_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv_comp
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=48...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(acasc...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(1,1)(1,1)\]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_addsub_arch of entity xil_defaultlib.dsp_addsub [dsp_addsub_default]
Compiling module xil_defaultlib.maddsub_direct
Compiling module xil_defaultlib.maddsub_piped_2
Compiling module xil_defaultlib.tb_maddsub_direct
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_maddsub_direct_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2942.184 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_maddsub_direct_behav -key {Behavioral:sim_1:Functional:tb_maddsub_direct} -tclbatch {tb_maddsub_direct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_maddsub_direct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 250 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" Line 119
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_maddsub_direct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2942.184 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_maddsub_direct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_maddsub_direct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_maddsub_direct_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_direct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_piped_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_maddsub_direct
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:86]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:87]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFA truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:88]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:112]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:113]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:114]
"xvhdl --incr --relax -prj tb_maddsub_direct_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv_comp
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=48...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(acasc...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(1,1)(1,1)\]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_addsub_arch of entity xil_defaultlib.dsp_addsub [dsp_addsub_default]
Compiling module xil_defaultlib.maddsub_direct
Compiling module xil_defaultlib.maddsub_piped_2
Compiling module xil_defaultlib.tb_maddsub_direct
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_maddsub_direct_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2942.184 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_maddsub_direct_behav -key {Behavioral:sim_1:Functional:tb_maddsub_direct} -tclbatch {tb_maddsub_direct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_maddsub_direct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 250 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" Line 119
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_maddsub_direct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2942.184 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_maddsub_direct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_maddsub_direct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_maddsub_direct_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_direct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_piped_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_maddsub_direct
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:86]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:87]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFA truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:88]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:112]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:113]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:114]
"xvhdl --incr --relax -prj tb_maddsub_direct_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv_comp
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=48...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(acasc...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(1,1)(1,1)\]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_addsub_arch of entity xil_defaultlib.dsp_addsub [dsp_addsub_default]
Compiling module xil_defaultlib.maddsub_direct
Compiling module xil_defaultlib.maddsub_piped_2
Compiling module xil_defaultlib.tb_maddsub_direct
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_maddsub_direct_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2942.184 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_maddsub_direct_behav -key {Behavioral:sim_1:Functional:tb_maddsub_direct} -tclbatch {tb_maddsub_direct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_maddsub_direct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 250 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" Line 119
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_maddsub_direct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 2942.184 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_maddsub_direct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_maddsub_direct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_maddsub_direct_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_direct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_maddsub_direct
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:86]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:87]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFA truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:88]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:112]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:113]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:114]
"xvhdl --incr --relax -prj tb_maddsub_direct_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.gen/sources_1/ip/dsp_addsub_piped_2/sim/dsp_addsub_piped_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dsp_addsub_piped_2'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv_comp
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=48...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(1,1)(1,1)\]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_addsub_piped_2_arch of entity xil_defaultlib.dsp_addsub_piped_2 [dsp_addsub_piped_2_default]
Compiling module xil_defaultlib.maddsub_direct
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(acasc...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_addsub_arch of entity xil_defaultlib.dsp_addsub [dsp_addsub_default]
Compiling module xil_defaultlib.maddsub_piped_2
Compiling module xil_defaultlib.tb_maddsub_direct
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_maddsub_direct_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2942.184 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_maddsub_direct_behav -key {Behavioral:sim_1:Functional:tb_maddsub_direct} -tclbatch {tb_maddsub_direct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_maddsub_direct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 250 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" Line 119
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_maddsub_direct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 2942.184 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_maddsub_direct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_maddsub_direct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_maddsub_direct_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_direct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_maddsub_direct
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:86]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:87]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFA truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:88]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:112]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:113]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:114]
"xvhdl --incr --relax -prj tb_maddsub_direct_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv_comp
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=48...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(1,1)(1,1)\]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_addsub_piped_2_arch of entity xil_defaultlib.dsp_addsub_piped_2 [dsp_addsub_piped_2_default]
Compiling module xil_defaultlib.maddsub_direct
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(acasc...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_addsub_arch of entity xil_defaultlib.dsp_addsub [dsp_addsub_default]
Compiling module xil_defaultlib.maddsub_piped_2
Compiling module xil_defaultlib.tb_maddsub_direct
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_maddsub_direct_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2942.184 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_maddsub_direct_behav -key {Behavioral:sim_1:Functional:tb_maddsub_direct} -tclbatch {tb_maddsub_direct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_maddsub_direct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 250 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" Line 119
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_maddsub_direct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2942.184 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_maddsub_direct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_maddsub_direct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_maddsub_direct_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_direct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_maddsub_direct
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:88]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:89]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFA truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:90]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:115]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:116]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:117]
"xvhdl --incr --relax -prj tb_maddsub_direct_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'subc1c2' on this module [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:54]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2942.184 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_maddsub_direct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_maddsub_direct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_maddsub_direct_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_direct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_piped_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_maddsub_direct
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:88]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:89]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFA truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:90]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:115]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:116]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:117]
"xvhdl --incr --relax -prj tb_maddsub_direct_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv_comp
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=48...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(acasc...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(1,1)(1,1)\]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_addsub_arch of entity xil_defaultlib.dsp_addsub [dsp_addsub_default]
Compiling module xil_defaultlib.maddsub_direct
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_addsub_piped_2_arch of entity xil_defaultlib.dsp_addsub_piped_2 [dsp_addsub_piped_2_default]
Compiling module xil_defaultlib.maddsub_piped_2
Compiling module xil_defaultlib.tb_maddsub_direct
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_maddsub_direct_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2942.184 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_maddsub_direct_behav -key {Behavioral:sim_1:Functional:tb_maddsub_direct} -tclbatch {tb_maddsub_direct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_maddsub_direct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 250 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" Line 122
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_maddsub_direct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2942.184 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_maddsub_direct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_maddsub_direct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_maddsub_direct_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_direct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_piped_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_maddsub_direct
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:88]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:89]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFA truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:90]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:115]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:116]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:117]
"xvhdl --incr --relax -prj tb_maddsub_direct_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv_comp
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=48...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(acasc...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(1,1)(1,1)\]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_addsub_arch of entity xil_defaultlib.dsp_addsub [dsp_addsub_default]
Compiling module xil_defaultlib.maddsub_direct
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_addsub_piped_2_arch of entity xil_defaultlib.dsp_addsub_piped_2 [dsp_addsub_piped_2_default]
Compiling module xil_defaultlib.maddsub_piped_2
Compiling module xil_defaultlib.tb_maddsub_direct
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_maddsub_direct_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2942.184 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_maddsub_direct_behav -key {Behavioral:sim_1:Functional:tb_maddsub_direct} -tclbatch {tb_maddsub_direct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_maddsub_direct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 250 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" Line 122
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_maddsub_direct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2942.184 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_maddsub_direct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_maddsub_direct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_maddsub_direct_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_direct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_piped_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_maddsub_direct
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:88]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:89]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFA truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:90]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:115]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:116]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:117]
"xvhdl --incr --relax -prj tb_maddsub_direct_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv_comp
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=48...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(acasc...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(1,1)(1,1)\]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_addsub_arch of entity xil_defaultlib.dsp_addsub [dsp_addsub_default]
Compiling module xil_defaultlib.maddsub_direct
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_addsub_piped_2_arch of entity xil_defaultlib.dsp_addsub_piped_2 [dsp_addsub_piped_2_default]
Compiling module xil_defaultlib.maddsub_piped_2
Compiling module xil_defaultlib.tb_maddsub_direct
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_maddsub_direct_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2942.184 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_maddsub_direct_behav -key {Behavioral:sim_1:Functional:tb_maddsub_direct} -tclbatch {tb_maddsub_direct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_maddsub_direct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 250 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" Line 122
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_maddsub_direct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2942.184 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_maddsub_direct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_maddsub_direct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_maddsub_direct_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_direct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_piped_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_maddsub_direct
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:88]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:89]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFA truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:90]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:115]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:116]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:117]
"xvhdl --incr --relax -prj tb_maddsub_direct_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv_comp
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=48...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(acasc...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(1,1)(1,1)\]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_addsub_arch of entity xil_defaultlib.dsp_addsub [dsp_addsub_default]
Compiling module xil_defaultlib.maddsub_direct
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_addsub_piped_2_arch of entity xil_defaultlib.dsp_addsub_piped_2 [dsp_addsub_piped_2_default]
Compiling module xil_defaultlib.maddsub_piped_2
Compiling module xil_defaultlib.tb_maddsub_direct
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_maddsub_direct_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2942.184 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_maddsub_direct_behav -key {Behavioral:sim_1:Functional:tb_maddsub_direct} -tclbatch {tb_maddsub_direct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_maddsub_direct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 250 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" Line 122
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_maddsub_direct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2942.184 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_maddsub_direct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_maddsub_direct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_maddsub_direct_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_direct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_piped_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_maddsub_direct
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:88]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:89]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFA truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:90]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:115]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:116]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:117]
"xvhdl --incr --relax -prj tb_maddsub_direct_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv_comp
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=48...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(acasc...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(1,1)(1,1)\]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_addsub_arch of entity xil_defaultlib.dsp_addsub [dsp_addsub_default]
Compiling module xil_defaultlib.maddsub_direct
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_addsub_piped_2_arch of entity xil_defaultlib.dsp_addsub_piped_2 [dsp_addsub_piped_2_default]
Compiling module xil_defaultlib.maddsub_piped_2
Compiling module xil_defaultlib.tb_maddsub_direct
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_maddsub_direct_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2942.184 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_maddsub_direct_behav -key {Behavioral:sim_1:Functional:tb_maddsub_direct} -tclbatch {tb_maddsub_direct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_maddsub_direct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 250 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" Line 122
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_maddsub_direct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2942.184 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_maddsub_direct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_maddsub_direct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_maddsub_direct_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_direct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_maddsub_direct
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:88]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:89]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFA truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:90]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:115]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:116]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:117]
"xvhdl --incr --relax -prj tb_maddsub_direct_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv_comp
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=48...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(1,1)(1,1)\]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_addsub_piped_2_arch of entity xil_defaultlib.dsp_addsub_piped_2 [dsp_addsub_piped_2_default]
Compiling module xil_defaultlib.maddsub_direct
Compiling module xil_defaultlib.maddsub_piped_2
Compiling module xil_defaultlib.tb_maddsub_direct
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_maddsub_direct_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2942.184 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_maddsub_direct_behav -key {Behavioral:sim_1:Functional:tb_maddsub_direct} -tclbatch {tb_maddsub_direct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_maddsub_direct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 250 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" Line 122
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_maddsub_direct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2942.184 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_maddsub_direct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_maddsub_direct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_maddsub_direct_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_direct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_piped_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_maddsub_direct
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:88]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:89]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFA truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:90]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:115]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:116]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:117]
"xvhdl --incr --relax -prj tb_maddsub_direct_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'subc1c2' on this module [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:54]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2942.184 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_maddsub_direct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_maddsub_direct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_maddsub_direct_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_direct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_piped_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_maddsub_direct
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:88]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:89]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFA truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:90]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:115]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:116]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:117]
"xvhdl --incr --relax -prj tb_maddsub_direct_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'subc1c2' on this module [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:44]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2942.184 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_maddsub_direct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_maddsub_direct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_maddsub_direct_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_direct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_piped_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_maddsub_direct
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:88]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:89]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFA truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:90]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:115]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:116]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:117]
"xvhdl --incr --relax -prj tb_maddsub_direct_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv_comp
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=48...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(acasc...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(1,1)(1,1)\]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_addsub_arch of entity xil_defaultlib.dsp_addsub [dsp_addsub_default]
Compiling module xil_defaultlib.maddsub_direct
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_addsub_piped_2_arch of entity xil_defaultlib.dsp_addsub_piped_2 [dsp_addsub_piped_2_default]
Compiling module xil_defaultlib.maddsub_piped_2
Compiling module xil_defaultlib.tb_maddsub_direct
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_maddsub_direct_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2942.184 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_maddsub_direct_behav -key {Behavioral:sim_1:Functional:tb_maddsub_direct} -tclbatch {tb_maddsub_direct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_maddsub_direct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 250 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" Line 122
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_maddsub_direct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 2942.184 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_maddsub_direct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_maddsub_direct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_maddsub_direct_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_direct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_piped_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_maddsub_direct
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:88]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:89]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFA truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:90]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:115]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:116]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:117]
"xvhdl --incr --relax -prj tb_maddsub_direct_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv_comp
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=48...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(acasc...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(1,1)(1,1)\]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_addsub_arch of entity xil_defaultlib.dsp_addsub [dsp_addsub_default]
Compiling module xil_defaultlib.maddsub_direct
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_addsub_piped_2_arch of entity xil_defaultlib.dsp_addsub_piped_2 [dsp_addsub_piped_2_default]
Compiling module xil_defaultlib.maddsub_piped_2
Compiling module xil_defaultlib.tb_maddsub_direct
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_maddsub_direct_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3445.750 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_maddsub_direct_behav -key {Behavioral:sim_1:Functional:tb_maddsub_direct} -tclbatch {tb_maddsub_direct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_maddsub_direct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 250 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" Line 122
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_maddsub_direct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 3445.750 ; gain = 0.000
remove_forces { {/tb_maddsub_direct/dout_piped_2} }
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_maddsub_direct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_maddsub_direct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_maddsub_direct_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_direct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_piped_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_maddsub_direct
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:88]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:89]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFA truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:90]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:115]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:116]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:117]
"xvhdl --incr --relax -prj tb_maddsub_direct_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-9171] mixed concurrent and procedural assignments on 'carry1' [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv:91]
ERROR: [VRFC 10-9171] mixed concurrent and procedural assignments on 'carry2' [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv:92]
WARNING: [VRFC 10-3823] variable 'carry1' might have multiple concurrent drivers [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv:89]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3604.031 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_maddsub_direct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_maddsub_direct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_maddsub_direct_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_direct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_piped_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_maddsub_direct
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:88]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:89]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFA truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:90]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:115]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:116]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:117]
"xvhdl --incr --relax -prj tb_maddsub_direct_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-9171] mixed concurrent and procedural assignments on 'carry1' [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv:91]
ERROR: [VRFC 10-9171] mixed concurrent and procedural assignments on 'carry2' [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv:92]
WARNING: [VRFC 10-3823] variable 'carry1' might have multiple concurrent drivers [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv:89]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3604.031 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_maddsub_direct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_maddsub_direct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_maddsub_direct_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_direct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_piped_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_maddsub_direct
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:88]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:89]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFA truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:90]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:115]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:116]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:117]
"xvhdl --incr --relax -prj tb_maddsub_direct_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv_comp
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=48...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(acasc...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(1,1)(1,1)\]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_addsub_arch of entity xil_defaultlib.dsp_addsub [dsp_addsub_default]
Compiling module xil_defaultlib.maddsub_direct
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_addsub_piped_2_arch of entity xil_defaultlib.dsp_addsub_piped_2 [dsp_addsub_piped_2_default]
Compiling module xil_defaultlib.maddsub_piped_2
Compiling module xil_defaultlib.tb_maddsub_direct
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_maddsub_direct_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3604.031 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_maddsub_direct_behav -key {Behavioral:sim_1:Functional:tb_maddsub_direct} -tclbatch {tb_maddsub_direct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_maddsub_direct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 250 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" Line 122
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_maddsub_direct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 3604.031 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_maddsub_direct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_maddsub_direct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_maddsub_direct_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_direct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_piped_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_maddsub_direct
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:88]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:89]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFA truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:90]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:115]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:116]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:117]
"xvhdl --incr --relax -prj tb_maddsub_direct_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv_comp
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=48...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(acasc...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(1,1)(1,1)\]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_addsub_arch of entity xil_defaultlib.dsp_addsub [dsp_addsub_default]
Compiling module xil_defaultlib.maddsub_direct
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_addsub_piped_2_arch of entity xil_defaultlib.dsp_addsub_piped_2 [dsp_addsub_piped_2_default]
Compiling module xil_defaultlib.maddsub_piped_2
Compiling module xil_defaultlib.tb_maddsub_direct
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_maddsub_direct_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 3743.203 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_maddsub_direct_behav -key {Behavioral:sim_1:Functional:tb_maddsub_direct} -tclbatch {tb_maddsub_direct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_maddsub_direct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 250 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" Line 122
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_maddsub_direct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 3743.203 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_maddsub_direct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_maddsub_direct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_maddsub_direct_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_direct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_piped_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_maddsub_direct
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:88]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:89]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFA truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:90]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:115]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:116]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:117]
"xvhdl --incr --relax -prj tb_maddsub_direct_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv_comp
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=48...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(acasc...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(1,1)(1,1)\]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_addsub_arch of entity xil_defaultlib.dsp_addsub [dsp_addsub_default]
Compiling module xil_defaultlib.maddsub_direct
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_addsub_piped_2_arch of entity xil_defaultlib.dsp_addsub_piped_2 [dsp_addsub_piped_2_default]
Compiling module xil_defaultlib.maddsub_piped_2
Compiling module xil_defaultlib.tb_maddsub_direct
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_maddsub_direct_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 3743.203 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_maddsub_direct_behav -key {Behavioral:sim_1:Functional:tb_maddsub_direct} -tclbatch {tb_maddsub_direct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_maddsub_direct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 250 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" Line 122
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_maddsub_direct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 3743.203 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_maddsub_direct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_maddsub_direct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_maddsub_direct_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_direct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_piped_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_maddsub_direct
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:88]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:89]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFA truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:90]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:115]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:116]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:117]
"xvhdl --incr --relax -prj tb_maddsub_direct_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv_comp
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=48...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(acasc...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(1,1)(1,1)\]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_addsub_arch of entity xil_defaultlib.dsp_addsub [dsp_addsub_default]
Compiling module xil_defaultlib.maddsub_direct
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_addsub_piped_2_arch of entity xil_defaultlib.dsp_addsub_piped_2 [dsp_addsub_piped_2_default]
Compiling module xil_defaultlib.maddsub_piped_2
Compiling module xil_defaultlib.tb_maddsub_direct
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_maddsub_direct_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 3743.203 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_maddsub_direct_behav -key {Behavioral:sim_1:Functional:tb_maddsub_direct} -tclbatch {tb_maddsub_direct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_maddsub_direct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 250 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" Line 122
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_maddsub_direct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 3743.203 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_maddsub_direct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_maddsub_direct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_maddsub_direct_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_direct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_piped_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_maddsub_direct
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:94]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:95]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFA truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:96]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:121]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:122]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:123]
"xvhdl --incr --relax -prj tb_maddsub_direct_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv_comp
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=48...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(acasc...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(1,1)(1,1)\]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_addsub_arch of entity xil_defaultlib.dsp_addsub [dsp_addsub_default]
Compiling module xil_defaultlib.maddsub_direct
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_addsub_piped_2_arch of entity xil_defaultlib.dsp_addsub_piped_2 [dsp_addsub_piped_2_default]
Compiling module xil_defaultlib.maddsub_piped_2
Compiling module xil_defaultlib.tb_maddsub_direct
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_maddsub_direct_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 3743.203 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_maddsub_direct_behav -key {Behavioral:sim_1:Functional:tb_maddsub_direct} -tclbatch {tb_maddsub_direct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_maddsub_direct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 270 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" Line 128
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_maddsub_direct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 3743.203 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_maddsub_direct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_maddsub_direct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_maddsub_direct_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_direct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_piped_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_maddsub_direct
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:100]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:101]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFA truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:102]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:127]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:128]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:129]
"xvhdl --incr --relax -prj tb_maddsub_direct_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv_comp
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=48...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(acasc...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(1,1)(1,1)\]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_addsub_arch of entity xil_defaultlib.dsp_addsub [dsp_addsub_default]
Compiling module xil_defaultlib.maddsub_direct
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_addsub_piped_2_arch of entity xil_defaultlib.dsp_addsub_piped_2 [dsp_addsub_piped_2_default]
Compiling module xil_defaultlib.maddsub_piped_2
Compiling module xil_defaultlib.tb_maddsub_direct
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_maddsub_direct_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 3743.203 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_maddsub_direct_behav -key {Behavioral:sim_1:Functional:tb_maddsub_direct} -tclbatch {tb_maddsub_direct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_maddsub_direct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 290 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" Line 134
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_maddsub_direct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 3743.203 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_maddsub_direct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_maddsub_direct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_maddsub_direct_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_direct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_piped_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_piped_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_maddsub_direct
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:100]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:101]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFA truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:102]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:127]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:128]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:129]
"xvhdl --incr --relax -prj tb_maddsub_direct_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv_comp
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=48...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(acasc...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(1,1)(1,1)\]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_addsub_arch of entity xil_defaultlib.dsp_addsub [dsp_addsub_default]
Compiling module xil_defaultlib.maddsub_direct
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_addsub_piped_2_arch of entity xil_defaultlib.dsp_addsub_piped_2 [dsp_addsub_piped_2_default]
Compiling module xil_defaultlib.maddsub_piped_2
Compiling module xil_defaultlib.tb_maddsub_direct
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_maddsub_direct_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 3743.203 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_maddsub_direct_behav -key {Behavioral:sim_1:Functional:tb_maddsub_direct} -tclbatch {tb_maddsub_direct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_maddsub_direct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 290 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" Line 134
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_maddsub_direct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 3743.203 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
launch_runs impl_1 -jobs 4
[Mon Apr 29 20:13:25 2024] Launched synth_1...
Run output will be captured here: C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.runs/synth_1/runme.log
[Mon Apr 29 20:13:25 2024] Launched impl_1...
Run output will be captured here: C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.runs/synth_1

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_piped_2.sv w ]
add_files -fileset sim_1 C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_piped_2.sv
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_piped_2.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_piped_2.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_maddsub_direct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_maddsub_direct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_maddsub_direct_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_direct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_maddsub_direct
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:77]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:78]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFA truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:79]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:104]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:105]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:106]
"xvhdl --incr --relax -prj tb_maddsub_direct_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv_comp
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=48...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(acasc...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(1,1)(1,1)\]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_addsub_arch of entity xil_defaultlib.dsp_addsub [dsp_addsub_default]
Compiling module xil_defaultlib.maddsub_direct
Compiling module xil_defaultlib.tb_maddsub_direct
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_maddsub_direct_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3743.203 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_maddsub_direct_behav -key {Behavioral:sim_1:Functional:tb_maddsub_direct} -tclbatch {tb_maddsub_direct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_maddsub_direct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 270 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" Line 111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_maddsub_direct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 3743.203 ; gain = 0.000
current_wave_config {Untitled 30}
Untitled 30
add_wave {{/tb_maddsub_direct/uut/carry1}} 
current_wave_config {Untitled 30}
Untitled 30
add_wave {{/tb_maddsub_direct/uut/carry2}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_maddsub_direct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_maddsub_direct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_maddsub_direct_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_direct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_maddsub_direct
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:77]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:78]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFA truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:79]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:104]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:105]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:106]
"xvhdl --incr --relax -prj tb_maddsub_direct_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv_comp
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=48...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(acasc...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(1,1)(1,1)\]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_addsub_arch of entity xil_defaultlib.dsp_addsub [dsp_addsub_default]
Compiling module xil_defaultlib.maddsub_direct
Compiling module xil_defaultlib.tb_maddsub_direct
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_maddsub_direct_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3743.203 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_maddsub_direct_behav -key {Behavioral:sim_1:Functional:tb_maddsub_direct} -tclbatch {tb_maddsub_direct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_maddsub_direct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 270 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" Line 111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_maddsub_direct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 3743.203 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_maddsub_direct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_maddsub_direct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_maddsub_direct_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_direct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_maddsub_direct
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:79]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:80]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFA truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:81]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:106]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:107]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:108]
"xvhdl --incr --relax -prj tb_maddsub_direct_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv_comp
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=48...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(acasc...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(1,1)(1,1)\]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_addsub_arch of entity xil_defaultlib.dsp_addsub [dsp_addsub_default]
Compiling module xil_defaultlib.maddsub_direct
Compiling module xil_defaultlib.tb_maddsub_direct
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_maddsub_direct_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3743.203 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_maddsub_direct_behav -key {Behavioral:sim_1:Functional:tb_maddsub_direct} -tclbatch {tb_maddsub_direct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_maddsub_direct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 270 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" Line 113
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_maddsub_direct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 3743.203 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_maddsub_direct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_maddsub_direct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_maddsub_direct_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_direct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_maddsub_direct
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:79]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:80]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFA truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:81]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:106]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:107]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:108]
"xvhdl --incr --relax -prj tb_maddsub_direct_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv_comp
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=48...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(acasc...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(1,1)(1,1)\]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_addsub_arch of entity xil_defaultlib.dsp_addsub [dsp_addsub_default]
Compiling module xil_defaultlib.maddsub_direct
Compiling module xil_defaultlib.tb_maddsub_direct
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_maddsub_direct_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3743.203 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_maddsub_direct_behav -key {Behavioral:sim_1:Functional:tb_maddsub_direct} -tclbatch {tb_maddsub_direct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_maddsub_direct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 190 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" Line 111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_maddsub_direct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 3743.203 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_maddsub_direct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_maddsub_direct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_maddsub_direct_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_direct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_maddsub_direct
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:79]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:80]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFA truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:81]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:106]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:107]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:108]
"xvhdl --incr --relax -prj tb_maddsub_direct_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv_comp
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=48...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(acasc...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(1,1)(1,1)\]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_addsub_arch of entity xil_defaultlib.dsp_addsub [dsp_addsub_default]
Compiling module xil_defaultlib.maddsub_direct
Compiling module xil_defaultlib.tb_maddsub_direct
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_maddsub_direct_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3743.203 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_maddsub_direct_behav -key {Behavioral:sim_1:Functional:tb_maddsub_direct} -tclbatch {tb_maddsub_direct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_maddsub_direct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 190 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" Line 111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_maddsub_direct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 3743.203 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_maddsub_direct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_maddsub_direct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_maddsub_direct_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_direct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_maddsub_direct
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:79]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:80]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFA truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:81]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:106]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:107]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:108]
"xvhdl --incr --relax -prj tb_maddsub_direct_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv_comp
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=48...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(acasc...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(1,1)(1,1)\]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_addsub_arch of entity xil_defaultlib.dsp_addsub [dsp_addsub_default]
Compiling module xil_defaultlib.maddsub_direct
Compiling module xil_defaultlib.tb_maddsub_direct
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_maddsub_direct_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 3743.203 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_maddsub_direct_behav -key {Behavioral:sim_1:Functional:tb_maddsub_direct} -tclbatch {tb_maddsub_direct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_maddsub_direct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 180 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" Line 111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_maddsub_direct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 3743.203 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_maddsub_direct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_maddsub_direct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_maddsub_direct_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sources_1/new/maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_direct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_maddsub_direct
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:75]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:76]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFA truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:77]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:102]
WARNING: [VRFC 10-8497] literal value 'hFF2F657F truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:103]
WARNING: [VRFC 10-8497] literal value 'hFFFFFFFF truncated to fit in 8 bits [C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv:104]
"xvhdl --incr --relax -prj tb_maddsub_direct_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_5 -L xbip_utils_v3_0_11 -L xbip_pipe_v3_0_7 -L dsp_macro_v1_0_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_maddsub_direct_behav xil_defaultlib.tb_maddsub_direct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv_comp
Compiling package dsp_macro_v1_0_4.dsp_macro_v1_0_4_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=48...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_5.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(acasc...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(1,1)(1,1)\]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4_viv [\dsp_macro_v1_0_4_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_4.dsp_macro_v1_0_4 [\dsp_macro_v1_0_4(c_xdevicefamil...]
Compiling architecture dsp_addsub_arch of entity xil_defaultlib.dsp_addsub [dsp_addsub_default]
Compiling module xil_defaultlib.maddsub_direct
Compiling module xil_defaultlib.tb_maddsub_direct
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_maddsub_direct_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3743.203 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_maddsub_direct_behav -key {Behavioral:sim_1:Functional:tb_maddsub_direct} -tclbatch {tb_maddsub_direct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_maddsub_direct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 180 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" Line 107
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_maddsub_direct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 3743.203 ; gain = 0.000
set_property top tb_maddsub_piped_2 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sources_1\new\maddsub_direct.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\hw3\assignment3.srcs\sim_1\new\tb_maddsub_direct.sv:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_maddsub_piped_2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/coe_user/Documents/ECE574_Local/homework/hw3/assignment3.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 29 20:39:49 2024...
