Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Sep  8 20:30:55 2020
| Host         : a10 running 64-bit Linux Mint 18.3 Sylvia
| Command      : report_timing_summary -max_paths 10 -file board_timing_summary_routed.rpt -pb board_timing_summary_routed.pb -rpx board_timing_summary_routed.rpx -warn_on_violation
| Design       : board
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 37 register/latch pins with no clock driven by root clock pin: counter/count_reg[24]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: counter/count_reg[27]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: fast_debouncer/state_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 87 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.351        0.000                      0                  319        0.107        0.000                      0                  319        4.500        0.000                       0                   155  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.351        0.000                      0                  319        0.107        0.000                      0                  319        4.500        0.000                       0                   155  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.351ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 display/prescaler_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/prescaler_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 0.828ns (20.460%)  route 3.219ns (79.540%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.725     5.328    display/Clock_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  display/prescaler_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  display/prescaler_reg[1]/Q
                         net (fo=2, routed)           0.720     6.503    display/prescaler[1]
    SLICE_X6Y102         LUT3 (Prop_lut3_I2_O)        0.124     6.627 f  display/prescaler[0]_i_4/O
                         net (fo=1, routed)           1.084     7.711    display/prescaler[0]_i_4_n_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I1_O)        0.124     7.835 f  display/prescaler[0]_i_2/O
                         net (fo=5, routed)           0.483     8.319    display/prescaler[0]_i_2_n_0
    SLICE_X6Y98          LUT2 (Prop_lut2_I1_O)        0.124     8.443 r  display/prescaler[23]_i_1/O
                         net (fo=38, routed)          0.932     9.375    display/digit_posn
    SLICE_X7Y102         FDRE                                         r  display/prescaler_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.588    15.010    display/Clock_IBUF_BUFG
    SLICE_X7Y102         FDRE                                         r  display/prescaler_reg[13]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X7Y102         FDRE (Setup_fdre_C_R)       -0.429    14.726    display/prescaler_reg[13]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.375    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 display/prescaler_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/prescaler_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 0.828ns (20.460%)  route 3.219ns (79.540%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.725     5.328    display/Clock_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  display/prescaler_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  display/prescaler_reg[1]/Q
                         net (fo=2, routed)           0.720     6.503    display/prescaler[1]
    SLICE_X6Y102         LUT3 (Prop_lut3_I2_O)        0.124     6.627 f  display/prescaler[0]_i_4/O
                         net (fo=1, routed)           1.084     7.711    display/prescaler[0]_i_4_n_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I1_O)        0.124     7.835 f  display/prescaler[0]_i_2/O
                         net (fo=5, routed)           0.483     8.319    display/prescaler[0]_i_2_n_0
    SLICE_X6Y98          LUT2 (Prop_lut2_I1_O)        0.124     8.443 r  display/prescaler[23]_i_1/O
                         net (fo=38, routed)          0.932     9.375    display/digit_posn
    SLICE_X7Y102         FDRE                                         r  display/prescaler_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.588    15.010    display/Clock_IBUF_BUFG
    SLICE_X7Y102         FDRE                                         r  display/prescaler_reg[14]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X7Y102         FDRE (Setup_fdre_C_R)       -0.429    14.726    display/prescaler_reg[14]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.375    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 display/prescaler_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/prescaler_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 0.828ns (20.460%)  route 3.219ns (79.540%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.725     5.328    display/Clock_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  display/prescaler_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  display/prescaler_reg[1]/Q
                         net (fo=2, routed)           0.720     6.503    display/prescaler[1]
    SLICE_X6Y102         LUT3 (Prop_lut3_I2_O)        0.124     6.627 f  display/prescaler[0]_i_4/O
                         net (fo=1, routed)           1.084     7.711    display/prescaler[0]_i_4_n_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I1_O)        0.124     7.835 f  display/prescaler[0]_i_2/O
                         net (fo=5, routed)           0.483     8.319    display/prescaler[0]_i_2_n_0
    SLICE_X6Y98          LUT2 (Prop_lut2_I1_O)        0.124     8.443 r  display/prescaler[23]_i_1/O
                         net (fo=38, routed)          0.932     9.375    display/digit_posn
    SLICE_X7Y102         FDRE                                         r  display/prescaler_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.588    15.010    display/Clock_IBUF_BUFG
    SLICE_X7Y102         FDRE                                         r  display/prescaler_reg[15]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X7Y102         FDRE (Setup_fdre_C_R)       -0.429    14.726    display/prescaler_reg[15]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.375    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 display/prescaler_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/prescaler_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 0.828ns (20.460%)  route 3.219ns (79.540%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.725     5.328    display/Clock_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  display/prescaler_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  display/prescaler_reg[1]/Q
                         net (fo=2, routed)           0.720     6.503    display/prescaler[1]
    SLICE_X6Y102         LUT3 (Prop_lut3_I2_O)        0.124     6.627 f  display/prescaler[0]_i_4/O
                         net (fo=1, routed)           1.084     7.711    display/prescaler[0]_i_4_n_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I1_O)        0.124     7.835 f  display/prescaler[0]_i_2/O
                         net (fo=5, routed)           0.483     8.319    display/prescaler[0]_i_2_n_0
    SLICE_X6Y98          LUT2 (Prop_lut2_I1_O)        0.124     8.443 r  display/prescaler[23]_i_1/O
                         net (fo=38, routed)          0.932     9.375    display/digit_posn
    SLICE_X7Y102         FDRE                                         r  display/prescaler_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.588    15.010    display/Clock_IBUF_BUFG
    SLICE_X7Y102         FDRE                                         r  display/prescaler_reg[16]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X7Y102         FDRE (Setup_fdre_C_R)       -0.429    14.726    display/prescaler_reg[16]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.375    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.442ns  (required time - arrival time)
  Source:                 display/prescaler_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/prescaler_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.828ns (20.938%)  route 3.127ns (79.062%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.725     5.328    display/Clock_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  display/prescaler_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  display/prescaler_reg[1]/Q
                         net (fo=2, routed)           0.720     6.503    display/prescaler[1]
    SLICE_X6Y102         LUT3 (Prop_lut3_I2_O)        0.124     6.627 f  display/prescaler[0]_i_4/O
                         net (fo=1, routed)           1.084     7.711    display/prescaler[0]_i_4_n_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I1_O)        0.124     7.835 f  display/prescaler[0]_i_2/O
                         net (fo=5, routed)           0.483     8.319    display/prescaler[0]_i_2_n_0
    SLICE_X6Y98          LUT2 (Prop_lut2_I1_O)        0.124     8.443 r  display/prescaler[23]_i_1/O
                         net (fo=38, routed)          0.840     9.282    display/digit_posn
    SLICE_X7Y103         FDRE                                         r  display/prescaler_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.587    15.009    display/Clock_IBUF_BUFG
    SLICE_X7Y103         FDRE                                         r  display/prescaler_reg[17]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X7Y103         FDRE (Setup_fdre_C_R)       -0.429    14.725    display/prescaler_reg[17]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                          -9.282    
  -------------------------------------------------------------------
                         slack                                  5.442    

Slack (MET) :             5.442ns  (required time - arrival time)
  Source:                 display/prescaler_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/prescaler_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.828ns (20.938%)  route 3.127ns (79.062%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.725     5.328    display/Clock_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  display/prescaler_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  display/prescaler_reg[1]/Q
                         net (fo=2, routed)           0.720     6.503    display/prescaler[1]
    SLICE_X6Y102         LUT3 (Prop_lut3_I2_O)        0.124     6.627 f  display/prescaler[0]_i_4/O
                         net (fo=1, routed)           1.084     7.711    display/prescaler[0]_i_4_n_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I1_O)        0.124     7.835 f  display/prescaler[0]_i_2/O
                         net (fo=5, routed)           0.483     8.319    display/prescaler[0]_i_2_n_0
    SLICE_X6Y98          LUT2 (Prop_lut2_I1_O)        0.124     8.443 r  display/prescaler[23]_i_1/O
                         net (fo=38, routed)          0.840     9.282    display/digit_posn
    SLICE_X7Y103         FDRE                                         r  display/prescaler_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.587    15.009    display/Clock_IBUF_BUFG
    SLICE_X7Y103         FDRE                                         r  display/prescaler_reg[18]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X7Y103         FDRE (Setup_fdre_C_R)       -0.429    14.725    display/prescaler_reg[18]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                          -9.282    
  -------------------------------------------------------------------
                         slack                                  5.442    

Slack (MET) :             5.442ns  (required time - arrival time)
  Source:                 display/prescaler_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/prescaler_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.828ns (20.938%)  route 3.127ns (79.062%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.725     5.328    display/Clock_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  display/prescaler_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  display/prescaler_reg[1]/Q
                         net (fo=2, routed)           0.720     6.503    display/prescaler[1]
    SLICE_X6Y102         LUT3 (Prop_lut3_I2_O)        0.124     6.627 f  display/prescaler[0]_i_4/O
                         net (fo=1, routed)           1.084     7.711    display/prescaler[0]_i_4_n_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I1_O)        0.124     7.835 f  display/prescaler[0]_i_2/O
                         net (fo=5, routed)           0.483     8.319    display/prescaler[0]_i_2_n_0
    SLICE_X6Y98          LUT2 (Prop_lut2_I1_O)        0.124     8.443 r  display/prescaler[23]_i_1/O
                         net (fo=38, routed)          0.840     9.282    display/digit_posn
    SLICE_X7Y103         FDRE                                         r  display/prescaler_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.587    15.009    display/Clock_IBUF_BUFG
    SLICE_X7Y103         FDRE                                         r  display/prescaler_reg[19]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X7Y103         FDRE (Setup_fdre_C_R)       -0.429    14.725    display/prescaler_reg[19]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                          -9.282    
  -------------------------------------------------------------------
                         slack                                  5.442    

Slack (MET) :             5.442ns  (required time - arrival time)
  Source:                 display/prescaler_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/prescaler_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.828ns (20.938%)  route 3.127ns (79.062%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.725     5.328    display/Clock_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  display/prescaler_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  display/prescaler_reg[1]/Q
                         net (fo=2, routed)           0.720     6.503    display/prescaler[1]
    SLICE_X6Y102         LUT3 (Prop_lut3_I2_O)        0.124     6.627 f  display/prescaler[0]_i_4/O
                         net (fo=1, routed)           1.084     7.711    display/prescaler[0]_i_4_n_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I1_O)        0.124     7.835 f  display/prescaler[0]_i_2/O
                         net (fo=5, routed)           0.483     8.319    display/prescaler[0]_i_2_n_0
    SLICE_X6Y98          LUT2 (Prop_lut2_I1_O)        0.124     8.443 r  display/prescaler[23]_i_1/O
                         net (fo=38, routed)          0.840     9.282    display/digit_posn
    SLICE_X7Y103         FDRE                                         r  display/prescaler_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.587    15.009    display/Clock_IBUF_BUFG
    SLICE_X7Y103         FDRE                                         r  display/prescaler_reg[20]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X7Y103         FDRE (Setup_fdre_C_R)       -0.429    14.725    display/prescaler_reg[20]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                          -9.282    
  -------------------------------------------------------------------
                         slack                                  5.442    

Slack (MET) :             5.498ns  (required time - arrival time)
  Source:                 display/prescaler_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/prescaler_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 0.828ns (21.232%)  route 3.072ns (78.768%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.725     5.328    display/Clock_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  display/prescaler_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  display/prescaler_reg[1]/Q
                         net (fo=2, routed)           0.720     6.503    display/prescaler[1]
    SLICE_X6Y102         LUT3 (Prop_lut3_I2_O)        0.124     6.627 f  display/prescaler[0]_i_4/O
                         net (fo=1, routed)           1.084     7.711    display/prescaler[0]_i_4_n_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I1_O)        0.124     7.835 f  display/prescaler[0]_i_2/O
                         net (fo=5, routed)           0.483     8.319    display/prescaler[0]_i_2_n_0
    SLICE_X6Y98          LUT2 (Prop_lut2_I1_O)        0.124     8.443 r  display/prescaler[23]_i_1/O
                         net (fo=38, routed)          0.785     9.227    display/digit_posn
    SLICE_X7Y101         FDRE                                         r  display/prescaler_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.588    15.010    display/Clock_IBUF_BUFG
    SLICE_X7Y101         FDRE                                         r  display/prescaler_reg[10]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X7Y101         FDRE (Setup_fdre_C_R)       -0.429    14.726    display/prescaler_reg[10]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.227    
  -------------------------------------------------------------------
                         slack                                  5.498    

Slack (MET) :             5.498ns  (required time - arrival time)
  Source:                 display/prescaler_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/prescaler_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 0.828ns (21.232%)  route 3.072ns (78.768%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clock_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.725     5.328    display/Clock_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  display/prescaler_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  display/prescaler_reg[1]/Q
                         net (fo=2, routed)           0.720     6.503    display/prescaler[1]
    SLICE_X6Y102         LUT3 (Prop_lut3_I2_O)        0.124     6.627 f  display/prescaler[0]_i_4/O
                         net (fo=1, routed)           1.084     7.711    display/prescaler[0]_i_4_n_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I1_O)        0.124     7.835 f  display/prescaler[0]_i_2/O
                         net (fo=5, routed)           0.483     8.319    display/prescaler[0]_i_2_n_0
    SLICE_X6Y98          LUT2 (Prop_lut2_I1_O)        0.124     8.443 r  display/prescaler[23]_i_1/O
                         net (fo=38, routed)          0.785     9.227    display/digit_posn
    SLICE_X7Y101         FDRE                                         r  display/prescaler_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clock_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.588    15.010    display/Clock_IBUF_BUFG
    SLICE_X7Y101         FDRE                                         r  display/prescaler_reg[11]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X7Y101         FDRE (Setup_fdre_C_R)       -0.429    14.726    display/prescaler_reg[11]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.227    
  -------------------------------------------------------------------
                         slack                                  5.498    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 display/prescaler_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/prescaler_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.493%)  route 0.122ns (25.507%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.604     1.523    display/Clock_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  display/prescaler_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  display/prescaler_reg[3]/Q
                         net (fo=2, routed)           0.121     1.785    display/prescaler[3]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.945 r  display/prescaler0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.946    display/prescaler0_carry_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.000 r  display/prescaler0_carry__0/O[0]
                         net (fo=1, routed)           0.000     2.000    display/data0[5]
    SLICE_X7Y100         FDRE                                         r  display/prescaler_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.868     2.034    display/Clock_IBUF_BUFG
    SLICE_X7Y100         FDRE                                         r  display/prescaler_reg[5]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    display/prescaler_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 display/prescaler_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/prescaler_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (75.069%)  route 0.122ns (24.931%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.604     1.523    display/Clock_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  display/prescaler_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  display/prescaler_reg[3]/Q
                         net (fo=2, routed)           0.121     1.785    display/prescaler[3]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.945 r  display/prescaler0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.946    display/prescaler0_carry_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.011 r  display/prescaler0_carry__0/O[2]
                         net (fo=1, routed)           0.000     2.011    display/data0[7]
    SLICE_X7Y100         FDRE                                         r  display/prescaler_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.868     2.034    display/Clock_IBUF_BUFG
    SLICE_X7Y100         FDRE                                         r  display/prescaler_reg[7]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    display/prescaler_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 display/prescaler_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/prescaler_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.285%)  route 0.122ns (23.715%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.604     1.523    display/Clock_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  display/prescaler_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  display/prescaler_reg[3]/Q
                         net (fo=2, routed)           0.121     1.785    display/prescaler[3]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.945 r  display/prescaler0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.946    display/prescaler0_carry_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.036 r  display/prescaler0_carry__0/O[1]
                         net (fo=1, routed)           0.000     2.036    display/data0[6]
    SLICE_X7Y100         FDRE                                         r  display/prescaler_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.868     2.034    display/Clock_IBUF_BUFG
    SLICE_X7Y100         FDRE                                         r  display/prescaler_reg[6]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    display/prescaler_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 display/prescaler_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/prescaler_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.285%)  route 0.122ns (23.715%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.604     1.523    display/Clock_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  display/prescaler_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  display/prescaler_reg[3]/Q
                         net (fo=2, routed)           0.121     1.785    display/prescaler[3]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.945 r  display/prescaler0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.946    display/prescaler0_carry_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.036 r  display/prescaler0_carry__0/O[3]
                         net (fo=1, routed)           0.000     2.036    display/data0[8]
    SLICE_X7Y100         FDRE                                         r  display/prescaler_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.868     2.034    display/Clock_IBUF_BUFG
    SLICE_X7Y100         FDRE                                         r  display/prescaler_reg[8]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    display/prescaler_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 display/prescaler_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/prescaler_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.423%)  route 0.122ns (23.577%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.604     1.523    display/Clock_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  display/prescaler_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  display/prescaler_reg[3]/Q
                         net (fo=2, routed)           0.121     1.785    display/prescaler[3]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.945 r  display/prescaler0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.946    display/prescaler0_carry_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.985 r  display/prescaler0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.985    display/prescaler0_carry__0_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.039 r  display/prescaler0_carry__1/O[0]
                         net (fo=1, routed)           0.000     2.039    display/data0[9]
    SLICE_X7Y101         FDRE                                         r  display/prescaler_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.868     2.034    display/Clock_IBUF_BUFG
    SLICE_X7Y101         FDRE                                         r  display/prescaler_reg[9]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.105     1.893    display/prescaler_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 display/prescaler_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/prescaler_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.405ns (76.915%)  route 0.122ns (23.085%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.604     1.523    display/Clock_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  display/prescaler_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  display/prescaler_reg[3]/Q
                         net (fo=2, routed)           0.121     1.785    display/prescaler[3]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.945 r  display/prescaler0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.946    display/prescaler0_carry_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.985 r  display/prescaler0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.985    display/prescaler0_carry__0_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.050 r  display/prescaler0_carry__1/O[2]
                         net (fo=1, routed)           0.000     2.050    display/data0[11]
    SLICE_X7Y101         FDRE                                         r  display/prescaler_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.868     2.034    display/Clock_IBUF_BUFG
    SLICE_X7Y101         FDRE                                         r  display/prescaler_reg[11]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.105     1.893    display/prescaler_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 display/digit_posn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/digit_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.947%)  route 0.362ns (66.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.604     1.523    display/Clock_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  display/digit_posn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  display/digit_posn_reg[0]/Q
                         net (fo=18, routed)          0.362     2.026    display/digit_posn_reg_n_0_[0]
    SLICE_X2Y100         LUT6 (Prop_lut6_I3_O)        0.045     2.071 r  display/digit_data[2]_i_1/O
                         net (fo=1, routed)           0.000     2.071    display/digit_data_0[2]
    SLICE_X2Y100         FDRE                                         r  display/digit_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.872     2.037    display/Clock_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  display/digit_data_reg[2]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.120     1.911    display/digit_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 run_debouncer/sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_debouncer/sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.060%)  route 0.120ns (45.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.598     1.517    run_debouncer/Clock_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  run_debouncer/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  run_debouncer/sync_0_reg/Q
                         net (fo=1, routed)           0.120     1.778    run_debouncer/sync_0_reg_n_0
    SLICE_X1Y105         FDRE                                         r  run_debouncer/sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.871     2.036    run_debouncer/Clock_IBUF_BUFG
    SLICE_X1Y105         FDRE                                         r  run_debouncer/sync_1_reg/C
                         clock pessimism             -0.502     1.533    
    SLICE_X1Y105         FDRE (Hold_fdre_C_D)         0.070     1.603    run_debouncer/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 display/prescaler_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/prescaler_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.430ns (77.962%)  route 0.122ns (22.038%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.604     1.523    display/Clock_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  display/prescaler_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  display/prescaler_reg[3]/Q
                         net (fo=2, routed)           0.121     1.785    display/prescaler[3]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.945 r  display/prescaler0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.946    display/prescaler0_carry_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.985 r  display/prescaler0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.985    display/prescaler0_carry__0_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.075 r  display/prescaler0_carry__1/O[1]
                         net (fo=1, routed)           0.000     2.075    display/data0[10]
    SLICE_X7Y101         FDRE                                         r  display/prescaler_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.868     2.034    display/Clock_IBUF_BUFG
    SLICE_X7Y101         FDRE                                         r  display/prescaler_reg[10]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.105     1.893    display/prescaler_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 display/prescaler_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/prescaler_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.430ns (77.962%)  route 0.122ns (22.038%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clock_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.604     1.523    display/Clock_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  display/prescaler_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  display/prescaler_reg[3]/Q
                         net (fo=2, routed)           0.121     1.785    display/prescaler[3]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.945 r  display/prescaler0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.946    display/prescaler0_carry_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.985 r  display/prescaler0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.985    display/prescaler0_carry__0_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.075 r  display/prescaler0_carry__1/O[3]
                         net (fo=1, routed)           0.000     2.075    display/data0[12]
    SLICE_X7Y101         FDRE                                         r  display/prescaler_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clock_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.868     2.034    display/Clock_IBUF_BUFG
    SLICE_X7Y101         FDRE                                         r  display/prescaler_reg[12]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.105     1.893    display/prescaler_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y108    counter/count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y108    counter/count_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y108    counter/count_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y104    counter/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y109    counter/count_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y109    counter/count_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y109    counter/count_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y109    counter/count_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y110    counter/count_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y108    counter/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y108    counter/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y108    counter/count_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y102    display/DIGIT_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y101    display/prescaler_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y101    display/prescaler_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y101    display/prescaler_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y102    display/prescaler_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y102    display/prescaler_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y102    display/prescaler_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y108    counter/count_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y108    counter/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y108    counter/count_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y108    counter/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y108    counter/count_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y108    counter/count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104    counter/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y109    counter/count_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y109    counter/count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y109    counter/count_reg[21]/C



