
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2016  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.7 (git sha1 61f6811, gcc 6.2.0-11ubuntu1 -O2 -fdebug-prefix-map=/build/yosys-zWLHjG/yosys-0.7=. -fstack-protector-strong -fPIC -Os)


-- Executing script file `yosys.ys' --

1. Executing Verilog-2005 frontend.
Parsing Verilog input from `PCIE_trans.v' to AST representation.
Generating RTLIL representation for module `\dual_port_memory'.
Generating RTLIL representation for module `\fifo'.
Generating RTLIL representation for module `\fsmControl'.
Generating RTLIL representation for module `\mux'.
Generating RTLIL representation for module `\Demux_D0_D1'.
Generating RTLIL representation for module `\demux'.
Generating RTLIL representation for module `\PCIE_trans'.
Warning: Identifier `\Fifo_Data_out_VC0' is implicitly declared at PCIE_trans.v:76.
Warning: Identifier `\Almost_Empty_VC0' is implicitly declared at PCIE_trans.v:77.
Warning: Identifier `\Almost_Full_VC0' is implicitly declared at PCIE_trans.v:78.
Warning: Identifier `\Fifo_Full_VC0' is implicitly declared at PCIE_trans.v:82.
Warning: Identifier `\Error_Fifo_VC0' is implicitly declared at PCIE_trans.v:83.
Warning: Identifier `\Fifo_Data_out_VC1' is implicitly declared at PCIE_trans.v:90.
Warning: Identifier `\Almost_Empty_VC1' is implicitly declared at PCIE_trans.v:91.
Warning: Identifier `\Almost_Full_VC1' is implicitly declared at PCIE_trans.v:92.
Warning: Identifier `\Fifo_Full_VC1' is implicitly declared at PCIE_trans.v:96.
Warning: Identifier `\Error_Fifo_VC1' is implicitly declared at PCIE_trans.v:97.
Warning: Identifier `\push_D0' is implicitly declared at PCIE_trans.v:114.
Warning: Identifier `\push_D1' is implicitly declared at PCIE_trans.v:115.
Warning: Identifier `\FIFO_error' is implicitly declared at PCIE_trans.v:153.
Warning: Identifier `\FIFO_empty' is implicitly declared at PCIE_trans.v:154.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \PCIE_trans
Used module:     \fsmControl
Used module:     \fifo
Used module:         \dual_port_memory
Used module:     \Demux_D0_D1
Used module:     \mux
Used module:     \demux

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\dual_port_memory'.
