#
#   PROJECT:   VHDL Code Generator
#   NAME:      lib Modules
#

from .Block import *
from .Connection import *
from .ProjectInterface import *
from .System import *

IN = 1
OUT = 0