ARM GAS  C:\Users\VIKRAM~1\AppData\Local\Temp\ccZ5RYVh.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB134:
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f4xx_hal_msp.c **** 
  25:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_hal_msp.c **** 
  27:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f4xx_hal_msp.c **** 
  30:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  C:\Users\VIKRAM~1\AppData\Local\Temp\ccZ5RYVh.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** 
  32:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f4xx_hal_msp.c **** 
  35:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f4xx_hal_msp.c **** 
  37:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f4xx_hal_msp.c **** 
  40:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f4xx_hal_msp.c **** 
  42:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f4xx_hal_msp.c **** 
  45:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f4xx_hal_msp.c **** 
  47:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f4xx_hal_msp.c **** 
  50:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f4xx_hal_msp.c **** 
  52:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f4xx_hal_msp.c **** 
  55:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f4xx_hal_msp.c **** 
  57:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f4xx_hal_msp.c **** 
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f4xx_hal_msp.c **** /**
  61:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f4xx_hal_msp.c ****   */
  63:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 64 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              		.cfi_def_cfa_offset 8
  65:Core/Src/stm32f4xx_hal_msp.c **** 
  66:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f4xx_hal_msp.c **** 
  68:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  36              		.loc 1 70 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 70 3 view .LVU2
  39 0002 0021     		movs	r1, #0
  40 0004 0091     		str	r1, [sp]
  41              		.loc 1 70 3 view .LVU3
  42 0006 0B4B     		ldr	r3, .L3
  43 0008 5A6C     		ldr	r2, [r3, #68]
  44 000a 42F48042 		orr	r2, r2, #16384
  45 000e 5A64     		str	r2, [r3, #68]
ARM GAS  C:\Users\VIKRAM~1\AppData\Local\Temp\ccZ5RYVh.s 			page 3


  46              		.loc 1 70 3 view .LVU4
  47 0010 5A6C     		ldr	r2, [r3, #68]
  48 0012 02F48042 		and	r2, r2, #16384
  49 0016 0092     		str	r2, [sp]
  50              		.loc 1 70 3 view .LVU5
  51 0018 009A     		ldr	r2, [sp]
  52              	.LBE2:
  53              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  54              		.loc 1 71 3 view .LVU7
  55              	.LBB3:
  56              		.loc 1 71 3 view .LVU8
  57 001a 0191     		str	r1, [sp, #4]
  58              		.loc 1 71 3 view .LVU9
  59 001c 1A6C     		ldr	r2, [r3, #64]
  60 001e 42F08052 		orr	r2, r2, #268435456
  61 0022 1A64     		str	r2, [r3, #64]
  62              		.loc 1 71 3 view .LVU10
  63 0024 1B6C     		ldr	r3, [r3, #64]
  64 0026 03F08053 		and	r3, r3, #268435456
  65 002a 0193     		str	r3, [sp, #4]
  66              		.loc 1 71 3 view .LVU11
  67 002c 019B     		ldr	r3, [sp, #4]
  68              	.LBE3:
  69              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f4xx_hal_msp.c **** 
  75:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Core/Src/stm32f4xx_hal_msp.c **** }
  70              		.loc 1 78 1 is_stmt 0 view .LVU13
  71 002e 02B0     		add	sp, sp, #8
  72              		.cfi_def_cfa_offset 0
  73              		@ sp needed
  74 0030 7047     		bx	lr
  75              	.L4:
  76 0032 00BF     		.align	2
  77              	.L3:
  78 0034 00380240 		.word	1073887232
  79              		.cfi_endproc
  80              	.LFE134:
  82              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  83              		.align	1
  84              		.global	HAL_TIM_Base_MspInit
  85              		.syntax unified
  86              		.thumb
  87              		.thumb_func
  89              	HAL_TIM_Base_MspInit:
  90              	.LVL0:
  91              	.LFB135:
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c **** /**
  81:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
  82:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  83:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
ARM GAS  C:\Users\VIKRAM~1\AppData\Local\Temp\ccZ5RYVh.s 			page 4


  84:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  85:Core/Src/stm32f4xx_hal_msp.c **** */
  86:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  87:Core/Src/stm32f4xx_hal_msp.c **** {
  92              		.loc 1 87 1 is_stmt 1 view -0
  93              		.cfi_startproc
  94              		@ args = 0, pretend = 0, frame = 8
  95              		@ frame_needed = 0, uses_anonymous_args = 0
  88:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
  96              		.loc 1 88 3 view .LVU15
  97              		.loc 1 88 15 is_stmt 0 view .LVU16
  98 0000 0368     		ldr	r3, [r0]
  99              		.loc 1 88 5 view .LVU17
 100 0002 B3F1804F 		cmp	r3, #1073741824
 101 0006 00D0     		beq	.L11
 102 0008 7047     		bx	lr
 103              	.L11:
  87:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 104              		.loc 1 87 1 view .LVU18
 105 000a 00B5     		push	{lr}
 106              		.cfi_def_cfa_offset 4
 107              		.cfi_offset 14, -4
 108 000c 83B0     		sub	sp, sp, #12
 109              		.cfi_def_cfa_offset 16
  89:Core/Src/stm32f4xx_hal_msp.c ****   {
  90:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
  91:Core/Src/stm32f4xx_hal_msp.c **** 
  92:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
  93:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  94:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 110              		.loc 1 94 5 is_stmt 1 view .LVU19
 111              	.LBB4:
 112              		.loc 1 94 5 view .LVU20
 113 000e 0021     		movs	r1, #0
 114 0010 0191     		str	r1, [sp, #4]
 115              		.loc 1 94 5 view .LVU21
 116 0012 03F50E33 		add	r3, r3, #145408
 117 0016 1A6C     		ldr	r2, [r3, #64]
 118 0018 42F00102 		orr	r2, r2, #1
 119 001c 1A64     		str	r2, [r3, #64]
 120              		.loc 1 94 5 view .LVU22
 121 001e 1B6C     		ldr	r3, [r3, #64]
 122 0020 03F00103 		and	r3, r3, #1
 123 0024 0193     		str	r3, [sp, #4]
 124              		.loc 1 94 5 view .LVU23
 125 0026 019B     		ldr	r3, [sp, #4]
 126              	.LBE4:
 127              		.loc 1 94 5 view .LVU24
  95:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2 interrupt Init */
  96:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 128              		.loc 1 96 5 view .LVU25
 129 0028 0A46     		mov	r2, r1
 130 002a 1C20     		movs	r0, #28
 131              	.LVL1:
 132              		.loc 1 96 5 is_stmt 0 view .LVU26
 133 002c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 134              	.LVL2:
ARM GAS  C:\Users\VIKRAM~1\AppData\Local\Temp\ccZ5RYVh.s 			page 5


  97:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 135              		.loc 1 97 5 is_stmt 1 view .LVU27
 136 0030 1C20     		movs	r0, #28
 137 0032 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 138              	.LVL3:
  98:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  99:Core/Src/stm32f4xx_hal_msp.c **** 
 100:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 101:Core/Src/stm32f4xx_hal_msp.c **** 
 102:Core/Src/stm32f4xx_hal_msp.c ****   }
 103:Core/Src/stm32f4xx_hal_msp.c **** 
 104:Core/Src/stm32f4xx_hal_msp.c **** }
 139              		.loc 1 104 1 is_stmt 0 view .LVU28
 140 0036 03B0     		add	sp, sp, #12
 141              		.cfi_def_cfa_offset 4
 142              		@ sp needed
 143 0038 5DF804FB 		ldr	pc, [sp], #4
 144              		.cfi_endproc
 145              	.LFE135:
 147              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 148              		.align	1
 149              		.global	HAL_TIM_Base_MspDeInit
 150              		.syntax unified
 151              		.thumb
 152              		.thumb_func
 154              	HAL_TIM_Base_MspDeInit:
 155              	.LVL4:
 156              	.LFB136:
 105:Core/Src/stm32f4xx_hal_msp.c **** 
 106:Core/Src/stm32f4xx_hal_msp.c **** /**
 107:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 108:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 109:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 110:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 111:Core/Src/stm32f4xx_hal_msp.c **** */
 112:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 113:Core/Src/stm32f4xx_hal_msp.c **** {
 157              		.loc 1 113 1 is_stmt 1 view -0
 158              		.cfi_startproc
 159              		@ args = 0, pretend = 0, frame = 0
 160              		@ frame_needed = 0, uses_anonymous_args = 0
 161              		.loc 1 113 1 is_stmt 0 view .LVU30
 162 0000 08B5     		push	{r3, lr}
 163              		.cfi_def_cfa_offset 8
 164              		.cfi_offset 3, -8
 165              		.cfi_offset 14, -4
 114:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 166              		.loc 1 114 3 is_stmt 1 view .LVU31
 167              		.loc 1 114 15 is_stmt 0 view .LVU32
 168 0002 0368     		ldr	r3, [r0]
 169              		.loc 1 114 5 view .LVU33
 170 0004 B3F1804F 		cmp	r3, #1073741824
 171 0008 00D0     		beq	.L15
 172              	.LVL5:
 173              	.L12:
 115:Core/Src/stm32f4xx_hal_msp.c ****   {
 116:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
ARM GAS  C:\Users\VIKRAM~1\AppData\Local\Temp\ccZ5RYVh.s 			page 6


 117:Core/Src/stm32f4xx_hal_msp.c **** 
 118:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 119:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 120:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 121:Core/Src/stm32f4xx_hal_msp.c **** 
 122:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2 interrupt DeInit */
 123:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 124:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 125:Core/Src/stm32f4xx_hal_msp.c **** 
 126:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 127:Core/Src/stm32f4xx_hal_msp.c ****   }
 128:Core/Src/stm32f4xx_hal_msp.c **** 
 129:Core/Src/stm32f4xx_hal_msp.c **** }
 174              		.loc 1 129 1 view .LVU34
 175 000a 08BD     		pop	{r3, pc}
 176              	.LVL6:
 177              	.L15:
 120:Core/Src/stm32f4xx_hal_msp.c **** 
 178              		.loc 1 120 5 is_stmt 1 view .LVU35
 179 000c 044A     		ldr	r2, .L16
 180 000e 136C     		ldr	r3, [r2, #64]
 181 0010 23F00103 		bic	r3, r3, #1
 182 0014 1364     		str	r3, [r2, #64]
 123:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 183              		.loc 1 123 5 view .LVU36
 184 0016 1C20     		movs	r0, #28
 185              	.LVL7:
 123:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 186              		.loc 1 123 5 is_stmt 0 view .LVU37
 187 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 188              	.LVL8:
 189              		.loc 1 129 1 view .LVU38
 190 001c F5E7     		b	.L12
 191              	.L17:
 192 001e 00BF     		.align	2
 193              	.L16:
 194 0020 00380240 		.word	1073887232
 195              		.cfi_endproc
 196              	.LFE136:
 198              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 199              		.align	1
 200              		.global	HAL_UART_MspInit
 201              		.syntax unified
 202              		.thumb
 203              		.thumb_func
 205              	HAL_UART_MspInit:
 206              	.LVL9:
 207              	.LFB137:
 130:Core/Src/stm32f4xx_hal_msp.c **** 
 131:Core/Src/stm32f4xx_hal_msp.c **** /**
 132:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 133:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 134:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 135:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 136:Core/Src/stm32f4xx_hal_msp.c **** */
 137:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 138:Core/Src/stm32f4xx_hal_msp.c **** {
ARM GAS  C:\Users\VIKRAM~1\AppData\Local\Temp\ccZ5RYVh.s 			page 7


 208              		.loc 1 138 1 is_stmt 1 view -0
 209              		.cfi_startproc
 210              		@ args = 0, pretend = 0, frame = 40
 211              		@ frame_needed = 0, uses_anonymous_args = 0
 212              		.loc 1 138 1 is_stmt 0 view .LVU40
 213 0000 00B5     		push	{lr}
 214              		.cfi_def_cfa_offset 4
 215              		.cfi_offset 14, -4
 216 0002 8BB0     		sub	sp, sp, #44
 217              		.cfi_def_cfa_offset 48
 139:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 218              		.loc 1 139 3 is_stmt 1 view .LVU41
 219              		.loc 1 139 20 is_stmt 0 view .LVU42
 220 0004 0023     		movs	r3, #0
 221 0006 0593     		str	r3, [sp, #20]
 222 0008 0693     		str	r3, [sp, #24]
 223 000a 0793     		str	r3, [sp, #28]
 224 000c 0893     		str	r3, [sp, #32]
 225 000e 0993     		str	r3, [sp, #36]
 140:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
 226              		.loc 1 140 3 is_stmt 1 view .LVU43
 227              		.loc 1 140 11 is_stmt 0 view .LVU44
 228 0010 0368     		ldr	r3, [r0]
 229              		.loc 1 140 5 view .LVU45
 230 0012 274A     		ldr	r2, .L24
 231 0014 9342     		cmp	r3, r2
 232 0016 05D0     		beq	.L22
 141:Core/Src/stm32f4xx_hal_msp.c ****   {
 142:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 143:Core/Src/stm32f4xx_hal_msp.c **** 
 144:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 145:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 146:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 147:Core/Src/stm32f4xx_hal_msp.c **** 
 148:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 149:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 150:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USART1_TX
 151:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USART1_RX
 152:Core/Src/stm32f4xx_hal_msp.c ****     */
 153:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 154:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 155:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 156:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 157:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 158:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 159:Core/Src/stm32f4xx_hal_msp.c **** 
 160:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 161:Core/Src/stm32f4xx_hal_msp.c **** 
 162:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 163:Core/Src/stm32f4xx_hal_msp.c ****   }
 164:Core/Src/stm32f4xx_hal_msp.c ****   else if(huart->Instance==USART2)
 233              		.loc 1 164 8 is_stmt 1 view .LVU46
 234              		.loc 1 164 10 is_stmt 0 view .LVU47
 235 0018 264A     		ldr	r2, .L24+4
 236 001a 9342     		cmp	r3, r2
 237 001c 26D0     		beq	.L23
 238              	.LVL10:
ARM GAS  C:\Users\VIKRAM~1\AppData\Local\Temp\ccZ5RYVh.s 			page 8


 239              	.L18:
 165:Core/Src/stm32f4xx_hal_msp.c ****   {
 166:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 167:Core/Src/stm32f4xx_hal_msp.c **** 
 168:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 169:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 170:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 171:Core/Src/stm32f4xx_hal_msp.c **** 
 172:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 173:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 174:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 175:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 176:Core/Src/stm32f4xx_hal_msp.c ****     */
 177:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 178:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 179:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 180:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 181:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 182:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 183:Core/Src/stm32f4xx_hal_msp.c **** 
 184:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 185:Core/Src/stm32f4xx_hal_msp.c **** 
 186:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 187:Core/Src/stm32f4xx_hal_msp.c ****   }
 188:Core/Src/stm32f4xx_hal_msp.c **** 
 189:Core/Src/stm32f4xx_hal_msp.c **** }
 240              		.loc 1 189 1 view .LVU48
 241 001e 0BB0     		add	sp, sp, #44
 242              		.cfi_remember_state
 243              		.cfi_def_cfa_offset 4
 244              		@ sp needed
 245 0020 5DF804FB 		ldr	pc, [sp], #4
 246              	.LVL11:
 247              	.L22:
 248              		.cfi_restore_state
 146:Core/Src/stm32f4xx_hal_msp.c **** 
 249              		.loc 1 146 5 is_stmt 1 view .LVU49
 250              	.LBB5:
 146:Core/Src/stm32f4xx_hal_msp.c **** 
 251              		.loc 1 146 5 view .LVU50
 252 0024 0021     		movs	r1, #0
 253 0026 0191     		str	r1, [sp, #4]
 146:Core/Src/stm32f4xx_hal_msp.c **** 
 254              		.loc 1 146 5 view .LVU51
 255 0028 234B     		ldr	r3, .L24+8
 256 002a 5A6C     		ldr	r2, [r3, #68]
 257 002c 42F01002 		orr	r2, r2, #16
 258 0030 5A64     		str	r2, [r3, #68]
 146:Core/Src/stm32f4xx_hal_msp.c **** 
 259              		.loc 1 146 5 view .LVU52
 260 0032 5A6C     		ldr	r2, [r3, #68]
 261 0034 02F01002 		and	r2, r2, #16
 262 0038 0192     		str	r2, [sp, #4]
 146:Core/Src/stm32f4xx_hal_msp.c **** 
 263              		.loc 1 146 5 view .LVU53
 264 003a 019A     		ldr	r2, [sp, #4]
 265              	.LBE5:
ARM GAS  C:\Users\VIKRAM~1\AppData\Local\Temp\ccZ5RYVh.s 			page 9


 146:Core/Src/stm32f4xx_hal_msp.c **** 
 266              		.loc 1 146 5 view .LVU54
 148:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 267              		.loc 1 148 5 view .LVU55
 268              	.LBB6:
 148:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 269              		.loc 1 148 5 view .LVU56
 270 003c 0291     		str	r1, [sp, #8]
 148:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 271              		.loc 1 148 5 view .LVU57
 272 003e 1A6B     		ldr	r2, [r3, #48]
 273 0040 42F00102 		orr	r2, r2, #1
 274 0044 1A63     		str	r2, [r3, #48]
 148:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 275              		.loc 1 148 5 view .LVU58
 276 0046 1B6B     		ldr	r3, [r3, #48]
 277 0048 03F00103 		and	r3, r3, #1
 278 004c 0293     		str	r3, [sp, #8]
 148:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 279              		.loc 1 148 5 view .LVU59
 280 004e 029B     		ldr	r3, [sp, #8]
 281              	.LBE6:
 148:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 282              		.loc 1 148 5 view .LVU60
 153:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 283              		.loc 1 153 5 view .LVU61
 153:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 284              		.loc 1 153 25 is_stmt 0 view .LVU62
 285 0050 4FF4C063 		mov	r3, #1536
 286 0054 0593     		str	r3, [sp, #20]
 154:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 287              		.loc 1 154 5 is_stmt 1 view .LVU63
 154:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 288              		.loc 1 154 26 is_stmt 0 view .LVU64
 289 0056 0223     		movs	r3, #2
 290 0058 0693     		str	r3, [sp, #24]
 155:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 291              		.loc 1 155 5 is_stmt 1 view .LVU65
 156:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 292              		.loc 1 156 5 view .LVU66
 156:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 293              		.loc 1 156 27 is_stmt 0 view .LVU67
 294 005a 0323     		movs	r3, #3
 295 005c 0893     		str	r3, [sp, #32]
 157:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 296              		.loc 1 157 5 is_stmt 1 view .LVU68
 157:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 297              		.loc 1 157 31 is_stmt 0 view .LVU69
 298 005e 0723     		movs	r3, #7
 299 0060 0993     		str	r3, [sp, #36]
 158:Core/Src/stm32f4xx_hal_msp.c **** 
 300              		.loc 1 158 5 is_stmt 1 view .LVU70
 301 0062 05A9     		add	r1, sp, #20
 302 0064 1548     		ldr	r0, .L24+12
 303              	.LVL12:
 158:Core/Src/stm32f4xx_hal_msp.c **** 
 304              		.loc 1 158 5 is_stmt 0 view .LVU71
ARM GAS  C:\Users\VIKRAM~1\AppData\Local\Temp\ccZ5RYVh.s 			page 10


 305 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 306              	.LVL13:
 307 006a D8E7     		b	.L18
 308              	.LVL14:
 309              	.L23:
 170:Core/Src/stm32f4xx_hal_msp.c **** 
 310              		.loc 1 170 5 is_stmt 1 view .LVU72
 311              	.LBB7:
 170:Core/Src/stm32f4xx_hal_msp.c **** 
 312              		.loc 1 170 5 view .LVU73
 313 006c 0021     		movs	r1, #0
 314 006e 0391     		str	r1, [sp, #12]
 170:Core/Src/stm32f4xx_hal_msp.c **** 
 315              		.loc 1 170 5 view .LVU74
 316 0070 114B     		ldr	r3, .L24+8
 317 0072 1A6C     		ldr	r2, [r3, #64]
 318 0074 42F40032 		orr	r2, r2, #131072
 319 0078 1A64     		str	r2, [r3, #64]
 170:Core/Src/stm32f4xx_hal_msp.c **** 
 320              		.loc 1 170 5 view .LVU75
 321 007a 1A6C     		ldr	r2, [r3, #64]
 322 007c 02F40032 		and	r2, r2, #131072
 323 0080 0392     		str	r2, [sp, #12]
 170:Core/Src/stm32f4xx_hal_msp.c **** 
 324              		.loc 1 170 5 view .LVU76
 325 0082 039A     		ldr	r2, [sp, #12]
 326              	.LBE7:
 170:Core/Src/stm32f4xx_hal_msp.c **** 
 327              		.loc 1 170 5 view .LVU77
 172:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 328              		.loc 1 172 5 view .LVU78
 329              	.LBB8:
 172:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 330              		.loc 1 172 5 view .LVU79
 331 0084 0491     		str	r1, [sp, #16]
 172:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 332              		.loc 1 172 5 view .LVU80
 333 0086 1A6B     		ldr	r2, [r3, #48]
 334 0088 42F00102 		orr	r2, r2, #1
 335 008c 1A63     		str	r2, [r3, #48]
 172:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 336              		.loc 1 172 5 view .LVU81
 337 008e 1B6B     		ldr	r3, [r3, #48]
 338 0090 03F00103 		and	r3, r3, #1
 339 0094 0493     		str	r3, [sp, #16]
 172:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 340              		.loc 1 172 5 view .LVU82
 341 0096 049B     		ldr	r3, [sp, #16]
 342              	.LBE8:
 172:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 343              		.loc 1 172 5 view .LVU83
 177:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 344              		.loc 1 177 5 view .LVU84
 177:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 345              		.loc 1 177 25 is_stmt 0 view .LVU85
 346 0098 0C23     		movs	r3, #12
 347 009a 0593     		str	r3, [sp, #20]
ARM GAS  C:\Users\VIKRAM~1\AppData\Local\Temp\ccZ5RYVh.s 			page 11


 178:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 348              		.loc 1 178 5 is_stmt 1 view .LVU86
 178:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 349              		.loc 1 178 26 is_stmt 0 view .LVU87
 350 009c 0223     		movs	r3, #2
 351 009e 0693     		str	r3, [sp, #24]
 179:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 352              		.loc 1 179 5 is_stmt 1 view .LVU88
 180:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 353              		.loc 1 180 5 view .LVU89
 181:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 354              		.loc 1 181 5 view .LVU90
 181:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 355              		.loc 1 181 31 is_stmt 0 view .LVU91
 356 00a0 0723     		movs	r3, #7
 357 00a2 0993     		str	r3, [sp, #36]
 182:Core/Src/stm32f4xx_hal_msp.c **** 
 358              		.loc 1 182 5 is_stmt 1 view .LVU92
 359 00a4 05A9     		add	r1, sp, #20
 360 00a6 0548     		ldr	r0, .L24+12
 361              	.LVL15:
 182:Core/Src/stm32f4xx_hal_msp.c **** 
 362              		.loc 1 182 5 is_stmt 0 view .LVU93
 363 00a8 FFF7FEFF 		bl	HAL_GPIO_Init
 364              	.LVL16:
 365              		.loc 1 189 1 view .LVU94
 366 00ac B7E7     		b	.L18
 367              	.L25:
 368 00ae 00BF     		.align	2
 369              	.L24:
 370 00b0 00100140 		.word	1073811456
 371 00b4 00440040 		.word	1073759232
 372 00b8 00380240 		.word	1073887232
 373 00bc 00000240 		.word	1073872896
 374              		.cfi_endproc
 375              	.LFE137:
 377              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 378              		.align	1
 379              		.global	HAL_UART_MspDeInit
 380              		.syntax unified
 381              		.thumb
 382              		.thumb_func
 384              	HAL_UART_MspDeInit:
 385              	.LVL17:
 386              	.LFB138:
 190:Core/Src/stm32f4xx_hal_msp.c **** 
 191:Core/Src/stm32f4xx_hal_msp.c **** /**
 192:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 193:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 194:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 195:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 196:Core/Src/stm32f4xx_hal_msp.c **** */
 197:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 198:Core/Src/stm32f4xx_hal_msp.c **** {
 387              		.loc 1 198 1 is_stmt 1 view -0
 388              		.cfi_startproc
 389              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\VIKRAM~1\AppData\Local\Temp\ccZ5RYVh.s 			page 12


 390              		@ frame_needed = 0, uses_anonymous_args = 0
 391              		.loc 1 198 1 is_stmt 0 view .LVU96
 392 0000 08B5     		push	{r3, lr}
 393              		.cfi_def_cfa_offset 8
 394              		.cfi_offset 3, -8
 395              		.cfi_offset 14, -4
 199:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
 396              		.loc 1 199 3 is_stmt 1 view .LVU97
 397              		.loc 1 199 11 is_stmt 0 view .LVU98
 398 0002 0368     		ldr	r3, [r0]
 399              		.loc 1 199 5 view .LVU99
 400 0004 0E4A     		ldr	r2, .L32
 401 0006 9342     		cmp	r3, r2
 402 0008 03D0     		beq	.L30
 200:Core/Src/stm32f4xx_hal_msp.c ****   {
 201:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 202:Core/Src/stm32f4xx_hal_msp.c **** 
 203:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 204:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 205:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 206:Core/Src/stm32f4xx_hal_msp.c **** 
 207:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration
 208:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USART1_TX
 209:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USART1_RX
 210:Core/Src/stm32f4xx_hal_msp.c ****     */
 211:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 212:Core/Src/stm32f4xx_hal_msp.c **** 
 213:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 214:Core/Src/stm32f4xx_hal_msp.c **** 
 215:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 216:Core/Src/stm32f4xx_hal_msp.c ****   }
 217:Core/Src/stm32f4xx_hal_msp.c ****   else if(huart->Instance==USART2)
 403              		.loc 1 217 8 is_stmt 1 view .LVU100
 404              		.loc 1 217 10 is_stmt 0 view .LVU101
 405 000a 0E4A     		ldr	r2, .L32+4
 406 000c 9342     		cmp	r3, r2
 407 000e 0CD0     		beq	.L31
 408              	.LVL18:
 409              	.L26:
 218:Core/Src/stm32f4xx_hal_msp.c ****   {
 219:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 220:Core/Src/stm32f4xx_hal_msp.c **** 
 221:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 222:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 223:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 224:Core/Src/stm32f4xx_hal_msp.c **** 
 225:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 226:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 227:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 228:Core/Src/stm32f4xx_hal_msp.c ****     */
 229:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 230:Core/Src/stm32f4xx_hal_msp.c **** 
 231:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 232:Core/Src/stm32f4xx_hal_msp.c **** 
 233:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 234:Core/Src/stm32f4xx_hal_msp.c ****   }
 235:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Users\VIKRAM~1\AppData\Local\Temp\ccZ5RYVh.s 			page 13


 236:Core/Src/stm32f4xx_hal_msp.c **** }
 410              		.loc 1 236 1 view .LVU102
 411 0010 08BD     		pop	{r3, pc}
 412              	.LVL19:
 413              	.L30:
 205:Core/Src/stm32f4xx_hal_msp.c **** 
 414              		.loc 1 205 5 is_stmt 1 view .LVU103
 415 0012 02F59432 		add	r2, r2, #75776
 416 0016 536C     		ldr	r3, [r2, #68]
 417 0018 23F01003 		bic	r3, r3, #16
 418 001c 5364     		str	r3, [r2, #68]
 211:Core/Src/stm32f4xx_hal_msp.c **** 
 419              		.loc 1 211 5 view .LVU104
 420 001e 4FF4C061 		mov	r1, #1536
 421 0022 0948     		ldr	r0, .L32+8
 422              	.LVL20:
 211:Core/Src/stm32f4xx_hal_msp.c **** 
 423              		.loc 1 211 5 is_stmt 0 view .LVU105
 424 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 425              	.LVL21:
 426 0028 F2E7     		b	.L26
 427              	.LVL22:
 428              	.L31:
 223:Core/Src/stm32f4xx_hal_msp.c **** 
 429              		.loc 1 223 5 is_stmt 1 view .LVU106
 430 002a 02F5FA32 		add	r2, r2, #128000
 431 002e 136C     		ldr	r3, [r2, #64]
 432 0030 23F40033 		bic	r3, r3, #131072
 433 0034 1364     		str	r3, [r2, #64]
 229:Core/Src/stm32f4xx_hal_msp.c **** 
 434              		.loc 1 229 5 view .LVU107
 435 0036 0C21     		movs	r1, #12
 436 0038 0348     		ldr	r0, .L32+8
 437              	.LVL23:
 229:Core/Src/stm32f4xx_hal_msp.c **** 
 438              		.loc 1 229 5 is_stmt 0 view .LVU108
 439 003a FFF7FEFF 		bl	HAL_GPIO_DeInit
 440              	.LVL24:
 441              		.loc 1 236 1 view .LVU109
 442 003e E7E7     		b	.L26
 443              	.L33:
 444              		.align	2
 445              	.L32:
 446 0040 00100140 		.word	1073811456
 447 0044 00440040 		.word	1073759232
 448 0048 00000240 		.word	1073872896
 449              		.cfi_endproc
 450              	.LFE138:
 452              		.text
 453              	.Letext0:
 454              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xe.h"
 455              		.file 3 "C:/Users/Vikram Rao/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-d
 456              		.file 4 "C:/Users/Vikram Rao/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-d
 457              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 458              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 459              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 460              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
ARM GAS  C:\Users\VIKRAM~1\AppData\Local\Temp\ccZ5RYVh.s 			page 14


 461              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 462              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  C:\Users\VIKRAM~1\AppData\Local\Temp\ccZ5RYVh.s 			page 15


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
C:\Users\VIKRAM~1\AppData\Local\Temp\ccZ5RYVh.s:21     .text.HAL_MspInit:00000000 $t
C:\Users\VIKRAM~1\AppData\Local\Temp\ccZ5RYVh.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\VIKRAM~1\AppData\Local\Temp\ccZ5RYVh.s:78     .text.HAL_MspInit:00000034 $d
C:\Users\VIKRAM~1\AppData\Local\Temp\ccZ5RYVh.s:83     .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\VIKRAM~1\AppData\Local\Temp\ccZ5RYVh.s:89     .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\VIKRAM~1\AppData\Local\Temp\ccZ5RYVh.s:148    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\VIKRAM~1\AppData\Local\Temp\ccZ5RYVh.s:154    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\VIKRAM~1\AppData\Local\Temp\ccZ5RYVh.s:194    .text.HAL_TIM_Base_MspDeInit:00000020 $d
C:\Users\VIKRAM~1\AppData\Local\Temp\ccZ5RYVh.s:199    .text.HAL_UART_MspInit:00000000 $t
C:\Users\VIKRAM~1\AppData\Local\Temp\ccZ5RYVh.s:205    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\VIKRAM~1\AppData\Local\Temp\ccZ5RYVh.s:370    .text.HAL_UART_MspInit:000000b0 $d
C:\Users\VIKRAM~1\AppData\Local\Temp\ccZ5RYVh.s:378    .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\VIKRAM~1\AppData\Local\Temp\ccZ5RYVh.s:384    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\VIKRAM~1\AppData\Local\Temp\ccZ5RYVh.s:446    .text.HAL_UART_MspDeInit:00000040 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
HAL_GPIO_Init
HAL_GPIO_DeInit
