Generated by Fabric Compiler ( version 2021.1-SP7.3 <build 94852> ) at Tue Feb 28 14:23:56 2023

In normal mode(fast, normal, performance).

Placement started.
Clock region global placement takes 0.42 sec.
Placement done.
Total placement takes 2.66 sec.

Routing started.
Building routing graph takes 0.69 sec.
Processing design graph takes 0.13 sec.
Total nets for routing : 884.
Global routing takes 0.64 sec.
Detailed routing takes 0.47 sec.
Hold Violation Fix in router takes 0.25 sec.
Finish routing takes 0.13 sec.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 2.56 sec.

IO Port Info:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT               | DIRECTION     | LOC     | BANK       | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | CONSTRAINT     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clk                | input         | B5      | BANKL0     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| de_input           | input         | P13     | BANKR2     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| hs_input           | input         | R13     | BANKR2     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mod_rgb_b[0]       | input         | P14     | BANKR2     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mod_rgb_b[1]       | input         | R15     | BANKR2     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mod_rgb_b[2]       | input         | R14     | BANKR2     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mod_rgb_b[3]       | input         | T16     | BANKR2     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mod_rgb_b[4]       | input         | R16     | BANKR2     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mod_rgb_b[5]       | input         | U16     | BANKR2     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mod_rgb_b[6]       | input         | V16     | BANKR2     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mod_rgb_b[7]       | input         | V17     | BANKR2     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mod_rgb_g[0]       | input         | T17     | BANKR2     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mod_rgb_g[1]       | input         | U17     | BANKR2     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mod_rgb_g[2]       | input         | M14     | BANKR1     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mod_rgb_g[3]       | input         | M13     | BANKR1     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mod_rgb_g[4]       | input         | L15     | BANKR1     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mod_rgb_g[5]       | input         | L14     | BANKR1     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mod_rgb_g[6]       | input         | L18     | BANKR1     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mod_rgb_g[7]       | input         | N18     | BANKR1     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mod_rgb_r[0]       | input         | N16     | BANKR1     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mod_rgb_r[1]       | input         | L17     | BANKR1     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mod_rgb_r[2]       | input         | N15     | BANKR1     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mod_rgb_r[3]       | input         | L13     | BANKR1     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mod_rgb_r[4]       | input         | P18     | BANKR2     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mod_rgb_r[5]       | input         | R17     | BANKR2     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mod_rgb_r[6]       | input         | R18     | BANKR2     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| mod_rgb_r[7]       | input         | N14     | BANKR2     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| pclk_mod_in        | input         | T18     | BANKR2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| rst_n              | input         | U12     | BANKR2     | 3.3       | LVCMOS33       | NA        | PULLUP         | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| tmds_clk_n         | output        | A16     | BANKR0     | 3.3       | LVTTL33        | 12        | NONE           | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| tmds_clk_p         | output        | B16     | BANKR0     | 3.3       | LVTTL33        | 12        | NONE           | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| tmds_data_n[0]     | output        | A14     | BANKR0     | 3.3       | LVTTL33        | 12        | NONE           | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| tmds_data_n[1]     | output        | A11     | BANKR0     | 3.3       | LVTTL33        | 12        | NONE           | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| tmds_data_n[2]     | output        | A10     | BANKR0     | 3.3       | LVTTL33        | 12        | NONE           | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| tmds_data_p[0]     | output        | B14     | BANKR0     | 3.3       | LVTTL33        | 12        | NONE           | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| tmds_data_p[1]     | output        | B11     | BANKR0     | 3.3       | LVTTL33        | 12        | NONE           | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| tmds_data_p[2]     | output        | B10     | BANKR0     | 3.3       | LVTTL33        | 12        | NONE           | FAST     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            
| uart_rx            | input         | J14     | BANKR1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
| vs_input           | input         | T13     | BANKR2     | 3.3       | LVTTL33        | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of BKCL              | 4        | 6             | 67                  
| Use of CLMA              | 157      | 3274          | 5                   
|   FF                     | 303      | 19644         | 2                   
|   LUT                    | 456      | 13096         | 4                   
|   LUT-FF pairs           | 163      | 13096         | 2                   
| Use of CLMS              | 47       | 1110          | 5                   
|   FF                     | 100      | 6660          | 2                   
|   LUT                    | 115      | 4440          | 3                   
|   LUT-FF pairs           | 23       | 4440          | 1                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 0        | 48            | 0                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 39       | 240           | 17                  
|   IOBD                   | 19       | 120           | 16                  
|   IOBR                   | 1        | 6             | 17                  
|   IOBS                   | 19       | 114           | 17                  
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 39       | 240           | 17                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 1        | 6             | 17                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 0        | 24            | 0                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 4        | 20            | 20                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Global Clock Info:
+--------------------------------------------------------------------------------------------------------------------------------------------------+
| GClkInst                 | SiteOfGClkInst     | GClk_Fanout_Net     | Fanout     | DriverInst                            | SiteOfDriverInst     
+--------------------------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_0/gopclkbufg     | USCM_74_107        | ntclkbufg_0         | 49         | u_video_clock_gen/u_pll_e1/goppll     | PLL_82_319           
| clkbufg_1/gopclkbufg     | USCM_74_106        | ntclkbufg_1         | 81         | pclk_mod_in_ibuf/opit_1               | IOL_151_74           
| clkbufg_2/gopclkbufg     | USCM_74_104        | ntclkbufg_2         | 135        | u_video_clock_gen/u_pll_e1/goppll     | PLL_82_319           
| clkbufg_3/gopclkbufg     | USCM_74_105        | ntclkbufg_3         | 115        | clk_ibuf/opit_1                       | IOL_7_298            
+--------------------------------------------------------------------------------------------------------------------------------------------------+

PLL Clock Info:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PllInst                               | SiteOfPllInst     | Pin             | NetOfPin                               | Clock Loads     | Driver(Load)Inst                      | SiteOfDriver(Load)Inst     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_video_clock_gen/u_pll_e1/goppll     | PLL_82_319        | CLKFB           | u_video_clock_gen/u_pll_e1/ntCLKFB     |  -              | u_video_clock_gen/u_pll_e1/goppll     | PLL_82_319                 
| u_video_clock_gen/u_pll_e1/goppll     | PLL_82_319        | CLKIN1          | _N11                                   |  -              | clk_ibuf/opit_1                       | IOL_7_298                  
| u_video_clock_gen/u_pll_e1/goppll     | PLL_82_319        | CLKIN2          | ntR52                                  |  -              | GND_9                                 | CLMA_78_304                
| u_video_clock_gen/u_pll_e1/goppll     | PLL_82_319        | CLKOUT0         | video_clock5x                          | 49              |  ...                                  |  ...                       
| u_video_clock_gen/u_pll_e1/goppll     | PLL_82_319        | CLKOUT0_WL      | nullptr                                | 0               | nullptr                               | nullptr                    
| u_video_clock_gen/u_pll_e1/goppll     | PLL_82_319        | CLKOUT0_EXT     | nullptr                                | 0               | nullptr                               | nullptr                    
| u_video_clock_gen/u_pll_e1/goppll     | PLL_82_319        | CLKOUT1         | video_clock                            | 135             |  ...                                  |  ...                       
| u_video_clock_gen/u_pll_e1/goppll     | PLL_82_319        | CLKOUT2         | nullptr                                | 0               | nullptr                               | nullptr                    
| u_video_clock_gen/u_pll_e1/goppll     | PLL_82_319        | CLKOUT3         | nullptr                                | 0               | nullptr                               | nullptr                    
| u_video_clock_gen/u_pll_e1/goppll     | PLL_82_319        | CLKOUT4         | nullptr                                | 0               | nullptr                               | nullptr                    
| u_video_clock_gen/u_pll_e1/goppll     | PLL_82_319        | CLKOUT5         | nullptr                                | 0               | nullptr                               | nullptr                    
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name           | LUT     | FF      | Distributed RAM     | APM     | DRM     | ADC     | CRYSTAL     | DLL     | DQSL     | FLSIF     | FUSECODE     | HMEMC     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | OSC     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top_video_zone_display     | 551     | 403     | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 39     | 0           | 0           | 0            | 0        | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 4        
| + rgb2dvi                  | 334     | 176     | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 8      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + encb                   | 99      | 49      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + encg                   | 97      | 43      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + encr                   | 97      | 43      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + serdes_4b_10to1_m0     | 41      | 41      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 8      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_top_uart_cmd_resolve   | 116     | 136     | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_m_bps                | 18      | 11      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_m_decoder            | 78      | 101     | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_m_s2p                | 20      | 24      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_video_clock_gen        | 0       | 0       | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_video_pixel_counter    | 24      | 23      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_video_zone_judge       | 76      | 68      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+-----------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                         
+-----------------------------------------------------------------------------------------------------------------+
| Input      | D:/Projects/FPGA_match/jichuang/pango_school_match/device_map/top_video_zone_display_map.adf      
|            | D:/Projects/FPGA_match/jichuang/pango_school_match/device_map/top_video_zone_display.pcf          
| Output     | D:/Projects/FPGA_match/jichuang/pango_school_match/place_route/top_video_zone_display_pnr.adf     
|            | D:/Projects/FPGA_match/jichuang/pango_school_match/place_route/top_video_zone_display.prr         
|            | D:/Projects/FPGA_match/jichuang/pango_school_match/place_route/top_video_zone_display_prr.prt     
|            | D:/Projects/FPGA_match/jichuang/pango_school_match/place_route/clock_utilization.txt              
|            | D:/Projects/FPGA_match/jichuang/pango_school_match/place_route/top_video_zone_display_plc.adf     
+-----------------------------------------------------------------------------------------------------------------+


Flow Command: pnr 
Peak memory: 420,278,272 bytes
Total CPU  time to pnr completion : 8.844 sec
Total real time to pnr completion : 10.000 sec
