
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.092653                       # Number of seconds simulated
sim_ticks                                 92653446000                       # Number of ticks simulated
final_tick                                92653446000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1564431                       # Simulator instruction rate (inst/s)
host_op_rate                                  2575867                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3250748847                       # Simulator tick rate (ticks/s)
host_mem_usage                                 660096                       # Number of bytes of host memory used
host_seconds                                    28.50                       # Real time elapsed on the host
sim_insts                                    44589700                       # Number of instructions simulated
sim_ops                                      73417828                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  92653446000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1159424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1182016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       917184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          917184                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              353                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            18116                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18469                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         14331                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              14331                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             243833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           12513555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              12757388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        243833                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           243833                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         9899081                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              9899081                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         9899081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            243833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          12513555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             22656470                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  92653446000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  92653446000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    20877736                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5816528                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           166                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           106                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  92653446000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  92653446000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59916889                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     92653446000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        185306892                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    44589700                       # Number of instructions committed
system.cpu.committedOps                      73417828                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              72895904                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1943                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      944900                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4232449                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     72895904                       # number of integer instructions
system.cpu.num_fp_insts                          1943                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           163691533                       # number of times the integer registers were read
system.cpu.num_int_register_writes           63686398                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3767                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1480                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27636604                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            24933077                       # number of times the CC registers were written
system.cpu.num_mem_refs                      26694261                       # number of memory refs
system.cpu.num_load_insts                    20877733                       # Number of load instructions
system.cpu.num_store_insts                    5816528                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  185306892                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5574733                       # Number of branches fetched
system.cpu.op_class::No_OpClass                175846      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  45543763     62.03%     62.27% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     62.27% # Class of executed instruction
system.cpu.op_class::IntDiv                   1002994      1.37%     63.64% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::MemRead                 20877677     28.44%     92.08% # Class of executed instruction
system.cpu.op_class::MemWrite                 5816113      7.92%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  56      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                415      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73417828                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  92653446000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.056700                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26694264                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             45438                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            587.487654                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   510.056700                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.996204                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996204                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          451                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53433966                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53433966                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  92653446000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20839000                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20839000                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5804899                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5804899                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      26643899                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         26643899                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     26643899                       # number of overall hits
system.cpu.dcache.overall_hits::total        26643899                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        38736                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         38736                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        11629                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        11629                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        50365                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          50365                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        50365                       # number of overall misses
system.cpu.dcache.overall_misses::total         50365                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   4825875000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4825875000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1203543000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1203543000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   6029418000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6029418000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   6029418000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6029418000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20877736                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20877736                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5816528                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5816528                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26694264                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26694264                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26694264                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26694264                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001855                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001855                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001999                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001999                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001887                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001887                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001887                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001887                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 124583.720570                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 124583.720570                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 103494.969473                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 103494.969473                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 119714.444555                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 119714.444555                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 119714.444555                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 119714.444555                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        43432                       # number of writebacks
system.cpu.dcache.writebacks::total             43432                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        38736                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        38736                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        11629                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        11629                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        50365                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        50365                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        50365                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        50365                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   4787139000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4787139000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1191914000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1191914000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   5979053000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5979053000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   5979053000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5979053000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001999                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001999                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001887                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001887                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001887                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001887                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 123583.720570                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 123583.720570                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 102494.969473                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 102494.969473                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 118714.444555                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 118714.444555                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 118714.444555                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 118714.444555                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44926                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  92653446000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  92653446000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  92653446000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           279.282167                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59916889                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               353                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          169736.229462                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   279.282167                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.545473                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.545473                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          308                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          270                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.601562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         119834131                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        119834131                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  92653446000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     59916536                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59916536                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      59916536                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59916536                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     59916536                       # number of overall hits
system.cpu.icache.overall_hits::total        59916536                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          353                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           353                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          353                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            353                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          353                       # number of overall misses
system.cpu.icache.overall_misses::total           353                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     63596000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     63596000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     63596000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     63596000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     63596000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     63596000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     59916889                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59916889                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     59916889                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59916889                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     59916889                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59916889                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 180158.640227                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 180158.640227                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 180158.640227                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 180158.640227                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 180158.640227                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 180158.640227                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           45                       # number of writebacks
system.cpu.icache.writebacks::total                45                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          353                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          353                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          353                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          353                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          353                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          353                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     63243000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     63243000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     63243000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     63243000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     63243000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     63243000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 179158.640227                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 179158.640227                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 179158.640227                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 179158.640227                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 179158.640227                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 179158.640227                       # average overall mshr miss latency
system.cpu.icache.replacements                     45                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  92653446000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  92653446000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  92653446000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2019.507336                       # Cycle average of tags in use
system.l2.tags.total_refs                       95689                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     24187                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.956216                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.416049                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         10.906409                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2007.184878                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000691                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.005325                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.980071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986088                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1884                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    789699                       # Number of tag accesses
system.l2.tags.data_accesses                   789699                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  92653446000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        43432                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            43432                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           45                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               45                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data              4927                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 4927                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                262                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   262                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          21365                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21365                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 21627                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21627                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                21627                       # number of overall hits
system.l2.overall_hits::total                   21627                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             6440                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6440                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           353                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              353                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        17371                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17371                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 353                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               23811                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24164                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                353                       # number of overall misses
system.l2.overall_misses::cpu.data              23811                       # number of overall misses
system.l2.overall_misses::total                 24164                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1119986000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1119986000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     62712000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     62712000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   4504702000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4504702000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      62712000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    5624688000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5687400000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     62712000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   5624688000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5687400000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        43432                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        43432                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           45                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           45                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data          4927                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             4927                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           6702                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6702                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          353                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            353                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        38736                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         38736                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               353                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             45438                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45791                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              353                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            45438                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45791                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.960907                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.960907                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.448446                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.448446                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.524033                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.527702                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.524033                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.527702                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 173910.869565                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 173910.869565                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 177654.390935                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 177654.390935                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 259323.124748                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 259323.124748                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 177654.390935                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 236222.250220                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 235366.661149                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 177654.390935                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 236222.250220                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 235366.661149                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                21501                       # number of writebacks
system.l2.writebacks::total                     21501                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data         6440                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6440                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          353                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          353                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        17371                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17371                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            353                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          23811                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24164                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           353                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         23811                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24164                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   1055586000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1055586000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     59182000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     59182000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   4330992000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4330992000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     59182000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   5386578000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5445760000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     59182000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   5386578000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5445760000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.960907                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.960907                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.448446                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.448446                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.524033                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.527702                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.524033                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.527702                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 163910.869565                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 163910.869565                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 167654.390935                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 167654.390935                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 249323.124748                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 249323.124748                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 167654.390935                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 226222.250220                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 225366.661149                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 167654.390935                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 226222.250220                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 225366.661149                       # average overall mshr miss latency
system.l2.replacements                          22139                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  92653446000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  2014.323428                       # Cycle average of tags in use
system.l3.tags.total_refs                       45737                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     34994                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.306995                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      606.453718                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst         29.880985                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       1377.988724                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.296120                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.014590                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.672846                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.983556                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         1919                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                    127014                       # Number of tag accesses
system.l3.tags.data_accesses                   127014                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  92653446000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        21501                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            21501                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                 24                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    24                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data           5671                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total              5671                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                  5695                       # number of demand (read+write) hits
system.l3.demand_hits::total                     5695                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                 5695                       # number of overall hits
system.l3.overall_hits::total                    5695                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data             6416                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6416                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          353                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data        11700                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           12053                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 353                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               18116                       # number of demand (read+write) misses
system.l3.demand_misses::total                  18469                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                353                       # number of overall misses
system.l3.overall_misses::cpu.data              18116                       # number of overall misses
system.l3.overall_misses::total                 18469                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    984494000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     984494000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     55299000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data   4064535999                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total   4119834999                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      55299000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data    5049029999                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       5104328999                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     55299000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data   5049029999                       # number of overall miss cycles
system.l3.overall_miss_latency::total      5104328999                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        21501                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        21501                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6440                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6440                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          353                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        17371                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         17724                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               353                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             23811                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                24164                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              353                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            23811                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               24164                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.996273                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.996273                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.673536                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.680038                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.760825                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.764319                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.760825                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.764319                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 153443.578554                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 153443.578554                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 156654.390935                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 347396.239231                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 341809.922758                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 156654.390935                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 278705.564087                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 276372.786778                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 156654.390935                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 278705.564087                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 276372.786778                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                14331                       # number of writebacks
system.l3.writebacks::total                     14331                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks          273                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           273                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data         6416                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6416                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          353                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data        11700                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        12053                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            353                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          18116                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             18469                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           353                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         18116                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            18469                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    920334000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    920334000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     51769000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data   3947535999                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total   3999304999                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     51769000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data   4867869999                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   4919638999                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     51769000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data   4867869999                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   4919638999                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.996273                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.996273                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.673536                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.680038                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.760825                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.764319                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.760825                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.764319                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 143443.578554                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 143443.578554                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 146654.390935                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 337396.239231                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 331809.922758                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 146654.390935                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 268705.564087                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 266372.786778                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 146654.390935                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 268705.564087                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 266372.786778                       # average overall mshr miss latency
system.l3.replacements                          32946                       # number of replacements
system.membus.snoop_filter.tot_requests         35589                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        17120                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  92653446000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12053                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        14331                       # Transaction distribution
system.membus.trans_dist::CleanEvict              285                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6416                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6416                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12053                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        51554                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        51554                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  51554                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      2099200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      2099200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2099200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             18469                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   18469    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               18469                       # Request fanout histogram
system.membus.reqLayer2.occupancy            92963500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           92348000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        95689                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        49898                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          11687                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        11687                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  92653446000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             39089                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        79264                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           45                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           20747                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            4927                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           4927                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6702                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6702                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           353                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        38736                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          751                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       145656                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                146407                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5687680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5713152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           55085                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2293248                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           105803                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.110460                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.313464                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  94116     88.95%     88.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  11687     11.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             105803                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           91321500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            529500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          70620500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  92653446000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             17724                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        35832                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           18960                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6440                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6440                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        17724                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side        70174                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      2922560                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           32946                       # Total snoops (count)
system.tol3bus.snoopTraffic                    917184                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            78963                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.417233                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.493105                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  46017     58.28%     58.28% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  32946     41.72%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              78963                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           44512993                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          36246006                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
