library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity DECODER_TB is
end entity DECODER_TB;

architecture Simulation of DECODER_TB is
    signal A  : std_logic_vector(1 downto 0) := "00";
    signal EN : std_logic := '1';
    signal Y  : std_logic_vector(3 downto 0);
begin
    -- Instantiate the DUT
    DUT : entity work.DECODER_2TO4
        port map (
            A  => A,
            EN => EN,
            Y  => Y
        );

    -- Stimulus process
    STIMULUS : process
    begin
        EN <= '1';
        A <= "00"; wait for 10 ns; -- Y = 0001
        A <= "01"; wait for 10 ns; -- Y = 0010
        A <= "10"; wait for 10 ns; -- Y = 0100
        A <= "11"; wait for 10 ns; -- Y = 1000

        EN <= '0';
        A <= "10"; wait for 10 ns; -- EN=0, Y = 0000

        wait;
    end process;
end architecture Simulation;
