
---------- Begin Simulation Statistics ----------
simSeconds                                   0.008065                       # Number of seconds simulated (Second)
simTicks                                   8065487500                       # Number of ticks simulated (Tick)
finalTick                                  8065487500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     44.12                       # Real time elapsed on the host (Second)
hostTickRate                                182789191                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2269008                       # Number of bytes of host memory used (Byte)
simInsts                                     27217559                       # Number of instructions simulated (Count)
simOps                                       27217606                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   616830                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     616830                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           500                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         16130976                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.592668                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.687285                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        27244663                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      209                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       27235221                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     74                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                27265                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             20210                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  86                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            16081649                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.693559                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.152280                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   7505062     46.67%     46.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   2186639     13.60%     60.27% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1799222     11.19%     71.45% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1523153      9.47%     80.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    781690      4.86%     85.79% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    844146      5.25%     91.03% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    828245      5.15%     96.19% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    344217      2.14%     98.33% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    269275      1.67%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              16081649                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    1790      0.19%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      9      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 2      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%      0.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 314375     32.83%     33.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                158701     16.57%     49.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead            410966     42.91%     92.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite            71873      7.50%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           99      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      16374262     60.12%     60.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          720      0.00%     60.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            53      0.00%     60.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       300002      1.10%     61.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp       200002      0.73%     61.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt       600009      2.20%     64.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult       400000      1.47%     65.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc       500007      1.84%     67.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv       200000      0.73%     68.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc       200002      0.73%     68.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     68.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     68.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     68.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     68.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     68.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     68.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     68.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     68.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     68.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     68.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     68.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     68.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     68.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     68.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     68.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     68.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     68.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     68.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     68.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     68.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     68.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      3247159     11.92%     80.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      2612853      9.59%     90.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      1500034      5.51%     95.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      1100019      4.04%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       27235221                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.688380                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              957716                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.035165                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 61026890                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                22272014                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        22230291                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  10482991                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  5000155                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          5000058                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    22709922                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      5482916                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numRecvResp                        8363249                       # Number of received responses (Count)
system.cpu.numRecvRespBytes                  66763919                       # Number of received response bytes (Byte)
system.cpu.recvRespAvgBW                         4.14                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu.recvRespAvgSize                       7.98                       # Average packet size per received response ((Byte/Count))
system.cpu.recvRespAvgRate                       0.52                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu.recvRespAvgRetryRate                  0.00                       # Average retry rate per received response ((Count/Count))
system.cpu.numSendRetryResp                         0                       # Number of retry responses sent (Count)
system.cpu.numSquashedInsts                      1954                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                             500                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           49327                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads        4747517                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       3713317                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       303605                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       100074                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        205251      9.44%      9.44% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       205385      9.44%     18.88% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          161      0.01%     18.89% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond      1753580     80.62%     99.51% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond         6944      0.32%     99.83% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.83% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond         3732      0.17%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        2175053                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return          567      4.52%      4.52% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect          745      5.94%     10.46% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          112      0.89%     11.35% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond        10329     82.32%     93.66% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond          612      4.88%     98.54% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     98.54% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond          183      1.46%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total         12548                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           10      0.32%      0.32% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          214      6.83%      7.15% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           43      1.37%      8.52% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond         2694     85.96%     94.48% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          154      4.91%     99.39% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.39% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond           19      0.61%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total         3134                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       204683      9.47%      9.47% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       204640      9.46%     18.93% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect           48      0.00%     18.93% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond      1743242     80.61%     99.54% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond         6332      0.29%     99.84% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.84% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond         3549      0.16%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      2162494                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          118      4.14%      4.14% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           38      1.33%      5.47% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond         2603     91.30%     96.77% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond           77      2.70%     99.47% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.47% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond           15      0.53%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total         2851                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectCond         2332    100.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::total         2332                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallDirect          118     22.74%     22.74% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallIndirect           38      7.32%     30.06% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectCond          271     52.22%     82.27% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectUncond           77     14.84%     97.11% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%     97.11% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectUncond           15      2.89%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::total          519                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       637249     29.30%     29.30% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      1328840     61.09%     90.39% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       205250      9.44%     99.83% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect         3714      0.17%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      2175053                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         1675     53.45%     53.45% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return         1448     46.20%     99.65% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           10      0.32%     99.97% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            1      0.03%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total         3134                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted           1753580                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken      1117955                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect              3134                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            481                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.BTBLookups              2175053                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 1614                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 1735932                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.798110                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted             690                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups            3893                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               3714                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              179                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       205251      9.44%      9.44% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       205385      9.44%     18.88% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          161      0.01%     18.89% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond      1753580     80.62%     99.51% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond         6944      0.32%     99.83% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.83% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond         3732      0.17%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      2175053                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       205251     46.74%     46.74% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          373      0.08%     46.83% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          161      0.04%     46.86% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       229278     52.21%     99.08% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          326      0.07%     99.15% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     99.15% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond         3732      0.85%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total        439121                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          214     13.26%     13.26% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     13.26% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond         1246     77.20%     90.46% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          154      9.54%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total         1614                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          214     13.26%     13.26% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     13.26% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond         1246     77.20%     90.46% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          154      9.54%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total         1614                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   8065487500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups         3893                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits         3714                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses          179                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords           62                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords         3955                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            6                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               206113                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 206108                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               1424                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 204683                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              204683                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts           27219                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             123                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              2766                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     16076480                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.693008                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.798301                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         8888174     55.29%     55.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         3319249     20.65%     75.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          317581      1.98%     77.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          694335      4.32%     82.23% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          119690      0.74%     82.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          264382      1.64%     84.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          201095      1.25%     85.87% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7            2842      0.02%     85.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         2269132     14.11%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     16076480                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          81                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                204688                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           84      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     16362843     60.12%     60.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          718      0.00%     60.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           44      0.00%     60.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       300000      1.10%     61.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp       200002      0.73%     61.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt       600005      2.20%     64.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult       400000      1.47%     65.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc       500000      1.84%     67.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv       200000      0.73%     68.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc       200001      0.73%     68.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     68.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     68.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     68.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     68.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     68.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     68.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     68.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     68.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     68.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     68.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     68.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     68.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     68.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     68.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     68.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     68.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     68.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     68.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     68.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     68.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     68.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     68.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     68.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     68.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     68.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     68.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     68.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     68.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     68.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     68.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     68.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     68.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     68.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     68.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     68.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      3241917     11.91%     80.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      2611973      9.60%     90.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      1500005      5.51%     95.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      1100014      4.04%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     27217606                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       2269132                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts             27217559                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               27217606                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP       27217559                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP         27217606                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.592668                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.687285                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs            8453909                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts            5000027                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          25611209                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          4741909                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         3711987                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass           84      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     16362843     60.12%     60.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult          718      0.00%     60.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv           44      0.00%     60.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       300000      1.10%     61.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp       200002      0.73%     61.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt       600005      2.20%     64.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult       400000      1.47%     65.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc       500000      1.84%     67.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv       200000      0.73%     68.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc       200001      0.73%     68.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     68.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     68.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     68.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0      0.00%     68.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     68.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     68.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            0      0.00%     68.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     68.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     68.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     68.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     68.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     68.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     68.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     68.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     68.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     68.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     68.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     68.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     68.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     68.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     68.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     68.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     68.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     68.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     68.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     68.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     68.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     68.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     68.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     68.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     68.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     68.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     68.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     68.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     68.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     68.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     68.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     68.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     68.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     68.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      3241917     11.91%     80.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      2611973      9.60%     90.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead      1500005      5.51%     95.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite      1100014      4.04%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     27217606                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      2162494                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      1954214                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       208280                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      1743242                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl       419252                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       204688                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       204683                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data        8203861                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           8203861                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       8203861                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          8203861                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       159344                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          159344                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       159344                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         159344                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  11531449957                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  11531449957                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  11531449957                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  11531449957                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      8363205                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       8363205                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      8363205                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      8363205                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.019053                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.019053                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.019053                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.019053                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 72368.272147                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 72368.272147                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 72368.272147                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 72368.272147                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         4066                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           92                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      44.195652                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        37726                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             37726                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        95039                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         95039                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        95039                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        95039                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        64305                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        64305                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        64305                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        64305                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   4908443996                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   4908443996                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   4908443996                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   4908443996                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.007689                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.007689                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.007689                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.007689                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 76330.674069                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 76330.674069                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 76330.674069                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 76330.674069                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  63283                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data           18                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total           18                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data            2                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            2                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data       148500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total       148500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data           20                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total           20                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.100000                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.100000                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data        74250                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total        74250                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::cpu.data            1                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total            1                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            1                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            1                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data        79500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total        79500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.050000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.050000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data        79500                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total        79500                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data      4518137                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         4518137                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       133092                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        133092                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   9503087000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   9503087000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      4651229                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      4651229                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.028614                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.028614                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 71402.390827                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 71402.390827                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        94020                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        94020                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        39072                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        39072                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   2963063500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   2963063500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.008400                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.008400                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 75835.982289                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 75835.982289                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data           11                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total           11                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data           11                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total           11                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.hits::cpu.data           12                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              12                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            1                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             1                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data        94500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total        94500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           13                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           13                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.076923                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.076923                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        94500                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        94500                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            1                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            1                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data        93500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total        93500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.076923                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.076923                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data        93500                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        93500                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      3685724                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        3685724                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        26252                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        26252                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   2028362957                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   2028362957                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      3711976                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      3711976                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.007072                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.007072                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 77265.082927                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 77265.082927                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         1019                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         1019                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        25233                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        25233                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   1945380496                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   1945380496                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.006798                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.006798                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 77096.678794                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 77096.678794                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8065487500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1017.181103                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              8268209                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              64307                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             128.574012                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              216000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1017.181103                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.993341                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.993341                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           55                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          969                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           16790805                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          16790805                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8065487500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  1116594                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              11044384                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   2594038                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1323822                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   2811                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1326218                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   375                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               27271320                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1476                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts            27233267                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches          2164483                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts         4746119                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        3712775                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            1.688259                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegReads        5200043                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites       3700036                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads      33117418                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     17858914                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs           8458894                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     11800157                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites      6300022                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches            1537804                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      13919891                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    6358                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                   37                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           61                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   2144379                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  1310                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           16081649                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.699824                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.935044                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 11166160     69.43%     69.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   422299      2.63%     72.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   709138      4.41%     76.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    32364      0.20%     76.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   672343      4.18%     80.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   279800      1.74%     82.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   412130      2.56%     85.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   262162      1.63%     86.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  2125253     13.22%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             16081649                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts              27335839                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.694618                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            2175053                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.134837                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles      2158481                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst        2143525                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           2143525                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       2143525                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          2143525                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          853                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             853                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          853                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            853                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     58795000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     58795000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     58795000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     58795000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      2144378                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       2144378                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      2144378                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      2144378                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000398                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000398                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000398                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000398                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 68927.315358                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 68927.315358                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 68927.315358                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 68927.315358                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          544                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           11                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      49.454545                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          194                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           194                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          194                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          194                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          659                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          659                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          659                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          659                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     48358500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     48358500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     48358500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     48358500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000307                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000307                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000307                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000307                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 73381.638847                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 73381.638847                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 73381.638847                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 73381.638847                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    248                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      2143525                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         2143525                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          853                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           853                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     58795000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     58795000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      2144378                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      2144378                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000398                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000398                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 68927.315358                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 68927.315358                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          194                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          194                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          659                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          659                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     48358500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     48358500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000307                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000307                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 73381.638847                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 73381.638847                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8065487500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           308.153784                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              2144183                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                658                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            3258.636778                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               82000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   308.153784                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.601863                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.601863                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          410                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          147                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           97                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          166                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.800781                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            4289414                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           4289414                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8065487500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      2811                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       2358                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                      136                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               27244872                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 1556                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  4747517                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 3713317                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    79                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                         0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                      136                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             33                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           1476                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         1383                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 2859                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 27231295                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                27230349                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  15803081                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  19664733                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.688078                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.803626                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                       94717                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    5608                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    8                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  33                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   1317                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    1                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     83                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            4741909                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              7.398715                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            25.528626                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                4609189     97.20%     97.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   29      0.00%     97.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   27      0.00%     97.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                    9      0.00%     97.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    3      0.00%     97.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    2      0.00%     97.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   93      0.00%     97.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  100      0.00%     97.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                    2      0.00%     97.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    9      0.00%     97.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 15      0.00%     97.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                392      0.01%     97.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              45490      0.96%     98.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              58373      1.23%     99.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              11852      0.25%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               8127      0.17%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               2529      0.05%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                266      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  6      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 49      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                117      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 35      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 21      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 56      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 90      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                412      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                159      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                350      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                160      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                110      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             3837      0.08%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              877                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              4741909                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.addedLoadsAndStores           8460834                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.dtb.walker.num_64kb_walks            0                       # Completed page walks with 64KB pages (Count)
system.cpu.mmu.dtb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8065487500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.itb.walker.num_64kb_walks            0                       # Completed page walks with 64KB pages (Count)
system.cpu.mmu.itb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8065487500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   8065487500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   2811                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  1572286                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 7241576                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           4033                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   3210757                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               4050186                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               27262739                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               2086430                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.SQFullEvents                1615588                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents           66210                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            21584774                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    39179034                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 33160891                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   5200081                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              21547760                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    37014                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      64                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  65                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   7388794                       # count of insts added to the skid buffer (Count)
system.cpu.rename.intReturned                17847725                       # count of registers freed and written back to integer free list (Count)
system.cpu.rename.fpReturned                  3700009                       # count of registers freed and written back to floating point free list (Count)
system.cpu.rob.reads                         41051913                       # The number of ROB reads (Count)
system.cpu.rob.writes                        54494840                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 27217559                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   27217606                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    15                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                39731                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty          75432                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict              49012                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq               25234                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp              25234                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq           39732                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         1565                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port       191897                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                   193462                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        42112                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      6530112                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                   6572224                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                             60913                       # Total snoops (Count)
system.l2bus.snoopTraffic                     2413184                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples              125879                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.003138                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.055930                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                    125484     99.69%     99.69% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       395      0.31%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                125879                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED   8065487500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy            101974500                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy              987000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy            96460500                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests          128497                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests        63531                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               395                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          395                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst                 5                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data                33                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                   38                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst                5                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data               33                       # number of overall hits (Count)
system.l2cache.overallHits::total                  38                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             654                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data           64274                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total              64928                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            654                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data          64274                       # number of overall misses (Count)
system.l2cache.overallMisses::total             64928                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     47315500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data   4805533000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total    4852848500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     47315500                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data   4805533000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total   4852848500                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst           659                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data         64307                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total            64966                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst          659                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data        64307                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total           64966                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.992413                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.999487                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.999415                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.992413                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.999487                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.999415                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 72347.859327                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 74766.359648                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 74741.998829                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 72347.859327                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 74766.359648                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 74741.998829                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks           37706                       # number of writebacks (Count)
system.l2cache.writebacks::total                37706                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst          654                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data        64274                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total          64928                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          654                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data        64274                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total         64928                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     40785500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data   4162793000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total   4203578500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     40785500                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data   4162793000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total   4203578500                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.992413                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.999487                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.999415                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.992413                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.999487                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.999415                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 62363.149847                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 64766.359648                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 64742.152846                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 62363.149847                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 64766.359648                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 64742.152846                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                     60913                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks          147                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total          147                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data             1                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total                1                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data        25233                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total          25233                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data   1907608000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total   1907608000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data        25234                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total        25234                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.999960                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.999960                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 75599.730512                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 75599.730512                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data        25233                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total        25233                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data   1655278000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total   1655278000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.999960                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.999960                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 65599.730512                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 65599.730512                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst            5                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data           32                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total           37                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst          654                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data        39041                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total        39695                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     47315500                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data   2897925000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total   2945240500                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst          659                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data        39073                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total        39732                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.992413                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.999181                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.999069                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 72347.859327                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 74227.734945                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 74196.762816                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          654                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data        39041                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total        39695                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     40785500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data   2507515000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total   2548300500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.992413                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.999181                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.999069                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 62363.149847                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 64227.734945                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 64197.014737                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks        37726                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total        37726                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks        37726                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total        37726                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   8065487500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             3971.028080                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                  128349                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                 65009                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  1.974327                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  71500                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     1.954689                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst    28.494358                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data  3940.579034                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.000477                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.006957                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.962055                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.969489                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         4096                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0             209                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1            2410                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2            1477                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses               1092985                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses              1092985                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8065487500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples     37706.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       654.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     64251.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000948820250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          2197                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          2197                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               167177                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               35498                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        64928                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       37706                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      64928                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     37706                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      23                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.37                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       23.56                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  64928                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 37706                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    43745                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                    20959                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      136                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       47                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       16                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    1175                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    1291                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    1981                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    2193                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    2202                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    2202                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    2198                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    2199                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    2198                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    2197                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    2213                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    2252                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    2205                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    2258                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    2282                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    2232                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    2213                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    2197                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         2197                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       25.490214                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      21.527740                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      83.789481                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127           2184     99.41%     99.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255            8      0.36%     99.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-383            2      0.09%     99.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-639            1      0.05%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::768-895            1      0.05%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3712-3839            1      0.05%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           2197                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         2197                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.152025                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.123546                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.984216                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               896     40.78%     40.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                87      3.96%     44.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18              1205     54.85%     99.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 5      0.23%     99.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 1      0.05%     99.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                 3      0.14%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           2197                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     1472                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  4155392                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               2413184                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               515206551.37088740                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               299198777.50724930                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     8065431500                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       78584.40                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        41856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      4112064                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks      2411712                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 5189518.922445791773                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 509834526.431291401386                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 299016271.490099012852                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          654                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data        64274                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks        37706                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     17506500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data   1866743750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 172891212000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     26768.35                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     29043.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks   4585244.05                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        41792                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      4113536                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         4155328                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        41792                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        41792                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks      2413184                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      2413184                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           653                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data         64274                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            64927                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks        37706                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           37706                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst         5181584                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       510017032                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          515198616                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst      5181584                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total        5181584                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks    299198778                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         299198778                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks    299198778                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst        5181584                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      510017032                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         814397394                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 64905                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                37683                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          4042                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          4003                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          4036                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          4225                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          4191                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          4183                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          4239                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          4257                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          4017                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          4027                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         4004                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         4003                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         3933                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         3856                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         3894                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         3995                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          2323                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          2304                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          2314                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          2425                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          2443                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          2433                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          2464                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          2432                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          2370                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          2308                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         2304                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         2304                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         2304                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         2304                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         2310                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         2341                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                667281500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              324525000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          1884250250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 10280.90                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            29030.90                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                57887                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               33980                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             89.19                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            90.17                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        10707                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   612.898478                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   447.660214                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   376.352786                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          761      7.11%      7.11% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         1959     18.30%     25.40% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          830      7.75%     33.16% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          714      6.67%     39.82% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         1542     14.40%     54.23% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          247      2.31%     56.53% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          241      2.25%     58.78% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          379      3.54%     62.32% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         4034     37.68%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        10707                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead            4153920                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten         2411712                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               515.024045                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               299.016271                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     6.36                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 4.02                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                2.34                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                89.55                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   8065487500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         39220020                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         20815575                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       236876640                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       99900360                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 636152400.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   2287164900                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   1171113600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     4491243495                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    556.847121                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   3014106750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    269100000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   4782280750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         37327920                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         19817490                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       226545060                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       96804900                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 636152400.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   2211352620                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   1234955520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     4462955910                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    553.339883                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   3180731750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    269100000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   4615655750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   8065487500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               39694                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         37706                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             22959                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              25233                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             25233                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          39695                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port       190520                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  190520                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port      6568512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  6568512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              64928                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    64928    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                64928                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   8065487500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           138208500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy          177013500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         125593                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        60665                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
