Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Dec 10 17:42:35 2021
| Host         : DESKTOP-HSAJ1AE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 19 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: keyboard_inst/PS2/debounce/O0_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: keyboard_inst/PS2/flag_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 78 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     29.409        0.000                      0                  110        0.153        0.000                      0                  110        3.000        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                    ------------       ----------      --------------
VGA_inst/divider/inst/clk_in1                            {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0                                     {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0                                     {0.000 5.000}      10.000          100.000         
keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_1                                     {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_1                                     {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VGA_inst/divider/inst/clk_in1                                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                          29.409        0.000                      0                   70        0.153        0.000                      0                   70       19.500        0.000                       0                    33  
  clkfbout_clk_wiz_0                                                                                                                                                                                       7.845        0.000                       0                     3  
keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1                                          35.954        0.000                      0                   40        0.235        0.000                      0                   40       19.500        0.000                       0                    27  
  clkfbout_clk_wiz_1                                                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VGA_inst/divider/inst/clk_in1
  To Clock:  VGA_inst/divider/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VGA_inst/divider/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_inst/divider/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       29.409ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.409ns  (required time - arrival time)
  Source:                 VGA_inst/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.479ns  (logic 2.967ns (28.313%)  route 7.512ns (71.687%))
  Logic Levels:           10  (CARRY4=3 LUT2=2 LUT6=5)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 38.409 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.867ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.957     2.957    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.128 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.409    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.313 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.634    -0.679    VGA_inst/clock_25
    SLICE_X11Y149        FDRE                                         r  VGA_inst/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.223 r  VGA_inst/vcount_reg[0]/Q
                         net (fo=49, routed)          1.770     1.547    VGA_inst/p_m_inst/vcount_reg[10][0]
    SLICE_X9Y140         LUT2 (Prop_lut2_I0_O)        0.124     1.671 r  VGA_inst/p_m_inst/red4_inferred__0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.671    VGA_inst/p_m_inst/red4_inferred__0_carry_i_3_n_0
    SLICE_X9Y140         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.251 r  VGA_inst/p_m_inst/red4_inferred__0_carry/O[2]
                         net (fo=15, routed)          1.729     3.980    VGA_inst/p_m_inst/p_0_in__0[2]
    SLICE_X6Y135         LUT2 (Prop_lut2_I0_O)        0.302     4.282 r  VGA_inst/p_m_inst/red3_inferred__0__0_carry_i_2/O
                         net (fo=1, routed)           0.000     4.282    VGA_inst/p_m_inst/red3_inferred__0__0_carry_i_2_n_0
    SLICE_X6Y135         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.662 r  VGA_inst/p_m_inst/red3_inferred__0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.662    VGA_inst/p_m_inst/red3_inferred__0__0_carry_n_0
    SLICE_X6Y136         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.985 f  VGA_inst/p_m_inst/red3_inferred__0__0_carry__0/O[1]
                         net (fo=2, routed)           0.789     5.774    VGA_inst/p_m_inst_n_14
    SLICE_X7Y135         LUT6 (Prop_lut6_I2_O)        0.306     6.080 r  VGA_inst/green[2]_i_52/O
                         net (fo=1, routed)           0.947     7.028    VGA_inst/green[2]_i_52_n_0
    SLICE_X7Y136         LUT6 (Prop_lut6_I2_O)        0.124     7.152 r  VGA_inst/green[2]_i_26/O
                         net (fo=1, routed)           0.765     7.916    VGA_inst/p_m_inst/hcount_reg[2]
    SLICE_X6Y145         LUT6 (Prop_lut6_I0_O)        0.124     8.040 r  VGA_inst/p_m_inst/green[2]_i_11/O
                         net (fo=1, routed)           0.844     8.885    VGA_inst/p_m_inst/green[2]_i_11_n_0
    SLICE_X6Y145         LUT6 (Prop_lut6_I3_O)        0.124     9.009 r  VGA_inst/p_m_inst/green[2]_i_3/O
                         net (fo=2, routed)           0.668     9.677    VGA_inst/p_m_inst/green[2]_i_3_n_0
    SLICE_X9Y145         LUT6 (Prop_lut6_I1_O)        0.124     9.801 r  VGA_inst/p_m_inst/red[2]_i_1/O
                         net (fo=1, routed)           0.000     9.801    VGA_inst/p_m_inst/red[2]
    SLICE_X9Y145         FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.506    42.506    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    35.168 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.807    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.898 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.511    38.409    VGA_inst/p_m_inst/CLK
    SLICE_X9Y145         FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/C
                         clock pessimism              0.867    39.276    
                         clock uncertainty           -0.098    39.179    
    SLICE_X9Y145         FDRE (Setup_fdre_C_D)        0.031    39.210    VGA_inst/p_m_inst/red_reg[2]
  -------------------------------------------------------------------
                         required time                         39.210    
                         arrival time                          -9.801    
  -------------------------------------------------------------------
                         slack                                 29.409    

Slack (MET) :             29.688ns  (required time - arrival time)
  Source:                 VGA_inst/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.200ns  (logic 2.967ns (29.087%)  route 7.233ns (70.913%))
  Logic Levels:           10  (CARRY4=3 LUT2=2 LUT6=5)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 38.409 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.867ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.957     2.957    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.128 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.409    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.313 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.634    -0.679    VGA_inst/clock_25
    SLICE_X11Y149        FDRE                                         r  VGA_inst/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.223 r  VGA_inst/vcount_reg[0]/Q
                         net (fo=49, routed)          1.770     1.547    VGA_inst/p_m_inst/vcount_reg[10][0]
    SLICE_X9Y140         LUT2 (Prop_lut2_I0_O)        0.124     1.671 r  VGA_inst/p_m_inst/red4_inferred__0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.671    VGA_inst/p_m_inst/red4_inferred__0_carry_i_3_n_0
    SLICE_X9Y140         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.251 r  VGA_inst/p_m_inst/red4_inferred__0_carry/O[2]
                         net (fo=15, routed)          1.729     3.980    VGA_inst/p_m_inst/p_0_in__0[2]
    SLICE_X6Y135         LUT2 (Prop_lut2_I0_O)        0.302     4.282 r  VGA_inst/p_m_inst/red3_inferred__0__0_carry_i_2/O
                         net (fo=1, routed)           0.000     4.282    VGA_inst/p_m_inst/red3_inferred__0__0_carry_i_2_n_0
    SLICE_X6Y135         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.662 r  VGA_inst/p_m_inst/red3_inferred__0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.662    VGA_inst/p_m_inst/red3_inferred__0__0_carry_n_0
    SLICE_X6Y136         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.985 f  VGA_inst/p_m_inst/red3_inferred__0__0_carry__0/O[1]
                         net (fo=2, routed)           0.789     5.774    VGA_inst/p_m_inst_n_14
    SLICE_X7Y135         LUT6 (Prop_lut6_I2_O)        0.306     6.080 r  VGA_inst/green[2]_i_52/O
                         net (fo=1, routed)           0.947     7.028    VGA_inst/green[2]_i_52_n_0
    SLICE_X7Y136         LUT6 (Prop_lut6_I2_O)        0.124     7.152 r  VGA_inst/green[2]_i_26/O
                         net (fo=1, routed)           0.765     7.916    VGA_inst/p_m_inst/hcount_reg[2]
    SLICE_X6Y145         LUT6 (Prop_lut6_I0_O)        0.124     8.040 r  VGA_inst/p_m_inst/green[2]_i_11/O
                         net (fo=1, routed)           0.844     8.885    VGA_inst/p_m_inst/green[2]_i_11_n_0
    SLICE_X6Y145         LUT6 (Prop_lut6_I3_O)        0.124     9.009 r  VGA_inst/p_m_inst/green[2]_i_3/O
                         net (fo=2, routed)           0.389     9.398    VGA_inst/p_m_inst/green[2]_i_3_n_0
    SLICE_X9Y145         LUT6 (Prop_lut6_I1_O)        0.124     9.522 r  VGA_inst/p_m_inst/green[2]_i_1/O
                         net (fo=1, routed)           0.000     9.522    VGA_inst/p_m_inst/green[2]
    SLICE_X9Y145         FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.506    42.506    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    35.168 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.807    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.898 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.511    38.409    VGA_inst/p_m_inst/CLK
    SLICE_X9Y145         FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/C
                         clock pessimism              0.867    39.276    
                         clock uncertainty           -0.098    39.179    
    SLICE_X9Y145         FDRE (Setup_fdre_C_D)        0.031    39.210    VGA_inst/p_m_inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         39.210    
                         arrival time                          -9.522    
  -------------------------------------------------------------------
                         slack                                 29.688    

Slack (MET) :             30.128ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.759ns  (logic 2.143ns (21.958%)  route 7.616ns (78.042%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 38.409 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    0.867ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.957     2.957    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.128 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.409    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.313 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.633    -0.680    VGA_inst/clock_25
    SLICE_X10Y143        FDRE                                         r  VGA_inst/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y143        FDRE (Prop_fdre_C_Q)         0.518    -0.162 r  VGA_inst/hcount_reg[3]/Q
                         net (fo=71, routed)          3.770     3.608    VGA_inst/p_m_inst/out[3]
    SLICE_X12Y136        LUT3 (Prop_lut3_I2_O)        0.124     3.732 r  VGA_inst/p_m_inst/red3_inferred__7_carry_i_2/O
                         net (fo=1, routed)           0.000     3.732    VGA_inst/p_m_inst/red3_inferred__7_carry_i_2_n_0
    SLICE_X12Y136        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.108 r  VGA_inst/p_m_inst/red3_inferred__7_carry/CO[3]
                         net (fo=1, routed)           0.000     4.108    VGA_inst/p_m_inst/red3_inferred__7_carry_n_0
    SLICE_X12Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.431 r  VGA_inst/p_m_inst/red3_inferred__7_carry__0/O[1]
                         net (fo=3, routed)           0.964     5.395    VGA_inst/p_m_inst/red3_inferred__7_carry__0_n_6
    SLICE_X13Y136        LUT6 (Prop_lut6_I0_O)        0.306     5.701 r  VGA_inst/p_m_inst/green[3]_i_49/O
                         net (fo=1, routed)           0.620     6.321    VGA_inst/p_m_inst/green[3]_i_49_n_0
    SLICE_X13Y137        LUT4 (Prop_lut4_I2_O)        0.124     6.445 r  VGA_inst/p_m_inst/green[3]_i_32/O
                         net (fo=1, routed)           0.433     6.878    VGA_inst/p_m_inst/green[3]_i_32_n_0
    SLICE_X13Y137        LUT6 (Prop_lut6_I5_O)        0.124     7.002 r  VGA_inst/p_m_inst/green[3]_i_13/O
                         net (fo=1, routed)           1.161     8.164    VGA_inst/p_m_inst/green[3]_i_13_n_0
    SLICE_X10Y144        LUT6 (Prop_lut6_I5_O)        0.124     8.288 f  VGA_inst/p_m_inst/green[3]_i_4/O
                         net (fo=2, routed)           0.668     8.956    VGA_inst/p_m_inst/green[3]_i_4_n_0
    SLICE_X9Y145         LUT6 (Prop_lut6_I3_O)        0.124     9.080 r  VGA_inst/p_m_inst/green[3]_i_1/O
                         net (fo=1, routed)           0.000     9.080    VGA_inst/p_m_inst/green[3]
    SLICE_X9Y145         FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.506    42.506    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    35.168 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.807    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.898 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.511    38.409    VGA_inst/p_m_inst/CLK
    SLICE_X9Y145         FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/C
                         clock pessimism              0.867    39.276    
                         clock uncertainty           -0.098    39.179    
    SLICE_X9Y145         FDRE (Setup_fdre_C_D)        0.029    39.208    VGA_inst/p_m_inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         39.208    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                 30.128    

Slack (MET) :             30.222ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.668ns  (logic 2.143ns (22.165%)  route 7.525ns (77.835%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 38.409 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    0.867ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.957     2.957    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.128 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.409    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.313 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.633    -0.680    VGA_inst/clock_25
    SLICE_X10Y143        FDRE                                         r  VGA_inst/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y143        FDRE (Prop_fdre_C_Q)         0.518    -0.162 r  VGA_inst/hcount_reg[3]/Q
                         net (fo=71, routed)          3.770     3.608    VGA_inst/p_m_inst/out[3]
    SLICE_X12Y136        LUT3 (Prop_lut3_I2_O)        0.124     3.732 r  VGA_inst/p_m_inst/red3_inferred__7_carry_i_2/O
                         net (fo=1, routed)           0.000     3.732    VGA_inst/p_m_inst/red3_inferred__7_carry_i_2_n_0
    SLICE_X12Y136        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.108 r  VGA_inst/p_m_inst/red3_inferred__7_carry/CO[3]
                         net (fo=1, routed)           0.000     4.108    VGA_inst/p_m_inst/red3_inferred__7_carry_n_0
    SLICE_X12Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.431 r  VGA_inst/p_m_inst/red3_inferred__7_carry__0/O[1]
                         net (fo=3, routed)           0.964     5.395    VGA_inst/p_m_inst/red3_inferred__7_carry__0_n_6
    SLICE_X13Y136        LUT6 (Prop_lut6_I0_O)        0.306     5.701 r  VGA_inst/p_m_inst/green[3]_i_49/O
                         net (fo=1, routed)           0.620     6.321    VGA_inst/p_m_inst/green[3]_i_49_n_0
    SLICE_X13Y137        LUT4 (Prop_lut4_I2_O)        0.124     6.445 r  VGA_inst/p_m_inst/green[3]_i_32/O
                         net (fo=1, routed)           0.433     6.878    VGA_inst/p_m_inst/green[3]_i_32_n_0
    SLICE_X13Y137        LUT6 (Prop_lut6_I5_O)        0.124     7.002 r  VGA_inst/p_m_inst/green[3]_i_13/O
                         net (fo=1, routed)           1.161     8.164    VGA_inst/p_m_inst/green[3]_i_13_n_0
    SLICE_X10Y144        LUT6 (Prop_lut6_I5_O)        0.124     8.288 f  VGA_inst/p_m_inst/green[3]_i_4/O
                         net (fo=2, routed)           0.577     8.865    VGA_inst/p_m_inst/green[3]_i_4_n_0
    SLICE_X9Y145         LUT6 (Prop_lut6_I1_O)        0.124     8.989 r  VGA_inst/p_m_inst/red[3]_i_1/O
                         net (fo=1, routed)           0.000     8.989    VGA_inst/p_m_inst/red[3]
    SLICE_X9Y145         FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.506    42.506    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    35.168 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.807    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.898 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.511    38.409    VGA_inst/p_m_inst/CLK
    SLICE_X9Y145         FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/C
                         clock pessimism              0.867    39.276    
                         clock uncertainty           -0.098    39.179    
    SLICE_X9Y145         FDRE (Setup_fdre_C_D)        0.032    39.211    VGA_inst/p_m_inst/red_reg[3]
  -------------------------------------------------------------------
                         required time                         39.211    
                         arrival time                          -8.989    
  -------------------------------------------------------------------
                         slack                                 30.222    

Slack (MET) :             31.802ns  (required time - arrival time)
  Source:                 VGA_inst/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.151ns  (logic 1.520ns (18.647%)  route 6.631ns (81.353%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 38.412 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.883ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.957     2.957    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.128 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.409    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.313 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.634    -0.679    VGA_inst/clock_25
    SLICE_X11Y149        FDRE                                         r  VGA_inst/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.223 r  VGA_inst/vcount_reg[1]/Q
                         net (fo=32, routed)          1.023     0.800    VGA_inst/p_m_inst/vcount_reg[10][1]
    SLICE_X11Y146        LUT2 (Prop_lut2_I1_O)        0.124     0.924 r  VGA_inst/p_m_inst/vcount[6]_i_2/O
                         net (fo=3, routed)           1.124     2.048    VGA_inst/p_m_inst/vcount_reg[6]
    SLICE_X10Y149        LUT6 (Prop_lut6_I0_O)        0.124     2.172 f  VGA_inst/p_m_inst/red[0]_i_52/O
                         net (fo=1, routed)           0.483     2.655    VGA_inst/p_m_inst/red[0]_i_52_n_0
    SLICE_X10Y149        LUT5 (Prop_lut5_I0_O)        0.116     2.771 f  VGA_inst/p_m_inst/red[0]_i_47/O
                         net (fo=2, routed)           1.121     3.892    VGA_inst/p_m_inst/red[0]_i_47_n_0
    SLICE_X7Y146         LUT6 (Prop_lut6_I5_O)        0.328     4.220 r  VGA_inst/p_m_inst/red[0]_i_35/O
                         net (fo=1, routed)           0.729     4.948    VGA_inst/p_m_inst/red[0]_i_35_n_0
    SLICE_X6Y146         LUT6 (Prop_lut6_I0_O)        0.124     5.072 r  VGA_inst/p_m_inst/red[0]_i_20/O
                         net (fo=3, routed)           0.824     5.896    VGA_inst/p_m_inst/red[0]_i_20_n_0
    SLICE_X9Y147         LUT6 (Prop_lut6_I4_O)        0.124     6.020 r  VGA_inst/p_m_inst/red[0]_i_6/O
                         net (fo=3, routed)           1.329     7.348    VGA_inst/p_m_inst/red[0]_i_6_n_0
    SLICE_X10Y145        LUT3 (Prop_lut3_I2_O)        0.124     7.472 r  VGA_inst/p_m_inst/green[0]_i_1/O
                         net (fo=1, routed)           0.000     7.472    VGA_inst/p_m_inst/green[0]
    SLICE_X10Y145        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.506    42.506    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    35.168 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.807    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.898 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.514    38.412    VGA_inst/p_m_inst/CLK
    SLICE_X10Y145        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/C
                         clock pessimism              0.883    39.295    
                         clock uncertainty           -0.098    39.198    
    SLICE_X10Y145        FDRE (Setup_fdre_C_D)        0.077    39.275    VGA_inst/p_m_inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         39.275    
                         arrival time                          -7.472    
  -------------------------------------------------------------------
                         slack                                 31.802    

Slack (MET) :             31.817ns  (required time - arrival time)
  Source:                 VGA_inst/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.177ns  (logic 1.546ns (18.906%)  route 6.631ns (81.094%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 38.412 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.883ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.957     2.957    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.128 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.409    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.313 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.634    -0.679    VGA_inst/clock_25
    SLICE_X11Y149        FDRE                                         r  VGA_inst/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y149        FDRE (Prop_fdre_C_Q)         0.456    -0.223 r  VGA_inst/vcount_reg[1]/Q
                         net (fo=32, routed)          1.023     0.800    VGA_inst/p_m_inst/vcount_reg[10][1]
    SLICE_X11Y146        LUT2 (Prop_lut2_I1_O)        0.124     0.924 r  VGA_inst/p_m_inst/vcount[6]_i_2/O
                         net (fo=3, routed)           1.124     2.048    VGA_inst/p_m_inst/vcount_reg[6]
    SLICE_X10Y149        LUT6 (Prop_lut6_I0_O)        0.124     2.172 f  VGA_inst/p_m_inst/red[0]_i_52/O
                         net (fo=1, routed)           0.483     2.655    VGA_inst/p_m_inst/red[0]_i_52_n_0
    SLICE_X10Y149        LUT5 (Prop_lut5_I0_O)        0.116     2.771 f  VGA_inst/p_m_inst/red[0]_i_47/O
                         net (fo=2, routed)           1.121     3.892    VGA_inst/p_m_inst/red[0]_i_47_n_0
    SLICE_X7Y146         LUT6 (Prop_lut6_I5_O)        0.328     4.220 r  VGA_inst/p_m_inst/red[0]_i_35/O
                         net (fo=1, routed)           0.729     4.948    VGA_inst/p_m_inst/red[0]_i_35_n_0
    SLICE_X6Y146         LUT6 (Prop_lut6_I0_O)        0.124     5.072 r  VGA_inst/p_m_inst/red[0]_i_20/O
                         net (fo=3, routed)           0.824     5.896    VGA_inst/p_m_inst/red[0]_i_20_n_0
    SLICE_X9Y147         LUT6 (Prop_lut6_I4_O)        0.124     6.020 r  VGA_inst/p_m_inst/red[0]_i_6/O
                         net (fo=3, routed)           1.329     7.348    VGA_inst/p_m_inst/red[0]_i_6_n_0
    SLICE_X10Y145        LUT4 (Prop_lut4_I0_O)        0.150     7.498 r  VGA_inst/p_m_inst/red[0]_i_2/O
                         net (fo=1, routed)           0.000     7.498    VGA_inst/p_m_inst/red[0]
    SLICE_X10Y145        FDRE                                         r  VGA_inst/p_m_inst/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.506    42.506    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    35.168 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.807    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.898 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.514    38.412    VGA_inst/p_m_inst/CLK
    SLICE_X10Y145        FDRE                                         r  VGA_inst/p_m_inst/red_reg[0]/C
                         clock pessimism              0.883    39.295    
                         clock uncertainty           -0.098    39.198    
    SLICE_X10Y145        FDRE (Setup_fdre_C_D)        0.118    39.316    VGA_inst/p_m_inst/red_reg[0]
  -------------------------------------------------------------------
                         required time                         39.316    
                         arrival time                          -7.498    
  -------------------------------------------------------------------
                         slack                                 31.817    

Slack (MET) :             33.782ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.890ns  (logic 1.248ns (21.188%)  route 4.642ns (78.812%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 38.409 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.885ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.957     2.957    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.128 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.409    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.313 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.632    -0.681    VGA_inst/clock_25
    SLICE_X8Y143         FDRE                                         r  VGA_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y143         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  VGA_inst/hcount_reg[5]/Q
                         net (fo=66, routed)          1.399     1.237    VGA_inst/p_m_inst/out[5]
    SLICE_X3Y146         LUT2 (Prop_lut2_I1_O)        0.150     1.387 r  VGA_inst/p_m_inst/is_display_i_6/O
                         net (fo=2, routed)           0.830     2.216    VGA_inst/p_m_inst/is_display_i_6_n_0
    SLICE_X6Y146         LUT6 (Prop_lut6_I5_O)        0.332     2.548 f  VGA_inst/p_m_inst/is_display_i_4/O
                         net (fo=1, routed)           0.897     3.446    VGA_inst/p_m_inst/is_display_i_4_n_0
    SLICE_X10Y146        LUT6 (Prop_lut6_I5_O)        0.124     3.570 r  VGA_inst/p_m_inst/is_display_i_1/O
                         net (fo=2, routed)           0.976     4.546    VGA_inst/p_m_inst/is_display0
    SLICE_X10Y145        LUT4 (Prop_lut4_I3_O)        0.124     4.670 r  VGA_inst/p_m_inst/red[0]_i_1/O
                         net (fo=6, routed)           0.540     5.209    VGA_inst/p_m_inst/red[0]_i_1_n_0
    SLICE_X9Y145         FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.506    42.506    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    35.168 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.807    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.898 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.511    38.409    VGA_inst/p_m_inst/CLK
    SLICE_X9Y145         FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/C
                         clock pessimism              0.885    39.294    
                         clock uncertainty           -0.098    39.197    
    SLICE_X9Y145         FDRE (Setup_fdre_C_CE)      -0.205    38.992    VGA_inst/p_m_inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         38.992    
                         arrival time                          -5.209    
  -------------------------------------------------------------------
                         slack                                 33.782    

Slack (MET) :             33.782ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.890ns  (logic 1.248ns (21.188%)  route 4.642ns (78.812%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 38.409 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.885ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.957     2.957    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.128 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.409    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.313 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.632    -0.681    VGA_inst/clock_25
    SLICE_X8Y143         FDRE                                         r  VGA_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y143         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  VGA_inst/hcount_reg[5]/Q
                         net (fo=66, routed)          1.399     1.237    VGA_inst/p_m_inst/out[5]
    SLICE_X3Y146         LUT2 (Prop_lut2_I1_O)        0.150     1.387 r  VGA_inst/p_m_inst/is_display_i_6/O
                         net (fo=2, routed)           0.830     2.216    VGA_inst/p_m_inst/is_display_i_6_n_0
    SLICE_X6Y146         LUT6 (Prop_lut6_I5_O)        0.332     2.548 f  VGA_inst/p_m_inst/is_display_i_4/O
                         net (fo=1, routed)           0.897     3.446    VGA_inst/p_m_inst/is_display_i_4_n_0
    SLICE_X10Y146        LUT6 (Prop_lut6_I5_O)        0.124     3.570 r  VGA_inst/p_m_inst/is_display_i_1/O
                         net (fo=2, routed)           0.976     4.546    VGA_inst/p_m_inst/is_display0
    SLICE_X10Y145        LUT4 (Prop_lut4_I3_O)        0.124     4.670 r  VGA_inst/p_m_inst/red[0]_i_1/O
                         net (fo=6, routed)           0.540     5.209    VGA_inst/p_m_inst/red[0]_i_1_n_0
    SLICE_X9Y145         FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.506    42.506    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    35.168 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.807    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.898 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.511    38.409    VGA_inst/p_m_inst/CLK
    SLICE_X9Y145         FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/C
                         clock pessimism              0.885    39.294    
                         clock uncertainty           -0.098    39.197    
    SLICE_X9Y145         FDRE (Setup_fdre_C_CE)      -0.205    38.992    VGA_inst/p_m_inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         38.992    
                         arrival time                          -5.209    
  -------------------------------------------------------------------
                         slack                                 33.782    

Slack (MET) :             33.782ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.890ns  (logic 1.248ns (21.188%)  route 4.642ns (78.812%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 38.409 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.885ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.957     2.957    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.128 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.409    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.313 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.632    -0.681    VGA_inst/clock_25
    SLICE_X8Y143         FDRE                                         r  VGA_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y143         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  VGA_inst/hcount_reg[5]/Q
                         net (fo=66, routed)          1.399     1.237    VGA_inst/p_m_inst/out[5]
    SLICE_X3Y146         LUT2 (Prop_lut2_I1_O)        0.150     1.387 r  VGA_inst/p_m_inst/is_display_i_6/O
                         net (fo=2, routed)           0.830     2.216    VGA_inst/p_m_inst/is_display_i_6_n_0
    SLICE_X6Y146         LUT6 (Prop_lut6_I5_O)        0.332     2.548 f  VGA_inst/p_m_inst/is_display_i_4/O
                         net (fo=1, routed)           0.897     3.446    VGA_inst/p_m_inst/is_display_i_4_n_0
    SLICE_X10Y146        LUT6 (Prop_lut6_I5_O)        0.124     3.570 r  VGA_inst/p_m_inst/is_display_i_1/O
                         net (fo=2, routed)           0.976     4.546    VGA_inst/p_m_inst/is_display0
    SLICE_X10Y145        LUT4 (Prop_lut4_I3_O)        0.124     4.670 r  VGA_inst/p_m_inst/red[0]_i_1/O
                         net (fo=6, routed)           0.540     5.209    VGA_inst/p_m_inst/red[0]_i_1_n_0
    SLICE_X9Y145         FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.506    42.506    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    35.168 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.807    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.898 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.511    38.409    VGA_inst/p_m_inst/CLK
    SLICE_X9Y145         FDRE                                         r  VGA_inst/p_m_inst/red_reg[2]/C
                         clock pessimism              0.885    39.294    
                         clock uncertainty           -0.098    39.197    
    SLICE_X9Y145         FDRE (Setup_fdre_C_CE)      -0.205    38.992    VGA_inst/p_m_inst/red_reg[2]
  -------------------------------------------------------------------
                         required time                         38.992    
                         arrival time                          -5.209    
  -------------------------------------------------------------------
                         slack                                 33.782    

Slack (MET) :             33.782ns  (required time - arrival time)
  Source:                 VGA_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.890ns  (logic 1.248ns (21.188%)  route 4.642ns (78.812%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns = ( 38.409 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.885ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.957     2.957    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.128 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.409    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.313 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.632    -0.681    VGA_inst/clock_25
    SLICE_X8Y143         FDRE                                         r  VGA_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y143         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  VGA_inst/hcount_reg[5]/Q
                         net (fo=66, routed)          1.399     1.237    VGA_inst/p_m_inst/out[5]
    SLICE_X3Y146         LUT2 (Prop_lut2_I1_O)        0.150     1.387 r  VGA_inst/p_m_inst/is_display_i_6/O
                         net (fo=2, routed)           0.830     2.216    VGA_inst/p_m_inst/is_display_i_6_n_0
    SLICE_X6Y146         LUT6 (Prop_lut6_I5_O)        0.332     2.548 f  VGA_inst/p_m_inst/is_display_i_4/O
                         net (fo=1, routed)           0.897     3.446    VGA_inst/p_m_inst/is_display_i_4_n_0
    SLICE_X10Y146        LUT6 (Prop_lut6_I5_O)        0.124     3.570 r  VGA_inst/p_m_inst/is_display_i_1/O
                         net (fo=2, routed)           0.976     4.546    VGA_inst/p_m_inst/is_display0
    SLICE_X10Y145        LUT4 (Prop_lut4_I3_O)        0.124     4.670 r  VGA_inst/p_m_inst/red[0]_i_1/O
                         net (fo=6, routed)           0.540     5.209    VGA_inst/p_m_inst/red[0]_i_1_n_0
    SLICE_X9Y145         FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          2.506    42.506    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    35.168 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.807    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.898 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          1.511    38.409    VGA_inst/p_m_inst/CLK
    SLICE_X9Y145         FDRE                                         r  VGA_inst/p_m_inst/red_reg[3]/C
                         clock pessimism              0.885    39.294    
                         clock uncertainty           -0.098    39.197    
    SLICE_X9Y145         FDRE (Setup_fdre_C_CE)      -0.205    38.992    VGA_inst/p_m_inst/red_reg[3]
  -------------------------------------------------------------------
                         required time                         38.992    
                         arrival time                          -5.209    
  -------------------------------------------------------------------
                         slack                                 33.782    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 VGA_inst/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/vcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.903%)  route 0.101ns (35.097%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.048ns
    Clock Pessimism Removal (CPR):    -0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.238     1.238    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.145 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.646    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.620 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.572    -0.048    VGA_inst/clock_25
    SLICE_X11Y149        FDRE                                         r  VGA_inst/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y149        FDRE (Prop_fdre_C_Q)         0.141     0.093 r  VGA_inst/vcount_reg[2]/Q
                         net (fo=30, routed)          0.101     0.193    VGA_inst/vcount[2]
    SLICE_X10Y149        LUT6 (Prop_lut6_I2_O)        0.045     0.238 r  VGA_inst/vcount[6]_i_1/O
                         net (fo=1, routed)           0.000     0.238    VGA_inst/vcount[6]_i_1_n_0
    SLICE_X10Y149        FDRE                                         r  VGA_inst/vcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.453     1.453    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -1.715 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.171    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.142 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.843    -0.300    VGA_inst/clock_25
    SLICE_X10Y149        FDRE                                         r  VGA_inst/vcount_reg[6]/C
                         clock pessimism              0.264    -0.035    
    SLICE_X10Y149        FDRE (Hold_fdre_C_D)         0.121     0.086    VGA_inst/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 VGA_inst/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/vcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.497%)  route 0.198ns (51.503%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.048ns
    Clock Pessimism Removal (CPR):    -0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.238     1.238    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.145 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.646    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.620 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.572    -0.048    VGA_inst/clock_25
    SLICE_X11Y149        FDRE                                         r  VGA_inst/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y149        FDRE (Prop_fdre_C_Q)         0.141     0.093 r  VGA_inst/vcount_reg[0]/Q
                         net (fo=49, routed)          0.198     0.290    VGA_inst/vcount[0]
    SLICE_X10Y148        LUT4 (Prop_lut4_I2_O)        0.045     0.335 r  VGA_inst/vcount[3]_i_1/O
                         net (fo=1, routed)           0.000     0.335    VGA_inst/vcount[3]_i_1_n_0
    SLICE_X10Y148        FDRE                                         r  VGA_inst/vcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.453     1.453    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -1.715 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.171    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.142 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.843    -0.300    VGA_inst/clock_25
    SLICE_X10Y148        FDRE                                         r  VGA_inst/vcount_reg[3]/C
                         clock pessimism              0.267    -0.032    
    SLICE_X10Y148        FDRE (Hold_fdre_C_D)         0.120     0.088    VGA_inst/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.335    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 VGA_inst/vcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/vcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.048ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.238     1.238    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.145 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.646    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.620 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.572    -0.048    VGA_inst/clock_25
    SLICE_X9Y149         FDRE                                         r  VGA_inst/vcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDRE (Prop_fdre_C_Q)         0.141     0.093 r  VGA_inst/vcount_reg[10]/Q
                         net (fo=12, routed)          0.170     0.263    VGA_inst/vcount[10]
    SLICE_X9Y149         LUT6 (Prop_lut6_I0_O)        0.045     0.308 r  VGA_inst/vcount[10]_i_2/O
                         net (fo=1, routed)           0.000     0.308    VGA_inst/vcount[10]_i_2_n_0
    SLICE_X9Y149         FDRE                                         r  VGA_inst/vcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.453     1.453    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -1.715 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.171    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.142 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.843    -0.300    VGA_inst/clock_25
    SLICE_X9Y149         FDRE                                         r  VGA_inst/vcount_reg[10]/C
                         clock pessimism              0.251    -0.048    
    SLICE_X9Y149         FDRE (Hold_fdre_C_D)         0.092     0.044    VGA_inst/vcount_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 VGA_inst/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.640%)  route 0.221ns (51.360%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.049ns
    Clock Pessimism Removal (CPR):    -0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.238     1.238    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.145 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.646    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.620 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.571    -0.049    VGA_inst/clock_25
    SLICE_X10Y143        FDRE                                         r  VGA_inst/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y143        FDRE (Prop_fdre_C_Q)         0.164     0.115 r  VGA_inst/hcount_reg[3]/Q
                         net (fo=71, routed)          0.221     0.335    VGA_inst/hcount[3]
    SLICE_X8Y143         LUT5 (Prop_lut5_I4_O)        0.045     0.380 r  VGA_inst/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000     0.380    VGA_inst/hcount[4]_i_1_n_0
    SLICE_X8Y143         FDRE                                         r  VGA_inst/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.453     1.453    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -1.715 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.171    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.142 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.841    -0.301    VGA_inst/clock_25
    SLICE_X8Y143         FDRE                                         r  VGA_inst/hcount_reg[4]/C
                         clock pessimism              0.288    -0.012    
    SLICE_X8Y143         FDRE (Hold_fdre_C_D)         0.121     0.109    VGA_inst/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.109    
                         arrival time                           0.380    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 VGA_inst/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.048ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.238     1.238    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.145 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.646    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.620 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.572    -0.048    VGA_inst/clock_25
    SLICE_X11Y147        FDRE                                         r  VGA_inst/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y147        FDRE (Prop_fdre_C_Q)         0.141     0.093 r  VGA_inst/vcount_reg[4]/Q
                         net (fo=20, routed)          0.180     0.273    VGA_inst/vcount[4]
    SLICE_X11Y147        LUT5 (Prop_lut5_I0_O)        0.045     0.318 r  VGA_inst/vcount[4]_i_1/O
                         net (fo=1, routed)           0.000     0.318    VGA_inst/vcount[4]_i_1_n_0
    SLICE_X11Y147        FDRE                                         r  VGA_inst/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.453     1.453    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -1.715 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.171    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.142 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.843    -0.300    VGA_inst/clock_25
    SLICE_X11Y147        FDRE                                         r  VGA_inst/vcount_reg[4]/C
                         clock pessimism              0.251    -0.048    
    SLICE_X11Y147        FDRE (Hold_fdre_C_D)         0.091     0.043    VGA_inst/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 VGA_inst/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.049ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.238     1.238    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.145 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.646    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.620 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.571    -0.049    VGA_inst/clock_25
    SLICE_X10Y143        FDRE                                         r  VGA_inst/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y143        FDRE (Prop_fdre_C_Q)         0.164     0.115 r  VGA_inst/hcount_reg[3]/Q
                         net (fo=71, routed)          0.187     0.302    VGA_inst/hcount[3]
    SLICE_X10Y143        LUT4 (Prop_lut4_I0_O)        0.045     0.347 r  VGA_inst/hcount[3]_i_1/O
                         net (fo=1, routed)           0.000     0.347    VGA_inst/hcount[3]_i_1_n_0
    SLICE_X10Y143        FDRE                                         r  VGA_inst/hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.453     1.453    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -1.715 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.171    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.142 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.841    -0.301    VGA_inst/clock_25
    SLICE_X10Y143        FDRE                                         r  VGA_inst/hcount_reg[3]/C
                         clock pessimism              0.251    -0.049    
    SLICE_X10Y143        FDRE (Hold_fdre_C_D)         0.120     0.071    VGA_inst/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.347    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 VGA_inst/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/vcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.454%)  route 0.183ns (49.546%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.048ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.238     1.238    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.145 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.646    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.620 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.572    -0.048    VGA_inst/clock_25
    SLICE_X11Y149        FDRE                                         r  VGA_inst/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y149        FDRE (Prop_fdre_C_Q)         0.141     0.093 r  VGA_inst/vcount_reg[0]/Q
                         net (fo=49, routed)          0.183     0.275    VGA_inst/vcount[0]
    SLICE_X11Y149        LUT3 (Prop_lut3_I2_O)        0.045     0.320 r  VGA_inst/vcount[2]_i_1/O
                         net (fo=1, routed)           0.000     0.320    VGA_inst/vcount[2]_i_1_n_0
    SLICE_X11Y149        FDRE                                         r  VGA_inst/vcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.453     1.453    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -1.715 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.171    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.142 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.843    -0.300    VGA_inst/clock_25
    SLICE_X11Y149        FDRE                                         r  VGA_inst/vcount_reg[2]/C
                         clock pessimism              0.251    -0.048    
    SLICE_X11Y149        FDRE (Hold_fdre_C_D)         0.092     0.044    VGA_inst/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 VGA_inst/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/hcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.140%)  route 0.193ns (50.860%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.021ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.238     1.238    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.145 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.646    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.620 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.599    -0.021    VGA_inst/clock_25
    SLICE_X7Y143         FDRE                                         r  VGA_inst/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDRE (Prop_fdre_C_Q)         0.141     0.120 r  VGA_inst/hcount_reg[6]/Q
                         net (fo=62, routed)          0.193     0.312    VGA_inst/hcount[6]
    SLICE_X7Y143         LUT4 (Prop_lut4_I0_O)        0.045     0.357 r  VGA_inst/hcount[6]_i_1/O
                         net (fo=1, routed)           0.000     0.357    VGA_inst/hcount[6]_i_1_n_0
    SLICE_X7Y143         FDRE                                         r  VGA_inst/hcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.453     1.453    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -1.715 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.171    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.142 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.869    -0.273    VGA_inst/clock_25
    SLICE_X7Y143         FDRE                                         r  VGA_inst/hcount_reg[6]/C
                         clock pessimism              0.251    -0.021    
    SLICE_X7Y143         FDRE (Hold_fdre_C_D)         0.091     0.070    VGA_inst/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.357    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 VGA_inst/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.140%)  route 0.193ns (50.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.020ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.238     1.238    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.145 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.646    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.620 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.600    -0.020    VGA_inst/clock_25
    SLICE_X3Y146         FDRE                                         r  VGA_inst/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_fdre_C_Q)         0.141     0.121 r  VGA_inst/hcount_reg[9]/Q
                         net (fo=21, routed)          0.193     0.313    VGA_inst/hcount[9]
    SLICE_X3Y146         LUT6 (Prop_lut6_I0_O)        0.045     0.358 r  VGA_inst/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000     0.358    VGA_inst/hcount[9]_i_1_n_0
    SLICE_X3Y146         FDRE                                         r  VGA_inst/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.453     1.453    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -1.715 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.171    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.142 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.872    -0.270    VGA_inst/clock_25
    SLICE_X3Y146         FDRE                                         r  VGA_inst/hcount_reg[9]/C
                         clock pessimism              0.249    -0.020    
    SLICE_X3Y146         FDRE (Hold_fdre_C_D)         0.091     0.071    VGA_inst/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 VGA_inst/hcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.859%)  route 0.203ns (52.141%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.021ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.238     1.238    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.145 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.646    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.620 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.599    -0.021    VGA_inst/clock_25
    SLICE_X7Y144         FDRE                                         r  VGA_inst/hcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y144         FDRE (Prop_fdre_C_Q)         0.141     0.120 r  VGA_inst/hcount_reg[10]/Q
                         net (fo=19, routed)          0.203     0.322    VGA_inst/hcount[10]
    SLICE_X7Y144         LUT4 (Prop_lut4_I0_O)        0.045     0.367 r  VGA_inst/hcount[10]_i_2/O
                         net (fo=1, routed)           0.000     0.367    VGA_inst/hcount[10]_i_2_n_0
    SLICE_X7Y144         FDRE                                         r  VGA_inst/hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.453     1.453    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -1.715 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.171    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.142 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=31, routed)          0.869    -0.273    VGA_inst/clock_25
    SLICE_X7Y144         FDRE                                         r  VGA_inst/hcount_reg[10]/C
                         clock pessimism              0.251    -0.021    
    SLICE_X7Y144         FDRE (Hold_fdre_C_D)         0.091     0.070    VGA_inst/hcount_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.367    
  -------------------------------------------------------------------
                         slack                                  0.298    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    VGA_inst/divider/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y143    VGA_inst/hcount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X7Y144     VGA_inst/hcount_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X11Y145    VGA_inst/hcount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y143     VGA_inst/hcount_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y143    VGA_inst/hcount_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y143     VGA_inst/hcount_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y143     VGA_inst/hcount_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X7Y143     VGA_inst/hcount_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y144     VGA_inst/hcount_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y143     VGA_inst/hcount_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y145     VGA_inst/hcount_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y143     VGA_inst/hcount_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y141     VGA_inst/hsync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y149    VGA_inst/vcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y149     VGA_inst/vcount_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y149    VGA_inst/vcount_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y149    VGA_inst/vcount_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y148    VGA_inst/vcount_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y143    VGA_inst/hcount_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y144     VGA_inst/hcount_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y145    VGA_inst/hcount_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y143     VGA_inst/hcount_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y143    VGA_inst/hcount_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y143     VGA_inst/hcount_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y143     VGA_inst/hcount_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y143     VGA_inst/hcount_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y145     VGA_inst/hcount_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y145    VGA_inst/p_m_inst/green_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_inst/divider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    VGA_inst/divider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  VGA_inst/divider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  VGA_inst/divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  VGA_inst/divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  VGA_inst/divider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
  To Clock:  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       35.954ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.954ns  (required time - arrival time)
  Source:                 keyboard_inst/Single_Note_Inst/counter_note_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            keyboard_inst/Single_Note_Inst/counter_note_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 0.766ns (21.911%)  route 2.730ns (78.089%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.848ns = ( 37.152 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.320ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.702    -2.320    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X2Y134         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.518    -1.802 f  keyboard_inst/Single_Note_Inst/counter_note_reg[5]/Q
                         net (fo=3, routed)           1.084    -0.717    keyboard_inst/Single_Note_Inst/counter_note_reg_n_0_[5]
    SLICE_X2Y134         LUT4 (Prop_lut4_I0_O)        0.124    -0.593 f  keyboard_inst/Single_Note_Inst/counter_note[16]_i_5/O
                         net (fo=1, routed)           0.811     0.218    keyboard_inst/Single_Note_Inst/counter_note[16]_i_5_n_0
    SLICE_X2Y135         LUT5 (Prop_lut5_I4_O)        0.124     0.342 r  keyboard_inst/Single_Note_Inst/counter_note[16]_i_1/O
                         net (fo=25, routed)          0.834     1.176    keyboard_inst/Single_Note_Inst/counter_note[16]_i_1_n_0
    SLICE_X3Y136         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162    41.162    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.584    37.152    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X3Y136         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[13]/C
                         clock pessimism              0.505    37.657    
                         clock uncertainty           -0.098    37.560    
    SLICE_X3Y136         FDRE (Setup_fdre_C_R)       -0.429    37.131    keyboard_inst/Single_Note_Inst/counter_note_reg[13]
  -------------------------------------------------------------------
                         required time                         37.131    
                         arrival time                          -1.176    
  -------------------------------------------------------------------
                         slack                                 35.954    

Slack (MET) :             35.954ns  (required time - arrival time)
  Source:                 keyboard_inst/Single_Note_Inst/counter_note_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            keyboard_inst/Single_Note_Inst/counter_note_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 0.766ns (21.911%)  route 2.730ns (78.089%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.848ns = ( 37.152 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.320ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.702    -2.320    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X2Y134         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.518    -1.802 f  keyboard_inst/Single_Note_Inst/counter_note_reg[5]/Q
                         net (fo=3, routed)           1.084    -0.717    keyboard_inst/Single_Note_Inst/counter_note_reg_n_0_[5]
    SLICE_X2Y134         LUT4 (Prop_lut4_I0_O)        0.124    -0.593 f  keyboard_inst/Single_Note_Inst/counter_note[16]_i_5/O
                         net (fo=1, routed)           0.811     0.218    keyboard_inst/Single_Note_Inst/counter_note[16]_i_5_n_0
    SLICE_X2Y135         LUT5 (Prop_lut5_I4_O)        0.124     0.342 r  keyboard_inst/Single_Note_Inst/counter_note[16]_i_1/O
                         net (fo=25, routed)          0.834     1.176    keyboard_inst/Single_Note_Inst/counter_note[16]_i_1_n_0
    SLICE_X3Y136         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162    41.162    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.584    37.152    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X3Y136         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[14]/C
                         clock pessimism              0.505    37.657    
                         clock uncertainty           -0.098    37.560    
    SLICE_X3Y136         FDRE (Setup_fdre_C_R)       -0.429    37.131    keyboard_inst/Single_Note_Inst/counter_note_reg[14]
  -------------------------------------------------------------------
                         required time                         37.131    
                         arrival time                          -1.176    
  -------------------------------------------------------------------
                         slack                                 35.954    

Slack (MET) :             35.954ns  (required time - arrival time)
  Source:                 keyboard_inst/Single_Note_Inst/counter_note_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            keyboard_inst/Single_Note_Inst/counter_note_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 0.766ns (21.911%)  route 2.730ns (78.089%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.848ns = ( 37.152 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.320ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.702    -2.320    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X2Y134         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.518    -1.802 f  keyboard_inst/Single_Note_Inst/counter_note_reg[5]/Q
                         net (fo=3, routed)           1.084    -0.717    keyboard_inst/Single_Note_Inst/counter_note_reg_n_0_[5]
    SLICE_X2Y134         LUT4 (Prop_lut4_I0_O)        0.124    -0.593 f  keyboard_inst/Single_Note_Inst/counter_note[16]_i_5/O
                         net (fo=1, routed)           0.811     0.218    keyboard_inst/Single_Note_Inst/counter_note[16]_i_5_n_0
    SLICE_X2Y135         LUT5 (Prop_lut5_I4_O)        0.124     0.342 r  keyboard_inst/Single_Note_Inst/counter_note[16]_i_1/O
                         net (fo=25, routed)          0.834     1.176    keyboard_inst/Single_Note_Inst/counter_note[16]_i_1_n_0
    SLICE_X3Y136         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162    41.162    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.584    37.152    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X3Y136         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[15]/C
                         clock pessimism              0.505    37.657    
                         clock uncertainty           -0.098    37.560    
    SLICE_X3Y136         FDRE (Setup_fdre_C_R)       -0.429    37.131    keyboard_inst/Single_Note_Inst/counter_note_reg[15]
  -------------------------------------------------------------------
                         required time                         37.131    
                         arrival time                          -1.176    
  -------------------------------------------------------------------
                         slack                                 35.954    

Slack (MET) :             35.954ns  (required time - arrival time)
  Source:                 keyboard_inst/Single_Note_Inst/counter_note_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            keyboard_inst/Single_Note_Inst/counter_note_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 0.766ns (21.911%)  route 2.730ns (78.089%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.848ns = ( 37.152 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.320ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.702    -2.320    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X2Y134         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.518    -1.802 f  keyboard_inst/Single_Note_Inst/counter_note_reg[5]/Q
                         net (fo=3, routed)           1.084    -0.717    keyboard_inst/Single_Note_Inst/counter_note_reg_n_0_[5]
    SLICE_X2Y134         LUT4 (Prop_lut4_I0_O)        0.124    -0.593 f  keyboard_inst/Single_Note_Inst/counter_note[16]_i_5/O
                         net (fo=1, routed)           0.811     0.218    keyboard_inst/Single_Note_Inst/counter_note[16]_i_5_n_0
    SLICE_X2Y135         LUT5 (Prop_lut5_I4_O)        0.124     0.342 r  keyboard_inst/Single_Note_Inst/counter_note[16]_i_1/O
                         net (fo=25, routed)          0.834     1.176    keyboard_inst/Single_Note_Inst/counter_note[16]_i_1_n_0
    SLICE_X3Y136         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162    41.162    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.584    37.152    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X3Y136         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[16]/C
                         clock pessimism              0.505    37.657    
                         clock uncertainty           -0.098    37.560    
    SLICE_X3Y136         FDRE (Setup_fdre_C_R)       -0.429    37.131    keyboard_inst/Single_Note_Inst/counter_note_reg[16]
  -------------------------------------------------------------------
                         required time                         37.131    
                         arrival time                          -1.176    
  -------------------------------------------------------------------
                         slack                                 35.954    

Slack (MET) :             36.038ns  (required time - arrival time)
  Source:                 keyboard_inst/Single_Note_Inst/counter_note_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            keyboard_inst/Single_Note_Inst/counter_note_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 0.890ns (22.713%)  route 3.028ns (77.287%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.850ns = ( 37.150 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.320ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.702    -2.320    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X2Y134         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.518    -1.802 f  keyboard_inst/Single_Note_Inst/counter_note_reg[5]/Q
                         net (fo=3, routed)           1.084    -0.717    keyboard_inst/Single_Note_Inst/counter_note_reg_n_0_[5]
    SLICE_X2Y134         LUT4 (Prop_lut4_I0_O)        0.124    -0.593 f  keyboard_inst/Single_Note_Inst/counter_note[16]_i_5/O
                         net (fo=1, routed)           0.811     0.218    keyboard_inst/Single_Note_Inst/counter_note[16]_i_5_n_0
    SLICE_X2Y135         LUT5 (Prop_lut5_I4_O)        0.124     0.342 r  keyboard_inst/Single_Note_Inst/counter_note[16]_i_1/O
                         net (fo=25, routed)          1.133     1.475    keyboard_inst/Single_Note_Inst/counter_note[16]_i_1_n_0
    SLICE_X2Y133         LUT6 (Prop_lut6_I4_O)        0.124     1.599 r  keyboard_inst/Single_Note_Inst/counter_note[3]_i_1/O
                         net (fo=1, routed)           0.000     1.599    keyboard_inst/Single_Note_Inst/counter_note[3]
    SLICE_X2Y133         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162    41.162    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.582    37.150    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X2Y133         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[3]/C
                         clock pessimism              0.505    37.655    
                         clock uncertainty           -0.098    37.558    
    SLICE_X2Y133         FDRE (Setup_fdre_C_D)        0.079    37.637    keyboard_inst/Single_Note_Inst/counter_note_reg[3]
  -------------------------------------------------------------------
                         required time                         37.637    
                         arrival time                          -1.599    
  -------------------------------------------------------------------
                         slack                                 36.038    

Slack (MET) :             36.093ns  (required time - arrival time)
  Source:                 keyboard_inst/Single_Note_Inst/counter_note_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            keyboard_inst/Single_Note_Inst/counter_note_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 0.766ns (22.814%)  route 2.592ns (77.186%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.848ns = ( 37.152 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.320ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.702    -2.320    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X2Y134         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.518    -1.802 f  keyboard_inst/Single_Note_Inst/counter_note_reg[5]/Q
                         net (fo=3, routed)           1.084    -0.717    keyboard_inst/Single_Note_Inst/counter_note_reg_n_0_[5]
    SLICE_X2Y134         LUT4 (Prop_lut4_I0_O)        0.124    -0.593 f  keyboard_inst/Single_Note_Inst/counter_note[16]_i_5/O
                         net (fo=1, routed)           0.811     0.218    keyboard_inst/Single_Note_Inst/counter_note[16]_i_5_n_0
    SLICE_X2Y135         LUT5 (Prop_lut5_I4_O)        0.124     0.342 r  keyboard_inst/Single_Note_Inst/counter_note[16]_i_1/O
                         net (fo=25, routed)          0.696     1.038    keyboard_inst/Single_Note_Inst/counter_note[16]_i_1_n_0
    SLICE_X3Y135         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162    41.162    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.584    37.152    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X3Y135         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[10]/C
                         clock pessimism              0.505    37.657    
                         clock uncertainty           -0.098    37.560    
    SLICE_X3Y135         FDRE (Setup_fdre_C_R)       -0.429    37.131    keyboard_inst/Single_Note_Inst/counter_note_reg[10]
  -------------------------------------------------------------------
                         required time                         37.131    
                         arrival time                          -1.038    
  -------------------------------------------------------------------
                         slack                                 36.093    

Slack (MET) :             36.093ns  (required time - arrival time)
  Source:                 keyboard_inst/Single_Note_Inst/counter_note_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            keyboard_inst/Single_Note_Inst/counter_note_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 0.766ns (22.814%)  route 2.592ns (77.186%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.848ns = ( 37.152 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.320ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.702    -2.320    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X2Y134         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.518    -1.802 f  keyboard_inst/Single_Note_Inst/counter_note_reg[5]/Q
                         net (fo=3, routed)           1.084    -0.717    keyboard_inst/Single_Note_Inst/counter_note_reg_n_0_[5]
    SLICE_X2Y134         LUT4 (Prop_lut4_I0_O)        0.124    -0.593 f  keyboard_inst/Single_Note_Inst/counter_note[16]_i_5/O
                         net (fo=1, routed)           0.811     0.218    keyboard_inst/Single_Note_Inst/counter_note[16]_i_5_n_0
    SLICE_X2Y135         LUT5 (Prop_lut5_I4_O)        0.124     0.342 r  keyboard_inst/Single_Note_Inst/counter_note[16]_i_1/O
                         net (fo=25, routed)          0.696     1.038    keyboard_inst/Single_Note_Inst/counter_note[16]_i_1_n_0
    SLICE_X3Y135         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162    41.162    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.584    37.152    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X3Y135         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[11]/C
                         clock pessimism              0.505    37.657    
                         clock uncertainty           -0.098    37.560    
    SLICE_X3Y135         FDRE (Setup_fdre_C_R)       -0.429    37.131    keyboard_inst/Single_Note_Inst/counter_note_reg[11]
  -------------------------------------------------------------------
                         required time                         37.131    
                         arrival time                          -1.038    
  -------------------------------------------------------------------
                         slack                                 36.093    

Slack (MET) :             36.093ns  (required time - arrival time)
  Source:                 keyboard_inst/Single_Note_Inst/counter_note_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            keyboard_inst/Single_Note_Inst/counter_note_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 0.766ns (22.814%)  route 2.592ns (77.186%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.848ns = ( 37.152 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.320ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.702    -2.320    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X2Y134         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.518    -1.802 f  keyboard_inst/Single_Note_Inst/counter_note_reg[5]/Q
                         net (fo=3, routed)           1.084    -0.717    keyboard_inst/Single_Note_Inst/counter_note_reg_n_0_[5]
    SLICE_X2Y134         LUT4 (Prop_lut4_I0_O)        0.124    -0.593 f  keyboard_inst/Single_Note_Inst/counter_note[16]_i_5/O
                         net (fo=1, routed)           0.811     0.218    keyboard_inst/Single_Note_Inst/counter_note[16]_i_5_n_0
    SLICE_X2Y135         LUT5 (Prop_lut5_I4_O)        0.124     0.342 r  keyboard_inst/Single_Note_Inst/counter_note[16]_i_1/O
                         net (fo=25, routed)          0.696     1.038    keyboard_inst/Single_Note_Inst/counter_note[16]_i_1_n_0
    SLICE_X3Y135         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162    41.162    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.584    37.152    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X3Y135         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[12]/C
                         clock pessimism              0.505    37.657    
                         clock uncertainty           -0.098    37.560    
    SLICE_X3Y135         FDRE (Setup_fdre_C_R)       -0.429    37.131    keyboard_inst/Single_Note_Inst/counter_note_reg[12]
  -------------------------------------------------------------------
                         required time                         37.131    
                         arrival time                          -1.038    
  -------------------------------------------------------------------
                         slack                                 36.093    

Slack (MET) :             36.093ns  (required time - arrival time)
  Source:                 keyboard_inst/Single_Note_Inst/counter_note_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            keyboard_inst/Single_Note_Inst/counter_note_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 0.766ns (22.814%)  route 2.592ns (77.186%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.848ns = ( 37.152 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.320ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.702    -2.320    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X2Y134         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.518    -1.802 f  keyboard_inst/Single_Note_Inst/counter_note_reg[5]/Q
                         net (fo=3, routed)           1.084    -0.717    keyboard_inst/Single_Note_Inst/counter_note_reg_n_0_[5]
    SLICE_X2Y134         LUT4 (Prop_lut4_I0_O)        0.124    -0.593 f  keyboard_inst/Single_Note_Inst/counter_note[16]_i_5/O
                         net (fo=1, routed)           0.811     0.218    keyboard_inst/Single_Note_Inst/counter_note[16]_i_5_n_0
    SLICE_X2Y135         LUT5 (Prop_lut5_I4_O)        0.124     0.342 r  keyboard_inst/Single_Note_Inst/counter_note[16]_i_1/O
                         net (fo=25, routed)          0.696     1.038    keyboard_inst/Single_Note_Inst/counter_note[16]_i_1_n_0
    SLICE_X3Y135         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162    41.162    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.584    37.152    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X3Y135         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[9]/C
                         clock pessimism              0.505    37.657    
                         clock uncertainty           -0.098    37.560    
    SLICE_X3Y135         FDRE (Setup_fdre_C_R)       -0.429    37.131    keyboard_inst/Single_Note_Inst/counter_note_reg[9]
  -------------------------------------------------------------------
                         required time                         37.131    
                         arrival time                          -1.038    
  -------------------------------------------------------------------
                         slack                                 36.093    

Slack (MET) :             36.178ns  (required time - arrival time)
  Source:                 keyboard_inst/Single_Note_Inst/counter_note_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            keyboard_inst/Single_Note_Inst/counter_octave_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.497ns  (logic 0.766ns (21.907%)  route 2.731ns (78.093%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.848ns = ( 37.152 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.320ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.702    -2.320    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X2Y134         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.518    -1.802 f  keyboard_inst/Single_Note_Inst/counter_note_reg[5]/Q
                         net (fo=3, routed)           1.084    -0.717    keyboard_inst/Single_Note_Inst/counter_note_reg_n_0_[5]
    SLICE_X2Y134         LUT4 (Prop_lut4_I0_O)        0.124    -0.593 f  keyboard_inst/Single_Note_Inst/counter_note[16]_i_5/O
                         net (fo=1, routed)           0.811     0.218    keyboard_inst/Single_Note_Inst/counter_note[16]_i_5_n_0
    SLICE_X2Y135         LUT5 (Prop_lut5_I4_O)        0.124     0.342 r  keyboard_inst/Single_Note_Inst/counter_note[16]_i_1/O
                         net (fo=25, routed)          0.835     1.177    keyboard_inst/Single_Note_Inst/counter_note[16]_i_1_n_0
    SLICE_X0Y136         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_octave_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          1.162    41.162    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          1.584    37.152    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X0Y136         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_octave_reg[0]/C
                         clock pessimism              0.505    37.657    
                         clock uncertainty           -0.098    37.560    
    SLICE_X0Y136         FDRE (Setup_fdre_C_CE)      -0.205    37.355    keyboard_inst/Single_Note_Inst/counter_octave_reg[0]
  -------------------------------------------------------------------
                         required time                         37.355    
                         arrival time                          -1.177    
  -------------------------------------------------------------------
                         slack                                 36.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 keyboard_inst/Single_Note_Inst/counter_octave_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            keyboard_inst/Single_Note_Inst/counter_octave_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.459%)  route 0.156ns (45.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.245ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.594    -0.820    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X0Y136         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_octave_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y136         FDRE (Prop_fdre_C_Q)         0.141    -0.679 r  keyboard_inst/Single_Note_Inst/counter_octave_reg[0]/Q
                         net (fo=7, routed)           0.156    -0.523    keyboard_inst/Single_Note_Inst/counter_octave_reg_n_0_[0]
    SLICE_X0Y135         LUT6 (Prop_lut6_I3_O)        0.045    -0.478 r  keyboard_inst/Single_Note_Inst/counter_octave[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.478    keyboard_inst/Single_Note_Inst/counter_octave[4]_i_1_n_0
    SLICE_X0Y135         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_octave_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.866    -1.245    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X0Y135         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_octave_reg[4]/C
                         clock pessimism              0.440    -0.805    
    SLICE_X0Y135         FDRE (Hold_fdre_C_D)         0.092    -0.713    keyboard_inst/Single_Note_Inst/counter_octave_reg[4]
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                          -0.478    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 keyboard_inst/Single_Note_Inst/counter_note_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            keyboard_inst/Single_Note_Inst/counter_note_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.245ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.594    -0.820    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X3Y135         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.141    -0.679 r  keyboard_inst/Single_Note_Inst/counter_note_reg[9]/Q
                         net (fo=3, routed)           0.078    -0.601    keyboard_inst/Single_Note_Inst/counter_note_reg_n_0_[9]
    SLICE_X3Y135         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.477 r  keyboard_inst/Single_Note_Inst/counter_note0_carry__1/O[1]
                         net (fo=1, routed)           0.000    -0.477    keyboard_inst/Single_Note_Inst/data1[10]
    SLICE_X3Y135         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.866    -1.245    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X3Y135         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[10]/C
                         clock pessimism              0.425    -0.820    
    SLICE_X3Y135         FDRE (Hold_fdre_C_D)         0.105    -0.715    keyboard_inst/Single_Note_Inst/counter_note_reg[10]
  -------------------------------------------------------------------
                         required time                          0.715    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 keyboard_inst/Single_Note_Inst/counter_note_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            keyboard_inst/Single_Note_Inst/counter_note_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.245ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.594    -0.820    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X3Y136         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y136         FDRE (Prop_fdre_C_Q)         0.141    -0.679 r  keyboard_inst/Single_Note_Inst/counter_note_reg[13]/Q
                         net (fo=3, routed)           0.078    -0.601    keyboard_inst/Single_Note_Inst/counter_note_reg_n_0_[13]
    SLICE_X3Y136         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.477 r  keyboard_inst/Single_Note_Inst/counter_note0_carry__2/O[1]
                         net (fo=1, routed)           0.000    -0.477    keyboard_inst/Single_Note_Inst/data1[14]
    SLICE_X3Y136         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.866    -1.245    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X3Y136         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[14]/C
                         clock pessimism              0.425    -0.820    
    SLICE_X3Y136         FDRE (Hold_fdre_C_D)         0.105    -0.715    keyboard_inst/Single_Note_Inst/counter_note_reg[14]
  -------------------------------------------------------------------
                         required time                          0.715    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 keyboard_inst/Single_Note_Inst/counter_note_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            keyboard_inst/Single_Note_Inst/counter_note_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.268ns (77.433%)  route 0.078ns (22.567%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.245ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.594    -0.820    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X3Y135         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.141    -0.679 r  keyboard_inst/Single_Note_Inst/counter_note_reg[11]/Q
                         net (fo=3, routed)           0.078    -0.601    keyboard_inst/Single_Note_Inst/counter_note_reg_n_0_[11]
    SLICE_X3Y135         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.474 r  keyboard_inst/Single_Note_Inst/counter_note0_carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.474    keyboard_inst/Single_Note_Inst/data1[12]
    SLICE_X3Y135         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.866    -1.245    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X3Y135         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[12]/C
                         clock pessimism              0.425    -0.820    
    SLICE_X3Y135         FDRE (Hold_fdre_C_D)         0.105    -0.715    keyboard_inst/Single_Note_Inst/counter_note_reg[12]
  -------------------------------------------------------------------
                         required time                          0.715    
                         arrival time                          -0.474    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 keyboard_inst/Single_Note_Inst/counter_note_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            keyboard_inst/Single_Note_Inst/counter_note_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.245ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.594    -0.820    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X3Y136         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y136         FDRE (Prop_fdre_C_Q)         0.141    -0.679 r  keyboard_inst/Single_Note_Inst/counter_note_reg[15]/Q
                         net (fo=3, routed)           0.079    -0.600    keyboard_inst/Single_Note_Inst/counter_note_reg_n_0_[15]
    SLICE_X3Y136         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.473 r  keyboard_inst/Single_Note_Inst/counter_note0_carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.473    keyboard_inst/Single_Note_Inst/data1[16]
    SLICE_X3Y136         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.866    -1.245    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X3Y136         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[16]/C
                         clock pessimism              0.425    -0.820    
    SLICE_X3Y136         FDRE (Hold_fdre_C_D)         0.105    -0.715    keyboard_inst/Single_Note_Inst/counter_note_reg[16]
  -------------------------------------------------------------------
                         required time                          0.715    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 keyboard_inst/Single_Note_Inst/counter_note_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            keyboard_inst/Single_Note_Inst/counter_note_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.287ns (78.607%)  route 0.078ns (21.393%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.245ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.594    -0.820    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X3Y135         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.141    -0.679 r  keyboard_inst/Single_Note_Inst/counter_note_reg[10]/Q
                         net (fo=3, routed)           0.078    -0.601    keyboard_inst/Single_Note_Inst/counter_note_reg_n_0_[10]
    SLICE_X3Y135         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.455 r  keyboard_inst/Single_Note_Inst/counter_note0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.455    keyboard_inst/Single_Note_Inst/data1[11]
    SLICE_X3Y135         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.866    -1.245    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X3Y135         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[11]/C
                         clock pessimism              0.425    -0.820    
    SLICE_X3Y135         FDRE (Hold_fdre_C_D)         0.105    -0.715    keyboard_inst/Single_Note_Inst/counter_note_reg[11]
  -------------------------------------------------------------------
                         required time                          0.715    
                         arrival time                          -0.455    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 keyboard_inst/Single_Note_Inst/counter_note_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            keyboard_inst/Single_Note_Inst/counter_note_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.287ns (78.607%)  route 0.078ns (21.393%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.245ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.594    -0.820    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X3Y136         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y136         FDRE (Prop_fdre_C_Q)         0.141    -0.679 r  keyboard_inst/Single_Note_Inst/counter_note_reg[14]/Q
                         net (fo=3, routed)           0.078    -0.601    keyboard_inst/Single_Note_Inst/counter_note_reg_n_0_[14]
    SLICE_X3Y136         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.455 r  keyboard_inst/Single_Note_Inst/counter_note0_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.455    keyboard_inst/Single_Note_Inst/data1[15]
    SLICE_X3Y136         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.866    -1.245    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X3Y136         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[15]/C
                         clock pessimism              0.425    -0.820    
    SLICE_X3Y136         FDRE (Hold_fdre_C_D)         0.105    -0.715    keyboard_inst/Single_Note_Inst/counter_note_reg[15]
  -------------------------------------------------------------------
                         required time                          0.715    
                         arrival time                          -0.455    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 keyboard_inst/Single_Note_Inst/counter_octave_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            keyboard_inst/Single_Note_Inst/counter_octave_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.245ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.594    -0.820    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X0Y135         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_octave_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.141    -0.679 r  keyboard_inst/Single_Note_Inst/counter_octave_reg[1]/Q
                         net (fo=6, routed)           0.185    -0.494    keyboard_inst/Single_Note_Inst/counter_octave_reg_n_0_[1]
    SLICE_X0Y135         LUT4 (Prop_lut4_I3_O)        0.043    -0.451 r  keyboard_inst/Single_Note_Inst/counter_octave[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.451    keyboard_inst/Single_Note_Inst/counter_octave[3]_i_1_n_0
    SLICE_X0Y135         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_octave_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.866    -1.245    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X0Y135         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_octave_reg[3]/C
                         clock pessimism              0.425    -0.820    
    SLICE_X0Y135         FDRE (Hold_fdre_C_D)         0.104    -0.716    keyboard_inst/Single_Note_Inst/counter_octave_reg[3]
  -------------------------------------------------------------------
                         required time                          0.716    
                         arrival time                          -0.451    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 keyboard_inst/Single_Note_Inst/counter_note_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            keyboard_inst/Single_Note_Inst/counter_note_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.308ns (79.558%)  route 0.079ns (20.442%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.245ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.594    -0.820    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X3Y135         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.141    -0.679 r  keyboard_inst/Single_Note_Inst/counter_note_reg[12]/Q
                         net (fo=3, routed)           0.079    -0.600    keyboard_inst/Single_Note_Inst/counter_note_reg_n_0_[12]
    SLICE_X3Y135         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.487 r  keyboard_inst/Single_Note_Inst/counter_note0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.487    keyboard_inst/Single_Note_Inst/counter_note0_carry__1_n_0
    SLICE_X3Y136         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.433 r  keyboard_inst/Single_Note_Inst/counter_note0_carry__2/O[0]
                         net (fo=1, routed)           0.000    -0.433    keyboard_inst/Single_Note_Inst/data1[13]
    SLICE_X3Y136         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.866    -1.245    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X3Y136         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_note_reg[13]/C
                         clock pessimism              0.440    -0.805    
    SLICE_X3Y136         FDRE (Hold_fdre_C_D)         0.105    -0.700    keyboard_inst/Single_Note_Inst/counter_note_reg[13]
  -------------------------------------------------------------------
                         required time                          0.700    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 keyboard_inst/Single_Note_Inst/counter_octave_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            keyboard_inst/Single_Note_Inst/counter_octave_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.245ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.594    -0.820    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X0Y135         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_octave_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.141    -0.679 r  keyboard_inst/Single_Note_Inst/counter_octave_reg[1]/Q
                         net (fo=6, routed)           0.196    -0.483    keyboard_inst/Single_Note_Inst/counter_octave_reg_n_0_[1]
    SLICE_X0Y135         LUT3 (Prop_lut3_I1_O)        0.042    -0.441 r  keyboard_inst/Single_Note_Inst/counter_octave[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.441    keyboard_inst/Single_Note_Inst/counter_octave[2]_i_1_n_0
    SLICE_X0Y135         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_octave_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/O
                         net (fo=25, routed)          0.866    -1.245    keyboard_inst/Single_Note_Inst/clk_0
    SLICE_X0Y135         FDRE                                         r  keyboard_inst/Single_Note_Inst/counter_octave_reg[2]/C
                         clock pessimism              0.425    -0.820    
    SLICE_X0Y135         FDRE (Hold_fdre_C_D)         0.107    -0.713    keyboard_inst/Single_Note_Inst/counter_octave_reg[2]
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  0.272    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y136     keyboard_inst/Single_Note_Inst/counter_octave_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y134     keyboard_inst/Single_Note_Inst/speaker_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y133     keyboard_inst/Single_Note_Inst/counter_note_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y135     keyboard_inst/Single_Note_Inst/counter_note_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y135     keyboard_inst/Single_Note_Inst/counter_note_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y135     keyboard_inst/Single_Note_Inst/counter_note_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y136     keyboard_inst/Single_Note_Inst/counter_note_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y136     keyboard_inst/Single_Note_Inst/counter_note_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y136     keyboard_inst/Single_Note_Inst/counter_octave_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y133     keyboard_inst/Single_Note_Inst/counter_note_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y133     keyboard_inst/Single_Note_Inst/counter_note_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y135     keyboard_inst/Single_Note_Inst/counter_note_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y135     keyboard_inst/Single_Note_Inst/counter_note_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y135     keyboard_inst/Single_Note_Inst/counter_note_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y136     keyboard_inst/Single_Note_Inst/counter_note_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y136     keyboard_inst/Single_Note_Inst/counter_note_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y136     keyboard_inst/Single_Note_Inst/counter_note_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y136     keyboard_inst/Single_Note_Inst/counter_note_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y136     keyboard_inst/Single_Note_Inst/counter_octave_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y136     keyboard_inst/Single_Note_Inst/counter_octave_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y134     keyboard_inst/Single_Note_Inst/speaker_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y134     keyboard_inst/Single_Note_Inst/speaker_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y133     keyboard_inst/Single_Note_Inst/counter_note_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y133     keyboard_inst/Single_Note_Inst/counter_note_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y135     keyboard_inst/Single_Note_Inst/counter_note_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y135     keyboard_inst/Single_Note_Inst/counter_note_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y135     keyboard_inst/Single_Note_Inst/counter_note_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y135     keyboard_inst/Single_Note_Inst/counter_note_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   keyboard_inst/Single_Note_Inst/clock_25mhz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  keyboard_inst/Single_Note_Inst/clock_25mhz/inst/mmcm_adv_inst/CLKFBOUT



