Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Oct  8 14:25:38 2021
| Host         : acoustics-VirtualBox running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (0)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (32)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: system_i/dna_0/inst/int_cntr_reg_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (32)
-------------------------------------
 There are 32 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.924     -169.563                    141                 8981        0.053        0.000                      0                 8967        1.845        0.000                       0                  4102  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
adc_clk_p_i                {0.000 4.000}        8.000           125.000         
  clk_out1_system_pll_0_0  {0.000 4.000}        8.000           125.000         
  clk_out2_system_pll_0_0  {1.750 3.750}        4.000           250.000         
  clk_out3_system_pll_0_0  {2.250 4.250}        4.000           250.000         
  clkfbout_system_pll_0_0  {0.000 4.000}        8.000           125.000         
clk_fpga_0                 {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk_p_i                                                                                                                                                                  2.000        0.000                       0                     1  
  clk_out1_system_pll_0_0       -1.924     -169.563                    141                 8966        0.053        0.000                      0                 8966        3.020        0.000                       0                  4092  
  clk_out2_system_pll_0_0                                                                                                                                                    1.845        0.000                       0                     3  
  clk_out3_system_pll_0_0                                                                                                                                                    1.845        0.000                       0                     3  
  clkfbout_system_pll_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_clk_p_i              clk_out1_system_pll_0_0        3.447        0.000                      0                   14                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group               From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               ----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**        clk_out1_system_pll_0_0  clk_out1_system_pll_0_0        3.177        0.000                      0                    1        1.268        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_p_i
  To Clock:  adc_clk_p_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk_p_i
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_pll_0_0
  To Clock:  clk_out1_system_pll_0_0

Setup :          141  Failing Endpoints,  Worst Slack       -1.924ns,  Total Violation     -169.563ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.924ns  (required time - arrival time)
  Source:                 system_i/adc_0/inst/int_dat_a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        8.382ns  (logic 5.963ns (71.144%)  route 2.419ns (28.856%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.262ns = ( 5.738 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        1.770    -2.618    system_i/adc_0/inst/aclk
    ILOGIC_X0Y13         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517    -2.101 r  system_i/adc_0/inst/int_dat_a_reg_reg[1]/Q
                         net (fo=3, routed)           1.183    -0.918    system_i/AXI4_multi_adder_0/inst/S_AXIS_ADC_tdata[1]
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.730    -0.188 r  system_i/AXI4_multi_adder_0/inst/a0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.188    system_i/AXI4_multi_adder_0/inst/a0_carry_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.074 r  system_i/AXI4_multi_adder_0/inst/a0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.074    system_i/AXI4_multi_adder_0/inst/a0_carry__0_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.040 r  system_i/AXI4_multi_adder_0/inst/a0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.040    system_i/AXI4_multi_adder_0/inst/a0_carry__1_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.374 r  system_i/AXI4_multi_adder_0/inst/a0_carry__2/O[1]
                         net (fo=1, routed)           0.703     1.077    system_i/AXI4_multi_adder_0/inst/a0[29]
    SLICE_X33Y32         LUT2 (Prop_lut2_I0_O)        0.303     1.380 r  system_i/AXI4_multi_adder_0/inst/mul0_i_3/O
                         net (fo=2, routed)           0.530     1.910    system_i/AXI4_multi_adder_0/inst/mul0_i_3_n_0
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[0])
                                                      3.851     5.761 r  system_i/AXI4_multi_adder_0/inst/mul0/PCOUT[0]
                         net (fo=1, routed)           0.002     5.763    system_i/AXI4_multi_adder_0/inst/mul0_n_153
    DSP48_X1Y13          DSP48E1                                      r  system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        1.583     5.738    system_i/AXI4_multi_adder_0/inst/aclk
    DSP48_X1Y13          DSP48E1                                      r  system_i/AXI4_multi_adder_0/inst/mul_reg/CLK
                         clock pessimism             -0.430     5.309    
                         clock uncertainty           -0.069     5.239    
    DSP48_X1Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400     3.839    system_i/AXI4_multi_adder_0/inst/mul_reg
  -------------------------------------------------------------------
                         required time                          3.839    
                         arrival time                          -5.763    
  -------------------------------------------------------------------
                         slack                                 -1.924    

Slack (VIOLATED) :        -1.924ns  (required time - arrival time)
  Source:                 system_i/adc_0/inst/int_dat_a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        8.382ns  (logic 5.963ns (71.144%)  route 2.419ns (28.856%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.262ns = ( 5.738 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        1.770    -2.618    system_i/adc_0/inst/aclk
    ILOGIC_X0Y13         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517    -2.101 r  system_i/adc_0/inst/int_dat_a_reg_reg[1]/Q
                         net (fo=3, routed)           1.183    -0.918    system_i/AXI4_multi_adder_0/inst/S_AXIS_ADC_tdata[1]
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.730    -0.188 r  system_i/AXI4_multi_adder_0/inst/a0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.188    system_i/AXI4_multi_adder_0/inst/a0_carry_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.074 r  system_i/AXI4_multi_adder_0/inst/a0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.074    system_i/AXI4_multi_adder_0/inst/a0_carry__0_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.040 r  system_i/AXI4_multi_adder_0/inst/a0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.040    system_i/AXI4_multi_adder_0/inst/a0_carry__1_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.374 r  system_i/AXI4_multi_adder_0/inst/a0_carry__2/O[1]
                         net (fo=1, routed)           0.703     1.077    system_i/AXI4_multi_adder_0/inst/a0[29]
    SLICE_X33Y32         LUT2 (Prop_lut2_I0_O)        0.303     1.380 r  system_i/AXI4_multi_adder_0/inst/mul0_i_3/O
                         net (fo=2, routed)           0.530     1.910    system_i/AXI4_multi_adder_0/inst/mul0_i_3_n_0
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[10])
                                                      3.851     5.761 r  system_i/AXI4_multi_adder_0/inst/mul0/PCOUT[10]
                         net (fo=1, routed)           0.002     5.763    system_i/AXI4_multi_adder_0/inst/mul0_n_143
    DSP48_X1Y13          DSP48E1                                      r  system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        1.583     5.738    system_i/AXI4_multi_adder_0/inst/aclk
    DSP48_X1Y13          DSP48E1                                      r  system_i/AXI4_multi_adder_0/inst/mul_reg/CLK
                         clock pessimism             -0.430     5.309    
                         clock uncertainty           -0.069     5.239    
    DSP48_X1Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400     3.839    system_i/AXI4_multi_adder_0/inst/mul_reg
  -------------------------------------------------------------------
                         required time                          3.839    
                         arrival time                          -5.763    
  -------------------------------------------------------------------
                         slack                                 -1.924    

Slack (VIOLATED) :        -1.924ns  (required time - arrival time)
  Source:                 system_i/adc_0/inst/int_dat_a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        8.382ns  (logic 5.963ns (71.144%)  route 2.419ns (28.856%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.262ns = ( 5.738 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        1.770    -2.618    system_i/adc_0/inst/aclk
    ILOGIC_X0Y13         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517    -2.101 r  system_i/adc_0/inst/int_dat_a_reg_reg[1]/Q
                         net (fo=3, routed)           1.183    -0.918    system_i/AXI4_multi_adder_0/inst/S_AXIS_ADC_tdata[1]
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.730    -0.188 r  system_i/AXI4_multi_adder_0/inst/a0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.188    system_i/AXI4_multi_adder_0/inst/a0_carry_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.074 r  system_i/AXI4_multi_adder_0/inst/a0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.074    system_i/AXI4_multi_adder_0/inst/a0_carry__0_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.040 r  system_i/AXI4_multi_adder_0/inst/a0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.040    system_i/AXI4_multi_adder_0/inst/a0_carry__1_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.374 r  system_i/AXI4_multi_adder_0/inst/a0_carry__2/O[1]
                         net (fo=1, routed)           0.703     1.077    system_i/AXI4_multi_adder_0/inst/a0[29]
    SLICE_X33Y32         LUT2 (Prop_lut2_I0_O)        0.303     1.380 r  system_i/AXI4_multi_adder_0/inst/mul0_i_3/O
                         net (fo=2, routed)           0.530     1.910    system_i/AXI4_multi_adder_0/inst/mul0_i_3_n_0
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[11])
                                                      3.851     5.761 r  system_i/AXI4_multi_adder_0/inst/mul0/PCOUT[11]
                         net (fo=1, routed)           0.002     5.763    system_i/AXI4_multi_adder_0/inst/mul0_n_142
    DSP48_X1Y13          DSP48E1                                      r  system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        1.583     5.738    system_i/AXI4_multi_adder_0/inst/aclk
    DSP48_X1Y13          DSP48E1                                      r  system_i/AXI4_multi_adder_0/inst/mul_reg/CLK
                         clock pessimism             -0.430     5.309    
                         clock uncertainty           -0.069     5.239    
    DSP48_X1Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400     3.839    system_i/AXI4_multi_adder_0/inst/mul_reg
  -------------------------------------------------------------------
                         required time                          3.839    
                         arrival time                          -5.763    
  -------------------------------------------------------------------
                         slack                                 -1.924    

Slack (VIOLATED) :        -1.924ns  (required time - arrival time)
  Source:                 system_i/adc_0/inst/int_dat_a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        8.382ns  (logic 5.963ns (71.144%)  route 2.419ns (28.856%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.262ns = ( 5.738 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        1.770    -2.618    system_i/adc_0/inst/aclk
    ILOGIC_X0Y13         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517    -2.101 r  system_i/adc_0/inst/int_dat_a_reg_reg[1]/Q
                         net (fo=3, routed)           1.183    -0.918    system_i/AXI4_multi_adder_0/inst/S_AXIS_ADC_tdata[1]
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.730    -0.188 r  system_i/AXI4_multi_adder_0/inst/a0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.188    system_i/AXI4_multi_adder_0/inst/a0_carry_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.074 r  system_i/AXI4_multi_adder_0/inst/a0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.074    system_i/AXI4_multi_adder_0/inst/a0_carry__0_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.040 r  system_i/AXI4_multi_adder_0/inst/a0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.040    system_i/AXI4_multi_adder_0/inst/a0_carry__1_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.374 r  system_i/AXI4_multi_adder_0/inst/a0_carry__2/O[1]
                         net (fo=1, routed)           0.703     1.077    system_i/AXI4_multi_adder_0/inst/a0[29]
    SLICE_X33Y32         LUT2 (Prop_lut2_I0_O)        0.303     1.380 r  system_i/AXI4_multi_adder_0/inst/mul0_i_3/O
                         net (fo=2, routed)           0.530     1.910    system_i/AXI4_multi_adder_0/inst/mul0_i_3_n_0
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[12])
                                                      3.851     5.761 r  system_i/AXI4_multi_adder_0/inst/mul0/PCOUT[12]
                         net (fo=1, routed)           0.002     5.763    system_i/AXI4_multi_adder_0/inst/mul0_n_141
    DSP48_X1Y13          DSP48E1                                      r  system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        1.583     5.738    system_i/AXI4_multi_adder_0/inst/aclk
    DSP48_X1Y13          DSP48E1                                      r  system_i/AXI4_multi_adder_0/inst/mul_reg/CLK
                         clock pessimism             -0.430     5.309    
                         clock uncertainty           -0.069     5.239    
    DSP48_X1Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400     3.839    system_i/AXI4_multi_adder_0/inst/mul_reg
  -------------------------------------------------------------------
                         required time                          3.839    
                         arrival time                          -5.763    
  -------------------------------------------------------------------
                         slack                                 -1.924    

Slack (VIOLATED) :        -1.924ns  (required time - arrival time)
  Source:                 system_i/adc_0/inst/int_dat_a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        8.382ns  (logic 5.963ns (71.144%)  route 2.419ns (28.856%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.262ns = ( 5.738 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        1.770    -2.618    system_i/adc_0/inst/aclk
    ILOGIC_X0Y13         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517    -2.101 r  system_i/adc_0/inst/int_dat_a_reg_reg[1]/Q
                         net (fo=3, routed)           1.183    -0.918    system_i/AXI4_multi_adder_0/inst/S_AXIS_ADC_tdata[1]
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.730    -0.188 r  system_i/AXI4_multi_adder_0/inst/a0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.188    system_i/AXI4_multi_adder_0/inst/a0_carry_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.074 r  system_i/AXI4_multi_adder_0/inst/a0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.074    system_i/AXI4_multi_adder_0/inst/a0_carry__0_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.040 r  system_i/AXI4_multi_adder_0/inst/a0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.040    system_i/AXI4_multi_adder_0/inst/a0_carry__1_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.374 r  system_i/AXI4_multi_adder_0/inst/a0_carry__2/O[1]
                         net (fo=1, routed)           0.703     1.077    system_i/AXI4_multi_adder_0/inst/a0[29]
    SLICE_X33Y32         LUT2 (Prop_lut2_I0_O)        0.303     1.380 r  system_i/AXI4_multi_adder_0/inst/mul0_i_3/O
                         net (fo=2, routed)           0.530     1.910    system_i/AXI4_multi_adder_0/inst/mul0_i_3_n_0
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[13])
                                                      3.851     5.761 r  system_i/AXI4_multi_adder_0/inst/mul0/PCOUT[13]
                         net (fo=1, routed)           0.002     5.763    system_i/AXI4_multi_adder_0/inst/mul0_n_140
    DSP48_X1Y13          DSP48E1                                      r  system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        1.583     5.738    system_i/AXI4_multi_adder_0/inst/aclk
    DSP48_X1Y13          DSP48E1                                      r  system_i/AXI4_multi_adder_0/inst/mul_reg/CLK
                         clock pessimism             -0.430     5.309    
                         clock uncertainty           -0.069     5.239    
    DSP48_X1Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400     3.839    system_i/AXI4_multi_adder_0/inst/mul_reg
  -------------------------------------------------------------------
                         required time                          3.839    
                         arrival time                          -5.763    
  -------------------------------------------------------------------
                         slack                                 -1.924    

Slack (VIOLATED) :        -1.924ns  (required time - arrival time)
  Source:                 system_i/adc_0/inst/int_dat_a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        8.382ns  (logic 5.963ns (71.144%)  route 2.419ns (28.856%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.262ns = ( 5.738 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        1.770    -2.618    system_i/adc_0/inst/aclk
    ILOGIC_X0Y13         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517    -2.101 r  system_i/adc_0/inst/int_dat_a_reg_reg[1]/Q
                         net (fo=3, routed)           1.183    -0.918    system_i/AXI4_multi_adder_0/inst/S_AXIS_ADC_tdata[1]
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.730    -0.188 r  system_i/AXI4_multi_adder_0/inst/a0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.188    system_i/AXI4_multi_adder_0/inst/a0_carry_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.074 r  system_i/AXI4_multi_adder_0/inst/a0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.074    system_i/AXI4_multi_adder_0/inst/a0_carry__0_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.040 r  system_i/AXI4_multi_adder_0/inst/a0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.040    system_i/AXI4_multi_adder_0/inst/a0_carry__1_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.374 r  system_i/AXI4_multi_adder_0/inst/a0_carry__2/O[1]
                         net (fo=1, routed)           0.703     1.077    system_i/AXI4_multi_adder_0/inst/a0[29]
    SLICE_X33Y32         LUT2 (Prop_lut2_I0_O)        0.303     1.380 r  system_i/AXI4_multi_adder_0/inst/mul0_i_3/O
                         net (fo=2, routed)           0.530     1.910    system_i/AXI4_multi_adder_0/inst/mul0_i_3_n_0
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[14])
                                                      3.851     5.761 r  system_i/AXI4_multi_adder_0/inst/mul0/PCOUT[14]
                         net (fo=1, routed)           0.002     5.763    system_i/AXI4_multi_adder_0/inst/mul0_n_139
    DSP48_X1Y13          DSP48E1                                      r  system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        1.583     5.738    system_i/AXI4_multi_adder_0/inst/aclk
    DSP48_X1Y13          DSP48E1                                      r  system_i/AXI4_multi_adder_0/inst/mul_reg/CLK
                         clock pessimism             -0.430     5.309    
                         clock uncertainty           -0.069     5.239    
    DSP48_X1Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400     3.839    system_i/AXI4_multi_adder_0/inst/mul_reg
  -------------------------------------------------------------------
                         required time                          3.839    
                         arrival time                          -5.763    
  -------------------------------------------------------------------
                         slack                                 -1.924    

Slack (VIOLATED) :        -1.924ns  (required time - arrival time)
  Source:                 system_i/adc_0/inst/int_dat_a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        8.382ns  (logic 5.963ns (71.144%)  route 2.419ns (28.856%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.262ns = ( 5.738 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        1.770    -2.618    system_i/adc_0/inst/aclk
    ILOGIC_X0Y13         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517    -2.101 r  system_i/adc_0/inst/int_dat_a_reg_reg[1]/Q
                         net (fo=3, routed)           1.183    -0.918    system_i/AXI4_multi_adder_0/inst/S_AXIS_ADC_tdata[1]
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.730    -0.188 r  system_i/AXI4_multi_adder_0/inst/a0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.188    system_i/AXI4_multi_adder_0/inst/a0_carry_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.074 r  system_i/AXI4_multi_adder_0/inst/a0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.074    system_i/AXI4_multi_adder_0/inst/a0_carry__0_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.040 r  system_i/AXI4_multi_adder_0/inst/a0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.040    system_i/AXI4_multi_adder_0/inst/a0_carry__1_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.374 r  system_i/AXI4_multi_adder_0/inst/a0_carry__2/O[1]
                         net (fo=1, routed)           0.703     1.077    system_i/AXI4_multi_adder_0/inst/a0[29]
    SLICE_X33Y32         LUT2 (Prop_lut2_I0_O)        0.303     1.380 r  system_i/AXI4_multi_adder_0/inst/mul0_i_3/O
                         net (fo=2, routed)           0.530     1.910    system_i/AXI4_multi_adder_0/inst/mul0_i_3_n_0
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[15])
                                                      3.851     5.761 r  system_i/AXI4_multi_adder_0/inst/mul0/PCOUT[15]
                         net (fo=1, routed)           0.002     5.763    system_i/AXI4_multi_adder_0/inst/mul0_n_138
    DSP48_X1Y13          DSP48E1                                      r  system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        1.583     5.738    system_i/AXI4_multi_adder_0/inst/aclk
    DSP48_X1Y13          DSP48E1                                      r  system_i/AXI4_multi_adder_0/inst/mul_reg/CLK
                         clock pessimism             -0.430     5.309    
                         clock uncertainty           -0.069     5.239    
    DSP48_X1Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400     3.839    system_i/AXI4_multi_adder_0/inst/mul_reg
  -------------------------------------------------------------------
                         required time                          3.839    
                         arrival time                          -5.763    
  -------------------------------------------------------------------
                         slack                                 -1.924    

Slack (VIOLATED) :        -1.924ns  (required time - arrival time)
  Source:                 system_i/adc_0/inst/int_dat_a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        8.382ns  (logic 5.963ns (71.144%)  route 2.419ns (28.856%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.262ns = ( 5.738 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        1.770    -2.618    system_i/adc_0/inst/aclk
    ILOGIC_X0Y13         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517    -2.101 r  system_i/adc_0/inst/int_dat_a_reg_reg[1]/Q
                         net (fo=3, routed)           1.183    -0.918    system_i/AXI4_multi_adder_0/inst/S_AXIS_ADC_tdata[1]
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.730    -0.188 r  system_i/AXI4_multi_adder_0/inst/a0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.188    system_i/AXI4_multi_adder_0/inst/a0_carry_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.074 r  system_i/AXI4_multi_adder_0/inst/a0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.074    system_i/AXI4_multi_adder_0/inst/a0_carry__0_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.040 r  system_i/AXI4_multi_adder_0/inst/a0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.040    system_i/AXI4_multi_adder_0/inst/a0_carry__1_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.374 r  system_i/AXI4_multi_adder_0/inst/a0_carry__2/O[1]
                         net (fo=1, routed)           0.703     1.077    system_i/AXI4_multi_adder_0/inst/a0[29]
    SLICE_X33Y32         LUT2 (Prop_lut2_I0_O)        0.303     1.380 r  system_i/AXI4_multi_adder_0/inst/mul0_i_3/O
                         net (fo=2, routed)           0.530     1.910    system_i/AXI4_multi_adder_0/inst/mul0_i_3_n_0
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[16])
                                                      3.851     5.761 r  system_i/AXI4_multi_adder_0/inst/mul0/PCOUT[16]
                         net (fo=1, routed)           0.002     5.763    system_i/AXI4_multi_adder_0/inst/mul0_n_137
    DSP48_X1Y13          DSP48E1                                      r  system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        1.583     5.738    system_i/AXI4_multi_adder_0/inst/aclk
    DSP48_X1Y13          DSP48E1                                      r  system_i/AXI4_multi_adder_0/inst/mul_reg/CLK
                         clock pessimism             -0.430     5.309    
                         clock uncertainty           -0.069     5.239    
    DSP48_X1Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400     3.839    system_i/AXI4_multi_adder_0/inst/mul_reg
  -------------------------------------------------------------------
                         required time                          3.839    
                         arrival time                          -5.763    
  -------------------------------------------------------------------
                         slack                                 -1.924    

Slack (VIOLATED) :        -1.924ns  (required time - arrival time)
  Source:                 system_i/adc_0/inst/int_dat_a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        8.382ns  (logic 5.963ns (71.144%)  route 2.419ns (28.856%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.262ns = ( 5.738 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        1.770    -2.618    system_i/adc_0/inst/aclk
    ILOGIC_X0Y13         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517    -2.101 r  system_i/adc_0/inst/int_dat_a_reg_reg[1]/Q
                         net (fo=3, routed)           1.183    -0.918    system_i/AXI4_multi_adder_0/inst/S_AXIS_ADC_tdata[1]
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.730    -0.188 r  system_i/AXI4_multi_adder_0/inst/a0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.188    system_i/AXI4_multi_adder_0/inst/a0_carry_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.074 r  system_i/AXI4_multi_adder_0/inst/a0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.074    system_i/AXI4_multi_adder_0/inst/a0_carry__0_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.040 r  system_i/AXI4_multi_adder_0/inst/a0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.040    system_i/AXI4_multi_adder_0/inst/a0_carry__1_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.374 r  system_i/AXI4_multi_adder_0/inst/a0_carry__2/O[1]
                         net (fo=1, routed)           0.703     1.077    system_i/AXI4_multi_adder_0/inst/a0[29]
    SLICE_X33Y32         LUT2 (Prop_lut2_I0_O)        0.303     1.380 r  system_i/AXI4_multi_adder_0/inst/mul0_i_3/O
                         net (fo=2, routed)           0.530     1.910    system_i/AXI4_multi_adder_0/inst/mul0_i_3_n_0
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[17])
                                                      3.851     5.761 r  system_i/AXI4_multi_adder_0/inst/mul0/PCOUT[17]
                         net (fo=1, routed)           0.002     5.763    system_i/AXI4_multi_adder_0/inst/mul0_n_136
    DSP48_X1Y13          DSP48E1                                      r  system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        1.583     5.738    system_i/AXI4_multi_adder_0/inst/aclk
    DSP48_X1Y13          DSP48E1                                      r  system_i/AXI4_multi_adder_0/inst/mul_reg/CLK
                         clock pessimism             -0.430     5.309    
                         clock uncertainty           -0.069     5.239    
    DSP48_X1Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400     3.839    system_i/AXI4_multi_adder_0/inst/mul_reg
  -------------------------------------------------------------------
                         required time                          3.839    
                         arrival time                          -5.763    
  -------------------------------------------------------------------
                         slack                                 -1.924    

Slack (VIOLATED) :        -1.924ns  (required time - arrival time)
  Source:                 system_i/adc_0/inst/int_dat_a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        8.382ns  (logic 5.963ns (71.144%)  route 2.419ns (28.856%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.262ns = ( 5.738 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.618ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        1.770    -2.618    system_i/adc_0/inst/aclk
    ILOGIC_X0Y13         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517    -2.101 r  system_i/adc_0/inst/int_dat_a_reg_reg[1]/Q
                         net (fo=3, routed)           1.183    -0.918    system_i/AXI4_multi_adder_0/inst/S_AXIS_ADC_tdata[1]
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.730    -0.188 r  system_i/AXI4_multi_adder_0/inst/a0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.188    system_i/AXI4_multi_adder_0/inst/a0_carry_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.074 r  system_i/AXI4_multi_adder_0/inst/a0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.074    system_i/AXI4_multi_adder_0/inst/a0_carry__0_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.040 r  system_i/AXI4_multi_adder_0/inst/a0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.040    system_i/AXI4_multi_adder_0/inst/a0_carry__1_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.374 r  system_i/AXI4_multi_adder_0/inst/a0_carry__2/O[1]
                         net (fo=1, routed)           0.703     1.077    system_i/AXI4_multi_adder_0/inst/a0[29]
    SLICE_X33Y32         LUT2 (Prop_lut2_I0_O)        0.303     1.380 r  system_i/AXI4_multi_adder_0/inst/mul0_i_3/O
                         net (fo=2, routed)           0.530     1.910    system_i/AXI4_multi_adder_0/inst/mul0_i_3_n_0
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[18])
                                                      3.851     5.761 r  system_i/AXI4_multi_adder_0/inst/mul0/PCOUT[18]
                         net (fo=1, routed)           0.002     5.763    system_i/AXI4_multi_adder_0/inst/mul0_n_135
    DSP48_X1Y13          DSP48E1                                      r  system_i/AXI4_multi_adder_0/inst/mul_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        1.583     5.738    system_i/AXI4_multi_adder_0/inst/aclk
    DSP48_X1Y13          DSP48E1                                      r  system_i/AXI4_multi_adder_0/inst/mul_reg/CLK
                         clock pessimism             -0.430     5.309    
                         clock uncertainty           -0.069     5.239    
    DSP48_X1Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400     3.839    system_i/AXI4_multi_adder_0/inst/mul_reg
  -------------------------------------------------------------------
                         required time                          3.839    
                         arrival time                          -5.763    
  -------------------------------------------------------------------
                         slack                                 -1.924    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/cic_0/U0/i_synth/decimator.decimation_filter/data_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/cic_0/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.data_in_dly_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.238%)  route 0.224ns (57.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.242ns
    Source Clock Delay      (SCD):    -0.323ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        0.547    -0.323    system_i/cic_0/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X24Y24         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/data_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.159 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/data_in_reg[3]/Q
                         net (fo=1, routed)           0.224     0.065    system_i/cic_0/U0/i_synth/decimator.decimation_filter/data_in[3]
    SLICE_X21Y22         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.data_in_dly_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        0.817    -0.242    system_i/cic_0/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X21Y22         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.data_in_dly_reg[3]/C
                         clock pessimism              0.184    -0.058    
    SLICE_X21Y22         FDRE (Hold_fdre_C_D)         0.070     0.012    system_i/cic_0/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.data_in_dly_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.304ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        0.566    -0.304    system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y44          FDRE                                         r  system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.141    -0.163 r  system_i/ps_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/Q
                         net (fo=1, routed)           0.113    -0.050    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X8Y43          SRLC32E                                      r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        0.834    -0.225    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y43          SRLC32E                                      r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism             -0.063    -0.288    
    SLICE_X8Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.105    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[5].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[21].i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/cic_1/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][15]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.087%)  route 0.115ns (44.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    0.063ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        0.562    -0.308    system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[5].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/aclk
    SLICE_X18Y41         FDRE                                         r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[5].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[21].i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.167 r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/int/gen_stages[5].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_adder[0].split_adder_n/gen_adders[21].i_reg/Q
                         net (fo=2, routed)           0.115    -0.052    system_i/cic_1/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/int_out[15]
    SLICE_X16Y41         SRL16E                                       r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][15]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        0.830    -0.229    system_i/cic_1/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/aclk
    SLICE_X16Y41         SRL16E                                       r  system_i/cic_1/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][15]_srl1/CLK
                         clock pessimism             -0.063    -0.292    
    SLICE_X16Y41         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.109    system_i/cic_1/U0/i_synth/decimator.decimation_filter/gen_comb_in_dly/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][15]_srl1
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 system_i/cic_0/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.gen_scaler/dout_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.763%)  route 0.253ns (64.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.234ns
    Source Clock Delay      (SCD):    -0.316ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        0.554    -0.316    system_i/cic_0/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.gen_scaler/aclk
    SLICE_X22Y17         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.gen_scaler/dout_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.175 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.gen_scaler/dout_reg_reg[6]/Q
                         net (fo=1, routed)           0.253     0.078    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/data_scaled[1]
    SLICE_X14Y15         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        0.825    -0.234    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/aclk
    SLICE_X14Y15         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[1]/C
                         clock pessimism              0.184    -0.050    
    SLICE_X14Y15         FDRE (Hold_fdre_C_D)         0.070     0.020    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 system_i/cic_0/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.gen_scaler/dout_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.549%)  route 0.256ns (64.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.234ns
    Source Clock Delay      (SCD):    -0.316ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        0.554    -0.316    system_i/cic_0/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.gen_scaler/aclk
    SLICE_X22Y17         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.gen_scaler/dout_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.175 r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/gen_prog_rate_ip.gen_scaler/dout_reg_reg[5]/Q
                         net (fo=1, routed)           0.256     0.080    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/data_scaled[0]
    SLICE_X14Y15         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        0.825    -0.234    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/aclk
    SLICE_X14Y15         FDRE                                         r  system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[0]/C
                         clock pessimism              0.184    -0.050    
    SLICE_X14Y15         FDRE (Hold_fdre_C_D)         0.070     0.020    system_i/cic_0/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_unfolded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_no_dsp48.gen_cin/gen_reg.d_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.592%)  route 0.251ns (57.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.205ns
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        0.584    -0.286    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y50          FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.145 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[57]/Q
                         net (fo=1, routed)           0.251     0.105    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[57]
    SLICE_X5Y49          LUT3 (Prop_lut3_I2_O)        0.045     0.150 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[57]_i_1/O
                         net (fo=1, routed)           0.000     0.150    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[57]
    SLICE_X5Y49          FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        0.854    -0.205    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y49          FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/C
                         clock pessimism              0.189    -0.016    
    SLICE_X5Y49          FDRE (Hold_fdre_C_D)         0.092     0.076    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 system_i/conv_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[46]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.128ns (33.921%)  route 0.249ns (66.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.292ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        0.578    -0.292    system_i/conv_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X3Y31          FDRE                                         r  system_i/conv_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.128    -0.164 r  system_i/conv_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[46]/Q
                         net (fo=1, routed)           0.249     0.085    system_i/writer_0/inst/s_axis_tdata[46]
    RAMB36_X0Y6          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[46]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        0.867    -0.192    system_i/writer_0/inst/aclk
    RAMB36_X0Y6          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism             -0.044    -0.236    
    RAMB36_X0Y6          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[46])
                                                      0.243     0.007    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 system_i/conv_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/DI[31]
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.128ns (33.852%)  route 0.250ns (66.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.289ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        0.581    -0.289    system_i/conv_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X2Y34          FDRE                                         r  system_i/conv_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.128    -0.161 r  system_i/conv_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[31]/Q
                         net (fo=1, routed)           0.250     0.089    system_i/writer_0/inst/s_axis_tdata[31]
    RAMB36_X0Y6          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/DI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        0.867    -0.192    system_i/writer_0/inst/aclk
    RAMB36_X0Y6          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/WRCLK
                         clock pessimism             -0.044    -0.236    
    RAMB36_X0Y6          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[31])
                                                      0.243     0.007    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.323%)  route 0.233ns (58.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.166ns
    Source Clock Delay      (SCD):    -0.289ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        0.581    -0.289    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X0Y54          FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.164    -0.125 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.233     0.108    system_i/ps_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        0.893    -0.166    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.189     0.023    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     0.023    system_i/ps_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps_0/inst/PS7_i/MAXIGP0BVALID
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.613%)  route 0.255ns (64.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.166ns
    Source Clock Delay      (SCD):    -0.288ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        0.582    -0.288    system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.147 r  system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/Q
                         net (fo=4, routed)           0.255     0.108    system_i/ps_0/inst/M_AXI_GP0_BVALID
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0BVALID
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        0.893    -0.166    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.189     0.023    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BVALID)
                                                      0.000     0.023    system_i/ps_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_pll_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/pll_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y9     system_i/dds_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y9     system_i/dds_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.576         8.000       5.424      RAMB36_X0Y6     system_i/writer_0/inst/fifo_0/RDCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         8.000       5.424      RAMB36_X0Y6     system_i/writer_0/inst/fifo_0/WRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y16    system_i/dds_0/U0/i_synth/NON_ZERO_LAT.RTL_ROM.L2.data2_reg[10]_i_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0   system_i/pll_0/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X1Y17     system_i/dds_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X1Y16     system_i/dds_0/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X1Y11     system_i/AXI4_multi_adder_0/inst/mul_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X1Y13     system_i/AXI4_multi_adder_0/inst/mul_reg/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y43     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y43     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y43     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y43     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y44     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y44     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y45     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y44     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y45     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y46     system_i/ps_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y26     system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y26     system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y32     system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][16]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y32     system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][16]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y32     system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][17]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y32     system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][17]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y32     system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][18]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y32     system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][18]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y32     system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][19]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y32     system_i/cic_0/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][19]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_system_pll_0_0
  To Clock:  clk_out2_system_pll_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_system_pll_0_0
Waveform(ns):       { 1.750 3.750 }
Period(ns):         4.000
Sources:            { system_i/pll_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y1   system_i/pll_0/inst/clkout2_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y83    system_i/dac_0/inst/ODDR_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_system_pll_0_0
  To Clock:  clk_out3_system_pll_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_system_pll_0_0
Waveform(ns):       { 2.250 4.250 }
Period(ns):         4.000
Sources:            { system_i/pll_0/inst/plle2_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2   system_i/pll_0/inst/clkout3_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y84    system_i/dac_0/inst/ODDR_wrt/C
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_pll_0_0
  To Clock:  clkfbout_system_pll_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_pll_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3   system_i/pll_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_p_i
  To Clock:  clk_out1_system_pll_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.447ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.447ns  (required time - arrival time)
  Source:                 adc_dat_a_i[7]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 1.070ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.295ns = ( 5.705 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    Y14                                               0.000     1.000 r  adc_dat_a_i[7] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[7]
    Y14                  IBUF (Prop_ibuf_I_O)         1.070     2.070 r  adc_dat_a_i_IBUF[7]_inst/O
                         net (fo=1, routed)           0.000     2.070    system_i/adc_0/inst/adc_dat_a[5]
    ILOGIC_X0Y33         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        1.550     5.705    system_i/adc_0/inst/aclk
    ILOGIC_X0Y33         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[5]/C
                         clock pessimism              0.000     5.705    
                         clock uncertainty           -0.177     5.528    
    ILOGIC_X0Y33         FDRE (Setup_fdre_C_D)       -0.011     5.517    system_i/adc_0/inst/int_dat_a_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          5.517    
                         arrival time                          -2.070    
  -------------------------------------------------------------------
                         slack                                  3.447    

Slack (MET) :             3.450ns  (required time - arrival time)
  Source:                 adc_dat_a_i[6]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 1.068ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.295ns = ( 5.705 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    W14                                               0.000     1.000 r  adc_dat_a_i[6] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.068     2.068 r  adc_dat_a_i_IBUF[6]_inst/O
                         net (fo=1, routed)           0.000     2.068    system_i/adc_0/inst/adc_dat_a[4]
    ILOGIC_X0Y34         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        1.550     5.705    system_i/adc_0/inst/aclk
    ILOGIC_X0Y34         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[4]/C
                         clock pessimism              0.000     5.705    
                         clock uncertainty           -0.177     5.528    
    ILOGIC_X0Y34         FDRE (Setup_fdre_C_D)       -0.011     5.517    system_i/adc_0/inst/int_dat_a_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          5.517    
                         arrival time                          -2.068    
  -------------------------------------------------------------------
                         slack                                  3.450    

Slack (MET) :             3.459ns  (required time - arrival time)
  Source:                 adc_dat_a_i[13]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 1.054ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.299ns = ( 5.701 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V15                                               0.000     1.000 r  adc_dat_a_i[13] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[13]
    V15                  IBUF (Prop_ibuf_I_O)         1.054     2.054 r  adc_dat_a_i_IBUF[13]_inst/O
                         net (fo=1, routed)           0.000     2.054    system_i/adc_0/inst/adc_dat_a[11]
    ILOGIC_X0Y30         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        1.546     5.701    system_i/adc_0/inst/aclk
    ILOGIC_X0Y30         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[11]/C
                         clock pessimism              0.000     5.701    
                         clock uncertainty           -0.177     5.524    
    ILOGIC_X0Y30         FDRE (Setup_fdre_C_D)       -0.011     5.513    system_i/adc_0/inst/int_dat_a_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          5.513    
                         arrival time                          -2.054    
  -------------------------------------------------------------------
                         slack                                  3.459    

Slack (MET) :             3.466ns  (required time - arrival time)
  Source:                 adc_dat_a_i[5]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 1.048ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.299ns = ( 5.701 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    W15                                               0.000     1.000 r  adc_dat_a_i[5] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[5]
    W15                  IBUF (Prop_ibuf_I_O)         1.048     2.048 r  adc_dat_a_i_IBUF[5]_inst/O
                         net (fo=1, routed)           0.000     2.048    system_i/adc_0/inst/adc_dat_a[3]
    ILOGIC_X0Y29         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        1.546     5.701    system_i/adc_0/inst/aclk
    ILOGIC_X0Y29         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[3]/C
                         clock pessimism              0.000     5.701    
                         clock uncertainty           -0.177     5.524    
    ILOGIC_X0Y29         FDRE (Setup_fdre_C_D)       -0.011     5.513    system_i/adc_0/inst/int_dat_a_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.513    
                         arrival time                          -2.048    
  -------------------------------------------------------------------
                         slack                                  3.466    

Slack (MET) :             3.466ns  (required time - arrival time)
  Source:                 adc_dat_a_i[4]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 1.052ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.294ns = ( 5.706 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    Y16                                               0.000     1.000 r  adc_dat_a_i[4] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[4]
    Y16                  IBUF (Prop_ibuf_I_O)         1.052     2.052 r  adc_dat_a_i_IBUF[4]_inst/O
                         net (fo=1, routed)           0.000     2.052    system_i/adc_0/inst/adc_dat_a[2]
    ILOGIC_X0Y36         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        1.551     5.706    system_i/adc_0/inst/aclk
    ILOGIC_X0Y36         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[2]/C
                         clock pessimism              0.000     5.706    
                         clock uncertainty           -0.177     5.529    
    ILOGIC_X0Y36         FDRE (Setup_fdre_C_D)       -0.011     5.518    system_i/adc_0/inst/int_dat_a_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.518    
                         arrival time                          -2.052    
  -------------------------------------------------------------------
                         slack                                  3.466    

Slack (MET) :             3.473ns  (required time - arrival time)
  Source:                 adc_dat_a_i[2]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 1.045ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.294ns = ( 5.706 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    Y17                                               0.000     1.000 r  adc_dat_a_i[2] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[2]
    Y17                  IBUF (Prop_ibuf_I_O)         1.045     2.045 r  adc_dat_a_i_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000     2.045    system_i/adc_0/inst/adc_dat_a[0]
    ILOGIC_X0Y35         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        1.551     5.706    system_i/adc_0/inst/aclk
    ILOGIC_X0Y35         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[0]/C
                         clock pessimism              0.000     5.706    
                         clock uncertainty           -0.177     5.529    
    ILOGIC_X0Y35         FDRE (Setup_fdre_C_D)       -0.011     5.518    system_i/adc_0/inst/int_dat_a_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.518    
                         arrival time                          -2.045    
  -------------------------------------------------------------------
                         slack                                  3.473    

Slack (MET) :             3.498ns  (required time - arrival time)
  Source:                 adc_dat_a_i[8]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 1.024ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.290ns = ( 5.710 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    W13                                               0.000     1.000 r  adc_dat_a_i[8] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[8]
    W13                  IBUF (Prop_ibuf_I_O)         1.024     2.024 r  adc_dat_a_i_IBUF[8]_inst/O
                         net (fo=1, routed)           0.000     2.024    system_i/adc_0/inst/adc_dat_a[6]
    ILOGIC_X0Y41         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        1.555     5.710    system_i/adc_0/inst/aclk
    ILOGIC_X0Y41         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[6]/C
                         clock pessimism              0.000     5.710    
                         clock uncertainty           -0.177     5.533    
    ILOGIC_X0Y41         FDRE (Setup_fdre_C_D)       -0.011     5.522    system_i/adc_0/inst/int_dat_a_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          5.522    
                         arrival time                          -2.024    
  -------------------------------------------------------------------
                         slack                                  3.498    

Slack (MET) :             3.503ns  (required time - arrival time)
  Source:                 adc_dat_a_i[14]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 1.013ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.296ns = ( 5.704 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    T16                                               0.000     1.000 r  adc_dat_a_i[14] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[14]
    T16                  IBUF (Prop_ibuf_I_O)         1.013     2.013 r  adc_dat_a_i_IBUF[14]_inst/O
                         net (fo=1, routed)           0.000     2.013    system_i/adc_0/inst/adc_dat_a[12]
    ILOGIC_X0Y32         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        1.549     5.704    system_i/adc_0/inst/aclk
    ILOGIC_X0Y32         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[12]/C
                         clock pessimism              0.000     5.704    
                         clock uncertainty           -0.177     5.527    
    ILOGIC_X0Y32         FDRE (Setup_fdre_C_D)       -0.011     5.516    system_i/adc_0/inst/int_dat_a_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          5.516    
                         arrival time                          -2.013    
  -------------------------------------------------------------------
                         slack                                  3.503    

Slack (MET) :             3.505ns  (required time - arrival time)
  Source:                 adc_dat_a_i[9]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 1.018ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.290ns = ( 5.710 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V12                                               0.000     1.000 r  adc_dat_a_i[9] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[9]
    V12                  IBUF (Prop_ibuf_I_O)         1.018     2.018 r  adc_dat_a_i_IBUF[9]_inst/O
                         net (fo=1, routed)           0.000     2.018    system_i/adc_0/inst/adc_dat_a[7]
    ILOGIC_X0Y42         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        1.555     5.710    system_i/adc_0/inst/aclk
    ILOGIC_X0Y42         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[7]/C
                         clock pessimism              0.000     5.710    
                         clock uncertainty           -0.177     5.533    
    ILOGIC_X0Y42         FDRE (Setup_fdre_C_D)       -0.011     5.522    system_i/adc_0/inst/int_dat_a_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          5.522    
                         arrival time                          -2.018    
  -------------------------------------------------------------------
                         slack                                  3.505    

Slack (MET) :             3.518ns  (required time - arrival time)
  Source:                 adc_dat_a_i[10]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/adc_0/inst/int_dat_a_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 1.004ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.290ns = ( 5.710 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V13                                               0.000     1.000 r  adc_dat_a_i[10] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[10]
    V13                  IBUF (Prop_ibuf_I_O)         1.004     2.004 r  adc_dat_a_i_IBUF[10]_inst/O
                         net (fo=1, routed)           0.000     2.004    system_i/adc_0/inst/adc_dat_a[8]
    ILOGIC_X0Y43         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        1.555     5.710    system_i/adc_0/inst/aclk
    ILOGIC_X0Y43         FDRE                                         r  system_i/adc_0/inst/int_dat_a_reg_reg[8]/C
                         clock pessimism              0.000     5.710    
                         clock uncertainty           -0.177     5.533    
    ILOGIC_X0Y43         FDRE (Setup_fdre_C_D)       -0.011     5.522    system_i/adc_0/inst/int_dat_a_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          5.522    
                         arrival time                          -2.004    
  -------------------------------------------------------------------
                         slack                                  3.518    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_system_pll_0_0
  To Clock:  clk_out1_system_pll_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.268ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.177ns  (required time - arrival time)
  Source:                 system_i/cfg_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/RST
                            (recovery check against rising-edge clock clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 0.456ns (20.126%)  route 1.810ns (79.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.308ns = ( 5.692 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.718ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        1.671    -2.718    system_i/cfg_0/inst/aclk
    SLICE_X27Y39         FDRE                                         r  system_i/cfg_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y39         FDRE (Prop_fdre_C_Q)         0.456    -2.262 r  system_i/cfg_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=8, routed)           1.810    -0.452    system_i/writer_0/inst/aresetn
    RAMB36_X0Y6          FIFO36E1                                     f  system_i/writer_0/inst/fifo_0/RST  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        1.537     5.692    system_i/writer_0/inst/aclk
    RAMB36_X0Y6          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/RDCLK
                         clock pessimism             -0.530     5.162    
                         clock uncertainty           -0.069     5.092    
    RAMB36_X0Y6          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368     2.724    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          2.724    
                         arrival time                           0.452    
  -------------------------------------------------------------------
                         slack                                  3.177    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.268ns  (arrival time - required time)
  Source:                 system_i/cfg_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/writer_0/inst/fifo_0/RST
                            (removal check against rising-edge clock clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.141ns (14.348%)  route 0.842ns (85.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.190ns
    Source Clock Delay      (SCD):    -0.309ns
    Clock Pessimism Removal (CPR):    -0.184ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        0.561    -0.309    system_i/cfg_0/inst/aclk
    SLICE_X27Y39         FDRE                                         r  system_i/cfg_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.168 r  system_i/cfg_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=8, routed)           0.842     0.673    system_i/writer_0/inst/aresetn
    RAMB36_X0Y6          FIFO36E1                                     f  system_i/writer_0/inst/fifo_0/RST  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=4092, routed)        0.869    -0.190    system_i/writer_0/inst/aclk
    RAMB36_X0Y6          FIFO36E1                                     r  system_i/writer_0/inst/fifo_0/RDCLK
                         clock pessimism              0.184    -0.005    
    RAMB36_X0Y6          FIFO36E1 (Remov_fifo36e1_RDCLK_RST)
                                                     -0.589    -0.594    system_i/writer_0/inst/fifo_0
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  1.268    





