// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module qrf_basic (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        A_M_real_address0,
        A_M_real_ce0,
        A_M_real_q0,
        A_M_imag_address0,
        A_M_imag_ce0,
        A_M_imag_q0,
        Q_M_real_address0,
        Q_M_real_ce0,
        Q_M_real_we0,
        Q_M_real_d0,
        Q_M_imag_address0,
        Q_M_imag_ce0,
        Q_M_imag_we0,
        Q_M_imag_d0,
        R_M_real_address0,
        R_M_real_ce0,
        R_M_real_we0,
        R_M_real_d0,
        R_M_imag_address0,
        R_M_imag_ce0,
        R_M_imag_we0,
        R_M_imag_d0
);

parameter    ap_ST_fsm_state1 = 36'd1;
parameter    ap_ST_fsm_state2 = 36'd2;
parameter    ap_ST_fsm_state3 = 36'd4;
parameter    ap_ST_fsm_state4 = 36'd8;
parameter    ap_ST_fsm_state5 = 36'd16;
parameter    ap_ST_fsm_state6 = 36'd32;
parameter    ap_ST_fsm_state7 = 36'd64;
parameter    ap_ST_fsm_state8 = 36'd128;
parameter    ap_ST_fsm_pp1_stage0 = 36'd256;
parameter    ap_ST_fsm_state11 = 36'd512;
parameter    ap_ST_fsm_state12 = 36'd1024;
parameter    ap_ST_fsm_state13 = 36'd2048;
parameter    ap_ST_fsm_state14 = 36'd4096;
parameter    ap_ST_fsm_pp2_stage0 = 36'd8192;
parameter    ap_ST_fsm_pp2_stage1 = 36'd16384;
parameter    ap_ST_fsm_pp2_stage2 = 36'd32768;
parameter    ap_ST_fsm_pp2_stage3 = 36'd65536;
parameter    ap_ST_fsm_pp2_stage4 = 36'd131072;
parameter    ap_ST_fsm_pp2_stage5 = 36'd262144;
parameter    ap_ST_fsm_pp2_stage6 = 36'd524288;
parameter    ap_ST_fsm_pp2_stage7 = 36'd1048576;
parameter    ap_ST_fsm_state33 = 36'd2097152;
parameter    ap_ST_fsm_pp3_stage0 = 36'd4194304;
parameter    ap_ST_fsm_pp3_stage1 = 36'd8388608;
parameter    ap_ST_fsm_pp3_stage2 = 36'd16777216;
parameter    ap_ST_fsm_pp3_stage3 = 36'd33554432;
parameter    ap_ST_fsm_pp3_stage4 = 36'd67108864;
parameter    ap_ST_fsm_pp3_stage5 = 36'd134217728;
parameter    ap_ST_fsm_pp3_stage6 = 36'd268435456;
parameter    ap_ST_fsm_pp3_stage7 = 36'd536870912;
parameter    ap_ST_fsm_state52 = 36'd1073741824;
parameter    ap_ST_fsm_state53 = 36'd2147483648;
parameter    ap_ST_fsm_pp4_stage0 = 36'd4294967296;
parameter    ap_ST_fsm_state56 = 36'd8589934592;
parameter    ap_ST_fsm_pp5_stage0 = 36'd17179869184;
parameter    ap_ST_fsm_state59 = 36'd34359738368;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] A_M_real_address0;
output   A_M_real_ce0;
input  [31:0] A_M_real_q0;
output  [3:0] A_M_imag_address0;
output   A_M_imag_ce0;
input  [31:0] A_M_imag_q0;
output  [3:0] Q_M_real_address0;
output   Q_M_real_ce0;
output   Q_M_real_we0;
output  [31:0] Q_M_real_d0;
output  [3:0] Q_M_imag_address0;
output   Q_M_imag_ce0;
output   Q_M_imag_we0;
output  [31:0] Q_M_imag_d0;
output  [3:0] R_M_real_address0;
output   R_M_real_ce0;
output   R_M_real_we0;
output  [31:0] R_M_real_d0;
output  [3:0] R_M_imag_address0;
output   R_M_imag_ce0;
output   R_M_imag_we0;
output  [31:0] R_M_imag_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg A_M_real_ce0;
reg A_M_imag_ce0;
reg Q_M_real_ce0;
reg Q_M_real_we0;
reg Q_M_imag_ce0;
reg Q_M_imag_we0;
reg R_M_real_ce0;
reg R_M_real_we0;
reg R_M_imag_ce0;
reg R_M_imag_we0;

(* fsm_encoding = "none" *) reg   [35:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [2:0] c12_0_reg_484;
reg   [2:0] k_0_reg_528;
reg   [2:0] k13_0_reg_539;
reg   [2:0] c15_0_reg_562;
reg   [2:0] c16_0_reg_573;
wire   [31:0] Ri_M_real_q0;
reg   [31:0] reg_628;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_pp2_stage1;
reg    ap_enable_reg_pp2_iter0;
wire    ap_block_state16_pp2_stage1_iter0;
wire    ap_block_state24_pp2_stage1_iter1;
wire    ap_block_state32_pp2_stage1_iter2;
wire    ap_block_pp2_stage1_11001;
reg   [0:0] icmp_ln511_reg_1604;
reg   [0:0] icmp_ln513_reg_1613;
wire   [31:0] Ri_M_imag_q0;
reg   [31:0] reg_634;
wire   [31:0] Ri_M_real_q1;
reg   [31:0] reg_640;
wire   [31:0] Ri_M_imag_q1;
reg   [31:0] reg_646;
wire   [31:0] grp_fu_611_p2;
reg   [31:0] reg_652;
wire    ap_CS_fsm_pp2_stage2;
wire    ap_block_state17_pp2_stage2_iter0;
wire    ap_block_state25_pp2_stage2_iter1;
wire    ap_block_pp2_stage2_11001;
wire    ap_CS_fsm_pp2_stage6;
wire    ap_block_state21_pp2_stage6_iter0;
wire    ap_block_state29_pp2_stage6_iter1;
wire    ap_block_pp2_stage6_11001;
wire    ap_CS_fsm_pp3_stage2;
reg    ap_enable_reg_pp3_iter0;
wire    ap_block_state36_pp3_stage2_iter0;
wire    ap_block_state44_pp3_stage2_iter1;
wire    ap_block_pp3_stage2_11001;
reg   [0:0] icmp_ln519_reg_1646;
reg   [0:0] icmp_ln521_reg_1655;
wire    ap_CS_fsm_pp3_stage6;
wire    ap_block_state40_pp3_stage6_iter0;
wire    ap_block_state48_pp3_stage6_iter1;
wire    ap_block_pp3_stage6_11001;
wire   [31:0] grp_fu_616_p2;
reg   [31:0] reg_657;
reg   [31:0] reg_662;
wire    ap_CS_fsm_pp2_stage3;
wire    ap_block_state18_pp2_stage3_iter0;
wire    ap_block_state26_pp2_stage3_iter1;
wire    ap_block_pp2_stage3_11001;
wire    ap_CS_fsm_pp2_stage7;
wire    ap_block_state22_pp2_stage7_iter0;
wire    ap_block_state30_pp2_stage7_iter1;
wire    ap_block_pp2_stage7_11001;
wire    ap_CS_fsm_pp3_stage3;
wire    ap_block_state37_pp3_stage3_iter0;
wire    ap_block_state45_pp3_stage3_iter1;
wire    ap_block_pp3_stage3_11001;
wire    ap_CS_fsm_pp3_stage7;
wire    ap_block_state41_pp3_stage7_iter0;
wire    ap_block_state49_pp3_stage7_iter1;
wire    ap_block_pp3_stage7_11001;
reg   [31:0] reg_667;
reg   [31:0] reg_672;
wire    ap_CS_fsm_pp2_stage4;
wire    ap_block_state19_pp2_stage4_iter0;
wire    ap_block_state27_pp2_stage4_iter1;
wire    ap_block_pp2_stage4_11001;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter1;
wire    ap_block_state15_pp2_stage0_iter0;
wire    ap_block_state23_pp2_stage0_iter1;
wire    ap_block_state31_pp2_stage0_iter2;
wire    ap_block_pp2_stage0_11001;
wire    ap_CS_fsm_pp3_stage4;
wire    ap_block_state38_pp3_stage4_iter0;
wire    ap_block_state46_pp3_stage4_iter1;
wire    ap_block_pp3_stage4_11001;
wire    ap_CS_fsm_pp3_stage0;
reg    ap_enable_reg_pp3_iter1;
wire    ap_block_state34_pp3_stage0_iter0;
wire    ap_block_state42_pp3_stage0_iter1;
wire    ap_block_state50_pp3_stage0_iter2;
wire    ap_block_pp3_stage0_11001;
reg   [31:0] reg_678;
reg   [31:0] reg_684;
wire    ap_CS_fsm_pp2_stage5;
wire    ap_block_state20_pp2_stage5_iter0;
wire    ap_block_state28_pp2_stage5_iter1;
wire    ap_block_pp2_stage5_11001;
reg   [0:0] icmp_ln513_reg_1613_pp2_iter1_reg;
wire    ap_CS_fsm_pp3_stage5;
wire    ap_block_state39_pp3_stage5_iter0;
wire    ap_block_state47_pp3_stage5_iter1;
wire    ap_block_pp3_stage5_11001;
wire    ap_CS_fsm_pp3_stage1;
wire    ap_block_state35_pp3_stage1_iter0;
wire    ap_block_state43_pp3_stage1_iter1;
wire    ap_block_state51_pp3_stage1_iter2;
wire    ap_block_pp3_stage1_11001;
reg   [0:0] icmp_ln521_reg_1655_pp3_iter1_reg;
reg   [31:0] reg_690;
wire   [31:0] grp_fu_597_p2;
reg   [31:0] reg_696;
reg   [31:0] reg_701;
reg   [31:0] reg_706;
reg   [31:0] reg_711;
reg   [31:0] reg_716;
reg   [31:0] reg_721;
wire   [31:0] grp_fu_602_p2;
reg   [31:0] reg_726;
reg    ap_enable_reg_pp2_iter2;
reg    ap_enable_reg_pp3_iter2;
reg   [31:0] reg_733;
wire   [1:0] add_ln459_fu_738_p2;
reg   [1:0] add_ln459_reg_1387;
wire    ap_CS_fsm_state2;
wire   [1:0] add_ln459_1_fu_744_p2;
wire    ap_CS_fsm_state3;
wire   [1:0] add_ln460_fu_776_p2;
reg   [1:0] add_ln460_reg_1403;
wire    ap_CS_fsm_state4;
wire   [1:0] add_ln460_1_fu_782_p2;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln471_fu_814_p2;
wire    ap_CS_fsm_state6;
wire   [2:0] r_fu_820_p2;
reg   [2:0] r_reg_1423;
wire   [5:0] zext_ln1067_fu_838_p1;
reg   [5:0] zext_ln1067_reg_1428;
reg   [3:0] Qi_M_real_addr_1_reg_1434;
reg   [3:0] Qi_M_imag_addr_1_reg_1439;
wire   [2:0] c_1_fu_860_p2;
wire    ap_CS_fsm_state7;
wire   [0:0] icmp_ln480_fu_887_p2;
reg   [0:0] icmp_ln480_reg_1455;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state9_pp1_stage0_iter0;
wire    ap_block_state10_pp1_stage0_iter1;
wire    ap_block_pp1_stage0_11001;
wire   [2:0] c_fu_893_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [63:0] zext_ln482_2_fu_908_p1;
reg   [63:0] zext_ln482_2_reg_1464;
wire   [3:0] add_ln486_fu_950_p2;
reg   [3:0] add_ln486_reg_1483;
wire    ap_CS_fsm_state12;
wire   [1:0] select_ln486_fu_962_p3;
reg   [1:0] select_ln486_reg_1488;
wire   [0:0] icmp_ln486_fu_944_p2;
wire   [0:0] select_ln486_1_fu_987_p3;
reg   [0:0] select_ln486_1_reg_1493;
wire   [2:0] select_ln486_3_fu_1023_p3;
reg   [2:0] select_ln486_3_reg_1498;
wire   [2:0] select_ln486_4_fu_1041_p3;
reg   [2:0] select_ln486_4_reg_1503;
wire   [31:0] select_ln486_5_fu_1061_p3;
reg   [31:0] select_ln486_5_reg_1508;
wire   [31:0] zext_ln498_fu_1069_p1;
reg   [31:0] zext_ln498_reg_1513;
wire   [0:0] icmp_ln499_fu_1077_p2;
wire   [4:0] zext_ln503_fu_1091_p1;
reg   [4:0] zext_ln503_reg_1522;
reg   [3:0] Ri_M_real_addr_2_reg_1528;
reg   [3:0] Ri_M_imag_addr_2_reg_1534;
wire   [4:0] zext_ln503_2_fu_1115_p1;
reg   [4:0] zext_ln503_2_reg_1540;
reg   [3:0] Ri_M_real_addr_3_reg_1546;
reg   [3:0] Ri_M_imag_addr_3_reg_1551;
reg   [31:0] p_r_M_imag_4_reg_1556;
wire    ap_CS_fsm_state14;
wire    grp_qrf_givens_float_s_fu_584_ap_ready;
wire    grp_qrf_givens_float_s_fu_584_ap_done;
reg   [31:0] p_r_M_real_4_reg_1562;
reg   [31:0] p_r_M_imag_3_reg_1568;
reg   [31:0] p_r_M_real_3_reg_1574;
reg   [31:0] p_r_M_imag_1_reg_1580;
reg   [31:0] p_r_M_real_1_reg_1586;
reg   [31:0] p_r_M_imag_reg_1592;
reg   [31:0] p_r_M_real_reg_1598;
wire   [0:0] icmp_ln511_fu_1168_p2;
wire   [2:0] k_fu_1174_p2;
reg   [2:0] k_reg_1608;
wire   [0:0] icmp_ln513_fu_1180_p2;
reg   [0:0] icmp_ln513_reg_1613_pp2_iter2_reg;
reg   [3:0] Ri_M_real_addr_5_reg_1617;
reg   [3:0] Ri_M_real_addr_5_reg_1617_pp2_iter1_reg;
reg   [3:0] Ri_M_real_addr_6_reg_1623;
reg   [3:0] Ri_M_real_addr_6_reg_1623_pp2_iter1_reg;
reg   [3:0] Ri_M_real_addr_6_reg_1623_pp2_iter2_reg;
reg   [3:0] Ri_M_imag_addr_5_reg_1629;
reg   [3:0] Ri_M_imag_addr_5_reg_1629_pp2_iter1_reg;
reg   [3:0] Ri_M_imag_addr_6_reg_1635;
reg   [3:0] Ri_M_imag_addr_6_reg_1635_pp2_iter1_reg;
reg   [3:0] Ri_M_imag_addr_6_reg_1635_pp2_iter2_reg;
wire   [31:0] add_ln521_1_fu_1211_p2;
reg   [31:0] add_ln521_1_reg_1641;
wire    ap_CS_fsm_state33;
wire   [0:0] icmp_ln519_fu_1215_p2;
wire   [2:0] k_1_fu_1221_p2;
reg   [2:0] k_1_reg_1650;
wire   [0:0] icmp_ln521_fu_1231_p2;
reg   [0:0] icmp_ln521_reg_1655_pp3_iter2_reg;
reg   [3:0] Qi_M_real_addr_4_reg_1659;
reg   [3:0] Qi_M_real_addr_4_reg_1659_pp3_iter1_reg;
reg   [3:0] Qi_M_real_addr_5_reg_1665;
reg   [3:0] Qi_M_real_addr_5_reg_1665_pp3_iter1_reg;
reg   [3:0] Qi_M_real_addr_5_reg_1665_pp3_iter2_reg;
reg   [3:0] Qi_M_imag_addr_4_reg_1670;
reg   [3:0] Qi_M_imag_addr_4_reg_1670_pp3_iter1_reg;
reg   [3:0] Qi_M_imag_addr_5_reg_1676;
reg   [3:0] Qi_M_imag_addr_5_reg_1676_pp3_iter1_reg;
reg   [3:0] Qi_M_imag_addr_5_reg_1676_pp3_iter2_reg;
wire   [31:0] Qi_M_real_q0;
reg   [31:0] p_t_real_2_reg_1681;
wire   [31:0] Qi_M_imag_q0;
reg   [31:0] p_t_imag_2_reg_1686;
wire   [31:0] Qi_M_real_q1;
reg   [31:0] p_t_real_3_reg_1691;
wire   [31:0] Qi_M_imag_q1;
reg   [31:0] p_t_imag_3_reg_1696;
wire   [1:0] grp_fu_623_p2;
wire    ap_CS_fsm_state52;
wire   [0:0] icmp_ln532_fu_1262_p2;
wire    ap_CS_fsm_state53;
wire   [2:0] r_1_fu_1268_p2;
reg   [2:0] r_1_reg_1710;
wire   [5:0] zext_ln545_fu_1274_p1;
reg   [5:0] zext_ln545_reg_1715;
wire   [5:0] zext_ln533_fu_1286_p1;
reg   [5:0] zext_ln533_reg_1720;
wire   [0:0] icmp_ln533_fu_1290_p2;
reg   [0:0] icmp_ln533_reg_1726;
wire    ap_CS_fsm_pp4_stage0;
wire    ap_block_state54_pp4_stage0_iter0;
wire    ap_block_state55_pp4_stage0_iter1;
wire    ap_block_pp4_stage0_11001;
wire   [2:0] c_2_fu_1296_p2;
reg    ap_enable_reg_pp4_iter0;
wire   [4:0] tmp_11_fu_1306_p3;
reg   [4:0] tmp_11_reg_1735;
wire   [0:0] icmp_ln541_fu_1354_p2;
wire    ap_CS_fsm_pp5_stage0;
wire    ap_block_state57_pp5_stage0_iter0;
wire    ap_block_state58_pp5_stage0_iter1;
wire    ap_block_pp5_stage0_11001;
wire   [2:0] c_3_fu_1360_p2;
reg    ap_enable_reg_pp5_iter0;
wire   [0:0] icmp_ln543_fu_1366_p2;
reg   [0:0] icmp_ln543_reg_1759;
wire   [63:0] zext_ln545_2_fu_1381_p1;
reg   [63:0] zext_ln545_2_reg_1763;
wire    ap_CS_fsm_state8;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state9;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state15;
wire    ap_block_pp2_stage7_subdone;
wire    ap_block_pp2_stage1_subdone;
wire    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_exit_iter0_state34;
wire    ap_block_pp3_stage7_subdone;
wire    ap_block_pp3_stage1_subdone;
wire    ap_block_pp4_stage0_subdone;
reg    ap_condition_pp4_exit_iter0_state54;
reg    ap_enable_reg_pp4_iter1;
wire    ap_CS_fsm_state56;
wire    ap_block_pp5_stage0_subdone;
reg    ap_condition_pp5_exit_iter0_state57;
reg    ap_enable_reg_pp5_iter1;
reg   [3:0] Qi_M_real_address0;
reg    Qi_M_real_ce0;
reg    Qi_M_real_we0;
reg   [31:0] Qi_M_real_d0;
reg   [3:0] Qi_M_real_address1;
reg    Qi_M_real_ce1;
reg    Qi_M_real_we1;
reg   [31:0] Qi_M_real_d1;
reg   [3:0] Qi_M_imag_address0;
reg    Qi_M_imag_ce0;
reg    Qi_M_imag_we0;
reg   [3:0] Qi_M_imag_address1;
reg    Qi_M_imag_ce1;
reg    Qi_M_imag_we1;
reg   [31:0] Qi_M_imag_d1;
reg   [3:0] Ri_M_real_address0;
reg    Ri_M_real_ce0;
reg    Ri_M_real_we0;
reg   [31:0] Ri_M_real_d0;
reg   [3:0] Ri_M_real_address1;
reg    Ri_M_real_ce1;
reg    Ri_M_real_we1;
reg   [31:0] Ri_M_real_d1;
reg   [3:0] Ri_M_imag_address0;
reg    Ri_M_imag_ce0;
reg    Ri_M_imag_we0;
reg   [31:0] Ri_M_imag_d0;
reg   [3:0] Ri_M_imag_address1;
reg    Ri_M_imag_ce1;
reg    Ri_M_imag_we1;
reg   [31:0] Ri_M_imag_d1;
wire    grp_qrf_givens_float_s_fu_584_ap_start;
wire    grp_qrf_givens_float_s_fu_584_ap_idle;
wire   [31:0] grp_qrf_givens_float_s_fu_584_ap_return_0;
wire   [31:0] grp_qrf_givens_float_s_fu_584_ap_return_1;
wire   [31:0] grp_qrf_givens_float_s_fu_584_ap_return_2;
wire   [31:0] grp_qrf_givens_float_s_fu_584_ap_return_3;
wire   [31:0] grp_qrf_givens_float_s_fu_584_ap_return_4;
wire   [31:0] grp_qrf_givens_float_s_fu_584_ap_return_5;
wire   [31:0] grp_qrf_givens_float_s_fu_584_ap_return_6;
wire   [31:0] grp_qrf_givens_float_s_fu_584_ap_return_7;
wire   [31:0] grp_qrf_givens_float_s_fu_584_ap_return_8;
reg   [1:0] phi_ln459_reg_415;
wire   [0:0] icmp_ln459_fu_764_p2;
wire   [0:0] icmp_ln459_1_fu_770_p2;
reg   [1:0] phi_ln459_1_reg_427;
reg   [1:0] phi_ln460_reg_438;
wire   [0:0] icmp_ln460_fu_802_p2;
wire   [0:0] icmp_ln460_1_fu_808_p2;
reg   [1:0] phi_ln460_1_reg_450;
reg   [2:0] r_0_reg_461;
wire    ap_CS_fsm_state11;
reg   [2:0] c_0_reg_473;
wire   [0:0] icmp_ln472_fu_854_p2;
reg   [3:0] indvar_flatten_reg_495;
reg   [2:0] j_0_reg_506;
reg   [1:0] i_0_reg_517;
reg   [2:0] ap_phi_mux_k_0_phi_fu_532_p4;
wire    ap_block_pp2_stage0;
reg   [2:0] ap_phi_mux_k13_0_phi_fu_543_p4;
wire    ap_block_pp3_stage0;
reg   [2:0] r14_0_reg_550;
wire    ap_CS_fsm_state59;
reg    grp_qrf_givens_float_s_fu_584_ap_start_reg;
wire   [63:0] zext_ln1027_fu_758_p1;
wire   [63:0] zext_ln1027_1_fu_796_p1;
wire   [63:0] zext_ln1067_1_fu_848_p1;
wire   [63:0] zext_ln1067_3_fu_881_p1;
wire   [0:0] icmp_ln474_fu_866_p2;
wire    ap_block_pp1_stage0;
wire   [63:0] zext_ln503_1_fu_1101_p1;
wire   [63:0] zext_ln503_3_fu_1125_p1;
wire   [63:0] zext_ln516_1_fu_1194_p1;
wire   [63:0] zext_ln516_2_fu_1205_p1;
wire   [63:0] zext_ln524_1_fu_1245_p1;
wire   [63:0] zext_ln524_2_fu_1256_p1;
wire   [63:0] zext_ln538_3_fu_1319_p1;
wire    ap_block_pp4_stage0;
wire   [63:0] zext_ln538_2_fu_1333_p1;
wire    ap_block_pp5_stage0;
wire    ap_block_pp3_stage4;
wire    ap_block_pp3_stage1;
wire    ap_block_pp3_stage5;
wire    ap_block_pp2_stage4;
wire    ap_block_pp2_stage1;
wire    ap_block_pp2_stage5;
reg   [31:0] grp_fu_597_p0;
reg   [31:0] grp_fu_597_p1;
wire    ap_block_pp2_stage3;
wire    ap_block_pp2_stage6;
wire    ap_block_pp2_stage7;
wire    ap_block_pp2_stage2;
wire    ap_block_pp3_stage3;
wire    ap_block_pp3_stage6;
wire    ap_block_pp3_stage7;
wire    ap_block_pp3_stage2;
reg   [31:0] grp_fu_602_p0;
reg   [31:0] grp_fu_602_p1;
reg   [31:0] grp_fu_611_p0;
reg   [31:0] grp_fu_611_p1;
reg   [31:0] grp_fu_616_p0;
reg   [31:0] grp_fu_616_p1;
reg   [1:0] grp_fu_623_p0;
wire   [3:0] tmp_5_fu_750_p3;
wire   [3:0] tmp_12_fu_788_p3;
wire   [4:0] tmp_7_fu_830_p3;
wire   [5:0] zext_ln482_fu_826_p1;
wire   [5:0] add_ln1067_fu_842_p2;
wire   [5:0] zext_ln1067_2_fu_872_p1;
wire   [5:0] add_ln1067_1_fu_876_p2;
wire   [5:0] zext_ln482_1_fu_899_p1;
wire   [5:0] add_ln482_fu_903_p2;
wire   [0:0] icmp_ln490_fu_918_p2;
wire   [31:0] zext_ln486_fu_914_p1;
wire   [31:0] zext_ln490_fu_924_p1;
wire   [31:0] xor_ln521_fu_932_p2;
wire   [0:0] icmp_ln498_fu_956_p2;
wire   [2:0] add_ln513_1_fu_971_p2;
wire   [0:0] icmp_ln490_1_fu_981_p2;
wire   [2:0] zext_ln499_1_fu_999_p1;
wire   [2:0] zext_ln499_fu_928_p1;
wire   [2:0] sub_ln499_fu_1003_p2;
wire   [2:0] sub_ln499_1_fu_1009_p2;
wire   [2:0] add_ln513_fu_1035_p2;
wire   [31:0] zext_ln486_1_fu_977_p1;
wire   [31:0] zext_ln490_1_fu_995_p1;
wire   [31:0] xor_ln521_1_fu_1049_p2;
wire   [31:0] add_ln521_2_fu_1055_p2;
wire   [31:0] add_ln521_fu_938_p2;
wire   [2:0] zext_ln498_2_fu_1073_p1;
wire   [2:0] select_ln486_2_fu_1015_p3;
wire   [3:0] tmp_8_fu_1083_p3;
wire   [4:0] zext_ln513_fu_1031_p1;
wire   [4:0] add_ln503_1_fu_1095_p2;
wire   [3:0] tmp_9_fu_1107_p3;
wire   [4:0] add_ln503_2_fu_1119_p2;
wire   [4:0] zext_ln516_fu_1185_p1;
wire   [4:0] add_ln516_fu_1189_p2;
wire   [4:0] add_ln516_1_fu_1200_p2;
wire   [31:0] zext_ln519_fu_1227_p1;
wire   [4:0] zext_ln524_fu_1236_p1;
wire   [4:0] add_ln524_fu_1240_p2;
wire   [4:0] add_ln524_1_fu_1251_p2;
wire   [4:0] tmp_10_fu_1278_p3;
wire   [5:0] zext_ln538_fu_1302_p1;
wire   [5:0] add_ln538_1_fu_1314_p2;
wire   [5:0] zext_ln538_1_fu_1325_p1;
wire   [5:0] add_ln538_fu_1328_p2;
wire   [31:0] bitcast_ln155_fu_1339_p1;
wire   [31:0] xor_ln155_fu_1343_p2;
wire   [5:0] zext_ln545_1_fu_1372_p1;
wire   [5:0] add_ln545_fu_1376_p2;
reg   [1:0] grp_fu_597_opcode;
wire    ap_block_pp2_stage4_00001;
wire    ap_block_pp2_stage6_00001;
wire    ap_block_pp2_stage0_00001;
wire    ap_block_pp2_stage1_00001;
wire    ap_block_pp2_stage2_00001;
wire    ap_block_pp3_stage4_00001;
wire    ap_block_pp3_stage6_00001;
wire    ap_block_pp3_stage0_00001;
wire    ap_block_pp3_stage1_00001;
wire    ap_block_pp3_stage2_00001;
wire    ap_block_pp2_stage3_00001;
wire    ap_block_pp2_stage5_00001;
wire    ap_block_pp2_stage7_00001;
wire    ap_block_pp3_stage3_00001;
wire    ap_block_pp3_stage5_00001;
wire    ap_block_pp3_stage7_00001;
reg   [1:0] grp_fu_602_opcode;
reg   [35:0] ap_NS_fsm;
wire    ap_block_pp2_stage2_subdone;
wire    ap_block_pp2_stage3_subdone;
wire    ap_block_pp2_stage4_subdone;
wire    ap_block_pp2_stage5_subdone;
wire    ap_block_pp2_stage6_subdone;
wire    ap_block_pp3_stage2_subdone;
wire    ap_block_pp3_stage3_subdone;
wire    ap_block_pp3_stage4_subdone;
wire    ap_block_pp3_stage5_subdone;
wire    ap_block_pp3_stage6_subdone;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
reg    ap_idle_pp4;
wire    ap_enable_pp4;
reg    ap_idle_pp5;
wire    ap_enable_pp5;

// power-on initialization
initial begin
#0 ap_CS_fsm = 36'd1;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp3_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp4_iter0 = 1'b0;
#0 ap_enable_reg_pp5_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp4_iter1 = 1'b0;
#0 ap_enable_reg_pp5_iter1 = 1'b0;
#0 grp_qrf_givens_float_s_fu_584_ap_start_reg = 1'b0;
end

qrf_basic_Qi_M_real #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
Qi_M_real_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Qi_M_real_address0),
    .ce0(Qi_M_real_ce0),
    .we0(Qi_M_real_we0),
    .d0(Qi_M_real_d0),
    .q0(Qi_M_real_q0),
    .address1(Qi_M_real_address1),
    .ce1(Qi_M_real_ce1),
    .we1(Qi_M_real_we1),
    .d1(Qi_M_real_d1),
    .q1(Qi_M_real_q1)
);

qrf_basic_Qi_M_real #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
Qi_M_imag_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Qi_M_imag_address0),
    .ce0(Qi_M_imag_ce0),
    .we0(Qi_M_imag_we0),
    .d0(32'd0),
    .q0(Qi_M_imag_q0),
    .address1(Qi_M_imag_address1),
    .ce1(Qi_M_imag_ce1),
    .we1(Qi_M_imag_we1),
    .d1(Qi_M_imag_d1),
    .q1(Qi_M_imag_q1)
);

qrf_basic_Qi_M_real #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
Ri_M_real_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Ri_M_real_address0),
    .ce0(Ri_M_real_ce0),
    .we0(Ri_M_real_we0),
    .d0(Ri_M_real_d0),
    .q0(Ri_M_real_q0),
    .address1(Ri_M_real_address1),
    .ce1(Ri_M_real_ce1),
    .we1(Ri_M_real_we1),
    .d1(Ri_M_real_d1),
    .q1(Ri_M_real_q1)
);

qrf_basic_Qi_M_real #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
Ri_M_imag_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Ri_M_imag_address0),
    .ce0(Ri_M_imag_ce0),
    .we0(Ri_M_imag_we0),
    .d0(Ri_M_imag_d0),
    .q0(Ri_M_imag_q0),
    .address1(Ri_M_imag_address1),
    .ce1(Ri_M_imag_ce1),
    .we1(Ri_M_imag_we1),
    .d1(Ri_M_imag_d1),
    .q1(Ri_M_imag_q1)
);

qrf_givens_float_s grp_qrf_givens_float_s_fu_584(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_qrf_givens_float_s_fu_584_ap_start),
    .ap_done(grp_qrf_givens_float_s_fu_584_ap_done),
    .ap_idle(grp_qrf_givens_float_s_fu_584_ap_idle),
    .ap_ready(grp_qrf_givens_float_s_fu_584_ap_ready),
    .extra_pass(select_ln486_1_reg_1493),
    .a_M_real(reg_628),
    .a_M_imag(reg_634),
    .b_M_real(reg_640),
    .b_M_imag(reg_646),
    .ap_return_0(grp_qrf_givens_float_s_fu_584_ap_return_0),
    .ap_return_1(grp_qrf_givens_float_s_fu_584_ap_return_1),
    .ap_return_2(grp_qrf_givens_float_s_fu_584_ap_return_2),
    .ap_return_3(grp_qrf_givens_float_s_fu_584_ap_return_3),
    .ap_return_4(grp_qrf_givens_float_s_fu_584_ap_return_4),
    .ap_return_5(grp_qrf_givens_float_s_fu_584_ap_return_5),
    .ap_return_6(grp_qrf_givens_float_s_fu_584_ap_return_6),
    .ap_return_7(grp_qrf_givens_float_s_fu_584_ap_return_7),
    .ap_return_8(grp_qrf_givens_float_s_fu_584_ap_return_8)
);

music_faddfsub_32ncg #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_faddfsub_32ncg_U71(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_597_p0),
    .din1(grp_fu_597_p1),
    .opcode(grp_fu_597_opcode),
    .ce(1'b1),
    .dout(grp_fu_597_p2)
);

music_faddfsub_32ncg #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_faddfsub_32ncg_U72(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_602_p0),
    .din1(grp_fu_602_p1),
    .opcode(grp_fu_602_opcode),
    .ce(1'b1),
    .dout(grp_fu_602_p2)
);

music_fmul_32ns_3ibs #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fmul_32ns_3ibs_U73(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_611_p0),
    .din1(grp_fu_611_p1),
    .ce(1'b1),
    .dout(grp_fu_611_p2)
);

music_fmul_32ns_3ibs #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
music_fmul_32ns_3ibs_U74(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_616_p0),
    .din1(grp_fu_616_p1),
    .ce(1'b1),
    .dout(grp_fu_616_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state9) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state9))) begin
            ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state9);
        end else if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state15) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if (((grp_qrf_givens_float_s_fu_584_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage7_subdone) & (1'b1 == ap_CS_fsm_pp2_stage7))) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp2_stage7_subdone) & (1'b1 == ap_CS_fsm_pp2_stage7)) | ((1'b0 == ap_block_pp2_stage1_subdone) & (1'b1 == ap_CS_fsm_pp2_stage1)))) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end else if (((grp_qrf_givens_float_s_fu_584_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
            ap_enable_reg_pp2_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp3_stage0_subdone) & (1'b1 == ap_condition_pp3_exit_iter0_state34) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state33)) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp3_stage7_subdone) & (1'b1 == ap_CS_fsm_pp3_stage7))) begin
            ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter2 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp3_stage1_subdone) & (1'b1 == ap_CS_fsm_pp3_stage1)) | ((1'b0 == ap_block_pp3_stage7_subdone) & (1'b1 == ap_CS_fsm_pp3_stage7)))) begin
            ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
        end else if ((1'b1 == ap_CS_fsm_state33)) begin
            ap_enable_reg_pp3_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp4_stage0_subdone) & (1'b1 == ap_condition_pp4_exit_iter0_state54) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
            ap_enable_reg_pp4_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state53) & (icmp_ln532_fu_1262_p2 == 1'd0))) begin
            ap_enable_reg_pp4_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp4_stage0_subdone) & (1'b1 == ap_condition_pp4_exit_iter0_state54))) begin
            ap_enable_reg_pp4_iter1 <= (1'b1 ^ ap_condition_pp4_exit_iter0_state54);
        end else if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
        end else if (((1'b1 == ap_CS_fsm_state53) & (icmp_ln532_fu_1262_p2 == 1'd0))) begin
            ap_enable_reg_pp4_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp5_stage0_subdone) & (1'b1 == ap_condition_pp5_exit_iter0_state57) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
            ap_enable_reg_pp5_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state56)) begin
            ap_enable_reg_pp5_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp5_stage0_subdone) & (1'b1 == ap_condition_pp5_exit_iter0_state57))) begin
            ap_enable_reg_pp5_iter1 <= (1'b1 ^ ap_condition_pp5_exit_iter0_state57);
        end else if ((1'b0 == ap_block_pp5_stage0_subdone)) begin
            ap_enable_reg_pp5_iter1 <= ap_enable_reg_pp5_iter0;
        end else if ((1'b1 == ap_CS_fsm_state56)) begin
            ap_enable_reg_pp5_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_qrf_givens_float_s_fu_584_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            grp_qrf_givens_float_s_fu_584_ap_start_reg <= 1'b1;
        end else if ((grp_qrf_givens_float_s_fu_584_ap_ready == 1'b1)) begin
            grp_qrf_givens_float_s_fu_584_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        c12_0_reg_484 <= 3'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln480_fu_887_p2 == 1'd0))) begin
        c12_0_reg_484 <= c_fu_893_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (icmp_ln533_fu_1290_p2 == 1'd0))) begin
        c15_0_reg_562 <= c_2_fu_1296_p2;
    end else if (((1'b1 == ap_CS_fsm_state53) & (icmp_ln532_fu_1262_p2 == 1'd0))) begin
        c15_0_reg_562 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        c16_0_reg_573 <= 3'd0;
    end else if (((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (icmp_ln541_fu_1354_p2 == 1'd0))) begin
        c16_0_reg_573 <= c_3_fu_1360_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln472_fu_854_p2 == 1'd0))) begin
        c_0_reg_473 <= c_1_fu_860_p2;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln471_fu_814_p2 == 1'd0))) begin
        c_0_reg_473 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln471_fu_814_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        i_0_reg_517 <= 2'd3;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        i_0_reg_517 <= grp_fu_623_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln471_fu_814_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        indvar_flatten_reg_495 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        indvar_flatten_reg_495 <= add_ln486_reg_1483;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln471_fu_814_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        j_0_reg_506 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        j_0_reg_506 <= select_ln486_3_reg_1498;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        k13_0_reg_539 <= 3'd0;
    end else if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln519_reg_1646 == 1'd0))) begin
        k13_0_reg_539 <= k_1_reg_1650;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln511_reg_1604 == 1'd0))) begin
        k_0_reg_528 <= k_reg_1608;
    end else if (((grp_qrf_givens_float_s_fu_584_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
        k_0_reg_528 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln459_fu_764_p2 == 1'd0))) begin
        phi_ln459_1_reg_427 <= add_ln459_1_fu_744_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        phi_ln459_1_reg_427 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln459_fu_764_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln459_1_fu_770_p2 == 1'd0))) begin
        phi_ln459_reg_415 <= add_ln459_reg_1387;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_ln459_reg_415 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln460_fu_802_p2 == 1'd0))) begin
        phi_ln460_1_reg_450 <= add_ln460_1_fu_782_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        phi_ln460_1_reg_450 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln459_1_fu_770_p2 == 1'd1) & (icmp_ln459_fu_764_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        phi_ln460_reg_438 <= 2'd0;
    end else if (((icmp_ln460_fu_802_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln460_1_fu_808_p2 == 1'd0))) begin
        phi_ln460_reg_438 <= add_ln460_reg_1403;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln486_fu_944_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        r14_0_reg_550 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        r14_0_reg_550 <= r_1_reg_1710;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln460_1_fu_808_p2 == 1'd1) & (icmp_ln460_fu_802_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        r_0_reg_461 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        r_0_reg_461 <= r_reg_1423;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln471_fu_814_p2 == 1'd0))) begin
        Qi_M_imag_addr_1_reg_1439 <= zext_ln1067_1_fu_848_p1;
        Qi_M_real_addr_1_reg_1434 <= zext_ln1067_1_fu_848_p1;
        zext_ln1067_reg_1428[4 : 2] <= zext_ln1067_fu_838_p1[4 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln521_fu_1231_p2 == 1'd0) & (icmp_ln519_fu_1215_p2 == 1'd0))) begin
        Qi_M_imag_addr_4_reg_1670 <= zext_ln524_1_fu_1245_p1;
        Qi_M_imag_addr_5_reg_1676 <= zext_ln524_2_fu_1256_p1;
        Qi_M_real_addr_4_reg_1659 <= zext_ln524_1_fu_1245_p1;
        Qi_M_real_addr_5_reg_1665 <= zext_ln524_2_fu_1256_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        Qi_M_imag_addr_4_reg_1670_pp3_iter1_reg <= Qi_M_imag_addr_4_reg_1670;
        Qi_M_imag_addr_5_reg_1676_pp3_iter1_reg <= Qi_M_imag_addr_5_reg_1676;
        Qi_M_imag_addr_5_reg_1676_pp3_iter2_reg <= Qi_M_imag_addr_5_reg_1676_pp3_iter1_reg;
        Qi_M_real_addr_4_reg_1659_pp3_iter1_reg <= Qi_M_real_addr_4_reg_1659;
        Qi_M_real_addr_5_reg_1665_pp3_iter1_reg <= Qi_M_real_addr_5_reg_1665;
        Qi_M_real_addr_5_reg_1665_pp3_iter2_reg <= Qi_M_real_addr_5_reg_1665_pp3_iter1_reg;
        icmp_ln519_reg_1646 <= icmp_ln519_fu_1215_p2;
        icmp_ln521_reg_1655_pp3_iter1_reg <= icmp_ln521_reg_1655;
        icmp_ln521_reg_1655_pp3_iter2_reg <= icmp_ln521_reg_1655_pp3_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln499_fu_1077_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12) & (icmp_ln486_fu_944_p2 == 1'd0))) begin
        Ri_M_imag_addr_2_reg_1534 <= zext_ln503_1_fu_1101_p1;
        Ri_M_imag_addr_3_reg_1551 <= zext_ln503_3_fu_1125_p1;
        Ri_M_real_addr_2_reg_1528 <= zext_ln503_1_fu_1101_p1;
        Ri_M_real_addr_3_reg_1546 <= zext_ln503_3_fu_1125_p1;
        zext_ln503_2_reg_1540[3 : 2] <= zext_ln503_2_fu_1115_p1[3 : 2];
        zext_ln503_reg_1522[3 : 2] <= zext_ln503_fu_1091_p1[3 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln513_fu_1180_p2 == 1'd0) & (icmp_ln511_fu_1168_p2 == 1'd0))) begin
        Ri_M_imag_addr_5_reg_1629 <= zext_ln516_1_fu_1194_p1;
        Ri_M_imag_addr_6_reg_1635 <= zext_ln516_2_fu_1205_p1;
        Ri_M_real_addr_5_reg_1617 <= zext_ln516_1_fu_1194_p1;
        Ri_M_real_addr_6_reg_1623 <= zext_ln516_2_fu_1205_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        Ri_M_imag_addr_5_reg_1629_pp2_iter1_reg <= Ri_M_imag_addr_5_reg_1629;
        Ri_M_imag_addr_6_reg_1635_pp2_iter1_reg <= Ri_M_imag_addr_6_reg_1635;
        Ri_M_imag_addr_6_reg_1635_pp2_iter2_reg <= Ri_M_imag_addr_6_reg_1635_pp2_iter1_reg;
        Ri_M_real_addr_5_reg_1617_pp2_iter1_reg <= Ri_M_real_addr_5_reg_1617;
        Ri_M_real_addr_6_reg_1623_pp2_iter1_reg <= Ri_M_real_addr_6_reg_1623;
        Ri_M_real_addr_6_reg_1623_pp2_iter2_reg <= Ri_M_real_addr_6_reg_1623_pp2_iter1_reg;
        icmp_ln511_reg_1604 <= icmp_ln511_fu_1168_p2;
        icmp_ln513_reg_1613_pp2_iter1_reg <= icmp_ln513_reg_1613;
        icmp_ln513_reg_1613_pp2_iter2_reg <= icmp_ln513_reg_1613_pp2_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln459_reg_1387 <= add_ln459_fu_738_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln460_reg_1403 <= add_ln460_fu_776_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        add_ln486_reg_1483 <= add_ln486_fu_950_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        add_ln521_1_reg_1641 <= add_ln521_1_fu_1211_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln480_reg_1455 <= icmp_ln480_fu_887_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln511_fu_1168_p2 == 1'd0))) begin
        icmp_ln513_reg_1613 <= icmp_ln513_fu_1180_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln519_fu_1215_p2 == 1'd0))) begin
        icmp_ln521_reg_1655 <= icmp_ln521_fu_1231_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        icmp_ln533_reg_1726 <= icmp_ln533_fu_1290_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (1'b1 == ap_CS_fsm_pp5_stage0) & (icmp_ln541_fu_1354_p2 == 1'd0))) begin
        icmp_ln543_reg_1759 <= icmp_ln543_fu_1366_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        k_1_reg_1650 <= k_1_fu_1221_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        k_reg_1608 <= k_fu_1174_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_qrf_givens_float_s_fu_584_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
        p_r_M_imag_1_reg_1580 <= grp_qrf_givens_float_s_fu_584_ap_return_3;
        p_r_M_imag_3_reg_1568 <= grp_qrf_givens_float_s_fu_584_ap_return_5;
        p_r_M_imag_4_reg_1556 <= grp_qrf_givens_float_s_fu_584_ap_return_7;
        p_r_M_imag_reg_1592 <= grp_qrf_givens_float_s_fu_584_ap_return_1;
        p_r_M_real_1_reg_1586 <= grp_qrf_givens_float_s_fu_584_ap_return_2;
        p_r_M_real_3_reg_1574 <= grp_qrf_givens_float_s_fu_584_ap_return_4;
        p_r_M_real_4_reg_1562 <= grp_qrf_givens_float_s_fu_584_ap_return_6;
        p_r_M_real_reg_1598 <= grp_qrf_givens_float_s_fu_584_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (icmp_ln521_reg_1655 == 1'd0) & (icmp_ln519_reg_1646 == 1'd0))) begin
        p_t_imag_2_reg_1686 <= Qi_M_imag_q0;
        p_t_imag_3_reg_1696 <= Qi_M_imag_q1;
        p_t_real_2_reg_1681 <= Qi_M_real_q0;
        p_t_real_3_reg_1691 <= Qi_M_real_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        r_1_reg_1710 <= r_1_fu_1268_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        r_reg_1423 <= r_fu_820_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (icmp_ln513_reg_1613 == 1'd0) & (icmp_ln511_reg_1604 == 1'd0) & (1'b0 == ap_block_pp2_stage1_11001)))) begin
        reg_628 <= Ri_M_real_q0;
        reg_634 <= Ri_M_imag_q0;
        reg_640 <= Ri_M_real_q1;
        reg_646 <= Ri_M_imag_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (icmp_ln521_reg_1655 == 1'd0) & (icmp_ln519_reg_1646 == 1'd0)) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (1'b0 == ap_block_pp3_stage2_11001) & (icmp_ln521_reg_1655 == 1'd0) & (icmp_ln519_reg_1646 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp2_stage6) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6_11001) & (icmp_ln513_reg_1613 == 1'd0) & (icmp_ln511_reg_1604 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2_11001) & (icmp_ln513_reg_1613 == 1'd0) & (icmp_ln511_reg_1604 == 1'd0)))) begin
        reg_652 <= grp_fu_611_p2;
        reg_657 <= grp_fu_616_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (icmp_ln521_reg_1655 == 1'd0) & (icmp_ln519_reg_1646 == 1'd0)) | ((1'b0 == ap_block_pp3_stage3_11001) & (1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (icmp_ln521_reg_1655 == 1'd0) & (icmp_ln519_reg_1646 == 1'd0)) | ((1'b0 == ap_block_pp2_stage7_11001) & (1'b1 == ap_CS_fsm_pp2_stage7) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln513_reg_1613 == 1'd0) & (icmp_ln511_reg_1604 == 1'd0)) | ((1'b0 == ap_block_pp2_stage3_11001) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln513_reg_1613 == 1'd0) & (icmp_ln511_reg_1604 == 1'd0)))) begin
        reg_662 <= grp_fu_611_p2;
        reg_667 <= grp_fu_616_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln521_reg_1655 == 1'd0)) | ((1'b0 == ap_block_pp3_stage4_11001) & (1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (icmp_ln521_reg_1655 == 1'd0) & (icmp_ln519_reg_1646 == 1'd0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln513_reg_1613 == 1'd0)) | ((1'b0 == ap_block_pp2_stage4_11001) & (1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln513_reg_1613 == 1'd0) & (icmp_ln511_reg_1604 == 1'd0)))) begin
        reg_672 <= grp_fu_611_p2;
        reg_678 <= grp_fu_616_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (icmp_ln521_reg_1655_pp3_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (icmp_ln521_reg_1655 == 1'd0) & (icmp_ln519_reg_1646 == 1'd0)) | ((1'b0 == ap_block_pp2_stage5_11001) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln513_reg_1613 == 1'd0) & (icmp_ln511_reg_1604 == 1'd0)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (icmp_ln513_reg_1613_pp2_iter1_reg == 1'd0) & (1'b0 == ap_block_pp2_stage1_11001)))) begin
        reg_684 <= grp_fu_611_p2;
        reg_690 <= grp_fu_616_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp3_stage6_11001) & (1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (icmp_ln521_reg_1655 == 1'd0) & (icmp_ln519_reg_1646 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp2_stage6) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6_11001) & (icmp_ln513_reg_1613 == 1'd0) & (icmp_ln511_reg_1604 == 1'd0)))) begin
        reg_696 <= grp_fu_597_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp3_stage7_11001) & (1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (icmp_ln521_reg_1655 == 1'd0) & (icmp_ln519_reg_1646 == 1'd0)) | ((1'b0 == ap_block_pp2_stage7_11001) & (1'b1 == ap_CS_fsm_pp2_stage7) & (ap_enable_reg_pp2_iter0 == 1'b1) & (icmp_ln513_reg_1613 == 1'd0) & (icmp_ln511_reg_1604 == 1'd0)))) begin
        reg_701 <= grp_fu_597_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln521_reg_1655 == 1'd0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln513_reg_1613 == 1'd0)))) begin
        reg_706 <= grp_fu_597_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (icmp_ln521_reg_1655_pp3_iter1_reg == 1'd0)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (icmp_ln513_reg_1613_pp2_iter1_reg == 1'd0) & (1'b0 == ap_block_pp2_stage1_11001)))) begin
        reg_711 <= grp_fu_597_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (1'b0 == ap_block_pp3_stage2_11001) & (icmp_ln521_reg_1655_pp3_iter1_reg == 1'd0)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_11001) & (icmp_ln513_reg_1613_pp2_iter1_reg == 1'd0)))) begin
        reg_716 <= grp_fu_597_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp3_stage3_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage3) & (icmp_ln521_reg_1655_pp3_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp2_stage3_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage3) & (icmp_ln513_reg_1613_pp2_iter1_reg == 1'd0)))) begin
        reg_721 <= grp_fu_597_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln521_reg_1655_pp3_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp3_stage4_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage4) & (icmp_ln521_reg_1655_pp3_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln513_reg_1613_pp2_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp2_stage4_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (icmp_ln513_reg_1613_pp2_iter1_reg == 1'd0)))) begin
        reg_726 <= grp_fu_602_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1) & (icmp_ln521_reg_1655_pp3_iter1_reg == 1'd0)) | ((1'b0 == ap_block_pp2_stage5_11001) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln513_reg_1613_pp2_iter1_reg == 1'd0)))) begin
        reg_733 <= grp_fu_602_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln486_fu_944_p2 == 1'd0))) begin
        select_ln486_1_reg_1493 <= select_ln486_1_fu_987_p3;
        select_ln486_3_reg_1498 <= select_ln486_3_fu_1023_p3;
        select_ln486_4_reg_1503 <= select_ln486_4_fu_1041_p3;
        select_ln486_5_reg_1508 <= select_ln486_5_fu_1061_p3;
        select_ln486_reg_1488 <= select_ln486_fu_962_p3;
        zext_ln498_reg_1513[1 : 0] <= zext_ln498_fu_1069_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (icmp_ln533_fu_1290_p2 == 1'd0))) begin
        tmp_11_reg_1735[4 : 2] <= tmp_11_fu_1306_p3[4 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln480_fu_887_p2 == 1'd0))) begin
        zext_ln482_2_reg_1464[5 : 0] <= zext_ln482_2_fu_908_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state53) & (icmp_ln532_fu_1262_p2 == 1'd0))) begin
        zext_ln533_reg_1720[4 : 2] <= zext_ln533_fu_1286_p1[4 : 2];
        zext_ln545_reg_1715[2 : 0] <= zext_ln545_fu_1274_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (1'b1 == ap_CS_fsm_pp5_stage0) & (icmp_ln543_fu_1366_p2 == 1'd0) & (icmp_ln541_fu_1354_p2 == 1'd0))) begin
        zext_ln545_2_reg_1763[5 : 0] <= zext_ln545_2_fu_1381_p1[5 : 0];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        A_M_imag_ce0 = 1'b1;
    end else begin
        A_M_imag_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        A_M_real_ce0 = 1'b1;
    end else begin
        A_M_real_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        Q_M_imag_ce0 = 1'b1;
    end else begin
        Q_M_imag_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (icmp_ln533_reg_1726 == 1'd0))) begin
        Q_M_imag_we0 = 1'b1;
    end else begin
        Q_M_imag_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        Q_M_real_ce0 = 1'b1;
    end else begin
        Q_M_real_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (icmp_ln533_reg_1726 == 1'd0))) begin
        Q_M_real_we0 = 1'b1;
    end else begin
        Q_M_real_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        Qi_M_imag_address0 = zext_ln524_1_fu_1245_p1;
    end else if (((icmp_ln474_fu_866_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln472_fu_854_p2 == 1'd0))) begin
        Qi_M_imag_address0 = Qi_M_imag_addr_1_reg_1439;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln474_fu_866_p2 == 1'd0) & (icmp_ln472_fu_854_p2 == 1'd0))) begin
        Qi_M_imag_address0 = zext_ln1067_3_fu_881_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        Qi_M_imag_address0 = zext_ln1027_fu_758_p1;
    end else begin
        Qi_M_imag_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        Qi_M_imag_address1 = zext_ln538_3_fu_1319_p1;
    end else if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (1'b0 == ap_block_pp3_stage1))) begin
        Qi_M_imag_address1 = Qi_M_imag_addr_5_reg_1676_pp3_iter2_reg;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage5))) begin
        Qi_M_imag_address1 = Qi_M_imag_addr_4_reg_1670_pp3_iter1_reg;
    end else if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        Qi_M_imag_address1 = zext_ln524_2_fu_1256_p1;
    end else begin
        Qi_M_imag_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state7) & (icmp_ln474_fu_866_p2 == 1'd0) & (icmp_ln472_fu_854_p2 == 1'd0)) | ((icmp_ln474_fu_866_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln472_fu_854_p2 == 1'd0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1)))) begin
        Qi_M_imag_ce0 = 1'b1;
    end else begin
        Qi_M_imag_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage1_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1)))) begin
        Qi_M_imag_ce1 = 1'b1;
    end else begin
        Qi_M_imag_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (1'b0 == ap_block_pp3_stage1))) begin
        Qi_M_imag_d1 = grp_fu_602_p2;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage5))) begin
        Qi_M_imag_d1 = grp_fu_597_p2;
    end else begin
        Qi_M_imag_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state7) & (icmp_ln474_fu_866_p2 == 1'd0) & (icmp_ln472_fu_854_p2 == 1'd0)) | ((icmp_ln474_fu_866_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln472_fu_854_p2 == 1'd0)))) begin
        Qi_M_imag_we0 = 1'b1;
    end else begin
        Qi_M_imag_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage1_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (icmp_ln521_reg_1655_pp3_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp3_stage5_11001) & (1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1) & (icmp_ln521_reg_1655_pp3_iter1_reg == 1'd0)))) begin
        Qi_M_imag_we1 = 1'b1;
    end else begin
        Qi_M_imag_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        Qi_M_real_address0 = zext_ln524_1_fu_1245_p1;
    end else if (((icmp_ln474_fu_866_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln472_fu_854_p2 == 1'd0))) begin
        Qi_M_real_address0 = Qi_M_real_addr_1_reg_1434;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln474_fu_866_p2 == 1'd0) & (icmp_ln472_fu_854_p2 == 1'd0))) begin
        Qi_M_real_address0 = zext_ln1067_3_fu_881_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        Qi_M_real_address0 = zext_ln1027_fu_758_p1;
    end else begin
        Qi_M_real_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0))) begin
        Qi_M_real_address1 = zext_ln538_3_fu_1319_p1;
    end else if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (1'b0 == ap_block_pp3_stage1))) begin
        Qi_M_real_address1 = Qi_M_real_addr_5_reg_1665_pp3_iter2_reg;
    end else if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage4) & (1'b0 == ap_block_pp3_stage4))) begin
        Qi_M_real_address1 = Qi_M_real_addr_4_reg_1659_pp3_iter1_reg;
    end else if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        Qi_M_real_address1 = zext_ln524_2_fu_1256_p1;
    end else begin
        Qi_M_real_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state7) & (icmp_ln474_fu_866_p2 == 1'd0) & (icmp_ln472_fu_854_p2 == 1'd0)) | ((icmp_ln474_fu_866_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln472_fu_854_p2 == 1'd0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1)))) begin
        Qi_M_real_ce0 = 1'b1;
    end else begin
        Qi_M_real_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage1_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1)) | ((1'b0 == ap_block_pp3_stage4_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage4)) | ((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1)))) begin
        Qi_M_real_ce1 = 1'b1;
    end else begin
        Qi_M_real_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln474_fu_866_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln472_fu_854_p2 == 1'd0))) begin
        Qi_M_real_d0 = 32'd1065353216;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state7) & (icmp_ln474_fu_866_p2 == 1'd0) & (icmp_ln472_fu_854_p2 == 1'd0)))) begin
        Qi_M_real_d0 = 32'd0;
    end else begin
        Qi_M_real_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (1'b0 == ap_block_pp3_stage1))) begin
        Qi_M_real_d1 = reg_726;
    end else if (((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage4) & (1'b0 == ap_block_pp3_stage4))) begin
        Qi_M_real_d1 = grp_fu_597_p2;
    end else begin
        Qi_M_real_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state7) & (icmp_ln474_fu_866_p2 == 1'd0) & (icmp_ln472_fu_854_p2 == 1'd0)) | ((icmp_ln474_fu_866_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln472_fu_854_p2 == 1'd0)))) begin
        Qi_M_real_we0 = 1'b1;
    end else begin
        Qi_M_real_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage1_11001) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (icmp_ln521_reg_1655_pp3_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp3_stage4_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage4) & (icmp_ln521_reg_1655_pp3_iter1_reg == 1'd0)))) begin
        Qi_M_real_we1 = 1'b1;
    end else begin
        Qi_M_real_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        R_M_imag_ce0 = 1'b1;
    end else begin
        R_M_imag_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (icmp_ln543_reg_1759 == 1'd0))) begin
        R_M_imag_we0 = 1'b1;
    end else begin
        R_M_imag_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        R_M_real_ce0 = 1'b1;
    end else begin
        R_M_real_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (icmp_ln543_reg_1759 == 1'd0))) begin
        R_M_real_we0 = 1'b1;
    end else begin
        R_M_real_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == ap_block_pp5_stage0))) begin
        Ri_M_imag_address0 = zext_ln545_2_fu_1381_p1;
    end else if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
        Ri_M_imag_address0 = Ri_M_imag_addr_6_reg_1635_pp2_iter2_reg;
    end else if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        Ri_M_imag_address0 = zext_ln516_1_fu_1194_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        Ri_M_imag_address0 = zext_ln503_1_fu_1101_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        Ri_M_imag_address0 = zext_ln482_2_reg_1464;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        Ri_M_imag_address0 = zext_ln1027_1_fu_796_p1;
    end else begin
        Ri_M_imag_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage5))) begin
        Ri_M_imag_address1 = Ri_M_imag_addr_5_reg_1629_pp2_iter1_reg;
    end else if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        Ri_M_imag_address1 = zext_ln516_2_fu_1205_p1;
    end else if (((select_ln486_1_reg_1493 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        Ri_M_imag_address1 = Ri_M_imag_addr_3_reg_1551;
    end else if (((1'b1 == ap_CS_fsm_state14) & (select_ln486_1_reg_1493 == 1'd0))) begin
        Ri_M_imag_address1 = Ri_M_imag_addr_2_reg_1534;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        Ri_M_imag_address1 = zext_ln503_3_fu_1125_p1;
    end else begin
        Ri_M_imag_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state5) | ((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)))) begin
        Ri_M_imag_ce0 = 1'b1;
    end else begin
        Ri_M_imag_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((grp_qrf_givens_float_s_fu_584_ap_done == 1'b1) & (select_ln486_1_reg_1493 == 1'd1) & (1'b1 == ap_CS_fsm_state14)) | ((grp_qrf_givens_float_s_fu_584_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14) & (select_ln486_1_reg_1493 == 1'd0)) | ((1'b0 == ap_block_pp2_stage5_11001) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter1 == 1'b1)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1)))) begin
        Ri_M_imag_ce1 = 1'b1;
    end else begin
        Ri_M_imag_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
        Ri_M_imag_d0 = grp_fu_602_p2;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        Ri_M_imag_d0 = A_M_imag_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        Ri_M_imag_d0 = 32'd0;
    end else begin
        Ri_M_imag_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage5))) begin
        Ri_M_imag_d1 = grp_fu_597_p2;
    end else if ((((select_ln486_1_reg_1493 == 1'd1) & (1'b1 == ap_CS_fsm_state14)) | ((1'b1 == ap_CS_fsm_state14) & (select_ln486_1_reg_1493 == 1'd0)))) begin
        Ri_M_imag_d1 = 32'd0;
    end else begin
        Ri_M_imag_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln480_reg_1455 == 1'd0)) | ((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (icmp_ln513_reg_1613_pp2_iter2_reg == 1'd0) & (1'b0 == ap_block_pp2_stage1_11001)))) begin
        Ri_M_imag_we0 = 1'b1;
    end else begin
        Ri_M_imag_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((grp_qrf_givens_float_s_fu_584_ap_done == 1'b1) & (select_ln486_1_reg_1493 == 1'd1) & (1'b1 == ap_CS_fsm_state14)) | ((grp_qrf_givens_float_s_fu_584_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14) & (select_ln486_1_reg_1493 == 1'd0)) | ((1'b0 == ap_block_pp2_stage5_11001) & (1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter1 == 1'b1) & (icmp_ln513_reg_1613_pp2_iter1_reg == 1'd0)))) begin
        Ri_M_imag_we1 = 1'b1;
    end else begin
        Ri_M_imag_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == ap_block_pp5_stage0))) begin
        Ri_M_real_address0 = zext_ln545_2_fu_1381_p1;
    end else if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
        Ri_M_real_address0 = Ri_M_real_addr_6_reg_1623_pp2_iter2_reg;
    end else if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        Ri_M_real_address0 = zext_ln516_1_fu_1194_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        Ri_M_real_address0 = zext_ln503_1_fu_1101_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        Ri_M_real_address0 = zext_ln482_2_reg_1464;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        Ri_M_real_address0 = zext_ln1027_1_fu_796_p1;
    end else begin
        Ri_M_real_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (1'b0 == ap_block_pp2_stage4))) begin
        Ri_M_real_address1 = Ri_M_real_addr_5_reg_1617_pp2_iter1_reg;
    end else if (((1'b0 == ap_block_pp2_stage0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        Ri_M_real_address1 = zext_ln516_2_fu_1205_p1;
    end else if (((select_ln486_1_reg_1493 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        Ri_M_real_address1 = Ri_M_real_addr_3_reg_1546;
    end else if (((1'b1 == ap_CS_fsm_state14) & (select_ln486_1_reg_1493 == 1'd0))) begin
        Ri_M_real_address1 = Ri_M_real_addr_2_reg_1528;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        Ri_M_real_address1 = zext_ln503_3_fu_1125_p1;
    end else begin
        Ri_M_real_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state5) | ((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1)) | ((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_11001)))) begin
        Ri_M_real_ce0 = 1'b1;
    end else begin
        Ri_M_real_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((grp_qrf_givens_float_s_fu_584_ap_done == 1'b1) & (select_ln486_1_reg_1493 == 1'd1) & (1'b1 == ap_CS_fsm_state14)) | ((grp_qrf_givens_float_s_fu_584_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14) & (select_ln486_1_reg_1493 == 1'd0)) | ((1'b0 == ap_block_pp2_stage4_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage4)) | ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1)))) begin
        Ri_M_real_ce1 = 1'b1;
    end else begin
        Ri_M_real_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
        Ri_M_real_d0 = reg_726;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        Ri_M_real_d0 = A_M_real_q0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        Ri_M_real_d0 = 32'd0;
    end else begin
        Ri_M_real_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (1'b0 == ap_block_pp2_stage4))) begin
        Ri_M_real_d1 = grp_fu_597_p2;
    end else if ((((select_ln486_1_reg_1493 == 1'd1) & (1'b1 == ap_CS_fsm_state14)) | ((1'b1 == ap_CS_fsm_state14) & (select_ln486_1_reg_1493 == 1'd0)))) begin
        Ri_M_real_d1 = grp_qrf_givens_float_s_fu_584_ap_return_8;
    end else begin
        Ri_M_real_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln480_reg_1455 == 1'd0)) | ((ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (icmp_ln513_reg_1613_pp2_iter2_reg == 1'd0) & (1'b0 == ap_block_pp2_stage1_11001)))) begin
        Ri_M_real_we0 = 1'b1;
    end else begin
        Ri_M_real_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((grp_qrf_givens_float_s_fu_584_ap_done == 1'b1) & (select_ln486_1_reg_1493 == 1'd1) & (1'b1 == ap_CS_fsm_state14)) | ((grp_qrf_givens_float_s_fu_584_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14) & (select_ln486_1_reg_1493 == 1'd0)) | ((1'b0 == ap_block_pp2_stage4_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage4) & (icmp_ln513_reg_1613_pp2_iter1_reg == 1'd0)))) begin
        Ri_M_real_we1 = 1'b1;
    end else begin
        Ri_M_real_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln480_fu_887_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state9 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state9 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln511_fu_1168_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state15 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state15 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln519_fu_1215_p2 == 1'd1)) begin
        ap_condition_pp3_exit_iter0_state34 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state34 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln533_fu_1290_p2 == 1'd1)) begin
        ap_condition_pp4_exit_iter0_state54 = 1'b1;
    end else begin
        ap_condition_pp4_exit_iter0_state54 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln541_fu_1354_p2 == 1'd1)) begin
        ap_condition_pp5_exit_iter0_state57 = 1'b1;
    end else begin
        ap_condition_pp5_exit_iter0_state57 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln532_fu_1262_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state53)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter2 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter0 == 1'b0))) begin
        ap_idle_pp4 = 1'b1;
    end else begin
        ap_idle_pp4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp5_iter1 == 1'b0) & (ap_enable_reg_pp5_iter0 == 1'b0))) begin
        ap_idle_pp5 = 1'b1;
    end else begin
        ap_idle_pp5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln519_reg_1646 == 1'd0))) begin
        ap_phi_mux_k13_0_phi_fu_543_p4 = k_1_reg_1650;
    end else begin
        ap_phi_mux_k13_0_phi_fu_543_p4 = k13_0_reg_539;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln511_reg_1604 == 1'd0))) begin
        ap_phi_mux_k_0_phi_fu_532_p4 = k_reg_1608;
    end else begin
        ap_phi_mux_k_0_phi_fu_532_p4 = k_0_reg_528;
    end
end

always @ (*) begin
    if (((icmp_ln532_fu_1262_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state53))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage5_00001) & (icmp_ln521_reg_1655 == 1'd0) & (icmp_ln519_reg_1646 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage7_00001) & (icmp_ln521_reg_1655 == 1'd0) & (icmp_ln519_reg_1646 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3_00001) & (icmp_ln521_reg_1655 == 1'd0) & (icmp_ln519_reg_1646 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5_00001) & (icmp_ln513_reg_1613 == 1'd0) & (icmp_ln511_reg_1604 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp2_stage7) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7_00001) & (icmp_ln513_reg_1613 == 1'd0) & (icmp_ln511_reg_1604 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3_00001) & (icmp_ln513_reg_1613 == 1'd0) & (icmp_ln511_reg_1604 == 1'd0)))) begin
        grp_fu_597_opcode = 2'd1;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage1_00001) & (icmp_ln521_reg_1655_pp3_iter1_reg == 1'd0)) | ((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_00001) & (icmp_ln521_reg_1655 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage4_00001) & (icmp_ln521_reg_1655 == 1'd0) & (icmp_ln519_reg_1646 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage6_00001) & (icmp_ln521_reg_1655 == 1'd0) & (icmp_ln519_reg_1646 == 1'd0)) | ((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (1'b0 == ap_block_pp3_stage2_00001) & (icmp_ln521_reg_1655_pp3_iter1_reg == 1'd0)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_00001) & (icmp_ln513_reg_1613_pp2_iter1_reg == 1'd0)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_00001) & (icmp_ln513_reg_1613 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4_00001) & (icmp_ln513_reg_1613 == 1'd0) & (icmp_ln511_reg_1604 == 1'd0)) | ((1'b1 == ap_CS_fsm_pp2_stage6) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6_00001) & (icmp_ln513_reg_1613 == 1'd0) & (icmp_ln511_reg_1604 == 1'd0)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_00001) & (icmp_ln513_reg_1613_pp2_iter1_reg == 1'd0)))) begin
        grp_fu_597_opcode = 2'd0;
    end else begin
        grp_fu_597_opcode = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (1'b0 == ap_block_pp3_stage2)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2)))) begin
        grp_fu_597_p0 = reg_701;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage1)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)))) begin
        grp_fu_597_p0 = reg_696;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage6)) | ((1'b1 == ap_CS_fsm_pp2_stage6) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6)))) begin
        grp_fu_597_p0 = reg_684;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage5)) | ((1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5)))) begin
        grp_fu_597_p0 = reg_672;
    end else if ((((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage4)) | ((1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4)))) begin
        grp_fu_597_p0 = reg_662;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage7)) | ((1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3)) | ((1'b1 == ap_CS_fsm_pp2_stage7) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7)) | ((1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3)))) begin
        grp_fu_597_p0 = reg_652;
    end else begin
        grp_fu_597_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (1'b0 == ap_block_pp3_stage2)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2)))) begin
        grp_fu_597_p1 = reg_711;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage1)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)))) begin
        grp_fu_597_p1 = reg_706;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage6)) | ((1'b1 == ap_CS_fsm_pp2_stage6) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6)))) begin
        grp_fu_597_p1 = reg_690;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage5)) | ((1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5)))) begin
        grp_fu_597_p1 = reg_678;
    end else if ((((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage4)) | ((1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4)))) begin
        grp_fu_597_p1 = reg_667;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage7)) | ((1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3)) | ((1'b1 == ap_CS_fsm_pp2_stage7) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7)) | ((1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3)))) begin
        grp_fu_597_p1 = reg_657;
    end else begin
        grp_fu_597_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage1_00001) & (icmp_ln521_reg_1655_pp3_iter1_reg == 1'd0)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1_00001) & (icmp_ln513_reg_1613_pp2_iter1_reg == 1'd0)))) begin
        grp_fu_602_opcode = 2'd1;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage5_00001) & (icmp_ln521_reg_1655_pp3_iter1_reg == 1'd0)) | ((1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage5_00001) & (icmp_ln513_reg_1613_pp2_iter1_reg == 1'd0)) | ((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage6) & (1'b0 == ap_block_pp3_stage6_00001) & (icmp_ln521_reg_1655_pp3_iter1_reg == 1'd0)) | ((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (1'b0 == ap_block_pp3_stage2_00001) & (icmp_ln521_reg_1655_pp3_iter1_reg == 1'd0)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage6) & (1'b0 == ap_block_pp2_stage6_00001) & (icmp_ln513_reg_1613_pp2_iter1_reg == 1'd0)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2_00001) & (icmp_ln513_reg_1613_pp2_iter1_reg == 1'd0)))) begin
        grp_fu_602_opcode = 2'd0;
    end else begin
        grp_fu_602_opcode = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage6) & (1'b0 == ap_block_pp3_stage6)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage6) & (1'b0 == ap_block_pp2_stage6)))) begin
        grp_fu_602_p0 = reg_721;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage5)) | ((1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage5)))) begin
        grp_fu_602_p0 = reg_716;
    end else if ((((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (1'b0 == ap_block_pp3_stage2)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2)))) begin
        grp_fu_602_p0 = reg_684;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage1)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)))) begin
        grp_fu_602_p0 = reg_672;
    end else begin
        grp_fu_602_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage6) & (1'b0 == ap_block_pp3_stage6)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage6) & (1'b0 == ap_block_pp2_stage6)))) begin
        grp_fu_602_p1 = reg_733;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage5)) | ((1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b0 == ap_block_pp2_stage5)))) begin
        grp_fu_602_p1 = reg_726;
    end else if ((((ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (1'b0 == ap_block_pp3_stage2)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'b0 == ap_block_pp2_stage2)))) begin
        grp_fu_602_p1 = reg_690;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage1)) | ((ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)))) begin
        grp_fu_602_p1 = reg_678;
    end else begin
        grp_fu_602_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        grp_fu_611_p0 = p_r_M_imag_4_reg_1556;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage7)) | ((1'b1 == ap_CS_fsm_pp2_stage7) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7)))) begin
        grp_fu_611_p0 = p_r_M_real_4_reg_1562;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage6)) | ((1'b1 == ap_CS_fsm_pp2_stage6) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6)))) begin
        grp_fu_611_p0 = p_r_M_imag_3_reg_1568;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage5)) | ((1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5)))) begin
        grp_fu_611_p0 = p_r_M_real_3_reg_1574;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage4)) | ((1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4)))) begin
        grp_fu_611_p0 = p_r_M_imag_1_reg_1580;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3)) | ((1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3)))) begin
        grp_fu_611_p0 = p_r_M_real_1_reg_1586;
    end else if ((((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (1'b0 == ap_block_pp3_stage2)) | ((1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2)))) begin
        grp_fu_611_p0 = p_r_M_imag_reg_1592;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)))) begin
        grp_fu_611_p0 = p_r_M_real_reg_1598;
    end else begin
        grp_fu_611_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage4)) | ((1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage7)) | ((1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3)))) begin
        grp_fu_611_p1 = p_t_real_3_reg_1691;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage5)) | ((1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage6)) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (1'b0 == ap_block_pp3_stage2)))) begin
        grp_fu_611_p1 = p_t_real_2_reg_1681;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1))) begin
        grp_fu_611_p1 = Qi_M_real_q0;
    end else if ((((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4)) | ((1'b1 == ap_CS_fsm_pp2_stage7) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7)) | ((1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3)))) begin
        grp_fu_611_p1 = reg_640;
    end else if ((((1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5)) | ((1'b1 == ap_CS_fsm_pp2_stage6) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6)) | ((1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2)))) begin
        grp_fu_611_p1 = reg_628;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
        grp_fu_611_p1 = Ri_M_real_q0;
    end else begin
        grp_fu_611_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        grp_fu_616_p0 = p_r_M_real_4_reg_1562;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage7)) | ((1'b1 == ap_CS_fsm_pp2_stage7) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7)))) begin
        grp_fu_616_p0 = p_r_M_imag_4_reg_1556;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage6)) | ((1'b1 == ap_CS_fsm_pp2_stage6) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6)))) begin
        grp_fu_616_p0 = p_r_M_real_3_reg_1574;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage5)) | ((1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5)))) begin
        grp_fu_616_p0 = p_r_M_imag_3_reg_1568;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage4)) | ((1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4)))) begin
        grp_fu_616_p0 = p_r_M_real_1_reg_1586;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3)) | ((1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3)))) begin
        grp_fu_616_p0 = p_r_M_imag_1_reg_1580;
    end else if ((((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (1'b0 == ap_block_pp3_stage2)) | ((1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2)))) begin
        grp_fu_616_p0 = p_r_M_real_reg_1598;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1)))) begin
        grp_fu_616_p0 = p_r_M_imag_reg_1592;
    end else begin
        grp_fu_616_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b1 == ap_CS_fsm_pp3_stage4) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage4)) | ((1'b1 == ap_CS_fsm_pp3_stage7) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage7)) | ((1'b1 == ap_CS_fsm_pp3_stage3) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage3)))) begin
        grp_fu_616_p1 = p_t_imag_3_reg_1696;
    end else if ((((1'b1 == ap_CS_fsm_pp3_stage5) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage5)) | ((1'b1 == ap_CS_fsm_pp3_stage6) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage6)) | ((ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage2) & (1'b0 == ap_block_pp3_stage2)))) begin
        grp_fu_616_p1 = p_t_imag_2_reg_1686;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage1))) begin
        grp_fu_616_p1 = Qi_M_imag_q0;
    end else if ((((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b1 == ap_CS_fsm_pp2_stage4) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage4)) | ((1'b1 == ap_CS_fsm_pp2_stage7) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage7)) | ((1'b1 == ap_CS_fsm_pp2_stage3) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage3)))) begin
        grp_fu_616_p1 = reg_646;
    end else if ((((1'b1 == ap_CS_fsm_pp2_stage5) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage5)) | ((1'b1 == ap_CS_fsm_pp2_stage6) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage6)) | ((1'b1 == ap_CS_fsm_pp2_stage2) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage2)))) begin
        grp_fu_616_p1 = reg_634;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b0 == ap_block_pp2_stage1))) begin
        grp_fu_616_p1 = Ri_M_imag_q0;
    end else begin
        grp_fu_616_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_fu_623_p0 = select_ln486_reg_1488;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_623_p0 = select_ln486_fu_962_p3;
    end else begin
        grp_fu_623_p0 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln459_1_fu_770_p2 == 1'd1) & (icmp_ln459_fu_764_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((icmp_ln459_fu_764_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln459_1_fu_770_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln460_1_fu_808_p2 == 1'd1) & (icmp_ln460_fu_802_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if (((icmp_ln460_fu_802_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln460_1_fu_808_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln471_fu_814_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln472_fu_854_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln480_fu_887_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln480_fu_887_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state12 : begin
            if (((icmp_ln486_fu_944_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end else if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln499_fu_1077_p2 == 1'd0) & (icmp_ln486_fu_944_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((grp_qrf_givens_float_s_fu_584_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((1'b0 == ap_block_pp2_stage0_subdone) & (icmp_ln511_fu_1168_p2 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1)) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end else if (((1'b0 == ap_block_pp2_stage0_subdone) & (icmp_ln511_fu_1168_p2 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_pp2_stage1 : begin
            if ((~((1'b0 == ap_block_pp2_stage1_subdone) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage2;
            end else if (((1'b0 == ap_block_pp2_stage1_subdone) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end
        end
        ap_ST_fsm_pp2_stage2 : begin
            if ((1'b0 == ap_block_pp2_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage2;
            end
        end
        ap_ST_fsm_pp2_stage3 : begin
            if ((1'b0 == ap_block_pp2_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage3;
            end
        end
        ap_ST_fsm_pp2_stage4 : begin
            if ((1'b0 == ap_block_pp2_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage4;
            end
        end
        ap_ST_fsm_pp2_stage5 : begin
            if ((1'b0 == ap_block_pp2_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage5;
            end
        end
        ap_ST_fsm_pp2_stage6 : begin
            if ((1'b0 == ap_block_pp2_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage6;
            end
        end
        ap_ST_fsm_pp2_stage7 : begin
            if ((1'b0 == ap_block_pp2_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage7;
            end
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_pp3_stage0;
        end
        ap_ST_fsm_pp3_stage0 : begin
            if ((~((1'b0 == ap_block_pp3_stage0_subdone) & (icmp_ln519_fu_1215_p2 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1)) & (1'b0 == ap_block_pp3_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage1;
            end else if (((1'b0 == ap_block_pp3_stage0_subdone) & (icmp_ln519_fu_1215_p2 == 1'd1) & (ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_pp3_stage1 : begin
            if ((~((1'b0 == ap_block_pp3_stage1_subdone) & (ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1)) & (1'b0 == ap_block_pp3_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage2;
            end else if (((1'b0 == ap_block_pp3_stage1_subdone) & (ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1))) begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage1;
            end
        end
        ap_ST_fsm_pp3_stage2 : begin
            if ((1'b0 == ap_block_pp3_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage2;
            end
        end
        ap_ST_fsm_pp3_stage3 : begin
            if ((1'b0 == ap_block_pp3_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage3;
            end
        end
        ap_ST_fsm_pp3_stage4 : begin
            if ((1'b0 == ap_block_pp3_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage4;
            end
        end
        ap_ST_fsm_pp3_stage5 : begin
            if ((1'b0 == ap_block_pp3_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage5;
            end
        end
        ap_ST_fsm_pp3_stage6 : begin
            if ((1'b0 == ap_block_pp3_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage6;
            end
        end
        ap_ST_fsm_pp3_stage7 : begin
            if ((1'b0 == ap_block_pp3_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage7;
            end
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state53 : begin
            if (((icmp_ln532_fu_1262_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state53))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end
        end
        ap_ST_fsm_pp4_stage0 : begin
            if (~((1'b0 == ap_block_pp4_stage0_subdone) & (icmp_ln533_fu_1290_p2 == 1'd1) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end else if (((1'b0 == ap_block_pp4_stage0_subdone) & (icmp_ln533_fu_1290_p2 == 1'd1) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage0;
        end
        ap_ST_fsm_pp5_stage0 : begin
            if (~((1'b0 == ap_block_pp5_stage0_subdone) & (icmp_ln541_fu_1354_p2 == 1'd1) & (ap_enable_reg_pp5_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage0;
            end else if (((1'b0 == ap_block_pp5_stage0_subdone) & (icmp_ln541_fu_1354_p2 == 1'd1) & (ap_enable_reg_pp5_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage0;
            end
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_M_imag_address0 = zext_ln482_2_fu_908_p1;

assign A_M_real_address0 = zext_ln482_2_fu_908_p1;

assign Q_M_imag_address0 = zext_ln538_2_fu_1333_p1;

assign Q_M_imag_d0 = xor_ln155_fu_1343_p2;

assign Q_M_real_address0 = zext_ln538_2_fu_1333_p1;

assign Q_M_real_d0 = Qi_M_real_q1;

assign R_M_imag_address0 = zext_ln545_2_reg_1763;

assign R_M_imag_d0 = Ri_M_imag_q0;

assign R_M_real_address0 = zext_ln545_2_reg_1763;

assign R_M_real_d0 = Ri_M_real_q0;

assign add_ln1067_1_fu_876_p2 = (zext_ln1067_reg_1428 + zext_ln1067_2_fu_872_p1);

assign add_ln1067_fu_842_p2 = (zext_ln482_fu_826_p1 + zext_ln1067_fu_838_p1);

assign add_ln459_1_fu_744_p2 = (phi_ln459_1_reg_427 + 2'd1);

assign add_ln459_fu_738_p2 = (phi_ln459_reg_415 + 2'd1);

assign add_ln460_1_fu_782_p2 = (phi_ln460_1_reg_450 + 2'd1);

assign add_ln460_fu_776_p2 = (phi_ln460_reg_438 + 2'd1);

assign add_ln482_fu_903_p2 = (zext_ln1067_reg_1428 + zext_ln482_1_fu_899_p1);

assign add_ln486_fu_950_p2 = (indvar_flatten_reg_495 + 4'd1);

assign add_ln503_1_fu_1095_p2 = (zext_ln513_fu_1031_p1 + zext_ln503_fu_1091_p1);

assign add_ln503_2_fu_1119_p2 = (zext_ln513_fu_1031_p1 + zext_ln503_2_fu_1115_p1);

assign add_ln513_1_fu_971_p2 = (j_0_reg_506 + 3'd1);

assign add_ln513_fu_1035_p2 = (j_0_reg_506 + 3'd2);

assign add_ln516_1_fu_1200_p2 = (zext_ln503_2_reg_1540 + zext_ln516_fu_1185_p1);

assign add_ln516_fu_1189_p2 = (zext_ln503_reg_1522 + zext_ln516_fu_1185_p1);

assign add_ln521_1_fu_1211_p2 = (select_ln486_5_reg_1508 + zext_ln498_reg_1513);

assign add_ln521_2_fu_1055_p2 = (zext_ln490_1_fu_995_p1 + xor_ln521_1_fu_1049_p2);

assign add_ln521_fu_938_p2 = (zext_ln490_fu_924_p1 + xor_ln521_fu_932_p2);

assign add_ln524_1_fu_1251_p2 = (zext_ln503_2_reg_1540 + zext_ln524_fu_1236_p1);

assign add_ln524_fu_1240_p2 = (zext_ln503_reg_1522 + zext_ln524_fu_1236_p1);

assign add_ln538_1_fu_1314_p2 = (zext_ln538_fu_1302_p1 + zext_ln533_reg_1720);

assign add_ln538_fu_1328_p2 = (zext_ln545_reg_1715 + zext_ln538_1_fu_1325_p1);

assign add_ln545_fu_1376_p2 = (zext_ln533_reg_1720 + zext_ln545_1_fu_1372_p1);

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp2_stage1 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp2_stage2 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp2_stage3 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp2_stage4 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp2_stage5 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp2_stage6 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp2_stage7 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp3_stage1 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp3_stage2 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp3_stage3 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_pp3_stage4 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_pp3_stage5 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_pp3_stage6 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_pp3_stage7 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_pp4_stage0 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_pp5_stage0 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage5_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage6_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage7_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage5_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage6_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage7_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp2_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp2_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp2_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp2_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp2_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp2_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp2_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp2_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp2_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp2_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp2_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp2_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp2_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp2_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp2_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp2_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp3_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp3_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp3_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp3_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp3_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp3_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp3_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp3_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp3_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp3_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp3_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp3_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp3_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp3_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp3_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp3_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp3_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp4_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp4_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp5_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp5_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign ap_enable_pp4 = (ap_idle_pp4 ^ 1'b1);

assign ap_enable_pp5 = (ap_idle_pp5 ^ 1'b1);

assign bitcast_ln155_fu_1339_p1 = Qi_M_imag_q1;

assign c_1_fu_860_p2 = (c_0_reg_473 + 3'd1);

assign c_2_fu_1296_p2 = (c15_0_reg_562 + 3'd1);

assign c_3_fu_1360_p2 = (c16_0_reg_573 + 3'd1);

assign c_fu_893_p2 = (c12_0_reg_484 + 3'd1);

assign grp_fu_623_p2 = ($signed(grp_fu_623_p0) + $signed(2'd3));

assign grp_qrf_givens_float_s_fu_584_ap_start = grp_qrf_givens_float_s_fu_584_ap_start_reg;

assign icmp_ln459_1_fu_770_p2 = ((phi_ln459_reg_415 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln459_fu_764_p2 = ((phi_ln459_1_reg_427 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln460_1_fu_808_p2 = ((phi_ln460_reg_438 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln460_fu_802_p2 = ((phi_ln460_1_reg_450 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln471_fu_814_p2 = ((r_0_reg_461 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln472_fu_854_p2 = ((c_0_reg_473 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln474_fu_866_p2 = ((r_0_reg_461 == c_0_reg_473) ? 1'b1 : 1'b0);

assign icmp_ln480_fu_887_p2 = ((c12_0_reg_484 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln486_fu_944_p2 = ((indvar_flatten_reg_495 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln490_1_fu_981_p2 = ((add_ln513_1_fu_971_p2 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln490_fu_918_p2 = ((j_0_reg_506 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln498_fu_956_p2 = ((i_0_reg_517 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln499_fu_1077_p2 = (($signed(zext_ln498_2_fu_1073_p1) > $signed(select_ln486_2_fu_1015_p3)) ? 1'b1 : 1'b0);

assign icmp_ln511_fu_1168_p2 = ((ap_phi_mux_k_0_phi_fu_532_p4 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln513_fu_1180_p2 = ((ap_phi_mux_k_0_phi_fu_532_p4 < select_ln486_4_reg_1503) ? 1'b1 : 1'b0);

assign icmp_ln519_fu_1215_p2 = ((ap_phi_mux_k13_0_phi_fu_543_p4 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln521_fu_1231_p2 = (($signed(zext_ln519_fu_1227_p1) < $signed(add_ln521_1_reg_1641)) ? 1'b1 : 1'b0);

assign icmp_ln532_fu_1262_p2 = ((r14_0_reg_550 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln533_fu_1290_p2 = ((c15_0_reg_562 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln541_fu_1354_p2 = ((c16_0_reg_573 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln543_fu_1366_p2 = ((r14_0_reg_550 > c16_0_reg_573) ? 1'b1 : 1'b0);

assign k_1_fu_1221_p2 = (ap_phi_mux_k13_0_phi_fu_543_p4 + 3'd1);

assign k_fu_1174_p2 = (ap_phi_mux_k_0_phi_fu_532_p4 + 3'd1);

assign r_1_fu_1268_p2 = (r14_0_reg_550 + 3'd1);

assign r_fu_820_p2 = (r_0_reg_461 + 3'd1);

assign select_ln486_1_fu_987_p3 = ((icmp_ln498_fu_956_p2[0:0] === 1'b1) ? icmp_ln490_1_fu_981_p2 : icmp_ln490_fu_918_p2);

assign select_ln486_2_fu_1015_p3 = ((icmp_ln498_fu_956_p2[0:0] === 1'b1) ? sub_ln499_fu_1003_p2 : sub_ln499_1_fu_1009_p2);

assign select_ln486_3_fu_1023_p3 = ((icmp_ln498_fu_956_p2[0:0] === 1'b1) ? add_ln513_1_fu_971_p2 : j_0_reg_506);

assign select_ln486_4_fu_1041_p3 = ((icmp_ln498_fu_956_p2[0:0] === 1'b1) ? add_ln513_fu_1035_p2 : add_ln513_1_fu_971_p2);

assign select_ln486_5_fu_1061_p3 = ((icmp_ln498_fu_956_p2[0:0] === 1'b1) ? add_ln521_2_fu_1055_p2 : add_ln521_fu_938_p2);

assign select_ln486_fu_962_p3 = ((icmp_ln498_fu_956_p2[0:0] === 1'b1) ? 2'd3 : i_0_reg_517);

assign sub_ln499_1_fu_1009_p2 = (j_0_reg_506 - zext_ln499_fu_928_p1);

assign sub_ln499_fu_1003_p2 = (add_ln513_1_fu_971_p2 - zext_ln499_1_fu_999_p1);

assign tmp_10_fu_1278_p3 = {{r14_0_reg_550}, {2'd0}};

assign tmp_11_fu_1306_p3 = {{c15_0_reg_562}, {2'd0}};

assign tmp_12_fu_788_p3 = {{phi_ln460_reg_438}, {phi_ln460_1_reg_450}};

assign tmp_5_fu_750_p3 = {{phi_ln459_reg_415}, {phi_ln459_1_reg_427}};

assign tmp_7_fu_830_p3 = {{r_0_reg_461}, {2'd0}};

assign tmp_8_fu_1083_p3 = {{grp_fu_623_p2}, {2'd0}};

assign tmp_9_fu_1107_p3 = {{select_ln486_fu_962_p3}, {2'd0}};

assign xor_ln155_fu_1343_p2 = (bitcast_ln155_fu_1339_p1 ^ 32'd2147483648);

assign xor_ln521_1_fu_1049_p2 = (zext_ln486_1_fu_977_p1 ^ 32'd4294967295);

assign xor_ln521_fu_932_p2 = (zext_ln486_fu_914_p1 ^ 32'd4294967295);

assign zext_ln1027_1_fu_796_p1 = tmp_12_fu_788_p3;

assign zext_ln1027_fu_758_p1 = tmp_5_fu_750_p3;

assign zext_ln1067_1_fu_848_p1 = add_ln1067_fu_842_p2;

assign zext_ln1067_2_fu_872_p1 = c_0_reg_473;

assign zext_ln1067_3_fu_881_p1 = add_ln1067_1_fu_876_p2;

assign zext_ln1067_fu_838_p1 = tmp_7_fu_830_p3;

assign zext_ln482_1_fu_899_p1 = c12_0_reg_484;

assign zext_ln482_2_fu_908_p1 = add_ln482_fu_903_p2;

assign zext_ln482_fu_826_p1 = r_0_reg_461;

assign zext_ln486_1_fu_977_p1 = add_ln513_1_fu_971_p2;

assign zext_ln486_fu_914_p1 = j_0_reg_506;

assign zext_ln490_1_fu_995_p1 = icmp_ln490_1_fu_981_p2;

assign zext_ln490_fu_924_p1 = icmp_ln490_fu_918_p2;

assign zext_ln498_2_fu_1073_p1 = select_ln486_fu_962_p3;

assign zext_ln498_fu_1069_p1 = select_ln486_fu_962_p3;

assign zext_ln499_1_fu_999_p1 = icmp_ln490_1_fu_981_p2;

assign zext_ln499_fu_928_p1 = icmp_ln490_fu_918_p2;

assign zext_ln503_1_fu_1101_p1 = add_ln503_1_fu_1095_p2;

assign zext_ln503_2_fu_1115_p1 = tmp_9_fu_1107_p3;

assign zext_ln503_3_fu_1125_p1 = add_ln503_2_fu_1119_p2;

assign zext_ln503_fu_1091_p1 = tmp_8_fu_1083_p3;

assign zext_ln513_fu_1031_p1 = select_ln486_3_fu_1023_p3;

assign zext_ln516_1_fu_1194_p1 = add_ln516_fu_1189_p2;

assign zext_ln516_2_fu_1205_p1 = add_ln516_1_fu_1200_p2;

assign zext_ln516_fu_1185_p1 = ap_phi_mux_k_0_phi_fu_532_p4;

assign zext_ln519_fu_1227_p1 = ap_phi_mux_k13_0_phi_fu_543_p4;

assign zext_ln524_1_fu_1245_p1 = add_ln524_fu_1240_p2;

assign zext_ln524_2_fu_1256_p1 = add_ln524_1_fu_1251_p2;

assign zext_ln524_fu_1236_p1 = ap_phi_mux_k13_0_phi_fu_543_p4;

assign zext_ln533_fu_1286_p1 = tmp_10_fu_1278_p3;

assign zext_ln538_1_fu_1325_p1 = tmp_11_reg_1735;

assign zext_ln538_2_fu_1333_p1 = add_ln538_fu_1328_p2;

assign zext_ln538_3_fu_1319_p1 = add_ln538_1_fu_1314_p2;

assign zext_ln538_fu_1302_p1 = c15_0_reg_562;

assign zext_ln545_1_fu_1372_p1 = c16_0_reg_573;

assign zext_ln545_2_fu_1381_p1 = add_ln545_fu_1376_p2;

assign zext_ln545_fu_1274_p1 = r14_0_reg_550;

always @ (posedge ap_clk) begin
    zext_ln1067_reg_1428[1:0] <= 2'b00;
    zext_ln1067_reg_1428[5] <= 1'b0;
    zext_ln482_2_reg_1464[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln498_reg_1513[31:2] <= 30'b000000000000000000000000000000;
    zext_ln503_reg_1522[1:0] <= 2'b00;
    zext_ln503_reg_1522[4] <= 1'b0;
    zext_ln503_2_reg_1540[1:0] <= 2'b00;
    zext_ln503_2_reg_1540[4] <= 1'b0;
    zext_ln545_reg_1715[5:3] <= 3'b000;
    zext_ln533_reg_1720[1:0] <= 2'b00;
    zext_ln533_reg_1720[5] <= 1'b0;
    tmp_11_reg_1735[1:0] <= 2'b00;
    zext_ln545_2_reg_1763[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
end

endmodule //qrf_basic
