// Seed: 77153678
module module_0 (
    output wand id_0,
    input tri id_1,
    input tri1 id_2,
    output supply1 id_3,
    output wand id_4
);
  always @(negedge 1);
  assign module_1._id_9 = 0;
endmodule
module module_1 #(
    parameter id_6 = 32'd42,
    parameter id_9 = 32'd98
) (
    input tri0 id_0,
    output tri0 id_1,
    input tri0 id_2,
    output supply1 id_3,
    input tri1 id_4,
    input uwire id_5,
    input tri1 _id_6,
    input wire id_7,
    input tri id_8,
    input tri1 _id_9,
    input tri id_10,
    output supply1 id_11,
    input tri id_12
);
  uwire id_14 = -1;
  uwire id_15;
  wire id_16;
  wire [id_9  -  1 : 1  ==?  id_6] id_17;
  assign id_15 = id_0 == -1;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_2,
      id_11,
      id_1
  );
  wire id_18;
endmodule
