vlog -reportprogress 300 -work work C:/Users/ofzbo/Documents/projects/QuartusII_Altera/_aocII_Pratica4/_aocII_Pratica4.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module FSM_MSI_CPU_requests_controler
# -- Compiling module FSM_MSI_BUS_requests_controler
# -- Compiling module cache_directlyMapped_32x21bits
# -- Compiling module ProcessorCoreA
# -- Compiling module ProcessorCoreB
# -- Compiling module memory512x16bits
# -- Compiling module _aocII_Pratica4
# 
# Top level modules:
# 	_aocII_Pratica4
vsim work._aocII_Pratica4
# vsim work._aocII_Pratica4 
# Loading work._aocII_Pratica4
# Loading work.ProcessorCoreA
# Loading work.ProcessorCoreB
# Loading work.cache_directlyMapped_32x21bits
# Loading work.FSM_MSI_CPU_requests_controler
# Loading work.FSM_MSI_BUS_requests_controler
# Loading work.memory512x16bits
wave create -driver freeze -pattern clock -initialvalue 0 -period 100ps -dutycycle 50 -starttime 0ps -endtime 10000ps sim:/_aocII_Pratica4/clk
# _aocII_Pratica4
add wave -position end  sim:/_aocII_Pratica4/core1_read
add wave -position end  sim:/_aocII_Pratica4/core2_read
add wave -position end  sim:/_aocII_Pratica4/core1_write
add wave -position end  sim:/_aocII_Pratica4/core2_write
add wave -position end  sim:/_aocII_Pratica4/core1_write_data
add wave -position end  sim:/_aocII_Pratica4/core2_write_data
add wave -position end  sim:/_aocII_Pratica4/core1_mem_adress
add wave -position end  sim:/_aocII_Pratica4/core2_mem_adress
add wave -position end  sim:/_aocII_Pratica4/cache1_bus_reply
add wave -position end  sim:/_aocII_Pratica4/cache2_bus_reply
add wave -position end  sim:/_aocII_Pratica4/cache1_ask_mem_address
add wave -position end  sim:/_aocII_Pratica4/cache2_ask_mem_address
add wave -position end  sim:/_aocII_Pratica4/cache1_address_out_mem_cpu
add wave -position end  sim:/_aocII_Pratica4/cache1_address_out_mem_bus
add wave -position end  sim:/_aocII_Pratica4/cache2_address_out_mem_cpu
add wave -position end  sim:/_aocII_Pratica4/cache2_address_out_mem_bus
add wave -position end  sim:/_aocII_Pratica4/cache1_bus_reply_data_found
add wave -position end  sim:/_aocII_Pratica4/cache2_bus_reply_data_found
add wave -position end  sim:/_aocII_Pratica4/cache1_bus_reply_data_delivery
add wave -position end  sim:/_aocII_Pratica4/cache2_bus_reply_data_delivery
add wave -position end  sim:/_aocII_Pratica4/cache1_data_out_cpu
add wave -position end  sim:/_aocII_Pratica4/cache2_data_out_cpu
add wave -position end  sim:/_aocII_Pratica4/cache1_data_out_mem_cpu
add wave -position end  sim:/_aocII_Pratica4/cache1_data_out_mem_bus
add wave -position end  sim:/_aocII_Pratica4/cache2_data_out_mem_cpu
add wave -position end  sim:/_aocII_Pratica4/cache2_data_out_mem_bus
add wave -position end  sim:/_aocII_Pratica4/cache1_write_back_cpu
add wave -position end  sim:/_aocII_Pratica4/cache1_write_back_bus
add wave -position end  sim:/_aocII_Pratica4/cache2_write_back_cpu
add wave -position end  sim:/_aocII_Pratica4/cache2_write_back_bus
add wave -position end  sim:/_aocII_Pratica4/mem_readed1
add wave -position end  sim:/_aocII_Pratica4/mem_readed2
run
# core1_instructions: 
# 10000000000000000000000001
# 10000000100000000000000100
# 00000000010000000000000000
# 00000001000000000000000000
# 00001000100000000000000000
# 10000000000000000000010000
# 10000000010000000000100000
# 10000000010000000000100001
# 11000000011111111100000000
# 10100000011111111100000001
# core2_instructions: 
# 10000000010000000000000010
# 10000000110000000000001000
# 00000000000000000000000000
# 00000001010000000000000000
# 00001000110000000000000000
# 10000000010000000000100000
# 10000000000000000001000000
# 10000000000000000001000001
# 11000000000000000011111111
# 10100000001000000011111111
# cc 00000000000000000000000000000000 Cache 0  w x r x data xxxxxxxxxxxxxxxx address xxxxxxxxx
# 	br 00 br_adrs xxxxxxxxx
# 	line xxxxxxxxxxxxxxxxxxxxxx    lineBus xxxxxxxxxxxxxxxxxxxxxx | cpu_match? x bus_match? x
# 	wh x rh x wm x rm x
# 	w_bus 00 | ncpu 00 nbus 00
# 	cpu _wb 0 bus_wb 0
# 	abort 0
# 	out_cpu xxxxxxxxxxxxxxxx out_mem_cpu xxxxxxxxxxxxxxxx out_mem_bus xxxxxxxxxxxxxxxx  out_bus xxxxxxxxxxxxxxxx
# 	          0: 0000000000000000000000
# 	          1: 0000000000000000000000
# 	          2: 0000000000000000000000
# 	          3: 0000000000000000000000
# 	          4: 0000000000000000000000
# 	          5: 0000000000000000000000
# 	          6: 0000000000000000000000
# 	          7: 0000000000000000000000
# 	          8: 0000000000000000000000
# 	          9: 0000000000000000000000
# cc 00000000000000000000000000000000 Cache 1  w x r x data xxxxxxxxxxxxxxxx address xxxxxxxxx
# 	br 00 br_adrs xxxxxxxxx
# 	line xxxxxxxxxxxxxxxxxxxxxx    lineBus xxxxxxxxxxxxxxxxxxxxxx | cpu_match? x bus_match? x
# 	wh x rh x wm x rm x
# 	w_bus 00 | ncpu 00 nbus 00
# 	cpu _wb 0 bus_wb 0
# 	abort 0
# 	out_cpu xxxxxxxxxxxxxxxx out_mem_cpu xxxxxxxxxxxxxxxx out_mem_bus xxxxxxxxxxxxxxxx  out_bus xxxxxxxxxxxxxxxx
# 	          0: 0000000000000000000000
# 	          1: 0000000000000000000000
# 	          2: 0000000000000000000000
# 	          3: 0000000000000000000000
# 	          4: 0000000000000000000000
# 	          5: 0000000000000000000000
# 	          6: 0000000000000000000000
# 	          7: 0000000000000000000000
# 	          8: 0000000000000000000000
# 	          9: 0000000000000000000000
# 		Mem
# 		          0 0000000000000000
# 		          1 0000000000000000
# 		          2 0000000000000000
# 		          3 0000000000000000
# 		          4 0000000000000001
# 		          5 0000000000000011
# 		          6 0000000000000000
# 		          7 0000000000000000
# 		          8 0000000000000000
# 		          9 0000000000000000
# 		         10 0000000000000000
# 		         11 0000000000000000
# 			 	 34 0000000000000111
# 			     35 0000000000001111
# 			    256 0000000000000000
# 			    257 0000000000000000
# cc 00000000000000000000000000000001 Cache 0  w 1 r 0 data 0000000000000001 address 000000000
# 	br 01 br_adrs 000000001
# 	line 0000000000000000000000    lineBus 0000000000000000000000 | cpu_match? 0 bus_match? 0
# 	wh 0 rh 0 wm 1 rm 0
# 	w_bus 01 | ncpu 01 nbus 00
# 	cpu _wb 0 bus_wb 0
# 	abort 0
# 	out_cpu 0000000000000000 out_mem_cpu 0000000000000000 out_mem_bus 0000000000000000  out_bus 0000000000000000
# 	          0: 0000000000000000000000
# 	          1: 0000000000000000000000
# 	          2: 0000000000000000000000
# 	          3: 0000000000000000000000
# 	          4: 0000000000000000000000
# 	          5: 0000000000000000000000
# 	          6: 0000000000000000000000
# 	          7: 0000000000000000000000
# 	          8: 0000000000000000000000
# 	          9: 0000000000000000000000
# cc 00000000000000000000000000000001 Cache 1  w 1 r 0 data 0000000000000010 address 000000001
# 	br 01 br_adrs 000000000
# 	line 0000000000000000000000    lineBus 0000000000000000000000 | cpu_match? 0 bus_match? 0
# 	wh 0 rh 0 wm 1 rm 0
# 	w_bus 01 | ncpu 01 nbus 00
# 	cpu _wb 0 bus_wb 0
# 	abort 0
# 	out_cpu 0000000000000000 out_mem_cpu 0000000000000000 out_mem_bus 0000000000000000  out_bus 0000000000000000
# 	          0: 0000000000000000000000
# 	          1: 0000000000000000000000
# 	          2: 0000000000000000000000
# 	          3: 0000000000000000000000
# 	          4: 0000000000000000000000
# 	          5: 0000000000000000000000
# 	          6: 0000000000000000000000
# 	          7: 0000000000000000000000
# 	          8: 0000000000000000000000
# 	          9: 0000000000000000000000
# 		Mem
# 		          0 0000000000000000
# 		          1 0000000000000000
# 		          2 0000000000000000
# 		          3 0000000000000000
# 		          4 0000000000000001
# 		          5 0000000000000011
# 		          6 0000000000000000
# 		          7 0000000000000000
# 		          8 0000000000000000
# 		          9 0000000000000000
# 		         10 0000000000000000
# 		         11 0000000000000000
# 			 	 34 0000000000000111
# 			     35 0000000000001111
# 			    256 0000000000000000
# 			    257 0000000000000000
# cc 00000000000000000000000000000010 Cache 0  w 1 r 0 data 0000000000000100 address 000000010
# 	br 01 br_adrs 000000011
# 	line 0000000000000000000000    lineBus 0000000000000000000000 | cpu_match? 0 bus_match? 0
# 	wh 0 rh 0 wm 1 rm 0
# 	w_bus 01 | ncpu 01 nbus 00
# 	cpu _wb 0 bus_wb 0
# 	abort 0
# 	out_cpu 0000000000000000 out_mem_cpu 0000000000000000 out_mem_bus 0000000000000000  out_bus 0000000000000000
# 	          0: 0100000000000000000001
# 	          1: 0000000000000000000000
# 	          2: 0000000000000000000000
# 	          3: 0000000000000000000000
# 	          4: 0000000000000000000000
# 	          5: 0000000000000000000000
# 	          6: 0000000000000000000000
# 	          7: 0000000000000000000000
# 	          8: 0000000000000000000000
# 	          9: 0000000000000000000000
# cc 00000000000000000000000000000010 Cache 1  w 1 r 0 data 0000000000001000 address 000000011
# 	br 01 br_adrs 000000010
# 	line 0000000000000000000000    lineBus 0000000000000000000000 | cpu_match? 0 bus_match? 0
# 	wh 0 rh 0 wm 1 rm 0
# 	w_bus 01 | ncpu 01 nbus 00
# 	cpu _wb 0 bus_wb 0
# 	abort 0
# 	out_cpu 0000000000000000 out_mem_cpu 0000000000000000 out_mem_bus 0000000000000000  out_bus 0000000000000000
# 	          0: 0000000000000000000000
# 	          1: 0100000000000000000010
# 	          2: 0000000000000000000000
# 	          3: 0000000000000000000000
# 	          4: 0000000000000000000000
# 	          5: 0000000000000000000000
# 	          6: 0000000000000000000000
# 	          7: 0000000000000000000000
# 	          8: 0000000000000000000000
# 	          9: 0000000000000000000000
# 		Mem
# 		          0 0000000000000000
# 		          1 0000000000000000
# 		          2 0000000000000000
# 		          3 0000000000000000
# 		          4 0000000000000001
# 		          5 0000000000000011
# 		          6 0000000000000000
# 		          7 0000000000000000
# 		          8 0000000000000000
# 		          9 0000000000000000
# 		         10 0000000000000000
# 		         11 0000000000000000
# 			 	 34 0000000000000111
# 			     35 0000000000001111
# 			    256 0000000000000000
# 			    257 0000000000000000
# cc 00000000000000000000000000000011 Cache 0  w 0 r 1 data 0000000000000000 address 000000001
# 	br 10 br_adrs 000000000
# 	line 0000000000000000000000    lineBus 0100000000000000000001 | cpu_match? 0 bus_match? 1
# 	wh 0 rh 0 wm 0 rm 1
# 	w_bus 10 | ncpu 10 nbus 10
# 	cpu _wb 0 bus_wb 1
# 	abort 1
# 	out_cpu 0000000000000010 out_mem_cpu 0000000000000000 out_mem_bus 0000000000000001  out_bus 0000000000000001
# 	          0: 0100000000000000000001
# 	          1: 0000000000000000000000
# 	          2: 0100000000000000000100
# 	          3: 0000000000000000000000
# 	          4: 0000000000000000000000
# 	          5: 0000000000000000000000
# 	          6: 0000000000000000000000
# 	          7: 0000000000000000000000
# 	          8: 0000000000000000000000
# 	          9: 0000000000000000000000
# cc 00000000000000000000000000000011 Cache 1  w 0 r 1 data 0000000000000000 address 000000000
# 	br 10 br_adrs 000000001
# 	line 0000000000000000000000    lineBus 0100000000000000000010 | cpu_match? 0 bus_match? 1
# 	wh 0 rh 0 wm 0 rm 1
# 	w_bus 10 | ncpu 10 nbus 10
# 	cpu _wb 0 bus_wb 1
# 	abort 1
# 	out_cpu 0000000000000001 out_mem_cpu 0000000000000000 out_mem_bus 0000000000000010  out_bus 0000000000000010
# 	          0: 0000000000000000000000
# 	          1: 0100000000000000000010
# 	          2: 0000000000000000000000
# 	          3: 0100000000000000001000
# 	          4: 0000000000000000000000
# 	          5: 0000000000000000000000
# 	          6: 0000000000000000000000
# 	          7: 0000000000000000000000
# 	          8: 0000000000000000000000
# 	          9: 0000000000000000000000
# 		Mem
# 		          0 0000000000000000
# 		          1 0000000000000000
# 		          2 0000000000000000
# 		          3 0000000000000000
# 		          4 0000000000000001
# 		          5 0000000000000011
# 		          6 0000000000000000
# 		          7 0000000000000000
# 		          8 0000000000000000
# 		          9 0000000000000000
# 		         10 0000000000000000
# 		         11 0000000000000000
# 			 	 34 0000000000000111
# 			     35 0000000000001111
# 			    256 0000000000000000
# 			    257 0000000000000000
# cc 00000000000000000000000000000100 Cache 0  w 0 r 1 data 0000000000000000 address 000000100
# 	br 10 br_adrs 000000101
# 	line 0000000000000000000000    lineBus 0000000000000000000000 | cpu_match? 0 bus_match? 0
# 	wh 0 rh 0 wm 0 rm 1
# 	w_bus 10 | ncpu 10 nbus 10
# 	cpu _wb 0 bus_wb 1
# 	abort 0
# 	out_cpu 0000000000000001 out_mem_cpu 0000000000000000 out_mem_bus 0000000000000000  out_bus 0000000000000000
# 	          0: 1000000000000000000001
# 	          1: 1000000000000000000010
# 	          2: 0100000000000000000100
# 	          3: 0000000000000000000000
# 	          4: 0000000000000000000000
# 	          5: 0000000000000000000000
# 	          6: 0000000000000000000000
# 	          7: 0000000000000000000000
# 	          8: 0000000000000000000000
# 	          9: 0000000000000000000000
# cc 00000000000000000000000000000100 Cache 1  w 0 r 1 data 0000000000000000 address 000000101
# 	br 10 br_adrs 000000100
# 	line 0000000000000000000000    lineBus 0000000000000000000000 | cpu_match? 0 bus_match? 0
# 	wh 0 rh 0 wm 0 rm 1
# 	w_bus 10 | ncpu 10 nbus 10
# 	cpu _wb 0 bus_wb 1
# 	abort 0
# 	out_cpu 0000000000000011 out_mem_cpu 0000000000000000 out_mem_bus 0000000000000000  out_bus 0000000000000000
# 	          0: 1000000000000000000001
# 	          1: 1000000000000000000010
# 	          2: 0000000000000000000000
# 	          3: 0100000000000000001000
# 	          4: 0000000000000000000000
# 	          5: 0000000000000000000000
# 	          6: 0000000000000000000000
# 	          7: 0000000000000000000000
# 	          8: 0000000000000000000000
# 	          9: 0000000000000000000000
# 		Mem
# 		          0 0000000000000001
# 		          1 0000000000000010
# 		          2 0000000000000000
# 		          3 0000000000000000
# 		          4 0000000000000001
# 		          5 0000000000000011
# 		          6 0000000000000000
# 		          7 0000000000000000
# 		          8 0000000000000000
# 		          9 0000000000000000
# 		         10 0000000000000000
# 		         11 0000000000000000
# 			 	 34 0000000000000111
# 			     35 0000000000001111
# 			    256 0000000000000000
# 			    257 0000000000000000
# cc 00000000000000000000000000000101 Cache 0  w 0 r 1 data 0000000000000000 address 000100010
# 	br 10 br_adrs 000100011
# 	line 0100000000000000000100    lineBus 0000000000000000000000 | cpu_match? 0 bus_match? 0
# 	wh 0 rh 0 wm 0 rm 1
# 	w_bus 10 | ncpu 10 nbus 10
# 	cpu _wb 1 bus_wb 1
# 	abort 0
# 	out_cpu 0000000000000111 out_mem_cpu 0000000000000100 out_mem_bus 0000000000000000  out_bus 0000000000000000
# 	          0: 1000000000000000000001
# 	          1: 1000000000000000000010
# 	          2: 0100000000000000000100
# 	          3: 0000000000000000000000
# 	          4: 1000000000000000000001
# 	          5: 0000000000000000000000
# 	          6: 0000000000000000000000
# 	          7: 0000000000000000000000
# 	          8: 0000000000000000000000
# 	          9: 0000000000000000000000
# cc 00000000000000000000000000000101 Cache 1  w 0 r 1 data 0000000000000000 address 000100011
# 	br 10 br_adrs 000100010
# 	line 0100000000000000001000    lineBus 0000000000000000000000 | cpu_match? 0 bus_match? 0
# 	wh 0 rh 0 wm 0 rm 1
# 	w_bus 10 | ncpu 10 nbus 10
# 	cpu _wb 1 bus_wb 1
# 	abort 0
# 	out_cpu 0000000000001111 out_mem_cpu 0000000000001000 out_mem_bus 0000000000000000  out_bus 0000000000000000
# 	          0: 1000000000000000000001
# 	          1: 1000000000000000000010
# 	          2: 0000000000000000000000
# 	          3: 0100000000000000001000
# 	          4: 0000000000000000000000
# 	          5: 1000000000000000000011
# 	          6: 0000000000000000000000
# 	          7: 0000000000000000000000
# 	          8: 0000000000000000000000
# 	          9: 0000000000000000000000
# 		Mem
# 		          0 0000000000000001
# 		          1 0000000000000010
# 		          2 0000000000000000
# 		          3 0000000000000000
# 		          4 0000000000000000
# 		          5 0000000000000000
# 		          6 0000000000000000
# 		          7 0000000000000000
# 		          8 0000000000000000
# 		          9 0000000000000000
# 		         10 0000000000000000
# 		         11 0000000000000000
# 			 	 34 0000000000000111
# 			     35 0000000000001111
# 			    256 0000000000000000
# 			    257 0000000000000000
# cc 00000000000000000000000000000110 Cache 0  w 1 r 0 data 0000000000010000 address 000000000
# 	br 00 br_adrs 000000001
# 	line 1000000000000000000001    lineBus 1000000000000000000010 | cpu_match? 1 bus_match? 1
# 	wh 1 rh 0 wm 0 rm 0
# 	w_bus 00 | ncpu 01 nbus 00
# 	cpu _wb 0 bus_wb 0
# 	abort 0
# 	out_cpu 0000000000000001 out_mem_cpu 0000000000000001 out_mem_bus 0000000000000010  out_bus 0000000000000010
# 	          0: 1000000000000000000001
# 	          1: 1000000000000000000010
# 	          2: 1000010000000000000111
# 	          3: 0000000000000000000000
# 	          4: 1000000000000000000001
# 	          5: 0000000000000000000000
# 	          6: 0000000000000000000000
# 	          7: 0000000000000000000000
# 	          8: 0000000000000000000000
# 	          9: 0000000000000000000000
# cc 00000000000000000000000000000110 Cache 1  w 1 r 0 data 0000000000100000 address 000000001
# 	br 00 br_adrs 000000000
# 	line 1000000000000000000010    lineBus 1000000000000000000001 | cpu_match? 1 bus_match? 1
# 	wh 1 rh 0 wm 0 rm 0
# 	w_bus 00 | ncpu 01 nbus 00
# 	cpu _wb 0 bus_wb 0
# 	abort 0
# 	out_cpu 0000000000000010 out_mem_cpu 0000000000000010 out_mem_bus 0000000000000001  out_bus 0000000000000001
# 	          0: 1000000000000000000001
# 	          1: 1000000000000000000010
# 	          2: 0000000000000000000000
# 	          3: 1000010000000000001111
# 	          4: 0000000000000000000000
# 	          5: 1000000000000000000011
# 	          6: 0000000000000000000000
# 	          7: 0000000000000000000000
# 	          8: 0000000000000000000000
# 	          9: 0000000000000000000000
# 		Mem
# 		          0 0000000000000001
# 		          1 0000000000000010
# 		          2 0000000000000000
# 		          3 0000000000001000
# 		          4 0000000000000000
# 		          5 0000000000000000
# 		          6 0000000000000000
# 		          7 0000000000000000
# 		          8 0000000000000000
# 		          9 0000000000000000
# 		         10 0000000000000000
# 		         11 0000000000000000
# 			 	 34 0000000000000111
# 			     35 0000000000001111
# 			    256 0000000000000000
# 			    257 0000000000000000
# cc 00000000000000000000000000000111 Cache 0  w 1 r 0 data 0000000000100000 address 000000001
# 	br 01 br_adrs 000000000
# 	line 0000000000000000000010    lineBus 0100000000000000010000 | cpu_match? 0 bus_match? 1
# 	wh 0 rh 0 wm 1 rm 0
# 	w_bus 01 | ncpu 01 nbus 00
# 	cpu _wb 0 bus_wb 1
# 	abort 1
# 	out_cpu 0000000000100000 out_mem_cpu 0000000000000010 out_mem_bus 0000000000010000  out_bus 0000000000010000
# 	          0: 0100000000000000010000
# 	          1: 0000000000000000000010
# 	          2: 1000010000000000000111
# 	          3: 0000000000000000000000
# 	          4: 1000000000000000000001
# 	          5: 0000000000000000000000
# 	          6: 0000000000000000000000
# 	          7: 0000000000000000000000
# 	          8: 0000000000000000000000
# 	          9: 0000000000000000000000
# cc 00000000000000000000000000000111 Cache 1  w 1 r 0 data 0000000001000000 address 000000000
# 	br 01 br_adrs 000000001
# 	line 0000000000000000000001    lineBus 0100000000000000100000 | cpu_match? 0 bus_match? 1
# 	wh 0 rh 0 wm 1 rm 0
# 	w_bus 01 | ncpu 01 nbus 00
# 	cpu _wb 0 bus_wb 1
# 	abort 1
# 	out_cpu 0000000000010000 out_mem_cpu 0000000000000001 out_mem_bus 0000000000100000  out_bus 0000000000100000
# 	          0: 0000000000000000000001
# 	          1: 0100000000000000100000
# 	          2: 0000000000000000000000
# 	          3: 1000010000000000001111
# 	          4: 0000000000000000000000
# 	          5: 1000000000000000000011
# 	          6: 0000000000000000000000
# 	          7: 0000000000000000000000
# 	          8: 0000000000000000000000
# 	          9: 0000000000000000000000
# 		Mem
# 		          0 0000000000000001
# 		          1 0000000000000010
# 		          2 0000000000000000
# 		          3 0000000000001000
# 		          4 0000000000000000
# 		          5 0000000000000000
# 		          6 0000000000000000
# 		          7 0000000000000000
# 		          8 0000000000000000
# 		          9 0000000000000000
# 		         10 0000000000000000
# 		         11 0000000000000000
# 			 	 34 0000000000000111
# 			     35 0000000000001111
# 			    256 0000000000000000
# 			    257 0000000000000000
# cc 00000000000000000000000000001000 Cache 0  w 1 r 0 data 0000000000100001 address 000000001
# 	br 01 br_adrs 000000000
# 	line 0100000000000000100000    lineBus 0000000000000000010000 | cpu_match? 1 bus_match? 0
# 	wh 1 rh 0 wm 0 rm 0
# 	w_bus 01 | ncpu 01 nbus 00
# 	cpu _wb 0 bus_wb 1
# 	abort 0
# 	out_cpu 0000000000100000 out_mem_cpu 0000000000100000 out_mem_bus 0000000000010000  out_bus 0000000000010000
# 	          0: 0000000000000000010000
# 	          1: 0100000000000000100000
# 	          2: 1000010000000000000111
# 	          3: 0000000000000000000000
# 	          4: 1000000000000000000001
# 	          5: 0000000000000000000000
# 	          6: 0000000000000000000000
# 	          7: 0000000000000000000000
# 	          8: 0000000000000000000000
# 	          9: 0000000000000000000000
# cc 00000000000000000000000000001000 Cache 1  w 1 r 0 data 0000000001000001 address 000000000
# 	br 01 br_adrs 000000001
# 	line 0100000000000001000000    lineBus 0000000000000000100000 | cpu_match? 1 bus_match? 0
# 	wh 1 rh 0 wm 0 rm 0
# 	w_bus 01 | ncpu 01 nbus 00
# 	cpu _wb 0 bus_wb 1
# 	abort 0
# 	out_cpu 0000000000010000 out_mem_cpu 0000000001000000 out_mem_bus 0000000000100000  out_bus 0000000000100000
# 	          0: 0100000000000001000000
# 	          1: 0000000000000000100000
# 	          2: 0000000000000000000000
# 	          3: 1000010000000000001111
# 	          4: 0000000000000000000000
# 	          5: 1000000000000000000011
# 	          6: 0000000000000000000000
# 	          7: 0000000000000000000000
# 	          8: 0000000000000000000000
# 	          9: 0000000000000000000000
# 		Mem
# 		          0 0000000000010000
# 		          1 0000000000100000
# 		          2 0000000000000000
# 		          3 0000000000001000
# 		          4 0000000000000000
# 		          5 0000000000000000
# 		          6 0000000000000000
# 		          7 0000000000000000
# 		          8 0000000000000000
# 		          9 0000000000000000
# 		         10 0000000000000000
# 		         11 0000000000000000
# 			 	 34 0000000000000111
# 			     35 0000000000001111
# 			    256 0000000000000000
# 			    257 0000000000000000
# cc 00000000000000000000000000001001 Cache 0  w 1 r 0 data 1111111100000000 address 100000001
# 	br 01 br_adrs 100000000
# 	line 0100000000000000100001    lineBus 0000000000000000010000 | cpu_match? 0 bus_match? 0
# 	wh 0 rh 0 wm 1 rm 0
# 	w_bus 01 | ncpu 01 nbus 00
# 	cpu _wb 1 bus_wb 1
# 	abort 0
# 	out_cpu 0000000000000000 out_mem_cpu 0000000000100001 out_mem_bus 0000000000010000  out_bus 0000000000010000
# 	          0: 0000000000000000010000
# 	          1: 0100000000000000100001
# 	          2: 1000010000000000000111
# 	          3: 0000000000000000000000
# 	          4: 1000000000000000000001
# 	          5: 0000000000000000000000
# 	          6: 0000000000000000000000
# 	          7: 0000000000000000000000
# 	          8: 0000000000000000000000
# 	          9: 0000000000000000000000
# cc 00000000000000000000000000001001 Cache 1  w 1 r 0 data 0000000011111111 address 100000000
# 	br 01 br_adrs 100000001
# 	line 0100000000000001000001    lineBus 0000000000000000100000 | cpu_match? 0 bus_match? 0
# 	wh 0 rh 0 wm 1 rm 0
# 	w_bus 01 | ncpu 01 nbus 00
# 	cpu _wb 1 bus_wb 1
# 	abort 0
# 	out_cpu 0000000000000000 out_mem_cpu 0000000001000001 out_mem_bus 0000000000100000  out_bus 0000000000100000
# 	          0: 0100000000000001000001
# 	          1: 0000000000000000100000
# 	          2: 0000000000000000000000
# 	          3: 1000010000000000001111
# 	          4: 0000000000000000000000
# 	          5: 1000000000000000000011
# 	          6: 0000000000000000000000
# 	          7: 0000000000000000000000
# 	          8: 0000000000000000000000
# 	          9: 0000000000000000000000
# 		Mem
# 		          0 0000000000010000
# 		          1 0000000000100000
# 		          2 0000000000000000
# 		          3 0000000000001000
# 		          4 0000000000000000
# 		          5 0000000000000000
# 		          6 0000000000000000
# 		          7 0000000000000000
# 		          8 0000000000000000
# 		          9 0000000000000000
# 		         10 0000000000000000
# 		         11 0000000000000000
# 			 	 34 0000000000000111
# 			     35 0000000000001111
# 			    256 0000000000000000
# 			    257 0000000000000000
# cc 00000000000000000000000000001010 Cache 0  w 1 r 0 data 1111111100000001 address 010000001
# 	br 01 br_adrs 010000000
# 	line 0110001111111100000000    lineBus 0000000000000000010000 | cpu_match? 0 bus_match? 0
# 	wh 0 rh 0 wm 1 rm 0
# 	w_bus 01 | ncpu 01 nbus 00
# 	cpu _wb 1 bus_wb 1
# 	abort 0
# 	out_cpu 0000000000000000 out_mem_cpu 1111111100000000 out_mem_bus 0000000000010000  out_bus 0000000000010000
# 	          0: 0000000000000000010000
# 	          1: 0110001111111100000000
# 	          2: 1000010000000000000111
# 	          3: 0000000000000000000000
# 	          4: 1000000000000000000001
# 	          5: 0000000000000000000000
# 	          6: 0000000000000000000000
# 	          7: 0000000000000000000000
# 	          8: 0000000000000000000000
# 	          9: 0000000000000000000000
# cc 00000000000000000000000000001010 Cache 1  w 1 r 0 data 1000000011111111 address 010000000
# 	br 01 br_adrs 010000001
# 	line 0110000000000011111111    lineBus 0000000000000000100000 | cpu_match? 0 bus_match? 0
# 	wh 0 rh 0 wm 1 rm 0
# 	w_bus 01 | ncpu 01 nbus 00
# 	cpu _wb 1 bus_wb 1
# 	abort 0
# 	out_cpu 0000000000000000 out_mem_cpu 0000000011111111 out_mem_bus 0000000000100000  out_bus 0000000000100000
# 	          0: 0110000000000011111111
# 	          1: 0000000000000000100000
# 	          2: 0000000000000000000000
# 	          3: 1000010000000000001111
# 	          4: 0000000000000000000000
# 	          5: 1000000000000000000011
# 	          6: 0000000000000000000000
# 	          7: 0000000000000000000000
# 	          8: 0000000000000000000000
# 	          9: 0000000000000000000000
# 		Mem
# 		          0 0000000001000001
# 		          1 0000000000100000
# 		          2 0000000000000000
# 		          3 0000000000001000
# 		          4 0000000000000000
# 		          5 0000000000000000
# 		          6 0000000000000000
# 		          7 0000000000000000
# 		          8 0000000000000000
# 		          9 0000000000000000
# 		         10 0000000000000000
# 		         11 0000000000000000
# 			 	 34 0000000000000111
# 			     35 0000000000001111
# 			    256 0000000000000000
# 			    257 0000000000000000
# cc 00000000000000000000000000001011 Cache 0  w x r x data xxxxxxxxxxxxxxxx address xxxxxxxxx
# 	br 01 br_adrs xxxxxxxxx
# 	line xxxxxxxxxxxxxxxxxxxxxx    lineBus xxxxxxxxxxxxxxxxxxxxxx | cpu_match? x bus_match? x
# 	wh x rh x wm x rm x
# 	w_bus 01 | ncpu 01 nbus 00
# 	cpu _wb 1 bus_wb 1
# 	abort x
# 	out_cpu xxxxxxxxxxxxxxxx out_mem_cpu xxxxxxxxxxxxxxxx out_mem_bus xxxxxxxxxxxxxxxx  out_bus xxxxxxxxxxxxxxxx
# 	          0: 0000000000000000010000
# 	          1: 0101001111111100000001
# 	          2: 1000010000000000000111
# 	          3: 0000000000000000000000
# 	          4: 1000000000000000000001
# 	          5: 0000000000000000000000
# 	          6: 0000000000000000000000
# 	          7: 0000000000000000000000
# 	          8: 0000000000000000000000
# 	          9: 0000000000000000000000
# cc 00000000000000000000000000001011 Cache 1  w x r x data xxxxxxxxxxxxxxxx address xxxxxxxxx
# 	br 01 br_adrs xxxxxxxxx
# 	line xxxxxxxxxxxxxxxxxxxxxx    lineBus xxxxxxxxxxxxxxxxxxxxxx | cpu_match? x bus_match? x
# 	wh x rh x wm x rm x
# 	w_bus 01 | ncpu 01 nbus 00
# 	cpu _wb 1 bus_wb 1
# 	abort x
# 	out_cpu xxxxxxxxxxxxxxxx out_mem_cpu xxxxxxxxxxxxxxxx out_mem_bus xxxxxxxxxxxxxxxx  out_bus xxxxxxxxxxxxxxxx
# 	          0: 0101001000000011111111
# 	          1: 0000000000000000100000
# 	          2: 0000000000000000000000
# 	          3: 1000010000000000001111
# 	          4: 0000000000000000000000
# 	          5: 1000000000000000000011
# 	          6: 0000000000000000000000
# 	          7: 0000000000000000000000
# 	          8: 0000000000000000000000
# 	          9: 0000000000000000000000
# 		Mem
# 		          0 0000000000010000
# 		          1 0000000000100000
# 		          2 0000000000000000
# 		          3 0000000000001000
# 		          4 0000000000000000
# 		          5 0000000000000000
# 		          6 0000000000000000
# 		          7 0000000000000000
# 		          8 0000000000000000
# 		          9 0000000000000000
# 		         10 0000000000000000
# 		         11 0000000000000000
# 			 	 34 0000000000000111
# 			     35 0000000000001111
# 			    256 0000000011111111
# 			    257 1111111100000000
