verilog repo
============

Various verilog code. Just for learning, testing and fun :)
