0 0 7000000 7000000
source 0 0 0 0
num sink 19
1 1200000 1300000 35
2 4000000 1200000 35
3 1300000 3800000 35
4 3700000 3300000 35
5 4200000 3300000 35
6 4000000 5200000 35
7 1300000 6800000 35
8 4700000 5300000 35
9 1800000 3100000 35
10 4500000 1260000 35
11 2300000 3750000 35
13 4400000 3986000 35
14 4110000 5723000 35
15 1234000 5678000 35
16 1470000 1530000 35
17 6400000 3505000 35
18 2401000 1330000 35
19 4550000 5200000 35
20 6500000 6800000 35
num wirelib 2
0 0.0001 0.0002
1 0.0003 0.00016
num buflib 1
0 clkinv0.subckt 1 35 80 61.2
simulation vdd 1 1.2
limit slew 100
limit cap 5000
num blockage 8
1000 1000 1000000 2800000
1000 3000000 1800000 3400000
1000 3500000 1000000 4800000
2500000 2800000 3500000 4800000
6000000 5200000 7000000 6400000
4800000 1000000 5600000	2000000
2800000 5000 3200000 1800000	
3800000 3800000 4300000 4300000
