# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../And_Gate.srcs/sources_1/new/And_Gate.vhd" \

# Do not sort compile order
nosort
