INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 13:58:29 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 buffer47/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Destination:            buffer36/dataReg_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.200ns  (clk rise@9.200ns - clk rise@0.000ns)
  Data Path Delay:        8.185ns  (logic 2.378ns (29.054%)  route 5.807ns (70.946%))
  Logic Levels:           23  (CARRY4=9 LUT2=1 LUT3=1 LUT4=1 LUT6=11)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.683 - 9.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1684, unset)         0.508     0.508    buffer47/clk
    SLICE_X16Y91         FDRE                                         r  buffer47/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y91         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer47/outs_reg[0]/Q
                         net (fo=2, routed)           0.405     1.167    addi12/Q[0]
    SLICE_X14Y93         LUT2 (Prop_lut2_I1_O)        0.043     1.210 r  addi12/Memory[1][6]_i_21/O
                         net (fo=1, routed)           0.000     1.210    addi12/Memory[1][6]_i_21_n_0
    SLICE_X14Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.448 r  addi12/Memory_reg[1][6]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.448    addi12/Memory_reg[1][6]_i_13_n_0
    SLICE_X14Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.498 r  addi12/Memory_reg[1][6]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.498    addi12/Memory_reg[1][6]_i_12_n_0
    SLICE_X14Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.548 r  addi12/Memory_reg[3][0]_i_104/CO[3]
                         net (fo=1, routed)           0.000     1.548    addi12/Memory_reg[3][0]_i_104_n_0
    SLICE_X14Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     1.700 r  addi12/Memory_reg[3][0]_i_103/O[1]
                         net (fo=1, routed)           0.357     2.058    addi16/Memory_reg[3][0]_i_13_2[13]
    SLICE_X13Y96         LUT6 (Prop_lut6_I5_O)        0.121     2.179 r  addi16/Memory[3][0]_i_87/O
                         net (fo=1, routed)           0.000     2.179    addi16/Memory[3][0]_i_87_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     2.366 r  addi16/Memory_reg[3][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.366    addi16/Memory_reg[3][0]_i_34_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.415 r  addi16/Memory_reg[3][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.415    addi16/Memory_reg[3][0]_i_30_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.464 r  addi16/Memory_reg[3][0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.464    addi16/Memory_reg[3][0]_i_19_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     2.617 r  addi16/Memory_reg[3][0]_i_15/O[1]
                         net (fo=3, routed)           0.434     3.051    cmpi3/Memory_reg[2][0]_i_2_0[25]
    SLICE_X11Y98         LUT6 (Prop_lut6_I3_O)        0.119     3.170 r  cmpi3/Memory[2][0]_i_7/O
                         net (fo=1, routed)           0.000     3.170    cmpi3/Memory[2][0]_i_7_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.266     3.436 r  cmpi3/Memory_reg[2][0]_i_2/CO[2]
                         net (fo=8, routed)           0.739     4.175    buffer97/fifo/result[0]
    SLICE_X7Y80          LUT3 (Prop_lut3_I0_O)        0.123     4.298 r  buffer97/fifo/Head[1]_i_5__0/O
                         net (fo=4, routed)           0.290     4.588    buffer21/buffer97_outs
    SLICE_X8Y80          LUT6 (Prop_lut6_I4_O)        0.043     4.631 f  buffer21/Head[0]_i_2__3/O
                         net (fo=7, routed)           0.327     4.959    fork30/control/generateBlocks[1].regblock/buffer100_outs_ready
    SLICE_X10Y80         LUT6 (Prop_lut6_I4_O)        0.043     5.002 f  fork30/control/generateBlocks[1].regblock/i___2_i_7/O
                         net (fo=1, routed)           0.258     5.260    fork28/control/generateBlocks[2].regblock/join_inputs/Memory[0][31]_i_3_0
    SLICE_X15Y80         LUT6 (Prop_lut6_I5_O)        0.043     5.303 f  fork28/control/generateBlocks[2].regblock/i___2_i_5/O
                         net (fo=2, routed)           0.343     5.645    fork27/control/generateBlocks[0].regblock/Full_reg_1
    SLICE_X20Y81         LUT6 (Prop_lut6_I4_O)        0.043     5.688 f  fork27/control/generateBlocks[0].regblock/join_inputs/Memory[0][31]_i_3/O
                         net (fo=5, routed)           0.547     6.235    fork16/control/generateBlocks[2].regblock/buffer91_outs_ready
    SLICE_X27Y81         LUT4 (Prop_lut4_I2_O)        0.051     6.286 r  fork16/control/generateBlocks[2].regblock/fullReg_i_20/O
                         net (fo=1, routed)           0.220     6.506    fork16/control/generateBlocks[2].regblock/fullReg_i_20_n_0
    SLICE_X27Y81         LUT6 (Prop_lut6_I0_O)        0.129     6.635 r  fork16/control/generateBlocks[2].regblock/fullReg_i_19/O
                         net (fo=1, routed)           0.246     6.881    buffer38/control/fullReg_i_9
    SLICE_X26Y83         LUT6 (Prop_lut6_I2_O)        0.043     6.924 r  buffer38/control/fullReg_i_17/O
                         net (fo=1, routed)           0.302     7.225    fork15/control/generateBlocks[2].regblock/fullReg_i_3__23_3
    SLICE_X22Y83         LUT6 (Prop_lut6_I5_O)        0.043     7.268 r  fork15/control/generateBlocks[2].regblock/fullReg_i_9/O
                         net (fo=1, routed)           0.418     7.687    buffer38/control/outs_reg[0]_21
    SLICE_X29Y85         LUT6 (Prop_lut6_I4_O)        0.043     7.730 f  buffer38/control/fullReg_i_3__23/O
                         net (fo=24, routed)          0.401     8.131    buffer38/control/outputValid_reg_2
    SLICE_X40Y86         LUT6 (Prop_lut6_I1_O)        0.043     8.174 r  buffer38/control/dataReg[31]_i_1__2/O
                         net (fo=32, routed)          0.519     8.693    buffer36/dataReg_reg[0]_0[0]
    SLICE_X41Y96         FDRE                                         r  buffer36/dataReg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.200     9.200 r  
                                                      0.000     9.200 r  clk (IN)
                         net (fo=1684, unset)         0.483     9.683    buffer36/clk
    SLICE_X41Y96         FDRE                                         r  buffer36/dataReg_reg[17]/C
                         clock pessimism              0.000     9.683    
                         clock uncertainty           -0.035     9.647    
    SLICE_X41Y96         FDRE (Setup_fdre_C_CE)      -0.194     9.453    buffer36/dataReg_reg[17]
  -------------------------------------------------------------------
                         required time                          9.453    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                  0.761    




