{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530482534244 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530482534260 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 01 19:02:14 2018 " "Processing started: Sun Jul 01 19:02:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530482534260 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530482534260 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bombaNova -c bombaNova " "Command: quartus_map --read_settings_files=on --write_settings_files=off bombaNova -c bombaNova" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530482534260 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530482534667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador1bit-registra " "Found design unit 1: Registrador1bit-registra" {  } { { "Registrador1bit.vhd" "" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/Registrador1bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530482535244 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registrador1bit " "Found entity 1: Registrador1bit" {  } { { "Registrador1bit.vhd" "" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/Registrador1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530482535244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530482535244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter3bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter3bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter3bits-conta " "Found design unit 1: counter3bits-conta" {  } { { "counter3bits.vhd" "" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/counter3bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530482535244 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter3bits " "Found entity 1: counter3bits" {  } { { "counter3bits.vhd" "" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/counter3bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530482535244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530482535244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divider-arc_Divider " "Found design unit 1: Divider-arc_Divider" {  } { { "Divider.vhd" "" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/Divider.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530482535244 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Found entity 1: Divider" {  } { { "Divider.vhd" "" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/Divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530482535244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530482535244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bombanova.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bombanova.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bombaNova-boom " "Found design unit 1: bombaNova-boom" {  } { { "bombaNova.vhd" "" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/bombaNova.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530482535260 ""} { "Info" "ISGN_ENTITY_NAME" "1 bombaNova " "Found entity 1: bombaNova" {  } { { "bombaNova.vhd" "" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/bombaNova.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530482535260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530482535260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxbomba.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxbomba.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxbomba-mux " "Found design unit 1: muxbomba-mux" {  } { { "muxbomba.vhd" "" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/muxbomba.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530482535260 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxbomba " "Found entity 1: muxbomba" {  } { { "muxbomba.vhd" "" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/muxbomba.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530482535260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530482535260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Seg7-mostra " "Found design unit 1: Seg7-mostra" {  } { { "Seg7.vhd" "" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/Seg7.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530482535260 ""} { "Info" "ISGN_ENTITY_NAME" "1 Seg7 " "Found entity 1: Seg7" {  } { { "Seg7.vhd" "" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/Seg7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530482535260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530482535260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regis4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regis4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regis4-daniela " "Found design unit 1: regis4-daniela" {  } { { "regis4.vhd" "" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/regis4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530482535260 ""} { "Info" "ISGN_ENTITY_NAME" "1 regis4 " "Found entity 1: regis4" {  } { { "regis4.vhd" "" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/regis4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530482535260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530482535260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter4bits-conta " "Found design unit 1: counter4bits-conta" {  } { { "counter4bits.vhd" "" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/counter4bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530482535260 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter4bits " "Found entity 1: counter4bits" {  } { { "counter4bits.vhd" "" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/counter4bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530482535260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530482535260 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bombaNova " "Elaborating entity \"bombaNova\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1530482535307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regis4 regis4:defuser " "Elaborating entity \"regis4\" for hierarchy \"regis4:defuser\"" {  } { { "bombaNova.vhd" "defuser" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/bombaNova.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530482535307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador1bit regis4:defuser\|Registrador1bit:regis00 " "Elaborating entity \"Registrador1bit\" for hierarchy \"regis4:defuser\|Registrador1bit:regis00\"" {  } { { "regis4.vhd" "regis00" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/regis4.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530482535307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divider Divider:DiviMaster " "Elaborating entity \"Divider\" for hierarchy \"Divider:DiviMaster\"" {  } { { "bombaNova.vhd" "DiviMaster" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/bombaNova.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530482535322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxbomba muxbomba:mux " "Elaborating entity \"muxbomba\" for hierarchy \"muxbomba:mux\"" {  } { { "bombaNova.vhd" "mux" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/bombaNova.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530482535322 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c muxbomba.vhd(18) " "Inferred latch for \"c\" at muxbomba.vhd(18)" {  } { { "muxbomba.vhd" "" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/muxbomba.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530482535322 "|bombaNova|muxbomba:mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter4bits counter4bits:contaSeg1 " "Elaborating entity \"counter4bits\" for hierarchy \"counter4bits:contaSeg1\"" {  } { { "bombaNova.vhd" "contaSeg1" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/bombaNova.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530482535322 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hasLoad counter4bits.vhd(30) " "VHDL Process Statement warning at counter4bits.vhd(30): signal \"hasLoad\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter4bits.vhd" "" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/counter4bits.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530482535322 "|bombaNova|counter4bits:contaSeg1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load counter4bits.vhd(31) " "VHDL Process Statement warning at counter4bits.vhd(31): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter4bits.vhd" "" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/counter4bits.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530482535322 "|bombaNova|counter4bits:contaSeg1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seg7 Seg7:mostraSeg1 " "Elaborating entity \"Seg7\" for hierarchy \"Seg7:mostraSeg1\"" {  } { { "bombaNova.vhd" "mostraSeg1" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/bombaNova.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530482535322 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[0\] Seg7.vhd(19) " "Inferred latch for \"display\[0\]\" at Seg7.vhd(19)" {  } { { "Seg7.vhd" "" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/Seg7.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530482535322 "|bombaNova|Seg7:mostraSeg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[1\] Seg7.vhd(19) " "Inferred latch for \"display\[1\]\" at Seg7.vhd(19)" {  } { { "Seg7.vhd" "" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/Seg7.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530482535322 "|bombaNova|Seg7:mostraSeg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[2\] Seg7.vhd(19) " "Inferred latch for \"display\[2\]\" at Seg7.vhd(19)" {  } { { "Seg7.vhd" "" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/Seg7.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530482535322 "|bombaNova|Seg7:mostraSeg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[3\] Seg7.vhd(19) " "Inferred latch for \"display\[3\]\" at Seg7.vhd(19)" {  } { { "Seg7.vhd" "" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/Seg7.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530482535322 "|bombaNova|Seg7:mostraSeg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[4\] Seg7.vhd(19) " "Inferred latch for \"display\[4\]\" at Seg7.vhd(19)" {  } { { "Seg7.vhd" "" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/Seg7.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530482535322 "|bombaNova|Seg7:mostraSeg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[5\] Seg7.vhd(19) " "Inferred latch for \"display\[5\]\" at Seg7.vhd(19)" {  } { { "Seg7.vhd" "" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/Seg7.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530482535322 "|bombaNova|Seg7:mostraSeg1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[6\] Seg7.vhd(19) " "Inferred latch for \"display\[6\]\" at Seg7.vhd(19)" {  } { { "Seg7.vhd" "" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/Seg7.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530482535322 "|bombaNova|Seg7:mostraSeg1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter3bits counter3bits:contaSeg2 " "Elaborating entity \"counter3bits\" for hierarchy \"counter3bits:contaSeg2\"" {  } { { "bombaNova.vhd" "contaSeg2" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/bombaNova.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530482535338 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hasLoad counter3bits.vhd(25) " "VHDL Process Statement warning at counter3bits.vhd(25): signal \"hasLoad\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter3bits.vhd" "" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/counter3bits.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530482535338 "|bombaNova|counter3bits:contaSeg2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load counter3bits.vhd(26) " "VHDL Process Statement warning at counter3bits.vhd(26): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counter3bits.vhd" "" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/counter3bits.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1530482535338 "|bombaNova|counter3bits:contaSeg2"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Seg7:mostraAuxiliar\|display\[4\] " "LATCH primitive \"Seg7:mostraAuxiliar\|display\[4\]\" is permanently disabled" {  } { { "Seg7.vhd" "" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/Seg7.vhd" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530482535712 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Seg7:mostraAuxiliar\|display\[4\] " "LATCH primitive \"Seg7:mostraAuxiliar\|display\[4\]\" is permanently disabled" {  } { { "Seg7.vhd" "" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/Seg7.vhd" 19 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530482535744 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "muxbomba:mux\|c " "LATCH primitive \"muxbomba:mux\|c\" is permanently enabled" {  } { { "muxbomba.vhd" "" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/muxbomba.vhd" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1530482535759 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "muxbomba:mux\|c~synth " "Found clock multiplexer muxbomba:mux\|c~synth" {  } { { "muxbomba.vhd" "" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/muxbomba.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1530482535884 "|bombaNova|muxbomba:mux|c"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1530482535884 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1530482536602 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter4bits:contaSeg1\|count\[1\] counter4bits:contaSeg1\|count\[1\]~_emulated counter4bits:contaSeg1\|count\[1\]~1 " "Register \"counter4bits:contaSeg1\|count\[1\]\" is converted into an equivalent circuit using register \"counter4bits:contaSeg1\|count\[1\]~_emulated\" and latch \"counter4bits:contaSeg1\|count\[1\]~1\"" {  } { { "counter4bits.vhd" "" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/counter4bits.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1530482536695 "|bombaNova|counter4bits:contaSeg1|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter4bits:contaSeg1\|count\[2\] counter4bits:contaSeg1\|count\[2\]~_emulated counter4bits:contaSeg1\|count\[2\]~5 " "Register \"counter4bits:contaSeg1\|count\[2\]\" is converted into an equivalent circuit using register \"counter4bits:contaSeg1\|count\[2\]~_emulated\" and latch \"counter4bits:contaSeg1\|count\[2\]~5\"" {  } { { "counter4bits.vhd" "" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/counter4bits.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1530482536695 "|bombaNova|counter4bits:contaSeg1|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter4bits:contaSeg1\|count\[3\] counter4bits:contaSeg1\|count\[3\]~_emulated counter4bits:contaSeg1\|count\[3\]~9 " "Register \"counter4bits:contaSeg1\|count\[3\]\" is converted into an equivalent circuit using register \"counter4bits:contaSeg1\|count\[3\]~_emulated\" and latch \"counter4bits:contaSeg1\|count\[3\]~9\"" {  } { { "counter4bits.vhd" "" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/counter4bits.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1530482536695 "|bombaNova|counter4bits:contaSeg1|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter4bits:contaSeg1\|count\[0\] counter4bits:contaSeg1\|count\[0\]~_emulated counter4bits:contaSeg1\|count\[0\]~13 " "Register \"counter4bits:contaSeg1\|count\[0\]\" is converted into an equivalent circuit using register \"counter4bits:contaSeg1\|count\[0\]~_emulated\" and latch \"counter4bits:contaSeg1\|count\[0\]~13\"" {  } { { "counter4bits.vhd" "" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/counter4bits.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1530482536695 "|bombaNova|counter4bits:contaSeg1|count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter3bits:contaSeg2\|count\[1\] counter3bits:contaSeg2\|count\[1\]~_emulated counter3bits:contaSeg2\|count\[1\]~1 " "Register \"counter3bits:contaSeg2\|count\[1\]\" is converted into an equivalent circuit using register \"counter3bits:contaSeg2\|count\[1\]~_emulated\" and latch \"counter3bits:contaSeg2\|count\[1\]~1\"" {  } { { "counter3bits.vhd" "" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/counter3bits.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1530482536695 "|bombaNova|counter3bits:contaSeg2|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter3bits:contaSeg2\|count\[2\] counter3bits:contaSeg2\|count\[2\]~_emulated counter3bits:contaSeg2\|count\[2\]~5 " "Register \"counter3bits:contaSeg2\|count\[2\]\" is converted into an equivalent circuit using register \"counter3bits:contaSeg2\|count\[2\]~_emulated\" and latch \"counter3bits:contaSeg2\|count\[2\]~5\"" {  } { { "counter3bits.vhd" "" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/counter3bits.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1530482536695 "|bombaNova|counter3bits:contaSeg2|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter3bits:contaSeg2\|count\[3\] counter3bits:contaSeg2\|count\[3\]~_emulated counter3bits:contaSeg2\|count\[3\]~9 " "Register \"counter3bits:contaSeg2\|count\[3\]\" is converted into an equivalent circuit using register \"counter3bits:contaSeg2\|count\[3\]~_emulated\" and latch \"counter3bits:contaSeg2\|count\[3\]~9\"" {  } { { "counter3bits.vhd" "" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/counter3bits.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1530482536695 "|bombaNova|counter3bits:contaSeg2|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter3bits:contaSeg2\|count\[0\] counter3bits:contaSeg2\|count\[0\]~_emulated counter3bits:contaSeg2\|count\[0\]~13 " "Register \"counter3bits:contaSeg2\|count\[0\]\" is converted into an equivalent circuit using register \"counter3bits:contaSeg2\|count\[0\]~_emulated\" and latch \"counter3bits:contaSeg2\|count\[0\]~13\"" {  } { { "counter3bits.vhd" "" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/counter3bits.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1530482536695 "|bombaNova|counter3bits:contaSeg2|count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter4bits:contaMin1\|count\[1\] counter4bits:contaMin1\|count\[1\]~_emulated counter4bits:contaMin1\|count\[1\]~1 " "Register \"counter4bits:contaMin1\|count\[1\]\" is converted into an equivalent circuit using register \"counter4bits:contaMin1\|count\[1\]~_emulated\" and latch \"counter4bits:contaMin1\|count\[1\]~1\"" {  } { { "counter4bits.vhd" "" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/counter4bits.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1530482536695 "|bombaNova|counter4bits:contaMin1|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter4bits:contaMin1\|count\[2\] counter4bits:contaMin1\|count\[2\]~_emulated counter4bits:contaMin1\|count\[2\]~5 " "Register \"counter4bits:contaMin1\|count\[2\]\" is converted into an equivalent circuit using register \"counter4bits:contaMin1\|count\[2\]~_emulated\" and latch \"counter4bits:contaMin1\|count\[2\]~5\"" {  } { { "counter4bits.vhd" "" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/counter4bits.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1530482536695 "|bombaNova|counter4bits:contaMin1|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter4bits:contaMin1\|count\[3\] counter4bits:contaMin1\|count\[3\]~_emulated counter4bits:contaMin1\|count\[3\]~9 " "Register \"counter4bits:contaMin1\|count\[3\]\" is converted into an equivalent circuit using register \"counter4bits:contaMin1\|count\[3\]~_emulated\" and latch \"counter4bits:contaMin1\|count\[3\]~9\"" {  } { { "counter4bits.vhd" "" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/counter4bits.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1530482536695 "|bombaNova|counter4bits:contaMin1|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter4bits:contaMin1\|count\[0\] counter4bits:contaMin1\|count\[0\]~_emulated counter4bits:contaMin1\|count\[0\]~13 " "Register \"counter4bits:contaMin1\|count\[0\]\" is converted into an equivalent circuit using register \"counter4bits:contaMin1\|count\[0\]~_emulated\" and latch \"counter4bits:contaMin1\|count\[0\]~13\"" {  } { { "counter4bits.vhd" "" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/counter4bits.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1530482536695 "|bombaNova|counter4bits:contaMin1|count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter4bits:contaMin2\|count\[1\] counter4bits:contaMin2\|count\[1\]~_emulated counter4bits:contaMin2\|count\[1\]~1 " "Register \"counter4bits:contaMin2\|count\[1\]\" is converted into an equivalent circuit using register \"counter4bits:contaMin2\|count\[1\]~_emulated\" and latch \"counter4bits:contaMin2\|count\[1\]~1\"" {  } { { "counter4bits.vhd" "" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/counter4bits.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1530482536695 "|bombaNova|counter4bits:contaMin2|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter4bits:contaMin2\|count\[2\] counter4bits:contaMin2\|count\[2\]~_emulated counter4bits:contaMin2\|count\[2\]~5 " "Register \"counter4bits:contaMin2\|count\[2\]\" is converted into an equivalent circuit using register \"counter4bits:contaMin2\|count\[2\]~_emulated\" and latch \"counter4bits:contaMin2\|count\[2\]~5\"" {  } { { "counter4bits.vhd" "" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/counter4bits.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1530482536695 "|bombaNova|counter4bits:contaMin2|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter4bits:contaMin2\|count\[3\] counter4bits:contaMin2\|count\[3\]~_emulated counter4bits:contaMin2\|count\[3\]~9 " "Register \"counter4bits:contaMin2\|count\[3\]\" is converted into an equivalent circuit using register \"counter4bits:contaMin2\|count\[3\]~_emulated\" and latch \"counter4bits:contaMin2\|count\[3\]~9\"" {  } { { "counter4bits.vhd" "" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/counter4bits.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1530482536695 "|bombaNova|counter4bits:contaMin2|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter4bits:contaMin2\|count\[0\] counter4bits:contaMin2\|count\[0\]~_emulated counter4bits:contaMin2\|count\[0\]~13 " "Register \"counter4bits:contaMin2\|count\[0\]\" is converted into an equivalent circuit using register \"counter4bits:contaMin2\|count\[0\]~_emulated\" and latch \"counter4bits:contaMin2\|count\[0\]~13\"" {  } { { "counter4bits.vhd" "" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/counter4bits.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1530482536695 "|bombaNova|counter4bits:contaMin2|count[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1530482536695 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "displayAux\[4\] VCC " "Pin \"displayAux\[4\]\" is stuck at VCC" {  } { { "bombaNova.vhd" "" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/bombaNova.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530482536960 "|bombaNova|displayAux[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1530482536960 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1530482537241 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1530482537475 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530482537475 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fios\[3\] " "No output dependent on input pin \"fios\[3\]\"" {  } { { "bombaNova.vhd" "" { Text "C:/Users/Rafael/Documents/bombaNovaFinal/bombaNova.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530482537569 "|bombaNova|fios[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1530482537569 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "776 " "Implemented 776 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1530482537569 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1530482537569 ""} { "Info" "ICUT_CUT_TM_LCELLS" "715 " "Implemented 715 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1530482537569 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1530482537569 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "494 " "Peak virtual memory: 494 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530482537600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 01 19:02:17 2018 " "Processing ended: Sun Jul 01 19:02:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530482537600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530482537600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530482537600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530482537600 ""}
