{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1580030659114 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1580030659114 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "8b_rca 10M08SAU169C8G " "Selected device 10M08SAU169C8G for design \"8b_rca\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1580030659119 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1580030659145 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1580030659145 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1580030659216 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1580030659221 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1580030659316 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8GES " "Device 10M08SAU169C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1580030659322 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAU169C8G " "Device 10M04SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1580030659322 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAU169C8G " "Device 10M16SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1580030659322 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1580030659322 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ G1 " "Pin ~ALTERA_TMS~ is reserved at location G1" {  } { { "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/8b_rca/quartus_project/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1580030659323 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/8b_rca/quartus_project/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1580030659323 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ F5 " "Pin ~ALTERA_TDI~ is reserved at location F5" {  } { { "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/8b_rca/quartus_project/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1580030659323 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ F6 " "Pin ~ALTERA_TDO~ is reserved at location F6" {  } { { "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/8b_rca/quartus_project/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1580030659323 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ D7 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location D7" {  } { { "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/8b_rca/quartus_project/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1580030659323 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E7 " "Pin ~ALTERA_nCONFIG~ is reserved at location E7" {  } { { "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/8b_rca/quartus_project/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1580030659323 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ C4 " "Pin ~ALTERA_nSTATUS~ is reserved at location C4" {  } { { "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/8b_rca/quartus_project/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1580030659323 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ C5 " "Pin ~ALTERA_CONF_DONE~ is reserved at location C5" {  } { { "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/8b_rca/quartus_project/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1580030659323 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1580030659323 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1580030659324 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1580030659324 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1580030659324 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1580030659324 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1580030659325 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 26 " "No exact pin location assignment(s) for 1 pins of 26 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1580030659427 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "8b_rca.sdc " "Synopsys Design Constraints File file not found: '8b_rca.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1580030659563 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1580030659563 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1580030659563 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1580030659564 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1580030659564 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1580030659564 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1580030659564 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1580030659566 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1580030659566 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1580030659566 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1580030659566 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1580030659566 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1580030659567 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1580030659567 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1580030659567 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1580030659567 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1580030659567 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1580030659567 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1580030659570 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1580030659570 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1580030659570 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 2 6 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1580030659571 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 6 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1580030659571 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 4 12 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1580030659571 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 30 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1580030659571 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 11 5 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 11 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1580030659571 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 22 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1580030659571 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 12 16 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1580030659571 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1580030659571 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1580030659571 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580030659580 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1580030659583 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1580030659958 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580030659977 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1580030659985 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1580030660056 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580030660056 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1580030660361 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X21_Y0 X31_Y12 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y0 to location X31_Y12" {  } { { "loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/8b_rca/quartus_project/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y0 to location X31_Y12"} { { 12 { 0 ""} 21 0 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1580030660588 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1580030660588 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1580030660609 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1580030660609 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1580030660609 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580030660611 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1580030660767 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1580030660773 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1580030660911 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1580030660911 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1580030661105 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580030661419 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "17 MAX 10 " "17 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a\[7\] 3.3-V LVTTL H13 " "Pin a\[7\] uses I/O standard 3.3-V LVTTL at H13" {  } { { "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { a[7] } } } { "y:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "y:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a\[7\]" } } } } { "8b_rca.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/8b_rca/quartus_project/8b_rca.bdf" { { 248 280 448 264 "a" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/8b_rca/quartus_project/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580030661504 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "b\[7\] 3.3-V LVTTL F1 " "Pin b\[7\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { b[7] } } } { "y:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "y:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b\[7\]" } } } } { "8b_rca.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/8b_rca/quartus_project/8b_rca.bdf" { { 280 280 448 296 "b" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/8b_rca/quartus_project/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580030661504 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a\[6\] 3.3-V LVTTL H10 " "Pin a\[6\] uses I/O standard 3.3-V LVTTL at H10" {  } { { "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { a[6] } } } { "y:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "y:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a\[6\]" } } } } { "8b_rca.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/8b_rca/quartus_project/8b_rca.bdf" { { 248 280 448 264 "a" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/8b_rca/quartus_project/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580030661504 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "b\[6\] 3.3-V LVTTL E4 " "Pin b\[6\] uses I/O standard 3.3-V LVTTL at E4" {  } { { "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { b[6] } } } { "y:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "y:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b\[6\]" } } } } { "8b_rca.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/8b_rca/quartus_project/8b_rca.bdf" { { 280 280 448 296 "b" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/8b_rca/quartus_project/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580030661504 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a\[5\] 3.3-V LVTTL J10 " "Pin a\[5\] uses I/O standard 3.3-V LVTTL at J10" {  } { { "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { a[5] } } } { "y:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "y:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a\[5\]" } } } } { "8b_rca.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/8b_rca/quartus_project/8b_rca.bdf" { { 248 280 448 264 "a" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/8b_rca/quartus_project/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580030661504 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "b\[5\] 3.3-V LVTTL H8 " "Pin b\[5\] uses I/O standard 3.3-V LVTTL at H8" {  } { { "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { b[5] } } } { "y:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "y:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b\[5\]" } } } } { "8b_rca.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/8b_rca/quartus_project/8b_rca.bdf" { { 280 280 448 296 "b" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/8b_rca/quartus_project/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580030661504 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a\[4\] 3.3-V LVTTL K12 " "Pin a\[4\] uses I/O standard 3.3-V LVTTL at K12" {  } { { "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { a[4] } } } { "y:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "y:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a\[4\]" } } } } { "8b_rca.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/8b_rca/quartus_project/8b_rca.bdf" { { 248 280 448 264 "a" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/8b_rca/quartus_project/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580030661504 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "b\[4\] 3.3-V LVTTL K10 " "Pin b\[4\] uses I/O standard 3.3-V LVTTL at K10" {  } { { "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { b[4] } } } { "y:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "y:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b\[4\]" } } } } { "8b_rca.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/8b_rca/quartus_project/8b_rca.bdf" { { 280 280 448 296 "b" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/8b_rca/quartus_project/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580030661504 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a\[3\] 3.3-V LVTTL K11 " "Pin a\[3\] uses I/O standard 3.3-V LVTTL at K11" {  } { { "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { a[3] } } } { "y:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "y:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a\[3\]" } } } } { "8b_rca.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/8b_rca/quartus_project/8b_rca.bdf" { { 248 280 448 264 "a" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/8b_rca/quartus_project/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580030661504 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "b\[3\] 3.3-V LVTTL H5 " "Pin b\[3\] uses I/O standard 3.3-V LVTTL at H5" {  } { { "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { b[3] } } } { "y:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "y:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b\[3\]" } } } } { "8b_rca.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/8b_rca/quartus_project/8b_rca.bdf" { { 280 280 448 296 "b" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/8b_rca/quartus_project/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580030661504 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a\[2\] 3.3-V LVTTL J13 " "Pin a\[2\] uses I/O standard 3.3-V LVTTL at J13" {  } { { "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { a[2] } } } { "y:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "y:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a\[2\]" } } } } { "8b_rca.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/8b_rca/quartus_project/8b_rca.bdf" { { 248 280 448 264 "a" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/8b_rca/quartus_project/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580030661504 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "b\[2\] 3.3-V LVTTL H4 " "Pin b\[2\] uses I/O standard 3.3-V LVTTL at H4" {  } { { "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { b[2] } } } { "y:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "y:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b\[2\]" } } } } { "8b_rca.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/8b_rca/quartus_project/8b_rca.bdf" { { 280 280 448 296 "b" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/8b_rca/quartus_project/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580030661504 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a\[1\] 3.3-V LVTTL J12 " "Pin a\[1\] uses I/O standard 3.3-V LVTTL at J12" {  } { { "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { a[1] } } } { "y:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "y:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a\[1\]" } } } } { "8b_rca.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/8b_rca/quartus_project/8b_rca.bdf" { { 248 280 448 264 "a" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/8b_rca/quartus_project/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580030661504 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "b\[1\] 3.3-V LVTTL J1 " "Pin b\[1\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { b[1] } } } { "y:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "y:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b\[1\]" } } } } { "8b_rca.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/8b_rca/quartus_project/8b_rca.bdf" { { 280 280 448 296 "b" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/8b_rca/quartus_project/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580030661504 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cin 3.3-V LVTTL G12 " "Pin cin uses I/O standard 3.3-V LVTTL at G12" {  } { { "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { cin } } } { "y:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "y:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cin" } } } } { "8b_rca.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/8b_rca/quartus_project/8b_rca.bdf" { { 312 280 448 328 "cin" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/8b_rca/quartus_project/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580030661504 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "b\[0\] 3.3-V LVTTL J2 " "Pin b\[0\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { b[0] } } } { "y:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "y:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b\[0\]" } } } } { "8b_rca.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/8b_rca/quartus_project/8b_rca.bdf" { { 280 280 448 296 "b" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/8b_rca/quartus_project/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580030661504 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "a\[0\] 3.3-V LVTTL L12 " "Pin a\[0\] uses I/O standard 3.3-V LVTTL at L12" {  } { { "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "y:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { a[0] } } } { "y:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "y:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a\[0\]" } } } } { "8b_rca.bdf" "" { Schematic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/8b_rca/quartus_project/8b_rca.bdf" { { 248 280 448 264 "a" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/8b_rca/quartus_project/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1580030661504 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1580030661504 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/8b_rca/quartus_project/output_files/8b_rca.fit.smsg " "Generated suppressed messages file C:/Users/Campo/Max1000-FPGA-Senior-Design-Verilog-Code/digital_logic/8b_rca/quartus_project/output_files/8b_rca.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1580030661534 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5683 " "Peak virtual memory: 5683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1580030661887 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 26 03:24:21 2020 " "Processing ended: Sun Jan 26 03:24:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1580030661887 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1580030661887 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1580030661887 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1580030661887 ""}
