
---------- Begin Simulation Statistics ----------
simSeconds                                   0.118210                       # Number of seconds simulated (Second)
simTicks                                 118209628000                       # Number of ticks simulated (Tick)
finalTick                                118209628000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    135.89                       # Real time elapsed on the host (Second)
hostTickRate                                869869216                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                  405477456                       # Number of bytes of host memory used (Byte)
simInsts                                    100000000                       # Number of instructions simulated (Count)
simOps                                      111671825                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   735870                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     821759                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        118209628                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.numInsts                         100000000                       # Number of instructions committed (Count)
system.cpu.numOps                           111671825                       # Number of ops (including micro ops) committed (Count)
system.cpu.numDiscardedOps                     209492                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.cpi                               1.182096                       # CPI: cycles per instruction ((Cycle/Count))
system.cpu.ipc                               0.845955                       # IPC: instructions per cycle ((Count/Cycle))
system.cpu.committedInstType_0::No_OpClass       148690      0.13%      0.13% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntAlu       74437433     66.66%     66.79% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntMult        470572      0.42%     67.21% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntDiv              4      0.00%     67.21% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatAdd            0      0.00%     67.21% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCmp            0      0.00%     67.21% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCvt            0      0.00%     67.21% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMult            0      0.00%     67.21% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMultAcc            0      0.00%     67.21% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatDiv            0      0.00%     67.21% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMisc       120139      0.11%     67.32% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatSqrt            0      0.00%     67.32% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAdd         84838      0.08%     67.40% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAddAcc            0      0.00%     67.40% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAlu         84845      0.08%     67.47% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCmp        120279      0.11%     67.58% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCvt             0      0.00%     67.58% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMisc        99203      0.09%     67.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMult            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMultAcc            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShift            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShiftAcc            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdDiv             0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSqrt            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAdd            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAlu            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCmp            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCvt            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatDiv            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMisc            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMult            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatSqrt            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAdd            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAlu            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceCmp            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAes             0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAesMix            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash2            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash2            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma2            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma3            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdPredAlu            0      0.00%     67.67% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemRead      19805982     17.74%     85.40% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemWrite     16299840     14.60%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::total       111671825                       # Class of committed instruction (Count)
system.cpu.branchPred.lookups                21988692                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          17434163                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             57374                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              9042802                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 9041372                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999842                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                 1180625                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 32                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups          291824                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             291601                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              223                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          158                       # Number of mispredicted indirect branches. (Count)
system.cpu.dcache.demandHits::cpu.data       35869788                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          35869788                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      35869788                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         35869788                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        75382                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           75382                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        75382                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          75382                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   6206035000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   6206035000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   6206035000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   6206035000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     35945170                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      35945170                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     35945170                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     35945170                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.002097                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.002097                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.002097                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.002097                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 82327.810353                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 82327.810353                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 82327.810353                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 82327.810353                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        55847                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             55847                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        16337                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         16337                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        16337                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        16337                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        59045                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        59045                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        59045                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        59045                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   4957468000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   4957468000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   4957468000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   4957468000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.001643                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.001643                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.001643                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.001643                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 83960.843425                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 83960.843425                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 83960.843425                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 83960.843425                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  58022                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data            3                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total            3                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data            1                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            1                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data       114000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total       114000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.250000                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.250000                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data       114000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total       114000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            1                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            1                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data       112000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total       112000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.250000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.250000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data       112000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total       112000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data     19727810                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        19727810                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        17874                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         17874                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    554637000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    554637000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     19745684                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     19745684                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000905                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000905                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 31030.379322                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 31030.379322                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data            7                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total            7                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        17867                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        17867                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    518199000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    518199000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000905                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000905                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 29003.134270                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 29003.134270                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data            4                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total            4                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.hits::cpu.data        99084                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total           99084                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.accesses::cpu.data        99084                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total        99084                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.hits::cpu.data     16141978                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       16141978                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        57508                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        57508                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   5651398000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   5651398000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     16199486                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     16199486                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.003550                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.003550                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 98271.510051                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 98271.510051                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data        16330                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        16330                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        41178                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        41178                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   4439269000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   4439269000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.002542                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.002542                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 107806.814318                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 107806.814318                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 118209628000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1021.019676                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             36027925                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              59046                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             610.167073                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              255000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1021.019676                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.997090                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.997090                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           39                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          368                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          577                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4           33                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           72147570                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          72147570                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 118209628000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch2.intInstructions            54094937                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions              570540                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions           16125928                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions           8572434                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions               99090                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.icache.demandHits::cpu.inst       28893428                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          28893428                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      28893428                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         28893428                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          452                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             452                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          452                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            452                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     49198000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     49198000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     49198000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     49198000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     28893880                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      28893880                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     28893880                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     28893880                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000016                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000016                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000016                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000016                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 108845.132743                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 108845.132743                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 108845.132743                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 108845.132743                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst          452                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          452                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          452                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          452                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     48294000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     48294000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     48294000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     48294000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000016                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000016                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000016                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000016                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 106845.132743                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 106845.132743                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 106845.132743                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 106845.132743                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     28893428                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        28893428                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          452                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           452                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     49198000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     49198000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     28893880                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     28893880                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000016                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000016                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 108845.132743                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 108845.132743                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          452                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          452                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     48294000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     48294000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000016                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000016                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 106845.132743                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 106845.132743                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 118209628000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           450.536998                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             28893880                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                452                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           63924.513274                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              113000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   450.536998                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.439978                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.439978                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          452                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          452                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.441406                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          115575972                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         115575972                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 118209628000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.dtb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.dtb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.dtb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 118209628000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.itb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.itb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.itb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 118209628000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.l2_shared.flushTlbMva                0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.l2_shared.flushTlbAsid               0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_dtb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_dtb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 118209628000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_itb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_itb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 118209628000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 118209628000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  111671825                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    93                       # Number of system calls (Count)
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                      1                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  17539                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     17540                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                     1                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 17539                       # number of overall hits (Count)
system.l2.overallHits::total                    17540                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  451                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                41507                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   41958                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 451                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               41507                       # number of overall misses (Count)
system.l2.overallMisses::total                  41958                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        46913000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      4411423000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         4458336000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       46913000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     4411423000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        4458336000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                452                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              59046                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 59498                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               452                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             59046                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                59498                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.997788                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.702960                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.705200                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.997788                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.702960                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.705200                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 104019.955654                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 106281.422411                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    106257.114257                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 104019.955654                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 106281.422411                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   106257.114257                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 8659                       # number of writebacks (Count)
system.l2.writebacks::total                      8659                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              451                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            41507                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               41958                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             451                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           41507                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              41958                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     37893000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   3581283000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     3619176000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     37893000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   3581283000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    3619176000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.997788                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.702960                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.705200                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.997788                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.702960                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.705200                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 84019.955654                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 86281.422411                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 86257.114257                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 84019.955654                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 86281.422411                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 86257.114257                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                           9198                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           12                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             12                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst               1                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                  1                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           451                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              451                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     46913000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     46913000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          452                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            452                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.997788                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.997788                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 104019.955654                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 104019.955654                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          451                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          451                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     37893000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     37893000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.997788                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.997788                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 84019.955654                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 84019.955654                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                613                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   613                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            40565                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               40565                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   4302700000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     4302700000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          41178                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             41178                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.985113                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.985113                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 106069.271540                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 106069.271540                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        40565                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           40565                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   3491400000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   3491400000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.985113                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.985113                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 86069.271540                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 86069.271540                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          16926                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             16926                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data          942                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             942                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    108723000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    108723000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        17868                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         17868                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.052720                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.052720                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 115417.197452                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 115417.197452                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data          942                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          942                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data     89883000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     89883000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.052720                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.052720                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 95417.197452                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 95417.197452                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackDirty.hits::writebacks        55847                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            55847                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        55847                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        55847                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 118209628000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 26415.773679                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       117506                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      41966                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.800029                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       92000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       1.396199                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       232.946970                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data     26181.430510                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000043                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.007109                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.798994                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.806145                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                    3                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                   18                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  234                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 2229                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                30284                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     277002                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    277002                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 118209628000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     17318.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       902.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     83008.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.045383243500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          956                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          956                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              164789                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              16378                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       41958                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       8659                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     83916                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    17318                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.02                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      11.10                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 83916                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                17318                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   41641                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   41650                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     310                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     301                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    954                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    954                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    957                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    957                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    957                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    963                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    963                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    967                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    971                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    965                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    962                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    958                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    964                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    973                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    965                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    958                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    958                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    956                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          956                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      87.759414                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     18.529693                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   2121.686832                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-4095          955     99.90%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::65536-69631            1      0.10%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           956                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          956                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      18.086820                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     18.081837                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.436303                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16                3      0.31%      0.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              908     94.98%     95.29% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                1      0.10%     95.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               44      4.60%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           956                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 5370624                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              1108352                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              45433050.51260292                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              9376156.73741905                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  118205620000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                    2335294.86                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        57728                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      5312512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      1106624                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 488352.776137659443                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 44941449.270105138421                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 9361538.638798525557                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          902                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        83014                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        17318                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     27224500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   2691258500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 1224564412000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     30182.37                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     32419.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  70710498.44                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        57728                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      5312896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        5370624                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        57728                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        57728                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      1108352                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      1108352                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          451                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        41507                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           41958                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         8659                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           8659                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst         488353                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       44944698                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          45433051                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       488353                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        488353                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks      9376157                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total          9376157                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks      9376157                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        488353                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      44944698                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         54809207                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                83910                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               17291                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         5286                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         5172                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         5184                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         5212                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         5328                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         5272                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         5266                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         5328                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         5218                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         5252                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         5270                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         5350                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         5248                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         5280                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         5136                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         5108                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         1018                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         1004                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         1006                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         1080                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         1144                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         1064                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         1116                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         1164                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         1108                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         1140                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         1102                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         1196                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         1128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         1039                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          998                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          984                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1145170500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             419550000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         2718483000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                13647.60                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           32397.60                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               64820                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              14807                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            77.25                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           85.63                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        21573                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   300.224169                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   237.220239                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   242.892406                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          105      0.49%      0.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         8472     39.27%     39.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         8538     39.58%     79.34% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          810      3.75%     83.09% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          590      2.73%     85.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          778      3.61%     89.43% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          791      3.67%     93.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          515      2.39%     95.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          974      4.51%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        21573                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               5370240                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten            1106624                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               45.429802                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                9.361539                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.43                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.35                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.07                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               78.68                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 118209628000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        77411880                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        41145390                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      300222720                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy      44871120                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 9330849840.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  21704225730                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  27115254720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   58613981400                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   495.847778                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  70282054250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3947060000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  43980513750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        76626480                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        40724145                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      298894680                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy      45387900                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 9330849840.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  21946667820                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  26911092960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   58650243825                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   496.154542                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  69748839000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3947060000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  44513729000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 118209628000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                1393                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          8659                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                61                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              40565                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             40565                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           1393                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        92636                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   92636                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      6478976                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  6478976                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              41958                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    41958    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                41958                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 118209628000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           119950000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          392836500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          50678                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         8720                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              18320                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        64506                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             2714                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             41178                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            41178                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            452                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         17868                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          904                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       176114                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 177018                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        57856                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     14706304                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                14764160                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                            9198                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   1108352                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             68696                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.007162                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.084326                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   68204     99.28%     99.28% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     492      0.72%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               68696                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 118209628000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          340908000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           2260000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         295230000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        117520                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        58022                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             490                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          490                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                         2741341                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                       115468287                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
