$date
	Sun Oct 23 07:50:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#229995
b10101 !
1"
#229998
b10101 &
b10101 %
1$
#229999
0"
#230002
b1000000 &
b1000000 %
#230006
b100000 &
b100000 %
#230010
b10000 &
b10000 %
#230014
b1000 &
b1000 %
#230018
b100 &
b100 %
#230022
b10 &
b10 %
#230026
b1 &
b1 %
1#
#230030
b0 &
0#
b0 %
0$
#1183790
b1100 &
b1100 %
1$
b1100 !
1"
#1183791
0"
#1183794
b110 &
b110 %
#1183798
b11 &
b11 %
#1183802
b1010 &
b1010 %
#1183806
b101 &
b101 %
#1183810
b10000 &
b10000 %
#1183814
b1000 &
b1000 %
#1183818
b100 &
b100 %
#1183822
b10 &
b10 %
#1183826
b1 &
b1 %
1#
#1183830
b0 &
0#
b0 %
0$
#2143275
1"
#2143278
b1100 &
b1100 %
1$
#2143279
0"
#2143282
b110 &
b110 %
#2143286
b11 &
b11 %
#2143290
b1010 &
b1010 %
#2143294
b101 &
b101 %
#2143298
b10000 &
b10000 %
#2143302
b1000 &
b1000 %
#2143306
b100 &
b100 %
#2143310
b10 &
b10 %
#2143314
b1 &
b1 %
1#
#2143318
b0 &
0#
b0 %
0$
#4500012
