# make          <- runs simv (after compiling simv if needed)
# make simv     <- runs simv (after compiling simv if needed)
# make dve		<- runs GUI debugger (after compiling it if needed)
# make syn      <- runs syn_simv (after synthesizing if needed then 
#                                 compiling synsimv if needed)
# make clean    <- remove files created during compilations (but not synthesis)
# make nuke     <- remove all files created during compilation and synthesis
#
# To compile additional files, add them to the TESTBENCH or SIMFILES as needed
# Every .vg file will need its own rule and one or more synthesis scripts
# The information contained here (in the rules for those vg files) will be 
# similar to the information in those scripts but that seems hard to avoid.
#

# added "SW_VCS=2011.03 and "-full64" option -- awdeorio fall 2011
# replaced "+v2k" with "-sverilog" option
#                 and removed deprecated Virsim references -- jbbeau fall 2013
# updated library path name -- jbbeau fall 2013
VCS = SW_VCS=2011.03 vcs -sverilog +vc -Mupdate -line -full64
LIB = /afs/umich.edu/class/eecs470/lib/verilog/lec25dscc25.v

all:    simv

##### 
# Modify starting here
#####

TESTBENCH = tut_test.v
SIMFILES = tut_mod.v
SYNFILES = two_bit_pred.vg


#####
# Should be no need to modify after here
#####
simv: $(SIMFILES) $(TESTBENCH)
	$(VCS) $(TESTBENCH) $(SIMFILES) -o simv -R | tee program.out

# updated interactive debugger "DVE", using the latest version of VCS
# awdeorio fall 2011
dve: $(SIMFILES) $(TESTBENCH) 
	$(VCS) +memcbk $(TESTBENCH) $(SIMFILES) -o dve -R -gui

.PHONY: dve

syn_simv: $(SYNFILES) $(TESTBENCH)
	$(VCS) $(TESTBENCH) $(SYNFILES) $(LIB) -o syn_simv | tee synth.out 

syn: syn_simv
	./syn_simv | tee syn_program.out

clean:
	rm -rvf simv *.daidir csrc vcs.key program.out \
	  syn_simv syn_simv.daidir syn_program.out \
          dve *.vpd *.vcd *.dump ucli.key 

nuke:	clean
	rm -rvf *.vg *.rep *.db *.chk *.log *.out DVEfiles/
	
