/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [4:0] _01_;
  wire [8:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [20:0] celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_13z;
  wire [14:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [30:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[34] | in_data[66]);
  assign celloutsig_0_8z = ~(celloutsig_0_0z | in_data[65]);
  assign celloutsig_1_2z = ~(celloutsig_1_1z | celloutsig_1_0z[1]);
  assign celloutsig_1_10z = ~(_00_ | in_data[167]);
  assign celloutsig_0_11z = ~(celloutsig_0_7z ^ celloutsig_0_8z);
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 5'h00;
    else _01_ <= { in_data[10], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z };
  reg [8:0] _09_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _09_ <= 9'h000;
    else _09_ <= { celloutsig_1_0z[4:3], celloutsig_1_4z };
  assign { _00_, _02_[7:0] } = _09_;
  assign celloutsig_0_12z = { celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_7z } & { celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_4z = in_data[164:158] & celloutsig_1_0z[7:1];
  assign celloutsig_0_9z = in_data[85:62] === { in_data[92:75], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_1_6z = { celloutsig_1_3z[9:2], celloutsig_1_2z } === celloutsig_1_3z[8:0];
  assign celloutsig_1_16z = celloutsig_1_14z[13:5] === { celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_11z };
  assign celloutsig_1_12z = celloutsig_1_0z[2:0] > celloutsig_1_3z[7:5];
  assign celloutsig_0_7z = { _01_, celloutsig_0_0z, celloutsig_0_3z } <= { celloutsig_0_1z, _01_, celloutsig_0_1z };
  assign celloutsig_1_1z = ! in_data[134:127];
  assign celloutsig_1_5z = ! celloutsig_1_3z[9:2];
  assign celloutsig_1_7z = ! { celloutsig_1_3z[7:1], celloutsig_1_5z };
  assign celloutsig_1_11z = ! { in_data[135:131], celloutsig_1_3z, celloutsig_1_10z };
  assign celloutsig_1_19z = { _02_[5:0], celloutsig_1_12z } || { celloutsig_1_0z[8:6], celloutsig_1_13z };
  assign celloutsig_0_3z = in_data[83:81] || in_data[76:74];
  assign celloutsig_0_4z = { in_data[94:90], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } < in_data[22:12];
  assign celloutsig_1_14z = { celloutsig_1_4z[4], celloutsig_1_13z, _00_, _02_[7:0], celloutsig_1_7z } % { 1'h1, in_data[115:109], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_11z };
  assign celloutsig_0_15z = { in_data[52:33], celloutsig_0_11z } * { in_data[70:57], celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_1_13z = - { celloutsig_1_0z[7:5], celloutsig_1_7z };
  assign celloutsig_1_3z = ~ in_data[187:176];
  assign celloutsig_1_17z = ~ { in_data[170:150], celloutsig_1_16z, _00_, _02_[7:0] };
  assign celloutsig_0_6z = ^ { celloutsig_0_1z, _01_, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, _01_, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_10z = ^ { in_data[64:61], celloutsig_0_1z };
  assign celloutsig_0_14z = ^ { celloutsig_0_12z[0], celloutsig_0_1z, celloutsig_0_9z };
  assign celloutsig_1_0z = in_data[132:123] >> in_data[152:143];
  assign celloutsig_0_1z = ~((celloutsig_0_0z & in_data[70]) | in_data[36]);
  assign celloutsig_1_18z = ~((in_data[96] & celloutsig_1_17z[19]) | celloutsig_1_0z[4]);
  assign _02_[8] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[20:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
