{
  "author" : "Premysl Houdek",
  "pdf" : "TMS570LS31x/21x 16/32-Bit RISC Flash Microcontroller Technical Reference Manual",
  "name" : "tms570",
  "peripherals" :
  [
    {
      "name" : "VIM",
      "full name" : "Vectored Interrupt Manager",
      "offset" : ["REAL"],
      "registers" :
      [
{
          "name" : "PARFLG",
          "info" : "Interrupt Vector Table Parity Flag Register",
          "lenght" : "32",
          "adress" : "FFFF FDEC",
          "offset" : "0",
          "fields" : [
             {
               "bit_number" : "0",
               "bit_Field_Name" : "PARFLG",
               "info" : "The PARFLG indicates that a parity error has been found and that theInterrupt Vector Table is"
             }
          ]
        },
{
          "name" : "PARCTL",
          "info" : "Interrupt Vector Table Parity Control Register",
          "lenght" : "32",
          "adress" : "FFFF FDF0",
          "offset" : "0",
          "fields" : [
             {
               "bit_number" : "8",
               "bit_Field_Name" : "TEST",
               "info" : "This bit maps the parity bits into the Interrupt Vector Table frame to make them accessible by the"
             },
             {
               "bit_number" : "3-0",
               "bit_Field_Name" : "PARENA",
               "info" : "VIM parity enable."
             }
          ]
        },
{
          "name" : "ADDERR",
          "info" : "Address Parity Error Register",
          "lenght" : "32",
          "adress" : "FFFF FDF4",
          "offset" : "0",
          "fields" : [
             {
               "bit_number" : "31-9",
               "bit_Field_Name" : "Interrupt Vector Table",
               "info" : "Interrupt Vector Table offset.Reads are always FF F820h; writes have no effect"
             },
             {
               "bit_number" : "8-2",
               "bit_Field_Name" : "ADDERR",
               "info" : "Address parity error register. This register gives the address of the first encountered parity"
             },
             {
               "bit_number" : "1-0",
               "bit_Field_Name" : "Word offset",
               "info" : "Word offset. Reads are always 0; writes have no effect."
             }
          ]
        },
{
          "name" : "FBPARERR",
          "info" : "Fall-Back Address Parity Error Register",
          "lenght" : "32",
          "adress" : "FFFF FDF8",
          "offset" : "0",
          "fields" : [
             {
               "bit_number" : "31-0",
               "bit_Field_Name" : "FBPARERR",
               "info" : "Fall back address parity error. This register is used by the VIM if the Interrupt Vector Table"
             }
          ]
        },
{
          "name" : "IRQINDEX",
          "info" : "IRQ Index Offset Vector Register",
          "lenght" : "32",
          "adress" : "FFFF FE00",
          "offset" : "0",
          "fields" : [
             {
               "bit_number" : "7-0",
               "bit_Field_Name" : "IRQINDEX",
               "info" : "IRQ index vector.The least significant bits represent the index of the IRQ pending interrupt with"
             }
          ]
        },
{
          "name" : "FIQINDEX",
          "info" : "FIQ Index Offset Vector Register",
          "lenght" : "32",
          "adress" : "FFFF FE04",
          "offset" : "0",
          "fields" : [
             {
               "bit_number" : "7-0",
               "bit_Field_Name" : "FIQINDEX",
               "info" : "FIQ index offset vector. The least significant bits represent the index of the FIQ pending"
             }
          ]
        },
{
          "name" : "FIRQPR",
          "info" : "FIQ/IRQ Program Control Register",
          "lenght" : "32",
          "adress" : "FFFF FE10",
          "offset" : "0",
          "array"  : 3,
          "fields" : [
             {
               "bit_number" : "31-0",
               "bit_Field_Name" : "FIRQPRx",
               "info" : "FIQ/IRQ program control bits. 96 bit register. 0-1 bits reserved.",
               "values" : [
                 {"value" : "0", "desc" : "Interrupt request is of IRQ type."},
                 {"value" : "1", "desc" : "Interrupt request is of FIQ type."}
                ]
             }
          ]
        },
{
          "name" : "INTREQ",
          "info" : "Pending Interrupt Read Location Register",
          "lenght" : "32",
          "adress" : "FFFF FE20",
          "offset" : "0",
          "array"  : 3,
          "fields" : [
             {
               "bit_number" : "31-0",
               "bit_Field_Name" : "INTREQx",
               "info" : "Pending interrupt bits. 96 bit register."
             }
          ]
        },
{
          "name" : "REQENASET",
          "info" : "Interrupt Enable Set Register ",
          "lenght" : "32",
          "adress" : "FFFF FE30",
          "offset" : "0",
          "array"  : 3,
          "fields" : [
             {
               "bit_number" : "31-0",
               "bit_Field_Name" : "REQENASETx",
               "info" : "Request enable set bits. 96 bit register. 0-1 bits reserved."
             }
          ]
        },

{
          "name" : "REQENACLR",
          "info" : "Interrupt Enable Clear Register ",
          "lenght" : "32",
          "adress" : "FFFF FE40",
          "offset" : "0",
          "array"  : 3,
          "fields" : [
             {
               "bit_number" : "31-0",
               "bit_Field_Name" : "REQENACLRx",
               "info" : "Request enable clear bits. 96 bit register. 0-1 bits reserved."
             }
          ]
        },
{
          "name" : "WAKEENASET",
          "info" : "Wake-Up Enable Set Register",
          "lenght" : "32",
          "adress" : "FFFF FE50",
          "offset" : "0",
          "array"  : 3,
          "fields" : [
             {
               "bit_number" : "31-0",
               "bit_Field_Name" : "WAKEENASETx",
               "info" : "Wake-up enable set bits. This vector determines whether the wake-up interrupt line is enabled."
             }
          ]
        },
{
          "name" : "WAKEENACLR",
          "info" : "Wake-Up Enable Clear Registers",
          "lenght" : "32",
          "adress" : "FFFF FE60",
          "offset" : "0",
          "array"  : 3,
          "fields" : [
             {
               "bit_number" : "31-0",
               "bit_Field_Name" : "WAKEENACLRx",
               "info" : "Wake-up enable clear bits. This vector determines whether the wake-up interrupt line is enabled."
             }
          ]
        },
{
          "name" : "IRQVECREG",
          "info" : "IRQ Interrupt Vector Register",
          "lenght" : "32",
          "adress" : "FFFF FE70",
          "offset" : "0",
          "fields" : [
             {
               "bit_number" : "31-0",
               "bit_Field_Name" : "IRQVECREG",
               "info" : "IRQ interrupt vector register. This vector gives the address of the ISR with the highest"
             }
          ]
        },
{
          "name" : "FIQVECREG",
          "info" : "FIQ Interrupt Vector Register",
          "lenght" : "32",
          "adress" : "FFFF FE74",
          "offset" : "0",
          "fields" : [
             {
               "bit_number" : "31-0",
               "bit_Field_Name" : "FIQVECREG",
               "info" : "FIQ interrupt vector register. This vector gives the address of the ISR with the highest"
             }
          ]
        },
{
          "name" : "CAPEVT",
          "info" : "Capture Event Register",
          "lenght" : "32",
          "adress" : "FFFF FE78",
          "offset" : "0",
          "fields" : [
             {
               "bit_number" : "22-16",
               "bit_Field_Name" : "CAPEVTSRC1",
               "info" : "Capture event source 1 mapping control. These bits determine which interrupt request maps to"
             },
             {
               "bit_number" : "6-0",
               "bit_Field_Name" : "CAPEVTSRC0",
               "info" : "the capture event source 0 of the RTI:"
             }
          ]
        },
{
          "name" : "CHANCTRL",
          "info" : "VIM Interrupt Control Register",
          "lenght" : "32",
          "adress" : "FFFF FE80",
          "offset" : "0",
          "array" : "24",          
          "fields" : [
             {
               "bit_number" : "30-24",
               "bit_Field_Name" : "CHANMAPx0",
               "info" : "CHANMAPx 0(6-0). Interrupt CHANx 0 mapping control."
             },
             {
               "bit_number" : "22-16",
               "bit_Field_Name" : "CHANMAPx1",
               "info" : "CHANMAPx 1(6-0). Interrupt CHANx 1 mapping control. These bits determine which interrupt"
             },
             {
               "bit_number" : "14-8",
               "bit_Field_Name" : "CHANMAPx2",
               "info" : "CHANMAPx 2(6-0). Interrupt CHANx 2 mapping control. These bits determine which interrupt"
             },
             {
               "bit_number" : "6-0",
               "bit_Field_Name" : "CHANMAPx3",
               "info" : "CHANMAPx 3(6-0). Interrupt CHANx 3 mapping control. These bits determine which interrupt"
             }
          ]
        }
      ]    
    }
  ] 
}   

