Command Line: /mnt/vol_synopsys2023/synopsys/vcs/U-2023.03-SP2/bin/vlogan -lib cc_verilog_lib2 -path /mnt/vol_NFS_rh003/Est_VLSI_II_2024/mmoncada/vlsi_chip_design/Tutorial/Flujo_completo_CC/synopsys_custom -logdir /mnt/vol_NFS_rh003/Est_VLSI_II_2024/mmoncada/vlsi_chip_design/Tutorial/Flujo_completo_CC/synopsys_custom/npi_logs -rcFile /mnt/vol_NFS_rh003/Est_VLSI_II_2024/mmoncada/vlsi_chip_design/Tutorial/Flujo_completo_CC/synopsys_custom/custom_compiler.rc -cc_lic_flow_cclk 2634661AC954D82D6948C1D1D7EF4 -cc_lic_key_cclk 6CCE2FDD541D9C1E772695B2E9751 -simflow
uname(Linux redhat003 4.18.0-553.27.1.el8_10.x86_64 #1 SMP Fri Oct 18 06:18:15 EDT 2024 x86_64)
-- Start to import design
au time 8542.466788 88.660980 22.370215 delta 1525542912 1525542912 total 3895984128 3895984128
