# Design-of-a-8-Bit-Segmented-Current-Steering-DAC
Designed such that MSB sub DAC is chosen to be 6-bit thermometer coded and LSB sub DAC is 2-bit
binary weighted.
Simulated with gpdk 45nm technology to meet the required specifications(Vpp, INL, DNL, SFDR, SNDR
and ENOB) using Cadence Virtuoso
