<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_up_av_config_serial_bus_controller.v"
   type="VERILOG"
   library="audio_and_video_config_0" />
 <file
   path="simulation/submodules/altera_up_slow_clock_generator.v"
   type="VERILOG"
   library="audio_and_video_config_0" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init.v"
   type="VERILOG"
   library="audio_and_video_config_0" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_dc2.v"
   type="VERILOG"
   library="audio_and_video_config_0" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_d5m.v"
   type="VERILOG"
   library="audio_and_video_config_0" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_lcm.v"
   type="VERILOG"
   library="audio_and_video_config_0" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_ltm.v"
   type="VERILOG"
   library="audio_and_video_config_0" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_ob_de1_soc.v"
   type="VERILOG"
   library="audio_and_video_config_0" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_ob_de2_115.v"
   type="VERILOG"
   library="audio_and_video_config_0" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_ob_de2i_150.v"
   type="VERILOG"
   library="audio_and_video_config_0" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_ob_de10_standard.v"
   type="VERILOG"
   library="audio_and_video_config_0" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_ob_audio.v"
   type="VERILOG"
   library="audio_and_video_config_0" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_ob_adv7180.v"
   type="VERILOG"
   library="audio_and_video_config_0" />
 <file
   path="simulation/submodules/altera_up_av_config_auto_init_ob_adv7181.v"
   type="VERILOG"
   library="audio_and_video_config_0" />
 <file
   path="simulation/submodules/aud_setup_audio_and_video_config_0.v"
   type="VERILOG"
   library="audio_and_video_config_0" />
 <file
   path="simulation/submodules/altera_up_audio_bit_counter.v"
   type="VERILOG"
   library="audio_0" />
 <file
   path="simulation/submodules/altera_up_audio_in_deserializer.v"
   type="VERILOG"
   library="audio_0" />
 <file
   path="simulation/submodules/altera_up_audio_out_serializer.v"
   type="VERILOG"
   library="audio_0" />
 <file
   path="simulation/submodules/altera_up_clock_edge.v"
   type="VERILOG"
   library="audio_0" />
 <file
   path="simulation/submodules/altera_up_sync_fifo.v"
   type="VERILOG"
   library="audio_0" />
 <file
   path="simulation/submodules/aud_setup_audio_0.v"
   type="VERILOG"
   library="audio_0" />
 <file
   path="simulation/submodules/dspba_library_package.vhd"
   type="VHDL"
   library="FIR_LEFT" />
 <file
   path="simulation/submodules/dspba_library.vhd"
   type="VHDL"
   library="FIR_LEFT" />
 <file
   path="simulation/submodules/auk_dspip_math_pkg_hpfir.vhd"
   type="VHDL"
   library="FIR_LEFT" />
 <file
   path="simulation/submodules/auk_dspip_lib_pkg_hpfir.vhd"
   type="VHDL"
   library="FIR_LEFT" />
 <file
   path="simulation/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd"
   type="VHDL"
   library="FIR_LEFT" />
 <file
   path="simulation/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd"
   type="VHDL"
   library="FIR_LEFT" />
 <file
   path="simulation/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd"
   type="VHDL"
   library="FIR_LEFT" />
 <file
   path="simulation/submodules/auk_dspip_roundsat_hpfir.vhd"
   type="VHDL"
   library="FIR_LEFT" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="FIR_LEFT" />
 <file
   path="simulation/submodules/aud_setup_FIR_LEFT_rtl_core.vhd"
   type="VHDL"
   library="FIR_LEFT" />
 <file
   path="simulation/submodules/aud_setup_FIR_LEFT_ast.vhd"
   type="VHDL"
   library="FIR_LEFT" />
 <file
   path="simulation/submodules/aud_setup_FIR_LEFT.vhd"
   type="VHDL"
   library="FIR_LEFT" />
 <file
   path="simulation/submodules/aud_setup_FIR_LEFT_nativelink.tcl"
   type="OTHER"
   library="FIR_LEFT" />
 <file
   path="simulation/submodules/aud_setup_FIR_LEFT_msim.tcl"
   type="OTHER"
   library="FIR_LEFT" />
 <file
   path="simulation/submodules/aud_setup_FIR_LEFT_tb.vhd"
   type="VHDL"
   library="FIR_LEFT" />
 <file
   path="simulation/submodules/aud_setup_FIR_LEFT_mlab.m"
   type="OTHER"
   library="FIR_LEFT" />
 <file
   path="simulation/submodules/aud_setup_FIR_LEFT_model.m"
   type="OTHER"
   library="FIR_LEFT" />
 <file
   path="simulation/submodules/aud_setup_FIR_LEFT_coef_int.txt"
   type="OTHER"
   library="FIR_LEFT" />
 <file
   path="simulation/submodules/aud_setup_FIR_LEFT_input.txt"
   type="OTHER"
   library="FIR_LEFT" />
 <file
   path="simulation/submodules/aud_setup_FIR_LEFT_param.txt"
   type="OTHER"
   library="FIR_LEFT" />
 <file path="simulation/aud_setup.v" type="VERILOG" />
 <topLevel name="aud_setup" />
 <deviceFamily name="cyclonev" />
</simPackage>
