\hypertarget{struct_f_m_c___bank3___type_def}{}\section{F\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def Struct Reference}
\label{struct_f_m_c___bank3___type_def}\index{FMC\_Bank3\_TypeDef@{FMC\_Bank3\_TypeDef}}


Flexible Memory Controller Bank3.  




{\ttfamily \#include $<$stm32f722xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank3___type_def_ad7e74bf59532cbe667231e321bdf0de2}{P\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank3___type_def_a43af4c901144f747741adbf1a479586a}{SR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank3___type_def_af34d82c290385286c11648a983ab3e71}{P\+M\+EM}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank3___type_def_a4cca3d0ef62651cc93d4070278bb5376}{P\+A\+TT}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank3___type_def_a0d8de7951a4d20a659b4d3abe76bd78f}{R\+E\+S\+E\+R\+V\+E\+D0}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank3___type_def_ab6c1398fb7158f021ab78a4231c67054}{E\+C\+CR}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Flexible Memory Controller Bank3. 

\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_f_m_c___bank3___type_def_ab6c1398fb7158f021ab78a4231c67054}\label{struct_f_m_c___bank3___type_def_ab6c1398fb7158f021ab78a4231c67054}} 
\index{FMC\_Bank3\_TypeDef@{FMC\_Bank3\_TypeDef}!ECCR@{ECCR}}
\index{ECCR@{ECCR}!FMC\_Bank3\_TypeDef@{FMC\_Bank3\_TypeDef}}
\subsubsection{\texorpdfstring{ECCR}{ECCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def\+::\+E\+C\+CR}

N\+A\+ND Flash E\+CC result registers, Address offset\+: 0x94 \mbox{\Hypertarget{struct_f_m_c___bank3___type_def_a4cca3d0ef62651cc93d4070278bb5376}\label{struct_f_m_c___bank3___type_def_a4cca3d0ef62651cc93d4070278bb5376}} 
\index{FMC\_Bank3\_TypeDef@{FMC\_Bank3\_TypeDef}!PATT@{PATT}}
\index{PATT@{PATT}!FMC\_Bank3\_TypeDef@{FMC\_Bank3\_TypeDef}}
\subsubsection{\texorpdfstring{PATT}{PATT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def\+::\+P\+A\+TT}

N\+A\+ND Flash Attribute memory space timing register, Address offset\+: 0x8C \mbox{\Hypertarget{struct_f_m_c___bank3___type_def_ad7e74bf59532cbe667231e321bdf0de2}\label{struct_f_m_c___bank3___type_def_ad7e74bf59532cbe667231e321bdf0de2}} 
\index{FMC\_Bank3\_TypeDef@{FMC\_Bank3\_TypeDef}!PCR@{PCR}}
\index{PCR@{PCR}!FMC\_Bank3\_TypeDef@{FMC\_Bank3\_TypeDef}}
\subsubsection{\texorpdfstring{PCR}{PCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def\+::\+P\+CR}

N\+A\+ND Flash control register, Address offset\+: 0x80 \mbox{\Hypertarget{struct_f_m_c___bank3___type_def_af34d82c290385286c11648a983ab3e71}\label{struct_f_m_c___bank3___type_def_af34d82c290385286c11648a983ab3e71}} 
\index{FMC\_Bank3\_TypeDef@{FMC\_Bank3\_TypeDef}!PMEM@{PMEM}}
\index{PMEM@{PMEM}!FMC\_Bank3\_TypeDef@{FMC\_Bank3\_TypeDef}}
\subsubsection{\texorpdfstring{PMEM}{PMEM}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def\+::\+P\+M\+EM}

N\+A\+ND Flash Common memory space timing register, Address offset\+: 0x88 \mbox{\Hypertarget{struct_f_m_c___bank3___type_def_a0d8de7951a4d20a659b4d3abe76bd78f}\label{struct_f_m_c___bank3___type_def_a0d8de7951a4d20a659b4d3abe76bd78f}} 
\index{FMC\_Bank3\_TypeDef@{FMC\_Bank3\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!FMC\_Bank3\_TypeDef@{FMC\_Bank3\_TypeDef}}
\subsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t F\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D0}

Reserved, 0x90 \mbox{\Hypertarget{struct_f_m_c___bank3___type_def_a43af4c901144f747741adbf1a479586a}\label{struct_f_m_c___bank3___type_def_a43af4c901144f747741adbf1a479586a}} 
\index{FMC\_Bank3\_TypeDef@{FMC\_Bank3\_TypeDef}!SR@{SR}}
\index{SR@{SR}!FMC\_Bank3\_TypeDef@{FMC\_Bank3\_TypeDef}}
\subsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def\+::\+SR}

N\+A\+ND Flash F\+I\+FO status and interrupt register, Address offset\+: 0x84 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F7xx/\+Include/\mbox{\hyperlink{stm32f722xx_8h}{stm32f722xx.\+h}}\end{DoxyCompactItemize}
