X86_64 4.SB+mfence+po+mfence+po
"MFencedWR Fre PodWR Fre MFencedWR Fre PodWR Fre"
Cycle=Fre PodWR Fre MFencedWR Fre PodWR Fre MFencedWR
Relax=
Safe=Fre PodWR MFencedWR
Generator=diy7 (version 7.55+01(dev))
Prefetch=0:x=F,0:y=T,1:y=F,1:z=T,2:z=F,2:a=T,3:a=F,3:x=T
Com=Fr Fr Fr Fr
Orig=MFencedWR Fre PodWR Fre MFencedWR Fre PodWR Fre
Align=
{
uint64_t z; uint64_t y; uint64_t x; uint64_t a; uint64_t 3:rax; uint64_t 2:rax; uint64_t 1:rax; uint64_t 0:rax;

}
 P0            | P1            | P2            | P3            ;
 movq $1,(x)   | movq $1,(y)   | movq $1,(z)   | movq $1,(a)   ;
 mfence        | movq (z),%rax | mfence        | movq (x),%rax ;
 movq (y),%rax |               | movq (a),%rax |               ;
exists (0:rax=0 /\ 1:rax=0 /\ 2:rax=0 /\ 3:rax=0)
