# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Esercizio_4_2.srcs/sources_1/new/flip_flop_D_mod.vhd" \
"../../../../Esercizio_4_2.srcs/sources_1/new/multiplexer.vhd" \
"../../../../Esercizio_4_2.srcs/sources_1/new/registro_scorrimento.vhd" \
"../../../../Esercizio_4_2.srcs/sim_1/new/registro_scorrimento_tb.vhd" \

# Do not sort compile order
nosort
