vcs \
-R \
-full64 \
-sverilog \
tb_term.sv \
SME.v \
+access+r \
+vcs+fsdbon 
+define+SDF \
+maxdelays
-v /home/raid7_2/course/cvsd/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v \
