/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Dec  4 15:33:18 2014
 *                 Full Compile MD5 Checksum  56e4d67431c9c20b478163a0398e46d2
 *                     (minus title and desc)
 *                 MD5 Checksum               4f20593ca4d982166bb9cd16fec140cc
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15262
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_XBAR_AIF_ODU_CHAN_H__
#define BCHP_XBAR_AIF_ODU_CHAN_H__

/***************************************************************************
 *XBAR_AIF_ODU_CHAN - XBAR_AIF_ODU_CHAN Register Set
 ***************************************************************************/
#define BCHP_XBAR_AIF_ODU_CHAN_SEL0              0x00260000 /* [RW] Channelizer XBAR ADC select 0 */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL1              0x00260004 /* [RW] Channelizer XBAR ADC select 1 */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL2              0x00260008 /* [RW] Channelizer XBAR ADC select 2 */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL3              0x0026000c /* [RW] Channelizer XBAR ADC select 3 */
#define BCHP_XBAR_AIF_ODU_CHAN_FIFO              0x00260010 /* [RW] Channelizer XBAR FIFO control */
#define BCHP_XBAR_AIF_ODU_CHAN_IPATHTST          0x00260014 /* [RO] Channelizer Path Test */
#define BCHP_XBAR_AIF_ODU_CHAN_DCM               0x00260018 /* [RW] Channelizer XBAR DCM control */
#define BCHP_XBAR_AIF_ODU_CHAN_LOCAL_SW_RESET    0x0026001c /* [RW] Channelizer local software reset */
#define BCHP_XBAR_AIF_ODU_CHAN_PWRDN             0x00260020 /* [RW] Channelizer clock gating control */
#define BCHP_XBAR_AIF_ODU_CHAN_OUTEN             0x00260024 /* [RW] Channelizer output enable */
#define BCHP_XBAR_AIF_ODU_CHAN_SW_SPARE0         0x00260028 /* [RW] Spare Register For Software Test */
#define BCHP_XBAR_AIF_ODU_CHAN_SW_SPARE1         0x0026002c /* [RW] Spare Register For Software Test */

/***************************************************************************
 *SEL0 - Channelizer XBAR ADC select 0
 ***************************************************************************/
/* XBAR_AIF_ODU_CHAN :: SEL0 :: reserved0 [31:30] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL0_reserved0_MASK                 0xc0000000
#define BCHP_XBAR_AIF_ODU_CHAN_SEL0_reserved0_SHIFT                30

/* XBAR_AIF_ODU_CHAN :: SEL0 :: CHAN7 [29:28] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL0_CHAN7_MASK                     0x30000000
#define BCHP_XBAR_AIF_ODU_CHAN_SEL0_CHAN7_SHIFT                    28
#define BCHP_XBAR_AIF_ODU_CHAN_SEL0_CHAN7_DEFAULT                  0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL0 :: reserved_for_eco1 [27:26] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL0_reserved_for_eco1_MASK         0x0c000000
#define BCHP_XBAR_AIF_ODU_CHAN_SEL0_reserved_for_eco1_SHIFT        26
#define BCHP_XBAR_AIF_ODU_CHAN_SEL0_reserved_for_eco1_DEFAULT      0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL0 :: CHAN6 [25:24] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL0_CHAN6_MASK                     0x03000000
#define BCHP_XBAR_AIF_ODU_CHAN_SEL0_CHAN6_SHIFT                    24
#define BCHP_XBAR_AIF_ODU_CHAN_SEL0_CHAN6_DEFAULT                  0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL0 :: reserved_for_eco2 [23:22] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL0_reserved_for_eco2_MASK         0x00c00000
#define BCHP_XBAR_AIF_ODU_CHAN_SEL0_reserved_for_eco2_SHIFT        22
#define BCHP_XBAR_AIF_ODU_CHAN_SEL0_reserved_for_eco2_DEFAULT      0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL0 :: CHAN5 [21:20] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL0_CHAN5_MASK                     0x00300000
#define BCHP_XBAR_AIF_ODU_CHAN_SEL0_CHAN5_SHIFT                    20
#define BCHP_XBAR_AIF_ODU_CHAN_SEL0_CHAN5_DEFAULT                  0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL0 :: reserved_for_eco3 [19:18] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL0_reserved_for_eco3_MASK         0x000c0000
#define BCHP_XBAR_AIF_ODU_CHAN_SEL0_reserved_for_eco3_SHIFT        18
#define BCHP_XBAR_AIF_ODU_CHAN_SEL0_reserved_for_eco3_DEFAULT      0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL0 :: CHAN4 [17:16] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL0_CHAN4_MASK                     0x00030000
#define BCHP_XBAR_AIF_ODU_CHAN_SEL0_CHAN4_SHIFT                    16
#define BCHP_XBAR_AIF_ODU_CHAN_SEL0_CHAN4_DEFAULT                  0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL0 :: reserved_for_eco4 [15:14] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL0_reserved_for_eco4_MASK         0x0000c000
#define BCHP_XBAR_AIF_ODU_CHAN_SEL0_reserved_for_eco4_SHIFT        14
#define BCHP_XBAR_AIF_ODU_CHAN_SEL0_reserved_for_eco4_DEFAULT      0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL0 :: CHAN3 [13:12] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL0_CHAN3_MASK                     0x00003000
#define BCHP_XBAR_AIF_ODU_CHAN_SEL0_CHAN3_SHIFT                    12
#define BCHP_XBAR_AIF_ODU_CHAN_SEL0_CHAN3_DEFAULT                  0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL0 :: reserved_for_eco5 [11:10] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL0_reserved_for_eco5_MASK         0x00000c00
#define BCHP_XBAR_AIF_ODU_CHAN_SEL0_reserved_for_eco5_SHIFT        10
#define BCHP_XBAR_AIF_ODU_CHAN_SEL0_reserved_for_eco5_DEFAULT      0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL0 :: CHAN2 [09:08] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL0_CHAN2_MASK                     0x00000300
#define BCHP_XBAR_AIF_ODU_CHAN_SEL0_CHAN2_SHIFT                    8
#define BCHP_XBAR_AIF_ODU_CHAN_SEL0_CHAN2_DEFAULT                  0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL0 :: reserved_for_eco6 [07:06] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL0_reserved_for_eco6_MASK         0x000000c0
#define BCHP_XBAR_AIF_ODU_CHAN_SEL0_reserved_for_eco6_SHIFT        6
#define BCHP_XBAR_AIF_ODU_CHAN_SEL0_reserved_for_eco6_DEFAULT      0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL0 :: CHAN1 [05:04] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL0_CHAN1_MASK                     0x00000030
#define BCHP_XBAR_AIF_ODU_CHAN_SEL0_CHAN1_SHIFT                    4
#define BCHP_XBAR_AIF_ODU_CHAN_SEL0_CHAN1_DEFAULT                  0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL0 :: reserved_for_eco7 [03:02] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL0_reserved_for_eco7_MASK         0x0000000c
#define BCHP_XBAR_AIF_ODU_CHAN_SEL0_reserved_for_eco7_SHIFT        2
#define BCHP_XBAR_AIF_ODU_CHAN_SEL0_reserved_for_eco7_DEFAULT      0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL0 :: CHAN0 [01:00] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL0_CHAN0_MASK                     0x00000003
#define BCHP_XBAR_AIF_ODU_CHAN_SEL0_CHAN0_SHIFT                    0
#define BCHP_XBAR_AIF_ODU_CHAN_SEL0_CHAN0_DEFAULT                  0x00000000

/***************************************************************************
 *SEL1 - Channelizer XBAR ADC select 1
 ***************************************************************************/
/* XBAR_AIF_ODU_CHAN :: SEL1 :: reserved0 [31:30] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL1_reserved0_MASK                 0xc0000000
#define BCHP_XBAR_AIF_ODU_CHAN_SEL1_reserved0_SHIFT                30

/* XBAR_AIF_ODU_CHAN :: SEL1 :: CHAN15 [29:28] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL1_CHAN15_MASK                    0x30000000
#define BCHP_XBAR_AIF_ODU_CHAN_SEL1_CHAN15_SHIFT                   28
#define BCHP_XBAR_AIF_ODU_CHAN_SEL1_CHAN15_DEFAULT                 0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL1 :: reserved_for_eco1 [27:26] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL1_reserved_for_eco1_MASK         0x0c000000
#define BCHP_XBAR_AIF_ODU_CHAN_SEL1_reserved_for_eco1_SHIFT        26
#define BCHP_XBAR_AIF_ODU_CHAN_SEL1_reserved_for_eco1_DEFAULT      0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL1 :: CHAN14 [25:24] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL1_CHAN14_MASK                    0x03000000
#define BCHP_XBAR_AIF_ODU_CHAN_SEL1_CHAN14_SHIFT                   24
#define BCHP_XBAR_AIF_ODU_CHAN_SEL1_CHAN14_DEFAULT                 0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL1 :: reserved_for_eco2 [23:22] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL1_reserved_for_eco2_MASK         0x00c00000
#define BCHP_XBAR_AIF_ODU_CHAN_SEL1_reserved_for_eco2_SHIFT        22
#define BCHP_XBAR_AIF_ODU_CHAN_SEL1_reserved_for_eco2_DEFAULT      0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL1 :: CHAN13 [21:20] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL1_CHAN13_MASK                    0x00300000
#define BCHP_XBAR_AIF_ODU_CHAN_SEL1_CHAN13_SHIFT                   20
#define BCHP_XBAR_AIF_ODU_CHAN_SEL1_CHAN13_DEFAULT                 0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL1 :: reserved_for_eco3 [19:18] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL1_reserved_for_eco3_MASK         0x000c0000
#define BCHP_XBAR_AIF_ODU_CHAN_SEL1_reserved_for_eco3_SHIFT        18
#define BCHP_XBAR_AIF_ODU_CHAN_SEL1_reserved_for_eco3_DEFAULT      0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL1 :: CHAN12 [17:16] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL1_CHAN12_MASK                    0x00030000
#define BCHP_XBAR_AIF_ODU_CHAN_SEL1_CHAN12_SHIFT                   16
#define BCHP_XBAR_AIF_ODU_CHAN_SEL1_CHAN12_DEFAULT                 0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL1 :: reserved_for_eco4 [15:14] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL1_reserved_for_eco4_MASK         0x0000c000
#define BCHP_XBAR_AIF_ODU_CHAN_SEL1_reserved_for_eco4_SHIFT        14
#define BCHP_XBAR_AIF_ODU_CHAN_SEL1_reserved_for_eco4_DEFAULT      0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL1 :: CHAN11 [13:12] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL1_CHAN11_MASK                    0x00003000
#define BCHP_XBAR_AIF_ODU_CHAN_SEL1_CHAN11_SHIFT                   12
#define BCHP_XBAR_AIF_ODU_CHAN_SEL1_CHAN11_DEFAULT                 0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL1 :: reserved_for_eco5 [11:10] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL1_reserved_for_eco5_MASK         0x00000c00
#define BCHP_XBAR_AIF_ODU_CHAN_SEL1_reserved_for_eco5_SHIFT        10
#define BCHP_XBAR_AIF_ODU_CHAN_SEL1_reserved_for_eco5_DEFAULT      0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL1 :: CHAN10 [09:08] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL1_CHAN10_MASK                    0x00000300
#define BCHP_XBAR_AIF_ODU_CHAN_SEL1_CHAN10_SHIFT                   8
#define BCHP_XBAR_AIF_ODU_CHAN_SEL1_CHAN10_DEFAULT                 0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL1 :: reserved_for_eco6 [07:06] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL1_reserved_for_eco6_MASK         0x000000c0
#define BCHP_XBAR_AIF_ODU_CHAN_SEL1_reserved_for_eco6_SHIFT        6
#define BCHP_XBAR_AIF_ODU_CHAN_SEL1_reserved_for_eco6_DEFAULT      0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL1 :: CHAN9 [05:04] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL1_CHAN9_MASK                     0x00000030
#define BCHP_XBAR_AIF_ODU_CHAN_SEL1_CHAN9_SHIFT                    4
#define BCHP_XBAR_AIF_ODU_CHAN_SEL1_CHAN9_DEFAULT                  0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL1 :: reserved_for_eco7 [03:02] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL1_reserved_for_eco7_MASK         0x0000000c
#define BCHP_XBAR_AIF_ODU_CHAN_SEL1_reserved_for_eco7_SHIFT        2
#define BCHP_XBAR_AIF_ODU_CHAN_SEL1_reserved_for_eco7_DEFAULT      0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL1 :: CHAN8 [01:00] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL1_CHAN8_MASK                     0x00000003
#define BCHP_XBAR_AIF_ODU_CHAN_SEL1_CHAN8_SHIFT                    0
#define BCHP_XBAR_AIF_ODU_CHAN_SEL1_CHAN8_DEFAULT                  0x00000000

/***************************************************************************
 *SEL2 - Channelizer XBAR ADC select 2
 ***************************************************************************/
/* XBAR_AIF_ODU_CHAN :: SEL2 :: reserved0 [31:30] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL2_reserved0_MASK                 0xc0000000
#define BCHP_XBAR_AIF_ODU_CHAN_SEL2_reserved0_SHIFT                30

/* XBAR_AIF_ODU_CHAN :: SEL2 :: CHAN23 [29:28] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL2_CHAN23_MASK                    0x30000000
#define BCHP_XBAR_AIF_ODU_CHAN_SEL2_CHAN23_SHIFT                   28
#define BCHP_XBAR_AIF_ODU_CHAN_SEL2_CHAN23_DEFAULT                 0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL2 :: reserved_for_eco1 [27:26] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL2_reserved_for_eco1_MASK         0x0c000000
#define BCHP_XBAR_AIF_ODU_CHAN_SEL2_reserved_for_eco1_SHIFT        26
#define BCHP_XBAR_AIF_ODU_CHAN_SEL2_reserved_for_eco1_DEFAULT      0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL2 :: CHAN22 [25:24] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL2_CHAN22_MASK                    0x03000000
#define BCHP_XBAR_AIF_ODU_CHAN_SEL2_CHAN22_SHIFT                   24
#define BCHP_XBAR_AIF_ODU_CHAN_SEL2_CHAN22_DEFAULT                 0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL2 :: reserved_for_eco2 [23:22] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL2_reserved_for_eco2_MASK         0x00c00000
#define BCHP_XBAR_AIF_ODU_CHAN_SEL2_reserved_for_eco2_SHIFT        22
#define BCHP_XBAR_AIF_ODU_CHAN_SEL2_reserved_for_eco2_DEFAULT      0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL2 :: CHAN21 [21:20] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL2_CHAN21_MASK                    0x00300000
#define BCHP_XBAR_AIF_ODU_CHAN_SEL2_CHAN21_SHIFT                   20
#define BCHP_XBAR_AIF_ODU_CHAN_SEL2_CHAN21_DEFAULT                 0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL2 :: reserved_for_eco3 [19:18] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL2_reserved_for_eco3_MASK         0x000c0000
#define BCHP_XBAR_AIF_ODU_CHAN_SEL2_reserved_for_eco3_SHIFT        18
#define BCHP_XBAR_AIF_ODU_CHAN_SEL2_reserved_for_eco3_DEFAULT      0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL2 :: CHAN20 [17:16] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL2_CHAN20_MASK                    0x00030000
#define BCHP_XBAR_AIF_ODU_CHAN_SEL2_CHAN20_SHIFT                   16
#define BCHP_XBAR_AIF_ODU_CHAN_SEL2_CHAN20_DEFAULT                 0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL2 :: reserved_for_eco4 [15:14] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL2_reserved_for_eco4_MASK         0x0000c000
#define BCHP_XBAR_AIF_ODU_CHAN_SEL2_reserved_for_eco4_SHIFT        14
#define BCHP_XBAR_AIF_ODU_CHAN_SEL2_reserved_for_eco4_DEFAULT      0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL2 :: CHAN19 [13:12] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL2_CHAN19_MASK                    0x00003000
#define BCHP_XBAR_AIF_ODU_CHAN_SEL2_CHAN19_SHIFT                   12
#define BCHP_XBAR_AIF_ODU_CHAN_SEL2_CHAN19_DEFAULT                 0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL2 :: reserved_for_eco5 [11:10] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL2_reserved_for_eco5_MASK         0x00000c00
#define BCHP_XBAR_AIF_ODU_CHAN_SEL2_reserved_for_eco5_SHIFT        10
#define BCHP_XBAR_AIF_ODU_CHAN_SEL2_reserved_for_eco5_DEFAULT      0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL2 :: CHAN18 [09:08] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL2_CHAN18_MASK                    0x00000300
#define BCHP_XBAR_AIF_ODU_CHAN_SEL2_CHAN18_SHIFT                   8
#define BCHP_XBAR_AIF_ODU_CHAN_SEL2_CHAN18_DEFAULT                 0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL2 :: reserved_for_eco6 [07:06] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL2_reserved_for_eco6_MASK         0x000000c0
#define BCHP_XBAR_AIF_ODU_CHAN_SEL2_reserved_for_eco6_SHIFT        6
#define BCHP_XBAR_AIF_ODU_CHAN_SEL2_reserved_for_eco6_DEFAULT      0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL2 :: CHAN17 [05:04] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL2_CHAN17_MASK                    0x00000030
#define BCHP_XBAR_AIF_ODU_CHAN_SEL2_CHAN17_SHIFT                   4
#define BCHP_XBAR_AIF_ODU_CHAN_SEL2_CHAN17_DEFAULT                 0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL2 :: reserved_for_eco7 [03:02] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL2_reserved_for_eco7_MASK         0x0000000c
#define BCHP_XBAR_AIF_ODU_CHAN_SEL2_reserved_for_eco7_SHIFT        2
#define BCHP_XBAR_AIF_ODU_CHAN_SEL2_reserved_for_eco7_DEFAULT      0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL2 :: CHAN16 [01:00] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL2_CHAN16_MASK                    0x00000003
#define BCHP_XBAR_AIF_ODU_CHAN_SEL2_CHAN16_SHIFT                   0
#define BCHP_XBAR_AIF_ODU_CHAN_SEL2_CHAN16_DEFAULT                 0x00000000

/***************************************************************************
 *SEL3 - Channelizer XBAR ADC select 3
 ***************************************************************************/
/* XBAR_AIF_ODU_CHAN :: SEL3 :: reserved0 [31:30] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL3_reserved0_MASK                 0xc0000000
#define BCHP_XBAR_AIF_ODU_CHAN_SEL3_reserved0_SHIFT                30

/* XBAR_AIF_ODU_CHAN :: SEL3 :: CHAN31 [29:28] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL3_CHAN31_MASK                    0x30000000
#define BCHP_XBAR_AIF_ODU_CHAN_SEL3_CHAN31_SHIFT                   28
#define BCHP_XBAR_AIF_ODU_CHAN_SEL3_CHAN31_DEFAULT                 0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL3 :: reserved_for_eco1 [27:26] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL3_reserved_for_eco1_MASK         0x0c000000
#define BCHP_XBAR_AIF_ODU_CHAN_SEL3_reserved_for_eco1_SHIFT        26
#define BCHP_XBAR_AIF_ODU_CHAN_SEL3_reserved_for_eco1_DEFAULT      0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL3 :: CHAN30 [25:24] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL3_CHAN30_MASK                    0x03000000
#define BCHP_XBAR_AIF_ODU_CHAN_SEL3_CHAN30_SHIFT                   24
#define BCHP_XBAR_AIF_ODU_CHAN_SEL3_CHAN30_DEFAULT                 0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL3 :: reserved_for_eco2 [23:22] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL3_reserved_for_eco2_MASK         0x00c00000
#define BCHP_XBAR_AIF_ODU_CHAN_SEL3_reserved_for_eco2_SHIFT        22
#define BCHP_XBAR_AIF_ODU_CHAN_SEL3_reserved_for_eco2_DEFAULT      0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL3 :: CHAN29 [21:20] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL3_CHAN29_MASK                    0x00300000
#define BCHP_XBAR_AIF_ODU_CHAN_SEL3_CHAN29_SHIFT                   20
#define BCHP_XBAR_AIF_ODU_CHAN_SEL3_CHAN29_DEFAULT                 0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL3 :: reserved_for_eco3 [19:18] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL3_reserved_for_eco3_MASK         0x000c0000
#define BCHP_XBAR_AIF_ODU_CHAN_SEL3_reserved_for_eco3_SHIFT        18
#define BCHP_XBAR_AIF_ODU_CHAN_SEL3_reserved_for_eco3_DEFAULT      0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL3 :: CHAN28 [17:16] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL3_CHAN28_MASK                    0x00030000
#define BCHP_XBAR_AIF_ODU_CHAN_SEL3_CHAN28_SHIFT                   16
#define BCHP_XBAR_AIF_ODU_CHAN_SEL3_CHAN28_DEFAULT                 0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL3 :: reserved_for_eco4 [15:14] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL3_reserved_for_eco4_MASK         0x0000c000
#define BCHP_XBAR_AIF_ODU_CHAN_SEL3_reserved_for_eco4_SHIFT        14
#define BCHP_XBAR_AIF_ODU_CHAN_SEL3_reserved_for_eco4_DEFAULT      0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL3 :: CHAN27 [13:12] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL3_CHAN27_MASK                    0x00003000
#define BCHP_XBAR_AIF_ODU_CHAN_SEL3_CHAN27_SHIFT                   12
#define BCHP_XBAR_AIF_ODU_CHAN_SEL3_CHAN27_DEFAULT                 0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL3 :: reserved_for_eco5 [11:10] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL3_reserved_for_eco5_MASK         0x00000c00
#define BCHP_XBAR_AIF_ODU_CHAN_SEL3_reserved_for_eco5_SHIFT        10
#define BCHP_XBAR_AIF_ODU_CHAN_SEL3_reserved_for_eco5_DEFAULT      0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL3 :: CHAN26 [09:08] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL3_CHAN26_MASK                    0x00000300
#define BCHP_XBAR_AIF_ODU_CHAN_SEL3_CHAN26_SHIFT                   8
#define BCHP_XBAR_AIF_ODU_CHAN_SEL3_CHAN26_DEFAULT                 0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL3 :: reserved_for_eco6 [07:06] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL3_reserved_for_eco6_MASK         0x000000c0
#define BCHP_XBAR_AIF_ODU_CHAN_SEL3_reserved_for_eco6_SHIFT        6
#define BCHP_XBAR_AIF_ODU_CHAN_SEL3_reserved_for_eco6_DEFAULT      0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL3 :: CHAN25 [05:04] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL3_CHAN25_MASK                    0x00000030
#define BCHP_XBAR_AIF_ODU_CHAN_SEL3_CHAN25_SHIFT                   4
#define BCHP_XBAR_AIF_ODU_CHAN_SEL3_CHAN25_DEFAULT                 0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL3 :: reserved_for_eco7 [03:02] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL3_reserved_for_eco7_MASK         0x0000000c
#define BCHP_XBAR_AIF_ODU_CHAN_SEL3_reserved_for_eco7_SHIFT        2
#define BCHP_XBAR_AIF_ODU_CHAN_SEL3_reserved_for_eco7_DEFAULT      0x00000000

/* XBAR_AIF_ODU_CHAN :: SEL3 :: CHAN24 [01:00] */
#define BCHP_XBAR_AIF_ODU_CHAN_SEL3_CHAN24_MASK                    0x00000003
#define BCHP_XBAR_AIF_ODU_CHAN_SEL3_CHAN24_SHIFT                   0
#define BCHP_XBAR_AIF_ODU_CHAN_SEL3_CHAN24_DEFAULT                 0x00000000

/***************************************************************************
 *FIFO - Channelizer XBAR FIFO control
 ***************************************************************************/
/* XBAR_AIF_ODU_CHAN :: FIFO :: IPATHTST_EN [31:31] */
#define BCHP_XBAR_AIF_ODU_CHAN_FIFO_IPATHTST_EN_MASK               0x80000000
#define BCHP_XBAR_AIF_ODU_CHAN_FIFO_IPATHTST_EN_SHIFT              31
#define BCHP_XBAR_AIF_ODU_CHAN_FIFO_IPATHTST_EN_DEFAULT            0x00000000

/* XBAR_AIF_ODU_CHAN :: FIFO :: reserved_for_eco0 [30:04] */
#define BCHP_XBAR_AIF_ODU_CHAN_FIFO_reserved_for_eco0_MASK         0x7ffffff0
#define BCHP_XBAR_AIF_ODU_CHAN_FIFO_reserved_for_eco0_SHIFT        4
#define BCHP_XBAR_AIF_ODU_CHAN_FIFO_reserved_for_eco0_DEFAULT      0x00000000

/* XBAR_AIF_ODU_CHAN :: FIFO :: IFIFO_ON [03:00] */
#define BCHP_XBAR_AIF_ODU_CHAN_FIFO_IFIFO_ON_MASK                  0x0000000f
#define BCHP_XBAR_AIF_ODU_CHAN_FIFO_IFIFO_ON_SHIFT                 0
#define BCHP_XBAR_AIF_ODU_CHAN_FIFO_IFIFO_ON_DEFAULT               0x00000000

/***************************************************************************
 *IPATHTST - Channelizer Path Test
 ***************************************************************************/
/* XBAR_AIF_ODU_CHAN :: IPATHTST :: reserved0 [31:02] */
#define BCHP_XBAR_AIF_ODU_CHAN_IPATHTST_reserved0_MASK             0xfffffffc
#define BCHP_XBAR_AIF_ODU_CHAN_IPATHTST_reserved0_SHIFT            2

/* XBAR_AIF_ODU_CHAN :: IPATHTST :: STATUS [01:00] */
#define BCHP_XBAR_AIF_ODU_CHAN_IPATHTST_STATUS_MASK                0x00000003
#define BCHP_XBAR_AIF_ODU_CHAN_IPATHTST_STATUS_SHIFT               0
#define BCHP_XBAR_AIF_ODU_CHAN_IPATHTST_STATUS_DEFAULT             0x00000000

/***************************************************************************
 *DCM - Channelizer XBAR DCM control
 ***************************************************************************/
/* XBAR_AIF_ODU_CHAN :: DCM :: reserved0 [31:13] */
#define BCHP_XBAR_AIF_ODU_CHAN_DCM_reserved0_MASK                  0xffffe000
#define BCHP_XBAR_AIF_ODU_CHAN_DCM_reserved0_SHIFT                 13

/* XBAR_AIF_ODU_CHAN :: DCM :: ENBL [12:12] */
#define BCHP_XBAR_AIF_ODU_CHAN_DCM_ENBL_MASK                       0x00001000
#define BCHP_XBAR_AIF_ODU_CHAN_DCM_ENBL_SHIFT                      12
#define BCHP_XBAR_AIF_ODU_CHAN_DCM_ENBL_DEFAULT                    0x00000000

/* XBAR_AIF_ODU_CHAN :: DCM :: LNSEL [11:08] */
#define BCHP_XBAR_AIF_ODU_CHAN_DCM_LNSEL_MASK                      0x00000f00
#define BCHP_XBAR_AIF_ODU_CHAN_DCM_LNSEL_SHIFT                     8
#define BCHP_XBAR_AIF_ODU_CHAN_DCM_LNSEL_DEFAULT                   0x00000000

/* XBAR_AIF_ODU_CHAN :: DCM :: RATIO [07:00] */
#define BCHP_XBAR_AIF_ODU_CHAN_DCM_RATIO_MASK                      0x000000ff
#define BCHP_XBAR_AIF_ODU_CHAN_DCM_RATIO_SHIFT                     0
#define BCHP_XBAR_AIF_ODU_CHAN_DCM_RATIO_DEFAULT                   0x00000020

/***************************************************************************
 *LOCAL_SW_RESET - Channelizer local software reset
 ***************************************************************************/
/* XBAR_AIF_ODU_CHAN :: LOCAL_SW_RESET :: reserved0 [31:02] */
#define BCHP_XBAR_AIF_ODU_CHAN_LOCAL_SW_RESET_reserved0_MASK       0xfffffffc
#define BCHP_XBAR_AIF_ODU_CHAN_LOCAL_SW_RESET_reserved0_SHIFT      2

/* XBAR_AIF_ODU_CHAN :: LOCAL_SW_RESET :: TEST [01:01] */
#define BCHP_XBAR_AIF_ODU_CHAN_LOCAL_SW_RESET_TEST_MASK            0x00000002
#define BCHP_XBAR_AIF_ODU_CHAN_LOCAL_SW_RESET_TEST_SHIFT           1
#define BCHP_XBAR_AIF_ODU_CHAN_LOCAL_SW_RESET_TEST_DEFAULT         0x00000001

/* XBAR_AIF_ODU_CHAN :: LOCAL_SW_RESET :: RESET [00:00] */
#define BCHP_XBAR_AIF_ODU_CHAN_LOCAL_SW_RESET_RESET_MASK           0x00000001
#define BCHP_XBAR_AIF_ODU_CHAN_LOCAL_SW_RESET_RESET_SHIFT          0
#define BCHP_XBAR_AIF_ODU_CHAN_LOCAL_SW_RESET_RESET_DEFAULT        0x00000001

/***************************************************************************
 *PWRDN - Channelizer clock gating control
 ***************************************************************************/
/* XBAR_AIF_ODU_CHAN :: PWRDN :: reserved0 [31:02] */
#define BCHP_XBAR_AIF_ODU_CHAN_PWRDN_reserved0_MASK                0xfffffffc
#define BCHP_XBAR_AIF_ODU_CHAN_PWRDN_reserved0_SHIFT               2

/* XBAR_AIF_ODU_CHAN :: PWRDN :: TEST [01:01] */
#define BCHP_XBAR_AIF_ODU_CHAN_PWRDN_TEST_MASK                     0x00000002
#define BCHP_XBAR_AIF_ODU_CHAN_PWRDN_TEST_SHIFT                    1
#define BCHP_XBAR_AIF_ODU_CHAN_PWRDN_TEST_DEFAULT                  0x00000001

/* XBAR_AIF_ODU_CHAN :: PWRDN :: PWRDN [00:00] */
#define BCHP_XBAR_AIF_ODU_CHAN_PWRDN_PWRDN_MASK                    0x00000001
#define BCHP_XBAR_AIF_ODU_CHAN_PWRDN_PWRDN_SHIFT                   0
#define BCHP_XBAR_AIF_ODU_CHAN_PWRDN_PWRDN_DEFAULT                 0x00000001

/***************************************************************************
 *OUTEN - Channelizer output enable
 ***************************************************************************/
/* XBAR_AIF_ODU_CHAN :: OUTEN :: OUTEN [31:00] */
#define BCHP_XBAR_AIF_ODU_CHAN_OUTEN_OUTEN_MASK                    0xffffffff
#define BCHP_XBAR_AIF_ODU_CHAN_OUTEN_OUTEN_SHIFT                   0
#define BCHP_XBAR_AIF_ODU_CHAN_OUTEN_OUTEN_DEFAULT                 0x00000000

/***************************************************************************
 *SW_SPARE0 - Spare Register For Software Test
 ***************************************************************************/
/* XBAR_AIF_ODU_CHAN :: SW_SPARE0 :: SW_SPARE0 [31:00] */
#define BCHP_XBAR_AIF_ODU_CHAN_SW_SPARE0_SW_SPARE0_MASK            0xffffffff
#define BCHP_XBAR_AIF_ODU_CHAN_SW_SPARE0_SW_SPARE0_SHIFT           0
#define BCHP_XBAR_AIF_ODU_CHAN_SW_SPARE0_SW_SPARE0_DEFAULT         0x00000000

/***************************************************************************
 *SW_SPARE1 - Spare Register For Software Test
 ***************************************************************************/
/* XBAR_AIF_ODU_CHAN :: SW_SPARE1 :: SW_SPARE1 [31:00] */
#define BCHP_XBAR_AIF_ODU_CHAN_SW_SPARE1_SW_SPARE1_MASK            0xffffffff
#define BCHP_XBAR_AIF_ODU_CHAN_SW_SPARE1_SW_SPARE1_SHIFT           0
#define BCHP_XBAR_AIF_ODU_CHAN_SW_SPARE1_SW_SPARE1_DEFAULT         0x00000000

#endif /* #ifndef BCHP_XBAR_AIF_ODU_CHAN_H__ */

/* End of File */
