<div id="pfec" class="pf w0 h0" data-page-no="ec"><div class="pc pcec w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bgec.png"/><div class="t m0 x9 hf yf6 ff3 fs5 fc0 sc0 ls0 ws0">The MDM AP Control Register also includes a Very Low Leakage Debug Acknowledge</div><div class="t m0 x9 hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">(VLLDBGACK) bit that is set to release the ARM core being held in reset following a</div><div class="t m0 x9 hf yf8 ff3 fs5 fc0 sc0 ls0 ws0">VLLS recovery. The debugger reinitializes all debug IP, and then asserts the</div><div class="t m0 x9 hf yf9 ff3 fs5 fc0 sc0 ls0 ws0">VLLDBGACK control bit to allow the RCM to release the ARM core from reset and</div><div class="t m0 x9 hf yfa ff3 fs5 fc0 sc0 ls0 ws0">allow CPU operation to begin.</div><div class="t m0 x9 hf y62a ff3 fs5 fc0 sc0 ls0 ws0">The VLLDBGACK bit is cleared by the debugger (or can be left set as is) or clears</div><div class="t m0 x9 hf yabd ff3 fs5 fc0 sc0 ls0 ws0">automatically due to the reset generated as part of the next VLLS recovery.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Functional description</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">236<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
