/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [16:0] _01_;
  wire [26:0] _02_;
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [24:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [13:0] celloutsig_0_13z;
  wire celloutsig_0_16z;
  wire [16:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [19:0] celloutsig_0_20z;
  wire [3:0] celloutsig_0_2z;
  wire [7:0] celloutsig_0_4z;
  wire [13:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [41:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_11z;
  wire [7:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [12:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~(celloutsig_1_13z[5] | celloutsig_1_1z);
  assign celloutsig_0_7z = ~(celloutsig_0_4z[6] ^ celloutsig_0_0z[4]);
  assign celloutsig_0_10z = ~(_00_ ^ celloutsig_0_5z[3]);
  assign celloutsig_0_16z = ~(celloutsig_0_7z ^ celloutsig_0_4z[0]);
  assign celloutsig_0_17z = { _01_[16:1], celloutsig_0_16z } + { in_data[59:57], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_16z };
  reg [26:0] _08_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _08_ <= 27'h0000000;
    else _08_ <= { in_data[90:71], celloutsig_0_0z };
  assign { _02_[26:25], _00_, _02_[23:19], _01_[16:1], _02_[2:0] } = _08_;
  reg [8:0] _09_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _09_ <= 9'h000;
    else _09_ <= { celloutsig_0_13z[9:2], celloutsig_0_7z };
  assign out_data[8:0] = _09_;
  assign celloutsig_0_0z = in_data[34:28] & in_data[69:63];
  assign celloutsig_0_11z = { celloutsig_0_4z[5:2], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_2z } & { _02_[26:25], _00_, _02_[23:22], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[171:130] & in_data[155:114];
  assign celloutsig_0_2z = celloutsig_0_0z[4:1] / { 1'h1, celloutsig_0_0z[2:0] };
  assign celloutsig_1_4z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z[3:1], celloutsig_1_3z[1] } / { 1'h1, celloutsig_1_0z[6:1] };
  assign celloutsig_0_13z = celloutsig_0_11z[22:9] / { 1'h1, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_1z = celloutsig_1_0z[17:9] > in_data[110:102];
  assign celloutsig_1_9z = { in_data[119:105], celloutsig_1_3z[3:1], celloutsig_1_3z[1] } <= { celloutsig_1_8z[10], celloutsig_1_3z[3:1], celloutsig_1_3z[1], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_5z = { _02_[26:25], _00_, _02_[23:19], _01_[16], celloutsig_0_1z, celloutsig_0_2z } % { 1'h1, celloutsig_0_2z[1:0], celloutsig_0_0z, celloutsig_0_2z[3:1], in_data[0] };
  assign celloutsig_1_13z = { celloutsig_1_11z[3:0], celloutsig_1_9z, celloutsig_1_6z[2], celloutsig_1_6z[2], celloutsig_1_6z[0] } * in_data[116:109];
  assign celloutsig_0_4z = { _01_[5:1], _02_[2:0] } * { celloutsig_0_0z[6:1], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_5z = { celloutsig_1_0z[34], celloutsig_1_3z[3:1], celloutsig_1_3z[1], celloutsig_1_1z } * { celloutsig_1_4z[6:2], celloutsig_1_1z };
  assign celloutsig_0_9z = { celloutsig_0_0z[3:1], celloutsig_0_6z, celloutsig_0_6z } != { in_data[19:16], celloutsig_0_7z };
  assign celloutsig_1_11z = ~ celloutsig_1_8z[6:1];
  assign celloutsig_1_19z = ~ celloutsig_1_8z[11:9];
  assign celloutsig_1_8z = in_data[171:159] >> celloutsig_1_0z[17:5];
  assign celloutsig_0_20z = { celloutsig_0_4z[7:2], celloutsig_0_5z } >> { celloutsig_0_2z[2:1], celloutsig_0_6z, celloutsig_0_17z };
  assign celloutsig_0_6z = ~((_02_[19] & celloutsig_0_5z[13]) | (celloutsig_0_2z[2] & celloutsig_0_2z[3]));
  assign celloutsig_0_1z = ~((in_data[76] & celloutsig_0_0z[2]) | (celloutsig_0_0z[3] & celloutsig_0_0z[5]));
  assign celloutsig_0_12z = ~((celloutsig_0_1z & celloutsig_0_0z[0]) | (celloutsig_0_5z[3] & celloutsig_0_2z[3]));
  assign celloutsig_1_2z = ~((celloutsig_1_0z[9] & in_data[120]) | (celloutsig_1_0z[16] & celloutsig_1_0z[36]));
  assign { celloutsig_1_3z[1], celloutsig_1_3z[3:2] } = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z } ^ { celloutsig_1_1z, celloutsig_1_0z[18], celloutsig_1_2z };
  assign { celloutsig_1_6z[0], celloutsig_1_6z[2] } = ~ { celloutsig_1_2z, celloutsig_1_1z };
  assign _01_[0] = celloutsig_0_16z;
  assign { _02_[24], _02_[18:3] } = { _00_, _01_[16:1] };
  assign celloutsig_1_3z[0] = celloutsig_1_3z[1];
  assign celloutsig_1_6z[1] = celloutsig_1_6z[2];
  assign { out_data[128], out_data[98:96], out_data[51:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_20z };
endmodule
