

================================================================
== Vitis HLS Report for 'forward'
================================================================
* Date:           Thu Oct  3 12:36:32 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_gemm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.689 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+----------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline |
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type   |
    +----------+----------+-----------+-----------+----------+----------+----------+
    |  10560032|  10560032|  35.165 ms|  35.165 ms|  10560018|  10560018|  dataflow|
    +----------+----------+-----------+-----------+----------+----------+----------+

    + Detail: 
        * Instance: 
        +----------+-------+----------+----------+-----------+-----------+----------+----------+---------+
        |          |       |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
        | Instance | Module|    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
        +----------+-------+----------+----------+-----------+-----------+----------+----------+---------+
        |node2_U0  |node2  |  10560017|  10560017|  35.165 ms|  35.165 ms|  10560017|  10560017|       no|
        |node1_U0  |node1  |     44017|     44017|   0.147 ms|   0.147 ms|     44017|     44017|       no|
        |node0_U0  |node0  |     44004|     44004|   0.147 ms|   0.147 ms|     44004|     44004|       no|
        +----------+-------+----------+----------+-----------+-----------+----------+----------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       12|    -|
|FIFO                 |        2|     -|      190|      156|    -|
|Instance             |       86|    17|     2137|     1707|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       18|    -|
|Register             |        -|     -|        2|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       88|    17|     2329|     1893|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        6|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        2|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------+-------+---------+----+------+-----+-----+
    | Instance | Module| BRAM_18K| DSP|  FF  | LUT | URAM|
    +----------+-------+---------+----+------+-----+-----+
    |node0_U0  |node0  |        0|   1|    75|  194|    0|
    |node1_U0  |node1  |        0|   9|   836|  566|    0|
    |node2_U0  |node2  |       86|   7|  1226|  947|    0|
    +----------+-------+---------+----+------+-----+-----+
    |Total     |       |       86|  17|  2137| 1707|    0|
    +----------+-------+---------+----+------+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------+---------+----+----+-----+-------+-----+---------+
    |  Name | BRAM_18K| FF | LUT| URAM| Depth | Bits| Size:D*B|
    +-------+---------+----+----+-----+-------+-----+---------+
    |v36_U  |        1|  95|   0|    -|  44000|   32|  1408000|
    |v37_U  |        1|  95|   0|    -|  44000|   32|  1408000|
    +-------+---------+----+----+-----+-------+-----+---------+
    |Total  |        2| 190|   0|    0|  88000|   64|  2816000|
    +-------+---------+----+----+-----+-------+-----+---------+

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |ap_idle                    |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready              |       and|   0|  0|   2|           1|           1|
    |node1_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |node2_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_node1_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_node2_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  12|           6|           6|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_node1_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_node2_U0_ap_ready  |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  18|          4|    2|          4|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+---+----+-----+-----------+
    |              Name             | FF| LUT| Bits| Const Bits|
    +-------------------------------+---+----+-----+-----------+
    |ap_sync_reg_node1_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_node2_U0_ap_ready  |  1|   0|    1|          0|
    +-------------------------------+---+----+-----+-----------+
    |Total                          |  2|   0|    2|          0|
    +-------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|v32_address0  |  out|   16|   ap_memory|           v32|         array|
|v32_ce0       |  out|    1|   ap_memory|           v32|         array|
|v32_d0        |  out|   32|   ap_memory|           v32|         array|
|v32_q0        |   in|   32|   ap_memory|           v32|         array|
|v32_we0       |  out|    1|   ap_memory|           v32|         array|
|v32_address1  |  out|   16|   ap_memory|           v32|         array|
|v32_ce1       |  out|    1|   ap_memory|           v32|         array|
|v32_d1        |  out|   32|   ap_memory|           v32|         array|
|v32_q1        |   in|   32|   ap_memory|           v32|         array|
|v32_we1       |  out|    1|   ap_memory|           v32|         array|
|v33_address0  |  out|   16|   ap_memory|           v33|         array|
|v33_ce0       |  out|    1|   ap_memory|           v33|         array|
|v33_d0        |  out|   32|   ap_memory|           v33|         array|
|v33_q0        |   in|   32|   ap_memory|           v33|         array|
|v33_we0       |  out|    1|   ap_memory|           v33|         array|
|v33_address1  |  out|   16|   ap_memory|           v33|         array|
|v33_ce1       |  out|    1|   ap_memory|           v33|         array|
|v33_d1        |  out|   32|   ap_memory|           v33|         array|
|v33_q1        |   in|   32|   ap_memory|           v33|         array|
|v33_we1       |  out|    1|   ap_memory|           v33|         array|
|v34_address0  |  out|   16|   ap_memory|           v34|         array|
|v34_ce0       |  out|    1|   ap_memory|           v34|         array|
|v34_d0        |  out|   32|   ap_memory|           v34|         array|
|v34_q0        |   in|   32|   ap_memory|           v34|         array|
|v34_we0       |  out|    1|   ap_memory|           v34|         array|
|v34_address1  |  out|   16|   ap_memory|           v34|         array|
|v34_ce1       |  out|    1|   ap_memory|           v34|         array|
|v34_d1        |  out|   32|   ap_memory|           v34|         array|
|v34_q1        |   in|   32|   ap_memory|           v34|         array|
|v34_we1       |  out|    1|   ap_memory|           v34|         array|
|v35_address0  |  out|   16|   ap_memory|           v35|         array|
|v35_ce0       |  out|    1|   ap_memory|           v35|         array|
|v35_d0        |  out|   32|   ap_memory|           v35|         array|
|v35_q0        |   in|   32|   ap_memory|           v35|         array|
|v35_we0       |  out|    1|   ap_memory|           v35|         array|
|v35_address1  |  out|   16|   ap_memory|           v35|         array|
|v35_ce1       |  out|    1|   ap_memory|           v35|         array|
|v35_d1        |  out|   32|   ap_memory|           v35|         array|
|v35_q1        |   in|   32|   ap_memory|           v35|         array|
|v35_we1       |  out|    1|   ap_memory|           v35|         array|
|ap_clk        |   in|    1|  ap_ctrl_hs|       forward|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|       forward|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|       forward|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|       forward|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|       forward|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|       forward|  return value|
+--------------+-----+-----+------------+--------------+--------------+

