{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590314502608 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590314502614 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 24 11:01:42 2020 " "Processing started: Sun May 24 11:01:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590314502614 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590314502614 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalYearProject -c FinalYearProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalYearProject -c FinalYearProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590314502614 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1590314503255 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1590314503255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalyearproject.bdf 1 1 " "Found 1 design units, including 1 entities, in source file finalyearproject.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FinalYearProject " "Found entity 1: FinalYearProject" {  } { { "FinalYearProject.bdf" "" { Schematic "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/FinalYearProject.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590314516454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590314516454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Controller-VGA_Controller_V1 " "Found design unit 1: VGA_Controller-VGA_Controller_V1" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/VGA_Controller.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590314517012 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/VGA_Controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590314517012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590314517012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "live_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file live_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Live_Buffer-Live_Buffer_V1 " "Found design unit 1: Live_Buffer-Live_Buffer_V1" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590314517018 ""} { "Info" "ISGN_ENTITY_NAME" "1 Live_Buffer " "Found entity 1: Live_Buffer" {  } { { "Live_Buffer.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/Live_Buffer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590314517018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590314517018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qspi_slave_controller.vhd 4 1 " "Found 4 design units, including 1 entities, in source file qspi_slave_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QSPI_Slave_Controller-QSPI_Slave_Controller_V1 " "Found design unit 1: QSPI_Slave_Controller-QSPI_Slave_Controller_V1" {  } { { "QSPI_Slave_Controller.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/QSPI_Slave_Controller.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590314517024 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 QSPI_Slave_Controller-QSPI_Slave_Controller_V2 " "Found design unit 2: QSPI_Slave_Controller-QSPI_Slave_Controller_V2" {  } { { "QSPI_Slave_Controller.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/QSPI_Slave_Controller.vhd" 191 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590314517024 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 QSPI_Slave_Controller-QSPI_Slave_Controller_V3 " "Found design unit 3: QSPI_Slave_Controller-QSPI_Slave_Controller_V3" {  } { { "QSPI_Slave_Controller.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/QSPI_Slave_Controller.vhd" 338 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590314517024 ""} { "Info" "ISGN_ENTITY_NAME" "1 QSPI_Slave_Controller " "Found entity 1: QSPI_Slave_Controller" {  } { { "QSPI_Slave_Controller.vhd" "" { Text "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/QSPI_Slave_Controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590314517024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590314517024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qspi_slave.bdf 1 1 " "Found 1 design units, including 1 entities, in source file qspi_slave.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 QSPI_Slave " "Found entity 1: QSPI_Slave" {  } { { "QSPI_Slave.bdf" "" { Schematic "C:/Users/ZackB/Documents/FinalYearProject/FPGA Display/FPGA Firmware/QSPI_Slave.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590314517028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590314517028 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "QSPI_Slave_Controller " "Elaborating entity \"QSPI_Slave_Controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1590314517072 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1590314518619 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1590314519394 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590314519394 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "317 " "Implemented 317 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1590314519621 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1590314519621 ""} { "Info" "ICUT_CUT_TM_LCELLS" "282 " "Implemented 282 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1590314519621 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1590314519621 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590314519704 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 24 11:01:59 2020 " "Processing ended: Sun May 24 11:01:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590314519704 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590314519704 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590314519704 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1590314519704 ""}
