
---------- Begin Simulation Statistics ----------
final_tick                               116145595109                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 261675                       # Simulator instruction rate (inst/s)
host_mem_usage                                 672592                       # Number of bytes of host memory used
host_op_rate                                   262189                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   382.15                       # Real time elapsed on the host
host_tick_rate                              303924128                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.116146                       # Number of seconds simulated
sim_ticks                                116145595109                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.741313                       # CPI: cycles per instruction
system.cpu.discardedOps                        189503                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        41064484                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.574279                       # IPC: instructions per cycle
system.cpu.numCycles                        174131327                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526879     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690524     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958212     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       133066843                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       278484                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        565590                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          384                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            6                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       874973                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4371                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1750900                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4377                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485688                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735387                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81001                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103796                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101824                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.906265                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65388                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             669                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              381                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          156                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51150734                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51150734                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51151207                       # number of overall hits
system.cpu.dcache.overall_hits::total        51151207                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       925509                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         925509                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       933455                       # number of overall misses
system.cpu.dcache.overall_misses::total        933455                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  39149458280                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  39149458280                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  39149458280                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  39149458280                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52076243                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52076243                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52084662                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52084662                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017772                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017772                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017922                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017922                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42300.461994                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42300.461994                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41940.380929                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41940.380929                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       157191                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3893                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.377858                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       778524                       # number of writebacks
system.cpu.dcache.writebacks::total            778524                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        58303                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58303                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        58303                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58303                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       867206                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       867206                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       875149                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       875149                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  36366967063                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  36366967063                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  37062025751                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  37062025751                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016653                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016653                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016802                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016802                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41935.788109                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41935.788109                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 42349.389362                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42349.389362                       # average overall mshr miss latency
system.cpu.dcache.replacements                 874637                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40601129                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40601129                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       526035                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        526035                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16989090967                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16989090967                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41127164                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41127164                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012790                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012790                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 32296.503022                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32296.503022                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           48                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           48                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       525987                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       525987                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  16285496679                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  16285496679                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012789                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012789                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 30961.785518                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30961.785518                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10549605                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10549605                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       399474                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       399474                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  22160367313                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  22160367313                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.036485                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.036485                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55473.866417                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55473.866417                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58255                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58255                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       341219                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       341219                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  20081470384                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  20081470384                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031164                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031164                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58852.145936                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58852.145936                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          473                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           473                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7946                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7946                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.943818                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.943818                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7943                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7943                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    695058688                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    695058688                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.943461                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.943461                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 87505.814931                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87505.814931                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 116145595109                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           506.699604                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52026432                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            875149                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             59.448656                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            192096                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   506.699604                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989648                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989648                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          272                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          207                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105044625                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105044625                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 116145595109                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 116145595109                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 116145595109                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685780                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43475177                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024922                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10278162                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10278162                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10278162                       # number of overall hits
system.cpu.icache.overall_hits::total        10278162                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          779                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            779                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          779                       # number of overall misses
system.cpu.icache.overall_misses::total           779                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     63154895                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     63154895                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     63154895                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     63154895                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278941                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278941                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278941                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278941                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000076                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000076                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000076                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000076                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 81071.752246                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81071.752246                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 81071.752246                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81071.752246                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          335                       # number of writebacks
system.cpu.icache.writebacks::total               335                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          779                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          779                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          779                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          779                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     62115709                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     62115709                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     62115709                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     62115709                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000076                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000076                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000076                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000076                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79737.752246                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79737.752246                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79737.752246                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79737.752246                       # average overall mshr miss latency
system.cpu.icache.replacements                    335                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10278162                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10278162                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          779                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           779                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     63154895                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     63154895                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278941                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278941                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000076                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000076                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 81071.752246                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81071.752246                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          779                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          779                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     62115709                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     62115709                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000076                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000076                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79737.752246                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79737.752246                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 116145595109                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           359.096802                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278941                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               779                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13195.046213                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             94047                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   359.096802                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.701361                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.701361                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          337                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20558661                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20558661                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 116145595109                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 116145595109                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 116145595109                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 116145595109                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  101                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               588703                       # number of demand (read+write) hits
system.l2.demand_hits::total                   588804                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 101                       # number of overall hits
system.l2.overall_hits::.cpu.data              588703                       # number of overall hits
system.l2.overall_hits::total                  588804                       # number of overall hits
system.l2.demand_misses::.cpu.inst                678                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             286446                       # number of demand (read+write) misses
system.l2.demand_misses::total                 287124                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               678                       # number of overall misses
system.l2.overall_misses::.cpu.data            286446                       # number of overall misses
system.l2.overall_misses::total                287124                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     59117544                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  27053448631                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      27112566175                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     59117544                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  27053448631                       # number of overall miss cycles
system.l2.overall_miss_latency::total     27112566175                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              779                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           875149                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               875928                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             779                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          875149                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              875928                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.870347                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.327311                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.327794                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.870347                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.327311                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.327794                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 87194.017699                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 94445.196061                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94428.073498                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 87194.017699                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 94445.196061                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94428.073498                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              199580                       # number of writebacks
system.l2.writebacks::total                    199580                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           678                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        286441                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            287119                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          678                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       286441                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           287119                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     49860593                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  23149414507                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23199275100                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     49860593                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  23149414507                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23199275100                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.870347                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.327305                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.327788                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.870347                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.327305                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.327788                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 73540.697640                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 80817.391739                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80800.208624                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 73540.697640                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 80817.391739                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80800.208624                       # average overall mshr miss latency
system.l2.replacements                         282557                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       778524                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           778524                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       778524                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       778524                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          325                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              325                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          325                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          325                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          291                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           291                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            164525                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                164525                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          176694                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              176694                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  17091074600                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   17091074600                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        341219                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            341219                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.517832                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.517832                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 96726.966394                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96726.966394                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       176694                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         176694                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  14681136613                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14681136613                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.517832                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.517832                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83087.918169                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83087.918169                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            101                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                101                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          678                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              678                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     59117544                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     59117544                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          779                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            779                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.870347                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.870347                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 87194.017699                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87194.017699                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          678                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          678                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     49860593                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     49860593                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.870347                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.870347                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 73540.697640                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73540.697640                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        424178                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            424178                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       109752                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          109752                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   9962374031                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9962374031                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       533930                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        533930                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.205555                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.205555                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90771.685536                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90771.685536                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       109747                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       109747                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   8468277894                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8468277894                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.205546                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.205546                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77161.816669                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77161.816669                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 116145595109                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8064.341198                       # Cycle average of tags in use
system.l2.tags.total_refs                     1750220                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    290749                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.019694                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     80000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      59.148673                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        18.816971                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7986.375554                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007220                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002297                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.974899                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984417                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          286                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2851                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4872                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          182                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3791781                       # Number of tag accesses
system.l2.tags.data_accesses                  3791781                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 116145595109                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    199567.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       678.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    285574.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004126936254                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11771                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11771                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              787212                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             188036                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      287119                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     199580                       # Number of write requests accepted
system.mem_ctrls.readBursts                    287119                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   199580                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    867                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    13                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.70                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                287119                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               199580                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  218166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   67254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  12413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  12039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11771                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.316371                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.904838                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.415959                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11546     98.09%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          169      1.44%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           14      0.12%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            9      0.08%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           27      0.23%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11771                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11771                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.951576                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.917663                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.080388                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6450     54.80%     54.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              137      1.16%     55.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4510     38.31%     94.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              652      5.54%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               22      0.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11771                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   55488                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                18375616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12773120                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    158.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    109.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  116135992977                       # Total gap between requests
system.mem_ctrls.avgGap                     238619.75                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        43392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     18276736                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12770368                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 373600.048794597795                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 157360560.965292751789                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 109951376.012282699347                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          678                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       286441                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       199580                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     19398635                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10257983738                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2737856601410                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28611.56                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35811.86                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  13718091.00                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        43392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     18332224                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      18375616                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        43392                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        43392                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12773120                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12773120                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          678                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       286441                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         287119                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       199580                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        199580                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       373600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    157838306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        158211906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       373600                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       373600                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    109975070                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       109975070                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    109975070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       373600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    157838306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       268186977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               286252                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              199537                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17426                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17606                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        17305                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        17168                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        18329                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        17169                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        18143                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        18884                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        19099                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        17692                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        16492                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18934                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        17441                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        18341                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        18183                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        18040                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11795                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        12040                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        11826                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11712                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12767                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        11983                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12830                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        13573                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        13827                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12591                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        11170                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        13584                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        11849                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12785                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12622                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12583                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4910157373                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1431260000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10277382373                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17153.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35903.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              150328                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             102531                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            52.52                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.38                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       232930                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   133.475705                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    89.371484                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   192.770394                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       177244     76.09%     76.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        30814     13.23%     89.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4077      1.75%     91.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3243      1.39%     92.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9086      3.90%     96.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          612      0.26%     96.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          522      0.22%     96.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          660      0.28%     97.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6672      2.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       232930                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              18320128                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12770368                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              157.734161                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              109.951376                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.09                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               52.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 116145595109                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       815445120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       433419360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1014094200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     514305720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 9167970240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  32778305430                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  16997125440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   61720665510                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   531.407717                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  43846168855                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3878160000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  68421266254                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       847675080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       450549990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1029745080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     527277420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 9167970240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  32294882160                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  17404218720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   61722318690                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   531.421950                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  44909841443                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3878160000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  67357593666                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 116145595109                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             110425                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       199580                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78891                       # Transaction distribution
system.membus.trans_dist::ReadExReq            176694                       # Transaction distribution
system.membus.trans_dist::ReadExResp           176694                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        110425                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       852709                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 852709                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     31148736                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                31148736                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            287119                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  287119    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              287119                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 116145595109                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1590483907                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1562300328                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            534709                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       978104                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          335                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          179090                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           341219                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          341219                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           779                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       533930                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1893                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2624935                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2626828                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        71296                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    105835072                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              105906368                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          282557                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12773120                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1158485                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004116                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.064103                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1153723     99.59%     99.59% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4756      0.41%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      6      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1158485                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 116145595109                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2206848206                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1558779                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1751176479                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
