Operating system Centos 7,
 GCC 7.3.0,
 and Cadence NC/IUS 15.20
are a supported combination.
irun(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
Recompiling... reason: file './bdw_work/modules/dut/UNROLL/dut_rtl.v' is newer than expected.
	expected: Mon Apr 18 07:39:55 2022
	actual:   Mon Apr 18 10:51:06 2022
file: bdw_work/modules/dut/UNROLL/dut_rtl.v
	module worklib.dut:v
		errors: 0, warnings: 0
ncvlog: *W,SPDUSD: Include directory bdw_work/wrappers given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 1
*** Registering Hub PLI1.0 Interface***
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		top
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.dut:v <0x31c007c4>
			streams: 184, words: 80609
		worklib.top:v <0x69c5f81b>
			streams: 121, words: 100998
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 3       3
		Registers:             233     233
		Scalar wires:           76       -
		Vectored wires:         16       -
		Always blocks:         111     111
		Initial blocks:          7       7
		Cont. assignments:      48      80
		Pseudo assignments:     12      12
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.top:v
Loading snapshot worklib.top:v .................... Done
*Verdi* Loading libsscore_ius152.so
*** Registering Hub PLI1.0 Interface***
ncsim> source /usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/inca/files/ncsimrc
ncsim> 
ncsim> run

        SystemC 2.3.1-Accellera --- Feb 14 2019 12:08:38
        Copyright (c) 1996-2014 by all Contributors,
        ALL RIGHTS RESERVED
NOTE: Cadence Design Systems Hub Simulation Platform : version 19.12-s100

Info: (I804) /IEEE_Std_1666/deprecated: deprecated constructor: sc_time(uint64,bool)
WARNING: Hub: SystemC domain: 
	system.TB.din: cynw_p2p_in: Potential reset polarity mismatch between the reset_signal_is() statement for the
	SC_CTHREAD, and the reset polarity specified in the third parameter to the clk_rst() call for this metaport (which is 0). 
Latency for sample 0 is 2
Latency for sample 1 is 2
Latency for sample 2 is 2
Latency for sample 3 is 2
Latency for sample 4 is 2
Latency for sample 5 is 2
Latency for sample 6 is 2
Latency for sample 7 is 2
Latency for sample 8 is 2
Latency for sample 9 is 2
Latency for sample 10 is 2
Latency for sample 11 is 2
Latency for sample 12 is 2
Latency for sample 13 is 2
Latency for sample 14 is 2
Latency for sample 15 is 2
system.TB Error! Source timed out!
Simulation stopped via $stop(1) at time 10490100 PS + 0
./bdw_work/sims/top_UNROLL_V.v:70 		#100 $stop;
ncsim> quit
****************************************
Mon Apr 18 10:51:30 CST 2022
Performing Simulation Results Comparison
for UNROLL_V Simulation...
  UNROLL_V: SIMULATION PASSED
****************************************
