# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../mips16_pipeline_w_hazard_detection.srcs/sources_1/new/MEM_fwd_unit.vhd" \
"../../../../mips16_pipeline_w_hazard_detection.srcs/sources_1/imports/new/mem_unit.vhd" \
"../../../../mips16_pipeline_w_hazard_detection.srcs/sources_1/new/mem_unit_fwd_tb.vhd" \

# Do not sort compile order
nosort
