\hypertarget{struct_f_s_m_c___bank2___type_def}{}\section{F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def Struct Reference}
\label{struct_f_s_m_c___bank2___type_def}\index{F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def}}


Flexible Static Memory Controller Bank2.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_s_m_c___bank2___type_def_ab0cb1d704ee64c62ad5be55522a2683a}{P\+C\+R2}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_s_m_c___bank2___type_def_a89623ee198737b29dc0a803310605a83}{S\+R2}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_s_m_c___bank2___type_def_a2e5a7a96de68a6612affa6df8c309c3d}{P\+M\+E\+M2}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_s_m_c___bank2___type_def_a9c1bc909ec5ed32df45444488ea6668b}{P\+A\+T\+T2}
\item 
uint32\+\_\+t \hyperlink{struct_f_s_m_c___bank2___type_def_af86c61a5d38a4fc9cef942a12744486b}{R\+E\+S\+E\+R\+V\+E\+D0}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_s_m_c___bank2___type_def_a05a47a1664adc7a3db3fa3e83fe883b4}{E\+C\+C\+R2}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Flexible Static Memory Controller Bank2. 

Definition at line 608 of file stm32f4xx.\+h.



\subsection{Field Documentation}
\mbox{\Hypertarget{struct_f_s_m_c___bank2___type_def_a05a47a1664adc7a3db3fa3e83fe883b4}\label{struct_f_s_m_c___bank2___type_def_a05a47a1664adc7a3db3fa3e83fe883b4}} 
\index{F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def}!E\+C\+C\+R2@{E\+C\+C\+R2}}
\index{E\+C\+C\+R2@{E\+C\+C\+R2}!F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{E\+C\+C\+R2}{ECCR2}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t E\+C\+C\+R2}

N\+A\+ND Flash E\+CC result registers 2, Address offset\+: 0x74 

Definition at line 615 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_f_s_m_c___bank2___type_def_a9c1bc909ec5ed32df45444488ea6668b}\label{struct_f_s_m_c___bank2___type_def_a9c1bc909ec5ed32df45444488ea6668b}} 
\index{F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def}!P\+A\+T\+T2@{P\+A\+T\+T2}}
\index{P\+A\+T\+T2@{P\+A\+T\+T2}!F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{P\+A\+T\+T2}{PATT2}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t P\+A\+T\+T2}

N\+A\+ND Flash Attribute memory space timing register 2, Address offset\+: 0x6C 

Definition at line 613 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_f_s_m_c___bank2___type_def_ab0cb1d704ee64c62ad5be55522a2683a}\label{struct_f_s_m_c___bank2___type_def_ab0cb1d704ee64c62ad5be55522a2683a}} 
\index{F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def}!P\+C\+R2@{P\+C\+R2}}
\index{P\+C\+R2@{P\+C\+R2}!F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{P\+C\+R2}{PCR2}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t P\+C\+R2}

N\+A\+ND Flash control register 2, Address offset\+: 0x60 

Definition at line 610 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_f_s_m_c___bank2___type_def_a2e5a7a96de68a6612affa6df8c309c3d}\label{struct_f_s_m_c___bank2___type_def_a2e5a7a96de68a6612affa6df8c309c3d}} 
\index{F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def}!P\+M\+E\+M2@{P\+M\+E\+M2}}
\index{P\+M\+E\+M2@{P\+M\+E\+M2}!F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{P\+M\+E\+M2}{PMEM2}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t P\+M\+E\+M2}

N\+A\+ND Flash Common memory space timing register 2, Address offset\+: 0x68 

Definition at line 612 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_f_s_m_c___bank2___type_def_af86c61a5d38a4fc9cef942a12744486b}\label{struct_f_s_m_c___bank2___type_def_af86c61a5d38a4fc9cef942a12744486b}} 
\index{F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0}

Reserved, 0x70 

Definition at line 614 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_f_s_m_c___bank2___type_def_a89623ee198737b29dc0a803310605a83}\label{struct_f_s_m_c___bank2___type_def_a89623ee198737b29dc0a803310605a83}} 
\index{F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def}!S\+R2@{S\+R2}}
\index{S\+R2@{S\+R2}!F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{S\+R2}{SR2}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t S\+R2}

N\+A\+ND Flash F\+I\+FO status and interrupt register 2, Address offset\+: 0x64 

Definition at line 611 of file stm32f4xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
cmsis\+\_\+boot/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
