CHIP_RS690,VAR_0
CHIP_RS740,VAR_1
DRM_DEBUG,FUNC_0
DRM_UDELAY,FUNC_1
IGP_READ_MCIND,FUNC_2
IGP_WRITE_MCIND,FUNC_3
RADEON_FAMILY_MASK,VAR_2
RS480_1LEVEL_GART,VAR_3
RS480_AGP_ADDRESS_SPACE_SIZE,VAR_4
RS480_AGP_MODE_CNTL,VAR_5
RS480_GART_BASE,VAR_6
RS480_GART_CACHE_CNTRL,VAR_7
RS480_GART_CACHE_INVALIDATE,VAR_8
RS480_GART_EN,VAR_9
RS480_GART_FEATURE_ID,VAR_10
RS480_GART_INDEX_REG_EN,VAR_11
RS480_GTW_LAC_EN,VAR_12
RS480_HANG_EN,VAR_13
RS480_MC_MISC_CNTL,VAR_14
RS480_REQ_TYPE_SNOOP_DIS,VAR_15
RS480_REQ_TYPE_SNOOP_SHIFT,VAR_16
RS480_TLB_ENABLE,VAR_17
RS480_VA_SIZE_32MB,VAR_18
RS690_BLOCK_GFX_D3_EN,VAR_19
radeon_write_agp_base,FUNC_4
radeon_write_agp_location,FUNC_5
upper_32_bits,FUNC_6
radeon_set_igpgart,FUNC_7
dev_priv,VAR_20
on,VAR_21
temp,VAR_22
