<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Project_jicunqidui.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TEXT_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TEXT_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TEXT_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TEXT_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="jicunqi.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="jicunqi.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="jicunqi.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="jicunqi.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="jicunqi.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="jicunqi.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="jicunqi.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="jicunqi.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="jicunqi.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="jicunqi.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="jicunqi.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="jicunqi.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="jicunqi.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="jicunqi.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="jicunqi.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="jicunqi.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="jicunqi.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="jicunqi.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="jicunqi.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="jicunqi.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="jicunqi.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="jicunqi.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="jicunqi.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="jicunqi_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="jicunqi_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="jicunqi_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="jicunqi_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="jicunqi_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="jicunqi_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="jicunqi_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="jicunqi_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="jicunqi_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="jicunqi_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="jicunqi_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="jicunqi_par.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="jicunqi_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="jicunqi_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="jicunqi_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="jicunqi_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="jicunqi_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1545120694" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1545120693">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545619503" xil_pn:in_ck="118127099969755392" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1545619503">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TEXT.v"/>
      <outfile xil_pn:name="jicunqi.v"/>
    </transform>
    <transform xil_pn:end_ts="1545619517" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4487983234153764132" xil_pn:start_ts="1545619517">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545619517" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6648144428516368122" xil_pn:start_ts="1545619517">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545120698" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2574701516586822510" xil_pn:start_ts="1545120698">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545619506" xil_pn:in_ck="118127099969755392" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1545619506">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TEXT.v"/>
      <outfile xil_pn:name="jicunqi.v"/>
    </transform>
    <transform xil_pn:end_ts="1545653782" xil_pn:in_ck="118127099969755392" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4420371571245227161" xil_pn:start_ts="1545653780">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TEXT_beh.prj"/>
      <outfile xil_pn:name="TEXT_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1545653782" xil_pn:in_ck="6348944682597847350" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1458699684186434826" xil_pn:start_ts="1545653782">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TEXT_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1545183679" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1545183679">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545183679" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5685228926161975496" xil_pn:start_ts="1545183679">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545183679" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2574701516586822510" xil_pn:start_ts="1545183679">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545183679" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1545183679">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545183679" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-9063478003937899862" xil_pn:start_ts="1545183679">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545183679" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529613026076843" xil_pn:start_ts="1545183679">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545183679" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5090470479812143944" xil_pn:start_ts="1545183679">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545183690" xil_pn:in_ck="153686818844215" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="2865156419976880363" xil_pn:start_ts="1545183679">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="jicunqi.lso"/>
      <outfile xil_pn:name="jicunqi.ngc"/>
      <outfile xil_pn:name="jicunqi.ngr"/>
      <outfile xil_pn:name="jicunqi.prj"/>
      <outfile xil_pn:name="jicunqi.stx"/>
      <outfile xil_pn:name="jicunqi.syr"/>
      <outfile xil_pn:name="jicunqi.xst"/>
      <outfile xil_pn:name="jicunqi_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1545183690" xil_pn:in_ck="167364945721352415" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981271071688789" xil_pn:start_ts="1545183690">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545183698" xil_pn:in_ck="6027311058848879320" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="1579371269456198143" xil_pn:start_ts="1545183690">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="jicunqi.bld"/>
      <outfile xil_pn:name="jicunqi.ngd"/>
      <outfile xil_pn:name="jicunqi_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1545183724" xil_pn:in_ck="6077853165362606137" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="-4560495980154688021" xil_pn:start_ts="1545183698">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="jicunqi.pcf"/>
      <outfile xil_pn:name="jicunqi_map.map"/>
      <outfile xil_pn:name="jicunqi_map.mrp"/>
      <outfile xil_pn:name="jicunqi_map.ncd"/>
      <outfile xil_pn:name="jicunqi_map.ngm"/>
      <outfile xil_pn:name="jicunqi_map.xrpt"/>
      <outfile xil_pn:name="jicunqi_summary.xml"/>
      <outfile xil_pn:name="jicunqi_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1545183757" xil_pn:in_ck="966378485779443378" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1545183724">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="jicunqi.ncd"/>
      <outfile xil_pn:name="jicunqi.pad"/>
      <outfile xil_pn:name="jicunqi.par"/>
      <outfile xil_pn:name="jicunqi.ptwx"/>
      <outfile xil_pn:name="jicunqi.unroutes"/>
      <outfile xil_pn:name="jicunqi.xpi"/>
      <outfile xil_pn:name="jicunqi_pad.csv"/>
      <outfile xil_pn:name="jicunqi_pad.txt"/>
      <outfile xil_pn:name="jicunqi_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1545183787" xil_pn:in_ck="167364945721344790" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="-1515489902325417289" xil_pn:start_ts="1545183757">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="jicunqi.bgn"/>
      <outfile xil_pn:name="jicunqi.bit"/>
      <outfile xil_pn:name="jicunqi.drc"/>
      <outfile xil_pn:name="jicunqi.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1545183757" xil_pn:in_ck="-593704894449333707" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1545183744">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="jicunqi.twr"/>
      <outfile xil_pn:name="jicunqi.twx"/>
    </transform>
  </transforms>

</generated_project>
