

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
575cc336cf9f8f0a73559869c93333de  /home/scratch/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /home/scratch/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2
Running md5sum using "md5sum /home/scratch/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2 "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/scratch/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2 > _cuobjdump_complete_output_et2lIj"
Parsing file _cuobjdump_complete_output_et2lIj
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x4017d8, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:73) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:80) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0c0 (_1.ptx:93) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:108) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a0 (_1.ptx:128) add.s32 %r10, %r10, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1b8 (_1.ptx:131) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1f8 (_1.ptx:157) @%p1 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (_1.ptx:185) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x230 (_1.ptx:164) @%p2 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (_1.ptx:185) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_S0HpWM"
Running: cat _ptx_S0HpWM | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_QiP0ag
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_QiP0ag --output-file  /dev/null 2> _ptx_S0HpWMinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_S0HpWM _ptx2_QiP0ag _ptx_S0HpWMinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x40169c, fat_cubin_handle = 1
Input file: ./data/graph32k500kedges_SV.txt
Reading File
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(22,0,0) tid=(447,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92000 (ipc=184.0) sim_rate=92000 (inst/sec) elapsed = 0:0:00:01 / Tue Apr 16 16:49:24 2019
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(26,0,0) tid=(415,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 240449 (ipc=240.4) sim_rate=120224 (inst/sec) elapsed = 0:0:00:02 / Tue Apr 16 16:49:25 2019
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(16,0,0) tid=(381,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1275,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1276,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1277,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1278,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1285,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1286,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1291,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1292,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1295,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1295,0), 1 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1296,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1297,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1297,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1297,0), 1 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1298,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1299,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1301,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1302,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1303,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1304,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1308,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1308,0), 1 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1309,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1309,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1310,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1310,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1315,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1316,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1320,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1320,0), 1 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1321,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1321,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1321,0), 1 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1322,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1322,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1323,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1326,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1327,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1327,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1330,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1332,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1332,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1333,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1334,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1336,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1339,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1339,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1340,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1345,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1346,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1348,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1351,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1352,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1352,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1354,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1357,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1358,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1360,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1363,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1363,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1364,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1370,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(55,0,0) tid=(89,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1711,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1721,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1761,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1773,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1791,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1798,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1798,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1800,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1807,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1812,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1838,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1844,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1854,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1865,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1898,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1907,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1910,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1924,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 450209 (ipc=81.9) sim_rate=150069 (inst/sec) elapsed = 0:0:00:03 / Tue Apr 16 16:49:26 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8375,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 8376
gpu_sim_insn = 450436
gpu_ipc =      53.7770
gpu_tot_sim_cycle = 8376
gpu_tot_sim_insn = 450436
gpu_tot_ipc =      53.7770
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 298
gpu_stall_icnt2sh    = 167
gpu_total_sim_rate=150145

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10218
	L1I_total_cache_misses = 962
	L1I_total_cache_miss_rate = 0.0941
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6744
L1D_cache:
	L1D_cache_core[0]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[1]: Access = 172, Miss = 63, Miss_rate = 0.366, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[2]: Access = 80, Miss = 20, Miss_rate = 0.250, Pending_hits = 60, Reservation_fails = 0
	L1D_cache_core[3]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[4]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[5]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[6]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[7]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[8]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[9]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[10]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[11]: Access = 72, Miss = 18, Miss_rate = 0.250, Pending_hits = 54, Reservation_fails = 0
	L1D_cache_core[12]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[13]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[14]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_total_cache_accesses = 1108
	L1D_total_cache_misses = 297
	L1D_total_cache_miss_rate = 0.2681
	L1D_total_cache_pending_hits = 750
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 2041
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.2352
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 267
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1561
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9256
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 962
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6744
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 
gpgpu_n_tot_thrd_icount = 495040
gpgpu_n_tot_w_icount = 15470
gpgpu_n_stall_shd_mem = 3411
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 267
gpgpu_n_mem_write_global = 31
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 32077
gpgpu_n_store_insn = 31
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 64289
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6887	W0_Idle:22001	W0_Scoreboard:17280	W1:406	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15064
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2136 {8:267,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1240 {40:31,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36312 {136:267,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 248 {8:31,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 22 
maxdqlatency = 0 
maxmflatency = 290 
averagemflatency = 264 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 8375 
mrq_lat_table:235 	12 	50 	26 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	36 	277 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	334 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	205 	76 	1 	0 	0 	0 	0 	1 	6 	22 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       621         0       949       951      1119      1637      2751      5441         0      7547      8344         0         0         0      1899         0 
dram[1]:      1197         0       915       938      1029      1747      3924         0         0         0      3050         0         0         0         0         0 
dram[2]:         0         0       938       954      1066      1576         0      3521      7154         0         0         0         0         0         0         0 
dram[3]:         0         0       916       935      1668      1691         0      3118         0      6622         0      5835         0         0         0         0 
dram[4]:         0         0       943       963      1678      1701         0      2444      3856         0         0         0         0         0         0         0 
dram[5]:         0         0       925       919      1624      1750         0      7616         0         0      7950      3453         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000  8.000000 11.000000  4.000000  2.000000      -nan  2.000000  2.000000      -nan      -nan      -nan  1.000000      -nan 
dram[1]:  2.000000      -nan 14.000000 14.000000 10.000000  9.000000  4.000000      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 14.000000 14.000000  8.000000  6.000000      -nan  3.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 14.000000 16.000000 10.000000  6.000000      -nan  2.000000      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan 14.000000 16.000000 11.000000  7.000000      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan 14.000000 16.000000 10.000000  9.000000      -nan  1.000000      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 330/46 = 7.173913
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14         8         9         3         1         0         1         1         0         0         0         1         0 
dram[1]:         2         0        14        14         9         8         3         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0        14        14         7        10         0         2         1         0         0         0         0         0         0         0 
dram[3]:         0         0        14        16         8         6         0         2         0         1         0         1         0         0         0         0 
dram[4]:         0         0        14        16         9         7         0         1         1         0         0         0         0         0         0         0 
dram[5]:         0         0        14        16         8         8         0         1         0         0         1         2         0         0         0         0 
total reads: 301
min_bank_accesses = 0!
chip skew: 55/48 = 1.15
number of total write accesses:
dram[0]:         0         0         0         0         0         2         1         1         0         1         1         0         0         0         0         0 
dram[1]:         0         0         0         0         1         1         1         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0         0         0         1         2         0         1         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         2         0         0         0         0         1         0         1         0         0         0         0 
dram[4]:         0         0         0         0         2         0         0         0         1         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         2         1         0         0         0         0         1         2         0         0         0         0 
total reads: 29
min_bank_accesses = 0!
chip skew: 6/3 = 2.00
average mf latency per bank:
dram[0]:       1314    none         263       268       264       211       193       126    none         126       126    none      none      none         268    none  
dram[1]:          0    none         264       269       237       233       193    none      none      none         124    none      none      none      none      none  
dram[2]:     none      none         263       272       228       221    none         171       126    none      none      none      none      none      none      none  
dram[3]:     none      none         263       280       206       274    none         263    none         126    none         126    none      none      none      none  
dram[4]:     none      none         261       268       225       275    none         268       126    none      none      none      none      none      none      none  
dram[5]:     none      none         262       265       207       238    none         268    none      none         126       124    none      none      none      none  
maximum mf latency per bank:
dram[0]:        283         0       271       290       272       268       268       252         0       252       252         0         0         0       268         0
dram[1]:          0         0       281       285       289       275       268         0         0         0       252         0         0         0         0         0
dram[2]:          0         0       277       282       271       283         0       268       252         0         0         0         0         0         0         0
dram[3]:          0         0       272       283       268       280         0       268         0       252         0       252         0         0         0         0
dram[4]:          0         0       271       287       276       282         0       268       252         0         0         0         0         0         0         0
dram[5]:          0         0       269       277       268       286         0       268         0         0       252       252         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11056 n_nop=10926 n_act=12 n_pre=2 n_req=61 n_rd=110 n_write=6 bw_util=0.02098
n_activity=849 dram_eff=0.2733
bk0: 6a 10985i bk1: 0a 11055i bk2: 28a 10971i bk3: 28a 10913i bk4: 16a 11008i bk5: 18a 10976i bk6: 6a 11020i bk7: 2a 11032i bk8: 0a 11054i bk9: 2a 11031i bk10: 2a 11031i bk11: 0a 11054i bk12: 0a 11055i bk13: 0a 11055i bk14: 2a 11041i bk15: 0a 11057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00868307
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11056 n_nop=10940 n_act=7 n_pre=0 n_req=57 n_rd=104 n_write=5 bw_util=0.01972
n_activity=651 dram_eff=0.3349
bk0: 4a 11036i bk1: 0a 11057i bk2: 28a 10972i bk3: 28a 10928i bk4: 18a 10964i bk5: 16a 10995i bk6: 6a 11021i bk7: 0a 11056i bk8: 0a 11056i bk9: 0a 11056i bk10: 4a 11018i bk11: 0a 11054i bk12: 0a 11054i bk13: 0a 11055i bk14: 0a 11055i bk15: 0a 11057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0119392
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x80240c00, atomic=0 1 entries : 0x7f8b7b363e70 :  mf: uid= 23551, sid01:w00, part=2, addr=0x80240c20, load , size=32, unknown  status = IN_PARTITION_DRAM (8373), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11056 n_nop=10947 n_act=7 n_pre=1 n_req=53 n_rd=96 n_write=5 bw_util=0.01827
n_activity=588 dram_eff=0.3435
bk0: 0a 11057i bk1: 0a 11059i bk2: 28a 10977i bk3: 28a 10914i bk4: 14a 10995i bk5: 20a 10944i bk6: 0a 11055i bk7: 4a 11023i bk8: 2a 11030i bk9: 0a 11053i bk10: 0a 11053i bk11: 0a 11053i bk12: 0a 11053i bk13: 0a 11055i bk14: 0a 11056i bk15: 0a 11057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0144718
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11056 n_nop=10949 n_act=7 n_pre=0 n_req=52 n_rd=96 n_write=4 bw_util=0.01809
n_activity=533 dram_eff=0.3752
bk0: 0a 11058i bk1: 0a 11059i bk2: 28a 10968i bk3: 32a 10889i bk4: 16a 10986i bk5: 12a 11005i bk6: 0a 11056i bk7: 4a 11036i bk8: 0a 11055i bk9: 2a 11032i bk10: 0a 11054i bk11: 2a 11032i bk12: 0a 11053i bk13: 0a 11054i bk14: 0a 11054i bk15: 0a 11055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0170948
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11056 n_nop=10951 n_act=6 n_pre=0 n_req=51 n_rd=96 n_write=3 bw_util=0.01791
n_activity=522 dram_eff=0.3793
bk0: 0a 11058i bk1: 0a 11059i bk2: 28a 10981i bk3: 32a 10923i bk4: 18a 10982i bk5: 14a 11003i bk6: 0a 11055i bk7: 2a 11040i bk8: 2a 11032i bk9: 0a 11053i bk10: 0a 11054i bk11: 0a 11055i bk12: 0a 11055i bk13: 0a 11055i bk14: 0a 11055i bk15: 0a 11055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0136577
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11056 n_nop=10943 n_act=7 n_pre=0 n_req=56 n_rd=100 n_write=6 bw_util=0.01918
n_activity=622 dram_eff=0.3408
bk0: 0a 11057i bk1: 0a 11060i bk2: 28a 10978i bk3: 32a 10911i bk4: 16a 10985i bk5: 16a 10993i bk6: 0a 11054i bk7: 2a 11038i bk8: 0a 11053i bk9: 0a 11054i bk10: 2a 11033i bk11: 4a 11018i bk12: 0a 11054i bk13: 0a 11055i bk14: 0a 11056i bk15: 0a 11056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00832127

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58, Miss = 30, Miss_rate = 0.517, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 25, Miss = 25, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 44, Miss = 30, Miss_rate = 0.682, Pending_hits = 3, Reservation_fails = 114
L2_cache_bank[3]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 26, Miss = 26, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 27, Miss = 26, Miss_rate = 0.963, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 25, Miss = 24, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 24, Miss = 24, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 23, Miss = 23, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 27, Miss = 27, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 345
L2_total_cache_misses = 301
L2_total_cache_miss_rate = 0.8725
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 341
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 267
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 230
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=1571
icnt_total_pkts_simt_to_mem=376
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.74928
	minimum = 6
	maximum = 34
Network latency average = 9.22899
	minimum = 6
	maximum = 34
Slowest packet = 14
Flit latency average = 7.80072
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00305105
	minimum = 0.00179083 (at node 7)
	maximum = 0.00823782 (at node 1)
Accepted packet rate average = 0.00305105
	minimum = 0.00179083 (at node 7)
	maximum = 0.00823782 (at node 1)
Injected flit rate average = 0.00860925
	minimum = 0.00179083 (at node 7)
	maximum = 0.030086 (at node 15)
Accepted flit rate average= 0.00860925
	minimum = 0.00274594 (at node 18)
	maximum = 0.0261461 (at node 1)
Injected packet length average = 2.82174
Accepted packet length average = 2.82174
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.74928 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Network latency average = 9.22899 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Flit latency average = 7.80072 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00305105 (1 samples)
	minimum = 0.00179083 (1 samples)
	maximum = 0.00823782 (1 samples)
Accepted packet rate average = 0.00305105 (1 samples)
	minimum = 0.00179083 (1 samples)
	maximum = 0.00823782 (1 samples)
Injected flit rate average = 0.00860925 (1 samples)
	minimum = 0.00179083 (1 samples)
	maximum = 0.030086 (1 samples)
Accepted flit rate average = 0.00860925 (1 samples)
	minimum = 0.00274594 (1 samples)
	maximum = 0.0261461 (1 samples)
Injected packet size average = 2.82174 (1 samples)
Accepted packet size average = 2.82174 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 150145 (inst/sec)
gpgpu_simulation_rate = 2792 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,8376)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(22,0,0) tid=(9,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(9,0,0) tid=(457,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(4,0,0) tid=(457,0,0)
GPGPU-Sim uArch: cycles simulated: 8876  inst.: 638628 (ipc=376.4) sim_rate=159657 (inst/sec) elapsed = 0:0:00:04 / Tue Apr 16 16:49:27 2019
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(32,0,0) tid=(463,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (954,8376), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(955,8376)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (960,8376), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(961,8376)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (967,8376), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(968,8376)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (972,8376), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(973,8376)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (976,8376), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(977,8376)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (977,8376), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(978,8376)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (979,8376), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(980,8376)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (984,8376), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(985,8376)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (985,8376), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(986,8376)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (991,8376), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(992,8376)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (993,8376), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(994,8376)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (996,8376), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(997,8376)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (997,8376), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(998,8376)
GPGPU-Sim uArch: cycles simulated: 9376  inst.: 771727 (ipc=321.3) sim_rate=154345 (inst/sec) elapsed = 0:0:00:05 / Tue Apr 16 16:49:28 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1002,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1002,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1002,8376), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1003,8376)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1003,8376)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1004,8376)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1008,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1008,8376), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1009,8376)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1009,8376)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1014,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1014,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1017,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1020,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1020,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1021,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1025,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1025,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1026,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1026,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1027,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1028,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1033,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1035,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1035,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1039,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1045,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1048,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1052,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(50,0,0) tid=(180,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1183,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1199,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1201,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1203,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1204,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1207,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1208,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1212,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1404,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1406,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1408,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1413,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1416,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1422,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1429,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1433,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1453,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1456,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1460,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1467,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1483,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1495,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1501,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1511,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1537,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1549,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 8.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 1550
gpu_sim_insn = 450228
gpu_ipc =     290.4697
gpu_tot_sim_cycle = 9926
gpu_tot_sim_insn = 900664
gpu_tot_ipc =      90.7379
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 412
gpu_stall_icnt2sh    = 621
gpu_total_sim_rate=150110

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20293
	L1I_total_cache_misses = 1922
	L1I_total_cache_miss_rate = 0.0947
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 164, Miss = 43, Miss_rate = 0.262, Pending_hits = 120, Reservation_fails = 0
	L1D_cache_core[1]: Access = 256, Miss = 85, Miss_rate = 0.332, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[2]: Access = 160, Miss = 40, Miss_rate = 0.250, Pending_hits = 120, Reservation_fails = 0
	L1D_cache_core[3]: Access = 160, Miss = 40, Miss_rate = 0.250, Pending_hits = 120, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 184, Miss = 50, Miss_rate = 0.272, Pending_hits = 132, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 28, Miss_rate = 0.250, Pending_hits = 84, Reservation_fails = 0
	L1D_cache_core[7]: Access = 136, Miss = 38, Miss_rate = 0.279, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[8]: Access = 144, Miss = 45, Miss_rate = 0.312, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[9]: Access = 140, Miss = 41, Miss_rate = 0.293, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[10]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[11]: Access = 148, Miss = 39, Miss_rate = 0.264, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[12]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[13]: Access = 132, Miss = 35, Miss_rate = 0.265, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[14]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_total_cache_accesses = 2168
	L1D_total_cache_misses = 592
	L1D_total_cache_miss_rate = 0.2731
	L1D_total_cache_pending_hits = 1500
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 4094
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1172
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 517
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3614
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 75
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18371
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1922
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 58, 45, 45, 45, 45, 45, 45, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 
gpgpu_n_tot_thrd_icount = 983328
gpgpu_n_tot_w_icount = 30729
gpgpu_n_stall_shd_mem = 3411
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 517
gpgpu_n_mem_write_global = 91
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 64077
gpgpu_n_store_insn = 91
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 128590
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7383	W0_Idle:32712	W0_Scoreboard:30836	W1:601	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30128
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4136 {8:517,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3640 {40:91,}
traffic_breakdown_coretomem[INST_ACC_R] = 496 {8:62,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 70312 {136:517,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 728 {8:91,}
traffic_breakdown_memtocore[INST_ACC_R] = 8432 {136:62,}
maxmrqlatency = 64 
maxdqlatency = 0 
maxmflatency = 344 
averagemflatency = 259 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 9925 
mrq_lat_table:356 	33 	81 	50 	24 	28 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	107 	516 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	661 	19 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	315 	192 	25 	0 	0 	0 	0 	1 	6 	22 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       621         0       949       951      1119      1637      2751      5441         0      7547      8344         0         0         0      1899         0 
dram[1]:      1197         0       915       938      1029      1747      3924         0         0         0      3050         0         0         0         0         0 
dram[2]:       385         0       938       954      1066      1576         0      3521      7154         0         0         0         0      1163         0         0 
dram[3]:         0         0       916       935      1668      1691         0      3118         0      6622         0      5835         0         0         0         0 
dram[4]:         0         0       943       963      1678      1701         0      2444      3856         0         0         0         0         0         0         0 
dram[5]:         0         0       925       919      1624      1750         0      7616         0         0      7950      3453         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000 28.000000 31.000000  4.000000  2.000000      -nan  2.000000  2.000000      -nan      -nan      -nan  1.000000      -nan 
dram[1]:  2.000000      -nan 14.000000 14.000000 29.000000 28.000000  4.000000      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan 14.000000 14.000000 29.000000 15.000000      -nan  3.000000  2.000000      -nan      -nan      -nan      -nan  5.000000      -nan      -nan 
dram[3]:      -nan      -nan 14.000000 16.000000 30.000000 26.000000      -nan  2.000000      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan 14.000000 16.000000 31.000000 27.000000      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan 14.000000 16.000000 30.000000 28.000000      -nan  1.000000      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 573/48 = 11.937500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14        28        29         3         1         0         1         1         0         0         0         1         0 
dram[1]:         2         0        14        14        28        27         3         0         0         0         2         0         0         0         0         0 
dram[2]:         2         0        14        14        28        28         0         2         1         0         0         0         0         1         0         0 
dram[3]:         0         0        14        16        28        26         0         2         0         1         0         1         0         0         0         0 
dram[4]:         0         0        14        16        29        27         0         1         1         0         0         0         0         0         0         0 
dram[5]:         0         0        14        16        28        27         0         1         0         0         1         2         0         0         0         0 
total reads: 540
min_bank_accesses = 0!
chip skew: 95/88 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         0         2         1         1         0         1         1         0         0         0         0         0 
dram[1]:         0         0         0         0         1         1         1         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0         0         0         1         2         0         1         1         0         0         0         0         4         0         0 
dram[3]:         0         0         0         0         2         0         0         0         0         1         0         1         0         0         0         0 
dram[4]:         0         0         0         0         2         0         0         0         1         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         2         1         0         0         0         0         1         2         0         0         0         0 
total reads: 33
min_bank_accesses = 0!
chip skew: 9/3 = 3.00
average mf latency per bank:
dram[0]:       1314    none         274       278       281       276       228       126    none         126       126    none      none      none         268    none  
dram[1]:          0    none         275       269       273       289       263    none      none      none         124    none      none      none      none      none  
dram[2]:          0    none         263       282       275       287    none         218       126    none      none      none      none         611    none      none  
dram[3]:     none      none         263       290       277       293    none         494    none         126    none         126    none      none      none      none  
dram[4]:     none      none         261       287       282       293    none         408       126    none      none      none      none      none      none      none  
dram[5]:     none      none         262       276       273       299    none         419    none      none         126       124    none      none      none      none  
maximum mf latency per bank:
dram[0]:        283         0       271       290       310       312       268       252         0       252       252         0         0         0       268         0
dram[1]:          0         0       281       285       289       328       268         0         0         0       252         0         0         0         0         0
dram[2]:          0         0       277       282       292       326         0       268       252         0         0         0         0       263         0         0
dram[3]:          0         0       272       283       298       344         0       268         0       252         0       252         0         0         0         0
dram[4]:          0         0       271       287       289       334         0       268       252         0         0         0         0         0         0         0
dram[5]:          0         0       269       277       316       338         0       268         0         0       252       252         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13101 n_nop=12891 n_act=12 n_pre=2 n_req=101 n_rd=190 n_write=6 bw_util=0.02992
n_activity=1138 dram_eff=0.3445
bk0: 6a 13030i bk1: 0a 13100i bk2: 28a 13016i bk3: 28a 12958i bk4: 56a 12940i bk5: 58a 12821i bk6: 6a 13065i bk7: 2a 13077i bk8: 0a 13099i bk9: 2a 13076i bk10: 2a 13076i bk11: 0a 13099i bk12: 0a 13100i bk13: 0a 13100i bk14: 2a 13086i bk15: 0a 13102i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0248073
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13101 n_nop=12909 n_act=7 n_pre=0 n_req=95 n_rd=180 n_write=5 bw_util=0.02824
n_activity=930 dram_eff=0.3978
bk0: 4a 13081i bk1: 0a 13102i bk2: 28a 13017i bk3: 28a 12973i bk4: 56a 12904i bk5: 54a 12857i bk6: 6a 13066i bk7: 0a 13101i bk8: 0a 13101i bk9: 0a 13101i bk10: 4a 13063i bk11: 0a 13099i bk12: 0a 13099i bk13: 0a 13100i bk14: 0a 13100i bk15: 0a 13102i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0326693
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13101 n_nop=12902 n_act=9 n_pre=1 n_req=99 n_rd=180 n_write=9 bw_util=0.02885
n_activity=1002 dram_eff=0.3772
bk0: 4a 13082i bk1: 0a 13103i bk2: 28a 13022i bk3: 28a 12959i bk4: 56a 12922i bk5: 56a 12808i bk6: 0a 13100i bk7: 4a 13068i bk8: 2a 13075i bk9: 0a 13098i bk10: 0a 13098i bk11: 0a 13098i bk12: 0a 13099i bk13: 2a 13060i bk14: 0a 13100i bk15: 0a 13101i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0580872
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13101 n_nop=12914 n_act=7 n_pre=0 n_req=92 n_rd=176 n_write=4 bw_util=0.02748
n_activity=840 dram_eff=0.4286
bk0: 0a 13103i bk1: 0a 13104i bk2: 28a 13013i bk3: 32a 12934i bk4: 56a 12929i bk5: 52a 12862i bk6: 0a 13101i bk7: 4a 13081i bk8: 0a 13100i bk9: 2a 13077i bk10: 0a 13099i bk11: 2a 13077i bk12: 0a 13098i bk13: 0a 13099i bk14: 0a 13099i bk15: 0a 13100i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0570949
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13101 n_nop=12916 n_act=6 n_pre=0 n_req=91 n_rd=176 n_write=3 bw_util=0.02733
n_activity=802 dram_eff=0.4464
bk0: 0a 13103i bk1: 0a 13104i bk2: 28a 13026i bk3: 32a 12968i bk4: 58a 12905i bk5: 54a 12838i bk6: 0a 13100i bk7: 2a 13085i bk8: 2a 13077i bk9: 0a 13098i bk10: 0a 13099i bk11: 0a 13100i bk12: 0a 13100i bk13: 0a 13100i bk14: 0a 13100i bk15: 0a 13100i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0595374
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13101 n_nop=12910 n_act=7 n_pre=0 n_req=95 n_rd=178 n_write=6 bw_util=0.02809
n_activity=933 dram_eff=0.3944
bk0: 0a 13102i bk1: 0a 13105i bk2: 28a 13023i bk3: 32a 12956i bk4: 56a 12920i bk5: 54a 12854i bk6: 0a 13099i bk7: 2a 13083i bk8: 0a 13098i bk9: 0a 13099i bk10: 2a 13078i bk11: 4a 13063i bk12: 0a 13099i bk13: 0a 13100i bk14: 0a 13101i bk15: 0a 13101i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.047401

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81, Miss = 50, Miss_rate = 0.617, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 51, Miss = 45, Miss_rate = 0.882, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 69, Miss = 49, Miss_rate = 0.710, Pending_hits = 3, Reservation_fails = 114
L2_cache_bank[3]: Access = 44, Miss = 41, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 76, Miss = 45, Miss_rate = 0.592, Pending_hits = 6, Reservation_fails = 179
L2_cache_bank[5]: Access = 66, Miss = 45, Miss_rate = 0.682, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[6]: Access = 48, Miss = 42, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 51, Miss = 46, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 51, Miss = 44, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 48, Miss = 44, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 47, Miss = 43, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 53, Miss = 46, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 685
L2_total_cache_misses = 540
L2_total_cache_miss_rate = 0.7883
L2_total_cache_pending_hits = 18
L2_total_cache_reservation_fails = 620
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 503
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=3031
icnt_total_pkts_simt_to_mem=776
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.8176
	minimum = 6
	maximum = 39
Network latency average = 10.625
	minimum = 6
	maximum = 38
Slowest packet = 971
Flit latency average = 9.78065
	minimum = 6
	maximum = 34
Slowest flit = 2484
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0162485
	minimum = 0.00903226 (at node 4)
	maximum = 0.0348387 (at node 19)
Accepted packet rate average = 0.0162485
	minimum = 0.00903226 (at node 4)
	maximum = 0.0348387 (at node 19)
Injected flit rate average = 0.0444444
	minimum = 0.00903226 (at node 4)
	maximum = 0.169032 (at node 19)
Accepted flit rate average= 0.0444444
	minimum = 0.0154839 (at node 18)
	maximum = 0.0812903 (at node 8)
Injected packet length average = 2.73529
Accepted packet length average = 2.73529
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.7835 (2 samples)
	minimum = 6 (2 samples)
	maximum = 36.5 (2 samples)
Network latency average = 9.92699 (2 samples)
	minimum = 6 (2 samples)
	maximum = 36 (2 samples)
Flit latency average = 8.79068 (2 samples)
	minimum = 6 (2 samples)
	maximum = 34 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00964978 (2 samples)
	minimum = 0.00541154 (2 samples)
	maximum = 0.0215383 (2 samples)
Accepted packet rate average = 0.00964978 (2 samples)
	minimum = 0.00541154 (2 samples)
	maximum = 0.0215383 (2 samples)
Injected flit rate average = 0.0265268 (2 samples)
	minimum = 0.00541154 (2 samples)
	maximum = 0.0995591 (2 samples)
Accepted flit rate average = 0.0265268 (2 samples)
	minimum = 0.00911491 (2 samples)
	maximum = 0.0537182 (2 samples)
Injected packet size average = 2.74896 (2 samples)
Accepted packet size average = 2.74896 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 150110 (inst/sec)
gpgpu_simulation_rate = 1654 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,9926)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(44,0,0) tid=(422,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(24,0,0) tid=(486,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(40,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (389,9926), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(390,9926)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (395,9926), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(396,9926)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (396,9926), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(397,9926)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (398,9926), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(399,9926)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (400,9926), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(401,9926)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (404,9926), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(405,9926)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (408,9926), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(409,9926)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (414,9926), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(415,9926)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (423,9926), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(424,9926)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (425,9926), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(426,9926)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (429,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (429,9926), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(430,9926)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(430,9926)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (430,9926), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(431,9926)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (436,9926), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(437,9926)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (440,9926), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(441,9926)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(47,0,0) tid=(210,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (443,9926), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(444,9926)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (446,9926), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(447,9926)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (448,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (448,9926), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(449,9926)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (454,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (459,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (465,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (467,9926), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 10426  inst.: 1255524 (ipc=709.7) sim_rate=179360 (inst/sec) elapsed = 0:0:00:07 / Tue Apr 16 16:49:30 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (541,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (542,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (543,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (544,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (547,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (551,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (552,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (554,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (554,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (560,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (562,9926), 2 CTAs running
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(53,0,0) tid=(318,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (585,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (591,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (592,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (731,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (734,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (736,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (739,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (744,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (745,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (748,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (752,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (752,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (753,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (783,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (811,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (848,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (849,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 11426  inst.: 1350494 (ipc=299.9) sim_rate=168811 (inst/sec) elapsed = 0:0:00:08 / Tue Apr 16 16:49:31 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6608,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6962,9926), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 16926  inst.: 1356290 (ipc=65.1) sim_rate=150698 (inst/sec) elapsed = 0:0:00:09 / Tue Apr 16 16:49:32 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7104,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (7181,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7260,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (7505,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7545,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7584,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7663,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7717,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7720,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7726,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 5.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 7727
gpu_sim_insn = 456218
gpu_ipc =      59.0421
gpu_tot_sim_cycle = 17653
gpu_tot_sim_insn = 1356882
gpu_tot_ipc =      76.8641
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 412
gpu_stall_icnt2sh    = 868
gpu_total_sim_rate=150764

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 32796
	L1I_total_cache_misses = 1949
	L1I_total_cache_miss_rate = 0.0594
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 458, Miss = 154, Miss_rate = 0.336, Pending_hits = 156, Reservation_fails = 0
	L1D_cache_core[1]: Access = 435, Miss = 149, Miss_rate = 0.343, Pending_hits = 156, Reservation_fails = 0
	L1D_cache_core[2]: Access = 224, Miss = 56, Miss_rate = 0.250, Pending_hits = 168, Reservation_fails = 0
	L1D_cache_core[3]: Access = 564, Miss = 203, Miss_rate = 0.360, Pending_hits = 180, Reservation_fails = 0
	L1D_cache_core[4]: Access = 208, Miss = 52, Miss_rate = 0.250, Pending_hits = 156, Reservation_fails = 0
	L1D_cache_core[5]: Access = 370, Miss = 118, Miss_rate = 0.319, Pending_hits = 180, Reservation_fails = 0
	L1D_cache_core[6]: Access = 176, Miss = 44, Miss_rate = 0.250, Pending_hits = 132, Reservation_fails = 0
	L1D_cache_core[7]: Access = 322, Miss = 106, Miss_rate = 0.329, Pending_hits = 144, Reservation_fails = 0
	L1D_cache_core[8]: Access = 323, Miss = 112, Miss_rate = 0.347, Pending_hits = 144, Reservation_fails = 0
	L1D_cache_core[9]: Access = 427, Miss = 153, Miss_rate = 0.358, Pending_hits = 144, Reservation_fails = 0
	L1D_cache_core[10]: Access = 283, Miss = 93, Miss_rate = 0.329, Pending_hits = 126, Reservation_fails = 0
	L1D_cache_core[11]: Access = 442, Miss = 153, Miss_rate = 0.346, Pending_hits = 156, Reservation_fails = 0
	L1D_cache_core[12]: Access = 176, Miss = 44, Miss_rate = 0.250, Pending_hits = 132, Reservation_fails = 0
	L1D_cache_core[13]: Access = 318, Miss = 105, Miss_rate = 0.330, Pending_hits = 144, Reservation_fails = 0
	L1D_cache_core[14]: Access = 160, Miss = 40, Miss_rate = 0.250, Pending_hits = 120, Reservation_fails = 0
	L1D_total_cache_accesses = 4886
	L1D_total_cache_misses = 1582
	L1D_total_cache_miss_rate = 0.3238
	L1D_total_cache_pending_hits = 2238
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 6625
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0725
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1026
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2238
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1038
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6145
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 40
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 544
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 30847
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1949
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
75, 75, 533, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 60, 60, 60, 60, 60, 60, 60, 60, 60, 479, 60, 60, 60, 60, 60, 60, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 
gpgpu_n_tot_thrd_icount = 1671904
gpgpu_n_tot_w_icount = 52247
gpgpu_n_stall_shd_mem = 3411
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1038
gpgpu_n_mem_write_global = 584
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 97302
gpgpu_n_store_insn = 584
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 193369
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7921	W0_Idle:87798	W0_Scoreboard:110194	W1:7055	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:45192
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8304 {8:1038,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23360 {40:584,}
traffic_breakdown_coretomem[INST_ACC_R] = 640 {8:80,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 141168 {136:1038,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4672 {8:584,}
traffic_breakdown_memtocore[INST_ACC_R] = 10880 {136:80,}
maxmrqlatency = 64 
maxdqlatency = 0 
maxmflatency = 344 
averagemflatency = 215 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 17652 
mrq_lat_table:906 	38 	101 	76 	26 	28 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	919 	718 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1683 	29 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	687 	340 	26 	0 	0 	0 	0 	1 	6 	22 	465 	90 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	26 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         4         0         1         0         4         0         0         0         0         0 
dram[2]:         0         0        14         0         0        29         0         3         8         0         1         0         1         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         0         0         0         0         0         1         0         0 
dram[4]:         0         0        14         0         0         0         0         0         0         2         0         1         0         0         0         0 
dram[5]:         0         0        14         0         0        28         0         0         1         0         2         0         0         0         0         0 
maximum service time to same row:
dram[0]:       621         0       949       951      1119      1637      2751      5441      2034      7547      8344      2482      3082      6160      1899      1175 
dram[1]:      1197      1132       915       938      1029      1747      3924      2096      1497      2282      3050      3210      2366       884         0      1176 
dram[2]:       385      5021       938       954      1066      2872      2182      3521      7154      2438      1207      2094      6474      1163         0      1126 
dram[3]:         0         0       916       935      1668      1691      1607      3118      2431      6622      2760      5835         0      5495         0         0 
dram[4]:      1156      1124       943       963      1678      1701      1554      2444      3856      1841      2116      1176      6199       854         0         0 
dram[5]:         0         0       925       919      1624      1757      1265      7616       887      2425      7950      3453      3575      6493         0      1179 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000 32.000000 32.000000 20.000000 15.000000 18.000000 18.000000 23.000000  6.000000  2.000000  2.000000  1.000000  1.000000 
dram[1]:  2.000000  1.000000 14.000000 14.000000 31.000000 31.000000  7.666667 16.000000  9.500000 16.000000  5.666667 10.000000  4.000000  1.000000      -nan  1.000000 
dram[2]:  2.000000  1.000000  7.500000 14.000000 31.000000  8.500000 10.000000  7.333333  3.833333 10.000000  4.500000 10.000000  1.500000  5.000000      -nan  1.000000 
dram[3]:      -nan      -nan 14.000000 16.000000 34.000000 29.000000 15.000000  6.000000 12.000000 12.000000 12.000000 18.000000      -nan  1.500000      -nan      -nan 
dram[4]:  1.000000  1.000000  7.500000 16.000000 33.000000 28.000000 17.000000 22.000000 12.000000  3.000000 12.000000  8.500000  4.000000  1.000000      -nan      -nan 
dram[5]:      -nan      -nan  7.500000 16.000000 33.000000 11.000000 17.000000 19.000000 10.500000 31.000000  5.000000  6.000000  2.000000  2.000000      -nan  1.000000 
average row locality = 1176/117 = 10.051282
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14        32        30        17        11         9         9        11         3         1         1         1         1 
dram[1]:         2         1        14        14        30        30        19        13        10         8         9         5         2         1         0         1 
dram[2]:         2         1        15        14        30        32         9        16        13         5         5         5         2         1         0         1 
dram[3]:         0         0        14        16        32        29        12        16         6         6         6         9         0         2         0         0 
dram[4]:         1         1        15        16        31        28        14        16         6         7         6         9         2         1         0         0 
dram[5]:         0         0        15        16        31        32        13        15        11        15         8         3         1         1         0         1 
total reads: 930
min_bank_accesses = 0!
chip skew: 162/148 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         0         2         3         4         9         9        12         3         1         1         0         0 
dram[1]:         0         0         0         0         1         1         4         3         9         8         8         5         2         0         0         0 
dram[2]:         0         0         0         0         1         2         1         6        10         5         4         5         1         4         0         0 
dram[3]:         0         0         0         0         2         0         3         2         6         6         6         9         0         1         0         0 
dram[4]:         0         0         0         0         2         0         3         6         6         5         6         8         2         0         0         0 
dram[5]:         0         0         0         0         2         1         4         4        10        16         7         3         1         1         0         0 
total reads: 246
min_bank_accesses = 0!
chip skew: 49/35 = 1.40
average mf latency per bank:
dram[0]:       1314    none         449       447       425       412       311       232       123       131       147       150       126       125       268       268
dram[1]:          0       268       444       427       359       468       301       226       139       132       167       123       124       268    none         272
dram[2]:          0       272       414       449       383       430       263       226       151       138       157       137       176       611    none         267
dram[3]:     none      none         419       457       383       393       282       305       125       147       123       147    none         176    none      none  
dram[4]:        268       268       409       470       379       448       259       230       135       162       125       132       124       268    none      none  
dram[5]:     none      none         407       444       383       429       220       256       137       132       154       171       196       126    none         276
maximum mf latency per bank:
dram[0]:        283         0       271       290       310       312       268       264       252       252       258       269       252       251       268       268
dram[1]:          0       268       281       285       289       328       277       268       268       251       277       251       252       268         0       272
dram[2]:          0       272       277       282       292       326       268       277       278       256       268       252       268       263         0       267
dram[3]:          0         0       272       283       298       344       269       277       266       252       251       261         0       268         0         0
dram[4]:        268       268       277       287       289       334       268       268       252       277       259       267       252       268         0         0
dram[5]:          0         0       277       277       316       338       268       268       271       258       277       252       252       252         0       276

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23300 n_nop=22923 n_act=17 n_pre=2 n_req=201 n_rd=314 n_write=44 bw_util=0.03073
n_activity=2503 dram_eff=0.2861
bk0: 6a 23225i bk1: 0a 23296i bk2: 28a 23214i bk3: 28a 23157i bk4: 64a 23119i bk5: 60a 23016i bk6: 34a 23187i bk7: 22a 23206i bk8: 18a 23154i bk9: 18a 23151i bk10: 22a 23119i bk11: 6a 23243i bk12: 2a 23277i bk13: 2a 23275i bk14: 2a 23282i bk15: 2a 23281i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0164807
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents
MSHR: tag=0x80262180, atomic=0 1 entries : 0x7f8b68256c90 :  mf: uid= 59331, sid08:w09, part=1, addr=0x802621e0, load , size=32, unknown  status = IN_PARTITION_DRAM (17646), 
MSHR: tag=0x8024b980, atomic=0 1 entries : 0x7f8b6823dde0 :  mf: uid= 59330, sid10:w01, part=1, addr=0x8024b980, load , size=32, unknown  status = IN_PARTITION_DRAM (17645), 

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23300 n_nop=22916 n_act=20 n_pre=5 n_req=200 n_rd=318 n_write=41 bw_util=0.03082
n_activity=2531 dram_eff=0.2837
bk0: 4a 23275i bk1: 2a 23281i bk2: 28a 23213i bk3: 28a 23173i bk4: 60a 23098i bk5: 60a 23049i bk6: 38a 23110i bk7: 26a 23198i bk8: 20a 23125i bk9: 16a 23180i bk10: 18a 23115i bk11: 10a 23207i bk12: 4a 23260i bk13: 2a 23279i bk14: 0a 23295i bk15: 2a 23281i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0214163
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23300 n_nop=22918 n_act=28 n_pre=13 n_req=190 n_rd=302 n_write=39 bw_util=0.02927
n_activity=2616 dram_eff=0.2607
bk0: 4a 23282i bk1: 2a 23289i bk2: 30a 23196i bk3: 28a 23162i bk4: 60a 23118i bk5: 64a 22946i bk6: 18a 23221i bk7: 32a 23092i bk8: 26a 23013i bk9: 10a 23200i bk10: 10a 23182i bk11: 10a 23208i bk12: 4a 23243i bk13: 2a 23253i bk14: 0a 23300i bk15: 2a 23284i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0391845
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23300 n_nop=22952 n_act=14 n_pre=3 n_req=183 n_rd=296 n_write=35 bw_util=0.02841
n_activity=2181 dram_eff=0.3035
bk0: 0a 23300i bk1: 0a 23303i bk2: 28a 23213i bk3: 32a 23135i bk4: 64a 23114i bk5: 58a 23052i bk6: 24a 23208i bk7: 32a 23142i bk8: 12a 23189i bk9: 12a 23200i bk10: 12a 23199i bk11: 18a 23148i bk12: 0a 23296i bk13: 4a 23245i bk14: 0a 23293i bk15: 0a 23297i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0369099
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23300 n_nop=22932 n_act=19 n_pre=5 n_req=191 n_rd=306 n_write=38 bw_util=0.02953
n_activity=2365 dram_eff=0.2909
bk0: 2a 23283i bk1: 2a 23283i bk2: 30a 23193i bk3: 32a 23165i bk4: 62a 23096i bk5: 56a 23036i bk6: 28a 23192i bk7: 32a 23170i bk8: 12a 23211i bk9: 14a 23144i bk10: 12a 23182i bk11: 18a 23137i bk12: 4a 23244i bk13: 2a 23277i bk14: 0a 23294i bk15: 0a 23297i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0371674
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23300 n_nop=22902 n_act=19 n_pre=6 n_req=211 n_rd=324 n_write=49 bw_util=0.03202
n_activity=2731 dram_eff=0.2732
bk0: 0a 23298i bk1: 0a 23302i bk2: 30a 23192i bk3: 32a 23156i bk4: 62a 23110i bk5: 64a 22988i bk6: 26a 23193i bk7: 30a 23166i bk8: 22a 23110i bk9: 30a 23046i bk10: 16a 23105i bk11: 6a 23244i bk12: 2a 23273i bk13: 2a 23274i bk14: 0a 23297i bk15: 2a 23281i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0318026

========= L2 cache stats =========
L2_cache_bank[0]: Access = 192, Miss = 88, Miss_rate = 0.458, Pending_hits = 7, Reservation_fails = 227
L2_cache_bank[1]: Access = 127, Miss = 69, Miss_rate = 0.543, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 166, Miss = 86, Miss_rate = 0.518, Pending_hits = 3, Reservation_fails = 114
L2_cache_bank[3]: Access = 133, Miss = 73, Miss_rate = 0.549, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 149, Miss = 76, Miss_rate = 0.510, Pending_hits = 6, Reservation_fails = 179
L2_cache_bank[5]: Access = 153, Miss = 75, Miss_rate = 0.490, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[6]: Access = 124, Miss = 70, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 132, Miss = 78, Miss_rate = 0.591, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 125, Miss = 75, Miss_rate = 0.600, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 138, Miss = 78, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 130, Miss = 79, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 148, Miss = 83, Miss_rate = 0.561, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 1717
L2_total_cache_misses = 930
L2_total_cache_miss_rate = 0.5416
L2_total_cache_pending_hits = 23
L2_total_cache_reservation_fails = 620
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 353
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 682
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 338
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 241
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=6219
icnt_total_pkts_simt_to_mem=2301
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.17878
	minimum = 6
	maximum = 30
Network latency average = 7.87742
	minimum = 6
	maximum = 25
Slowest packet = 1591
Flit latency average = 6.90876
	minimum = 6
	maximum = 21
Slowest flit = 4307
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00989316
	minimum = 0.00207066 (at node 2)
	maximum = 0.0216125 (at node 3)
Accepted packet rate average = 0.00989316
	minimum = 0.00207066 (at node 2)
	maximum = 0.0216125 (at node 3)
Injected flit rate average = 0.0225903
	minimum = 0.00207066 (at node 2)
	maximum = 0.0480135 (at node 15)
Accepted flit rate average= 0.0225903
	minimum = 0.0103533 (at node 2)
	maximum = 0.0599198 (at node 3)
Injected packet length average = 2.28343
Accepted packet length average = 2.28343
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.91523 (3 samples)
	minimum = 6 (3 samples)
	maximum = 34.3333 (3 samples)
Network latency average = 9.2438 (3 samples)
	minimum = 6 (3 samples)
	maximum = 32.3333 (3 samples)
Flit latency average = 8.16338 (3 samples)
	minimum = 6 (3 samples)
	maximum = 29.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0097309 (3 samples)
	minimum = 0.00429792 (3 samples)
	maximum = 0.021563 (3 samples)
Accepted packet rate average = 0.0097309 (3 samples)
	minimum = 0.00429792 (3 samples)
	maximum = 0.021563 (3 samples)
Injected flit rate average = 0.0252147 (3 samples)
	minimum = 0.00429792 (3 samples)
	maximum = 0.0823772 (3 samples)
Accepted flit rate average = 0.0252147 (3 samples)
	minimum = 0.00952771 (3 samples)
	maximum = 0.0557854 (3 samples)
Injected packet size average = 2.5912 (3 samples)
Accepted packet size average = 2.5912 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 150764 (inst/sec)
gpgpu_simulation_rate = 1961 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,17653)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(17,0,0) tid=(16,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(8,0,0) tid=(304,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(32,0,0) tid=(48,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (465,17653), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(466,17653)
GPGPU-Sim uArch: cycles simulated: 18153  inst.: 1673145 (ipc=632.5) sim_rate=167314 (inst/sec) elapsed = 0:0:00:10 / Tue Apr 16 16:49:33 2019
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(45,0,0) tid=(174,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (617,17653), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(618,17653)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (656,17653), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(657,17653)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (659,17653), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(660,17653)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (698,17653), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(699,17653)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (725,17653), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(726,17653)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (770,17653), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(771,17653)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (776,17653), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(777,17653)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (779,17653), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(780,17653)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (782,17653), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(783,17653)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (815,17653), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(816,17653)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (826,17653), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(827,17653)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (829,17653), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(830,17653)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (834,17653), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(835,17653)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (858,17653), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(859,17653)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (868,17653), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(869,17653)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (877,17653), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(878,17653)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (879,17653), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(880,17653)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (881,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (887,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (913,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (939,17653), 2 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(56,0,0) tid=(417,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (957,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (960,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (963,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (969,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (972,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (986,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (987,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1002,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1008,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1023,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1042,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1044,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1051,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1067,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1076,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1097,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1108,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1111,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1123,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1128,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1135,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1137,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1150,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1159,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1181,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1183,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1202,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1207,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1221,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1265,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1334,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1352,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1355,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1355,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1382,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1385,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1388,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1403,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1409,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1409,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1453,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 0.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 1454
gpu_sim_insn = 452904
gpu_ipc =     311.4883
gpu_tot_sim_cycle = 19107
gpu_tot_sim_insn = 1809786
gpu_tot_ipc =      94.7185
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 412
gpu_stall_icnt2sh    = 1142
gpu_total_sim_rate=164526

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 42916
	L1I_total_cache_misses = 1949
	L1I_total_cache_miss_rate = 0.0454
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 602, Miss = 219, Miss_rate = 0.364, Pending_hits = 222, Reservation_fails = 21
	L1D_cache_core[1]: Access = 563, Miss = 217, Miss_rate = 0.385, Pending_hits = 204, Reservation_fails = 207
	L1D_cache_core[2]: Access = 364, Miss = 124, Miss_rate = 0.341, Pending_hits = 228, Reservation_fails = 29
	L1D_cache_core[3]: Access = 724, Miss = 279, Miss_rate = 0.385, Pending_hits = 234, Reservation_fails = 211
	L1D_cache_core[4]: Access = 336, Miss = 120, Miss_rate = 0.357, Pending_hits = 204, Reservation_fails = 318
	L1D_cache_core[5]: Access = 502, Miss = 180, Miss_rate = 0.359, Pending_hits = 240, Reservation_fails = 25
	L1D_cache_core[6]: Access = 320, Miss = 116, Miss_rate = 0.362, Pending_hits = 192, Reservation_fails = 168
	L1D_cache_core[7]: Access = 438, Miss = 165, Miss_rate = 0.377, Pending_hits = 192, Reservation_fails = 124
	L1D_cache_core[8]: Access = 415, Miss = 156, Miss_rate = 0.376, Pending_hits = 180, Reservation_fails = 210
	L1D_cache_core[9]: Access = 539, Miss = 207, Miss_rate = 0.384, Pending_hits = 192, Reservation_fails = 82
	L1D_cache_core[10]: Access = 379, Miss = 146, Miss_rate = 0.385, Pending_hits = 162, Reservation_fails = 214
	L1D_cache_core[11]: Access = 562, Miss = 223, Miss_rate = 0.397, Pending_hits = 192, Reservation_fails = 493
	L1D_cache_core[12]: Access = 304, Miss = 114, Miss_rate = 0.375, Pending_hits = 180, Reservation_fails = 298
	L1D_cache_core[13]: Access = 434, Miss = 163, Miss_rate = 0.376, Pending_hits = 192, Reservation_fails = 238
	L1D_cache_core[14]: Access = 268, Miss = 91, Miss_rate = 0.340, Pending_hits = 168, Reservation_fails = 294
	L1D_total_cache_accesses = 6750
	L1D_total_cache_misses = 2520
	L1D_total_cache_miss_rate = 0.3733
	L1D_total_cache_pending_hits = 2982
	L1D_total_cache_reservation_fails = 2932
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 9281
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0517
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1034
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2982
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1286
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 42
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8801
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 214
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2890
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 40967
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1949
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
105, 131, 576, 105, 105, 118, 105, 118, 105, 105, 105, 118, 105, 105, 105, 105, 90, 90, 103, 90, 103, 90, 116, 90, 90, 509, 103, 90, 90, 90, 90, 90, 118, 105, 105, 105, 118, 118, 105, 105, 98, 98, 98, 98, 98, 98, 98, 98, 
gpgpu_n_tot_thrd_icount = 2243808
gpgpu_n_tot_w_icount = 70119
gpgpu_n_stall_shd_mem = 6343
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1286
gpgpu_n_mem_write_global = 1448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 129302
gpgpu_n_store_insn = 1536
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 258339
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2932
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10953	W0_Idle:96708	W0_Scoreboard:119008	W1:9590	W2:260	W3:13	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:60256
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10288 {8:1286,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57920 {40:1448,}
traffic_breakdown_coretomem[INST_ACC_R] = 640 {8:80,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 174896 {136:1286,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11584 {8:1448,}
traffic_breakdown_memtocore[INST_ACC_R] = 10880 {136:80,}
maxmrqlatency = 64 
maxdqlatency = 0 
maxmflatency = 518 
averagemflatency = 220 
max_icnt2mem_latency = 388 
max_icnt2sh_latency = 19106 
mrq_lat_table:906 	38 	101 	76 	26 	28 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1651 	1097 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2093 	107 	109 	145 	305 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	781 	482 	38 	0 	0 	0 	0 	1 	6 	22 	465 	954 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         4         0         1         0         4         0         0         0         0         0 
dram[2]:         0         0        14         0         0        29         0         3         8         0         1         0         1         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         0         0         0         0         0         1         0         0 
dram[4]:         0         0        14         0         0         0         0         0         0         2         0         1         0         0         0         0 
dram[5]:         0         0        14         0         0        28         0         0         1         0         2         0         0         0         0         0 
maximum service time to same row:
dram[0]:       621         0       949       951      1119      1637      2751      5441      2034      7547      8344      2482      3082      6160      1899      1175 
dram[1]:      1197      1132       915       938      1029      1747      3924      2096      1497      2282      3050      3210      2366       884         0      1176 
dram[2]:       385      5021       938       954      1066      2872      2182      3521      7154      2438      1207      2094      6474      1163         0      1126 
dram[3]:         0         0       916       935      1668      1691      1607      3118      2431      6622      2760      5835         0      5495         0         0 
dram[4]:      1156      1124       943       963      1678      1701      1554      2444      3856      1841      2116      1176      6199       854         0         0 
dram[5]:         0         0       925       919      1624      1757      1265      7616       887      2425      7950      3453      3575      6493         0      1179 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000 32.000000 32.000000 20.000000 15.000000 18.000000 18.000000 23.000000  6.000000  2.000000  2.000000  1.000000  1.000000 
dram[1]:  2.000000  1.000000 14.000000 14.000000 31.000000 31.000000  7.666667 16.000000  9.500000 16.000000  5.666667 10.000000  4.000000  1.000000      -nan  1.000000 
dram[2]:  2.000000  1.000000  7.500000 14.000000 31.000000  8.500000 10.000000  7.333333  3.833333 10.000000  4.500000 10.000000  1.500000  5.000000      -nan  1.000000 
dram[3]:      -nan      -nan 14.000000 16.000000 34.000000 29.000000 15.000000  6.000000 12.000000 12.000000 12.000000 18.000000      -nan  1.500000      -nan      -nan 
dram[4]:  1.000000  1.000000  7.500000 16.000000 33.000000 28.000000 17.000000 22.000000 12.000000  3.000000 12.000000  8.500000  4.000000  1.000000      -nan      -nan 
dram[5]:      -nan      -nan  7.500000 16.000000 33.000000 11.000000 17.000000 19.000000 10.500000 31.000000  5.000000  6.000000  2.000000  2.000000      -nan  1.000000 
average row locality = 1176/117 = 10.051282
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14        32        30        17        11         9         9        11         3         1         1         1         1 
dram[1]:         2         1        14        14        30        30        19        13        10         8         9         5         2         1         0         1 
dram[2]:         2         1        15        14        30        32         9        16        13         5         5         5         2         1         0         1 
dram[3]:         0         0        14        16        32        29        12        16         6         6         6         9         0         2         0         0 
dram[4]:         1         1        15        16        31        28        14        16         6         7         6         9         2         1         0         0 
dram[5]:         0         0        15        16        31        32        13        15        11        15         8         3         1         1         0         1 
total reads: 930
min_bank_accesses = 0!
chip skew: 162/148 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         0         2         3         4         9         9        12         3         1         1         0         0 
dram[1]:         0         0         0         0         1         1         4         3         9         8         8         5         2         0         0         0 
dram[2]:         0         0         0         0         1         2         1         6        10         5         4         5         1         4         0         0 
dram[3]:         0         0         0         0         2         0         3         2         6         6         6         9         0         1         0         0 
dram[4]:         0         0         0         0         2         0         3         6         6         5         6         8         2         0         0         0 
dram[5]:         0         0         0         0         2         1         4         4        10        16         7         3         1         1         0         0 
total reads: 246
min_bank_accesses = 0!
chip skew: 49/35 = 1.40
average mf latency per bank:
dram[0]:       1314    none         669       659       769       707       577       360       123       131       147       150       126       125       268       268
dram[1]:          0       268       666       611       588       886       528       390       139       132       167       123       124       268    none         272
dram[2]:          0       272       782       551       701       796       574       364       151       138       157       137       176     11995    none         267
dram[3]:     none      none         677       622       700       687       453       462       125       147       123       147    none         176    none      none  
dram[4]:        268       268       651       643       624       760       478       392       135       162       125       132       124       268    none      none  
dram[5]:     none      none         554       582       660       740       414       415       137       132       154       171       196       126    none         276
maximum mf latency per bank:
dram[0]:        283         0       389       316       410       357       321       408       252       252       258       269       252       251       268       268
dram[1]:          0       268       398       319       398       398       468       397       268       251       277       251       252       268         0       272
dram[2]:          0       272       386       419       511       493       389       511       278       256       268       252       268       518         0       267
dram[3]:          0         0       476       360       446       425       316       357       266       252       251       261         0       268         0         0
dram[4]:        268       268       449       460       365       366       366       339       252       277       259       267       252       268         0         0
dram[5]:          0         0       330       362       353       387       370       326       271       258       277       252       252       252         0       276

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25218 n_nop=24841 n_act=17 n_pre=2 n_req=201 n_rd=314 n_write=44 bw_util=0.02839
n_activity=2503 dram_eff=0.2861
bk0: 6a 25143i bk1: 0a 25214i bk2: 28a 25132i bk3: 28a 25075i bk4: 64a 25037i bk5: 60a 24934i bk6: 34a 25105i bk7: 22a 25124i bk8: 18a 25072i bk9: 18a 25069i bk10: 22a 25037i bk11: 6a 25161i bk12: 2a 25195i bk13: 2a 25193i bk14: 2a 25200i bk15: 2a 25199i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0152272
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25218 n_nop=24834 n_act=20 n_pre=5 n_req=200 n_rd=318 n_write=41 bw_util=0.02847
n_activity=2534 dram_eff=0.2833
bk0: 4a 25193i bk1: 2a 25199i bk2: 28a 25131i bk3: 28a 25091i bk4: 60a 25016i bk5: 60a 24967i bk6: 38a 25028i bk7: 26a 25116i bk8: 20a 25043i bk9: 16a 25098i bk10: 18a 25033i bk11: 10a 25125i bk12: 4a 25178i bk13: 2a 25197i bk14: 0a 25213i bk15: 2a 25199i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0197875
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25218 n_nop=24836 n_act=28 n_pre=13 n_req=190 n_rd=302 n_write=39 bw_util=0.02704
n_activity=2616 dram_eff=0.2607
bk0: 4a 25200i bk1: 2a 25207i bk2: 30a 25114i bk3: 28a 25080i bk4: 60a 25036i bk5: 64a 24864i bk6: 18a 25139i bk7: 32a 25010i bk8: 26a 24931i bk9: 10a 25118i bk10: 10a 25100i bk11: 10a 25126i bk12: 4a 25161i bk13: 2a 25171i bk14: 0a 25218i bk15: 2a 25202i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0362043
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25218 n_nop=24870 n_act=14 n_pre=3 n_req=183 n_rd=296 n_write=35 bw_util=0.02625
n_activity=2181 dram_eff=0.3035
bk0: 0a 25218i bk1: 0a 25221i bk2: 28a 25131i bk3: 32a 25053i bk4: 64a 25032i bk5: 58a 24970i bk6: 24a 25126i bk7: 32a 25060i bk8: 12a 25107i bk9: 12a 25118i bk10: 12a 25117i bk11: 18a 25066i bk12: 0a 25214i bk13: 4a 25163i bk14: 0a 25211i bk15: 0a 25215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0341026
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25218 n_nop=24850 n_act=19 n_pre=5 n_req=191 n_rd=306 n_write=38 bw_util=0.02728
n_activity=2365 dram_eff=0.2909
bk0: 2a 25201i bk1: 2a 25201i bk2: 30a 25111i bk3: 32a 25083i bk4: 62a 25014i bk5: 56a 24954i bk6: 28a 25110i bk7: 32a 25088i bk8: 12a 25129i bk9: 14a 25062i bk10: 12a 25100i bk11: 18a 25055i bk12: 4a 25162i bk13: 2a 25195i bk14: 0a 25212i bk15: 0a 25215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0343405
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25218 n_nop=24820 n_act=19 n_pre=6 n_req=211 n_rd=324 n_write=49 bw_util=0.02958
n_activity=2731 dram_eff=0.2732
bk0: 0a 25216i bk1: 0a 25220i bk2: 30a 25110i bk3: 32a 25074i bk4: 62a 25028i bk5: 64a 24906i bk6: 26a 25111i bk7: 30a 25084i bk8: 22a 25028i bk9: 30a 24964i bk10: 16a 25023i bk11: 6a 25162i bk12: 2a 25191i bk13: 2a 25192i bk14: 0a 25215i bk15: 2a 25199i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0293838

========= L2 cache stats =========
L2_cache_bank[0]: Access = 274, Miss = 88, Miss_rate = 0.321, Pending_hits = 7, Reservation_fails = 227
L2_cache_bank[1]: Access = 199, Miss = 69, Miss_rate = 0.347, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 241, Miss = 86, Miss_rate = 0.357, Pending_hits = 3, Reservation_fails = 114
L2_cache_bank[3]: Access = 214, Miss = 73, Miss_rate = 0.341, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 229, Miss = 76, Miss_rate = 0.332, Pending_hits = 6, Reservation_fails = 179
L2_cache_bank[5]: Access = 438, Miss = 75, Miss_rate = 0.171, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[6]: Access = 203, Miss = 70, Miss_rate = 0.345, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 199, Miss = 78, Miss_rate = 0.392, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 195, Miss = 75, Miss_rate = 0.385, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 208, Miss = 78, Miss_rate = 0.375, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 203, Miss = 79, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 226, Miss = 83, Miss_rate = 0.367, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 2829
L2_total_cache_misses = 930
L2_total_cache_miss_rate = 0.3287
L2_total_cache_pending_hits = 23
L2_total_cache_reservation_fails = 620
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 601
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 682
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1202
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 241
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=8323
icnt_total_pkts_simt_to_mem=4277
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 33.1385
	minimum = 6
	maximum = 243
Network latency average = 20.8957
	minimum = 6
	maximum = 161
Slowest packet = 3855
Flit latency average = 21.3088
	minimum = 6
	maximum = 160
Slowest flit = 10686
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0566509
	minimum = 0.0385144 (at node 8)
	maximum = 0.196011 (at node 20)
Accepted packet rate average = 0.0566509
	minimum = 0.0385144 (at node 8)
	maximum = 0.196011 (at node 20)
Injected flit rate average = 0.103928
	minimum = 0.0687758 (at node 8)
	maximum = 0.251032 (at node 20)
Accepted flit rate average= 0.103928
	minimum = 0.0715268 (at node 8)
	maximum = 0.378267 (at node 20)
Injected packet length average = 1.83453
Accepted packet length average = 1.83453
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.721 (4 samples)
	minimum = 6 (4 samples)
	maximum = 86.5 (4 samples)
Network latency average = 12.1568 (4 samples)
	minimum = 6 (4 samples)
	maximum = 64.5 (4 samples)
Flit latency average = 11.4497 (4 samples)
	minimum = 6 (4 samples)
	maximum = 62.25 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0214609 (4 samples)
	minimum = 0.012852 (4 samples)
	maximum = 0.065175 (4 samples)
Accepted packet rate average = 0.0214609 (4 samples)
	minimum = 0.012852 (4 samples)
	maximum = 0.065175 (4 samples)
Injected flit rate average = 0.044893 (4 samples)
	minimum = 0.0204174 (4 samples)
	maximum = 0.124541 (4 samples)
Accepted flit rate average = 0.044893 (4 samples)
	minimum = 0.0250275 (4 samples)
	maximum = 0.136406 (4 samples)
Injected packet size average = 2.09185 (4 samples)
Accepted packet size average = 2.09185 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 164526 (inst/sec)
gpgpu_simulation_rate = 1737 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,19107)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(25,0,0) tid=(346,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(25,0,0) tid=(282,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(21,0,0) tid=(420,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (397,19107), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(398,19107)
GPGPU-Sim uArch: cycles simulated: 19607  inst.: 2129268 (ipc=639.0) sim_rate=177439 (inst/sec) elapsed = 0:0:00:12 / Tue Apr 16 16:49:35 2019
GPGPU-Sim uArch: cycles simulated: 21107  inst.: 2145216 (ipc=167.7) sim_rate=165016 (inst/sec) elapsed = 0:0:00:13 / Tue Apr 16 16:49:36 2019
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(40,0,0) tid=(132,0,0)
GPGPU-Sim uArch: cycles simulated: 22607  inst.: 2167268 (ipc=102.1) sim_rate=154804 (inst/sec) elapsed = 0:0:00:14 / Tue Apr 16 16:49:37 2019
GPGPU-Sim uArch: cycles simulated: 24607  inst.: 2198576 (ipc=70.7) sim_rate=146571 (inst/sec) elapsed = 0:0:00:15 / Tue Apr 16 16:49:38 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5819,19107), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(5820,19107)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5921,19107), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(5922,19107)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5948,19107), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(5949,19107)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (6019,19107), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(6020,19107)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (6058,19107), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(6059,19107)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (6087,19107), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(6088,19107)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (6108,19107), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(6109,19107)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(52,0,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6186,19107), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(6187,19107)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6188,19107), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(6189,19107)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (6205,19107), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(6206,19107)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (6252,19107), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(6253,19107)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6283,19107), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6284,19107)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (6285,19107), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(6286,19107)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (6411,19107), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(6412,19107)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6460,19107), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(6461,19107)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (6498,19107), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(6499,19107)
GPGPU-Sim uArch: cycles simulated: 25607  inst.: 2303634 (ipc=76.0) sim_rate=143977 (inst/sec) elapsed = 0:0:00:16 / Tue Apr 16 16:49:39 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (6520,19107), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(6521,19107)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6555,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6587,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (6627,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6662,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (6713,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (6717,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6737,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6819,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6838,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (6872,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (6890,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (6901,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6948,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (6986,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7020,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (7123,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (7183,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (7194,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (7198,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (7320,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (7397,19107), 1 CTAs running
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(53,0,0) tid=(153,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (7528,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7634,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7650,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7791,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (7872,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (7910,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7998,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (8129,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (8896,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 29107  inst.: 2348767 (ipc=53.9) sim_rate=138162 (inst/sec) elapsed = 0:0:00:17 / Tue Apr 16 16:49:40 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (10667,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10768,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10992,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (11068,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (11250,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (11427,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (11534,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (11684,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (11743,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (11837,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (11860,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (11918,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (12067,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12355,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (13188,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 10.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 13189
gpu_sim_insn = 547599
gpu_ipc =      41.5194
gpu_tot_sim_cycle = 32296
gpu_tot_sim_insn = 2357385
gpu_tot_ipc =      72.9931
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 412
gpu_stall_icnt2sh    = 3433
gpu_total_sim_rate=138669

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 101570
	L1I_total_cache_misses = 2058
	L1I_total_cache_miss_rate = 0.0203
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 2541, Miss = 987, Miss_rate = 0.388, Pending_hits = 261, Reservation_fails = 21
	L1D_cache_core[1]: Access = 2779, Miss = 1198, Miss_rate = 0.431, Pending_hits = 241, Reservation_fails = 222
	L1D_cache_core[2]: Access = 1928, Miss = 793, Miss_rate = 0.411, Pending_hits = 254, Reservation_fails = 29
	L1D_cache_core[3]: Access = 2507, Miss = 1062, Miss_rate = 0.424, Pending_hits = 261, Reservation_fails = 245
	L1D_cache_core[4]: Access = 1728, Miss = 684, Miss_rate = 0.396, Pending_hits = 222, Reservation_fails = 318
	L1D_cache_core[5]: Access = 2369, Miss = 974, Miss_rate = 0.411, Pending_hits = 283, Reservation_fails = 25
	L1D_cache_core[6]: Access = 2297, Miss = 943, Miss_rate = 0.411, Pending_hits = 210, Reservation_fails = 168
	L1D_cache_core[7]: Access = 2047, Miss = 828, Miss_rate = 0.404, Pending_hits = 218, Reservation_fails = 124
	L1D_cache_core[8]: Access = 2142, Miss = 930, Miss_rate = 0.434, Pending_hits = 206, Reservation_fails = 294
	L1D_cache_core[9]: Access = 2444, Miss = 1026, Miss_rate = 0.420, Pending_hits = 219, Reservation_fails = 82
	L1D_cache_core[10]: Access = 2713, Miss = 1101, Miss_rate = 0.406, Pending_hits = 211, Reservation_fails = 214
	L1D_cache_core[11]: Access = 2758, Miss = 1114, Miss_rate = 0.404, Pending_hits = 226, Reservation_fails = 591
	L1D_cache_core[12]: Access = 1937, Miss = 778, Miss_rate = 0.402, Pending_hits = 196, Reservation_fails = 298
	L1D_cache_core[13]: Access = 1970, Miss = 783, Miss_rate = 0.397, Pending_hits = 213, Reservation_fails = 249
	L1D_cache_core[14]: Access = 2033, Miss = 844, Miss_rate = 0.415, Pending_hits = 183, Reservation_fails = 294
	L1D_total_cache_accesses = 34193
	L1D_total_cache_misses = 14045
	L1D_total_cache_miss_rate = 0.4108
	L1D_total_cache_pending_hits = 3404
	L1D_total_cache_reservation_fails = 3174
	L1D_cache_data_port_util = 0.054
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 18795
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0255
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5352
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 248
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18315
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 491
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8693
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2926
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 99512
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2058
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
552, 146, 591, 120, 526, 133, 563, 133, 578, 120, 537, 133, 120, 537, 563, 578, 120, 120, 133, 120, 133, 526, 146, 552, 120, 539, 133, 120, 120, 120, 120, 120, 163, 150, 150, 582, 163, 163, 150, 556, 143, 586, 601, 143, 601, 575, 143, 143, 
gpgpu_n_tot_thrd_icount = 5699584
gpgpu_n_tot_w_icount = 178112
gpgpu_n_stall_shd_mem = 8319
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5352
gpgpu_n_mem_write_global = 9188
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 180662
gpgpu_n_store_insn = 9298
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 330833
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4908
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15322	W0_Idle:129653	W0_Scoreboard:297525	W1:93823	W2:8554	W3:415	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:75320
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 42816 {8:5352,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 367520 {40:9188,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 727872 {136:5352,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 73504 {8:9188,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 73 
maxdqlatency = 0 
maxmflatency = 518 
averagemflatency = 173 
max_icnt2mem_latency = 388 
max_icnt2sh_latency = 32295 
mrq_lat_table:2532 	108 	224 	286 	180 	74 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12321 	2233 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12978 	1009 	138 	145 	305 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3150 	1943 	273 	1 	0 	0 	0 	1 	6 	22 	465 	8694 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	56 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1        14        14        32        32        20        20        18        19        23        50         6         7         0         2 
dram[1]:         2         1        14        14        31        31        17        16        18        28        32        26         4         9         2         2 
dram[2]:         2         3        14        14        31        29        36        21        43        52        51        25         4         5         1         3 
dram[3]:         1         3        14        16        34        29        23        16        45        12        12        45         6         3         2         1 
dram[4]:         1         1        14        16        33        28        17        25        44         8        12        16         4         5         2         1 
dram[5]:         1         3        14        16        33        28        17        29        20        31        45        45         2         2         2         3 
maximum service time to same row:
dram[0]:      5622      5001       949       951      3087      5696      2751      5441      2034      7547      8344      2903      4392      6160      1899      5699 
dram[1]:      1197      1132      5769      4240      3356      9862      3924      2096      1497      2569      3050      3210      2496      4519      3481      5751 
dram[2]:      4350      5297      4252      3697      5124      4356      3662      3521      7154      8085      5341      2094      6474      1288      5603      5609 
dram[3]:      5953      6274      5745      4198      5843      2515      2192      4540      5597      6622      2760      5835      1840      5495      5529      5762 
dram[4]:      1156      5711      4786      4624      5335      1701      3198      3060      3856      1841      2116      1176      6199      3029      6704      4744 
dram[5]:       935      6319      3696       919      5759      1757      1265      7966       887      2425      7950      3453      3575      6493      5612      6114 
average row accesses per activate:
dram[0]:  1.000000  1.000000  7.500000  5.333333  4.777778  5.714286 17.000000  8.428572 23.333334 14.200000  9.375000  7.600000  3.000000  2.400000  2.000000  1.333333 
dram[1]:  1.666667  1.333333  4.200000  3.142857  7.400000  5.000000  8.285714 17.333334 14.200000  7.363636  6.454545  5.692307  1.700000  3.500000  1.250000  1.750000 
dram[2]:  1.500000  1.500000  4.250000  4.000000  6.333333  3.750000  8.142858  5.900000  7.888889 14.000000  7.200000 10.714286  2.000000  2.333333  1.250000  2.250000 
dram[3]:  1.000000  1.750000  2.875000  3.285714 10.250000  5.428571  8.500000  5.090909 12.800000 12.000000 17.250000 11.666667  2.285714  1.666667  1.500000  3.000000 
dram[4]:  1.000000  1.500000  3.666667  3.125000  7.000000  8.500000  6.222222  8.428572  7.900000  9.500000 12.166667 13.600000  2.111111  2.400000  1.250000  2.000000 
dram[5]:  1.500000  1.500000  2.555556  5.000000  9.250000  6.000000 12.750000 10.800000 13.600000 18.250000  8.000000 12.166667  2.500000  1.500000  2.000000  3.000000 
average row locality = 3408/552 = 6.173913
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         2        15        16        43        38        36        43        35        38        39        43         8         7         2         8 
dram[1]:         5         4        21        22        36        39        39        36        39        45        41        42        13         9         5         7 
dram[2]:         3        12        17        20        37        43        39        43        38        38        40        42        12         8         5         9 
dram[3]:         2         7        23        23        39        38        35        39        33        37        36        38        12         8         6         6 
dram[4]:         2         3        22        25        40        34        40        39        40        41        38        35        15         9         5         6 
dram[5]:         6         6        23        20        35        41        36        38        36        38        39        39         6         4         6         6 
total reads: 2343
bank skew: 45/2 = 22.50
chip skew: 406/379 = 1.07
number of total write accesses:
dram[0]:         0         0         0         0         0         2        15        16        35        33        36        33         4         5         0         0 
dram[1]:         0         0         0         0         1         1        19        16        32        36        30        32         4         5         0         0 
dram[2]:         0         0         0         0         1         2        18        16        33        32        32        33         4         6         0         0 
dram[3]:         0         0         0         0         2         0        16        17        31        35        33        32         4         2         0         0 
dram[4]:         0         0         0         0         2         0        16        20        39        35        35        33         4         3         0         0 
dram[5]:         0         0         0         0         2         1        15        16        32        35        33        34         4         2         0         0 
total reads: 1065
min_bank_accesses = 0!
chip skew: 187/172 = 1.09
average mf latency per bank:
dram[0]:        801       280       775       760      1919      2012      1070       788       411       374       390       351       354       372       263       312
dram[1]:        176       318       681       591      1870      2201       932       887       372       381       438       346       389       328       288       274
dram[2]:         96       317       961       585      2089      2022       876       855       377       392       328       345       324      4470       279       485
dram[3]:        275       276       698       598      2099      2006       927       846       373       358       377       389       304       402       273       271
dram[4]:        284       269       621       589      1938      2326       868       897       361       377       358       369       335       258       300       270
dram[5]:        274       308       578       629      2031      2028      1003       907       357       378       343       314       277       303       376       269
maximum mf latency per bank:
dram[0]:        296       282       389       335       410       357       321       408       296       334       337       361       278       303       268       293
dram[1]:        330       310       398       319       398       398       468       397       306       322       338       309       323       289       330       299
dram[2]:        289       327       386       419       511       493       389       511       319       333       325       347       318       518       299       317
dram[3]:        279       287       476       360       446       425       316       357       334       317       305       310       282       314       283       282
dram[4]:        300       278       449       460       365       366       366       339       301       311       327       324       281       279       277       289
dram[5]:        290       294       330       362       353       387       370       329       335       335       308       382       323       288       307       277

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42627 n_nop=41544 n_act=81 n_pre=65 n_req=558 n_rd=758 n_write=179 bw_util=0.04396
n_activity=6769 dram_eff=0.2769
bk0: 12a 42442i bk1: 4a 42577i bk2: 30a 42518i bk3: 32a 42408i bk4: 86a 42165i bk5: 76a 42130i bk6: 72a 42170i bk7: 86a 41974i bk8: 70a 41850i bk9: 76a 41913i bk10: 78a 41646i bk11: 86a 41481i bk12: 16a 42418i bk13: 14a 42380i bk14: 4a 42597i bk15: 16a 42438i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.051587
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42627 n_nop=41455 n_act=103 n_pre=87 n_req=579 n_rd=806 n_write=176 bw_util=0.04607
n_activity=7486 dram_eff=0.2624
bk0: 10a 42526i bk1: 8a 42533i bk2: 42a 42384i bk3: 44a 42294i bk4: 72a 42292i bk5: 78a 42127i bk6: 78a 42028i bk7: 72a 42158i bk8: 78a 41824i bk9: 90a 41656i bk10: 82a 41661i bk11: 84a 41537i bk12: 26a 42196i bk13: 18a 42384i bk14: 10a 42486i bk15: 14a 42490i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.064865
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42627 n_nop=41440 n_act=107 n_pre=91 n_req=583 n_rd=812 n_write=177 bw_util=0.0464
n_activity=7481 dram_eff=0.2644
bk0: 6a 42580i bk1: 24a 42368i bk2: 34a 42470i bk3: 40a 42363i bk4: 74a 42227i bk5: 86a 41977i bk6: 78a 41880i bk7: 86a 41873i bk8: 76a 41676i bk9: 76a 41734i bk10: 80a 41628i bk11: 84a 41652i bk12: 24a 42267i bk13: 16a 42372i bk14: 10a 42490i bk15: 18a 42465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0763366
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42627 n_nop=41529 n_act=89 n_pre=73 n_req=554 n_rd=764 n_write=172 bw_util=0.04392
n_activity=6954 dram_eff=0.2692
bk0: 4a 42582i bk1: 14a 42508i bk2: 46a 42308i bk3: 46a 42281i bk4: 78a 42340i bk5: 76a 42174i bk6: 70a 42057i bk7: 78a 41900i bk8: 66a 41855i bk9: 74a 41775i bk10: 72a 41801i bk11: 76a 41692i bk12: 24a 42298i bk13: 16a 42373i bk14: 12a 42495i bk15: 12a 42541i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0567246
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42627 n_nop=41480 n_act=94 n_pre=78 n_req=581 n_rd=788 n_write=187 bw_util=0.04575
n_activity=7594 dram_eff=0.2568
bk0: 4a 42579i bk1: 6a 42591i bk2: 44a 42402i bk3: 50a 42265i bk4: 80a 42254i bk5: 68a 42241i bk6: 80a 41996i bk7: 78a 42008i bk8: 80a 41620i bk9: 82a 41669i bk10: 76a 41710i bk11: 70a 41815i bk12: 30a 42285i bk13: 18a 42407i bk14: 10a 42498i bk15: 12a 42525i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0578976
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42627 n_nop=41555 n_act=78 n_pre=62 n_req=553 n_rd=758 n_write=174 bw_util=0.04373
n_activity=7114 dram_eff=0.262
bk0: 12a 42498i bk1: 12a 42492i bk2: 46a 42294i bk3: 40a 42378i bk4: 70a 42344i bk5: 82a 42146i bk6: 72a 42124i bk7: 76a 42089i bk8: 72a 41880i bk9: 76a 41832i bk10: 78a 41644i bk11: 78a 41630i bk12: 12a 42455i bk13: 8a 42503i bk14: 12a 42536i bk15: 12a 42548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0488423

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1281, Miss = 184, Miss_rate = 0.144, Pending_hits = 13, Reservation_fails = 227
L2_cache_bank[1]: Access = 1172, Miss = 195, Miss_rate = 0.166, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 1222, Miss = 199, Miss_rate = 0.163, Pending_hits = 6, Reservation_fails = 114
L2_cache_bank[3]: Access = 1218, Miss = 204, Miss_rate = 0.167, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[4]: Access = 1206, Miss = 191, Miss_rate = 0.158, Pending_hits = 14, Reservation_fails = 179
L2_cache_bank[5]: Access = 1458, Miss = 215, Miss_rate = 0.147, Pending_hits = 5, Reservation_fails = 100
L2_cache_bank[6]: Access = 1208, Miss = 186, Miss_rate = 0.154, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 1156, Miss = 196, Miss_rate = 0.170, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[8]: Access = 1195, Miss = 202, Miss_rate = 0.169, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[9]: Access = 1191, Miss = 192, Miss_rate = 0.161, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[10]: Access = 1153, Miss = 187, Miss_rate = 0.162, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 1185, Miss = 192, Miss_rate = 0.162, Pending_hits = 9, Reservation_fails = 0
L2_total_cache_accesses = 14645
L2_total_cache_misses = 2343
L2_total_cache_miss_rate = 0.1600
L2_total_cache_pending_hits = 100
L2_total_cache_reservation_fails = 620
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3996
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1338
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8123
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 998
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.063
L2_cache_fill_port_util = 0.024

icnt_total_pkts_mem_to_simt=36443
icnt_total_pkts_simt_to_mem=23833
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.0556
	minimum = 6
	maximum = 65
Network latency average = 9.45498
	minimum = 6
	maximum = 54
Slowest packet = 6252
Flit latency average = 8.64387
	minimum = 6
	maximum = 50
Slowest flit = 14164
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0663628
	minimum = 0.0440519 (at node 4)
	maximum = 0.0773372 (at node 20)
Accepted packet rate average = 0.0663628
	minimum = 0.0440519 (at node 4)
	maximum = 0.0773372 (at node 20)
Injected flit rate average = 0.133883
	minimum = 0.0728638 (at node 4)
	maximum = 0.191372 (at node 20)
Accepted flit rate average= 0.133883
	minimum = 0.105012 (at node 4)
	maximum = 0.189855 (at node 1)
Injected packet length average = 2.01743
Accepted packet length average = 2.01743
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.588 (5 samples)
	minimum = 6 (5 samples)
	maximum = 82.2 (5 samples)
Network latency average = 11.6164 (5 samples)
	minimum = 6 (5 samples)
	maximum = 62.4 (5 samples)
Flit latency average = 10.8886 (5 samples)
	minimum = 6 (5 samples)
	maximum = 59.8 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0304413 (5 samples)
	minimum = 0.019092 (5 samples)
	maximum = 0.0676074 (5 samples)
Accepted packet rate average = 0.0304413 (5 samples)
	minimum = 0.019092 (5 samples)
	maximum = 0.0676074 (5 samples)
Injected flit rate average = 0.0626909 (5 samples)
	minimum = 0.0309067 (5 samples)
	maximum = 0.137907 (5 samples)
Accepted flit rate average = 0.0626909 (5 samples)
	minimum = 0.0410243 (5 samples)
	maximum = 0.147096 (5 samples)
Injected packet size average = 2.0594 (5 samples)
Accepted packet size average = 2.0594 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 17 sec (17 sec)
gpgpu_simulation_rate = 138669 (inst/sec)
gpgpu_simulation_rate = 1899 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,32296)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,32296)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,32296)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,32296)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,32296)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,32296)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,32296)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,32296)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,32296)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,32296)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,32296)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,32296)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,32296)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,32296)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,32296)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,32296)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,32296)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,32296)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,32296)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,32296)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,32296)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,32296)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,32296)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,32296)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,32296)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,32296)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,32296)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,32296)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,32296)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,32296)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,32296)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,32296)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,32296)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,32296)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,32296)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,32296)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,32296)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,32296)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,32296)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,32296)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,32296)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,32296)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,32296)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,32296)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,32296)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(11,0,0) tid=(335,0,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(12,0,0) tid=(335,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(5,0,0) tid=(207,0,0)
GPGPU-Sim uArch: cycles simulated: 32796  inst.: 2661067 (ipc=607.4) sim_rate=140056 (inst/sec) elapsed = 0:0:00:19 / Tue Apr 16 16:49:42 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1419,32296), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1420,32296)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1608,32296), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1609,32296)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1634,32296), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1635,32296)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1668,32296), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1669,32296)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1744,32296), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1745,32296)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(49,0,0) tid=(470,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1911,32296), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1912,32296)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1914,32296), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1915,32296)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1992,32296), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1993,32296)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2010,32296), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2011,32296)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2138,32296), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2139,32296)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2243,32296), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2244,32296)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2281,32296), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2282,32296)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2293,32296), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2294,32296)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2315,32296), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2316,32296)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2339,32296), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2340,32296)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2347,32296), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2348,32296)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2353,32296), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2354,32296)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2377,32296), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2378,32296)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2416,32296), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2440,32296), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2490,32296), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 34796  inst.: 2770608 (ipc=165.3) sim_rate=138530 (inst/sec) elapsed = 0:0:00:20 / Tue Apr 16 16:49:43 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2595,32296), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2636,32296), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2720,32296), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2780,32296), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2799,32296), 2 CTAs running
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(62,0,0) tid=(380,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2918,32296), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2949,32296), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2951,32296), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3063,32296), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3120,32296), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3132,32296), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3169,32296), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3183,32296), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3190,32296), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3210,32296), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3230,32296), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3255,32296), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3424,32296), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3469,32296), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: cycles simulated: 35796  inst.: 2837699 (ipc=137.2) sim_rate=135128 (inst/sec) elapsed = 0:0:00:21 / Tue Apr 16 16:49:44 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3544,32296), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3568,32296), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3594,32296), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3604,32296), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3746,32296), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3827,32296), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3833,32296), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3872,32296), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3914,32296), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3941,32296), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3956,32296), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3977,32296), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3983,32296), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4004,32296), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4053,32296), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4067,32296), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4074,32296), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4110,32296), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4126,32296), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4143,32296), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4149,32296), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4305,32296), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4313,32296), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 1.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 4314
gpu_sim_insn = 492696
gpu_ipc =     114.2086
gpu_tot_sim_cycle = 36610
gpu_tot_sim_insn = 2850081
gpu_tot_ipc =      77.8498
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 412
gpu_stall_icnt2sh    = 3808
gpu_total_sim_rate=135718

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 115500
	L1I_total_cache_misses = 2058
	L1I_total_cache_miss_rate = 0.0178
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 2817, Miss = 1204, Miss_rate = 0.427, Pending_hits = 303, Reservation_fails = 2254
	L1D_cache_core[1]: Access = 3095, Miss = 1445, Miss_rate = 0.467, Pending_hits = 285, Reservation_fails = 3117
	L1D_cache_core[2]: Access = 2320, Miss = 1099, Miss_rate = 0.474, Pending_hits = 310, Reservation_fails = 2580
	L1D_cache_core[3]: Access = 2823, Miss = 1309, Miss_rate = 0.464, Pending_hits = 305, Reservation_fails = 2493
	L1D_cache_core[4]: Access = 1948, Miss = 853, Miss_rate = 0.438, Pending_hits = 258, Reservation_fails = 2648
	L1D_cache_core[5]: Access = 2765, Miss = 1283, Miss_rate = 0.464, Pending_hits = 339, Reservation_fails = 2711
	L1D_cache_core[6]: Access = 2617, Miss = 1189, Miss_rate = 0.454, Pending_hits = 254, Reservation_fails = 2370
	L1D_cache_core[7]: Access = 2359, Miss = 1067, Miss_rate = 0.452, Pending_hits = 262, Reservation_fails = 2969
	L1D_cache_core[8]: Access = 2538, Miss = 1241, Miss_rate = 0.489, Pending_hits = 262, Reservation_fails = 2743
	L1D_cache_core[9]: Access = 2756, Miss = 1265, Miss_rate = 0.459, Pending_hits = 263, Reservation_fails = 2602
	L1D_cache_core[10]: Access = 3029, Miss = 1350, Miss_rate = 0.446, Pending_hits = 255, Reservation_fails = 3085
	L1D_cache_core[11]: Access = 3154, Miss = 1426, Miss_rate = 0.452, Pending_hits = 280, Reservation_fails = 3043
	L1D_cache_core[12]: Access = 2249, Miss = 1020, Miss_rate = 0.454, Pending_hits = 241, Reservation_fails = 2861
	L1D_cache_core[13]: Access = 2206, Miss = 966, Miss_rate = 0.438, Pending_hits = 249, Reservation_fails = 2707
	L1D_cache_core[14]: Access = 2429, Miss = 1153, Miss_rate = 0.475, Pending_hits = 239, Reservation_fails = 2816
	L1D_total_cache_accesses = 39105
	L1D_total_cache_misses = 17870
	L1D_total_cache_miss_rate = 0.4570
	L1D_total_cache_pending_hits = 4105
	L1D_total_cache_reservation_fails = 40999
	L1D_cache_data_port_util = 0.046
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 23737
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0202
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16263
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4098
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5644
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2938
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23257
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 867
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 38061
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 113442
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2058
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
608, 202, 634, 176, 582, 189, 619, 189, 614, 156, 573, 169, 156, 573, 599, 614, 148, 148, 161, 148, 161, 554, 174, 580, 148, 567, 161, 148, 148, 148, 148, 148, 191, 178, 178, 610, 191, 191, 178, 584, 171, 614, 629, 171, 629, 603, 171, 171, 
gpgpu_n_tot_thrd_icount = 6588480
gpgpu_n_tot_w_icount = 205890
gpgpu_n_stall_shd_mem = 46144
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5644
gpgpu_n_mem_write_global = 13100
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 212662
gpgpu_n_store_insn = 23514
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 405751
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 42733
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:78012	W0_Idle:147024	W0_Scoreboard:308300	W1:94941	W2:11024	W3:3366	W4:2444	W5:1976	W6:949	W7:572	W8:169	W9:65	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:90384
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 45152 {8:5644,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 524000 {40:13100,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 767584 {136:5644,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 104800 {8:13100,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 73 
maxdqlatency = 0 
maxmflatency = 617 
averagemflatency = 205 
max_icnt2mem_latency = 487 
max_icnt2sh_latency = 36609 
mrq_lat_table:2532 	108 	224 	286 	180 	74 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13238 	5452 	69 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	13343 	1137 	236 	487 	2661 	985 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3281 	2079 	298 	1 	0 	0 	0 	1 	6 	22 	465 	8694 	3912 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	58 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1        14        14        32        32        20        20        18        19        23        50         6         7         0         2 
dram[1]:         2         1        14        14        31        31        17        16        18        28        32        26         4         9         2         2 
dram[2]:         2         3        14        14        31        29        36        21        43        52        51        25         4         5         1         3 
dram[3]:         1         3        14        16        34        29        23        16        45        12        12        45         6         3         2         1 
dram[4]:         1         1        14        16        33        28        17        25        44         8        12        16         4         5         2         1 
dram[5]:         1         3        14        16        33        28        17        29        20        31        45        45         2         2         2         3 
maximum service time to same row:
dram[0]:      5622      5001       949       951      3087      5696      2751      5441      2034      7547      8344      2903      4392      6160      1899      5699 
dram[1]:      1197      1132      5769      4240      3356      9862      3924      2096      1497      2569      3050      3210      2496      4519      3481      5751 
dram[2]:      4350      5297      4252      3697      5124      4356      3662      3521      7154      8085      5341      2094      6474      1288      5603      5609 
dram[3]:      5953      6274      5745      4198      5843      2515      2192      4540      5597      6622      2760      5835      1840      5495      5529      5762 
dram[4]:      1156      5711      4786      4624      5335      1701      3198      3060      3856      1841      2116      1176      6199      3029      6704      4744 
dram[5]:       935      6319      3696       919      5759      1757      1265      7966       887      2425      7950      3453      3575      6493      5612      6114 
average row accesses per activate:
dram[0]:  1.000000  1.000000  7.500000  5.333333  4.777778  5.714286 17.000000  8.428572 23.333334 14.200000  9.375000  7.600000  3.000000  2.400000  2.000000  1.333333 
dram[1]:  1.666667  1.333333  4.200000  3.142857  7.400000  5.000000  8.285714 17.333334 14.200000  7.363636  6.454545  5.692307  1.700000  3.500000  1.250000  1.750000 
dram[2]:  1.500000  1.500000  4.250000  4.000000  6.333333  3.750000  8.142858  5.900000  7.888889 14.000000  7.200000 10.714286  2.000000  2.333333  1.250000  2.250000 
dram[3]:  1.000000  1.750000  2.875000  3.285714 10.250000  5.428571  8.500000  5.090909 12.800000 12.000000 17.250000 11.666667  2.285714  1.666667  1.500000  3.000000 
dram[4]:  1.000000  1.500000  3.666667  3.125000  7.000000  8.500000  6.222222  8.428572  7.900000  9.500000 12.166667 13.600000  2.111111  2.400000  1.250000  2.000000 
dram[5]:  1.500000  1.500000  2.555556  5.000000  9.250000  6.000000 12.750000 10.800000 13.600000 18.250000  8.000000 12.166667  2.500000  1.500000  2.000000  3.000000 
average row locality = 3408/552 = 6.173913
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         2        15        16        43        38        36        43        35        38        39        43         8         7         2         8 
dram[1]:         5         4        21        22        36        39        39        36        39        45        41        42        13         9         5         7 
dram[2]:         3        12        17        20        37        43        39        43        38        38        40        42        12         8         5         9 
dram[3]:         2         7        23        23        39        38        35        39        33        37        36        38        12         8         6         6 
dram[4]:         2         3        22        25        40        34        40        39        40        41        38        35        15         9         5         6 
dram[5]:         6         6        23        20        35        41        36        38        36        38        39        39         6         4         6         6 
total reads: 2343
bank skew: 45/2 = 22.50
chip skew: 406/379 = 1.07
number of total write accesses:
dram[0]:         0         0         0         0         0         2        15        16        35        33        36        33         4         5         0         0 
dram[1]:         0         0         0         0         1         1        19        16        32        36        30        32         4         5         0         0 
dram[2]:         0         0         0         0         1         2        18        16        33        32        32        33         4         6         0         0 
dram[3]:         0         0         0         0         2         0        16        17        31        35        33        32         4         2         0         0 
dram[4]:         0         0         0         0         2         0        16        20        39        35        35        33         4         3         0         0 
dram[5]:         0         0         0         0         2         1        15        16        32        35        33        34         4         2         0         0 
total reads: 1065
min_bank_accesses = 0!
chip skew: 187/172 = 1.09
average mf latency per bank:
dram[0]:        801       280      1872      1764      2959      3088      1425      1182       411       374       390       351       354       372       263       312
dram[1]:        176       318      1447      1334      3172      3227      1306      1234       372       381       438       346       389       328       288       274
dram[2]:         96       317      1975      1559      3291      3194      1270      1245       377       392       328       345       324     28059       279       485
dram[3]:        275       276      1567      1437      3335      3200      1282      1175       373       358       377       389       304       402       273       271
dram[4]:        284       269      1618      1462      2925      3593      1185      1207       361       377       358       369       335       258       300       270
dram[5]:        274       308      1255      1448      3184      3041      1382      1256       357       378       343       314       277       303       376       269
maximum mf latency per bank:
dram[0]:        296       282       389       449       480       452       412       498       296       334       337       361       278       303       268       293
dram[1]:        330       310       452       448       586       458       541       449       306       322       338       309       323       289       330       299
dram[2]:        289       327       412       480       535       583       451       530       319       333       325       347       318       617       299       317
dram[3]:        279       287       586       583       586       541       397       397       334       317       305       310       282       314       283       282
dram[4]:        300       278       586       583       407       476       392       420       301       311       327       324       281       279       277       289
dram[5]:        290       294       403       400       456       452       441       416       335       335       308       382       323       288       307       277

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48321 n_nop=47238 n_act=81 n_pre=65 n_req=558 n_rd=758 n_write=179 bw_util=0.03878
n_activity=6769 dram_eff=0.2769
bk0: 12a 48136i bk1: 4a 48271i bk2: 30a 48212i bk3: 32a 48102i bk4: 86a 47859i bk5: 76a 47824i bk6: 72a 47864i bk7: 86a 47668i bk8: 70a 47544i bk9: 76a 47607i bk10: 78a 47340i bk11: 86a 47175i bk12: 16a 48112i bk13: 14a 48074i bk14: 4a 48291i bk15: 16a 48132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0455082
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48321 n_nop=47149 n_act=103 n_pre=87 n_req=579 n_rd=806 n_write=176 bw_util=0.04064
n_activity=7486 dram_eff=0.2624
bk0: 10a 48220i bk1: 8a 48227i bk2: 42a 48078i bk3: 44a 47988i bk4: 72a 47986i bk5: 78a 47821i bk6: 78a 47722i bk7: 72a 47852i bk8: 78a 47518i bk9: 90a 47350i bk10: 82a 47355i bk11: 84a 47231i bk12: 26a 47890i bk13: 18a 48078i bk14: 10a 48180i bk15: 14a 48184i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0572215
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48321 n_nop=47134 n_act=107 n_pre=91 n_req=583 n_rd=812 n_write=177 bw_util=0.04093
n_activity=7481 dram_eff=0.2644
bk0: 6a 48274i bk1: 24a 48062i bk2: 34a 48164i bk3: 40a 48057i bk4: 74a 47921i bk5: 86a 47671i bk6: 78a 47574i bk7: 86a 47567i bk8: 76a 47370i bk9: 76a 47428i bk10: 80a 47322i bk11: 84a 47346i bk12: 24a 47961i bk13: 16a 48066i bk14: 10a 48184i bk15: 18a 48159i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0673413
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48321 n_nop=47223 n_act=89 n_pre=73 n_req=554 n_rd=764 n_write=172 bw_util=0.03874
n_activity=6954 dram_eff=0.2692
bk0: 4a 48276i bk1: 14a 48202i bk2: 46a 48002i bk3: 46a 47975i bk4: 78a 48034i bk5: 76a 47868i bk6: 70a 47751i bk7: 78a 47594i bk8: 66a 47549i bk9: 74a 47469i bk10: 72a 47495i bk11: 76a 47386i bk12: 24a 47992i bk13: 16a 48067i bk14: 12a 48189i bk15: 12a 48235i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0500404
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48321 n_nop=47174 n_act=94 n_pre=78 n_req=581 n_rd=788 n_write=187 bw_util=0.04036
n_activity=7594 dram_eff=0.2568
bk0: 4a 48273i bk1: 6a 48285i bk2: 44a 48096i bk3: 50a 47959i bk4: 80a 47948i bk5: 68a 47935i bk6: 80a 47690i bk7: 78a 47702i bk8: 80a 47314i bk9: 82a 47363i bk10: 76a 47404i bk11: 70a 47509i bk12: 30a 47979i bk13: 18a 48101i bk14: 10a 48192i bk15: 12a 48219i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0510751
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48321 n_nop=47249 n_act=78 n_pre=62 n_req=553 n_rd=758 n_write=174 bw_util=0.03858
n_activity=7114 dram_eff=0.262
bk0: 12a 48192i bk1: 12a 48186i bk2: 46a 47988i bk3: 40a 48072i bk4: 70a 48038i bk5: 82a 47840i bk6: 72a 47818i bk7: 76a 47783i bk8: 72a 47574i bk9: 76a 47526i bk10: 78a 47338i bk11: 78a 47324i bk12: 12a 48149i bk13: 8a 48197i bk14: 12a 48230i bk15: 12a 48242i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0430869

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1545, Miss = 184, Miss_rate = 0.119, Pending_hits = 13, Reservation_fails = 227
L2_cache_bank[1]: Access = 1442, Miss = 195, Miss_rate = 0.135, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[2]: Access = 1489, Miss = 199, Miss_rate = 0.134, Pending_hits = 6, Reservation_fails = 114
L2_cache_bank[3]: Access = 1479, Miss = 204, Miss_rate = 0.138, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[4]: Access = 1471, Miss = 191, Miss_rate = 0.130, Pending_hits = 14, Reservation_fails = 179
L2_cache_bank[5]: Access = 2706, Miss = 215, Miss_rate = 0.079, Pending_hits = 5, Reservation_fails = 100
L2_cache_bank[6]: Access = 1477, Miss = 186, Miss_rate = 0.126, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 1429, Miss = 196, Miss_rate = 0.137, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[8]: Access = 1460, Miss = 202, Miss_rate = 0.138, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[9]: Access = 1468, Miss = 192, Miss_rate = 0.131, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[10]: Access = 1422, Miss = 187, Miss_rate = 0.132, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 1461, Miss = 192, Miss_rate = 0.131, Pending_hits = 9, Reservation_fails = 0
L2_total_cache_accesses = 18849
L2_total_cache_misses = 2343
L2_total_cache_miss_rate = 0.1243
L2_total_cache_pending_hits = 100
L2_total_cache_reservation_fails = 620
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4288
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1338
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12035
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 998
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.067
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=41815
icnt_total_pkts_simt_to_mem=31949
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 51.3721
	minimum = 6
	maximum = 361
Network latency average = 28.4462
	minimum = 6
	maximum = 182
Slowest packet = 29745
Flit latency average = 32.9701
	minimum = 6
	maximum = 181
Slowest flit = 64277
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0721853
	minimum = 0.0426518 (at node 4)
	maximum = 0.289291 (at node 20)
Accepted packet rate average = 0.0721853
	minimum = 0.0426518 (at node 4)
	maximum = 0.289291 (at node 20)
Injected flit rate average = 0.115799
	minimum = 0.0808994 (at node 18)
	maximum = 0.313398 (at node 20)
Accepted flit rate average= 0.115799
	minimum = 0.0537784 (at node 4)
	maximum = 0.572554 (at node 20)
Injected packet length average = 1.60419
Accepted packet length average = 1.60419
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.7186 (6 samples)
	minimum = 6 (6 samples)
	maximum = 128.667 (6 samples)
Network latency average = 14.4214 (6 samples)
	minimum = 6 (6 samples)
	maximum = 82.3333 (6 samples)
Flit latency average = 14.5688 (6 samples)
	minimum = 6 (6 samples)
	maximum = 80 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0373986 (6 samples)
	minimum = 0.0230186 (6 samples)
	maximum = 0.104555 (6 samples)
Accepted packet rate average = 0.0373986 (6 samples)
	minimum = 0.0230186 (6 samples)
	maximum = 0.104555 (6 samples)
Injected flit rate average = 0.0715422 (6 samples)
	minimum = 0.0392388 (6 samples)
	maximum = 0.167156 (6 samples)
Accepted flit rate average = 0.0715422 (6 samples)
	minimum = 0.04315 (6 samples)
	maximum = 0.218005 (6 samples)
Injected packet size average = 1.91296 (6 samples)
Accepted packet size average = 1.91296 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 135718 (inst/sec)
gpgpu_simulation_rate = 1743 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,36610)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,36610)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,36610)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,36610)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,36610)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,36610)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,36610)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,36610)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,36610)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,36610)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,36610)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,36610)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,36610)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,36610)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,36610)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,36610)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,36610)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,36610)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,36610)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,36610)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,36610)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,36610)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,36610)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,36610)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,36610)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,36610)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,36610)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,36610)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,36610)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,36610)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,36610)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,36610)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,36610)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,36610)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,36610)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,36610)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,36610)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,36610)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,36610)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,36610)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,36610)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,36610)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,36610)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,36610)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,36610)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(5,0,0) tid=(469,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(0,0,0) tid=(405,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(34,0,0) tid=(283,0,0)
GPGPU-Sim uArch: cycles simulated: 37110  inst.: 3152349 (ipc=604.5) sim_rate=143288 (inst/sec) elapsed = 0:0:00:22 / Tue Apr 16 16:49:45 2019
GPGPU-Sim uArch: cycles simulated: 37610  inst.: 3162639 (ipc=312.6) sim_rate=137506 (inst/sec) elapsed = 0:0:00:23 / Tue Apr 16 16:49:46 2019
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(20,0,0) tid=(275,0,0)
GPGPU-Sim uArch: cycles simulated: 39110  inst.: 3177521 (ipc=131.0) sim_rate=132396 (inst/sec) elapsed = 0:0:00:24 / Tue Apr 16 16:49:47 2019
GPGPU-Sim uArch: cycles simulated: 40610  inst.: 3193241 (ipc=85.8) sim_rate=127729 (inst/sec) elapsed = 0:0:00:25 / Tue Apr 16 16:49:48 2019
GPGPU-Sim uArch: cycles simulated: 42110  inst.: 3206789 (ipc=64.9) sim_rate=123338 (inst/sec) elapsed = 0:0:00:26 / Tue Apr 16 16:49:49 2019
GPGPU-Sim uArch: cycles simulated: 43610  inst.: 3221125 (ipc=53.0) sim_rate=119300 (inst/sec) elapsed = 0:0:00:27 / Tue Apr 16 16:49:50 2019
GPGPU-Sim uArch: cycles simulated: 45110  inst.: 3235476 (ipc=45.3) sim_rate=115552 (inst/sec) elapsed = 0:0:00:28 / Tue Apr 16 16:49:51 2019
GPGPU-Sim uArch: cycles simulated: 46610  inst.: 3250291 (ipc=40.0) sim_rate=112079 (inst/sec) elapsed = 0:0:00:29 / Tue Apr 16 16:49:52 2019
GPGPU-Sim uArch: cycles simulated: 48110  inst.: 3264649 (ipc=36.0) sim_rate=108821 (inst/sec) elapsed = 0:0:00:30 / Tue Apr 16 16:49:53 2019
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(32,0,0) tid=(20,0,0)
GPGPU-Sim uArch: cycles simulated: 49110  inst.: 3275157 (ipc=34.0) sim_rate=105650 (inst/sec) elapsed = 0:0:00:31 / Tue Apr 16 16:49:54 2019
GPGPU-Sim uArch: cycles simulated: 50610  inst.: 3289321 (ipc=31.4) sim_rate=102791 (inst/sec) elapsed = 0:0:00:32 / Tue Apr 16 16:49:55 2019
GPGPU-Sim uArch: cycles simulated: 52110  inst.: 3303442 (ipc=29.2) sim_rate=100104 (inst/sec) elapsed = 0:0:00:33 / Tue Apr 16 16:49:56 2019
GPGPU-Sim uArch: cycles simulated: 53610  inst.: 3317751 (ipc=27.5) sim_rate=97580 (inst/sec) elapsed = 0:0:00:34 / Tue Apr 16 16:49:57 2019
GPGPU-Sim uArch: cycles simulated: 55110  inst.: 3331762 (ipc=26.0) sim_rate=95193 (inst/sec) elapsed = 0:0:00:35 / Tue Apr 16 16:49:58 2019
GPGPU-Sim uArch: cycles simulated: 56610  inst.: 3345649 (ipc=24.8) sim_rate=92934 (inst/sec) elapsed = 0:0:00:36 / Tue Apr 16 16:49:59 2019
GPGPU-Sim uArch: cycles simulated: 58110  inst.: 3359290 (ipc=23.7) sim_rate=90791 (inst/sec) elapsed = 0:0:00:37 / Tue Apr 16 16:50:00 2019
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(32,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 59610  inst.: 3373661 (ipc=22.8) sim_rate=88780 (inst/sec) elapsed = 0:0:00:38 / Tue Apr 16 16:50:01 2019
GPGPU-Sim uArch: cycles simulated: 61110  inst.: 3387444 (ipc=21.9) sim_rate=86857 (inst/sec) elapsed = 0:0:00:39 / Tue Apr 16 16:50:02 2019
GPGPU-Sim uArch: cycles simulated: 62110  inst.: 3397746 (ipc=21.5) sim_rate=84943 (inst/sec) elapsed = 0:0:00:40 / Tue Apr 16 16:50:03 2019
GPGPU-Sim uArch: cycles simulated: 63610  inst.: 3411446 (ipc=20.8) sim_rate=83206 (inst/sec) elapsed = 0:0:00:41 / Tue Apr 16 16:50:04 2019
GPGPU-Sim uArch: cycles simulated: 65110  inst.: 3426088 (ipc=20.2) sim_rate=81573 (inst/sec) elapsed = 0:0:00:42 / Tue Apr 16 16:50:05 2019
GPGPU-Sim uArch: cycles simulated: 66610  inst.: 3440310 (ipc=19.7) sim_rate=80007 (inst/sec) elapsed = 0:0:00:43 / Tue Apr 16 16:50:06 2019
GPGPU-Sim uArch: cycles simulated: 68110  inst.: 3454933 (ipc=19.2) sim_rate=78521 (inst/sec) elapsed = 0:0:00:44 / Tue Apr 16 16:50:07 2019
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(4,0,0) tid=(338,0,0)
GPGPU-Sim uArch: cycles simulated: 69610  inst.: 3469681 (ipc=18.8) sim_rate=77104 (inst/sec) elapsed = 0:0:00:45 / Tue Apr 16 16:50:08 2019
GPGPU-Sim uArch: cycles simulated: 71110  inst.: 3483732 (ipc=18.4) sim_rate=75733 (inst/sec) elapsed = 0:0:00:46 / Tue Apr 16 16:50:09 2019
GPGPU-Sim uArch: cycles simulated: 72610  inst.: 3497970 (ipc=18.0) sim_rate=74424 (inst/sec) elapsed = 0:0:00:47 / Tue Apr 16 16:50:10 2019
GPGPU-Sim uArch: cycles simulated: 73610  inst.: 3507825 (ipc=17.8) sim_rate=73079 (inst/sec) elapsed = 0:0:00:48 / Tue Apr 16 16:50:11 2019
GPGPU-Sim uArch: cycles simulated: 75110  inst.: 3522374 (ipc=17.5) sim_rate=71885 (inst/sec) elapsed = 0:0:00:49 / Tue Apr 16 16:50:12 2019
GPGPU-Sim uArch: cycles simulated: 76610  inst.: 3536694 (ipc=17.2) sim_rate=70733 (inst/sec) elapsed = 0:0:00:50 / Tue Apr 16 16:50:13 2019
GPGPU-Sim uArch: cycles simulated: 78110  inst.: 3551368 (ipc=16.9) sim_rate=69634 (inst/sec) elapsed = 0:0:00:51 / Tue Apr 16 16:50:14 2019
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(9,0,0) tid=(189,0,0)
GPGPU-Sim uArch: cycles simulated: 79610  inst.: 3565258 (ipc=16.6) sim_rate=68562 (inst/sec) elapsed = 0:0:00:52 / Tue Apr 16 16:50:15 2019
GPGPU-Sim uArch: cycles simulated: 80610  inst.: 3575268 (ipc=16.5) sim_rate=67457 (inst/sec) elapsed = 0:0:00:53 / Tue Apr 16 16:50:16 2019
GPGPU-Sim uArch: cycles simulated: 82110  inst.: 3589849 (ipc=16.3) sim_rate=66478 (inst/sec) elapsed = 0:0:00:54 / Tue Apr 16 16:50:17 2019
GPGPU-Sim uArch: cycles simulated: 83610  inst.: 3604323 (ipc=16.0) sim_rate=65533 (inst/sec) elapsed = 0:0:00:55 / Tue Apr 16 16:50:18 2019
GPGPU-Sim uArch: cycles simulated: 85110  inst.: 3618652 (ipc=15.8) sim_rate=64618 (inst/sec) elapsed = 0:0:00:56 / Tue Apr 16 16:50:19 2019
GPGPU-Sim uArch: cycles simulated: 86610  inst.: 3633803 (ipc=15.7) sim_rate=63750 (inst/sec) elapsed = 0:0:00:57 / Tue Apr 16 16:50:20 2019
GPGPU-Sim uArch: cycles simulated: 88110  inst.: 3649733 (ipc=15.5) sim_rate=62926 (inst/sec) elapsed = 0:0:00:58 / Tue Apr 16 16:50:21 2019
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(12,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 89610  inst.: 3664474 (ipc=15.4) sim_rate=62109 (inst/sec) elapsed = 0:0:00:59 / Tue Apr 16 16:50:22 2019
GPGPU-Sim uArch: cycles simulated: 91110  inst.: 3680510 (ipc=15.2) sim_rate=61341 (inst/sec) elapsed = 0:0:01:00 / Tue Apr 16 16:50:23 2019
GPGPU-Sim uArch: cycles simulated: 92610  inst.: 3696539 (ipc=15.1) sim_rate=60599 (inst/sec) elapsed = 0:0:01:01 / Tue Apr 16 16:50:24 2019
GPGPU-Sim uArch: cycles simulated: 94110  inst.: 3711210 (ipc=15.0) sim_rate=59858 (inst/sec) elapsed = 0:0:01:02 / Tue Apr 16 16:50:25 2019
GPGPU-Sim uArch: cycles simulated: 95610  inst.: 3726909 (ipc=14.9) sim_rate=59157 (inst/sec) elapsed = 0:0:01:03 / Tue Apr 16 16:50:26 2019
GPGPU-Sim uArch: cycles simulated: 97610  inst.: 3747682 (ipc=14.7) sim_rate=58557 (inst/sec) elapsed = 0:0:01:04 / Tue Apr 16 16:50:27 2019
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(31,0,0) tid=(279,0,0)
GPGPU-Sim uArch: cycles simulated: 99110  inst.: 3763082 (ipc=14.6) sim_rate=57893 (inst/sec) elapsed = 0:0:01:05 / Tue Apr 16 16:50:28 2019
GPGPU-Sim uArch: cycles simulated: 100610  inst.: 3777799 (ipc=14.5) sim_rate=57239 (inst/sec) elapsed = 0:0:01:06 / Tue Apr 16 16:50:29 2019
GPGPU-Sim uArch: cycles simulated: 102110  inst.: 3792813 (ipc=14.4) sim_rate=56609 (inst/sec) elapsed = 0:0:01:07 / Tue Apr 16 16:50:30 2019
GPGPU-Sim uArch: cycles simulated: 104110  inst.: 3813107 (ipc=14.3) sim_rate=56075 (inst/sec) elapsed = 0:0:01:08 / Tue Apr 16 16:50:31 2019
GPGPU-Sim uArch: cycles simulated: 105610  inst.: 3828939 (ipc=14.2) sim_rate=55491 (inst/sec) elapsed = 0:0:01:09 / Tue Apr 16 16:50:32 2019
GPGPU-Sim uArch: cycles simulated: 107110  inst.: 3844193 (ipc=14.1) sim_rate=54917 (inst/sec) elapsed = 0:0:01:10 / Tue Apr 16 16:50:33 2019
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(32,0,0) tid=(203,0,0)
GPGPU-Sim uArch: cycles simulated: 109110  inst.: 3864751 (ipc=14.0) sim_rate=54433 (inst/sec) elapsed = 0:0:01:11 / Tue Apr 16 16:50:34 2019
GPGPU-Sim uArch: cycles simulated: 110610  inst.: 3879601 (ipc=13.9) sim_rate=53883 (inst/sec) elapsed = 0:0:01:12 / Tue Apr 16 16:50:35 2019
GPGPU-Sim uArch: cycles simulated: 112610  inst.: 3899697 (ipc=13.8) sim_rate=53420 (inst/sec) elapsed = 0:0:01:13 / Tue Apr 16 16:50:36 2019
GPGPU-Sim uArch: cycles simulated: 114110  inst.: 3914773 (ipc=13.7) sim_rate=52902 (inst/sec) elapsed = 0:0:01:14 / Tue Apr 16 16:50:37 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (77515,36610), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(77516,36610)
GPGPU-Sim uArch: cycles simulated: 115610  inst.: 3934401 (ipc=13.7) sim_rate=52458 (inst/sec) elapsed = 0:0:01:15 / Tue Apr 16 16:50:38 2019
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(34,0,0) tid=(412,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (79639,36610), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(79640,36610)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (80639,36610), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(80640,36610)
GPGPU-Sim uArch: cycles simulated: 117610  inst.: 3964915 (ipc=13.8) sim_rate=52169 (inst/sec) elapsed = 0:0:01:16 / Tue Apr 16 16:50:39 2019
GPGPU-Sim uArch: cycles simulated: 119110  inst.: 3983698 (ipc=13.7) sim_rate=51736 (inst/sec) elapsed = 0:0:01:17 / Tue Apr 16 16:50:40 2019
GPGPU-Sim uArch: cycles simulated: 120610  inst.: 3999124 (ipc=13.7) sim_rate=51270 (inst/sec) elapsed = 0:0:01:18 / Tue Apr 16 16:50:41 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (84308,36610), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(84309,36610)
GPGPU-Sim uArch: cycles simulated: 122110  inst.: 4021961 (ipc=13.7) sim_rate=50910 (inst/sec) elapsed = 0:0:01:19 / Tue Apr 16 16:50:42 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (85569,36610), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(85570,36610)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (86148,36610), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(86149,36610)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(50,0,0) tid=(372,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (86254,36610), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(86255,36610)
GPGPU-Sim uArch: cycles simulated: 123610  inst.: 4052825 (ipc=13.8) sim_rate=50660 (inst/sec) elapsed = 0:0:01:20 / Tue Apr 16 16:50:43 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (88058,36610), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(88059,36610)
GPGPU-Sim uArch: cycles simulated: 125110  inst.: 4076371 (ipc=13.9) sim_rate=50325 (inst/sec) elapsed = 0:0:01:21 / Tue Apr 16 16:50:44 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (89031,36610), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(89032,36610)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (89450,36610), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(89451,36610)
GPGPU-Sim uArch: cycles simulated: 126610  inst.: 4103999 (ipc=13.9) sim_rate=50048 (inst/sec) elapsed = 0:0:01:22 / Tue Apr 16 16:50:45 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (90520,36610), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(90521,36610)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (91136,36610), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(91137,36610)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(55,0,0) tid=(365,0,0)
GPGPU-Sim uArch: cycles simulated: 128110  inst.: 4132517 (ipc=14.0) sim_rate=49789 (inst/sec) elapsed = 0:0:01:23 / Tue Apr 16 16:50:46 2019
GPGPU-Sim uArch: cycles simulated: 129610  inst.: 4151362 (ipc=14.0) sim_rate=49420 (inst/sec) elapsed = 0:0:01:24 / Tue Apr 16 16:50:47 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (93738,36610), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(93739,36610)
GPGPU-Sim uArch: cycles simulated: 131110  inst.: 4173724 (ipc=14.0) sim_rate=49102 (inst/sec) elapsed = 0:0:01:25 / Tue Apr 16 16:50:48 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (94768,36610), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(94769,36610)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (95660,36610), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(95661,36610)
GPGPU-Sim uArch: cycles simulated: 132610  inst.: 4198738 (ipc=14.0) sim_rate=48822 (inst/sec) elapsed = 0:0:01:26 / Tue Apr 16 16:50:49 2019
GPGPU-Sim uArch: cycles simulated: 134110  inst.: 4216630 (ipc=14.0) sim_rate=48467 (inst/sec) elapsed = 0:0:01:27 / Tue Apr 16 16:50:50 2019
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(36,0,0) tid=(389,0,0)
GPGPU-Sim uArch: cycles simulated: 135610  inst.: 4232572 (ipc=14.0) sim_rate=48097 (inst/sec) elapsed = 0:0:01:28 / Tue Apr 16 16:50:51 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (99721,36610), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(99722,36610)
GPGPU-Sim uArch: cycles simulated: 137110  inst.: 4251832 (ipc=13.9) sim_rate=47773 (inst/sec) elapsed = 0:0:01:29 / Tue Apr 16 16:50:52 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (101341,36610), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(101342,36610)
GPGPU-Sim uArch: cycles simulated: 138610  inst.: 4271202 (ipc=13.9) sim_rate=47457 (inst/sec) elapsed = 0:0:01:30 / Tue Apr 16 16:50:53 2019
GPGPU-Sim uArch: cycles simulated: 140110  inst.: 4287950 (ipc=13.9) sim_rate=47120 (inst/sec) elapsed = 0:0:01:31 / Tue Apr 16 16:50:54 2019
GPGPU-Sim uArch: cycles simulated: 142110  inst.: 4307344 (ipc=13.8) sim_rate=46818 (inst/sec) elapsed = 0:0:01:32 / Tue Apr 16 16:50:55 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (106616,36610), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(106617,36610)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(52,0,0) tid=(69,0,0)
GPGPU-Sim uArch: cycles simulated: 143610  inst.: 4325700 (ipc=13.8) sim_rate=46512 (inst/sec) elapsed = 0:0:01:33 / Tue Apr 16 16:50:56 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (108483,36610), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 145110  inst.: 4343045 (ipc=13.8) sim_rate=46202 (inst/sec) elapsed = 0:0:01:34 / Tue Apr 16 16:50:57 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (109626,36610), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 146610  inst.: 4358596 (ipc=13.7) sim_rate=45879 (inst/sec) elapsed = 0:0:01:35 / Tue Apr 16 16:50:58 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (110136,36610), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (111065,36610), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (111177,36610), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (111319,36610), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 148110  inst.: 4373970 (ipc=13.7) sim_rate=45562 (inst/sec) elapsed = 0:0:01:36 / Tue Apr 16 16:50:59 2019
GPGPU-Sim uArch: cycles simulated: 150110  inst.: 4395236 (ipc=13.6) sim_rate=45311 (inst/sec) elapsed = 0:0:01:37 / Tue Apr 16 16:51:00 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (114849,36610), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (114856,36610), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 151610  inst.: 4410603 (ipc=13.6) sim_rate=45006 (inst/sec) elapsed = 0:0:01:38 / Tue Apr 16 16:51:01 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (115491,36610), 2 CTAs running
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(52,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (115914,36610), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 153110  inst.: 4426246 (ipc=13.5) sim_rate=44709 (inst/sec) elapsed = 0:0:01:39 / Tue Apr 16 16:51:02 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (116522,36610), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 155110  inst.: 4448036 (ipc=13.5) sim_rate=44480 (inst/sec) elapsed = 0:0:01:40 / Tue Apr 16 16:51:03 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (118795,36610), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 156610  inst.: 4463703 (ipc=13.4) sim_rate=44195 (inst/sec) elapsed = 0:0:01:41 / Tue Apr 16 16:51:04 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (121096,36610), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 158110  inst.: 4480736 (ipc=13.4) sim_rate=43928 (inst/sec) elapsed = 0:0:01:42 / Tue Apr 16 16:51:05 2019
GPGPU-Sim uArch: Shader 6 finished CTA #2 (123065,36610), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (123075,36610), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 160110  inst.: 4506762 (ipc=13.4) sim_rate=43754 (inst/sec) elapsed = 0:0:01:43 / Tue Apr 16 16:51:06 2019
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(49,0,0) tid=(64,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (124477,36610), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (124816,36610), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 162110  inst.: 4531454 (ipc=13.4) sim_rate=43571 (inst/sec) elapsed = 0:0:01:44 / Tue Apr 16 16:51:07 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (126681,36610), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (127351,36610), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (127495,36610), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 164110  inst.: 4557394 (ipc=13.4) sim_rate=43403 (inst/sec) elapsed = 0:0:01:45 / Tue Apr 16 16:51:08 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (128000,36610), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (128277,36610), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (128335,36610), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (128593,36610), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (128867,36610), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 166110  inst.: 4578917 (ipc=13.4) sim_rate=43197 (inst/sec) elapsed = 0:0:01:46 / Tue Apr 16 16:51:09 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (129519,36610), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (129525,36610), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (130349,36610), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (131891,36610), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (132468,36610), 1 CTAs running
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(61,0,0) tid=(507,0,0)
GPGPU-Sim uArch: cycles simulated: 169110  inst.: 4608902 (ipc=13.3) sim_rate=43073 (inst/sec) elapsed = 0:0:01:47 / Tue Apr 16 16:51:10 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (133253,36610), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (133838,36610), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (134278,36610), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (134994,36610), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (135371,36610), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (135709,36610), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 172610  inst.: 4633915 (ipc=13.1) sim_rate=42906 (inst/sec) elapsed = 0:0:01:48 / Tue Apr 16 16:51:11 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (138738,36610), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (140651,36610), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 177610  inst.: 4663094 (ipc=12.9) sim_rate=42780 (inst/sec) elapsed = 0:0:01:49 / Tue Apr 16 16:51:12 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (141063,36610), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (141737,36610), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (142360,36610), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (142560,36610), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (144335,36610), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (144773,36610), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (144841,36610), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 14.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 144842
gpu_sim_insn = 1823993
gpu_ipc =      12.5930
gpu_tot_sim_cycle = 181452
gpu_tot_sim_insn = 4674074
gpu_tot_ipc =      25.7593
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 445540
gpu_stall_icnt2sh    = 1043834
gpu_total_sim_rate=42881

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 356543
	L1I_total_cache_misses = 2058
	L1I_total_cache_miss_rate = 0.0058
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 21709, Miss = 16130, Miss_rate = 0.743, Pending_hits = 1718, Reservation_fails = 108203
	L1D_cache_core[1]: Access = 21378, Miss = 15714, Miss_rate = 0.735, Pending_hits = 1630, Reservation_fails = 105513
	L1D_cache_core[2]: Access = 20112, Miss = 14910, Miss_rate = 0.741, Pending_hits = 1635, Reservation_fails = 105682
	L1D_cache_core[3]: Access = 21270, Miss = 15863, Miss_rate = 0.746, Pending_hits = 1702, Reservation_fails = 107333
	L1D_cache_core[4]: Access = 19607, Miss = 14564, Miss_rate = 0.743, Pending_hits = 1578, Reservation_fails = 102231
	L1D_cache_core[5]: Access = 23796, Miss = 18118, Miss_rate = 0.761, Pending_hits = 1852, Reservation_fails = 114359
	L1D_cache_core[6]: Access = 20252, Miss = 14919, Miss_rate = 0.737, Pending_hits = 1582, Reservation_fails = 102583
	L1D_cache_core[7]: Access = 21750, Miss = 16335, Miss_rate = 0.751, Pending_hits = 1743, Reservation_fails = 109558
	L1D_cache_core[8]: Access = 24494, Miss = 18306, Miss_rate = 0.747, Pending_hits = 1970, Reservation_fails = 113341
	L1D_cache_core[9]: Access = 21304, Miss = 15810, Miss_rate = 0.742, Pending_hits = 1714, Reservation_fails = 107954
	L1D_cache_core[10]: Access = 20150, Miss = 14753, Miss_rate = 0.732, Pending_hits = 1481, Reservation_fails = 100973
	L1D_cache_core[11]: Access = 21592, Miss = 15761, Miss_rate = 0.730, Pending_hits = 1656, Reservation_fails = 107523
	L1D_cache_core[12]: Access = 23086, Miss = 17319, Miss_rate = 0.750, Pending_hits = 1874, Reservation_fails = 111616
	L1D_cache_core[13]: Access = 19399, Miss = 14277, Miss_rate = 0.736, Pending_hits = 1546, Reservation_fails = 100703
	L1D_cache_core[14]: Access = 24440, Miss = 18401, Miss_rate = 0.753, Pending_hits = 1882, Reservation_fails = 115362
	L1D_total_cache_accesses = 324339
	L1D_total_cache_misses = 241180
	L1D_total_cache_miss_rate = 0.7436
	L1D_total_cache_pending_hits = 25563
	L1D_total_cache_reservation_fails = 1612934
	L1D_cache_data_port_util = 0.024
	L1D_cache_fill_port_util = 0.053
L1C_cache:
	L1C_total_cache_accesses = 60703
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0079
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55918
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25441
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128646
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1178123
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 60223
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1678
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 112534
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 434811
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 354485
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2058
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1554, 1077, 1580, 1096, 1528, 1109, 1539, 1135, 1560, 1102, 1519, 1063, 1076, 1519, 1087, 1519, 621, 595, 634, 621, 634, 1027, 632, 1027, 595, 999, 582, 606, 621, 554, 621, 621, 664, 591, 651, 1083, 649, 664, 651, 1057, 644, 1087, 644, 644, 1031, 1076, 618, 644, 
gpgpu_n_tot_thrd_icount = 20992160
gpgpu_n_tot_w_icount = 656005
gpgpu_n_stall_shd_mem = 1786733
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 128646
gpgpu_n_mem_write_global = 114334
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 515996
gpgpu_n_store_insn = 127468
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 581069
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1783322
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2957892	W0_Idle:253615	W0_Scoreboard:946552	W1:154400	W2:108593	W3:104308	W4:79854	W5:57290	W6:26492	W7:14328	W8:4067	W9:1225	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:105448
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1029168 {8:128646,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4576784 {40:114291,72:11,136:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 17495856 {136:128646,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 914672 {8:114334,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 327 
maxdqlatency = 0 
maxmflatency = 982 
averagemflatency = 370 
max_icnt2mem_latency = 723 
max_icnt2sh_latency = 181451 
mrq_lat_table:8611 	303 	322 	551 	752 	214 	110 	48 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	41866 	170373 	30756 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	27467 	10665 	19806 	71958 	67545 	45272 	372 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	8119 	57263 	59304 	3947 	28 	0 	0 	1 	6 	22 	465 	8694 	22930 	47992 	34224 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	82 	281 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         8        14        14        32        32        27        21        49        27        25        50        10        10        19        15 
dram[1]:         5         8        14        14        31        31        30        32        46        28        32        26         7         9         9        10 
dram[2]:         6         9        14        14        31        29        36        25        43        52        51        30         8        13        19        16 
dram[3]:         8         6        14        16        34        29        23        23        45        55        53        45         8         6         7        11 
dram[4]:         8         6        14        16        33        28        25        28        44        57        55        49         9         7        13        15 
dram[5]:        15         8        14        16        33        28        29        29        44        36        45        45         9         9        12        10 
maximum service time to same row:
dram[0]:     20339     23538     11928     14265     18472     20706     32043     29697     21420     23400     20359     23335     10534     22510     14855     12998 
dram[1]:     12682     33809     16419     19997     31243     10927     14500     17603     12429     29389     14757     21989     15917     12476     18545     20772 
dram[2]:     41137     21919     14419     10699     14583     16029     15947     20557     22041     17190     24989     19520     19937     15928     21178     27328 
dram[3]:     33407     24925     16044     19375     12359     13201     22233     11522     29900     16256     11921     27459     18278     29731     22538     21638 
dram[4]:     20778     18847     13566     13491     12679     14848     16617     23422     23196     10503     20838     33512     23763     15234     15086     21363 
dram[5]:     22931     45875     30797     14485     16391     41153     32776     16822     17824     11062     14874     15390     24361     39593     11304     43610 
average row accesses per activate:
dram[0]:  1.628571  1.825000  2.035714  1.979592  2.264151  2.296296  2.416667  3.020833  3.360000  3.970588  2.291262  3.134615  2.080000  2.375000  1.963636  2.071429 
dram[1]:  1.794872  1.843750  1.863636  2.282051  2.282609  2.097561  3.500000  3.527778  2.842105  3.176471  2.870370  3.000000  1.918367  2.146342  1.520000  1.914894 
dram[2]:  2.000000  1.862069  1.820000  1.765625  2.439024  2.459460  3.848485  2.568965  3.302325  4.176471  2.822581  2.791045  2.119048  2.368421  2.586207  2.272727 
dram[3]:  2.238095  1.939394  1.765957  1.857143  2.319149  2.391304  3.065217  3.045455  3.439024  2.945455  2.793103  2.857143  2.108696  2.428571  2.086957  2.250000 
dram[4]:  1.619048  2.000000  1.696203  2.300000  2.204082  2.387755  2.650000  4.518518  3.510638  3.622222  2.700000  3.769231  2.369565  2.238095  1.862745  2.235294 
dram[5]:  2.416667  2.321429  1.800000  1.886792  2.684211  2.212766  3.214286  2.872340  3.325581  3.051724  2.676923  2.761905  2.050000  2.047619  1.866667  2.193548 
average row locality = 10917/4409 = 2.476072
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        57        73        89        82       112       113       155       124       126        98       178       124        96        88       108        87 
dram[1]:        70        59        68        74       100        81       112       111       124       123       120       117        90        83        76        90 
dram[2]:        54        54        76       100        94        88       107       130       105       110       131       139        84        84        75        75 
dram[3]:        47        64        72        73       102       107       121       114       104       127       121       106        93        83        96        72 
dram[4]:        68        68       113        73       101       108       137       102       120       126       138       110       104        90        95        76 
dram[5]:        58        65        92        82        96        97       116       119       111       136       132       127        78        84        84        68 
total reads: 9390
bank skew: 178/47 = 3.79
chip skew: 1710/1498 = 1.14
number of total write accesses:
dram[0]:         0         0        25        15         8        11        19        21        42        37        58        39         8         7         0         0 
dram[1]:         0         0        14        15         5         5        21        16        38        39        35        33         4         5         0         0 
dram[2]:         0         0        15        13         6         3        20        19        37        32        44        48         5         6         0         0 
dram[3]:         0         0        11        18         7         3        20        20        37        35        41        34         4         2         0         0 
dram[4]:         0         0        21        19         7         9        22        20        45        37        51        37         5         4         0         0 
dram[5]:         0         0        16        18         6         7        19        16        32        41        42        47         4         2         0         0 
total reads: 1527
min_bank_accesses = 0!
chip skew: 290/230 = 1.26
average mf latency per bank:
dram[0]:       2840      2702      2178      2497     18183     17517     11404     11962      7159      6945      4836      6184      3842      3711      2723      2864
dram[1]:       2963      3235      2465      2543     20227     27520     14203     15519      6842      7951      6677      7867      3925      4369      3120      3196
dram[2]:       3329      2786      2505      2078     23123     23849     14470     12498      7577      7793      6284      5332      3866      8060      3303      3067
dram[3]:       3370      2918      2664      2477     21367     21702     13484     13640      7615      7415      6634      7652      4307      3908      3077      3283
dram[4]:       3644      3123      2235      2268     22103     20624     12796     15914      7151      7380      5897      7851      3997      3794      2972      3139
dram[5]:       3539      2974      2374      2447     23673     21768     13806     13373      7838      6614      6726      6072      4565      3803      3339      2735
maximum mf latency per bank:
dram[0]:        855       727       809       711       908       792       982       707       885       770       844       850       781       841       931       755
dram[1]:        765       806       671       727       905       877       806       929       830       841       803       794       914       780       872       837
dram[2]:        798       741       752       723       830       821       919       800       885       787       863       872       749       723       823       822
dram[3]:        736       718       681       703       809       796       776       862       870       937       821       798       798       795       951       781
dram[4]:        883       757       966       813       923       854       939       915       908       872       981       856       831       892       949       867
dram[5]:        785       686       808       776       828       854       901       863       850       832       928       780       812       834       813       801

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=239512 n_nop=234091 n_act=833 n_pre=817 n_req=2000 n_rd=3420 n_write=351 bw_util=0.03149
n_activity=40614 dram_eff=0.1857
bk0: 114a 238328i bk1: 146a 238154i bk2: 178a 237383i bk3: 164a 237521i bk4: 224a 237462i bk5: 226a 237305i bk6: 310a 236489i bk7: 248a 236938i bk8: 252a 236847i bk9: 196a 237535i bk10: 356a 234880i bk11: 248a 236404i bk12: 192a 237300i bk13: 176a 237602i bk14: 216a 237484i bk15: 174a 237647i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0683139
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=239512 n_nop=234837 n_act=714 n_pre=698 n_req=1728 n_rd=2996 n_write=267 bw_util=0.02725
n_activity=36211 dram_eff=0.1802
bk0: 140a 238183i bk1: 118a 238412i bk2: 136a 237873i bk3: 148a 237993i bk4: 200a 237763i bk5: 162a 237937i bk6: 224a 237656i bk7: 222a 237639i bk8: 248a 236908i bk9: 246a 237093i bk10: 240a 236988i bk11: 234a 237095i bk12: 180a 237667i bk13: 166a 237925i bk14: 152a 237841i bk15: 180a 237819i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0284286
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=239512 n_nop=234853 n_act=687 n_pre=671 n_req=1754 n_rd=3012 n_write=289 bw_util=0.02756
n_activity=34650 dram_eff=0.1905
bk0: 108a 238584i bk1: 108a 238478i bk2: 152a 237717i bk3: 200a 237161i bk4: 188a 237726i bk5: 176a 237752i bk6: 214a 237651i bk7: 260a 236780i bk8: 210a 237270i bk9: 220a 237350i bk10: 262a 236348i bk11: 278a 236196i bk12: 168a 237849i bk13: 168a 237903i bk14: 150a 238257i bk15: 150a 238143i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0545317
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=239512 n_nop=234859 n_act=695 n_pre=679 n_req=1734 n_rd=3004 n_write=275 bw_util=0.02738
n_activity=35287 dram_eff=0.1858
bk0: 94a 238780i bk1: 128a 238300i bk2: 144a 237826i bk3: 146a 237563i bk4: 204a 237720i bk5: 214a 237700i bk6: 242a 237228i bk7: 228a 237331i bk8: 208a 237441i bk9: 254a 236942i bk10: 242a 236803i bk11: 212a 237125i bk12: 186a 237782i bk13: 166a 238123i bk14: 192a 237858i bk15: 144a 238327i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0338021
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=239512 n_nop=234432 n_act=754 n_pre=738 n_req=1906 n_rd=3258 n_write=330 bw_util=0.02996
n_activity=37605 dram_eff=0.1908
bk0: 136a 238080i bk1: 136a 238264i bk2: 226a 236757i bk3: 146a 237834i bk4: 202a 237624i bk5: 216a 237350i bk6: 274a 236886i bk7: 204a 237680i bk8: 240a 237028i bk9: 252a 237064i bk10: 276a 235986i bk11: 220a 237038i bk12: 208a 237480i bk13: 180a 237602i bk14: 190a 237360i bk15: 152a 238211i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0734744
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=239512 n_nop=234684 n_act=726 n_pre=710 n_req=1795 n_rd=3090 n_write=302 bw_util=0.02832
n_activity=36955 dram_eff=0.1836
bk0: 116a 238643i bk1: 130a 238518i bk2: 184a 237342i bk3: 164a 237475i bk4: 192a 237902i bk5: 194a 237572i bk6: 232a 237446i bk7: 238a 237263i bk8: 222a 237426i bk9: 272a 236830i bk10: 264a 236417i bk11: 254a 236488i bk12: 156a 238039i bk13: 168a 237968i bk14: 168a 237970i bk15: 136a 238379i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0315642

========= L2 cache stats =========
L2_cache_bank[0]: Access = 20236, Miss = 921, Miss_rate = 0.046, Pending_hits = 18, Reservation_fails = 302
L2_cache_bank[1]: Access = 19811, Miss = 789, Miss_rate = 0.040, Pending_hits = 10, Reservation_fails = 143
L2_cache_bank[2]: Access = 20048, Miss = 760, Miss_rate = 0.038, Pending_hits = 8, Reservation_fails = 114
L2_cache_bank[3]: Access = 20466, Miss = 738, Miss_rate = 0.036, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 20075, Miss = 726, Miss_rate = 0.036, Pending_hits = 16, Reservation_fails = 179
L2_cache_bank[5]: Access = 21015, Miss = 780, Miss_rate = 0.037, Pending_hits = 7, Reservation_fails = 193
L2_cache_bank[6]: Access = 20167, Miss = 756, Miss_rate = 0.037, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 20089, Miss = 746, Miss_rate = 0.037, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[8]: Access = 20437, Miss = 876, Miss_rate = 0.043, Pending_hits = 16, Reservation_fails = 174
L2_cache_bank[9]: Access = 20225, Miss = 753, Miss_rate = 0.037, Pending_hits = 17, Reservation_fails = 192
L2_cache_bank[10]: Access = 20452, Miss = 767, Miss_rate = 0.038, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 20064, Miss = 778, Miss_rate = 0.039, Pending_hits = 12, Reservation_fails = 0
L2_total_cache_accesses = 243085
L2_total_cache_misses = 9390
L2_total_cache_miss_rate = 0.0386
L2_total_cache_pending_hits = 128
L2_total_cache_reservation_fails = 1297
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 120390
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8238
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 677
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 113094
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 95
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1145
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.274
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=758059
icnt_total_pkts_simt_to_mem=357526
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 62.3419
	minimum = 6
	maximum = 579
Network latency average = 36.2365
	minimum = 6
	maximum = 451
Slowest packet = 43307
Flit latency average = 27.1797
	minimum = 6
	maximum = 450
Slowest flit = 418210
Fragmentation average = 0.108466
	minimum = 0
	maximum = 314
Injected packet rate average = 0.114677
	minimum = 0.0922937 (at node 13)
	maximum = 0.131385 (at node 25)
Accepted packet rate average = 0.114677
	minimum = 0.0922937 (at node 13)
	maximum = 0.131385 (at node 25)
Injected flit rate average = 0.2664
	minimum = 0.134112 (at node 13)
	maximum = 0.423144 (at node 24)
Accepted flit rate average= 0.2664
	minimum = 0.182668 (at node 20)
	maximum = 0.381788 (at node 14)
Injected packet length average = 2.32305
Accepted packet length average = 2.32305
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.6648 (7 samples)
	minimum = 6 (7 samples)
	maximum = 193 (7 samples)
Network latency average = 17.5378 (7 samples)
	minimum = 6 (7 samples)
	maximum = 135 (7 samples)
Flit latency average = 16.3704 (7 samples)
	minimum = 6 (7 samples)
	maximum = 132.857 (7 samples)
Fragmentation average = 0.0154952 (7 samples)
	minimum = 0 (7 samples)
	maximum = 44.8571 (7 samples)
Injected packet rate average = 0.0484384 (7 samples)
	minimum = 0.0329151 (7 samples)
	maximum = 0.108387 (7 samples)
Accepted packet rate average = 0.0484384 (7 samples)
	minimum = 0.0329151 (7 samples)
	maximum = 0.108387 (7 samples)
Injected flit rate average = 0.0993791 (7 samples)
	minimum = 0.052792 (7 samples)
	maximum = 0.203725 (7 samples)
Accepted flit rate average = 0.0993791 (7 samples)
	minimum = 0.0630812 (7 samples)
	maximum = 0.241403 (7 samples)
Injected packet size average = 2.05166 (7 samples)
Accepted packet size average = 2.05166 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 49 sec (109 sec)
gpgpu_simulation_rate = 42881 (inst/sec)
gpgpu_simulation_rate = 1664 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,181452)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,181452)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,181452)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,181452)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,181452)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,181452)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,181452)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,181452)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,181452)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,181452)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,181452)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,181452)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,181452)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,181452)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,181452)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,181452)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,181452)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,181452)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,181452)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,181452)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,181452)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,181452)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,181452)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,181452)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,181452)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,181452)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,181452)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,181452)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,181452)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,181452)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,181452)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,181452)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,181452)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,181452)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,181452)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,181452)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,181452)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,181452)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,181452)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,181452)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,181452)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,181452)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,181452)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,181452)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,181452)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(13,0,0) tid=(190,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(25,0,0) tid=(382,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(30,0,0) tid=(158,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(4,0,0) tid=(419,0,0)
GPGPU-Sim uArch: cycles simulated: 181952  inst.: 5011977 (ipc=675.8) sim_rate=45563 (inst/sec) elapsed = 0:0:01:50 / Tue Apr 16 16:51:13 2019
GPGPU-Sim uArch: cycles simulated: 182452  inst.: 5061649 (ipc=387.6) sim_rate=45600 (inst/sec) elapsed = 0:0:01:51 / Tue Apr 16 16:51:14 2019
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(25,0,0) tid=(404,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1809,181452), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1810,181452)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1833,181452), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1834,181452)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1845,181452), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1846,181452)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1932,181452), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1933,181452)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1956,181452), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1957,181452)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1992,181452), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1993,181452)
GPGPU-Sim uArch: cycles simulated: 183452  inst.: 5155816 (ipc=240.9) sim_rate=46034 (inst/sec) elapsed = 0:0:01:52 / Tue Apr 16 16:51:15 2019
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(48,0,0) tid=(88,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2064,181452), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2065,181452)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2073,181452), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2074,181452)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2220,181452), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2221,181452)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2229,181452), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2230,181452)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2294,181452), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2295,181452)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2317,181452), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2318,181452)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2357,181452), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2358,181452)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2373,181452), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2374,181452)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2389,181452), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2390,181452)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2398,181452), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2399,181452)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2431,181452), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2432,181452)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2464,181452), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2465,181452)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(32,0,0) tid=(495,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2596,181452), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2621,181452), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2672,181452), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2682,181452), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2692,181452), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2708,181452), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2718,181452), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2721,181452), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2756,181452), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2789,181452), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2808,181452), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2828,181452), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3094,181452), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3153,181452), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3165,181452), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3180,181452), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3186,181452), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3201,181452), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3297,181452), 1 CTAs running
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(59,0,0) tid=(14,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3321,181452), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3327,181452), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 184952  inst.: 5367717 (ipc=198.2) sim_rate=47501 (inst/sec) elapsed = 0:0:01:53 / Tue Apr 16 16:51:16 2019
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3565,181452), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3603,181452), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3703,181452), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3712,181452), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3727,181452), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3829,181452), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3988,181452), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3997,181452), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4015,181452), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4018,181452), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4030,181452), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4066,181452), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4075,181452), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4081,181452), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4090,181452), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4102,181452), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4115,181452), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4172,181452), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4187,181452), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4217,181452), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4247,181452), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4312,181452), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4395,181452), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4417,181452), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 4.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 4418
gpu_sim_insn = 731316
gpu_ipc =     165.5310
gpu_tot_sim_cycle = 185870
gpu_tot_sim_insn = 5405390
gpu_tot_ipc =      29.0816
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 445540
gpu_stall_icnt2sh    = 1044135
gpu_total_sim_rate=47835

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 370583
	L1I_total_cache_misses = 2058
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 22029, Miss = 16382, Miss_rate = 0.744, Pending_hits = 1763, Reservation_fails = 110508
	L1D_cache_core[1]: Access = 21618, Miss = 15900, Miss_rate = 0.735, Pending_hits = 1666, Reservation_fails = 108036
	L1D_cache_core[2]: Access = 20512, Miss = 15224, Miss_rate = 0.742, Pending_hits = 1691, Reservation_fails = 108316
	L1D_cache_core[3]: Access = 21590, Miss = 16117, Miss_rate = 0.747, Pending_hits = 1744, Reservation_fails = 109990
	L1D_cache_core[4]: Access = 19927, Miss = 14813, Miss_rate = 0.743, Pending_hits = 1622, Reservation_fails = 105305
	L1D_cache_core[5]: Access = 24196, Miss = 18433, Miss_rate = 0.762, Pending_hits = 1910, Reservation_fails = 116839
	L1D_cache_core[6]: Access = 20572, Miss = 15168, Miss_rate = 0.737, Pending_hits = 1626, Reservation_fails = 104849
	L1D_cache_core[7]: Access = 21990, Miss = 16523, Miss_rate = 0.751, Pending_hits = 1779, Reservation_fails = 112124
	L1D_cache_core[8]: Access = 24894, Miss = 18619, Miss_rate = 0.748, Pending_hits = 2025, Reservation_fails = 116118
	L1D_cache_core[9]: Access = 21624, Miss = 16058, Miss_rate = 0.743, Pending_hits = 1758, Reservation_fails = 110292
	L1D_cache_core[10]: Access = 20430, Miss = 14972, Miss_rate = 0.733, Pending_hits = 1522, Reservation_fails = 103707
	L1D_cache_core[11]: Access = 21992, Miss = 16078, Miss_rate = 0.731, Pending_hits = 1715, Reservation_fails = 110374
	L1D_cache_core[12]: Access = 23406, Miss = 17569, Miss_rate = 0.751, Pending_hits = 1919, Reservation_fails = 114313
	L1D_cache_core[13]: Access = 19719, Miss = 14529, Miss_rate = 0.737, Pending_hits = 1590, Reservation_fails = 103516
	L1D_cache_core[14]: Access = 24840, Miss = 18716, Miss_rate = 0.753, Pending_hits = 1937, Reservation_fails = 118196
	L1D_total_cache_accesses = 329339
	L1D_total_cache_misses = 245101
	L1D_total_cache_miss_rate = 0.7442
	L1D_total_cache_pending_hits = 26267
	L1D_total_cache_reservation_fails = 1652483
	L1D_cache_data_port_util = 0.023
	L1D_cache_fill_port_util = 0.052
L1C_cache:
	L1C_total_cache_accesses = 65711
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55935
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26135
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128935
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1180940
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 65231
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2036
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 132
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 116166
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 471543
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 368525
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2058
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1610, 1133, 1636, 1152, 1584, 1165, 1595, 1191, 1616, 1158, 1575, 1119, 1132, 1575, 1143, 1575, 649, 623, 662, 649, 662, 1055, 660, 1055, 623, 1027, 610, 634, 649, 582, 649, 649, 692, 619, 679, 1111, 677, 692, 679, 1085, 672, 1115, 672, 672, 1059, 1104, 646, 672, 
gpgpu_n_tot_thrd_icount = 21890208
gpgpu_n_tot_w_icount = 684069
gpgpu_n_stall_shd_mem = 1826282
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 128935
gpgpu_n_mem_write_global = 118334
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 547996
gpgpu_n_store_insn = 221224
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 715642
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1822871
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3022537	W0_Idle:272451	W0_Scoreboard:957587	W1:154400	W2:108593	W3:104308	W4:79854	W5:57290	W6:26492	W7:14328	W8:4067	W9:1225	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:26	W17:117	W18:195	W19:572	W20:728	W21:1248	W22:1820	W23:1716	W24:1885	W25:1820	W26:1482	W27:819	W28:377	W29:143	W30:52	W31:0	W32:120512
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1031480 {8:128935,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4736784 {40:118291,72:11,136:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 17535160 {136:128935,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 946672 {8:118334,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 327 
maxdqlatency = 0 
maxmflatency = 982 
averagemflatency = 369 
max_icnt2mem_latency = 723 
max_icnt2sh_latency = 185869 
mrq_lat_table:8821 	313 	333 	612 	808 	274 	125 	48 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	42588 	173850 	30846 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	27811 	10758 	19882 	72320 	69957 	46274 	372 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	8252 	57410 	59313 	3947 	28 	0 	0 	1 	6 	22 	465 	8694 	22930 	47992 	38224 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	84 	288 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         8        14        14        32        32        27        21        49        27        25        50        10        10        19        15 
dram[1]:         5         8        14        14        31        31        30        32        46        28        32        26         7         9         9        10 
dram[2]:         6         9        14        14        31        29        36        25        43        52        51        30         8        13        19        16 
dram[3]:         8         6        14        16        34        29        23        23        45        55        53        45         8         6         7        11 
dram[4]:         8         6        14        16        33        28        25        28        44        57        55        49         9         7        13        15 
dram[5]:        15         8        14        16        33        28        29        29        44        36        45        45         9         9        12        10 
maximum service time to same row:
dram[0]:     20339     23538     11928     14265     18472     20706     32043     29697     21420     23400     20359     23335     10534     22510     14855     12998 
dram[1]:     12682     33809     16419     19997     31243     10927     14500     17603     12429     29389     14757     21989     15917     12476     18545     20772 
dram[2]:     41137     21919     14419     10699     14583     16029     15947     20557     22041     17190     24989     19520     19937     15928     21178     27328 
dram[3]:     33407     24925     16044     19375     12359     13201     22233     11522     29900     16256     11921     27459     18278     29731     22538     21638 
dram[4]:     20778     18847     13566     13491     12679     14848     16617     23422     23196     10503     20838     33512     23763     15234     15086     21363 
dram[5]:     22931     45875     30797     14485     16391     41153     32776     16822     17824     11062     14874     15390     24361     39593     11304     43610 
average row accesses per activate:
dram[0]:  1.628571  1.825000  2.553571  2.489796  2.259259  2.296296  2.416667  3.020833  3.360000  3.970588  2.291262  3.134615  2.080000  2.375000  1.963636  2.071429 
dram[1]:  1.794872  1.843750  2.755556  3.128205  2.326087  2.166667  3.500000  3.527778  2.842105  3.176471  2.870370  3.000000  1.918367  2.146342  1.520000  1.914894 
dram[2]:  2.000000  1.862069  2.360000  2.078125  2.439024  2.459460  3.848485  2.568965  3.302325  4.176471  2.822581  2.791045  2.119048  2.368421  2.586207  2.272727 
dram[3]:  2.238095  1.939394  2.510638  2.836735  2.319149  2.391304  3.065217  3.045455  3.439024  2.945455  2.793103  2.857143  2.108696  2.428571  2.086957  2.250000 
dram[4]:  1.619048  2.000000  1.987500  3.150000  2.204082  2.387755  2.650000  4.518518  3.510638  3.622222  2.700000  3.769231  2.369565  2.238095  1.862745  2.235294 
dram[5]:  2.416667  2.321429  2.466667  2.830189  2.692308  2.276596  3.214286  2.872340  3.325581  3.051724  2.676923  2.761905  2.050000  2.047619  1.866667  2.193548 
average row locality = 11340/4414 = 2.569098
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        57        73        99        90       113       113       155       124       126        98       178       124        96        88       108        87 
dram[1]:        70        59        80        84       101        82       112       111       124       123       120       117        90        83        76        90 
dram[2]:        54        54        84       105        94        88       107       130       105       110       131       139        84        84        75        75 
dram[3]:        47        64        83        87       102       107       121       114       104       127       121       106        93        83        96        72 
dram[4]:        68        68       121        84       101       108       137       102       120       126       138       110       104        90        95        76 
dram[5]:        58        65       104        96        97        98       116       119       111       136       132       127        78        84        84        68 
total reads: 9518
bank skew: 178/47 = 3.79
chip skew: 1729/1519 = 1.14
number of total write accesses:
dram[0]:         0         0        44        32         9        11        19        21        42        37        58        39         8         7         0         0 
dram[1]:         0         0        44        38         6         9        21        16        38        39        35        33         4         5         0         0 
dram[2]:         0         0        34        28         6         3        20        19        37        32        44        48         5         6         0         0 
dram[3]:         0         0        35        52         7         3        20        20        37        35        41        34         4         2         0         0 
dram[4]:         0         0        38        42         7         9        22        20        45        37        51        37         5         4         0         0 
dram[5]:         0         0        44        54         8         9        19        16        32        41        42        47         4         2         0         0 
total reads: 1822
min_bank_accesses = 0!
chip skew: 327/282 = 1.16
average mf latency per bank:
dram[0]:       2840      2702      1866      2136     18275     17875     11512     12122      7159      6945      4836      6184      3842      3711      2723      2864
dram[1]:       2963      3235      1794      2025     20303     26514     14381     15680      6842      7951      6677      7867      3925      4369      3120      3196
dram[2]:       3329      2786      2091      1922     23609     24451     14660     12663      7577      7793      6284      5332      3866     11861      3303      3067
dram[3]:       3370      2918      2063      1800     21849     22136     13615     13776      7615      7415      6634      7652      4307      3908      3077      3283
dram[4]:       3644      3123      2041      1842     22503     20998     12911     16065      7151      7380      5897      7851      3997      3794      2972      3139
dram[5]:       3539      2974      1864      1782     23425     21563     13958     13520      7838      6614      6726      6072      4565      3803      3339      2735
maximum mf latency per bank:
dram[0]:        855       727       809       711       908       792       982       707       885       770       844       850       781       841       931       755
dram[1]:        765       806       671       727       905       877       806       929       830       841       803       794       914       780       872       837
dram[2]:        798       741       752       723       830       821       919       800       885       787       863       872       749       723       823       822
dram[3]:        736       718       681       703       809       796       776       862       870       937       821       798       798       795       951       781
dram[4]:        883       757       966       813       923       854       939       915       908       872       981       856       831       892       949       867
dram[5]:        785       686       808       776       828       854       901       863       850       832       928       780       812       834       813       801

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=245343 n_nop=239845 n_act=834 n_pre=818 n_req=2056 n_rd=3458 n_write=388 bw_util=0.03135
n_activity=41215 dram_eff=0.1866
bk0: 114a 244159i bk1: 146a 243985i bk2: 198a 242969i bk3: 180a 243137i bk4: 226a 243259i bk5: 226a 243135i bk6: 310a 242319i bk7: 248a 242768i bk8: 252a 242678i bk9: 196a 243366i bk10: 356a 240711i bk11: 248a 242235i bk12: 192a 243131i bk13: 176a 243433i bk14: 216a 243315i bk15: 174a 243478i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0682473
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=245343 n_nop=240558 n_act=716 n_pre=700 n_req=1810 n_rd=3044 n_write=325 bw_util=0.02746
n_activity=37028 dram_eff=0.182
bk0: 140a 244015i bk1: 118a 244244i bk2: 160a 243361i bk3: 168a 243523i bk4: 202a 243580i bk5: 164a 243718i bk6: 224a 243486i bk7: 222a 243469i bk8: 248a 242738i bk9: 246a 242923i bk10: 240a 242818i bk11: 234a 242925i bk12: 180a 243498i bk13: 166a 243756i bk14: 152a 243672i bk15: 180a 243650i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0349551
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=245343 n_nop=240624 n_act=687 n_pre=671 n_req=1801 n_rd=3038 n_write=323 bw_util=0.0274
n_activity=35113 dram_eff=0.1914
bk0: 108a 244415i bk1: 108a 244309i bk2: 168a 243314i bk3: 210a 242864i bk4: 188a 243557i bk5: 176a 243583i bk6: 214a 243482i bk7: 260a 242611i bk8: 210a 243101i bk9: 220a 243181i bk10: 262a 242179i bk11: 278a 242027i bk12: 168a 243680i bk13: 168a 243734i bk14: 150a 244088i bk15: 150a 243974i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0560766
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=245343 n_nop=240582 n_act=695 n_pre=679 n_req=1817 n_rd=3054 n_write=333 bw_util=0.02761
n_activity=36064 dram_eff=0.1878
bk0: 94a 244611i bk1: 128a 244131i bk2: 166a 243365i bk3: 174a 242940i bk4: 204a 243551i bk5: 214a 243531i bk6: 242a 243059i bk7: 228a 243162i bk8: 208a 243272i bk9: 254a 242773i bk10: 242a 242634i bk11: 212a 242956i bk12: 186a 243613i bk13: 166a 243954i bk14: 192a 243689i bk15: 144a 244158i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0394916
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=245343 n_nop=240183 n_act=755 n_pre=739 n_req=1965 n_rd=3296 n_write=370 bw_util=0.02988
n_activity=38231 dram_eff=0.1918
bk0: 136a 243912i bk1: 136a 244096i bk2: 242a 242388i bk3: 168a 243414i bk4: 202a 243454i bk5: 216a 243180i bk6: 274a 242717i bk7: 204a 243511i bk8: 240a 242859i bk9: 252a 242895i bk10: 276a 241817i bk11: 220a 242869i bk12: 208a 243311i bk13: 180a 243433i bk14: 190a 243191i bk15: 152a 244042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0736153
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=245343 n_nop=240389 n_act=727 n_pre=711 n_req=1891 n_rd=3146 n_write=370 bw_util=0.02866
n_activity=37831 dram_eff=0.1859
bk0: 116a 244474i bk1: 130a 244349i bk2: 208a 242797i bk3: 192a 242837i bk4: 194a 243687i bk5: 196a 243375i bk6: 232a 243276i bk7: 238a 243093i bk8: 222a 243257i bk9: 272a 242661i bk10: 264a 242248i bk11: 254a 242319i bk12: 156a 243870i bk13: 168a 243799i bk14: 168a 243801i bk15: 136a 244210i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0428665

========= L2 cache stats =========
L2_cache_bank[0]: Access = 20505, Miss = 932, Miss_rate = 0.045, Pending_hits = 27, Reservation_fails = 302
L2_cache_bank[1]: Access = 20087, Miss = 797, Miss_rate = 0.040, Pending_hits = 19, Reservation_fails = 143
L2_cache_bank[2]: Access = 20320, Miss = 773, Miss_rate = 0.038, Pending_hits = 26, Reservation_fails = 114
L2_cache_bank[3]: Access = 20736, Miss = 749, Miss_rate = 0.036, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[4]: Access = 20347, Miss = 734, Miss_rate = 0.036, Pending_hits = 27, Reservation_fails = 179
L2_cache_bank[5]: Access = 22287, Miss = 785, Miss_rate = 0.035, Pending_hits = 17, Reservation_fails = 193
L2_cache_bank[6]: Access = 20440, Miss = 767, Miss_rate = 0.038, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[7]: Access = 20369, Miss = 760, Miss_rate = 0.037, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[8]: Access = 20709, Miss = 884, Miss_rate = 0.043, Pending_hits = 25, Reservation_fails = 174
L2_cache_bank[9]: Access = 20505, Miss = 764, Miss_rate = 0.037, Pending_hits = 29, Reservation_fails = 192
L2_cache_bank[10]: Access = 20725, Miss = 780, Miss_rate = 0.038, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[11]: Access = 20344, Miss = 793, Miss_rate = 0.039, Pending_hits = 35, Reservation_fails = 0
L2_total_cache_accesses = 247374
L2_total_cache_misses = 9518
L2_total_cache_miss_rate = 0.0385
L2_total_cache_pending_hits = 295
L2_total_cache_reservation_fails = 1297
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 120679
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8238
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 677
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116799
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 262
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1273
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.269
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=763504
icnt_total_pkts_simt_to_mem=365815
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 52.6541
	minimum = 6
	maximum = 315
Network latency average = 29.0705
	minimum = 6
	maximum = 188
Slowest packet = 486667
Flit latency average = 33.735
	minimum = 6
	maximum = 188
Slowest flit = 1125022
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0719112
	minimum = 0.0461747 (at node 1)
	maximum = 0.287913 (at node 20)
Accepted packet rate average = 0.0719112
	minimum = 0.0461747 (at node 1)
	maximum = 0.287913 (at node 20)
Injected flit rate average = 0.115135
	minimum = 0.0799004 (at node 15)
	maximum = 0.309642 (at node 20)
Accepted flit rate average= 0.115135
	minimum = 0.0570394 (at node 1)
	maximum = 0.570394 (at node 20)
Injected packet length average = 1.60107
Accepted packet length average = 1.60107
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.9135 (8 samples)
	minimum = 6 (8 samples)
	maximum = 208.25 (8 samples)
Network latency average = 18.9794 (8 samples)
	minimum = 6 (8 samples)
	maximum = 141.625 (8 samples)
Flit latency average = 18.5409 (8 samples)
	minimum = 6 (8 samples)
	maximum = 139.75 (8 samples)
Fragmentation average = 0.0135583 (8 samples)
	minimum = 0 (8 samples)
	maximum = 39.25 (8 samples)
Injected packet rate average = 0.0513725 (8 samples)
	minimum = 0.0345725 (8 samples)
	maximum = 0.130828 (8 samples)
Accepted packet rate average = 0.0513725 (8 samples)
	minimum = 0.0345725 (8 samples)
	maximum = 0.130828 (8 samples)
Injected flit rate average = 0.101349 (8 samples)
	minimum = 0.0561806 (8 samples)
	maximum = 0.216965 (8 samples)
Accepted flit rate average = 0.101349 (8 samples)
	minimum = 0.0623259 (8 samples)
	maximum = 0.282527 (8 samples)
Injected packet size average = 1.97282 (8 samples)
Accepted packet size average = 1.97282 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 53 sec (113 sec)
gpgpu_simulation_rate = 47835 (inst/sec)
gpgpu_simulation_rate = 1644 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,185870)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,185870)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,185870)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,185870)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,185870)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,185870)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,185870)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,185870)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,185870)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,185870)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,185870)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,185870)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,185870)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,185870)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,185870)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,185870)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,185870)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,185870)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,185870)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,185870)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,185870)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,185870)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,185870)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,185870)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,185870)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,185870)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,185870)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,185870)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,185870)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,185870)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,185870)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,185870)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,185870)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,185870)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,185870)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,185870)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,185870)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,185870)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,185870)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,185870)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,185870)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,185870)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,185870)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,185870)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,185870)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(13,0,0) tid=(315,0,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(8,0,0) tid=(379,0,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(33,0,0) tid=(411,0,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(31,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 186370  inst.: 5726226 (ipc=641.7) sim_rate=50230 (inst/sec) elapsed = 0:0:01:54 / Tue Apr 16 16:51:17 2019
GPGPU-Sim uArch: cycles simulated: 186870  inst.: 5761916 (ipc=356.5) sim_rate=50103 (inst/sec) elapsed = 0:0:01:55 / Tue Apr 16 16:51:18 2019
GPGPU-Sim uArch: cycles simulated: 187870  inst.: 5798246 (ipc=196.4) sim_rate=49984 (inst/sec) elapsed = 0:0:01:56 / Tue Apr 16 16:51:19 2019
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(6,0,0) tid=(276,0,0)
GPGPU-Sim uArch: cycles simulated: 189370  inst.: 5812714 (ipc=116.4) sim_rate=49681 (inst/sec) elapsed = 0:0:01:57 / Tue Apr 16 16:51:20 2019
GPGPU-Sim uArch: cycles simulated: 190870  inst.: 5829803 (ipc=84.9) sim_rate=49405 (inst/sec) elapsed = 0:0:01:58 / Tue Apr 16 16:51:21 2019
GPGPU-Sim uArch: cycles simulated: 192370  inst.: 5850405 (ipc=68.5) sim_rate=49163 (inst/sec) elapsed = 0:0:01:59 / Tue Apr 16 16:51:22 2019
GPGPU-Sim uArch: cycles simulated: 194370  inst.: 5868153 (ipc=54.4) sim_rate=48901 (inst/sec) elapsed = 0:0:02:00 / Tue Apr 16 16:51:23 2019
GPGPU-Sim uArch: cycles simulated: 195870  inst.: 5885986 (ipc=48.1) sim_rate=48644 (inst/sec) elapsed = 0:0:02:01 / Tue Apr 16 16:51:24 2019
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(5,0,0) tid=(238,0,0)
GPGPU-Sim uArch: cycles simulated: 197370  inst.: 5901918 (ipc=43.2) sim_rate=48376 (inst/sec) elapsed = 0:0:02:02 / Tue Apr 16 16:51:25 2019
GPGPU-Sim uArch: cycles simulated: 198870  inst.: 5917377 (ipc=39.4) sim_rate=48108 (inst/sec) elapsed = 0:0:02:03 / Tue Apr 16 16:51:26 2019
GPGPU-Sim uArch: cycles simulated: 200370  inst.: 5933815 (ipc=36.4) sim_rate=47853 (inst/sec) elapsed = 0:0:02:04 / Tue Apr 16 16:51:27 2019
GPGPU-Sim uArch: cycles simulated: 201870  inst.: 5949948 (ipc=34.0) sim_rate=47599 (inst/sec) elapsed = 0:0:02:05 / Tue Apr 16 16:51:28 2019
GPGPU-Sim uArch: cycles simulated: 203370  inst.: 5965210 (ipc=32.0) sim_rate=47342 (inst/sec) elapsed = 0:0:02:06 / Tue Apr 16 16:51:29 2019
GPGPU-Sim uArch: cycles simulated: 204870  inst.: 5981399 (ipc=30.3) sim_rate=47097 (inst/sec) elapsed = 0:0:02:07 / Tue Apr 16 16:51:30 2019
GPGPU-Sim uArch: cycles simulated: 206370  inst.: 5997347 (ipc=28.9) sim_rate=46854 (inst/sec) elapsed = 0:0:02:08 / Tue Apr 16 16:51:31 2019
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(0,0,0) tid=(85,0,0)
GPGPU-Sim uArch: cycles simulated: 207870  inst.: 6013930 (ipc=27.7) sim_rate=46619 (inst/sec) elapsed = 0:0:02:09 / Tue Apr 16 16:51:32 2019
GPGPU-Sim uArch: cycles simulated: 209370  inst.: 6029025 (ipc=26.5) sim_rate=46377 (inst/sec) elapsed = 0:0:02:10 / Tue Apr 16 16:51:33 2019
GPGPU-Sim uArch: cycles simulated: 211370  inst.: 6048450 (ipc=25.2) sim_rate=46171 (inst/sec) elapsed = 0:0:02:11 / Tue Apr 16 16:51:34 2019
GPGPU-Sim uArch: cycles simulated: 212870  inst.: 6063689 (ipc=24.4) sim_rate=45937 (inst/sec) elapsed = 0:0:02:12 / Tue Apr 16 16:51:35 2019
GPGPU-Sim uArch: cycles simulated: 214370  inst.: 6077835 (ipc=23.6) sim_rate=45698 (inst/sec) elapsed = 0:0:02:13 / Tue Apr 16 16:51:36 2019
GPGPU-Sim uArch: cycles simulated: 215870  inst.: 6092772 (ipc=22.9) sim_rate=45468 (inst/sec) elapsed = 0:0:02:14 / Tue Apr 16 16:51:37 2019
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(11,0,0) tid=(385,0,0)
GPGPU-Sim uArch: cycles simulated: 217370  inst.: 6109679 (ipc=22.4) sim_rate=45256 (inst/sec) elapsed = 0:0:02:15 / Tue Apr 16 16:51:38 2019
GPGPU-Sim uArch: cycles simulated: 218870  inst.: 6126257 (ipc=21.8) sim_rate=45046 (inst/sec) elapsed = 0:0:02:16 / Tue Apr 16 16:51:39 2019
GPGPU-Sim uArch: cycles simulated: 220370  inst.: 6141503 (ipc=21.3) sim_rate=44828 (inst/sec) elapsed = 0:0:02:17 / Tue Apr 16 16:51:40 2019
GPGPU-Sim uArch: cycles simulated: 222370  inst.: 6162278 (ipc=20.7) sim_rate=44654 (inst/sec) elapsed = 0:0:02:18 / Tue Apr 16 16:51:41 2019
GPGPU-Sim uArch: cycles simulated: 223870  inst.: 6178620 (ipc=20.3) sim_rate=44450 (inst/sec) elapsed = 0:0:02:19 / Tue Apr 16 16:51:42 2019
GPGPU-Sim uArch: cycles simulated: 225370  inst.: 6194038 (ipc=20.0) sim_rate=44243 (inst/sec) elapsed = 0:0:02:20 / Tue Apr 16 16:51:43 2019
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(7,0,0) tid=(221,0,0)
GPGPU-Sim uArch: cycles simulated: 226870  inst.: 6209708 (ipc=19.6) sim_rate=44040 (inst/sec) elapsed = 0:0:02:21 / Tue Apr 16 16:51:44 2019
GPGPU-Sim uArch: cycles simulated: 228370  inst.: 6224890 (ipc=19.3) sim_rate=43837 (inst/sec) elapsed = 0:0:02:22 / Tue Apr 16 16:51:45 2019
GPGPU-Sim uArch: cycles simulated: 229870  inst.: 6240220 (ipc=19.0) sim_rate=43637 (inst/sec) elapsed = 0:0:02:23 / Tue Apr 16 16:51:46 2019
GPGPU-Sim uArch: cycles simulated: 231370  inst.: 6256608 (ipc=18.7) sim_rate=43448 (inst/sec) elapsed = 0:0:02:24 / Tue Apr 16 16:51:47 2019
GPGPU-Sim uArch: cycles simulated: 232870  inst.: 6272148 (ipc=18.4) sim_rate=43256 (inst/sec) elapsed = 0:0:02:25 / Tue Apr 16 16:51:48 2019
GPGPU-Sim uArch: cycles simulated: 234870  inst.: 6291295 (ipc=18.1) sim_rate=43091 (inst/sec) elapsed = 0:0:02:26 / Tue Apr 16 16:51:49 2019
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(13,0,0) tid=(91,0,0)
GPGPU-Sim uArch: cycles simulated: 236370  inst.: 6308337 (ipc=17.9) sim_rate=42913 (inst/sec) elapsed = 0:0:02:27 / Tue Apr 16 16:51:50 2019
GPGPU-Sim uArch: cycles simulated: 237870  inst.: 6321829 (ipc=17.6) sim_rate=42715 (inst/sec) elapsed = 0:0:02:28 / Tue Apr 16 16:51:51 2019
GPGPU-Sim uArch: cycles simulated: 239370  inst.: 6337318 (ipc=17.4) sim_rate=42532 (inst/sec) elapsed = 0:0:02:29 / Tue Apr 16 16:51:52 2019
GPGPU-Sim uArch: cycles simulated: 240870  inst.: 6356419 (ipc=17.3) sim_rate=42376 (inst/sec) elapsed = 0:0:02:30 / Tue Apr 16 16:51:53 2019
GPGPU-Sim uArch: cycles simulated: 242370  inst.: 6369637 (ipc=17.1) sim_rate=42183 (inst/sec) elapsed = 0:0:02:31 / Tue Apr 16 16:51:54 2019
GPGPU-Sim uArch: cycles simulated: 244370  inst.: 6388449 (ipc=16.8) sim_rate=42029 (inst/sec) elapsed = 0:0:02:32 / Tue Apr 16 16:51:55 2019
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(19,0,0) tid=(196,0,0)
GPGPU-Sim uArch: cycles simulated: 245870  inst.: 6405052 (ipc=16.7) sim_rate=41863 (inst/sec) elapsed = 0:0:02:33 / Tue Apr 16 16:51:56 2019
GPGPU-Sim uArch: cycles simulated: 247370  inst.: 6420137 (ipc=16.5) sim_rate=41689 (inst/sec) elapsed = 0:0:02:34 / Tue Apr 16 16:51:57 2019
GPGPU-Sim uArch: cycles simulated: 248870  inst.: 6435677 (ipc=16.4) sim_rate=41520 (inst/sec) elapsed = 0:0:02:35 / Tue Apr 16 16:51:58 2019
GPGPU-Sim uArch: cycles simulated: 250370  inst.: 6451715 (ipc=16.2) sim_rate=41357 (inst/sec) elapsed = 0:0:02:36 / Tue Apr 16 16:51:59 2019
GPGPU-Sim uArch: cycles simulated: 251870  inst.: 6465516 (ipc=16.1) sim_rate=41181 (inst/sec) elapsed = 0:0:02:37 / Tue Apr 16 16:52:00 2019
GPGPU-Sim uArch: cycles simulated: 253870  inst.: 6485411 (ipc=15.9) sim_rate=41046 (inst/sec) elapsed = 0:0:02:38 / Tue Apr 16 16:52:01 2019
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(13,0,0) tid=(259,0,0)
GPGPU-Sim uArch: cycles simulated: 255370  inst.: 6501038 (ipc=15.8) sim_rate=40887 (inst/sec) elapsed = 0:0:02:39 / Tue Apr 16 16:52:02 2019
GPGPU-Sim uArch: cycles simulated: 256870  inst.: 6517243 (ipc=15.7) sim_rate=40732 (inst/sec) elapsed = 0:0:02:40 / Tue Apr 16 16:52:03 2019
GPGPU-Sim uArch: cycles simulated: 258370  inst.: 6532830 (ipc=15.6) sim_rate=40576 (inst/sec) elapsed = 0:0:02:41 / Tue Apr 16 16:52:04 2019
GPGPU-Sim uArch: cycles simulated: 259870  inst.: 6548904 (ipc=15.5) sim_rate=40425 (inst/sec) elapsed = 0:0:02:42 / Tue Apr 16 16:52:05 2019
GPGPU-Sim uArch: cycles simulated: 261370  inst.: 6564751 (ipc=15.4) sim_rate=40274 (inst/sec) elapsed = 0:0:02:43 / Tue Apr 16 16:52:06 2019
GPGPU-Sim uArch: cycles simulated: 262870  inst.: 6579492 (ipc=15.2) sim_rate=40118 (inst/sec) elapsed = 0:0:02:44 / Tue Apr 16 16:52:07 2019
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(13,0,0) tid=(409,0,0)
GPGPU-Sim uArch: cycles simulated: 264370  inst.: 6594236 (ipc=15.1) sim_rate=39965 (inst/sec) elapsed = 0:0:02:45 / Tue Apr 16 16:52:08 2019
GPGPU-Sim uArch: cycles simulated: 265870  inst.: 6610546 (ipc=15.1) sim_rate=39822 (inst/sec) elapsed = 0:0:02:46 / Tue Apr 16 16:52:09 2019
GPGPU-Sim uArch: cycles simulated: 267370  inst.: 6627026 (ipc=15.0) sim_rate=39682 (inst/sec) elapsed = 0:0:02:47 / Tue Apr 16 16:52:10 2019
GPGPU-Sim uArch: cycles simulated: 268870  inst.: 6642964 (ipc=14.9) sim_rate=39541 (inst/sec) elapsed = 0:0:02:48 / Tue Apr 16 16:52:11 2019
GPGPU-Sim uArch: cycles simulated: 270370  inst.: 6658406 (ipc=14.8) sim_rate=39398 (inst/sec) elapsed = 0:0:02:49 / Tue Apr 16 16:52:12 2019
GPGPU-Sim uArch: cycles simulated: 271870  inst.: 6673365 (ipc=14.7) sim_rate=39255 (inst/sec) elapsed = 0:0:02:50 / Tue Apr 16 16:52:13 2019
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(14,0,0) tid=(277,0,0)
GPGPU-Sim uArch: cycles simulated: 273870  inst.: 6696567 (ipc=14.7) sim_rate=39161 (inst/sec) elapsed = 0:0:02:51 / Tue Apr 16 16:52:14 2019
GPGPU-Sim uArch: cycles simulated: 275370  inst.: 6711896 (ipc=14.6) sim_rate=39022 (inst/sec) elapsed = 0:0:02:52 / Tue Apr 16 16:52:15 2019
GPGPU-Sim uArch: cycles simulated: 276870  inst.: 6728095 (ipc=14.5) sim_rate=38890 (inst/sec) elapsed = 0:0:02:53 / Tue Apr 16 16:52:16 2019
GPGPU-Sim uArch: cycles simulated: 278370  inst.: 6744067 (ipc=14.5) sim_rate=38759 (inst/sec) elapsed = 0:0:02:54 / Tue Apr 16 16:52:17 2019
GPGPU-Sim uArch: cycles simulated: 279870  inst.: 6760801 (ipc=14.4) sim_rate=38633 (inst/sec) elapsed = 0:0:02:55 / Tue Apr 16 16:52:18 2019
GPGPU-Sim uArch: cycles simulated: 281370  inst.: 6775974 (ipc=14.4) sim_rate=38499 (inst/sec) elapsed = 0:0:02:56 / Tue Apr 16 16:52:19 2019
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(40,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 282870  inst.: 6792864 (ipc=14.3) sim_rate=38377 (inst/sec) elapsed = 0:0:02:57 / Tue Apr 16 16:52:20 2019
GPGPU-Sim uArch: cycles simulated: 284870  inst.: 6812979 (ipc=14.2) sim_rate=38275 (inst/sec) elapsed = 0:0:02:58 / Tue Apr 16 16:52:21 2019
GPGPU-Sim uArch: cycles simulated: 286370  inst.: 6829407 (ipc=14.2) sim_rate=38153 (inst/sec) elapsed = 0:0:02:59 / Tue Apr 16 16:52:22 2019
GPGPU-Sim uArch: cycles simulated: 287870  inst.: 6845218 (ipc=14.1) sim_rate=38028 (inst/sec) elapsed = 0:0:03:00 / Tue Apr 16 16:52:23 2019
GPGPU-Sim uArch: cycles simulated: 289370  inst.: 6860164 (ipc=14.1) sim_rate=37901 (inst/sec) elapsed = 0:0:03:01 / Tue Apr 16 16:52:24 2019
GPGPU-Sim uArch: cycles simulated: 290870  inst.: 6877633 (ipc=14.0) sim_rate=37789 (inst/sec) elapsed = 0:0:03:02 / Tue Apr 16 16:52:25 2019
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(21,0,0) tid=(348,0,0)
GPGPU-Sim uArch: cycles simulated: 292870  inst.: 6897364 (ipc=13.9) sim_rate=37690 (inst/sec) elapsed = 0:0:03:03 / Tue Apr 16 16:52:26 2019
GPGPU-Sim uArch: cycles simulated: 294370  inst.: 6913823 (ipc=13.9) sim_rate=37575 (inst/sec) elapsed = 0:0:03:04 / Tue Apr 16 16:52:27 2019
GPGPU-Sim uArch: cycles simulated: 295870  inst.: 6930781 (ipc=13.9) sim_rate=37463 (inst/sec) elapsed = 0:0:03:05 / Tue Apr 16 16:52:28 2019
GPGPU-Sim uArch: cycles simulated: 297370  inst.: 6949603 (ipc=13.8) sim_rate=37363 (inst/sec) elapsed = 0:0:03:06 / Tue Apr 16 16:52:29 2019
GPGPU-Sim uArch: cycles simulated: 298870  inst.: 6964779 (ipc=13.8) sim_rate=37244 (inst/sec) elapsed = 0:0:03:07 / Tue Apr 16 16:52:30 2019
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(36,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 300870  inst.: 6985743 (ipc=13.7) sim_rate=37158 (inst/sec) elapsed = 0:0:03:08 / Tue Apr 16 16:52:31 2019
GPGPU-Sim uArch: cycles simulated: 302370  inst.: 7001278 (ipc=13.7) sim_rate=37043 (inst/sec) elapsed = 0:0:03:09 / Tue Apr 16 16:52:32 2019
GPGPU-Sim uArch: cycles simulated: 303870  inst.: 7018112 (ipc=13.7) sim_rate=36937 (inst/sec) elapsed = 0:0:03:10 / Tue Apr 16 16:52:33 2019
GPGPU-Sim uArch: cycles simulated: 305370  inst.: 7035299 (ipc=13.6) sim_rate=36834 (inst/sec) elapsed = 0:0:03:11 / Tue Apr 16 16:52:34 2019
GPGPU-Sim uArch: cycles simulated: 306870  inst.: 7052592 (ipc=13.6) sim_rate=36732 (inst/sec) elapsed = 0:0:03:12 / Tue Apr 16 16:52:35 2019
GPGPU-Sim uArch: cycles simulated: 308870  inst.: 7073484 (ipc=13.6) sim_rate=36650 (inst/sec) elapsed = 0:0:03:13 / Tue Apr 16 16:52:36 2019
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(22,0,0) tid=(151,0,0)
GPGPU-Sim uArch: cycles simulated: 310370  inst.: 7088587 (ipc=13.5) sim_rate=36539 (inst/sec) elapsed = 0:0:03:14 / Tue Apr 16 16:52:37 2019
GPGPU-Sim uArch: cycles simulated: 311870  inst.: 7105418 (ipc=13.5) sim_rate=36438 (inst/sec) elapsed = 0:0:03:15 / Tue Apr 16 16:52:38 2019
GPGPU-Sim uArch: cycles simulated: 313370  inst.: 7120402 (ipc=13.5) sim_rate=36328 (inst/sec) elapsed = 0:0:03:16 / Tue Apr 16 16:52:39 2019
GPGPU-Sim uArch: cycles simulated: 314870  inst.: 7136127 (ipc=13.4) sim_rate=36223 (inst/sec) elapsed = 0:0:03:17 / Tue Apr 16 16:52:40 2019
GPGPU-Sim uArch: cycles simulated: 316370  inst.: 7152689 (ipc=13.4) sim_rate=36124 (inst/sec) elapsed = 0:0:03:18 / Tue Apr 16 16:52:41 2019
GPGPU-Sim uArch: cycles simulated: 317870  inst.: 7169839 (ipc=13.4) sim_rate=36029 (inst/sec) elapsed = 0:0:03:19 / Tue Apr 16 16:52:42 2019
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(18,0,0) tid=(197,0,0)
GPGPU-Sim uArch: cycles simulated: 319370  inst.: 7185716 (ipc=13.3) sim_rate=35928 (inst/sec) elapsed = 0:0:03:20 / Tue Apr 16 16:52:43 2019
GPGPU-Sim uArch: cycles simulated: 320870  inst.: 7202064 (ipc=13.3) sim_rate=35831 (inst/sec) elapsed = 0:0:03:21 / Tue Apr 16 16:52:44 2019
GPGPU-Sim uArch: cycles simulated: 322370  inst.: 7216000 (ipc=13.3) sim_rate=35722 (inst/sec) elapsed = 0:0:03:22 / Tue Apr 16 16:52:45 2019
GPGPU-Sim uArch: cycles simulated: 323870  inst.: 7232222 (ipc=13.2) sim_rate=35626 (inst/sec) elapsed = 0:0:03:23 / Tue Apr 16 16:52:46 2019
GPGPU-Sim uArch: cycles simulated: 325370  inst.: 7248316 (ipc=13.2) sim_rate=35530 (inst/sec) elapsed = 0:0:03:24 / Tue Apr 16 16:52:47 2019
GPGPU-Sim uArch: cycles simulated: 326870  inst.: 7265384 (ipc=13.2) sim_rate=35440 (inst/sec) elapsed = 0:0:03:25 / Tue Apr 16 16:52:48 2019
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(43,0,0) tid=(386,0,0)
GPGPU-Sim uArch: cycles simulated: 328870  inst.: 7285139 (ipc=13.1) sim_rate=35364 (inst/sec) elapsed = 0:0:03:26 / Tue Apr 16 16:52:49 2019
GPGPU-Sim uArch: cycles simulated: 330370  inst.: 7300363 (ipc=13.1) sim_rate=35267 (inst/sec) elapsed = 0:0:03:27 / Tue Apr 16 16:52:50 2019
GPGPU-Sim uArch: cycles simulated: 331870  inst.: 7316012 (ipc=13.1) sim_rate=35173 (inst/sec) elapsed = 0:0:03:28 / Tue Apr 16 16:52:51 2019
GPGPU-Sim uArch: cycles simulated: 333370  inst.: 7331160 (ipc=13.1) sim_rate=35077 (inst/sec) elapsed = 0:0:03:29 / Tue Apr 16 16:52:52 2019
GPGPU-Sim uArch: cycles simulated: 334870  inst.: 7347847 (ipc=13.0) sim_rate=34989 (inst/sec) elapsed = 0:0:03:30 / Tue Apr 16 16:52:53 2019
GPGPU-Sim uArch: cycles simulated: 336870  inst.: 7368412 (ipc=13.0) sim_rate=34921 (inst/sec) elapsed = 0:0:03:31 / Tue Apr 16 16:52:54 2019
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(44,0,0) tid=(465,0,0)
GPGPU-Sim uArch: cycles simulated: 338370  inst.: 7382900 (ipc=13.0) sim_rate=34825 (inst/sec) elapsed = 0:0:03:32 / Tue Apr 16 16:52:55 2019
GPGPU-Sim uArch: cycles simulated: 339870  inst.: 7400379 (ipc=13.0) sim_rate=34743 (inst/sec) elapsed = 0:0:03:33 / Tue Apr 16 16:52:56 2019
GPGPU-Sim uArch: cycles simulated: 341370  inst.: 7415785 (ipc=12.9) sim_rate=34653 (inst/sec) elapsed = 0:0:03:34 / Tue Apr 16 16:52:57 2019
GPGPU-Sim uArch: cycles simulated: 343370  inst.: 7436687 (ipc=12.9) sim_rate=34589 (inst/sec) elapsed = 0:0:03:35 / Tue Apr 16 16:52:58 2019
GPGPU-Sim uArch: cycles simulated: 344870  inst.: 7450649 (ipc=12.9) sim_rate=34493 (inst/sec) elapsed = 0:0:03:36 / Tue Apr 16 16:52:59 2019
GPGPU-Sim uArch: cycles simulated: 346870  inst.: 7471958 (ipc=12.8) sim_rate=34432 (inst/sec) elapsed = 0:0:03:37 / Tue Apr 16 16:53:00 2019
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(29,0,0) tid=(336,0,0)
GPGPU-Sim uArch: cycles simulated: 348370  inst.: 7488135 (ipc=12.8) sim_rate=34349 (inst/sec) elapsed = 0:0:03:38 / Tue Apr 16 16:53:01 2019
GPGPU-Sim uArch: cycles simulated: 349870  inst.: 7501095 (ipc=12.8) sim_rate=34251 (inst/sec) elapsed = 0:0:03:39 / Tue Apr 16 16:53:02 2019
GPGPU-Sim uArch: cycles simulated: 351870  inst.: 7523832 (ipc=12.8) sim_rate=34199 (inst/sec) elapsed = 0:0:03:40 / Tue Apr 16 16:53:03 2019
GPGPU-Sim uArch: cycles simulated: 353370  inst.: 7540220 (ipc=12.7) sim_rate=34118 (inst/sec) elapsed = 0:0:03:41 / Tue Apr 16 16:53:04 2019
GPGPU-Sim uArch: cycles simulated: 355370  inst.: 7560335 (ipc=12.7) sim_rate=34055 (inst/sec) elapsed = 0:0:03:42 / Tue Apr 16 16:53:05 2019
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(0,0,0) tid=(296,0,0)
GPGPU-Sim uArch: cycles simulated: 356870  inst.: 7575126 (ipc=12.7) sim_rate=33969 (inst/sec) elapsed = 0:0:03:43 / Tue Apr 16 16:53:06 2019
GPGPU-Sim uArch: cycles simulated: 358370  inst.: 7590072 (ipc=12.7) sim_rate=33884 (inst/sec) elapsed = 0:0:03:44 / Tue Apr 16 16:53:07 2019
GPGPU-Sim uArch: cycles simulated: 360370  inst.: 7612070 (ipc=12.6) sim_rate=33831 (inst/sec) elapsed = 0:0:03:45 / Tue Apr 16 16:53:08 2019
GPGPU-Sim uArch: cycles simulated: 361870  inst.: 7627160 (ipc=12.6) sim_rate=33748 (inst/sec) elapsed = 0:0:03:46 / Tue Apr 16 16:53:09 2019
GPGPU-Sim uArch: cycles simulated: 363870  inst.: 7649354 (ipc=12.6) sim_rate=33697 (inst/sec) elapsed = 0:0:03:47 / Tue Apr 16 16:53:10 2019
GPGPU-Sim uArch: cycles simulated: 365370  inst.: 7666967 (ipc=12.6) sim_rate=33627 (inst/sec) elapsed = 0:0:03:48 / Tue Apr 16 16:53:11 2019
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(31,0,0) tid=(135,0,0)
GPGPU-Sim uArch: cycles simulated: 367370  inst.: 7688130 (ipc=12.6) sim_rate=33572 (inst/sec) elapsed = 0:0:03:49 / Tue Apr 16 16:53:12 2019
GPGPU-Sim uArch: cycles simulated: 368870  inst.: 7704708 (ipc=12.6) sim_rate=33498 (inst/sec) elapsed = 0:0:03:50 / Tue Apr 16 16:53:13 2019
GPGPU-Sim uArch: cycles simulated: 370870  inst.: 7724622 (ipc=12.5) sim_rate=33439 (inst/sec) elapsed = 0:0:03:51 / Tue Apr 16 16:53:14 2019
GPGPU-Sim uArch: cycles simulated: 372370  inst.: 7741826 (ipc=12.5) sim_rate=33369 (inst/sec) elapsed = 0:0:03:52 / Tue Apr 16 16:53:15 2019
GPGPU-Sim uArch: cycles simulated: 374370  inst.: 7763693 (ipc=12.5) sim_rate=33320 (inst/sec) elapsed = 0:0:03:53 / Tue Apr 16 16:53:16 2019
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(33,0,0) tid=(450,0,0)
GPGPU-Sim uArch: cycles simulated: 375870  inst.: 7780383 (ipc=12.5) sim_rate=33249 (inst/sec) elapsed = 0:0:03:54 / Tue Apr 16 16:53:17 2019
GPGPU-Sim uArch: cycles simulated: 377870  inst.: 7803216 (ipc=12.5) sim_rate=33205 (inst/sec) elapsed = 0:0:03:55 / Tue Apr 16 16:53:18 2019
GPGPU-Sim uArch: cycles simulated: 379370  inst.: 7819280 (ipc=12.5) sim_rate=33132 (inst/sec) elapsed = 0:0:03:56 / Tue Apr 16 16:53:19 2019
GPGPU-Sim uArch: cycles simulated: 381370  inst.: 7839610 (ipc=12.5) sim_rate=33078 (inst/sec) elapsed = 0:0:03:57 / Tue Apr 16 16:53:20 2019
GPGPU-Sim uArch: cycles simulated: 383370  inst.: 7862903 (ipc=12.4) sim_rate=33037 (inst/sec) elapsed = 0:0:03:58 / Tue Apr 16 16:53:21 2019
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(10,0,0) tid=(292,0,0)
GPGPU-Sim uArch: cycles simulated: 384870  inst.: 7878862 (ipc=12.4) sim_rate=32965 (inst/sec) elapsed = 0:0:03:59 / Tue Apr 16 16:53:22 2019
GPGPU-Sim uArch: cycles simulated: 386870  inst.: 7901035 (ipc=12.4) sim_rate=32920 (inst/sec) elapsed = 0:0:04:00 / Tue Apr 16 16:53:23 2019
GPGPU-Sim uArch: cycles simulated: 388370  inst.: 7918996 (ipc=12.4) sim_rate=32858 (inst/sec) elapsed = 0:0:04:01 / Tue Apr 16 16:53:24 2019
GPGPU-Sim uArch: cycles simulated: 390370  inst.: 7941193 (ipc=12.4) sim_rate=32814 (inst/sec) elapsed = 0:0:04:02 / Tue Apr 16 16:53:25 2019
GPGPU-Sim uArch: cycles simulated: 391870  inst.: 7958474 (ipc=12.4) sim_rate=32750 (inst/sec) elapsed = 0:0:04:03 / Tue Apr 16 16:53:26 2019
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(40,0,0) tid=(148,0,0)
GPGPU-Sim uArch: cycles simulated: 393870  inst.: 7980252 (ipc=12.4) sim_rate=32705 (inst/sec) elapsed = 0:0:04:04 / Tue Apr 16 16:53:27 2019
GPGPU-Sim uArch: cycles simulated: 395870  inst.: 8001027 (ipc=12.4) sim_rate=32657 (inst/sec) elapsed = 0:0:04:05 / Tue Apr 16 16:53:28 2019
GPGPU-Sim uArch: cycles simulated: 397370  inst.: 8017170 (ipc=12.3) sim_rate=32590 (inst/sec) elapsed = 0:0:04:06 / Tue Apr 16 16:53:29 2019
GPGPU-Sim uArch: cycles simulated: 399370  inst.: 8039896 (ipc=12.3) sim_rate=32550 (inst/sec) elapsed = 0:0:04:07 / Tue Apr 16 16:53:30 2019
GPGPU-Sim uArch: cycles simulated: 400870  inst.: 8057230 (ipc=12.3) sim_rate=32488 (inst/sec) elapsed = 0:0:04:08 / Tue Apr 16 16:53:31 2019
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(37,0,0) tid=(466,0,0)
GPGPU-Sim uArch: cycles simulated: 402870  inst.: 8079967 (ipc=12.3) sim_rate=32449 (inst/sec) elapsed = 0:0:04:09 / Tue Apr 16 16:53:32 2019
GPGPU-Sim uArch: cycles simulated: 404870  inst.: 8101073 (ipc=12.3) sim_rate=32404 (inst/sec) elapsed = 0:0:04:10 / Tue Apr 16 16:53:33 2019
GPGPU-Sim uArch: cycles simulated: 406370  inst.: 8118782 (ipc=12.3) sim_rate=32345 (inst/sec) elapsed = 0:0:04:11 / Tue Apr 16 16:53:34 2019
GPGPU-Sim uArch: cycles simulated: 408370  inst.: 8140874 (ipc=12.3) sim_rate=32305 (inst/sec) elapsed = 0:0:04:12 / Tue Apr 16 16:53:35 2019
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(23,0,0) tid=(233,0,0)
GPGPU-Sim uArch: cycles simulated: 410370  inst.: 8161367 (ipc=12.3) sim_rate=32258 (inst/sec) elapsed = 0:0:04:13 / Tue Apr 16 16:53:36 2019
GPGPU-Sim uArch: cycles simulated: 412370  inst.: 8183107 (ipc=12.3) sim_rate=32216 (inst/sec) elapsed = 0:0:04:14 / Tue Apr 16 16:53:37 2019
GPGPU-Sim uArch: cycles simulated: 413870  inst.: 8200083 (ipc=12.3) sim_rate=32157 (inst/sec) elapsed = 0:0:04:15 / Tue Apr 16 16:53:38 2019
GPGPU-Sim uArch: cycles simulated: 415870  inst.: 8220282 (ipc=12.2) sim_rate=32110 (inst/sec) elapsed = 0:0:04:16 / Tue Apr 16 16:53:39 2019
GPGPU-Sim uArch: cycles simulated: 417870  inst.: 8243589 (ipc=12.2) sim_rate=32076 (inst/sec) elapsed = 0:0:04:17 / Tue Apr 16 16:53:40 2019
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(31,0,0) tid=(392,0,0)
GPGPU-Sim uArch: cycles simulated: 419870  inst.: 8265358 (ipc=12.2) sim_rate=32036 (inst/sec) elapsed = 0:0:04:18 / Tue Apr 16 16:53:41 2019
GPGPU-Sim uArch: cycles simulated: 421870  inst.: 8287914 (ipc=12.2) sim_rate=31999 (inst/sec) elapsed = 0:0:04:19 / Tue Apr 16 16:53:42 2019
GPGPU-Sim uArch: cycles simulated: 423370  inst.: 8302309 (ipc=12.2) sim_rate=31931 (inst/sec) elapsed = 0:0:04:20 / Tue Apr 16 16:53:43 2019
GPGPU-Sim uArch: cycles simulated: 425370  inst.: 8325955 (ipc=12.2) sim_rate=31900 (inst/sec) elapsed = 0:0:04:21 / Tue Apr 16 16:53:44 2019
GPGPU-Sim uArch: cycles simulated: 427370  inst.: 8349021 (ipc=12.2) sim_rate=31866 (inst/sec) elapsed = 0:0:04:22 / Tue Apr 16 16:53:45 2019
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(15,0,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 429370  inst.: 8370606 (ipc=12.2) sim_rate=31827 (inst/sec) elapsed = 0:0:04:23 / Tue Apr 16 16:53:46 2019
GPGPU-Sim uArch: cycles simulated: 431370  inst.: 8392265 (ipc=12.2) sim_rate=31788 (inst/sec) elapsed = 0:0:04:24 / Tue Apr 16 16:53:47 2019
GPGPU-Sim uArch: cycles simulated: 433370  inst.: 8413758 (ipc=12.2) sim_rate=31750 (inst/sec) elapsed = 0:0:04:25 / Tue Apr 16 16:53:48 2019
GPGPU-Sim uArch: cycles simulated: 435370  inst.: 8435203 (ipc=12.1) sim_rate=31711 (inst/sec) elapsed = 0:0:04:26 / Tue Apr 16 16:53:49 2019
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(17,0,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 437370  inst.: 8456990 (ipc=12.1) sim_rate=31674 (inst/sec) elapsed = 0:0:04:27 / Tue Apr 16 16:53:50 2019
GPGPU-Sim uArch: cycles simulated: 439370  inst.: 8478268 (ipc=12.1) sim_rate=31635 (inst/sec) elapsed = 0:0:04:28 / Tue Apr 16 16:53:51 2019
GPGPU-Sim uArch: cycles simulated: 441370  inst.: 8498307 (ipc=12.1) sim_rate=31592 (inst/sec) elapsed = 0:0:04:29 / Tue Apr 16 16:53:52 2019
GPGPU-Sim uArch: cycles simulated: 443370  inst.: 8519882 (ipc=12.1) sim_rate=31555 (inst/sec) elapsed = 0:0:04:30 / Tue Apr 16 16:53:53 2019
GPGPU-Sim uArch: cycles simulated: 445370  inst.: 8540100 (ipc=12.1) sim_rate=31513 (inst/sec) elapsed = 0:0:04:31 / Tue Apr 16 16:53:54 2019
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(21,0,0) tid=(311,0,0)
GPGPU-Sim uArch: cycles simulated: 447370  inst.: 8560919 (ipc=12.1) sim_rate=31473 (inst/sec) elapsed = 0:0:04:32 / Tue Apr 16 16:53:55 2019
GPGPU-Sim uArch: cycles simulated: 449370  inst.: 8581360 (ipc=12.1) sim_rate=31433 (inst/sec) elapsed = 0:0:04:33 / Tue Apr 16 16:53:56 2019
GPGPU-Sim uArch: cycles simulated: 451370  inst.: 8604658 (ipc=12.0) sim_rate=31403 (inst/sec) elapsed = 0:0:04:34 / Tue Apr 16 16:53:57 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (265654,185870), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(265655,185870)
GPGPU-Sim uArch: cycles simulated: 453370  inst.: 8626952 (ipc=12.0) sim_rate=31370 (inst/sec) elapsed = 0:0:04:35 / Tue Apr 16 16:53:58 2019
GPGPU-Sim uArch: cycles simulated: 454870  inst.: 8644027 (ipc=12.0) sim_rate=31318 (inst/sec) elapsed = 0:0:04:36 / Tue Apr 16 16:53:59 2019
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(28,0,0) tid=(190,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (270896,185870), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(270897,185870)
GPGPU-Sim uArch: cycles simulated: 456870  inst.: 8669145 (ipc=12.0) sim_rate=31296 (inst/sec) elapsed = 0:0:04:37 / Tue Apr 16 16:54:00 2019
GPGPU-Sim uArch: cycles simulated: 458370  inst.: 8685461 (ipc=12.0) sim_rate=31242 (inst/sec) elapsed = 0:0:04:38 / Tue Apr 16 16:54:01 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (272585,185870), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(272586,185870)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (273877,185870), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(273878,185870)
GPGPU-Sim uArch: cycles simulated: 459870  inst.: 8709816 (ipc=12.1) sim_rate=31217 (inst/sec) elapsed = 0:0:04:39 / Tue Apr 16 16:54:02 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (274134,185870), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(274135,185870)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (274366,185870), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(274367,185870)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (274674,185870), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(274675,185870)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (275389,185870), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(275390,185870)
GPGPU-Sim uArch: cycles simulated: 461370  inst.: 8742026 (ipc=12.1) sim_rate=31221 (inst/sec) elapsed = 0:0:04:40 / Tue Apr 16 16:54:03 2019
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(47,0,0) tid=(195,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (275942,185870), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(275943,185870)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (275976,185870), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(275977,185870)
GPGPU-Sim uArch: cycles simulated: 462870  inst.: 8774740 (ipc=12.2) sim_rate=31226 (inst/sec) elapsed = 0:0:04:41 / Tue Apr 16 16:54:04 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (277315,185870), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(277316,185870)
GPGPU-Sim uArch: cycles simulated: 464370  inst.: 8801237 (ipc=12.2) sim_rate=31210 (inst/sec) elapsed = 0:0:04:42 / Tue Apr 16 16:54:05 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (278883,185870), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(278884,185870)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (279083,185870), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(279084,185870)
GPGPU-Sim uArch: cycles simulated: 465370  inst.: 8820338 (ipc=12.2) sim_rate=31167 (inst/sec) elapsed = 0:0:04:43 / Tue Apr 16 16:54:06 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (280171,185870), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(280172,185870)
GPGPU-Sim uArch: cycles simulated: 466370  inst.: 8835372 (ipc=12.2) sim_rate=31110 (inst/sec) elapsed = 0:0:04:44 / Tue Apr 16 16:54:07 2019
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(55,0,0) tid=(403,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (281052,185870), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(281053,185870)
GPGPU-Sim uArch: cycles simulated: 467870  inst.: 8863644 (ipc=12.3) sim_rate=31100 (inst/sec) elapsed = 0:0:04:45 / Tue Apr 16 16:54:08 2019
GPGPU-Sim uArch: cycles simulated: 469370  inst.: 8883332 (ipc=12.3) sim_rate=31060 (inst/sec) elapsed = 0:0:04:46 / Tue Apr 16 16:54:09 2019
GPGPU-Sim uArch: cycles simulated: 470870  inst.: 8899739 (ipc=12.3) sim_rate=31009 (inst/sec) elapsed = 0:0:04:47 / Tue Apr 16 16:54:10 2019
GPGPU-Sim uArch: cycles simulated: 472370  inst.: 8916064 (ipc=12.3) sim_rate=30958 (inst/sec) elapsed = 0:0:04:48 / Tue Apr 16 16:54:11 2019
GPGPU-Sim uArch: cycles simulated: 473870  inst.: 8931963 (ipc=12.2) sim_rate=30906 (inst/sec) elapsed = 0:0:04:49 / Tue Apr 16 16:54:12 2019
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(47,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 475370  inst.: 8946840 (ipc=12.2) sim_rate=30851 (inst/sec) elapsed = 0:0:04:50 / Tue Apr 16 16:54:13 2019
GPGPU-Sim uArch: cycles simulated: 476870  inst.: 8964264 (ipc=12.2) sim_rate=30805 (inst/sec) elapsed = 0:0:04:51 / Tue Apr 16 16:54:14 2019
GPGPU-Sim uArch: cycles simulated: 478370  inst.: 8979729 (ipc=12.2) sim_rate=30752 (inst/sec) elapsed = 0:0:04:52 / Tue Apr 16 16:54:15 2019
GPGPU-Sim uArch: cycles simulated: 479870  inst.: 8995092 (ipc=12.2) sim_rate=30699 (inst/sec) elapsed = 0:0:04:53 / Tue Apr 16 16:54:16 2019
GPGPU-Sim uArch: cycles simulated: 481870  inst.: 9016045 (ipc=12.2) sim_rate=30666 (inst/sec) elapsed = 0:0:04:54 / Tue Apr 16 16:54:17 2019
GPGPU-Sim uArch: cycles simulated: 483370  inst.: 9032175 (ipc=12.2) sim_rate=30617 (inst/sec) elapsed = 0:0:04:55 / Tue Apr 16 16:54:18 2019
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(36,0,0) tid=(501,0,0)
GPGPU-Sim uArch: cycles simulated: 484870  inst.: 9047979 (ipc=12.2) sim_rate=30567 (inst/sec) elapsed = 0:0:04:56 / Tue Apr 16 16:54:19 2019
GPGPU-Sim uArch: cycles simulated: 486370  inst.: 9064199 (ipc=12.2) sim_rate=30519 (inst/sec) elapsed = 0:0:04:57 / Tue Apr 16 16:54:20 2019
GPGPU-Sim uArch: cycles simulated: 488370  inst.: 9085500 (ipc=12.2) sim_rate=30488 (inst/sec) elapsed = 0:0:04:58 / Tue Apr 16 16:54:21 2019
GPGPU-Sim uArch: cycles simulated: 489870  inst.: 9101858 (ipc=12.2) sim_rate=30440 (inst/sec) elapsed = 0:0:04:59 / Tue Apr 16 16:54:22 2019
GPGPU-Sim uArch: cycles simulated: 491370  inst.: 9117798 (ipc=12.2) sim_rate=30392 (inst/sec) elapsed = 0:0:05:00 / Tue Apr 16 16:54:23 2019
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(19,0,0) tid=(233,0,0)
GPGPU-Sim uArch: cycles simulated: 493370  inst.: 9136703 (ipc=12.1) sim_rate=30354 (inst/sec) elapsed = 0:0:05:01 / Tue Apr 16 16:54:24 2019
GPGPU-Sim uArch: cycles simulated: 494870  inst.: 9154092 (ipc=12.1) sim_rate=30311 (inst/sec) elapsed = 0:0:05:02 / Tue Apr 16 16:54:25 2019
GPGPU-Sim uArch: cycles simulated: 496370  inst.: 9168892 (ipc=12.1) sim_rate=30260 (inst/sec) elapsed = 0:0:05:03 / Tue Apr 16 16:54:26 2019
GPGPU-Sim uArch: cycles simulated: 497870  inst.: 9185146 (ipc=12.1) sim_rate=30214 (inst/sec) elapsed = 0:0:05:04 / Tue Apr 16 16:54:27 2019
GPGPU-Sim uArch: cycles simulated: 499870  inst.: 9205044 (ipc=12.1) sim_rate=30180 (inst/sec) elapsed = 0:0:05:05 / Tue Apr 16 16:54:28 2019
GPGPU-Sim uArch: cycles simulated: 501370  inst.: 9221664 (ipc=12.1) sim_rate=30136 (inst/sec) elapsed = 0:0:05:06 / Tue Apr 16 16:54:29 2019
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(59,0,0) tid=(477,0,0)
GPGPU-Sim uArch: cycles simulated: 502870  inst.: 9237030 (ipc=12.1) sim_rate=30088 (inst/sec) elapsed = 0:0:05:07 / Tue Apr 16 16:54:30 2019
GPGPU-Sim uArch: cycles simulated: 504370  inst.: 9253510 (ipc=12.1) sim_rate=30043 (inst/sec) elapsed = 0:0:05:08 / Tue Apr 16 16:54:31 2019
GPGPU-Sim uArch: cycles simulated: 506370  inst.: 9275452 (ipc=12.1) sim_rate=30017 (inst/sec) elapsed = 0:0:05:09 / Tue Apr 16 16:54:32 2019
GPGPU-Sim uArch: cycles simulated: 507870  inst.: 9290931 (ipc=12.1) sim_rate=29970 (inst/sec) elapsed = 0:0:05:10 / Tue Apr 16 16:54:33 2019
GPGPU-Sim uArch: cycles simulated: 509370  inst.: 9306806 (ipc=12.1) sim_rate=29925 (inst/sec) elapsed = 0:0:05:11 / Tue Apr 16 16:54:34 2019
GPGPU-Sim uArch: cycles simulated: 511370  inst.: 9327502 (ipc=12.0) sim_rate=29895 (inst/sec) elapsed = 0:0:05:12 / Tue Apr 16 16:54:35 2019
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(53,0,0) tid=(350,0,0)
GPGPU-Sim uArch: cycles simulated: 512870  inst.: 9344061 (ipc=12.0) sim_rate=29853 (inst/sec) elapsed = 0:0:05:13 / Tue Apr 16 16:54:36 2019
GPGPU-Sim uArch: cycles simulated: 514370  inst.: 9360420 (ipc=12.0) sim_rate=29810 (inst/sec) elapsed = 0:0:05:14 / Tue Apr 16 16:54:37 2019
GPGPU-Sim uArch: cycles simulated: 516370  inst.: 9380894 (ipc=12.0) sim_rate=29780 (inst/sec) elapsed = 0:0:05:15 / Tue Apr 16 16:54:38 2019
GPGPU-Sim uArch: cycles simulated: 517870  inst.: 9396049 (ipc=12.0) sim_rate=29734 (inst/sec) elapsed = 0:0:05:16 / Tue Apr 16 16:54:39 2019
GPGPU-Sim uArch: cycles simulated: 519870  inst.: 9417458 (ipc=12.0) sim_rate=29708 (inst/sec) elapsed = 0:0:05:17 / Tue Apr 16 16:54:40 2019
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(49,0,0) tid=(389,0,0)
GPGPU-Sim uArch: cycles simulated: 521370  inst.: 9432938 (ipc=12.0) sim_rate=29663 (inst/sec) elapsed = 0:0:05:18 / Tue Apr 16 16:54:41 2019
GPGPU-Sim uArch: cycles simulated: 522870  inst.: 9448992 (ipc=12.0) sim_rate=29620 (inst/sec) elapsed = 0:0:05:19 / Tue Apr 16 16:54:42 2019
GPGPU-Sim uArch: cycles simulated: 524870  inst.: 9468963 (ipc=12.0) sim_rate=29590 (inst/sec) elapsed = 0:0:05:20 / Tue Apr 16 16:54:43 2019
GPGPU-Sim uArch: cycles simulated: 526370  inst.: 9483579 (ipc=12.0) sim_rate=29543 (inst/sec) elapsed = 0:0:05:21 / Tue Apr 16 16:54:44 2019
GPGPU-Sim uArch: cycles simulated: 528370  inst.: 9504875 (ipc=12.0) sim_rate=29518 (inst/sec) elapsed = 0:0:05:22 / Tue Apr 16 16:54:45 2019
GPGPU-Sim uArch: cycles simulated: 529870  inst.: 9520937 (ipc=12.0) sim_rate=29476 (inst/sec) elapsed = 0:0:05:23 / Tue Apr 16 16:54:46 2019
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(46,0,0) tid=(395,0,0)
GPGPU-Sim uArch: cycles simulated: 531870  inst.: 9542424 (ipc=12.0) sim_rate=29451 (inst/sec) elapsed = 0:0:05:24 / Tue Apr 16 16:54:47 2019
GPGPU-Sim uArch: cycles simulated: 533370  inst.: 9558924 (ipc=12.0) sim_rate=29412 (inst/sec) elapsed = 0:0:05:25 / Tue Apr 16 16:54:48 2019
GPGPU-Sim uArch: cycles simulated: 534870  inst.: 9576073 (ipc=12.0) sim_rate=29374 (inst/sec) elapsed = 0:0:05:26 / Tue Apr 16 16:54:49 2019
GPGPU-Sim uArch: cycles simulated: 536870  inst.: 9599682 (ipc=11.9) sim_rate=29356 (inst/sec) elapsed = 0:0:05:27 / Tue Apr 16 16:54:50 2019
GPGPU-Sim uArch: cycles simulated: 538870  inst.: 9619842 (ipc=11.9) sim_rate=29328 (inst/sec) elapsed = 0:0:05:28 / Tue Apr 16 16:54:51 2019
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(59,0,0) tid=(278,0,0)
GPGPU-Sim uArch: cycles simulated: 540370  inst.: 9636587 (ipc=11.9) sim_rate=29290 (inst/sec) elapsed = 0:0:05:29 / Tue Apr 16 16:54:52 2019
GPGPU-Sim uArch: cycles simulated: 542370  inst.: 9657541 (ipc=11.9) sim_rate=29265 (inst/sec) elapsed = 0:0:05:30 / Tue Apr 16 16:54:53 2019
GPGPU-Sim uArch: cycles simulated: 543870  inst.: 9676308 (ipc=11.9) sim_rate=29233 (inst/sec) elapsed = 0:0:05:31 / Tue Apr 16 16:54:54 2019
GPGPU-Sim uArch: cycles simulated: 545870  inst.: 9701807 (ipc=11.9) sim_rate=29222 (inst/sec) elapsed = 0:0:05:32 / Tue Apr 16 16:54:55 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (361394,185870), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(361395,185870)
GPGPU-Sim uArch: cycles simulated: 547370  inst.: 9720040 (ipc=11.9) sim_rate=29189 (inst/sec) elapsed = 0:0:05:33 / Tue Apr 16 16:54:56 2019
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(46,0,0) tid=(482,0,0)
GPGPU-Sim uArch: cycles simulated: 548870  inst.: 9743978 (ipc=12.0) sim_rate=29173 (inst/sec) elapsed = 0:0:05:34 / Tue Apr 16 16:54:57 2019
GPGPU-Sim uArch: cycles simulated: 550870  inst.: 9772173 (ipc=12.0) sim_rate=29170 (inst/sec) elapsed = 0:0:05:35 / Tue Apr 16 16:54:58 2019
GPGPU-Sim uArch: cycles simulated: 552370  inst.: 9790712 (ipc=12.0) sim_rate=29139 (inst/sec) elapsed = 0:0:05:36 / Tue Apr 16 16:54:59 2019
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(32,0,0) tid=(189,0,0)
GPGPU-Sim uArch: cycles simulated: 554370  inst.: 9818724 (ipc=12.0) sim_rate=29135 (inst/sec) elapsed = 0:0:05:37 / Tue Apr 16 16:55:00 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (369250,185870), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(369251,185870)
GPGPU-Sim uArch: cycles simulated: 555870  inst.: 9841358 (ipc=12.0) sim_rate=29116 (inst/sec) elapsed = 0:0:05:38 / Tue Apr 16 16:55:01 2019
GPGPU-Sim uArch: cycles simulated: 557870  inst.: 9869838 (ipc=12.0) sim_rate=29114 (inst/sec) elapsed = 0:0:05:39 / Tue Apr 16 16:55:02 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (373045,185870), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(373046,185870)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (373174,185870), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (373224,185870), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 559370  inst.: 9892530 (ipc=12.0) sim_rate=29095 (inst/sec) elapsed = 0:0:05:40 / Tue Apr 16 16:55:03 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (374325,185870), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (374899,185870), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 560870  inst.: 9912045 (ipc=12.0) sim_rate=29067 (inst/sec) elapsed = 0:0:05:41 / Tue Apr 16 16:55:04 2019
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(39,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (376256,185870), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (376415,185870), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 562870  inst.: 9936199 (ipc=12.0) sim_rate=29053 (inst/sec) elapsed = 0:0:05:42 / Tue Apr 16 16:55:05 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (378451,185870), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (378469,185870), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 564370  inst.: 9954892 (ipc=12.0) sim_rate=29023 (inst/sec) elapsed = 0:0:05:43 / Tue Apr 16 16:55:06 2019
GPGPU-Sim uArch: cycles simulated: 566370  inst.: 9977141 (ipc=12.0) sim_rate=29003 (inst/sec) elapsed = 0:0:05:44 / Tue Apr 16 16:55:07 2019
GPGPU-Sim uArch: cycles simulated: 568370  inst.: 9998873 (ipc=12.0) sim_rate=28982 (inst/sec) elapsed = 0:0:05:45 / Tue Apr 16 16:55:08 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (382770,185870), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (383470,185870), 2 CTAs running
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(49,0,0) tid=(186,0,0)
GPGPU-Sim uArch: cycles simulated: 570370  inst.: 10019607 (ipc=12.0) sim_rate=28958 (inst/sec) elapsed = 0:0:05:46 / Tue Apr 16 16:55:09 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (385541,185870), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 572370  inst.: 10042531 (ipc=12.0) sim_rate=28941 (inst/sec) elapsed = 0:0:05:47 / Tue Apr 16 16:55:10 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (387978,185870), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 573870  inst.: 10060194 (ipc=12.0) sim_rate=28908 (inst/sec) elapsed = 0:0:05:48 / Tue Apr 16 16:55:11 2019
GPGPU-Sim uArch: cycles simulated: 575870  inst.: 10079680 (ipc=12.0) sim_rate=28881 (inst/sec) elapsed = 0:0:05:49 / Tue Apr 16 16:55:12 2019
GPGPU-Sim uArch: cycles simulated: 577870  inst.: 10102079 (ipc=12.0) sim_rate=28863 (inst/sec) elapsed = 0:0:05:50 / Tue Apr 16 16:55:13 2019
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(44,0,0) tid=(100,0,0)
GPGPU-Sim uArch: cycles simulated: 579870  inst.: 10123351 (ipc=12.0) sim_rate=28841 (inst/sec) elapsed = 0:0:05:51 / Tue Apr 16 16:55:14 2019
GPGPU-Sim uArch: cycles simulated: 581870  inst.: 10144001 (ipc=12.0) sim_rate=28818 (inst/sec) elapsed = 0:0:05:52 / Tue Apr 16 16:55:15 2019
GPGPU-Sim uArch: cycles simulated: 583870  inst.: 10164834 (ipc=12.0) sim_rate=28795 (inst/sec) elapsed = 0:0:05:53 / Tue Apr 16 16:55:16 2019
GPGPU-Sim uArch: cycles simulated: 585870  inst.: 10186524 (ipc=12.0) sim_rate=28775 (inst/sec) elapsed = 0:0:05:54 / Tue Apr 16 16:55:17 2019
GPGPU-Sim uArch: cycles simulated: 587870  inst.: 10207667 (ipc=11.9) sim_rate=28753 (inst/sec) elapsed = 0:0:05:55 / Tue Apr 16 16:55:18 2019
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(33,0,0) tid=(172,0,0)
GPGPU-Sim uArch: cycles simulated: 589870  inst.: 10229875 (ipc=11.9) sim_rate=28735 (inst/sec) elapsed = 0:0:05:56 / Tue Apr 16 16:55:19 2019
GPGPU-Sim uArch: cycles simulated: 591870  inst.: 10250514 (ipc=11.9) sim_rate=28712 (inst/sec) elapsed = 0:0:05:57 / Tue Apr 16 16:55:20 2019
GPGPU-Sim uArch: cycles simulated: 593870  inst.: 10269729 (ipc=11.9) sim_rate=28686 (inst/sec) elapsed = 0:0:05:58 / Tue Apr 16 16:55:21 2019
GPGPU-Sim uArch: cycles simulated: 596370  inst.: 10295730 (ipc=11.9) sim_rate=28678 (inst/sec) elapsed = 0:0:05:59 / Tue Apr 16 16:55:22 2019
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(35,0,0) tid=(418,0,0)
GPGPU-Sim uArch: cycles simulated: 598370  inst.: 10316562 (ipc=11.9) sim_rate=28657 (inst/sec) elapsed = 0:0:06:00 / Tue Apr 16 16:55:23 2019
GPGPU-Sim uArch: cycles simulated: 600370  inst.: 10336831 (ipc=11.9) sim_rate=28633 (inst/sec) elapsed = 0:0:06:01 / Tue Apr 16 16:55:24 2019
GPGPU-Sim uArch: cycles simulated: 602370  inst.: 10358134 (ipc=11.9) sim_rate=28613 (inst/sec) elapsed = 0:0:06:02 / Tue Apr 16 16:55:25 2019
GPGPU-Sim uArch: cycles simulated: 604370  inst.: 10377265 (ipc=11.9) sim_rate=28587 (inst/sec) elapsed = 0:0:06:03 / Tue Apr 16 16:55:26 2019
GPGPU-Sim uArch: cycles simulated: 606370  inst.: 10398916 (ipc=11.9) sim_rate=28568 (inst/sec) elapsed = 0:0:06:04 / Tue Apr 16 16:55:27 2019
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(42,0,0) tid=(300,0,0)
GPGPU-Sim uArch: cycles simulated: 608370  inst.: 10417505 (ipc=11.9) sim_rate=28541 (inst/sec) elapsed = 0:0:06:05 / Tue Apr 16 16:55:28 2019
GPGPU-Sim uArch: cycles simulated: 610370  inst.: 10440846 (ipc=11.9) sim_rate=28526 (inst/sec) elapsed = 0:0:06:06 / Tue Apr 16 16:55:29 2019
GPGPU-Sim uArch: cycles simulated: 612370  inst.: 10459682 (ipc=11.9) sim_rate=28500 (inst/sec) elapsed = 0:0:06:07 / Tue Apr 16 16:55:30 2019
GPGPU-Sim uArch: cycles simulated: 614370  inst.: 10482475 (ipc=11.8) sim_rate=28484 (inst/sec) elapsed = 0:0:06:08 / Tue Apr 16 16:55:31 2019
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(38,0,0) tid=(509,0,0)
GPGPU-Sim uArch: cycles simulated: 616370  inst.: 10504263 (ipc=11.8) sim_rate=28466 (inst/sec) elapsed = 0:0:06:09 / Tue Apr 16 16:55:32 2019
GPGPU-Sim uArch: cycles simulated: 618370  inst.: 10524635 (ipc=11.8) sim_rate=28444 (inst/sec) elapsed = 0:0:06:10 / Tue Apr 16 16:55:33 2019
GPGPU-Sim uArch: cycles simulated: 620370  inst.: 10546547 (ipc=11.8) sim_rate=28427 (inst/sec) elapsed = 0:0:06:11 / Tue Apr 16 16:55:34 2019
GPGPU-Sim uArch: Shader 9 finished CTA #2 (436620,185870), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 622870  inst.: 10573801 (ipc=11.8) sim_rate=28424 (inst/sec) elapsed = 0:0:06:12 / Tue Apr 16 16:55:35 2019
GPGPU-Sim uArch: cycles simulated: 624870  inst.: 10593786 (ipc=11.8) sim_rate=28401 (inst/sec) elapsed = 0:0:06:13 / Tue Apr 16 16:55:36 2019
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(35,0,0) tid=(494,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (440009,185870), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (440289,185870), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 626870  inst.: 10615415 (ipc=11.8) sim_rate=28383 (inst/sec) elapsed = 0:0:06:14 / Tue Apr 16 16:55:37 2019
GPGPU-Sim uArch: cycles simulated: 628870  inst.: 10635707 (ipc=11.8) sim_rate=28361 (inst/sec) elapsed = 0:0:06:15 / Tue Apr 16 16:55:38 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (444945,185870), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 630870  inst.: 10656873 (ipc=11.8) sim_rate=28342 (inst/sec) elapsed = 0:0:06:16 / Tue Apr 16 16:55:39 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (445203,185870), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (446979,185870), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 632870  inst.: 10677687 (ipc=11.8) sim_rate=28322 (inst/sec) elapsed = 0:0:06:17 / Tue Apr 16 16:55:40 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (447015,185870), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 634870  inst.: 10699581 (ipc=11.8) sim_rate=28305 (inst/sec) elapsed = 0:0:06:18 / Tue Apr 16 16:55:41 2019
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(58,0,0) tid=(441,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (450359,185870), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 637370  inst.: 10728364 (ipc=11.8) sim_rate=28307 (inst/sec) elapsed = 0:0:06:19 / Tue Apr 16 16:55:42 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (452375,185870), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (453440,185870), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (453684,185870), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 639870  inst.: 10756330 (ipc=11.8) sim_rate=28306 (inst/sec) elapsed = 0:0:06:20 / Tue Apr 16 16:55:43 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (455752,185870), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 641870  inst.: 10777214 (ipc=11.8) sim_rate=28286 (inst/sec) elapsed = 0:0:06:21 / Tue Apr 16 16:55:44 2019
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(52,0,0) tid=(432,0,0)
GPGPU-Sim uArch: cycles simulated: 644370  inst.: 10806476 (ipc=11.8) sim_rate=28289 (inst/sec) elapsed = 0:0:06:22 / Tue Apr 16 16:55:45 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (458604,185870), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 647370  inst.: 10838280 (ipc=11.8) sim_rate=28298 (inst/sec) elapsed = 0:0:06:23 / Tue Apr 16 16:55:46 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (461955,185870), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (462507,185870), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (462641,185870), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (463092,185870), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 650370  inst.: 10866338 (ipc=11.8) sim_rate=28297 (inst/sec) elapsed = 0:0:06:24 / Tue Apr 16 16:55:47 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (465021,185870), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (466420,185870), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (466504,185870), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (466523,185870), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (466702,185870), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (467395,185870), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 654370  inst.: 10895430 (ipc=11.7) sim_rate=28299 (inst/sec) elapsed = 0:0:06:25 / Tue Apr 16 16:55:48 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (468548,185870), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(57,0,0) tid=(108,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (469813,185870), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 659870  inst.: 10918281 (ipc=11.6) sim_rate=28285 (inst/sec) elapsed = 0:0:06:26 / Tue Apr 16 16:55:49 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (478515,185870), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (479808,185870), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 665870  inst.: 10941524 (ipc=11.5) sim_rate=28272 (inst/sec) elapsed = 0:0:06:27 / Tue Apr 16 16:55:50 2019
GPGPU-Sim uArch: cycles simulated: 672370  inst.: 10966091 (ipc=11.4) sim_rate=28263 (inst/sec) elapsed = 0:0:06:28 / Tue Apr 16 16:55:51 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (492090,185870), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 678870  inst.: 10991000 (ipc=11.3) sim_rate=28254 (inst/sec) elapsed = 0:0:06:29 / Tue Apr 16 16:55:52 2019
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(60,0,0) tid=(292,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (495307,185870), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 686870  inst.: 11013373 (ipc=11.2) sim_rate=28239 (inst/sec) elapsed = 0:0:06:30 / Tue Apr 16 16:55:53 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (508499,185870), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (508890,185870), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 694870  inst.: 11036378 (ipc=11.1) sim_rate=28226 (inst/sec) elapsed = 0:0:06:31 / Tue Apr 16 16:55:54 2019
GPGPU-Sim uArch: cycles simulated: 702870  inst.: 11057304 (ipc=10.9) sim_rate=28207 (inst/sec) elapsed = 0:0:06:32 / Tue Apr 16 16:55:55 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (521140,185870), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (521248,185870), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 6.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 521249
gpu_sim_insn = 5660327
gpu_ipc =      10.8592
gpu_tot_sim_cycle = 707119
gpu_tot_sim_insn = 11065717
gpu_tot_ipc =      15.6490
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2511147
gpu_stall_icnt2sh    = 5474383
gpu_total_sim_rate=28228

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 618373
	L1I_total_cache_misses = 2058
	L1I_total_cache_miss_rate = 0.0033
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 72543, Miss = 58611, Miss_rate = 0.808, Pending_hits = 4895, Reservation_fails = 509099
	L1D_cache_core[1]: Access = 73385, Miss = 58938, Miss_rate = 0.803, Pending_hits = 4961, Reservation_fails = 510039
	L1D_cache_core[2]: Access = 71948, Miss = 58142, Miss_rate = 0.808, Pending_hits = 4980, Reservation_fails = 509385
	L1D_cache_core[3]: Access = 73128, Miss = 59011, Miss_rate = 0.807, Pending_hits = 5071, Reservation_fails = 511082
	L1D_cache_core[4]: Access = 71644, Miss = 58039, Miss_rate = 0.810, Pending_hits = 4827, Reservation_fails = 510105
	L1D_cache_core[5]: Access = 75867, Miss = 61347, Miss_rate = 0.809, Pending_hits = 5171, Reservation_fails = 517310
	L1D_cache_core[6]: Access = 84304, Miss = 68439, Miss_rate = 0.812, Pending_hits = 5543, Reservation_fails = 553632
	L1D_cache_core[7]: Access = 73166, Miss = 59521, Miss_rate = 0.814, Pending_hits = 4998, Reservation_fails = 513448
	L1D_cache_core[8]: Access = 76957, Miss = 62110, Miss_rate = 0.807, Pending_hits = 5241, Reservation_fails = 522736
	L1D_cache_core[9]: Access = 72893, Miss = 58745, Miss_rate = 0.806, Pending_hits = 4984, Reservation_fails = 506891
	L1D_cache_core[10]: Access = 84303, Miss = 68157, Miss_rate = 0.808, Pending_hits = 5531, Reservation_fails = 551156
	L1D_cache_core[11]: Access = 73952, Miss = 59481, Miss_rate = 0.804, Pending_hits = 4987, Reservation_fails = 515177
	L1D_cache_core[12]: Access = 75413, Miss = 60917, Miss_rate = 0.808, Pending_hits = 5104, Reservation_fails = 516107
	L1D_cache_core[13]: Access = 71451, Miss = 57847, Miss_rate = 0.810, Pending_hits = 4744, Reservation_fails = 508351
	L1D_cache_core[14]: Access = 82687, Miss = 67051, Miss_rate = 0.811, Pending_hits = 5644, Reservation_fails = 545287
	L1D_total_cache_accesses = 1133641
	L1D_total_cache_misses = 916356
	L1D_total_cache_miss_rate = 0.8083
	L1D_total_cache_pending_hits = 76681
	L1D_total_cache_reservation_fails = 7799805
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.072
L1C_cache:
	L1C_total_cache_accesses = 103219
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0047
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 138145
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 76489
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 688529
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7153265
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 102739
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2459
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 227827
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 646540
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 616315
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2058
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2541, 2004, 2567, 2098, 2500, 2096, 2511, 2092, 2517, 2074, 2521, 2050, 2048, 2506, 2059, 2506, 1122, 1066, 1120, 1107, 1120, 1528, 1133, 1528, 1081, 1500, 1083, 1092, 1107, 1040, 1107, 1107, 1150, 1077, 1137, 1569, 1150, 1150, 1152, 1513, 1115, 1573, 1145, 1130, 1517, 1577, 1104, 1130, 
gpgpu_n_tot_thrd_icount = 36668256
gpgpu_n_tot_w_icount = 1145883
gpgpu_n_stall_shd_mem = 8658656
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 688529
gpgpu_n_mem_write_global = 230478
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1544103
gpgpu_n_store_insn = 356013
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 961565
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8655245
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14169185	W0_Idle:1968423	W0_Scoreboard:1895009	W1:185855	W2:157938	W3:159825	W4:126941	W5:90512	W6:44990	W7:23511	W8:9025	W9:3660	W10:1757	W11:1362	W12:1229	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:135576
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5508232 {8:688529,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9227504 {40:230368,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 93639944 {136:688529,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1843824 {8:230478,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 327 
maxdqlatency = 0 
maxmflatency = 1176 
averagemflatency = 385 
max_icnt2mem_latency = 927 
max_icnt2sh_latency = 707118 
mrq_lat_table:73725 	3005 	2132 	7496 	16538 	2612 	455 	98 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	151304 	615659 	152034 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	180483 	60940 	97383 	214511 	248067 	116453 	1275 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	20163 	351404 	297141 	19336 	499 	1 	0 	1 	6 	22 	465 	8694 	22930 	47992 	54732 	61045 	34591 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	202 	1213 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        13        11        31        26        32        32        27        25        49        27        25        50        13        20        19        15 
dram[1]:        17        10        42        37        31        31        30        32        46        28        32        26        15        25        19        12 
dram[2]:        13        11        28        21        31        29        36        25        43        52        51        30        13        14        19        16 
dram[3]:        16        12        38        50        34        29        23        23        45        55        53        45        16        17        10        15 
dram[4]:        13        15        25        35        33        28        26        28        44        57        55        49        10         9        14        15 
dram[5]:        15        16        41        53        33        28        29        29        44        36        45        45        25        19        12        16 
maximum service time to same row:
dram[0]:     32137     26403     30199     22399     25503     20706     32043     29697     21420     23400     20359     23335     22034     23225     14855     12998 
dram[1]:     38934     33809     26665     19997     40408     10927     28008     17603     12664     44966     14757     21989     15917     44410     54712     20772 
dram[2]:     41137     29266     14419     21572     17861     16029     15947     20557     22041     17190     24989     19520     19937     16858     21953     27328 
dram[3]:     33407     30075     16044     36092     20310     14891     22233     14727     29900     16256     11921     27459     26131     29731     22538     29222 
dram[4]:     26519     23349     13566     26819     20320     14848     16617     23422     23196     11202     20838     33512     23763     43827     22955     21363 
dram[5]:     22931     45875     32891     18782     16391     41153     32776     16822     17824     11561     35406     15390     24361     39593     43894     43610 
average row accesses per activate:
dram[0]:  2.247525  2.220159  2.239609  2.130653  2.091205  2.054645  2.090604  1.977625  2.214660  2.128609  2.190051  2.139850  2.161520  2.218421  2.321101  2.090643 
dram[1]:  2.113111  2.514403  2.238916  2.007353  2.224066  1.928155  2.118919  2.035176  2.140000  2.084211  2.144343  2.060991  2.104513  2.097826  2.324484  2.026178 
dram[2]:  2.055409  2.319088  2.121495  2.083333  2.020755  1.972366  2.012238  2.004688  2.047244  2.141129  2.173670  2.132076  2.050761  2.180851  2.360927  2.175343 
dram[3]:  2.343643  2.230337  2.138122  2.313472  1.905660  2.095238  1.880000  2.168224  2.106757  2.113208  2.040417  2.183673  2.104061  2.138958  2.074380  2.320809 
dram[4]:  2.209596  2.133508  2.067245  2.203791  2.037162  1.930915  2.037441  2.127768  2.097744  2.073976  2.165126  2.149333  2.156177  2.300578  2.228022  2.324022 
dram[5]:  2.417583  2.055556  2.098592  2.274510  2.249071  2.012238  2.085923  1.954397  2.239437  2.129121  2.097911  2.098446  2.106904  2.304985  2.202346  2.189802 
average row locality = 106068/49912 = 2.125100
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       908       837       839       777      1053       915      1049       964      1300      1205      1278      1037       851       787       759       715 
dram[1]:       822       611       837       756       885       830       998      1027      1231      1064      1237      1234       825       730       788       774 
dram[2]:       779       814       840       859       869       953       974      1121      1153      1230      1162      1281       760       788       713       794 
dram[3]:       682       794       712       806       912       920      1054       992      1177      1216      1198      1177       778       831       753       803 
dram[4]:       875       815       876       848       979       924      1111      1057      1277      1195      1225      1196       857       773       811       832 
dram[5]:       880       703       817       727       983       960       964      1022      1328      1175      1210      1203       890       762       751       773 
total reads: 90617
bank skew: 1328/611 = 2.17
chip skew: 15651/14649 = 1.07
number of total write accesses:
dram[0]:         0         0        77        71       231       213       197       185       392       417       439       386        59        56         0         0 
dram[1]:         0         0        72        63       187       163       178       188       374       322       412       388        61        42         0         0 
dram[2]:         0         0        68        66       202       189       177       162       407       363       390       414        48        32         0         0 
dram[3]:         0         0        62        87       199       180       168       168       382       352       367       428        51        31         0         0 
dram[4]:         0         0        77        82       227       194       195       192       397       375       414       416        68        23         0         0 
dram[5]:         0         0        77        85       227       191       177       178       421       375       397       417        56        24         0         0 
total reads: 15451
min_bank_accesses = 0!
chip skew: 2723/2450 = 1.11
average mf latency per bank:
dram[0]:       1417      1605      1440      1585      5096      5964      7577      8378      1948      1916      1778      2167      1791      1962      1811      1955
dram[1]:       1493      2381      1324      1813      5762      8056      7767      8830      1884      2476      1789      2153      1727      2325      1628      1998
dram[2]:       1642      1741      1467      1577      6246      6887      8433      8270      2099      2166      1989      1934      1962      2936      1891      1866
dram[3]:       1847      1678      1664      1483      5998      6933      7872      8737      2050      2205      2026      2002      1974      1874      1853      1716
dram[4]:       1589      1738      1492      1568      5711      7364      7622      8632      2022      2264      1957      2097      1842      2070      1767      1809
dram[5]:       1533      1961      1496      1663      5744      6876      8545      8528      1880      2217      2066      2087      1763      2049      1873      1783
maximum mf latency per bank:
dram[0]:        975       879       879      1037      1122      1065      1042       995      1076      1103       955       926       872      1066      1138       902
dram[1]:        932       910       915       988       995       937       918       975       920       957       851      1022       914       974       872      1037
dram[2]:        867       969       894       914       835      1010       919       969       987       950       928       979       847      1071       885       987
dram[3]:        906       916       882       896      1037       969       940       951      1134      1002      1140       988      1070       922       951      1033
dram[4]:        883      1096       966      1009      1004      1042       939      1176      1167      1013       981      1005      1021       962       949      1104
dram[5]:        935       986       912      1043       985      1021       938      1008       968       968      1014       913       921      1002       945       946

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=933391 n_nop=882313 n_act=8373 n_pre=8357 n_req=17997 n_rd=30548 n_write=3800 bw_util=0.0736
n_activity=322252 dram_eff=0.2132
bk0: 1816a 918015i bk1: 1674a 919598i bk2: 1678a 917532i bk3: 1554a 918385i bk4: 2106a 909093i bk5: 1830a 911195i bk6: 2098a 909358i bk7: 1928a 909603i bk8: 2600a 900611i bk9: 2410a 900360i bk10: 2556a 898818i bk11: 2074a 902954i bk12: 1702a 914890i bk13: 1574a 916977i bk14: 1518a 919903i bk15: 1430a 920034i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.153946
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=933391 n_nop=884536 n_act=8076 n_pre=8060 n_req=17099 n_rd=29298 n_write=3421 bw_util=0.07011
n_activity=317175 dram_eff=0.2063
bk0: 1644a 919192i bk1: 1222a 924034i bk2: 1674a 918333i bk3: 1512a 918752i bk4: 1770a 914207i bk5: 1660a 913757i bk6: 1996a 911459i bk7: 2054a 909562i bk8: 2462a 902455i bk9: 2128a 905561i bk10: 2474a 900046i bk11: 2468a 899840i bk12: 1650a 915387i bk13: 1460a 917802i bk14: 1576a 919537i bk15: 1548a 918789i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.127891
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=933391 n_nop=882923 n_act=8375 n_pre=8359 n_req=17608 n_rd=30180 n_write=3554 bw_util=0.07228
n_activity=320720 dram_eff=0.2104
bk0: 1558a 919635i bk1: 1628a 919916i bk2: 1680a 917293i bk3: 1718a 916903i bk4: 1738a 912458i bk5: 1906a 910321i bk6: 1948a 910356i bk7: 2242a 907786i bk8: 2306a 901729i bk9: 2460a 901963i bk10: 2324a 901435i bk11: 2562a 898059i bk12: 1520a 916507i bk13: 1576a 917670i bk14: 1426a 920809i bk15: 1588a 919048i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.149741
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=933391 n_nop=883957 n_act=8178 n_pre=8162 n_req=17280 n_rd=29610 n_write=3484 bw_util=0.07091
n_activity=314039 dram_eff=0.2108
bk0: 1364a 922366i bk1: 1588a 920202i bk2: 1424a 920118i bk3: 1612a 918394i bk4: 1824a 911321i bk5: 1840a 912804i bk6: 2108a 908791i bk7: 1984a 910971i bk8: 2354a 902974i bk9: 2432a 902736i bk10: 2396a 900912i bk11: 2354a 900777i bk12: 1556a 916662i bk13: 1662a 916805i bk14: 1506a 919213i bk15: 1606a 919531i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.131505
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=933391 n_nop=881157 n_act=8619 n_pre=8603 n_req=18311 n_rd=31302 n_write=3710 bw_util=0.07502
n_activity=329990 dram_eff=0.2122
bk0: 1750a 918734i bk1: 1630a 919312i bk2: 1752a 916305i bk3: 1696a 917296i bk4: 1958a 909872i bk5: 1848a 910704i bk6: 2222a 907873i bk7: 2114a 908781i bk8: 2554a 899575i bk9: 2390a 901340i bk10: 2450a 900013i bk11: 2392a 900358i bk12: 1714a 914470i bk13: 1546a 918569i bk14: 1622a 918385i bk15: 1664a 919014i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.159598
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=933391 n_nop=882854 n_act=8291 n_pre=8275 n_req=17773 n_rd=30296 n_write=3675 bw_util=0.07279
n_activity=321428 dram_eff=0.2114
bk0: 1760a 919513i bk1: 1406a 921147i bk2: 1634a 917611i bk3: 1454a 919837i bk4: 1966a 911493i bk5: 1920a 911037i bk6: 1928a 911544i bk7: 2044a 909354i bk8: 2656a 900350i bk9: 2350a 902673i bk10: 2420a 900105i bk11: 2406a 900343i bk12: 1780a 914339i bk13: 1524a 918864i bk14: 1502a 919747i bk15: 1546a 919721i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.13803

========= L2 cache stats =========
L2_cache_bank[0]: Access = 75656, Miss = 8037, Miss_rate = 0.106, Pending_hits = 54, Reservation_fails = 304
L2_cache_bank[1]: Access = 75634, Miss = 7237, Miss_rate = 0.096, Pending_hits = 36, Reservation_fails = 209
L2_cache_bank[2]: Access = 75139, Miss = 7623, Miss_rate = 0.101, Pending_hits = 43, Reservation_fails = 114
L2_cache_bank[3]: Access = 77027, Miss = 7026, Miss_rate = 0.091, Pending_hits = 41, Reservation_fails = 1
L2_cache_bank[4]: Access = 75962, Miss = 7250, Miss_rate = 0.095, Pending_hits = 49, Reservation_fails = 286
L2_cache_bank[5]: Access = 79092, Miss = 7840, Miss_rate = 0.099, Pending_hits = 45, Reservation_fails = 236
L2_cache_bank[6]: Access = 75763, Miss = 7266, Miss_rate = 0.096, Pending_hits = 33, Reservation_fails = 1
L2_cache_bank[7]: Access = 77135, Miss = 7539, Miss_rate = 0.098, Pending_hits = 43, Reservation_fails = 1
L2_cache_bank[8]: Access = 76046, Miss = 8011, Miss_rate = 0.105, Pending_hits = 56, Reservation_fails = 175
L2_cache_bank[9]: Access = 77613, Miss = 7640, Miss_rate = 0.098, Pending_hits = 52, Reservation_fails = 231
L2_cache_bank[10]: Access = 76279, Miss = 7823, Miss_rate = 0.103, Pending_hits = 41, Reservation_fails = 1
L2_cache_bank[11]: Access = 77766, Miss = 7325, Miss_rate = 0.094, Pending_hits = 71, Reservation_fails = 0
L2_total_cache_accesses = 919112
L2_total_cache_misses = 90617
L2_total_cache_miss_rate = 0.0986
L2_total_cache_pending_hits = 564
L2_total_cache_reservation_fails = 1559
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 606632
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 81865
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 929
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 221216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 517
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8745
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 110
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.315
L2_cache_fill_port_util = 0.043

icnt_total_pkts_mem_to_simt=3673618
icnt_total_pkts_simt_to_mem=1149852
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 50.7469
	minimum = 6
	maximum = 667
Network latency average = 34.8304
	minimum = 6
	maximum = 526
Slowest packet = 569355
Flit latency average = 23.1096
	minimum = 6
	maximum = 526
Slowest flit = 1335945
Fragmentation average = 0.0821496
	minimum = 0
	maximum = 483
Injected packet rate average = 0.0954599
	minimum = 0.0810668 (at node 0)
	maximum = 0.110162 (at node 26)
Accepted packet rate average = 0.0954599
	minimum = 0.0810668 (at node 0)
	maximum = 0.110162 (at node 26)
Injected flit rate average = 0.262486
	minimum = 0.094523 (at node 0)
	maximum = 0.479253 (at node 26)
Accepted flit rate average= 0.262486
	minimum = 0.122659 (at node 17)
	maximum = 0.443819 (at node 6)
Injected packet length average = 2.7497
Accepted packet length average = 2.7497
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.2283 (9 samples)
	minimum = 6 (9 samples)
	maximum = 259.222 (9 samples)
Network latency average = 20.7406 (9 samples)
	minimum = 6 (9 samples)
	maximum = 184.333 (9 samples)
Flit latency average = 19.0486 (9 samples)
	minimum = 6 (9 samples)
	maximum = 182.667 (9 samples)
Fragmentation average = 0.0211795 (9 samples)
	minimum = 0 (9 samples)
	maximum = 88.5556 (9 samples)
Injected packet rate average = 0.0562711 (9 samples)
	minimum = 0.0397386 (9 samples)
	maximum = 0.128532 (9 samples)
Accepted packet rate average = 0.0562711 (9 samples)
	minimum = 0.0397386 (9 samples)
	maximum = 0.128532 (9 samples)
Injected flit rate average = 0.119253 (9 samples)
	minimum = 0.0604409 (9 samples)
	maximum = 0.246108 (9 samples)
Accepted flit rate average = 0.119253 (9 samples)
	minimum = 0.0690296 (9 samples)
	maximum = 0.300448 (9 samples)
Injected packet size average = 2.11925 (9 samples)
Accepted packet size average = 2.11925 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 32 sec (392 sec)
gpgpu_simulation_rate = 28228 (inst/sec)
gpgpu_simulation_rate = 1803 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,707119)
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,707119)
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,707119)
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,707119)
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,707119)
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,707119)
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,707119)
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,707119)
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,707119)
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,707119)
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,707119)
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,707119)
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,707119)
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,707119)
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,707119)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,707119)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,707119)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,707119)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,707119)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,707119)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,707119)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,707119)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,707119)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,707119)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,707119)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,707119)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,707119)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,707119)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,707119)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,707119)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,707119)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,707119)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,707119)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,707119)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,707119)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,707119)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,707119)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,707119)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,707119)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,707119)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,707119)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,707119)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,707119)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,707119)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,707119)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(30,0,0) tid=(76,0,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(19,0,0) tid=(332,0,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(40,0,0) tid=(268,0,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(38,0,0) tid=(30,0,0)
GPGPU-Sim uArch: cycles simulated: 707619  inst.: 11372984 (ipc=614.5) sim_rate=28938 (inst/sec) elapsed = 0:0:06:33 / Tue Apr 16 16:55:56 2019
GPGPU-Sim uArch: cycles simulated: 708119  inst.: 11386578 (ipc=320.9) sim_rate=28899 (inst/sec) elapsed = 0:0:06:34 / Tue Apr 16 16:55:57 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1808,707119), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1809,707119)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1910,707119), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1911,707119)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1961,707119), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1962,707119)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1976,707119), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1977,707119)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1997,707119), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1998,707119)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2057,707119), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2058,707119)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2108,707119), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2109,707119)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2167,707119), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2168,707119)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2171,707119), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2172,707119)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2246,707119), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2247,707119)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2408,707119), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2409,707119)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2438,707119), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2439,707119)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(48,0,0) tid=(330,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2463,707119), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2464,707119)
GPGPU-Sim uArch: cycles simulated: 709619  inst.: 11469112 (ipc=161.4) sim_rate=29035 (inst/sec) elapsed = 0:0:06:35 / Tue Apr 16 16:55:58 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2505,707119), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2506,707119)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2550,707119), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2551,707119)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2574,707119), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2575,707119)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2577,707119), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2578,707119)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2583,707119), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2584,707119)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2657,707119), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2752,707119), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2766,707119), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2773,707119), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2779,707119), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2785,707119), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2788,707119), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2804,707119), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2851,707119), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2859,707119), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2928,707119), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3081,707119), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3197,707119), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3206,707119), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3290,707119), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3317,707119), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3347,707119), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3410,707119), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3485,707119), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3500,707119), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3512,707119), 1 CTAs running
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(62,0,0) tid=(481,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3680,707119), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3693,707119), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3824,707119), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3828,707119), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3873,707119), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: cycles simulated: 711119  inst.: 11567941 (ipc=125.6) sim_rate=29211 (inst/sec) elapsed = 0:0:06:36 / Tue Apr 16 16:55:59 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4069,707119), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4072,707119), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4132,707119), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4147,707119), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4159,707119), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4168,707119), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4180,707119), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4183,707119), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4186,707119), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4195,707119), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4210,707119), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4214,707119), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4279,707119), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4294,707119), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4318,707119), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4333,707119), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4369,707119), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4503,707119), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4514,707119), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 0.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 4515
gpu_sim_insn = 507084
gpu_ipc =     112.3110
gpu_tot_sim_cycle = 711634
gpu_tot_sim_insn = 11572801
gpu_tot_ipc =      16.2623
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2511297
gpu_stall_icnt2sh    = 5474683
gpu_total_sim_rate=29224

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 632383
	L1I_total_cache_misses = 2058
	L1I_total_cache_miss_rate = 0.0033
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 72863, Miss = 58865, Miss_rate = 0.808, Pending_hits = 4938, Reservation_fails = 512286
	L1D_cache_core[1]: Access = 73777, Miss = 59243, Miss_rate = 0.803, Pending_hits = 5021, Reservation_fails = 512949
	L1D_cache_core[2]: Access = 72264, Miss = 58386, Miss_rate = 0.808, Pending_hits = 5028, Reservation_fails = 512002
	L1D_cache_core[3]: Access = 73368, Miss = 59198, Miss_rate = 0.807, Pending_hits = 5107, Reservation_fails = 513748
	L1D_cache_core[4]: Access = 72044, Miss = 58352, Miss_rate = 0.810, Pending_hits = 4881, Reservation_fails = 512919
	L1D_cache_core[5]: Access = 76187, Miss = 61600, Miss_rate = 0.809, Pending_hits = 5215, Reservation_fails = 519833
	L1D_cache_core[6]: Access = 84544, Miss = 68626, Miss_rate = 0.812, Pending_hits = 5579, Reservation_fails = 556291
	L1D_cache_core[7]: Access = 73566, Miss = 59831, Miss_rate = 0.813, Pending_hits = 5054, Reservation_fails = 516362
	L1D_cache_core[8]: Access = 77277, Miss = 62358, Miss_rate = 0.807, Pending_hits = 5283, Reservation_fails = 525413
	L1D_cache_core[9]: Access = 73213, Miss = 58997, Miss_rate = 0.806, Pending_hits = 5028, Reservation_fails = 509931
	L1D_cache_core[10]: Access = 84703, Miss = 68471, Miss_rate = 0.808, Pending_hits = 5587, Reservation_fails = 553716
	L1D_cache_core[11]: Access = 74272, Miss = 59731, Miss_rate = 0.804, Pending_hits = 5031, Reservation_fails = 517802
	L1D_cache_core[12]: Access = 75685, Miss = 61131, Miss_rate = 0.808, Pending_hits = 5143, Reservation_fails = 518891
	L1D_cache_core[13]: Access = 71851, Miss = 58160, Miss_rate = 0.809, Pending_hits = 4795, Reservation_fails = 511210
	L1D_cache_core[14]: Access = 83003, Miss = 67297, Miss_rate = 0.811, Pending_hits = 5688, Reservation_fails = 547802
	L1D_total_cache_accesses = 1138617
	L1D_total_cache_misses = 920246
	L1D_total_cache_miss_rate = 0.8082
	L1D_total_cache_pending_hits = 77378
	L1D_total_cache_reservation_fails = 7841155
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.071
L1C_cache:
	L1C_total_cache_accesses = 108209
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0044
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 138169
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 77182
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 688812
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7155923
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 107729
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2824
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 231434
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 685232
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 630325
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2058
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2597, 2060, 2623, 2154, 2556, 2152, 2567, 2148, 2573, 2130, 2577, 2106, 2104, 2562, 2115, 2562, 1150, 1094, 1148, 1135, 1148, 1556, 1161, 1556, 1109, 1528, 1111, 1120, 1135, 1068, 1135, 1135, 1178, 1105, 1165, 1597, 1178, 1178, 1180, 1541, 1143, 1601, 1173, 1158, 1545, 1605, 1132, 1158, 
gpgpu_n_tot_thrd_icount = 37563808
gpgpu_n_tot_w_icount = 1173869
gpgpu_n_stall_shd_mem = 8700006
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 688812
gpgpu_n_mem_write_global = 234454
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1576103
gpgpu_n_store_insn = 375025
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1040080
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8696595
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14238261	W0_Idle:1987858	W0_Scoreboard:1904634	W1:186232	W2:159082	W3:161827	W4:129658	W5:92813	W6:46862	W7:24850	W8:9714	W9:3933	W10:1913	W11:1375	W12:1268	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:150640
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5510496 {8:688812,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9386544 {40:234344,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 93678432 {136:688812,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1875632 {8:234454,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 327 
maxdqlatency = 0 
maxmflatency = 1176 
averagemflatency = 385 
max_icnt2mem_latency = 927 
max_icnt2sh_latency = 711633 
mrq_lat_table:74080 	3028 	2166 	7571 	16636 	2657 	484 	98 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	151939 	619123 	152194 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	180803 	61022 	97477 	214853 	250257 	117676 	1283 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	20299 	351539 	297153 	19336 	499 	1 	0 	1 	6 	22 	465 	8694 	22930 	47992 	54732 	61045 	38567 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	204 	1221 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        13        11        31        26        32        32        27        25        49        27        25        50        13        20        19        15 
dram[1]:        17        10        42        37        31        31        30        32        46        28        32        26        15        25        19        12 
dram[2]:        13        11        28        21        31        29        36        25        43        52        51        30        13        14        19        16 
dram[3]:        16        12        38        50        34        29        23        23        45        55        53        45        16        17        10        15 
dram[4]:        13        15        25        35        33        28        26        28        44        57        55        49        10         9        14        15 
dram[5]:        15        16        41        53        33        28        29        29        44        36        45        45        25        19        12        16 
maximum service time to same row:
dram[0]:     32137     26403     30199     22399     25503     20706     32043     29697     21420     23400     20359     23335     22034     23225     14855     12998 
dram[1]:     38934     33809     26665     19997     40408     10927     28008     17603     12664     44966     14757     21989     15917     44410     54712     20772 
dram[2]:     41137     29266     14419     21572     17861     16029     15947     20557     22041     17190     24989     19520     19937     16858     21953     27328 
dram[3]:     33407     30075     16044     36092     20310     14891     22233     14727     29900     16256     11921     27459     26131     29731     22538     29222 
dram[4]:     26519     23349     13566     26819     20320     14848     16617     23422     23196     11202     20838     33512     23763     43827     22955     21363 
dram[5]:     22931     45875     32891     18782     16391     41153     32776     16822     17824     11561     35406     15390     24361     39593     43894     43610 
average row accesses per activate:
dram[0]:  2.247525  2.220159  2.344743  2.223618  2.112378  2.061818  2.090604  1.977625  2.214660  2.128609  2.190051  2.139850  2.161520  2.218421  2.321101  2.090643 
dram[1]:  2.113111  2.514403  2.364532  2.122549  2.251037  1.951456  2.118919  2.035176  2.140000  2.084211  2.144343  2.062262  2.104513  2.097826  2.324484  2.026178 
dram[2]:  2.055409  2.319088  2.210280  2.166667  2.033898  1.982759  2.013986  2.006250  2.047244  2.141129  2.173670  2.132076  2.050761  2.188329  2.360927  2.175343 
dram[3]:  2.343643  2.230337  2.254144  2.443005  1.912671  2.121673  1.880000  2.168224  2.106757  2.113208  2.041721  2.183673  2.104061  2.138958  2.074380  2.320809 
dram[4]:  2.209596  2.133508  2.154013  2.298578  2.043845  1.946552  2.037441  2.127768  2.097744  2.073976  2.165126  2.149333  2.156177  2.300578  2.228022  2.324022 
dram[5]:  2.417583  2.055556  2.208920  2.431373  2.263451  2.029720  2.085923  1.954397  2.239130  2.129121  2.097911  2.098446  2.106904  2.304985  2.202346  2.189802 
average row locality = 106727/49922 = 2.137875
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       908       837       853       791      1057       917      1049       964      1300      1205      1278      1037       851       787       759       715 
dram[1]:       822       611       851       770       889       834       998      1027      1231      1064      1237      1234       825       730       788       774 
dram[2]:       779       814       854       873       872       957       974      1121      1153      1230      1162      1281       760       789       713       794 
dram[3]:       682       794       726       822       914       924      1054       992      1177      1216      1198      1177       778       831       753       803 
dram[4]:       875       815       890       863       981       928      1111      1057      1277      1195      1225      1196       857       773       811       832 
dram[5]:       880       703       831       743       985       962       964      1022      1328      1175      1210      1203       890       762       751       773 
total reads: 90828
bank skew: 1328/611 = 2.17
chip skew: 15686/14685 = 1.07
number of total write accesses:
dram[0]:         0         0       106        94       240       217       197       185       392       417       439       386        59        56         0         0 
dram[1]:         0         0       109        96       196       171       178       188       374       322       412       389        61        42         0         0 
dram[2]:         0         0        92        89       208       193       178       163       407       363       390       414        48        36         0         0 
dram[3]:         0         0        90       121       203       192       168       168       382       352       368       428        51        31         0         0 
dram[4]:         0         0       103       107       231       201       195       192       397       375       414       416        68        23         0         0 
dram[5]:         0         0       110       125       235       199       177       178       423       375       397       417        56        24         0         0 
total reads: 15899
min_bank_accesses = 0!
chip skew: 2788/2538 = 1.10
average mf latency per bank:
dram[0]:       1417      1605      1398      1541      5083      5974      7593      8397      1948      1916      1778      2167      1791      1962      1811      1955
dram[1]:       1493      2381      1276      1738      5741      8006      7787      8847      1884      2476      1789      2151      1727      2325      1628      1998
dram[2]:       1642      1741      1429      1541      6242      6890      8446      8281      2099      2166      1989      1934      1962      3350      1891      1866
dram[3]:       1847      1678      1609      1432      6013      6878      7887      8752      2050      2205      2025      2002      1974      1874      1853      1716
dram[4]:       1589      1738      1457      1530      5722      7332      7637      8647      2022      2264      1957      2097      1842      2070      1767      1809
dram[5]:       1533      1961      1443      1583      5735      6855      8563      8544      1878      2217      2066      2087      1763      2049      1873      1783
maximum mf latency per bank:
dram[0]:        975       879       879      1037      1122      1065      1042       995      1076      1103       955       926       872      1066      1138       902
dram[1]:        932       910       915       988       995       937       918       975       920       957       851      1022       914       974       872      1037
dram[2]:        867       969       894       914       835      1010       919       969       987       950       928       979       847      1071       885       987
dram[3]:        906       916       882       896      1037       969       940       951      1134      1002      1140       988      1070       922       951      1033
dram[4]:        883      1096       966      1009      1004      1042       939      1176      1167      1013       981      1005      1021       962       949      1104
dram[5]:        935       986       912      1043       985      1021       938      1008       968       968      1014       913       921      1002       945       946

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=939350 n_nop=888137 n_act=8374 n_pre=8358 n_req=18096 n_rd=30616 n_write=3865 bw_util=0.07341
n_activity=323272 dram_eff=0.2133
bk0: 1816a 923974i bk1: 1674a 925557i bk2: 1706a 923030i bk3: 1582a 923953i bk4: 2114a 914967i bk5: 1834a 917082i bk6: 2098a 915317i bk7: 1928a 915562i bk8: 2600a 906570i bk9: 2410a 906319i bk10: 2556a 904777i bk11: 2074a 908913i bk12: 1702a 920849i bk13: 1574a 922936i bk14: 1518a 925862i bk15: 1430a 925993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.154104
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=939350 n_nop=890334 n_act=8076 n_pre=8060 n_req=17223 n_rd=29370 n_write=3510 bw_util=0.07001
n_activity=318287 dram_eff=0.2066
bk0: 1644a 925151i bk1: 1222a 929993i bk2: 1702a 923844i bk3: 1540a 924235i bk4: 1778a 920072i bk5: 1668a 919606i bk6: 1996a 917418i bk7: 2054a 915521i bk8: 2462a 908414i bk9: 2128a 911520i bk10: 2474a 906005i bk11: 2468a 905784i bk12: 1650a 921346i bk13: 1460a 923761i bk14: 1576a 925496i bk15: 1548a 924748i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.129812
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=939350 n_nop=888739 n_act=8378 n_pre=8362 n_req=17707 n_rd=30252 n_write=3619 bw_util=0.07212
n_activity=321814 dram_eff=0.2105
bk0: 1558a 925593i bk1: 1628a 925876i bk2: 1708a 922885i bk3: 1746a 922546i bk4: 1744a 918279i bk5: 1914a 916200i bk6: 1948a 916308i bk7: 2242a 913739i bk8: 2306a 907686i bk9: 2460a 907921i bk10: 2324a 907394i bk11: 2562a 904019i bk12: 1520a 922467i bk13: 1578a 923576i bk14: 1426a 926767i bk15: 1588a 925006i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.149389
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=939350 n_nop=889760 n_act=8180 n_pre=8164 n_req=17395 n_rd=29682 n_write=3564 bw_util=0.07079
n_activity=315206 dram_eff=0.2109
bk0: 1364a 928325i bk1: 1588a 926162i bk2: 1452a 925733i bk3: 1644a 923921i bk4: 1828a 917206i bk5: 1848a 918623i bk6: 2108a 914749i bk7: 1984a 916929i bk8: 2354a 908932i bk9: 2432a 908694i bk10: 2396a 906866i bk11: 2354a 906736i bk12: 1556a 922621i bk13: 1662a 922764i bk14: 1506a 925172i bk15: 1606a 925490i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.132397
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=939350 n_nop=886980 n_act=8621 n_pre=8605 n_req=18408 n_rd=31372 n_write=3772 bw_util=0.07483
n_activity=331150 dram_eff=0.2123
bk0: 1750a 924694i bk1: 1630a 925272i bk2: 1780a 921967i bk3: 1726a 922907i bk4: 1962a 915759i bk5: 1856a 916557i bk6: 2222a 913830i bk7: 2114a 914738i bk8: 2554a 905532i bk9: 2390a 907297i bk10: 2450a 905971i bk11: 2392a 906316i bk12: 1714a 920429i bk13: 1546a 924528i bk14: 1622a 924345i bk15: 1664a 924974i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.159139
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=939350 n_nop=888648 n_act=8293 n_pre=8277 n_req=17898 n_rd=30364 n_write=3768 bw_util=0.07267
n_activity=322519 dram_eff=0.2117
bk0: 1760a 925473i bk1: 1406a 927108i bk2: 1662a 923117i bk3: 1486a 925270i bk4: 1970a 917354i bk5: 1924a 916929i bk6: 1928a 917503i bk7: 2044a 915313i bk8: 2656a 906264i bk9: 2350a 908629i bk10: 2420a 906061i bk11: 2406a 906299i bk12: 1780a 920297i bk13: 1524a 924823i bk14: 1502a 925707i bk15: 1546a 925681i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.140878

========= L2 cache stats =========
L2_cache_bank[0]: Access = 75927, Miss = 8055, Miss_rate = 0.106, Pending_hits = 74, Reservation_fails = 304
L2_cache_bank[1]: Access = 75903, Miss = 7253, Miss_rate = 0.096, Pending_hits = 47, Reservation_fails = 209
L2_cache_bank[2]: Access = 75411, Miss = 7641, Miss_rate = 0.101, Pending_hits = 71, Reservation_fails = 114
L2_cache_bank[3]: Access = 77295, Miss = 7044, Miss_rate = 0.091, Pending_hits = 64, Reservation_fails = 1
L2_cache_bank[4]: Access = 76233, Miss = 7267, Miss_rate = 0.095, Pending_hits = 62, Reservation_fails = 286
L2_cache_bank[5]: Access = 80354, Miss = 7859, Miss_rate = 0.098, Pending_hits = 57, Reservation_fails = 362
L2_cache_bank[6]: Access = 76034, Miss = 7282, Miss_rate = 0.096, Pending_hits = 49, Reservation_fails = 1
L2_cache_bank[7]: Access = 77414, Miss = 7559, Miss_rate = 0.098, Pending_hits = 69, Reservation_fails = 1
L2_cache_bank[8]: Access = 76317, Miss = 8027, Miss_rate = 0.105, Pending_hits = 70, Reservation_fails = 175
L2_cache_bank[9]: Access = 77889, Miss = 7659, Miss_rate = 0.098, Pending_hits = 65, Reservation_fails = 231
L2_cache_bank[10]: Access = 76551, Miss = 7839, Miss_rate = 0.102, Pending_hits = 66, Reservation_fails = 1
L2_cache_bank[11]: Access = 78043, Miss = 7343, Miss_rate = 0.094, Pending_hits = 101, Reservation_fails = 0
L2_total_cache_accesses = 923371
L2_total_cache_misses = 90828
L2_total_cache_miss_rate = 0.0984
L2_total_cache_pending_hits = 795
L2_total_cache_reservation_fails = 1685
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 606915
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 81865
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 929
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 224750
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 748
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8956
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 236
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.313
L2_cache_fill_port_util = 0.043

icnt_total_pkts_mem_to_simt=3679009
icnt_total_pkts_simt_to_mem=1158087
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 55.0116
	minimum = 6
	maximum = 348
Network latency average = 30.2863
	minimum = 6
	maximum = 286
Slowest packet = 1838714
Flit latency average = 35.2479
	minimum = 6
	maximum = 285
Slowest flit = 4825174
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0698741
	minimum = 0.0451827 (at node 3)
	maximum = 0.279513 (at node 20)
Accepted packet rate average = 0.0698741
	minimum = 0.0451827 (at node 3)
	maximum = 0.279513 (at node 20)
Injected flit rate average = 0.111776
	minimum = 0.0779623 (at node 18)
	maximum = 0.300775 (at node 20)
Accepted flit rate average= 0.111776
	minimum = 0.055814 (at node 3)
	maximum = 0.55371 (at node 20)
Injected packet length average = 1.59967
Accepted packet length average = 1.59967
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.5066 (10 samples)
	minimum = 6 (10 samples)
	maximum = 268.1 (10 samples)
Network latency average = 21.6952 (10 samples)
	minimum = 6 (10 samples)
	maximum = 194.5 (10 samples)
Flit latency average = 20.6685 (10 samples)
	minimum = 6 (10 samples)
	maximum = 192.9 (10 samples)
Fragmentation average = 0.0190616 (10 samples)
	minimum = 0 (10 samples)
	maximum = 79.7 (10 samples)
Injected packet rate average = 0.0576314 (10 samples)
	minimum = 0.040283 (10 samples)
	maximum = 0.14363 (10 samples)
Accepted packet rate average = 0.0576314 (10 samples)
	minimum = 0.040283 (10 samples)
	maximum = 0.14363 (10 samples)
Injected flit rate average = 0.118505 (10 samples)
	minimum = 0.062193 (10 samples)
	maximum = 0.251575 (10 samples)
Accepted flit rate average = 0.118505 (10 samples)
	minimum = 0.0677081 (10 samples)
	maximum = 0.325774 (10 samples)
Injected packet size average = 2.05626 (10 samples)
Accepted packet size average = 2.05626 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 36 sec (396 sec)
gpgpu_simulation_rate = 29224 (inst/sec)
gpgpu_simulation_rate = 1797 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,711634)
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,711634)
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,711634)
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,711634)
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,711634)
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,711634)
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,711634)
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,711634)
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,711634)
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,711634)
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,711634)
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,711634)
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,711634)
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,711634)
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,711634)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,711634)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,711634)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,711634)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,711634)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,711634)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,711634)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,711634)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,711634)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,711634)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,711634)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,711634)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,711634)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,711634)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,711634)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,711634)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,711634)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,711634)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,711634)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,711634)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,711634)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,711634)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,711634)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,711634)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,711634)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,711634)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,711634)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,711634)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,711634)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,711634)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,711634)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(0,0,0) tid=(271,0,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(17,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(5,0,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 712134  inst.: 11875249 (ipc=604.9) sim_rate=29912 (inst/sec) elapsed = 0:0:06:37 / Tue Apr 16 16:56:00 2019
GPGPU-Sim uArch: cycles simulated: 713134  inst.: 11892531 (ipc=213.2) sim_rate=29880 (inst/sec) elapsed = 0:0:06:38 / Tue Apr 16 16:56:01 2019
GPGPU-Sim uArch: cycles simulated: 714634  inst.: 11908370 (ipc=111.9) sim_rate=29845 (inst/sec) elapsed = 0:0:06:39 / Tue Apr 16 16:56:02 2019
GPGPU-Sim uArch: cycles simulated: 716134  inst.: 11923303 (ipc=77.9) sim_rate=29808 (inst/sec) elapsed = 0:0:06:40 / Tue Apr 16 16:56:03 2019
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(14,0,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 717634  inst.: 11938925 (ipc=61.0) sim_rate=29772 (inst/sec) elapsed = 0:0:06:41 / Tue Apr 16 16:56:04 2019
GPGPU-Sim uArch: cycles simulated: 719134  inst.: 11954085 (ipc=50.8) sim_rate=29736 (inst/sec) elapsed = 0:0:06:42 / Tue Apr 16 16:56:05 2019
GPGPU-Sim uArch: cycles simulated: 720634  inst.: 11968169 (ipc=43.9) sim_rate=29697 (inst/sec) elapsed = 0:0:06:43 / Tue Apr 16 16:56:06 2019
GPGPU-Sim uArch: cycles simulated: 722134  inst.: 11983396 (ipc=39.1) sim_rate=29661 (inst/sec) elapsed = 0:0:06:44 / Tue Apr 16 16:56:07 2019
GPGPU-Sim uArch: cycles simulated: 723634  inst.: 11998596 (ipc=35.5) sim_rate=29626 (inst/sec) elapsed = 0:0:06:45 / Tue Apr 16 16:56:08 2019
GPGPU-Sim uArch: cycles simulated: 725134  inst.: 12013397 (ipc=32.6) sim_rate=29589 (inst/sec) elapsed = 0:0:06:46 / Tue Apr 16 16:56:09 2019
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(5,0,0) tid=(208,0,0)
GPGPU-Sim uArch: cycles simulated: 726634  inst.: 12029212 (ipc=30.4) sim_rate=29555 (inst/sec) elapsed = 0:0:06:47 / Tue Apr 16 16:56:10 2019
GPGPU-Sim uArch: cycles simulated: 728134  inst.: 12044186 (ipc=28.6) sim_rate=29520 (inst/sec) elapsed = 0:0:06:48 / Tue Apr 16 16:56:11 2019
GPGPU-Sim uArch: cycles simulated: 729634  inst.: 12059033 (ipc=27.0) sim_rate=29484 (inst/sec) elapsed = 0:0:06:49 / Tue Apr 16 16:56:12 2019
GPGPU-Sim uArch: cycles simulated: 731134  inst.: 12074908 (ipc=25.7) sim_rate=29450 (inst/sec) elapsed = 0:0:06:50 / Tue Apr 16 16:56:13 2019
GPGPU-Sim uArch: cycles simulated: 732634  inst.: 12090101 (ipc=24.6) sim_rate=29416 (inst/sec) elapsed = 0:0:06:51 / Tue Apr 16 16:56:14 2019
GPGPU-Sim uArch: cycles simulated: 734134  inst.: 12105372 (ipc=23.7) sim_rate=29381 (inst/sec) elapsed = 0:0:06:52 / Tue Apr 16 16:56:15 2019
GPGPU-Sim uArch: cycles simulated: 735634  inst.: 12121427 (ipc=22.9) sim_rate=29349 (inst/sec) elapsed = 0:0:06:53 / Tue Apr 16 16:56:16 2019
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(32,0,0) tid=(475,0,0)
GPGPU-Sim uArch: cycles simulated: 737134  inst.: 12137642 (ipc=22.2) sim_rate=29317 (inst/sec) elapsed = 0:0:06:54 / Tue Apr 16 16:56:17 2019
GPGPU-Sim uArch: cycles simulated: 738634  inst.: 12154801 (ipc=21.6) sim_rate=29288 (inst/sec) elapsed = 0:0:06:55 / Tue Apr 16 16:56:18 2019
GPGPU-Sim uArch: cycles simulated: 740134  inst.: 12171004 (ipc=21.0) sim_rate=29257 (inst/sec) elapsed = 0:0:06:56 / Tue Apr 16 16:56:19 2019
GPGPU-Sim uArch: cycles simulated: 741634  inst.: 12187441 (ipc=20.5) sim_rate=29226 (inst/sec) elapsed = 0:0:06:57 / Tue Apr 16 16:56:20 2019
GPGPU-Sim uArch: cycles simulated: 743134  inst.: 12203229 (ipc=20.0) sim_rate=29194 (inst/sec) elapsed = 0:0:06:58 / Tue Apr 16 16:56:21 2019
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(41,0,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 745134  inst.: 12225052 (ipc=19.5) sim_rate=29176 (inst/sec) elapsed = 0:0:06:59 / Tue Apr 16 16:56:22 2019
GPGPU-Sim uArch: cycles simulated: 746634  inst.: 12241574 (ipc=19.1) sim_rate=29146 (inst/sec) elapsed = 0:0:07:00 / Tue Apr 16 16:56:23 2019
GPGPU-Sim uArch: cycles simulated: 748134  inst.: 12256793 (ipc=18.7) sim_rate=29113 (inst/sec) elapsed = 0:0:07:01 / Tue Apr 16 16:56:24 2019
GPGPU-Sim uArch: cycles simulated: 750134  inst.: 12277365 (ipc=18.3) sim_rate=29093 (inst/sec) elapsed = 0:0:07:02 / Tue Apr 16 16:56:25 2019
GPGPU-Sim uArch: cycles simulated: 751634  inst.: 12292985 (ipc=18.0) sim_rate=29061 (inst/sec) elapsed = 0:0:07:03 / Tue Apr 16 16:56:26 2019
GPGPU-Sim uArch: cycles simulated: 753634  inst.: 12314421 (ipc=17.7) sim_rate=29043 (inst/sec) elapsed = 0:0:07:04 / Tue Apr 16 16:56:27 2019
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(5,0,0) tid=(300,0,0)
GPGPU-Sim uArch: cycles simulated: 755134  inst.: 12330283 (ipc=17.4) sim_rate=29012 (inst/sec) elapsed = 0:0:07:05 / Tue Apr 16 16:56:28 2019
GPGPU-Sim uArch: cycles simulated: 757134  inst.: 12351271 (ipc=17.1) sim_rate=28993 (inst/sec) elapsed = 0:0:07:06 / Tue Apr 16 16:56:29 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (46123,711634), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(46124,711634)
GPGPU-Sim uArch: cycles simulated: 758634  inst.: 12373150 (ipc=17.0) sim_rate=28976 (inst/sec) elapsed = 0:0:07:07 / Tue Apr 16 16:56:30 2019
GPGPU-Sim uArch: cycles simulated: 760634  inst.: 12394486 (ipc=16.8) sim_rate=28959 (inst/sec) elapsed = 0:0:07:08 / Tue Apr 16 16:56:31 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (49778,711634), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(49779,711634)
GPGPU-Sim uArch: cycles simulated: 762134  inst.: 12414953 (ipc=16.7) sim_rate=28939 (inst/sec) elapsed = 0:0:07:09 / Tue Apr 16 16:56:32 2019
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(31,0,0) tid=(480,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (51088,711634), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(51089,711634)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (51423,711634), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(51424,711634)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (51850,711634), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(51851,711634)
GPGPU-Sim uArch: cycles simulated: 763634  inst.: 12448926 (ipc=16.8) sim_rate=28950 (inst/sec) elapsed = 0:0:07:10 / Tue Apr 16 16:56:33 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (52735,711634), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(52736,711634)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (52779,711634), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(52780,711634)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (53197,711634), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(53198,711634)
GPGPU-Sim uArch: cycles simulated: 765134  inst.: 12478973 (ipc=16.9) sim_rate=28953 (inst/sec) elapsed = 0:0:07:11 / Tue Apr 16 16:56:34 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (53647,711634), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(53648,711634)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (53815,711634), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(53816,711634)
GPGPU-Sim uArch: cycles simulated: 766634  inst.: 12512917 (ipc=17.1) sim_rate=28965 (inst/sec) elapsed = 0:0:07:12 / Tue Apr 16 16:56:35 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (55398,711634), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(55399,711634)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(55,0,0) tid=(467,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (55729,711634), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(55730,711634)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (56368,711634), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(56369,711634)
GPGPU-Sim uArch: cycles simulated: 768134  inst.: 12543598 (ipc=17.2) sim_rate=28969 (inst/sec) elapsed = 0:0:07:13 / Tue Apr 16 16:56:36 2019
GPGPU-Sim uArch: cycles simulated: 769634  inst.: 12563148 (ipc=17.1) sim_rate=28947 (inst/sec) elapsed = 0:0:07:14 / Tue Apr 16 16:56:37 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (58173,711634), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(58174,711634)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (59046,711634), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(59047,711634)
GPGPU-Sim uArch: cycles simulated: 771134  inst.: 12588653 (ipc=17.1) sim_rate=28939 (inst/sec) elapsed = 0:0:07:15 / Tue Apr 16 16:56:38 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (60067,711634), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(60068,711634)
GPGPU-Sim uArch: cycles simulated: 772634  inst.: 12610471 (ipc=17.0) sim_rate=28923 (inst/sec) elapsed = 0:0:07:16 / Tue Apr 16 16:56:39 2019
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(54,0,0) tid=(337,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (61519,711634), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(61520,711634)
GPGPU-Sim uArch: cycles simulated: 774134  inst.: 12632569 (ipc=17.0) sim_rate=28907 (inst/sec) elapsed = 0:0:07:17 / Tue Apr 16 16:56:40 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (62654,711634), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(62655,711634)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (63139,711634), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 775634  inst.: 12655608 (ipc=16.9) sim_rate=28894 (inst/sec) elapsed = 0:0:07:18 / Tue Apr 16 16:56:41 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (64138,711634), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (64552,711634), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (64884,711634), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (65802,711634), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 777634  inst.: 12678209 (ipc=16.7) sim_rate=28879 (inst/sec) elapsed = 0:0:07:19 / Tue Apr 16 16:56:42 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (66133,711634), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (67266,711634), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 779134  inst.: 12695797 (ipc=16.6) sim_rate=28854 (inst/sec) elapsed = 0:0:07:20 / Tue Apr 16 16:56:43 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (67878,711634), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (68252,711634), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (68651,711634), 2 CTAs running
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(51,0,0) tid=(270,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (69119,711634), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (69155,711634), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 781134  inst.: 12719216 (ipc=16.5) sim_rate=28841 (inst/sec) elapsed = 0:0:07:21 / Tue Apr 16 16:56:44 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (69617,711634), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 782634  inst.: 12737462 (ipc=16.4) sim_rate=28817 (inst/sec) elapsed = 0:0:07:22 / Tue Apr 16 16:56:45 2019
GPGPU-Sim uArch: Shader 6 finished CTA #2 (71664,711634), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 784634  inst.: 12760398 (ipc=16.3) sim_rate=28804 (inst/sec) elapsed = 0:0:07:23 / Tue Apr 16 16:56:46 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (74336,711634), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (74971,711634), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 786634  inst.: 12785022 (ipc=16.2) sim_rate=28795 (inst/sec) elapsed = 0:0:07:24 / Tue Apr 16 16:56:47 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (75826,711634), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 788634  inst.: 12808803 (ipc=16.1) sim_rate=28783 (inst/sec) elapsed = 0:0:07:25 / Tue Apr 16 16:56:48 2019
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(53,0,0) tid=(501,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (77391,711634), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (77528,711634), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (77582,711634), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 790634  inst.: 12834897 (ipc=16.0) sim_rate=28777 (inst/sec) elapsed = 0:0:07:26 / Tue Apr 16 16:56:49 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (79307,711634), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (79507,711634), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (79636,711634), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (80086,711634), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (80156,711634), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (80175,711634), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 792634  inst.: 12859931 (ipc=15.9) sim_rate=28769 (inst/sec) elapsed = 0:0:07:27 / Tue Apr 16 16:56:50 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (81412,711634), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (81756,711634), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (82574,711634), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (82966,711634), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (83345,711634), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 795634  inst.: 12891898 (ipc=15.7) sim_rate=28776 (inst/sec) elapsed = 0:0:07:28 / Tue Apr 16 16:56:51 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (84726,711634), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (85180,711634), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (85216,711634), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (85369,711634), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (85693,711634), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (85818,711634), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (86187,711634), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (86288,711634), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (87277,711634), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (87481,711634), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(45,0,0) tid=(507,0,0)
GPGPU-Sim uArch: cycles simulated: 800634  inst.: 12913752 (ipc=15.1) sim_rate=28761 (inst/sec) elapsed = 0:0:07:29 / Tue Apr 16 16:56:52 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (89968,711634), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (90834,711634), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (92305,711634), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (92975,711634), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 13.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 92976
gpu_sim_insn = 1348629
gpu_ipc =      14.5051
gpu_tot_sim_cycle = 804610
gpu_tot_sim_insn = 12921430
gpu_tot_ipc =      16.0592
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2819644
gpu_stall_icnt2sh    = 6250304
gpu_total_sim_rate=28778

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 764350
	L1I_total_cache_misses = 2058
	L1I_total_cache_miss_rate = 0.0027
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 83439, Miss = 66326, Miss_rate = 0.795, Pending_hits = 5326, Reservation_fails = 582208
	L1D_cache_core[1]: Access = 83179, Miss = 65899, Miss_rate = 0.792, Pending_hits = 5347, Reservation_fails = 578179
	L1D_cache_core[2]: Access = 82287, Miss = 65585, Miss_rate = 0.797, Pending_hits = 5394, Reservation_fails = 579691
	L1D_cache_core[3]: Access = 83413, Miss = 66410, Miss_rate = 0.796, Pending_hits = 5434, Reservation_fails = 580122
	L1D_cache_core[4]: Access = 83921, Miss = 66843, Miss_rate = 0.796, Pending_hits = 5287, Reservation_fails = 589085
	L1D_cache_core[5]: Access = 85754, Miss = 68322, Miss_rate = 0.797, Pending_hits = 5563, Reservation_fails = 586186
	L1D_cache_core[6]: Access = 93920, Miss = 75290, Miss_rate = 0.802, Pending_hits = 5913, Reservation_fails = 620470
	L1D_cache_core[7]: Access = 83518, Miss = 67054, Miss_rate = 0.803, Pending_hits = 5398, Reservation_fails = 584812
	L1D_cache_core[8]: Access = 87112, Miss = 69397, Miss_rate = 0.797, Pending_hits = 5642, Reservation_fails = 594308
	L1D_cache_core[9]: Access = 83073, Miss = 66069, Miss_rate = 0.795, Pending_hits = 5343, Reservation_fails = 577577
	L1D_cache_core[10]: Access = 94516, Miss = 75574, Miss_rate = 0.800, Pending_hits = 5915, Reservation_fails = 622029
	L1D_cache_core[11]: Access = 84695, Miss = 67363, Miss_rate = 0.795, Pending_hits = 5396, Reservation_fails = 588260
	L1D_cache_core[12]: Access = 85673, Miss = 68388, Miss_rate = 0.798, Pending_hits = 5460, Reservation_fails = 587236
	L1D_cache_core[13]: Access = 83755, Miss = 66805, Miss_rate = 0.798, Pending_hits = 5211, Reservation_fails = 588331
	L1D_cache_core[14]: Access = 92671, Miss = 74203, Miss_rate = 0.801, Pending_hits = 6014, Reservation_fails = 612809
	L1D_total_cache_accesses = 1290926
	L1D_total_cache_misses = 1029528
	L1D_total_cache_miss_rate = 0.7975
	L1D_total_cache_pending_hits = 82643
	L1D_total_cache_reservation_fails = 8871303
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.073
L1C_cache:
	L1C_total_cache_accesses = 113199
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 175662
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 82445
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 797371
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8185653
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 112719
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3093
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 232157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 685650
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 762292
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2058
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3022, 2496, 3059, 2590, 2981, 2588, 3003, 2562, 2976, 2566, 3013, 2542, 2540, 2987, 2551, 2998, 1575, 1530, 1573, 1571, 1584, 1992, 1597, 1970, 1335, 1754, 1337, 1346, 1361, 1283, 1158, 1361, 1396, 1323, 1383, 1815, 1396, 1396, 1398, 1759, 1361, 1819, 1391, 1376, 1763, 1823, 1350, 1376, 
gpgpu_n_tot_thrd_icount = 44436352
gpgpu_n_tot_w_icount = 1388636
gpgpu_n_stall_shd_mem = 9845063
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 797371
gpgpu_n_mem_write_global = 235448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1769753
gpgpu_n_store_insn = 379778
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1118595
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9841652
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15887131	W0_Idle:2102297	W0_Scoreboard:2506760	W1:196673	W2:180532	W3:193639	W4:170171	W5:126313	W6:73586	W7:43702	W8:19373	W9:7789	W10:4085	W11:1556	W12:1811	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:165704
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6378968 {8:797371,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9426304 {40:235338,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 108442456 {136:797371,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1883584 {8:235448,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 405 
maxdqlatency = 0 
maxmflatency = 1176 
averagemflatency = 381 
max_icnt2mem_latency = 927 
max_icnt2sh_latency = 795597 
mrq_lat_table:81228 	3257 	2298 	7848 	17496 	2891 	667 	183 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	181124 	686532 	165153 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	225929 	69428 	108985 	233485 	270349 	123419 	1329 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	23203 	416403 	336221 	21043 	515 	1 	0 	1 	6 	22 	465 	8694 	22930 	47992 	54732 	61045 	39561 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	230 	1381 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        13        16        50        47        32        32        27        31        49        27        25        50        13        20        19        15 
dram[1]:        17        15        63        57        31        31        30        32        46        28        32        26        15        25        19        12 
dram[2]:        16        13        48        43        31        29        36        27        43        52        51        30        13        14        19        19 
dram[3]:        17        16        52        62        34        29        24        25        45        55        53        45        16        17        10        15 
dram[4]:        17        16        48        47        33        28        29        29        44        57        55        49        10         9        14        15 
dram[5]:        17        16        53        64        33        28        29        29        44        36        45        45        25        19        12        16 
maximum service time to same row:
dram[0]:     32137     26403     30199     22399     25503     20706     32043     29697     21420     23400     20359     23335     22034     23225     14855     12998 
dram[1]:     38934     33809     26665     19997     40408     10927     28008     17603     12664     44966     14757     21989     15917     44410     54712     20772 
dram[2]:     41137     29266     14419     21572     17861     16029     15947     20557     22041     17190     24989     19520     19937     16858     21953     27328 
dram[3]:     33407     30075     16044     36092     20310     14891     22233     14727     29900     16256     11921     27459     26131     29731     22538     29222 
dram[4]:     26519     23349     13566     26819     20320     14848     18369     23422     23196     11202     20838     33512     23763     43827     22955     21363 
dram[5]:     22931     45875     32891     18782     16391     41153     32776     16822     17824     11561     35406     15390     24361     39593     43894     43610 
average row accesses per activate:
dram[0]:  2.229167  2.175481  2.281938  2.175799  2.095454  2.022951  2.098131  1.981191  2.209302  2.102781  2.156909  2.106122  2.185590  2.217290  2.318919  2.115183 
dram[1]:  2.086854  2.390244  2.295711  2.063877  2.231939  1.894198  2.146667  2.072670  2.088942  2.058985  2.089941  2.020882  2.089362  2.076739  2.328841  2.025641 
dram[2]:  2.060096  2.304688  2.187500  2.122699  2.021996  1.971919  2.033926  2.024927  2.050000  2.132500  2.121673  2.126031  2.069606  2.183333  2.343023  2.208543 
dram[3]:  2.281346  2.247423  2.156626  2.405152  1.933227  2.106897  1.877095  2.160684  2.054744  2.098750  1.994104  2.149068  2.093607  2.128035  2.064198  2.314286 
dram[4]:  2.191686  2.148781  2.138833  2.249453  2.000000  1.936000  2.060294  2.133858  2.087719  2.097136  2.105515  2.109489  2.128151  2.276215  2.214464  2.321519 
dram[5]:  2.360000  2.095368  2.154989  2.289099  2.234589  2.052805  2.087894  1.952024  2.202381  2.098113  2.028070  2.064057  2.110204  2.227622  2.134518  2.195431 
average row locality = 115880/54720 = 2.117690
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       963       905       921       852      1127       994      1135      1063      1385      1291      1373      1131       938       889       858       808 
dram[1]:       889       686       901       837       958       918      1095      1112      1333      1151      1327      1329       917       820       864       869 
dram[2]:       857       885       917       942       960      1048      1066      1205      1243      1316      1255      1362       840       878       806       879 
dram[3]:       746       872       794       895       990      1008      1160      1083      1279      1298      1295      1272       862       931       836       891 
dram[4]:       949       881       957       912      1055       992      1191      1149      1359      1281      1311      1289       941       866       888       917 
dram[5]:       944       769       896       829      1052      1027      1066      1111      1402      1263      1309      1293       974       845       841       865 
total reads: 98734
bank skew: 1402/686 = 2.04
chip skew: 16938/16006 = 1.06
number of total write accesses:
dram[0]:         0         0       115       101       256       240       212       201       420       448       469       417        63        60         0         0 
dram[1]:         0         0       116       100       216       192       193       200       405       350       439       413        65        46         0         0 
dram[2]:         0         0        98        96       235       216       193       176       438       390       419       443        52        39         0         0 
dram[3]:         0         0       101       132       226       214       184       181       410       381       396       458        55        33         0         0 
dram[4]:         0         0       106       116       251       218       210       206       426       403       445       445        72        24         0         0 
dram[5]:         0         0       119       137       253       217       193       191       448       405       425       447        60        26         0         0 
total reads: 17146
min_bank_accesses = 0!
chip skew: 3002/2735 = 1.10
average mf latency per bank:
dram[0]:       1476      1740      1479      1668      5081      5969      7872      8873      1921      1925      1759      2168      1796      2006      1790      1970
dram[1]:       1609      2465      1367      1830      5699      7891      8169      9303      1879      2414      1807      2119      1789      2281      1701      2051
dram[2]:       1725      1894      1501      1650      6078      6925      8758      8841      2062      2160      1966      1950      1975      3293      1917      1950
dram[3]:       1889      1911      1666      1623      5876      6998      8062      9496      1999      2203      1982      2043      1944      2009      1844      1824
dram[4]:       1643      1831      1514      1585      5645      7362      7908      8981      1987      2222      1913      2072      1821      2094      1769      1840
dram[5]:       1616      2035      1508      1674      5690      6883      8739      8911      1851      2176      2026      2041      1786      2049      1869      1833
maximum mf latency per bank:
dram[0]:        975       879       879      1037      1122      1065      1042       995      1076      1103       955       926       872      1066      1138       902
dram[1]:        932       910       915       988       995       937       918       975       920       957       851      1022       914       974       872      1037
dram[2]:        867       969       894       914       835      1010       932       969       987       950       928       979       847      1071       885       987
dram[3]:        906       916       882       896      1037       969       940       951      1134      1002      1140       988      1070       922       951      1033
dram[4]:        883      1096       966      1009      1004      1042       939      1176      1167      1013       981      1005      1021       962       949      1104
dram[5]:        935       986       912      1043       985      1021       938      1008       968       968      1014       913       921      1002       945       946

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1062077 n_nop=1006213 n_act=9161 n_pre=9145 n_req=19635 n_rd=33266 n_write=4292 bw_util=0.07073
n_activity=355787 dram_eff=0.2111
bk0: 1926a 1045639i bk1: 1810a 1046978i bk2: 1842a 1044233i bk3: 1704a 1045254i bk4: 2254a 1035992i bk5: 1988a 1037491i bk6: 2270a 1035658i bk7: 2126a 1035755i bk8: 2770a 1026597i bk9: 2582a 1026031i bk10: 2746a 1024398i bk11: 2262a 1028512i bk12: 1876a 1041574i bk13: 1778a 1043489i bk14: 1716a 1046722i bk15: 1616a 1046798i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.154638
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1062077 n_nop=1008357 n_act=8910 n_pre=8894 n_req=18741 n_rd=32012 n_write=3904 bw_util=0.06763
n_activity=353081 dram_eff=0.2034
bk0: 1778a 1046566i bk1: 1372a 1051213i bk2: 1802a 1045340i bk3: 1674a 1045504i bk4: 1916a 1041084i bk5: 1836a 1039720i bk6: 2190a 1038162i bk7: 2224a 1036385i bk8: 2666a 1028223i bk9: 2302a 1031908i bk10: 2654a 1025447i bk11: 2658a 1025844i bk12: 1834a 1042195i bk13: 1640a 1044657i bk14: 1728a 1046921i bk15: 1738a 1045825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.125047
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1062077 n_nop=1006856 n_act=9137 n_pre=9121 n_req=19254 n_rd=32918 n_write=4045 bw_util=0.06961
n_activity=354062 dram_eff=0.2088
bk0: 1714a 1047004i bk1: 1770a 1047369i bk2: 1834a 1044252i bk3: 1884a 1043707i bk4: 1920a 1038657i bk5: 2096a 1036512i bk6: 2132a 1036406i bk7: 2410a 1034251i bk8: 2486a 1028058i bk9: 2632a 1028217i bk10: 2510a 1027170i bk11: 2724a 1023943i bk12: 1680a 1043407i bk13: 1756a 1044469i bk14: 1612a 1047526i bk15: 1758a 1046111i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.150185
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1062077 n_nop=1007626 n_act=9023 n_pre=9007 n_req=18983 n_rd=32424 n_write=3997 bw_util=0.06858
n_activity=350086 dram_eff=0.2081
bk0: 1492a 1049726i bk1: 1744a 1047516i bk2: 1588a 1046474i bk3: 1790a 1045086i bk4: 1980a 1038170i bk5: 2016a 1039260i bk6: 2320a 1034827i bk7: 2166a 1037432i bk8: 2558a 1028762i bk9: 2596a 1029154i bk10: 2590a 1026496i bk11: 2544a 1026880i bk12: 1724a 1043653i bk13: 1862a 1043572i bk14: 1672a 1046342i bk15: 1782a 1046634i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.12744
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1062077 n_nop=1005311 n_act=9367 n_pre=9351 n_req=19860 n_rd=33876 n_write=4172 bw_util=0.07165
n_activity=362496 dram_eff=0.2099
bk0: 1898a 1046102i bk1: 1762a 1046910i bk2: 1914a 1043442i bk3: 1824a 1044378i bk4: 2110a 1036396i bk5: 1984a 1037504i bk6: 2382a 1034675i bk7: 2298a 1035330i bk8: 2718a 1025679i bk9: 2562a 1027818i bk10: 2622a 1025265i bk11: 2578a 1026094i bk12: 1882a 1041302i bk13: 1732a 1045507i bk14: 1776a 1045598i bk15: 1834a 1046186i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.154844
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1062077 n_nop=1006700 n_act=9122 n_pre=9106 n_req=19407 n_rd=32972 n_write=4177 bw_util=0.06996
n_activity=356766 dram_eff=0.2083
bk0: 1888a 1046894i bk1: 1538a 1048837i bk2: 1792a 1044256i bk3: 1658a 1045616i bk4: 2104a 1038340i bk5: 2054a 1037976i bk6: 2132a 1037830i bk7: 2222a 1035807i bk8: 2804a 1026905i bk9: 2526a 1028862i bk10: 2618a 1025667i bk11: 2586a 1026261i bk12: 1948a 1041431i bk13: 1690a 1045791i bk14: 1682a 1046631i bk15: 1730a 1046834i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.134243

========= L2 cache stats =========
L2_cache_bank[0]: Access = 84831, Miss = 8700, Miss_rate = 0.103, Pending_hits = 74, Reservation_fails = 429
L2_cache_bank[1]: Access = 85048, Miss = 7933, Miss_rate = 0.093, Pending_hits = 47, Reservation_fails = 422
L2_cache_bank[2]: Access = 84540, Miss = 8284, Miss_rate = 0.098, Pending_hits = 71, Reservation_fails = 114
L2_cache_bank[3]: Access = 86592, Miss = 7722, Miss_rate = 0.089, Pending_hits = 64, Reservation_fails = 1
L2_cache_bank[4]: Access = 85335, Miss = 7944, Miss_rate = 0.093, Pending_hits = 62, Reservation_fails = 515
L2_cache_bank[5]: Access = 89711, Miss = 8515, Miss_rate = 0.095, Pending_hits = 57, Reservation_fails = 728
L2_cache_bank[6]: Access = 84969, Miss = 7962, Miss_rate = 0.094, Pending_hits = 49, Reservation_fails = 1
L2_cache_bank[7]: Access = 87081, Miss = 8250, Miss_rate = 0.095, Pending_hits = 69, Reservation_fails = 1
L2_cache_bank[8]: Access = 84969, Miss = 8651, Miss_rate = 0.102, Pending_hits = 70, Reservation_fails = 276
L2_cache_bank[9]: Access = 87051, Miss = 8287, Miss_rate = 0.095, Pending_hits = 65, Reservation_fails = 451
L2_cache_bank[10]: Access = 85432, Miss = 8484, Miss_rate = 0.099, Pending_hits = 66, Reservation_fails = 1
L2_cache_bank[11]: Access = 87365, Miss = 8002, Miss_rate = 0.092, Pending_hits = 101, Reservation_fails = 0
L2_total_cache_accesses = 1032924
L2_total_cache_misses = 98734
L2_total_cache_miss_rate = 0.0956
L2_total_cache_pending_hits = 795
L2_total_cache_reservation_fails = 2939
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 707573
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 89766
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2183
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 225739
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 748
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8961
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 236
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.319
L2_cache_fill_port_util = 0.041

icnt_total_pkts_mem_to_simt=4222798
icnt_total_pkts_simt_to_mem=1268634
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 36.1878
	minimum = 6
	maximum = 466
Network latency average = 27.8052
	minimum = 6
	maximum = 445
Slowest packet = 1912845
Flit latency average = 18.6972
	minimum = 6
	maximum = 445
Slowest flit = 5033052
Fragmentation average = 0.00335454
	minimum = 0
	maximum = 260
Injected packet rate average = 0.087281
	minimum = 0.0717712 (at node 1)
	maximum = 0.103973 (at node 22)
Accepted packet rate average = 0.087281
	minimum = 0.0717712 (at node 1)
	maximum = 0.103973 (at node 22)
Injected flit rate average = 0.260655
	minimum = 0.0724596 (at node 1)
	maximum = 0.516079 (at node 22)
Accepted flit rate average= 0.260655
	minimum = 0.0939167 (at node 23)
	maximum = 0.462754 (at node 13)
Injected packet length average = 2.98639
Accepted packet length average = 2.98639
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.6595 (11 samples)
	minimum = 6 (11 samples)
	maximum = 286.091 (11 samples)
Network latency average = 22.2507 (11 samples)
	minimum = 6 (11 samples)
	maximum = 217.273 (11 samples)
Flit latency average = 20.4893 (11 samples)
	minimum = 6 (11 samples)
	maximum = 215.818 (11 samples)
Fragmentation average = 0.0176337 (11 samples)
	minimum = 0 (11 samples)
	maximum = 96.0909 (11 samples)
Injected packet rate average = 0.0603268 (11 samples)
	minimum = 0.0431456 (11 samples)
	maximum = 0.140025 (11 samples)
Accepted packet rate average = 0.0603268 (11 samples)
	minimum = 0.0431456 (11 samples)
	maximum = 0.140025 (11 samples)
Injected flit rate average = 0.131428 (11 samples)
	minimum = 0.0631263 (11 samples)
	maximum = 0.275621 (11 samples)
Accepted flit rate average = 0.131428 (11 samples)
	minimum = 0.0700907 (11 samples)
	maximum = 0.338227 (11 samples)
Injected packet size average = 2.1786 (11 samples)
Accepted packet size average = 2.1786 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 29 sec (449 sec)
gpgpu_simulation_rate = 28778 (inst/sec)
gpgpu_simulation_rate = 1792 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,804610)
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,804610)
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,804610)
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,804610)
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,804610)
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,804610)
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,804610)
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,804610)
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,804610)
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,804610)
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,804610)
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,804610)
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,804610)
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,804610)
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,804610)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,804610)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,804610)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,804610)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,804610)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,804610)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,804610)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,804610)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,804610)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,804610)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,804610)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,804610)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,804610)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,804610)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,804610)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,804610)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,804610)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,804610)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,804610)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,804610)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,804610)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,804610)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,804610)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,804610)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,804610)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,804610)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,804610)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,804610)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,804610)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,804610)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,804610)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(3,0,0) tid=(455,0,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(44,0,0) tid=(487,0,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(10,0,0) tid=(327,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (497,804610), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(498,804610)
GPGPU-Sim uArch: cycles simulated: 805110  inst.: 13177590 (ipc=512.3) sim_rate=29283 (inst/sec) elapsed = 0:0:07:30 / Tue Apr 16 16:56:53 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (512,804610), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(513,804610)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (519,804610), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (519,804610), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(520,804610)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(520,804610)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (521,804610), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(522,804610)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (530,804610), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(531,804610)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (531,804610), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(532,804610)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (537,804610), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(538,804610)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (539,804610), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(540,804610)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (542,804610), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(543,804610)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (555,804610), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (555,804610), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(556,804610)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(556,804610)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (567,804610), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(568,804610)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (572,804610), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (572,804610), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(573,804610)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(573,804610)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (581,804610), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(582,804610)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (584,804610), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(585,804610)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (585,804610), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(586,804610)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (590,804610), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (594,804610), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (597,804610), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (597,804610), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (604,804610), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (612,804610), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (614,804610), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (621,804610), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (621,804610), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (625,804610), 2 CTAs running
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(52,0,0) tid=(423,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (631,804610), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (646,804610), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (646,804610), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (656,804610), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (658,804610), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (663,804610), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (667,804610), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (671,804610), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (674,804610), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (676,804610), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (676,804610), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (682,804610), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (686,804610), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (710,804610), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (717,804610), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (725,804610), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (728,804610), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (915,804610), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (943,804610), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (948,804610), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (961,804610), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (966,804610), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (968,804610), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (977,804610), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (977,804610), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (982,804610), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (988,804610), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: cycles simulated: 805610  inst.: 13358998 (ipc=437.6) sim_rate=29620 (inst/sec) elapsed = 0:0:07:31 / Tue Apr 16 16:56:54 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1027,804610), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1035,804610), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1060,804610), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1068,804610), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1077,804610), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1089,804610), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1091,804610), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1105,804610), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 4.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 1106
gpu_sim_insn = 450048
gpu_ipc =     406.9150
gpu_tot_sim_cycle = 805716
gpu_tot_sim_insn = 13371478
gpu_tot_ipc =      16.5958
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 2819644
gpu_stall_icnt2sh    = 6250540
gpu_total_sim_rate=29648

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 773390
	L1I_total_cache_misses = 2058
	L1I_total_cache_miss_rate = 0.0027
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 83519, Miss = 66346, Miss_rate = 0.794, Pending_hits = 5386, Reservation_fails = 582208
	L1D_cache_core[1]: Access = 83227, Miss = 65911, Miss_rate = 0.792, Pending_hits = 5383, Reservation_fails = 578179
	L1D_cache_core[2]: Access = 82351, Miss = 65601, Miss_rate = 0.797, Pending_hits = 5442, Reservation_fails = 579691
	L1D_cache_core[3]: Access = 83477, Miss = 66426, Miss_rate = 0.796, Pending_hits = 5482, Reservation_fails = 580122
	L1D_cache_core[4]: Access = 84001, Miss = 66863, Miss_rate = 0.796, Pending_hits = 5347, Reservation_fails = 589085
	L1D_cache_core[5]: Access = 85818, Miss = 68338, Miss_rate = 0.796, Pending_hits = 5611, Reservation_fails = 586186
	L1D_cache_core[6]: Access = 93984, Miss = 75306, Miss_rate = 0.801, Pending_hits = 5961, Reservation_fails = 620470
	L1D_cache_core[7]: Access = 83574, Miss = 67068, Miss_rate = 0.802, Pending_hits = 5440, Reservation_fails = 584812
	L1D_cache_core[8]: Access = 87192, Miss = 69417, Miss_rate = 0.796, Pending_hits = 5702, Reservation_fails = 594308
	L1D_cache_core[9]: Access = 83137, Miss = 66085, Miss_rate = 0.795, Pending_hits = 5391, Reservation_fails = 577577
	L1D_cache_core[10]: Access = 94596, Miss = 75594, Miss_rate = 0.799, Pending_hits = 5975, Reservation_fails = 622029
	L1D_cache_core[11]: Access = 84759, Miss = 67379, Miss_rate = 0.795, Pending_hits = 5444, Reservation_fails = 588260
	L1D_cache_core[12]: Access = 85737, Miss = 68404, Miss_rate = 0.798, Pending_hits = 5508, Reservation_fails = 587236
	L1D_cache_core[13]: Access = 83819, Miss = 66821, Miss_rate = 0.797, Pending_hits = 5259, Reservation_fails = 588331
	L1D_cache_core[14]: Access = 92735, Miss = 74219, Miss_rate = 0.800, Pending_hits = 6062, Reservation_fails = 612809
	L1D_total_cache_accesses = 1291926
	L1D_total_cache_misses = 1029778
	L1D_total_cache_miss_rate = 0.7971
	L1D_total_cache_pending_hits = 83393
	L1D_total_cache_reservation_fails = 8871303
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.073
L1C_cache:
	L1C_total_cache_accesses = 115207
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 175662
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 83195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 797621
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8185653
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 114727
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3093
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 232157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 685650
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 771332
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2058
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3052, 2526, 3089, 2620, 3011, 2618, 3033, 2592, 3006, 2596, 3043, 2572, 2570, 3017, 2581, 3028, 1605, 1560, 1603, 1601, 1614, 2022, 1627, 2000, 1365, 1784, 1367, 1376, 1391, 1313, 1188, 1391, 1411, 1338, 1398, 1830, 1411, 1411, 1413, 1774, 1376, 1834, 1406, 1391, 1778, 1838, 1365, 1391, 
gpgpu_n_tot_thrd_icount = 44918400
gpgpu_n_tot_w_icount = 1403700
gpgpu_n_stall_shd_mem = 9845063
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 797621
gpgpu_n_mem_write_global = 235448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1801753
gpgpu_n_store_insn = 379778
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1182851
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9841652
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15887638	W0_Idle:2102827	W0_Scoreboard:2519887	W1:196673	W2:180532	W3:193639	W4:170171	W5:126313	W6:73586	W7:43702	W8:19373	W9:7789	W10:4085	W11:1556	W12:1811	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:180768
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6380968 {8:797621,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9426304 {40:235338,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 108476456 {136:797621,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1883584 {8:235448,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 405 
maxdqlatency = 0 
maxmflatency = 1176 
averagemflatency = 381 
max_icnt2mem_latency = 927 
max_icnt2sh_latency = 795597 
mrq_lat_table:81335 	3272 	2314 	7861 	17527 	2922 	667 	183 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	181161 	686745 	165153 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	226179 	69428 	108985 	233485 	270349 	123419 	1329 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	23348 	416498 	336231 	21043 	515 	1 	0 	1 	6 	22 	465 	8694 	22930 	47992 	54732 	61045 	39561 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	232 	1382 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        13        16        50        47        32        32        27        31        49        27        25        50        13        20        19        15 
dram[1]:        17        15        63        57        31        31        30        32        46        28        32        26        15        25        19        12 
dram[2]:        16        13        48        43        31        29        36        27        43        52        51        30        13        14        19        19 
dram[3]:        17        16        52        62        34        29        24        25        45        55        53        45        16        17        10        15 
dram[4]:        17        16        48        47        33        28        29        29        44        57        55        49        10         9        14        15 
dram[5]:        17        16        53        64        33        28        29        29        44        36        45        45        25        19        12        16 
maximum service time to same row:
dram[0]:     32137     26403     30199     22399     25503     20706     32043     29697     21420     23400     20359     23335     22034     23225     14855     12998 
dram[1]:     38934     33809     26665     19997     40408     10927     28008     17603     12664     44966     14757     21989     15917     44410     54712     20772 
dram[2]:     41137     29266     14419     21572     17861     16029     15947     20557     22041     17190     24989     19520     19937     16858     21953     27328 
dram[3]:     33407     30075     16044     36092     20310     14891     22233     14727     29900     16256     11921     27459     26131     29731     22538     29222 
dram[4]:     26519     23349     13566     26819     20320     14848     18369     23422     23196     11202     20838     33512     23763     43827     22955     21363 
dram[5]:     22931     45875     32891     18782     16391     41153     32776     16822     17824     11561     35406     15390     24361     39593     43894     43610 
average row accesses per activate:
dram[0]:  2.229167  2.175481  2.281938  2.175799  2.113464  2.050736  2.098131  1.981191  2.209302  2.102781  2.156909  2.106122  2.185590  2.217290  2.318919  2.115183 
dram[1]:  2.086854  2.390244  2.295711  2.063877  2.261860  1.926621  2.146667  2.072670  2.088942  2.058985  2.089941  2.020882  2.089362  2.076739  2.328841  2.025641 
dram[2]:  2.060096  2.304688  2.187500  2.122699  2.054054  2.000000  2.033926  2.024927  2.050000  2.132500  2.121673  2.126031  2.069606  2.183333  2.343023  2.208543 
dram[3]:  2.281346  2.247423  2.156626  2.405152  1.963434  2.139655  1.877095  2.160684  2.054744  2.098750  1.994104  2.149068  2.093607  2.128035  2.064198  2.314286 
dram[4]:  2.191686  2.148781  2.138833  2.249453  2.027565  1.960000  2.060294  2.133858  2.087719  2.097136  2.105515  2.109489  2.128151  2.276215  2.214464  2.321519 
dram[5]:  2.360000  2.095368  2.154989  2.289099  2.263699  2.079208  2.087894  1.952024  2.202381  2.098113  2.028070  2.064057  2.110204  2.227622  2.134518  2.195431 
average row locality = 116093/54724 = 2.121428
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       963       905       921       852      1141      1013      1135      1063      1385      1291      1373      1131       938       889       858       808 
dram[1]:       889       686       901       837       976       937      1095      1112      1333      1151      1327      1329       917       820       864       869 
dram[2]:       857       885       917       942       981      1066      1066      1205      1243      1316      1255      1362       840       878       806       879 
dram[3]:       746       872       794       895      1009      1027      1160      1083      1279      1298      1295      1272       862       931       836       891 
dram[4]:       949       881       957       912      1073      1007      1191      1149      1359      1281      1311      1289       941       866       888       917 
dram[5]:       944       769       896       829      1069      1043      1066      1111      1402      1263      1309      1293       974       845       841       865 
total reads: 98947
bank skew: 1402/686 = 2.04
chip skew: 16971/16043 = 1.06
number of total write accesses:
dram[0]:         0         0       115       101       256       240       212       201       420       448       469       417        63        60         0         0 
dram[1]:         0         0       116       100       216       192       193       200       405       350       439       413        65        46         0         0 
dram[2]:         0         0        98        96       235       216       193       176       438       390       419       443        52        39         0         0 
dram[3]:         0         0       101       132       226       214       184       181       410       381       396       458        55        33         0         0 
dram[4]:         0         0       106       116       251       218       210       206       426       403       445       445        72        24         0         0 
dram[5]:         0         0       119       137       253       217       193       191       448       405       425       447        60        26         0         0 
total reads: 17146
min_bank_accesses = 0!
chip skew: 3002/2735 = 1.10
average mf latency per bank:
dram[0]:       1476      1740      1479      1668      5034      5883      7872      8873      1921      1925      1759      2168      1796      2006      1790      1970
dram[1]:       1609      2465      1367      1830      5617      7763      8169      9303      1879      2414      1807      2119      1789      2281      1701      2051
dram[2]:       1725      1894      1501      1650      5978      6832      8758      8841      2062      2160      1966      1950      1975      3293      1917      1950
dram[3]:       1889      1911      1666      1623      5790      6896      8062      9496      1999      2203      1982      2043      1944      2009      1844      1824
dram[4]:       1643      1831      1514      1585      5573      7276      7908      8981      1987      2222      1913      2072      1821      2094      1769      1840
dram[5]:       1616      2035      1508      1674      5620      6800      8739      8911      1851      2176      2026      2041      1786      2049      1869      1833
maximum mf latency per bank:
dram[0]:        975       879       879      1037      1122      1065      1042       995      1076      1103       955       926       872      1066      1138       902
dram[1]:        932       910       915       988       995       937       918       975       920       957       851      1022       914       974       872      1037
dram[2]:        867       969       894       914       835      1010       932       969       987       950       928       979       847      1071       885       987
dram[3]:        906       916       882       896      1037       969       940       951      1134      1002      1140       988      1070       922       951      1033
dram[4]:        883      1096       966      1009      1004      1042       939      1176      1167      1013       981      1005      1021       962       949      1104
dram[5]:        935       986       912      1043       985      1021       938      1008       968       968      1014       913       921      1002       945       946

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1063536 n_nop=1007602 n_act=9163 n_pre=9147 n_req=19668 n_rd=33332 n_write=4292 bw_util=0.07075
n_activity=356054 dram_eff=0.2113
bk0: 1926a 1047099i bk1: 1810a 1048438i bk2: 1842a 1045693i bk3: 1704a 1046714i bk4: 2282a 1037352i bk5: 2026a 1038754i bk6: 2270a 1037115i bk7: 2126a 1037213i bk8: 2770a 1028055i bk9: 2582a 1027489i bk10: 2746a 1025857i bk11: 2262a 1029971i bk12: 1876a 1043033i bk13: 1778a 1044948i bk14: 1716a 1048181i bk15: 1616a 1048257i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.155157
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1063536 n_nop=1009740 n_act=8911 n_pre=8895 n_req=18778 n_rd=32086 n_write=3904 bw_util=0.06768
n_activity=353386 dram_eff=0.2037
bk0: 1778a 1048025i bk1: 1372a 1052672i bk2: 1802a 1046799i bk3: 1674a 1046965i bk4: 1952a 1042422i bk5: 1874a 1041011i bk6: 2190a 1039619i bk7: 2224a 1037844i bk8: 2666a 1029682i bk9: 2302a 1033367i bk10: 2654a 1026906i bk11: 2658a 1027303i bk12: 1834a 1043654i bk13: 1640a 1046116i bk14: 1728a 1048380i bk15: 1738a 1047284i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.12529
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1063536 n_nop=1008235 n_act=9138 n_pre=9122 n_req=19293 n_rd=32996 n_write=4045 bw_util=0.06966
n_activity=354361 dram_eff=0.2091
bk0: 1714a 1048463i bk1: 1770a 1048828i bk2: 1834a 1045711i bk3: 1884a 1045167i bk4: 1962a 1039973i bk5: 2132a 1037790i bk6: 2132a 1037864i bk7: 2410a 1035710i bk8: 2486a 1029517i bk9: 2632a 1029676i bk10: 2510a 1028629i bk11: 2724a 1025402i bk12: 1680a 1044866i bk13: 1756a 1045928i bk14: 1612a 1048985i bk15: 1758a 1047570i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.150491
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1063536 n_nop=1009009 n_act=9023 n_pre=9007 n_req=19021 n_rd=32500 n_write=3997 bw_util=0.06863
n_activity=350378 dram_eff=0.2083
bk0: 1492a 1051185i bk1: 1744a 1048975i bk2: 1588a 1047933i bk3: 1790a 1046545i bk4: 2018a 1039528i bk5: 2054a 1040537i bk6: 2320a 1036286i bk7: 2166a 1038891i bk8: 2558a 1030221i bk9: 2596a 1030613i bk10: 2590a 1027955i bk11: 2544a 1028339i bk12: 1724a 1045112i bk13: 1862a 1045031i bk14: 1672a 1047801i bk15: 1782a 1048093i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.127863
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1063536 n_nop=1006704 n_act=9367 n_pre=9351 n_req=19893 n_rd=33942 n_write=4172 bw_util=0.07167
n_activity=362746 dram_eff=0.2101
bk0: 1898a 1047561i bk1: 1762a 1048369i bk2: 1914a 1044901i bk3: 1824a 1045837i bk4: 2146a 1037759i bk5: 2014a 1038812i bk6: 2382a 1036134i bk7: 2298a 1036789i bk8: 2718a 1027138i bk9: 2562a 1029277i bk10: 2622a 1026724i bk11: 2578a 1027553i bk12: 1882a 1042761i bk13: 1732a 1046966i bk14: 1776a 1047057i bk15: 1834a 1047645i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.154985
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1063536 n_nop=1008093 n_act=9122 n_pre=9106 n_req=19440 n_rd=33038 n_write=4177 bw_util=0.06998
n_activity=357049 dram_eff=0.2085
bk0: 1888a 1048353i bk1: 1538a 1050296i bk2: 1792a 1045715i bk3: 1658a 1047075i bk4: 2138a 1039704i bk5: 2086a 1039299i bk6: 2132a 1039289i bk7: 2222a 1037266i bk8: 2804a 1028364i bk9: 2526a 1030321i bk10: 2618a 1027126i bk11: 2586a 1027720i bk12: 1948a 1042890i bk13: 1690a 1047250i bk14: 1682a 1048090i bk15: 1730a 1048293i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.134337

========= L2 cache stats =========
L2_cache_bank[0]: Access = 84851, Miss = 8714, Miss_rate = 0.103, Pending_hits = 74, Reservation_fails = 429
L2_cache_bank[1]: Access = 85070, Miss = 7952, Miss_rate = 0.093, Pending_hits = 47, Reservation_fails = 422
L2_cache_bank[2]: Access = 84560, Miss = 8302, Miss_rate = 0.098, Pending_hits = 71, Reservation_fails = 114
L2_cache_bank[3]: Access = 86612, Miss = 7741, Miss_rate = 0.089, Pending_hits = 64, Reservation_fails = 1
L2_cache_bank[4]: Access = 85357, Miss = 7965, Miss_rate = 0.093, Pending_hits = 62, Reservation_fails = 515
L2_cache_bank[5]: Access = 89731, Miss = 8533, Miss_rate = 0.095, Pending_hits = 57, Reservation_fails = 728
L2_cache_bank[6]: Access = 84991, Miss = 7981, Miss_rate = 0.094, Pending_hits = 49, Reservation_fails = 1
L2_cache_bank[7]: Access = 87101, Miss = 8269, Miss_rate = 0.095, Pending_hits = 69, Reservation_fails = 1
L2_cache_bank[8]: Access = 84991, Miss = 8669, Miss_rate = 0.102, Pending_hits = 70, Reservation_fails = 276
L2_cache_bank[9]: Access = 87071, Miss = 8302, Miss_rate = 0.095, Pending_hits = 65, Reservation_fails = 451
L2_cache_bank[10]: Access = 85454, Miss = 8501, Miss_rate = 0.099, Pending_hits = 66, Reservation_fails = 1
L2_cache_bank[11]: Access = 87385, Miss = 8018, Miss_rate = 0.092, Pending_hits = 101, Reservation_fails = 0
L2_total_cache_accesses = 1033174
L2_total_cache_misses = 98947
L2_total_cache_miss_rate = 0.0958
L2_total_cache_pending_hits = 795
L2_total_cache_reservation_fails = 2939
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 707610
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 89979
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2183
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 225739
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 748
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8961
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 236
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.319
L2_cache_fill_port_util = 0.041

icnt_total_pkts_mem_to_simt=4224048
icnt_total_pkts_simt_to_mem=1268884
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.702
	minimum = 6
	maximum = 42
Network latency average = 9.89
	minimum = 6
	maximum = 33
Slowest packet = 2066091
Flit latency average = 8.55133
	minimum = 6
	maximum = 29
Slowest flit = 5492147
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0167437
	minimum = 0.0108499 (at node 1)
	maximum = 0.0198915 (at node 16)
Accepted packet rate average = 0.0167437
	minimum = 0.0108499 (at node 1)
	maximum = 0.0198915 (at node 16)
Injected flit rate average = 0.0502311
	minimum = 0.0108499 (at node 1)
	maximum = 0.0994575 (at node 16)
Accepted flit rate average= 0.0502311
	minimum = 0.0180832 (at node 15)
	maximum = 0.0904159 (at node 0)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.663 (12 samples)
	minimum = 6 (12 samples)
	maximum = 265.75 (12 samples)
Network latency average = 21.2206 (12 samples)
	minimum = 6 (12 samples)
	maximum = 201.917 (12 samples)
Flit latency average = 19.4945 (12 samples)
	minimum = 6 (12 samples)
	maximum = 200.25 (12 samples)
Fragmentation average = 0.0161642 (12 samples)
	minimum = 0 (12 samples)
	maximum = 88.0833 (12 samples)
Injected packet rate average = 0.0566949 (12 samples)
	minimum = 0.0404542 (12 samples)
	maximum = 0.130014 (12 samples)
Accepted packet rate average = 0.0566949 (12 samples)
	minimum = 0.0404542 (12 samples)
	maximum = 0.130014 (12 samples)
Injected flit rate average = 0.124661 (12 samples)
	minimum = 0.05877 (12 samples)
	maximum = 0.26094 (12 samples)
Accepted flit rate average = 0.124661 (12 samples)
	minimum = 0.0657567 (12 samples)
	maximum = 0.317576 (12 samples)
Injected packet size average = 2.19881 (12 samples)
Accepted packet size average = 2.19881 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 31 sec (451 sec)
gpgpu_simulation_rate = 29648 (inst/sec)
gpgpu_simulation_rate = 1786 (cycle/sec)
Kernel Executed 6 times
Result stored in result.txt
