

================================================================
== Vivado HLS Report for 'conv_2d_cl_1'
================================================================
* Date:           Wed Apr 10 00:28:07 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2LV-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.967 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-------+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval    | Pipeline|
    |   min   |   max   |    min    |    max   |  min  |   max  |   Type  |
    +---------+---------+-----------+----------+-------+--------+---------+
    |    12289|   462849| 61.445 us | 2.314 ms |  12289|  462849|   none  |
    +---------+---------+-----------+----------+-------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                   |                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |              Instance             |         Module         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_compute_output_buffe_1_fu_227  |compute_output_buffe_1  |        1|      111| 5.000 ns | 0.555 us |    1|  111|   none  |
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |    12288|   462848|  3 ~ 113 |          -|          -|  4096|    no    |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      39|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        0|      1|    1530|    1467|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     111|    -|
|Register         |        -|      -|      80|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      1|    1610|    1617|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------+---------+-------+------+------+-----+
    |              Instance             |         Module         | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-----------------------------------+------------------------+---------+-------+------+------+-----+
    |grp_compute_output_buffe_1_fu_227  |compute_output_buffe_1  |        0|      1|  1530|  1467|    0|
    +-----------------------------------+------------------------+---------+-------+------+------+-----+
    |Total                              |                        |        0|      1|  1530|  1467|    0|
    +-----------------------------------+------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln79_fu_326_p2        |     +    |      0|  0|  20|          13|           1|
    |ap_block_state2           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op16  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln79_fu_320_p2       |   icmp   |      0|  0|  13|          13|          14|
    |ap_block_state1           |    or    |      0|  0|   2|           1|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|  39|          29|          18|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  21|          4|    1|          4|
    |ap_done                 |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n   |   9|          2|    1|          2|
    |indvar_flatten_reg_216  |   9|          2|   13|         26|
    |real_start              |   9|          2|    1|          2|
    |res_V_data_0_V_write    |   9|          2|    1|          2|
    |res_V_data_1_V_write    |   9|          2|    1|          2|
    |res_V_data_2_V_write    |   9|          2|    1|          2|
    |res_V_data_3_V_write    |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 111|         24|   23|         48|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |add_ln79_reg_350                                |  13|   0|   13|          0|
    |ap_CS_fsm                                       |   3|   0|    3|          0|
    |ap_done_reg                                     |   1|   0|    1|          0|
    |grp_compute_output_buffe_1_fu_227_ap_start_reg  |   1|   0|    1|          0|
    |indvar_flatten_reg_216                          |  13|   0|   13|          0|
    |start_once_reg                                  |   1|   0|    1|          0|
    |tmp_data_0_V_reg_355                            |  16|   0|   16|          0|
    |tmp_data_1_V_reg_360                            |  16|   0|   16|          0|
    |tmp_data_2_V_reg_365                            |  16|   0|   16|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           |  80|   0|   80|          0|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   conv_2d_cl.1  | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   conv_2d_cl.1  | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   conv_2d_cl.1  | return value |
|start_full_n             |  in |    1| ap_ctrl_hs |   conv_2d_cl.1  | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   conv_2d_cl.1  | return value |
|ap_continue              |  in |    1| ap_ctrl_hs |   conv_2d_cl.1  | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   conv_2d_cl.1  | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   conv_2d_cl.1  | return value |
|start_out                | out |    1| ap_ctrl_hs |   conv_2d_cl.1  | return value |
|start_write              | out |    1| ap_ctrl_hs |   conv_2d_cl.1  | return value |
|data_V_data_0_V_dout     |  in |   16|   ap_fifo  | data_V_data_0_V |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  | data_V_data_0_V |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  | data_V_data_0_V |    pointer   |
|data_V_data_1_V_dout     |  in |   16|   ap_fifo  | data_V_data_1_V |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  | data_V_data_1_V |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  | data_V_data_1_V |    pointer   |
|data_V_data_2_V_dout     |  in |   16|   ap_fifo  | data_V_data_2_V |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  | data_V_data_2_V |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  | data_V_data_2_V |    pointer   |
|res_V_data_0_V_din       | out |   16|   ap_fifo  |  res_V_data_0_V |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |  res_V_data_0_V |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |  res_V_data_0_V |    pointer   |
|res_V_data_1_V_din       | out |   16|   ap_fifo  |  res_V_data_1_V |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |  res_V_data_1_V |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |  res_V_data_1_V |    pointer   |
|res_V_data_2_V_din       | out |   16|   ap_fifo  |  res_V_data_2_V |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |  res_V_data_2_V |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |  res_V_data_2_V |    pointer   |
|res_V_data_3_V_din       | out |   16|   ap_fifo  |  res_V_data_3_V |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |  res_V_data_3_V |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |  res_V_data_3_V |    pointer   |
+-------------------------+-----+-----+------------+-----------------+--------------+

