Quartus Prime Archive log --	C:/hristo/git/de0_nano_fpga/designs/tutorial/third/sockit_test_hps.qarlog

Archive:	C:/hristo/git/de0_nano_fpga/designs/tutorial/third/sockit_test_hps.qar
Date:		Thu Jan 05 16:06:57 2017
Quartus Prime		16.0.0 Build 211 04/27/2016 SJ Lite Edition

	=========== Files Selected: ===========
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/HPS_CONTROL_FPGA_LED.jdi
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/HPS_CONTROL_FPGA_LED.qsf
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/HPS_CONTROL_FPGA_LED.rbf
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/HPS_CONTROL_FPGA_LED.sld
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/HPS_CONTROL_FPGA_LED.sof
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/HPS_CONTROL_FPGA_LED_assignment_defaults.qdf
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/hps_control_fpga_led.v
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/pass_data_hw.tcl
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/rtl/blinker.v
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/rtl/delay_ctrl.v
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/rtl/oneshot.v
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system.qsys
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system.sopcinfo
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/soc_system.cmp
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/soc_system.debuginfo
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/soc_system.qip
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/soc_system.regmap
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/soc_system.v
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/soc_system_hps_0_hps.svd
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/altera_default_burst_converter.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/altera_incr_burst_converter.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/altera_jtag_sld_node.v
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/altera_jtag_streaming.v
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/altera_merlin_master_agent.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/altera_merlin_master_translator.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/altera_reset_controller.sdc
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/altera_reset_controller.v
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/altera_reset_synchronizer.v
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/hps.pre.xml
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/hps_AC_ROM.hex
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/hps_inst_ROM.hex
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/hps_sdram.v
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/hps_sdram_p0.ppf
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/hps_sdram_p0.sdc
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/hps_sdram_p0.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/hps_sdram_p0_parameters.tcl
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/hps_sdram_p0_pin_assignments.tcl
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/hps_sdram_p0_pin_map.tcl
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/hps_sdram_p0_report_timing.tcl
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/hps_sdram_p0_reset.v
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/hps_sdram_p0_timing.tcl
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/hps_sdram_pll.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/pass_data.v
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/sequencer/alt_types.pre.h
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/sequencer/emif.pre.xml
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/sequencer/sdram_io.pre.h
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/sequencer/sequencer.pre.c
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/sequencer/sequencer.pre.h
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/sequencer/sequencer_auto.pre.h
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/sequencer/sequencer_defines.pre.h
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/sequencer/system.pre.h
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/sequencer/tclrpt.pre.c
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/sequencer/tclrpt.pre.h
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/soc_system_fpga_only_master.v
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/soc_system_fpga_only_master_p2b_adapter.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/soc_system_hps_0.v
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/soc_system_irq_mapper.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/soc_system_jtag_uart.v
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/soc_system_my_lw_onchip_memory_0.v
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/soc_system/synthesis/submodules/soc_system_sysid_qsys.v
C:/hristo/git/de0_nano_fpga/designs/tutorial/third/sockit_test_hps.qpf
	======= Total: 139 files to archive =======

	================ Status: ===============
All files archived successfully.
