<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=utf-8" http-equiv="Content-Type"/><link href="insn.css" rel="stylesheet" type="text/css"/><meta content="iform.xsl" name="generator"/><title>BR -- A64</title></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old"><a href="../../ISA_v82A_A64_xml_00bet3.1/xhtml/br.html">ISA_v82A_A64_xml_00bet3.1 (old)</a></td><td class="explain">htmldiff from-ISA_v82A_A64_xml_00bet3.1</td><td class="new"><a href="../xhtml/br.html">(new) ISA_v82A_A64_xml_00bet3.1_OPT</a></td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">BR</h2><p id="desc"><p class="aml">Branch to Register branches unconditionally to an address in a register, with a hint that this is not a subroutine return.</p></p><p class="desc"></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="l">0</td><td class="r">0</td><td class="l">0</td><td class="r">0</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td></tr><tr class="secondrow"><td colspan="7"></td><td colspan="2"></td><td class="droppedname" colspan="2">op</td><td colspan="5"></td><td colspan="6"></td><td colspan="5"></td><td colspan="5"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Integer</h4><p class="asm-code"><a id="BR_64_branch_reg" name="BR_64_branch_reg">BR  <a href="#xn" title="64-bit general-purpose register holding address to be branched to (field &quot;Rn&quot;)">&lt;Xn></a></a></p></div><p class="pseudocode">integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);<a href="shared_pseudocode.html#BranchType" title="enumeration BranchType {BranchType_CALL, BranchType_ERET, BranchType_DBGEXIT, BranchType_RET, BranchType_JMP, BranchType_EXCEPTION, BranchType_UNKNOWN}"><del>BranchType</del></a><del> branch_type;

case op of
    when '00' branch_type = </del><a href="shared_pseudocode.html#BranchType_JMP" title="enumeration BranchType {BranchType_CALL, BranchType_ERET, BranchType_DBGEXIT, BranchType_RET, BranchType_JMP, BranchType_EXCEPTION, BranchType_UNKNOWN}"><del>BranchType_JMP</del></a><del>;
    when '01' branch_type = </del><a href="shared_pseudocode.html#BranchType_CALL" title="enumeration BranchType {BranchType_CALL, BranchType_ERET, BranchType_DBGEXIT, BranchType_RET, BranchType_JMP, BranchType_EXCEPTION, BranchType_UNKNOWN}"><del>BranchType_CALL</del></a><del>;
    when '10' branch_type = </del><a href="shared_pseudocode.html#BranchType_RET" title="enumeration BranchType {BranchType_CALL, BranchType_ERET, BranchType_DBGEXIT, BranchType_RET, BranchType_JMP, BranchType_EXCEPTION, BranchType_UNKNOWN}"><del>BranchType_RET</del></a><del>;
    otherwise </del><a href="shared_pseudocode.html#impl-shared.UnallocatedEncoding.0" title="function: UnallocatedEncoding()"><del>UnallocatedEncoding</del></a><del>();</del></p><p class="encoding-notes"></p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xn></td><td><a id="xn" name="xn"><p class="aml">Is the 64-bit name of the general-purpose register holding the address to be branched to, encoded in the "Rn" field.</p></a></td></tr></table></div><p class="syntax-notes"></p><div class="ps" psname="commonps"><a id="commonps" name="commonps"></a><h3 class="pseudocode">Operation</h3><p class="pseudocode">bits(64) target = <a href="shared_pseudocode.html#impl-aarch64.X.read.1" title="accessor: bits(width) X[integer n]">X</a><ins>[n];</ins><del>[n];

if branch_type ==</del>

<a href="shared_pseudocode.html#BranchType_CALL" title="enumeration BranchType {BranchType_CALL, BranchType_ERET, BranchType_DBGEXIT, BranchType_RET, BranchType_JMP, BranchType_EXCEPTION, BranchType_UNKNOWN}"><del>BranchType_CALL</del></a><del> then </del><a href="shared_pseudocode.html#impl-aarch64.X.write.1" title="accessor: X[integer n] = bits(width) value"><del>X</del></a><del>[30] = </del><a href="shared_pseudocode.html#impl-aarch64.PC.read.0" title="accessor: bits(64) PC[]"><del>PC</del></a><del>[] + 4;
</del><a href="shared_pseudocode.html#impl-shared.BranchTo.2" title="function: BranchTo(bits(N) target, BranchType branch_type)">BranchTo</a><ins>(target, </ins><a href="shared_pseudocode.html#BranchType_JMP" title="enumeration BranchType {BranchType_CALL, BranchType_ERET, BranchType_DBGEXIT, BranchType_RET, BranchType_JMP, BranchType_EXCEPTION, BranchType_UNKNOWN}"><ins>BranchType_JMP</ins></a><ins>);</ins><del>(target, branch_type);</del></p></div><hr/><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v25.07, AdvSIMD v23.0, pseudocode v31.3
    </p><p class="copyconf">
      Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved.
      This document is Confidential.
    </p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old"><a href="../../ISA_v82A_A64_xml_00bet3.1/xhtml/br.html">ISA_v82A_A64_xml_00bet3.1 (old)</a></td><td class="explain">htmldiff from-ISA_v82A_A64_xml_00bet3.1</td><td class="new"><a href="../xhtml/br.html">(new) ISA_v82A_A64_xml_00bet3.1_OPT</a></td></tr></tbody></table></div></body></html>