<def f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='1107' ll='1109' type='bool llvm::MachineRegisterInfo::defusechain_instr_iterator::operator!=(const defusechain_instr_iterator&lt;Uses, Defs, SkipDebug, ByOperand, ByInstr, ByBundle&gt; &amp; x) const'/>
<use f='llvm/llvm/lib/CodeGen/CalcSpillWeights.cpp' l='207' u='c' c='_ZN4llvm14VirtRegAuxInfo16weightCalcHelperERNS_12LiveIntervalEPNS_9SlotIndexES4_'/>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='292' u='c' c='_ZN12_GLOBAL__N_113InlineSpiller9isSnippetERKN4llvm12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='331' u='c' c='_ZN12_GLOBAL__N_113InlineSpiller18collectRegsToSpillEv'/>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='460' u='c' c='_ZN12_GLOBAL__N_113InlineSpiller24eliminateRedundantSpillsERN4llvm12LiveIntervalEPNS1_6VNInfoE'/>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='660' u='c' c='_ZN12_GLOBAL__N_113InlineSpiller16reMaterializeAllEv'/>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='979' u='c' c='_ZN12_GLOBAL__N_113InlineSpiller15spillAroundUsesEj'/>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='1105' u='c' c='_ZN12_GLOBAL__N_113InlineSpiller8spillAllEv'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='734' u='c' c='_ZN4llvm17SwingSchedulerDAG20updatePhiDependencesEv'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='2723' u='c' c='_ZN4llvm17SwingSchedulerDAG14splitLifetimesEPNS_17MachineBasicBlockERNS_15SmallVectorImplIS2_EERNS_10SMScheduleE'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='414' u='c' c='_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='542' u='c' c='_ZNK4llvm19MachineRegisterInfo27markUsesInDebugValueAsUndefEj'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBase.cpp' l='121' u='c' c='_ZN4llvm12RegAllocBase16allocatePhysRegsEv'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1666' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer17updateRegDefsUsesEjjj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp' l='614' u='c' c='_ZN4llvm16SelectionDAGISel20runOnMachineFunctionERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp' l='244' u='c' c='_ZNK12_GLOBAL__N_120AArch64AdvSIMDScalar23isProfitableToTransformERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600OptimizeVectorRegisters.cpp' l='236' u='c' c='_ZNK12_GLOBAL__N_119R600VectorRegMerger13RebuildVectorEPNS_10RegSeqInfoEPKS1_RKSt6vectorISt4pairIjjESaIS7_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600OptimizeVectorRegisters.cpp' l='284' u='c' c='_ZNK12_GLOBAL__N_119R600VectorRegMerger20areAllUsesSwizzeableEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600OptimizeVectorRegisters.cpp' l='356' u='c' c='_ZN12_GLOBAL__N_119R600VectorRegMerger20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='978' u='c' c='_ZL19hasOneNonDBGUseInstRKN4llvm19MachineRegisterInfoEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='314' u='c' c='_ZL12isDefBetweenjN4llvm9SlotIndexES0_PKNS_19MachineRegisterInfoEPKNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='2780' u='c' c='_ZNK4llvm16ARMBaseInstrInfo20optimizeCompareInstrERNS_12MachineInstrEjjiiPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp' l='1455' u='c' c='_ZNK12_GLOBAL__N_120HexagonHardwareLoops27loopCountMayWrapOrUnderFlowEPKN4llvm14MachineOperandES4_PNS1_17MachineBasicBlockEPNS1_11MachineLoopERSt3mapI6700881'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='1706' u='c' c='_ZNK4llvm12PPCInstrInfo20optimizeCompareInstrERNS_12MachineInstrEjjiiPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='1732' u='c' c='_ZNK4llvm12PPCInstrInfo20optimizeCompareInstrERNS_12MachineInstrEjjiiPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='1884' u='c' c='_ZNK4llvm12PPCInstrInfo20optimizeCompareInstrERNS_12MachineInstrEjjiiPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86CmovConversion.cpp' l='538' u='c' c='_ZN12_GLOBAL__N_120X86CmovConverterPass32checkForProfitableCmovCandidatesEN4llvm8ArrayRefIPNS1_17MachineBasicBlockEEERNS1_11SmallVectorINS6_IPNS1_12Ma287040'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='466' u='c' c='_ZL12regIsPICBasejRKN4llvm19MachineRegisterInfoE'/>
