Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Dec 26 20:30:56 2019
| Host         : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing -max_paths 10 -file ./report/network_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.895ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.816ns  (logic 3.252ns (36.888%)  route 5.564ns (63.112%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1968, unset)         0.973     0.973    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X2Y18         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_5/DOADO[0]
                         net (fo=8, routed)           2.866     6.293    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/q0[10]
    SLICE_X59Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.417 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/buffer_01_fu_70[15]_i_10/O
                         net (fo=1, routed)           0.000     6.417    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/buffer_01_fu_70[15]_i_10_n_5
    SLICE_X59Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.967 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/buffer_01_fu_70_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           1.361     8.328    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/CO[0]
    SLICE_X39Y58         LUT4 (Prop_lut4_I3_O)        0.124     8.452 r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70[15]_i_1/O
                         net (fo=16, routed)          1.337     9.789    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70
    SLICE_X59Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1968, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/ap_clk
    SLICE_X59Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X59Y64         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70_reg[10]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -9.789    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.895ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.816ns  (logic 3.252ns (36.888%)  route 5.564ns (63.112%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1968, unset)         0.973     0.973    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X2Y18         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_5/DOADO[0]
                         net (fo=8, routed)           2.866     6.293    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/q0[10]
    SLICE_X59Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.417 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/buffer_01_fu_70[15]_i_10/O
                         net (fo=1, routed)           0.000     6.417    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/buffer_01_fu_70[15]_i_10_n_5
    SLICE_X59Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.967 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/buffer_01_fu_70_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           1.361     8.328    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/CO[0]
    SLICE_X39Y58         LUT4 (Prop_lut4_I3_O)        0.124     8.452 r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70[15]_i_1/O
                         net (fo=16, routed)          1.337     9.789    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70
    SLICE_X59Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1968, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/ap_clk
    SLICE_X59Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70_reg[12]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X59Y64         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70_reg[12]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -9.789    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.895ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.816ns  (logic 3.252ns (36.888%)  route 5.564ns (63.112%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1968, unset)         0.973     0.973    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X2Y18         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_5/DOADO[0]
                         net (fo=8, routed)           2.866     6.293    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/q0[10]
    SLICE_X59Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.417 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/buffer_01_fu_70[15]_i_10/O
                         net (fo=1, routed)           0.000     6.417    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/buffer_01_fu_70[15]_i_10_n_5
    SLICE_X59Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.967 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/buffer_01_fu_70_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           1.361     8.328    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/CO[0]
    SLICE_X39Y58         LUT4 (Prop_lut4_I3_O)        0.124     8.452 r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70[15]_i_1/O
                         net (fo=16, routed)          1.337     9.789    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70
    SLICE_X59Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1968, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/ap_clk
    SLICE_X59Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70_reg[13]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X59Y64         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70_reg[13]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -9.789    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.895ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.816ns  (logic 3.252ns (36.888%)  route 5.564ns (63.112%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1968, unset)         0.973     0.973    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X2Y18         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_5/DOADO[0]
                         net (fo=8, routed)           2.866     6.293    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/q0[10]
    SLICE_X59Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.417 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/buffer_01_fu_70[15]_i_10/O
                         net (fo=1, routed)           0.000     6.417    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/buffer_01_fu_70[15]_i_10_n_5
    SLICE_X59Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.967 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/buffer_01_fu_70_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           1.361     8.328    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/CO[0]
    SLICE_X39Y58         LUT4 (Prop_lut4_I3_O)        0.124     8.452 r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70[15]_i_1/O
                         net (fo=16, routed)          1.337     9.789    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70
    SLICE_X59Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1968, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/ap_clk
    SLICE_X59Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70_reg[14]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X59Y64         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70_reg[14]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -9.789    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.923ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.824ns  (logic 3.252ns (36.855%)  route 5.572ns (63.145%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1968, unset)         0.973     0.973    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X2Y18         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_5/DOADO[0]
                         net (fo=8, routed)           2.866     6.293    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/q0[10]
    SLICE_X59Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.417 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/buffer_01_fu_70[15]_i_10/O
                         net (fo=1, routed)           0.000     6.417    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/buffer_01_fu_70[15]_i_10_n_5
    SLICE_X59Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.967 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/buffer_01_fu_70_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           1.361     8.328    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/CO[0]
    SLICE_X39Y58         LUT4 (Prop_lut4_I3_O)        0.124     8.452 r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70[15]_i_1/O
                         net (fo=16, routed)          1.345     9.797    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70
    SLICE_X58Y63         FDRE                                         r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1968, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/ap_clk
    SLICE_X58Y63         FDRE                                         r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X58Y63         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70_reg[6]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -9.797    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.923ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.824ns  (logic 3.252ns (36.855%)  route 5.572ns (63.145%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1968, unset)         0.973     0.973    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X2Y18         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_5/DOADO[0]
                         net (fo=8, routed)           2.866     6.293    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/q0[10]
    SLICE_X59Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.417 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/buffer_01_fu_70[15]_i_10/O
                         net (fo=1, routed)           0.000     6.417    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/buffer_01_fu_70[15]_i_10_n_5
    SLICE_X59Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.967 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/buffer_01_fu_70_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           1.361     8.328    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/CO[0]
    SLICE_X39Y58         LUT4 (Prop_lut4_I3_O)        0.124     8.452 r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70[15]_i_1/O
                         net (fo=16, routed)          1.345     9.797    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70
    SLICE_X58Y63         FDRE                                         r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1968, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/ap_clk
    SLICE_X58Y63         FDRE                                         r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X58Y63         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70_reg[8]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -9.797    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.923ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.824ns  (logic 3.252ns (36.855%)  route 5.572ns (63.145%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1968, unset)         0.973     0.973    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X2Y18         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_5/DOADO[0]
                         net (fo=8, routed)           2.866     6.293    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/q0[10]
    SLICE_X59Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.417 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/buffer_01_fu_70[15]_i_10/O
                         net (fo=1, routed)           0.000     6.417    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/buffer_01_fu_70[15]_i_10_n_5
    SLICE_X59Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.967 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/buffer_01_fu_70_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           1.361     8.328    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/CO[0]
    SLICE_X39Y58         LUT4 (Prop_lut4_I3_O)        0.124     8.452 r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70[15]_i_1/O
                         net (fo=16, routed)          1.345     9.797    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70
    SLICE_X58Y63         FDRE                                         r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1968, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/ap_clk
    SLICE_X58Y63         FDRE                                         r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70_reg[9]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X58Y63         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70_reg[9]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -9.797    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.756ns  (logic 3.252ns (37.141%)  route 5.504ns (62.859%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1968, unset)         0.973     0.973    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X2Y18         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_5/DOADO[0]
                         net (fo=8, routed)           2.866     6.293    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/q0[10]
    SLICE_X59Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.417 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/buffer_01_fu_70[15]_i_10/O
                         net (fo=1, routed)           0.000     6.417    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/buffer_01_fu_70[15]_i_10_n_5
    SLICE_X59Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.967 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/buffer_01_fu_70_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           1.361     8.328    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/CO[0]
    SLICE_X39Y58         LUT4 (Prop_lut4_I3_O)        0.124     8.452 r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70[15]_i_1/O
                         net (fo=16, routed)          1.277     9.729    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70
    SLICE_X59Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1968, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/ap_clk
    SLICE_X59Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70_reg[11]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X59Y62         FDRE (Setup_fdre_C_CE)      -0.205    10.684    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70_reg[11]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                          -9.729    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             1.063ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.684ns  (logic 3.252ns (37.449%)  route 5.432ns (62.551%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1968, unset)         0.973     0.973    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X2Y18         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_5/DOADO[0]
                         net (fo=8, routed)           2.866     6.293    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/q0[10]
    SLICE_X59Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.417 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/buffer_01_fu_70[15]_i_10/O
                         net (fo=1, routed)           0.000     6.417    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/buffer_01_fu_70[15]_i_10_n_5
    SLICE_X59Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.967 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/buffer_01_fu_70_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           1.361     8.328    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/CO[0]
    SLICE_X39Y58         LUT4 (Prop_lut4_I3_O)        0.124     8.452 r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70[15]_i_1/O
                         net (fo=16, routed)          1.205     9.657    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70
    SLICE_X58Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1968, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/ap_clk
    SLICE_X58Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70_reg[15]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X58Y62         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70_reg[15]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -9.657    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.063ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.684ns  (logic 3.252ns (37.449%)  route 5.432ns (62.551%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1968, unset)         0.973     0.973    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X2Y18         RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     3.427 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_5/DOADO[0]
                         net (fo=8, routed)           2.866     6.293    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/q0[10]
    SLICE_X59Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.417 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/buffer_01_fu_70[15]_i_10/O
                         net (fo=1, routed)           0.000     6.417    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/buffer_01_fu_70[15]_i_10_n_5
    SLICE_X59Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.967 r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_A_ram_U/buffer_01_fu_70_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           1.361     8.328    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/CO[0]
    SLICE_X39Y58         LUT4 (Prop_lut4_I3_O)        0.124     8.452 r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70[15]_i_1/O
                         net (fo=16, routed)          1.205     9.657    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70
    SLICE_X58Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1968, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/ap_clk
    SLICE_X58Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X58Y62         FDRE (Setup_fdre_C_CE)      -0.169    10.720    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_509/buffer_01_fu_70_reg[1]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -9.657    
  -------------------------------------------------------------------
                         slack                                  1.063    




