# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do SevenSegmentDecoding_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {F:/Uppsala/VHDL/VHDL/VHDL/Lab5/SevenSegmentDecoding/SevenSegmentDecoding.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package sevenseg
# -- Compiling package body sevenseg
# -- Loading package sevenseg
# -- Loading package sevenseg
# -- Compiling entity SevenSegmentDecoding
# -- Compiling architecture rtl of SevenSegmentDecoding
# 
vcom -reportprogress 300 -work work F:/Uppsala/VHDL/VHDL/VHDL/Lab5/SevenSegmentDecoding/simulation/modelsim/SevenSegmentDecoding.vht
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SevenSegmentDecoding_vhd_tst
# -- Compiling architecture SevenSegmentDecoding_arch of SevenSegmentDecoding_vhd_tst
# ** Error: F:/Uppsala/VHDL/VHDL/VHDL/Lab5/SevenSegmentDecoding/simulation/modelsim/SevenSegmentDecoding.vht(73): Enumeration literal '0' is not of type std.STANDARD.INTEGER.
# ** Error: F:/Uppsala/VHDL/VHDL/VHDL/Lab5/SevenSegmentDecoding/simulation/modelsim/SevenSegmentDecoding.vht(101): No feasible entries for infix operator "+".
# ** Error: F:/Uppsala/VHDL/VHDL/VHDL/Lab5/SevenSegmentDecoding/simulation/modelsim/SevenSegmentDecoding.vht(101): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: F:/Uppsala/VHDL/VHDL/VHDL/Lab5/SevenSegmentDecoding/simulation/modelsim/SevenSegmentDecoding.vht(106): VHDL Compiler exiting
vcom -reportprogress 300 -work work F:/Uppsala/VHDL/VHDL/VHDL/Lab5/SevenSegmentDecoding/simulation/modelsim/SevenSegmentDecoding.vht
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SevenSegmentDecoding_vhd_tst
# -- Compiling architecture SevenSegmentDecoding_arch of SevenSegmentDecoding_vhd_tst
# ** Error: F:/Uppsala/VHDL/VHDL/VHDL/Lab5/SevenSegmentDecoding/simulation/modelsim/SevenSegmentDecoding.vht(101): No feasible entries for infix operator "+".
# ** Error: F:/Uppsala/VHDL/VHDL/VHDL/Lab5/SevenSegmentDecoding/simulation/modelsim/SevenSegmentDecoding.vht(101): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: F:/Uppsala/VHDL/VHDL/VHDL/Lab5/SevenSegmentDecoding/simulation/modelsim/SevenSegmentDecoding.vht(106): VHDL Compiler exiting
vcom -reportprogress 300 -work work F:/Uppsala/VHDL/VHDL/VHDL/Lab5/SevenSegmentDecoding/simulation/modelsim/SevenSegmentDecoding.vht
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SevenSegmentDecoding_vhd_tst
# -- Compiling architecture SevenSegmentDecoding_arch of SevenSegmentDecoding_vhd_tst
# ** Error: F:/Uppsala/VHDL/VHDL/VHDL/Lab5/SevenSegmentDecoding/simulation/modelsim/SevenSegmentDecoding.vht(101): No feasible entries for infix operator "+".
# ** Error: F:/Uppsala/VHDL/VHDL/VHDL/Lab5/SevenSegmentDecoding/simulation/modelsim/SevenSegmentDecoding.vht(101): Cannot resolve expression type of infix expression.
# ** Error: F:/Uppsala/VHDL/VHDL/VHDL/Lab5/SevenSegmentDecoding/simulation/modelsim/SevenSegmentDecoding.vht(101): Illegal type conversion to ieee.std_logic_1164.STD_LOGIC_VECTOR (operand type is not known).
# ** Error: F:/Uppsala/VHDL/VHDL/VHDL/Lab5/SevenSegmentDecoding/simulation/modelsim/SevenSegmentDecoding.vht(106): VHDL Compiler exiting
vcom -reportprogress 300 -work work F:/Uppsala/VHDL/VHDL/VHDL/Lab5/SevenSegmentDecoding/simulation/modelsim/SevenSegmentDecoding.vht
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SevenSegmentDecoding_vhd_tst
# -- Compiling architecture SevenSegmentDecoding_arch of SevenSegmentDecoding_vhd_tst
# ** Error: F:/Uppsala/VHDL/VHDL/VHDL/Lab5/SevenSegmentDecoding/simulation/modelsim/SevenSegmentDecoding.vht(101): No feasible entries for infix operator "+".
# ** Error: F:/Uppsala/VHDL/VHDL/VHDL/Lab5/SevenSegmentDecoding/simulation/modelsim/SevenSegmentDecoding.vht(101): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: F:/Uppsala/VHDL/VHDL/VHDL/Lab5/SevenSegmentDecoding/simulation/modelsim/SevenSegmentDecoding.vht(106): VHDL Compiler exiting
vcom -reportprogress 300 -work work F:/Uppsala/VHDL/VHDL/VHDL/Lab5/SevenSegmentDecoding/simulation/modelsim/SevenSegmentDecoding.vht
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SevenSegmentDecoding_vhd_tst
# -- Compiling architecture SevenSegmentDecoding_arch of SevenSegmentDecoding_vhd_tst
# ** Error: F:/Uppsala/VHDL/VHDL/VHDL/Lab5/SevenSegmentDecoding/simulation/modelsim/SevenSegmentDecoding.vht(103): No feasible entries for infix operator "+".
# ** Error: F:/Uppsala/VHDL/VHDL/VHDL/Lab5/SevenSegmentDecoding/simulation/modelsim/SevenSegmentDecoding.vht(103): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: F:/Uppsala/VHDL/VHDL/VHDL/Lab5/SevenSegmentDecoding/simulation/modelsim/SevenSegmentDecoding.vht(74): Signal declaration 'a' not allowed in this region.
# ** Error: F:/Uppsala/VHDL/VHDL/VHDL/Lab5/SevenSegmentDecoding/simulation/modelsim/SevenSegmentDecoding.vht(108): VHDL Compiler exiting
vcom -reportprogress 300 -work work F:/Uppsala/VHDL/VHDL/VHDL/Lab5/SevenSegmentDecoding/simulation/modelsim/SevenSegmentDecoding.vht
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SevenSegmentDecoding_vhd_tst
# -- Compiling architecture SevenSegmentDecoding_arch of SevenSegmentDecoding_vhd_tst
# ** Error: F:/Uppsala/VHDL/VHDL/VHDL/Lab5/SevenSegmentDecoding/simulation/modelsim/SevenSegmentDecoding.vht(103): No feasible entries for infix operator "+".
# ** Error: F:/Uppsala/VHDL/VHDL/VHDL/Lab5/SevenSegmentDecoding/simulation/modelsim/SevenSegmentDecoding.vht(103): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: F:/Uppsala/VHDL/VHDL/VHDL/Lab5/SevenSegmentDecoding/simulation/modelsim/SevenSegmentDecoding.vht(74): Signal declaration 'a' not allowed in this region.
# ** Error: F:/Uppsala/VHDL/VHDL/VHDL/Lab5/SevenSegmentDecoding/simulation/modelsim/SevenSegmentDecoding.vht(108): VHDL Compiler exiting
vcom -reportprogress 300 -work work F:/Uppsala/VHDL/VHDL/VHDL/Lab5/SevenSegmentDecoding/simulation/modelsim/SevenSegmentDecoding.vht
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SevenSegmentDecoding_vhd_tst
# -- Compiling architecture SevenSegmentDecoding_arch of SevenSegmentDecoding_vhd_tst
# ** Error: F:/Uppsala/VHDL/VHDL/VHDL/Lab5/SevenSegmentDecoding/simulation/modelsim/SevenSegmentDecoding.vht(103): Target of signal assignment is not a signal.
# ** Error: F:/Uppsala/VHDL/VHDL/VHDL/Lab5/SevenSegmentDecoding/simulation/modelsim/SevenSegmentDecoding.vht(103): No feasible entries for infix operator "+".
# ** Error: F:/Uppsala/VHDL/VHDL/VHDL/Lab5/SevenSegmentDecoding/simulation/modelsim/SevenSegmentDecoding.vht(103): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: F:/Uppsala/VHDL/VHDL/VHDL/Lab5/SevenSegmentDecoding/simulation/modelsim/SevenSegmentDecoding.vht(108): VHDL Compiler exiting
vcom -reportprogress 300 -work work F:/Uppsala/VHDL/VHDL/VHDL/Lab5/SevenSegmentDecoding/simulation/modelsim/SevenSegmentDecoding.vht
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SevenSegmentDecoding_vhd_tst
# -- Compiling architecture SevenSegmentDecoding_arch of SevenSegmentDecoding_vhd_tst
# ** Error: F:/Uppsala/VHDL/VHDL/VHDL/Lab5/SevenSegmentDecoding/simulation/modelsim/SevenSegmentDecoding.vht(103): Target of signal assignment is not a signal.
# ** Error: F:/Uppsala/VHDL/VHDL/VHDL/Lab5/SevenSegmentDecoding/simulation/modelsim/SevenSegmentDecoding.vht(103): No feasible entries for infix operator "+".
# ** Error: F:/Uppsala/VHDL/VHDL/VHDL/Lab5/SevenSegmentDecoding/simulation/modelsim/SevenSegmentDecoding.vht(103): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: F:/Uppsala/VHDL/VHDL/VHDL/Lab5/SevenSegmentDecoding/simulation/modelsim/SevenSegmentDecoding.vht(108): VHDL Compiler exiting
vcom -reportprogress 300 -work work F:/Uppsala/VHDL/VHDL/VHDL/Lab5/SevenSegmentDecoding/simulation/modelsim/SevenSegmentDecoding.vht
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SevenSegmentDecoding_vhd_tst
# -- Compiling architecture SevenSegmentDecoding_arch of SevenSegmentDecoding_vhd_tst
# ** Error: F:/Uppsala/VHDL/VHDL/VHDL/Lab5/SevenSegmentDecoding/simulation/modelsim/SevenSegmentDecoding.vht(103): No feasible entries for infix operator "+".
# ** Error: F:/Uppsala/VHDL/VHDL/VHDL/Lab5/SevenSegmentDecoding/simulation/modelsim/SevenSegmentDecoding.vht(103): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: F:/Uppsala/VHDL/VHDL/VHDL/Lab5/SevenSegmentDecoding/simulation/modelsim/SevenSegmentDecoding.vht(74): Signal declaration 'a' not allowed in this region.
# ** Error: F:/Uppsala/VHDL/VHDL/VHDL/Lab5/SevenSegmentDecoding/simulation/modelsim/SevenSegmentDecoding.vht(108): VHDL Compiler exiting
vcom -reportprogress 300 -work work F:/Uppsala/VHDL/VHDL/VHDL/Lab5/SevenSegmentDecoding/simulation/modelsim/SevenSegmentDecoding.vht
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SevenSegmentDecoding_vhd_tst
# -- Compiling architecture SevenSegmentDecoding_arch of SevenSegmentDecoding_vhd_tst
# ** Error: F:/Uppsala/VHDL/VHDL/VHDL/Lab5/SevenSegmentDecoding/simulation/modelsim/SevenSegmentDecoding.vht(104): No feasible entries for infix operator "+".
# ** Error: F:/Uppsala/VHDL/VHDL/VHDL/Lab5/SevenSegmentDecoding/simulation/modelsim/SevenSegmentDecoding.vht(104): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: F:/Uppsala/VHDL/VHDL/VHDL/Lab5/SevenSegmentDecoding/simulation/modelsim/SevenSegmentDecoding.vht(109): VHDL Compiler exiting
vcom -reportprogress 300 -work work F:/Uppsala/VHDL/VHDL/VHDL/Lab5/SevenSegmentDecoding/simulation/modelsim/SevenSegmentDecoding.vht
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SevenSegmentDecoding_vhd_tst
# -- Compiling architecture SevenSegmentDecoding_arch of SevenSegmentDecoding_vhd_tst
vsim work.sevensegmentdecoding_vhd_tst
# vsim work.sevensegmentdecoding_vhd_tst 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sevensegmentdecoding_vhd_tst(sevensegmentdecoding_arch)
# Loading work.sevenseg(body)
# Loading work.sevensegmentdecoding(rtl)
vsim -t ns work.sevensegmentdecoding_vhd_tst
# vsim -t ns work.sevensegmentdecoding_vhd_tst 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sevensegmentdecoding_vhd_tst(sevensegmentdecoding_arch)
# Loading work.sevenseg(body)
# Loading work.sevensegmentdecoding(rtl)
add wave -position end  sim:/sevensegmentdecoding_vhd_tst/clk
add wave -position end  sim:/sevensegmentdecoding_vhd_tst/io
add wave -position end  sim:/sevensegmentdecoding_vhd_tst/rst
add wave -position end  sim:/sevensegmentdecoding_vhd_tst/seg
run -all
# Break key hit 
# Break in ForLoop count at F:/Uppsala/VHDL/VHDL/VHDL/Lab5/SevenSegmentDecoding/simulation/modelsim/SevenSegmentDecoding.vht line 102
