

================================================================
== Vitis HLS Report for 'setMem_Pipeline_5'
================================================================
* Date:           Wed Apr 10 17:18:24 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        AXI_M
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       53|       53|  0.530 us|  0.530 us|   53|   53|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       51|       51|         3|          1|          1|    50|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     32|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      43|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      43|     77|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |empty_fu_97_p2             |         +|   0|  0|  14|           6|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |exitcond7_fu_91_p2         |      icmp|   0|  0|  14|           6|           5|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  32|          14|           9|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index_load  |   9|          2|    6|         12|
    |gmem2_blk_n_W                     |   9|          2|    1|          2|
    |loop_index_fu_48                  |   9|          2|    6|         12|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  45|         10|   15|         30|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |buff3_load_reg_140                |  32|   0|   32|          0|
    |loop_index_fu_48                  |   6|   0|    6|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  43|   0|   43|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  setMem_Pipeline_5|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  setMem_Pipeline_5|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  setMem_Pipeline_5|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  setMem_Pipeline_5|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  setMem_Pipeline_5|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  setMem_Pipeline_5|  return value|
|m_axi_gmem2_AWVALID   |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWREADY   |   in|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWADDR    |  out|   64|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWID      |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWLEN     |  out|   32|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWSIZE    |  out|    3|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWBURST   |  out|    2|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWLOCK    |  out|    2|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWCACHE   |  out|    4|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWPROT    |  out|    3|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWQOS     |  out|    4|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWREGION  |  out|    4|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_AWUSER    |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_WVALID    |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_WREADY    |   in|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_WDATA     |  out|   32|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_WSTRB     |  out|    4|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_WLAST     |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_WID       |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_WUSER     |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARVALID   |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARREADY   |   in|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARADDR    |  out|   64|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARID      |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARLEN     |  out|   32|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARSIZE    |  out|    3|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARBURST   |  out|    2|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARLOCK    |  out|    2|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARCACHE   |  out|    4|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARPROT    |  out|    3|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARQOS     |  out|    4|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARREGION  |  out|    4|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_ARUSER    |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_RVALID    |   in|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_RREADY    |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_RDATA     |   in|   32|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_RLAST     |   in|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_RID       |   in|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_RFIFONUM  |   in|    9|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_RUSER     |   in|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_RRESP     |   in|    2|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_BVALID    |   in|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_BREADY    |  out|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_BRESP     |   in|    2|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_BID       |   in|    1|       m_axi|              gmem2|       pointer|
|m_axi_gmem2_BUSER     |   in|    1|       m_axi|              gmem2|       pointer|
|sext_ln31             |   in|   62|     ap_none|          sext_ln31|        scalar|
|buff3_address0        |  out|    6|   ap_memory|              buff3|         array|
|buff3_ce0             |  out|    1|   ap_memory|              buff3|         array|
|buff3_q0              |   in|   32|   ap_memory|              buff3|         array|
+----------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%loop_index = alloca i32 1"   --->   Operation 6 'alloca' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln31_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln31"   --->   Operation 7 'read' 'sext_ln31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln31_cast = sext i62 %sext_ln31_read"   --->   Operation 8 'sext' 'sext_ln31_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 50, void @empty_4, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %loop_index"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%loop_index_load = load i6 %loop_index"   --->   Operation 12 'load' 'loop_index_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem2"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.82ns)   --->   "%exitcond7 = icmp_eq  i6 %loop_index_load, i6 50"   --->   Operation 14 'icmp' 'exitcond7' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.82ns)   --->   "%empty = add i6 %loop_index_load, i6 1"   --->   Operation 15 'add' 'empty' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond7, void %load-store-loop.split, void %memcpy-split.exitStub"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%loop_index_cast = zext i6 %loop_index_load"   --->   Operation 17 'zext' 'loop_index_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%buff3_addr = getelementptr i32 %buff3, i64 0, i64 %loop_index_cast"   --->   Operation 18 'getelementptr' 'buff3_addr' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (3.25ns)   --->   "%buff3_load = load i6 %buff3_addr"   --->   Operation 19 'load' 'buff3_load' <Predicate = (!exitcond7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 %empty, i6 %loop_index"   --->   Operation 20 'store' 'store_ln0' <Predicate = (!exitcond7)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 21 [1/2] (3.25ns)   --->   "%buff3_load = load i6 %buff3_addr"   --->   Operation 21 'load' 'buff3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (exitcond7)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln31_cast" [AXI_M/core.cpp:31]   --->   Operation 22 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50"   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (7.30ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem2_addr, i32 %buff3_load, i4 15" [AXI_M/core.cpp:31]   --->   Operation 25 'write' 'write_ln31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buff3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
loop_index            (alloca           ) [ 0100]
sext_ln31_read        (read             ) [ 0000]
sext_ln31_cast        (sext             ) [ 0111]
specinterface_ln0     (specinterface    ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
loop_index_load       (load             ) [ 0000]
specbitsmap_ln0       (specbitsmap      ) [ 0000]
exitcond7             (icmp             ) [ 0110]
empty                 (add              ) [ 0000]
br_ln0                (br               ) [ 0000]
loop_index_cast       (zext             ) [ 0000]
buff3_addr            (getelementptr    ) [ 0110]
store_ln0             (store            ) [ 0000]
buff3_load            (load             ) [ 0101]
gmem2_addr            (getelementptr    ) [ 0000]
specpipeline_ln0      (specpipeline     ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
write_ln31            (write            ) [ 0000]
br_ln0                (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln31">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln31"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buff3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="loop_index_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="sext_ln31_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="62" slack="0"/>
<pin id="54" dir="0" index="1" bw="62" slack="0"/>
<pin id="55" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln31_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="write_ln31_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="0" index="2" bw="32" slack="1"/>
<pin id="62" dir="0" index="3" bw="1" slack="0"/>
<pin id="63" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln31/3 "/>
</bind>
</comp>

<comp id="66" class="1004" name="buff3_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="6" slack="0"/>
<pin id="70" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff3_addr/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="6" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff3_load/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="sext_ln31_cast_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="62" slack="0"/>
<pin id="81" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31_cast/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="store_ln0_store_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="0"/>
<pin id="85" dir="0" index="1" bw="6" slack="0"/>
<pin id="86" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="loop_index_load_load_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="6" slack="0"/>
<pin id="90" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index_load/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="exitcond7_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="6" slack="0"/>
<pin id="93" dir="0" index="1" bw="6" slack="0"/>
<pin id="94" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="empty_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="6" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="loop_index_cast_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="6" slack="0"/>
<pin id="105" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index_cast/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln0_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="6" slack="0"/>
<pin id="110" dir="0" index="1" bw="6" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="gmem2_addr_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="64" slack="0"/>
<pin id="115" dir="0" index="1" bw="64" slack="2"/>
<pin id="116" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/3 "/>
</bind>
</comp>

<comp id="119" class="1005" name="loop_index_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="6" slack="0"/>
<pin id="121" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="loop_index "/>
</bind>
</comp>

<comp id="126" class="1005" name="sext_ln31_cast_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="2"/>
<pin id="128" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln31_cast "/>
</bind>
</comp>

<comp id="131" class="1005" name="exitcond7_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="1"/>
<pin id="133" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond7 "/>
</bind>
</comp>

<comp id="135" class="1005" name="buff3_addr_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="6" slack="1"/>
<pin id="137" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buff3_addr "/>
</bind>
</comp>

<comp id="140" class="1005" name="buff3_load_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="1"/>
<pin id="142" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff3_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="44" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="46" pin="0"/><net_sink comp="58" pin=3"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="36" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="82"><net_src comp="52" pin="2"/><net_sink comp="79" pin=0"/></net>

<net id="87"><net_src comp="28" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="95"><net_src comp="88" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="32" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="101"><net_src comp="88" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="34" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="106"><net_src comp="88" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="112"><net_src comp="97" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="113" pin="2"/><net_sink comp="58" pin=1"/></net>

<net id="122"><net_src comp="48" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="124"><net_src comp="119" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="125"><net_src comp="119" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="129"><net_src comp="79" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="134"><net_src comp="91" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="66" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="143"><net_src comp="73" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="58" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {3 }
 - Input state : 
	Port: setMem_Pipeline_5 : gmem2 | {}
	Port: setMem_Pipeline_5 : sext_ln31 | {1 }
	Port: setMem_Pipeline_5 : buff3 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		loop_index_load : 1
		exitcond7 : 2
		empty : 2
		br_ln0 : 3
		loop_index_cast : 2
		buff3_addr : 3
		buff3_load : 4
		store_ln0 : 3
	State 2
	State 3
		write_ln31 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|   icmp   |      exitcond7_fu_91      |    0    |    14   |
|----------|---------------------------|---------|---------|
|    add   |        empty_fu_97        |    0    |    14   |
|----------|---------------------------|---------|---------|
|   read   | sext_ln31_read_read_fu_52 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |   write_ln31_write_fu_58  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |    sext_ln31_cast_fu_79   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |   loop_index_cast_fu_103  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    28   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  buff3_addr_reg_135  |    6   |
|  buff3_load_reg_140  |   32   |
|   exitcond7_reg_131  |    1   |
|  loop_index_reg_119  |    6   |
|sext_ln31_cast_reg_126|   64   |
+----------------------+--------+
|         Total        |   109  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_73 |  p0  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   28   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   109  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   109  |   37   |
+-----------+--------+--------+--------+
