/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2020 MediaTek Inc.
 */

#define HDMIRX_P0_PHY_LANE_0_BASE (A_ADR + 0x0000)

//Page P0_HDMIRX_PHY_LANE_0_1
#define REG_0000_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xE00)
    #define REG_0000_LANE_0_CLR_CR_LOCK_COUNT Fld(1, 15, AC_MSKB1)
    #define REG_0000_LANE_0_REF_F_VLD_MAX Fld(15, 0, AC_MSKW10)
#define REG_0004_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xE04)
    #define REG_0004_LANE_0_LK_DONE_SEL Fld(1, 15, AC_MSKB1)
    #define REG_0004_LANE_0_REF_F_VLD_MIN Fld(15, 0, AC_MSKW10)
#define REG_0008_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xE08)
    #define REG_0008_LANE_0_REF_F_PRECIS Fld(2, 14, AC_MSKB1)
    #define REG_0008_LANE_0_PLL_FB_RE_WORK_EN Fld(1, 12, AC_MSKB1)
    #define REG_0008_LANE_0_ENABLE_CR_LOCK_COUNT Fld(2, 10, AC_MSKB1)
    #define REG_0008_LANE_0_F_UNLK_TOLER Fld(10, 0, AC_MSKW10)
#define REG_000C_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xE0C)
    #define REG_000C_LANE_0_F_DIFF_DELTA Fld(4, 12, AC_MSKB1)
    #define REG_000C_LANE_0_F_DIFF_AMOUNT Fld(12, 0, AC_MSKW10)
#define REG_0010_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xE10)
    #define REG_0010_LANE_0_AGC_TRG_SW_0 Fld(1, 15, AC_MSKB1)
    #define REG_0010_LANE_0_AGC_TRG_SW_1 Fld(1, 14, AC_MSKB1)
    #define REG_0010_LANE_0_AGC_TRG_SW_2 Fld(1, 13, AC_MSKB1)
    #define REG_0010_LANE_0_AGC_TRG_SW_3 Fld(1, 12, AC_MSKB1)
    #define REG_0010_LANE_0_DFE_TRG_SW_0 Fld(1, 11, AC_MSKB1)
    #define REG_0010_LANE_0_DFE_TRG_SW_1 Fld(1, 10, AC_MSKB1)
    #define REG_0010_LANE_0_DFE_TRG_SW_2 Fld(1, 9, AC_MSKB1)
    #define REG_0010_LANE_0_DFE_TRG_SW_3 Fld(1, 8, AC_MSKB1)
    #define REG_0010_LANE_0_QLT_TRG_SW_0 Fld(1, 7, AC_MSKB0)
    #define REG_0010_LANE_0_QLT_TRG_SW_1 Fld(1, 6, AC_MSKB0)
    #define REG_0010_LANE_0_QLT_TRG_SW_2 Fld(1, 5, AC_MSKB0)
    #define REG_0010_LANE_0_QLT_TRG_SW_3 Fld(1, 4, AC_MSKB0)
    #define REG_0010_LANE_0_SSLMS_INI_SW_0 Fld(1, 3, AC_MSKB0)
    #define REG_0010_LANE_0_SSLMS_INI_SW_1 Fld(1, 2, AC_MSKB0)
    #define REG_0010_LANE_0_SSLMS_INI_SW_2 Fld(1, 1, AC_MSKB0)
    #define REG_0010_LANE_0_SSLMS_INI_SW_3 Fld(1, 0, AC_MSKB0)
#define REG_0014_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xE14)
    #define REG_0014_LANE_0_CR_LK_OV_0 Fld(1, 0, AC_MSKB0)
    #define REG_0014_LANE_0_CR_LK_OV_1 Fld(1, 1, AC_MSKB0)
    #define REG_0014_LANE_0_CR_LK_OV_2 Fld(1, 2, AC_MSKB0)
    #define REG_0014_LANE_0_CR_LK_OV_3 Fld(1, 3, AC_MSKB0)
    #define REG_0014_LANE_0_CR_LK_OVE_0 Fld(1, 4, AC_MSKB0)
    #define REG_0014_LANE_0_CR_LK_OVE_1 Fld(1, 5, AC_MSKB0)
    #define REG_0014_LANE_0_CR_LK_OVE_2 Fld(1, 6, AC_MSKB0)
    #define REG_0014_LANE_0_CR_LK_OVE_3 Fld(1, 7, AC_MSKB0)
    #define REG_0014_LANE_0_TRG_FSM_RE_RUN_0 Fld(1, 8, AC_MSKB1)
    #define REG_0014_LANE_0_TRG_FSM_RE_RUN_1 Fld(1, 9, AC_MSKB1)
    #define REG_0014_LANE_0_TRG_FSM_RE_RUN_2 Fld(1, 10, AC_MSKB1)
    #define REG_0014_LANE_0_TRG_FSM_RE_RUN_3 Fld(1, 11, AC_MSKB1)
    #define REG_0014_LANE_0_PLL_FB_LOWEST_PRD Fld(4, 12, AC_MSKB1)
#define REG_0018_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xE18)
    #define REG_0018_LANE_0_LANE_TOP_CONDI Fld(16, 0, AC_FULLW10)
#define REG_001C_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xE1C)
    #define REG_001C_LANE_0_DFE_DONE_OV_0 Fld(1, 0, AC_MSKB0)
    #define REG_001C_LANE_0_DFE_DONE_OV_1 Fld(1, 1, AC_MSKB0)
    #define REG_001C_LANE_0_DFE_DONE_OV_2 Fld(1, 2, AC_MSKB0)
    #define REG_001C_LANE_0_DFE_DONE_OV_3 Fld(1, 3, AC_MSKB0)
    #define REG_001C_LANE_0_DFE_DONE_OV_EN_0 Fld(1, 4, AC_MSKB0)
    #define REG_001C_LANE_0_DFE_DONE_OV_EN_1 Fld(1, 5, AC_MSKB0)
    #define REG_001C_LANE_0_DFE_DONE_OV_EN_2 Fld(1, 6, AC_MSKB0)
    #define REG_001C_LANE_0_DFE_DONE_OV_EN_3 Fld(1, 7, AC_MSKB0)
    #define REG_001C_LANE_0_DLEV_DONE_OV_0 Fld(1, 8, AC_MSKB1)
    #define REG_001C_LANE_0_DLEV_DONE_OV_1 Fld(1, 9, AC_MSKB1)
    #define REG_001C_LANE_0_DLEV_DONE_OV_2 Fld(1, 10, AC_MSKB1)
    #define REG_001C_LANE_0_DLEV_DONE_OV_3 Fld(1, 11, AC_MSKB1)
    #define REG_001C_LANE_0_DLEV_DONE_OV_EN_0 Fld(1, 12, AC_MSKB1)
    #define REG_001C_LANE_0_DLEV_DONE_OV_EN_1 Fld(1, 13, AC_MSKB1)
    #define REG_001C_LANE_0_DLEV_DONE_OV_EN_2 Fld(1, 14, AC_MSKB1)
    #define REG_001C_LANE_0_DLEV_DONE_OV_EN_3 Fld(1, 15, AC_MSKB1)
#define REG_0020_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xE20)
    #define REG_0020_LANE_0_TAP1_STABLE_THRD Fld(4, 0, AC_MSKB0)
    #define REG_0020_LANE_0_TAP2_STABLE_THRD Fld(4, 4, AC_MSKB0)
    #define REG_0020_LANE_0_TAP3_STABLE_THRD Fld(4, 8, AC_MSKB1)
    #define REG_0020_LANE_0_TAP4_STABLE_THRD Fld(4, 12, AC_MSKB1)
#define REG_0024_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xE24)
    #define REG_0024_LANE_0_TAP5_STABLE_THRD Fld(4, 0, AC_MSKB0)
    #define REG_0024_LANE_0_TAP6_STABLE_THRD Fld(4, 4, AC_MSKB0)
    #define REG_0024_LANE_0_TAP7_STABLE_THRD Fld(4, 8, AC_MSKB1)
    #define REG_0024_LANE_0_TAP8_STABLE_THRD Fld(4, 12, AC_MSKB1)
#define REG_0028_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xE28)
    #define REG_0028_LANE_0_TAPF1_STABLE_THRD Fld(4, 0, AC_MSKB0)
    #define REG_0028_LANE_0_TAPF2_STABLE_THRD Fld(4, 4, AC_MSKB0)
    #define REG_0028_LANE_0_TAPF3_STABLE_THRD Fld(4, 8, AC_MSKB1)
    #define REG_0028_LANE_0_TAPF4_STABLE_THRD Fld(4, 12, AC_MSKB1)
#define REG_002C_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xE2C)
    #define REG_002C_LANE_0_DLEV_CHECK_OV_0 Fld(8, 0, AC_FULLB0)
    #define REG_002C_LANE_0_DLEV_CHECK_OV_1 Fld(8, 8, AC_FULLB1)
#define REG_0030_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xE30)
    #define REG_0030_LANE_0_DLEV_CHECK_OV_2 Fld(8, 0, AC_FULLB0)
    #define REG_0030_LANE_0_DLEV_CHECK_OV_3 Fld(8, 8, AC_FULLB1)
#define REG_0034_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xE34)
    #define REG_0034_LANE_0_TAP1_OFFSET Fld(4, 0, AC_MSKB0)
    #define REG_0034_LANE_0_TAP2_OFFSET Fld(4, 4, AC_MSKB0)
    #define REG_0034_LANE_0_TAP3_OFFSET Fld(4, 8, AC_MSKB1)
    #define REG_0034_LANE_0_TAP4_OFFSET Fld(4, 12, AC_MSKB1)
#define REG_0038_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xE38)
    #define REG_0038_LANE_0_TAP5_OFFSET Fld(4, 0, AC_MSKB0)
    #define REG_0038_LANE_0_TAP6_OFFSET Fld(4, 4, AC_MSKB0)
    #define REG_0038_LANE_0_TAP7_OFFSET Fld(4, 8, AC_MSKB1)
    #define REG_0038_LANE_0_TAP8_OFFSET Fld(4, 12, AC_MSKB1)
#define REG_003C_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xE3C)
    #define REG_003C_LANE_0_TAPF1_OFFSET Fld(4, 0, AC_MSKB0)
    #define REG_003C_LANE_0_TAPF2_OFFSET Fld(4, 4, AC_MSKB0)
    #define REG_003C_LANE_0_TAPF3_OFFSET Fld(4, 8, AC_MSKB1)
    #define REG_003C_LANE_0_TAPF4_OFFSET Fld(4, 12, AC_MSKB1)
#define REG_0040_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xE40)
    #define REG_0040_LANE_0_OV_LANE_FSM_STAT_0 Fld(13, 0, AC_MSKW10)
#define REG_0044_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xE44)
    #define REG_0044_LANE_0_OV_LANE_FSM_STAT_1 Fld(13, 0, AC_MSKW10)
#define REG_0048_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xE48)
    #define REG_0048_LANE_0_OV_LANE_FSM_STAT_2 Fld(13, 0, AC_MSKW10)
#define REG_004C_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xE4C)
    #define REG_004C_LANE_0_OV_LANE_FSM_STAT_3 Fld(13, 0, AC_MSKW10)
#define REG_0050_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xE50)
    #define REG_0050_LANE_0_OV_EQ_FSM_STAT_0 Fld(8, 0, AC_FULLB0)
    #define REG_0050_LANE_0_COA_EQ_UP_BOND Fld(6, 8, AC_MSKB1)
#define REG_0054_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xE54)
    #define REG_0054_LANE_0_OV_EQ_FSM_STAT_1 Fld(8, 0, AC_FULLB0)
    #define REG_0054_LANE_0_COA_EQ_LW_BOND Fld(6, 8, AC_MSKB1)
#define REG_0058_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xE58)
    #define REG_0058_LANE_0_OV_EQ_FSM_STAT_2 Fld(8, 0, AC_FULLB0)
#define REG_005C_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xE5C)
    #define REG_005C_LANE_0_OV_EQ_FSM_STAT_3 Fld(8, 0, AC_FULLB0)
#define REG_0060_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xE60)
    #define REG_0060_LANE_0_AGC_BYPASS Fld(1, 0, AC_MSKB0)
    #define REG_0060_LANE_0_DFE_BYPASS Fld(1, 1, AC_MSKB0)
    #define REG_0060_LANE_0_QLT_BYPASS Fld(1, 2, AC_MSKB0)
    #define REG_0060_LANE_0_SWEEP_BYPASS Fld(1, 3, AC_MSKB0)
    #define REG_0060_LANE_0_DYNAMIC_BYPASS Fld(1, 4, AC_MSKB0)
    #define REG_0060_LANE_0_ENHANCE_AUTO_EQ_BYPASS Fld(1, 5, AC_MSKB0)
    #define REG_0060_LANE_0_FIFO_EVENT_CLR Fld(1, 6, AC_MSKB0)
    #define REG_0060_LANE_0_AABA_EXT Fld(3, 8, AC_MSKB1)
    #define REG_0060_LANE_0_EQ_BYPASS_COARSE Fld(1, 11, AC_MSKB1)
    #define REG_0060_LANE_0_EQ_TIMER_UNIT Fld(2, 12, AC_MSKB1)
    #define REG_0060_LANE_0_DIS_SQH_CONDI Fld(1, 14, AC_MSKB1)
    #define REG_0060_LANE_0_PHD_CAL_DONE_BYPASS Fld(1, 15, AC_MSKB1)
#define REG_0064_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xE64)
    #define REG_0064_LANE_0_PAT_PASS1_NUM Fld(16, 0, AC_FULLW10)
#define REG_0068_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xE68)
    #define REG_0068_LANE_0_SYMBOL_DET_DURATION Fld(16, 0, AC_FULLW10)
#define REG_006C_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xE6C)
    #define REG_006C_LANE_0_AABA_PARSE_NUM Fld(2, 14, AC_MSKB1)
    #define REG_006C_LANE_0_EQ_TRG_SW_3 Fld(1, 11, AC_MSKB1)
    #define REG_006C_LANE_0_EQ_TRG_SW_2 Fld(1, 10, AC_MSKB1)
    #define REG_006C_LANE_0_EQ_TRG_SW_1 Fld(1, 9, AC_MSKB1)
    #define REG_006C_LANE_0_EQ_TRG_SW_0 Fld(1, 8, AC_MSKB1)
    #define REG_006C_LANE_0_SYMBOL_DET_MAX_TIME Fld(6, 0, AC_MSKB0)
#define REG_0070_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xE70)
    #define REG_0070_LANE_0_I_SMBL_LK_CONTI Fld(16, 0, AC_FULLW10)
#define REG_0074_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xE74)
    #define REG_0074_LANE_0_EQ_CHG_SATTLE_TIME Fld(16, 0, AC_FULLW10)
#define REG_0078_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xE78)
    #define REG_0078_LANE_0_EQ_STH_DET_DURATION Fld(16, 0, AC_FULLW10)
#define REG_007C_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xE7C)
    #define REG_007C_LANE_0_ST_TIMEOUT_THR Fld(16, 0, AC_FULLW10)
#define REG_0080_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xE80)
    #define REG_0080_LANE_0_EQ_COARSE_DIREC Fld(1, 15, AC_MSKB1)
    #define REG_0080_LANE_0_EQ_COARSE_STEP Fld(3, 8, AC_MSKB1)
    #define REG_0080_LANE_0_EQ_STRENGTH_INI Fld(6, 0, AC_MSKB0)
#define REG_0084_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xE84)
    #define REG_0084_LANE_0_EQ_UP_BOND Fld(6, 8, AC_MSKB1)
    #define REG_0084_LANE_0_EQ_LW_BOND Fld(6, 0, AC_MSKB0)
#define REG_0088_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xE88)
    #define REG_0088_LANE_0_EQ_STH_ACC_TH Fld(10, 0, AC_MSKW10)
#define REG_008C_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xE8C)
    #define REG_008C_LANE_0_EQ_STH_CHG_TH Fld(10, 0, AC_MSKW10)
    #define REG_008C_LANE_0_ENABLE_TIME_OUT Fld(1, 15, AC_MSKB1)
#define REG_0090_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xE90)
    #define REG_0090_LANE_0_PAT_PASS2_NUM Fld(16, 0, AC_FULLW10)
#define REG_0094_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xE94)
    #define REG_0094_LANE_0_EQ_STRENGTH_ACTIVE_CABLE Fld(6, 0, AC_MSKB0)
    #define REG_0094_LANE_0_STH_EQ_SEQ_VLD Fld(6, 8, AC_MSKB1)
#define REG_0098_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xE98)
    #define REG_0098_LANE_0_STH_EQ_DIFF_TH Fld(6, 0, AC_MSKB0)
    #define REG_0098_LANE_0_REDO_ENHAN_AEQ Fld(5, 8, AC_MSKB1)
    #define REG_0098_LANE_0_ENHAN_AEQ_ENABLE Fld(1, 15, AC_MSKB1)
#define REG_009C_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xE9C)
    #define REG_009C_LANE_0_EQ_TOP_CONDI Fld(16, 0, AC_FULLW10)
#define REG_00A0_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xEA0)
    #define REG_00A0_LANE_0_EQ_TOP_LATCH_CLR Fld(1, 15, AC_MSKB1)
    #define REG_00A0_LANE_0_LANE_TOP_TSTBUS_SEL Fld(6, 8, AC_MSKB1)
    #define REG_00A0_LANE_0_LANE_TOP_TSTBUS_M Fld(8, 0, AC_FULLB0)
#define REG_00A4_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xEA4)
    #define REG_00A4_LANE_0_LANE_TOP_TSTBUS_L Fld(16, 0, AC_FULLW10)
#define REG_00A8_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xEA8)
    #define REG_00A8_LANE_0_ERR_CNT_TH Fld(8, 8, AC_FULLB1)
    #define REG_00A8_LANE_0_UNDER_OVER_MAX_TIME Fld(8, 0, AC_FULLB0)
#define REG_00AC_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xEAC)
    #define REG_00AC_LANE_0_REDO_AEQ Fld(3, 8, AC_MSKB1)
    #define REG_00AC_LANE_0_EQ_RESULT_OFFSET Fld(7, 0, AC_MSKB0)
#define REG_00B0_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xEB0)
    #define REG_00B0_LANE_0_EQ_STH_ACC_RPT_2S_COMP Fld(10, 0, AC_MSKW10)
    #define REG_00B0_LANE_0_EQ_STH_ACC_SEL Fld(1, 10, AC_MSKB1)
    #define REG_00B0_LANE_0_EQ_MODE_ADD_OV_EN Fld(1, 11, AC_MSKB1)
    #define REG_00B0_LANE_0_EQ_MODE_ADD_OV Fld(4, 12, AC_MSKB1)
#define REG_00B4_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xEB4)
    #define REG_00B4_LANE_0_TESTBUS_SEL_SSLMS Fld(8, 0, AC_FULLB0)
    #define REG_00B4_LANE_0_SCAN_EXT_TIMER_SEL Fld(2, 8, AC_MSKB1)
    #define REG_00B4_LANE_0_LANE_REPORT_SEL Fld(2, 10, AC_MSKB1)
    #define REG_00B4_LANE_0_SQH_LATCH_CLEAR_SEL Fld(3, 12, AC_MSKB1)
#define REG_00B8_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xEB8)
    #define REG_00B8_LANE_0_AGC_MIN Fld(8, 0, AC_FULLB0)
    #define REG_00B8_LANE_0_AGC_MAX Fld(8, 8, AC_FULLB1)
#define REG_00BC_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xEBC)
    #define REG_00BC_LANE_0_EN_CR_LOSE_SYNTH Fld(1, 7, AC_MSKB0)
    #define REG_00BC_LANE_0_ENABLE_DCDR_SCAN_SYMBOL Fld(1, 8, AC_MSKB1)
    #define REG_00BC_LANE_0_EN_FFE3_TO_FFE0_CLR_CR_LOCK Fld(1, 9, AC_MSKB1)
    #define REG_00BC_LANE_0_SYMBOL_DET_MODE Fld(1, 10, AC_MSKB1)
    #define REG_00BC_LANE_0_FFE3_TO_FFE0_ENABLE_SYNTH Fld(1, 11, AC_MSKB1)
    #define REG_00BC_LANE_0_1ACDR_DISABLE_L0 Fld(1, 12, AC_MSKB1)
    #define REG_00BC_LANE_0_1ACDR_DISABLE_L1 Fld(1, 13, AC_MSKB1)
    #define REG_00BC_LANE_0_1ACDR_DISABLE_L2 Fld(1, 14, AC_MSKB1)
    #define REG_00BC_LANE_0_1ACDR_DISABLE_L3 Fld(1, 15, AC_MSKB1)
#define REG_00C0_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xEC0)
    #define REG_00C0_LANE_0_SCAN_RPT3 Fld(16, 0, AC_FULLW10)
#define REG_00C4_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xEC4)
    #define REG_00C4_LANE_0_SCAN_RPT2 Fld(16, 0, AC_FULLW10)
#define REG_00C8_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xEC8)
    #define REG_00C8_LANE_0_SCAN_RPT1 Fld(16, 0, AC_FULLW10)
#define REG_00CC_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xECC)
    #define REG_00CC_LANE_0_SCAN_RPT0 Fld(16, 0, AC_FULLW10)
#define REG_00D0_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xED0)
    #define REG_00D0_LANE_0_SCAN_AF_EQ_TRG_SW_0 Fld(1, 15, AC_MSKB1)
    #define REG_00D0_LANE_0_SCAN_AF_EQ_TRG_SW_1 Fld(1, 14, AC_MSKB1)
    #define REG_00D0_LANE_0_SCAN_AF_EQ_TRG_SW_2 Fld(1, 13, AC_MSKB1)
    #define REG_00D0_LANE_0_SCAN_AF_EQ_TRG_SW_3 Fld(1, 12, AC_MSKB1)
    #define REG_00D0_LANE_0_SCAN_AF_DFE_TRG_SW_0 Fld(1, 11, AC_MSKB1)
    #define REG_00D0_LANE_0_SCAN_AF_DFE_TRG_SW_1 Fld(1, 10, AC_MSKB1)
    #define REG_00D0_LANE_0_SCAN_AF_DFE_TRG_SW_2 Fld(1, 9, AC_MSKB1)
    #define REG_00D0_LANE_0_SCAN_AF_DFE_TRG_SW_3 Fld(1, 8, AC_MSKB1)
    #define REG_00D0_LANE_0_BPS_AF_EQ_SCAN Fld(1, 7, AC_MSKB0)
    #define REG_00D0_LANE_0_BPS_AF_DFE_SCAN Fld(1, 6, AC_MSKB0)
    #define REG_00D0_LANE_0_SCAN_TIMER_SEL Fld(1, 5, AC_MSKB0)
    #define REG_00D0_LANE_0_SCAN_RPT_SEL Fld(2, 2, AC_MSKB0)
    #define REG_00D0_LANE_0_SCAN_SRC_SEL Fld(2, 0, AC_MSKB0)
#define REG_00D4_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xED4)
    #define REG_00D4_LANE_0_AUTOSCAN_SETTLE_TIME Fld(4, 0, AC_MSKB0)
    #define REG_00D4_LANE_0_AUTOSCAN_ACCUM_TIME Fld(4, 4, AC_MSKB0)
    #define REG_00D4_LANE_0_PHASE_QUALITY_MODE Fld(1, 8, AC_MSKB1)
    #define REG_00D4_LANE_0_QUALITY_EYE_SEL Fld(1, 9, AC_MSKB1)
    #define REG_00D4_LANE_0_PHASE_2UI_COMPARE_EN Fld(1, 12, AC_MSKB1)
    #define REG_00D4_LANE_0_PHASE_2UI_COMPARE_THRD Fld(2, 14, AC_MSKB1)
#define REG_00D8_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xED8)
    #define REG_00D8_LANE_0_BOBBLE_THRD Fld(4, 0, AC_MSKB0)
    #define REG_00D8_LANE_0_PHASE_QUALITY_GOOD Fld(6, 8, AC_MSKB1)
#define REG_00DC_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xEDC)
    #define REG_00DC_LANE_0_PHASE_QUALITY_ENOUGH Fld(6, 8, AC_MSKB1)
#define REG_00E4_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xEE4)
    #define REG_00E4_LANE_0_MIDDLE_THR_SEL Fld(3, 0, AC_MSKB0)
    #define REG_00E4_LANE_0_MIDDLE_THR_NEW_MODE Fld(1, 3, AC_MSKB0)
#define REG_00E8_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xEE8)
    #define REG_00E8_LANE_0_ENABLE_COARSE2DONE Fld(1, 1, AC_MSKB0)
    #define REG_00E8_LANE_0_ENABLE_COARSE2DONE_BYPASS_ENH_EQ Fld(1, 2, AC_MSKB0)
    #define REG_00E8_LANE_0_ICTRL_WIDE_TIMER_SELECT Fld(1, 3, AC_MSKB0)
    #define REG_00E8_LANE_0_ICTRL_WIDE_TIMER_COUNT Fld(4, 4, AC_MSKB0)
    #define REG_00E8_LANE_0_DIS_EQ_DONE_INT_L0 Fld(1, 12, AC_MSKB1)
    #define REG_00E8_LANE_0_DIS_EQ_DONE_INT_L1 Fld(1, 13, AC_MSKB1)
    #define REG_00E8_LANE_0_DIS_EQ_DONE_INT_L2 Fld(1, 14, AC_MSKB1)
    #define REG_00E8_LANE_0_DIS_EQ_DONE_INT_L3 Fld(1, 15, AC_MSKB1)
#define REG_00EC_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xEEC)
    #define REG_00EC_LANE_0_SYMBOL_LOCK_MAC Fld(1, 0, AC_MSKB0)
    #define REG_00EC_LANE_0_ENABLE_PRE_DFE_MOD Fld(1, 1, AC_MSKB0)
    #define REG_00EC_LANE_0_HD14_DCDR_MODE_EN Fld(1, 2, AC_MSKB0)
    #define REG_00EC_LANE_0_HD20_CLK_DCDR_EN Fld(1, 3, AC_MSKB0)
    #define REG_00EC_LANE_0_BYPASS_BIG_CHG Fld(1, 4, AC_MSKB0)
    #define REG_00EC_LANE_0_ENABLE_ACTIVE_CABLE_MODE Fld(1, 5, AC_MSKB0)
    #define REG_00EC_LANE_0_LONG_ZERO_ONE_DETECT_ENABLE Fld(1, 6, AC_MSKB0)
    #define REG_00EC_LANE_0_CDR_TIMEOUT_MAX_EQ Fld(1, 7, AC_MSKB0)
    #define REG_00EC_LANE_0_DISABLE_PS_PHDAC Fld(1, 8, AC_MSKB1)
    #define REG_00EC_LANE_0_ENABLE_EQ_FREE_RUN_MODE Fld(1, 9, AC_MSKB1)
    #define REG_00EC_LANE_0_PHASE_COUNT_TOTAL Fld(1, 10, AC_MSKB1)
    #define REG_00EC_LANE_0_ENABLE_AA55_DET Fld(1, 12, AC_MSKB1)
    #define REG_00EC_LANE_0_MODE_CHG_CLR_CR_LOCK Fld(1, 14, AC_MSKB1)
    #define REG_00EC_LANE_0_BYPASS_AUTO_SCAN Fld(1, 15, AC_MSKB1)
#define REG_00F0_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xEF0)
    #define REG_00F0_LANE_0_LANE_INT_MASK_0 Fld(16, 0, AC_FULLW10)
#define REG_00F4_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xEF4)
    #define REG_00F4_LANE_0_LANE_INT_FORCE_0 Fld(16, 0, AC_FULLW10)
#define REG_00F8_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xEF8)
    #define REG_00F8_LANE_0_LANE_INT_CLR_0 Fld(16, 0, AC_FULLW10)
#define REG_00FC_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xEFC)
    #define REG_00FC_LANE_0_LANE_INT_STATUS_0 Fld(16, 0, AC_FULLW10)
#define REG_0100_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xF00)
    #define REG_0100_LANE_0_LANE_INT_MASK_1 Fld(16, 0, AC_FULLW10)
#define REG_0104_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xF04)
    #define REG_0104_LANE_0_LANE_INT_FORCE_1 Fld(16, 0, AC_FULLW10)
#define REG_0108_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xF08)
    #define REG_0108_LANE_0_LANE_INT_CLR_1 Fld(16, 0, AC_FULLW10)
#define REG_010C_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xF0C)
    #define REG_010C_LANE_0_LANE_INT_STATUS_1 Fld(16, 0, AC_FULLW10)
#define REG_0110_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xF10)
    #define REG_0110_LANE_0_LANE_INT_MASK_2 Fld(16, 0, AC_FULLW10)
#define REG_0114_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xF14)
    #define REG_0114_LANE_0_LANE_INT_FORCE_2 Fld(16, 0, AC_FULLW10)
#define REG_0118_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xF18)
    #define REG_0118_LANE_0_LANE_INT_CLR_2 Fld(16, 0, AC_FULLW10)
#define REG_011C_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xF1C)
    #define REG_011C_LANE_0_LANE_INT_STATUS_2 Fld(16, 0, AC_FULLW10)
#define REG_0120_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xF20)
    #define REG_0120_LANE_0_LANE_INT_MASK_3 Fld(16, 0, AC_FULLW10)
#define REG_0124_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xF24)
    #define REG_0124_LANE_0_LANE_INT_FORCE_3 Fld(16, 0, AC_FULLW10)
#define REG_0128_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xF28)
    #define REG_0128_LANE_0_LANE_INT_CLR_3 Fld(16, 0, AC_FULLW10)
#define REG_012C_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xF2C)
    #define REG_012C_LANE_0_LANE_INT_STATUS_3 Fld(16, 0, AC_FULLW10)
#define REG_0130_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xF30)
    #define REG_0130_LANE_0_RO_TEST_OUT Fld(16, 0, AC_FULLW10)
#define REG_0134_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xF34)
    #define REG_0134_LANE_0_DLEV_DATA_ERR_CNT Fld(16, 0, AC_FULLW10)
#define REG_0138_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xF38)
    #define REG_0138_LANE_0_DLEV_AT_EQ Fld(10, 0, AC_MSKW10)
    #define REG_0138_LANE_0_DLEV_AT_EQ_EN Fld(1, 10, AC_MSKB1)
    #define REG_0138_LANE_0_EN_IDAC_TAP_CLR Fld(1, 14, AC_MSKB1)
    #define REG_0138_LANE_0_EN_IDAC_TAP_SET Fld(1, 15, AC_MSKB1)
#define REG_013C_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xF3C)
    #define REG_013C_LANE_0_PHASE_GOOD_THR Fld(7, 0, AC_MSKB0)
    #define REG_013C_LANE_0_PHASE_ENOUGH_THR Fld(7, 8, AC_MSKB1)
#define REG_0140_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xF40)
    #define REG_0140_LANE_0_DLEV_SETTLE_TIME_COUNT Fld(3, 0, AC_MSKB0)
    #define REG_0140_LANE_0_DFE_SETTLE_TIME_COUNT Fld(4, 4, AC_MSKB0)
    #define REG_0140_LANE_0_DLEV_SETTLE_ITERATION Fld(4, 8, AC_MSKB1)
    #define REG_0140_LANE_0_DLEV_DATA_SETTLE_ACCU_FLAG_OV Fld(1, 12, AC_MSKB1)
    #define REG_0140_LANE_0_UPDATE_DLEV_TIME_OUT_ENABLE Fld(1, 14, AC_MSKB1)
    #define REG_0140_LANE_0_DFE_TIME_OUT_EN Fld(1, 15, AC_MSKB1)

//Page P0_HDMIRX_PHY_LANE_0_2
#define REG_0144_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xF44)
    #define REG_0144_LANE_0_EN_DLEV Fld(1, 0, AC_MSKB0)
    #define REG_0144_LANE_0_EN_DLEV_SWAP Fld(1, 1, AC_MSKB0)
    #define REG_0144_LANE_0_EN_TAP_RESIDUE Fld(1, 2, AC_MSKB0)
    #define REG_0144_LANE_0_EN_DLEV_SW_MODE Fld(1, 3, AC_MSKB0)
    #define REG_0144_LANE_0_AGC_TESTBUS_SEL Fld(3, 4, AC_MSKB0)
    #define REG_0144_LANE_0_EN_PGA_MAX Fld(1, 7, AC_MSKB0)
    #define REG_0144_LANE_0_FILTER_DEPTH_DLEV Fld(3, 8, AC_MSKB1)
    #define REG_0144_LANE_0_FILTER_DEPTH_TAP Fld(3, 12, AC_MSKB1)
    #define REG_0144_LANE_0_TAP1_CLAMP_EN Fld(1, 15, AC_MSKB1)
#define REG_0148_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xF48)
    #define REG_0148_LANE_0_SWAP_PERIOD Fld(3, 0, AC_MSKB0)
    #define REG_0148_LANE_0_WAIT_SETTLE_SWAP Fld(3, 4, AC_MSKB0)
    #define REG_0148_LANE_0_WAIT_SETTLE_DAC Fld(3, 8, AC_MSKB1)
    #define REG_0148_LANE_0_DLEV_STEP Fld(2, 12, AC_MSKB1)
    #define REG_0148_LANE_0_DLEV_STEP_DFE Fld(2, 14, AC_MSKB1)
#define REG_014C_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xF4C)
    #define REG_014C_LANE_0_DLEV_INIT Fld(10, 0, AC_MSKW10)
    #define REG_014C_LANE_0_DLEV_SETTLE_PULSE_EN Fld(2, 10, AC_MSKB1)
    #define REG_014C_LANE_0_DFE_SETTLE_PULSE_EN Fld(2, 12, AC_MSKB1)
    #define REG_014C_LANE_0_DLEV_TIME_OUT_EN Fld(1, 14, AC_MSKB1)
    #define REG_014C_LANE_0_TAP_STEP Fld(1, 15, AC_MSKB1)
#define REG_0150_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xF50)
    #define REG_0150_LANE_0_DFE_SETTLE_UPDATES Fld(4, 0, AC_MSKB0)
    #define REG_0150_LANE_0_DFE_SETTLE_ITERATION Fld(4, 4, AC_MSKB0)
    #define REG_0150_LANE_0_DLEV_STABLE_THRD Fld(8, 8, AC_FULLB1)
#define REG_0154_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xF54)
    #define REG_0154_LANE_0_DLEV_SWAP_OV_0 Fld(1, 0, AC_MSKB0)
    #define REG_0154_LANE_0_DLEV_SWAP_OV_1 Fld(1, 1, AC_MSKB0)
    #define REG_0154_LANE_0_DLEV_SWAP_OV_2 Fld(1, 2, AC_MSKB0)
    #define REG_0154_LANE_0_DLEV_SWAP_OV_3 Fld(1, 3, AC_MSKB0)
    #define REG_0154_LANE_0_DLEV_SWAP_OV_EN_0 Fld(1, 4, AC_MSKB0)
    #define REG_0154_LANE_0_DLEV_SWAP_OV_EN_1 Fld(1, 5, AC_MSKB0)
    #define REG_0154_LANE_0_DLEV_SWAP_OV_EN_2 Fld(1, 6, AC_MSKB0)
    #define REG_0154_LANE_0_DLEV_SWAP_OV_EN_3 Fld(1, 7, AC_MSKB0)
    #define REG_0154_LANE_0_UPDATE_DAC_TIME_OUT_THRD Fld(6, 8, AC_MSKB1)
    #define REG_0154_LANE_0_UPDATE_DAC_TIME_OUT_ENABLE Fld(1, 15, AC_MSKB1)
#define REG_0158_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xF58)
    #define REG_0158_LANE_0_EN_TAP_SW_MODE Fld(12, 0, AC_MSKW10)
    #define REG_0158_LANE_0_DLEV_GOOD_READBACK_0 Fld(1, 12, AC_MSKB1)
    #define REG_0158_LANE_0_DLEV_GOOD_READBACK_1 Fld(1, 13, AC_MSKB1)
    #define REG_0158_LANE_0_DLEV_GOOD_READBACK_2 Fld(1, 14, AC_MSKB1)
    #define REG_0158_LANE_0_DLEV_GOOD_READBACK_3 Fld(1, 15, AC_MSKB1)
#define REG_015C_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xF5C)
    #define REG_015C_LANE_0_EN_TAP Fld(12, 0, AC_MSKW10)
    #define REG_015C_LANE_0_DLEV_ENOUGH_READBACK_0 Fld(1, 12, AC_MSKB1)
    #define REG_015C_LANE_0_DLEV_ENOUGH_READBACK_1 Fld(1, 13, AC_MSKB1)
    #define REG_015C_LANE_0_DLEV_ENOUGH_READBACK_2 Fld(1, 14, AC_MSKB1)
    #define REG_015C_LANE_0_DLEV_ENOUGH_READBACK_3 Fld(1, 15, AC_MSKB1)
#define REG_0160_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xF60)
    #define REG_0160_LANE_0_TEST_SSLMS Fld(9, 0, AC_MSKW10)
    #define REG_0160_LANE_0_DLEV_SETTLE_UPDATES Fld(4, 12, AC_MSKB1)
#define REG_0164_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xF64)
    #define REG_0164_LANE_0_AGC_WAIT_PGA_1US Fld(4, 0, AC_MSKB0)
    #define REG_0164_LANE_0_DLEV_CHECK_OV_EN_0 Fld(1, 4, AC_MSKB0)
    #define REG_0164_LANE_0_DLEV_CHECK_OV_EN_1 Fld(1, 5, AC_MSKB0)
    #define REG_0164_LANE_0_DLEV_CHECK_OV_EN_2 Fld(1, 6, AC_MSKB0)
    #define REG_0164_LANE_0_DLEV_CHECK_OV_EN_3 Fld(1, 7, AC_MSKB0)
    #define REG_0164_LANE_0_UPDATE_DLEV_TIME_OUT_THRD Fld(6, 8, AC_MSKB1)
    #define REG_0164_LANE_0_AGC_OUTPUT_SEL Fld(2, 14, AC_MSKB1)
#define REG_0168_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xF68)
    #define REG_0168_LANE_0_DLEV_INIT_TABLE Fld(10, 0, AC_MSKW10)
    #define REG_0168_LANE_0_EQ_OUTPUT_SEL Fld(2, 10, AC_MSKB1)
    #define REG_0168_LANE_0_DFE_AGC_FREERUN Fld(4, 12, AC_MSKB1)
#define REG_016C_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xF6C)
    #define REG_016C_LANE_0_DLEV_QUALITY_ACCU_COUNT Fld(4, 0, AC_MSKB0)
    #define REG_016C_LANE_0_DLEV_QUALITY_SETTLE_COUNT Fld(4, 4, AC_MSKB0)
    #define REG_016C_LANE_0_EQ_STATE_RECORD_SEL Fld(2, 8, AC_MSKB1)
    #define REG_016C_LANE_0_DLEV_QUALITY_CHECK_EN Fld(1, 11, AC_MSKB1)
    #define REG_016C_LANE_0_DLEV_XOR Fld(2, 12, AC_MSKB1)
    #define REG_016C_LANE_0_DLEV_DATA_I_E_COMP_DISABLE Fld(1, 14, AC_MSKB1)
    #define REG_016C_LANE_0_DLEV_SWAP_SCAN_EN Fld(1, 15, AC_MSKB1)
#define REG_0170_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xF70)
    #define REG_0170_LANE_0_DLEV_GOOD Fld(8, 0, AC_FULLB0)
    #define REG_0170_LANE_0_DLEV_ENOUGH Fld(8, 8, AC_FULLB1)
#define REG_0174_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xF74)
    #define REG_0174_LANE_0_AGC_INITIAL Fld(8, 0, AC_FULLB0)
    #define REG_0174_LANE_0_AGC_DLEV_TARGET Fld(8, 8, AC_FULLB1)
#define REG_0178_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xF78)
    #define REG_0178_LANE_0_AGC_SETTLE_COUNT Fld(4, 0, AC_MSKB0)
    #define REG_0178_LANE_0_AGC_SETTLE_ITERATION Fld(4, 4, AC_MSKB0)
    #define REG_0178_LANE_0_DLEV_STABLE_THRD_DFE Fld(8, 8, AC_FULLB1)
#define REG_017C_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xF7C)
    #define REG_017C_LANE_0_DLEV_QUALITY_ERR_CNT_THRD Fld(16, 0, AC_FULLW10)
#define REG_0180_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xF80)
    #define REG_0180_LANE_0_EQ_RESULT_BIN_0 Fld(6, 0, AC_MSKB0)
    #define REG_0180_LANE_0_PGA_BIN_0 Fld(8, 8, AC_FULLB1)
#define REG_0184_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xF84)
    #define REG_0184_LANE_0_EQ_RESULT_BIN_1 Fld(6, 0, AC_MSKB0)
    #define REG_0184_LANE_0_PGA_BIN_1 Fld(8, 8, AC_FULLB1)
#define REG_0188_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xF88)
    #define REG_0188_LANE_0_EQ_RESULT_BIN_2 Fld(6, 0, AC_MSKB0)
    #define REG_0188_LANE_0_PGA_BIN_2 Fld(8, 8, AC_FULLB1)
#define REG_018C_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xF8C)
    #define REG_018C_LANE_0_EQ_RESULT_BIN_3 Fld(6, 0, AC_MSKB0)
    #define REG_018C_LANE_0_PGA_BIN_3 Fld(8, 8, AC_FULLB1)
#define REG_0190_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xF90)
    #define REG_0190_LANE_0_VDAC_IN_DLEV_BIN_0 Fld(10, 0, AC_MSKW10)
#define REG_0194_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xF94)
    #define REG_0194_LANE_0_VDAC_IN_DLEV_BIN_1 Fld(10, 0, AC_MSKW10)
#define REG_0198_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xF98)
    #define REG_0198_LANE_0_VDAC_IN_DLEV_BIN_2 Fld(10, 0, AC_MSKW10)
#define REG_019C_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xF9C)
    #define REG_019C_LANE_0_VDAC_IN_DLEV_BIN_3 Fld(10, 0, AC_MSKW10)
#define REG_01A0_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xFA0)
    #define REG_01A0_LANE_0_IDAC_IN_TAPF1_BIN_0 Fld(6, 0, AC_MSKB0)
    #define REG_01A0_LANE_0_IDAC_IN_TAPF1_BIN_1 Fld(6, 8, AC_MSKB1)
#define REG_01A4_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xFA4)
    #define REG_01A4_LANE_0_IDAC_IN_TAPF1_BIN_2 Fld(6, 0, AC_MSKB0)
    #define REG_01A4_LANE_0_IDAC_IN_TAPF1_BIN_3 Fld(6, 8, AC_MSKB1)
#define REG_01A8_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xFA8)
    #define REG_01A8_LANE_0_IDAC_IN_TAPF2_BIN_0 Fld(6, 0, AC_MSKB0)
    #define REG_01A8_LANE_0_IDAC_IN_TAPF2_BIN_1 Fld(6, 8, AC_MSKB1)
#define REG_01AC_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xFAC)
    #define REG_01AC_LANE_0_IDAC_IN_TAPF2_BIN_2 Fld(6, 0, AC_MSKB0)
    #define REG_01AC_LANE_0_IDAC_IN_TAPF2_BIN_3 Fld(6, 8, AC_MSKB1)
#define REG_01B0_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xFB0)
    #define REG_01B0_LANE_0_IDAC_IN_TAPF3_BIN_0 Fld(6, 0, AC_MSKB0)
    #define REG_01B0_LANE_0_IDAC_IN_TAPF3_BIN_1 Fld(6, 8, AC_MSKB1)
#define REG_01B4_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xFB4)
    #define REG_01B4_LANE_0_IDAC_IN_TAPF3_BIN_2 Fld(6, 0, AC_MSKB0)
    #define REG_01B4_LANE_0_IDAC_IN_TAPF3_BIN_3 Fld(6, 8, AC_MSKB1)
#define REG_01B8_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xFB8)
    #define REG_01B8_LANE_0_IDAC_IN_TAPF4_BIN_0 Fld(6, 0, AC_MSKB0)
    #define REG_01B8_LANE_0_IDAC_IN_TAPF4_BIN_1 Fld(6, 8, AC_MSKB1)
#define REG_01BC_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xFBC)
    #define REG_01BC_LANE_0_IDAC_IN_TAPF4_BIN_2 Fld(6, 0, AC_MSKB0)
    #define REG_01BC_LANE_0_IDAC_IN_TAPF4_BIN_3 Fld(6, 8, AC_MSKB1)
#define REG_01C0_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xFC0)
    #define REG_01C0_LANE_0_IDAC_IN_TAP1_BIN_0 Fld(8, 0, AC_FULLB0)
    #define REG_01C0_LANE_0_IDAC_IN_TAP1_BIN_1 Fld(8, 8, AC_FULLB1)
#define REG_01C4_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xFC4)
    #define REG_01C4_LANE_0_IDAC_IN_TAP1_BIN_2 Fld(8, 0, AC_FULLB0)
    #define REG_01C4_LANE_0_IDAC_IN_TAP1_BIN_3 Fld(8, 8, AC_FULLB1)
#define REG_01C8_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xFC8)
    #define REG_01C8_LANE_0_IDAC_IN_TAP2_BIN_0 Fld(8, 0, AC_FULLB0)
    #define REG_01C8_LANE_0_IDAC_IN_TAP2_BIN_1 Fld(8, 8, AC_FULLB1)
#define REG_01CC_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xFCC)
    #define REG_01CC_LANE_0_IDAC_IN_TAP2_BIN_2 Fld(8, 0, AC_FULLB0)
    #define REG_01CC_LANE_0_IDAC_IN_TAP2_BIN_3 Fld(8, 8, AC_FULLB1)
#define REG_01D0_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xFD0)
    #define REG_01D0_LANE_0_IDAC_IN_TAP3_BIN_0 Fld(8, 0, AC_FULLB0)
    #define REG_01D0_LANE_0_IDAC_IN_TAP3_BIN_1 Fld(8, 8, AC_FULLB1)
#define REG_01D4_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xFD4)
    #define REG_01D4_LANE_0_IDAC_IN_TAP3_BIN_2 Fld(8, 0, AC_FULLB0)
    #define REG_01D4_LANE_0_IDAC_IN_TAP3_BIN_3 Fld(8, 8, AC_FULLB1)
#define REG_01D8_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xFD8)
    #define REG_01D8_LANE_0_IDAC_IN_TAP4_BIN_0 Fld(8, 0, AC_FULLB0)
    #define REG_01D8_LANE_0_IDAC_IN_TAP4_BIN_1 Fld(8, 8, AC_FULLB1)
#define REG_01DC_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xFDC)
    #define REG_01DC_LANE_0_IDAC_IN_TAP4_BIN_2 Fld(8, 0, AC_FULLB0)
    #define REG_01DC_LANE_0_IDAC_IN_TAP4_BIN_3 Fld(8, 8, AC_FULLB1)
#define REG_01E0_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xFE0)
    #define REG_01E0_LANE_0_IDAC_IN_TAP5_BIN_0 Fld(8, 0, AC_FULLB0)
    #define REG_01E0_LANE_0_IDAC_IN_TAP5_BIN_1 Fld(8, 8, AC_FULLB1)
#define REG_01E4_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xFE4)
    #define REG_01E4_LANE_0_IDAC_IN_TAP5_BIN_2 Fld(8, 0, AC_FULLB0)
    #define REG_01E4_LANE_0_IDAC_IN_TAP5_BIN_3 Fld(8, 8, AC_FULLB1)
#define REG_01E8_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xFE8)
    #define REG_01E8_LANE_0_IDAC_IN_TAP6_BIN_0 Fld(8, 0, AC_FULLB0)
    #define REG_01E8_LANE_0_IDAC_IN_TAP6_BIN_1 Fld(8, 8, AC_FULLB1)
#define REG_01EC_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xFEC)
    #define REG_01EC_LANE_0_IDAC_IN_TAP6_BIN_2 Fld(8, 0, AC_FULLB0)
    #define REG_01EC_LANE_0_IDAC_IN_TAP6_BIN_3 Fld(8, 8, AC_FULLB1)
#define REG_01F0_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xFF0)
    #define REG_01F0_LANE_0_IDAC_IN_TAP7_BIN_0 Fld(8, 0, AC_FULLB0)
    #define REG_01F0_LANE_0_IDAC_IN_TAP7_BIN_1 Fld(8, 8, AC_FULLB1)
#define REG_01F4_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xFF4)
    #define REG_01F4_LANE_0_IDAC_IN_TAP7_BIN_2 Fld(8, 0, AC_FULLB0)
    #define REG_01F4_LANE_0_IDAC_IN_TAP7_BIN_3 Fld(8, 8, AC_FULLB1)
#define REG_01F8_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xFF8)
    #define REG_01F8_LANE_0_IDAC_IN_TAP8_BIN_0 Fld(8, 0, AC_FULLB0)
    #define REG_01F8_LANE_0_IDAC_IN_TAP8_BIN_1 Fld(8, 8, AC_FULLB1)
#define REG_01FC_LANE_0 (HDMIRX_P0_PHY_LANE_0_BASE + 0xFFC)
    #define REG_01FC_LANE_0_IDAC_IN_TAP8_BIN_2 Fld(8, 0, AC_FULLB0)
    #define REG_01FC_LANE_0_IDAC_IN_TAP8_BIN_3 Fld(8, 8, AC_FULLB1)

