                             ::::::::::::::::::::::::::::::::::::::::::::::::::
                             ::                                              ::
                             ::  Covered -- Verilog Coverage Verbose Report  ::
                             ::                                              ::
                             ::::::::::::::::::::::::::::::::::::::::::::::::::


~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~   GENERAL INFORMATION   ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
* Report generated from CDD file : generate8.2.cdd

* Reported by                    : Module

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~   LINE COVERAGE RESULTS   ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Module/Task/Function      Filename                 Hit/ Miss/Total    Percent hit
---------------------------------------------------------------------------------------------------------------------
  $root                   NA                         0/    0/    0      100%
  main                    generate8.2.v              0/    0/    0      100%
  main.U[0]               generate8.2.v              0/    0/    0      100%
  main.U[0].V[0]          generate8.2.v              1/    0/    1      100%
  main.U[0].V[1]          generate8.2.v              1/    0/    1      100%
  main.U[0].V[2]          generate8.2.v              1/    0/    1      100%
  main.U[0].V[3]          generate8.2.v              1/    0/    1      100%
  main.U[1]               generate8.2.v              0/    0/    0      100%
  main.U[1].V[0]          generate8.2.v              1/    0/    1      100%
  main.U[1].V[1]          generate8.2.v              1/    0/    1      100%
  main.U[1].V[2]          generate8.2.v              1/    0/    1      100%
  main.U[1].V[3]          generate8.2.v              1/    0/    1      100%
---------------------------------------------------------------------------------------------------------------------
  Accumulated                                        8/    0/    8      100%
---------------------------------------------------------------------------------------------------------------------


~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~   TOGGLE COVERAGE RESULTS   ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                                                           Toggle 0 -> 1                       Toggle 1 -> 0
Module/Task/Function      Filename                 Hit/ Miss/Total    Percent hit      Hit/ Miss/Total    Percent hit
---------------------------------------------------------------------------------------------------------------------
  $root                   NA                         0/    0/    0      100%             0/    0/    0      100%
  main                    generate8.2.v              0/    0/    0      100%             0/    0/    0      100%
  main.U[0]               generate8.2.v              0/    0/    0      100%             0/    0/    0      100%
  main.U[0].V[0]          generate8.2.v              0/    4/    4        0%             0/    4/    4        0%
  main.U[0].V[1]          generate8.2.v              1/    3/    4       25%             0/    4/    4        0%
  main.U[0].V[2]          generate8.2.v              1/    3/    4       25%             0/    4/    4        0%
  main.U[0].V[3]          generate8.2.v              2/    2/    4       50%             0/    4/    4        0%
  main.U[1]               generate8.2.v              0/    0/    0      100%             0/    0/    0      100%
  main.U[1].V[0]          generate8.2.v              1/    3/    4       25%             0/    4/    4        0%
  main.U[1].V[1]          generate8.2.v              2/    2/    4       50%             0/    4/    4        0%
  main.U[1].V[2]          generate8.2.v              2/    2/    4       50%             0/    4/    4        0%
  main.U[1].V[3]          generate8.2.v              3/    1/    4       75%             0/    4/    4        0%
---------------------------------------------------------------------------------------------------------------------
  Accumulated                                       12/   20/   32       38%             0/   32/   32        0%
---------------------------------------------------------------------------------------------------------------------

    Named Block: main.U[0].V[0], File: generate8.2.v
    -------------------------------------------------------------------------------------------------------------
    Signals not getting 100% toggle coverage

      Signal                    Toggle
      ---------------------------------------------------------------------------------------------------------
      x                         0->1: 4'h0
      ......................... 1->0: 4'h0 ...


    Named Block: main.U[0].V[1], File: generate8.2.v
    -------------------------------------------------------------------------------------------------------------
    Signals not getting 100% toggle coverage

      Signal                    Toggle
      ---------------------------------------------------------------------------------------------------------
      x                         0->1: 4'h1
      ......................... 1->0: 4'h0 ...


    Named Block: main.U[0].V[2], File: generate8.2.v
    -------------------------------------------------------------------------------------------------------------
    Signals not getting 100% toggle coverage

      Signal                    Toggle
      ---------------------------------------------------------------------------------------------------------
      x                         0->1: 4'h2
      ......................... 1->0: 4'h0 ...


    Named Block: main.U[0].V[3], File: generate8.2.v
    -------------------------------------------------------------------------------------------------------------
    Signals not getting 100% toggle coverage

      Signal                    Toggle
      ---------------------------------------------------------------------------------------------------------
      x                         0->1: 4'h3
      ......................... 1->0: 4'h0 ...


    Named Block: main.U[1].V[0], File: generate8.2.v
    -------------------------------------------------------------------------------------------------------------
    Signals not getting 100% toggle coverage

      Signal                    Toggle
      ---------------------------------------------------------------------------------------------------------
      x                         0->1: 4'h4
      ......................... 1->0: 4'h0 ...


    Named Block: main.U[1].V[1], File: generate8.2.v
    -------------------------------------------------------------------------------------------------------------
    Signals not getting 100% toggle coverage

      Signal                    Toggle
      ---------------------------------------------------------------------------------------------------------
      x                         0->1: 4'h5
      ......................... 1->0: 4'h0 ...


    Named Block: main.U[1].V[2], File: generate8.2.v
    -------------------------------------------------------------------------------------------------------------
    Signals not getting 100% toggle coverage

      Signal                    Toggle
      ---------------------------------------------------------------------------------------------------------
      x                         0->1: 4'h6
      ......................... 1->0: 4'h0 ...


    Named Block: main.U[1].V[3], File: generate8.2.v
    -------------------------------------------------------------------------------------------------------------
    Signals not getting 100% toggle coverage

      Signal                    Toggle
      ---------------------------------------------------------------------------------------------------------
      x                         0->1: 4'h7
      ......................... 1->0: 4'h0 ...



~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~   MEMORY COVERAGE RESULTS   ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                                                           Toggle 0 -> 1                       Toggle 1 -> 0
Module/Task/Function      Filename                 Hit/ Miss/Total    Percent hit      Hit/ Miss/Total    Percent hit
---------------------------------------------------------------------------------------------------------------------
  $root                   NA                         0/    0/    0      100%             0/    0/    0      100%
  main                    generate8.2.v              0/    0/    0      100%             0/    0/    0      100%
  main.U[0]               generate8.2.v              0/    0/    0      100%             0/    0/    0      100%
  main.U[0].V[0]          generate8.2.v              0/    0/    0      100%             0/    0/    0      100%
  main.U[0].V[1]          generate8.2.v              0/    0/    0      100%             0/    0/    0      100%
  main.U[0].V[2]          generate8.2.v              0/    0/    0      100%             0/    0/    0      100%
  main.U[0].V[3]          generate8.2.v              0/    0/    0      100%             0/    0/    0      100%
  main.U[1]               generate8.2.v              0/    0/    0      100%             0/    0/    0      100%
  main.U[1].V[0]          generate8.2.v              0/    0/    0      100%             0/    0/    0      100%
  main.U[1].V[1]          generate8.2.v              0/    0/    0      100%             0/    0/    0      100%
  main.U[1].V[2]          generate8.2.v              0/    0/    0      100%             0/    0/    0      100%
  main.U[1].V[3]          generate8.2.v              0/    0/    0      100%             0/    0/    0      100%
---------------------------------------------------------------------------------------------------------------------
  Accumulated                                        0/    0/    0      100%             0/    0/    0      100%

                                                    Addressable elements written         Addressable elements read
                                                   Hit/ Miss/Total    Percent hit      Hit/ Miss/Total    Percent hit
---------------------------------------------------------------------------------------------------------------------
  $root                   NA                         0/    0/    0      100%             0/    0/    0      100%
  main                    generate8.2.v              0/    0/    0      100%             0/    0/    0      100%
  main.U[0]               generate8.2.v              0/    0/    0      100%             0/    0/    0      100%
  main.U[0].V[0]          generate8.2.v              0/    0/    0      100%             0/    0/    0      100%
  main.U[0].V[1]          generate8.2.v              0/    0/    0      100%             0/    0/    0      100%
  main.U[0].V[2]          generate8.2.v              0/    0/    0      100%             0/    0/    0      100%
  main.U[0].V[3]          generate8.2.v              0/    0/    0      100%             0/    0/    0      100%
  main.U[1]               generate8.2.v              0/    0/    0      100%             0/    0/    0      100%
  main.U[1].V[0]          generate8.2.v              0/    0/    0      100%             0/    0/    0      100%
  main.U[1].V[1]          generate8.2.v              0/    0/    0      100%             0/    0/    0      100%
  main.U[1].V[2]          generate8.2.v              0/    0/    0      100%             0/    0/    0      100%
  main.U[1].V[3]          generate8.2.v              0/    0/    0      100%             0/    0/    0      100%
---------------------------------------------------------------------------------------------------------------------
  Accumulated                                        0/    0/    0      100%             0/    0/    0      100%
---------------------------------------------------------------------------------------------------------------------


~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~   COMBINATIONAL LOGIC COVERAGE RESULTS   ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                                                                            Logic Combinations
Module/Task/Function                Filename                          Hit/Miss/Total    Percent hit
---------------------------------------------------------------------------------------------------------------------
  $root                             NA                                  0/   0/   0      100%
  main                              generate8.2.v                       0/   0/   0      100%
  main.U[0]                         generate8.2.v                       0/   0/   0      100%
  main.U[0].V[0]                    generate8.2.v                       0/   0/   0      100%
  main.U[0].V[1]                    generate8.2.v                       0/   0/   0      100%
  main.U[0].V[2]                    generate8.2.v                       0/   0/   0      100%
  main.U[0].V[3]                    generate8.2.v                       0/   0/   0      100%
  main.U[1]                         generate8.2.v                       0/   0/   0      100%
  main.U[1].V[0]                    generate8.2.v                       0/   0/   0      100%
  main.U[1].V[1]                    generate8.2.v                       0/   0/   0      100%
  main.U[1].V[2]                    generate8.2.v                       0/   0/   0      100%
  main.U[1].V[3]                    generate8.2.v                       0/   0/   0      100%
---------------------------------------------------------------------------------------------------------------------
  Accumulated                                                           0/   0/   0      100%
---------------------------------------------------------------------------------------------------------------------


~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~   FINITE STATE MACHINE COVERAGE RESULTS   ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                                                               State                             Arc
Module/Task/Function      Filename                Hit/Miss/Total    Percent Hit    Hit/Miss/Total    Percent hit
---------------------------------------------------------------------------------------------------------------------
  $root                   NA                        0/   0/   0      100%            0/   0/   0      100%
  main                    generate8.2.v             0/   0/   0      100%            0/   0/   0      100%
  main.U[0]               generate8.2.v             0/   0/   0      100%            0/   0/   0      100%
  main.U[0].V[0]          generate8.2.v             0/   0/   0      100%            0/   0/   0      100%
  main.U[0].V[1]          generate8.2.v             0/   0/   0      100%            0/   0/   0      100%
  main.U[0].V[2]          generate8.2.v             0/   0/   0      100%            0/   0/   0      100%
  main.U[0].V[3]          generate8.2.v             0/   0/   0      100%            0/   0/   0      100%
  main.U[1]               generate8.2.v             0/   0/   0      100%            0/   0/   0      100%
  main.U[1].V[0]          generate8.2.v             0/   0/   0      100%            0/   0/   0      100%
  main.U[1].V[1]          generate8.2.v             0/   0/   0      100%            0/   0/   0      100%
  main.U[1].V[2]          generate8.2.v             0/   0/   0      100%            0/   0/   0      100%
  main.U[1].V[3]          generate8.2.v             0/   0/   0      100%            0/   0/   0      100%
---------------------------------------------------------------------------------------------------------------------
  Accumulated                                       0/   0/   0      100%            0/   0/   0      100%
---------------------------------------------------------------------------------------------------------------------


~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~   ASSERTION COVERAGE RESULTS   ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Module/Task/Function      Filename                 Hit/ Miss/Total    Percent hit
---------------------------------------------------------------------------------------------------------------------
  $root                   NA                         0/    0/    0      100%
  main                    generate8.2.v              0/    0/    0      100%
  main.U[0]               generate8.2.v              0/    0/    0      100%
  main.U[0].V[0]          generate8.2.v              0/    0/    0      100%
  main.U[0].V[1]          generate8.2.v              0/    0/    0      100%
  main.U[0].V[2]          generate8.2.v              0/    0/    0      100%
  main.U[0].V[3]          generate8.2.v              0/    0/    0      100%
  main.U[1]               generate8.2.v              0/    0/    0      100%
  main.U[1].V[0]          generate8.2.v              0/    0/    0      100%
  main.U[1].V[1]          generate8.2.v              0/    0/    0      100%
  main.U[1].V[2]          generate8.2.v              0/    0/    0      100%
  main.U[1].V[3]          generate8.2.v              0/    0/    0      100%
---------------------------------------------------------------------------------------------------------------------
  Accumulated                                        0/    0/    0      100%


