#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Sep  5 19:30:56 2020
# Process ID: 3776
# Current directory: E:/project_VLSI_paper
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7712 E:\project_VLSI_paper\project_VLSI_paper.xpr
# Log file: E:/project_VLSI_paper/vivado.log
# Journal file: E:/project_VLSI_paper\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/project_VLSI_paper/project_VLSI_paper.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/VLSI_Project/clkDivider.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/VLSI_Project/iht.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/VLSI_Project/testIht.v'.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-192] Failed to load run synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2019) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2019) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-505] Unrecognized Option Name DcpsUptoDate
WARNING: [Project 1-231] Project 'project_VLSI_paper.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 877.340 ; gain = 0.000
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sat Sep  5 19:32:41 2020...
