// Seed: 567565071
module module_0 (
    input wire id_0,
    output supply1 id_1,
    input uwire id_2
);
  uwire id_4, id_5 = -1'h0;
  wire  id_6;
  assign id_4 = 1;
endmodule
module module_1 (
    output wand id_0,
    output tri1 id_1,
    output wor id_2,
    input wor id_3,
    output wire id_4,
    output wand id_5,
    input wire id_6,
    input wire id_7,
    output uwire id_8,
    input uwire id_9,
    output tri1 id_10,
    input wire id_11,
    output supply1 id_12,
    input tri1 id_13,
    output tri id_14,
    output supply1 id_15,
    input wire id_16,
    input supply1 id_17
);
  wor  id_19;
  wire id_20;
  module_0 modCall_1 (
      id_17,
      id_1,
      id_6
  );
  assign id_19 = -1;
  wire id_21;
  assign id_15 = -1 > !-1'b0;
  tri0 id_22, id_23 = -1;
  assign id_1 = id_3 & 1;
endmodule
