module dec416sv(input logic activeHigh, input logic [3:0]A, output logic [15:0]Y);
	
	
	//1 - 9
	assign Y[0] = ~A[3] & ~A[2] & ~A[1] & ~A[0] & activeHigh;
	assign Y[1] = ~A[3] & ~A[2] & ~A[1] & A[0] & activeHigh;
	assign Y[2] = ~A[3] & ~A[2] & A[1] & ~A[0] & activeHigh;
	assign Y[3] = ~A[3] & ~A[2] & A[1] & A[0] & activeHigh;
   assign Y[4] = ~A[3] & A[2] & ~A[1] & ~A[0] & activeHigh;
	assign Y[5] = ~A[3] & A[2] & ~A[1] & A[0] & activeHigh;
	assign Y[6] = ~A[3] & A[2] & A[1] & ~A[0] & activeHigh;
	assign Y[7] = ~A[3] & A[2] & A[1] & A[0] & activeHigh;
   assign Y[8] = A[3] & ~A[2] & ~A[1] & ~A[0] & activeHigh;
	assign Y[9] = A[3] & ~A[2] & ~A[1] & A[0] & activeHigh;
	
	//A - F
	assign Y[10] = A[3] & ~A[2] & A[1] & ~A[0] & activeHigh;
	assign Y[11] = A[3] & ~A[2] & A[1] & A[0] & activeHigh;
   assign Y[12] = A[3] & A[2] & ~A[1] & ~A[0] & activeHigh;
	assign Y[13] = A[3] & A[2] & ~A[1] & A[0] & activeHigh;
	assign Y[14] = A[3] & A[2] & A[1] & ~A[0] & activeHigh;
	assign Y[15] = A[3] & A[2] & A[1] & A[0] & activeHigh;

 

endmodule