$date
	Mon Aug 06 00:42:27 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module seq_detect_tb $end
$var wire 1 ! z $end
$var reg 1 " clk $end
$var reg 1 # din $end
$var reg 1 $ reset $end
$scope module sq_det $end
$var wire 1 " clk $end
$var wire 1 # din $end
$var wire 1 $ reset $end
$var reg 3 % next_state [2:0] $end
$var reg 3 & state [2:0] $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
b1 %
0$
0#
0"
x!
$end
#5000000000
0!
b1 &
1"
#10000000000
b10 %
0"
1#
#15000000000
b10 &
1"
#20000000000
0"
#25000000000
1"
#30000000000
b11 %
0"
0#
#35000000000
b1 %
b11 &
1"
#40000000000
b100 %
0"
1#
#45000000000
b10 %
1!
b100 &
1"
#50000000000
0"
#55000000000
0!
b10 &
1"
#60000000000
b11 %
0"
0#
#65000000000
b1 %
b11 &
1"
#70000000000
b100 %
0"
1#
#75000000000
b10 %
1!
b100 &
1"
#80000000000
0"
#85000000000
0!
b10 &
1"
#90000000000
b11 %
0"
0#
#95000000000
b1 %
b11 &
1"
#100000000000
b100 %
0"
1#
#105000000000
b10 %
1!
b100 &
1"
#110000000000
0"
#115000000000
0!
b10 &
1"
#120000000000
b11 %
0"
0#
#125000000000
b1 %
b11 &
1"
#130000000000
0"
