
Template_407.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001c020  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0002c21c  0801c1b0  0801c1b0  0002c1b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080483cc  080483cc  0006022c  2**0
                  CONTENTS
  4 .ARM          00000008  080483cc  080483cc  000583cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080483d4  080483d4  0006022c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080483d4  080483d4  000583d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080483d8  080483d8  000583d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000022c  20000000  080483dc  00060000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0006022c  2**0
                  CONTENTS
 10 .bss          00005a88  20000230  20000230  00060230  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  20005cb8  20005cb8  00060230  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0006022c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00039f49  00000000  00000000  0006025c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00008e0c  00000000  00000000  0009a1a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002938  00000000  00000000  000a2fb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00002608  00000000  00000000  000a58f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00015fa7  00000000  00000000  000a7ef8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00049bc0  00000000  00000000  000bde9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00118d0a  00000000  00000000  00107a5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00220769  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000c0a8  00000000  00000000  002207bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000230 	.word	0x20000230
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801c198 	.word	0x0801c198

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000234 	.word	0x20000234
 80001cc:	0801c198 	.word	0x0801c198

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9aa 	b.w	8000ff4 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468e      	mov	lr, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d14d      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d32:	428a      	cmp	r2, r1
 8000d34:	4694      	mov	ip, r2
 8000d36:	d969      	bls.n	8000e0c <__udivmoddi4+0xe8>
 8000d38:	fab2 f282 	clz	r2, r2
 8000d3c:	b152      	cbz	r2, 8000d54 <__udivmoddi4+0x30>
 8000d3e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d42:	f1c2 0120 	rsb	r1, r2, #32
 8000d46:	fa20 f101 	lsr.w	r1, r0, r1
 8000d4a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d52:	4094      	lsls	r4, r2
 8000d54:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d58:	0c21      	lsrs	r1, r4, #16
 8000d5a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d5e:	fa1f f78c 	uxth.w	r7, ip
 8000d62:	fb08 e316 	mls	r3, r8, r6, lr
 8000d66:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d6a:	fb06 f107 	mul.w	r1, r6, r7
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d7a:	f080 811f 	bcs.w	8000fbc <__udivmoddi4+0x298>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 811c 	bls.w	8000fbc <__udivmoddi4+0x298>
 8000d84:	3e02      	subs	r6, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a5b      	subs	r3, r3, r1
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d98:	fb00 f707 	mul.w	r7, r0, r7
 8000d9c:	42a7      	cmp	r7, r4
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x92>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	f080 810a 	bcs.w	8000fc0 <__udivmoddi4+0x29c>
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	f240 8107 	bls.w	8000fc0 <__udivmoddi4+0x29c>
 8000db2:	4464      	add	r4, ip
 8000db4:	3802      	subs	r0, #2
 8000db6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dba:	1be4      	subs	r4, r4, r7
 8000dbc:	2600      	movs	r6, #0
 8000dbe:	b11d      	cbz	r5, 8000dc8 <__udivmoddi4+0xa4>
 8000dc0:	40d4      	lsrs	r4, r2
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc8:	4631      	mov	r1, r6
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0xc2>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80ef 	beq.w	8000fb6 <__udivmoddi4+0x292>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x160>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0xd4>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80f9 	bhi.w	8000fea <__udivmoddi4+0x2c6>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	469e      	mov	lr, r3
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0e0      	beq.n	8000dc8 <__udivmoddi4+0xa4>
 8000e06:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e0a:	e7dd      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000e0c:	b902      	cbnz	r2, 8000e10 <__udivmoddi4+0xec>
 8000e0e:	deff      	udf	#255	; 0xff
 8000e10:	fab2 f282 	clz	r2, r2
 8000e14:	2a00      	cmp	r2, #0
 8000e16:	f040 8092 	bne.w	8000f3e <__udivmoddi4+0x21a>
 8000e1a:	eba1 010c 	sub.w	r1, r1, ip
 8000e1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e22:	fa1f fe8c 	uxth.w	lr, ip
 8000e26:	2601      	movs	r6, #1
 8000e28:	0c20      	lsrs	r0, r4, #16
 8000e2a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e2e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e32:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e36:	fb0e f003 	mul.w	r0, lr, r3
 8000e3a:	4288      	cmp	r0, r1
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x12c>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x12a>
 8000e48:	4288      	cmp	r0, r1
 8000e4a:	f200 80cb 	bhi.w	8000fe4 <__udivmoddi4+0x2c0>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1110 	mls	r1, r7, r0, r1
 8000e5c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e60:	fb0e fe00 	mul.w	lr, lr, r0
 8000e64:	45a6      	cmp	lr, r4
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x156>
 8000e68:	eb1c 0404 	adds.w	r4, ip, r4
 8000e6c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e70:	d202      	bcs.n	8000e78 <__udivmoddi4+0x154>
 8000e72:	45a6      	cmp	lr, r4
 8000e74:	f200 80bb 	bhi.w	8000fee <__udivmoddi4+0x2ca>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	eba4 040e 	sub.w	r4, r4, lr
 8000e7e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e82:	e79c      	b.n	8000dbe <__udivmoddi4+0x9a>
 8000e84:	f1c6 0720 	rsb	r7, r6, #32
 8000e88:	40b3      	lsls	r3, r6
 8000e8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e92:	fa20 f407 	lsr.w	r4, r0, r7
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	431c      	orrs	r4, r3
 8000e9c:	40f9      	lsrs	r1, r7
 8000e9e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ea6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eaa:	0c20      	lsrs	r0, r4, #16
 8000eac:	fa1f fe8c 	uxth.w	lr, ip
 8000eb0:	fb09 1118 	mls	r1, r9, r8, r1
 8000eb4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eb8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ebc:	4288      	cmp	r0, r1
 8000ebe:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec2:	d90b      	bls.n	8000edc <__udivmoddi4+0x1b8>
 8000ec4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ecc:	f080 8088 	bcs.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed0:	4288      	cmp	r0, r1
 8000ed2:	f240 8085 	bls.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	1a09      	subs	r1, r1, r0
 8000ede:	b2a4      	uxth	r4, r4
 8000ee0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ee4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ee8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eec:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ef0:	458e      	cmp	lr, r1
 8000ef2:	d908      	bls.n	8000f06 <__udivmoddi4+0x1e2>
 8000ef4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000efc:	d26c      	bcs.n	8000fd8 <__udivmoddi4+0x2b4>
 8000efe:	458e      	cmp	lr, r1
 8000f00:	d96a      	bls.n	8000fd8 <__udivmoddi4+0x2b4>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4461      	add	r1, ip
 8000f06:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f0a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f0e:	eba1 010e 	sub.w	r1, r1, lr
 8000f12:	42a1      	cmp	r1, r4
 8000f14:	46c8      	mov	r8, r9
 8000f16:	46a6      	mov	lr, r4
 8000f18:	d356      	bcc.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f1a:	d053      	beq.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f1c:	b15d      	cbz	r5, 8000f36 <__udivmoddi4+0x212>
 8000f1e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f22:	eb61 010e 	sbc.w	r1, r1, lr
 8000f26:	fa01 f707 	lsl.w	r7, r1, r7
 8000f2a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f2e:	40f1      	lsrs	r1, r6
 8000f30:	431f      	orrs	r7, r3
 8000f32:	e9c5 7100 	strd	r7, r1, [r5]
 8000f36:	2600      	movs	r6, #0
 8000f38:	4631      	mov	r1, r6
 8000f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3e:	f1c2 0320 	rsb	r3, r2, #32
 8000f42:	40d8      	lsrs	r0, r3
 8000f44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f48:	fa21 f303 	lsr.w	r3, r1, r3
 8000f4c:	4091      	lsls	r1, r2
 8000f4e:	4301      	orrs	r1, r0
 8000f50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f54:	fa1f fe8c 	uxth.w	lr, ip
 8000f58:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f5c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f60:	0c0b      	lsrs	r3, r1, #16
 8000f62:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f66:	fb00 f60e 	mul.w	r6, r0, lr
 8000f6a:	429e      	cmp	r6, r3
 8000f6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x260>
 8000f72:	eb1c 0303 	adds.w	r3, ip, r3
 8000f76:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f7a:	d22f      	bcs.n	8000fdc <__udivmoddi4+0x2b8>
 8000f7c:	429e      	cmp	r6, r3
 8000f7e:	d92d      	bls.n	8000fdc <__udivmoddi4+0x2b8>
 8000f80:	3802      	subs	r0, #2
 8000f82:	4463      	add	r3, ip
 8000f84:	1b9b      	subs	r3, r3, r6
 8000f86:	b289      	uxth	r1, r1
 8000f88:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f8c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f94:	fb06 f30e 	mul.w	r3, r6, lr
 8000f98:	428b      	cmp	r3, r1
 8000f9a:	d908      	bls.n	8000fae <__udivmoddi4+0x28a>
 8000f9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000fa0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fa4:	d216      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000fa6:	428b      	cmp	r3, r1
 8000fa8:	d914      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000faa:	3e02      	subs	r6, #2
 8000fac:	4461      	add	r1, ip
 8000fae:	1ac9      	subs	r1, r1, r3
 8000fb0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fb4:	e738      	b.n	8000e28 <__udivmoddi4+0x104>
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e705      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e3      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6f8      	b.n	8000db6 <__udivmoddi4+0x92>
 8000fc4:	454b      	cmp	r3, r9
 8000fc6:	d2a9      	bcs.n	8000f1c <__udivmoddi4+0x1f8>
 8000fc8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fcc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7a3      	b.n	8000f1c <__udivmoddi4+0x1f8>
 8000fd4:	4646      	mov	r6, r8
 8000fd6:	e7ea      	b.n	8000fae <__udivmoddi4+0x28a>
 8000fd8:	4620      	mov	r0, r4
 8000fda:	e794      	b.n	8000f06 <__udivmoddi4+0x1e2>
 8000fdc:	4640      	mov	r0, r8
 8000fde:	e7d1      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fe0:	46d0      	mov	r8, sl
 8000fe2:	e77b      	b.n	8000edc <__udivmoddi4+0x1b8>
 8000fe4:	3b02      	subs	r3, #2
 8000fe6:	4461      	add	r1, ip
 8000fe8:	e732      	b.n	8000e50 <__udivmoddi4+0x12c>
 8000fea:	4630      	mov	r0, r6
 8000fec:	e709      	b.n	8000e02 <__udivmoddi4+0xde>
 8000fee:	4464      	add	r4, ip
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	e742      	b.n	8000e7a <__udivmoddi4+0x156>

08000ff4 <__aeabi_idiv0>:
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b084      	sub	sp, #16
 8000ffc:	af02      	add	r7, sp, #8
	/* USER CODE BEGIN 1 */
	/* USER CODE END 1 */
	uint8_t hour, min, sec, ampm;

	HAL_Init();
 8000ffe:	f003 f9b3 	bl	8004368 <HAL_Init>
	//MX_GPIO_Init();
	sys_stm32_clock_init(336, 8, 2, 7);
 8001002:	2307      	movs	r3, #7
 8001004:	2202      	movs	r2, #2
 8001006:	2108      	movs	r1, #8
 8001008:	f44f 70a8 	mov.w	r0, #336	; 0x150
 800100c:	f00a fcb6 	bl	800b97c <sys_stm32_clock_init>
	delay_init(168);
 8001010:	20a8      	movs	r0, #168	; 0xa8
 8001012:	f00a fc21 	bl	800b858 <delay_init>
	led_init();
 8001016:	f001 ff1b 	bl	8002e50 <led_init>
	key_init();                              /*  */
 800101a:	f001 feb9 	bl	8002d90 <key_init>
	usart_init(115200);
 800101e:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 8001022:	f00a fd37 	bl	800ba94 <usart_init>


	//rs232_init(9600);                       /* RS232 */

	debug_init();
 8001026:	f00b f961 	bl	800c2ec <debug_init>
	stepper_init(0xFFFF-1, 84 - 1);      		/*TIM8		   */
 800102a:	2153      	movs	r1, #83	; 0x53
 800102c:	f64f 70fe 	movw	r0, #65534	; 0xfffe
 8001030:	f002 fcc4 	bl	80039bc <stepper_init>
	gtim_timx_encoder_chy_init(0xffff, 0);	/*TIM3()*/
 8001034:	2100      	movs	r1, #0
 8001036:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800103a:	f002 fefb 	bl	8003e34 <gtim_timx_encoder_chy_init>
	btim_timx_int_init(1000-1, 84-1);			/*TIM620ms*/
 800103e:	2153      	movs	r1, #83	; 0x53
 8001040:	f240 30e7 	movw	r0, #999	; 0x3e7
 8001044:	f002 fe9a 	bl	8003d7c <btim_timx_int_init>

	/*MCU*/
	debug_structSize();
 8001048:	f00a fe32 	bl	800bcb0 <debug_structSize>
	pid_init();
 800104c:	f002 fa44 	bl	80034d8 <pid_init>
	init_photoelectric_switch();
 8001050:	f002 fa3c 	bl	80034cc <init_photoelectric_switch>
	init_input_io();
 8001054:	f002 f98a 	bl	800336c <init_input_io>

	rtc_init();
 8001058:	f002 fbc2 	bl	80037e0 <rtc_init>
    rtc_get_time(&hour, &min, &sec, &ampm);
 800105c:	1d3b      	adds	r3, r7, #4
 800105e:	1d7a      	adds	r2, r7, #5
 8001060:	1db9      	adds	r1, r7, #6
 8001062:	1df8      	adds	r0, r7, #7
 8001064:	f002 fb7c 	bl	8003760 <rtc_get_time>
	printf("Time:%02d:%02d:%02d\r\n", hour, min, sec);
 8001068:	79fb      	ldrb	r3, [r7, #7]
 800106a:	4619      	mov	r1, r3
 800106c:	79bb      	ldrb	r3, [r7, #6]
 800106e:	461a      	mov	r2, r3
 8001070:	797b      	ldrb	r3, [r7, #5]
 8001072:	480b      	ldr	r0, [pc, #44]	; (80010a0 <main+0xa8>)
 8001074:	f017 fc3a 	bl	80188ec <iprintf>
	//  stepper_star(STEPPER_MOTOR_2);
	#endif


	/*USB */
	exfuns_init();		//Fatfs
 8001078:	f010 f83a 	bl	80110f0 <exfuns_init>

	USB_Init();
 800107c:	f012 ffe6 	bl	801404c <USB_Init>

	//rs232_send_data((uint8_t *)("\r\n hello world\r\n \0"), 20);
	xTaskCreate(start_task,
 8001080:	4b08      	ldr	r3, [pc, #32]	; (80010a4 <main+0xac>)
 8001082:	9301      	str	r3, [sp, #4]
 8001084:	2301      	movs	r3, #1
 8001086:	9300      	str	r3, [sp, #0]
 8001088:	2300      	movs	r3, #0
 800108a:	2280      	movs	r2, #128	; 0x80
 800108c:	4906      	ldr	r1, [pc, #24]	; (80010a8 <main+0xb0>)
 800108e:	4807      	ldr	r0, [pc, #28]	; (80010ac <main+0xb4>)
 8001090:	f010 ffd9 	bl	8012046 <xTaskCreate>
			  START_Task_Stack,
			  NULL,
			  START_Task_Prio,
			  &Start_Handle_t);

	vTaskStartScheduler();
 8001094:	f011 f9c2 	bl	801241c <vTaskStartScheduler>
	while(1)
	{
	  //USBH_Process(&g_hUSBHost);
	  delay_ms(10);
 8001098:	200a      	movs	r0, #10
 800109a:	f00a fc2d 	bl	800b8f8 <delay_ms>
 800109e:	e7fb      	b.n	8001098 <main+0xa0>
 80010a0:	0801c1b0 	.word	0x0801c1b0
 80010a4:	2000024c 	.word	0x2000024c
 80010a8:	0801c1c8 	.word	0x0801c1c8
 80010ac:	080016c5 	.word	0x080016c5

080010b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b082      	sub	sp, #8
 80010b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010b6:	2300      	movs	r3, #0
 80010b8:	607b      	str	r3, [r7, #4]
 80010ba:	4b12      	ldr	r3, [pc, #72]	; (8001104 <HAL_MspInit+0x54>)
 80010bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010be:	4a11      	ldr	r2, [pc, #68]	; (8001104 <HAL_MspInit+0x54>)
 80010c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010c4:	6453      	str	r3, [r2, #68]	; 0x44
 80010c6:	4b0f      	ldr	r3, [pc, #60]	; (8001104 <HAL_MspInit+0x54>)
 80010c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010ce:	607b      	str	r3, [r7, #4]
 80010d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010d2:	2300      	movs	r3, #0
 80010d4:	603b      	str	r3, [r7, #0]
 80010d6:	4b0b      	ldr	r3, [pc, #44]	; (8001104 <HAL_MspInit+0x54>)
 80010d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010da:	4a0a      	ldr	r2, [pc, #40]	; (8001104 <HAL_MspInit+0x54>)
 80010dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010e0:	6413      	str	r3, [r2, #64]	; 0x40
 80010e2:	4b08      	ldr	r3, [pc, #32]	; (8001104 <HAL_MspInit+0x54>)
 80010e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010ea:	603b      	str	r3, [r7, #0]
 80010ec:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80010ee:	2200      	movs	r2, #0
 80010f0:	210f      	movs	r1, #15
 80010f2:	f06f 0001 	mvn.w	r0, #1
 80010f6:	f003 feac 	bl	8004e52 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010fa:	bf00      	nop
 80010fc:	3708      	adds	r7, #8
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	40023800 	.word	0x40023800

08001108 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001108:	b480      	push	{r7}
 800110a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800110c:	e7fe      	b.n	800110c <NMI_Handler+0x4>
	...

08001110 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b086      	sub	sp, #24
 8001114:	af00      	add	r7, sp, #0
	  /* Go to infinite loop when Hard Fault exception occurs */
	unsigned int lr ;

	unsigned int pc_pre_msp, pc_pre_psp;

	unsigned int StackSPIndexOffset = 6*4;//SP,STM32
 8001116:	2318      	movs	r3, #24
 8001118:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __get_MSP(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, msp" : "=r" (result) );
 800111a:	f3ef 8308 	mrs	r3, MSP
 800111e:	607b      	str	r3, [r7, #4]
  return(result);
 8001120:	687a      	ldr	r2, [r7, #4]

	//lr  = __return_address();


	pc_pre_msp =*(unsigned int*)( __get_MSP() + StackSPIndexOffset);
 8001122:	697b      	ldr	r3, [r7, #20]
 8001124:	4413      	add	r3, r2
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 800112a:	f3ef 8309 	mrs	r3, PSP
 800112e:	60bb      	str	r3, [r7, #8]
  return(result);
 8001130:	68ba      	ldr	r2, [r7, #8]


	pc_pre_psp =*(unsigned int*)( __get_PSP() + StackSPIndexOffset);
 8001132:	697b      	ldr	r3, [r7, #20]
 8001134:	4413      	add	r3, r2
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	60fb      	str	r3, [r7, #12]

	printf("HardFault_Handler,pc_pre_msp = 0x%08x  pc_pre_psp = 0x%08x\n",pc_pre_msp, pc_pre_psp);
 800113a:	68fa      	ldr	r2, [r7, #12]
 800113c:	6939      	ldr	r1, [r7, #16]
 800113e:	4802      	ldr	r0, [pc, #8]	; (8001148 <HardFault_Handler+0x38>)
 8001140:	f017 fbd4 	bl	80188ec <iprintf>


  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001144:	e7fe      	b.n	8001144 <HardFault_Handler+0x34>
 8001146:	bf00      	nop
 8001148:	0801c1d0 	.word	0x0801c1d0

0800114c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800114c:	b480      	push	{r7}
 800114e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001150:	e7fe      	b.n	8001150 <MemManage_Handler+0x4>

08001152 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001152:	b480      	push	{r7}
 8001154:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001156:	e7fe      	b.n	8001156 <BusFault_Handler+0x4>

08001158 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001158:	b480      	push	{r7}
 800115a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800115c:	e7fe      	b.n	800115c <UsageFault_Handler+0x4>

0800115e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800115e:	b480      	push	{r7}
 8001160:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001162:	bf00      	nop
 8001164:	46bd      	mov	sp, r7
 8001166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116a:	4770      	bx	lr

0800116c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001170:	f003 f94c 	bl	800440c <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001174:	f011 fdaa 	bl	8012ccc <xTaskGetSchedulerState>
 8001178:	4603      	mov	r3, r0
 800117a:	2b01      	cmp	r3, #1
 800117c:	d001      	beq.n	8001182 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800117e:	f012 fceb 	bl	8013b58 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001182:	bf00      	nop
 8001184:	bd80      	pop	{r7, pc}

08001186 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001186:	b480      	push	{r7}
 8001188:	af00      	add	r7, sp, #0
	return 1;
 800118a:	2301      	movs	r3, #1
}
 800118c:	4618      	mov	r0, r3
 800118e:	46bd      	mov	sp, r7
 8001190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001194:	4770      	bx	lr

08001196 <_kill>:

int _kill(int pid, int sig)
{
 8001196:	b580      	push	{r7, lr}
 8001198:	b082      	sub	sp, #8
 800119a:	af00      	add	r7, sp, #0
 800119c:	6078      	str	r0, [r7, #4]
 800119e:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80011a0:	f016 fa7e 	bl	80176a0 <__errno>
 80011a4:	4603      	mov	r3, r0
 80011a6:	2216      	movs	r2, #22
 80011a8:	601a      	str	r2, [r3, #0]
	return -1;
 80011aa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011ae:	4618      	mov	r0, r3
 80011b0:	3708      	adds	r7, #8
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}

080011b6 <_exit>:

void _exit (int status)
{
 80011b6:	b580      	push	{r7, lr}
 80011b8:	b082      	sub	sp, #8
 80011ba:	af00      	add	r7, sp, #0
 80011bc:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80011be:	f04f 31ff 	mov.w	r1, #4294967295
 80011c2:	6878      	ldr	r0, [r7, #4]
 80011c4:	f7ff ffe7 	bl	8001196 <_kill>
	while (1) {}		/* Make sure we hang here */
 80011c8:	e7fe      	b.n	80011c8 <_exit+0x12>

080011ca <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80011ca:	b580      	push	{r7, lr}
 80011cc:	b086      	sub	sp, #24
 80011ce:	af00      	add	r7, sp, #0
 80011d0:	60f8      	str	r0, [r7, #12]
 80011d2:	60b9      	str	r1, [r7, #8]
 80011d4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011d6:	2300      	movs	r3, #0
 80011d8:	617b      	str	r3, [r7, #20]
 80011da:	e00a      	b.n	80011f2 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80011dc:	f3af 8000 	nop.w
 80011e0:	4601      	mov	r1, r0
 80011e2:	68bb      	ldr	r3, [r7, #8]
 80011e4:	1c5a      	adds	r2, r3, #1
 80011e6:	60ba      	str	r2, [r7, #8]
 80011e8:	b2ca      	uxtb	r2, r1
 80011ea:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011ec:	697b      	ldr	r3, [r7, #20]
 80011ee:	3301      	adds	r3, #1
 80011f0:	617b      	str	r3, [r7, #20]
 80011f2:	697a      	ldr	r2, [r7, #20]
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	429a      	cmp	r2, r3
 80011f8:	dbf0      	blt.n	80011dc <_read+0x12>
	}

return len;
 80011fa:	687b      	ldr	r3, [r7, #4]
}
 80011fc:	4618      	mov	r0, r3
 80011fe:	3718      	adds	r7, #24
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}

08001204 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b086      	sub	sp, #24
 8001208:	af00      	add	r7, sp, #0
 800120a:	60f8      	str	r0, [r7, #12]
 800120c:	60b9      	str	r1, [r7, #8]
 800120e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001210:	2300      	movs	r3, #0
 8001212:	617b      	str	r3, [r7, #20]
 8001214:	e009      	b.n	800122a <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001216:	68bb      	ldr	r3, [r7, #8]
 8001218:	1c5a      	adds	r2, r3, #1
 800121a:	60ba      	str	r2, [r7, #8]
 800121c:	781b      	ldrb	r3, [r3, #0]
 800121e:	4618      	mov	r0, r3
 8001220:	f00a fc26 	bl	800ba70 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001224:	697b      	ldr	r3, [r7, #20]
 8001226:	3301      	adds	r3, #1
 8001228:	617b      	str	r3, [r7, #20]
 800122a:	697a      	ldr	r2, [r7, #20]
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	429a      	cmp	r2, r3
 8001230:	dbf1      	blt.n	8001216 <_write+0x12>
	}
	return len;
 8001232:	687b      	ldr	r3, [r7, #4]
}
 8001234:	4618      	mov	r0, r3
 8001236:	3718      	adds	r7, #24
 8001238:	46bd      	mov	sp, r7
 800123a:	bd80      	pop	{r7, pc}

0800123c <_close>:

int _close(int file)
{
 800123c:	b480      	push	{r7}
 800123e:	b083      	sub	sp, #12
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
	return -1;
 8001244:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001248:	4618      	mov	r0, r3
 800124a:	370c      	adds	r7, #12
 800124c:	46bd      	mov	sp, r7
 800124e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001252:	4770      	bx	lr

08001254 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001254:	b480      	push	{r7}
 8001256:	b083      	sub	sp, #12
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
 800125c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800125e:	683b      	ldr	r3, [r7, #0]
 8001260:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001264:	605a      	str	r2, [r3, #4]
	return 0;
 8001266:	2300      	movs	r3, #0
}
 8001268:	4618      	mov	r0, r3
 800126a:	370c      	adds	r7, #12
 800126c:	46bd      	mov	sp, r7
 800126e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001272:	4770      	bx	lr

08001274 <_isatty>:

int _isatty(int file)
{
 8001274:	b480      	push	{r7}
 8001276:	b083      	sub	sp, #12
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
	return 1;
 800127c:	2301      	movs	r3, #1
}
 800127e:	4618      	mov	r0, r3
 8001280:	370c      	adds	r7, #12
 8001282:	46bd      	mov	sp, r7
 8001284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001288:	4770      	bx	lr

0800128a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800128a:	b480      	push	{r7}
 800128c:	b085      	sub	sp, #20
 800128e:	af00      	add	r7, sp, #0
 8001290:	60f8      	str	r0, [r7, #12]
 8001292:	60b9      	str	r1, [r7, #8]
 8001294:	607a      	str	r2, [r7, #4]
	return 0;
 8001296:	2300      	movs	r3, #0
}
 8001298:	4618      	mov	r0, r3
 800129a:	3714      	adds	r7, #20
 800129c:	46bd      	mov	sp, r7
 800129e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a2:	4770      	bx	lr

080012a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b086      	sub	sp, #24
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012ac:	4a14      	ldr	r2, [pc, #80]	; (8001300 <_sbrk+0x5c>)
 80012ae:	4b15      	ldr	r3, [pc, #84]	; (8001304 <_sbrk+0x60>)
 80012b0:	1ad3      	subs	r3, r2, r3
 80012b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012b4:	697b      	ldr	r3, [r7, #20]
 80012b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012b8:	4b13      	ldr	r3, [pc, #76]	; (8001308 <_sbrk+0x64>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d102      	bne.n	80012c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012c0:	4b11      	ldr	r3, [pc, #68]	; (8001308 <_sbrk+0x64>)
 80012c2:	4a12      	ldr	r2, [pc, #72]	; (800130c <_sbrk+0x68>)
 80012c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012c6:	4b10      	ldr	r3, [pc, #64]	; (8001308 <_sbrk+0x64>)
 80012c8:	681a      	ldr	r2, [r3, #0]
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	4413      	add	r3, r2
 80012ce:	693a      	ldr	r2, [r7, #16]
 80012d0:	429a      	cmp	r2, r3
 80012d2:	d207      	bcs.n	80012e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012d4:	f016 f9e4 	bl	80176a0 <__errno>
 80012d8:	4603      	mov	r3, r0
 80012da:	220c      	movs	r2, #12
 80012dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80012de:	f04f 33ff 	mov.w	r3, #4294967295
 80012e2:	e009      	b.n	80012f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012e4:	4b08      	ldr	r3, [pc, #32]	; (8001308 <_sbrk+0x64>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80012ea:	4b07      	ldr	r3, [pc, #28]	; (8001308 <_sbrk+0x64>)
 80012ec:	681a      	ldr	r2, [r3, #0]
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	4413      	add	r3, r2
 80012f2:	4a05      	ldr	r2, [pc, #20]	; (8001308 <_sbrk+0x64>)
 80012f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80012f6:	68fb      	ldr	r3, [r7, #12]
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	3718      	adds	r7, #24
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	20020000 	.word	0x20020000
 8001304:	00000400 	.word	0x00000400
 8001308:	20000250 	.word	0x20000250
 800130c:	20005cb8 	.word	0x20005cb8

08001310 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001310:	b480      	push	{r7}
 8001312:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001314:	4b06      	ldr	r3, [pc, #24]	; (8001330 <SystemInit+0x20>)
 8001316:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800131a:	4a05      	ldr	r2, [pc, #20]	; (8001330 <SystemInit+0x20>)
 800131c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001320:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001324:	bf00      	nop
 8001326:	46bd      	mov	sp, r7
 8001328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132c:	4770      	bx	lr
 800132e:	bf00      	nop
 8001330:	e000ed00 	.word	0xe000ed00

08001334 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001334:	f8df d034 	ldr.w	sp, [pc, #52]	; 800136c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001338:	480d      	ldr	r0, [pc, #52]	; (8001370 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800133a:	490e      	ldr	r1, [pc, #56]	; (8001374 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800133c:	4a0e      	ldr	r2, [pc, #56]	; (8001378 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800133e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001340:	e002      	b.n	8001348 <LoopCopyDataInit>

08001342 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001342:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001344:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001346:	3304      	adds	r3, #4

08001348 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001348:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800134a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800134c:	d3f9      	bcc.n	8001342 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800134e:	4a0b      	ldr	r2, [pc, #44]	; (800137c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001350:	4c0b      	ldr	r4, [pc, #44]	; (8001380 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001352:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001354:	e001      	b.n	800135a <LoopFillZerobss>

08001356 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001356:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001358:	3204      	adds	r2, #4

0800135a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800135a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800135c:	d3fb      	bcc.n	8001356 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800135e:	f7ff ffd7 	bl	8001310 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001362:	f016 f9b5 	bl	80176d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001366:	f7ff fe47 	bl	8000ff8 <main>
  bx  lr    
 800136a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800136c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001370:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001374:	2000022c 	.word	0x2000022c
  ldr r2, =_sidata
 8001378:	080483dc 	.word	0x080483dc
  ldr r2, =_sbss
 800137c:	20000230 	.word	0x20000230
  ldr r4, =_ebss
 8001380:	20005cb8 	.word	0x20005cb8

08001384 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001384:	e7fe      	b.n	8001384 <ADC_IRQHandler>
	...

08001388 <HeartBeat_task>:

/**
 * LED
 */
void HeartBeat_task(void* arg)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b084      	sub	sp, #16
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
	uint8_t cnt  = 0;
 8001390:	2300      	movs	r3, #0
 8001392:	73fb      	strb	r3, [r7, #15]

//	uint8_t key_optical[3];

	while(1)
	{
		if(cnt++%10 == 0)
 8001394:	7bfa      	ldrb	r2, [r7, #15]
 8001396:	1c53      	adds	r3, r2, #1
 8001398:	73fb      	strb	r3, [r7, #15]
 800139a:	4b0a      	ldr	r3, [pc, #40]	; (80013c4 <HeartBeat_task+0x3c>)
 800139c:	fba3 1302 	umull	r1, r3, r3, r2
 80013a0:	08d9      	lsrs	r1, r3, #3
 80013a2:	460b      	mov	r3, r1
 80013a4:	009b      	lsls	r3, r3, #2
 80013a6:	440b      	add	r3, r1
 80013a8:	005b      	lsls	r3, r3, #1
 80013aa:	1ad3      	subs	r3, r2, r3
 80013ac:	b2db      	uxtb	r3, r3
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d103      	bne.n	80013ba <HeartBeat_task+0x32>
		{
			LED0_TOGGLE();
 80013b2:	2101      	movs	r1, #1
 80013b4:	4804      	ldr	r0, [pc, #16]	; (80013c8 <HeartBeat_task+0x40>)
 80013b6:	f004 f9cc 	bl	8005752 <HAL_GPIO_TogglePin>
			//taskEXIT_CRITICAL();
//			}

		}

		vTaskDelay(30);
 80013ba:	201e      	movs	r0, #30
 80013bc:	f010 fffa 	bl	80123b4 <vTaskDelay>
		if(cnt++%10 == 0)
 80013c0:	e7e8      	b.n	8001394 <HeartBeat_task+0xc>
 80013c2:	bf00      	nop
 80013c4:	cccccccd 	.word	0xcccccccd
 80013c8:	40021000 	.word	0x40021000

080013cc <UsartCommu_task>:

/**
 * ,
 */
void UsartCommu_task(void *arg)
{
 80013cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80013d0:	b08e      	sub	sp, #56	; 0x38
 80013d2:	af08      	add	r7, sp, #32
 80013d4:	6078      	str	r0, [r7, #4]
//	Register_Uart_handler(0xa4, &g_measureCfg.debug_config, PACK_SIZE_DEBUG, debug_parse_handler);	//1+1+4+7 = 13
//	//Register_Uart_handler(0xa4, &g_measureCfg.debug_config, PACK_SIZE_TIME);	//1+1+4+7 = 13

	while(1)
	{
		ret = xQueueReceive(Queue_Usart, &queue_uart_item, 100);
 80013d6:	4b79      	ldr	r3, [pc, #484]	; (80015bc <UsartCommu_task+0x1f0>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f107 010b 	add.w	r1, r7, #11
 80013de:	2264      	movs	r2, #100	; 0x64
 80013e0:	4618      	mov	r0, r3
 80013e2:	f010 fb85 	bl	8011af0 <xQueueReceive>
 80013e6:	6178      	str	r0, [r7, #20]
		if(ret == pdPASS);
 80013e8:	697b      	ldr	r3, [r7, #20]
 80013ea:	2b01      	cmp	r3, #1
 80013ec:	f040 80e1 	bne.w	80015b2 <UsartCommu_task+0x1e6>
		else continue;

		{
			if(debug_handle(&queue_uart_item, &g_measureCfg))
 80013f0:	f107 030b 	add.w	r3, r7, #11
 80013f4:	4972      	ldr	r1, [pc, #456]	; (80015c0 <UsartCommu_task+0x1f4>)
 80013f6:	4618      	mov	r0, r3
 80013f8:	f00a fe36 	bl	800c068 <debug_handle>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	f000 80d9 	beq.w	80015b6 <UsartCommu_task+0x1ea>
			{
				/*Toggle LED1 for indicate*/
				xTimerStart(AutoReloadTimer_Handle, 0);
 8001404:	4b6f      	ldr	r3, [pc, #444]	; (80015c4 <UsartCommu_task+0x1f8>)
 8001406:	681c      	ldr	r4, [r3, #0]
 8001408:	f011 f91a 	bl	8012640 <xTaskGetTickCount>
 800140c:	4602      	mov	r2, r0
 800140e:	2300      	movs	r3, #0
 8001410:	9300      	str	r3, [sp, #0]
 8001412:	2300      	movs	r3, #0
 8001414:	2101      	movs	r1, #1
 8001416:	4620      	mov	r0, r4
 8001418:	f011 fedc 	bl	80131d4 <xTimerGenericCommand>

				/*Send queue item to Measure_task*/
				cmd_channel = g_measureCfg.cmd_channel;
 800141c:	4b68      	ldr	r3, [pc, #416]	; (80015c0 <UsartCommu_task+0x1f4>)
 800141e:	781b      	ldrb	r3, [r3, #0]
 8001420:	74fb      	strb	r3, [r7, #19]

				switch(cmd_channel)
 8001422:	7cfb      	ldrb	r3, [r7, #19]
 8001424:	3ba0      	subs	r3, #160	; 0xa0
 8001426:	2b04      	cmp	r3, #4
 8001428:	d8d5      	bhi.n	80013d6 <UsartCommu_task+0xa>
 800142a:	a201      	add	r2, pc, #4	; (adr r2, 8001430 <UsartCommu_task+0x64>)
 800142c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001430:	080014e1 	.word	0x080014e1
 8001434:	080014d9 	.word	0x080014d9
 8001438:	08001445 	.word	0x08001445
 800143c:	080014b1 	.word	0x080014b1
 8001440:	08001547 	.word	0x08001547
				{
				//
				case 0xa2:
		    		measure_id = START_MEASURE;
 8001444:	2301      	movs	r3, #1
 8001446:	72bb      	strb	r3, [r7, #10]
		    		printf("%2.2f\t %2.2f\t %2.2f\t %2.2f\t \r\n",	\
		    				    				g_measureCfg.measure_config.step_x,
 8001448:	4b5d      	ldr	r3, [pc, #372]	; (80015c0 <UsartCommu_task+0x1f4>)
 800144a:	f8d3 3001 	ldr.w	r3, [r3, #1]
		    		printf("%2.2f\t %2.2f\t %2.2f\t %2.2f\t \r\n",	\
 800144e:	4618      	mov	r0, r3
 8001450:	f7ff f87a 	bl	8000548 <__aeabi_f2d>
 8001454:	4682      	mov	sl, r0
 8001456:	468b      	mov	fp, r1
		    									g_measureCfg.measure_config.step_y,
 8001458:	4b59      	ldr	r3, [pc, #356]	; (80015c0 <UsartCommu_task+0x1f4>)
 800145a:	f8d3 3005 	ldr.w	r3, [r3, #5]
		    		printf("%2.2f\t %2.2f\t %2.2f\t %2.2f\t \r\n",	\
 800145e:	4618      	mov	r0, r3
 8001460:	f7ff f872 	bl	8000548 <__aeabi_f2d>
 8001464:	4604      	mov	r4, r0
 8001466:	460d      	mov	r5, r1
		    									g_measureCfg.measure_config.step_z,
 8001468:	4b55      	ldr	r3, [pc, #340]	; (80015c0 <UsartCommu_task+0x1f4>)
 800146a:	f8d3 3009 	ldr.w	r3, [r3, #9]
		    		printf("%2.2f\t %2.2f\t %2.2f\t %2.2f\t \r\n",	\
 800146e:	4618      	mov	r0, r3
 8001470:	f7ff f86a 	bl	8000548 <__aeabi_f2d>
 8001474:	4680      	mov	r8, r0
 8001476:	4689      	mov	r9, r1
		    									g_measureCfg.measure_config.amplifier_current);
 8001478:	4b51      	ldr	r3, [pc, #324]	; (80015c0 <UsartCommu_task+0x1f4>)
 800147a:	f8d3 300d 	ldr.w	r3, [r3, #13]
		    		printf("%2.2f\t %2.2f\t %2.2f\t %2.2f\t \r\n",	\
 800147e:	4618      	mov	r0, r3
 8001480:	f7ff f862 	bl	8000548 <__aeabi_f2d>
 8001484:	4602      	mov	r2, r0
 8001486:	460b      	mov	r3, r1
 8001488:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800148c:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001490:	e9cd 4500 	strd	r4, r5, [sp]
 8001494:	4652      	mov	r2, sl
 8001496:	465b      	mov	r3, fp
 8001498:	484b      	ldr	r0, [pc, #300]	; (80015c8 <UsartCommu_task+0x1fc>)
 800149a:	f017 fa27 	bl	80188ec <iprintf>

					xQueueSend(Queue_Measure, &measure_id, 1);
 800149e:	4b4b      	ldr	r3, [pc, #300]	; (80015cc <UsartCommu_task+0x200>)
 80014a0:	6818      	ldr	r0, [r3, #0]
 80014a2:	f107 010a 	add.w	r1, r7, #10
 80014a6:	2300      	movs	r3, #0
 80014a8:	2201      	movs	r2, #1
 80014aa:	f010 f987 	bl	80117bc <xQueueGenericSend>
					break;
 80014ae:	e083      	b.n	80015b8 <UsartCommu_task+0x1ec>

				//
				case 0xa3:
					measure_id = STOP_MEASURE;
 80014b0:	2302      	movs	r3, #2
 80014b2:	72bb      	strb	r3, [r7, #10]
					xQueueSend(Queue_Measure, &measure_id, 1);
 80014b4:	4b45      	ldr	r3, [pc, #276]	; (80015cc <UsartCommu_task+0x200>)
 80014b6:	6818      	ldr	r0, [r3, #0]
 80014b8:	f107 010a 	add.w	r1, r7, #10
 80014bc:	2300      	movs	r3, #0
 80014be:	2201      	movs	r2, #1
 80014c0:	f010 f97c 	bl	80117bc <xQueueGenericSend>
					notify_value = NOTIFY_STOP_MEASURE;
 80014c4:	2305      	movs	r3, #5
 80014c6:	60fb      	str	r3, [r7, #12]
					xTaskNotify(Measure_Handle_t, notify_value, eSetValueWithOverwrite);
 80014c8:	4b41      	ldr	r3, [pc, #260]	; (80015d0 <UsartCommu_task+0x204>)
 80014ca:	6818      	ldr	r0, [r3, #0]
 80014cc:	2300      	movs	r3, #0
 80014ce:	2203      	movs	r2, #3
 80014d0:	68f9      	ldr	r1, [r7, #12]
 80014d2:	f011 fccf 	bl	8012e74 <xTaskGenericNotify>

					break;
 80014d6:	e06f      	b.n	80015b8 <UsartCommu_task+0x1ec>

				//
				case 0xa1:
					printf("Got ReadConfig msg\r\n");
 80014d8:	483e      	ldr	r0, [pc, #248]	; (80015d4 <UsartCommu_task+0x208>)
 80014da:	f017 fa8d 	bl	80189f8 <puts>
					break;
 80014de:	e06b      	b.n	80015b8 <UsartCommu_task+0x1ec>

				//
				case 0xa0:
					printf("Got SendConfig msg\r\n");
 80014e0:	483d      	ldr	r0, [pc, #244]	; (80015d8 <UsartCommu_task+0x20c>)
 80014e2:	f017 fa89 	bl	80189f8 <puts>
		    		printf("%2.2f\t %2.2f\t %2.2f\t %2.2f\t dirX:%d\r\n",
		    				g_measureCfg.measure_config.step_x,
 80014e6:	4b36      	ldr	r3, [pc, #216]	; (80015c0 <UsartCommu_task+0x1f4>)
 80014e8:	f8d3 3001 	ldr.w	r3, [r3, #1]
		    		printf("%2.2f\t %2.2f\t %2.2f\t %2.2f\t dirX:%d\r\n",
 80014ec:	4618      	mov	r0, r3
 80014ee:	f7ff f82b 	bl	8000548 <__aeabi_f2d>
 80014f2:	4682      	mov	sl, r0
 80014f4:	468b      	mov	fp, r1
							g_measureCfg.measure_config.step_y,
 80014f6:	4b32      	ldr	r3, [pc, #200]	; (80015c0 <UsartCommu_task+0x1f4>)
 80014f8:	f8d3 3005 	ldr.w	r3, [r3, #5]
		    		printf("%2.2f\t %2.2f\t %2.2f\t %2.2f\t dirX:%d\r\n",
 80014fc:	4618      	mov	r0, r3
 80014fe:	f7ff f823 	bl	8000548 <__aeabi_f2d>
 8001502:	4604      	mov	r4, r0
 8001504:	460d      	mov	r5, r1
							g_measureCfg.measure_config.step_z,
 8001506:	4b2e      	ldr	r3, [pc, #184]	; (80015c0 <UsartCommu_task+0x1f4>)
 8001508:	f8d3 3009 	ldr.w	r3, [r3, #9]
		    		printf("%2.2f\t %2.2f\t %2.2f\t %2.2f\t dirX:%d\r\n",
 800150c:	4618      	mov	r0, r3
 800150e:	f7ff f81b 	bl	8000548 <__aeabi_f2d>
 8001512:	4680      	mov	r8, r0
 8001514:	4689      	mov	r9, r1
							g_measureCfg.measure_config.amplifier_current,
 8001516:	4b2a      	ldr	r3, [pc, #168]	; (80015c0 <UsartCommu_task+0x1f4>)
 8001518:	f8d3 300d 	ldr.w	r3, [r3, #13]
		    		printf("%2.2f\t %2.2f\t %2.2f\t %2.2f\t dirX:%d\r\n",
 800151c:	4618      	mov	r0, r3
 800151e:	f7ff f813 	bl	8000548 <__aeabi_f2d>
 8001522:	4602      	mov	r2, r0
 8001524:	460b      	mov	r3, r1
 8001526:	492d      	ldr	r1, [pc, #180]	; (80015dc <UsartCommu_task+0x210>)
 8001528:	9106      	str	r1, [sp, #24]
 800152a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800152e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001532:	e9cd 4500 	strd	r4, r5, [sp]
 8001536:	4652      	mov	r2, sl
 8001538:	465b      	mov	r3, fp
 800153a:	4829      	ldr	r0, [pc, #164]	; (80015e0 <UsartCommu_task+0x214>)
 800153c:	f017 f9d6 	bl	80188ec <iprintf>
							g_measureCfg.measure_params.dir_x
							);

		    		update_stepper_params();
 8001540:	f000 fa82 	bl	8001a48 <update_stepper_params>
					break;
 8001544:	e038      	b.n	80015b8 <UsartCommu_task+0x1ec>

				case 0xa4:
					measure_id = DEBUG_MOVE;
 8001546:	2303      	movs	r3, #3
 8001548:	72bb      	strb	r3, [r7, #10]
		    		printf("%2.2f\t %2.2f\t %2.2f\t %2.2f\t \r\n",	\
							g_measureCfg.measure_config.step_x,
 800154a:	4b1d      	ldr	r3, [pc, #116]	; (80015c0 <UsartCommu_task+0x1f4>)
 800154c:	f8d3 3001 	ldr.w	r3, [r3, #1]
		    		printf("%2.2f\t %2.2f\t %2.2f\t %2.2f\t \r\n",	\
 8001550:	4618      	mov	r0, r3
 8001552:	f7fe fff9 	bl	8000548 <__aeabi_f2d>
 8001556:	4682      	mov	sl, r0
 8001558:	468b      	mov	fp, r1
							g_measureCfg.measure_config.step_y,
 800155a:	4b19      	ldr	r3, [pc, #100]	; (80015c0 <UsartCommu_task+0x1f4>)
 800155c:	f8d3 3005 	ldr.w	r3, [r3, #5]
		    		printf("%2.2f\t %2.2f\t %2.2f\t %2.2f\t \r\n",	\
 8001560:	4618      	mov	r0, r3
 8001562:	f7fe fff1 	bl	8000548 <__aeabi_f2d>
 8001566:	4604      	mov	r4, r0
 8001568:	460d      	mov	r5, r1
							g_measureCfg.measure_config.step_z,
 800156a:	4b15      	ldr	r3, [pc, #84]	; (80015c0 <UsartCommu_task+0x1f4>)
 800156c:	f8d3 3009 	ldr.w	r3, [r3, #9]
		    		printf("%2.2f\t %2.2f\t %2.2f\t %2.2f\t \r\n",	\
 8001570:	4618      	mov	r0, r3
 8001572:	f7fe ffe9 	bl	8000548 <__aeabi_f2d>
 8001576:	4680      	mov	r8, r0
 8001578:	4689      	mov	r9, r1
							g_measureCfg.measure_config.amplifier_current);
 800157a:	4b11      	ldr	r3, [pc, #68]	; (80015c0 <UsartCommu_task+0x1f4>)
 800157c:	f8d3 300d 	ldr.w	r3, [r3, #13]
		    		printf("%2.2f\t %2.2f\t %2.2f\t %2.2f\t \r\n",	\
 8001580:	4618      	mov	r0, r3
 8001582:	f7fe ffe1 	bl	8000548 <__aeabi_f2d>
 8001586:	4602      	mov	r2, r0
 8001588:	460b      	mov	r3, r1
 800158a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800158e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001592:	e9cd 4500 	strd	r4, r5, [sp]
 8001596:	4652      	mov	r2, sl
 8001598:	465b      	mov	r3, fp
 800159a:	480b      	ldr	r0, [pc, #44]	; (80015c8 <UsartCommu_task+0x1fc>)
 800159c:	f017 f9a6 	bl	80188ec <iprintf>
					xQueueSend(Queue_Measure, &measure_id, 1);
 80015a0:	4b0a      	ldr	r3, [pc, #40]	; (80015cc <UsartCommu_task+0x200>)
 80015a2:	6818      	ldr	r0, [r3, #0]
 80015a4:	f107 010a 	add.w	r1, r7, #10
 80015a8:	2300      	movs	r3, #0
 80015aa:	2201      	movs	r2, #1
 80015ac:	f010 f906 	bl	80117bc <xQueueGenericSend>
					break;
 80015b0:	e002      	b.n	80015b8 <UsartCommu_task+0x1ec>
		else continue;
 80015b2:	bf00      	nop
 80015b4:	e70f      	b.n	80013d6 <UsartCommu_task+0xa>
				}
			}
 80015b6:	bf00      	nop
		ret = xQueueReceive(Queue_Usart, &queue_uart_item, 100);
 80015b8:	e70d      	b.n	80013d6 <UsartCommu_task+0xa>
 80015ba:	bf00      	nop
 80015bc:	20000430 	.word	0x20000430
 80015c0:	20000254 	.word	0x20000254
 80015c4:	2000042c 	.word	0x2000042c
 80015c8:	0801c20c 	.word	0x0801c20c
 80015cc:	20000434 	.word	0x20000434
 80015d0:	200002ac 	.word	0x200002ac
 80015d4:	0801c22c 	.word	0x0801c22c
 80015d8:	0801c240 	.word	0x0801c240
 80015dc:	20000283 	.word	0x20000283
 80015e0:	0801c254 	.word	0x0801c254

080015e4 <Measure_task>:

/**
 * PID
 */
void Measure_task(void *arg)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b084      	sub	sp, #16
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
	uint8_t queue_recv_item;
	BaseType_t ret;

	printf("Start Measuring Task\r\n");
 80015ec:	4826      	ldr	r0, [pc, #152]	; (8001688 <Measure_task+0xa4>)
 80015ee:	f017 fa03 	bl	80189f8 <puts>

	adc_instance1_dma_init((uint32_t)&g_adc_dma_buf);                     	/* ADC DMA */
 80015f2:	4b26      	ldr	r3, [pc, #152]	; (800168c <Measure_task+0xa8>)
 80015f4:	4618      	mov	r0, r3
 80015f6:	f001 f93f 	bl	8002878 <adc_instance1_dma_init>
	adc_instance2_dma_init((uint32_t)&g_adc3_dma_buf);
 80015fa:	4b25      	ldr	r3, [pc, #148]	; (8001690 <Measure_task+0xac>)
 80015fc:	4618      	mov	r0, r3
 80015fe:	f001 f82f 	bl	8002660 <adc_instance2_dma_init>

	for(;;)
	{
		ret = xQueueReceive(Queue_Measure, &queue_recv_item, 10);
 8001602:	4b24      	ldr	r3, [pc, #144]	; (8001694 <Measure_task+0xb0>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	f107 010f 	add.w	r1, r7, #15
 800160a:	220a      	movs	r2, #10
 800160c:	4618      	mov	r0, r3
 800160e:	f010 fa6f 	bl	8011af0 <xQueueReceive>
 8001612:	4603      	mov	r3, r0
 8001614:	60bb      	str	r3, [r7, #8]
		if( ret != pdTRUE)
 8001616:	68bb      	ldr	r3, [r7, #8]
 8001618:	2b01      	cmp	r3, #1
 800161a:	d133      	bne.n	8001684 <Measure_task+0xa0>
		{
			continue;
		}
		else
		{
			ret = 1;
 800161c:	2301      	movs	r3, #1
 800161e:	60bb      	str	r3, [r7, #8]
		}

		switch(queue_recv_item)
 8001620:	7bfb      	ldrb	r3, [r7, #15]
 8001622:	2b03      	cmp	r3, #3
 8001624:	d01b      	beq.n	800165e <Measure_task+0x7a>
 8001626:	2b03      	cmp	r3, #3
 8001628:	dc27      	bgt.n	800167a <Measure_task+0x96>
 800162a:	2b01      	cmp	r3, #1
 800162c:	d002      	beq.n	8001634 <Measure_task+0x50>
 800162e:	2b02      	cmp	r3, #2
 8001630:	d00d      	beq.n	800164e <Measure_task+0x6a>
 8001632:	e022      	b.n	800167a <Measure_task+0x96>
		{
			case START_MEASURE:
				SG_LOG(SEVERITY_INFO, "Got START Measure Command");
 8001634:	4b18      	ldr	r3, [pc, #96]	; (8001698 <Measure_task+0xb4>)
 8001636:	f240 120b 	movw	r2, #267	; 0x10b
 800163a:	4918      	ldr	r1, [pc, #96]	; (800169c <Measure_task+0xb8>)
 800163c:	2005      	movs	r0, #5
 800163e:	f001 fd1d 	bl	800307c <logMessage>
				tsk_Move_Execute(&ret);
 8001642:	f107 0308 	add.w	r3, r7, #8
 8001646:	4618      	mov	r0, r3
 8001648:	f000 fb70 	bl	8001d2c <tsk_Move_Execute>
				break;
 800164c:	e015      	b.n	800167a <Measure_task+0x96>

			case STOP_MEASURE:
            	SG_LOG(SEVERITY_INFO, "Got STOP Measure Command");
 800164e:	4b14      	ldr	r3, [pc, #80]	; (80016a0 <Measure_task+0xbc>)
 8001650:	f44f 7288 	mov.w	r2, #272	; 0x110
 8001654:	4911      	ldr	r1, [pc, #68]	; (800169c <Measure_task+0xb8>)
 8001656:	2005      	movs	r0, #5
 8001658:	f001 fd10 	bl	800307c <logMessage>
					/* ADC*/
					Get_ADC_Value(ADC_ADC1, ADC1_CH_NUM, adc1x);
					Get_ADC_Value(ADC_ADC3, ADC3_CH_NUM, adc3x);
            	}
#endif
				break;
 800165c:	e00d      	b.n	800167a <Measure_task+0x96>

			case DEBUG_MOVE:
				sliede_way_test(g_measureCfg.measure_config.step_x,
 800165e:	4b11      	ldr	r3, [pc, #68]	; (80016a4 <Measure_task+0xc0>)
 8001660:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8001664:	ee07 3a90 	vmov	s15, r3
 8001668:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800166c:	2301      	movs	r3, #1
 800166e:	4619      	mov	r1, r3
 8001670:	ee17 0a90 	vmov	r0, s15
 8001674:	f000 fed6 	bl	8002424 <sliede_way_test>
								g_measureCfg.measure_params.dir_x);
				break;
 8001678:	bf00      	nop
		}
		vTaskDelay(1000);
 800167a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800167e:	f010 fe99 	bl	80123b4 <vTaskDelay>
 8001682:	e7be      	b.n	8001602 <Measure_task+0x1e>
			continue;
 8001684:	bf00      	nop
		ret = xQueueReceive(Queue_Measure, &queue_recv_item, 10);
 8001686:	e7bc      	b.n	8001602 <Measure_task+0x1e>
 8001688:	0801c27c 	.word	0x0801c27c
 800168c:	200002b0 	.word	0x200002b0
 8001690:	20000378 	.word	0x20000378
 8001694:	20000434 	.word	0x20000434
 8001698:	0801c294 	.word	0x0801c294
 800169c:	0801c2b0 	.word	0x0801c2b0
 80016a0:	0801c2cc 	.word	0x0801c2cc
 80016a4:	20000254 	.word	0x20000254

080016a8 <USBProc_task>:
/**
 * USB
 */
extern USBH_HandleTypeDef g_hUSBHost;    /* USB Host */
void USBProc_task(void *arg)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b082      	sub	sp, #8
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
	/*	10msUSB */
	for(;;)
	{
		USBH_Process(&g_hUSBHost);
 80016b0:	4803      	ldr	r0, [pc, #12]	; (80016c0 <USBProc_task+0x18>)
 80016b2:	f014 fda3 	bl	80161fc <USBH_Process>
		vTaskDelay(10);
 80016b6:	200a      	movs	r0, #10
 80016b8:	f010 fe7c 	bl	80123b4 <vTaskDelay>
		USBH_Process(&g_hUSBHost);
 80016bc:	e7f8      	b.n	80016b0 <USBProc_task+0x8>
 80016be:	bf00      	nop
 80016c0:	200057d0 	.word	0x200057d0

080016c4 <start_task>:
	}
}


void start_task(void *pvParameter)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b086      	sub	sp, #24
 80016c8:	af02      	add	r7, sp, #8
 80016ca:	6078      	str	r0, [r7, #4]
	taskENTER_CRITICAL();
 80016cc:	f012 f9b2 	bl	8013a34 <vPortEnterCritical>

	BaseType_t ret_val = pdFALSE;
 80016d0:	2300      	movs	r3, #0
 80016d2:	60fb      	str	r3, [r7, #12]

	tsk_init_queues();
 80016d4:	f000 f8a8 	bl	8001828 <tsk_init_queues>

	init_measureCfg(0.2, 0.2, 0.2);
 80016d8:	ed9f 1a2f 	vldr	s2, [pc, #188]	; 8001798 <start_task+0xd4>
 80016dc:	eddf 0a2e 	vldr	s1, [pc, #184]	; 8001798 <start_task+0xd4>
 80016e0:	ed9f 0a2d 	vldr	s0, [pc, #180]	; 8001798 <start_task+0xd4>
 80016e4:	f000 f908 	bl	80018f8 <init_measureCfg>
	if( pdTRUE != ret_val){
		printf("Create Task %s failed\r\n", STATISTIC_TASK_NAME);
	}
#endif
	//
	ret_val = xTaskCreate(Measure_task,
 80016e8:	4b2c      	ldr	r3, [pc, #176]	; (800179c <start_task+0xd8>)
 80016ea:	9301      	str	r3, [sp, #4]
 80016ec:	2305      	movs	r3, #5
 80016ee:	9300      	str	r3, [sp, #0]
 80016f0:	2300      	movs	r3, #0
 80016f2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80016f6:	492a      	ldr	r1, [pc, #168]	; (80017a0 <start_task+0xdc>)
 80016f8:	482a      	ldr	r0, [pc, #168]	; (80017a4 <start_task+0xe0>)
 80016fa:	f010 fca4 	bl	8012046 <xTaskCreate>
 80016fe:	60f8      	str	r0, [r7, #12]
						  Measure_TASK_NAME,
						  Measure_Task_Stack,
						  NULL,
						  Measure_Task_Prio,
						  &Measure_Handle_t);
	if( pdTRUE != ret_val){
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	2b01      	cmp	r3, #1
 8001704:	d003      	beq.n	800170e <start_task+0x4a>
	printf("Create Task %s failed\r\n", Measure_TASK_NAME);
 8001706:	4926      	ldr	r1, [pc, #152]	; (80017a0 <start_task+0xdc>)
 8001708:	4827      	ldr	r0, [pc, #156]	; (80017a8 <start_task+0xe4>)
 800170a:	f017 f8ef 	bl	80188ec <iprintf>
	}

//
	ret_val  = xTaskCreate(HeartBeat_task,
 800170e:	4b27      	ldr	r3, [pc, #156]	; (80017ac <start_task+0xe8>)
 8001710:	9301      	str	r3, [sp, #4]
 8001712:	2304      	movs	r3, #4
 8001714:	9300      	str	r3, [sp, #0]
 8001716:	2300      	movs	r3, #0
 8001718:	f44f 7280 	mov.w	r2, #256	; 0x100
 800171c:	4924      	ldr	r1, [pc, #144]	; (80017b0 <start_task+0xec>)
 800171e:	4825      	ldr	r0, [pc, #148]	; (80017b4 <start_task+0xf0>)
 8001720:	f010 fc91 	bl	8012046 <xTaskCreate>
 8001724:	60f8      	str	r0, [r7, #12]
						HEARTBEAT_TASK_NAME,
						HeartBeat_Task_Stack,
						NULL,
						HeartBeat_Task_Prio,
						&HeartBeat_Handle_t);
	if( pdTRUE != ret_val){
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	2b01      	cmp	r3, #1
 800172a:	d003      	beq.n	8001734 <start_task+0x70>
		printf("Create Task %s failed\r\n", HEARTBEAT_TASK_NAME);
 800172c:	4920      	ldr	r1, [pc, #128]	; (80017b0 <start_task+0xec>)
 800172e:	481e      	ldr	r0, [pc, #120]	; (80017a8 <start_task+0xe4>)
 8001730:	f017 f8dc 	bl	80188ec <iprintf>
	}

	//
	ret_val = xTaskCreate(UsartCommu_task,
 8001734:	4b20      	ldr	r3, [pc, #128]	; (80017b8 <start_task+0xf4>)
 8001736:	9301      	str	r3, [sp, #4]
 8001738:	2306      	movs	r3, #6
 800173a:	9300      	str	r3, [sp, #0]
 800173c:	2300      	movs	r3, #0
 800173e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001742:	491e      	ldr	r1, [pc, #120]	; (80017bc <start_task+0xf8>)
 8001744:	481e      	ldr	r0, [pc, #120]	; (80017c0 <start_task+0xfc>)
 8001746:	f010 fc7e 	bl	8012046 <xTaskCreate>
 800174a:	60f8      	str	r0, [r7, #12]
						  USART_TASK_NAME,
						  Usart_Task_Stack,
						  NULL,
						  Usart_Task_Prio,
						  &Usart_Handle_t);
	if( pdTRUE != ret_val){
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	2b01      	cmp	r3, #1
 8001750:	d003      	beq.n	800175a <start_task+0x96>
		printf("Create Task %s failed\r\n", USART_TASK_NAME);
 8001752:	491a      	ldr	r1, [pc, #104]	; (80017bc <start_task+0xf8>)
 8001754:	4814      	ldr	r0, [pc, #80]	; (80017a8 <start_task+0xe4>)
 8001756:	f017 f8c9 	bl	80188ec <iprintf>
	}

	//USB
	ret_val = xTaskCreate(USBProc_task,
 800175a:	4b17      	ldr	r3, [pc, #92]	; (80017b8 <start_task+0xf4>)
 800175c:	9301      	str	r3, [sp, #4]
 800175e:	2305      	movs	r3, #5
 8001760:	9300      	str	r3, [sp, #0]
 8001762:	2300      	movs	r3, #0
 8001764:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001768:	4916      	ldr	r1, [pc, #88]	; (80017c4 <start_task+0x100>)
 800176a:	4817      	ldr	r0, [pc, #92]	; (80017c8 <start_task+0x104>)
 800176c:	f010 fc6b 	bl	8012046 <xTaskCreate>
 8001770:	60f8      	str	r0, [r7, #12]
						  USB_TASK_NAME,
						  USB_Proc_Task_Stack,
						  NULL,
						  USB_Proc_Task_Prio,
						  &Usart_Handle_t);
	if( pdTRUE != ret_val){
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	2b01      	cmp	r3, #1
 8001776:	d003      	beq.n	8001780 <start_task+0xbc>
		printf("Create Task %s failed\r\n", USB_TASK_NAME);
 8001778:	4912      	ldr	r1, [pc, #72]	; (80017c4 <start_task+0x100>)
 800177a:	480b      	ldr	r0, [pc, #44]	; (80017a8 <start_task+0xe4>)
 800177c:	f017 f8b6 	bl	80188ec <iprintf>
	}

	printf("Create Tasks Success\r\n");
 8001780:	4812      	ldr	r0, [pc, #72]	; (80017cc <start_task+0x108>)
 8001782:	f017 f939 	bl	80189f8 <puts>
	vTaskDelete(NULL);
 8001786:	2000      	movs	r0, #0
 8001788:	f010 fda2 	bl	80122d0 <vTaskDelete>
	taskEXIT_CRITICAL();
 800178c:	f012 f982 	bl	8013a94 <vPortExitCritical>
}
 8001790:	bf00      	nop
 8001792:	3710      	adds	r7, #16
 8001794:	46bd      	mov	sp, r7
 8001796:	bd80      	pop	{r7, pc}
 8001798:	3e4ccccd 	.word	0x3e4ccccd
 800179c:	200002ac 	.word	0x200002ac
 80017a0:	0801c2e8 	.word	0x0801c2e8
 80017a4:	080015e5 	.word	0x080015e5
 80017a8:	0801c2f4 	.word	0x0801c2f4
 80017ac:	200002a4 	.word	0x200002a4
 80017b0:	0801c30c 	.word	0x0801c30c
 80017b4:	08001389 	.word	0x08001389
 80017b8:	200002a8 	.word	0x200002a8
 80017bc:	0801c318 	.word	0x0801c318
 80017c0:	080013cd 	.word	0x080013cd
 80017c4:	0801c320 	.word	0x0801c320
 80017c8:	080016a9 	.word	0x080016a9
 80017cc:	0801c32c 	.word	0x0801c32c

080017d0 <AutoReloadCallback>:
xQueueHandle	Queue_Sensor_Data;
/*
 * 
 */
void AutoReloadCallback(TimerHandle_t xTimer)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b084      	sub	sp, #16
 80017d4:	af02      	add	r7, sp, #8
 80017d6:	6078      	str	r0, [r7, #4]
	static int cnt = 0;
	cnt++;
 80017d8:	4b10      	ldr	r3, [pc, #64]	; (800181c <AutoReloadCallback+0x4c>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	3301      	adds	r3, #1
 80017de:	4a0f      	ldr	r2, [pc, #60]	; (800181c <AutoReloadCallback+0x4c>)
 80017e0:	6013      	str	r3, [r2, #0]
	if(cnt == 10)
 80017e2:	4b0e      	ldr	r3, [pc, #56]	; (800181c <AutoReloadCallback+0x4c>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	2b0a      	cmp	r3, #10
 80017e8:	d110      	bne.n	800180c <AutoReloadCallback+0x3c>
	{
		cnt = 0;
 80017ea:	4b0c      	ldr	r3, [pc, #48]	; (800181c <AutoReloadCallback+0x4c>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	601a      	str	r2, [r3, #0]
		xTimerStop(AutoReloadTimer_Handle, 0);
 80017f0:	4b0b      	ldr	r3, [pc, #44]	; (8001820 <AutoReloadCallback+0x50>)
 80017f2:	6818      	ldr	r0, [r3, #0]
 80017f4:	2300      	movs	r3, #0
 80017f6:	9300      	str	r3, [sp, #0]
 80017f8:	2300      	movs	r3, #0
 80017fa:	2200      	movs	r2, #0
 80017fc:	2103      	movs	r1, #3
 80017fe:	f011 fce9 	bl	80131d4 <xTimerGenericCommand>
		LED1(0);
 8001802:	2200      	movs	r2, #0
 8001804:	2102      	movs	r1, #2
 8001806:	4807      	ldr	r0, [pc, #28]	; (8001824 <AutoReloadCallback+0x54>)
 8001808:	f003 ff8a 	bl	8005720 <HAL_GPIO_WritePin>
	}
	LED1_TOGGLE();
 800180c:	2102      	movs	r1, #2
 800180e:	4805      	ldr	r0, [pc, #20]	; (8001824 <AutoReloadCallback+0x54>)
 8001810:	f003 ff9f 	bl	8005752 <HAL_GPIO_TogglePin>
}
 8001814:	bf00      	nop
 8001816:	3708      	adds	r7, #8
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}
 800181c:	20000440 	.word	0x20000440
 8001820:	2000042c 	.word	0x2000042c
 8001824:	40021000 	.word	0x40021000

08001828 <tsk_init_queues>:


void tsk_init_queues(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b082      	sub	sp, #8
 800182c:	af02      	add	r7, sp, #8
	//, 100ms(100 ),
	AutoReloadTimer_Handle=xTimerCreate((const char*            )"AutoReloadTimer",
 800182e:	4b26      	ldr	r3, [pc, #152]	; (80018c8 <tsk_init_queues+0xa0>)
 8001830:	9300      	str	r3, [sp, #0]
 8001832:	2301      	movs	r3, #1
 8001834:	2201      	movs	r2, #1
 8001836:	2164      	movs	r1, #100	; 0x64
 8001838:	4824      	ldr	r0, [pc, #144]	; (80018cc <tsk_init_queues+0xa4>)
 800183a:	f011 fc6f 	bl	801311c <xTimerCreate>
 800183e:	4603      	mov	r3, r0
 8001840:	4a23      	ldr	r2, [pc, #140]	; (80018d0 <tsk_init_queues+0xa8>)
 8001842:	6013      	str	r3, [r2, #0]
										(UBaseType_t            )pdTRUE,
										(void*)1,
										(TimerCallbackFunction_t)AutoReloadCallback);

	//
	Queue_Usart = xQueueCreate(Usart_QUEUE_LENGTH, QUEUE_ITEM_SIZE);
 8001844:	2200      	movs	r2, #0
 8001846:	2101      	movs	r1, #1
 8001848:	2032      	movs	r0, #50	; 0x32
 800184a:	f00f ff59 	bl	8011700 <xQueueGenericCreate>
 800184e:	4603      	mov	r3, r0
 8001850:	4a20      	ldr	r2, [pc, #128]	; (80018d4 <tsk_init_queues+0xac>)
 8001852:	6013      	str	r3, [r2, #0]
	if(Queue_Usart == NULL)
 8001854:	4b1f      	ldr	r3, [pc, #124]	; (80018d4 <tsk_init_queues+0xac>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d102      	bne.n	8001862 <tsk_init_queues+0x3a>
	{
		printf("Create Queue_Usart failed\r\n");
 800185c:	481e      	ldr	r0, [pc, #120]	; (80018d8 <tsk_init_queues+0xb0>)
 800185e:	f017 f8cb 	bl	80189f8 <puts>
	}

	/* Measure*/
	Queue_Measure = xQueueCreate(Measure_QUEUE_LENGTH, QUEUE_ITEM_SIZE);
 8001862:	2200      	movs	r2, #0
 8001864:	2101      	movs	r1, #1
 8001866:	2005      	movs	r0, #5
 8001868:	f00f ff4a 	bl	8011700 <xQueueGenericCreate>
 800186c:	4603      	mov	r3, r0
 800186e:	4a1b      	ldr	r2, [pc, #108]	; (80018dc <tsk_init_queues+0xb4>)
 8001870:	6013      	str	r3, [r2, #0]
	if(Queue_Measure == NULL)
 8001872:	4b1a      	ldr	r3, [pc, #104]	; (80018dc <tsk_init_queues+0xb4>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d102      	bne.n	8001880 <tsk_init_queues+0x58>
	{
		printf("Create Queue_Measure failed\r\n");
 800187a:	4819      	ldr	r0, [pc, #100]	; (80018e0 <tsk_init_queues+0xb8>)
 800187c:	f017 f8bc 	bl	80189f8 <puts>
	}

	/* 1X&&Y&&ZPID*/
	Queue_MotorReady = xQueueCreate(MotorReady_QUEUE_LENGTH, QUEUE_ITEM_SIZE);
 8001880:	2200      	movs	r2, #0
 8001882:	2101      	movs	r1, #1
 8001884:	2001      	movs	r0, #1
 8001886:	f00f ff3b 	bl	8011700 <xQueueGenericCreate>
 800188a:	4603      	mov	r3, r0
 800188c:	4a15      	ldr	r2, [pc, #84]	; (80018e4 <tsk_init_queues+0xbc>)
 800188e:	6013      	str	r3, [r2, #0]
	if(Queue_MotorReady == NULL)
 8001890:	4b14      	ldr	r3, [pc, #80]	; (80018e4 <tsk_init_queues+0xbc>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	2b00      	cmp	r3, #0
 8001896:	d102      	bne.n	800189e <tsk_init_queues+0x76>
	{
		printf("Create Queue_MotorReady failed\r\n");
 8001898:	4813      	ldr	r0, [pc, #76]	; (80018e8 <tsk_init_queues+0xc0>)
 800189a:	f017 f8ad 	bl	80189f8 <puts>
	}

	/* */
	Queue_Sensor_Data = xQueueCreate(SensorData_QUEUE_LENGTH, QUEUE_SENSOR_SIZE);
 800189e:	2200      	movs	r2, #0
 80018a0:	211c      	movs	r1, #28
 80018a2:	2005      	movs	r0, #5
 80018a4:	f00f ff2c 	bl	8011700 <xQueueGenericCreate>
 80018a8:	4603      	mov	r3, r0
 80018aa:	4a10      	ldr	r2, [pc, #64]	; (80018ec <tsk_init_queues+0xc4>)
 80018ac:	6013      	str	r3, [r2, #0]
	if(Queue_Sensor_Data == NULL)
 80018ae:	4b0f      	ldr	r3, [pc, #60]	; (80018ec <tsk_init_queues+0xc4>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d102      	bne.n	80018bc <tsk_init_queues+0x94>
	{
		printf("Create Queue_Sensor_Data failed\r\n");
 80018b6:	480e      	ldr	r0, [pc, #56]	; (80018f0 <tsk_init_queues+0xc8>)
 80018b8:	f017 f89e 	bl	80189f8 <puts>
	}

	printf("Create all Queue success\r\n");
 80018bc:	480d      	ldr	r0, [pc, #52]	; (80018f4 <tsk_init_queues+0xcc>)
 80018be:	f017 f89b 	bl	80189f8 <puts>
}
 80018c2:	bf00      	nop
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}
 80018c8:	080017d1 	.word	0x080017d1
 80018cc:	0801c344 	.word	0x0801c344
 80018d0:	2000042c 	.word	0x2000042c
 80018d4:	20000430 	.word	0x20000430
 80018d8:	0801c354 	.word	0x0801c354
 80018dc:	20000434 	.word	0x20000434
 80018e0:	0801c370 	.word	0x0801c370
 80018e4:	20000438 	.word	0x20000438
 80018e8:	0801c390 	.word	0x0801c390
 80018ec:	2000043c 	.word	0x2000043c
 80018f0:	0801c3b0 	.word	0x0801c3b0
 80018f4:	0801c3d4 	.word	0x0801c3d4

080018f8 <init_measureCfg>:
/**
 * XYZmm
 *  @x, @y, @z 0~10mm2
 */
void init_measureCfg(float x, float y, float z)
{
 80018f8:	b590      	push	{r4, r7, lr}
 80018fa:	b085      	sub	sp, #20
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	ed87 0a03 	vstr	s0, [r7, #12]
 8001902:	edc7 0a02 	vstr	s1, [r7, #8]
 8001906:	ed87 1a01 	vstr	s2, [r7, #4]
	assert(0 < x && x < 10.01);
 800190a:	edd7 7a03 	vldr	s15, [r7, #12]
 800190e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001912:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001916:	bfcc      	ite	gt
 8001918:	2301      	movgt	r3, #1
 800191a:	2300      	movle	r3, #0
 800191c:	b2db      	uxtb	r3, r3
 800191e:	f083 0301 	eor.w	r3, r3, #1
 8001922:	b2db      	uxtb	r3, r3
 8001924:	2b00      	cmp	r3, #0
 8001926:	d114      	bne.n	8001952 <init_measureCfg+0x5a>
 8001928:	68f8      	ldr	r0, [r7, #12]
 800192a:	f7fe fe0d 	bl	8000548 <__aeabi_f2d>
 800192e:	2301      	movs	r3, #1
 8001930:	461c      	mov	r4, r3
 8001932:	a33d      	add	r3, pc, #244	; (adr r3, 8001a28 <init_measureCfg+0x130>)
 8001934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001938:	f7ff f8d0 	bl	8000adc <__aeabi_dcmplt>
 800193c:	4603      	mov	r3, r0
 800193e:	2b00      	cmp	r3, #0
 8001940:	d101      	bne.n	8001946 <init_measureCfg+0x4e>
 8001942:	2300      	movs	r3, #0
 8001944:	461c      	mov	r4, r3
 8001946:	b2e3      	uxtb	r3, r4
 8001948:	f083 0301 	eor.w	r3, r3, #1
 800194c:	b2db      	uxtb	r3, r3
 800194e:	2b00      	cmp	r3, #0
 8001950:	d005      	beq.n	800195e <init_measureCfg+0x66>
 8001952:	4b37      	ldr	r3, [pc, #220]	; (8001a30 <init_measureCfg+0x138>)
 8001954:	4a37      	ldr	r2, [pc, #220]	; (8001a34 <init_measureCfg+0x13c>)
 8001956:	21e7      	movs	r1, #231	; 0xe7
 8001958:	4837      	ldr	r0, [pc, #220]	; (8001a38 <init_measureCfg+0x140>)
 800195a:	f015 fe83 	bl	8017664 <__assert_func>
	assert(0 < y && y < 10.01);
 800195e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001962:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001966:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800196a:	bfcc      	ite	gt
 800196c:	2301      	movgt	r3, #1
 800196e:	2300      	movle	r3, #0
 8001970:	b2db      	uxtb	r3, r3
 8001972:	f083 0301 	eor.w	r3, r3, #1
 8001976:	b2db      	uxtb	r3, r3
 8001978:	2b00      	cmp	r3, #0
 800197a:	d114      	bne.n	80019a6 <init_measureCfg+0xae>
 800197c:	68b8      	ldr	r0, [r7, #8]
 800197e:	f7fe fde3 	bl	8000548 <__aeabi_f2d>
 8001982:	2301      	movs	r3, #1
 8001984:	461c      	mov	r4, r3
 8001986:	a328      	add	r3, pc, #160	; (adr r3, 8001a28 <init_measureCfg+0x130>)
 8001988:	e9d3 2300 	ldrd	r2, r3, [r3]
 800198c:	f7ff f8a6 	bl	8000adc <__aeabi_dcmplt>
 8001990:	4603      	mov	r3, r0
 8001992:	2b00      	cmp	r3, #0
 8001994:	d101      	bne.n	800199a <init_measureCfg+0xa2>
 8001996:	2300      	movs	r3, #0
 8001998:	461c      	mov	r4, r3
 800199a:	b2e3      	uxtb	r3, r4
 800199c:	f083 0301 	eor.w	r3, r3, #1
 80019a0:	b2db      	uxtb	r3, r3
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d005      	beq.n	80019b2 <init_measureCfg+0xba>
 80019a6:	4b25      	ldr	r3, [pc, #148]	; (8001a3c <init_measureCfg+0x144>)
 80019a8:	4a22      	ldr	r2, [pc, #136]	; (8001a34 <init_measureCfg+0x13c>)
 80019aa:	21e8      	movs	r1, #232	; 0xe8
 80019ac:	4822      	ldr	r0, [pc, #136]	; (8001a38 <init_measureCfg+0x140>)
 80019ae:	f015 fe59 	bl	8017664 <__assert_func>
	assert(0 < z && z < 10.01);
 80019b2:	edd7 7a01 	vldr	s15, [r7, #4]
 80019b6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80019ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019be:	bfcc      	ite	gt
 80019c0:	2301      	movgt	r3, #1
 80019c2:	2300      	movle	r3, #0
 80019c4:	b2db      	uxtb	r3, r3
 80019c6:	f083 0301 	eor.w	r3, r3, #1
 80019ca:	b2db      	uxtb	r3, r3
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d114      	bne.n	80019fa <init_measureCfg+0x102>
 80019d0:	6878      	ldr	r0, [r7, #4]
 80019d2:	f7fe fdb9 	bl	8000548 <__aeabi_f2d>
 80019d6:	2301      	movs	r3, #1
 80019d8:	461c      	mov	r4, r3
 80019da:	a313      	add	r3, pc, #76	; (adr r3, 8001a28 <init_measureCfg+0x130>)
 80019dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019e0:	f7ff f87c 	bl	8000adc <__aeabi_dcmplt>
 80019e4:	4603      	mov	r3, r0
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d101      	bne.n	80019ee <init_measureCfg+0xf6>
 80019ea:	2300      	movs	r3, #0
 80019ec:	461c      	mov	r4, r3
 80019ee:	b2e3      	uxtb	r3, r4
 80019f0:	f083 0301 	eor.w	r3, r3, #1
 80019f4:	b2db      	uxtb	r3, r3
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d005      	beq.n	8001a06 <init_measureCfg+0x10e>
 80019fa:	4b11      	ldr	r3, [pc, #68]	; (8001a40 <init_measureCfg+0x148>)
 80019fc:	4a0d      	ldr	r2, [pc, #52]	; (8001a34 <init_measureCfg+0x13c>)
 80019fe:	21e9      	movs	r1, #233	; 0xe9
 8001a00:	480d      	ldr	r0, [pc, #52]	; (8001a38 <init_measureCfg+0x140>)
 8001a02:	f015 fe2f 	bl	8017664 <__assert_func>

	g_measureCfg.measure_config.step_x = x;
 8001a06:	4b0f      	ldr	r3, [pc, #60]	; (8001a44 <init_measureCfg+0x14c>)
 8001a08:	3301      	adds	r3, #1
 8001a0a:	68fa      	ldr	r2, [r7, #12]
 8001a0c:	601a      	str	r2, [r3, #0]
	g_measureCfg.measure_config.step_y = y;
 8001a0e:	4b0d      	ldr	r3, [pc, #52]	; (8001a44 <init_measureCfg+0x14c>)
 8001a10:	3305      	adds	r3, #5
 8001a12:	68ba      	ldr	r2, [r7, #8]
 8001a14:	601a      	str	r2, [r3, #0]
	g_measureCfg.measure_config.step_z = z;
 8001a16:	4b0b      	ldr	r3, [pc, #44]	; (8001a44 <init_measureCfg+0x14c>)
 8001a18:	3309      	adds	r3, #9
 8001a1a:	687a      	ldr	r2, [r7, #4]
 8001a1c:	601a      	str	r2, [r3, #0]
}
 8001a1e:	bf00      	nop
 8001a20:	3714      	adds	r7, #20
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd90      	pop	{r4, r7, pc}
 8001a26:	bf00      	nop
 8001a28:	b851eb85 	.word	0xb851eb85
 8001a2c:	4024051e 	.word	0x4024051e
 8001a30:	0801c458 	.word	0x0801c458
 8001a34:	0801d32c 	.word	0x0801d32c
 8001a38:	0801c46c 	.word	0x0801c46c
 8001a3c:	0801c48c 	.word	0x0801c48c
 8001a40:	0801c4a0 	.word	0x0801c4a0
 8001a44:	20000254 	.word	0x20000254

08001a48 <update_stepper_params>:

/**
 *
 */
void update_stepper_params(void)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b086      	sub	sp, #24
 8001a4c:	af04      	add	r7, sp, #16
	/*XYZ*/
	g_measureCfg.measure_params.x_index[Axis_x] = 0;
 8001a4e:	4bac      	ldr	r3, [pc, #688]	; (8001d00 <update_stepper_params+0x2b8>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
 8001a56:	2200      	movs	r2, #0
 8001a58:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
 8001a62:	2200      	movs	r2, #0
 8001a64:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	g_measureCfg.measure_params.x_index[Axis_y] = 0;
 8001a68:	4ba5      	ldr	r3, [pc, #660]	; (8001d00 <update_stepper_params+0x2b8>)
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
 8001a70:	2200      	movs	r2, #0
 8001a72:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8001a76:	2200      	movs	r2, #0
 8001a78:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	g_measureCfg.measure_params.x_index[Axis_z] = 0;
 8001a82:	4b9f      	ldr	r3, [pc, #636]	; (8001d00 <update_stepper_params+0x2b8>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 8001a90:	2200      	movs	r2, #0
 8001a92:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
 8001a96:	2200      	movs	r2, #0
 8001a98:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e

	g_measureCfg.measure_params.dir_x[Axis_x] = AXIS_X_DEFAULT_DIRECTION;
 8001a9c:	4b98      	ldr	r3, [pc, #608]	; (8001d00 <update_stepper_params+0x2b8>)
 8001a9e:	2201      	movs	r2, #1
 8001aa0:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	g_measureCfg.measure_params.dir_x[Axis_y] = AXIS_Y_DEFAULT_DIRECTION;
 8001aa4:	4b96      	ldr	r3, [pc, #600]	; (8001d00 <update_stepper_params+0x2b8>)
 8001aa6:	2201      	movs	r2, #1
 8001aa8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

	/**/
	g_measureCfg.measure_params.step_cnt_x[Axis_x] = X_LENGTH/g_measureCfg.measure_config.step_x;
 8001aac:	4b94      	ldr	r3, [pc, #592]	; (8001d00 <update_stepper_params+0x2b8>)
 8001aae:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8001ab2:	ed9f 7a94 	vldr	s14, [pc, #592]	; 8001d04 <update_stepper_params+0x2bc>
 8001ab6:	ee07 3a90 	vmov	s15, r3
 8001aba:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8001abe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ac2:	ee17 3a90 	vmov	r3, s15
 8001ac6:	b29a      	uxth	r2, r3
 8001ac8:	4b8d      	ldr	r3, [pc, #564]	; (8001d00 <update_stepper_params+0x2b8>)
 8001aca:	f8a3 2017 	strh.w	r2, [r3, #23]
	g_measureCfg.measure_params.step_cnt_x[Axis_y] = Y_LENGTH/g_measureCfg.measure_config.step_y;
 8001ace:	4b8c      	ldr	r3, [pc, #560]	; (8001d00 <update_stepper_params+0x2b8>)
 8001ad0:	f8d3 3005 	ldr.w	r3, [r3, #5]
 8001ad4:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001ad8:	ee07 3a90 	vmov	s15, r3
 8001adc:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8001ae0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ae4:	ee17 3a90 	vmov	r3, s15
 8001ae8:	b29a      	uxth	r2, r3
 8001aea:	4b85      	ldr	r3, [pc, #532]	; (8001d00 <update_stepper_params+0x2b8>)
 8001aec:	f8a3 2019 	strh.w	r2, [r3, #25]
	g_measureCfg.measure_params.step_cnt_x[Axis_z] = Z_LENGTH/g_measureCfg.measure_config.step_z;
 8001af0:	4b83      	ldr	r3, [pc, #524]	; (8001d00 <update_stepper_params+0x2b8>)
 8001af2:	f8d3 3009 	ldr.w	r3, [r3, #9]
 8001af6:	ed9f 7a84 	vldr	s14, [pc, #528]	; 8001d08 <update_stepper_params+0x2c0>
 8001afa:	ee07 3a90 	vmov	s15, r3
 8001afe:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8001b02:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b06:	ee17 3a90 	vmov	r3, s15
 8001b0a:	b29a      	uxth	r2, r3
 8001b0c:	4b7c      	ldr	r3, [pc, #496]	; (8001d00 <update_stepper_params+0x2b8>)
 8001b0e:	f8a3 201b 	strh.w	r2, [r3, #27]

	/* = *. */
	g_measureCfg.measure_params.pulse_cnt_x[Axis_x] = PPM * g_measureCfg.measure_config.step_x;
 8001b12:	4b7b      	ldr	r3, [pc, #492]	; (8001d00 <update_stepper_params+0x2b8>)
 8001b14:	f8d3 3001 	ldr.w	r3, [r3, #1]
 8001b18:	eddf 7a7c 	vldr	s15, [pc, #496]	; 8001d0c <update_stepper_params+0x2c4>
 8001b1c:	ee07 3a10 	vmov	s14, r3
 8001b20:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b24:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b28:	ee17 3a90 	vmov	r3, s15
 8001b2c:	b29a      	uxth	r2, r3
 8001b2e:	4b74      	ldr	r3, [pc, #464]	; (8001d00 <update_stepper_params+0x2b8>)
 8001b30:	f8a3 201d 	strh.w	r2, [r3, #29]
	g_measureCfg.measure_params.pulse_cnt_x[Axis_y] = PPM * g_measureCfg.measure_config.step_y;
 8001b34:	4b72      	ldr	r3, [pc, #456]	; (8001d00 <update_stepper_params+0x2b8>)
 8001b36:	f8d3 3005 	ldr.w	r3, [r3, #5]
 8001b3a:	eddf 7a74 	vldr	s15, [pc, #464]	; 8001d0c <update_stepper_params+0x2c4>
 8001b3e:	ee07 3a10 	vmov	s14, r3
 8001b42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b46:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b4a:	ee17 3a90 	vmov	r3, s15
 8001b4e:	b29a      	uxth	r2, r3
 8001b50:	4b6b      	ldr	r3, [pc, #428]	; (8001d00 <update_stepper_params+0x2b8>)
 8001b52:	f8a3 201f 	strh.w	r2, [r3, #31]
	g_measureCfg.measure_params.pulse_cnt_x[Axis_z] = PPM * g_measureCfg.measure_config.step_z;
 8001b56:	4b6a      	ldr	r3, [pc, #424]	; (8001d00 <update_stepper_params+0x2b8>)
 8001b58:	f8d3 3009 	ldr.w	r3, [r3, #9]
 8001b5c:	eddf 7a6b 	vldr	s15, [pc, #428]	; 8001d0c <update_stepper_params+0x2c4>
 8001b60:	ee07 3a10 	vmov	s14, r3
 8001b64:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b68:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b6c:	ee17 3a90 	vmov	r3, s15
 8001b70:	b29a      	uxth	r2, r3
 8001b72:	4b63      	ldr	r3, [pc, #396]	; (8001d00 <update_stepper_params+0x2b8>)
 8001b74:	f8a3 2021 	strh.w	r2, [r3, #33]	; 0x21

	//*User_SetPoint += pulse_cnt_x;
	printf("PPM is %f and | CntPerCycle_x is %d | Pulses_x is %d\r\n", PPM, g_measureCfg.measure_params.step_cnt_x[Axis_x], g_measureCfg.measure_params.pulse_cnt_x[Axis_x]);
 8001b78:	4b61      	ldr	r3, [pc, #388]	; (8001d00 <update_stepper_params+0x2b8>)
 8001b7a:	f8b3 3017 	ldrh.w	r3, [r3, #23]
 8001b7e:	b29b      	uxth	r3, r3
 8001b80:	461a      	mov	r2, r3
 8001b82:	4b5f      	ldr	r3, [pc, #380]	; (8001d00 <update_stepper_params+0x2b8>)
 8001b84:	f8b3 301d 	ldrh.w	r3, [r3, #29]
 8001b88:	b29b      	uxth	r3, r3
 8001b8a:	9301      	str	r3, [sp, #4]
 8001b8c:	9200      	str	r2, [sp, #0]
 8001b8e:	f04f 0200 	mov.w	r2, #0
 8001b92:	4b5f      	ldr	r3, [pc, #380]	; (8001d10 <update_stepper_params+0x2c8>)
 8001b94:	485f      	ldr	r0, [pc, #380]	; (8001d14 <update_stepper_params+0x2cc>)
 8001b96:	f016 fea9 	bl	80188ec <iprintf>
	printf("PPM is %f and | CntPerCycle_y is %d | Pulses_y is %d\r\n", PPM, g_measureCfg.measure_params.step_cnt_x[Axis_y], g_measureCfg.measure_params.pulse_cnt_x[Axis_y]);
 8001b9a:	4b59      	ldr	r3, [pc, #356]	; (8001d00 <update_stepper_params+0x2b8>)
 8001b9c:	f8b3 3019 	ldrh.w	r3, [r3, #25]
 8001ba0:	b29b      	uxth	r3, r3
 8001ba2:	461a      	mov	r2, r3
 8001ba4:	4b56      	ldr	r3, [pc, #344]	; (8001d00 <update_stepper_params+0x2b8>)
 8001ba6:	f8b3 301f 	ldrh.w	r3, [r3, #31]
 8001baa:	b29b      	uxth	r3, r3
 8001bac:	9301      	str	r3, [sp, #4]
 8001bae:	9200      	str	r2, [sp, #0]
 8001bb0:	f04f 0200 	mov.w	r2, #0
 8001bb4:	4b56      	ldr	r3, [pc, #344]	; (8001d10 <update_stepper_params+0x2c8>)
 8001bb6:	4858      	ldr	r0, [pc, #352]	; (8001d18 <update_stepper_params+0x2d0>)
 8001bb8:	f016 fe98 	bl	80188ec <iprintf>
	printf("PPM is %f and | CntPerCycle_z is %d | Pulses_z is %d\r\n", PPM, g_measureCfg.measure_params.step_cnt_x[Axis_z], g_measureCfg.measure_params.pulse_cnt_x[Axis_z]);
 8001bbc:	4b50      	ldr	r3, [pc, #320]	; (8001d00 <update_stepper_params+0x2b8>)
 8001bbe:	f8b3 301b 	ldrh.w	r3, [r3, #27]
 8001bc2:	b29b      	uxth	r3, r3
 8001bc4:	461a      	mov	r2, r3
 8001bc6:	4b4e      	ldr	r3, [pc, #312]	; (8001d00 <update_stepper_params+0x2b8>)
 8001bc8:	f8b3 3021 	ldrh.w	r3, [r3, #33]	; 0x21
 8001bcc:	b29b      	uxth	r3, r3
 8001bce:	9301      	str	r3, [sp, #4]
 8001bd0:	9200      	str	r2, [sp, #0]
 8001bd2:	f04f 0200 	mov.w	r2, #0
 8001bd6:	4b4e      	ldr	r3, [pc, #312]	; (8001d10 <update_stepper_params+0x2c8>)
 8001bd8:	4850      	ldr	r0, [pc, #320]	; (8001d1c <update_stepper_params+0x2d4>)
 8001bda:	f016 fe87 	bl	80188ec <iprintf>

	printf("Estimate measuring time is %d seconds \r\n", g_measureCfg.measure_params.step_cnt_x[Axis_x]*
 8001bde:	4b48      	ldr	r3, [pc, #288]	; (8001d00 <update_stepper_params+0x2b8>)
 8001be0:	f8b3 3017 	ldrh.w	r3, [r3, #23]
 8001be4:	b29b      	uxth	r3, r3
 8001be6:	461a      	mov	r2, r3
														 g_measureCfg.measure_params.step_cnt_x[Axis_y]*
 8001be8:	4b45      	ldr	r3, [pc, #276]	; (8001d00 <update_stepper_params+0x2b8>)
 8001bea:	f8b3 3019 	ldrh.w	r3, [r3, #25]
 8001bee:	b29b      	uxth	r3, r3
	printf("Estimate measuring time is %d seconds \r\n", g_measureCfg.measure_params.step_cnt_x[Axis_x]*
 8001bf0:	fb02 f303 	mul.w	r3, r2, r3
														 g_measureCfg.measure_params.step_cnt_x[Axis_z]*0.1);
 8001bf4:	4a42      	ldr	r2, [pc, #264]	; (8001d00 <update_stepper_params+0x2b8>)
 8001bf6:	f8b2 201b 	ldrh.w	r2, [r2, #27]
 8001bfa:	b292      	uxth	r2, r2
														 g_measureCfg.measure_params.step_cnt_x[Axis_y]*
 8001bfc:	fb02 f303 	mul.w	r3, r2, r3
	printf("Estimate measuring time is %d seconds \r\n", g_measureCfg.measure_params.step_cnt_x[Axis_x]*
 8001c00:	4618      	mov	r0, r3
 8001c02:	f7fe fc8f 	bl	8000524 <__aeabi_i2d>
 8001c06:	a33c      	add	r3, pc, #240	; (adr r3, 8001cf8 <update_stepper_params+0x2b0>)
 8001c08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c0c:	f7fe fcf4 	bl	80005f8 <__aeabi_dmul>
 8001c10:	4602      	mov	r2, r0
 8001c12:	460b      	mov	r3, r1
 8001c14:	4842      	ldr	r0, [pc, #264]	; (8001d20 <update_stepper_params+0x2d8>)
 8001c16:	f016 fe69 	bl	80188ec <iprintf>
	uint8_t buf_size = 80;
 8001c1a:	2350      	movs	r3, #80	; 0x50
 8001c1c:	71fb      	strb	r3, [r7, #7]
	char *buf = (char *) malloc(buf_size);
 8001c1e:	79fb      	ldrb	r3, [r7, #7]
 8001c20:	4618      	mov	r0, r3
 8001c22:	f015 fd79 	bl	8017718 <malloc>
 8001c26:	4603      	mov	r3, r0
 8001c28:	603b      	str	r3, [r7, #0]

	if(buf)
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d056      	beq.n	8001cde <update_stepper_params+0x296>
	{
		snprintf(buf, buf_size, "PPM is %f and | CntPerCycle_x is %d | Pulses_x is %d\r\n",
 8001c30:	79f9      	ldrb	r1, [r7, #7]
					         PPM, g_measureCfg.measure_params.step_cnt_x[Axis_x], g_measureCfg.measure_params.pulse_cnt_x[Axis_x]);
 8001c32:	4b33      	ldr	r3, [pc, #204]	; (8001d00 <update_stepper_params+0x2b8>)
 8001c34:	f8b3 3017 	ldrh.w	r3, [r3, #23]
 8001c38:	b29b      	uxth	r3, r3
		snprintf(buf, buf_size, "PPM is %f and | CntPerCycle_x is %d | Pulses_x is %d\r\n",
 8001c3a:	461a      	mov	r2, r3
					         PPM, g_measureCfg.measure_params.step_cnt_x[Axis_x], g_measureCfg.measure_params.pulse_cnt_x[Axis_x]);
 8001c3c:	4b30      	ldr	r3, [pc, #192]	; (8001d00 <update_stepper_params+0x2b8>)
 8001c3e:	f8b3 301d 	ldrh.w	r3, [r3, #29]
 8001c42:	b29b      	uxth	r3, r3
		snprintf(buf, buf_size, "PPM is %f and | CntPerCycle_x is %d | Pulses_x is %d\r\n",
 8001c44:	9303      	str	r3, [sp, #12]
 8001c46:	9202      	str	r2, [sp, #8]
 8001c48:	f04f 0200 	mov.w	r2, #0
 8001c4c:	4b30      	ldr	r3, [pc, #192]	; (8001d10 <update_stepper_params+0x2c8>)
 8001c4e:	e9cd 2300 	strd	r2, r3, [sp]
 8001c52:	4a30      	ldr	r2, [pc, #192]	; (8001d14 <update_stepper_params+0x2cc>)
 8001c54:	6838      	ldr	r0, [r7, #0]
 8001c56:	f016 feed 	bl	8018a34 <sniprintf>
		SG_LOG(SEVERITY_INFO, buf);
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	f240 1223 	movw	r2, #291	; 0x123
 8001c60:	4930      	ldr	r1, [pc, #192]	; (8001d24 <update_stepper_params+0x2dc>)
 8001c62:	2005      	movs	r0, #5
 8001c64:	f001 fa0a 	bl	800307c <logMessage>

		snprintf(buf, buf_size, "PPM is %f and | CntPerCycle_y is %d | Pulses_y is %d\r\n",
 8001c68:	79f9      	ldrb	r1, [r7, #7]
							 PPM, g_measureCfg.measure_params.step_cnt_x[Axis_y], g_measureCfg.measure_params.pulse_cnt_x[Axis_y]);
 8001c6a:	4b25      	ldr	r3, [pc, #148]	; (8001d00 <update_stepper_params+0x2b8>)
 8001c6c:	f8b3 3019 	ldrh.w	r3, [r3, #25]
 8001c70:	b29b      	uxth	r3, r3
		snprintf(buf, buf_size, "PPM is %f and | CntPerCycle_y is %d | Pulses_y is %d\r\n",
 8001c72:	461a      	mov	r2, r3
							 PPM, g_measureCfg.measure_params.step_cnt_x[Axis_y], g_measureCfg.measure_params.pulse_cnt_x[Axis_y]);
 8001c74:	4b22      	ldr	r3, [pc, #136]	; (8001d00 <update_stepper_params+0x2b8>)
 8001c76:	f8b3 301f 	ldrh.w	r3, [r3, #31]
 8001c7a:	b29b      	uxth	r3, r3
		snprintf(buf, buf_size, "PPM is %f and | CntPerCycle_y is %d | Pulses_y is %d\r\n",
 8001c7c:	9303      	str	r3, [sp, #12]
 8001c7e:	9202      	str	r2, [sp, #8]
 8001c80:	f04f 0200 	mov.w	r2, #0
 8001c84:	4b22      	ldr	r3, [pc, #136]	; (8001d10 <update_stepper_params+0x2c8>)
 8001c86:	e9cd 2300 	strd	r2, r3, [sp]
 8001c8a:	4a23      	ldr	r2, [pc, #140]	; (8001d18 <update_stepper_params+0x2d0>)
 8001c8c:	6838      	ldr	r0, [r7, #0]
 8001c8e:	f016 fed1 	bl	8018a34 <sniprintf>
		SG_LOG(SEVERITY_INFO, buf);
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	f240 1227 	movw	r2, #295	; 0x127
 8001c98:	4922      	ldr	r1, [pc, #136]	; (8001d24 <update_stepper_params+0x2dc>)
 8001c9a:	2005      	movs	r0, #5
 8001c9c:	f001 f9ee 	bl	800307c <logMessage>

		snprintf(buf, buf_size, "PPM is %f and | CntPerCycle_z is %d | Pulses_z is %d\r\n",
 8001ca0:	79f9      	ldrb	r1, [r7, #7]
							 PPM, g_measureCfg.measure_params.step_cnt_x[Axis_z], g_measureCfg.measure_params.pulse_cnt_x[Axis_y]);
 8001ca2:	4b17      	ldr	r3, [pc, #92]	; (8001d00 <update_stepper_params+0x2b8>)
 8001ca4:	f8b3 301b 	ldrh.w	r3, [r3, #27]
 8001ca8:	b29b      	uxth	r3, r3
		snprintf(buf, buf_size, "PPM is %f and | CntPerCycle_z is %d | Pulses_z is %d\r\n",
 8001caa:	461a      	mov	r2, r3
							 PPM, g_measureCfg.measure_params.step_cnt_x[Axis_z], g_measureCfg.measure_params.pulse_cnt_x[Axis_y]);
 8001cac:	4b14      	ldr	r3, [pc, #80]	; (8001d00 <update_stepper_params+0x2b8>)
 8001cae:	f8b3 301f 	ldrh.w	r3, [r3, #31]
 8001cb2:	b29b      	uxth	r3, r3
		snprintf(buf, buf_size, "PPM is %f and | CntPerCycle_z is %d | Pulses_z is %d\r\n",
 8001cb4:	9303      	str	r3, [sp, #12]
 8001cb6:	9202      	str	r2, [sp, #8]
 8001cb8:	f04f 0200 	mov.w	r2, #0
 8001cbc:	4b14      	ldr	r3, [pc, #80]	; (8001d10 <update_stepper_params+0x2c8>)
 8001cbe:	e9cd 2300 	strd	r2, r3, [sp]
 8001cc2:	4a16      	ldr	r2, [pc, #88]	; (8001d1c <update_stepper_params+0x2d4>)
 8001cc4:	6838      	ldr	r0, [r7, #0]
 8001cc6:	f016 feb5 	bl	8018a34 <sniprintf>
		SG_LOG(SEVERITY_INFO, buf);
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	f240 122b 	movw	r2, #299	; 0x12b
 8001cd0:	4914      	ldr	r1, [pc, #80]	; (8001d24 <update_stepper_params+0x2dc>)
 8001cd2:	2005      	movs	r0, #5
 8001cd4:	f001 f9d2 	bl	800307c <logMessage>

		free(buf);
 8001cd8:	6838      	ldr	r0, [r7, #0]
 8001cda:	f015 fd25 	bl	8017728 <free>
	}
	else
	{

	}
	SG_LOG(SEVERITY_INFO, "Got Update Measure Config");
 8001cde:	4b12      	ldr	r3, [pc, #72]	; (8001d28 <update_stepper_params+0x2e0>)
 8001ce0:	f240 1233 	movw	r2, #307	; 0x133
 8001ce4:	490f      	ldr	r1, [pc, #60]	; (8001d24 <update_stepper_params+0x2dc>)
 8001ce6:	2005      	movs	r0, #5
 8001ce8:	f001 f9c8 	bl	800307c <logMessage>

}
 8001cec:	bf00      	nop
 8001cee:	3708      	adds	r7, #8
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	f3af 8000 	nop.w
 8001cf8:	9999999a 	.word	0x9999999a
 8001cfc:	3fb99999 	.word	0x3fb99999
 8001d00:	20000254 	.word	0x20000254
 8001d04:	42c80000 	.word	0x42c80000
 8001d08:	428c0000 	.word	0x428c0000
 8001d0c:	42200000 	.word	0x42200000
 8001d10:	40440000 	.word	0x40440000
 8001d14:	0801c4b4 	.word	0x0801c4b4
 8001d18:	0801c4ec 	.word	0x0801c4ec
 8001d1c:	0801c524 	.word	0x0801c524
 8001d20:	0801c55c 	.word	0x0801c55c
 8001d24:	0801c46c 	.word	0x0801c46c
 8001d28:	0801c588 	.word	0x0801c588

08001d2c <tsk_Move_Execute>:




void tsk_Move_Execute(void *param)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b084      	sub	sp, #16
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
	float p1,p2;
	uint32_t notify_value;
	FRESULT f_result;

	update_stepper_params();
 8001d34:	f7ff fe88 	bl	8001a48 <update_stepper_params>
	//measuring module
	//step
	//get hall data

	/**/
	notify_value = 0;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	60fb      	str	r3, [r7, #12]
	xTaskNotify(xTaskGetCurrentTaskHandle(), notify_value, eSetValueWithOverwrite);
 8001d3c:	f010 ffb6 	bl	8012cac <xTaskGetCurrentTaskHandle>
 8001d40:	2300      	movs	r3, #0
 8001d42:	2203      	movs	r2, #3
 8001d44:	68f9      	ldr	r1, [r7, #12]
 8001d46:	f011 f895 	bl	8012e74 <xTaskGenericNotify>

	f_result = Create_Measure_file();
 8001d4a:	f000 fbf9 	bl	8002540 <Create_Measure_file>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	72fb      	strb	r3, [r7, #11]
	if(f_result == FR_OK)
 8001d52:	7afb      	ldrb	r3, [r7, #11]
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d107      	bne.n	8001d68 <tsk_Move_Execute+0x3c>
	{
		SG_LOG(SEVERITY_INFO, "Create Measuring file success");
 8001d58:	4b18      	ldr	r3, [pc, #96]	; (8001dbc <tsk_Move_Execute+0x90>)
 8001d5a:	f44f 72b2 	mov.w	r2, #356	; 0x164
 8001d5e:	4918      	ldr	r1, [pc, #96]	; (8001dc0 <tsk_Move_Execute+0x94>)
 8001d60:	2005      	movs	r0, #5
 8001d62:	f001 f98b 	bl	800307c <logMessage>
 8001d66:	e017      	b.n	8001d98 <tsk_Move_Execute+0x6c>
	}
	else
	{
		SG_LOG(SEVERITY_FATAL, "Create Measuring file failed");
 8001d68:	4b16      	ldr	r3, [pc, #88]	; (8001dc4 <tsk_Move_Execute+0x98>)
 8001d6a:	f44f 72b4 	mov.w	r2, #360	; 0x168
 8001d6e:	4914      	ldr	r1, [pc, #80]	; (8001dc0 <tsk_Move_Execute+0x94>)
 8001d70:	2001      	movs	r0, #1
 8001d72:	f001 f983 	bl	800307c <logMessage>
	}

	while( tsk_WorkFlow_Handler() != true)
 8001d76:	e00f      	b.n	8001d98 <tsk_Move_Execute+0x6c>
	{
		/**/
		notify_value = ulTaskNotifyTake(pdTRUE, 0);
 8001d78:	2100      	movs	r1, #0
 8001d7a:	2001      	movs	r0, #1
 8001d7c:	f011 f832 	bl	8012de4 <ulTaskNotifyTake>
 8001d80:	60f8      	str	r0, [r7, #12]
		if(notify_value == NOTIFY_STOP_MEASURE)
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	2b05      	cmp	r3, #5
 8001d86:	d107      	bne.n	8001d98 <tsk_Move_Execute+0x6c>
		{
			SG_LOG(SEVERITY_WARNING, "Test stop due to STOP command");
 8001d88:	4b0f      	ldr	r3, [pc, #60]	; (8001dc8 <tsk_Move_Execute+0x9c>)
 8001d8a:	f240 1271 	movw	r2, #369	; 0x171
 8001d8e:	490c      	ldr	r1, [pc, #48]	; (8001dc0 <tsk_Move_Execute+0x94>)
 8001d90:	2004      	movs	r0, #4
 8001d92:	f001 f973 	bl	800307c <logMessage>
			return ;
 8001d96:	e00e      	b.n	8001db6 <tsk_Move_Execute+0x8a>
	while( tsk_WorkFlow_Handler() != true)
 8001d98:	f000 fa8c 	bl	80022b4 <tsk_WorkFlow_Handler>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	f083 0301 	eor.w	r3, r3, #1
 8001da2:	b2db      	uxtb	r3, r3
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d1e7      	bne.n	8001d78 <tsk_Move_Execute+0x4c>
					printf("\033[1A"); //
				}
			}
		#endif
	}
	SG_LOG(SEVERITY_INFO, "Finish measure tracing task");
 8001da8:	4b08      	ldr	r3, [pc, #32]	; (8001dcc <tsk_Move_Execute+0xa0>)
 8001daa:	f44f 72c5 	mov.w	r2, #394	; 0x18a
 8001dae:	4904      	ldr	r1, [pc, #16]	; (8001dc0 <tsk_Move_Execute+0x94>)
 8001db0:	2005      	movs	r0, #5
 8001db2:	f001 f963 	bl	800307c <logMessage>

}
 8001db6:	3710      	adds	r7, #16
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	0801c5a4 	.word	0x0801c5a4
 8001dc0:	0801c46c 	.word	0x0801c46c
 8001dc4:	0801c5c4 	.word	0x0801c5c4
 8001dc8:	0801c5e4 	.word	0x0801c5e4
 8001dcc:	0801c604 	.word	0x0801c604

08001dd0 <Move_WorkFlow_handler>:
/**
 *
 *@, param: 
 */
void Move_WorkFlow_handler(WorkFlow_Level_t *pWorkFlow)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b08c      	sub	sp, #48	; 0x30
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
	MainWorkFlow_List_t *pmain_flow = &pWorkFlow->MainFlow;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	62fb      	str	r3, [r7, #44]	; 0x2c
	SubWorkFlow_List_t  *psub_flow  = &pWorkFlow->SubFlow;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	3301      	adds	r3, #1
 8001de0:	62bb      	str	r3, [r7, #40]	; 0x28

	switch(*psub_flow)
 8001de2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001de4:	781b      	ldrb	r3, [r3, #0]
 8001de6:	2b02      	cmp	r3, #2
 8001de8:	d87b      	bhi.n	8001ee2 <Move_WorkFlow_handler+0x112>
	{
	case 0:
	case 1:
	case 2:
		if(g_measureCfg.measure_params.x_index[*psub_flow] <=
 8001dea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001dec:	781b      	ldrb	r3, [r3, #0]
 8001dee:	4a40      	ldr	r2, [pc, #256]	; (8001ef0 <Move_WorkFlow_handler+0x120>)
 8001df0:	3306      	adds	r3, #6
 8001df2:	009b      	lsls	r3, r3, #2
 8001df4:	4413      	add	r3, r2
 8001df6:	f8d3 200b 	ldr.w	r2, [r3, #11]
		   g_measureCfg.measure_params.step_cnt_x[*psub_flow])
 8001dfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001dfc:	781b      	ldrb	r3, [r3, #0]
 8001dfe:	493c      	ldr	r1, [pc, #240]	; (8001ef0 <Move_WorkFlow_handler+0x120>)
 8001e00:	3308      	adds	r3, #8
 8001e02:	005b      	lsls	r3, r3, #1
 8001e04:	440b      	add	r3, r1
 8001e06:	f8b3 3007 	ldrh.w	r3, [r3, #7]
 8001e0a:	b29b      	uxth	r3, r3
		if(g_measureCfg.measure_params.x_index[*psub_flow] <=
 8001e0c:	429a      	cmp	r2, r3
 8001e0e:	dc27      	bgt.n	8001e60 <Move_WorkFlow_handler+0x90>
		{
			g_measureCfg.measure_params.x_index[*psub_flow]++;
 8001e10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e12:	781b      	ldrb	r3, [r3, #0]
 8001e14:	461a      	mov	r2, r3
 8001e16:	4936      	ldr	r1, [pc, #216]	; (8001ef0 <Move_WorkFlow_handler+0x120>)
 8001e18:	1d93      	adds	r3, r2, #6
 8001e1a:	009b      	lsls	r3, r3, #2
 8001e1c:	440b      	add	r3, r1
 8001e1e:	f8d3 300b 	ldr.w	r3, [r3, #11]
 8001e22:	1c59      	adds	r1, r3, #1
 8001e24:	4832      	ldr	r0, [pc, #200]	; (8001ef0 <Move_WorkFlow_handler+0x120>)
 8001e26:	1d93      	adds	r3, r2, #6
 8001e28:	009b      	lsls	r3, r3, #2
 8001e2a:	4403      	add	r3, r0
 8001e2c:	f8c3 100b 	str.w	r1, [r3, #11]
#if ACTUAL_MOVE_MOTOR
			tsk_Move_step(*psub_flow, g_measureCfg.measure_params.pulse_cnt_x[*psub_flow]);
#endif
			if(*psub_flow == Sub_WorkFlow_X)
 8001e30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e32:	781b      	ldrb	r3, [r3, #0]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d103      	bne.n	8001e40 <Move_WorkFlow_handler+0x70>
				*pmain_flow = Main_WorkFlow_ADC;
 8001e38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e3a:	2201      	movs	r2, #1
 8001e3c:	701a      	strb	r2, [r3, #0]
			snprintf(buf, 30, "Axis %d direction toggle", *psub_flow);
			SG_LOG(SEVERITY_INFO, buf);
			g_measureCfg.measure_params.x_index[*psub_flow] = 0;
			*psub_flow = s_workflow_table[*psub_flow];
		}
		break;
 8001e3e:	e052      	b.n	8001ee6 <Move_WorkFlow_handler+0x116>
			else if(*psub_flow == Sub_WorkFlow_Y)
 8001e40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e42:	781b      	ldrb	r3, [r3, #0]
 8001e44:	2b01      	cmp	r3, #1
 8001e46:	d103      	bne.n	8001e50 <Move_WorkFlow_handler+0x80>
				*psub_flow = Sub_WorkFlow_X;
 8001e48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	701a      	strb	r2, [r3, #0]
		break;
 8001e4e:	e04a      	b.n	8001ee6 <Move_WorkFlow_handler+0x116>
			else if(*psub_flow == Sub_WorkFlow_Z)
 8001e50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e52:	781b      	ldrb	r3, [r3, #0]
 8001e54:	2b02      	cmp	r3, #2
 8001e56:	d146      	bne.n	8001ee6 <Move_WorkFlow_handler+0x116>
				*psub_flow = Sub_WorkFlow_X;
 8001e58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	701a      	strb	r2, [r3, #0]
		break;
 8001e5e:	e042      	b.n	8001ee6 <Move_WorkFlow_handler+0x116>
			g_measureCfg.measure_params.dir_x[*psub_flow] = !g_measureCfg.measure_params.dir_x[*psub_flow];
 8001e60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e62:	781b      	ldrb	r3, [r3, #0]
 8001e64:	461a      	mov	r2, r3
 8001e66:	4b22      	ldr	r3, [pc, #136]	; (8001ef0 <Move_WorkFlow_handler+0x120>)
 8001e68:	4413      	add	r3, r2
 8001e6a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	bf14      	ite	ne
 8001e72:	2301      	movne	r3, #1
 8001e74:	2300      	moveq	r3, #0
 8001e76:	b2db      	uxtb	r3, r3
 8001e78:	f083 0301 	eor.w	r3, r3, #1
 8001e7c:	b2db      	uxtb	r3, r3
 8001e7e:	461a      	mov	r2, r3
 8001e80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e82:	781b      	ldrb	r3, [r3, #0]
 8001e84:	4619      	mov	r1, r3
 8001e86:	4613      	mov	r3, r2
 8001e88:	f003 0301 	and.w	r3, r3, #1
 8001e8c:	b2da      	uxtb	r2, r3
 8001e8e:	4b18      	ldr	r3, [pc, #96]	; (8001ef0 <Move_WorkFlow_handler+0x120>)
 8001e90:	440b      	add	r3, r1
 8001e92:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
			snprintf(buf, 30, "Axis %d direction toggle", *psub_flow);
 8001e96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e98:	781b      	ldrb	r3, [r3, #0]
 8001e9a:	f107 0008 	add.w	r0, r7, #8
 8001e9e:	4a15      	ldr	r2, [pc, #84]	; (8001ef4 <Move_WorkFlow_handler+0x124>)
 8001ea0:	211e      	movs	r1, #30
 8001ea2:	f016 fdc7 	bl	8018a34 <sniprintf>
			SG_LOG(SEVERITY_INFO, buf);
 8001ea6:	f107 0308 	add.w	r3, r7, #8
 8001eaa:	f240 12d1 	movw	r2, #465	; 0x1d1
 8001eae:	4912      	ldr	r1, [pc, #72]	; (8001ef8 <Move_WorkFlow_handler+0x128>)
 8001eb0:	2005      	movs	r0, #5
 8001eb2:	f001 f8e3 	bl	800307c <logMessage>
			g_measureCfg.measure_params.x_index[*psub_flow] = 0;
 8001eb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001eb8:	781b      	ldrb	r3, [r3, #0]
 8001eba:	4a0d      	ldr	r2, [pc, #52]	; (8001ef0 <Move_WorkFlow_handler+0x120>)
 8001ebc:	3306      	adds	r3, #6
 8001ebe:	009b      	lsls	r3, r3, #2
 8001ec0:	4413      	add	r3, r2
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	72da      	strb	r2, [r3, #11]
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	731a      	strb	r2, [r3, #12]
 8001eca:	2200      	movs	r2, #0
 8001ecc:	735a      	strb	r2, [r3, #13]
 8001ece:	2200      	movs	r2, #0
 8001ed0:	739a      	strb	r2, [r3, #14]
			*psub_flow = s_workflow_table[*psub_flow];
 8001ed2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ed4:	781b      	ldrb	r3, [r3, #0]
 8001ed6:	461a      	mov	r2, r3
 8001ed8:	4b08      	ldr	r3, [pc, #32]	; (8001efc <Move_WorkFlow_handler+0x12c>)
 8001eda:	5c9a      	ldrb	r2, [r3, r2]
 8001edc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ede:	701a      	strb	r2, [r3, #0]
		break;
 8001ee0:	e001      	b.n	8001ee6 <Move_WorkFlow_handler+0x116>
//			*psub_flow = Sub_WorkFlow_Finish;
//		}
//		break;

	default:
		break;
 8001ee2:	bf00      	nop
 8001ee4:	e000      	b.n	8001ee8 <Move_WorkFlow_handler+0x118>
		break;
 8001ee6:	bf00      	nop
	}
}
 8001ee8:	bf00      	nop
 8001eea:	3730      	adds	r7, #48	; 0x30
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bd80      	pop	{r7, pc}
 8001ef0:	20000254 	.word	0x20000254
 8001ef4:	0801c620 	.word	0x0801c620
 8001ef8:	0801c46c 	.word	0x0801c46c
 8001efc:	20000008 	.word	0x20000008

08001f00 <Get_ADC_Value>:

void Get_ADC_Value(ADC_TypeDef * adcx, int channel_num, uint32_t *pbuff)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b086      	sub	sp, #24
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	60f8      	str	r0, [r7, #12]
 8001f08:	60b9      	str	r1, [r7, #8]
 8001f0a:	607a      	str	r2, [r7, #4]
	uint32_t i;
	float temp;
	if(adcx == ADC_ADC1)
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	4a68      	ldr	r2, [pc, #416]	; (80020b0 <Get_ADC_Value+0x1b0>)
 8001f10:	4293      	cmp	r3, r2
 8001f12:	d16f      	bne.n	8001ff4 <Get_ADC_Value+0xf4>
	{
		/* ADC1 ADC1 DMA. DMA
		 * TO DO: */
		g_adc_dma_sta = 0;
 8001f14:	4b67      	ldr	r3, [pc, #412]	; (80020b4 <Get_ADC_Value+0x1b4>)
 8001f16:	2200      	movs	r2, #0
 8001f18:	701a      	strb	r2, [r3, #0]
		adc_dma_enable(ADC_DMA_BUF_SIZE);
 8001f1a:	2064      	movs	r0, #100	; 0x64
 8001f1c:	f000 fdd8 	bl	8002ad0 <adc_dma_enable>
		while( g_adc_dma_sta != 1);
 8001f20:	bf00      	nop
 8001f22:	4b64      	ldr	r3, [pc, #400]	; (80020b4 <Get_ADC_Value+0x1b4>)
 8001f24:	781b      	ldrb	r3, [r3, #0]
 8001f26:	2b01      	cmp	r3, #1
 8001f28:	d1fb      	bne.n	8001f22 <Get_ADC_Value+0x22>
		memset(pbuff, 0, ADC1_CH_NUM*sizeof(uint32_t));
 8001f2a:	2210      	movs	r2, #16
 8001f2c:	2100      	movs	r1, #0
 8001f2e:	6878      	ldr	r0, [r7, #4]
 8001f30:	f015 fc20 	bl	8017774 <memset>

		/* ADC
		 * */
		for (int i=0; i < ADC_DMA_BUF_SIZE; i+= ADC1_CH_NUM)
 8001f34:	2300      	movs	r3, #0
 8001f36:	613b      	str	r3, [r7, #16]
 8001f38:	e032      	b.n	8001fa0 <Get_ADC_Value+0xa0>
		{
			pbuff[0] += g_adc_dma_buf[i+0];
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	495e      	ldr	r1, [pc, #376]	; (80020b8 <Get_ADC_Value+0x1b8>)
 8001f40:	693a      	ldr	r2, [r7, #16]
 8001f42:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8001f46:	441a      	add	r2, r3
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	601a      	str	r2, [r3, #0]
			pbuff[1] += g_adc_dma_buf[i+1];
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	3304      	adds	r3, #4
 8001f50:	681a      	ldr	r2, [r3, #0]
 8001f52:	693b      	ldr	r3, [r7, #16]
 8001f54:	3301      	adds	r3, #1
 8001f56:	4958      	ldr	r1, [pc, #352]	; (80020b8 <Get_ADC_Value+0x1b8>)
 8001f58:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001f5c:	4619      	mov	r1, r3
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	3304      	adds	r3, #4
 8001f62:	440a      	add	r2, r1
 8001f64:	601a      	str	r2, [r3, #0]
			pbuff[2] += g_adc_dma_buf[i+2];
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	3308      	adds	r3, #8
 8001f6a:	681a      	ldr	r2, [r3, #0]
 8001f6c:	693b      	ldr	r3, [r7, #16]
 8001f6e:	3302      	adds	r3, #2
 8001f70:	4951      	ldr	r1, [pc, #324]	; (80020b8 <Get_ADC_Value+0x1b8>)
 8001f72:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001f76:	4619      	mov	r1, r3
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	3308      	adds	r3, #8
 8001f7c:	440a      	add	r2, r1
 8001f7e:	601a      	str	r2, [r3, #0]
			pbuff[3] += g_adc_dma_buf[i+3];
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	330c      	adds	r3, #12
 8001f84:	681a      	ldr	r2, [r3, #0]
 8001f86:	693b      	ldr	r3, [r7, #16]
 8001f88:	3303      	adds	r3, #3
 8001f8a:	494b      	ldr	r1, [pc, #300]	; (80020b8 <Get_ADC_Value+0x1b8>)
 8001f8c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001f90:	4619      	mov	r1, r3
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	330c      	adds	r3, #12
 8001f96:	440a      	add	r2, r1
 8001f98:	601a      	str	r2, [r3, #0]
		for (int i=0; i < ADC_DMA_BUF_SIZE; i+= ADC1_CH_NUM)
 8001f9a:	693b      	ldr	r3, [r7, #16]
 8001f9c:	3304      	adds	r3, #4
 8001f9e:	613b      	str	r3, [r7, #16]
 8001fa0:	693b      	ldr	r3, [r7, #16]
 8001fa2:	2b63      	cmp	r3, #99	; 0x63
 8001fa4:	ddc9      	ble.n	8001f3a <Get_ADC_Value+0x3a>
		}
		pbuff[0] /= ADC_DMA_BUF_SIZE/ADC1_CH_NUM;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4a44      	ldr	r2, [pc, #272]	; (80020bc <Get_ADC_Value+0x1bc>)
 8001fac:	fba2 2303 	umull	r2, r3, r2, r3
 8001fb0:	08da      	lsrs	r2, r3, #3
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	601a      	str	r2, [r3, #0]
		pbuff[1] /= ADC_DMA_BUF_SIZE/ADC1_CH_NUM;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	3304      	adds	r3, #4
 8001fba:	681a      	ldr	r2, [r3, #0]
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	3304      	adds	r3, #4
 8001fc0:	493e      	ldr	r1, [pc, #248]	; (80020bc <Get_ADC_Value+0x1bc>)
 8001fc2:	fba1 1202 	umull	r1, r2, r1, r2
 8001fc6:	08d2      	lsrs	r2, r2, #3
 8001fc8:	601a      	str	r2, [r3, #0]
		pbuff[2] /= ADC_DMA_BUF_SIZE/ADC1_CH_NUM;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	3308      	adds	r3, #8
 8001fce:	681a      	ldr	r2, [r3, #0]
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	3308      	adds	r3, #8
 8001fd4:	4939      	ldr	r1, [pc, #228]	; (80020bc <Get_ADC_Value+0x1bc>)
 8001fd6:	fba1 1202 	umull	r1, r2, r1, r2
 8001fda:	08d2      	lsrs	r2, r2, #3
 8001fdc:	601a      	str	r2, [r3, #0]
		pbuff[3] /= ADC_DMA_BUF_SIZE/ADC1_CH_NUM;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	330c      	adds	r3, #12
 8001fe2:	681a      	ldr	r2, [r3, #0]
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	330c      	adds	r3, #12
 8001fe8:	4934      	ldr	r1, [pc, #208]	; (80020bc <Get_ADC_Value+0x1bc>)
 8001fea:	fba1 1202 	umull	r1, r2, r1, r2
 8001fee:	08d2      	lsrs	r2, r2, #3
 8001ff0:	601a      	str	r2, [r3, #0]

		temp = (float)pbuff[2] * (3.3 / 4096);                  /* 3.1111 */
		printf("adc7 value is %1.4f\r\n", temp);
#endif
	}
}
 8001ff2:	e058      	b.n	80020a6 <Get_ADC_Value+0x1a6>
	else if(adcx == ADC_ADC3)
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	4a32      	ldr	r2, [pc, #200]	; (80020c0 <Get_ADC_Value+0x1c0>)
 8001ff8:	4293      	cmp	r3, r2
 8001ffa:	d154      	bne.n	80020a6 <Get_ADC_Value+0x1a6>
		adc3_dma_enable(ADC3_DMA_BUF_SIZE);
 8001ffc:	204b      	movs	r0, #75	; 0x4b
 8001ffe:	f000 fda3 	bl	8002b48 <adc3_dma_enable>
		while( g_adc3_dma_sta != 1);
 8002002:	bf00      	nop
 8002004:	4b2f      	ldr	r3, [pc, #188]	; (80020c4 <Get_ADC_Value+0x1c4>)
 8002006:	781b      	ldrb	r3, [r3, #0]
 8002008:	2b01      	cmp	r3, #1
 800200a:	d1fb      	bne.n	8002004 <Get_ADC_Value+0x104>
		memset(pbuff, 0, ADC3_CH_NUM*sizeof(uint32_t) );
 800200c:	220c      	movs	r2, #12
 800200e:	2100      	movs	r1, #0
 8002010:	6878      	ldr	r0, [r7, #4]
 8002012:	f015 fbaf 	bl	8017774 <memset>
		for (i = 0; i < ADC3_DMA_BUF_SIZE; i+=ADC3_CH_NUM)              /*  */
 8002016:	2300      	movs	r3, #0
 8002018:	617b      	str	r3, [r7, #20]
 800201a:	e025      	b.n	8002068 <Get_ADC_Value+0x168>
			pbuff[0] += g_adc3_dma_buf[i];
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4929      	ldr	r1, [pc, #164]	; (80020c8 <Get_ADC_Value+0x1c8>)
 8002022:	697a      	ldr	r2, [r7, #20]
 8002024:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8002028:	441a      	add	r2, r3
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	601a      	str	r2, [r3, #0]
			pbuff[1] += g_adc3_dma_buf[i+1];
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	3304      	adds	r3, #4
 8002032:	681a      	ldr	r2, [r3, #0]
 8002034:	697b      	ldr	r3, [r7, #20]
 8002036:	3301      	adds	r3, #1
 8002038:	4923      	ldr	r1, [pc, #140]	; (80020c8 <Get_ADC_Value+0x1c8>)
 800203a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800203e:	4619      	mov	r1, r3
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	3304      	adds	r3, #4
 8002044:	440a      	add	r2, r1
 8002046:	601a      	str	r2, [r3, #0]
			pbuff[2] += g_adc3_dma_buf[i+2];
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	3308      	adds	r3, #8
 800204c:	681a      	ldr	r2, [r3, #0]
 800204e:	697b      	ldr	r3, [r7, #20]
 8002050:	3302      	adds	r3, #2
 8002052:	491d      	ldr	r1, [pc, #116]	; (80020c8 <Get_ADC_Value+0x1c8>)
 8002054:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8002058:	4619      	mov	r1, r3
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	3308      	adds	r3, #8
 800205e:	440a      	add	r2, r1
 8002060:	601a      	str	r2, [r3, #0]
		for (i = 0; i < ADC3_DMA_BUF_SIZE; i+=ADC3_CH_NUM)              /*  */
 8002062:	697b      	ldr	r3, [r7, #20]
 8002064:	3303      	adds	r3, #3
 8002066:	617b      	str	r3, [r7, #20]
 8002068:	697b      	ldr	r3, [r7, #20]
 800206a:	2b4a      	cmp	r3, #74	; 0x4a
 800206c:	d9d6      	bls.n	800201c <Get_ADC_Value+0x11c>
		pbuff[0] /= ADC3_DMA_BUF_SIZE/ADC3_CH_NUM;    /*  */
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4a12      	ldr	r2, [pc, #72]	; (80020bc <Get_ADC_Value+0x1bc>)
 8002074:	fba2 2303 	umull	r2, r3, r2, r3
 8002078:	08da      	lsrs	r2, r3, #3
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	601a      	str	r2, [r3, #0]
		pbuff[1] /= ADC3_DMA_BUF_SIZE/ADC3_CH_NUM;    /*  */
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	3304      	adds	r3, #4
 8002082:	681a      	ldr	r2, [r3, #0]
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	3304      	adds	r3, #4
 8002088:	490c      	ldr	r1, [pc, #48]	; (80020bc <Get_ADC_Value+0x1bc>)
 800208a:	fba1 1202 	umull	r1, r2, r1, r2
 800208e:	08d2      	lsrs	r2, r2, #3
 8002090:	601a      	str	r2, [r3, #0]
		pbuff[2] /= ADC3_DMA_BUF_SIZE/ADC3_CH_NUM;    /*  */
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	3308      	adds	r3, #8
 8002096:	681a      	ldr	r2, [r3, #0]
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	3308      	adds	r3, #8
 800209c:	4907      	ldr	r1, [pc, #28]	; (80020bc <Get_ADC_Value+0x1bc>)
 800209e:	fba1 1202 	umull	r1, r2, r1, r2
 80020a2:	08d2      	lsrs	r2, r2, #3
 80020a4:	601a      	str	r2, [r3, #0]
}
 80020a6:	bf00      	nop
 80020a8:	3718      	adds	r7, #24
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bd80      	pop	{r7, pc}
 80020ae:	bf00      	nop
 80020b0:	40012000 	.word	0x40012000
 80020b4:	200004f0 	.word	0x200004f0
 80020b8:	200002b0 	.word	0x200002b0
 80020bc:	51eb851f 	.word	0x51eb851f
 80020c0:	40012200 	.word	0x40012200
 80020c4:	200004f1 	.word	0x200004f1
 80020c8:	20000378 	.word	0x20000378

080020cc <ADC_WorkFlow_handler>:

void ADC_WorkFlow_handler(WorkFlow_Level_t *pWorkFlow)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b08a      	sub	sp, #40	; 0x28
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
	uint32_t adc1x[ADC1_CH_NUM+ADC3_CH_NUM];
	//uint32_t adc3x[ADC3_CH_NUM];

	/* ADC*/
	Get_ADC_Value(ADC_ADC1, ADC1_CH_NUM, &adc1x[0]);
 80020d4:	f107 030c 	add.w	r3, r7, #12
 80020d8:	461a      	mov	r2, r3
 80020da:	2104      	movs	r1, #4
 80020dc:	480c      	ldr	r0, [pc, #48]	; (8002110 <ADC_WorkFlow_handler+0x44>)
 80020de:	f7ff ff0f 	bl	8001f00 <Get_ADC_Value>
	Get_ADC_Value(ADC_ADC3, ADC3_CH_NUM, &adc1x[ADC1_CH_NUM]);
 80020e2:	f107 030c 	add.w	r3, r7, #12
 80020e6:	3310      	adds	r3, #16
 80020e8:	461a      	mov	r2, r3
 80020ea:	2103      	movs	r1, #3
 80020ec:	4809      	ldr	r0, [pc, #36]	; (8002114 <ADC_WorkFlow_handler+0x48>)
 80020ee:	f7ff ff07 	bl	8001f00 <Get_ADC_Value>

	/*Record*/
	xQueueSend(Queue_Sensor_Data, adc1x, 10);
 80020f2:	4b09      	ldr	r3, [pc, #36]	; (8002118 <ADC_WorkFlow_handler+0x4c>)
 80020f4:	6818      	ldr	r0, [r3, #0]
 80020f6:	f107 010c 	add.w	r1, r7, #12
 80020fa:	2300      	movs	r3, #0
 80020fc:	220a      	movs	r2, #10
 80020fe:	f00f fb5d 	bl	80117bc <xQueueGenericSend>
	/*ADC*/
	pWorkFlow->MainFlow = Main_WorkFlow_Record;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2202      	movs	r2, #2
 8002106:	701a      	strb	r2, [r3, #0]

}
 8002108:	bf00      	nop
 800210a:	3728      	adds	r7, #40	; 0x28
 800210c:	46bd      	mov	sp, r7
 800210e:	bd80      	pop	{r7, pc}
 8002110:	40012000 	.word	0x40012000
 8002114:	40012200 	.word	0x40012200
 8002118:	2000043c 	.word	0x2000043c
 800211c:	00000000 	.word	0x00000000

08002120 <Record_WorkFlow_handler>:

void Record_WorkFlow_handler(WorkFlow_Level_t *pWorkFlow)
{
 8002120:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002124:	ed2d 8b04 	vpush	{d8-d9}
 8002128:	b098      	sub	sp, #96	; 0x60
 800212a:	af0c      	add	r7, sp, #48	; 0x30
 800212c:	60f8      	str	r0, [r7, #12]
	BaseType_t ret;
	uint32_t adcValue[ADC1_CH_NUM+ADC3_CH_NUM];
	ret = xQueueReceive(Queue_Sensor_Data, adcValue, 1);
 800212e:	4b5c      	ldr	r3, [pc, #368]	; (80022a0 <Record_WorkFlow_handler+0x180>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f107 0110 	add.w	r1, r7, #16
 8002136:	2201      	movs	r2, #1
 8002138:	4618      	mov	r0, r3
 800213a:	f00f fcd9 	bl	8011af0 <xQueueReceive>
 800213e:	62f8      	str	r0, [r7, #44]	; 0x2c
	if(ret == pdPASS)
 8002140:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002142:	2b01      	cmp	r3, #1
 8002144:	d107      	bne.n	8002156 <Record_WorkFlow_handler+0x36>
		SG_LOG(SEVERITY_INFO, "Record Workflow got sensor data");
 8002146:	4b57      	ldr	r3, [pc, #348]	; (80022a4 <Record_WorkFlow_handler+0x184>)
 8002148:	f240 227b 	movw	r2, #635	; 0x27b
 800214c:	4956      	ldr	r1, [pc, #344]	; (80022a8 <Record_WorkFlow_handler+0x188>)
 800214e:	2005      	movs	r0, #5
 8002150:	f000 ff94 	bl	800307c <logMessage>
 8002154:	e006      	b.n	8002164 <Record_WorkFlow_handler+0x44>
	else
		SG_LOG(SEVERITY_ERROR, "Record Workflow didn't got sensor data");
 8002156:	4b55      	ldr	r3, [pc, #340]	; (80022ac <Record_WorkFlow_handler+0x18c>)
 8002158:	f240 227d 	movw	r2, #637	; 0x27d
 800215c:	4952      	ldr	r1, [pc, #328]	; (80022a8 <Record_WorkFlow_handler+0x188>)
 800215e:	2003      	movs	r0, #3
 8002160:	f000 ff8c 	bl	800307c <logMessage>

	printf("%1.2f\t%1.2f\t%1.2f\t%1.2f\t%1.2f\t%1.2f\t%1.2f\r\n",
			(float)adcValue[0] * (3.3/4096),
 8002164:	693b      	ldr	r3, [r7, #16]
 8002166:	ee07 3a90 	vmov	s15, r3
 800216a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800216e:	ee17 0a90 	vmov	r0, s15
 8002172:	f7fe f9e9 	bl	8000548 <__aeabi_f2d>
	printf("%1.2f\t%1.2f\t%1.2f\t%1.2f\t%1.2f\t%1.2f\t%1.2f\r\n",
 8002176:	a348      	add	r3, pc, #288	; (adr r3, 8002298 <Record_WorkFlow_handler+0x178>)
 8002178:	e9d3 2300 	ldrd	r2, r3, [r3]
 800217c:	f7fe fa3c 	bl	80005f8 <__aeabi_dmul>
 8002180:	4602      	mov	r2, r0
 8002182:	460b      	mov	r3, r1
 8002184:	e9c7 2300 	strd	r2, r3, [r7]
			(float)adcValue[1] * (3.3/4096),
 8002188:	697b      	ldr	r3, [r7, #20]
 800218a:	ee07 3a90 	vmov	s15, r3
 800218e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002192:	ee17 0a90 	vmov	r0, s15
 8002196:	f7fe f9d7 	bl	8000548 <__aeabi_f2d>
	printf("%1.2f\t%1.2f\t%1.2f\t%1.2f\t%1.2f\t%1.2f\t%1.2f\r\n",
 800219a:	a33f      	add	r3, pc, #252	; (adr r3, 8002298 <Record_WorkFlow_handler+0x178>)
 800219c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021a0:	f7fe fa2a 	bl	80005f8 <__aeabi_dmul>
 80021a4:	4602      	mov	r2, r0
 80021a6:	460b      	mov	r3, r1
 80021a8:	4692      	mov	sl, r2
 80021aa:	469b      	mov	fp, r3
			(float)adcValue[2] * (3.3/4096),
 80021ac:	69bb      	ldr	r3, [r7, #24]
 80021ae:	ee07 3a90 	vmov	s15, r3
 80021b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80021b6:	ee17 0a90 	vmov	r0, s15
 80021ba:	f7fe f9c5 	bl	8000548 <__aeabi_f2d>
	printf("%1.2f\t%1.2f\t%1.2f\t%1.2f\t%1.2f\t%1.2f\t%1.2f\r\n",
 80021be:	a336      	add	r3, pc, #216	; (adr r3, 8002298 <Record_WorkFlow_handler+0x178>)
 80021c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021c4:	f7fe fa18 	bl	80005f8 <__aeabi_dmul>
 80021c8:	4602      	mov	r2, r0
 80021ca:	460b      	mov	r3, r1
 80021cc:	ec43 2b18 	vmov	d8, r2, r3
			(float)adcValue[3] * (3.3/4096),
 80021d0:	69fb      	ldr	r3, [r7, #28]
 80021d2:	ee07 3a90 	vmov	s15, r3
 80021d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80021da:	ee17 0a90 	vmov	r0, s15
 80021de:	f7fe f9b3 	bl	8000548 <__aeabi_f2d>
	printf("%1.2f\t%1.2f\t%1.2f\t%1.2f\t%1.2f\t%1.2f\t%1.2f\r\n",
 80021e2:	a32d      	add	r3, pc, #180	; (adr r3, 8002298 <Record_WorkFlow_handler+0x178>)
 80021e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021e8:	f7fe fa06 	bl	80005f8 <__aeabi_dmul>
 80021ec:	4602      	mov	r2, r0
 80021ee:	460b      	mov	r3, r1
 80021f0:	ec43 2b19 	vmov	d9, r2, r3
			(float)adcValue[4] * (3.3/4096),
 80021f4:	6a3b      	ldr	r3, [r7, #32]
 80021f6:	ee07 3a90 	vmov	s15, r3
 80021fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80021fe:	ee17 0a90 	vmov	r0, s15
 8002202:	f7fe f9a1 	bl	8000548 <__aeabi_f2d>
	printf("%1.2f\t%1.2f\t%1.2f\t%1.2f\t%1.2f\t%1.2f\t%1.2f\r\n",
 8002206:	a324      	add	r3, pc, #144	; (adr r3, 8002298 <Record_WorkFlow_handler+0x178>)
 8002208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800220c:	f7fe f9f4 	bl	80005f8 <__aeabi_dmul>
 8002210:	4602      	mov	r2, r0
 8002212:	460b      	mov	r3, r1
 8002214:	4690      	mov	r8, r2
 8002216:	4699      	mov	r9, r3
			(float)adcValue[5] * (3.3/4096),
 8002218:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800221a:	ee07 3a90 	vmov	s15, r3
 800221e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002222:	ee17 0a90 	vmov	r0, s15
 8002226:	f7fe f98f 	bl	8000548 <__aeabi_f2d>
	printf("%1.2f\t%1.2f\t%1.2f\t%1.2f\t%1.2f\t%1.2f\t%1.2f\r\n",
 800222a:	a31b      	add	r3, pc, #108	; (adr r3, 8002298 <Record_WorkFlow_handler+0x178>)
 800222c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002230:	f7fe f9e2 	bl	80005f8 <__aeabi_dmul>
 8002234:	4602      	mov	r2, r0
 8002236:	460b      	mov	r3, r1
 8002238:	4614      	mov	r4, r2
 800223a:	461d      	mov	r5, r3
			(float)adcValue[6] * (3.3/4096) );
 800223c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800223e:	ee07 3a90 	vmov	s15, r3
 8002242:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002246:	ee17 0a90 	vmov	r0, s15
 800224a:	f7fe f97d 	bl	8000548 <__aeabi_f2d>
	printf("%1.2f\t%1.2f\t%1.2f\t%1.2f\t%1.2f\t%1.2f\t%1.2f\r\n",
 800224e:	a312      	add	r3, pc, #72	; (adr r3, 8002298 <Record_WorkFlow_handler+0x178>)
 8002250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002254:	f7fe f9d0 	bl	80005f8 <__aeabi_dmul>
 8002258:	4602      	mov	r2, r0
 800225a:	460b      	mov	r3, r1
 800225c:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8002260:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8002264:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8002268:	ed8d 9b04 	vstr	d9, [sp, #16]
 800226c:	ed8d 8b02 	vstr	d8, [sp, #8]
 8002270:	e9cd ab00 	strd	sl, fp, [sp]
 8002274:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002278:	480d      	ldr	r0, [pc, #52]	; (80022b0 <Record_WorkFlow_handler+0x190>)
 800227a:	f016 fb37 	bl	80188ec <iprintf>
	/**/
	pWorkFlow->MainFlow = Main_WorkFlow_Move;
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	2200      	movs	r2, #0
 8002282:	701a      	strb	r2, [r3, #0]
}
 8002284:	bf00      	nop
 8002286:	3730      	adds	r7, #48	; 0x30
 8002288:	46bd      	mov	sp, r7
 800228a:	ecbd 8b04 	vpop	{d8-d9}
 800228e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002292:	bf00      	nop
 8002294:	f3af 8000 	nop.w
 8002298:	66666666 	.word	0x66666666
 800229c:	3f4a6666 	.word	0x3f4a6666
 80022a0:	2000043c 	.word	0x2000043c
 80022a4:	0801c63c 	.word	0x0801c63c
 80022a8:	0801c46c 	.word	0x0801c46c
 80022ac:	0801c65c 	.word	0x0801c65c
 80022b0:	0801c684 	.word	0x0801c684

080022b4 <tsk_WorkFlow_Handler>:
 *		X -> 	 Y
 *		Y ->  Z
 *
 */
bool tsk_WorkFlow_Handler(void)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	af00      	add	r7, sp, #0
			.MainFlow = Main_WorkFlow_Move,
			.SubFlow  = Sub_WorkFlow_X
	};


	assert(s_workFlowLevel.MainFlow>-1 && s_workFlowLevel.MainFlow < 3);
 80022b8:	4b16      	ldr	r3, [pc, #88]	; (8002314 <tsk_WorkFlow_Handler+0x60>)
 80022ba:	781b      	ldrb	r3, [r3, #0]
 80022bc:	2b02      	cmp	r3, #2
 80022be:	d906      	bls.n	80022ce <tsk_WorkFlow_Handler+0x1a>
 80022c0:	4b15      	ldr	r3, [pc, #84]	; (8002318 <tsk_WorkFlow_Handler+0x64>)
 80022c2:	4a16      	ldr	r2, [pc, #88]	; (800231c <tsk_WorkFlow_Handler+0x68>)
 80022c4:	f240 21a1 	movw	r1, #673	; 0x2a1
 80022c8:	4815      	ldr	r0, [pc, #84]	; (8002320 <tsk_WorkFlow_Handler+0x6c>)
 80022ca:	f015 f9cb 	bl	8017664 <__assert_func>
	if( NULL == sg_WorkFlow.workflow_handler.mainWorkFlow_api[s_workFlowLevel.MainFlow] )
 80022ce:	4b11      	ldr	r3, [pc, #68]	; (8002314 <tsk_WorkFlow_Handler+0x60>)
 80022d0:	781b      	ldrb	r3, [r3, #0]
 80022d2:	4a14      	ldr	r2, [pc, #80]	; (8002324 <tsk_WorkFlow_Handler+0x70>)
 80022d4:	009b      	lsls	r3, r3, #2
 80022d6:	4413      	add	r3, r2
 80022d8:	f8d3 3002 	ldr.w	r3, [r3, #2]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d101      	bne.n	80022e4 <tsk_WorkFlow_Handler+0x30>
	{
		initialize_WorkFlow_Api();
 80022e0:	f000 f908 	bl	80024f4 <initialize_WorkFlow_Api>
	}
	sg_WorkFlow.workflow_handler.mainWorkFlow_api[s_workFlowLevel.MainFlow](&s_workFlowLevel);
 80022e4:	4b0b      	ldr	r3, [pc, #44]	; (8002314 <tsk_WorkFlow_Handler+0x60>)
 80022e6:	781b      	ldrb	r3, [r3, #0]
 80022e8:	4a0e      	ldr	r2, [pc, #56]	; (8002324 <tsk_WorkFlow_Handler+0x70>)
 80022ea:	009b      	lsls	r3, r3, #2
 80022ec:	4413      	add	r3, r2
 80022ee:	f8d3 3002 	ldr.w	r3, [r3, #2]
 80022f2:	4808      	ldr	r0, [pc, #32]	; (8002314 <tsk_WorkFlow_Handler+0x60>)
 80022f4:	4798      	blx	r3
//	case Main_WorkFlow_Record:
//		Record_WorkFlow_handler(&s_workFlowLevel);
//		break;
//	}

	if(Sub_WorkFlow_Finish == s_workFlowLevel.SubFlow)
 80022f6:	4b07      	ldr	r3, [pc, #28]	; (8002314 <tsk_WorkFlow_Handler+0x60>)
 80022f8:	785b      	ldrb	r3, [r3, #1]
 80022fa:	2b03      	cmp	r3, #3
 80022fc:	d107      	bne.n	800230e <tsk_WorkFlow_Handler+0x5a>
	{
		s_workFlowLevel.SubFlow  = Sub_WorkFlow_X;
 80022fe:	4b05      	ldr	r3, [pc, #20]	; (8002314 <tsk_WorkFlow_Handler+0x60>)
 8002300:	2200      	movs	r2, #0
 8002302:	705a      	strb	r2, [r3, #1]
		s_workFlowLevel.MainFlow = Main_WorkFlow_Move;
 8002304:	4b03      	ldr	r3, [pc, #12]	; (8002314 <tsk_WorkFlow_Handler+0x60>)
 8002306:	2200      	movs	r2, #0
 8002308:	701a      	strb	r2, [r3, #0]
		return true;
 800230a:	2301      	movs	r3, #1
 800230c:	e000      	b.n	8002310 <tsk_WorkFlow_Handler+0x5c>
	}
	else
		return false;
 800230e:	2300      	movs	r3, #0
}
 8002310:	4618      	mov	r0, r3
 8002312:	bd80      	pop	{r7, pc}
 8002314:	20000444 	.word	0x20000444
 8002318:	0801c6b0 	.word	0x0801c6b0
 800231c:	0801d33c 	.word	0x0801d33c
 8002320:	0801c46c 	.word	0x0801c46c
 8002324:	20000410 	.word	0x20000410

08002328 <tsk_USBH_UserProcess>:

void tsk_USBH_UserProcess(USBH_HandleTypeDef *phost, uint8_t id)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b086      	sub	sp, #24
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
 8002330:	460b      	mov	r3, r1
 8002332:	70fb      	strb	r3, [r7, #3]
    uint32_t total, free;
    uint8_t res = 0;
 8002334:	2300      	movs	r3, #0
 8002336:	75fb      	strb	r3, [r7, #23]

    switch (id)
 8002338:	78fb      	ldrb	r3, [r7, #3]
 800233a:	3b01      	subs	r3, #1
 800233c:	2b04      	cmp	r3, #4
 800233e:	d855      	bhi.n	80023ec <tsk_USBH_UserProcess+0xc4>
 8002340:	a201      	add	r2, pc, #4	; (adr r2, 8002348 <tsk_USBH_UserProcess+0x20>)
 8002342:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002346:	bf00      	nop
 8002348:	080023ed 	.word	0x080023ed
 800234c:	0800236f 	.word	0x0800236f
 8002350:	080023ed 	.word	0x080023ed
 8002354:	080023ed 	.word	0x080023ed
 8002358:	0800235d 	.word	0x0800235d
    {
        case HOST_USER_SELECT_CONFIGURATION:
            break;

        case HOST_USER_DISCONNECTION:
            f_mount(0, "0:", 1);        /* U */
 800235c:	2201      	movs	r2, #1
 800235e:	4926      	ldr	r1, [pc, #152]	; (80023f8 <tsk_USBH_UserProcess+0xd0>)
 8002360:	2000      	movs	r0, #0
 8002362:	f00d fd0d 	bl	800fd80 <f_mount>
            printf("U Disk connecting...\r\n");
 8002366:	4825      	ldr	r0, [pc, #148]	; (80023fc <tsk_USBH_UserProcess+0xd4>)
 8002368:	f016 fb46 	bl	80189f8 <puts>
            break;
 800236c:	e03f      	b.n	80023ee <tsk_USBH_UserProcess+0xc6>

        case HOST_USER_CLASS_ACTIVE:
        	printf("U Disk connect successful!\r\n");
 800236e:	4824      	ldr	r0, [pc, #144]	; (8002400 <tsk_USBH_UserProcess+0xd8>)
 8002370:	f016 fb42 	bl	80189f8 <puts>
            res = f_mount(fs[0], "0:", 1);    /* U */
 8002374:	4b23      	ldr	r3, [pc, #140]	; (8002404 <tsk_USBH_UserProcess+0xdc>)
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	2201      	movs	r2, #1
 800237a:	491f      	ldr	r1, [pc, #124]	; (80023f8 <tsk_USBH_UserProcess+0xd0>)
 800237c:	4618      	mov	r0, r3
 800237e:	f00d fcff 	bl	800fd80 <f_mount>
 8002382:	4603      	mov	r3, r0
 8002384:	75fb      	strb	r3, [r7, #23]

            printf("mount fatfs return %d\r\n", res);
 8002386:	7dfb      	ldrb	r3, [r7, #23]
 8002388:	4619      	mov	r1, r3
 800238a:	481f      	ldr	r0, [pc, #124]	; (8002408 <tsk_USBH_UserProcess+0xe0>)
 800238c:	f016 faae 	bl	80188ec <iprintf>

            res = exfuns_get_free("0:", &total, &free);
 8002390:	f107 020c 	add.w	r2, r7, #12
 8002394:	f107 0310 	add.w	r3, r7, #16
 8002398:	4619      	mov	r1, r3
 800239a:	4817      	ldr	r0, [pc, #92]	; (80023f8 <tsk_USBH_UserProcess+0xd0>)
 800239c:	f00e fedc 	bl	8011158 <exfuns_get_free>
 80023a0:	4603      	mov	r3, r0
 80023a2:	75fb      	strb	r3, [r7, #23]

            if (res == 0)
 80023a4:	7dfb      	ldrb	r3, [r7, #23]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d11c      	bne.n	80023e4 <tsk_USBH_UserProcess+0xbc>
            {
            	printf("FATFS OK!\r\n");
 80023aa:	4818      	ldr	r0, [pc, #96]	; (800240c <tsk_USBH_UserProcess+0xe4>)
 80023ac:	f016 fb24 	bl	80189f8 <puts>
            	printf("U Disk Total Size:  %uMB\r\n", total >> 10);
 80023b0:	693b      	ldr	r3, [r7, #16]
 80023b2:	0a9b      	lsrs	r3, r3, #10
 80023b4:	4619      	mov	r1, r3
 80023b6:	4816      	ldr	r0, [pc, #88]	; (8002410 <tsk_USBH_UserProcess+0xe8>)
 80023b8:	f016 fa98 	bl	80188ec <iprintf>
            	printf("U Disk Free Size:   %uMB\r\n", free >> 10);
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	0a9b      	lsrs	r3, r3, #10
 80023c0:	4619      	mov	r1, r3
 80023c2:	4814      	ldr	r0, [pc, #80]	; (8002414 <tsk_USBH_UserProcess+0xec>)
 80023c4:	f016 fa92 	bl	80188ec <iprintf>

            	Create_Measure_file();
 80023c8:	f000 f8ba 	bl	8002540 <Create_Measure_file>
//            	uint8_t buf[50];
//            	time_string(buf, 50);
//            	mf_open(buf, FA_CREATE_ALWAYS);
//            	mf_scan_files("0:/MagnetMeasure");

            	vTaskDelay(500);
 80023cc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80023d0:	f00f fff0 	bl	80123b4 <vTaskDelay>
            	SG_LOG(SEVERITY_INFO, "Initialize U-disk Success");
 80023d4:	4b10      	ldr	r3, [pc, #64]	; (8002418 <tsk_USBH_UserProcess+0xf0>)
 80023d6:	f240 22e5 	movw	r2, #741	; 0x2e5
 80023da:	4910      	ldr	r1, [pc, #64]	; (800241c <tsk_USBH_UserProcess+0xf4>)
 80023dc:	2005      	movs	r0, #5
 80023de:	f000 fe4d 	bl	800307c <logMessage>
            }
            else
            {
            	printf("FATFS ERROR!\r\n");
            }
            break;
 80023e2:	e004      	b.n	80023ee <tsk_USBH_UserProcess+0xc6>
            	printf("FATFS ERROR!\r\n");
 80023e4:	480e      	ldr	r0, [pc, #56]	; (8002420 <tsk_USBH_UserProcess+0xf8>)
 80023e6:	f016 fb07 	bl	80189f8 <puts>
            break;
 80023ea:	e000      	b.n	80023ee <tsk_USBH_UserProcess+0xc6>

        case HOST_USER_CONNECTION:
            break;

        default:
            break;
 80023ec:	bf00      	nop
    }
}
 80023ee:	bf00      	nop
 80023f0:	3718      	adds	r7, #24
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	bf00      	nop
 80023f8:	0801c6ec 	.word	0x0801c6ec
 80023fc:	0801c6f0 	.word	0x0801c6f0
 8002400:	0801c708 	.word	0x0801c708
 8002404:	200009f8 	.word	0x200009f8
 8002408:	0801c724 	.word	0x0801c724
 800240c:	0801c73c 	.word	0x0801c73c
 8002410:	0801c748 	.word	0x0801c748
 8002414:	0801c764 	.word	0x0801c764
 8002418:	0801c780 	.word	0x0801c780
 800241c:	0801c46c 	.word	0x0801c46c
 8002420:	0801c79c 	.word	0x0801c79c

08002424 <sliede_way_test>:

#define SETPOINT_PULSE_PER_MM	ENCODER_SPR/MPR

int g_pulse_count = 0;
void sliede_way_test(uint32_t dis_mm, bool dir_t)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b082      	sub	sp, #8
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
 800242c:	460b      	mov	r3, r1
 800242e:	70fb      	strb	r3, [r7, #3]
	/*= pulse per milimeter*milimeter.*/

	g_step_angle = SETPOINT_PULSE_PER_MM*dis_mm;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	ee07 3a90 	vmov	s15, r3
 8002436:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800243a:	ed9f 7a27 	vldr	s14, [pc, #156]	; 80024d8 <sliede_way_test+0xb4>
 800243e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002442:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002446:	ee17 3a90 	vmov	r3, s15
 800244a:	b29a      	uxth	r2, r3
 800244c:	4b23      	ldr	r3, [pc, #140]	; (80024dc <sliede_way_test+0xb8>)
 800244e:	801a      	strh	r2, [r3, #0]
	printf("Ready to move X %dmm @ direction %d\r\n", dis_mm, dir_t);
 8002450:	78fb      	ldrb	r3, [r7, #3]
 8002452:	461a      	mov	r2, r3
 8002454:	6879      	ldr	r1, [r7, #4]
 8002456:	4822      	ldr	r0, [pc, #136]	; (80024e0 <sliede_way_test+0xbc>)
 8002458:	f016 fa48 	bl	80188ec <iprintf>
	printf("Related pulse count is %d\r\n", g_step_angle);
 800245c:	4b1f      	ldr	r3, [pc, #124]	; (80024dc <sliede_way_test+0xb8>)
 800245e:	881b      	ldrh	r3, [r3, #0]
 8002460:	b29b      	uxth	r3, r3
 8002462:	4619      	mov	r1, r3
 8002464:	481f      	ldr	r0, [pc, #124]	; (80024e4 <sliede_way_test+0xc0>)
 8002466:	f016 fa41 	bl	80188ec <iprintf>

	//ST1_DIR(dir_t);
	if(dir_t)
 800246a:	78fb      	ldrb	r3, [r7, #3]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d013      	beq.n	8002498 <sliede_way_test+0x74>
		*MOTOR_X_GO += SETPOINT_PULSE_PER_MM*dis_mm;
 8002470:	4b1d      	ldr	r3, [pc, #116]	; (80024e8 <sliede_way_test+0xc4>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	ed93 7a00 	vldr	s14, [r3]
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	ee07 3a90 	vmov	s15, r3
 800247e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002482:	eddf 6a15 	vldr	s13, [pc, #84]	; 80024d8 <sliede_way_test+0xb4>
 8002486:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800248a:	4b17      	ldr	r3, [pc, #92]	; (80024e8 <sliede_way_test+0xc4>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002492:	edc3 7a00 	vstr	s15, [r3]
 8002496:	e012      	b.n	80024be <sliede_way_test+0x9a>
	else
		*MOTOR_X_GO -= SETPOINT_PULSE_PER_MM*dis_mm;
 8002498:	4b13      	ldr	r3, [pc, #76]	; (80024e8 <sliede_way_test+0xc4>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	ed93 7a00 	vldr	s14, [r3]
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	ee07 3a90 	vmov	s15, r3
 80024a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80024aa:	eddf 6a0b 	vldr	s13, [pc, #44]	; 80024d8 <sliede_way_test+0xb4>
 80024ae:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80024b2:	4b0d      	ldr	r3, [pc, #52]	; (80024e8 <sliede_way_test+0xc4>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024ba:	edc3 7a00 	vstr	s15, [r3]

	g_encoder_t.g_run_flag = 1;
 80024be:	4b0b      	ldr	r3, [pc, #44]	; (80024ec <sliede_way_test+0xc8>)
 80024c0:	2201      	movs	r2, #1
 80024c2:	751a      	strb	r2, [r3, #20]
	printf("Direction is %d\r\n", dir_t);
 80024c4:	78fb      	ldrb	r3, [r7, #3]
 80024c6:	4619      	mov	r1, r3
 80024c8:	4809      	ldr	r0, [pc, #36]	; (80024f0 <sliede_way_test+0xcc>)
 80024ca:	f016 fa0f 	bl	80188ec <iprintf>
//
//		g_step_angle = PULSE_PER_MM*dis_mm;
//		vTaskDelay(3000);
//	}

}
 80024ce:	bf00      	nop
 80024d0:	3708      	adds	r7, #8
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bd80      	pop	{r7, pc}
 80024d6:	bf00      	nop
 80024d8:	42200000 	.word	0x42200000
 80024dc:	20000028 	.word	0x20000028
 80024e0:	0801c7ac 	.word	0x0801c7ac
 80024e4:	0801c7d4 	.word	0x0801c7d4
 80024e8:	20000004 	.word	0x20000004
 80024ec:	2000082c 	.word	0x2000082c
 80024f0:	0801c7f0 	.word	0x0801c7f0

080024f4 <initialize_WorkFlow_Api>:
//	.mainWorkFlow_api[Main_WorkFlow_Move] = Move_WorkFlow_handler,
//};


void initialize_WorkFlow_Api(void)
{
 80024f4:	b480      	push	{r7}
 80024f6:	af00      	add	r7, sp, #0
	sg_WorkFlow.workflow_level.MainFlow = Main_WorkFlow_Move;
 80024f8:	4b0d      	ldr	r3, [pc, #52]	; (8002530 <initialize_WorkFlow_Api+0x3c>)
 80024fa:	2200      	movs	r2, #0
 80024fc:	701a      	strb	r2, [r3, #0]
	sg_WorkFlow.workflow_level.SubFlow  = Sub_WorkFlow_X;
 80024fe:	4b0c      	ldr	r3, [pc, #48]	; (8002530 <initialize_WorkFlow_Api+0x3c>)
 8002500:	2200      	movs	r2, #0
 8002502:	705a      	strb	r2, [r3, #1]

	sg_WorkFlow.workflow_handler.mainWorkFlow_api[Main_WorkFlow_Move]   = &Move_WorkFlow_handler;
 8002504:	4b0a      	ldr	r3, [pc, #40]	; (8002530 <initialize_WorkFlow_Api+0x3c>)
 8002506:	4a0b      	ldr	r2, [pc, #44]	; (8002534 <initialize_WorkFlow_Api+0x40>)
 8002508:	f8c3 2002 	str.w	r2, [r3, #2]
	sg_WorkFlow.workflow_handler.mainWorkFlow_api[Main_WorkFlow_ADC]    = &ADC_WorkFlow_handler;
 800250c:	4b08      	ldr	r3, [pc, #32]	; (8002530 <initialize_WorkFlow_Api+0x3c>)
 800250e:	4a0a      	ldr	r2, [pc, #40]	; (8002538 <initialize_WorkFlow_Api+0x44>)
 8002510:	f8c3 2006 	str.w	r2, [r3, #6]
	sg_WorkFlow.workflow_handler.mainWorkFlow_api[Main_WorkFlow_Record] = &Record_WorkFlow_handler;
 8002514:	4b06      	ldr	r3, [pc, #24]	; (8002530 <initialize_WorkFlow_Api+0x3c>)
 8002516:	4a09      	ldr	r2, [pc, #36]	; (800253c <initialize_WorkFlow_Api+0x48>)
 8002518:	f8c3 200a 	str.w	r2, [r3, #10]
	sg_WorkFlow.workflow_handler.subWorkFlow_api_moveX = NULL;
 800251c:	4b04      	ldr	r3, [pc, #16]	; (8002530 <initialize_WorkFlow_Api+0x3c>)
 800251e:	2200      	movs	r2, #0
 8002520:	81da      	strh	r2, [r3, #14]
 8002522:	2200      	movs	r2, #0
 8002524:	821a      	strh	r2, [r3, #16]
	//sg_WorkFlow.workflow_handler.
}
 8002526:	bf00      	nop
 8002528:	46bd      	mov	sp, r7
 800252a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252e:	4770      	bx	lr
 8002530:	20000410 	.word	0x20000410
 8002534:	08001dd1 	.word	0x08001dd1
 8002538:	080020cd 	.word	0x080020cd
 800253c:	08002121 	.word	0x08002121

08002540 <Create_Measure_file>:
/**
 * Create_Measure_file
 * , 
 */
FRESULT Create_Measure_file(void)
{
 8002540:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002544:	b0c4      	sub	sp, #272	; 0x110
 8002546:	af04      	add	r7, sp, #16
	FRESULT f_result;
	/*,*/
	f_result = mf_mkdir(MEASURE_DIR);
 8002548:	483c      	ldr	r0, [pc, #240]	; (800263c <Create_Measure_file+0xfc>)
 800254a:	f00e fed1 	bl	80112f0 <mf_mkdir>
 800254e:	4603      	mov	r3, r0
 8002550:	f887 30ff 	strb.w	r3, [r7, #255]	; 0xff

	printf("Mkdir return %d\r\n", f_result);
 8002554:	f897 30ff 	ldrb.w	r3, [r7, #255]	; 0xff
 8002558:	4619      	mov	r1, r3
 800255a:	4839      	ldr	r0, [pc, #228]	; (8002640 <Create_Measure_file+0x100>)
 800255c:	f016 f9c6 	bl	80188ec <iprintf>
	/**/
	/* MEASURE_DIR/202210191450.SMTEST*/
	uint8_t file_name[50];
	time_string(file_name, 50);
 8002560:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002564:	2132      	movs	r1, #50	; 0x32
 8002566:	4618      	mov	r0, r3
 8002568:	f00e fece 	bl	8011308 <time_string>
	sprintf(file_name, "%s%s", file_name, ".SGTEST");
 800256c:	f107 02cc 	add.w	r2, r7, #204	; 0xcc
 8002570:	f107 00cc 	add.w	r0, r7, #204	; 0xcc
 8002574:	4b33      	ldr	r3, [pc, #204]	; (8002644 <Create_Measure_file+0x104>)
 8002576:	4934      	ldr	r1, [pc, #208]	; (8002648 <Create_Measure_file+0x108>)
 8002578:	f016 fa90 	bl	8018a9c <siprintf>
	f_result = mf_open(file_name, FA_CREATE_NEW | FA_WRITE | FA_READ);
 800257c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002580:	2107      	movs	r1, #7
 8002582:	4618      	mov	r0, r3
 8002584:	f00e fe56 	bl	8011234 <mf_open>
 8002588:	4603      	mov	r3, r0
 800258a:	f887 30ff 	strb.w	r3, [r7, #255]	; 0xff

	uint8_t buf_test_config[200];

	snprintf(buf_test_config ,"%s", "File description: This file is auto-generated by Scanning Magnet Test Stand and was just used in-house of Mevion Company\r\n\0");
 800258e:	492f      	ldr	r1, [pc, #188]	; (800264c <Create_Measure_file+0x10c>)
 8002590:	1d3b      	adds	r3, r7, #4
 8002592:	4a2f      	ldr	r2, [pc, #188]	; (8002650 <Create_Measure_file+0x110>)
 8002594:	4618      	mov	r0, r3
 8002596:	f016 fa4d 	bl	8018a34 <sniprintf>
	mf_write(buf_test_config, strlen(buf_test_config));
 800259a:	1d3b      	adds	r3, r7, #4
 800259c:	4618      	mov	r0, r3
 800259e:	f7fd fe17 	bl	80001d0 <strlen>
 80025a2:	4602      	mov	r2, r0
 80025a4:	1d3b      	adds	r3, r7, #4
 80025a6:	4611      	mov	r1, r2
 80025a8:	4618      	mov	r0, r3
 80025aa:	f00e fe65 	bl	8011278 <mf_write>

	snprintf(buf_test_config, 200,
 80025ae:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80025b2:	1d38      	adds	r0, r7, #4
 80025b4:	4a27      	ldr	r2, [pc, #156]	; (8002654 <Create_Measure_file+0x114>)
 80025b6:	21c8      	movs	r1, #200	; 0xc8
 80025b8:	f016 fa3c 	bl	8018a34 <sniprintf>
			"Test Time: %s\r\n\0", file_name);
	mf_write(buf_test_config, strlen(buf_test_config));
 80025bc:	1d3b      	adds	r3, r7, #4
 80025be:	4618      	mov	r0, r3
 80025c0:	f7fd fe06 	bl	80001d0 <strlen>
 80025c4:	4602      	mov	r2, r0
 80025c6:	1d3b      	adds	r3, r7, #4
 80025c8:	4611      	mov	r1, r2
 80025ca:	4618      	mov	r0, r3
 80025cc:	f00e fe54 	bl	8011278 <mf_write>

	sprintf(buf_test_config, "Test Config:\r\n \
			 \t X_Step: %2.2fmm \r\n \
			 \t Y_Step: %2.2fmm \r\n \
			 \t Z_Step: %2.2fmm\0",
			 g_measureCfg.measure_config.step_x,
 80025d0:	4b21      	ldr	r3, [pc, #132]	; (8002658 <Create_Measure_file+0x118>)
 80025d2:	f8d3 3001 	ldr.w	r3, [r3, #1]
	sprintf(buf_test_config, "Test Config:\r\n \
 80025d6:	4618      	mov	r0, r3
 80025d8:	f7fd ffb6 	bl	8000548 <__aeabi_f2d>
 80025dc:	4680      	mov	r8, r0
 80025de:	4689      	mov	r9, r1
			 g_measureCfg.measure_config.step_y,
 80025e0:	4b1d      	ldr	r3, [pc, #116]	; (8002658 <Create_Measure_file+0x118>)
 80025e2:	f8d3 3005 	ldr.w	r3, [r3, #5]
	sprintf(buf_test_config, "Test Config:\r\n \
 80025e6:	4618      	mov	r0, r3
 80025e8:	f7fd ffae 	bl	8000548 <__aeabi_f2d>
 80025ec:	4604      	mov	r4, r0
 80025ee:	460d      	mov	r5, r1
			 g_measureCfg.measure_config.step_z);
 80025f0:	4b19      	ldr	r3, [pc, #100]	; (8002658 <Create_Measure_file+0x118>)
 80025f2:	f8d3 3009 	ldr.w	r3, [r3, #9]
	sprintf(buf_test_config, "Test Config:\r\n \
 80025f6:	4618      	mov	r0, r3
 80025f8:	f7fd ffa6 	bl	8000548 <__aeabi_f2d>
 80025fc:	4602      	mov	r2, r0
 80025fe:	460b      	mov	r3, r1
 8002600:	1d38      	adds	r0, r7, #4
 8002602:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002606:	e9cd 4500 	strd	r4, r5, [sp]
 800260a:	4642      	mov	r2, r8
 800260c:	464b      	mov	r3, r9
 800260e:	4913      	ldr	r1, [pc, #76]	; (800265c <Create_Measure_file+0x11c>)
 8002610:	f016 fa44 	bl	8018a9c <siprintf>

	mf_write(buf_test_config, strlen(buf_test_config));
 8002614:	1d3b      	adds	r3, r7, #4
 8002616:	4618      	mov	r0, r3
 8002618:	f7fd fdda 	bl	80001d0 <strlen>
 800261c:	4602      	mov	r2, r0
 800261e:	1d3b      	adds	r3, r7, #4
 8002620:	4611      	mov	r1, r2
 8002622:	4618      	mov	r0, r3
 8002624:	f00e fe28 	bl	8011278 <mf_write>


	//free(buf_test_config);

	mf_close();
 8002628:	f00e fe1a 	bl	8011260 <mf_close>
	return f_result;
 800262c:	f897 30ff 	ldrb.w	r3, [r7, #255]	; 0xff
}
 8002630:	4618      	mov	r0, r3
 8002632:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002636:	46bd      	mov	sp, r7
 8002638:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800263c:	0801c804 	.word	0x0801c804
 8002640:	0801c818 	.word	0x0801c818
 8002644:	0801c82c 	.word	0x0801c82c
 8002648:	0801c834 	.word	0x0801c834
 800264c:	0801c83c 	.word	0x0801c83c
 8002650:	0801c840 	.word	0x0801c840
 8002654:	0801c8bc 	.word	0x0801c8bc
 8002658:	20000254 	.word	0x20000254
 800265c:	0801c8d0 	.word	0x0801c8d0

08002660 <adc_instance2_dma_init>:
 * @Version													
 * 1.0			tianyu.zhao@mevion.com		2022-11-16		
 * 1.1			tianyu.zhao@mevion.com		2022-11-07		https://mevion.atlassian.net/browse/YBL-948
 */
void adc_instance2_dma_init(uint32_t mar)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b090      	sub	sp, #64	; 0x40
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef gpio_init_struct;
	ADC_ChannelConfTypeDef adc_ch_conf = {0};
 8002668:	f107 031c 	add.w	r3, r7, #28
 800266c:	2200      	movs	r2, #0
 800266e:	601a      	str	r2, [r3, #0]
 8002670:	605a      	str	r2, [r3, #4]
 8002672:	609a      	str	r2, [r3, #8]
 8002674:	60da      	str	r2, [r3, #12]

	ADC3_CHY_CLK_ENABLE();
 8002676:	2300      	movs	r3, #0
 8002678:	61bb      	str	r3, [r7, #24]
 800267a:	4b77      	ldr	r3, [pc, #476]	; (8002858 <adc_instance2_dma_init+0x1f8>)
 800267c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800267e:	4a76      	ldr	r2, [pc, #472]	; (8002858 <adc_instance2_dma_init+0x1f8>)
 8002680:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002684:	6453      	str	r3, [r2, #68]	; 0x44
 8002686:	4b74      	ldr	r3, [pc, #464]	; (8002858 <adc_instance2_dma_init+0x1f8>)
 8002688:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800268a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800268e:	61bb      	str	r3, [r7, #24]
 8002690:	69bb      	ldr	r3, [r7, #24]
	ADC_ADC3_CH5_GPIO_CLK_ENABLE();
 8002692:	2300      	movs	r3, #0
 8002694:	617b      	str	r3, [r7, #20]
 8002696:	4b70      	ldr	r3, [pc, #448]	; (8002858 <adc_instance2_dma_init+0x1f8>)
 8002698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800269a:	4a6f      	ldr	r2, [pc, #444]	; (8002858 <adc_instance2_dma_init+0x1f8>)
 800269c:	f043 0320 	orr.w	r3, r3, #32
 80026a0:	6313      	str	r3, [r2, #48]	; 0x30
 80026a2:	4b6d      	ldr	r3, [pc, #436]	; (8002858 <adc_instance2_dma_init+0x1f8>)
 80026a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026a6:	f003 0320 	and.w	r3, r3, #32
 80026aa:	617b      	str	r3, [r7, #20]
 80026ac:	697b      	ldr	r3, [r7, #20]
	ADC_ADC3_CH6_GPIO_CLK_ENABLE();
 80026ae:	2300      	movs	r3, #0
 80026b0:	613b      	str	r3, [r7, #16]
 80026b2:	4b69      	ldr	r3, [pc, #420]	; (8002858 <adc_instance2_dma_init+0x1f8>)
 80026b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026b6:	4a68      	ldr	r2, [pc, #416]	; (8002858 <adc_instance2_dma_init+0x1f8>)
 80026b8:	f043 0320 	orr.w	r3, r3, #32
 80026bc:	6313      	str	r3, [r2, #48]	; 0x30
 80026be:	4b66      	ldr	r3, [pc, #408]	; (8002858 <adc_instance2_dma_init+0x1f8>)
 80026c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026c2:	f003 0320 	and.w	r3, r3, #32
 80026c6:	613b      	str	r3, [r7, #16]
 80026c8:	693b      	ldr	r3, [r7, #16]
	ADC_ADC3_CH7_GPIO_CLK_ENABLE();
 80026ca:	2300      	movs	r3, #0
 80026cc:	60fb      	str	r3, [r7, #12]
 80026ce:	4b62      	ldr	r3, [pc, #392]	; (8002858 <adc_instance2_dma_init+0x1f8>)
 80026d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026d2:	4a61      	ldr	r2, [pc, #388]	; (8002858 <adc_instance2_dma_init+0x1f8>)
 80026d4:	f043 0320 	orr.w	r3, r3, #32
 80026d8:	6313      	str	r3, [r2, #48]	; 0x30
 80026da:	4b5f      	ldr	r3, [pc, #380]	; (8002858 <adc_instance2_dma_init+0x1f8>)
 80026dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026de:	f003 0320 	and.w	r3, r3, #32
 80026e2:	60fb      	str	r3, [r7, #12]
 80026e4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_DMA2_CLK_ENABLE();                                        /* DMA2 */
 80026e6:	2300      	movs	r3, #0
 80026e8:	60bb      	str	r3, [r7, #8]
 80026ea:	4b5b      	ldr	r3, [pc, #364]	; (8002858 <adc_instance2_dma_init+0x1f8>)
 80026ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ee:	4a5a      	ldr	r2, [pc, #360]	; (8002858 <adc_instance2_dma_init+0x1f8>)
 80026f0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80026f4:	6313      	str	r3, [r2, #48]	; 0x30
 80026f6:	4b58      	ldr	r3, [pc, #352]	; (8002858 <adc_instance2_dma_init+0x1f8>)
 80026f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80026fe:	60bb      	str	r3, [r7, #8]
 8002700:	68bb      	ldr	r3, [r7, #8]

    gpio_init_struct.Pin = ADC_ADC3_CH5_GPIO_PIN;
 8002702:	2380      	movs	r3, #128	; 0x80
 8002704:	62fb      	str	r3, [r7, #44]	; 0x2c
    gpio_init_struct.Mode = GPIO_MODE_ANALOG;
 8002706:	2303      	movs	r3, #3
 8002708:	633b      	str	r3, [r7, #48]	; 0x30
	gpio_init_struct.Pull = GPIO_PULLUP;
 800270a:	2301      	movs	r3, #1
 800270c:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(ADC_ADC3_CH5_GPIO_PORT, &gpio_init_struct);
 800270e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002712:	4619      	mov	r1, r3
 8002714:	4851      	ldr	r0, [pc, #324]	; (800285c <adc_instance2_dma_init+0x1fc>)
 8002716:	f002 fe67 	bl	80053e8 <HAL_GPIO_Init>

	gpio_init_struct.Pin = ADC_ADC3_CH6_GPIO_PIN;
 800271a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800271e:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(ADC_ADC3_CH6_GPIO_PORT, &gpio_init_struct);
 8002720:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002724:	4619      	mov	r1, r3
 8002726:	484d      	ldr	r0, [pc, #308]	; (800285c <adc_instance2_dma_init+0x1fc>)
 8002728:	f002 fe5e 	bl	80053e8 <HAL_GPIO_Init>

	gpio_init_struct.Pin = ADC_ADC3_CH7_GPIO_PIN;
 800272c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002730:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(ADC_ADC3_CH7_GPIO_PORT, &gpio_init_struct);
 8002732:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002736:	4619      	mov	r1, r3
 8002738:	4848      	ldr	r0, [pc, #288]	; (800285c <adc_instance2_dma_init+0x1fc>)
 800273a:	f002 fe55 	bl	80053e8 <HAL_GPIO_Init>

	/* DMA */
	g_dma_adc3_handle.Instance = 				 	ADC3_DMASx;
 800273e:	4b48      	ldr	r3, [pc, #288]	; (8002860 <adc_instance2_dma_init+0x200>)
 8002740:	4a48      	ldr	r2, [pc, #288]	; (8002864 <adc_instance2_dma_init+0x204>)
 8002742:	601a      	str	r2, [r3, #0]
	g_dma_adc3_handle.Init.Channel = 				ADC_ADC3_DMASx_Chanel;                /* DMA */
 8002744:	4b46      	ldr	r3, [pc, #280]	; (8002860 <adc_instance2_dma_init+0x200>)
 8002746:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800274a:	605a      	str	r2, [r3, #4]
	g_dma_adc3_handle.Init.Direction = 				DMA_PERIPH_TO_MEMORY;                 /*  */
 800274c:	4b44      	ldr	r3, [pc, #272]	; (8002860 <adc_instance2_dma_init+0x200>)
 800274e:	2200      	movs	r2, #0
 8002750:	609a      	str	r2, [r3, #8]
	g_dma_adc3_handle.Init.PeriphInc = 				DMA_PINC_DISABLE;                     /*  */
 8002752:	4b43      	ldr	r3, [pc, #268]	; (8002860 <adc_instance2_dma_init+0x200>)
 8002754:	2200      	movs	r2, #0
 8002756:	60da      	str	r2, [r3, #12]
	g_dma_adc3_handle.Init.MemInc = 				DMA_MINC_ENABLE;                      /*  */
 8002758:	4b41      	ldr	r3, [pc, #260]	; (8002860 <adc_instance2_dma_init+0x200>)
 800275a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800275e:	611a      	str	r2, [r3, #16]
    g_dma_adc3_handle.Init.PeriphDataAlignment = 	DMA_PDATAALIGN_HALFWORD;    		  /* :16 */
 8002760:	4b3f      	ldr	r3, [pc, #252]	; (8002860 <adc_instance2_dma_init+0x200>)
 8002762:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002766:	615a      	str	r2, [r3, #20]
    g_dma_adc3_handle.Init.MemDataAlignment = 		DMA_MDATAALIGN_HALFWORD;       		  /* :16 */
 8002768:	4b3d      	ldr	r3, [pc, #244]	; (8002860 <adc_instance2_dma_init+0x200>)
 800276a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800276e:	619a      	str	r2, [r3, #24]
    g_dma_adc3_handle.Init.Mode = 					DMA_NORMAL;                           /*  */
 8002770:	4b3b      	ldr	r3, [pc, #236]	; (8002860 <adc_instance2_dma_init+0x200>)
 8002772:	2200      	movs	r2, #0
 8002774:	61da      	str	r2, [r3, #28]
    g_dma_adc3_handle.Init.Priority =		 		DMA_PRIORITY_MEDIUM;                  /*  */
 8002776:	4b3a      	ldr	r3, [pc, #232]	; (8002860 <adc_instance2_dma_init+0x200>)
 8002778:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800277c:	621a      	str	r2, [r3, #32]
    HAL_DMA_Init(&g_dma_adc3_handle);
 800277e:	4838      	ldr	r0, [pc, #224]	; (8002860 <adc_instance2_dma_init+0x200>)
 8002780:	f002 fbba 	bl	8004ef8 <HAL_DMA_Init>


    g_adc3_dma_handle.Instance = 					ADC_ADC3;
 8002784:	4b38      	ldr	r3, [pc, #224]	; (8002868 <adc_instance2_dma_init+0x208>)
 8002786:	4a39      	ldr	r2, [pc, #228]	; (800286c <adc_instance2_dma_init+0x20c>)
 8002788:	601a      	str	r2, [r3, #0]
    g_adc3_dma_handle.Init.ClockPrescaler = 		ADC_CLOCKPRESCALER_PCLK_DIV4;    	  /* 421Mhz */
 800278a:	4b37      	ldr	r3, [pc, #220]	; (8002868 <adc_instance2_dma_init+0x208>)
 800278c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002790:	605a      	str	r2, [r3, #4]
    g_adc3_dma_handle.Init.Resolution = 			ADC_RESOLUTION_12B;                   /* 12 */
 8002792:	4b35      	ldr	r3, [pc, #212]	; (8002868 <adc_instance2_dma_init+0x208>)
 8002794:	2200      	movs	r2, #0
 8002796:	609a      	str	r2, [r3, #8]
    g_adc3_dma_handle.Init.DataAlign = 				ADC_DATAALIGN_RIGHT;                  /*  */
 8002798:	4b33      	ldr	r3, [pc, #204]	; (8002868 <adc_instance2_dma_init+0x208>)
 800279a:	2200      	movs	r2, #0
 800279c:	60da      	str	r2, [r3, #12]
    g_adc3_dma_handle.Init.ScanConvMode = 			ENABLE;                            	  /*  */
 800279e:	4b32      	ldr	r3, [pc, #200]	; (8002868 <adc_instance2_dma_init+0x208>)
 80027a0:	2201      	movs	r2, #1
 80027a2:	611a      	str	r2, [r3, #16]
    g_adc3_dma_handle.Init.ContinuousConvMode =	 	ENABLE;                      		  /*  */
 80027a4:	4b30      	ldr	r3, [pc, #192]	; (8002868 <adc_instance2_dma_init+0x208>)
 80027a6:	2201      	movs	r2, #1
 80027a8:	761a      	strb	r2, [r3, #24]
    g_adc3_dma_handle.Init.NbrOfConversion = 		3;                    				  /* 3 */
 80027aa:	4b2f      	ldr	r3, [pc, #188]	; (8002868 <adc_instance2_dma_init+0x208>)
 80027ac:	2203      	movs	r2, #3
 80027ae:	61da      	str	r2, [r3, #28]
    g_adc3_dma_handle.Init.DiscontinuousConvMode = 	DISABLE;                  			  /*  */
 80027b0:	4b2d      	ldr	r3, [pc, #180]	; (8002868 <adc_instance2_dma_init+0x208>)
 80027b2:	2200      	movs	r2, #0
 80027b4:	f883 2020 	strb.w	r2, [r3, #32]
    g_adc3_dma_handle.Init.NbrOfDiscConversion = 	0;                          		  /* 0 */
 80027b8:	4b2b      	ldr	r3, [pc, #172]	; (8002868 <adc_instance2_dma_init+0x208>)
 80027ba:	2200      	movs	r2, #0
 80027bc:	625a      	str	r2, [r3, #36]	; 0x24
    g_adc3_dma_handle.Init.ExternalTrigConv = 		ADC_SOFTWARE_START;            		  /*  */
 80027be:	4b2a      	ldr	r3, [pc, #168]	; (8002868 <adc_instance2_dma_init+0x208>)
 80027c0:	4a2b      	ldr	r2, [pc, #172]	; (8002870 <adc_instance2_dma_init+0x210>)
 80027c2:	629a      	str	r2, [r3, #40]	; 0x28
    g_adc3_dma_handle.Init.DMAContinuousRequests = 	ENABLE;                   			  /* DMA */
 80027c4:	4b28      	ldr	r3, [pc, #160]	; (8002868 <adc_instance2_dma_init+0x208>)
 80027c6:	2201      	movs	r2, #1
 80027c8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    HAL_ADC_Init(&g_adc3_dma_handle);                                        			  /* ADC */
 80027cc:	4826      	ldr	r0, [pc, #152]	; (8002868 <adc_instance2_dma_init+0x208>)
 80027ce:	f001 fe49 	bl	8004464 <HAL_ADC_Init>

    __HAL_LINKDMA(&g_adc3_dma_handle, DMA_Handle, g_dma_adc3_handle);         			  /* ADCDMA */
 80027d2:	4b25      	ldr	r3, [pc, #148]	; (8002868 <adc_instance2_dma_init+0x208>)
 80027d4:	4a22      	ldr	r2, [pc, #136]	; (8002860 <adc_instance2_dma_init+0x200>)
 80027d6:	639a      	str	r2, [r3, #56]	; 0x38
 80027d8:	4b21      	ldr	r3, [pc, #132]	; (8002860 <adc_instance2_dma_init+0x200>)
 80027da:	4a23      	ldr	r2, [pc, #140]	; (8002868 <adc_instance2_dma_init+0x208>)
 80027dc:	639a      	str	r2, [r3, #56]	; 0x38

    /* *************ADC, ADC1ADC3**************** */
    adc_ch_conf.Channel = ADC_ADCX_CH5;                                     /*  */
 80027de:	2305      	movs	r3, #5
 80027e0:	61fb      	str	r3, [r7, #28]
    adc_ch_conf.Rank = 1;                                                   /*  */
 80027e2:	2301      	movs	r3, #1
 80027e4:	623b      	str	r3, [r7, #32]
    adc_ch_conf.SamplingTime = ADC_SAMPLETIME_480CYCLES;                    /*  */
 80027e6:	2307      	movs	r3, #7
 80027e8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_ADC_ConfigChannel(&g_adc3_dma_handle, &adc_ch_conf);                /*  */
 80027ea:	f107 031c 	add.w	r3, r7, #28
 80027ee:	4619      	mov	r1, r3
 80027f0:	481d      	ldr	r0, [pc, #116]	; (8002868 <adc_instance2_dma_init+0x208>)
 80027f2:	f001 ffb3 	bl	800475c <HAL_ADC_ConfigChannel>

    adc_ch_conf.Channel = ADC_ADCX_CH6;                                     /*  */
 80027f6:	2306      	movs	r3, #6
 80027f8:	61fb      	str	r3, [r7, #28]
    adc_ch_conf.Rank = 2;                                                   /*  */
 80027fa:	2302      	movs	r3, #2
 80027fc:	623b      	str	r3, [r7, #32]
    adc_ch_conf.SamplingTime = ADC_SAMPLETIME_480CYCLES;                    /*  */
 80027fe:	2307      	movs	r3, #7
 8002800:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_ADC_ConfigChannel(&g_adc3_dma_handle, &adc_ch_conf);                /*  */
 8002802:	f107 031c 	add.w	r3, r7, #28
 8002806:	4619      	mov	r1, r3
 8002808:	4817      	ldr	r0, [pc, #92]	; (8002868 <adc_instance2_dma_init+0x208>)
 800280a:	f001 ffa7 	bl	800475c <HAL_ADC_ConfigChannel>

    adc_ch_conf.Channel = ADC_ADCX_CH7;                                     /*  */
 800280e:	2307      	movs	r3, #7
 8002810:	61fb      	str	r3, [r7, #28]
    adc_ch_conf.Rank = 3;                                                   /*  */
 8002812:	2303      	movs	r3, #3
 8002814:	623b      	str	r3, [r7, #32]
    adc_ch_conf.SamplingTime = ADC_SAMPLETIME_480CYCLES;                    /*  */
 8002816:	2307      	movs	r3, #7
 8002818:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_ADC_ConfigChannel(&g_adc3_dma_handle, &adc_ch_conf);                /*  */
 800281a:	f107 031c 	add.w	r3, r7, #28
 800281e:	4619      	mov	r1, r3
 8002820:	4811      	ldr	r0, [pc, #68]	; (8002868 <adc_instance2_dma_init+0x208>)
 8002822:	f001 ff9b 	bl	800475c <HAL_ADC_ConfigChannel>

    /* *************ADC, ADC1ADC3**************** */


    /* DMA */
    HAL_NVIC_SetPriority(ADC_ADC3_DMASx_IRQn, 3, 4);
 8002826:	2204      	movs	r2, #4
 8002828:	2103      	movs	r1, #3
 800282a:	2038      	movs	r0, #56	; 0x38
 800282c:	f002 fb11 	bl	8004e52 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_ADC3_DMASx_IRQn);
 8002830:	2038      	movs	r0, #56	; 0x38
 8002832:	f002 fb2a 	bl	8004e8a <HAL_NVIC_EnableIRQ>

    HAL_DMA_Start_IT(&g_dma_adc3_handle, (uint32_t)&ADC3->DR, mar, 0);       /* DMA */
 8002836:	687a      	ldr	r2, [r7, #4]
 8002838:	2300      	movs	r3, #0
 800283a:	490e      	ldr	r1, [pc, #56]	; (8002874 <adc_instance2_dma_init+0x214>)
 800283c:	4808      	ldr	r0, [pc, #32]	; (8002860 <adc_instance2_dma_init+0x200>)
 800283e:	f002 fc09 	bl	8005054 <HAL_DMA_Start_IT>
    HAL_ADC_Start_DMA(&g_adc3_dma_handle,&mar,0);
 8002842:	1d3b      	adds	r3, r7, #4
 8002844:	2200      	movs	r2, #0
 8002846:	4619      	mov	r1, r3
 8002848:	4807      	ldr	r0, [pc, #28]	; (8002868 <adc_instance2_dma_init+0x208>)
 800284a:	f001 fe59 	bl	8004500 <HAL_ADC_Start_DMA>
}
 800284e:	bf00      	nop
 8002850:	3740      	adds	r7, #64	; 0x40
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}
 8002856:	bf00      	nop
 8002858:	40023800 	.word	0x40023800
 800285c:	40021400 	.word	0x40021400
 8002860:	200004f4 	.word	0x200004f4
 8002864:	40026410 	.word	0x40026410
 8002868:	20000554 	.word	0x20000554
 800286c:	40012200 	.word	0x40012200
 8002870:	0f000001 	.word	0x0f000001
 8002874:	4001224c 	.word	0x4001224c

08002878 <adc_instance1_dma_init>:
 * @Version													
 * 1.0			tianyu.zhao@mevion.com		2022-11-16		
 * 1.1			tianyu.zhao@mevion.com		2022-11-07		https://mevion.atlassian.net/browse/YBL-948
 */
void adc_instance1_dma_init(uint32_t mar)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b092      	sub	sp, #72	; 0x48
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef gpio_init_struct;
    ADC_ChannelConfTypeDef adc_ch_conf = {0};
 8002880:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002884:	2200      	movs	r2, #0
 8002886:	601a      	str	r2, [r3, #0]
 8002888:	605a      	str	r2, [r3, #4]
 800288a:	609a      	str	r2, [r3, #8]
 800288c:	60da      	str	r2, [r3, #12]

    ADC_ADCX_CHY_CLK_ENABLE();                                              /* ADCx */
 800288e:	2300      	movs	r3, #0
 8002890:	623b      	str	r3, [r7, #32]
 8002892:	4b86      	ldr	r3, [pc, #536]	; (8002aac <adc_instance1_dma_init+0x234>)
 8002894:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002896:	4a85      	ldr	r2, [pc, #532]	; (8002aac <adc_instance1_dma_init+0x234>)
 8002898:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800289c:	6453      	str	r3, [r2, #68]	; 0x44
 800289e:	4b83      	ldr	r3, [pc, #524]	; (8002aac <adc_instance1_dma_init+0x234>)
 80028a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028a6:	623b      	str	r3, [r7, #32]
 80028a8:	6a3b      	ldr	r3, [r7, #32]
    ADC_ADCX_CH1_GPIO_CLK_ENABLE();                                         /* GPIO */
 80028aa:	2300      	movs	r3, #0
 80028ac:	61fb      	str	r3, [r7, #28]
 80028ae:	4b7f      	ldr	r3, [pc, #508]	; (8002aac <adc_instance1_dma_init+0x234>)
 80028b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b2:	4a7e      	ldr	r2, [pc, #504]	; (8002aac <adc_instance1_dma_init+0x234>)
 80028b4:	f043 0301 	orr.w	r3, r3, #1
 80028b8:	6313      	str	r3, [r2, #48]	; 0x30
 80028ba:	4b7c      	ldr	r3, [pc, #496]	; (8002aac <adc_instance1_dma_init+0x234>)
 80028bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028be:	f003 0301 	and.w	r3, r3, #1
 80028c2:	61fb      	str	r3, [r7, #28]
 80028c4:	69fb      	ldr	r3, [r7, #28]
    ADC_ADCX_CH2_GPIO_CLK_ENABLE();                                         /* GPIO */
 80028c6:	2300      	movs	r3, #0
 80028c8:	61bb      	str	r3, [r7, #24]
 80028ca:	4b78      	ldr	r3, [pc, #480]	; (8002aac <adc_instance1_dma_init+0x234>)
 80028cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ce:	4a77      	ldr	r2, [pc, #476]	; (8002aac <adc_instance1_dma_init+0x234>)
 80028d0:	f043 0301 	orr.w	r3, r3, #1
 80028d4:	6313      	str	r3, [r2, #48]	; 0x30
 80028d6:	4b75      	ldr	r3, [pc, #468]	; (8002aac <adc_instance1_dma_init+0x234>)
 80028d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028da:	f003 0301 	and.w	r3, r3, #1
 80028de:	61bb      	str	r3, [r7, #24]
 80028e0:	69bb      	ldr	r3, [r7, #24]
    ADC_ADCX_CH3_GPIO_CLK_ENABLE();                                         /* GPIO */
 80028e2:	2300      	movs	r3, #0
 80028e4:	617b      	str	r3, [r7, #20]
 80028e6:	4b71      	ldr	r3, [pc, #452]	; (8002aac <adc_instance1_dma_init+0x234>)
 80028e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ea:	4a70      	ldr	r2, [pc, #448]	; (8002aac <adc_instance1_dma_init+0x234>)
 80028ec:	f043 0301 	orr.w	r3, r3, #1
 80028f0:	6313      	str	r3, [r2, #48]	; 0x30
 80028f2:	4b6e      	ldr	r3, [pc, #440]	; (8002aac <adc_instance1_dma_init+0x234>)
 80028f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028f6:	f003 0301 	and.w	r3, r3, #1
 80028fa:	617b      	str	r3, [r7, #20]
 80028fc:	697b      	ldr	r3, [r7, #20]
    ADC_ADCX_CH4_GPIO_CLK_ENABLE();                                         /* GPIO */
 80028fe:	2300      	movs	r3, #0
 8002900:	613b      	str	r3, [r7, #16]
 8002902:	4b6a      	ldr	r3, [pc, #424]	; (8002aac <adc_instance1_dma_init+0x234>)
 8002904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002906:	4a69      	ldr	r2, [pc, #420]	; (8002aac <adc_instance1_dma_init+0x234>)
 8002908:	f043 0302 	orr.w	r3, r3, #2
 800290c:	6313      	str	r3, [r2, #48]	; 0x30
 800290e:	4b67      	ldr	r3, [pc, #412]	; (8002aac <adc_instance1_dma_init+0x234>)
 8002910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002912:	f003 0302 	and.w	r3, r3, #2
 8002916:	613b      	str	r3, [r7, #16]
 8002918:	693b      	ldr	r3, [r7, #16]

    if ((uint32_t)ADC1_DMASx > (uint32_t)DMA2)                          /* DMA2, DMA2 */
    {
        __HAL_RCC_DMA2_CLK_ENABLE();                                        /* DMA2 */
 800291a:	2300      	movs	r3, #0
 800291c:	60fb      	str	r3, [r7, #12]
 800291e:	4b63      	ldr	r3, [pc, #396]	; (8002aac <adc_instance1_dma_init+0x234>)
 8002920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002922:	4a62      	ldr	r2, [pc, #392]	; (8002aac <adc_instance1_dma_init+0x234>)
 8002924:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002928:	6313      	str	r3, [r2, #48]	; 0x30
 800292a:	4b60      	ldr	r3, [pc, #384]	; (8002aac <adc_instance1_dma_init+0x234>)
 800292c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800292e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002932:	60fb      	str	r3, [r7, #12]
 8002934:	68fb      	ldr	r3, [r7, #12]
    {
        __HAL_RCC_DMA1_CLK_ENABLE();                                        /* DMA1 */
    }

    /* ADIO */
    gpio_init_struct.Pin = ADC_ADCX_CH1_GPIO_PIN;
 8002936:	2301      	movs	r3, #1
 8002938:	637b      	str	r3, [r7, #52]	; 0x34
    gpio_init_struct.Mode = GPIO_MODE_ANALOG;
 800293a:	2303      	movs	r3, #3
 800293c:	63bb      	str	r3, [r7, #56]	; 0x38
    gpio_init_struct.Pull = GPIO_PULLUP;
 800293e:	2301      	movs	r3, #1
 8002940:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(ADC_ADCX_CH1_GPIO_PORT, &gpio_init_struct);
 8002942:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002946:	4619      	mov	r1, r3
 8002948:	4859      	ldr	r0, [pc, #356]	; (8002ab0 <adc_instance1_dma_init+0x238>)
 800294a:	f002 fd4d 	bl	80053e8 <HAL_GPIO_Init>

    /* ADIO */
    gpio_init_struct.Pin = ADC_ADCX_CH2_GPIO_PIN;
 800294e:	2308      	movs	r3, #8
 8002950:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(ADC_ADCX_CH2_GPIO_PORT, &gpio_init_struct);
 8002952:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002956:	4619      	mov	r1, r3
 8002958:	4855      	ldr	r0, [pc, #340]	; (8002ab0 <adc_instance1_dma_init+0x238>)
 800295a:	f002 fd45 	bl	80053e8 <HAL_GPIO_Init>

    /* ADIO */
    gpio_init_struct.Pin = ADC_ADCX_CH3_GPIO_PIN;
 800295e:	2340      	movs	r3, #64	; 0x40
 8002960:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(ADC_ADCX_CH3_GPIO_PORT, &gpio_init_struct);
 8002962:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002966:	4619      	mov	r1, r3
 8002968:	4851      	ldr	r0, [pc, #324]	; (8002ab0 <adc_instance1_dma_init+0x238>)
 800296a:	f002 fd3d 	bl	80053e8 <HAL_GPIO_Init>

    /* ADIO */
    gpio_init_struct.Pin = ADC_ADCX_CH4_GPIO_PIN;
 800296e:	2301      	movs	r3, #1
 8002970:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(ADC_ADCX_CH4_GPIO_PORT, &gpio_init_struct);
 8002972:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002976:	4619      	mov	r1, r3
 8002978:	484e      	ldr	r0, [pc, #312]	; (8002ab4 <adc_instance1_dma_init+0x23c>)
 800297a:	f002 fd35 	bl	80053e8 <HAL_GPIO_Init>


    /* DMA */
    g_dma_adc_handle.Instance = ADC1_DMASx;                             /* DMA */
 800297e:	4b4e      	ldr	r3, [pc, #312]	; (8002ab8 <adc_instance1_dma_init+0x240>)
 8002980:	4a4e      	ldr	r2, [pc, #312]	; (8002abc <adc_instance1_dma_init+0x244>)
 8002982:	601a      	str	r2, [r3, #0]
    g_dma_adc_handle.Init.Channel = DMA_CHANNEL_0;                          /* DMA */
 8002984:	4b4c      	ldr	r3, [pc, #304]	; (8002ab8 <adc_instance1_dma_init+0x240>)
 8002986:	2200      	movs	r2, #0
 8002988:	605a      	str	r2, [r3, #4]
    g_dma_adc_handle.Init.Direction = DMA_PERIPH_TO_MEMORY;                 /*  */
 800298a:	4b4b      	ldr	r3, [pc, #300]	; (8002ab8 <adc_instance1_dma_init+0x240>)
 800298c:	2200      	movs	r2, #0
 800298e:	609a      	str	r2, [r3, #8]
    g_dma_adc_handle.Init.PeriphInc = DMA_PINC_DISABLE;                     /*  */
 8002990:	4b49      	ldr	r3, [pc, #292]	; (8002ab8 <adc_instance1_dma_init+0x240>)
 8002992:	2200      	movs	r2, #0
 8002994:	60da      	str	r2, [r3, #12]
    g_dma_adc_handle.Init.MemInc = DMA_MINC_ENABLE;                         /*  */
 8002996:	4b48      	ldr	r3, [pc, #288]	; (8002ab8 <adc_instance1_dma_init+0x240>)
 8002998:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800299c:	611a      	str	r2, [r3, #16]
    g_dma_adc_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;    /* :16 */
 800299e:	4b46      	ldr	r3, [pc, #280]	; (8002ab8 <adc_instance1_dma_init+0x240>)
 80029a0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80029a4:	615a      	str	r2, [r3, #20]
    g_dma_adc_handle.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;       /* :16 */
 80029a6:	4b44      	ldr	r3, [pc, #272]	; (8002ab8 <adc_instance1_dma_init+0x240>)
 80029a8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80029ac:	619a      	str	r2, [r3, #24]
    g_dma_adc_handle.Init.Mode = DMA_NORMAL;                                /*  */
 80029ae:	4b42      	ldr	r3, [pc, #264]	; (8002ab8 <adc_instance1_dma_init+0x240>)
 80029b0:	2200      	movs	r2, #0
 80029b2:	61da      	str	r2, [r3, #28]
    g_dma_adc_handle.Init.Priority = DMA_PRIORITY_MEDIUM;                   /*  */
 80029b4:	4b40      	ldr	r3, [pc, #256]	; (8002ab8 <adc_instance1_dma_init+0x240>)
 80029b6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80029ba:	621a      	str	r2, [r3, #32]
    HAL_DMA_Init(&g_dma_adc_handle);
 80029bc:	483e      	ldr	r0, [pc, #248]	; (8002ab8 <adc_instance1_dma_init+0x240>)
 80029be:	f002 fa9b 	bl	8004ef8 <HAL_DMA_Init>

    g_adc_dma_handle.Instance = ADC_ADC1;
 80029c2:	4b3f      	ldr	r3, [pc, #252]	; (8002ac0 <adc_instance1_dma_init+0x248>)
 80029c4:	4a3f      	ldr	r2, [pc, #252]	; (8002ac4 <adc_instance1_dma_init+0x24c>)
 80029c6:	601a      	str	r2, [r3, #0]
    g_adc_dma_handle.Init.ClockPrescaler = ADC_CLOCKPRESCALER_PCLK_DIV4;    /* 421Mhz */
 80029c8:	4b3d      	ldr	r3, [pc, #244]	; (8002ac0 <adc_instance1_dma_init+0x248>)
 80029ca:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80029ce:	605a      	str	r2, [r3, #4]
    g_adc_dma_handle.Init.Resolution = ADC_RESOLUTION_12B;                  /* 12 */
 80029d0:	4b3b      	ldr	r3, [pc, #236]	; (8002ac0 <adc_instance1_dma_init+0x248>)
 80029d2:	2200      	movs	r2, #0
 80029d4:	609a      	str	r2, [r3, #8]
    g_adc_dma_handle.Init.DataAlign = ADC_DATAALIGN_RIGHT;                  /*  */
 80029d6:	4b3a      	ldr	r3, [pc, #232]	; (8002ac0 <adc_instance1_dma_init+0x248>)
 80029d8:	2200      	movs	r2, #0
 80029da:	60da      	str	r2, [r3, #12]
    g_adc_dma_handle.Init.ScanConvMode = ENABLE;                            /*  */
 80029dc:	4b38      	ldr	r3, [pc, #224]	; (8002ac0 <adc_instance1_dma_init+0x248>)
 80029de:	2201      	movs	r2, #1
 80029e0:	611a      	str	r2, [r3, #16]
    g_adc_dma_handle.Init.ContinuousConvMode = ENABLE;                      /*  */
 80029e2:	4b37      	ldr	r3, [pc, #220]	; (8002ac0 <adc_instance1_dma_init+0x248>)
 80029e4:	2201      	movs	r2, #1
 80029e6:	761a      	strb	r2, [r3, #24]
    g_adc_dma_handle.Init.NbrOfConversion = ADC1_CH_NUM;                    /* 1 */
 80029e8:	4b35      	ldr	r3, [pc, #212]	; (8002ac0 <adc_instance1_dma_init+0x248>)
 80029ea:	2204      	movs	r2, #4
 80029ec:	61da      	str	r2, [r3, #28]
    g_adc_dma_handle.Init.DiscontinuousConvMode = DISABLE;                  /*  */
 80029ee:	4b34      	ldr	r3, [pc, #208]	; (8002ac0 <adc_instance1_dma_init+0x248>)
 80029f0:	2200      	movs	r2, #0
 80029f2:	f883 2020 	strb.w	r2, [r3, #32]
    g_adc_dma_handle.Init.NbrOfDiscConversion = 0;                          /* 0 */
 80029f6:	4b32      	ldr	r3, [pc, #200]	; (8002ac0 <adc_instance1_dma_init+0x248>)
 80029f8:	2200      	movs	r2, #0
 80029fa:	625a      	str	r2, [r3, #36]	; 0x24
    g_adc_dma_handle.Init.ExternalTrigConv = ADC_SOFTWARE_START;            /*  */
 80029fc:	4b30      	ldr	r3, [pc, #192]	; (8002ac0 <adc_instance1_dma_init+0x248>)
 80029fe:	4a32      	ldr	r2, [pc, #200]	; (8002ac8 <adc_instance1_dma_init+0x250>)
 8002a00:	629a      	str	r2, [r3, #40]	; 0x28
    g_adc_dma_handle.Init.DMAContinuousRequests = ENABLE;                   /* DMA */
 8002a02:	4b2f      	ldr	r3, [pc, #188]	; (8002ac0 <adc_instance1_dma_init+0x248>)
 8002a04:	2201      	movs	r2, #1
 8002a06:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    HAL_ADC_Init(&g_adc_dma_handle);                                        /* ADC */
 8002a0a:	482d      	ldr	r0, [pc, #180]	; (8002ac0 <adc_instance1_dma_init+0x248>)
 8002a0c:	f001 fd2a 	bl	8004464 <HAL_ADC_Init>

    __HAL_LINKDMA(&g_adc_dma_handle, DMA_Handle, g_dma_adc_handle);         /* ADCDMA */
 8002a10:	4b2b      	ldr	r3, [pc, #172]	; (8002ac0 <adc_instance1_dma_init+0x248>)
 8002a12:	4a29      	ldr	r2, [pc, #164]	; (8002ab8 <adc_instance1_dma_init+0x240>)
 8002a14:	639a      	str	r2, [r3, #56]	; 0x38
 8002a16:	4b28      	ldr	r3, [pc, #160]	; (8002ab8 <adc_instance1_dma_init+0x240>)
 8002a18:	4a29      	ldr	r2, [pc, #164]	; (8002ac0 <adc_instance1_dma_init+0x248>)
 8002a1a:	639a      	str	r2, [r3, #56]	; 0x38

    /* *************ADC, ADC1ADC3**************** */
    adc_ch_conf.Channel = ADC_ADCX_CH1;                                     /*  */
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	627b      	str	r3, [r7, #36]	; 0x24
    adc_ch_conf.Rank = 1;                                                   /*  */
 8002a20:	2301      	movs	r3, #1
 8002a22:	62bb      	str	r3, [r7, #40]	; 0x28
    adc_ch_conf.SamplingTime = ADC_SAMPLETIME_480CYCLES;                    /*  */
 8002a24:	2307      	movs	r3, #7
 8002a26:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_ADC_ConfigChannel(&g_adc_dma_handle, &adc_ch_conf);                 /*  */
 8002a28:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a2c:	4619      	mov	r1, r3
 8002a2e:	4824      	ldr	r0, [pc, #144]	; (8002ac0 <adc_instance1_dma_init+0x248>)
 8002a30:	f001 fe94 	bl	800475c <HAL_ADC_ConfigChannel>

    adc_ch_conf.Channel = ADC_ADCX_CH2;                                     /*  */
 8002a34:	2303      	movs	r3, #3
 8002a36:	627b      	str	r3, [r7, #36]	; 0x24
    adc_ch_conf.Rank = 2;                                                   /*  */
 8002a38:	2302      	movs	r3, #2
 8002a3a:	62bb      	str	r3, [r7, #40]	; 0x28
    adc_ch_conf.SamplingTime = ADC_SAMPLETIME_480CYCLES;                    /*  */
 8002a3c:	2307      	movs	r3, #7
 8002a3e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_ADC_ConfigChannel(&g_adc_dma_handle, &adc_ch_conf);                 /*  */
 8002a40:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a44:	4619      	mov	r1, r3
 8002a46:	481e      	ldr	r0, [pc, #120]	; (8002ac0 <adc_instance1_dma_init+0x248>)
 8002a48:	f001 fe88 	bl	800475c <HAL_ADC_ConfigChannel>

    adc_ch_conf.Channel = ADC_ADCX_CH3;                                     /*  */
 8002a4c:	2306      	movs	r3, #6
 8002a4e:	627b      	str	r3, [r7, #36]	; 0x24
    adc_ch_conf.Rank = 3;                                                   /*  */
 8002a50:	2303      	movs	r3, #3
 8002a52:	62bb      	str	r3, [r7, #40]	; 0x28
    adc_ch_conf.SamplingTime = ADC_SAMPLETIME_480CYCLES;                    /*  */
 8002a54:	2307      	movs	r3, #7
 8002a56:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_ADC_ConfigChannel(&g_adc_dma_handle, &adc_ch_conf);                 /*  */
 8002a58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a5c:	4619      	mov	r1, r3
 8002a5e:	4818      	ldr	r0, [pc, #96]	; (8002ac0 <adc_instance1_dma_init+0x248>)
 8002a60:	f001 fe7c 	bl	800475c <HAL_ADC_ConfigChannel>


    adc_ch_conf.Channel = ADC_ADCX_CH4;                                     /*  */
 8002a64:	2308      	movs	r3, #8
 8002a66:	627b      	str	r3, [r7, #36]	; 0x24
    adc_ch_conf.Rank = 4;                                                   /*  */
 8002a68:	2304      	movs	r3, #4
 8002a6a:	62bb      	str	r3, [r7, #40]	; 0x28
    adc_ch_conf.SamplingTime = ADC_SAMPLETIME_480CYCLES;                    /*  */
 8002a6c:	2307      	movs	r3, #7
 8002a6e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_ADC_ConfigChannel(&g_adc_dma_handle, &adc_ch_conf);                 /*  */
 8002a70:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a74:	4619      	mov	r1, r3
 8002a76:	4812      	ldr	r0, [pc, #72]	; (8002ac0 <adc_instance1_dma_init+0x248>)
 8002a78:	f001 fe70 	bl	800475c <HAL_ADC_ConfigChannel>
    /* *************ADC, ADC1ADC3**************** */

    /* DMA */
    HAL_NVIC_SetPriority(ADC_ADC1_DMASx_IRQn, 3, 3);
 8002a7c:	2203      	movs	r2, #3
 8002a7e:	2103      	movs	r1, #3
 8002a80:	203c      	movs	r0, #60	; 0x3c
 8002a82:	f002 f9e6 	bl	8004e52 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_ADC1_DMASx_IRQn);
 8002a86:	203c      	movs	r0, #60	; 0x3c
 8002a88:	f002 f9ff 	bl	8004e8a <HAL_NVIC_EnableIRQ>

    HAL_DMA_Start_IT(&g_dma_adc_handle, (uint32_t)&ADC1->DR, mar, 0);       /* DMA */
 8002a8c:	687a      	ldr	r2, [r7, #4]
 8002a8e:	2300      	movs	r3, #0
 8002a90:	490e      	ldr	r1, [pc, #56]	; (8002acc <adc_instance1_dma_init+0x254>)
 8002a92:	4809      	ldr	r0, [pc, #36]	; (8002ab8 <adc_instance1_dma_init+0x240>)
 8002a94:	f002 fade 	bl	8005054 <HAL_DMA_Start_IT>
    HAL_ADC_Start_DMA(&g_adc_dma_handle,&mar,0);                            /* ADCDMA */
 8002a98:	1d3b      	adds	r3, r7, #4
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	4619      	mov	r1, r3
 8002a9e:	4808      	ldr	r0, [pc, #32]	; (8002ac0 <adc_instance1_dma_init+0x248>)
 8002aa0:	f001 fd2e 	bl	8004500 <HAL_ADC_Start_DMA>
}
 8002aa4:	bf00      	nop
 8002aa6:	3748      	adds	r7, #72	; 0x48
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bd80      	pop	{r7, pc}
 8002aac:	40023800 	.word	0x40023800
 8002ab0:	40020000 	.word	0x40020000
 8002ab4:	40020400 	.word	0x40020400
 8002ab8:	20000448 	.word	0x20000448
 8002abc:	40026470 	.word	0x40026470
 8002ac0:	200004a8 	.word	0x200004a8
 8002ac4:	40012000 	.word	0x40012000
 8002ac8:	0f000001 	.word	0x0f000001
 8002acc:	4001204c 	.word	0x4001204c

08002ad0 <adc_dma_enable>:
 * @brief       ADC DMA
 * @param       cndtr: DMA
 * @retval      
 */
void adc_dma_enable(uint16_t cndtr)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b083      	sub	sp, #12
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	80fb      	strh	r3, [r7, #6]
    __HAL_ADC_DISABLE(&g_adc_dma_handle);           /* ADC */
 8002ada:	4b18      	ldr	r3, [pc, #96]	; (8002b3c <adc_dma_enable+0x6c>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	689a      	ldr	r2, [r3, #8]
 8002ae0:	4b16      	ldr	r3, [pc, #88]	; (8002b3c <adc_dma_enable+0x6c>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f022 0201 	bic.w	r2, r2, #1
 8002ae8:	609a      	str	r2, [r3, #8]

    __HAL_DMA_DISABLE(&g_dma_adc_handle);           /* DMA */
 8002aea:	4b15      	ldr	r3, [pc, #84]	; (8002b40 <adc_dma_enable+0x70>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	681a      	ldr	r2, [r3, #0]
 8002af0:	4b13      	ldr	r3, [pc, #76]	; (8002b40 <adc_dma_enable+0x70>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f022 0201 	bic.w	r2, r2, #1
 8002af8:	601a      	str	r2, [r3, #0]
    g_dma_adc_handle.Instance->NDTR = cndtr;        /* DMA */
 8002afa:	4b11      	ldr	r3, [pc, #68]	; (8002b40 <adc_dma_enable+0x70>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	88fa      	ldrh	r2, [r7, #6]
 8002b00:	605a      	str	r2, [r3, #4]
    __HAL_DMA_ENABLE(&g_dma_adc_handle);            /* DMA */
 8002b02:	4b0f      	ldr	r3, [pc, #60]	; (8002b40 <adc_dma_enable+0x70>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	681a      	ldr	r2, [r3, #0]
 8002b08:	4b0d      	ldr	r3, [pc, #52]	; (8002b40 <adc_dma_enable+0x70>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f042 0201 	orr.w	r2, r2, #1
 8002b10:	601a      	str	r2, [r3, #0]

    __HAL_ADC_ENABLE(&g_adc_dma_handle);            /* ADC */
 8002b12:	4b0a      	ldr	r3, [pc, #40]	; (8002b3c <adc_dma_enable+0x6c>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	689a      	ldr	r2, [r3, #8]
 8002b18:	4b08      	ldr	r3, [pc, #32]	; (8002b3c <adc_dma_enable+0x6c>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f042 0201 	orr.w	r2, r2, #1
 8002b20:	609a      	str	r2, [r3, #8]
    ADC_ADC1->CR2 |= 1 << 30;                       /*  */
 8002b22:	4b08      	ldr	r3, [pc, #32]	; (8002b44 <adc_dma_enable+0x74>)
 8002b24:	689b      	ldr	r3, [r3, #8]
 8002b26:	4a07      	ldr	r2, [pc, #28]	; (8002b44 <adc_dma_enable+0x74>)
 8002b28:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002b2c:	6093      	str	r3, [r2, #8]
}
 8002b2e:	bf00      	nop
 8002b30:	370c      	adds	r7, #12
 8002b32:	46bd      	mov	sp, r7
 8002b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b38:	4770      	bx	lr
 8002b3a:	bf00      	nop
 8002b3c:	200004a8 	.word	0x200004a8
 8002b40:	20000448 	.word	0x20000448
 8002b44:	40012000 	.word	0x40012000

08002b48 <adc3_dma_enable>:
 * @brief       ADC DMA
 * @param       cndtr: DMA
 * @retval      
 */
void adc3_dma_enable(uint16_t cndtr)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	b083      	sub	sp, #12
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	4603      	mov	r3, r0
 8002b50:	80fb      	strh	r3, [r7, #6]
    __HAL_ADC_DISABLE(&g_adc3_dma_handle);           /* ADC */
 8002b52:	4b18      	ldr	r3, [pc, #96]	; (8002bb4 <adc3_dma_enable+0x6c>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	689a      	ldr	r2, [r3, #8]
 8002b58:	4b16      	ldr	r3, [pc, #88]	; (8002bb4 <adc3_dma_enable+0x6c>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f022 0201 	bic.w	r2, r2, #1
 8002b60:	609a      	str	r2, [r3, #8]

    __HAL_DMA_DISABLE(&g_dma_adc3_handle);           /* DMA */
 8002b62:	4b15      	ldr	r3, [pc, #84]	; (8002bb8 <adc3_dma_enable+0x70>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	681a      	ldr	r2, [r3, #0]
 8002b68:	4b13      	ldr	r3, [pc, #76]	; (8002bb8 <adc3_dma_enable+0x70>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f022 0201 	bic.w	r2, r2, #1
 8002b70:	601a      	str	r2, [r3, #0]
    g_dma_adc3_handle.Instance->NDTR = cndtr;        /* DMA */
 8002b72:	4b11      	ldr	r3, [pc, #68]	; (8002bb8 <adc3_dma_enable+0x70>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	88fa      	ldrh	r2, [r7, #6]
 8002b78:	605a      	str	r2, [r3, #4]
    __HAL_DMA_ENABLE(&g_dma_adc3_handle);            /* DMA */
 8002b7a:	4b0f      	ldr	r3, [pc, #60]	; (8002bb8 <adc3_dma_enable+0x70>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	681a      	ldr	r2, [r3, #0]
 8002b80:	4b0d      	ldr	r3, [pc, #52]	; (8002bb8 <adc3_dma_enable+0x70>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f042 0201 	orr.w	r2, r2, #1
 8002b88:	601a      	str	r2, [r3, #0]

    __HAL_ADC_ENABLE(&g_adc3_dma_handle);            /* ADC */
 8002b8a:	4b0a      	ldr	r3, [pc, #40]	; (8002bb4 <adc3_dma_enable+0x6c>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	689a      	ldr	r2, [r3, #8]
 8002b90:	4b08      	ldr	r3, [pc, #32]	; (8002bb4 <adc3_dma_enable+0x6c>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f042 0201 	orr.w	r2, r2, #1
 8002b98:	609a      	str	r2, [r3, #8]
    ADC_ADC3->CR2 |= 1 << 30;                       /*  */
 8002b9a:	4b08      	ldr	r3, [pc, #32]	; (8002bbc <adc3_dma_enable+0x74>)
 8002b9c:	689b      	ldr	r3, [r3, #8]
 8002b9e:	4a07      	ldr	r2, [pc, #28]	; (8002bbc <adc3_dma_enable+0x74>)
 8002ba0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002ba4:	6093      	str	r3, [r2, #8]
}
 8002ba6:	bf00      	nop
 8002ba8:	370c      	adds	r7, #12
 8002baa:	46bd      	mov	sp, r7
 8002bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb0:	4770      	bx	lr
 8002bb2:	bf00      	nop
 8002bb4:	20000554 	.word	0x20000554
 8002bb8:	200004f4 	.word	0x200004f4
 8002bbc:	40012200 	.word	0x40012200

08002bc0 <DMA2_Stream4_IRQHandler>:
 * @brief       ADC DMA
 * @param       
 * @retval      
 */
void ADC_ADC1_DMASx_IRQHandler(void)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	af00      	add	r7, sp, #0
    if (ADC_ADCX_DMASx_IS_TC())
 8002bc4:	4b31      	ldr	r3, [pc, #196]	; (8002c8c <DMA2_Stream4_IRQHandler+0xcc>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	461a      	mov	r2, r3
 8002bca:	4b31      	ldr	r3, [pc, #196]	; (8002c90 <DMA2_Stream4_IRQHandler+0xd0>)
 8002bcc:	429a      	cmp	r2, r3
 8002bce:	d909      	bls.n	8002be4 <DMA2_Stream4_IRQHandler+0x24>
 8002bd0:	4b30      	ldr	r3, [pc, #192]	; (8002c94 <DMA2_Stream4_IRQHandler+0xd4>)
 8002bd2:	685b      	ldr	r3, [r3, #4]
 8002bd4:	f003 0320 	and.w	r3, r3, #32
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	bf14      	ite	ne
 8002bdc:	2301      	movne	r3, #1
 8002bde:	2300      	moveq	r3, #0
 8002be0:	b2db      	uxtb	r3, r3
 8002be2:	e028      	b.n	8002c36 <DMA2_Stream4_IRQHandler+0x76>
 8002be4:	4b29      	ldr	r3, [pc, #164]	; (8002c8c <DMA2_Stream4_IRQHandler+0xcc>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	461a      	mov	r2, r3
 8002bea:	4b2b      	ldr	r3, [pc, #172]	; (8002c98 <DMA2_Stream4_IRQHandler+0xd8>)
 8002bec:	429a      	cmp	r2, r3
 8002bee:	d909      	bls.n	8002c04 <DMA2_Stream4_IRQHandler+0x44>
 8002bf0:	4b28      	ldr	r3, [pc, #160]	; (8002c94 <DMA2_Stream4_IRQHandler+0xd4>)
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f003 0320 	and.w	r3, r3, #32
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	bf14      	ite	ne
 8002bfc:	2301      	movne	r3, #1
 8002bfe:	2300      	moveq	r3, #0
 8002c00:	b2db      	uxtb	r3, r3
 8002c02:	e018      	b.n	8002c36 <DMA2_Stream4_IRQHandler+0x76>
 8002c04:	4b21      	ldr	r3, [pc, #132]	; (8002c8c <DMA2_Stream4_IRQHandler+0xcc>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	461a      	mov	r2, r3
 8002c0a:	4b24      	ldr	r3, [pc, #144]	; (8002c9c <DMA2_Stream4_IRQHandler+0xdc>)
 8002c0c:	429a      	cmp	r2, r3
 8002c0e:	d909      	bls.n	8002c24 <DMA2_Stream4_IRQHandler+0x64>
 8002c10:	4b23      	ldr	r3, [pc, #140]	; (8002ca0 <DMA2_Stream4_IRQHandler+0xe0>)
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	f003 0320 	and.w	r3, r3, #32
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	bf14      	ite	ne
 8002c1c:	2301      	movne	r3, #1
 8002c1e:	2300      	moveq	r3, #0
 8002c20:	b2db      	uxtb	r3, r3
 8002c22:	e008      	b.n	8002c36 <DMA2_Stream4_IRQHandler+0x76>
 8002c24:	4b1e      	ldr	r3, [pc, #120]	; (8002ca0 <DMA2_Stream4_IRQHandler+0xe0>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f003 0320 	and.w	r3, r3, #32
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	bf14      	ite	ne
 8002c30:	2301      	movne	r3, #1
 8002c32:	2300      	moveq	r3, #0
 8002c34:	b2db      	uxtb	r3, r3
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d023      	beq.n	8002c82 <DMA2_Stream4_IRQHandler+0xc2>
    {
        g_adc_dma_sta = 1;                          /* DMA */
 8002c3a:	4b1a      	ldr	r3, [pc, #104]	; (8002ca4 <DMA2_Stream4_IRQHandler+0xe4>)
 8002c3c:	2201      	movs	r2, #1
 8002c3e:	701a      	strb	r2, [r3, #0]
        ADC_ADCX_DMASx_CLR_TC();                    /* DMA2 4  */
 8002c40:	4b12      	ldr	r3, [pc, #72]	; (8002c8c <DMA2_Stream4_IRQHandler+0xcc>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	461a      	mov	r2, r3
 8002c46:	4b12      	ldr	r3, [pc, #72]	; (8002c90 <DMA2_Stream4_IRQHandler+0xd0>)
 8002c48:	429a      	cmp	r2, r3
 8002c4a:	d903      	bls.n	8002c54 <DMA2_Stream4_IRQHandler+0x94>
 8002c4c:	4b11      	ldr	r3, [pc, #68]	; (8002c94 <DMA2_Stream4_IRQHandler+0xd4>)
 8002c4e:	2220      	movs	r2, #32
 8002c50:	60da      	str	r2, [r3, #12]
    }
}
 8002c52:	e016      	b.n	8002c82 <DMA2_Stream4_IRQHandler+0xc2>
        ADC_ADCX_DMASx_CLR_TC();                    /* DMA2 4  */
 8002c54:	4b0d      	ldr	r3, [pc, #52]	; (8002c8c <DMA2_Stream4_IRQHandler+0xcc>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	461a      	mov	r2, r3
 8002c5a:	4b0f      	ldr	r3, [pc, #60]	; (8002c98 <DMA2_Stream4_IRQHandler+0xd8>)
 8002c5c:	429a      	cmp	r2, r3
 8002c5e:	d903      	bls.n	8002c68 <DMA2_Stream4_IRQHandler+0xa8>
 8002c60:	4a0c      	ldr	r2, [pc, #48]	; (8002c94 <DMA2_Stream4_IRQHandler+0xd4>)
 8002c62:	2320      	movs	r3, #32
 8002c64:	6093      	str	r3, [r2, #8]
}
 8002c66:	e00c      	b.n	8002c82 <DMA2_Stream4_IRQHandler+0xc2>
        ADC_ADCX_DMASx_CLR_TC();                    /* DMA2 4  */
 8002c68:	4b08      	ldr	r3, [pc, #32]	; (8002c8c <DMA2_Stream4_IRQHandler+0xcc>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	461a      	mov	r2, r3
 8002c6e:	4b0b      	ldr	r3, [pc, #44]	; (8002c9c <DMA2_Stream4_IRQHandler+0xdc>)
 8002c70:	429a      	cmp	r2, r3
 8002c72:	d903      	bls.n	8002c7c <DMA2_Stream4_IRQHandler+0xbc>
 8002c74:	4a0a      	ldr	r2, [pc, #40]	; (8002ca0 <DMA2_Stream4_IRQHandler+0xe0>)
 8002c76:	2320      	movs	r3, #32
 8002c78:	60d3      	str	r3, [r2, #12]
}
 8002c7a:	e002      	b.n	8002c82 <DMA2_Stream4_IRQHandler+0xc2>
        ADC_ADCX_DMASx_CLR_TC();                    /* DMA2 4  */
 8002c7c:	4a08      	ldr	r2, [pc, #32]	; (8002ca0 <DMA2_Stream4_IRQHandler+0xe0>)
 8002c7e:	2320      	movs	r3, #32
 8002c80:	6093      	str	r3, [r2, #8]
}
 8002c82:	bf00      	nop
 8002c84:	46bd      	mov	sp, r7
 8002c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8a:	4770      	bx	lr
 8002c8c:	20000448 	.word	0x20000448
 8002c90:	40026458 	.word	0x40026458
 8002c94:	40026400 	.word	0x40026400
 8002c98:	400260b8 	.word	0x400260b8
 8002c9c:	40026058 	.word	0x40026058
 8002ca0:	40026000 	.word	0x40026000
 8002ca4:	200004f0 	.word	0x200004f0

08002ca8 <DMA2_Stream0_IRQHandler>:
 * @brief       ADC DMA
 * @param       
 * @retval      
 */
void ADC_ADC3_DMASx_IRQHandler(void)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	af00      	add	r7, sp, #0
    if (ADC_ADC3_DMASx_IS_TC())
 8002cac:	4b31      	ldr	r3, [pc, #196]	; (8002d74 <DMA2_Stream0_IRQHandler+0xcc>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	461a      	mov	r2, r3
 8002cb2:	4b31      	ldr	r3, [pc, #196]	; (8002d78 <DMA2_Stream0_IRQHandler+0xd0>)
 8002cb4:	429a      	cmp	r2, r3
 8002cb6:	d909      	bls.n	8002ccc <DMA2_Stream0_IRQHandler+0x24>
 8002cb8:	4b30      	ldr	r3, [pc, #192]	; (8002d7c <DMA2_Stream0_IRQHandler+0xd4>)
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	f003 0320 	and.w	r3, r3, #32
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	bf14      	ite	ne
 8002cc4:	2301      	movne	r3, #1
 8002cc6:	2300      	moveq	r3, #0
 8002cc8:	b2db      	uxtb	r3, r3
 8002cca:	e028      	b.n	8002d1e <DMA2_Stream0_IRQHandler+0x76>
 8002ccc:	4b29      	ldr	r3, [pc, #164]	; (8002d74 <DMA2_Stream0_IRQHandler+0xcc>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	461a      	mov	r2, r3
 8002cd2:	4b2b      	ldr	r3, [pc, #172]	; (8002d80 <DMA2_Stream0_IRQHandler+0xd8>)
 8002cd4:	429a      	cmp	r2, r3
 8002cd6:	d909      	bls.n	8002cec <DMA2_Stream0_IRQHandler+0x44>
 8002cd8:	4b28      	ldr	r3, [pc, #160]	; (8002d7c <DMA2_Stream0_IRQHandler+0xd4>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f003 0320 	and.w	r3, r3, #32
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	bf14      	ite	ne
 8002ce4:	2301      	movne	r3, #1
 8002ce6:	2300      	moveq	r3, #0
 8002ce8:	b2db      	uxtb	r3, r3
 8002cea:	e018      	b.n	8002d1e <DMA2_Stream0_IRQHandler+0x76>
 8002cec:	4b21      	ldr	r3, [pc, #132]	; (8002d74 <DMA2_Stream0_IRQHandler+0xcc>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	461a      	mov	r2, r3
 8002cf2:	4b24      	ldr	r3, [pc, #144]	; (8002d84 <DMA2_Stream0_IRQHandler+0xdc>)
 8002cf4:	429a      	cmp	r2, r3
 8002cf6:	d909      	bls.n	8002d0c <DMA2_Stream0_IRQHandler+0x64>
 8002cf8:	4b23      	ldr	r3, [pc, #140]	; (8002d88 <DMA2_Stream0_IRQHandler+0xe0>)
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	f003 0320 	and.w	r3, r3, #32
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	bf14      	ite	ne
 8002d04:	2301      	movne	r3, #1
 8002d06:	2300      	moveq	r3, #0
 8002d08:	b2db      	uxtb	r3, r3
 8002d0a:	e008      	b.n	8002d1e <DMA2_Stream0_IRQHandler+0x76>
 8002d0c:	4b1e      	ldr	r3, [pc, #120]	; (8002d88 <DMA2_Stream0_IRQHandler+0xe0>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f003 0320 	and.w	r3, r3, #32
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	bf14      	ite	ne
 8002d18:	2301      	movne	r3, #1
 8002d1a:	2300      	moveq	r3, #0
 8002d1c:	b2db      	uxtb	r3, r3
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d023      	beq.n	8002d6a <DMA2_Stream0_IRQHandler+0xc2>
    {
        g_adc3_dma_sta = 1;                          /* DMA */
 8002d22:	4b1a      	ldr	r3, [pc, #104]	; (8002d8c <DMA2_Stream0_IRQHandler+0xe4>)
 8002d24:	2201      	movs	r2, #1
 8002d26:	701a      	strb	r2, [r3, #0]
        ADC_ADC3_DMASx_CLR_TC();                    /* DMA2 4  */
 8002d28:	4b12      	ldr	r3, [pc, #72]	; (8002d74 <DMA2_Stream0_IRQHandler+0xcc>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	461a      	mov	r2, r3
 8002d2e:	4b12      	ldr	r3, [pc, #72]	; (8002d78 <DMA2_Stream0_IRQHandler+0xd0>)
 8002d30:	429a      	cmp	r2, r3
 8002d32:	d903      	bls.n	8002d3c <DMA2_Stream0_IRQHandler+0x94>
 8002d34:	4b11      	ldr	r3, [pc, #68]	; (8002d7c <DMA2_Stream0_IRQHandler+0xd4>)
 8002d36:	2220      	movs	r2, #32
 8002d38:	60da      	str	r2, [r3, #12]
    }
}
 8002d3a:	e016      	b.n	8002d6a <DMA2_Stream0_IRQHandler+0xc2>
        ADC_ADC3_DMASx_CLR_TC();                    /* DMA2 4  */
 8002d3c:	4b0d      	ldr	r3, [pc, #52]	; (8002d74 <DMA2_Stream0_IRQHandler+0xcc>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	461a      	mov	r2, r3
 8002d42:	4b0f      	ldr	r3, [pc, #60]	; (8002d80 <DMA2_Stream0_IRQHandler+0xd8>)
 8002d44:	429a      	cmp	r2, r3
 8002d46:	d903      	bls.n	8002d50 <DMA2_Stream0_IRQHandler+0xa8>
 8002d48:	4a0c      	ldr	r2, [pc, #48]	; (8002d7c <DMA2_Stream0_IRQHandler+0xd4>)
 8002d4a:	2320      	movs	r3, #32
 8002d4c:	6093      	str	r3, [r2, #8]
}
 8002d4e:	e00c      	b.n	8002d6a <DMA2_Stream0_IRQHandler+0xc2>
        ADC_ADC3_DMASx_CLR_TC();                    /* DMA2 4  */
 8002d50:	4b08      	ldr	r3, [pc, #32]	; (8002d74 <DMA2_Stream0_IRQHandler+0xcc>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	461a      	mov	r2, r3
 8002d56:	4b0b      	ldr	r3, [pc, #44]	; (8002d84 <DMA2_Stream0_IRQHandler+0xdc>)
 8002d58:	429a      	cmp	r2, r3
 8002d5a:	d903      	bls.n	8002d64 <DMA2_Stream0_IRQHandler+0xbc>
 8002d5c:	4a0a      	ldr	r2, [pc, #40]	; (8002d88 <DMA2_Stream0_IRQHandler+0xe0>)
 8002d5e:	2320      	movs	r3, #32
 8002d60:	60d3      	str	r3, [r2, #12]
}
 8002d62:	e002      	b.n	8002d6a <DMA2_Stream0_IRQHandler+0xc2>
        ADC_ADC3_DMASx_CLR_TC();                    /* DMA2 4  */
 8002d64:	4a08      	ldr	r2, [pc, #32]	; (8002d88 <DMA2_Stream0_IRQHandler+0xe0>)
 8002d66:	2320      	movs	r3, #32
 8002d68:	6093      	str	r3, [r2, #8]
}
 8002d6a:	bf00      	nop
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d72:	4770      	bx	lr
 8002d74:	200004f4 	.word	0x200004f4
 8002d78:	40026458 	.word	0x40026458
 8002d7c:	40026400 	.word	0x40026400
 8002d80:	400260b8 	.word	0x400260b8
 8002d84:	40026058 	.word	0x40026058
 8002d88:	40026000 	.word	0x40026000
 8002d8c:	200004f1 	.word	0x200004f1

08002d90 <key_init>:
 * @brief       
 * @param       
 * @retval      
 */
void key_init(void)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b088      	sub	sp, #32
 8002d94:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef gpio_init_struct;                          /* GPIO */
    KEY0_GPIO_CLK_ENABLE();                                     /* KEY0 */
 8002d96:	2300      	movs	r3, #0
 8002d98:	60bb      	str	r3, [r7, #8]
 8002d9a:	4b2b      	ldr	r3, [pc, #172]	; (8002e48 <key_init+0xb8>)
 8002d9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d9e:	4a2a      	ldr	r2, [pc, #168]	; (8002e48 <key_init+0xb8>)
 8002da0:	f043 0310 	orr.w	r3, r3, #16
 8002da4:	6313      	str	r3, [r2, #48]	; 0x30
 8002da6:	4b28      	ldr	r3, [pc, #160]	; (8002e48 <key_init+0xb8>)
 8002da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002daa:	f003 0310 	and.w	r3, r3, #16
 8002dae:	60bb      	str	r3, [r7, #8]
 8002db0:	68bb      	ldr	r3, [r7, #8]
    KEY1_GPIO_CLK_ENABLE();                                     /* KEY1 */
 8002db2:	2300      	movs	r3, #0
 8002db4:	607b      	str	r3, [r7, #4]
 8002db6:	4b24      	ldr	r3, [pc, #144]	; (8002e48 <key_init+0xb8>)
 8002db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dba:	4a23      	ldr	r2, [pc, #140]	; (8002e48 <key_init+0xb8>)
 8002dbc:	f043 0310 	orr.w	r3, r3, #16
 8002dc0:	6313      	str	r3, [r2, #48]	; 0x30
 8002dc2:	4b21      	ldr	r3, [pc, #132]	; (8002e48 <key_init+0xb8>)
 8002dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dc6:	f003 0310 	and.w	r3, r3, #16
 8002dca:	607b      	str	r3, [r7, #4]
 8002dcc:	687b      	ldr	r3, [r7, #4]
    KEY2_GPIO_CLK_ENABLE();                                     /* KEY2 */
 8002dce:	2300      	movs	r3, #0
 8002dd0:	603b      	str	r3, [r7, #0]
 8002dd2:	4b1d      	ldr	r3, [pc, #116]	; (8002e48 <key_init+0xb8>)
 8002dd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dd6:	4a1c      	ldr	r2, [pc, #112]	; (8002e48 <key_init+0xb8>)
 8002dd8:	f043 0310 	orr.w	r3, r3, #16
 8002ddc:	6313      	str	r3, [r2, #48]	; 0x30
 8002dde:	4b1a      	ldr	r3, [pc, #104]	; (8002e48 <key_init+0xb8>)
 8002de0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002de2:	f003 0310 	and.w	r3, r3, #16
 8002de6:	603b      	str	r3, [r7, #0]
 8002de8:	683b      	ldr	r3, [r7, #0]

    gpio_init_struct.Pin = KEY0_GPIO_PIN;                       /* KEY0 */
 8002dea:	2304      	movs	r3, #4
 8002dec:	60fb      	str	r3, [r7, #12]
    gpio_init_struct.Mode = GPIO_MODE_INPUT;                    /*  */
 8002dee:	2300      	movs	r3, #0
 8002df0:	613b      	str	r3, [r7, #16]
    gpio_init_struct.Pull = GPIO_PULLUP;                        /*  */
 8002df2:	2301      	movs	r3, #1
 8002df4:	617b      	str	r3, [r7, #20]
    gpio_init_struct.Speed = GPIO_SPEED_FREQ_HIGH;              /*  */
 8002df6:	2302      	movs	r3, #2
 8002df8:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(KEY0_GPIO_PORT, &gpio_init_struct);           /* KEY0, */
 8002dfa:	f107 030c 	add.w	r3, r7, #12
 8002dfe:	4619      	mov	r1, r3
 8002e00:	4812      	ldr	r0, [pc, #72]	; (8002e4c <key_init+0xbc>)
 8002e02:	f002 faf1 	bl	80053e8 <HAL_GPIO_Init>

    gpio_init_struct.Pin = KEY1_GPIO_PIN;                       /* KEY1 */
 8002e06:	2308      	movs	r3, #8
 8002e08:	60fb      	str	r3, [r7, #12]
    gpio_init_struct.Mode = GPIO_MODE_INPUT;                    /*  */
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	613b      	str	r3, [r7, #16]
    gpio_init_struct.Pull = GPIO_PULLUP;                        /*  */
 8002e0e:	2301      	movs	r3, #1
 8002e10:	617b      	str	r3, [r7, #20]
    gpio_init_struct.Speed = GPIO_SPEED_FREQ_HIGH;              /*  */
 8002e12:	2302      	movs	r3, #2
 8002e14:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(KEY1_GPIO_PORT, &gpio_init_struct);           /* KEY1, */
 8002e16:	f107 030c 	add.w	r3, r7, #12
 8002e1a:	4619      	mov	r1, r3
 8002e1c:	480b      	ldr	r0, [pc, #44]	; (8002e4c <key_init+0xbc>)
 8002e1e:	f002 fae3 	bl	80053e8 <HAL_GPIO_Init>

    gpio_init_struct.Pin = KEY2_GPIO_PIN;                       /* KEY2 */
 8002e22:	2310      	movs	r3, #16
 8002e24:	60fb      	str	r3, [r7, #12]
    gpio_init_struct.Mode = GPIO_MODE_INPUT;                    /*  */
 8002e26:	2300      	movs	r3, #0
 8002e28:	613b      	str	r3, [r7, #16]
    gpio_init_struct.Pull = GPIO_PULLUP;                        /*  */
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	617b      	str	r3, [r7, #20]
    gpio_init_struct.Speed = GPIO_SPEED_FREQ_HIGH;              /*  */
 8002e2e:	2302      	movs	r3, #2
 8002e30:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(KEY2_GPIO_PORT, &gpio_init_struct);           /* KEY2, */
 8002e32:	f107 030c 	add.w	r3, r7, #12
 8002e36:	4619      	mov	r1, r3
 8002e38:	4804      	ldr	r0, [pc, #16]	; (8002e4c <key_init+0xbc>)
 8002e3a:	f002 fad5 	bl	80053e8 <HAL_GPIO_Init>

}
 8002e3e:	bf00      	nop
 8002e40:	3720      	adds	r7, #32
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bd80      	pop	{r7, pc}
 8002e46:	bf00      	nop
 8002e48:	40023800 	.word	0x40023800
 8002e4c:	40021000 	.word	0x40021000

08002e50 <led_init>:
 * @brief       LEDIO, 
 * @param       
 * @retval      
 */
void led_init(void)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b088      	sub	sp, #32
 8002e54:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef gpio_init_struct;
    
    LED0_GPIO_CLK_ENABLE();                                 /* LED0 */
 8002e56:	2300      	movs	r3, #0
 8002e58:	60bb      	str	r3, [r7, #8]
 8002e5a:	4b1f      	ldr	r3, [pc, #124]	; (8002ed8 <led_init+0x88>)
 8002e5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e5e:	4a1e      	ldr	r2, [pc, #120]	; (8002ed8 <led_init+0x88>)
 8002e60:	f043 0310 	orr.w	r3, r3, #16
 8002e64:	6313      	str	r3, [r2, #48]	; 0x30
 8002e66:	4b1c      	ldr	r3, [pc, #112]	; (8002ed8 <led_init+0x88>)
 8002e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e6a:	f003 0310 	and.w	r3, r3, #16
 8002e6e:	60bb      	str	r3, [r7, #8]
 8002e70:	68bb      	ldr	r3, [r7, #8]
    LED1_GPIO_CLK_ENABLE();                                 /* LED1 */
 8002e72:	2300      	movs	r3, #0
 8002e74:	607b      	str	r3, [r7, #4]
 8002e76:	4b18      	ldr	r3, [pc, #96]	; (8002ed8 <led_init+0x88>)
 8002e78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e7a:	4a17      	ldr	r2, [pc, #92]	; (8002ed8 <led_init+0x88>)
 8002e7c:	f043 0310 	orr.w	r3, r3, #16
 8002e80:	6313      	str	r3, [r2, #48]	; 0x30
 8002e82:	4b15      	ldr	r3, [pc, #84]	; (8002ed8 <led_init+0x88>)
 8002e84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e86:	f003 0310 	and.w	r3, r3, #16
 8002e8a:	607b      	str	r3, [r7, #4]
 8002e8c:	687b      	ldr	r3, [r7, #4]

    gpio_init_struct.Pin = LED0_GPIO_PIN;                   /* LED0 */
 8002e8e:	2301      	movs	r3, #1
 8002e90:	60fb      	str	r3, [r7, #12]
    gpio_init_struct.Mode = GPIO_MODE_OUTPUT_PP;            /*  */
 8002e92:	2301      	movs	r3, #1
 8002e94:	613b      	str	r3, [r7, #16]
    gpio_init_struct.Pull = GPIO_PULLUP;                    /*  */
 8002e96:	2301      	movs	r3, #1
 8002e98:	617b      	str	r3, [r7, #20]
    gpio_init_struct.Speed = GPIO_SPEED_FREQ_HIGH;          /*  */
 8002e9a:	2302      	movs	r3, #2
 8002e9c:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LED0_GPIO_PORT, &gpio_init_struct);       /* LED0 */
 8002e9e:	f107 030c 	add.w	r3, r7, #12
 8002ea2:	4619      	mov	r1, r3
 8002ea4:	480d      	ldr	r0, [pc, #52]	; (8002edc <led_init+0x8c>)
 8002ea6:	f002 fa9f 	bl	80053e8 <HAL_GPIO_Init>

    gpio_init_struct.Pin = LED1_GPIO_PIN;                   /* LED1 */
 8002eaa:	2302      	movs	r3, #2
 8002eac:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(LED1_GPIO_PORT, &gpio_init_struct);       /* LED1 */
 8002eae:	f107 030c 	add.w	r3, r7, #12
 8002eb2:	4619      	mov	r1, r3
 8002eb4:	4809      	ldr	r0, [pc, #36]	; (8002edc <led_init+0x8c>)
 8002eb6:	f002 fa97 	bl	80053e8 <HAL_GPIO_Init>
    
    LED0(1);                                                /*  LED0 */
 8002eba:	2201      	movs	r2, #1
 8002ebc:	2101      	movs	r1, #1
 8002ebe:	4807      	ldr	r0, [pc, #28]	; (8002edc <led_init+0x8c>)
 8002ec0:	f002 fc2e 	bl	8005720 <HAL_GPIO_WritePin>
    LED1(1);                                                /*  LED1 */
 8002ec4:	2201      	movs	r2, #1
 8002ec6:	2102      	movs	r1, #2
 8002ec8:	4804      	ldr	r0, [pc, #16]	; (8002edc <led_init+0x8c>)
 8002eca:	f002 fc29 	bl	8005720 <HAL_GPIO_WritePin>
}
 8002ece:	bf00      	nop
 8002ed0:	3720      	adds	r7, #32
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bd80      	pop	{r7, pc}
 8002ed6:	bf00      	nop
 8002ed8:	40023800 	.word	0x40023800
 8002edc:	40021000 	.word	0x40021000

08002ee0 <log_init>:
static FRESULT s_res;
static bool s_isInitialized = false;
static FILINFO s_fno;

void log_init(void)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	af00      	add	r7, sp, #0
	s_pfile = (FIL *)malloc(sizeof(FIL));
 8002ee4:	f44f 7016 	mov.w	r0, #600	; 0x258
 8002ee8:	f014 fc16 	bl	8017718 <malloc>
 8002eec:	4603      	mov	r3, r0
 8002eee:	461a      	mov	r2, r3
 8002ef0:	4b0e      	ldr	r3, [pc, #56]	; (8002f2c <log_init+0x4c>)
 8002ef2:	601a      	str	r2, [r3, #0]
	if(s_pfile == NULL)
 8002ef4:	4b0d      	ldr	r3, [pc, #52]	; (8002f2c <log_init+0x4c>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d103      	bne.n	8002f04 <log_init+0x24>
	{
		printf("malloc failed \r\n");
 8002efc:	480c      	ldr	r0, [pc, #48]	; (8002f30 <log_init+0x50>)
 8002efe:	f015 fd7b 	bl	80189f8 <puts>
		return;
 8002f02:	e012      	b.n	8002f2a <log_init+0x4a>
	}


	if( /*(s_res != FR_EXIST) && */  (s_res != FR_OK) )
 8002f04:	4b0b      	ldr	r3, [pc, #44]	; (8002f34 <log_init+0x54>)
 8002f06:	781b      	ldrb	r3, [r3, #0]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d00b      	beq.n	8002f24 <log_init+0x44>
	{
		free(s_pfile);
 8002f0c:	4b07      	ldr	r3, [pc, #28]	; (8002f2c <log_init+0x4c>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4618      	mov	r0, r3
 8002f12:	f014 fc09 	bl	8017728 <free>
		printf("Open log file failed res %d\r\n", s_res);
 8002f16:	4b07      	ldr	r3, [pc, #28]	; (8002f34 <log_init+0x54>)
 8002f18:	781b      	ldrb	r3, [r3, #0]
 8002f1a:	4619      	mov	r1, r3
 8002f1c:	4806      	ldr	r0, [pc, #24]	; (8002f38 <log_init+0x58>)
 8002f1e:	f015 fce5 	bl	80188ec <iprintf>
		return;
 8002f22:	e002      	b.n	8002f2a <log_init+0x4a>
	}

	s_isInitialized = true;
 8002f24:	4b05      	ldr	r3, [pc, #20]	; (8002f3c <log_init+0x5c>)
 8002f26:	2201      	movs	r2, #1
 8002f28:	701a      	strb	r2, [r3, #0]
}
 8002f2a:	bd80      	pop	{r7, pc}
 8002f2c:	2000059c 	.word	0x2000059c
 8002f30:	0801c928 	.word	0x0801c928
 8002f34:	200005a0 	.word	0x200005a0
 8002f38:	0801c938 	.word	0x0801c938
 8002f3c:	200005a1 	.word	0x200005a1

08002f40 <open_log_file>:
	"INFO",
	"DEBUG"
};

void open_log_file(void)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	af00      	add	r7, sp, #0
	/** LOG  */
	s_res = f_stat(LOG_FILE_PATH, &s_fno);
 8002f44:	4917      	ldr	r1, [pc, #92]	; (8002fa4 <open_log_file+0x64>)
 8002f46:	4818      	ldr	r0, [pc, #96]	; (8002fa8 <open_log_file+0x68>)
 8002f48:	f00d fcc0 	bl	80108cc <f_stat>
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	461a      	mov	r2, r3
 8002f50:	4b16      	ldr	r3, [pc, #88]	; (8002fac <open_log_file+0x6c>)
 8002f52:	701a      	strb	r2, [r3, #0]

	/**  */
	if(FR_NO_FILE == s_res)
 8002f54:	4b15      	ldr	r3, [pc, #84]	; (8002fac <open_log_file+0x6c>)
 8002f56:	781b      	ldrb	r3, [r3, #0]
 8002f58:	2b04      	cmp	r3, #4
 8002f5a:	d10e      	bne.n	8002f7a <open_log_file+0x3a>
	{
		s_res = f_open(s_pfile, LOG_FILE_PATH, FA_CREATE_NEW |
 8002f5c:	4b14      	ldr	r3, [pc, #80]	; (8002fb0 <open_log_file+0x70>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	2207      	movs	r2, #7
 8002f62:	4911      	ldr	r1, [pc, #68]	; (8002fa8 <open_log_file+0x68>)
 8002f64:	4618      	mov	r0, r3
 8002f66:	f00c ff4b 	bl	800fe00 <f_open>
 8002f6a:	4603      	mov	r3, r0
 8002f6c:	461a      	mov	r2, r3
 8002f6e:	4b0f      	ldr	r3, [pc, #60]	; (8002fac <open_log_file+0x6c>)
 8002f70:	701a      	strb	r2, [r3, #0]
											   FA_WRITE 	 |
											   FA_READ);
		printf("Log file not exists, create a new\r\n");
 8002f72:	4810      	ldr	r0, [pc, #64]	; (8002fb4 <open_log_file+0x74>)
 8002f74:	f015 fd40 	bl	80189f8 <puts>
		s_res = f_open(s_pfile, LOG_FILE_PATH, FA_OPEN_APPEND |
											   FA_WRITE 	  |
											   FA_READ);
		printf("Log file exists, open and append\r\n");
	}
}
 8002f78:	e011      	b.n	8002f9e <open_log_file+0x5e>
	else if( FR_OK == s_res)
 8002f7a:	4b0c      	ldr	r3, [pc, #48]	; (8002fac <open_log_file+0x6c>)
 8002f7c:	781b      	ldrb	r3, [r3, #0]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d10d      	bne.n	8002f9e <open_log_file+0x5e>
		s_res = f_open(s_pfile, LOG_FILE_PATH, FA_OPEN_APPEND |
 8002f82:	4b0b      	ldr	r3, [pc, #44]	; (8002fb0 <open_log_file+0x70>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	2233      	movs	r2, #51	; 0x33
 8002f88:	4907      	ldr	r1, [pc, #28]	; (8002fa8 <open_log_file+0x68>)
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	f00c ff38 	bl	800fe00 <f_open>
 8002f90:	4603      	mov	r3, r0
 8002f92:	461a      	mov	r2, r3
 8002f94:	4b05      	ldr	r3, [pc, #20]	; (8002fac <open_log_file+0x6c>)
 8002f96:	701a      	strb	r2, [r3, #0]
		printf("Log file exists, open and append\r\n");
 8002f98:	4807      	ldr	r0, [pc, #28]	; (8002fb8 <open_log_file+0x78>)
 8002f9a:	f015 fd2d 	bl	80189f8 <puts>
}
 8002f9e:	bf00      	nop
 8002fa0:	bd80      	pop	{r7, pc}
 8002fa2:	bf00      	nop
 8002fa4:	200005a8 	.word	0x200005a8
 8002fa8:	0801c994 	.word	0x0801c994
 8002fac:	200005a0 	.word	0x200005a0
 8002fb0:	2000059c 	.word	0x2000059c
 8002fb4:	0801c9b0 	.word	0x0801c9b0
 8002fb8:	0801c9d4 	.word	0x0801c9d4

08002fbc <close_log_file>:

void close_log_file(void)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	af00      	add	r7, sp, #0
	f_close(s_pfile);
 8002fc0:	4b03      	ldr	r3, [pc, #12]	; (8002fd0 <close_log_file+0x14>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	f00d fc5f 	bl	8010888 <f_close>
}
 8002fca:	bf00      	nop
 8002fcc:	bd80      	pop	{r7, pc}
 8002fce:	bf00      	nop
 8002fd0:	2000059c 	.word	0x2000059c

08002fd4 <GetFileName>:


//
void GetFileName(char *path,char *filename)
{
 8002fd4:	b590      	push	{r4, r7, lr}
 8002fd6:	b085      	sub	sp, #20
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
 8002fdc:	6039      	str	r1, [r7, #0]
    char     *ptr = NULL;
 8002fde:	2300      	movs	r3, #0
 8002fe0:	60fb      	str	r3, [r7, #12]
    ptr = strrchr(path,'/');
 8002fe2:	212f      	movs	r1, #47	; 0x2f
 8002fe4:	6878      	ldr	r0, [r7, #4]
 8002fe6:	f015 fd86 	bl	8018af6 <strrchr>
 8002fea:	60f8      	str	r0, [r7, #12]
    if (!ptr)
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d00d      	beq.n	800300e <GetFileName+0x3a>
        return;
    memcpy(filename,ptr+1,strlen(ptr+1));
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	1c5c      	adds	r4, r3, #1
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	3301      	adds	r3, #1
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	f7fd f8e8 	bl	80001d0 <strlen>
 8003000:	4603      	mov	r3, r0
 8003002:	461a      	mov	r2, r3
 8003004:	4621      	mov	r1, r4
 8003006:	6838      	ldr	r0, [r7, #0]
 8003008:	f014 fba6 	bl	8017758 <memcpy>
 800300c:	e000      	b.n	8003010 <GetFileName+0x3c>
        return;
 800300e:	bf00      	nop
    strcat(filename, "\0");
}
 8003010:	3714      	adds	r7, #20
 8003012:	46bd      	mov	sp, r7
 8003014:	bd90      	pop	{r4, r7, pc}
	...

08003018 <get_time_string>:


void get_time_string(char *buff)
{
 8003018:	b5b0      	push	{r4, r5, r7, lr}
 800301a:	b088      	sub	sp, #32
 800301c:	af04      	add	r7, sp, #16
 800301e:	6078      	str	r0, [r7, #4]
	uint8_t year, month, date, week;
	uint8_t hour, min, sec, ampm=0;
 8003020:	2300      	movs	r3, #0
 8003022:	723b      	strb	r3, [r7, #8]
	rtc_get_time(&hour, &min, &sec, &ampm);
 8003024:	f107 0308 	add.w	r3, r7, #8
 8003028:	f107 0209 	add.w	r2, r7, #9
 800302c:	f107 010a 	add.w	r1, r7, #10
 8003030:	f107 000b 	add.w	r0, r7, #11
 8003034:	f000 fb94 	bl	8003760 <rtc_get_time>
	rtc_get_date(&year, &month, &date, &week);
 8003038:	f107 030c 	add.w	r3, r7, #12
 800303c:	f107 020d 	add.w	r2, r7, #13
 8003040:	f107 010e 	add.w	r1, r7, #14
 8003044:	f107 000f 	add.w	r0, r7, #15
 8003048:	f000 fbaa 	bl	80037a0 <rtc_get_date>
#if DEBUG_MODE
	printf("get_time_string:%04d-%02d-%02d %02d:%02d:%02d\r\n",
			year+2000, month, date, hour, min, sec);
#endif
	sprintf(buff,  "%04d-%02d-%02d %02d:%02d:%02d",
 800304c:	7bfb      	ldrb	r3, [r7, #15]
 800304e:	f503 62fa 	add.w	r2, r3, #2000	; 0x7d0
 8003052:	7bbb      	ldrb	r3, [r7, #14]
 8003054:	461d      	mov	r5, r3
 8003056:	7b7b      	ldrb	r3, [r7, #13]
 8003058:	7af9      	ldrb	r1, [r7, #11]
 800305a:	7ab8      	ldrb	r0, [r7, #10]
 800305c:	7a7c      	ldrb	r4, [r7, #9]
 800305e:	9403      	str	r4, [sp, #12]
 8003060:	9002      	str	r0, [sp, #8]
 8003062:	9101      	str	r1, [sp, #4]
 8003064:	9300      	str	r3, [sp, #0]
 8003066:	462b      	mov	r3, r5
 8003068:	4903      	ldr	r1, [pc, #12]	; (8003078 <get_time_string+0x60>)
 800306a:	6878      	ldr	r0, [r7, #4]
 800306c:	f015 fd16 	bl	8018a9c <siprintf>
			year+2000, month, date, hour, min, sec);
}
 8003070:	bf00      	nop
 8003072:	3710      	adds	r7, #16
 8003074:	46bd      	mov	sp, r7
 8003076:	bdb0      	pop	{r4, r5, r7, pc}
 8003078:	0801c9f8 	.word	0x0801c9f8

0800307c <logMessage>:
void logMessage(
			EventLogSeverity_t severity,
			char *file_path,
			uint16_t code_line,
			char *inputStream)
{
 800307c:	b590      	push	{r4, r7, lr}
 800307e:	b0cf      	sub	sp, #316	; 0x13c
 8003080:	af02      	add	r7, sp, #8
 8003082:	4604      	mov	r4, r0
 8003084:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8003088:	f5a0 7094 	sub.w	r0, r0, #296	; 0x128
 800308c:	6001      	str	r1, [r0, #0]
 800308e:	4611      	mov	r1, r2
 8003090:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8003094:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 8003098:	6013      	str	r3, [r2, #0]
 800309a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800309e:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 80030a2:	4622      	mov	r2, r4
 80030a4:	701a      	strb	r2, [r3, #0]
 80030a6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80030aa:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80030ae:	460a      	mov	r2, r1
 80030b0:	801a      	strh	r2, [r3, #0]
	if(!s_isInitialized)
 80030b2:	4b49      	ldr	r3, [pc, #292]	; (80031d8 <logMessage+0x15c>)
 80030b4:	781b      	ldrb	r3, [r3, #0]
 80030b6:	f083 0301 	eor.w	r3, r3, #1
 80030ba:	b2db      	uxtb	r3, r3
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d008      	beq.n	80030d2 <logMessage+0x56>
	{
		log_init();
 80030c0:	f7ff ff0e 	bl	8002ee0 <log_init>
		if(!s_isInitialized)
 80030c4:	4b44      	ldr	r3, [pc, #272]	; (80031d8 <logMessage+0x15c>)
 80030c6:	781b      	ldrb	r3, [r3, #0]
 80030c8:	f083 0301 	eor.w	r3, r3, #1
 80030cc:	b2db      	uxtb	r3, r3
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d17d      	bne.n	80031ce <logMessage+0x152>
			return;
	}

	char log_buff[200];
	char time_buff[30];
	get_time_string(time_buff);
 80030d2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80030d6:	4618      	mov	r0, r3
 80030d8:	f7ff ff9e 	bl	8003018 <get_time_string>
	get_time_string(time_buff);
 80030dc:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80030e0:	4618      	mov	r0, r3
 80030e2:	f7ff ff99 	bl	8003018 <get_time_string>

	char file_name_buf[50];
	GetFileName(file_path, file_name_buf);
 80030e6:	f107 0214 	add.w	r2, r7, #20
 80030ea:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80030ee:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80030f2:	4611      	mov	r1, r2
 80030f4:	6818      	ldr	r0, [r3, #0]
 80030f6:	f7ff ff6d 	bl	8002fd4 <GetFileName>

	snprintf(log_buff, 200, "[%s][%s]", log_title[severity], time_buff);
 80030fa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80030fe:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 8003102:	781b      	ldrb	r3, [r3, #0]
 8003104:	4a35      	ldr	r2, [pc, #212]	; (80031dc <logMessage+0x160>)
 8003106:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800310a:	f107 0068 	add.w	r0, r7, #104	; 0x68
 800310e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003112:	9300      	str	r3, [sp, #0]
 8003114:	4613      	mov	r3, r2
 8003116:	4a32      	ldr	r2, [pc, #200]	; (80031e0 <logMessage+0x164>)
 8003118:	21c8      	movs	r1, #200	; 0xc8
 800311a:	f015 fc8b 	bl	8018a34 <sniprintf>
	snprintf(log_buff, 200,  "%s[%s][%d]", log_buff, file_name_buf, code_line);
 800311e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8003122:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8003126:	881b      	ldrh	r3, [r3, #0]
 8003128:	f107 0268 	add.w	r2, r7, #104	; 0x68
 800312c:	f107 0068 	add.w	r0, r7, #104	; 0x68
 8003130:	9301      	str	r3, [sp, #4]
 8003132:	f107 0314 	add.w	r3, r7, #20
 8003136:	9300      	str	r3, [sp, #0]
 8003138:	4613      	mov	r3, r2
 800313a:	4a2a      	ldr	r2, [pc, #168]	; (80031e4 <logMessage+0x168>)
 800313c:	21c8      	movs	r1, #200	; 0xc8
 800313e:	f015 fc79 	bl	8018a34 <sniprintf>
	snprintf(log_buff, 200,  "%s[%s]\r\n", log_buff, inputStream);
 8003142:	f107 0268 	add.w	r2, r7, #104	; 0x68
 8003146:	f107 0068 	add.w	r0, r7, #104	; 0x68
 800314a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800314e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	9300      	str	r3, [sp, #0]
 8003156:	4613      	mov	r3, r2
 8003158:	4a23      	ldr	r2, [pc, #140]	; (80031e8 <logMessage+0x16c>)
 800315a:	21c8      	movs	r1, #200	; 0xc8
 800315c:	f015 fc6a 	bl	8018a34 <sniprintf>

	open_log_file();
 8003160:	f7ff feee 	bl	8002f40 <open_log_file>

	uint32_t bw=0;
 8003164:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8003168:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800316c:	2200      	movs	r2, #0
 800316e:	601a      	str	r2, [r3, #0]
	if( FR_OK == s_res)
 8003170:	4b1e      	ldr	r3, [pc, #120]	; (80031ec <logMessage+0x170>)
 8003172:	781b      	ldrb	r3, [r3, #0]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d112      	bne.n	800319e <logMessage+0x122>
		s_res = f_write(s_pfile, log_buff, strlen(log_buff), &bw);
 8003178:	4b1d      	ldr	r3, [pc, #116]	; (80031f0 <logMessage+0x174>)
 800317a:	681c      	ldr	r4, [r3, #0]
 800317c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8003180:	4618      	mov	r0, r3
 8003182:	f7fd f825 	bl	80001d0 <strlen>
 8003186:	4602      	mov	r2, r0
 8003188:	f107 0310 	add.w	r3, r7, #16
 800318c:	f107 0168 	add.w	r1, r7, #104	; 0x68
 8003190:	4620      	mov	r0, r4
 8003192:	f00d f893 	bl	80102bc <f_write>
 8003196:	4603      	mov	r3, r0
 8003198:	461a      	mov	r2, r3
 800319a:	4b14      	ldr	r3, [pc, #80]	; (80031ec <logMessage+0x170>)
 800319c:	701a      	strb	r2, [r3, #0]

	printf("Writed data len:%d\r\n", bw);
 800319e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80031a2:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4619      	mov	r1, r3
 80031aa:	4812      	ldr	r0, [pc, #72]	; (80031f4 <logMessage+0x178>)
 80031ac:	f015 fb9e 	bl	80188ec <iprintf>
	printf("F_write return value %d\r\n", s_res);
 80031b0:	4b0e      	ldr	r3, [pc, #56]	; (80031ec <logMessage+0x170>)
 80031b2:	781b      	ldrb	r3, [r3, #0]
 80031b4:	4619      	mov	r1, r3
 80031b6:	4810      	ldr	r0, [pc, #64]	; (80031f8 <logMessage+0x17c>)
 80031b8:	f015 fb98 	bl	80188ec <iprintf>

	close_log_file();
 80031bc:	f7ff fefe 	bl	8002fbc <close_log_file>

	printf("%s\r\n", log_buff);
 80031c0:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80031c4:	4619      	mov	r1, r3
 80031c6:	480d      	ldr	r0, [pc, #52]	; (80031fc <logMessage+0x180>)
 80031c8:	f015 fb90 	bl	80188ec <iprintf>
 80031cc:	e000      	b.n	80031d0 <logMessage+0x154>
			return;
 80031ce:	bf00      	nop
}
 80031d0:	f507 779a 	add.w	r7, r7, #308	; 0x134
 80031d4:	46bd      	mov	sp, r7
 80031d6:	bd90      	pop	{r4, r7, pc}
 80031d8:	200005a1 	.word	0x200005a1
 80031dc:	2000000c 	.word	0x2000000c
 80031e0:	0801ca18 	.word	0x0801ca18
 80031e4:	0801ca24 	.word	0x0801ca24
 80031e8:	0801ca30 	.word	0x0801ca30
 80031ec:	200005a0 	.word	0x200005a0
 80031f0:	2000059c 	.word	0x2000059c
 80031f4:	0801ca3c 	.word	0x0801ca3c
 80031f8:	0801ca54 	.word	0x0801ca54
 80031fc:	0801ca70 	.word	0x0801ca70

08003200 <EXTI0_IRQHandler>:
#include "photoelectric_switch.h"
#include <stdio.h>


void SWITCH1_INT_IRQHandler()
{
 8003200:	b580      	push	{r7, lr}
 8003202:	af00      	add	r7, sp, #0
    HAL_GPIO_EXTI_IRQHandler(OPTICAL_KEY_1_PIN);         /*  KEY0  */
 8003204:	2001      	movs	r0, #1
 8003206:	f002 fabf 	bl	8005788 <HAL_GPIO_EXTI_IRQHandler>
    __HAL_GPIO_EXTI_CLEAR_IT(OPTICAL_KEY_1_PIN);         /* HAL */
 800320a:	4b02      	ldr	r3, [pc, #8]	; (8003214 <EXTI0_IRQHandler+0x14>)
 800320c:	2201      	movs	r2, #1
 800320e:	615a      	str	r2, [r3, #20]
}
 8003210:	bf00      	nop
 8003212:	bd80      	pop	{r7, pc}
 8003214:	40013c00 	.word	0x40013c00

08003218 <EXTI4_IRQHandler>:


void SWITCH2_INT_IRQHandler()
{
 8003218:	b580      	push	{r7, lr}
 800321a:	af00      	add	r7, sp, #0
    HAL_GPIO_EXTI_IRQHandler(OPTICAL_KEY_2_PIN);         /*  KEY0  */
 800321c:	2010      	movs	r0, #16
 800321e:	f002 fab3 	bl	8005788 <HAL_GPIO_EXTI_IRQHandler>
    __HAL_GPIO_EXTI_CLEAR_IT(OPTICAL_KEY_2_PIN);         /* HAL */
 8003222:	4b02      	ldr	r3, [pc, #8]	; (800322c <EXTI4_IRQHandler+0x14>)
 8003224:	2210      	movs	r2, #16
 8003226:	615a      	str	r2, [r3, #20]
}
 8003228:	bf00      	nop
 800322a:	bd80      	pop	{r7, pc}
 800322c:	40013c00 	.word	0x40013c00

08003230 <EXTI15_10_IRQHandler>:


void SWITCH3_INT_IRQHandler()
{
 8003230:	b580      	push	{r7, lr}
 8003232:	af00      	add	r7, sp, #0
    HAL_GPIO_EXTI_IRQHandler(OPTICAL_KEY_3_PIN);         /*  KEY0  */
 8003234:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003238:	f002 faa6 	bl	8005788 <HAL_GPIO_EXTI_IRQHandler>
    __HAL_GPIO_EXTI_CLEAR_IT(OPTICAL_KEY_3_PIN);         /* HAL */
 800323c:	4b02      	ldr	r3, [pc, #8]	; (8003248 <EXTI15_10_IRQHandler+0x18>)
 800323e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003242:	615a      	str	r2, [r3, #20]
}
 8003244:	bf00      	nop
 8003246:	bd80      	pop	{r7, pc}
 8003248:	40013c00 	.word	0x40013c00

0800324c <EXTI9_5_IRQHandler>:

void THERMAL_COUPLING_IRQHandler()
{
 800324c:	b580      	push	{r7, lr}
 800324e:	af00      	add	r7, sp, #0
    HAL_GPIO_EXTI_IRQHandler(THERMAL_COUPLING_INTERLOCK_PIN);         /*  KEY0  */
 8003250:	2020      	movs	r0, #32
 8003252:	f002 fa99 	bl	8005788 <HAL_GPIO_EXTI_IRQHandler>
    __HAL_GPIO_EXTI_CLEAR_IT(THERMAL_COUPLING_INTERLOCK_PIN);         /* HAL */
 8003256:	4b02      	ldr	r3, [pc, #8]	; (8003260 <EXTI9_5_IRQHandler+0x14>)
 8003258:	2220      	movs	r2, #32
 800325a:	615a      	str	r2, [r3, #20]
}
 800325c:	bf00      	nop
 800325e:	bd80      	pop	{r7, pc}
 8003260:	40013c00 	.word	0x40013c00

08003264 <EXTI1_IRQHandler>:

void TEMPER_FLOW_IRQHandler()
{
 8003264:	b580      	push	{r7, lr}
 8003266:	af00      	add	r7, sp, #0
    HAL_GPIO_EXTI_IRQHandler(TEMPER_FLOW_INTERLOCK_PIN);         /*  KEY0  */
 8003268:	2002      	movs	r0, #2
 800326a:	f002 fa8d 	bl	8005788 <HAL_GPIO_EXTI_IRQHandler>
    __HAL_GPIO_EXTI_CLEAR_IT(TEMPER_FLOW_INTERLOCK_PIN);         /* HAL */
 800326e:	4b02      	ldr	r3, [pc, #8]	; (8003278 <EXTI1_IRQHandler+0x14>)
 8003270:	2202      	movs	r2, #2
 8003272:	615a      	str	r2, [r3, #20]

}
 8003274:	bf00      	nop
 8003276:	bd80      	pop	{r7, pc}
 8003278:	40013c00 	.word	0x40013c00

0800327c <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b082      	sub	sp, #8
 8003280:	af00      	add	r7, sp, #0
 8003282:	4603      	mov	r3, r0
 8003284:	80fb      	strh	r3, [r7, #6]
    switch(GPIO_Pin)
 8003286:	88fb      	ldrh	r3, [r7, #6]
 8003288:	2b20      	cmp	r3, #32
 800328a:	dc47      	bgt.n	800331c <HAL_GPIO_EXTI_Callback+0xa0>
 800328c:	2b00      	cmp	r3, #0
 800328e:	dd5d      	ble.n	800334c <HAL_GPIO_EXTI_Callback+0xd0>
 8003290:	3b01      	subs	r3, #1
 8003292:	2b1f      	cmp	r3, #31
 8003294:	d85a      	bhi.n	800334c <HAL_GPIO_EXTI_Callback+0xd0>
 8003296:	a201      	add	r2, pc, #4	; (adr r2, 800329c <HAL_GPIO_EXTI_Callback+0x20>)
 8003298:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800329c:	08003325 	.word	0x08003325
 80032a0:	08003345 	.word	0x08003345
 80032a4:	0800334d 	.word	0x0800334d
 80032a8:	0800334d 	.word	0x0800334d
 80032ac:	0800334d 	.word	0x0800334d
 80032b0:	0800334d 	.word	0x0800334d
 80032b4:	0800334d 	.word	0x0800334d
 80032b8:	0800334d 	.word	0x0800334d
 80032bc:	0800334d 	.word	0x0800334d
 80032c0:	0800334d 	.word	0x0800334d
 80032c4:	0800334d 	.word	0x0800334d
 80032c8:	0800334d 	.word	0x0800334d
 80032cc:	0800334d 	.word	0x0800334d
 80032d0:	0800334d 	.word	0x0800334d
 80032d4:	0800334d 	.word	0x0800334d
 80032d8:	0800332d 	.word	0x0800332d
 80032dc:	0800334d 	.word	0x0800334d
 80032e0:	0800334d 	.word	0x0800334d
 80032e4:	0800334d 	.word	0x0800334d
 80032e8:	0800334d 	.word	0x0800334d
 80032ec:	0800334d 	.word	0x0800334d
 80032f0:	0800334d 	.word	0x0800334d
 80032f4:	0800334d 	.word	0x0800334d
 80032f8:	0800334d 	.word	0x0800334d
 80032fc:	0800334d 	.word	0x0800334d
 8003300:	0800334d 	.word	0x0800334d
 8003304:	0800334d 	.word	0x0800334d
 8003308:	0800334d 	.word	0x0800334d
 800330c:	0800334d 	.word	0x0800334d
 8003310:	0800334d 	.word	0x0800334d
 8003314:	0800334d 	.word	0x0800334d
 8003318:	0800333d 	.word	0x0800333d
 800331c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003320:	d008      	beq.n	8003334 <HAL_GPIO_EXTI_Callback+0xb8>

        case TEMPER_FLOW_INTERLOCK_PIN:
        	printf("Got Temper Flow interrupt\r\n");
			break;

        default : break;
 8003322:	e013      	b.n	800334c <HAL_GPIO_EXTI_Callback+0xd0>
        	printf("Got EXTI1 interrupt\r\n");
 8003324:	480c      	ldr	r0, [pc, #48]	; (8003358 <HAL_GPIO_EXTI_Callback+0xdc>)
 8003326:	f015 fb67 	bl	80189f8 <puts>
            break;
 800332a:	e010      	b.n	800334e <HAL_GPIO_EXTI_Callback+0xd2>
        	printf("Got EXTI2 interrupt\r\n");
 800332c:	480b      	ldr	r0, [pc, #44]	; (800335c <HAL_GPIO_EXTI_Callback+0xe0>)
 800332e:	f015 fb63 	bl	80189f8 <puts>
            break;
 8003332:	e00c      	b.n	800334e <HAL_GPIO_EXTI_Callback+0xd2>
        	printf("Got EXTI3 interrupt\r\n");
 8003334:	480a      	ldr	r0, [pc, #40]	; (8003360 <HAL_GPIO_EXTI_Callback+0xe4>)
 8003336:	f015 fb5f 	bl	80189f8 <puts>
            break;
 800333a:	e008      	b.n	800334e <HAL_GPIO_EXTI_Callback+0xd2>
        	printf("Got Thermal Coupling interrupt\r\n");
 800333c:	4809      	ldr	r0, [pc, #36]	; (8003364 <HAL_GPIO_EXTI_Callback+0xe8>)
 800333e:	f015 fb5b 	bl	80189f8 <puts>
			break;
 8003342:	e004      	b.n	800334e <HAL_GPIO_EXTI_Callback+0xd2>
        	printf("Got Temper Flow interrupt\r\n");
 8003344:	4808      	ldr	r0, [pc, #32]	; (8003368 <HAL_GPIO_EXTI_Callback+0xec>)
 8003346:	f015 fb57 	bl	80189f8 <puts>
			break;
 800334a:	e000      	b.n	800334e <HAL_GPIO_EXTI_Callback+0xd2>
        default : break;
 800334c:	bf00      	nop
    }
}
 800334e:	bf00      	nop
 8003350:	3708      	adds	r7, #8
 8003352:	46bd      	mov	sp, r7
 8003354:	bd80      	pop	{r7, pc}
 8003356:	bf00      	nop
 8003358:	0801ca78 	.word	0x0801ca78
 800335c:	0801ca90 	.word	0x0801ca90
 8003360:	0801caa8 	.word	0x0801caa8
 8003364:	0801cac0 	.word	0x0801cac0
 8003368:	0801cae0 	.word	0x0801cae0

0800336c <init_input_io>:


void init_input_io(void)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b08a      	sub	sp, #40	; 0x28
 8003370:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef gpio_init_struct;                 /* GPIO */
	SWITCH1_GPIO_CLK_ENABLE();   				  	 /*  */
 8003372:	2300      	movs	r3, #0
 8003374:	613b      	str	r3, [r7, #16]
 8003376:	4b50      	ldr	r3, [pc, #320]	; (80034b8 <init_input_io+0x14c>)
 8003378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800337a:	4a4f      	ldr	r2, [pc, #316]	; (80034b8 <init_input_io+0x14c>)
 800337c:	f043 0304 	orr.w	r3, r3, #4
 8003380:	6313      	str	r3, [r2, #48]	; 0x30
 8003382:	4b4d      	ldr	r3, [pc, #308]	; (80034b8 <init_input_io+0x14c>)
 8003384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003386:	f003 0304 	and.w	r3, r3, #4
 800338a:	613b      	str	r3, [r7, #16]
 800338c:	693b      	ldr	r3, [r7, #16]
	SWITCH2_GPIO_CLK_ENABLE();
 800338e:	2300      	movs	r3, #0
 8003390:	60fb      	str	r3, [r7, #12]
 8003392:	4b49      	ldr	r3, [pc, #292]	; (80034b8 <init_input_io+0x14c>)
 8003394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003396:	4a48      	ldr	r2, [pc, #288]	; (80034b8 <init_input_io+0x14c>)
 8003398:	f043 0320 	orr.w	r3, r3, #32
 800339c:	6313      	str	r3, [r2, #48]	; 0x30
 800339e:	4b46      	ldr	r3, [pc, #280]	; (80034b8 <init_input_io+0x14c>)
 80033a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033a2:	f003 0320 	and.w	r3, r3, #32
 80033a6:	60fb      	str	r3, [r7, #12]
 80033a8:	68fb      	ldr	r3, [r7, #12]
	SWITCH3_GPIO_CLK_ENABLE();
 80033aa:	2300      	movs	r3, #0
 80033ac:	60bb      	str	r3, [r7, #8]
 80033ae:	4b42      	ldr	r3, [pc, #264]	; (80034b8 <init_input_io+0x14c>)
 80033b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033b2:	4a41      	ldr	r2, [pc, #260]	; (80034b8 <init_input_io+0x14c>)
 80033b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80033b8:	6313      	str	r3, [r2, #48]	; 0x30
 80033ba:	4b3f      	ldr	r3, [pc, #252]	; (80034b8 <init_input_io+0x14c>)
 80033bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033c2:	60bb      	str	r3, [r7, #8]
 80033c4:	68bb      	ldr	r3, [r7, #8]
	TEMPER_FLOW_GPIO_CLK_ENABLE();
 80033c6:	2300      	movs	r3, #0
 80033c8:	607b      	str	r3, [r7, #4]
 80033ca:	4b3b      	ldr	r3, [pc, #236]	; (80034b8 <init_input_io+0x14c>)
 80033cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033ce:	4a3a      	ldr	r2, [pc, #232]	; (80034b8 <init_input_io+0x14c>)
 80033d0:	f043 0302 	orr.w	r3, r3, #2
 80033d4:	6313      	str	r3, [r2, #48]	; 0x30
 80033d6:	4b38      	ldr	r3, [pc, #224]	; (80034b8 <init_input_io+0x14c>)
 80033d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033da:	f003 0302 	and.w	r3, r3, #2
 80033de:	607b      	str	r3, [r7, #4]
 80033e0:	687b      	ldr	r3, [r7, #4]
	THERMAL_COUPLING_GPIO_CLK_ENABLE();
 80033e2:	2300      	movs	r3, #0
 80033e4:	603b      	str	r3, [r7, #0]
 80033e6:	4b34      	ldr	r3, [pc, #208]	; (80034b8 <init_input_io+0x14c>)
 80033e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033ea:	4a33      	ldr	r2, [pc, #204]	; (80034b8 <init_input_io+0x14c>)
 80033ec:	f043 0320 	orr.w	r3, r3, #32
 80033f0:	6313      	str	r3, [r2, #48]	; 0x30
 80033f2:	4b31      	ldr	r3, [pc, #196]	; (80034b8 <init_input_io+0x14c>)
 80033f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033f6:	f003 0320 	and.w	r3, r3, #32
 80033fa:	603b      	str	r3, [r7, #0]
 80033fc:	683b      	ldr	r3, [r7, #0]

	gpio_init_struct.Pin = OPTICAL_KEY_1_PIN;                /* 1 */
 80033fe:	2301      	movs	r3, #1
 8003400:	617b      	str	r3, [r7, #20]
	gpio_init_struct.Mode = GPIO_MODE_IT_FALLING;            /*  */
 8003402:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8003406:	61bb      	str	r3, [r7, #24]
	gpio_init_struct.Speed = GPIO_SPEED_FREQ_LOW;            /*  */
 8003408:	2300      	movs	r3, #0
 800340a:	623b      	str	r3, [r7, #32]
	gpio_init_struct.Pull = GPIO_PULLUP;     		   		 /*  */
 800340c:	2301      	movs	r3, #1
 800340e:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(OPTICAL_KEY_1_PORT, &gpio_init_struct);    /* 1, */
 8003410:	f107 0314 	add.w	r3, r7, #20
 8003414:	4619      	mov	r1, r3
 8003416:	4829      	ldr	r0, [pc, #164]	; (80034bc <init_input_io+0x150>)
 8003418:	f001 ffe6 	bl	80053e8 <HAL_GPIO_Init>

	gpio_init_struct.Pin = OPTICAL_KEY_2_PIN;                /* 2 */
 800341c:	2310      	movs	r3, #16
 800341e:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(OPTICAL_KEY_2_PORT, &gpio_init_struct);    /* 2, */
 8003420:	f107 0314 	add.w	r3, r7, #20
 8003424:	4619      	mov	r1, r3
 8003426:	4826      	ldr	r0, [pc, #152]	; (80034c0 <init_input_io+0x154>)
 8003428:	f001 ffde 	bl	80053e8 <HAL_GPIO_Init>

	gpio_init_struct.Pin = OPTICAL_KEY_3_PIN;                /* 3 */
 800342c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003430:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(OPTICAL_KEY_3_PORT, &gpio_init_struct);    /* 3, */
 8003432:	f107 0314 	add.w	r3, r7, #20
 8003436:	4619      	mov	r1, r3
 8003438:	4822      	ldr	r0, [pc, #136]	; (80034c4 <init_input_io+0x158>)
 800343a:	f001 ffd5 	bl	80053e8 <HAL_GPIO_Init>

	/**/
	gpio_init_struct.Pin = THERMAL_COUPLING_INTERLOCK_PIN;                /* 2 */
 800343e:	2320      	movs	r3, #32
 8003440:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(THERMAL_COUPLING_INTERLOCK_PORT, &gpio_init_struct);    /* 2, */
 8003442:	f107 0314 	add.w	r3, r7, #20
 8003446:	4619      	mov	r1, r3
 8003448:	481d      	ldr	r0, [pc, #116]	; (80034c0 <init_input_io+0x154>)
 800344a:	f001 ffcd 	bl	80053e8 <HAL_GPIO_Init>


	/**/
	gpio_init_struct.Pin = TEMPER_FLOW_INTERLOCK_PIN;                /* 2 */
 800344e:	2302      	movs	r3, #2
 8003450:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(TEMPER_FLOW_INTERLOCK_PORT, &gpio_init_struct);    /* 2, */
 8003452:	f107 0314 	add.w	r3, r7, #20
 8003456:	4619      	mov	r1, r3
 8003458:	481b      	ldr	r0, [pc, #108]	; (80034c8 <init_input_io+0x15c>)
 800345a:	f001 ffc5 	bl	80053e8 <HAL_GPIO_Init>

	/**********************************************/
    HAL_NVIC_SetPriority(SWITCH1_INT_IRQn, 0, 0);               /* 00 */
 800345e:	2200      	movs	r2, #0
 8003460:	2100      	movs	r1, #0
 8003462:	2006      	movs	r0, #6
 8003464:	f001 fcf5 	bl	8004e52 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SWITCH1_INT_IRQn);                       /* 0 */
 8003468:	2006      	movs	r0, #6
 800346a:	f001 fd0e 	bl	8004e8a <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(SWITCH2_INT_IRQn, 0, 0);               /* 00 */
 800346e:	2200      	movs	r2, #0
 8003470:	2100      	movs	r1, #0
 8003472:	200a      	movs	r0, #10
 8003474:	f001 fced 	bl	8004e52 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SWITCH2_INT_IRQn);                       /* 4 */
 8003478:	200a      	movs	r0, #10
 800347a:	f001 fd06 	bl	8004e8a <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(SWITCH3_INT_IRQn, 0, 0);               /* 00 */
 800347e:	2200      	movs	r2, #0
 8003480:	2100      	movs	r1, #0
 8003482:	2028      	movs	r0, #40	; 0x28
 8003484:	f001 fce5 	bl	8004e52 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SWITCH3_INT_IRQn);                       /* 15_10 */
 8003488:	2028      	movs	r0, #40	; 0x28
 800348a:	f001 fcfe 	bl	8004e8a <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(TEMPER_FLOW_IRQn, 0, 0);               /* 00 */
 800348e:	2200      	movs	r2, #0
 8003490:	2100      	movs	r1, #0
 8003492:	2007      	movs	r0, #7
 8003494:	f001 fcdd 	bl	8004e52 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TEMPER_FLOW_IRQn);                       /* 3 */
 8003498:	2007      	movs	r0, #7
 800349a:	f001 fcf6 	bl	8004e8a <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(THERMAL_COUPLING_IRQn, 0, 0);               /* 00 */
 800349e:	2200      	movs	r2, #0
 80034a0:	2100      	movs	r1, #0
 80034a2:	2017      	movs	r0, #23
 80034a4:	f001 fcd5 	bl	8004e52 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(THERMAL_COUPLING_IRQn);                       /* 9_0 */
 80034a8:	2017      	movs	r0, #23
 80034aa:	f001 fcee 	bl	8004e8a <HAL_NVIC_EnableIRQ>
	/**********************************************/
}
 80034ae:	bf00      	nop
 80034b0:	3728      	adds	r7, #40	; 0x28
 80034b2:	46bd      	mov	sp, r7
 80034b4:	bd80      	pop	{r7, pc}
 80034b6:	bf00      	nop
 80034b8:	40023800 	.word	0x40023800
 80034bc:	40020800 	.word	0x40020800
 80034c0:	40021400 	.word	0x40021400
 80034c4:	40021c00 	.word	0x40021c00
 80034c8:	40020400 	.word	0x40020400

080034cc <init_photoelectric_switch>:


void init_photoelectric_switch()
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	af00      	add	r7, sp, #0
	init_input_io();
 80034d0:	f7ff ff4c 	bl	800336c <init_input_io>
}
 80034d4:	bf00      	nop
 80034d6:	bd80      	pop	{r7, pc}

080034d8 <pid_init>:
 * @brief       PID
 * @param       
 * @retval      
 */
void pid_init(void)
{
 80034d8:	b480      	push	{r7}
 80034da:	af00      	add	r7, sp, #0
    /**/
    g_location_pid.SetPoint = 0 /*(float)(50*PPM)*/;  /* Desired Value*/
 80034dc:	4b19      	ldr	r3, [pc, #100]	; (8003544 <pid_init+0x6c>)
 80034de:	f04f 0200 	mov.w	r2, #0
 80034e2:	601a      	str	r2, [r3, #0]
    g_location_pid.ActualValue = 0.0;           /* */
 80034e4:	4b17      	ldr	r3, [pc, #92]	; (8003544 <pid_init+0x6c>)
 80034e6:	f04f 0200 	mov.w	r2, #0
 80034ea:	605a      	str	r2, [r3, #4]
    g_location_pid.SumError = 0.0;              /* */
 80034ec:	4b15      	ldr	r3, [pc, #84]	; (8003544 <pid_init+0x6c>)
 80034ee:	f04f 0200 	mov.w	r2, #0
 80034f2:	609a      	str	r2, [r3, #8]
    g_location_pid.Error = 0.0;                 /* Error[1]*/
 80034f4:	4b13      	ldr	r3, [pc, #76]	; (8003544 <pid_init+0x6c>)
 80034f6:	f04f 0200 	mov.w	r2, #0
 80034fa:	619a      	str	r2, [r3, #24]
    g_location_pid.LastError = 0.0;             /* Error[-1]*/
 80034fc:	4b11      	ldr	r3, [pc, #68]	; (8003544 <pid_init+0x6c>)
 80034fe:	f04f 0200 	mov.w	r2, #0
 8003502:	61da      	str	r2, [r3, #28]
    g_location_pid.PrevError = 0.0;             /* Error[-2]*/
 8003504:	4b0f      	ldr	r3, [pc, #60]	; (8003544 <pid_init+0x6c>)
 8003506:	f04f 0200 	mov.w	r2, #0
 800350a:	621a      	str	r2, [r3, #32]
    g_location_pid.Proportion = L_KP;           /*  Proportional Const*/
 800350c:	4b0d      	ldr	r3, [pc, #52]	; (8003544 <pid_init+0x6c>)
 800350e:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8003512:	60da      	str	r2, [r3, #12]
    g_location_pid.Integral =   L_KI;             /*  Integral Const*/
 8003514:	4b0b      	ldr	r3, [pc, #44]	; (8003544 <pid_init+0x6c>)
 8003516:	4a0c      	ldr	r2, [pc, #48]	; (8003548 <pid_init+0x70>)
 8003518:	611a      	str	r2, [r3, #16]
    g_location_pid.Derivative = L_KD;           /*  Derivative Const*/
 800351a:	4b0a      	ldr	r3, [pc, #40]	; (8003544 <pid_init+0x6c>)
 800351c:	f04f 0200 	mov.w	r2, #0
 8003520:	615a      	str	r2, [r3, #20]
    g_location_pid.IngMax = 20;
 8003522:	4b08      	ldr	r3, [pc, #32]	; (8003544 <pid_init+0x6c>)
 8003524:	4a09      	ldr	r2, [pc, #36]	; (800354c <pid_init+0x74>)
 8003526:	629a      	str	r2, [r3, #40]	; 0x28
    g_location_pid.IngMin = -20;
 8003528:	4b06      	ldr	r3, [pc, #24]	; (8003544 <pid_init+0x6c>)
 800352a:	4a09      	ldr	r2, [pc, #36]	; (8003550 <pid_init+0x78>)
 800352c:	625a      	str	r2, [r3, #36]	; 0x24
    g_location_pid.OutMax = 50;                /*  */
 800352e:	4b05      	ldr	r3, [pc, #20]	; (8003544 <pid_init+0x6c>)
 8003530:	4a08      	ldr	r2, [pc, #32]	; (8003554 <pid_init+0x7c>)
 8003532:	631a      	str	r2, [r3, #48]	; 0x30
    g_location_pid.OutMin = -50;
 8003534:	4b03      	ldr	r3, [pc, #12]	; (8003544 <pid_init+0x6c>)
 8003536:	4a08      	ldr	r2, [pc, #32]	; (8003558 <pid_init+0x80>)
 8003538:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800353a:	bf00      	nop
 800353c:	46bd      	mov	sp, r7
 800353e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003542:	4770      	bx	lr
 8003544:	200006c8 	.word	0x200006c8
 8003548:	3d4ccccd 	.word	0x3d4ccccd
 800354c:	41a00000 	.word	0x41a00000
 8003550:	c1a00000 	.word	0xc1a00000
 8003554:	42480000 	.word	0x42480000
 8003558:	c2480000 	.word	0xc2480000

0800355c <increment_pid_ctrl>:
  * 
  *   
  *     
  */
int32_t increment_pid_ctrl(PID_TypeDef *PID,float Feedback_value)
{
 800355c:	b480      	push	{r7}
 800355e:	b083      	sub	sp, #12
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
 8003564:	ed87 0a00 	vstr	s0, [r7]
     PID->Error = (float)(PID->SetPoint - Feedback_value);                  /*  */
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	ed93 7a00 	vldr	s14, [r3]
 800356e:	edd7 7a00 	vldr	s15, [r7]
 8003572:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	edc3 7a06 	vstr	s15, [r3, #24]
#if INCR_LOCT_SELECT
    PID->ActualValue += (PID->Proportion * (PID->Error - PID->LastError))   /* E[k] */
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	ed93 7a03 	vldr	s14, [r3, #12]
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	edd3 6a06 	vldr	s13, [r3, #24]
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	edd3 7a07 	vldr	s15, [r3, #28]
 800358e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003592:	ee27 7a27 	vmul.f32	s14, s14, s15
                        + (PID->Integral * PID->Error)                      /* E[k-1] */
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	edd3 6a04 	vldr	s13, [r3, #16]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	edd3 7a06 	vldr	s15, [r3, #24]
 80035a2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035a6:	ee37 7a27 	vadd.f32	s14, s14, s15
                        + (PID->Derivative * (PID->Error - 2 * PID->LastError + PID->PrevError)); /* E[k-2] */
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	edd3 6a05 	vldr	s13, [r3, #20]
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	ed93 6a06 	vldr	s12, [r3, #24]
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	edd3 7a07 	vldr	s15, [r3, #28]
 80035bc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80035c0:	ee36 6a67 	vsub.f32	s12, s12, s15
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	edd3 7a08 	vldr	s15, [r3, #32]
 80035ca:	ee76 7a27 	vadd.f32	s15, s12, s15
 80035ce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035d2:	ee37 7a27 	vadd.f32	s14, s14, s15
    PID->ActualValue += (PID->Proportion * (PID->Error - PID->LastError))   /* E[k] */
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	edd3 7a01 	vldr	s15, [r3, #4]
 80035dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	edc3 7a01 	vstr	s15, [r3, #4]
    PID->PrevError = PID->LastError;                                        /*  */
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	69da      	ldr	r2, [r3, #28]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	621a      	str	r2, [r3, #32]
    PID->LastError = PID->Error;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	699a      	ldr	r2, [r3, #24]
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	61da      	str	r2, [r3, #28]
    PID->ActualValue = (PID->Proportion * PID->Error)                       /* E[k] */
                       + (PID->Integral * PID->SumError)                    /* E[k-1] */
                       + (PID->Derivative * (PID->Error - PID->LastError)); /* E[k-2] */
    PID->LastError = PID->Error;
#endif
    if(PID->ActualValue > PID->OutMax)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	ed93 7a01 	vldr	s14, [r3, #4]
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8003602:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003606:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800360a:	dd04      	ble.n	8003616 <increment_pid_ctrl+0xba>
    {
        PID->ActualValue = PID->OutMax;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	605a      	str	r2, [r3, #4]
 8003614:	e00e      	b.n	8003634 <increment_pid_ctrl+0xd8>
    }
    else if(PID->ActualValue < PID->OutMin)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	ed93 7a01 	vldr	s14, [r3, #4]
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8003622:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003626:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800362a:	d503      	bpl.n	8003634 <increment_pid_ctrl+0xd8>
    {
        PID->ActualValue = PID->OutMin;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	605a      	str	r2, [r3, #4]

//    if( abs(PID->ActualValue) < 10)
//    {
//    	PID->ActualValue = 0;
//    }
    return ((int32_t)(PID->ActualValue));                                   /*  */
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	edd3 7a01 	vldr	s15, [r3, #4]
 800363a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800363e:	ee17 3a90 	vmov	r3, s15

}
 8003642:	4618      	mov	r0, r3
 8003644:	370c      	adds	r7, #12
 8003646:	46bd      	mov	sp, r7
 8003648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364c:	4770      	bx	lr
	...

08003650 <UART5_IRQHandler>:

uint8_t g_RS232_rx_buf[RS232_REC_LEN]; /* ,  RS232_REC_LEN . */
uint8_t g_RS232_rx_cnt = 0;            /*  */

void RS232_UX_IRQHandler(void)
{
 8003650:	b480      	push	{r7}
 8003652:	b083      	sub	sp, #12
 8003654:	af00      	add	r7, sp, #0
    uint8_t res;
	BaseType_t xHigherPriorityTaskWoken;
	xHigherPriorityTaskWoken = pdFALSE;
 8003656:	2300      	movs	r3, #0
 8003658:	607b      	str	r3, [r7, #4]
    if ((__HAL_UART_GET_FLAG(&g_rs232_handler, UART_FLAG_RXNE) != RESET)) /*  */
 800365a:	4b04      	ldr	r3, [pc, #16]	; (800366c <UART5_IRQHandler+0x1c>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	681b      	ldr	r3, [r3, #0]
//        if (timeout > maxDelay)
//        {
//            break;
//        }
//    }
}
 8003660:	bf00      	nop
 8003662:	370c      	adds	r7, #12
 8003664:	46bd      	mov	sp, r7
 8003666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366a:	4770      	bx	lr
 800366c:	200006fc 	.word	0x200006fc

08003670 <rtc_write_bkr>:
 * @param       bkrx : ,:0~31
 * @param       data : ,32
 * @retval      
 */
void rtc_write_bkr(uint32_t bkrx, uint32_t data)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	b082      	sub	sp, #8
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
 8003678:	6039      	str	r1, [r7, #0]
    HAL_PWR_EnableBkUpAccess();     /*  */
 800367a:	f003 fe01 	bl	8007280 <HAL_PWR_EnableBkUpAccess>
    HAL_RTCEx_BKUPWrite(&g_rtc_handle, bkrx, data);
 800367e:	683a      	ldr	r2, [r7, #0]
 8003680:	6879      	ldr	r1, [r7, #4]
 8003682:	4803      	ldr	r0, [pc, #12]	; (8003690 <rtc_write_bkr+0x20>)
 8003684:	f004 ff26 	bl	80084d4 <HAL_RTCEx_BKUPWrite>
}
 8003688:	bf00      	nop
 800368a:	3708      	adds	r7, #8
 800368c:	46bd      	mov	sp, r7
 800368e:	bd80      	pop	{r7, pc}
 8003690:	20000740 	.word	0x20000740

08003694 <rtc_read_bkr>:
 * @brief       RTCSRAM
 * @param       bkrx : ,:0~31
 * @retval      
 */
uint32_t rtc_read_bkr(uint32_t bkrx)
{
 8003694:	b480      	push	{r7}
 8003696:	b085      	sub	sp, #20
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
    uint32_t temp = 0;
 800369c:	2300      	movs	r3, #0
 800369e:	60fb      	str	r3, [r7, #12]
    temp = RTC_BASE + 0x50 + bkrx * 4;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	f103 5380 	add.w	r3, r3, #268435456	; 0x10000000
 80036a6:	f603 2314 	addw	r3, r3, #2580	; 0xa14
 80036aa:	009b      	lsls	r3, r3, #2
 80036ac:	60fb      	str	r3, [r7, #12]
    return (*(uint32_t *)temp); /*  */
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
}
 80036b2:	4618      	mov	r0, r3
 80036b4:	3714      	adds	r7, #20
 80036b6:	46bd      	mov	sp, r7
 80036b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036bc:	4770      	bx	lr
	...

080036c0 <rtc_set_time>:
 * @param       ampm        : AM/PM, 0=AM/24H; 1=PM/12H;
 * @retval      0,
 *              1,
 */
HAL_StatusTypeDef rtc_set_time(uint8_t hour, uint8_t min, uint8_t sec, uint8_t ampm)
{
 80036c0:	b590      	push	{r4, r7, lr}
 80036c2:	b089      	sub	sp, #36	; 0x24
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	4604      	mov	r4, r0
 80036c8:	4608      	mov	r0, r1
 80036ca:	4611      	mov	r1, r2
 80036cc:	461a      	mov	r2, r3
 80036ce:	4623      	mov	r3, r4
 80036d0:	71fb      	strb	r3, [r7, #7]
 80036d2:	4603      	mov	r3, r0
 80036d4:	71bb      	strb	r3, [r7, #6]
 80036d6:	460b      	mov	r3, r1
 80036d8:	717b      	strb	r3, [r7, #5]
 80036da:	4613      	mov	r3, r2
 80036dc:	713b      	strb	r3, [r7, #4]
    RTC_TimeTypeDef rtc_time_handle;

    rtc_time_handle.Hours = hour;
 80036de:	79fb      	ldrb	r3, [r7, #7]
 80036e0:	733b      	strb	r3, [r7, #12]
    rtc_time_handle.Minutes = min;
 80036e2:	79bb      	ldrb	r3, [r7, #6]
 80036e4:	737b      	strb	r3, [r7, #13]
    rtc_time_handle.Seconds = sec;
 80036e6:	797b      	ldrb	r3, [r7, #5]
 80036e8:	73bb      	strb	r3, [r7, #14]
    rtc_time_handle.TimeFormat = ampm;
 80036ea:	793b      	ldrb	r3, [r7, #4]
 80036ec:	73fb      	strb	r3, [r7, #15]
    rtc_time_handle.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80036ee:	2300      	movs	r3, #0
 80036f0:	61bb      	str	r3, [r7, #24]
    rtc_time_handle.StoreOperation = RTC_STOREOPERATION_RESET;
 80036f2:	2300      	movs	r3, #0
 80036f4:	61fb      	str	r3, [r7, #28]
    return HAL_RTC_SetTime(&g_rtc_handle, &rtc_time_handle, RTC_FORMAT_BIN);
 80036f6:	f107 030c 	add.w	r3, r7, #12
 80036fa:	2200      	movs	r2, #0
 80036fc:	4619      	mov	r1, r3
 80036fe:	4804      	ldr	r0, [pc, #16]	; (8003710 <rtc_set_time+0x50>)
 8003700:	f004 fbdd 	bl	8007ebe <HAL_RTC_SetTime>
 8003704:	4603      	mov	r3, r0
}
 8003706:	4618      	mov	r0, r3
 8003708:	3724      	adds	r7, #36	; 0x24
 800370a:	46bd      	mov	sp, r7
 800370c:	bd90      	pop	{r4, r7, pc}
 800370e:	bf00      	nop
 8003710:	20000740 	.word	0x20000740

08003714 <rtc_set_date>:
 * @param       week            : (1~7,0,!)
 * @retval      0,
 *              1,
 */
HAL_StatusTypeDef rtc_set_date(uint8_t year, uint8_t month, uint8_t date, uint8_t week)
{
 8003714:	b590      	push	{r4, r7, lr}
 8003716:	b085      	sub	sp, #20
 8003718:	af00      	add	r7, sp, #0
 800371a:	4604      	mov	r4, r0
 800371c:	4608      	mov	r0, r1
 800371e:	4611      	mov	r1, r2
 8003720:	461a      	mov	r2, r3
 8003722:	4623      	mov	r3, r4
 8003724:	71fb      	strb	r3, [r7, #7]
 8003726:	4603      	mov	r3, r0
 8003728:	71bb      	strb	r3, [r7, #6]
 800372a:	460b      	mov	r3, r1
 800372c:	717b      	strb	r3, [r7, #5]
 800372e:	4613      	mov	r3, r2
 8003730:	713b      	strb	r3, [r7, #4]
    RTC_DateTypeDef rtc_date_handle;

    rtc_date_handle.Date = date;
 8003732:	797b      	ldrb	r3, [r7, #5]
 8003734:	73bb      	strb	r3, [r7, #14]
    rtc_date_handle.Month = month;
 8003736:	79bb      	ldrb	r3, [r7, #6]
 8003738:	737b      	strb	r3, [r7, #13]
    rtc_date_handle.WeekDay = week;
 800373a:	793b      	ldrb	r3, [r7, #4]
 800373c:	733b      	strb	r3, [r7, #12]
    rtc_date_handle.Year = year;
 800373e:	79fb      	ldrb	r3, [r7, #7]
 8003740:	73fb      	strb	r3, [r7, #15]
    return HAL_RTC_SetDate(&g_rtc_handle, &rtc_date_handle, RTC_FORMAT_BIN);
 8003742:	f107 030c 	add.w	r3, r7, #12
 8003746:	2200      	movs	r2, #0
 8003748:	4619      	mov	r1, r3
 800374a:	4804      	ldr	r0, [pc, #16]	; (800375c <rtc_set_date+0x48>)
 800374c:	f004 fcd2 	bl	80080f4 <HAL_RTC_SetDate>
 8003750:	4603      	mov	r3, r0
}
 8003752:	4618      	mov	r0, r3
 8003754:	3714      	adds	r7, #20
 8003756:	46bd      	mov	sp, r7
 8003758:	bd90      	pop	{r4, r7, pc}
 800375a:	bf00      	nop
 800375c:	20000740 	.word	0x20000740

08003760 <rtc_get_time>:
 * @param       *hour,*min,*sec : ,,
 * @param       *ampm           : AM/PM,0=AM/24H,1=PM.
 * @retval      
 */
void rtc_get_time(uint8_t *hour, uint8_t *min, uint8_t *sec, uint8_t *ampm)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b08a      	sub	sp, #40	; 0x28
 8003764:	af00      	add	r7, sp, #0
 8003766:	60f8      	str	r0, [r7, #12]
 8003768:	60b9      	str	r1, [r7, #8]
 800376a:	607a      	str	r2, [r7, #4]
 800376c:	603b      	str	r3, [r7, #0]
    RTC_TimeTypeDef rtc_time_handle;

    HAL_RTC_GetTime(&g_rtc_handle, &rtc_time_handle, RTC_FORMAT_BIN);
 800376e:	f107 0314 	add.w	r3, r7, #20
 8003772:	2200      	movs	r2, #0
 8003774:	4619      	mov	r1, r3
 8003776:	4809      	ldr	r0, [pc, #36]	; (800379c <rtc_get_time+0x3c>)
 8003778:	f004 fc5e 	bl	8008038 <HAL_RTC_GetTime>

    *hour = rtc_time_handle.Hours;
 800377c:	7d3a      	ldrb	r2, [r7, #20]
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	701a      	strb	r2, [r3, #0]
    *min = rtc_time_handle.Minutes;
 8003782:	7d7a      	ldrb	r2, [r7, #21]
 8003784:	68bb      	ldr	r3, [r7, #8]
 8003786:	701a      	strb	r2, [r3, #0]
    *sec = rtc_time_handle.Seconds;
 8003788:	7dba      	ldrb	r2, [r7, #22]
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	701a      	strb	r2, [r3, #0]
    *ampm = rtc_time_handle.TimeFormat;
 800378e:	7dfa      	ldrb	r2, [r7, #23]
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	701a      	strb	r2, [r3, #0]

    //printf("Output time min and second is %d:%d\r\n", *min, *sec);
}
 8003794:	bf00      	nop
 8003796:	3728      	adds	r7, #40	; 0x28
 8003798:	46bd      	mov	sp, r7
 800379a:	bd80      	pop	{r7, pc}
 800379c:	20000740 	.word	0x20000740

080037a0 <rtc_get_date>:
 * @param       *year,*mon,*date: ,,
 * @param       *week           : 
 * @retval      
 */
void rtc_get_date(uint8_t *year, uint8_t *month, uint8_t *date, uint8_t *week)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b086      	sub	sp, #24
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	60f8      	str	r0, [r7, #12]
 80037a8:	60b9      	str	r1, [r7, #8]
 80037aa:	607a      	str	r2, [r7, #4]
 80037ac:	603b      	str	r3, [r7, #0]
    RTC_DateTypeDef rtc_date_handle;

    HAL_RTC_GetDate(&g_rtc_handle, &rtc_date_handle, RTC_FORMAT_BIN);
 80037ae:	f107 0314 	add.w	r3, r7, #20
 80037b2:	2200      	movs	r2, #0
 80037b4:	4619      	mov	r1, r3
 80037b6:	4809      	ldr	r0, [pc, #36]	; (80037dc <rtc_get_date+0x3c>)
 80037b8:	f004 fd43 	bl	8008242 <HAL_RTC_GetDate>

    *year = rtc_date_handle.Year;
 80037bc:	7dfa      	ldrb	r2, [r7, #23]
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	701a      	strb	r2, [r3, #0]
    *month = rtc_date_handle.Month;
 80037c2:	7d7a      	ldrb	r2, [r7, #21]
 80037c4:	68bb      	ldr	r3, [r7, #8]
 80037c6:	701a      	strb	r2, [r3, #0]
    *date = rtc_date_handle.Date;
 80037c8:	7dba      	ldrb	r2, [r7, #22]
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	701a      	strb	r2, [r3, #0]
    *week = rtc_date_handle.WeekDay;
 80037ce:	7d3a      	ldrb	r2, [r7, #20]
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	701a      	strb	r2, [r3, #0]
}
 80037d4:	bf00      	nop
 80037d6:	3718      	adds	r7, #24
 80037d8:	46bd      	mov	sp, r7
 80037da:	bd80      	pop	{r7, pc}
 80037dc:	20000740 	.word	0x20000740

080037e0 <rtc_init>:
 * @param       
 * @retval      0,
 *              1,
 */
uint8_t rtc_init(void)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b082      	sub	sp, #8
 80037e4:	af00      	add	r7, sp, #0
    uint16_t bkpflag = 0;
 80037e6:	2300      	movs	r3, #0
 80037e8:	80fb      	strh	r3, [r7, #6]
    g_rtc_handle.Instance = RTC;
 80037ea:	4b1e      	ldr	r3, [pc, #120]	; (8003864 <rtc_init+0x84>)
 80037ec:	4a1e      	ldr	r2, [pc, #120]	; (8003868 <rtc_init+0x88>)
 80037ee:	601a      	str	r2, [r3, #0]
    g_rtc_handle.Init.HourFormat = RTC_HOURFORMAT_24;   /* RTC24 */
 80037f0:	4b1c      	ldr	r3, [pc, #112]	; (8003864 <rtc_init+0x84>)
 80037f2:	2200      	movs	r2, #0
 80037f4:	605a      	str	r2, [r3, #4]
    g_rtc_handle.Init.AsynchPrediv = 0x7F;              /* RTC(1~0x7F) */
 80037f6:	4b1b      	ldr	r3, [pc, #108]	; (8003864 <rtc_init+0x84>)
 80037f8:	227f      	movs	r2, #127	; 0x7f
 80037fa:	609a      	str	r2, [r3, #8]
    g_rtc_handle.Init.SynchPrediv = 0xFF;               /* RTC(0~0x7FFF) */
 80037fc:	4b19      	ldr	r3, [pc, #100]	; (8003864 <rtc_init+0x84>)
 80037fe:	22ff      	movs	r2, #255	; 0xff
 8003800:	60da      	str	r2, [r3, #12]
    g_rtc_handle.Init.OutPut = RTC_OUTPUT_DISABLE;
 8003802:	4b18      	ldr	r3, [pc, #96]	; (8003864 <rtc_init+0x84>)
 8003804:	2200      	movs	r2, #0
 8003806:	611a      	str	r2, [r3, #16]
    g_rtc_handle.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8003808:	4b16      	ldr	r3, [pc, #88]	; (8003864 <rtc_init+0x84>)
 800380a:	2200      	movs	r2, #0
 800380c:	615a      	str	r2, [r3, #20]
    g_rtc_handle.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800380e:	4b15      	ldr	r3, [pc, #84]	; (8003864 <rtc_init+0x84>)
 8003810:	2200      	movs	r2, #0
 8003812:	619a      	str	r2, [r3, #24]

    /*  */
    bkpflag = rtc_read_bkr(RTC_BKP_DR0);                /* BKP0 */
 8003814:	2000      	movs	r0, #0
 8003816:	f7ff ff3d 	bl	8003694 <rtc_read_bkr>
 800381a:	4603      	mov	r3, r0
 800381c:	80fb      	strh	r3, [r7, #6]

    if (HAL_RTC_Init(&g_rtc_handle) != HAL_OK)
 800381e:	4811      	ldr	r0, [pc, #68]	; (8003864 <rtc_init+0x84>)
 8003820:	f004 fabc 	bl	8007d9c <HAL_RTC_Init>
 8003824:	4603      	mov	r3, r0
 8003826:	2b00      	cmp	r3, #0
 8003828:	d001      	beq.n	800382e <rtc_init+0x4e>
    {
        return 1;
 800382a:	2301      	movs	r3, #1
 800382c:	e016      	b.n	800385c <rtc_init+0x7c>
    }

    if ((bkpflag != 0x5050) && (bkpflag != 0x5051))     /* ,  */
 800382e:	88fb      	ldrh	r3, [r7, #6]
 8003830:	f245 0250 	movw	r2, #20560	; 0x5050
 8003834:	4293      	cmp	r3, r2
 8003836:	d010      	beq.n	800385a <rtc_init+0x7a>
 8003838:	88fb      	ldrh	r3, [r7, #6]
 800383a:	f245 0251 	movw	r2, #20561	; 0x5051
 800383e:	4293      	cmp	r3, r2
 8003840:	d00b      	beq.n	800385a <rtc_init+0x7a>
    {
        rtc_set_time(23, 59, 56, RTC_HOURFORMAT12_AM);  /* ,  */
 8003842:	2300      	movs	r3, #0
 8003844:	2238      	movs	r2, #56	; 0x38
 8003846:	213b      	movs	r1, #59	; 0x3b
 8003848:	2017      	movs	r0, #23
 800384a:	f7ff ff39 	bl	80036c0 <rtc_set_time>
        rtc_set_date(20, 1, 13, 7);                     /*  */
 800384e:	2307      	movs	r3, #7
 8003850:	220d      	movs	r2, #13
 8003852:	2101      	movs	r1, #1
 8003854:	2014      	movs	r0, #20
 8003856:	f7ff ff5d 	bl	8003714 <rtc_set_date>
    }
    return 0;
 800385a:	2300      	movs	r3, #0
}
 800385c:	4618      	mov	r0, r3
 800385e:	3708      	adds	r7, #8
 8003860:	46bd      	mov	sp, r7
 8003862:	bd80      	pop	{r7, pc}
 8003864:	20000740 	.word	0x20000740
 8003868:	40002800 	.word	0x40002800

0800386c <HAL_RTC_MspInit>:
 * @param       hrtc:RTC
 * @note        HAL_RTC_Init()
 * @retval      
 */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b094      	sub	sp, #80	; 0x50
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
    uint16_t retry = 200;
 8003874:	23c8      	movs	r3, #200	; 0xc8
 8003876:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    RCC_OscInitTypeDef rcc_osc_init_handle;
    RCC_PeriphCLKInitTypeDef rcc_periphclk_init_handle;

    __HAL_RCC_RTC_ENABLE();     /* RTC */
 800387a:	4b36      	ldr	r3, [pc, #216]	; (8003954 <HAL_RTC_MspInit+0xe8>)
 800387c:	2201      	movs	r2, #1
 800387e:	601a      	str	r2, [r3, #0]
    HAL_PWR_EnableBkUpAccess(); /*  */
 8003880:	f003 fcfe 	bl	8007280 <HAL_PWR_EnableBkUpAccess>
    __HAL_RCC_PWR_CLK_ENABLE(); /* PWR */
 8003884:	2300      	movs	r3, #0
 8003886:	60bb      	str	r3, [r7, #8]
 8003888:	4b33      	ldr	r3, [pc, #204]	; (8003958 <HAL_RTC_MspInit+0xec>)
 800388a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800388c:	4a32      	ldr	r2, [pc, #200]	; (8003958 <HAL_RTC_MspInit+0xec>)
 800388e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003892:	6413      	str	r3, [r2, #64]	; 0x40
 8003894:	4b30      	ldr	r3, [pc, #192]	; (8003958 <HAL_RTC_MspInit+0xec>)
 8003896:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003898:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800389c:	60bb      	str	r3, [r7, #8]
 800389e:	68bb      	ldr	r3, [r7, #8]

    /* LSE */
    RCC->BDCR |= 1 << 0;        /* LSE */
 80038a0:	4b2d      	ldr	r3, [pc, #180]	; (8003958 <HAL_RTC_MspInit+0xec>)
 80038a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038a4:	4a2c      	ldr	r2, [pc, #176]	; (8003958 <HAL_RTC_MspInit+0xec>)
 80038a6:	f043 0301 	orr.w	r3, r3, #1
 80038aa:	6713      	str	r3, [r2, #112]	; 0x70

    while (retry && ((RCC->BDCR & 0x02) == 0))  /* LSE */
 80038ac:	e007      	b.n	80038be <HAL_RTC_MspInit+0x52>
    {
        retry--;
 80038ae:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80038b2:	3b01      	subs	r3, #1
 80038b4:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
        delay_ms(5);
 80038b8:	2005      	movs	r0, #5
 80038ba:	f008 f81d 	bl	800b8f8 <delay_ms>
    while (retry && ((RCC->BDCR & 0x02) == 0))  /* LSE */
 80038be:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d005      	beq.n	80038d2 <HAL_RTC_MspInit+0x66>
 80038c6:	4b24      	ldr	r3, [pc, #144]	; (8003958 <HAL_RTC_MspInit+0xec>)
 80038c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038ca:	f003 0302 	and.w	r3, r3, #2
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d0ed      	beq.n	80038ae <HAL_RTC_MspInit+0x42>
    }

    if (retry == 0)     /* LSE LSI */
 80038d2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d11a      	bne.n	8003910 <HAL_RTC_MspInit+0xa4>
    {
        rcc_osc_init_handle.OscillatorType = RCC_OSCILLATORTYPE_LSI;        /*  */
 80038da:	2308      	movs	r3, #8
 80038dc:	61fb      	str	r3, [r7, #28]
        rcc_osc_init_handle.PLL.PLLState = RCC_PLL_NONE;                    /* PLL */
 80038de:	2300      	movs	r3, #0
 80038e0:	637b      	str	r3, [r7, #52]	; 0x34
        rcc_osc_init_handle.LSIState = RCC_LSI_ON;                          /* LSI: */
 80038e2:	2301      	movs	r3, #1
 80038e4:	633b      	str	r3, [r7, #48]	; 0x30
        HAL_RCC_OscConfig(&rcc_osc_init_handle);                            /* rcc_oscinitstruct */
 80038e6:	f107 031c 	add.w	r3, r7, #28
 80038ea:	4618      	mov	r0, r3
 80038ec:	f003 fcdc 	bl	80072a8 <HAL_RCC_OscConfig>

        rcc_periphclk_init_handle.PeriphClockSelection = RCC_PERIPHCLK_RTC; /*  RTC */
 80038f0:	2302      	movs	r3, #2
 80038f2:	60fb      	str	r3, [r7, #12]
        rcc_periphclk_init_handle.RTCClockSelection = RCC_RTCCLKSOURCE_LSI; /* RTCLSI */
 80038f4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80038f8:	61bb      	str	r3, [r7, #24]
        HAL_RCCEx_PeriphCLKConfig(&rcc_periphclk_init_handle);              /* rcc_periphclkinitstruct */
 80038fa:	f107 030c 	add.w	r3, r7, #12
 80038fe:	4618      	mov	r0, r3
 8003900:	f004 f96a 	bl	8007bd8 <HAL_RCCEx_PeriphCLKConfig>
        rtc_write_bkr(0, 0x5051);
 8003904:	f245 0151 	movw	r1, #20561	; 0x5051
 8003908:	2000      	movs	r0, #0
 800390a:	f7ff feb1 	bl	8003670 <rtc_write_bkr>
 800390e:	e019      	b.n	8003944 <HAL_RTC_MspInit+0xd8>
    }
    else
    {
        rcc_osc_init_handle.OscillatorType = RCC_OSCILLATORTYPE_LSE;        /*  */
 8003910:	2304      	movs	r3, #4
 8003912:	61fb      	str	r3, [r7, #28]
        rcc_osc_init_handle.PLL.PLLState = RCC_PLL_NONE;                    /* PLL */
 8003914:	2300      	movs	r3, #0
 8003916:	637b      	str	r3, [r7, #52]	; 0x34
        rcc_osc_init_handle.LSEState = RCC_LSE_ON;                          /* LSE: */
 8003918:	2301      	movs	r3, #1
 800391a:	627b      	str	r3, [r7, #36]	; 0x24
        HAL_RCC_OscConfig(&rcc_osc_init_handle);                            /* rcc_oscinitstruct */
 800391c:	f107 031c 	add.w	r3, r7, #28
 8003920:	4618      	mov	r0, r3
 8003922:	f003 fcc1 	bl	80072a8 <HAL_RCC_OscConfig>

        rcc_periphclk_init_handle.PeriphClockSelection = RCC_PERIPHCLK_RTC; /* RTC */
 8003926:	2302      	movs	r3, #2
 8003928:	60fb      	str	r3, [r7, #12]
        rcc_periphclk_init_handle.RTCClockSelection = RCC_RTCCLKSOURCE_LSE; /* RTCLSE */
 800392a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800392e:	61bb      	str	r3, [r7, #24]
        HAL_RCCEx_PeriphCLKConfig(&rcc_periphclk_init_handle);              /* rcc_periphclkinitstruct */
 8003930:	f107 030c 	add.w	r3, r7, #12
 8003934:	4618      	mov	r0, r3
 8003936:	f004 f94f 	bl	8007bd8 <HAL_RCCEx_PeriphCLKConfig>
        rtc_write_bkr(0, 0x5050);
 800393a:	f245 0150 	movw	r1, #20560	; 0x5050
 800393e:	2000      	movs	r0, #0
 8003940:	f7ff fe96 	bl	8003670 <rtc_write_bkr>
    }

    __HAL_RCC_RTC_ENABLE(); /* RTC */
 8003944:	4b03      	ldr	r3, [pc, #12]	; (8003954 <HAL_RTC_MspInit+0xe8>)
 8003946:	2201      	movs	r2, #1
 8003948:	601a      	str	r2, [r3, #0]
}
 800394a:	bf00      	nop
 800394c:	3750      	adds	r7, #80	; 0x50
 800394e:	46bd      	mov	sp, r7
 8003950:	bd80      	pop	{r7, pc}
 8003952:	bf00      	nop
 8003954:	42470e3c 	.word	0x42470e3c
 8003958:	40023800 	.word	0x40023800

0800395c <RTC_Alarm_IRQHandler>:
 * @breif       RTC
 * @param       
 * @retval      
 */
void RTC_Alarm_IRQHandler(void)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	af00      	add	r7, sp, #0
    HAL_RTC_AlarmIRQHandler(&g_rtc_handle);
 8003960:	4802      	ldr	r0, [pc, #8]	; (800396c <RTC_Alarm_IRQHandler+0x10>)
 8003962:	f004 fcbd 	bl	80082e0 <HAL_RTC_AlarmIRQHandler>
}
 8003966:	bf00      	nop
 8003968:	bd80      	pop	{r7, pc}
 800396a:	bf00      	nop
 800396c:	20000740 	.word	0x20000740

08003970 <HAL_RTC_AlarmAEventCallback>:
 * @breif       RTCA
 * @param       hrtc:RTC
 * @retval      
 */
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8003970:	b580      	push	{r7, lr}
 8003972:	b082      	sub	sp, #8
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
    printf("ALARM A!\r\n");
 8003978:	4803      	ldr	r0, [pc, #12]	; (8003988 <HAL_RTC_AlarmAEventCallback+0x18>)
 800397a:	f015 f83d 	bl	80189f8 <puts>
}
 800397e:	bf00      	nop
 8003980:	3708      	adds	r7, #8
 8003982:	46bd      	mov	sp, r7
 8003984:	bd80      	pop	{r7, pc}
 8003986:	bf00      	nop
 8003988:	0801cafc 	.word	0x0801cafc

0800398c <RTC_WKUP_IRQHandler>:
 * @breif       RTC WAKE UP
 * @param       
 * @retval      
 */
void RTC_WKUP_IRQHandler(void)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	af00      	add	r7, sp, #0
    HAL_RTCEx_WakeUpTimerIRQHandler(&g_rtc_handle);
 8003990:	4802      	ldr	r0, [pc, #8]	; (800399c <RTC_WKUP_IRQHandler+0x10>)
 8003992:	f004 fd7b 	bl	800848c <HAL_RTCEx_WakeUpTimerIRQHandler>
}
 8003996:	bf00      	nop
 8003998:	bd80      	pop	{r7, pc}
 800399a:	bf00      	nop
 800399c:	20000740 	.word	0x20000740

080039a0 <HAL_RTCEx_WakeUpTimerEventCallback>:
 * @breif       RTC WAKE UP
 * @param       hrtc : RTC
 * @retval      
 */
void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b082      	sub	sp, #8
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
    LED1_TOGGLE();
 80039a8:	2102      	movs	r1, #2
 80039aa:	4803      	ldr	r0, [pc, #12]	; (80039b8 <HAL_RTCEx_WakeUpTimerEventCallback+0x18>)
 80039ac:	f001 fed1 	bl	8005752 <HAL_GPIO_TogglePin>
}
 80039b0:	bf00      	nop
 80039b2:	3708      	adds	r7, #8
 80039b4:	46bd      	mov	sp, r7
 80039b6:	bd80      	pop	{r7, pc}
 80039b8:	40021000 	.word	0x40021000

080039bc <stepper_init>:
 * @param       arr: 
 * @param       psc: 
 * @retval      
 */
void stepper_init(uint16_t arr, uint16_t psc)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b090      	sub	sp, #64	; 0x40
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	4603      	mov	r3, r0
 80039c4:	460a      	mov	r2, r1
 80039c6:	80fb      	strh	r3, [r7, #6]
 80039c8:	4613      	mov	r3, r2
 80039ca:	80bb      	strh	r3, [r7, #4]
    GPIO_InitTypeDef gpio_init_struct;

    STEPPER_DIR1_GPIO_CLK_ENABLE();                                 /* DIR1 */
 80039cc:	2300      	movs	r3, #0
 80039ce:	62bb      	str	r3, [r7, #40]	; 0x28
 80039d0:	4b61      	ldr	r3, [pc, #388]	; (8003b58 <stepper_init+0x19c>)
 80039d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039d4:	4a60      	ldr	r2, [pc, #384]	; (8003b58 <stepper_init+0x19c>)
 80039d6:	f043 0320 	orr.w	r3, r3, #32
 80039da:	6313      	str	r3, [r2, #48]	; 0x30
 80039dc:	4b5e      	ldr	r3, [pc, #376]	; (8003b58 <stepper_init+0x19c>)
 80039de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039e0:	f003 0320 	and.w	r3, r3, #32
 80039e4:	62bb      	str	r3, [r7, #40]	; 0x28
 80039e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
    STEPPER_DIR2_GPIO_CLK_ENABLE();                                 /* DIR2 */
 80039e8:	2300      	movs	r3, #0
 80039ea:	627b      	str	r3, [r7, #36]	; 0x24
 80039ec:	4b5a      	ldr	r3, [pc, #360]	; (8003b58 <stepper_init+0x19c>)
 80039ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039f0:	4a59      	ldr	r2, [pc, #356]	; (8003b58 <stepper_init+0x19c>)
 80039f2:	f043 0320 	orr.w	r3, r3, #32
 80039f6:	6313      	str	r3, [r2, #48]	; 0x30
 80039f8:	4b57      	ldr	r3, [pc, #348]	; (8003b58 <stepper_init+0x19c>)
 80039fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039fc:	f003 0320 	and.w	r3, r3, #32
 8003a00:	627b      	str	r3, [r7, #36]	; 0x24
 8003a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    STEPPER_DIR3_GPIO_CLK_ENABLE();                                 /* DIR3 */
 8003a04:	2300      	movs	r3, #0
 8003a06:	623b      	str	r3, [r7, #32]
 8003a08:	4b53      	ldr	r3, [pc, #332]	; (8003b58 <stepper_init+0x19c>)
 8003a0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a0c:	4a52      	ldr	r2, [pc, #328]	; (8003b58 <stepper_init+0x19c>)
 8003a0e:	f043 0302 	orr.w	r3, r3, #2
 8003a12:	6313      	str	r3, [r2, #48]	; 0x30
 8003a14:	4b50      	ldr	r3, [pc, #320]	; (8003b58 <stepper_init+0x19c>)
 8003a16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a18:	f003 0302 	and.w	r3, r3, #2
 8003a1c:	623b      	str	r3, [r7, #32]
 8003a1e:	6a3b      	ldr	r3, [r7, #32]
    STEPPER_DIR4_GPIO_CLK_ENABLE();                                 /* DIR4 */
 8003a20:	2300      	movs	r3, #0
 8003a22:	61fb      	str	r3, [r7, #28]
 8003a24:	4b4c      	ldr	r3, [pc, #304]	; (8003b58 <stepper_init+0x19c>)
 8003a26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a28:	4a4b      	ldr	r2, [pc, #300]	; (8003b58 <stepper_init+0x19c>)
 8003a2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003a2e:	6313      	str	r3, [r2, #48]	; 0x30
 8003a30:	4b49      	ldr	r3, [pc, #292]	; (8003b58 <stepper_init+0x19c>)
 8003a32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a38:	61fb      	str	r3, [r7, #28]
 8003a3a:	69fb      	ldr	r3, [r7, #28]
            
    STEPPER_EN1_GPIO_CLK_ENABLE();                                  /* EN1 */
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	61bb      	str	r3, [r7, #24]
 8003a40:	4b45      	ldr	r3, [pc, #276]	; (8003b58 <stepper_init+0x19c>)
 8003a42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a44:	4a44      	ldr	r2, [pc, #272]	; (8003b58 <stepper_init+0x19c>)
 8003a46:	f043 0320 	orr.w	r3, r3, #32
 8003a4a:	6313      	str	r3, [r2, #48]	; 0x30
 8003a4c:	4b42      	ldr	r3, [pc, #264]	; (8003b58 <stepper_init+0x19c>)
 8003a4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a50:	f003 0320 	and.w	r3, r3, #32
 8003a54:	61bb      	str	r3, [r7, #24]
 8003a56:	69bb      	ldr	r3, [r7, #24]
    STEPPER_EN2_GPIO_CLK_ENABLE();                                  /* EN2 */
 8003a58:	2300      	movs	r3, #0
 8003a5a:	617b      	str	r3, [r7, #20]
 8003a5c:	4b3e      	ldr	r3, [pc, #248]	; (8003b58 <stepper_init+0x19c>)
 8003a5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a60:	4a3d      	ldr	r2, [pc, #244]	; (8003b58 <stepper_init+0x19c>)
 8003a62:	f043 0320 	orr.w	r3, r3, #32
 8003a66:	6313      	str	r3, [r2, #48]	; 0x30
 8003a68:	4b3b      	ldr	r3, [pc, #236]	; (8003b58 <stepper_init+0x19c>)
 8003a6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a6c:	f003 0320 	and.w	r3, r3, #32
 8003a70:	617b      	str	r3, [r7, #20]
 8003a72:	697b      	ldr	r3, [r7, #20]
    STEPPER_EN3_GPIO_CLK_ENABLE();                                  /* EN3 */
 8003a74:	2300      	movs	r3, #0
 8003a76:	613b      	str	r3, [r7, #16]
 8003a78:	4b37      	ldr	r3, [pc, #220]	; (8003b58 <stepper_init+0x19c>)
 8003a7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a7c:	4a36      	ldr	r2, [pc, #216]	; (8003b58 <stepper_init+0x19c>)
 8003a7e:	f043 0320 	orr.w	r3, r3, #32
 8003a82:	6313      	str	r3, [r2, #48]	; 0x30
 8003a84:	4b34      	ldr	r3, [pc, #208]	; (8003b58 <stepper_init+0x19c>)
 8003a86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a88:	f003 0320 	and.w	r3, r3, #32
 8003a8c:	613b      	str	r3, [r7, #16]
 8003a8e:	693b      	ldr	r3, [r7, #16]
    STEPPER_EN4_GPIO_CLK_ENABLE();                                  /* EN4 */
 8003a90:	2300      	movs	r3, #0
 8003a92:	60fb      	str	r3, [r7, #12]
 8003a94:	4b30      	ldr	r3, [pc, #192]	; (8003b58 <stepper_init+0x19c>)
 8003a96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a98:	4a2f      	ldr	r2, [pc, #188]	; (8003b58 <stepper_init+0x19c>)
 8003a9a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003a9e:	6313      	str	r3, [r2, #48]	; 0x30
 8003aa0:	4b2d      	ldr	r3, [pc, #180]	; (8003b58 <stepper_init+0x19c>)
 8003aa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aa4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003aa8:	60fb      	str	r3, [r7, #12]
 8003aaa:	68fb      	ldr	r3, [r7, #12]
    

    gpio_init_struct.Pin = STEPPER_DIR1_GPIO_PIN;                   /* DIR1 */
 8003aac:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003ab0:	62fb      	str	r3, [r7, #44]	; 0x2c
    gpio_init_struct.Mode = GPIO_MODE_OUTPUT_PP;                    /*  */
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	633b      	str	r3, [r7, #48]	; 0x30
    gpio_init_struct.Pull = GPIO_PULLDOWN;                          /*  */
 8003ab6:	2302      	movs	r3, #2
 8003ab8:	637b      	str	r3, [r7, #52]	; 0x34
    gpio_init_struct.Speed = GPIO_SPEED_FREQ_LOW;                   /*  */
 8003aba:	2300      	movs	r3, #0
 8003abc:	63bb      	str	r3, [r7, #56]	; 0x38
    HAL_GPIO_Init(STEPPER_DIR1_GPIO_PORT, &gpio_init_struct);       /* DIR1 */
 8003abe:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003ac2:	4619      	mov	r1, r3
 8003ac4:	4825      	ldr	r0, [pc, #148]	; (8003b5c <stepper_init+0x1a0>)
 8003ac6:	f001 fc8f 	bl	80053e8 <HAL_GPIO_Init>

    gpio_init_struct.Pin = STEPPER_DIR2_GPIO_PIN;                   /* DIR2 */
 8003aca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003ace:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(STEPPER_DIR2_GPIO_PORT, &gpio_init_struct);       /* DIR2 */
 8003ad0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003ad4:	4619      	mov	r1, r3
 8003ad6:	4821      	ldr	r0, [pc, #132]	; (8003b5c <stepper_init+0x1a0>)
 8003ad8:	f001 fc86 	bl	80053e8 <HAL_GPIO_Init>

    gpio_init_struct.Pin = STEPPER_DIR3_GPIO_PIN;                   /* DIR3 */
 8003adc:	2304      	movs	r3, #4
 8003ade:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(STEPPER_DIR3_GPIO_PORT, &gpio_init_struct);       /* DIR3 */
 8003ae0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003ae4:	4619      	mov	r1, r3
 8003ae6:	481e      	ldr	r0, [pc, #120]	; (8003b60 <stepper_init+0x1a4>)
 8003ae8:	f001 fc7e 	bl	80053e8 <HAL_GPIO_Init>

    gpio_init_struct.Pin = STEPPER_DIR4_GPIO_PIN;                   /* DIR4 */
 8003aec:	2304      	movs	r3, #4
 8003aee:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(STEPPER_DIR4_GPIO_PORT, &gpio_init_struct);       /* DIR4 */
 8003af0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003af4:	4619      	mov	r1, r3
 8003af6:	481b      	ldr	r0, [pc, #108]	; (8003b64 <stepper_init+0x1a8>)
 8003af8:	f001 fc76 	bl	80053e8 <HAL_GPIO_Init>
    
    /*      */
    
    gpio_init_struct.Pin = STEPPER_EN1_GPIO_PIN;                    /* EN1 */
 8003afc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003b00:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(STEPPER_EN1_GPIO_PORT, &gpio_init_struct);        /* EN1 */
 8003b02:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003b06:	4619      	mov	r1, r3
 8003b08:	4814      	ldr	r0, [pc, #80]	; (8003b5c <stepper_init+0x1a0>)
 8003b0a:	f001 fc6d 	bl	80053e8 <HAL_GPIO_Init>
    
    gpio_init_struct.Pin = STEPPER_EN2_GPIO_PIN;                    /* EN2 */
 8003b0e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003b12:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(STEPPER_EN2_GPIO_PORT, &gpio_init_struct);        /* EN2 */
 8003b14:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003b18:	4619      	mov	r1, r3
 8003b1a:	4810      	ldr	r0, [pc, #64]	; (8003b5c <stepper_init+0x1a0>)
 8003b1c:	f001 fc64 	bl	80053e8 <HAL_GPIO_Init>
    
    gpio_init_struct.Pin = STEPPER_EN3_GPIO_PIN;                    /* EN3 */
 8003b20:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003b24:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(STEPPER_EN3_GPIO_PORT, &gpio_init_struct);        /* EN3 */
 8003b26:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003b2a:	4619      	mov	r1, r3
 8003b2c:	480b      	ldr	r0, [pc, #44]	; (8003b5c <stepper_init+0x1a0>)
 8003b2e:	f001 fc5b 	bl	80053e8 <HAL_GPIO_Init>
    
    gpio_init_struct.Pin = STEPPER_EN4_GPIO_PIN;                    /* EN4 */
 8003b32:	2308      	movs	r3, #8
 8003b34:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(STEPPER_EN4_GPIO_PORT, &gpio_init_struct);        /* EN4 */
 8003b36:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003b3a:	4619      	mov	r1, r3
 8003b3c:	4809      	ldr	r0, [pc, #36]	; (8003b64 <stepper_init+0x1a8>)
 8003b3e:	f001 fc53 	bl	80053e8 <HAL_GPIO_Init>
    
    atim_timx_oc_chy_init(arr, psc);                                /* PUL */
 8003b42:	88ba      	ldrh	r2, [r7, #4]
 8003b44:	88fb      	ldrh	r3, [r7, #6]
 8003b46:	4611      	mov	r1, r2
 8003b48:	4618      	mov	r0, r3
 8003b4a:	f000 fae7 	bl	800411c <atim_timx_oc_chy_init>
}
 8003b4e:	bf00      	nop
 8003b50:	3740      	adds	r7, #64	; 0x40
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bd80      	pop	{r7, pc}
 8003b56:	bf00      	nop
 8003b58:	40023800 	.word	0x40023800
 8003b5c:	40021400 	.word	0x40021400
 8003b60:	40020400 	.word	0x40020400
 8003b64:	40021c00 	.word	0x40021c00

08003b68 <stepper_stop>:
 * @brief       
 * @param       motor_num: 
 * @retval      
 */
void stepper_stop(uint8_t motor_num)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b082      	sub	sp, #8
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	4603      	mov	r3, r0
 8003b70:	71fb      	strb	r3, [r7, #7]
    switch(motor_num)
 8003b72:	79fb      	ldrb	r3, [r7, #7]
 8003b74:	3b01      	subs	r3, #1
 8003b76:	2b03      	cmp	r3, #3
 8003b78:	d85e      	bhi.n	8003c38 <stepper_stop+0xd0>
 8003b7a:	a201      	add	r2, pc, #4	; (adr r2, 8003b80 <stepper_stop+0x18>)
 8003b7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b80:	08003b91 	.word	0x08003b91
 8003b84:	08003bbb 	.word	0x08003bbb
 8003b88:	08003be5 	.word	0x08003be5
 8003b8c:	08003c0f 	.word	0x08003c0f
    {
        case STEPPER_MOTOR_1 :
        {
            /* PWM */
            if(g_atimx_oc_chy_handle.OCMode == TIM_OCMODE_PWM1||g_atimx_oc_chy_handle.OCMode == TIM_OCMODE_PWM2)
 8003b90:	4b30      	ldr	r3, [pc, #192]	; (8003c54 <stepper_stop+0xec>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	2b60      	cmp	r3, #96	; 0x60
 8003b96:	d003      	beq.n	8003ba0 <stepper_stop+0x38>
 8003b98:	4b2e      	ldr	r3, [pc, #184]	; (8003c54 <stepper_stop+0xec>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	2b70      	cmp	r3, #112	; 0x70
 8003b9e:	d103      	bne.n	8003ba8 <stepper_stop+0x40>
            {
                HAL_TIM_PWM_Stop(&g_atimx_handle, ATIM_TIMX_PWM_CH1);
 8003ba0:	2100      	movs	r1, #0
 8003ba2:	482d      	ldr	r0, [pc, #180]	; (8003c58 <stepper_stop+0xf0>)
 8003ba4:	f005 f806 	bl	8008bb4 <HAL_TIM_PWM_Stop>
            }
            if(g_atimx_oc_chy_handle.OCMode == TIM_OCMODE_TOGGLE)
 8003ba8:	4b2a      	ldr	r3, [pc, #168]	; (8003c54 <stepper_stop+0xec>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	2b30      	cmp	r3, #48	; 0x30
 8003bae:	d145      	bne.n	8003c3c <stepper_stop+0xd4>
            {
                HAL_TIM_OC_Stop_IT(&g_atimx_handle, ATIM_TIMX_PWM_CH1);
 8003bb0:	2100      	movs	r1, #0
 8003bb2:	4829      	ldr	r0, [pc, #164]	; (8003c58 <stepper_stop+0xf0>)
 8003bb4:	f004 ff40 	bl	8008a38 <HAL_TIM_OC_Stop_IT>
            }
            break;
 8003bb8:	e040      	b.n	8003c3c <stepper_stop+0xd4>
        }
        case STEPPER_MOTOR_2 :
        {
            if(g_atimx_oc_chy_handle.OCMode == TIM_OCMODE_PWM1||g_atimx_oc_chy_handle.OCMode == TIM_OCMODE_PWM2)
 8003bba:	4b26      	ldr	r3, [pc, #152]	; (8003c54 <stepper_stop+0xec>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	2b60      	cmp	r3, #96	; 0x60
 8003bc0:	d003      	beq.n	8003bca <stepper_stop+0x62>
 8003bc2:	4b24      	ldr	r3, [pc, #144]	; (8003c54 <stepper_stop+0xec>)
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	2b70      	cmp	r3, #112	; 0x70
 8003bc8:	d103      	bne.n	8003bd2 <stepper_stop+0x6a>
            {
                HAL_TIM_PWM_Stop(&g_atimx_handle, ATIM_TIMX_PWM_CH2);
 8003bca:	2104      	movs	r1, #4
 8003bcc:	4822      	ldr	r0, [pc, #136]	; (8003c58 <stepper_stop+0xf0>)
 8003bce:	f004 fff1 	bl	8008bb4 <HAL_TIM_PWM_Stop>
            }
            if(g_atimx_oc_chy_handle.OCMode == TIM_OCMODE_TOGGLE)
 8003bd2:	4b20      	ldr	r3, [pc, #128]	; (8003c54 <stepper_stop+0xec>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	2b30      	cmp	r3, #48	; 0x30
 8003bd8:	d132      	bne.n	8003c40 <stepper_stop+0xd8>
            {
                HAL_TIM_OC_Stop_IT(&g_atimx_handle, ATIM_TIMX_PWM_CH2);
 8003bda:	2104      	movs	r1, #4
 8003bdc:	481e      	ldr	r0, [pc, #120]	; (8003c58 <stepper_stop+0xf0>)
 8003bde:	f004 ff2b 	bl	8008a38 <HAL_TIM_OC_Stop_IT>
            }
            break;
 8003be2:	e02d      	b.n	8003c40 <stepper_stop+0xd8>
        }
        case STEPPER_MOTOR_3 :
        {
            if(g_atimx_oc_chy_handle.OCMode == TIM_OCMODE_PWM1||g_atimx_oc_chy_handle.OCMode == TIM_OCMODE_PWM2)
 8003be4:	4b1b      	ldr	r3, [pc, #108]	; (8003c54 <stepper_stop+0xec>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	2b60      	cmp	r3, #96	; 0x60
 8003bea:	d003      	beq.n	8003bf4 <stepper_stop+0x8c>
 8003bec:	4b19      	ldr	r3, [pc, #100]	; (8003c54 <stepper_stop+0xec>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	2b70      	cmp	r3, #112	; 0x70
 8003bf2:	d103      	bne.n	8003bfc <stepper_stop+0x94>
            {
                HAL_TIM_PWM_Stop(&g_atimx_handle, ATIM_TIMX_PWM_CH3);
 8003bf4:	2108      	movs	r1, #8
 8003bf6:	4818      	ldr	r0, [pc, #96]	; (8003c58 <stepper_stop+0xf0>)
 8003bf8:	f004 ffdc 	bl	8008bb4 <HAL_TIM_PWM_Stop>
            }
            if(g_atimx_oc_chy_handle.OCMode == TIM_OCMODE_TOGGLE)
 8003bfc:	4b15      	ldr	r3, [pc, #84]	; (8003c54 <stepper_stop+0xec>)
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	2b30      	cmp	r3, #48	; 0x30
 8003c02:	d11f      	bne.n	8003c44 <stepper_stop+0xdc>
            {
                HAL_TIM_OC_Stop_IT(&g_atimx_handle, ATIM_TIMX_PWM_CH3);
 8003c04:	2108      	movs	r1, #8
 8003c06:	4814      	ldr	r0, [pc, #80]	; (8003c58 <stepper_stop+0xf0>)
 8003c08:	f004 ff16 	bl	8008a38 <HAL_TIM_OC_Stop_IT>
            }
            break;  
 8003c0c:	e01a      	b.n	8003c44 <stepper_stop+0xdc>
        }
        case STEPPER_MOTOR_4 :
        {
            if(g_atimx_oc_chy_handle.OCMode == TIM_OCMODE_PWM1||g_atimx_oc_chy_handle.OCMode == TIM_OCMODE_PWM2)
 8003c0e:	4b11      	ldr	r3, [pc, #68]	; (8003c54 <stepper_stop+0xec>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	2b60      	cmp	r3, #96	; 0x60
 8003c14:	d003      	beq.n	8003c1e <stepper_stop+0xb6>
 8003c16:	4b0f      	ldr	r3, [pc, #60]	; (8003c54 <stepper_stop+0xec>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	2b70      	cmp	r3, #112	; 0x70
 8003c1c:	d103      	bne.n	8003c26 <stepper_stop+0xbe>
            {
                HAL_TIM_PWM_Stop(&g_atimx_handle, ATIM_TIMX_PWM_CH4);
 8003c1e:	210c      	movs	r1, #12
 8003c20:	480d      	ldr	r0, [pc, #52]	; (8003c58 <stepper_stop+0xf0>)
 8003c22:	f004 ffc7 	bl	8008bb4 <HAL_TIM_PWM_Stop>
            }
            if(g_atimx_oc_chy_handle.OCMode == TIM_OCMODE_TOGGLE)
 8003c26:	4b0b      	ldr	r3, [pc, #44]	; (8003c54 <stepper_stop+0xec>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	2b30      	cmp	r3, #48	; 0x30
 8003c2c:	d10c      	bne.n	8003c48 <stepper_stop+0xe0>
            {
                HAL_TIM_OC_Stop_IT(&g_atimx_handle, ATIM_TIMX_PWM_CH4);
 8003c2e:	210c      	movs	r1, #12
 8003c30:	4809      	ldr	r0, [pc, #36]	; (8003c58 <stepper_stop+0xf0>)
 8003c32:	f004 ff01 	bl	8008a38 <HAL_TIM_OC_Stop_IT>
            }
            break;
 8003c36:	e007      	b.n	8003c48 <stepper_stop+0xe0>
        }
        default : break;
 8003c38:	bf00      	nop
 8003c3a:	e006      	b.n	8003c4a <stepper_stop+0xe2>
            break;
 8003c3c:	bf00      	nop
 8003c3e:	e004      	b.n	8003c4a <stepper_stop+0xe2>
            break;
 8003c40:	bf00      	nop
 8003c42:	e002      	b.n	8003c4a <stepper_stop+0xe2>
            break;  
 8003c44:	bf00      	nop
 8003c46:	e000      	b.n	8003c4a <stepper_stop+0xe2>
            break;
 8003c48:	bf00      	nop
    }
}
 8003c4a:	bf00      	nop
 8003c4c:	3708      	adds	r7, #8
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	bd80      	pop	{r7, pc}
 8003c52:	bf00      	nop
 8003c54:	20000890 	.word	0x20000890
 8003c58:	20000848 	.word	0x20000848

08003c5c <stepper_motion_ctrl>:
 * @param: dir: 0: 1
           location_m: PID
 * @retval 
 */
void stepper_motion_ctrl(uint8_t dir, uint16_t location_m)      /* location_m10020ms100 */
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b086      	sub	sp, #24
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	4603      	mov	r3, r0
 8003c64:	460a      	mov	r2, r1
 8003c66:	71fb      	strb	r3, [r7, #7]
 8003c68:	4613      	mov	r3, r2
 8003c6a:	80bb      	strh	r3, [r7, #4]
    float step_delay = 0.0;                                     /*  */
 8003c6c:	f04f 0300 	mov.w	r3, #0
 8003c70:	617b      	str	r3, [r7, #20]
    static int debug_out = 0;
    int queue_item;
    BaseType_t xHigherPriorityTaskWoken;
    xHigherPriorityTaskWoken = pdFALSE;
 8003c72:	2300      	movs	r3, #0
 8003c74:	60fb      	str	r3, [r7, #12]
    if(location_m == 0)
 8003c76:	88bb      	ldrh	r3, [r7, #4]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d12c      	bne.n	8003cd6 <stepper_motion_ctrl+0x7a>
    {
        HAL_TIM_OC_Stop_IT(&g_atimx_handle, ATIM_TIMX_PWM_CH1);  /*  */
 8003c7c:	2100      	movs	r1, #0
 8003c7e:	4831      	ldr	r0, [pc, #196]	; (8003d44 <stepper_motion_ctrl+0xe8>)
 8003c80:	f004 feda 	bl	8008a38 <HAL_TIM_OC_Stop_IT>

        g_step_angle = 0;                                        /*  */
 8003c84:	4b30      	ldr	r3, [pc, #192]	; (8003d48 <stepper_motion_ctrl+0xec>)
 8003c86:	2200      	movs	r2, #0
 8003c88:	801a      	strh	r2, [r3, #0]
        if(debug_out == 0 && g_step_motor.setPoint_flag == true)
 8003c8a:	4b30      	ldr	r3, [pc, #192]	; (8003d4c <stepper_motion_ctrl+0xf0>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d154      	bne.n	8003d3c <stepper_motion_ctrl+0xe0>
 8003c92:	4b2f      	ldr	r3, [pc, #188]	; (8003d50 <stepper_motion_ctrl+0xf4>)
 8003c94:	7c1b      	ldrb	r3, [r3, #16]
 8003c96:	b2db      	uxtb	r3, r3
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d04f      	beq.n	8003d3c <stepper_motion_ctrl+0xe0>
        {
        	debug_out = 1;
 8003c9c:	4b2b      	ldr	r3, [pc, #172]	; (8003d4c <stepper_motion_ctrl+0xf0>)
 8003c9e:	2201      	movs	r2, #1
 8003ca0:	601a      	str	r2, [r3, #0]
            //printf("Motor has rotated to special location!\r\n");
            //printf("Current encoder value is %d\r\n", gtim_get_encode());
            //,3ID0x11
            queue_item = 0x11;
 8003ca2:	2311      	movs	r3, #17
 8003ca4:	613b      	str	r3, [r7, #16]
            g_step_motor.setPoint_flag = false;
 8003ca6:	4b2a      	ldr	r3, [pc, #168]	; (8003d50 <stepper_motion_ctrl+0xf4>)
 8003ca8:	2200      	movs	r2, #0
 8003caa:	741a      	strb	r2, [r3, #16]
            xQueueSendFromISR(Queue_MotorReady, &queue_item, &xHigherPriorityTaskWoken);
 8003cac:	4b29      	ldr	r3, [pc, #164]	; (8003d54 <stepper_motion_ctrl+0xf8>)
 8003cae:	6818      	ldr	r0, [r3, #0]
 8003cb0:	f107 020c 	add.w	r2, r7, #12
 8003cb4:	f107 0110 	add.w	r1, r7, #16
 8003cb8:	2300      	movs	r3, #0
 8003cba:	f00d fe7d 	bl	80119b8 <xQueueGenericSendFromISR>

            /**/
        	if( xHigherPriorityTaskWoken )
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d03b      	beq.n	8003d3c <stepper_motion_ctrl+0xe0>
        	{
        		// Actual macro used here is port specific.
        		portYIELD_FROM_ISR(pdTRUE);
 8003cc4:	4b24      	ldr	r3, [pc, #144]	; (8003d58 <stepper_motion_ctrl+0xfc>)
 8003cc6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003cca:	601a      	str	r2, [r3, #0]
 8003ccc:	f3bf 8f4f 	dsb	sy
 8003cd0:	f3bf 8f6f 	isb	sy

        //printf("We want another cnt %d\r\n", g_step_angle);
        HAL_TIM_OC_Start_IT(&g_atimx_handle,ATIM_TIMX_PWM_CH1);
        //HAL_TIM_OC_Start_IT(&g_atimx_handle,ATIM_TIMX_PWM_CH2);
    }
}
 8003cd4:	e032      	b.n	8003d3c <stepper_motion_ctrl+0xe0>
    	debug_out = 0;
 8003cd6:	4b1d      	ldr	r3, [pc, #116]	; (8003d4c <stepper_motion_ctrl+0xf0>)
 8003cd8:	2200      	movs	r2, #0
 8003cda:	601a      	str	r2, [r3, #0]
        if(dir == CW)                                           /*  */
 8003cdc:	79fb      	ldrb	r3, [r7, #7]
 8003cde:	2b01      	cmp	r3, #1
 8003ce0:	d106      	bne.n	8003cf0 <stepper_motion_ctrl+0x94>
        	ST1_DIR(CW);
 8003ce2:	2201      	movs	r2, #1
 8003ce4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003ce8:	481c      	ldr	r0, [pc, #112]	; (8003d5c <stepper_motion_ctrl+0x100>)
 8003cea:	f001 fd19 	bl	8005720 <HAL_GPIO_WritePin>
 8003cee:	e005      	b.n	8003cfc <stepper_motion_ctrl+0xa0>
        	ST1_DIR(CCW);
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003cf6:	4819      	ldr	r0, [pc, #100]	; (8003d5c <stepper_motion_ctrl+0x100>)
 8003cf8:	f001 fd12 	bl	8005720 <HAL_GPIO_WritePin>
        step_delay = (float)(SMAPLSE_PID_PERIOD /(location_m * FEEDBACK_CONST));   /*  ms */
 8003cfc:	88bb      	ldrh	r3, [r7, #4]
 8003cfe:	ee07 3a90 	vmov	s15, r3
 8003d02:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003d06:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8003d60 <stepper_motion_ctrl+0x104>
 8003d0a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003d0e:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 8003d12:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003d16:	edc7 7a05 	vstr	s15, [r7, #20]
        g_step_angle = (uint16_t)(step_delay * 500);            /* ,2, */
 8003d1a:	edd7 7a05 	vldr	s15, [r7, #20]
 8003d1e:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8003d64 <stepper_motion_ctrl+0x108>
 8003d22:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003d26:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003d2a:	ee17 3a90 	vmov	r3, s15
 8003d2e:	b29a      	uxth	r2, r3
 8003d30:	4b05      	ldr	r3, [pc, #20]	; (8003d48 <stepper_motion_ctrl+0xec>)
 8003d32:	801a      	strh	r2, [r3, #0]
        HAL_TIM_OC_Start_IT(&g_atimx_handle,ATIM_TIMX_PWM_CH1);
 8003d34:	2100      	movs	r1, #0
 8003d36:	4803      	ldr	r0, [pc, #12]	; (8003d44 <stepper_motion_ctrl+0xe8>)
 8003d38:	f004 fd68 	bl	800880c <HAL_TIM_OC_Start_IT>
}
 8003d3c:	bf00      	nop
 8003d3e:	3718      	adds	r7, #24
 8003d40:	46bd      	mov	sp, r7
 8003d42:	bd80      	pop	{r7, pc}
 8003d44:	20000848 	.word	0x20000848
 8003d48:	20000028 	.word	0x20000028
 8003d4c:	20000774 	.word	0x20000774
 8003d50:	20000760 	.word	0x20000760
 8003d54:	20000438 	.word	0x20000438
 8003d58:	e000ed04 	.word	0xe000ed04
 8003d5c:	40021400 	.word	0x40021400
 8003d60:	3f4ccccd 	.word	0x3f4ccccd
 8003d64:	43fa0000 	.word	0x43fa0000

08003d68 <TIM6_DAC_IRQHandler>:
 * @brief       TIMX
 * @param       
 * @retval      
 */
void BTIM_TIMX_INT_IRQHandler(void)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	af00      	add	r7, sp, #0
    HAL_TIM_IRQHandler(&timx_handler);  /**/
 8003d6c:	4802      	ldr	r0, [pc, #8]	; (8003d78 <TIM6_DAC_IRQHandler+0x10>)
 8003d6e:	f005 f8c5 	bl	8008efc <HAL_TIM_IRQHandler>
}
 8003d72:	bf00      	nop
 8003d74:	bd80      	pop	{r7, pc}
 8003d76:	bf00      	nop
 8003d78:	20000778 	.word	0x20000778

08003d7c <btim_timx_int_init>:
 * @param       psc: 
 *
 * @retval      
 */
void btim_timx_int_init(uint16_t arr, uint16_t psc)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b082      	sub	sp, #8
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	4603      	mov	r3, r0
 8003d84:	460a      	mov	r2, r1
 8003d86:	80fb      	strh	r3, [r7, #6]
 8003d88:	4613      	mov	r3, r2
 8003d8a:	80bb      	strh	r3, [r7, #4]
    timx_handler.Instance = BTIM_TIMX_INT;                      /* X */
 8003d8c:	4b0e      	ldr	r3, [pc, #56]	; (8003dc8 <btim_timx_int_init+0x4c>)
 8003d8e:	4a0f      	ldr	r2, [pc, #60]	; (8003dcc <btim_timx_int_init+0x50>)
 8003d90:	601a      	str	r2, [r3, #0]
    timx_handler.Init.Prescaler = psc;                          /*   */
 8003d92:	88bb      	ldrh	r3, [r7, #4]
 8003d94:	4a0c      	ldr	r2, [pc, #48]	; (8003dc8 <btim_timx_int_init+0x4c>)
 8003d96:	6053      	str	r3, [r2, #4]
    timx_handler.Init.CounterMode = TIM_COUNTERMODE_UP;         /*  */
 8003d98:	4b0b      	ldr	r3, [pc, #44]	; (8003dc8 <btim_timx_int_init+0x4c>)
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	609a      	str	r2, [r3, #8]
    timx_handler.Init.Period = arr;                             /*  */
 8003d9e:	88fb      	ldrh	r3, [r7, #6]
 8003da0:	4a09      	ldr	r2, [pc, #36]	; (8003dc8 <btim_timx_int_init+0x4c>)
 8003da2:	60d3      	str	r3, [r2, #12]
    timx_handler.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;   /*  */
 8003da4:	4b08      	ldr	r3, [pc, #32]	; (8003dc8 <btim_timx_int_init+0x4c>)
 8003da6:	2200      	movs	r2, #0
 8003da8:	611a      	str	r2, [r3, #16]
    HAL_TIM_Base_Init(&timx_handler);
 8003daa:	4807      	ldr	r0, [pc, #28]	; (8003dc8 <btim_timx_int_init+0x4c>)
 8003dac:	f004 fbb6 	bl	800851c <HAL_TIM_Base_Init>

    HAL_TIM_Base_Start_IT(&timx_handler);                       /* xTIM_IT_UPDATE */
 8003db0:	4805      	ldr	r0, [pc, #20]	; (8003dc8 <btim_timx_int_init+0x4c>)
 8003db2:	f004 fc6b 	bl	800868c <HAL_TIM_Base_Start_IT>
    __HAL_TIM_CLEAR_IT(&timx_handler,TIM_IT_UPDATE);           /*  */
 8003db6:	4b04      	ldr	r3, [pc, #16]	; (8003dc8 <btim_timx_int_init+0x4c>)
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f06f 0201 	mvn.w	r2, #1
 8003dbe:	611a      	str	r2, [r3, #16]
}
 8003dc0:	bf00      	nop
 8003dc2:	3708      	adds	r7, #8
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bd80      	pop	{r7, pc}
 8003dc8:	20000778 	.word	0x20000778
 8003dcc:	40001000 	.word	0x40001000

08003dd0 <HAL_TIM_Base_MspInit>:
                HAL_TIM_Base_Init()
 * @param       
 * @retval      
 */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b084      	sub	sp, #16
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
    if (htim->Instance == BTIM_TIMX_INT)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4a0e      	ldr	r2, [pc, #56]	; (8003e18 <HAL_TIM_Base_MspInit+0x48>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d115      	bne.n	8003e0e <HAL_TIM_Base_MspInit+0x3e>
    {
        BTIM_TIMX_INT_CLK_ENABLE();                     	/*TIM*/
 8003de2:	2300      	movs	r3, #0
 8003de4:	60fb      	str	r3, [r7, #12]
 8003de6:	4b0d      	ldr	r3, [pc, #52]	; (8003e1c <HAL_TIM_Base_MspInit+0x4c>)
 8003de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dea:	4a0c      	ldr	r2, [pc, #48]	; (8003e1c <HAL_TIM_Base_MspInit+0x4c>)
 8003dec:	f043 0310 	orr.w	r3, r3, #16
 8003df0:	6413      	str	r3, [r2, #64]	; 0x40
 8003df2:	4b0a      	ldr	r3, [pc, #40]	; (8003e1c <HAL_TIM_Base_MspInit+0x4c>)
 8003df4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003df6:	f003 0310 	and.w	r3, r3, #16
 8003dfa:	60fb      	str	r3, [r7, #12]
 8003dfc:	68fb      	ldr	r3, [r7, #12]
        /* 120, PIDPWM.
         * 
         * 5~15ISRRTOSAPI*/
        HAL_NVIC_SetPriority(BTIM_TIMX_INT_IRQn, 5, 0);
 8003dfe:	2200      	movs	r2, #0
 8003e00:	2105      	movs	r1, #5
 8003e02:	2036      	movs	r0, #54	; 0x36
 8003e04:	f001 f825 	bl	8004e52 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(BTIM_TIMX_INT_IRQn);         	/*ITM3*/
 8003e08:	2036      	movs	r0, #54	; 0x36
 8003e0a:	f001 f83e 	bl	8004e8a <HAL_NVIC_EnableIRQ>
    }
}
 8003e0e:	bf00      	nop
 8003e10:	3710      	adds	r7, #16
 8003e12:	46bd      	mov	sp, r7
 8003e14:	bd80      	pop	{r7, pc}
 8003e16:	bf00      	nop
 8003e18:	40001000 	.word	0x40001000
 8003e1c:	40023800 	.word	0x40023800

08003e20 <TIM3_IRQHandler>:
 * @brief       
 * @param       
 * @retval      
 */
void GTIM_TIMX_INT_IRQHandler(void)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	af00      	add	r7, sp, #0
    HAL_TIM_IRQHandler(&g_timx_encode_chy_handle);
 8003e24:	4802      	ldr	r0, [pc, #8]	; (8003e30 <TIM3_IRQHandler+0x10>)
 8003e26:	f005 f869 	bl	8008efc <HAL_TIM_IRQHandler>
}
 8003e2a:	bf00      	nop
 8003e2c:	bd80      	pop	{r7, pc}
 8003e2e:	bf00      	nop
 8003e30:	200007c0 	.word	0x200007c0

08003e34 <gtim_timx_encoder_chy_init>:
 * @param       arr: 
 * @param       psc: 
 * @retval      
 */
void gtim_timx_encoder_chy_init(uint16_t arr, uint16_t psc)
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b082      	sub	sp, #8
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	4603      	mov	r3, r0
 8003e3c:	460a      	mov	r2, r1
 8003e3e:	80fb      	strh	r3, [r7, #6]
 8003e40:	4613      	mov	r3, r2
 8003e42:	80bb      	strh	r3, [r7, #4]

    g_timx_encode_chy_handle.Instance = GTIM_TIMX_ENCODER;                     /* x */
 8003e44:	4b23      	ldr	r3, [pc, #140]	; (8003ed4 <gtim_timx_encoder_chy_init+0xa0>)
 8003e46:	4a24      	ldr	r2, [pc, #144]	; (8003ed8 <gtim_timx_encoder_chy_init+0xa4>)
 8003e48:	601a      	str	r2, [r3, #0]
    g_timx_encode_chy_handle.Init.Prescaler = psc;                         /*  */
 8003e4a:	88bb      	ldrh	r3, [r7, #4]
 8003e4c:	4a21      	ldr	r2, [pc, #132]	; (8003ed4 <gtim_timx_encoder_chy_init+0xa0>)
 8003e4e:	6053      	str	r3, [r2, #4]
    g_timx_encode_chy_handle.Init.CounterMode = TIM_COUNTERMODE_UP;        /*  */
 8003e50:	4b20      	ldr	r3, [pc, #128]	; (8003ed4 <gtim_timx_encoder_chy_init+0xa0>)
 8003e52:	2200      	movs	r2, #0
 8003e54:	609a      	str	r2, [r3, #8]
    g_timx_encode_chy_handle.Init.Period = arr;                            /*  */
 8003e56:	88fb      	ldrh	r3, [r7, #6]
 8003e58:	4a1e      	ldr	r2, [pc, #120]	; (8003ed4 <gtim_timx_encoder_chy_init+0xa0>)
 8003e5a:	60d3      	str	r3, [r2, #12]
    g_timx_encode_chy_handle.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;  /*  */
 8003e5c:	4b1d      	ldr	r3, [pc, #116]	; (8003ed4 <gtim_timx_encoder_chy_init+0xa0>)
 8003e5e:	2200      	movs	r2, #0
 8003e60:	611a      	str	r2, [r3, #16]
    g_timx_encoder_chy_handle.EncoderMode = TIM_ENCODERMODE_TI12;       /* TI1,TI2 */
 8003e62:	4b1e      	ldr	r3, [pc, #120]	; (8003edc <gtim_timx_encoder_chy_init+0xa8>)
 8003e64:	2203      	movs	r2, #3
 8003e66:	601a      	str	r2, [r3, #0]
    g_timx_encoder_chy_handle.IC1Polarity = TIM_ICPOLARITY_RISING;      /*  */
 8003e68:	4b1c      	ldr	r3, [pc, #112]	; (8003edc <gtim_timx_encoder_chy_init+0xa8>)
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	605a      	str	r2, [r3, #4]
    g_timx_encoder_chy_handle.IC1Selection = TIM_ICSELECTION_DIRECTTI;  /*  */
 8003e6e:	4b1b      	ldr	r3, [pc, #108]	; (8003edc <gtim_timx_encoder_chy_init+0xa8>)
 8003e70:	2201      	movs	r2, #1
 8003e72:	609a      	str	r2, [r3, #8]
    g_timx_encoder_chy_handle.IC1Prescaler = TIM_ICPSC_DIV1;            /*  */
 8003e74:	4b19      	ldr	r3, [pc, #100]	; (8003edc <gtim_timx_encoder_chy_init+0xa8>)
 8003e76:	2200      	movs	r2, #0
 8003e78:	60da      	str	r2, [r3, #12]
    g_timx_encoder_chy_handle.IC1Filter = 10;                           /*  */
 8003e7a:	4b18      	ldr	r3, [pc, #96]	; (8003edc <gtim_timx_encoder_chy_init+0xa8>)
 8003e7c:	220a      	movs	r2, #10
 8003e7e:	611a      	str	r2, [r3, #16]
    g_timx_encoder_chy_handle.IC2Polarity = TIM_ICPOLARITY_RISING;      /*  */
 8003e80:	4b16      	ldr	r3, [pc, #88]	; (8003edc <gtim_timx_encoder_chy_init+0xa8>)
 8003e82:	2200      	movs	r2, #0
 8003e84:	615a      	str	r2, [r3, #20]
    g_timx_encoder_chy_handle.IC2Selection = TIM_ICSELECTION_DIRECTTI;  /*  */
 8003e86:	4b15      	ldr	r3, [pc, #84]	; (8003edc <gtim_timx_encoder_chy_init+0xa8>)
 8003e88:	2201      	movs	r2, #1
 8003e8a:	619a      	str	r2, [r3, #24]
    g_timx_encoder_chy_handle.IC2Prescaler = TIM_ICPSC_DIV1;            /*  */
 8003e8c:	4b13      	ldr	r3, [pc, #76]	; (8003edc <gtim_timx_encoder_chy_init+0xa8>)
 8003e8e:	2200      	movs	r2, #0
 8003e90:	61da      	str	r2, [r3, #28]
    g_timx_encoder_chy_handle.IC2Filter = 10;                           /*  */
 8003e92:	4b12      	ldr	r3, [pc, #72]	; (8003edc <gtim_timx_encoder_chy_init+0xa8>)
 8003e94:	220a      	movs	r2, #10
 8003e96:	621a      	str	r2, [r3, #32]
    HAL_TIM_Encoder_Init(&g_timx_encode_chy_handle, &g_timx_encoder_chy_handle);
 8003e98:	4910      	ldr	r1, [pc, #64]	; (8003edc <gtim_timx_encoder_chy_init+0xa8>)
 8003e9a:	480e      	ldr	r0, [pc, #56]	; (8003ed4 <gtim_timx_encoder_chy_init+0xa0>)
 8003e9c:	f004 fefa 	bl	8008c94 <HAL_TIM_Encoder_Init>

    HAL_TIM_Encoder_Start(&g_timx_encode_chy_handle,GTIM_TIMX_ENCODER_CH1);
 8003ea0:	2100      	movs	r1, #0
 8003ea2:	480c      	ldr	r0, [pc, #48]	; (8003ed4 <gtim_timx_encoder_chy_init+0xa0>)
 8003ea4:	f004 ff9c 	bl	8008de0 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&g_timx_encode_chy_handle,GTIM_TIMX_ENCODER_CH2);
 8003ea8:	2104      	movs	r1, #4
 8003eaa:	480a      	ldr	r0, [pc, #40]	; (8003ed4 <gtim_timx_encoder_chy_init+0xa0>)
 8003eac:	f004 ff98 	bl	8008de0 <HAL_TIM_Encoder_Start>
    __HAL_TIM_CLEAR_FLAG(&g_timx_encode_chy_handle,TIM_IT_UPDATE);
 8003eb0:	4b08      	ldr	r3, [pc, #32]	; (8003ed4 <gtim_timx_encoder_chy_init+0xa0>)
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f06f 0201 	mvn.w	r2, #1
 8003eb8:	611a      	str	r2, [r3, #16]
    __HAL_TIM_ENABLE_IT(&g_timx_encode_chy_handle,TIM_IT_UPDATE);
 8003eba:	4b06      	ldr	r3, [pc, #24]	; (8003ed4 <gtim_timx_encoder_chy_init+0xa0>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	68da      	ldr	r2, [r3, #12]
 8003ec0:	4b04      	ldr	r3, [pc, #16]	; (8003ed4 <gtim_timx_encoder_chy_init+0xa0>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f042 0201 	orr.w	r2, r2, #1
 8003ec8:	60da      	str	r2, [r3, #12]

}
 8003eca:	bf00      	nop
 8003ecc:	3708      	adds	r7, #8
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bd80      	pop	{r7, pc}
 8003ed2:	bf00      	nop
 8003ed4:	200007c0 	.word	0x200007c0
 8003ed8:	40000400 	.word	0x40000400
 8003edc:	20000808 	.word	0x20000808

08003ee0 <HAL_TIM_Encoder_MspInit>:
                HAL_TIM_Encoder_Init()
 * @param       htim:
 * @retval      
 */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef *tim_encoderHandle)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b08c      	sub	sp, #48	; 0x30
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
    if (tim_encoderHandle->Instance == GTIM_TIMX_ENCODER)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	4a33      	ldr	r2, [pc, #204]	; (8003fbc <HAL_TIM_Encoder_MspInit+0xdc>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d15f      	bne.n	8003fb2 <HAL_TIM_Encoder_MspInit+0xd2>
    {
        GPIO_InitTypeDef gpio_init_struct;
        GTIM_TIMX_ENCODER_CH1_GPIO_CLK_ENABLE();                            /* yCPIO */
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	61bb      	str	r3, [r7, #24]
 8003ef6:	4b32      	ldr	r3, [pc, #200]	; (8003fc0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8003ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003efa:	4a31      	ldr	r2, [pc, #196]	; (8003fc0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8003efc:	f043 0304 	orr.w	r3, r3, #4
 8003f00:	6313      	str	r3, [r2, #48]	; 0x30
 8003f02:	4b2f      	ldr	r3, [pc, #188]	; (8003fc0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8003f04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f06:	f003 0304 	and.w	r3, r3, #4
 8003f0a:	61bb      	str	r3, [r7, #24]
 8003f0c:	69bb      	ldr	r3, [r7, #24]
        GTIM_TIMX_ENCODER_CH2_GPIO_CLK_ENABLE();
 8003f0e:	2300      	movs	r3, #0
 8003f10:	617b      	str	r3, [r7, #20]
 8003f12:	4b2b      	ldr	r3, [pc, #172]	; (8003fc0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8003f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f16:	4a2a      	ldr	r2, [pc, #168]	; (8003fc0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8003f18:	f043 0304 	orr.w	r3, r3, #4
 8003f1c:	6313      	str	r3, [r2, #48]	; 0x30
 8003f1e:	4b28      	ldr	r3, [pc, #160]	; (8003fc0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8003f20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f22:	f003 0304 	and.w	r3, r3, #4
 8003f26:	617b      	str	r3, [r7, #20]
 8003f28:	697b      	ldr	r3, [r7, #20]
        GTIM_TIMX_ENCODER_CH1_CLK_ENABLE();                                 /*  */
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	613b      	str	r3, [r7, #16]
 8003f2e:	4b24      	ldr	r3, [pc, #144]	; (8003fc0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8003f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f32:	4a23      	ldr	r2, [pc, #140]	; (8003fc0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8003f34:	f043 0302 	orr.w	r3, r3, #2
 8003f38:	6413      	str	r3, [r2, #64]	; 0x40
 8003f3a:	4b21      	ldr	r3, [pc, #132]	; (8003fc0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8003f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f3e:	f003 0302 	and.w	r3, r3, #2
 8003f42:	613b      	str	r3, [r7, #16]
 8003f44:	693b      	ldr	r3, [r7, #16]
        GTIM_TIMX_ENCODER_CH2_CLK_ENABLE();
 8003f46:	2300      	movs	r3, #0
 8003f48:	60fb      	str	r3, [r7, #12]
 8003f4a:	4b1d      	ldr	r3, [pc, #116]	; (8003fc0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8003f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f4e:	4a1c      	ldr	r2, [pc, #112]	; (8003fc0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8003f50:	f043 0302 	orr.w	r3, r3, #2
 8003f54:	6413      	str	r3, [r2, #64]	; 0x40
 8003f56:	4b1a      	ldr	r3, [pc, #104]	; (8003fc0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8003f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f5a:	f003 0302 	and.w	r3, r3, #2
 8003f5e:	60fb      	str	r3, [r7, #12]
 8003f60:	68fb      	ldr	r3, [r7, #12]

        gpio_init_struct.Pin = GTIM_TIMX_ENCODER_CH1_GPIO_PIN;              /* yCPIO */
 8003f62:	2340      	movs	r3, #64	; 0x40
 8003f64:	61fb      	str	r3, [r7, #28]
        gpio_init_struct.Mode = GPIO_MODE_AF_PP;                        /*  */
 8003f66:	2302      	movs	r3, #2
 8003f68:	623b      	str	r3, [r7, #32]
        gpio_init_struct.Pull = GPIO_NOPULL;                            /*  */
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	627b      	str	r3, [r7, #36]	; 0x24
        gpio_init_struct.Speed = GPIO_SPEED_FREQ_LOW;                  /*  */
 8003f6e:	2300      	movs	r3, #0
 8003f70:	62bb      	str	r3, [r7, #40]	; 0x28
        gpio_init_struct.Alternate = GTIM_TIMX_ENCODERCH1_GPIO_AF;         /* IOREMAP, ! */
 8003f72:	2302      	movs	r3, #2
 8003f74:	62fb      	str	r3, [r7, #44]	; 0x2c
        HAL_GPIO_Init(GTIM_TIMX_ENCODER_CH1_GPIO_PORT, &gpio_init_struct);
 8003f76:	f107 031c 	add.w	r3, r7, #28
 8003f7a:	4619      	mov	r1, r3
 8003f7c:	4811      	ldr	r0, [pc, #68]	; (8003fc4 <HAL_TIM_Encoder_MspInit+0xe4>)
 8003f7e:	f001 fa33 	bl	80053e8 <HAL_GPIO_Init>

        gpio_init_struct.Pin = GTIM_TIMX_ENCODER_CH2_GPIO_PIN;              /* yCPIO */
 8003f82:	2380      	movs	r3, #128	; 0x80
 8003f84:	61fb      	str	r3, [r7, #28]
        gpio_init_struct.Mode = GPIO_MODE_AF_PP;                        /*  */
 8003f86:	2302      	movs	r3, #2
 8003f88:	623b      	str	r3, [r7, #32]
        gpio_init_struct.Pull = GPIO_NOPULL;                            /*  */
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	627b      	str	r3, [r7, #36]	; 0x24
        gpio_init_struct.Speed = GPIO_SPEED_FREQ_LOW;                  /*  */
 8003f8e:	2300      	movs	r3, #0
 8003f90:	62bb      	str	r3, [r7, #40]	; 0x28
        gpio_init_struct.Alternate = GTIM_TIMX_ENCODERCH2_GPIO_AF;         /* IOREMAP, ! */
 8003f92:	2302      	movs	r3, #2
 8003f94:	62fb      	str	r3, [r7, #44]	; 0x2c
        HAL_GPIO_Init(GTIM_TIMX_ENCODER_CH2_GPIO_PORT, &gpio_init_struct);
 8003f96:	f107 031c 	add.w	r3, r7, #28
 8003f9a:	4619      	mov	r1, r3
 8003f9c:	4809      	ldr	r0, [pc, #36]	; (8003fc4 <HAL_TIM_Encoder_MspInit+0xe4>)
 8003f9e:	f001 fa23 	bl	80053e8 <HAL_GPIO_Init>

        //PID
        HAL_NVIC_SetPriority(GTIM_TIMX_INT_IRQn, 15, 0);				//NVICGroup45PWMPID
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	210f      	movs	r1, #15
 8003fa6:	201d      	movs	r0, #29
 8003fa8:	f000 ff53 	bl	8004e52 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(GTIM_TIMX_INT_IRQn);
 8003fac:	201d      	movs	r0, #29
 8003fae:	f000 ff6c 	bl	8004e8a <HAL_NVIC_EnableIRQ>

    }
}
 8003fb2:	bf00      	nop
 8003fb4:	3730      	adds	r7, #48	; 0x30
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}
 8003fba:	bf00      	nop
 8003fbc:	40000400 	.word	0x40000400
 8003fc0:	40023800 	.word	0x40023800
 8003fc4:	40020800 	.word	0x40020800

08003fc8 <gtim_get_encode>:
 * @brief       
 * @param       
 * @retval      
 */
int gtim_get_encode(void)
{
 8003fc8:	b480      	push	{r7}
 8003fca:	af00      	add	r7, sp, #0
    return ( int32_t )(__HAL_TIM_GET_COUNTER(&g_timx_encode_chy_handle) + g_encoder_t.timx_encode_count * 65536);
 8003fcc:	4b05      	ldr	r3, [pc, #20]	; (8003fe4 <gtim_get_encode+0x1c>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fd2:	4a05      	ldr	r2, [pc, #20]	; (8003fe8 <gtim_get_encode+0x20>)
 8003fd4:	6912      	ldr	r2, [r2, #16]
 8003fd6:	0412      	lsls	r2, r2, #16
 8003fd8:	4413      	add	r3, r2
}
 8003fda:	4618      	mov	r0, r3
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe2:	4770      	bx	lr
 8003fe4:	200007c0 	.word	0x200007c0
 8003fe8:	2000082c 	.word	0x2000082c

08003fec <HAL_TIM_PeriodElapsedCallback>:
 * @retval      
 */


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b082      	sub	sp, #8
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
    static uint16_t val=0;
    static bool flag_match_debug =false;
    if(htim->Instance == GTIM_TIMX_ENCODER)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	4a40      	ldr	r2, [pc, #256]	; (80040fc <HAL_TIM_PeriodElapsedCallback+0x110>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d110      	bne.n	8004020 <HAL_TIM_PeriodElapsedCallback+0x34>
    {
    	g_encoder_t.timx_encode_count += __HAL_TIM_IS_TIM_COUNTING_DOWN(&g_timx_encode_chy_handle)?
 8003ffe:	4b40      	ldr	r3, [pc, #256]	; (8004100 <HAL_TIM_PeriodElapsedCallback+0x114>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f003 0310 	and.w	r3, r3, #16
    									 -1:1;
 8004008:	2b10      	cmp	r3, #16
 800400a:	d102      	bne.n	8004012 <HAL_TIM_PeriodElapsedCallback+0x26>
 800400c:	f04f 32ff 	mov.w	r2, #4294967295
 8004010:	e000      	b.n	8004014 <HAL_TIM_PeriodElapsedCallback+0x28>
 8004012:	2201      	movs	r2, #1
    	g_encoder_t.timx_encode_count += __HAL_TIM_IS_TIM_COUNTING_DOWN(&g_timx_encode_chy_handle)?
 8004014:	4b3b      	ldr	r3, [pc, #236]	; (8004104 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8004016:	691b      	ldr	r3, [r3, #16]
 8004018:	4413      	add	r3, r2
 800401a:	4a3a      	ldr	r2, [pc, #232]	; (8004104 <HAL_TIM_PeriodElapsedCallback+0x118>)
 800401c:	6113      	str	r3, [r2, #16]
            }
            val = 0;
        }
        val ++;
    }
}
 800401e:	e069      	b.n	80040f4 <HAL_TIM_PeriodElapsedCallback+0x108>
    else if(htim->Instance == BTIM_TIMX_INT)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	4a38      	ldr	r2, [pc, #224]	; (8004108 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8004026:	4293      	cmp	r3, r2
 8004028:	d164      	bne.n	80040f4 <HAL_TIM_PeriodElapsedCallback+0x108>
    	g_encoder_t.encode_now = gtim_get_encode();        /*  */
 800402a:	f7ff ffcd 	bl	8003fc8 <gtim_get_encode>
 800402e:	4603      	mov	r3, r0
 8004030:	4a34      	ldr	r2, [pc, #208]	; (8004104 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8004032:	6053      	str	r3, [r2, #4]
        if(val == SMAPLSE_PID_PERIOD)
 8004034:	4b35      	ldr	r3, [pc, #212]	; (800410c <HAL_TIM_PeriodElapsedCallback+0x120>)
 8004036:	881b      	ldrh	r3, [r3, #0]
 8004038:	2b14      	cmp	r3, #20
 800403a:	d155      	bne.n	80040e8 <HAL_TIM_PeriodElapsedCallback+0xfc>
        	g_encoder_t.g_speed = g_encoder_t.encode_now-g_encoder_t.encode_old;	//
 800403c:	4b31      	ldr	r3, [pc, #196]	; (8004104 <HAL_TIM_PeriodElapsedCallback+0x118>)
 800403e:	685a      	ldr	r2, [r3, #4]
 8004040:	4b30      	ldr	r3, [pc, #192]	; (8004104 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	1ad3      	subs	r3, r2, r3
 8004046:	4a2f      	ldr	r2, [pc, #188]	; (8004104 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8004048:	6093      	str	r3, [r2, #8]
        	g_encoder_t.encode_old=g_encoder_t.encode_now;				//
 800404a:	4b2e      	ldr	r3, [pc, #184]	; (8004104 <HAL_TIM_PeriodElapsedCallback+0x118>)
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	4a2d      	ldr	r2, [pc, #180]	; (8004104 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8004050:	6013      	str	r3, [r2, #0]
            if(g_encoder_t.g_run_flag)/*  */
 8004052:	4b2c      	ldr	r3, [pc, #176]	; (8004104 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8004054:	7d1b      	ldrb	r3, [r3, #20]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d043      	beq.n	80040e2 <HAL_TIM_PeriodElapsedCallback+0xf6>
                g_step_motor.location=gtim_get_encode();
 800405a:	f7ff ffb5 	bl	8003fc8 <gtim_get_encode>
 800405e:	4603      	mov	r3, r0
 8004060:	4a2b      	ldr	r2, [pc, #172]	; (8004110 <HAL_TIM_PeriodElapsedCallback+0x124>)
 8004062:	60d3      	str	r3, [r2, #12]
                g_encoder_t.motor_pwm = increment_pid_ctrl(&g_location_pid, g_step_motor.location);
 8004064:	4b2a      	ldr	r3, [pc, #168]	; (8004110 <HAL_TIM_PeriodElapsedCallback+0x124>)
 8004066:	68db      	ldr	r3, [r3, #12]
 8004068:	ee07 3a90 	vmov	s15, r3
 800406c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004070:	eeb0 0a67 	vmov.f32	s0, s15
 8004074:	4827      	ldr	r0, [pc, #156]	; (8004114 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8004076:	f7ff fa71 	bl	800355c <increment_pid_ctrl>
 800407a:	4603      	mov	r3, r0
 800407c:	4a21      	ldr	r2, [pc, #132]	; (8004104 <HAL_TIM_PeriodElapsedCallback+0x118>)
 800407e:	60d3      	str	r3, [r2, #12]
                if( 0!= g_encoder_t.motor_pwm)
 8004080:	4b20      	ldr	r3, [pc, #128]	; (8004104 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8004082:	68db      	ldr	r3, [r3, #12]
 8004084:	2b00      	cmp	r3, #0
 8004086:	d003      	beq.n	8004090 <HAL_TIM_PeriodElapsedCallback+0xa4>
                	flag_match_debug = false;
 8004088:	4b23      	ldr	r3, [pc, #140]	; (8004118 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 800408a:	2200      	movs	r2, #0
 800408c:	701a      	strb	r2, [r3, #0]
 800408e:	e00c      	b.n	80040aa <HAL_TIM_PeriodElapsedCallback+0xbe>
                	if(flag_match_debug == false)
 8004090:	4b21      	ldr	r3, [pc, #132]	; (8004118 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8004092:	781b      	ldrb	r3, [r3, #0]
 8004094:	f083 0301 	eor.w	r3, r3, #1
 8004098:	b2db      	uxtb	r3, r3
 800409a:	2b00      	cmp	r3, #0
 800409c:	d005      	beq.n	80040aa <HAL_TIM_PeriodElapsedCallback+0xbe>
                		flag_match_debug = true;
 800409e:	4b1e      	ldr	r3, [pc, #120]	; (8004118 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 80040a0:	2201      	movs	r2, #1
 80040a2:	701a      	strb	r2, [r3, #0]
                		stepper_stop(STEPPER_MOTOR_1);
 80040a4:	2001      	movs	r0, #1
 80040a6:	f7ff fd5f 	bl	8003b68 <stepper_stop>
                (g_encoder_t.motor_pwm > 0) ? (g_step_motor.dir=CW) : (g_step_motor.dir=CCW);
 80040aa:	4b16      	ldr	r3, [pc, #88]	; (8004104 <HAL_TIM_PeriodElapsedCallback+0x118>)
 80040ac:	68db      	ldr	r3, [r3, #12]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	dd03      	ble.n	80040ba <HAL_TIM_PeriodElapsedCallback+0xce>
 80040b2:	4b17      	ldr	r3, [pc, #92]	; (8004110 <HAL_TIM_PeriodElapsedCallback+0x124>)
 80040b4:	2201      	movs	r2, #1
 80040b6:	705a      	strb	r2, [r3, #1]
 80040b8:	e002      	b.n	80040c0 <HAL_TIM_PeriodElapsedCallback+0xd4>
 80040ba:	4b15      	ldr	r3, [pc, #84]	; (8004110 <HAL_TIM_PeriodElapsedCallback+0x124>)
 80040bc:	2200      	movs	r2, #0
 80040be:	705a      	strb	r2, [r3, #1]
                g_encoder_t.motor_pwm = abs(g_encoder_t.motor_pwm);
 80040c0:	4b10      	ldr	r3, [pc, #64]	; (8004104 <HAL_TIM_PeriodElapsedCallback+0x118>)
 80040c2:	68db      	ldr	r3, [r3, #12]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	bfb8      	it	lt
 80040c8:	425b      	neglt	r3, r3
 80040ca:	4a0e      	ldr	r2, [pc, #56]	; (8004104 <HAL_TIM_PeriodElapsedCallback+0x118>)
 80040cc:	60d3      	str	r3, [r2, #12]
                stepper_motion_ctrl(g_step_motor.dir, g_encoder_t.motor_pwm);
 80040ce:	4b10      	ldr	r3, [pc, #64]	; (8004110 <HAL_TIM_PeriodElapsedCallback+0x124>)
 80040d0:	785b      	ldrb	r3, [r3, #1]
 80040d2:	b2db      	uxtb	r3, r3
 80040d4:	4a0b      	ldr	r2, [pc, #44]	; (8004104 <HAL_TIM_PeriodElapsedCallback+0x118>)
 80040d6:	68d2      	ldr	r2, [r2, #12]
 80040d8:	b292      	uxth	r2, r2
 80040da:	4611      	mov	r1, r2
 80040dc:	4618      	mov	r0, r3
 80040de:	f7ff fdbd 	bl	8003c5c <stepper_motion_ctrl>
            val = 0;
 80040e2:	4b0a      	ldr	r3, [pc, #40]	; (800410c <HAL_TIM_PeriodElapsedCallback+0x120>)
 80040e4:	2200      	movs	r2, #0
 80040e6:	801a      	strh	r2, [r3, #0]
        val ++;
 80040e8:	4b08      	ldr	r3, [pc, #32]	; (800410c <HAL_TIM_PeriodElapsedCallback+0x120>)
 80040ea:	881b      	ldrh	r3, [r3, #0]
 80040ec:	3301      	adds	r3, #1
 80040ee:	b29a      	uxth	r2, r3
 80040f0:	4b06      	ldr	r3, [pc, #24]	; (800410c <HAL_TIM_PeriodElapsedCallback+0x120>)
 80040f2:	801a      	strh	r2, [r3, #0]
}
 80040f4:	bf00      	nop
 80040f6:	3708      	adds	r7, #8
 80040f8:	46bd      	mov	sp, r7
 80040fa:	bd80      	pop	{r7, pc}
 80040fc:	40000400 	.word	0x40000400
 8004100:	200007c0 	.word	0x200007c0
 8004104:	2000082c 	.word	0x2000082c
 8004108:	40001000 	.word	0x40001000
 800410c:	20000844 	.word	0x20000844
 8004110:	20000760 	.word	0x20000760
 8004114:	200006c8 	.word	0x200006c8
 8004118:	20000846 	.word	0x20000846

0800411c <atim_timx_oc_chy_init>:
 * @param       arr: 
 * @param       psc: 
 * @retval      
 */
void atim_timx_oc_chy_init(uint16_t arr, uint16_t psc)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b084      	sub	sp, #16
 8004120:	af00      	add	r7, sp, #0
 8004122:	4603      	mov	r3, r0
 8004124:	460a      	mov	r2, r1
 8004126:	80fb      	strh	r3, [r7, #6]
 8004128:	4613      	mov	r3, r2
 800412a:	80bb      	strh	r3, [r7, #4]
    ATIM_TIMX_PWM_CHY_CLK_ENABLE();                             /* TIMX  */
 800412c:	2300      	movs	r3, #0
 800412e:	60fb      	str	r3, [r7, #12]
 8004130:	4b29      	ldr	r3, [pc, #164]	; (80041d8 <atim_timx_oc_chy_init+0xbc>)
 8004132:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004134:	4a28      	ldr	r2, [pc, #160]	; (80041d8 <atim_timx_oc_chy_init+0xbc>)
 8004136:	f043 0302 	orr.w	r3, r3, #2
 800413a:	6453      	str	r3, [r2, #68]	; 0x44
 800413c:	4b26      	ldr	r3, [pc, #152]	; (80041d8 <atim_timx_oc_chy_init+0xbc>)
 800413e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004140:	f003 0302 	and.w	r3, r3, #2
 8004144:	60fb      	str	r3, [r7, #12]
 8004146:	68fb      	ldr	r3, [r7, #12]


    g_atimx_handle.Instance = ATIM_TIMX_PWM;                    /* x */
 8004148:	4b24      	ldr	r3, [pc, #144]	; (80041dc <atim_timx_oc_chy_init+0xc0>)
 800414a:	4a25      	ldr	r2, [pc, #148]	; (80041e0 <atim_timx_oc_chy_init+0xc4>)
 800414c:	601a      	str	r2, [r3, #0]
    g_atimx_handle.Init.Prescaler = psc;                        /*  */
 800414e:	88bb      	ldrh	r3, [r7, #4]
 8004150:	4a22      	ldr	r2, [pc, #136]	; (80041dc <atim_timx_oc_chy_init+0xc0>)
 8004152:	6053      	str	r3, [r2, #4]
    g_atimx_handle.Init.CounterMode = TIM_COUNTERMODE_UP;       /*  */
 8004154:	4b21      	ldr	r3, [pc, #132]	; (80041dc <atim_timx_oc_chy_init+0xc0>)
 8004156:	2200      	movs	r2, #0
 8004158:	609a      	str	r2, [r3, #8]
    g_atimx_handle.Init.Period = arr;                           /*  */
 800415a:	88fb      	ldrh	r3, [r7, #6]
 800415c:	4a1f      	ldr	r2, [pc, #124]	; (80041dc <atim_timx_oc_chy_init+0xc0>)
 800415e:	60d3      	str	r3, [r2, #12]
    g_atimx_handle.Init.ClockDivision=TIM_CLOCKDIVISION_DIV1;   /*  */
 8004160:	4b1e      	ldr	r3, [pc, #120]	; (80041dc <atim_timx_oc_chy_init+0xc0>)
 8004162:	2200      	movs	r2, #0
 8004164:	611a      	str	r2, [r3, #16]
    g_atimx_handle.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE; /*TIMx_ARR*/
 8004166:	4b1d      	ldr	r3, [pc, #116]	; (80041dc <atim_timx_oc_chy_init+0xc0>)
 8004168:	2200      	movs	r2, #0
 800416a:	619a      	str	r2, [r3, #24]
    g_atimx_handle.Init.RepetitionCounter = 0;                  /* */
 800416c:	4b1b      	ldr	r3, [pc, #108]	; (80041dc <atim_timx_oc_chy_init+0xc0>)
 800416e:	2200      	movs	r2, #0
 8004170:	615a      	str	r2, [r3, #20]
    HAL_TIM_OC_Init(&g_atimx_handle);                           /* PWM */
 8004172:	481a      	ldr	r0, [pc, #104]	; (80041dc <atim_timx_oc_chy_init+0xc0>)
 8004174:	f004 fafa 	bl	800876c <HAL_TIM_OC_Init>

    g_atimx_oc_chy_handle.OCMode = TIM_OCMODE_TOGGLE;           /*  */
 8004178:	4b1a      	ldr	r3, [pc, #104]	; (80041e4 <atim_timx_oc_chy_init+0xc8>)
 800417a:	2230      	movs	r2, #48	; 0x30
 800417c:	601a      	str	r2, [r3, #0]
    g_atimx_oc_chy_handle.Pulse = 0;
 800417e:	4b19      	ldr	r3, [pc, #100]	; (80041e4 <atim_timx_oc_chy_init+0xc8>)
 8004180:	2200      	movs	r2, #0
 8004182:	605a      	str	r2, [r3, #4]
    g_atimx_oc_chy_handle.OCPolarity = TIM_OCPOLARITY_HIGH;     /*  */
 8004184:	4b17      	ldr	r3, [pc, #92]	; (80041e4 <atim_timx_oc_chy_init+0xc8>)
 8004186:	2200      	movs	r2, #0
 8004188:	609a      	str	r2, [r3, #8]
    g_atimx_oc_chy_handle.OCNPolarity = TIM_OCNPOLARITY_LOW;
 800418a:	4b16      	ldr	r3, [pc, #88]	; (80041e4 <atim_timx_oc_chy_init+0xc8>)
 800418c:	2208      	movs	r2, #8
 800418e:	60da      	str	r2, [r3, #12]
    g_atimx_oc_chy_handle.OCFastMode = TIM_OCFAST_DISABLE;
 8004190:	4b14      	ldr	r3, [pc, #80]	; (80041e4 <atim_timx_oc_chy_init+0xc8>)
 8004192:	2200      	movs	r2, #0
 8004194:	611a      	str	r2, [r3, #16]
    g_atimx_oc_chy_handle.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004196:	4b13      	ldr	r3, [pc, #76]	; (80041e4 <atim_timx_oc_chy_init+0xc8>)
 8004198:	2200      	movs	r2, #0
 800419a:	615a      	str	r2, [r3, #20]
    g_atimx_oc_chy_handle.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800419c:	4b11      	ldr	r3, [pc, #68]	; (80041e4 <atim_timx_oc_chy_init+0xc8>)
 800419e:	2200      	movs	r2, #0
 80041a0:	619a      	str	r2, [r3, #24]

#ifdef ENCODER_SIMULATOR_MODE
    g_atimx_oc_chy_handle.Pulse = 0x6000;
#endif
    HAL_TIM_OC_ConfigChannel(&g_atimx_handle, &g_atimx_oc_chy_handle, ATIM_TIMX_PWM_CH2); /* TIMxy */
 80041a2:	2204      	movs	r2, #4
 80041a4:	490f      	ldr	r1, [pc, #60]	; (80041e4 <atim_timx_oc_chy_init+0xc8>)
 80041a6:	480d      	ldr	r0, [pc, #52]	; (80041dc <atim_timx_oc_chy_init+0xc0>)
 80041a8:	f004 ffb0 	bl	800910c <HAL_TIM_OC_ConfigChannel>
    HAL_TIM_OC_ConfigChannel(&g_atimx_handle, &g_atimx_oc_chy_handle, ATIM_TIMX_PWM_CH1); /* TIMxy */
 80041ac:	2200      	movs	r2, #0
 80041ae:	490d      	ldr	r1, [pc, #52]	; (80041e4 <atim_timx_oc_chy_init+0xc8>)
 80041b0:	480a      	ldr	r0, [pc, #40]	; (80041dc <atim_timx_oc_chy_init+0xc0>)
 80041b2:	f004 ffab 	bl	800910c <HAL_TIM_OC_ConfigChannel>
    HAL_TIM_OC_ConfigChannel(&g_atimx_handle, &g_atimx_oc_chy_handle, ATIM_TIMX_PWM_CH3); /* TIMxy */
 80041b6:	2208      	movs	r2, #8
 80041b8:	490a      	ldr	r1, [pc, #40]	; (80041e4 <atim_timx_oc_chy_init+0xc8>)
 80041ba:	4808      	ldr	r0, [pc, #32]	; (80041dc <atim_timx_oc_chy_init+0xc0>)
 80041bc:	f004 ffa6 	bl	800910c <HAL_TIM_OC_ConfigChannel>
    HAL_TIM_OC_ConfigChannel(&g_atimx_handle, &g_atimx_oc_chy_handle, ATIM_TIMX_PWM_CH4); /* TIMxy */
 80041c0:	220c      	movs	r2, #12
 80041c2:	4908      	ldr	r1, [pc, #32]	; (80041e4 <atim_timx_oc_chy_init+0xc8>)
 80041c4:	4805      	ldr	r0, [pc, #20]	; (80041dc <atim_timx_oc_chy_init+0xc0>)
 80041c6:	f004 ffa1 	bl	800910c <HAL_TIM_OC_ConfigChannel>

    HAL_TIM_Base_Start(&g_atimx_handle);
 80041ca:	4804      	ldr	r0, [pc, #16]	; (80041dc <atim_timx_oc_chy_init+0xc0>)
 80041cc:	f004 f9f6 	bl	80085bc <HAL_TIM_Base_Start>
}
 80041d0:	bf00      	nop
 80041d2:	3710      	adds	r7, #16
 80041d4:	46bd      	mov	sp, r7
 80041d6:	bd80      	pop	{r7, pc}
 80041d8:	40023800 	.word	0x40023800
 80041dc:	20000848 	.word	0x20000848
 80041e0:	40010400 	.word	0x40010400
 80041e4:	20000890 	.word	0x20000890

080041e8 <HAL_TIM_OC_MspInit>:
                HAL_TIM_OC_Init()
 * @param       htim:
 * @retval      
 */
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b08c      	sub	sp, #48	; 0x30
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
    if (htim->Instance == ATIM_TIMX_PWM)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	4a3e      	ldr	r2, [pc, #248]	; (80042f0 <HAL_TIM_OC_MspInit+0x108>)
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d176      	bne.n	80042e8 <HAL_TIM_OC_MspInit+0x100>
    {
        GPIO_InitTypeDef gpio_init_struct;
        ATIM_TIMX_PWM_CHY_CLK_ENABLE();                             /* yGPIO */
 80041fa:	2300      	movs	r3, #0
 80041fc:	61bb      	str	r3, [r7, #24]
 80041fe:	4b3d      	ldr	r3, [pc, #244]	; (80042f4 <HAL_TIM_OC_MspInit+0x10c>)
 8004200:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004202:	4a3c      	ldr	r2, [pc, #240]	; (80042f4 <HAL_TIM_OC_MspInit+0x10c>)
 8004204:	f043 0302 	orr.w	r3, r3, #2
 8004208:	6453      	str	r3, [r2, #68]	; 0x44
 800420a:	4b3a      	ldr	r3, [pc, #232]	; (80042f4 <HAL_TIM_OC_MspInit+0x10c>)
 800420c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800420e:	f003 0302 	and.w	r3, r3, #2
 8004212:	61bb      	str	r3, [r7, #24]
 8004214:	69bb      	ldr	r3, [r7, #24]
        ATIM_TIMX_PWM_CH1_GPIO_CLK_ENABLE();                        /* IO */
 8004216:	2300      	movs	r3, #0
 8004218:	617b      	str	r3, [r7, #20]
 800421a:	4b36      	ldr	r3, [pc, #216]	; (80042f4 <HAL_TIM_OC_MspInit+0x10c>)
 800421c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800421e:	4a35      	ldr	r2, [pc, #212]	; (80042f4 <HAL_TIM_OC_MspInit+0x10c>)
 8004220:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004224:	6313      	str	r3, [r2, #48]	; 0x30
 8004226:	4b33      	ldr	r3, [pc, #204]	; (80042f4 <HAL_TIM_OC_MspInit+0x10c>)
 8004228:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800422a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800422e:	617b      	str	r3, [r7, #20]
 8004230:	697b      	ldr	r3, [r7, #20]
        ATIM_TIMX_PWM_CH2_GPIO_CLK_ENABLE();                        /* IO */
 8004232:	2300      	movs	r3, #0
 8004234:	613b      	str	r3, [r7, #16]
 8004236:	4b2f      	ldr	r3, [pc, #188]	; (80042f4 <HAL_TIM_OC_MspInit+0x10c>)
 8004238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800423a:	4a2e      	ldr	r2, [pc, #184]	; (80042f4 <HAL_TIM_OC_MspInit+0x10c>)
 800423c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004240:	6313      	str	r3, [r2, #48]	; 0x30
 8004242:	4b2c      	ldr	r3, [pc, #176]	; (80042f4 <HAL_TIM_OC_MspInit+0x10c>)
 8004244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004246:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800424a:	613b      	str	r3, [r7, #16]
 800424c:	693b      	ldr	r3, [r7, #16]
        ATIM_TIMX_PWM_CH3_GPIO_CLK_ENABLE();                        /* IO */
 800424e:	2300      	movs	r3, #0
 8004250:	60fb      	str	r3, [r7, #12]
 8004252:	4b28      	ldr	r3, [pc, #160]	; (80042f4 <HAL_TIM_OC_MspInit+0x10c>)
 8004254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004256:	4a27      	ldr	r2, [pc, #156]	; (80042f4 <HAL_TIM_OC_MspInit+0x10c>)
 8004258:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800425c:	6313      	str	r3, [r2, #48]	; 0x30
 800425e:	4b25      	ldr	r3, [pc, #148]	; (80042f4 <HAL_TIM_OC_MspInit+0x10c>)
 8004260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004262:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004266:	60fb      	str	r3, [r7, #12]
 8004268:	68fb      	ldr	r3, [r7, #12]
        ATIM_TIMX_PWM_CH4_GPIO_CLK_ENABLE();                        /* IO */
 800426a:	2300      	movs	r3, #0
 800426c:	60bb      	str	r3, [r7, #8]
 800426e:	4b21      	ldr	r3, [pc, #132]	; (80042f4 <HAL_TIM_OC_MspInit+0x10c>)
 8004270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004272:	4a20      	ldr	r2, [pc, #128]	; (80042f4 <HAL_TIM_OC_MspInit+0x10c>)
 8004274:	f043 0304 	orr.w	r3, r3, #4
 8004278:	6313      	str	r3, [r2, #48]	; 0x30
 800427a:	4b1e      	ldr	r3, [pc, #120]	; (80042f4 <HAL_TIM_OC_MspInit+0x10c>)
 800427c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800427e:	f003 0304 	and.w	r3, r3, #4
 8004282:	60bb      	str	r3, [r7, #8]
 8004284:	68bb      	ldr	r3, [r7, #8]

        gpio_init_struct.Pin = ATIM_TIMX_PWM_CH1_GPIO_PIN;          /* yGPIO */
 8004286:	2320      	movs	r3, #32
 8004288:	61fb      	str	r3, [r7, #28]
        gpio_init_struct.Mode = GPIO_MODE_AF_PP;                    /*  */
 800428a:	2302      	movs	r3, #2
 800428c:	623b      	str	r3, [r7, #32]
        gpio_init_struct.Pull = GPIO_PULLUP;                        /*  */
 800428e:	2301      	movs	r3, #1
 8004290:	627b      	str	r3, [r7, #36]	; 0x24
        gpio_init_struct.Speed = GPIO_SPEED_FREQ_HIGH;              /*  */
 8004292:	2302      	movs	r3, #2
 8004294:	62bb      	str	r3, [r7, #40]	; 0x28
        gpio_init_struct.Alternate = ATIM_TIMX_PWM_CHY_GPIO_AF;     /*  */
 8004296:	2303      	movs	r3, #3
 8004298:	62fb      	str	r3, [r7, #44]	; 0x2c
        HAL_GPIO_Init(ATIM_TIMX_PWM_CH1_GPIO_PORT, &gpio_init_struct);
 800429a:	f107 031c 	add.w	r3, r7, #28
 800429e:	4619      	mov	r1, r3
 80042a0:	4815      	ldr	r0, [pc, #84]	; (80042f8 <HAL_TIM_OC_MspInit+0x110>)
 80042a2:	f001 f8a1 	bl	80053e8 <HAL_GPIO_Init>

        gpio_init_struct.Pin = ATIM_TIMX_PWM_CH2_GPIO_PIN;          /* yGPIO */
 80042a6:	2340      	movs	r3, #64	; 0x40
 80042a8:	61fb      	str	r3, [r7, #28]
        HAL_GPIO_Init(ATIM_TIMX_PWM_CH2_GPIO_PORT, &gpio_init_struct);
 80042aa:	f107 031c 	add.w	r3, r7, #28
 80042ae:	4619      	mov	r1, r3
 80042b0:	4811      	ldr	r0, [pc, #68]	; (80042f8 <HAL_TIM_OC_MspInit+0x110>)
 80042b2:	f001 f899 	bl	80053e8 <HAL_GPIO_Init>

        gpio_init_struct.Pin = ATIM_TIMX_PWM_CH3_GPIO_PIN;          /* yGPIO */
 80042b6:	2380      	movs	r3, #128	; 0x80
 80042b8:	61fb      	str	r3, [r7, #28]
        HAL_GPIO_Init(ATIM_TIMX_PWM_CH3_GPIO_PORT, &gpio_init_struct);
 80042ba:	f107 031c 	add.w	r3, r7, #28
 80042be:	4619      	mov	r1, r3
 80042c0:	480d      	ldr	r0, [pc, #52]	; (80042f8 <HAL_TIM_OC_MspInit+0x110>)
 80042c2:	f001 f891 	bl	80053e8 <HAL_GPIO_Init>

        gpio_init_struct.Pin = ATIM_TIMX_PWM_CH4_GPIO_PIN;          /* yGPIO */
 80042c6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80042ca:	61fb      	str	r3, [r7, #28]
        HAL_GPIO_Init(ATIM_TIMX_PWM_CH4_GPIO_PORT, &gpio_init_struct);
 80042cc:	f107 031c 	add.w	r3, r7, #28
 80042d0:	4619      	mov	r1, r3
 80042d2:	480a      	ldr	r0, [pc, #40]	; (80042fc <HAL_TIM_OC_MspInit+0x114>)
 80042d4:	f001 f888 	bl	80053e8 <HAL_GPIO_Init>


        /*TIM87PULPID*/
        HAL_NVIC_SetPriority(ATIM_TIMX_INT_IRQn, 7, 0);
 80042d8:	2200      	movs	r2, #0
 80042da:	2107      	movs	r1, #7
 80042dc:	202e      	movs	r0, #46	; 0x2e
 80042de:	f000 fdb8 	bl	8004e52 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(ATIM_TIMX_INT_IRQn);
 80042e2:	202e      	movs	r0, #46	; 0x2e
 80042e4:	f000 fdd1 	bl	8004e8a <HAL_NVIC_EnableIRQ>
    }
}
 80042e8:	bf00      	nop
 80042ea:	3730      	adds	r7, #48	; 0x30
 80042ec:	46bd      	mov	sp, r7
 80042ee:	bd80      	pop	{r7, pc}
 80042f0:	40010400 	.word	0x40010400
 80042f4:	40023800 	.word	0x40023800
 80042f8:	40022000 	.word	0x40022000
 80042fc:	40020800 	.word	0x40020800

08004300 <TIM8_CC_IRQHandler>:
 * @brief       TIMX NPWM
 * @param       
 * @retval      
 */
void ATIM_TIMX_INT_IRQHandler(void)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	af00      	add	r7, sp, #0
    HAL_TIM_IRQHandler(&g_atimx_handle); /*  */
 8004304:	4802      	ldr	r0, [pc, #8]	; (8004310 <TIM8_CC_IRQHandler+0x10>)
 8004306:	f004 fdf9 	bl	8008efc <HAL_TIM_IRQHandler>
}
 800430a:	bf00      	nop
 800430c:	bd80      	pop	{r7, pc}
 800430e:	bf00      	nop
 8004310:	20000848 	.word	0x20000848

08004314 <HAL_TIM_OC_DelayElapsedCallback>:
  * @param  htim
  * @note   
  * @retval 
  */
void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004314:	b480      	push	{r7}
 8004316:	b085      	sub	sp, #20
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
    __IO uint32_t tim_count = 0;
 800431c:	2300      	movs	r3, #0
 800431e:	60fb      	str	r3, [r7, #12]
    __IO uint32_t tmp = 0;
 8004320:	2300      	movs	r3, #0
 8004322:	60bb      	str	r3, [r7, #8]
    if(htim->Instance == ATIM_TIMX_PWM)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	4a0c      	ldr	r2, [pc, #48]	; (800435c <HAL_TIM_OC_DelayElapsedCallback+0x48>)
 800432a:	4293      	cmp	r3, r2
 800432c:	d10f      	bne.n	800434e <HAL_TIM_OC_DelayElapsedCallback+0x3a>
    {
    	//g_pulse_count--;
        tim_count = __HAL_TIM_GET_COUNTER(&g_atimx_handle);
 800432e:	4b0c      	ldr	r3, [pc, #48]	; (8004360 <HAL_TIM_OC_DelayElapsedCallback+0x4c>)
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004334:	60fb      	str	r3, [r7, #12]
        tmp = (tim_count + g_step_angle) & 0xFFFF;
 8004336:	4b0b      	ldr	r3, [pc, #44]	; (8004364 <HAL_TIM_OC_DelayElapsedCallback+0x50>)
 8004338:	881b      	ldrh	r3, [r3, #0]
 800433a:	b29b      	uxth	r3, r3
 800433c:	461a      	mov	r2, r3
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	4413      	add	r3, r2
 8004342:	b29b      	uxth	r3, r3
 8004344:	60bb      	str	r3, [r7, #8]
        __HAL_TIM_SetCompare(&g_atimx_handle,ATIM_TIMX_PWM_CH1, tmp);
 8004346:	4b06      	ldr	r3, [pc, #24]	; (8004360 <HAL_TIM_OC_DelayElapsedCallback+0x4c>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	68ba      	ldr	r2, [r7, #8]
 800434c:	635a      	str	r2, [r3, #52]	; 0x34
//        if(g_pulse_count < 0)
//        {
//        	HAL_TIM_OC_Stop_IT(&g_atimx_handle, ATIM_TIMX_PWM_CH1);
//        }
    }
}
 800434e:	bf00      	nop
 8004350:	3714      	adds	r7, #20
 8004352:	46bd      	mov	sp, r7
 8004354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004358:	4770      	bx	lr
 800435a:	bf00      	nop
 800435c:	40010400 	.word	0x40010400
 8004360:	20000848 	.word	0x20000848
 8004364:	20000028 	.word	0x20000028

08004368 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800436c:	4b0e      	ldr	r3, [pc, #56]	; (80043a8 <HAL_Init+0x40>)
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	4a0d      	ldr	r2, [pc, #52]	; (80043a8 <HAL_Init+0x40>)
 8004372:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004376:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004378:	4b0b      	ldr	r3, [pc, #44]	; (80043a8 <HAL_Init+0x40>)
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	4a0a      	ldr	r2, [pc, #40]	; (80043a8 <HAL_Init+0x40>)
 800437e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004382:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004384:	4b08      	ldr	r3, [pc, #32]	; (80043a8 <HAL_Init+0x40>)
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a07      	ldr	r2, [pc, #28]	; (80043a8 <HAL_Init+0x40>)
 800438a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800438e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004390:	2003      	movs	r0, #3
 8004392:	f000 fd53 	bl	8004e3c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004396:	200f      	movs	r0, #15
 8004398:	f000 f808 	bl	80043ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800439c:	f7fc fe88 	bl	80010b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80043a0:	2300      	movs	r3, #0
}
 80043a2:	4618      	mov	r0, r3
 80043a4:	bd80      	pop	{r7, pc}
 80043a6:	bf00      	nop
 80043a8:	40023c00 	.word	0x40023c00

080043ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b082      	sub	sp, #8
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80043b4:	4b12      	ldr	r3, [pc, #72]	; (8004400 <HAL_InitTick+0x54>)
 80043b6:	681a      	ldr	r2, [r3, #0]
 80043b8:	4b12      	ldr	r3, [pc, #72]	; (8004404 <HAL_InitTick+0x58>)
 80043ba:	781b      	ldrb	r3, [r3, #0]
 80043bc:	4619      	mov	r1, r3
 80043be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80043c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80043c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80043ca:	4618      	mov	r0, r3
 80043cc:	f000 fd6b 	bl	8004ea6 <HAL_SYSTICK_Config>
 80043d0:	4603      	mov	r3, r0
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d001      	beq.n	80043da <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80043d6:	2301      	movs	r3, #1
 80043d8:	e00e      	b.n	80043f8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2b0f      	cmp	r3, #15
 80043de:	d80a      	bhi.n	80043f6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80043e0:	2200      	movs	r2, #0
 80043e2:	6879      	ldr	r1, [r7, #4]
 80043e4:	f04f 30ff 	mov.w	r0, #4294967295
 80043e8:	f000 fd33 	bl	8004e52 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80043ec:	4a06      	ldr	r2, [pc, #24]	; (8004408 <HAL_InitTick+0x5c>)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80043f2:	2300      	movs	r3, #0
 80043f4:	e000      	b.n	80043f8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80043f6:	2301      	movs	r3, #1
}
 80043f8:	4618      	mov	r0, r3
 80043fa:	3708      	adds	r7, #8
 80043fc:	46bd      	mov	sp, r7
 80043fe:	bd80      	pop	{r7, pc}
 8004400:	20000000 	.word	0x20000000
 8004404:	20000030 	.word	0x20000030
 8004408:	2000002c 	.word	0x2000002c

0800440c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800440c:	b480      	push	{r7}
 800440e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004410:	4b06      	ldr	r3, [pc, #24]	; (800442c <HAL_IncTick+0x20>)
 8004412:	781b      	ldrb	r3, [r3, #0]
 8004414:	461a      	mov	r2, r3
 8004416:	4b06      	ldr	r3, [pc, #24]	; (8004430 <HAL_IncTick+0x24>)
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	4413      	add	r3, r2
 800441c:	4a04      	ldr	r2, [pc, #16]	; (8004430 <HAL_IncTick+0x24>)
 800441e:	6013      	str	r3, [r2, #0]
}
 8004420:	bf00      	nop
 8004422:	46bd      	mov	sp, r7
 8004424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004428:	4770      	bx	lr
 800442a:	bf00      	nop
 800442c:	20000030 	.word	0x20000030
 8004430:	200008ac 	.word	0x200008ac

08004434 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004434:	b480      	push	{r7}
 8004436:	af00      	add	r7, sp, #0
  return uwTick;
 8004438:	4b03      	ldr	r3, [pc, #12]	; (8004448 <HAL_GetTick+0x14>)
 800443a:	681b      	ldr	r3, [r3, #0]
}
 800443c:	4618      	mov	r0, r3
 800443e:	46bd      	mov	sp, r7
 8004440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004444:	4770      	bx	lr
 8004446:	bf00      	nop
 8004448:	200008ac 	.word	0x200008ac

0800444c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800444c:	b480      	push	{r7}
 800444e:	af00      	add	r7, sp, #0
  return((DBGMCU->IDCODE) >> 16U);
 8004450:	4b03      	ldr	r3, [pc, #12]	; (8004460 <HAL_GetREVID+0x14>)
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	0c1b      	lsrs	r3, r3, #16
}
 8004456:	4618      	mov	r0, r3
 8004458:	46bd      	mov	sp, r7
 800445a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445e:	4770      	bx	lr
 8004460:	e0042000 	.word	0xe0042000

08004464 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b084      	sub	sp, #16
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800446c:	2300      	movs	r3, #0
 800446e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d101      	bne.n	800447a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004476:	2301      	movs	r3, #1
 8004478:	e033      	b.n	80044e2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800447e:	2b00      	cmp	r3, #0
 8004480:	d109      	bne.n	8004496 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004482:	6878      	ldr	r0, [r7, #4]
 8004484:	f000 f831 	bl	80044ea <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2200      	movs	r2, #0
 800448c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2200      	movs	r2, #0
 8004492:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800449a:	f003 0310 	and.w	r3, r3, #16
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d118      	bne.n	80044d4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044a6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80044aa:	f023 0302 	bic.w	r3, r3, #2
 80044ae:	f043 0202 	orr.w	r2, r3, #2
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80044b6:	6878      	ldr	r0, [r7, #4]
 80044b8:	f000 fa72 	bl	80049a0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2200      	movs	r2, #0
 80044c0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044c6:	f023 0303 	bic.w	r3, r3, #3
 80044ca:	f043 0201 	orr.w	r2, r3, #1
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	641a      	str	r2, [r3, #64]	; 0x40
 80044d2:	e001      	b.n	80044d8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80044d4:	2301      	movs	r3, #1
 80044d6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2200      	movs	r2, #0
 80044dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80044e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80044e2:	4618      	mov	r0, r3
 80044e4:	3710      	adds	r7, #16
 80044e6:	46bd      	mov	sp, r7
 80044e8:	bd80      	pop	{r7, pc}

080044ea <HAL_ADC_MspInit>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
__weak void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80044ea:	b480      	push	{r7}
 80044ec:	b083      	sub	sp, #12
 80044ee:	af00      	add	r7, sp, #0
 80044f0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_MspInit could be implemented in the user file
   */ 
}
 80044f2:	bf00      	nop
 80044f4:	370c      	adds	r7, #12
 80044f6:	46bd      	mov	sp, r7
 80044f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fc:	4770      	bx	lr
	...

08004500 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b086      	sub	sp, #24
 8004504:	af00      	add	r7, sp, #0
 8004506:	60f8      	str	r0, [r7, #12]
 8004508:	60b9      	str	r1, [r7, #8]
 800450a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800450c:	2300      	movs	r3, #0
 800450e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004516:	2b01      	cmp	r3, #1
 8004518:	d101      	bne.n	800451e <HAL_ADC_Start_DMA+0x1e>
 800451a:	2302      	movs	r3, #2
 800451c:	e0e9      	b.n	80046f2 <HAL_ADC_Start_DMA+0x1f2>
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	2201      	movs	r2, #1
 8004522:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	689b      	ldr	r3, [r3, #8]
 800452c:	f003 0301 	and.w	r3, r3, #1
 8004530:	2b01      	cmp	r3, #1
 8004532:	d018      	beq.n	8004566 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	689a      	ldr	r2, [r3, #8]
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f042 0201 	orr.w	r2, r2, #1
 8004542:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004544:	4b6d      	ldr	r3, [pc, #436]	; (80046fc <HAL_ADC_Start_DMA+0x1fc>)
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	4a6d      	ldr	r2, [pc, #436]	; (8004700 <HAL_ADC_Start_DMA+0x200>)
 800454a:	fba2 2303 	umull	r2, r3, r2, r3
 800454e:	0c9a      	lsrs	r2, r3, #18
 8004550:	4613      	mov	r3, r2
 8004552:	005b      	lsls	r3, r3, #1
 8004554:	4413      	add	r3, r2
 8004556:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8004558:	e002      	b.n	8004560 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800455a:	693b      	ldr	r3, [r7, #16]
 800455c:	3b01      	subs	r3, #1
 800455e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8004560:	693b      	ldr	r3, [r7, #16]
 8004562:	2b00      	cmp	r3, #0
 8004564:	d1f9      	bne.n	800455a <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	689b      	ldr	r3, [r3, #8]
 800456c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004570:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004574:	d107      	bne.n	8004586 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	689a      	ldr	r2, [r3, #8]
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004584:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	689b      	ldr	r3, [r3, #8]
 800458c:	f003 0301 	and.w	r3, r3, #1
 8004590:	2b01      	cmp	r3, #1
 8004592:	f040 80a1 	bne.w	80046d8 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800459a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800459e:	f023 0301 	bic.w	r3, r3, #1
 80045a2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	685b      	ldr	r3, [r3, #4]
 80045b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d007      	beq.n	80045c8 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045bc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80045c0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045cc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80045d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045d4:	d106      	bne.n	80045e4 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045da:	f023 0206 	bic.w	r2, r3, #6
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	645a      	str	r2, [r3, #68]	; 0x44
 80045e2:	e002      	b.n	80045ea <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	2200      	movs	r2, #0
 80045e8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	2200      	movs	r2, #0
 80045ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80045f2:	4b44      	ldr	r3, [pc, #272]	; (8004704 <HAL_ADC_Start_DMA+0x204>)
 80045f4:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045fa:	4a43      	ldr	r2, [pc, #268]	; (8004708 <HAL_ADC_Start_DMA+0x208>)
 80045fc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004602:	4a42      	ldr	r2, [pc, #264]	; (800470c <HAL_ADC_Start_DMA+0x20c>)
 8004604:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800460a:	4a41      	ldr	r2, [pc, #260]	; (8004710 <HAL_ADC_Start_DMA+0x210>)
 800460c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8004616:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	685a      	ldr	r2, [r3, #4]
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8004626:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	689a      	ldr	r2, [r3, #8]
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004636:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	334c      	adds	r3, #76	; 0x4c
 8004642:	4619      	mov	r1, r3
 8004644:	68ba      	ldr	r2, [r7, #8]
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	f000 fd04 	bl	8005054 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800464c:	697b      	ldr	r3, [r7, #20]
 800464e:	685b      	ldr	r3, [r3, #4]
 8004650:	f003 031f 	and.w	r3, r3, #31
 8004654:	2b00      	cmp	r3, #0
 8004656:	d12a      	bne.n	80046ae <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4a2d      	ldr	r2, [pc, #180]	; (8004714 <HAL_ADC_Start_DMA+0x214>)
 800465e:	4293      	cmp	r3, r2
 8004660:	d015      	beq.n	800468e <HAL_ADC_Start_DMA+0x18e>
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4a2c      	ldr	r2, [pc, #176]	; (8004718 <HAL_ADC_Start_DMA+0x218>)
 8004668:	4293      	cmp	r3, r2
 800466a:	d105      	bne.n	8004678 <HAL_ADC_Start_DMA+0x178>
 800466c:	4b25      	ldr	r3, [pc, #148]	; (8004704 <HAL_ADC_Start_DMA+0x204>)
 800466e:	685b      	ldr	r3, [r3, #4]
 8004670:	f003 031f 	and.w	r3, r3, #31
 8004674:	2b00      	cmp	r3, #0
 8004676:	d00a      	beq.n	800468e <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	4a27      	ldr	r2, [pc, #156]	; (800471c <HAL_ADC_Start_DMA+0x21c>)
 800467e:	4293      	cmp	r3, r2
 8004680:	d136      	bne.n	80046f0 <HAL_ADC_Start_DMA+0x1f0>
 8004682:	4b20      	ldr	r3, [pc, #128]	; (8004704 <HAL_ADC_Start_DMA+0x204>)
 8004684:	685b      	ldr	r3, [r3, #4]
 8004686:	f003 0310 	and.w	r3, r3, #16
 800468a:	2b00      	cmp	r3, #0
 800468c:	d130      	bne.n	80046f0 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	689b      	ldr	r3, [r3, #8]
 8004694:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004698:	2b00      	cmp	r3, #0
 800469a:	d129      	bne.n	80046f0 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	689a      	ldr	r2, [r3, #8]
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80046aa:	609a      	str	r2, [r3, #8]
 80046ac:	e020      	b.n	80046f0 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	4a18      	ldr	r2, [pc, #96]	; (8004714 <HAL_ADC_Start_DMA+0x214>)
 80046b4:	4293      	cmp	r3, r2
 80046b6:	d11b      	bne.n	80046f0 <HAL_ADC_Start_DMA+0x1f0>
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	689b      	ldr	r3, [r3, #8]
 80046be:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d114      	bne.n	80046f0 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	689a      	ldr	r2, [r3, #8]
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80046d4:	609a      	str	r2, [r3, #8]
 80046d6:	e00b      	b.n	80046f0 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046dc:	f043 0210 	orr.w	r2, r3, #16
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046e8:	f043 0201 	orr.w	r2, r3, #1
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80046f0:	2300      	movs	r3, #0
}
 80046f2:	4618      	mov	r0, r3
 80046f4:	3718      	adds	r7, #24
 80046f6:	46bd      	mov	sp, r7
 80046f8:	bd80      	pop	{r7, pc}
 80046fa:	bf00      	nop
 80046fc:	20000000 	.word	0x20000000
 8004700:	431bde83 	.word	0x431bde83
 8004704:	40012300 	.word	0x40012300
 8004708:	08004b99 	.word	0x08004b99
 800470c:	08004c53 	.word	0x08004c53
 8004710:	08004c6f 	.word	0x08004c6f
 8004714:	40012000 	.word	0x40012000
 8004718:	40012100 	.word	0x40012100
 800471c:	40012200 	.word	0x40012200

08004720 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004720:	b480      	push	{r7}
 8004722:	b083      	sub	sp, #12
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8004728:	bf00      	nop
 800472a:	370c      	adds	r7, #12
 800472c:	46bd      	mov	sp, r7
 800472e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004732:	4770      	bx	lr

08004734 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004734:	b480      	push	{r7}
 8004736:	b083      	sub	sp, #12
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800473c:	bf00      	nop
 800473e:	370c      	adds	r7, #12
 8004740:	46bd      	mov	sp, r7
 8004742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004746:	4770      	bx	lr

08004748 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004748:	b480      	push	{r7}
 800474a:	b083      	sub	sp, #12
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8004750:	bf00      	nop
 8004752:	370c      	adds	r7, #12
 8004754:	46bd      	mov	sp, r7
 8004756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475a:	4770      	bx	lr

0800475c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800475c:	b480      	push	{r7}
 800475e:	b085      	sub	sp, #20
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
 8004764:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8004766:	2300      	movs	r3, #0
 8004768:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004770:	2b01      	cmp	r3, #1
 8004772:	d101      	bne.n	8004778 <HAL_ADC_ConfigChannel+0x1c>
 8004774:	2302      	movs	r3, #2
 8004776:	e105      	b.n	8004984 <HAL_ADC_ConfigChannel+0x228>
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2201      	movs	r2, #1
 800477c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	2b09      	cmp	r3, #9
 8004786:	d925      	bls.n	80047d4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	68d9      	ldr	r1, [r3, #12]
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	b29b      	uxth	r3, r3
 8004794:	461a      	mov	r2, r3
 8004796:	4613      	mov	r3, r2
 8004798:	005b      	lsls	r3, r3, #1
 800479a:	4413      	add	r3, r2
 800479c:	3b1e      	subs	r3, #30
 800479e:	2207      	movs	r2, #7
 80047a0:	fa02 f303 	lsl.w	r3, r2, r3
 80047a4:	43da      	mvns	r2, r3
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	400a      	ands	r2, r1
 80047ac:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	68d9      	ldr	r1, [r3, #12]
 80047b4:	683b      	ldr	r3, [r7, #0]
 80047b6:	689a      	ldr	r2, [r3, #8]
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	b29b      	uxth	r3, r3
 80047be:	4618      	mov	r0, r3
 80047c0:	4603      	mov	r3, r0
 80047c2:	005b      	lsls	r3, r3, #1
 80047c4:	4403      	add	r3, r0
 80047c6:	3b1e      	subs	r3, #30
 80047c8:	409a      	lsls	r2, r3
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	430a      	orrs	r2, r1
 80047d0:	60da      	str	r2, [r3, #12]
 80047d2:	e022      	b.n	800481a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	6919      	ldr	r1, [r3, #16]
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	b29b      	uxth	r3, r3
 80047e0:	461a      	mov	r2, r3
 80047e2:	4613      	mov	r3, r2
 80047e4:	005b      	lsls	r3, r3, #1
 80047e6:	4413      	add	r3, r2
 80047e8:	2207      	movs	r2, #7
 80047ea:	fa02 f303 	lsl.w	r3, r2, r3
 80047ee:	43da      	mvns	r2, r3
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	400a      	ands	r2, r1
 80047f6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	6919      	ldr	r1, [r3, #16]
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	689a      	ldr	r2, [r3, #8]
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	b29b      	uxth	r3, r3
 8004808:	4618      	mov	r0, r3
 800480a:	4603      	mov	r3, r0
 800480c:	005b      	lsls	r3, r3, #1
 800480e:	4403      	add	r3, r0
 8004810:	409a      	lsls	r2, r3
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	430a      	orrs	r2, r1
 8004818:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	685b      	ldr	r3, [r3, #4]
 800481e:	2b06      	cmp	r3, #6
 8004820:	d824      	bhi.n	800486c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	685a      	ldr	r2, [r3, #4]
 800482c:	4613      	mov	r3, r2
 800482e:	009b      	lsls	r3, r3, #2
 8004830:	4413      	add	r3, r2
 8004832:	3b05      	subs	r3, #5
 8004834:	221f      	movs	r2, #31
 8004836:	fa02 f303 	lsl.w	r3, r2, r3
 800483a:	43da      	mvns	r2, r3
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	400a      	ands	r2, r1
 8004842:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	b29b      	uxth	r3, r3
 8004850:	4618      	mov	r0, r3
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	685a      	ldr	r2, [r3, #4]
 8004856:	4613      	mov	r3, r2
 8004858:	009b      	lsls	r3, r3, #2
 800485a:	4413      	add	r3, r2
 800485c:	3b05      	subs	r3, #5
 800485e:	fa00 f203 	lsl.w	r2, r0, r3
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	430a      	orrs	r2, r1
 8004868:	635a      	str	r2, [r3, #52]	; 0x34
 800486a:	e04c      	b.n	8004906 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	685b      	ldr	r3, [r3, #4]
 8004870:	2b0c      	cmp	r3, #12
 8004872:	d824      	bhi.n	80048be <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	685a      	ldr	r2, [r3, #4]
 800487e:	4613      	mov	r3, r2
 8004880:	009b      	lsls	r3, r3, #2
 8004882:	4413      	add	r3, r2
 8004884:	3b23      	subs	r3, #35	; 0x23
 8004886:	221f      	movs	r2, #31
 8004888:	fa02 f303 	lsl.w	r3, r2, r3
 800488c:	43da      	mvns	r2, r3
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	400a      	ands	r2, r1
 8004894:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	b29b      	uxth	r3, r3
 80048a2:	4618      	mov	r0, r3
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	685a      	ldr	r2, [r3, #4]
 80048a8:	4613      	mov	r3, r2
 80048aa:	009b      	lsls	r3, r3, #2
 80048ac:	4413      	add	r3, r2
 80048ae:	3b23      	subs	r3, #35	; 0x23
 80048b0:	fa00 f203 	lsl.w	r2, r0, r3
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	430a      	orrs	r2, r1
 80048ba:	631a      	str	r2, [r3, #48]	; 0x30
 80048bc:	e023      	b.n	8004906 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	685a      	ldr	r2, [r3, #4]
 80048c8:	4613      	mov	r3, r2
 80048ca:	009b      	lsls	r3, r3, #2
 80048cc:	4413      	add	r3, r2
 80048ce:	3b41      	subs	r3, #65	; 0x41
 80048d0:	221f      	movs	r2, #31
 80048d2:	fa02 f303 	lsl.w	r3, r2, r3
 80048d6:	43da      	mvns	r2, r3
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	400a      	ands	r2, r1
 80048de:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	b29b      	uxth	r3, r3
 80048ec:	4618      	mov	r0, r3
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	685a      	ldr	r2, [r3, #4]
 80048f2:	4613      	mov	r3, r2
 80048f4:	009b      	lsls	r3, r3, #2
 80048f6:	4413      	add	r3, r2
 80048f8:	3b41      	subs	r3, #65	; 0x41
 80048fa:	fa00 f203 	lsl.w	r2, r0, r3
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	430a      	orrs	r2, r1
 8004904:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004906:	4b22      	ldr	r3, [pc, #136]	; (8004990 <HAL_ADC_ConfigChannel+0x234>)
 8004908:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	4a21      	ldr	r2, [pc, #132]	; (8004994 <HAL_ADC_ConfigChannel+0x238>)
 8004910:	4293      	cmp	r3, r2
 8004912:	d109      	bne.n	8004928 <HAL_ADC_ConfigChannel+0x1cc>
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	2b12      	cmp	r3, #18
 800491a:	d105      	bne.n	8004928 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	685b      	ldr	r3, [r3, #4]
 8004920:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	4a19      	ldr	r2, [pc, #100]	; (8004994 <HAL_ADC_ConfigChannel+0x238>)
 800492e:	4293      	cmp	r3, r2
 8004930:	d123      	bne.n	800497a <HAL_ADC_ConfigChannel+0x21e>
 8004932:	683b      	ldr	r3, [r7, #0]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	2b10      	cmp	r3, #16
 8004938:	d003      	beq.n	8004942 <HAL_ADC_ConfigChannel+0x1e6>
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	2b11      	cmp	r3, #17
 8004940:	d11b      	bne.n	800497a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	685b      	ldr	r3, [r3, #4]
 8004946:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	2b10      	cmp	r3, #16
 8004954:	d111      	bne.n	800497a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004956:	4b10      	ldr	r3, [pc, #64]	; (8004998 <HAL_ADC_ConfigChannel+0x23c>)
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	4a10      	ldr	r2, [pc, #64]	; (800499c <HAL_ADC_ConfigChannel+0x240>)
 800495c:	fba2 2303 	umull	r2, r3, r2, r3
 8004960:	0c9a      	lsrs	r2, r3, #18
 8004962:	4613      	mov	r3, r2
 8004964:	009b      	lsls	r3, r3, #2
 8004966:	4413      	add	r3, r2
 8004968:	005b      	lsls	r3, r3, #1
 800496a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800496c:	e002      	b.n	8004974 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800496e:	68bb      	ldr	r3, [r7, #8]
 8004970:	3b01      	subs	r3, #1
 8004972:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004974:	68bb      	ldr	r3, [r7, #8]
 8004976:	2b00      	cmp	r3, #0
 8004978:	d1f9      	bne.n	800496e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	2200      	movs	r2, #0
 800497e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004982:	2300      	movs	r3, #0
}
 8004984:	4618      	mov	r0, r3
 8004986:	3714      	adds	r7, #20
 8004988:	46bd      	mov	sp, r7
 800498a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498e:	4770      	bx	lr
 8004990:	40012300 	.word	0x40012300
 8004994:	40012000 	.word	0x40012000
 8004998:	20000000 	.word	0x20000000
 800499c:	431bde83 	.word	0x431bde83

080049a0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80049a0:	b480      	push	{r7}
 80049a2:	b085      	sub	sp, #20
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80049a8:	4b79      	ldr	r3, [pc, #484]	; (8004b90 <ADC_Init+0x1f0>)
 80049aa:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	685b      	ldr	r3, [r3, #4]
 80049b0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	685a      	ldr	r2, [r3, #4]
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	685b      	ldr	r3, [r3, #4]
 80049c0:	431a      	orrs	r2, r3
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	685a      	ldr	r2, [r3, #4]
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80049d4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	6859      	ldr	r1, [r3, #4]
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	691b      	ldr	r3, [r3, #16]
 80049e0:	021a      	lsls	r2, r3, #8
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	430a      	orrs	r2, r1
 80049e8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	685a      	ldr	r2, [r3, #4]
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80049f8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	6859      	ldr	r1, [r3, #4]
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	689a      	ldr	r2, [r3, #8]
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	430a      	orrs	r2, r1
 8004a0a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	689a      	ldr	r2, [r3, #8]
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004a1a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	6899      	ldr	r1, [r3, #8]
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	68da      	ldr	r2, [r3, #12]
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	430a      	orrs	r2, r1
 8004a2c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a32:	4a58      	ldr	r2, [pc, #352]	; (8004b94 <ADC_Init+0x1f4>)
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d022      	beq.n	8004a7e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	689a      	ldr	r2, [r3, #8]
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004a46:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	6899      	ldr	r1, [r3, #8]
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	430a      	orrs	r2, r1
 8004a58:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	689a      	ldr	r2, [r3, #8]
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004a68:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	6899      	ldr	r1, [r3, #8]
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	430a      	orrs	r2, r1
 8004a7a:	609a      	str	r2, [r3, #8]
 8004a7c:	e00f      	b.n	8004a9e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	689a      	ldr	r2, [r3, #8]
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004a8c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	689a      	ldr	r2, [r3, #8]
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004a9c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	689a      	ldr	r2, [r3, #8]
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f022 0202 	bic.w	r2, r2, #2
 8004aac:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	6899      	ldr	r1, [r3, #8]
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	7e1b      	ldrb	r3, [r3, #24]
 8004ab8:	005a      	lsls	r2, r3, #1
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	430a      	orrs	r2, r1
 8004ac0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d01b      	beq.n	8004b04 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	685a      	ldr	r2, [r3, #4]
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004ada:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	685a      	ldr	r2, [r3, #4]
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004aea:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	6859      	ldr	r1, [r3, #4]
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004af6:	3b01      	subs	r3, #1
 8004af8:	035a      	lsls	r2, r3, #13
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	430a      	orrs	r2, r1
 8004b00:	605a      	str	r2, [r3, #4]
 8004b02:	e007      	b.n	8004b14 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	685a      	ldr	r2, [r3, #4]
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004b12:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004b22:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	69db      	ldr	r3, [r3, #28]
 8004b2e:	3b01      	subs	r3, #1
 8004b30:	051a      	lsls	r2, r3, #20
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	430a      	orrs	r2, r1
 8004b38:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	689a      	ldr	r2, [r3, #8]
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004b48:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	6899      	ldr	r1, [r3, #8]
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004b56:	025a      	lsls	r2, r3, #9
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	430a      	orrs	r2, r1
 8004b5e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	689a      	ldr	r2, [r3, #8]
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b6e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	6899      	ldr	r1, [r3, #8]
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	695b      	ldr	r3, [r3, #20]
 8004b7a:	029a      	lsls	r2, r3, #10
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	430a      	orrs	r2, r1
 8004b82:	609a      	str	r2, [r3, #8]
}
 8004b84:	bf00      	nop
 8004b86:	3714      	adds	r7, #20
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8e:	4770      	bx	lr
 8004b90:	40012300 	.word	0x40012300
 8004b94:	0f000001 	.word	0x0f000001

08004b98 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b084      	sub	sp, #16
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ba4:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004baa:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d13c      	bne.n	8004c2c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bb6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	689b      	ldr	r3, [r3, #8]
 8004bc4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d12b      	bne.n	8004c24 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d127      	bne.n	8004c24 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bda:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d006      	beq.n	8004bf0 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	689b      	ldr	r3, [r3, #8]
 8004be8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d119      	bne.n	8004c24 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	685a      	ldr	r2, [r3, #4]
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f022 0220 	bic.w	r2, r2, #32
 8004bfe:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c04:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c10:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d105      	bne.n	8004c24 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c1c:	f043 0201 	orr.w	r2, r3, #1
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004c24:	68f8      	ldr	r0, [r7, #12]
 8004c26:	f7ff fd7b 	bl	8004720 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004c2a:	e00e      	b.n	8004c4a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c30:	f003 0310 	and.w	r3, r3, #16
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d003      	beq.n	8004c40 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8004c38:	68f8      	ldr	r0, [r7, #12]
 8004c3a:	f7ff fd85 	bl	8004748 <HAL_ADC_ErrorCallback>
}
 8004c3e:	e004      	b.n	8004c4a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c46:	6878      	ldr	r0, [r7, #4]
 8004c48:	4798      	blx	r3
}
 8004c4a:	bf00      	nop
 8004c4c:	3710      	adds	r7, #16
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	bd80      	pop	{r7, pc}

08004c52 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004c52:	b580      	push	{r7, lr}
 8004c54:	b084      	sub	sp, #16
 8004c56:	af00      	add	r7, sp, #0
 8004c58:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c5e:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004c60:	68f8      	ldr	r0, [r7, #12]
 8004c62:	f7ff fd67 	bl	8004734 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004c66:	bf00      	nop
 8004c68:	3710      	adds	r7, #16
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	bd80      	pop	{r7, pc}

08004c6e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8004c6e:	b580      	push	{r7, lr}
 8004c70:	b084      	sub	sp, #16
 8004c72:	af00      	add	r7, sp, #0
 8004c74:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c7a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	2240      	movs	r2, #64	; 0x40
 8004c80:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c86:	f043 0204 	orr.w	r2, r3, #4
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004c8e:	68f8      	ldr	r0, [r7, #12]
 8004c90:	f7ff fd5a 	bl	8004748 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004c94:	bf00      	nop
 8004c96:	3710      	adds	r7, #16
 8004c98:	46bd      	mov	sp, r7
 8004c9a:	bd80      	pop	{r7, pc}

08004c9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	b085      	sub	sp, #20
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	f003 0307 	and.w	r3, r3, #7
 8004caa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004cac:	4b0c      	ldr	r3, [pc, #48]	; (8004ce0 <__NVIC_SetPriorityGrouping+0x44>)
 8004cae:	68db      	ldr	r3, [r3, #12]
 8004cb0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004cb2:	68ba      	ldr	r2, [r7, #8]
 8004cb4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004cb8:	4013      	ands	r3, r2
 8004cba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004cc0:	68bb      	ldr	r3, [r7, #8]
 8004cc2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004cc4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004cc8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004ccc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004cce:	4a04      	ldr	r2, [pc, #16]	; (8004ce0 <__NVIC_SetPriorityGrouping+0x44>)
 8004cd0:	68bb      	ldr	r3, [r7, #8]
 8004cd2:	60d3      	str	r3, [r2, #12]
}
 8004cd4:	bf00      	nop
 8004cd6:	3714      	adds	r7, #20
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cde:	4770      	bx	lr
 8004ce0:	e000ed00 	.word	0xe000ed00

08004ce4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004ce4:	b480      	push	{r7}
 8004ce6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004ce8:	4b04      	ldr	r3, [pc, #16]	; (8004cfc <__NVIC_GetPriorityGrouping+0x18>)
 8004cea:	68db      	ldr	r3, [r3, #12]
 8004cec:	0a1b      	lsrs	r3, r3, #8
 8004cee:	f003 0307 	and.w	r3, r3, #7
}
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfa:	4770      	bx	lr
 8004cfc:	e000ed00 	.word	0xe000ed00

08004d00 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004d00:	b480      	push	{r7}
 8004d02:	b083      	sub	sp, #12
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	4603      	mov	r3, r0
 8004d08:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004d0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	db0b      	blt.n	8004d2a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004d12:	79fb      	ldrb	r3, [r7, #7]
 8004d14:	f003 021f 	and.w	r2, r3, #31
 8004d18:	4907      	ldr	r1, [pc, #28]	; (8004d38 <__NVIC_EnableIRQ+0x38>)
 8004d1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d1e:	095b      	lsrs	r3, r3, #5
 8004d20:	2001      	movs	r0, #1
 8004d22:	fa00 f202 	lsl.w	r2, r0, r2
 8004d26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004d2a:	bf00      	nop
 8004d2c:	370c      	adds	r7, #12
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d34:	4770      	bx	lr
 8004d36:	bf00      	nop
 8004d38:	e000e100 	.word	0xe000e100

08004d3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004d3c:	b480      	push	{r7}
 8004d3e:	b083      	sub	sp, #12
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	4603      	mov	r3, r0
 8004d44:	6039      	str	r1, [r7, #0]
 8004d46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004d48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	db0a      	blt.n	8004d66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	b2da      	uxtb	r2, r3
 8004d54:	490c      	ldr	r1, [pc, #48]	; (8004d88 <__NVIC_SetPriority+0x4c>)
 8004d56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d5a:	0112      	lsls	r2, r2, #4
 8004d5c:	b2d2      	uxtb	r2, r2
 8004d5e:	440b      	add	r3, r1
 8004d60:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004d64:	e00a      	b.n	8004d7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	b2da      	uxtb	r2, r3
 8004d6a:	4908      	ldr	r1, [pc, #32]	; (8004d8c <__NVIC_SetPriority+0x50>)
 8004d6c:	79fb      	ldrb	r3, [r7, #7]
 8004d6e:	f003 030f 	and.w	r3, r3, #15
 8004d72:	3b04      	subs	r3, #4
 8004d74:	0112      	lsls	r2, r2, #4
 8004d76:	b2d2      	uxtb	r2, r2
 8004d78:	440b      	add	r3, r1
 8004d7a:	761a      	strb	r2, [r3, #24]
}
 8004d7c:	bf00      	nop
 8004d7e:	370c      	adds	r7, #12
 8004d80:	46bd      	mov	sp, r7
 8004d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d86:	4770      	bx	lr
 8004d88:	e000e100 	.word	0xe000e100
 8004d8c:	e000ed00 	.word	0xe000ed00

08004d90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004d90:	b480      	push	{r7}
 8004d92:	b089      	sub	sp, #36	; 0x24
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	60f8      	str	r0, [r7, #12]
 8004d98:	60b9      	str	r1, [r7, #8]
 8004d9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	f003 0307 	and.w	r3, r3, #7
 8004da2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004da4:	69fb      	ldr	r3, [r7, #28]
 8004da6:	f1c3 0307 	rsb	r3, r3, #7
 8004daa:	2b04      	cmp	r3, #4
 8004dac:	bf28      	it	cs
 8004dae:	2304      	movcs	r3, #4
 8004db0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004db2:	69fb      	ldr	r3, [r7, #28]
 8004db4:	3304      	adds	r3, #4
 8004db6:	2b06      	cmp	r3, #6
 8004db8:	d902      	bls.n	8004dc0 <NVIC_EncodePriority+0x30>
 8004dba:	69fb      	ldr	r3, [r7, #28]
 8004dbc:	3b03      	subs	r3, #3
 8004dbe:	e000      	b.n	8004dc2 <NVIC_EncodePriority+0x32>
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004dc4:	f04f 32ff 	mov.w	r2, #4294967295
 8004dc8:	69bb      	ldr	r3, [r7, #24]
 8004dca:	fa02 f303 	lsl.w	r3, r2, r3
 8004dce:	43da      	mvns	r2, r3
 8004dd0:	68bb      	ldr	r3, [r7, #8]
 8004dd2:	401a      	ands	r2, r3
 8004dd4:	697b      	ldr	r3, [r7, #20]
 8004dd6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004dd8:	f04f 31ff 	mov.w	r1, #4294967295
 8004ddc:	697b      	ldr	r3, [r7, #20]
 8004dde:	fa01 f303 	lsl.w	r3, r1, r3
 8004de2:	43d9      	mvns	r1, r3
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004de8:	4313      	orrs	r3, r2
         );
}
 8004dea:	4618      	mov	r0, r3
 8004dec:	3724      	adds	r7, #36	; 0x24
 8004dee:	46bd      	mov	sp, r7
 8004df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df4:	4770      	bx	lr
	...

08004df8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b082      	sub	sp, #8
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	3b01      	subs	r3, #1
 8004e04:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004e08:	d301      	bcc.n	8004e0e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	e00f      	b.n	8004e2e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004e0e:	4a0a      	ldr	r2, [pc, #40]	; (8004e38 <SysTick_Config+0x40>)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	3b01      	subs	r3, #1
 8004e14:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004e16:	210f      	movs	r1, #15
 8004e18:	f04f 30ff 	mov.w	r0, #4294967295
 8004e1c:	f7ff ff8e 	bl	8004d3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004e20:	4b05      	ldr	r3, [pc, #20]	; (8004e38 <SysTick_Config+0x40>)
 8004e22:	2200      	movs	r2, #0
 8004e24:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004e26:	4b04      	ldr	r3, [pc, #16]	; (8004e38 <SysTick_Config+0x40>)
 8004e28:	2207      	movs	r2, #7
 8004e2a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004e2c:	2300      	movs	r3, #0
}
 8004e2e:	4618      	mov	r0, r3
 8004e30:	3708      	adds	r7, #8
 8004e32:	46bd      	mov	sp, r7
 8004e34:	bd80      	pop	{r7, pc}
 8004e36:	bf00      	nop
 8004e38:	e000e010 	.word	0xe000e010

08004e3c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004e3c:	b580      	push	{r7, lr}
 8004e3e:	b082      	sub	sp, #8
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004e44:	6878      	ldr	r0, [r7, #4]
 8004e46:	f7ff ff29 	bl	8004c9c <__NVIC_SetPriorityGrouping>
}
 8004e4a:	bf00      	nop
 8004e4c:	3708      	adds	r7, #8
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	bd80      	pop	{r7, pc}

08004e52 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004e52:	b580      	push	{r7, lr}
 8004e54:	b086      	sub	sp, #24
 8004e56:	af00      	add	r7, sp, #0
 8004e58:	4603      	mov	r3, r0
 8004e5a:	60b9      	str	r1, [r7, #8]
 8004e5c:	607a      	str	r2, [r7, #4]
 8004e5e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004e60:	2300      	movs	r3, #0
 8004e62:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004e64:	f7ff ff3e 	bl	8004ce4 <__NVIC_GetPriorityGrouping>
 8004e68:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004e6a:	687a      	ldr	r2, [r7, #4]
 8004e6c:	68b9      	ldr	r1, [r7, #8]
 8004e6e:	6978      	ldr	r0, [r7, #20]
 8004e70:	f7ff ff8e 	bl	8004d90 <NVIC_EncodePriority>
 8004e74:	4602      	mov	r2, r0
 8004e76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004e7a:	4611      	mov	r1, r2
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	f7ff ff5d 	bl	8004d3c <__NVIC_SetPriority>
}
 8004e82:	bf00      	nop
 8004e84:	3718      	adds	r7, #24
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bd80      	pop	{r7, pc}

08004e8a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004e8a:	b580      	push	{r7, lr}
 8004e8c:	b082      	sub	sp, #8
 8004e8e:	af00      	add	r7, sp, #0
 8004e90:	4603      	mov	r3, r0
 8004e92:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004e94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e98:	4618      	mov	r0, r3
 8004e9a:	f7ff ff31 	bl	8004d00 <__NVIC_EnableIRQ>
}
 8004e9e:	bf00      	nop
 8004ea0:	3708      	adds	r7, #8
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	bd80      	pop	{r7, pc}

08004ea6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004ea6:	b580      	push	{r7, lr}
 8004ea8:	b082      	sub	sp, #8
 8004eaa:	af00      	add	r7, sp, #0
 8004eac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004eae:	6878      	ldr	r0, [r7, #4]
 8004eb0:	f7ff ffa2 	bl	8004df8 <SysTick_Config>
 8004eb4:	4603      	mov	r3, r0
}
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	3708      	adds	r7, #8
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	bd80      	pop	{r7, pc}
	...

08004ec0 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8004ec0:	b480      	push	{r7}
 8004ec2:	b083      	sub	sp, #12
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2b04      	cmp	r3, #4
 8004ecc:	d106      	bne.n	8004edc <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8004ece:	4b09      	ldr	r3, [pc, #36]	; (8004ef4 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	4a08      	ldr	r2, [pc, #32]	; (8004ef4 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8004ed4:	f043 0304 	orr.w	r3, r3, #4
 8004ed8:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8004eda:	e005      	b.n	8004ee8 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8004edc:	4b05      	ldr	r3, [pc, #20]	; (8004ef4 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	4a04      	ldr	r2, [pc, #16]	; (8004ef4 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8004ee2:	f023 0304 	bic.w	r3, r3, #4
 8004ee6:	6013      	str	r3, [r2, #0]
}
 8004ee8:	bf00      	nop
 8004eea:	370c      	adds	r7, #12
 8004eec:	46bd      	mov	sp, r7
 8004eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef2:	4770      	bx	lr
 8004ef4:	e000e010 	.word	0xe000e010

08004ef8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b086      	sub	sp, #24
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004f00:	2300      	movs	r3, #0
 8004f02:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004f04:	f7ff fa96 	bl	8004434 <HAL_GetTick>
 8004f08:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d101      	bne.n	8004f14 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004f10:	2301      	movs	r3, #1
 8004f12:	e099      	b.n	8005048 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2202      	movs	r2, #2
 8004f18:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2200      	movs	r2, #0
 8004f20:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	681a      	ldr	r2, [r3, #0]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f022 0201 	bic.w	r2, r2, #1
 8004f32:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004f34:	e00f      	b.n	8004f56 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004f36:	f7ff fa7d 	bl	8004434 <HAL_GetTick>
 8004f3a:	4602      	mov	r2, r0
 8004f3c:	693b      	ldr	r3, [r7, #16]
 8004f3e:	1ad3      	subs	r3, r2, r3
 8004f40:	2b05      	cmp	r3, #5
 8004f42:	d908      	bls.n	8004f56 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2220      	movs	r2, #32
 8004f48:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	2203      	movs	r2, #3
 8004f4e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004f52:	2303      	movs	r3, #3
 8004f54:	e078      	b.n	8005048 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f003 0301 	and.w	r3, r3, #1
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d1e8      	bne.n	8004f36 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004f6c:	697a      	ldr	r2, [r7, #20]
 8004f6e:	4b38      	ldr	r3, [pc, #224]	; (8005050 <HAL_DMA_Init+0x158>)
 8004f70:	4013      	ands	r3, r2
 8004f72:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	685a      	ldr	r2, [r3, #4]
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	689b      	ldr	r3, [r3, #8]
 8004f7c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004f82:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	691b      	ldr	r3, [r3, #16]
 8004f88:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f8e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	699b      	ldr	r3, [r3, #24]
 8004f94:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f9a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6a1b      	ldr	r3, [r3, #32]
 8004fa0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004fa2:	697a      	ldr	r2, [r7, #20]
 8004fa4:	4313      	orrs	r3, r2
 8004fa6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fac:	2b04      	cmp	r3, #4
 8004fae:	d107      	bne.n	8004fc0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fb8:	4313      	orrs	r3, r2
 8004fba:	697a      	ldr	r2, [r7, #20]
 8004fbc:	4313      	orrs	r3, r2
 8004fbe:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	697a      	ldr	r2, [r7, #20]
 8004fc6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	695b      	ldr	r3, [r3, #20]
 8004fce:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004fd0:	697b      	ldr	r3, [r7, #20]
 8004fd2:	f023 0307 	bic.w	r3, r3, #7
 8004fd6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fdc:	697a      	ldr	r2, [r7, #20]
 8004fde:	4313      	orrs	r3, r2
 8004fe0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fe6:	2b04      	cmp	r3, #4
 8004fe8:	d117      	bne.n	800501a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fee:	697a      	ldr	r2, [r7, #20]
 8004ff0:	4313      	orrs	r3, r2
 8004ff2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d00e      	beq.n	800501a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004ffc:	6878      	ldr	r0, [r7, #4]
 8004ffe:	f000 f977 	bl	80052f0 <DMA_CheckFifoParam>
 8005002:	4603      	mov	r3, r0
 8005004:	2b00      	cmp	r3, #0
 8005006:	d008      	beq.n	800501a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2240      	movs	r2, #64	; 0x40
 800500c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	2201      	movs	r2, #1
 8005012:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8005016:	2301      	movs	r3, #1
 8005018:	e016      	b.n	8005048 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	697a      	ldr	r2, [r7, #20]
 8005020:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005022:	6878      	ldr	r0, [r7, #4]
 8005024:	f000 f92e 	bl	8005284 <DMA_CalcBaseAndBitshift>
 8005028:	4603      	mov	r3, r0
 800502a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005030:	223f      	movs	r2, #63	; 0x3f
 8005032:	409a      	lsls	r2, r3
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2200      	movs	r2, #0
 800503c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	2201      	movs	r2, #1
 8005042:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005046:	2300      	movs	r3, #0
}
 8005048:	4618      	mov	r0, r3
 800504a:	3718      	adds	r7, #24
 800504c:	46bd      	mov	sp, r7
 800504e:	bd80      	pop	{r7, pc}
 8005050:	f010803f 	.word	0xf010803f

08005054 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005054:	b580      	push	{r7, lr}
 8005056:	b086      	sub	sp, #24
 8005058:	af00      	add	r7, sp, #0
 800505a:	60f8      	str	r0, [r7, #12]
 800505c:	60b9      	str	r1, [r7, #8]
 800505e:	607a      	str	r2, [r7, #4]
 8005060:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005062:	2300      	movs	r3, #0
 8005064:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800506a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005072:	2b01      	cmp	r3, #1
 8005074:	d101      	bne.n	800507a <HAL_DMA_Start_IT+0x26>
 8005076:	2302      	movs	r3, #2
 8005078:	e040      	b.n	80050fc <HAL_DMA_Start_IT+0xa8>
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	2201      	movs	r2, #1
 800507e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005088:	b2db      	uxtb	r3, r3
 800508a:	2b01      	cmp	r3, #1
 800508c:	d12f      	bne.n	80050ee <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	2202      	movs	r2, #2
 8005092:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	2200      	movs	r2, #0
 800509a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	687a      	ldr	r2, [r7, #4]
 80050a0:	68b9      	ldr	r1, [r7, #8]
 80050a2:	68f8      	ldr	r0, [r7, #12]
 80050a4:	f000 f8c0 	bl	8005228 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050ac:	223f      	movs	r2, #63	; 0x3f
 80050ae:	409a      	lsls	r2, r3
 80050b0:	693b      	ldr	r3, [r7, #16]
 80050b2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	681a      	ldr	r2, [r3, #0]
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f042 0216 	orr.w	r2, r2, #22
 80050c2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d007      	beq.n	80050dc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	681a      	ldr	r2, [r3, #0]
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f042 0208 	orr.w	r2, r2, #8
 80050da:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	681a      	ldr	r2, [r3, #0]
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f042 0201 	orr.w	r2, r2, #1
 80050ea:	601a      	str	r2, [r3, #0]
 80050ec:	e005      	b.n	80050fa <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	2200      	movs	r2, #0
 80050f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80050f6:	2302      	movs	r3, #2
 80050f8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80050fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80050fc:	4618      	mov	r0, r3
 80050fe:	3718      	adds	r7, #24
 8005100:	46bd      	mov	sp, r7
 8005102:	bd80      	pop	{r7, pc}

08005104 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	b084      	sub	sp, #16
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005110:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005112:	f7ff f98f 	bl	8004434 <HAL_GetTick>
 8005116:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800511e:	b2db      	uxtb	r3, r3
 8005120:	2b02      	cmp	r3, #2
 8005122:	d008      	beq.n	8005136 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2280      	movs	r2, #128	; 0x80
 8005128:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	2200      	movs	r2, #0
 800512e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8005132:	2301      	movs	r3, #1
 8005134:	e052      	b.n	80051dc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	681a      	ldr	r2, [r3, #0]
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f022 0216 	bic.w	r2, r2, #22
 8005144:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	695a      	ldr	r2, [r3, #20]
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005154:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800515a:	2b00      	cmp	r3, #0
 800515c:	d103      	bne.n	8005166 <HAL_DMA_Abort+0x62>
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005162:	2b00      	cmp	r3, #0
 8005164:	d007      	beq.n	8005176 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	681a      	ldr	r2, [r3, #0]
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f022 0208 	bic.w	r2, r2, #8
 8005174:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	681a      	ldr	r2, [r3, #0]
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f022 0201 	bic.w	r2, r2, #1
 8005184:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005186:	e013      	b.n	80051b0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005188:	f7ff f954 	bl	8004434 <HAL_GetTick>
 800518c:	4602      	mov	r2, r0
 800518e:	68bb      	ldr	r3, [r7, #8]
 8005190:	1ad3      	subs	r3, r2, r3
 8005192:	2b05      	cmp	r3, #5
 8005194:	d90c      	bls.n	80051b0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	2220      	movs	r2, #32
 800519a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2203      	movs	r2, #3
 80051a0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2200      	movs	r2, #0
 80051a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80051ac:	2303      	movs	r3, #3
 80051ae:	e015      	b.n	80051dc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f003 0301 	and.w	r3, r3, #1
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d1e4      	bne.n	8005188 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051c2:	223f      	movs	r2, #63	; 0x3f
 80051c4:	409a      	lsls	r2, r3
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	2201      	movs	r2, #1
 80051ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	2200      	movs	r2, #0
 80051d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80051da:	2300      	movs	r3, #0
}
 80051dc:	4618      	mov	r0, r3
 80051de:	3710      	adds	r7, #16
 80051e0:	46bd      	mov	sp, r7
 80051e2:	bd80      	pop	{r7, pc}

080051e4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80051e4:	b480      	push	{r7}
 80051e6:	b083      	sub	sp, #12
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80051f2:	b2db      	uxtb	r3, r3
 80051f4:	2b02      	cmp	r3, #2
 80051f6:	d004      	beq.n	8005202 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2280      	movs	r2, #128	; 0x80
 80051fc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80051fe:	2301      	movs	r3, #1
 8005200:	e00c      	b.n	800521c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	2205      	movs	r2, #5
 8005206:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	681a      	ldr	r2, [r3, #0]
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f022 0201 	bic.w	r2, r2, #1
 8005218:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800521a:	2300      	movs	r3, #0
}
 800521c:	4618      	mov	r0, r3
 800521e:	370c      	adds	r7, #12
 8005220:	46bd      	mov	sp, r7
 8005222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005226:	4770      	bx	lr

08005228 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005228:	b480      	push	{r7}
 800522a:	b085      	sub	sp, #20
 800522c:	af00      	add	r7, sp, #0
 800522e:	60f8      	str	r0, [r7, #12]
 8005230:	60b9      	str	r1, [r7, #8]
 8005232:	607a      	str	r2, [r7, #4]
 8005234:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	681a      	ldr	r2, [r3, #0]
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005244:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	683a      	ldr	r2, [r7, #0]
 800524c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	689b      	ldr	r3, [r3, #8]
 8005252:	2b40      	cmp	r3, #64	; 0x40
 8005254:	d108      	bne.n	8005268 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	687a      	ldr	r2, [r7, #4]
 800525c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	68ba      	ldr	r2, [r7, #8]
 8005264:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005266:	e007      	b.n	8005278 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	68ba      	ldr	r2, [r7, #8]
 800526e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	687a      	ldr	r2, [r7, #4]
 8005276:	60da      	str	r2, [r3, #12]
}
 8005278:	bf00      	nop
 800527a:	3714      	adds	r7, #20
 800527c:	46bd      	mov	sp, r7
 800527e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005282:	4770      	bx	lr

08005284 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005284:	b480      	push	{r7}
 8005286:	b085      	sub	sp, #20
 8005288:	af00      	add	r7, sp, #0
 800528a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	b2db      	uxtb	r3, r3
 8005292:	3b10      	subs	r3, #16
 8005294:	4a14      	ldr	r2, [pc, #80]	; (80052e8 <DMA_CalcBaseAndBitshift+0x64>)
 8005296:	fba2 2303 	umull	r2, r3, r2, r3
 800529a:	091b      	lsrs	r3, r3, #4
 800529c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800529e:	4a13      	ldr	r2, [pc, #76]	; (80052ec <DMA_CalcBaseAndBitshift+0x68>)
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	4413      	add	r3, r2
 80052a4:	781b      	ldrb	r3, [r3, #0]
 80052a6:	461a      	mov	r2, r3
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	2b03      	cmp	r3, #3
 80052b0:	d909      	bls.n	80052c6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80052ba:	f023 0303 	bic.w	r3, r3, #3
 80052be:	1d1a      	adds	r2, r3, #4
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	659a      	str	r2, [r3, #88]	; 0x58
 80052c4:	e007      	b.n	80052d6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80052ce:	f023 0303 	bic.w	r3, r3, #3
 80052d2:	687a      	ldr	r2, [r7, #4]
 80052d4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80052da:	4618      	mov	r0, r3
 80052dc:	3714      	adds	r7, #20
 80052de:	46bd      	mov	sp, r7
 80052e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e4:	4770      	bx	lr
 80052e6:	bf00      	nop
 80052e8:	aaaaaaab 	.word	0xaaaaaaab
 80052ec:	0801d354 	.word	0x0801d354

080052f0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80052f0:	b480      	push	{r7}
 80052f2:	b085      	sub	sp, #20
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80052f8:	2300      	movs	r3, #0
 80052fa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005300:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	699b      	ldr	r3, [r3, #24]
 8005306:	2b00      	cmp	r3, #0
 8005308:	d11f      	bne.n	800534a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800530a:	68bb      	ldr	r3, [r7, #8]
 800530c:	2b03      	cmp	r3, #3
 800530e:	d856      	bhi.n	80053be <DMA_CheckFifoParam+0xce>
 8005310:	a201      	add	r2, pc, #4	; (adr r2, 8005318 <DMA_CheckFifoParam+0x28>)
 8005312:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005316:	bf00      	nop
 8005318:	08005329 	.word	0x08005329
 800531c:	0800533b 	.word	0x0800533b
 8005320:	08005329 	.word	0x08005329
 8005324:	080053bf 	.word	0x080053bf
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800532c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005330:	2b00      	cmp	r3, #0
 8005332:	d046      	beq.n	80053c2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005334:	2301      	movs	r3, #1
 8005336:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005338:	e043      	b.n	80053c2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800533e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005342:	d140      	bne.n	80053c6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005344:	2301      	movs	r3, #1
 8005346:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005348:	e03d      	b.n	80053c6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	699b      	ldr	r3, [r3, #24]
 800534e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005352:	d121      	bne.n	8005398 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005354:	68bb      	ldr	r3, [r7, #8]
 8005356:	2b03      	cmp	r3, #3
 8005358:	d837      	bhi.n	80053ca <DMA_CheckFifoParam+0xda>
 800535a:	a201      	add	r2, pc, #4	; (adr r2, 8005360 <DMA_CheckFifoParam+0x70>)
 800535c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005360:	08005371 	.word	0x08005371
 8005364:	08005377 	.word	0x08005377
 8005368:	08005371 	.word	0x08005371
 800536c:	08005389 	.word	0x08005389
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005370:	2301      	movs	r3, #1
 8005372:	73fb      	strb	r3, [r7, #15]
      break;
 8005374:	e030      	b.n	80053d8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800537a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800537e:	2b00      	cmp	r3, #0
 8005380:	d025      	beq.n	80053ce <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005382:	2301      	movs	r3, #1
 8005384:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005386:	e022      	b.n	80053ce <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800538c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005390:	d11f      	bne.n	80053d2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005392:	2301      	movs	r3, #1
 8005394:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005396:	e01c      	b.n	80053d2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005398:	68bb      	ldr	r3, [r7, #8]
 800539a:	2b02      	cmp	r3, #2
 800539c:	d903      	bls.n	80053a6 <DMA_CheckFifoParam+0xb6>
 800539e:	68bb      	ldr	r3, [r7, #8]
 80053a0:	2b03      	cmp	r3, #3
 80053a2:	d003      	beq.n	80053ac <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80053a4:	e018      	b.n	80053d8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80053a6:	2301      	movs	r3, #1
 80053a8:	73fb      	strb	r3, [r7, #15]
      break;
 80053aa:	e015      	b.n	80053d8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053b0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d00e      	beq.n	80053d6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80053b8:	2301      	movs	r3, #1
 80053ba:	73fb      	strb	r3, [r7, #15]
      break;
 80053bc:	e00b      	b.n	80053d6 <DMA_CheckFifoParam+0xe6>
      break;
 80053be:	bf00      	nop
 80053c0:	e00a      	b.n	80053d8 <DMA_CheckFifoParam+0xe8>
      break;
 80053c2:	bf00      	nop
 80053c4:	e008      	b.n	80053d8 <DMA_CheckFifoParam+0xe8>
      break;
 80053c6:	bf00      	nop
 80053c8:	e006      	b.n	80053d8 <DMA_CheckFifoParam+0xe8>
      break;
 80053ca:	bf00      	nop
 80053cc:	e004      	b.n	80053d8 <DMA_CheckFifoParam+0xe8>
      break;
 80053ce:	bf00      	nop
 80053d0:	e002      	b.n	80053d8 <DMA_CheckFifoParam+0xe8>
      break;   
 80053d2:	bf00      	nop
 80053d4:	e000      	b.n	80053d8 <DMA_CheckFifoParam+0xe8>
      break;
 80053d6:	bf00      	nop
    }
  } 
  
  return status; 
 80053d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80053da:	4618      	mov	r0, r3
 80053dc:	3714      	adds	r7, #20
 80053de:	46bd      	mov	sp, r7
 80053e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e4:	4770      	bx	lr
 80053e6:	bf00      	nop

080053e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80053e8:	b480      	push	{r7}
 80053ea:	b089      	sub	sp, #36	; 0x24
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	6078      	str	r0, [r7, #4]
 80053f0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80053f2:	2300      	movs	r3, #0
 80053f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80053f6:	2300      	movs	r3, #0
 80053f8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80053fa:	2300      	movs	r3, #0
 80053fc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80053fe:	2300      	movs	r3, #0
 8005400:	61fb      	str	r3, [r7, #28]
 8005402:	e16b      	b.n	80056dc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005404:	2201      	movs	r2, #1
 8005406:	69fb      	ldr	r3, [r7, #28]
 8005408:	fa02 f303 	lsl.w	r3, r2, r3
 800540c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	697a      	ldr	r2, [r7, #20]
 8005414:	4013      	ands	r3, r2
 8005416:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005418:	693a      	ldr	r2, [r7, #16]
 800541a:	697b      	ldr	r3, [r7, #20]
 800541c:	429a      	cmp	r2, r3
 800541e:	f040 815a 	bne.w	80056d6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005422:	683b      	ldr	r3, [r7, #0]
 8005424:	685b      	ldr	r3, [r3, #4]
 8005426:	f003 0303 	and.w	r3, r3, #3
 800542a:	2b01      	cmp	r3, #1
 800542c:	d005      	beq.n	800543a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	685b      	ldr	r3, [r3, #4]
 8005432:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005436:	2b02      	cmp	r3, #2
 8005438:	d130      	bne.n	800549c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	689b      	ldr	r3, [r3, #8]
 800543e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005440:	69fb      	ldr	r3, [r7, #28]
 8005442:	005b      	lsls	r3, r3, #1
 8005444:	2203      	movs	r2, #3
 8005446:	fa02 f303 	lsl.w	r3, r2, r3
 800544a:	43db      	mvns	r3, r3
 800544c:	69ba      	ldr	r2, [r7, #24]
 800544e:	4013      	ands	r3, r2
 8005450:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	68da      	ldr	r2, [r3, #12]
 8005456:	69fb      	ldr	r3, [r7, #28]
 8005458:	005b      	lsls	r3, r3, #1
 800545a:	fa02 f303 	lsl.w	r3, r2, r3
 800545e:	69ba      	ldr	r2, [r7, #24]
 8005460:	4313      	orrs	r3, r2
 8005462:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	69ba      	ldr	r2, [r7, #24]
 8005468:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	685b      	ldr	r3, [r3, #4]
 800546e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005470:	2201      	movs	r2, #1
 8005472:	69fb      	ldr	r3, [r7, #28]
 8005474:	fa02 f303 	lsl.w	r3, r2, r3
 8005478:	43db      	mvns	r3, r3
 800547a:	69ba      	ldr	r2, [r7, #24]
 800547c:	4013      	ands	r3, r2
 800547e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	685b      	ldr	r3, [r3, #4]
 8005484:	091b      	lsrs	r3, r3, #4
 8005486:	f003 0201 	and.w	r2, r3, #1
 800548a:	69fb      	ldr	r3, [r7, #28]
 800548c:	fa02 f303 	lsl.w	r3, r2, r3
 8005490:	69ba      	ldr	r2, [r7, #24]
 8005492:	4313      	orrs	r3, r2
 8005494:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	69ba      	ldr	r2, [r7, #24]
 800549a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800549c:	683b      	ldr	r3, [r7, #0]
 800549e:	685b      	ldr	r3, [r3, #4]
 80054a0:	f003 0303 	and.w	r3, r3, #3
 80054a4:	2b03      	cmp	r3, #3
 80054a6:	d017      	beq.n	80054d8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	68db      	ldr	r3, [r3, #12]
 80054ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80054ae:	69fb      	ldr	r3, [r7, #28]
 80054b0:	005b      	lsls	r3, r3, #1
 80054b2:	2203      	movs	r2, #3
 80054b4:	fa02 f303 	lsl.w	r3, r2, r3
 80054b8:	43db      	mvns	r3, r3
 80054ba:	69ba      	ldr	r2, [r7, #24]
 80054bc:	4013      	ands	r3, r2
 80054be:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	689a      	ldr	r2, [r3, #8]
 80054c4:	69fb      	ldr	r3, [r7, #28]
 80054c6:	005b      	lsls	r3, r3, #1
 80054c8:	fa02 f303 	lsl.w	r3, r2, r3
 80054cc:	69ba      	ldr	r2, [r7, #24]
 80054ce:	4313      	orrs	r3, r2
 80054d0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	69ba      	ldr	r2, [r7, #24]
 80054d6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80054d8:	683b      	ldr	r3, [r7, #0]
 80054da:	685b      	ldr	r3, [r3, #4]
 80054dc:	f003 0303 	and.w	r3, r3, #3
 80054e0:	2b02      	cmp	r3, #2
 80054e2:	d123      	bne.n	800552c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80054e4:	69fb      	ldr	r3, [r7, #28]
 80054e6:	08da      	lsrs	r2, r3, #3
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	3208      	adds	r2, #8
 80054ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80054f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80054f2:	69fb      	ldr	r3, [r7, #28]
 80054f4:	f003 0307 	and.w	r3, r3, #7
 80054f8:	009b      	lsls	r3, r3, #2
 80054fa:	220f      	movs	r2, #15
 80054fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005500:	43db      	mvns	r3, r3
 8005502:	69ba      	ldr	r2, [r7, #24]
 8005504:	4013      	ands	r3, r2
 8005506:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005508:	683b      	ldr	r3, [r7, #0]
 800550a:	691a      	ldr	r2, [r3, #16]
 800550c:	69fb      	ldr	r3, [r7, #28]
 800550e:	f003 0307 	and.w	r3, r3, #7
 8005512:	009b      	lsls	r3, r3, #2
 8005514:	fa02 f303 	lsl.w	r3, r2, r3
 8005518:	69ba      	ldr	r2, [r7, #24]
 800551a:	4313      	orrs	r3, r2
 800551c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800551e:	69fb      	ldr	r3, [r7, #28]
 8005520:	08da      	lsrs	r2, r3, #3
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	3208      	adds	r2, #8
 8005526:	69b9      	ldr	r1, [r7, #24]
 8005528:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005532:	69fb      	ldr	r3, [r7, #28]
 8005534:	005b      	lsls	r3, r3, #1
 8005536:	2203      	movs	r2, #3
 8005538:	fa02 f303 	lsl.w	r3, r2, r3
 800553c:	43db      	mvns	r3, r3
 800553e:	69ba      	ldr	r2, [r7, #24]
 8005540:	4013      	ands	r3, r2
 8005542:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	685b      	ldr	r3, [r3, #4]
 8005548:	f003 0203 	and.w	r2, r3, #3
 800554c:	69fb      	ldr	r3, [r7, #28]
 800554e:	005b      	lsls	r3, r3, #1
 8005550:	fa02 f303 	lsl.w	r3, r2, r3
 8005554:	69ba      	ldr	r2, [r7, #24]
 8005556:	4313      	orrs	r3, r2
 8005558:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	69ba      	ldr	r2, [r7, #24]
 800555e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	685b      	ldr	r3, [r3, #4]
 8005564:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005568:	2b00      	cmp	r3, #0
 800556a:	f000 80b4 	beq.w	80056d6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800556e:	2300      	movs	r3, #0
 8005570:	60fb      	str	r3, [r7, #12]
 8005572:	4b60      	ldr	r3, [pc, #384]	; (80056f4 <HAL_GPIO_Init+0x30c>)
 8005574:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005576:	4a5f      	ldr	r2, [pc, #380]	; (80056f4 <HAL_GPIO_Init+0x30c>)
 8005578:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800557c:	6453      	str	r3, [r2, #68]	; 0x44
 800557e:	4b5d      	ldr	r3, [pc, #372]	; (80056f4 <HAL_GPIO_Init+0x30c>)
 8005580:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005582:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005586:	60fb      	str	r3, [r7, #12]
 8005588:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800558a:	4a5b      	ldr	r2, [pc, #364]	; (80056f8 <HAL_GPIO_Init+0x310>)
 800558c:	69fb      	ldr	r3, [r7, #28]
 800558e:	089b      	lsrs	r3, r3, #2
 8005590:	3302      	adds	r3, #2
 8005592:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005596:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005598:	69fb      	ldr	r3, [r7, #28]
 800559a:	f003 0303 	and.w	r3, r3, #3
 800559e:	009b      	lsls	r3, r3, #2
 80055a0:	220f      	movs	r2, #15
 80055a2:	fa02 f303 	lsl.w	r3, r2, r3
 80055a6:	43db      	mvns	r3, r3
 80055a8:	69ba      	ldr	r2, [r7, #24]
 80055aa:	4013      	ands	r3, r2
 80055ac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	4a52      	ldr	r2, [pc, #328]	; (80056fc <HAL_GPIO_Init+0x314>)
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d02b      	beq.n	800560e <HAL_GPIO_Init+0x226>
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	4a51      	ldr	r2, [pc, #324]	; (8005700 <HAL_GPIO_Init+0x318>)
 80055ba:	4293      	cmp	r3, r2
 80055bc:	d025      	beq.n	800560a <HAL_GPIO_Init+0x222>
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	4a50      	ldr	r2, [pc, #320]	; (8005704 <HAL_GPIO_Init+0x31c>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d01f      	beq.n	8005606 <HAL_GPIO_Init+0x21e>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	4a4f      	ldr	r2, [pc, #316]	; (8005708 <HAL_GPIO_Init+0x320>)
 80055ca:	4293      	cmp	r3, r2
 80055cc:	d019      	beq.n	8005602 <HAL_GPIO_Init+0x21a>
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	4a4e      	ldr	r2, [pc, #312]	; (800570c <HAL_GPIO_Init+0x324>)
 80055d2:	4293      	cmp	r3, r2
 80055d4:	d013      	beq.n	80055fe <HAL_GPIO_Init+0x216>
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	4a4d      	ldr	r2, [pc, #308]	; (8005710 <HAL_GPIO_Init+0x328>)
 80055da:	4293      	cmp	r3, r2
 80055dc:	d00d      	beq.n	80055fa <HAL_GPIO_Init+0x212>
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	4a4c      	ldr	r2, [pc, #304]	; (8005714 <HAL_GPIO_Init+0x32c>)
 80055e2:	4293      	cmp	r3, r2
 80055e4:	d007      	beq.n	80055f6 <HAL_GPIO_Init+0x20e>
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	4a4b      	ldr	r2, [pc, #300]	; (8005718 <HAL_GPIO_Init+0x330>)
 80055ea:	4293      	cmp	r3, r2
 80055ec:	d101      	bne.n	80055f2 <HAL_GPIO_Init+0x20a>
 80055ee:	2307      	movs	r3, #7
 80055f0:	e00e      	b.n	8005610 <HAL_GPIO_Init+0x228>
 80055f2:	2308      	movs	r3, #8
 80055f4:	e00c      	b.n	8005610 <HAL_GPIO_Init+0x228>
 80055f6:	2306      	movs	r3, #6
 80055f8:	e00a      	b.n	8005610 <HAL_GPIO_Init+0x228>
 80055fa:	2305      	movs	r3, #5
 80055fc:	e008      	b.n	8005610 <HAL_GPIO_Init+0x228>
 80055fe:	2304      	movs	r3, #4
 8005600:	e006      	b.n	8005610 <HAL_GPIO_Init+0x228>
 8005602:	2303      	movs	r3, #3
 8005604:	e004      	b.n	8005610 <HAL_GPIO_Init+0x228>
 8005606:	2302      	movs	r3, #2
 8005608:	e002      	b.n	8005610 <HAL_GPIO_Init+0x228>
 800560a:	2301      	movs	r3, #1
 800560c:	e000      	b.n	8005610 <HAL_GPIO_Init+0x228>
 800560e:	2300      	movs	r3, #0
 8005610:	69fa      	ldr	r2, [r7, #28]
 8005612:	f002 0203 	and.w	r2, r2, #3
 8005616:	0092      	lsls	r2, r2, #2
 8005618:	4093      	lsls	r3, r2
 800561a:	69ba      	ldr	r2, [r7, #24]
 800561c:	4313      	orrs	r3, r2
 800561e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005620:	4935      	ldr	r1, [pc, #212]	; (80056f8 <HAL_GPIO_Init+0x310>)
 8005622:	69fb      	ldr	r3, [r7, #28]
 8005624:	089b      	lsrs	r3, r3, #2
 8005626:	3302      	adds	r3, #2
 8005628:	69ba      	ldr	r2, [r7, #24]
 800562a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800562e:	4b3b      	ldr	r3, [pc, #236]	; (800571c <HAL_GPIO_Init+0x334>)
 8005630:	689b      	ldr	r3, [r3, #8]
 8005632:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005634:	693b      	ldr	r3, [r7, #16]
 8005636:	43db      	mvns	r3, r3
 8005638:	69ba      	ldr	r2, [r7, #24]
 800563a:	4013      	ands	r3, r2
 800563c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800563e:	683b      	ldr	r3, [r7, #0]
 8005640:	685b      	ldr	r3, [r3, #4]
 8005642:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005646:	2b00      	cmp	r3, #0
 8005648:	d003      	beq.n	8005652 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800564a:	69ba      	ldr	r2, [r7, #24]
 800564c:	693b      	ldr	r3, [r7, #16]
 800564e:	4313      	orrs	r3, r2
 8005650:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005652:	4a32      	ldr	r2, [pc, #200]	; (800571c <HAL_GPIO_Init+0x334>)
 8005654:	69bb      	ldr	r3, [r7, #24]
 8005656:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005658:	4b30      	ldr	r3, [pc, #192]	; (800571c <HAL_GPIO_Init+0x334>)
 800565a:	68db      	ldr	r3, [r3, #12]
 800565c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800565e:	693b      	ldr	r3, [r7, #16]
 8005660:	43db      	mvns	r3, r3
 8005662:	69ba      	ldr	r2, [r7, #24]
 8005664:	4013      	ands	r3, r2
 8005666:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	685b      	ldr	r3, [r3, #4]
 800566c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005670:	2b00      	cmp	r3, #0
 8005672:	d003      	beq.n	800567c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005674:	69ba      	ldr	r2, [r7, #24]
 8005676:	693b      	ldr	r3, [r7, #16]
 8005678:	4313      	orrs	r3, r2
 800567a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800567c:	4a27      	ldr	r2, [pc, #156]	; (800571c <HAL_GPIO_Init+0x334>)
 800567e:	69bb      	ldr	r3, [r7, #24]
 8005680:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005682:	4b26      	ldr	r3, [pc, #152]	; (800571c <HAL_GPIO_Init+0x334>)
 8005684:	685b      	ldr	r3, [r3, #4]
 8005686:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005688:	693b      	ldr	r3, [r7, #16]
 800568a:	43db      	mvns	r3, r3
 800568c:	69ba      	ldr	r2, [r7, #24]
 800568e:	4013      	ands	r3, r2
 8005690:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005692:	683b      	ldr	r3, [r7, #0]
 8005694:	685b      	ldr	r3, [r3, #4]
 8005696:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800569a:	2b00      	cmp	r3, #0
 800569c:	d003      	beq.n	80056a6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800569e:	69ba      	ldr	r2, [r7, #24]
 80056a0:	693b      	ldr	r3, [r7, #16]
 80056a2:	4313      	orrs	r3, r2
 80056a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80056a6:	4a1d      	ldr	r2, [pc, #116]	; (800571c <HAL_GPIO_Init+0x334>)
 80056a8:	69bb      	ldr	r3, [r7, #24]
 80056aa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80056ac:	4b1b      	ldr	r3, [pc, #108]	; (800571c <HAL_GPIO_Init+0x334>)
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80056b2:	693b      	ldr	r3, [r7, #16]
 80056b4:	43db      	mvns	r3, r3
 80056b6:	69ba      	ldr	r2, [r7, #24]
 80056b8:	4013      	ands	r3, r2
 80056ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80056bc:	683b      	ldr	r3, [r7, #0]
 80056be:	685b      	ldr	r3, [r3, #4]
 80056c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d003      	beq.n	80056d0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80056c8:	69ba      	ldr	r2, [r7, #24]
 80056ca:	693b      	ldr	r3, [r7, #16]
 80056cc:	4313      	orrs	r3, r2
 80056ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80056d0:	4a12      	ldr	r2, [pc, #72]	; (800571c <HAL_GPIO_Init+0x334>)
 80056d2:	69bb      	ldr	r3, [r7, #24]
 80056d4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80056d6:	69fb      	ldr	r3, [r7, #28]
 80056d8:	3301      	adds	r3, #1
 80056da:	61fb      	str	r3, [r7, #28]
 80056dc:	69fb      	ldr	r3, [r7, #28]
 80056de:	2b0f      	cmp	r3, #15
 80056e0:	f67f ae90 	bls.w	8005404 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80056e4:	bf00      	nop
 80056e6:	bf00      	nop
 80056e8:	3724      	adds	r7, #36	; 0x24
 80056ea:	46bd      	mov	sp, r7
 80056ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f0:	4770      	bx	lr
 80056f2:	bf00      	nop
 80056f4:	40023800 	.word	0x40023800
 80056f8:	40013800 	.word	0x40013800
 80056fc:	40020000 	.word	0x40020000
 8005700:	40020400 	.word	0x40020400
 8005704:	40020800 	.word	0x40020800
 8005708:	40020c00 	.word	0x40020c00
 800570c:	40021000 	.word	0x40021000
 8005710:	40021400 	.word	0x40021400
 8005714:	40021800 	.word	0x40021800
 8005718:	40021c00 	.word	0x40021c00
 800571c:	40013c00 	.word	0x40013c00

08005720 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005720:	b480      	push	{r7}
 8005722:	b083      	sub	sp, #12
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
 8005728:	460b      	mov	r3, r1
 800572a:	807b      	strh	r3, [r7, #2]
 800572c:	4613      	mov	r3, r2
 800572e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005730:	787b      	ldrb	r3, [r7, #1]
 8005732:	2b00      	cmp	r3, #0
 8005734:	d003      	beq.n	800573e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005736:	887a      	ldrh	r2, [r7, #2]
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800573c:	e003      	b.n	8005746 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800573e:	887b      	ldrh	r3, [r7, #2]
 8005740:	041a      	lsls	r2, r3, #16
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	619a      	str	r2, [r3, #24]
}
 8005746:	bf00      	nop
 8005748:	370c      	adds	r7, #12
 800574a:	46bd      	mov	sp, r7
 800574c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005750:	4770      	bx	lr

08005752 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005752:	b480      	push	{r7}
 8005754:	b085      	sub	sp, #20
 8005756:	af00      	add	r7, sp, #0
 8005758:	6078      	str	r0, [r7, #4]
 800575a:	460b      	mov	r3, r1
 800575c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	695b      	ldr	r3, [r3, #20]
 8005762:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005764:	887a      	ldrh	r2, [r7, #2]
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	4013      	ands	r3, r2
 800576a:	041a      	lsls	r2, r3, #16
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	43d9      	mvns	r1, r3
 8005770:	887b      	ldrh	r3, [r7, #2]
 8005772:	400b      	ands	r3, r1
 8005774:	431a      	orrs	r2, r3
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	619a      	str	r2, [r3, #24]
}
 800577a:	bf00      	nop
 800577c:	3714      	adds	r7, #20
 800577e:	46bd      	mov	sp, r7
 8005780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005784:	4770      	bx	lr
	...

08005788 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005788:	b580      	push	{r7, lr}
 800578a:	b082      	sub	sp, #8
 800578c:	af00      	add	r7, sp, #0
 800578e:	4603      	mov	r3, r0
 8005790:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005792:	4b08      	ldr	r3, [pc, #32]	; (80057b4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005794:	695a      	ldr	r2, [r3, #20]
 8005796:	88fb      	ldrh	r3, [r7, #6]
 8005798:	4013      	ands	r3, r2
 800579a:	2b00      	cmp	r3, #0
 800579c:	d006      	beq.n	80057ac <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800579e:	4a05      	ldr	r2, [pc, #20]	; (80057b4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80057a0:	88fb      	ldrh	r3, [r7, #6]
 80057a2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80057a4:	88fb      	ldrh	r3, [r7, #6]
 80057a6:	4618      	mov	r0, r3
 80057a8:	f7fd fd68 	bl	800327c <HAL_GPIO_EXTI_Callback>
  }
}
 80057ac:	bf00      	nop
 80057ae:	3708      	adds	r7, #8
 80057b0:	46bd      	mov	sp, r7
 80057b2:	bd80      	pop	{r7, pc}
 80057b4:	40013c00 	.word	0x40013c00

080057b8 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80057b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80057ba:	b08f      	sub	sp, #60	; 0x3c
 80057bc:	af0a      	add	r7, sp, #40	; 0x28
 80057be:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d101      	bne.n	80057ca <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80057c6:	2301      	movs	r3, #1
 80057c8:	e054      	b.n	8005874 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 80057d6:	b2db      	uxtb	r3, r3
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d106      	bne.n	80057ea <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2200      	movs	r2, #0
 80057e0:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80057e4:	6878      	ldr	r0, [r7, #4]
 80057e6:	f00e fc51 	bl	801408c <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2203      	movs	r2, #3
 80057ee:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d102      	bne.n	8005804 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	2200      	movs	r2, #0
 8005802:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	4618      	mov	r0, r3
 800580a:	f005 f92b 	bl	800aa64 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	603b      	str	r3, [r7, #0]
 8005814:	687e      	ldr	r6, [r7, #4]
 8005816:	466d      	mov	r5, sp
 8005818:	f106 0410 	add.w	r4, r6, #16
 800581c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800581e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005820:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005822:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005824:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005828:	e885 0003 	stmia.w	r5, {r0, r1}
 800582c:	1d33      	adds	r3, r6, #4
 800582e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005830:	6838      	ldr	r0, [r7, #0]
 8005832:	f005 f8a5 	bl	800a980 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	2101      	movs	r1, #1
 800583c:	4618      	mov	r0, r3
 800583e:	f005 f922 	bl	800aa86 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	603b      	str	r3, [r7, #0]
 8005848:	687e      	ldr	r6, [r7, #4]
 800584a:	466d      	mov	r5, sp
 800584c:	f106 0410 	add.w	r4, r6, #16
 8005850:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005852:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005854:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005856:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005858:	e894 0003 	ldmia.w	r4, {r0, r1}
 800585c:	e885 0003 	stmia.w	r5, {r0, r1}
 8005860:	1d33      	adds	r3, r6, #4
 8005862:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005864:	6838      	ldr	r0, [r7, #0]
 8005866:	f005 fa35 	bl	800acd4 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	2201      	movs	r2, #1
 800586e:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8005872:	2300      	movs	r3, #0
}
 8005874:	4618      	mov	r0, r3
 8005876:	3714      	adds	r7, #20
 8005878:	46bd      	mov	sp, r7
 800587a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800587c <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 800587c:	b590      	push	{r4, r7, lr}
 800587e:	b089      	sub	sp, #36	; 0x24
 8005880:	af04      	add	r7, sp, #16
 8005882:	6078      	str	r0, [r7, #4]
 8005884:	4608      	mov	r0, r1
 8005886:	4611      	mov	r1, r2
 8005888:	461a      	mov	r2, r3
 800588a:	4603      	mov	r3, r0
 800588c:	70fb      	strb	r3, [r7, #3]
 800588e:	460b      	mov	r3, r1
 8005890:	70bb      	strb	r3, [r7, #2]
 8005892:	4613      	mov	r3, r2
 8005894:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800589c:	2b01      	cmp	r3, #1
 800589e:	d101      	bne.n	80058a4 <HAL_HCD_HC_Init+0x28>
 80058a0:	2302      	movs	r3, #2
 80058a2:	e076      	b.n	8005992 <HAL_HCD_HC_Init+0x116>
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2201      	movs	r2, #1
 80058a8:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 80058ac:	78fb      	ldrb	r3, [r7, #3]
 80058ae:	687a      	ldr	r2, [r7, #4]
 80058b0:	212c      	movs	r1, #44	; 0x2c
 80058b2:	fb01 f303 	mul.w	r3, r1, r3
 80058b6:	4413      	add	r3, r2
 80058b8:	333d      	adds	r3, #61	; 0x3d
 80058ba:	2200      	movs	r2, #0
 80058bc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80058be:	78fb      	ldrb	r3, [r7, #3]
 80058c0:	687a      	ldr	r2, [r7, #4]
 80058c2:	212c      	movs	r1, #44	; 0x2c
 80058c4:	fb01 f303 	mul.w	r3, r1, r3
 80058c8:	4413      	add	r3, r2
 80058ca:	3338      	adds	r3, #56	; 0x38
 80058cc:	787a      	ldrb	r2, [r7, #1]
 80058ce:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 80058d0:	78fb      	ldrb	r3, [r7, #3]
 80058d2:	687a      	ldr	r2, [r7, #4]
 80058d4:	212c      	movs	r1, #44	; 0x2c
 80058d6:	fb01 f303 	mul.w	r3, r1, r3
 80058da:	4413      	add	r3, r2
 80058dc:	3340      	adds	r3, #64	; 0x40
 80058de:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80058e0:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80058e2:	78fb      	ldrb	r3, [r7, #3]
 80058e4:	687a      	ldr	r2, [r7, #4]
 80058e6:	212c      	movs	r1, #44	; 0x2c
 80058e8:	fb01 f303 	mul.w	r3, r1, r3
 80058ec:	4413      	add	r3, r2
 80058ee:	3339      	adds	r3, #57	; 0x39
 80058f0:	78fa      	ldrb	r2, [r7, #3]
 80058f2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80058f4:	78fb      	ldrb	r3, [r7, #3]
 80058f6:	687a      	ldr	r2, [r7, #4]
 80058f8:	212c      	movs	r1, #44	; 0x2c
 80058fa:	fb01 f303 	mul.w	r3, r1, r3
 80058fe:	4413      	add	r3, r2
 8005900:	333f      	adds	r3, #63	; 0x3f
 8005902:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8005906:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8005908:	78fb      	ldrb	r3, [r7, #3]
 800590a:	78ba      	ldrb	r2, [r7, #2]
 800590c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005910:	b2d0      	uxtb	r0, r2
 8005912:	687a      	ldr	r2, [r7, #4]
 8005914:	212c      	movs	r1, #44	; 0x2c
 8005916:	fb01 f303 	mul.w	r3, r1, r3
 800591a:	4413      	add	r3, r2
 800591c:	333a      	adds	r3, #58	; 0x3a
 800591e:	4602      	mov	r2, r0
 8005920:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8005922:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005926:	2b00      	cmp	r3, #0
 8005928:	da09      	bge.n	800593e <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 800592a:	78fb      	ldrb	r3, [r7, #3]
 800592c:	687a      	ldr	r2, [r7, #4]
 800592e:	212c      	movs	r1, #44	; 0x2c
 8005930:	fb01 f303 	mul.w	r3, r1, r3
 8005934:	4413      	add	r3, r2
 8005936:	333b      	adds	r3, #59	; 0x3b
 8005938:	2201      	movs	r2, #1
 800593a:	701a      	strb	r2, [r3, #0]
 800593c:	e008      	b.n	8005950 <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 800593e:	78fb      	ldrb	r3, [r7, #3]
 8005940:	687a      	ldr	r2, [r7, #4]
 8005942:	212c      	movs	r1, #44	; 0x2c
 8005944:	fb01 f303 	mul.w	r3, r1, r3
 8005948:	4413      	add	r3, r2
 800594a:	333b      	adds	r3, #59	; 0x3b
 800594c:	2200      	movs	r2, #0
 800594e:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8005950:	78fb      	ldrb	r3, [r7, #3]
 8005952:	687a      	ldr	r2, [r7, #4]
 8005954:	212c      	movs	r1, #44	; 0x2c
 8005956:	fb01 f303 	mul.w	r3, r1, r3
 800595a:	4413      	add	r3, r2
 800595c:	333c      	adds	r3, #60	; 0x3c
 800595e:	f897 2020 	ldrb.w	r2, [r7, #32]
 8005962:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	6818      	ldr	r0, [r3, #0]
 8005968:	787c      	ldrb	r4, [r7, #1]
 800596a:	78ba      	ldrb	r2, [r7, #2]
 800596c:	78f9      	ldrb	r1, [r7, #3]
 800596e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005970:	9302      	str	r3, [sp, #8]
 8005972:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8005976:	9301      	str	r3, [sp, #4]
 8005978:	f897 3020 	ldrb.w	r3, [r7, #32]
 800597c:	9300      	str	r3, [sp, #0]
 800597e:	4623      	mov	r3, r4
 8005980:	f005 fb2a 	bl	800afd8 <USB_HC_Init>
 8005984:	4603      	mov	r3, r0
 8005986:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2200      	movs	r2, #0
 800598c:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8005990:	7bfb      	ldrb	r3, [r7, #15]
}
 8005992:	4618      	mov	r0, r3
 8005994:	3714      	adds	r7, #20
 8005996:	46bd      	mov	sp, r7
 8005998:	bd90      	pop	{r4, r7, pc}

0800599a <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 800599a:	b580      	push	{r7, lr}
 800599c:	b084      	sub	sp, #16
 800599e:	af00      	add	r7, sp, #0
 80059a0:	6078      	str	r0, [r7, #4]
 80059a2:	460b      	mov	r3, r1
 80059a4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80059a6:	2300      	movs	r3, #0
 80059a8:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80059b0:	2b01      	cmp	r3, #1
 80059b2:	d101      	bne.n	80059b8 <HAL_HCD_HC_Halt+0x1e>
 80059b4:	2302      	movs	r3, #2
 80059b6:	e00f      	b.n	80059d8 <HAL_HCD_HC_Halt+0x3e>
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2201      	movs	r2, #1
 80059bc:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	78fa      	ldrb	r2, [r7, #3]
 80059c6:	4611      	mov	r1, r2
 80059c8:	4618      	mov	r0, r3
 80059ca:	f005 fd66 	bl	800b49a <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2200      	movs	r2, #0
 80059d2:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 80059d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80059d8:	4618      	mov	r0, r3
 80059da:	3710      	adds	r7, #16
 80059dc:	46bd      	mov	sp, r7
 80059de:	bd80      	pop	{r7, pc}

080059e0 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b082      	sub	sp, #8
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
 80059e8:	4608      	mov	r0, r1
 80059ea:	4611      	mov	r1, r2
 80059ec:	461a      	mov	r2, r3
 80059ee:	4603      	mov	r3, r0
 80059f0:	70fb      	strb	r3, [r7, #3]
 80059f2:	460b      	mov	r3, r1
 80059f4:	70bb      	strb	r3, [r7, #2]
 80059f6:	4613      	mov	r3, r2
 80059f8:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80059fa:	78fb      	ldrb	r3, [r7, #3]
 80059fc:	687a      	ldr	r2, [r7, #4]
 80059fe:	212c      	movs	r1, #44	; 0x2c
 8005a00:	fb01 f303 	mul.w	r3, r1, r3
 8005a04:	4413      	add	r3, r2
 8005a06:	333b      	adds	r3, #59	; 0x3b
 8005a08:	78ba      	ldrb	r2, [r7, #2]
 8005a0a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8005a0c:	78fb      	ldrb	r3, [r7, #3]
 8005a0e:	687a      	ldr	r2, [r7, #4]
 8005a10:	212c      	movs	r1, #44	; 0x2c
 8005a12:	fb01 f303 	mul.w	r3, r1, r3
 8005a16:	4413      	add	r3, r2
 8005a18:	333f      	adds	r3, #63	; 0x3f
 8005a1a:	787a      	ldrb	r2, [r7, #1]
 8005a1c:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8005a1e:	7c3b      	ldrb	r3, [r7, #16]
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d112      	bne.n	8005a4a <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8005a24:	78fb      	ldrb	r3, [r7, #3]
 8005a26:	687a      	ldr	r2, [r7, #4]
 8005a28:	212c      	movs	r1, #44	; 0x2c
 8005a2a:	fb01 f303 	mul.w	r3, r1, r3
 8005a2e:	4413      	add	r3, r2
 8005a30:	3342      	adds	r3, #66	; 0x42
 8005a32:	2203      	movs	r2, #3
 8005a34:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8005a36:	78fb      	ldrb	r3, [r7, #3]
 8005a38:	687a      	ldr	r2, [r7, #4]
 8005a3a:	212c      	movs	r1, #44	; 0x2c
 8005a3c:	fb01 f303 	mul.w	r3, r1, r3
 8005a40:	4413      	add	r3, r2
 8005a42:	333d      	adds	r3, #61	; 0x3d
 8005a44:	7f3a      	ldrb	r2, [r7, #28]
 8005a46:	701a      	strb	r2, [r3, #0]
 8005a48:	e008      	b.n	8005a5c <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005a4a:	78fb      	ldrb	r3, [r7, #3]
 8005a4c:	687a      	ldr	r2, [r7, #4]
 8005a4e:	212c      	movs	r1, #44	; 0x2c
 8005a50:	fb01 f303 	mul.w	r3, r1, r3
 8005a54:	4413      	add	r3, r2
 8005a56:	3342      	adds	r3, #66	; 0x42
 8005a58:	2202      	movs	r2, #2
 8005a5a:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8005a5c:	787b      	ldrb	r3, [r7, #1]
 8005a5e:	2b03      	cmp	r3, #3
 8005a60:	f200 80c6 	bhi.w	8005bf0 <HAL_HCD_HC_SubmitRequest+0x210>
 8005a64:	a201      	add	r2, pc, #4	; (adr r2, 8005a6c <HAL_HCD_HC_SubmitRequest+0x8c>)
 8005a66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a6a:	bf00      	nop
 8005a6c:	08005a7d 	.word	0x08005a7d
 8005a70:	08005bdd 	.word	0x08005bdd
 8005a74:	08005ae1 	.word	0x08005ae1
 8005a78:	08005b5f 	.word	0x08005b5f
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8005a7c:	7c3b      	ldrb	r3, [r7, #16]
 8005a7e:	2b01      	cmp	r3, #1
 8005a80:	f040 80b8 	bne.w	8005bf4 <HAL_HCD_HC_SubmitRequest+0x214>
 8005a84:	78bb      	ldrb	r3, [r7, #2]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	f040 80b4 	bne.w	8005bf4 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8005a8c:	8b3b      	ldrh	r3, [r7, #24]
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d108      	bne.n	8005aa4 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8005a92:	78fb      	ldrb	r3, [r7, #3]
 8005a94:	687a      	ldr	r2, [r7, #4]
 8005a96:	212c      	movs	r1, #44	; 0x2c
 8005a98:	fb01 f303 	mul.w	r3, r1, r3
 8005a9c:	4413      	add	r3, r2
 8005a9e:	3355      	adds	r3, #85	; 0x55
 8005aa0:	2201      	movs	r2, #1
 8005aa2:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8005aa4:	78fb      	ldrb	r3, [r7, #3]
 8005aa6:	687a      	ldr	r2, [r7, #4]
 8005aa8:	212c      	movs	r1, #44	; 0x2c
 8005aaa:	fb01 f303 	mul.w	r3, r1, r3
 8005aae:	4413      	add	r3, r2
 8005ab0:	3355      	adds	r3, #85	; 0x55
 8005ab2:	781b      	ldrb	r3, [r3, #0]
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d109      	bne.n	8005acc <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005ab8:	78fb      	ldrb	r3, [r7, #3]
 8005aba:	687a      	ldr	r2, [r7, #4]
 8005abc:	212c      	movs	r1, #44	; 0x2c
 8005abe:	fb01 f303 	mul.w	r3, r1, r3
 8005ac2:	4413      	add	r3, r2
 8005ac4:	3342      	adds	r3, #66	; 0x42
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8005aca:	e093      	b.n	8005bf4 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005acc:	78fb      	ldrb	r3, [r7, #3]
 8005ace:	687a      	ldr	r2, [r7, #4]
 8005ad0:	212c      	movs	r1, #44	; 0x2c
 8005ad2:	fb01 f303 	mul.w	r3, r1, r3
 8005ad6:	4413      	add	r3, r2
 8005ad8:	3342      	adds	r3, #66	; 0x42
 8005ada:	2202      	movs	r2, #2
 8005adc:	701a      	strb	r2, [r3, #0]
      break;
 8005ade:	e089      	b.n	8005bf4 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8005ae0:	78bb      	ldrb	r3, [r7, #2]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d11d      	bne.n	8005b22 <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8005ae6:	78fb      	ldrb	r3, [r7, #3]
 8005ae8:	687a      	ldr	r2, [r7, #4]
 8005aea:	212c      	movs	r1, #44	; 0x2c
 8005aec:	fb01 f303 	mul.w	r3, r1, r3
 8005af0:	4413      	add	r3, r2
 8005af2:	3355      	adds	r3, #85	; 0x55
 8005af4:	781b      	ldrb	r3, [r3, #0]
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d109      	bne.n	8005b0e <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005afa:	78fb      	ldrb	r3, [r7, #3]
 8005afc:	687a      	ldr	r2, [r7, #4]
 8005afe:	212c      	movs	r1, #44	; 0x2c
 8005b00:	fb01 f303 	mul.w	r3, r1, r3
 8005b04:	4413      	add	r3, r2
 8005b06:	3342      	adds	r3, #66	; 0x42
 8005b08:	2200      	movs	r2, #0
 8005b0a:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8005b0c:	e073      	b.n	8005bf6 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005b0e:	78fb      	ldrb	r3, [r7, #3]
 8005b10:	687a      	ldr	r2, [r7, #4]
 8005b12:	212c      	movs	r1, #44	; 0x2c
 8005b14:	fb01 f303 	mul.w	r3, r1, r3
 8005b18:	4413      	add	r3, r2
 8005b1a:	3342      	adds	r3, #66	; 0x42
 8005b1c:	2202      	movs	r2, #2
 8005b1e:	701a      	strb	r2, [r3, #0]
      break;
 8005b20:	e069      	b.n	8005bf6 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8005b22:	78fb      	ldrb	r3, [r7, #3]
 8005b24:	687a      	ldr	r2, [r7, #4]
 8005b26:	212c      	movs	r1, #44	; 0x2c
 8005b28:	fb01 f303 	mul.w	r3, r1, r3
 8005b2c:	4413      	add	r3, r2
 8005b2e:	3354      	adds	r3, #84	; 0x54
 8005b30:	781b      	ldrb	r3, [r3, #0]
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d109      	bne.n	8005b4a <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005b36:	78fb      	ldrb	r3, [r7, #3]
 8005b38:	687a      	ldr	r2, [r7, #4]
 8005b3a:	212c      	movs	r1, #44	; 0x2c
 8005b3c:	fb01 f303 	mul.w	r3, r1, r3
 8005b40:	4413      	add	r3, r2
 8005b42:	3342      	adds	r3, #66	; 0x42
 8005b44:	2200      	movs	r2, #0
 8005b46:	701a      	strb	r2, [r3, #0]
      break;
 8005b48:	e055      	b.n	8005bf6 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005b4a:	78fb      	ldrb	r3, [r7, #3]
 8005b4c:	687a      	ldr	r2, [r7, #4]
 8005b4e:	212c      	movs	r1, #44	; 0x2c
 8005b50:	fb01 f303 	mul.w	r3, r1, r3
 8005b54:	4413      	add	r3, r2
 8005b56:	3342      	adds	r3, #66	; 0x42
 8005b58:	2202      	movs	r2, #2
 8005b5a:	701a      	strb	r2, [r3, #0]
      break;
 8005b5c:	e04b      	b.n	8005bf6 <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8005b5e:	78bb      	ldrb	r3, [r7, #2]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d11d      	bne.n	8005ba0 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8005b64:	78fb      	ldrb	r3, [r7, #3]
 8005b66:	687a      	ldr	r2, [r7, #4]
 8005b68:	212c      	movs	r1, #44	; 0x2c
 8005b6a:	fb01 f303 	mul.w	r3, r1, r3
 8005b6e:	4413      	add	r3, r2
 8005b70:	3355      	adds	r3, #85	; 0x55
 8005b72:	781b      	ldrb	r3, [r3, #0]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d109      	bne.n	8005b8c <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005b78:	78fb      	ldrb	r3, [r7, #3]
 8005b7a:	687a      	ldr	r2, [r7, #4]
 8005b7c:	212c      	movs	r1, #44	; 0x2c
 8005b7e:	fb01 f303 	mul.w	r3, r1, r3
 8005b82:	4413      	add	r3, r2
 8005b84:	3342      	adds	r3, #66	; 0x42
 8005b86:	2200      	movs	r2, #0
 8005b88:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8005b8a:	e034      	b.n	8005bf6 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005b8c:	78fb      	ldrb	r3, [r7, #3]
 8005b8e:	687a      	ldr	r2, [r7, #4]
 8005b90:	212c      	movs	r1, #44	; 0x2c
 8005b92:	fb01 f303 	mul.w	r3, r1, r3
 8005b96:	4413      	add	r3, r2
 8005b98:	3342      	adds	r3, #66	; 0x42
 8005b9a:	2202      	movs	r2, #2
 8005b9c:	701a      	strb	r2, [r3, #0]
      break;
 8005b9e:	e02a      	b.n	8005bf6 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8005ba0:	78fb      	ldrb	r3, [r7, #3]
 8005ba2:	687a      	ldr	r2, [r7, #4]
 8005ba4:	212c      	movs	r1, #44	; 0x2c
 8005ba6:	fb01 f303 	mul.w	r3, r1, r3
 8005baa:	4413      	add	r3, r2
 8005bac:	3354      	adds	r3, #84	; 0x54
 8005bae:	781b      	ldrb	r3, [r3, #0]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d109      	bne.n	8005bc8 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005bb4:	78fb      	ldrb	r3, [r7, #3]
 8005bb6:	687a      	ldr	r2, [r7, #4]
 8005bb8:	212c      	movs	r1, #44	; 0x2c
 8005bba:	fb01 f303 	mul.w	r3, r1, r3
 8005bbe:	4413      	add	r3, r2
 8005bc0:	3342      	adds	r3, #66	; 0x42
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	701a      	strb	r2, [r3, #0]
      break;
 8005bc6:	e016      	b.n	8005bf6 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005bc8:	78fb      	ldrb	r3, [r7, #3]
 8005bca:	687a      	ldr	r2, [r7, #4]
 8005bcc:	212c      	movs	r1, #44	; 0x2c
 8005bce:	fb01 f303 	mul.w	r3, r1, r3
 8005bd2:	4413      	add	r3, r2
 8005bd4:	3342      	adds	r3, #66	; 0x42
 8005bd6:	2202      	movs	r2, #2
 8005bd8:	701a      	strb	r2, [r3, #0]
      break;
 8005bda:	e00c      	b.n	8005bf6 <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005bdc:	78fb      	ldrb	r3, [r7, #3]
 8005bde:	687a      	ldr	r2, [r7, #4]
 8005be0:	212c      	movs	r1, #44	; 0x2c
 8005be2:	fb01 f303 	mul.w	r3, r1, r3
 8005be6:	4413      	add	r3, r2
 8005be8:	3342      	adds	r3, #66	; 0x42
 8005bea:	2200      	movs	r2, #0
 8005bec:	701a      	strb	r2, [r3, #0]
      break;
 8005bee:	e002      	b.n	8005bf6 <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8005bf0:	bf00      	nop
 8005bf2:	e000      	b.n	8005bf6 <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8005bf4:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8005bf6:	78fb      	ldrb	r3, [r7, #3]
 8005bf8:	687a      	ldr	r2, [r7, #4]
 8005bfa:	212c      	movs	r1, #44	; 0x2c
 8005bfc:	fb01 f303 	mul.w	r3, r1, r3
 8005c00:	4413      	add	r3, r2
 8005c02:	3344      	adds	r3, #68	; 0x44
 8005c04:	697a      	ldr	r2, [r7, #20]
 8005c06:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8005c08:	78fb      	ldrb	r3, [r7, #3]
 8005c0a:	8b3a      	ldrh	r2, [r7, #24]
 8005c0c:	6879      	ldr	r1, [r7, #4]
 8005c0e:	202c      	movs	r0, #44	; 0x2c
 8005c10:	fb00 f303 	mul.w	r3, r0, r3
 8005c14:	440b      	add	r3, r1
 8005c16:	334c      	adds	r3, #76	; 0x4c
 8005c18:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8005c1a:	78fb      	ldrb	r3, [r7, #3]
 8005c1c:	687a      	ldr	r2, [r7, #4]
 8005c1e:	212c      	movs	r1, #44	; 0x2c
 8005c20:	fb01 f303 	mul.w	r3, r1, r3
 8005c24:	4413      	add	r3, r2
 8005c26:	3360      	adds	r3, #96	; 0x60
 8005c28:	2200      	movs	r2, #0
 8005c2a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8005c2c:	78fb      	ldrb	r3, [r7, #3]
 8005c2e:	687a      	ldr	r2, [r7, #4]
 8005c30:	212c      	movs	r1, #44	; 0x2c
 8005c32:	fb01 f303 	mul.w	r3, r1, r3
 8005c36:	4413      	add	r3, r2
 8005c38:	3350      	adds	r3, #80	; 0x50
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8005c3e:	78fb      	ldrb	r3, [r7, #3]
 8005c40:	687a      	ldr	r2, [r7, #4]
 8005c42:	212c      	movs	r1, #44	; 0x2c
 8005c44:	fb01 f303 	mul.w	r3, r1, r3
 8005c48:	4413      	add	r3, r2
 8005c4a:	3339      	adds	r3, #57	; 0x39
 8005c4c:	78fa      	ldrb	r2, [r7, #3]
 8005c4e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8005c50:	78fb      	ldrb	r3, [r7, #3]
 8005c52:	687a      	ldr	r2, [r7, #4]
 8005c54:	212c      	movs	r1, #44	; 0x2c
 8005c56:	fb01 f303 	mul.w	r3, r1, r3
 8005c5a:	4413      	add	r3, r2
 8005c5c:	3361      	adds	r3, #97	; 0x61
 8005c5e:	2200      	movs	r2, #0
 8005c60:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	6818      	ldr	r0, [r3, #0]
 8005c66:	78fb      	ldrb	r3, [r7, #3]
 8005c68:	222c      	movs	r2, #44	; 0x2c
 8005c6a:	fb02 f303 	mul.w	r3, r2, r3
 8005c6e:	3338      	adds	r3, #56	; 0x38
 8005c70:	687a      	ldr	r2, [r7, #4]
 8005c72:	18d1      	adds	r1, r2, r3
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	691b      	ldr	r3, [r3, #16]
 8005c78:	b2db      	uxtb	r3, r3
 8005c7a:	461a      	mov	r2, r3
 8005c7c:	f005 faba 	bl	800b1f4 <USB_HC_StartXfer>
 8005c80:	4603      	mov	r3, r0
}
 8005c82:	4618      	mov	r0, r3
 8005c84:	3708      	adds	r7, #8
 8005c86:	46bd      	mov	sp, r7
 8005c88:	bd80      	pop	{r7, pc}
 8005c8a:	bf00      	nop

08005c8c <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	b086      	sub	sp, #24
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c9a:	693b      	ldr	r3, [r7, #16]
 8005c9c:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	4618      	mov	r0, r3
 8005ca4:	f004 ffd3 	bl	800ac4e <USB_GetMode>
 8005ca8:	4603      	mov	r3, r0
 8005caa:	2b01      	cmp	r3, #1
 8005cac:	f040 80ef 	bne.w	8005e8e <HAL_HCD_IRQHandler+0x202>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	f004 ffb7 	bl	800ac28 <USB_ReadInterrupts>
 8005cba:	4603      	mov	r3, r0
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	f000 80e5 	beq.w	8005e8c <HAL_HCD_IRQHandler+0x200>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	f004 ffae 	bl	800ac28 <USB_ReadInterrupts>
 8005ccc:	4603      	mov	r3, r0
 8005cce:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005cd2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005cd6:	d104      	bne.n	8005ce2 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8005ce0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	f004 ff9e 	bl	800ac28 <USB_ReadInterrupts>
 8005cec:	4603      	mov	r3, r0
 8005cee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005cf2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005cf6:	d104      	bne.n	8005d02 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8005d00:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	4618      	mov	r0, r3
 8005d08:	f004 ff8e 	bl	800ac28 <USB_ReadInterrupts>
 8005d0c:	4603      	mov	r3, r0
 8005d0e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005d12:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005d16:	d104      	bne.n	8005d22 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8005d20:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	4618      	mov	r0, r3
 8005d28:	f004 ff7e 	bl	800ac28 <USB_ReadInterrupts>
 8005d2c:	4603      	mov	r3, r0
 8005d2e:	f003 0302 	and.w	r3, r3, #2
 8005d32:	2b02      	cmp	r3, #2
 8005d34:	d103      	bne.n	8005d3e <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	2202      	movs	r2, #2
 8005d3c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	4618      	mov	r0, r3
 8005d44:	f004 ff70 	bl	800ac28 <USB_ReadInterrupts>
 8005d48:	4603      	mov	r3, r0
 8005d4a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005d4e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005d52:	d115      	bne.n	8005d80 <HAL_HCD_IRQHandler+0xf4>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8005d5c:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	f003 0301 	and.w	r3, r3, #1
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d108      	bne.n	8005d80 <HAL_HCD_IRQHandler+0xf4>
      {
        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8005d6e:	6878      	ldr	r0, [r7, #4]
 8005d70:	f00e fa06 	bl	8014180 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	2101      	movs	r1, #1
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	f005 f866 	bl	800ae4c <USB_InitFSLSPClkSel>
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	4618      	mov	r0, r3
 8005d86:	f004 ff4f 	bl	800ac28 <USB_ReadInterrupts>
 8005d8a:	4603      	mov	r3, r0
 8005d8c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005d90:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005d94:	d102      	bne.n	8005d9c <HAL_HCD_IRQHandler+0x110>
    {
      HCD_Port_IRQHandler(hhcd);
 8005d96:	6878      	ldr	r0, [r7, #4]
 8005d98:	f001 f9ff 	bl	800719a <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	4618      	mov	r0, r3
 8005da2:	f004 ff41 	bl	800ac28 <USB_ReadInterrupts>
 8005da6:	4603      	mov	r3, r0
 8005da8:	f003 0308 	and.w	r3, r3, #8
 8005dac:	2b08      	cmp	r3, #8
 8005dae:	d106      	bne.n	8005dbe <HAL_HCD_IRQHandler+0x132>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8005db0:	6878      	ldr	r0, [r7, #4]
 8005db2:	f00e f9c3 	bl	801413c <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	2208      	movs	r2, #8
 8005dbc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	f004 ff30 	bl	800ac28 <USB_ReadInterrupts>
 8005dc8:	4603      	mov	r3, r0
 8005dca:	f003 0310 	and.w	r3, r3, #16
 8005dce:	2b10      	cmp	r3, #16
 8005dd0:	d101      	bne.n	8005dd6 <HAL_HCD_IRQHandler+0x14a>
 8005dd2:	2301      	movs	r3, #1
 8005dd4:	e000      	b.n	8005dd8 <HAL_HCD_IRQHandler+0x14c>
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d012      	beq.n	8005e02 <HAL_HCD_IRQHandler+0x176>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	699a      	ldr	r2, [r3, #24]
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f022 0210 	bic.w	r2, r2, #16
 8005dea:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8005dec:	6878      	ldr	r0, [r7, #4]
 8005dee:	f001 f902 	bl	8006ff6 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	699a      	ldr	r2, [r3, #24]
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	f042 0210 	orr.w	r2, r2, #16
 8005e00:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	4618      	mov	r0, r3
 8005e08:	f004 ff0e 	bl	800ac28 <USB_ReadInterrupts>
 8005e0c:	4603      	mov	r3, r0
 8005e0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e12:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005e16:	d13a      	bne.n	8005e8e <HAL_HCD_IRQHandler+0x202>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	f005 fb2b 	bl	800b478 <USB_HC_ReadInterrupt>
 8005e22:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8005e24:	2300      	movs	r3, #0
 8005e26:	617b      	str	r3, [r7, #20]
 8005e28:	e025      	b.n	8005e76 <HAL_HCD_IRQHandler+0x1ea>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8005e2a:	697b      	ldr	r3, [r7, #20]
 8005e2c:	f003 030f 	and.w	r3, r3, #15
 8005e30:	68ba      	ldr	r2, [r7, #8]
 8005e32:	fa22 f303 	lsr.w	r3, r2, r3
 8005e36:	f003 0301 	and.w	r3, r3, #1
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d018      	beq.n	8005e70 <HAL_HCD_IRQHandler+0x1e4>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8005e3e:	697b      	ldr	r3, [r7, #20]
 8005e40:	015a      	lsls	r2, r3, #5
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	4413      	add	r3, r2
 8005e46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005e50:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e54:	d106      	bne.n	8005e64 <HAL_HCD_IRQHandler+0x1d8>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8005e56:	697b      	ldr	r3, [r7, #20]
 8005e58:	b2db      	uxtb	r3, r3
 8005e5a:	4619      	mov	r1, r3
 8005e5c:	6878      	ldr	r0, [r7, #4]
 8005e5e:	f000 f8ab 	bl	8005fb8 <HCD_HC_IN_IRQHandler>
 8005e62:	e005      	b.n	8005e70 <HAL_HCD_IRQHandler+0x1e4>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8005e64:	697b      	ldr	r3, [r7, #20]
 8005e66:	b2db      	uxtb	r3, r3
 8005e68:	4619      	mov	r1, r3
 8005e6a:	6878      	ldr	r0, [r7, #4]
 8005e6c:	f000 fcc6 	bl	80067fc <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8005e70:	697b      	ldr	r3, [r7, #20]
 8005e72:	3301      	adds	r3, #1
 8005e74:	617b      	str	r3, [r7, #20]
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	689b      	ldr	r3, [r3, #8]
 8005e7a:	697a      	ldr	r2, [r7, #20]
 8005e7c:	429a      	cmp	r2, r3
 8005e7e:	d3d4      	bcc.n	8005e2a <HAL_HCD_IRQHandler+0x19e>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005e88:	615a      	str	r2, [r3, #20]
 8005e8a:	e000      	b.n	8005e8e <HAL_HCD_IRQHandler+0x202>
      return;
 8005e8c:	bf00      	nop
    }
  }
}
 8005e8e:	3718      	adds	r7, #24
 8005e90:	46bd      	mov	sp, r7
 8005e92:	bd80      	pop	{r7, pc}

08005e94 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8005e94:	b580      	push	{r7, lr}
 8005e96:	b082      	sub	sp, #8
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8005ea2:	2b01      	cmp	r3, #1
 8005ea4:	d101      	bne.n	8005eaa <HAL_HCD_Start+0x16>
 8005ea6:	2302      	movs	r3, #2
 8005ea8:	e013      	b.n	8005ed2 <HAL_HCD_Start+0x3e>
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	2201      	movs	r2, #1
 8005eae:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  __HAL_HCD_ENABLE(hhcd);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	4618      	mov	r0, r3
 8005eb8:	f004 fdc3 	bl	800aa42 <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	2101      	movs	r1, #1
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	f005 f826 	bl	800af14 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2200      	movs	r2, #0
 8005ecc:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8005ed0:	2300      	movs	r3, #0
}
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	3708      	adds	r7, #8
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	bd80      	pop	{r7, pc}

08005eda <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8005eda:	b580      	push	{r7, lr}
 8005edc:	b082      	sub	sp, #8
 8005ede:	af00      	add	r7, sp, #0
 8005ee0:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8005ee8:	2b01      	cmp	r3, #1
 8005eea:	d101      	bne.n	8005ef0 <HAL_HCD_Stop+0x16>
 8005eec:	2302      	movs	r3, #2
 8005eee:	e00d      	b.n	8005f0c <HAL_HCD_Stop+0x32>
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2201      	movs	r2, #1
 8005ef4:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	4618      	mov	r0, r3
 8005efe:	f005 fc25 	bl	800b74c <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2200      	movs	r2, #0
 8005f06:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8005f0a:	2300      	movs	r3, #0
}
 8005f0c:	4618      	mov	r0, r3
 8005f0e:	3708      	adds	r7, #8
 8005f10:	46bd      	mov	sp, r7
 8005f12:	bd80      	pop	{r7, pc}

08005f14 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8005f14:	b580      	push	{r7, lr}
 8005f16:	b082      	sub	sp, #8
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	4618      	mov	r0, r3
 8005f22:	f004 ffcd 	bl	800aec0 <USB_ResetPort>
 8005f26:	4603      	mov	r3, r0
}
 8005f28:	4618      	mov	r0, r3
 8005f2a:	3708      	adds	r7, #8
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	bd80      	pop	{r7, pc}

08005f30 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005f30:	b480      	push	{r7}
 8005f32:	b083      	sub	sp, #12
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
 8005f38:	460b      	mov	r3, r1
 8005f3a:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8005f3c:	78fb      	ldrb	r3, [r7, #3]
 8005f3e:	687a      	ldr	r2, [r7, #4]
 8005f40:	212c      	movs	r1, #44	; 0x2c
 8005f42:	fb01 f303 	mul.w	r3, r1, r3
 8005f46:	4413      	add	r3, r2
 8005f48:	3360      	adds	r3, #96	; 0x60
 8005f4a:	781b      	ldrb	r3, [r3, #0]
}
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	370c      	adds	r7, #12
 8005f50:	46bd      	mov	sp, r7
 8005f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f56:	4770      	bx	lr

08005f58 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005f58:	b480      	push	{r7}
 8005f5a:	b083      	sub	sp, #12
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
 8005f60:	460b      	mov	r3, r1
 8005f62:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8005f64:	78fb      	ldrb	r3, [r7, #3]
 8005f66:	687a      	ldr	r2, [r7, #4]
 8005f68:	212c      	movs	r1, #44	; 0x2c
 8005f6a:	fb01 f303 	mul.w	r3, r1, r3
 8005f6e:	4413      	add	r3, r2
 8005f70:	3350      	adds	r3, #80	; 0x50
 8005f72:	681b      	ldr	r3, [r3, #0]
}
 8005f74:	4618      	mov	r0, r3
 8005f76:	370c      	adds	r7, #12
 8005f78:	46bd      	mov	sp, r7
 8005f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7e:	4770      	bx	lr

08005f80 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b082      	sub	sp, #8
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	f005 f811 	bl	800afb4 <USB_GetCurrentFrame>
 8005f92:	4603      	mov	r3, r0
}
 8005f94:	4618      	mov	r0, r3
 8005f96:	3708      	adds	r7, #8
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	bd80      	pop	{r7, pc}

08005f9c <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	b082      	sub	sp, #8
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	4618      	mov	r0, r3
 8005faa:	f004 ffec 	bl	800af86 <USB_GetHostSpeed>
 8005fae:	4603      	mov	r3, r0
}
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	3708      	adds	r7, #8
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	bd80      	pop	{r7, pc}

08005fb8 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005fb8:	b580      	push	{r7, lr}
 8005fba:	b086      	sub	sp, #24
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	6078      	str	r0, [r7, #4]
 8005fc0:	460b      	mov	r3, r1
 8005fc2:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005fca:	697b      	ldr	r3, [r7, #20]
 8005fcc:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8005fce:	78fb      	ldrb	r3, [r7, #3]
 8005fd0:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	015a      	lsls	r2, r3, #5
 8005fd6:	693b      	ldr	r3, [r7, #16]
 8005fd8:	4413      	add	r3, r2
 8005fda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005fde:	689b      	ldr	r3, [r3, #8]
 8005fe0:	f003 0304 	and.w	r3, r3, #4
 8005fe4:	2b04      	cmp	r3, #4
 8005fe6:	d119      	bne.n	800601c <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	015a      	lsls	r2, r3, #5
 8005fec:	693b      	ldr	r3, [r7, #16]
 8005fee:	4413      	add	r3, r2
 8005ff0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ff4:	461a      	mov	r2, r3
 8005ff6:	2304      	movs	r3, #4
 8005ff8:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	015a      	lsls	r2, r3, #5
 8005ffe:	693b      	ldr	r3, [r7, #16]
 8006000:	4413      	add	r3, r2
 8006002:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006006:	68db      	ldr	r3, [r3, #12]
 8006008:	68fa      	ldr	r2, [r7, #12]
 800600a:	0151      	lsls	r1, r2, #5
 800600c:	693a      	ldr	r2, [r7, #16]
 800600e:	440a      	add	r2, r1
 8006010:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006014:	f043 0302 	orr.w	r3, r3, #2
 8006018:	60d3      	str	r3, [r2, #12]
 800601a:	e101      	b.n	8006220 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	015a      	lsls	r2, r3, #5
 8006020:	693b      	ldr	r3, [r7, #16]
 8006022:	4413      	add	r3, r2
 8006024:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006028:	689b      	ldr	r3, [r3, #8]
 800602a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800602e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006032:	d12b      	bne.n	800608c <HCD_HC_IN_IRQHandler+0xd4>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	015a      	lsls	r2, r3, #5
 8006038:	693b      	ldr	r3, [r7, #16]
 800603a:	4413      	add	r3, r2
 800603c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006040:	461a      	mov	r2, r3
 8006042:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006046:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8006048:	687a      	ldr	r2, [r7, #4]
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	212c      	movs	r1, #44	; 0x2c
 800604e:	fb01 f303 	mul.w	r3, r1, r3
 8006052:	4413      	add	r3, r2
 8006054:	3361      	adds	r3, #97	; 0x61
 8006056:	2207      	movs	r2, #7
 8006058:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	015a      	lsls	r2, r3, #5
 800605e:	693b      	ldr	r3, [r7, #16]
 8006060:	4413      	add	r3, r2
 8006062:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006066:	68db      	ldr	r3, [r3, #12]
 8006068:	68fa      	ldr	r2, [r7, #12]
 800606a:	0151      	lsls	r1, r2, #5
 800606c:	693a      	ldr	r2, [r7, #16]
 800606e:	440a      	add	r2, r1
 8006070:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006074:	f043 0302 	orr.w	r3, r3, #2
 8006078:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	68fa      	ldr	r2, [r7, #12]
 8006080:	b2d2      	uxtb	r2, r2
 8006082:	4611      	mov	r1, r2
 8006084:	4618      	mov	r0, r3
 8006086:	f005 fa08 	bl	800b49a <USB_HC_Halt>
 800608a:	e0c9      	b.n	8006220 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	015a      	lsls	r2, r3, #5
 8006090:	693b      	ldr	r3, [r7, #16]
 8006092:	4413      	add	r3, r2
 8006094:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006098:	689b      	ldr	r3, [r3, #8]
 800609a:	f003 0320 	and.w	r3, r3, #32
 800609e:	2b20      	cmp	r3, #32
 80060a0:	d109      	bne.n	80060b6 <HCD_HC_IN_IRQHandler+0xfe>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	015a      	lsls	r2, r3, #5
 80060a6:	693b      	ldr	r3, [r7, #16]
 80060a8:	4413      	add	r3, r2
 80060aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060ae:	461a      	mov	r2, r3
 80060b0:	2320      	movs	r3, #32
 80060b2:	6093      	str	r3, [r2, #8]
 80060b4:	e0b4      	b.n	8006220 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	015a      	lsls	r2, r3, #5
 80060ba:	693b      	ldr	r3, [r7, #16]
 80060bc:	4413      	add	r3, r2
 80060be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060c2:	689b      	ldr	r3, [r3, #8]
 80060c4:	f003 0308 	and.w	r3, r3, #8
 80060c8:	2b08      	cmp	r3, #8
 80060ca:	d133      	bne.n	8006134 <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	015a      	lsls	r2, r3, #5
 80060d0:	693b      	ldr	r3, [r7, #16]
 80060d2:	4413      	add	r3, r2
 80060d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060d8:	68db      	ldr	r3, [r3, #12]
 80060da:	68fa      	ldr	r2, [r7, #12]
 80060dc:	0151      	lsls	r1, r2, #5
 80060de:	693a      	ldr	r2, [r7, #16]
 80060e0:	440a      	add	r2, r1
 80060e2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80060e6:	f043 0302 	orr.w	r3, r3, #2
 80060ea:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 80060ec:	687a      	ldr	r2, [r7, #4]
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	212c      	movs	r1, #44	; 0x2c
 80060f2:	fb01 f303 	mul.w	r3, r1, r3
 80060f6:	4413      	add	r3, r2
 80060f8:	3361      	adds	r3, #97	; 0x61
 80060fa:	2205      	movs	r2, #5
 80060fc:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	015a      	lsls	r2, r3, #5
 8006102:	693b      	ldr	r3, [r7, #16]
 8006104:	4413      	add	r3, r2
 8006106:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800610a:	461a      	mov	r2, r3
 800610c:	2310      	movs	r3, #16
 800610e:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	015a      	lsls	r2, r3, #5
 8006114:	693b      	ldr	r3, [r7, #16]
 8006116:	4413      	add	r3, r2
 8006118:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800611c:	461a      	mov	r2, r3
 800611e:	2308      	movs	r3, #8
 8006120:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	68fa      	ldr	r2, [r7, #12]
 8006128:	b2d2      	uxtb	r2, r2
 800612a:	4611      	mov	r1, r2
 800612c:	4618      	mov	r0, r3
 800612e:	f005 f9b4 	bl	800b49a <USB_HC_Halt>
 8006132:	e075      	b.n	8006220 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	015a      	lsls	r2, r3, #5
 8006138:	693b      	ldr	r3, [r7, #16]
 800613a:	4413      	add	r3, r2
 800613c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006140:	689b      	ldr	r3, [r3, #8]
 8006142:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006146:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800614a:	d134      	bne.n	80061b6 <HCD_HC_IN_IRQHandler+0x1fe>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	015a      	lsls	r2, r3, #5
 8006150:	693b      	ldr	r3, [r7, #16]
 8006152:	4413      	add	r3, r2
 8006154:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006158:	68db      	ldr	r3, [r3, #12]
 800615a:	68fa      	ldr	r2, [r7, #12]
 800615c:	0151      	lsls	r1, r2, #5
 800615e:	693a      	ldr	r2, [r7, #16]
 8006160:	440a      	add	r2, r1
 8006162:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006166:	f043 0302 	orr.w	r3, r3, #2
 800616a:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 800616c:	687a      	ldr	r2, [r7, #4]
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	212c      	movs	r1, #44	; 0x2c
 8006172:	fb01 f303 	mul.w	r3, r1, r3
 8006176:	4413      	add	r3, r2
 8006178:	3361      	adds	r3, #97	; 0x61
 800617a:	2208      	movs	r2, #8
 800617c:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	015a      	lsls	r2, r3, #5
 8006182:	693b      	ldr	r3, [r7, #16]
 8006184:	4413      	add	r3, r2
 8006186:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800618a:	461a      	mov	r2, r3
 800618c:	2310      	movs	r3, #16
 800618e:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	015a      	lsls	r2, r3, #5
 8006194:	693b      	ldr	r3, [r7, #16]
 8006196:	4413      	add	r3, r2
 8006198:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800619c:	461a      	mov	r2, r3
 800619e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80061a2:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	68fa      	ldr	r2, [r7, #12]
 80061aa:	b2d2      	uxtb	r2, r2
 80061ac:	4611      	mov	r1, r2
 80061ae:	4618      	mov	r0, r3
 80061b0:	f005 f973 	bl	800b49a <USB_HC_Halt>
 80061b4:	e034      	b.n	8006220 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	015a      	lsls	r2, r3, #5
 80061ba:	693b      	ldr	r3, [r7, #16]
 80061bc:	4413      	add	r3, r2
 80061be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061c2:	689b      	ldr	r3, [r3, #8]
 80061c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061c8:	2b80      	cmp	r3, #128	; 0x80
 80061ca:	d129      	bne.n	8006220 <HCD_HC_IN_IRQHandler+0x268>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	015a      	lsls	r2, r3, #5
 80061d0:	693b      	ldr	r3, [r7, #16]
 80061d2:	4413      	add	r3, r2
 80061d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061d8:	68db      	ldr	r3, [r3, #12]
 80061da:	68fa      	ldr	r2, [r7, #12]
 80061dc:	0151      	lsls	r1, r2, #5
 80061de:	693a      	ldr	r2, [r7, #16]
 80061e0:	440a      	add	r2, r1
 80061e2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80061e6:	f043 0302 	orr.w	r3, r3, #2
 80061ea:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80061ec:	687a      	ldr	r2, [r7, #4]
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	212c      	movs	r1, #44	; 0x2c
 80061f2:	fb01 f303 	mul.w	r3, r1, r3
 80061f6:	4413      	add	r3, r2
 80061f8:	3361      	adds	r3, #97	; 0x61
 80061fa:	2206      	movs	r2, #6
 80061fc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	68fa      	ldr	r2, [r7, #12]
 8006204:	b2d2      	uxtb	r2, r2
 8006206:	4611      	mov	r1, r2
 8006208:	4618      	mov	r0, r3
 800620a:	f005 f946 	bl	800b49a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	015a      	lsls	r2, r3, #5
 8006212:	693b      	ldr	r3, [r7, #16]
 8006214:	4413      	add	r3, r2
 8006216:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800621a:	461a      	mov	r2, r3
 800621c:	2380      	movs	r3, #128	; 0x80
 800621e:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	015a      	lsls	r2, r3, #5
 8006224:	693b      	ldr	r3, [r7, #16]
 8006226:	4413      	add	r3, r2
 8006228:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800622c:	689b      	ldr	r3, [r3, #8]
 800622e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006232:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006236:	d122      	bne.n	800627e <HCD_HC_IN_IRQHandler+0x2c6>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	015a      	lsls	r2, r3, #5
 800623c:	693b      	ldr	r3, [r7, #16]
 800623e:	4413      	add	r3, r2
 8006240:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006244:	68db      	ldr	r3, [r3, #12]
 8006246:	68fa      	ldr	r2, [r7, #12]
 8006248:	0151      	lsls	r1, r2, #5
 800624a:	693a      	ldr	r2, [r7, #16]
 800624c:	440a      	add	r2, r1
 800624e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006252:	f043 0302 	orr.w	r3, r3, #2
 8006256:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	68fa      	ldr	r2, [r7, #12]
 800625e:	b2d2      	uxtb	r2, r2
 8006260:	4611      	mov	r1, r2
 8006262:	4618      	mov	r0, r3
 8006264:	f005 f919 	bl	800b49a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	015a      	lsls	r2, r3, #5
 800626c:	693b      	ldr	r3, [r7, #16]
 800626e:	4413      	add	r3, r2
 8006270:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006274:	461a      	mov	r2, r3
 8006276:	f44f 7300 	mov.w	r3, #512	; 0x200
 800627a:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 800627c:	e2ba      	b.n	80067f4 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	015a      	lsls	r2, r3, #5
 8006282:	693b      	ldr	r3, [r7, #16]
 8006284:	4413      	add	r3, r2
 8006286:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800628a:	689b      	ldr	r3, [r3, #8]
 800628c:	f003 0301 	and.w	r3, r3, #1
 8006290:	2b01      	cmp	r3, #1
 8006292:	f040 811b 	bne.w	80064cc <HCD_HC_IN_IRQHandler+0x514>
    if (hhcd->Init.dma_enable != 0U)
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	691b      	ldr	r3, [r3, #16]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d019      	beq.n	80062d2 <HCD_HC_IN_IRQHandler+0x31a>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 800629e:	687a      	ldr	r2, [r7, #4]
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	212c      	movs	r1, #44	; 0x2c
 80062a4:	fb01 f303 	mul.w	r3, r1, r3
 80062a8:	4413      	add	r3, r2
 80062aa:	3348      	adds	r3, #72	; 0x48
 80062ac:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	0159      	lsls	r1, r3, #5
 80062b2:	693b      	ldr	r3, [r7, #16]
 80062b4:	440b      	add	r3, r1
 80062b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062ba:	691b      	ldr	r3, [r3, #16]
 80062bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 80062c0:	1ad2      	subs	r2, r2, r3
 80062c2:	6879      	ldr	r1, [r7, #4]
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	202c      	movs	r0, #44	; 0x2c
 80062c8:	fb00 f303 	mul.w	r3, r0, r3
 80062cc:	440b      	add	r3, r1
 80062ce:	3350      	adds	r3, #80	; 0x50
 80062d0:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 80062d2:	687a      	ldr	r2, [r7, #4]
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	212c      	movs	r1, #44	; 0x2c
 80062d8:	fb01 f303 	mul.w	r3, r1, r3
 80062dc:	4413      	add	r3, r2
 80062de:	3361      	adds	r3, #97	; 0x61
 80062e0:	2201      	movs	r2, #1
 80062e2:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 80062e4:	687a      	ldr	r2, [r7, #4]
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	212c      	movs	r1, #44	; 0x2c
 80062ea:	fb01 f303 	mul.w	r3, r1, r3
 80062ee:	4413      	add	r3, r2
 80062f0:	335c      	adds	r3, #92	; 0x5c
 80062f2:	2200      	movs	r2, #0
 80062f4:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	015a      	lsls	r2, r3, #5
 80062fa:	693b      	ldr	r3, [r7, #16]
 80062fc:	4413      	add	r3, r2
 80062fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006302:	461a      	mov	r2, r3
 8006304:	2301      	movs	r3, #1
 8006306:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8006308:	687a      	ldr	r2, [r7, #4]
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	212c      	movs	r1, #44	; 0x2c
 800630e:	fb01 f303 	mul.w	r3, r1, r3
 8006312:	4413      	add	r3, r2
 8006314:	333f      	adds	r3, #63	; 0x3f
 8006316:	781b      	ldrb	r3, [r3, #0]
 8006318:	2b00      	cmp	r3, #0
 800631a:	d009      	beq.n	8006330 <HCD_HC_IN_IRQHandler+0x378>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 800631c:	687a      	ldr	r2, [r7, #4]
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	212c      	movs	r1, #44	; 0x2c
 8006322:	fb01 f303 	mul.w	r3, r1, r3
 8006326:	4413      	add	r3, r2
 8006328:	333f      	adds	r3, #63	; 0x3f
 800632a:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800632c:	2b02      	cmp	r3, #2
 800632e:	d121      	bne.n	8006374 <HCD_HC_IN_IRQHandler+0x3bc>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	015a      	lsls	r2, r3, #5
 8006334:	693b      	ldr	r3, [r7, #16]
 8006336:	4413      	add	r3, r2
 8006338:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800633c:	68db      	ldr	r3, [r3, #12]
 800633e:	68fa      	ldr	r2, [r7, #12]
 8006340:	0151      	lsls	r1, r2, #5
 8006342:	693a      	ldr	r2, [r7, #16]
 8006344:	440a      	add	r2, r1
 8006346:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800634a:	f043 0302 	orr.w	r3, r3, #2
 800634e:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	68fa      	ldr	r2, [r7, #12]
 8006356:	b2d2      	uxtb	r2, r2
 8006358:	4611      	mov	r1, r2
 800635a:	4618      	mov	r0, r3
 800635c:	f005 f89d 	bl	800b49a <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	015a      	lsls	r2, r3, #5
 8006364:	693b      	ldr	r3, [r7, #16]
 8006366:	4413      	add	r3, r2
 8006368:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800636c:	461a      	mov	r2, r3
 800636e:	2310      	movs	r3, #16
 8006370:	6093      	str	r3, [r2, #8]
 8006372:	e066      	b.n	8006442 <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8006374:	687a      	ldr	r2, [r7, #4]
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	212c      	movs	r1, #44	; 0x2c
 800637a:	fb01 f303 	mul.w	r3, r1, r3
 800637e:	4413      	add	r3, r2
 8006380:	333f      	adds	r3, #63	; 0x3f
 8006382:	781b      	ldrb	r3, [r3, #0]
 8006384:	2b03      	cmp	r3, #3
 8006386:	d127      	bne.n	80063d8 <HCD_HC_IN_IRQHandler+0x420>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	015a      	lsls	r2, r3, #5
 800638c:	693b      	ldr	r3, [r7, #16]
 800638e:	4413      	add	r3, r2
 8006390:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	68fa      	ldr	r2, [r7, #12]
 8006398:	0151      	lsls	r1, r2, #5
 800639a:	693a      	ldr	r2, [r7, #16]
 800639c:	440a      	add	r2, r1
 800639e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80063a2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80063a6:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80063a8:	687a      	ldr	r2, [r7, #4]
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	212c      	movs	r1, #44	; 0x2c
 80063ae:	fb01 f303 	mul.w	r3, r1, r3
 80063b2:	4413      	add	r3, r2
 80063b4:	3360      	adds	r3, #96	; 0x60
 80063b6:	2201      	movs	r2, #1
 80063b8:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	b2d9      	uxtb	r1, r3
 80063be:	687a      	ldr	r2, [r7, #4]
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	202c      	movs	r0, #44	; 0x2c
 80063c4:	fb00 f303 	mul.w	r3, r0, r3
 80063c8:	4413      	add	r3, r2
 80063ca:	3360      	adds	r3, #96	; 0x60
 80063cc:	781b      	ldrb	r3, [r3, #0]
 80063ce:	461a      	mov	r2, r3
 80063d0:	6878      	ldr	r0, [r7, #4]
 80063d2:	f00d ff11 	bl	80141f8 <HAL_HCD_HC_NotifyURBChange_Callback>
 80063d6:	e034      	b.n	8006442 <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 80063d8:	687a      	ldr	r2, [r7, #4]
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	212c      	movs	r1, #44	; 0x2c
 80063de:	fb01 f303 	mul.w	r3, r1, r3
 80063e2:	4413      	add	r3, r2
 80063e4:	333f      	adds	r3, #63	; 0x3f
 80063e6:	781b      	ldrb	r3, [r3, #0]
 80063e8:	2b01      	cmp	r3, #1
 80063ea:	d12a      	bne.n	8006442 <HCD_HC_IN_IRQHandler+0x48a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80063ec:	687a      	ldr	r2, [r7, #4]
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	212c      	movs	r1, #44	; 0x2c
 80063f2:	fb01 f303 	mul.w	r3, r1, r3
 80063f6:	4413      	add	r3, r2
 80063f8:	3360      	adds	r3, #96	; 0x60
 80063fa:	2201      	movs	r2, #1
 80063fc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 80063fe:	687a      	ldr	r2, [r7, #4]
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	212c      	movs	r1, #44	; 0x2c
 8006404:	fb01 f303 	mul.w	r3, r1, r3
 8006408:	4413      	add	r3, r2
 800640a:	3354      	adds	r3, #84	; 0x54
 800640c:	781b      	ldrb	r3, [r3, #0]
 800640e:	f083 0301 	eor.w	r3, r3, #1
 8006412:	b2d8      	uxtb	r0, r3
 8006414:	687a      	ldr	r2, [r7, #4]
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	212c      	movs	r1, #44	; 0x2c
 800641a:	fb01 f303 	mul.w	r3, r1, r3
 800641e:	4413      	add	r3, r2
 8006420:	3354      	adds	r3, #84	; 0x54
 8006422:	4602      	mov	r2, r0
 8006424:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	b2d9      	uxtb	r1, r3
 800642a:	687a      	ldr	r2, [r7, #4]
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	202c      	movs	r0, #44	; 0x2c
 8006430:	fb00 f303 	mul.w	r3, r0, r3
 8006434:	4413      	add	r3, r2
 8006436:	3360      	adds	r3, #96	; 0x60
 8006438:	781b      	ldrb	r3, [r3, #0]
 800643a:	461a      	mov	r2, r3
 800643c:	6878      	ldr	r0, [r7, #4]
 800643e:	f00d fedb 	bl	80141f8 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	691b      	ldr	r3, [r3, #16]
 8006446:	2b01      	cmp	r3, #1
 8006448:	d12b      	bne.n	80064a2 <HCD_HC_IN_IRQHandler+0x4ea>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 800644a:	687a      	ldr	r2, [r7, #4]
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	212c      	movs	r1, #44	; 0x2c
 8006450:	fb01 f303 	mul.w	r3, r1, r3
 8006454:	4413      	add	r3, r2
 8006456:	3348      	adds	r3, #72	; 0x48
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	6879      	ldr	r1, [r7, #4]
 800645c:	68fa      	ldr	r2, [r7, #12]
 800645e:	202c      	movs	r0, #44	; 0x2c
 8006460:	fb00 f202 	mul.w	r2, r0, r2
 8006464:	440a      	add	r2, r1
 8006466:	3240      	adds	r2, #64	; 0x40
 8006468:	8812      	ldrh	r2, [r2, #0]
 800646a:	fbb3 f3f2 	udiv	r3, r3, r2
 800646e:	f003 0301 	and.w	r3, r3, #1
 8006472:	2b00      	cmp	r3, #0
 8006474:	f000 81be 	beq.w	80067f4 <HCD_HC_IN_IRQHandler+0x83c>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8006478:	687a      	ldr	r2, [r7, #4]
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	212c      	movs	r1, #44	; 0x2c
 800647e:	fb01 f303 	mul.w	r3, r1, r3
 8006482:	4413      	add	r3, r2
 8006484:	3354      	adds	r3, #84	; 0x54
 8006486:	781b      	ldrb	r3, [r3, #0]
 8006488:	f083 0301 	eor.w	r3, r3, #1
 800648c:	b2d8      	uxtb	r0, r3
 800648e:	687a      	ldr	r2, [r7, #4]
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	212c      	movs	r1, #44	; 0x2c
 8006494:	fb01 f303 	mul.w	r3, r1, r3
 8006498:	4413      	add	r3, r2
 800649a:	3354      	adds	r3, #84	; 0x54
 800649c:	4602      	mov	r2, r0
 800649e:	701a      	strb	r2, [r3, #0]
}
 80064a0:	e1a8      	b.n	80067f4 <HCD_HC_IN_IRQHandler+0x83c>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 80064a2:	687a      	ldr	r2, [r7, #4]
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	212c      	movs	r1, #44	; 0x2c
 80064a8:	fb01 f303 	mul.w	r3, r1, r3
 80064ac:	4413      	add	r3, r2
 80064ae:	3354      	adds	r3, #84	; 0x54
 80064b0:	781b      	ldrb	r3, [r3, #0]
 80064b2:	f083 0301 	eor.w	r3, r3, #1
 80064b6:	b2d8      	uxtb	r0, r3
 80064b8:	687a      	ldr	r2, [r7, #4]
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	212c      	movs	r1, #44	; 0x2c
 80064be:	fb01 f303 	mul.w	r3, r1, r3
 80064c2:	4413      	add	r3, r2
 80064c4:	3354      	adds	r3, #84	; 0x54
 80064c6:	4602      	mov	r2, r0
 80064c8:	701a      	strb	r2, [r3, #0]
}
 80064ca:	e193      	b.n	80067f4 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	015a      	lsls	r2, r3, #5
 80064d0:	693b      	ldr	r3, [r7, #16]
 80064d2:	4413      	add	r3, r2
 80064d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80064d8:	689b      	ldr	r3, [r3, #8]
 80064da:	f003 0302 	and.w	r3, r3, #2
 80064de:	2b02      	cmp	r3, #2
 80064e0:	f040 8106 	bne.w	80066f0 <HCD_HC_IN_IRQHandler+0x738>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	015a      	lsls	r2, r3, #5
 80064e8:	693b      	ldr	r3, [r7, #16]
 80064ea:	4413      	add	r3, r2
 80064ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80064f0:	68db      	ldr	r3, [r3, #12]
 80064f2:	68fa      	ldr	r2, [r7, #12]
 80064f4:	0151      	lsls	r1, r2, #5
 80064f6:	693a      	ldr	r2, [r7, #16]
 80064f8:	440a      	add	r2, r1
 80064fa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80064fe:	f023 0302 	bic.w	r3, r3, #2
 8006502:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8006504:	687a      	ldr	r2, [r7, #4]
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	212c      	movs	r1, #44	; 0x2c
 800650a:	fb01 f303 	mul.w	r3, r1, r3
 800650e:	4413      	add	r3, r2
 8006510:	3361      	adds	r3, #97	; 0x61
 8006512:	781b      	ldrb	r3, [r3, #0]
 8006514:	2b01      	cmp	r3, #1
 8006516:	d109      	bne.n	800652c <HCD_HC_IN_IRQHandler+0x574>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8006518:	687a      	ldr	r2, [r7, #4]
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	212c      	movs	r1, #44	; 0x2c
 800651e:	fb01 f303 	mul.w	r3, r1, r3
 8006522:	4413      	add	r3, r2
 8006524:	3360      	adds	r3, #96	; 0x60
 8006526:	2201      	movs	r2, #1
 8006528:	701a      	strb	r2, [r3, #0]
 800652a:	e0c9      	b.n	80066c0 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 800652c:	687a      	ldr	r2, [r7, #4]
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	212c      	movs	r1, #44	; 0x2c
 8006532:	fb01 f303 	mul.w	r3, r1, r3
 8006536:	4413      	add	r3, r2
 8006538:	3361      	adds	r3, #97	; 0x61
 800653a:	781b      	ldrb	r3, [r3, #0]
 800653c:	2b05      	cmp	r3, #5
 800653e:	d109      	bne.n	8006554 <HCD_HC_IN_IRQHandler+0x59c>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 8006540:	687a      	ldr	r2, [r7, #4]
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	212c      	movs	r1, #44	; 0x2c
 8006546:	fb01 f303 	mul.w	r3, r1, r3
 800654a:	4413      	add	r3, r2
 800654c:	3360      	adds	r3, #96	; 0x60
 800654e:	2205      	movs	r2, #5
 8006550:	701a      	strb	r2, [r3, #0]
 8006552:	e0b5      	b.n	80066c0 <HCD_HC_IN_IRQHandler+0x708>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8006554:	687a      	ldr	r2, [r7, #4]
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	212c      	movs	r1, #44	; 0x2c
 800655a:	fb01 f303 	mul.w	r3, r1, r3
 800655e:	4413      	add	r3, r2
 8006560:	3361      	adds	r3, #97	; 0x61
 8006562:	781b      	ldrb	r3, [r3, #0]
 8006564:	2b06      	cmp	r3, #6
 8006566:	d009      	beq.n	800657c <HCD_HC_IN_IRQHandler+0x5c4>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8006568:	687a      	ldr	r2, [r7, #4]
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	212c      	movs	r1, #44	; 0x2c
 800656e:	fb01 f303 	mul.w	r3, r1, r3
 8006572:	4413      	add	r3, r2
 8006574:	3361      	adds	r3, #97	; 0x61
 8006576:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8006578:	2b08      	cmp	r3, #8
 800657a:	d150      	bne.n	800661e <HCD_HC_IN_IRQHandler+0x666>
      hhcd->hc[ch_num].ErrCnt++;
 800657c:	687a      	ldr	r2, [r7, #4]
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	212c      	movs	r1, #44	; 0x2c
 8006582:	fb01 f303 	mul.w	r3, r1, r3
 8006586:	4413      	add	r3, r2
 8006588:	335c      	adds	r3, #92	; 0x5c
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	1c5a      	adds	r2, r3, #1
 800658e:	6879      	ldr	r1, [r7, #4]
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	202c      	movs	r0, #44	; 0x2c
 8006594:	fb00 f303 	mul.w	r3, r0, r3
 8006598:	440b      	add	r3, r1
 800659a:	335c      	adds	r3, #92	; 0x5c
 800659c:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800659e:	687a      	ldr	r2, [r7, #4]
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	212c      	movs	r1, #44	; 0x2c
 80065a4:	fb01 f303 	mul.w	r3, r1, r3
 80065a8:	4413      	add	r3, r2
 80065aa:	335c      	adds	r3, #92	; 0x5c
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	2b02      	cmp	r3, #2
 80065b0:	d912      	bls.n	80065d8 <HCD_HC_IN_IRQHandler+0x620>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80065b2:	687a      	ldr	r2, [r7, #4]
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	212c      	movs	r1, #44	; 0x2c
 80065b8:	fb01 f303 	mul.w	r3, r1, r3
 80065bc:	4413      	add	r3, r2
 80065be:	335c      	adds	r3, #92	; 0x5c
 80065c0:	2200      	movs	r2, #0
 80065c2:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80065c4:	687a      	ldr	r2, [r7, #4]
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	212c      	movs	r1, #44	; 0x2c
 80065ca:	fb01 f303 	mul.w	r3, r1, r3
 80065ce:	4413      	add	r3, r2
 80065d0:	3360      	adds	r3, #96	; 0x60
 80065d2:	2204      	movs	r2, #4
 80065d4:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80065d6:	e073      	b.n	80066c0 <HCD_HC_IN_IRQHandler+0x708>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80065d8:	687a      	ldr	r2, [r7, #4]
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	212c      	movs	r1, #44	; 0x2c
 80065de:	fb01 f303 	mul.w	r3, r1, r3
 80065e2:	4413      	add	r3, r2
 80065e4:	3360      	adds	r3, #96	; 0x60
 80065e6:	2202      	movs	r2, #2
 80065e8:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	015a      	lsls	r2, r3, #5
 80065ee:	693b      	ldr	r3, [r7, #16]
 80065f0:	4413      	add	r3, r2
 80065f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80065fa:	68bb      	ldr	r3, [r7, #8]
 80065fc:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006600:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006602:	68bb      	ldr	r3, [r7, #8]
 8006604:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006608:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	015a      	lsls	r2, r3, #5
 800660e:	693b      	ldr	r3, [r7, #16]
 8006610:	4413      	add	r3, r2
 8006612:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006616:	461a      	mov	r2, r3
 8006618:	68bb      	ldr	r3, [r7, #8]
 800661a:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800661c:	e050      	b.n	80066c0 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 800661e:	687a      	ldr	r2, [r7, #4]
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	212c      	movs	r1, #44	; 0x2c
 8006624:	fb01 f303 	mul.w	r3, r1, r3
 8006628:	4413      	add	r3, r2
 800662a:	3361      	adds	r3, #97	; 0x61
 800662c:	781b      	ldrb	r3, [r3, #0]
 800662e:	2b03      	cmp	r3, #3
 8006630:	d122      	bne.n	8006678 <HCD_HC_IN_IRQHandler+0x6c0>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8006632:	687a      	ldr	r2, [r7, #4]
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	212c      	movs	r1, #44	; 0x2c
 8006638:	fb01 f303 	mul.w	r3, r1, r3
 800663c:	4413      	add	r3, r2
 800663e:	3360      	adds	r3, #96	; 0x60
 8006640:	2202      	movs	r2, #2
 8006642:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	015a      	lsls	r2, r3, #5
 8006648:	693b      	ldr	r3, [r7, #16]
 800664a:	4413      	add	r3, r2
 800664c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006654:	68bb      	ldr	r3, [r7, #8]
 8006656:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800665a:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 800665c:	68bb      	ldr	r3, [r7, #8]
 800665e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006662:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	015a      	lsls	r2, r3, #5
 8006668:	693b      	ldr	r3, [r7, #16]
 800666a:	4413      	add	r3, r2
 800666c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006670:	461a      	mov	r2, r3
 8006672:	68bb      	ldr	r3, [r7, #8]
 8006674:	6013      	str	r3, [r2, #0]
 8006676:	e023      	b.n	80066c0 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8006678:	687a      	ldr	r2, [r7, #4]
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	212c      	movs	r1, #44	; 0x2c
 800667e:	fb01 f303 	mul.w	r3, r1, r3
 8006682:	4413      	add	r3, r2
 8006684:	3361      	adds	r3, #97	; 0x61
 8006686:	781b      	ldrb	r3, [r3, #0]
 8006688:	2b07      	cmp	r3, #7
 800668a:	d119      	bne.n	80066c0 <HCD_HC_IN_IRQHandler+0x708>
      hhcd->hc[ch_num].ErrCnt++;
 800668c:	687a      	ldr	r2, [r7, #4]
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	212c      	movs	r1, #44	; 0x2c
 8006692:	fb01 f303 	mul.w	r3, r1, r3
 8006696:	4413      	add	r3, r2
 8006698:	335c      	adds	r3, #92	; 0x5c
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	1c5a      	adds	r2, r3, #1
 800669e:	6879      	ldr	r1, [r7, #4]
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	202c      	movs	r0, #44	; 0x2c
 80066a4:	fb00 f303 	mul.w	r3, r0, r3
 80066a8:	440b      	add	r3, r1
 80066aa:	335c      	adds	r3, #92	; 0x5c
 80066ac:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 80066ae:	687a      	ldr	r2, [r7, #4]
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	212c      	movs	r1, #44	; 0x2c
 80066b4:	fb01 f303 	mul.w	r3, r1, r3
 80066b8:	4413      	add	r3, r2
 80066ba:	3360      	adds	r3, #96	; 0x60
 80066bc:	2204      	movs	r2, #4
 80066be:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	015a      	lsls	r2, r3, #5
 80066c4:	693b      	ldr	r3, [r7, #16]
 80066c6:	4413      	add	r3, r2
 80066c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80066cc:	461a      	mov	r2, r3
 80066ce:	2302      	movs	r3, #2
 80066d0:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	b2d9      	uxtb	r1, r3
 80066d6:	687a      	ldr	r2, [r7, #4]
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	202c      	movs	r0, #44	; 0x2c
 80066dc:	fb00 f303 	mul.w	r3, r0, r3
 80066e0:	4413      	add	r3, r2
 80066e2:	3360      	adds	r3, #96	; 0x60
 80066e4:	781b      	ldrb	r3, [r3, #0]
 80066e6:	461a      	mov	r2, r3
 80066e8:	6878      	ldr	r0, [r7, #4]
 80066ea:	f00d fd85 	bl	80141f8 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80066ee:	e081      	b.n	80067f4 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	015a      	lsls	r2, r3, #5
 80066f4:	693b      	ldr	r3, [r7, #16]
 80066f6:	4413      	add	r3, r2
 80066f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80066fc:	689b      	ldr	r3, [r3, #8]
 80066fe:	f003 0310 	and.w	r3, r3, #16
 8006702:	2b10      	cmp	r3, #16
 8006704:	d176      	bne.n	80067f4 <HCD_HC_IN_IRQHandler+0x83c>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8006706:	687a      	ldr	r2, [r7, #4]
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	212c      	movs	r1, #44	; 0x2c
 800670c:	fb01 f303 	mul.w	r3, r1, r3
 8006710:	4413      	add	r3, r2
 8006712:	333f      	adds	r3, #63	; 0x3f
 8006714:	781b      	ldrb	r3, [r3, #0]
 8006716:	2b03      	cmp	r3, #3
 8006718:	d121      	bne.n	800675e <HCD_HC_IN_IRQHandler+0x7a6>
      hhcd->hc[ch_num].ErrCnt = 0U;
 800671a:	687a      	ldr	r2, [r7, #4]
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	212c      	movs	r1, #44	; 0x2c
 8006720:	fb01 f303 	mul.w	r3, r1, r3
 8006724:	4413      	add	r3, r2
 8006726:	335c      	adds	r3, #92	; 0x5c
 8006728:	2200      	movs	r2, #0
 800672a:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	015a      	lsls	r2, r3, #5
 8006730:	693b      	ldr	r3, [r7, #16]
 8006732:	4413      	add	r3, r2
 8006734:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006738:	68db      	ldr	r3, [r3, #12]
 800673a:	68fa      	ldr	r2, [r7, #12]
 800673c:	0151      	lsls	r1, r2, #5
 800673e:	693a      	ldr	r2, [r7, #16]
 8006740:	440a      	add	r2, r1
 8006742:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006746:	f043 0302 	orr.w	r3, r3, #2
 800674a:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	68fa      	ldr	r2, [r7, #12]
 8006752:	b2d2      	uxtb	r2, r2
 8006754:	4611      	mov	r1, r2
 8006756:	4618      	mov	r0, r3
 8006758:	f004 fe9f 	bl	800b49a <USB_HC_Halt>
 800675c:	e041      	b.n	80067e2 <HCD_HC_IN_IRQHandler+0x82a>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800675e:	687a      	ldr	r2, [r7, #4]
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	212c      	movs	r1, #44	; 0x2c
 8006764:	fb01 f303 	mul.w	r3, r1, r3
 8006768:	4413      	add	r3, r2
 800676a:	333f      	adds	r3, #63	; 0x3f
 800676c:	781b      	ldrb	r3, [r3, #0]
 800676e:	2b00      	cmp	r3, #0
 8006770:	d009      	beq.n	8006786 <HCD_HC_IN_IRQHandler+0x7ce>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8006772:	687a      	ldr	r2, [r7, #4]
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	212c      	movs	r1, #44	; 0x2c
 8006778:	fb01 f303 	mul.w	r3, r1, r3
 800677c:	4413      	add	r3, r2
 800677e:	333f      	adds	r3, #63	; 0x3f
 8006780:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8006782:	2b02      	cmp	r3, #2
 8006784:	d12d      	bne.n	80067e2 <HCD_HC_IN_IRQHandler+0x82a>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8006786:	687a      	ldr	r2, [r7, #4]
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	212c      	movs	r1, #44	; 0x2c
 800678c:	fb01 f303 	mul.w	r3, r1, r3
 8006790:	4413      	add	r3, r2
 8006792:	335c      	adds	r3, #92	; 0x5c
 8006794:	2200      	movs	r2, #0
 8006796:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	691b      	ldr	r3, [r3, #16]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d120      	bne.n	80067e2 <HCD_HC_IN_IRQHandler+0x82a>
        hhcd->hc[ch_num].state = HC_NAK;
 80067a0:	687a      	ldr	r2, [r7, #4]
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	212c      	movs	r1, #44	; 0x2c
 80067a6:	fb01 f303 	mul.w	r3, r1, r3
 80067aa:	4413      	add	r3, r2
 80067ac:	3361      	adds	r3, #97	; 0x61
 80067ae:	2203      	movs	r2, #3
 80067b0:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	015a      	lsls	r2, r3, #5
 80067b6:	693b      	ldr	r3, [r7, #16]
 80067b8:	4413      	add	r3, r2
 80067ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80067be:	68db      	ldr	r3, [r3, #12]
 80067c0:	68fa      	ldr	r2, [r7, #12]
 80067c2:	0151      	lsls	r1, r2, #5
 80067c4:	693a      	ldr	r2, [r7, #16]
 80067c6:	440a      	add	r2, r1
 80067c8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80067cc:	f043 0302 	orr.w	r3, r3, #2
 80067d0:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	68fa      	ldr	r2, [r7, #12]
 80067d8:	b2d2      	uxtb	r2, r2
 80067da:	4611      	mov	r1, r2
 80067dc:	4618      	mov	r0, r3
 80067de:	f004 fe5c 	bl	800b49a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	015a      	lsls	r2, r3, #5
 80067e6:	693b      	ldr	r3, [r7, #16]
 80067e8:	4413      	add	r3, r2
 80067ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80067ee:	461a      	mov	r2, r3
 80067f0:	2310      	movs	r3, #16
 80067f2:	6093      	str	r3, [r2, #8]
}
 80067f4:	bf00      	nop
 80067f6:	3718      	adds	r7, #24
 80067f8:	46bd      	mov	sp, r7
 80067fa:	bd80      	pop	{r7, pc}

080067fc <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80067fc:	b580      	push	{r7, lr}
 80067fe:	b088      	sub	sp, #32
 8006800:	af00      	add	r7, sp, #0
 8006802:	6078      	str	r0, [r7, #4]
 8006804:	460b      	mov	r3, r1
 8006806:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800680e:	69fb      	ldr	r3, [r7, #28]
 8006810:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8006812:	78fb      	ldrb	r3, [r7, #3]
 8006814:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8006816:	697b      	ldr	r3, [r7, #20]
 8006818:	015a      	lsls	r2, r3, #5
 800681a:	69bb      	ldr	r3, [r7, #24]
 800681c:	4413      	add	r3, r2
 800681e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006822:	689b      	ldr	r3, [r3, #8]
 8006824:	f003 0304 	and.w	r3, r3, #4
 8006828:	2b04      	cmp	r3, #4
 800682a:	d119      	bne.n	8006860 <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 800682c:	697b      	ldr	r3, [r7, #20]
 800682e:	015a      	lsls	r2, r3, #5
 8006830:	69bb      	ldr	r3, [r7, #24]
 8006832:	4413      	add	r3, r2
 8006834:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006838:	461a      	mov	r2, r3
 800683a:	2304      	movs	r3, #4
 800683c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800683e:	697b      	ldr	r3, [r7, #20]
 8006840:	015a      	lsls	r2, r3, #5
 8006842:	69bb      	ldr	r3, [r7, #24]
 8006844:	4413      	add	r3, r2
 8006846:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800684a:	68db      	ldr	r3, [r3, #12]
 800684c:	697a      	ldr	r2, [r7, #20]
 800684e:	0151      	lsls	r1, r2, #5
 8006850:	69ba      	ldr	r2, [r7, #24]
 8006852:	440a      	add	r2, r1
 8006854:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006858:	f043 0302 	orr.w	r3, r3, #2
 800685c:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 800685e:	e3c6      	b.n	8006fee <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8006860:	697b      	ldr	r3, [r7, #20]
 8006862:	015a      	lsls	r2, r3, #5
 8006864:	69bb      	ldr	r3, [r7, #24]
 8006866:	4413      	add	r3, r2
 8006868:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800686c:	689b      	ldr	r3, [r3, #8]
 800686e:	f003 0320 	and.w	r3, r3, #32
 8006872:	2b20      	cmp	r3, #32
 8006874:	d13e      	bne.n	80068f4 <HCD_HC_OUT_IRQHandler+0xf8>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8006876:	697b      	ldr	r3, [r7, #20]
 8006878:	015a      	lsls	r2, r3, #5
 800687a:	69bb      	ldr	r3, [r7, #24]
 800687c:	4413      	add	r3, r2
 800687e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006882:	461a      	mov	r2, r3
 8006884:	2320      	movs	r3, #32
 8006886:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8006888:	687a      	ldr	r2, [r7, #4]
 800688a:	697b      	ldr	r3, [r7, #20]
 800688c:	212c      	movs	r1, #44	; 0x2c
 800688e:	fb01 f303 	mul.w	r3, r1, r3
 8006892:	4413      	add	r3, r2
 8006894:	333d      	adds	r3, #61	; 0x3d
 8006896:	781b      	ldrb	r3, [r3, #0]
 8006898:	2b01      	cmp	r3, #1
 800689a:	f040 83a8 	bne.w	8006fee <HCD_HC_OUT_IRQHandler+0x7f2>
      hhcd->hc[ch_num].do_ping = 0U;
 800689e:	687a      	ldr	r2, [r7, #4]
 80068a0:	697b      	ldr	r3, [r7, #20]
 80068a2:	212c      	movs	r1, #44	; 0x2c
 80068a4:	fb01 f303 	mul.w	r3, r1, r3
 80068a8:	4413      	add	r3, r2
 80068aa:	333d      	adds	r3, #61	; 0x3d
 80068ac:	2200      	movs	r2, #0
 80068ae:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80068b0:	687a      	ldr	r2, [r7, #4]
 80068b2:	697b      	ldr	r3, [r7, #20]
 80068b4:	212c      	movs	r1, #44	; 0x2c
 80068b6:	fb01 f303 	mul.w	r3, r1, r3
 80068ba:	4413      	add	r3, r2
 80068bc:	3360      	adds	r3, #96	; 0x60
 80068be:	2202      	movs	r2, #2
 80068c0:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80068c2:	697b      	ldr	r3, [r7, #20]
 80068c4:	015a      	lsls	r2, r3, #5
 80068c6:	69bb      	ldr	r3, [r7, #24]
 80068c8:	4413      	add	r3, r2
 80068ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80068ce:	68db      	ldr	r3, [r3, #12]
 80068d0:	697a      	ldr	r2, [r7, #20]
 80068d2:	0151      	lsls	r1, r2, #5
 80068d4:	69ba      	ldr	r2, [r7, #24]
 80068d6:	440a      	add	r2, r1
 80068d8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80068dc:	f043 0302 	orr.w	r3, r3, #2
 80068e0:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	697a      	ldr	r2, [r7, #20]
 80068e8:	b2d2      	uxtb	r2, r2
 80068ea:	4611      	mov	r1, r2
 80068ec:	4618      	mov	r0, r3
 80068ee:	f004 fdd4 	bl	800b49a <USB_HC_Halt>
}
 80068f2:	e37c      	b.n	8006fee <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80068f4:	697b      	ldr	r3, [r7, #20]
 80068f6:	015a      	lsls	r2, r3, #5
 80068f8:	69bb      	ldr	r3, [r7, #24]
 80068fa:	4413      	add	r3, r2
 80068fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006900:	689b      	ldr	r3, [r3, #8]
 8006902:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006906:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800690a:	d122      	bne.n	8006952 <HCD_HC_OUT_IRQHandler+0x156>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800690c:	697b      	ldr	r3, [r7, #20]
 800690e:	015a      	lsls	r2, r3, #5
 8006910:	69bb      	ldr	r3, [r7, #24]
 8006912:	4413      	add	r3, r2
 8006914:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006918:	68db      	ldr	r3, [r3, #12]
 800691a:	697a      	ldr	r2, [r7, #20]
 800691c:	0151      	lsls	r1, r2, #5
 800691e:	69ba      	ldr	r2, [r7, #24]
 8006920:	440a      	add	r2, r1
 8006922:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006926:	f043 0302 	orr.w	r3, r3, #2
 800692a:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	697a      	ldr	r2, [r7, #20]
 8006932:	b2d2      	uxtb	r2, r2
 8006934:	4611      	mov	r1, r2
 8006936:	4618      	mov	r0, r3
 8006938:	f004 fdaf 	bl	800b49a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800693c:	697b      	ldr	r3, [r7, #20]
 800693e:	015a      	lsls	r2, r3, #5
 8006940:	69bb      	ldr	r3, [r7, #24]
 8006942:	4413      	add	r3, r2
 8006944:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006948:	461a      	mov	r2, r3
 800694a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800694e:	6093      	str	r3, [r2, #8]
}
 8006950:	e34d      	b.n	8006fee <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8006952:	697b      	ldr	r3, [r7, #20]
 8006954:	015a      	lsls	r2, r3, #5
 8006956:	69bb      	ldr	r3, [r7, #24]
 8006958:	4413      	add	r3, r2
 800695a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800695e:	689b      	ldr	r3, [r3, #8]
 8006960:	f003 0301 	and.w	r3, r3, #1
 8006964:	2b01      	cmp	r3, #1
 8006966:	d150      	bne.n	8006a0a <HCD_HC_OUT_IRQHandler+0x20e>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8006968:	687a      	ldr	r2, [r7, #4]
 800696a:	697b      	ldr	r3, [r7, #20]
 800696c:	212c      	movs	r1, #44	; 0x2c
 800696e:	fb01 f303 	mul.w	r3, r1, r3
 8006972:	4413      	add	r3, r2
 8006974:	335c      	adds	r3, #92	; 0x5c
 8006976:	2200      	movs	r2, #0
 8006978:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 800697a:	697b      	ldr	r3, [r7, #20]
 800697c:	015a      	lsls	r2, r3, #5
 800697e:	69bb      	ldr	r3, [r7, #24]
 8006980:	4413      	add	r3, r2
 8006982:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006986:	689b      	ldr	r3, [r3, #8]
 8006988:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800698c:	2b40      	cmp	r3, #64	; 0x40
 800698e:	d111      	bne.n	80069b4 <HCD_HC_OUT_IRQHandler+0x1b8>
      hhcd->hc[ch_num].do_ping = 1U;
 8006990:	687a      	ldr	r2, [r7, #4]
 8006992:	697b      	ldr	r3, [r7, #20]
 8006994:	212c      	movs	r1, #44	; 0x2c
 8006996:	fb01 f303 	mul.w	r3, r1, r3
 800699a:	4413      	add	r3, r2
 800699c:	333d      	adds	r3, #61	; 0x3d
 800699e:	2201      	movs	r2, #1
 80069a0:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80069a2:	697b      	ldr	r3, [r7, #20]
 80069a4:	015a      	lsls	r2, r3, #5
 80069a6:	69bb      	ldr	r3, [r7, #24]
 80069a8:	4413      	add	r3, r2
 80069aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80069ae:	461a      	mov	r2, r3
 80069b0:	2340      	movs	r3, #64	; 0x40
 80069b2:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80069b4:	697b      	ldr	r3, [r7, #20]
 80069b6:	015a      	lsls	r2, r3, #5
 80069b8:	69bb      	ldr	r3, [r7, #24]
 80069ba:	4413      	add	r3, r2
 80069bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80069c0:	68db      	ldr	r3, [r3, #12]
 80069c2:	697a      	ldr	r2, [r7, #20]
 80069c4:	0151      	lsls	r1, r2, #5
 80069c6:	69ba      	ldr	r2, [r7, #24]
 80069c8:	440a      	add	r2, r1
 80069ca:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80069ce:	f043 0302 	orr.w	r3, r3, #2
 80069d2:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	697a      	ldr	r2, [r7, #20]
 80069da:	b2d2      	uxtb	r2, r2
 80069dc:	4611      	mov	r1, r2
 80069de:	4618      	mov	r0, r3
 80069e0:	f004 fd5b 	bl	800b49a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80069e4:	697b      	ldr	r3, [r7, #20]
 80069e6:	015a      	lsls	r2, r3, #5
 80069e8:	69bb      	ldr	r3, [r7, #24]
 80069ea:	4413      	add	r3, r2
 80069ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80069f0:	461a      	mov	r2, r3
 80069f2:	2301      	movs	r3, #1
 80069f4:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 80069f6:	687a      	ldr	r2, [r7, #4]
 80069f8:	697b      	ldr	r3, [r7, #20]
 80069fa:	212c      	movs	r1, #44	; 0x2c
 80069fc:	fb01 f303 	mul.w	r3, r1, r3
 8006a00:	4413      	add	r3, r2
 8006a02:	3361      	adds	r3, #97	; 0x61
 8006a04:	2201      	movs	r2, #1
 8006a06:	701a      	strb	r2, [r3, #0]
}
 8006a08:	e2f1      	b.n	8006fee <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8006a0a:	697b      	ldr	r3, [r7, #20]
 8006a0c:	015a      	lsls	r2, r3, #5
 8006a0e:	69bb      	ldr	r3, [r7, #24]
 8006a10:	4413      	add	r3, r2
 8006a12:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006a16:	689b      	ldr	r3, [r3, #8]
 8006a18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a1c:	2b40      	cmp	r3, #64	; 0x40
 8006a1e:	d13c      	bne.n	8006a9a <HCD_HC_OUT_IRQHandler+0x29e>
    hhcd->hc[ch_num].state = HC_NYET;
 8006a20:	687a      	ldr	r2, [r7, #4]
 8006a22:	697b      	ldr	r3, [r7, #20]
 8006a24:	212c      	movs	r1, #44	; 0x2c
 8006a26:	fb01 f303 	mul.w	r3, r1, r3
 8006a2a:	4413      	add	r3, r2
 8006a2c:	3361      	adds	r3, #97	; 0x61
 8006a2e:	2204      	movs	r2, #4
 8006a30:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8006a32:	687a      	ldr	r2, [r7, #4]
 8006a34:	697b      	ldr	r3, [r7, #20]
 8006a36:	212c      	movs	r1, #44	; 0x2c
 8006a38:	fb01 f303 	mul.w	r3, r1, r3
 8006a3c:	4413      	add	r3, r2
 8006a3e:	333d      	adds	r3, #61	; 0x3d
 8006a40:	2201      	movs	r2, #1
 8006a42:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8006a44:	687a      	ldr	r2, [r7, #4]
 8006a46:	697b      	ldr	r3, [r7, #20]
 8006a48:	212c      	movs	r1, #44	; 0x2c
 8006a4a:	fb01 f303 	mul.w	r3, r1, r3
 8006a4e:	4413      	add	r3, r2
 8006a50:	335c      	adds	r3, #92	; 0x5c
 8006a52:	2200      	movs	r2, #0
 8006a54:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006a56:	697b      	ldr	r3, [r7, #20]
 8006a58:	015a      	lsls	r2, r3, #5
 8006a5a:	69bb      	ldr	r3, [r7, #24]
 8006a5c:	4413      	add	r3, r2
 8006a5e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006a62:	68db      	ldr	r3, [r3, #12]
 8006a64:	697a      	ldr	r2, [r7, #20]
 8006a66:	0151      	lsls	r1, r2, #5
 8006a68:	69ba      	ldr	r2, [r7, #24]
 8006a6a:	440a      	add	r2, r1
 8006a6c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006a70:	f043 0302 	orr.w	r3, r3, #2
 8006a74:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	697a      	ldr	r2, [r7, #20]
 8006a7c:	b2d2      	uxtb	r2, r2
 8006a7e:	4611      	mov	r1, r2
 8006a80:	4618      	mov	r0, r3
 8006a82:	f004 fd0a 	bl	800b49a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8006a86:	697b      	ldr	r3, [r7, #20]
 8006a88:	015a      	lsls	r2, r3, #5
 8006a8a:	69bb      	ldr	r3, [r7, #24]
 8006a8c:	4413      	add	r3, r2
 8006a8e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006a92:	461a      	mov	r2, r3
 8006a94:	2340      	movs	r3, #64	; 0x40
 8006a96:	6093      	str	r3, [r2, #8]
}
 8006a98:	e2a9      	b.n	8006fee <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8006a9a:	697b      	ldr	r3, [r7, #20]
 8006a9c:	015a      	lsls	r2, r3, #5
 8006a9e:	69bb      	ldr	r3, [r7, #24]
 8006aa0:	4413      	add	r3, r2
 8006aa2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006aa6:	689b      	ldr	r3, [r3, #8]
 8006aa8:	f003 0308 	and.w	r3, r3, #8
 8006aac:	2b08      	cmp	r3, #8
 8006aae:	d12a      	bne.n	8006b06 <HCD_HC_OUT_IRQHandler+0x30a>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8006ab0:	697b      	ldr	r3, [r7, #20]
 8006ab2:	015a      	lsls	r2, r3, #5
 8006ab4:	69bb      	ldr	r3, [r7, #24]
 8006ab6:	4413      	add	r3, r2
 8006ab8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006abc:	461a      	mov	r2, r3
 8006abe:	2308      	movs	r3, #8
 8006ac0:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006ac2:	697b      	ldr	r3, [r7, #20]
 8006ac4:	015a      	lsls	r2, r3, #5
 8006ac6:	69bb      	ldr	r3, [r7, #24]
 8006ac8:	4413      	add	r3, r2
 8006aca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006ace:	68db      	ldr	r3, [r3, #12]
 8006ad0:	697a      	ldr	r2, [r7, #20]
 8006ad2:	0151      	lsls	r1, r2, #5
 8006ad4:	69ba      	ldr	r2, [r7, #24]
 8006ad6:	440a      	add	r2, r1
 8006ad8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006adc:	f043 0302 	orr.w	r3, r3, #2
 8006ae0:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	697a      	ldr	r2, [r7, #20]
 8006ae8:	b2d2      	uxtb	r2, r2
 8006aea:	4611      	mov	r1, r2
 8006aec:	4618      	mov	r0, r3
 8006aee:	f004 fcd4 	bl	800b49a <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8006af2:	687a      	ldr	r2, [r7, #4]
 8006af4:	697b      	ldr	r3, [r7, #20]
 8006af6:	212c      	movs	r1, #44	; 0x2c
 8006af8:	fb01 f303 	mul.w	r3, r1, r3
 8006afc:	4413      	add	r3, r2
 8006afe:	3361      	adds	r3, #97	; 0x61
 8006b00:	2205      	movs	r2, #5
 8006b02:	701a      	strb	r2, [r3, #0]
}
 8006b04:	e273      	b.n	8006fee <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8006b06:	697b      	ldr	r3, [r7, #20]
 8006b08:	015a      	lsls	r2, r3, #5
 8006b0a:	69bb      	ldr	r3, [r7, #24]
 8006b0c:	4413      	add	r3, r2
 8006b0e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006b12:	689b      	ldr	r3, [r3, #8]
 8006b14:	f003 0310 	and.w	r3, r3, #16
 8006b18:	2b10      	cmp	r3, #16
 8006b1a:	d150      	bne.n	8006bbe <HCD_HC_OUT_IRQHandler+0x3c2>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8006b1c:	687a      	ldr	r2, [r7, #4]
 8006b1e:	697b      	ldr	r3, [r7, #20]
 8006b20:	212c      	movs	r1, #44	; 0x2c
 8006b22:	fb01 f303 	mul.w	r3, r1, r3
 8006b26:	4413      	add	r3, r2
 8006b28:	335c      	adds	r3, #92	; 0x5c
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8006b2e:	687a      	ldr	r2, [r7, #4]
 8006b30:	697b      	ldr	r3, [r7, #20]
 8006b32:	212c      	movs	r1, #44	; 0x2c
 8006b34:	fb01 f303 	mul.w	r3, r1, r3
 8006b38:	4413      	add	r3, r2
 8006b3a:	3361      	adds	r3, #97	; 0x61
 8006b3c:	2203      	movs	r2, #3
 8006b3e:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8006b40:	687a      	ldr	r2, [r7, #4]
 8006b42:	697b      	ldr	r3, [r7, #20]
 8006b44:	212c      	movs	r1, #44	; 0x2c
 8006b46:	fb01 f303 	mul.w	r3, r1, r3
 8006b4a:	4413      	add	r3, r2
 8006b4c:	333d      	adds	r3, #61	; 0x3d
 8006b4e:	781b      	ldrb	r3, [r3, #0]
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d112      	bne.n	8006b7a <HCD_HC_OUT_IRQHandler+0x37e>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 8006b54:	687a      	ldr	r2, [r7, #4]
 8006b56:	697b      	ldr	r3, [r7, #20]
 8006b58:	212c      	movs	r1, #44	; 0x2c
 8006b5a:	fb01 f303 	mul.w	r3, r1, r3
 8006b5e:	4413      	add	r3, r2
 8006b60:	333c      	adds	r3, #60	; 0x3c
 8006b62:	781b      	ldrb	r3, [r3, #0]
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d108      	bne.n	8006b7a <HCD_HC_OUT_IRQHandler+0x37e>
        hhcd->hc[ch_num].do_ping = 1U;
 8006b68:	687a      	ldr	r2, [r7, #4]
 8006b6a:	697b      	ldr	r3, [r7, #20]
 8006b6c:	212c      	movs	r1, #44	; 0x2c
 8006b6e:	fb01 f303 	mul.w	r3, r1, r3
 8006b72:	4413      	add	r3, r2
 8006b74:	333d      	adds	r3, #61	; 0x3d
 8006b76:	2201      	movs	r2, #1
 8006b78:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006b7a:	697b      	ldr	r3, [r7, #20]
 8006b7c:	015a      	lsls	r2, r3, #5
 8006b7e:	69bb      	ldr	r3, [r7, #24]
 8006b80:	4413      	add	r3, r2
 8006b82:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006b86:	68db      	ldr	r3, [r3, #12]
 8006b88:	697a      	ldr	r2, [r7, #20]
 8006b8a:	0151      	lsls	r1, r2, #5
 8006b8c:	69ba      	ldr	r2, [r7, #24]
 8006b8e:	440a      	add	r2, r1
 8006b90:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006b94:	f043 0302 	orr.w	r3, r3, #2
 8006b98:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	697a      	ldr	r2, [r7, #20]
 8006ba0:	b2d2      	uxtb	r2, r2
 8006ba2:	4611      	mov	r1, r2
 8006ba4:	4618      	mov	r0, r3
 8006ba6:	f004 fc78 	bl	800b49a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8006baa:	697b      	ldr	r3, [r7, #20]
 8006bac:	015a      	lsls	r2, r3, #5
 8006bae:	69bb      	ldr	r3, [r7, #24]
 8006bb0:	4413      	add	r3, r2
 8006bb2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006bb6:	461a      	mov	r2, r3
 8006bb8:	2310      	movs	r3, #16
 8006bba:	6093      	str	r3, [r2, #8]
}
 8006bbc:	e217      	b.n	8006fee <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8006bbe:	697b      	ldr	r3, [r7, #20]
 8006bc0:	015a      	lsls	r2, r3, #5
 8006bc2:	69bb      	ldr	r3, [r7, #24]
 8006bc4:	4413      	add	r3, r2
 8006bc6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006bca:	689b      	ldr	r3, [r3, #8]
 8006bcc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bd0:	2b80      	cmp	r3, #128	; 0x80
 8006bd2:	d174      	bne.n	8006cbe <HCD_HC_OUT_IRQHandler+0x4c2>
    if (hhcd->Init.dma_enable == 0U)
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	691b      	ldr	r3, [r3, #16]
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d121      	bne.n	8006c20 <HCD_HC_OUT_IRQHandler+0x424>
      hhcd->hc[ch_num].state = HC_XACTERR;
 8006bdc:	687a      	ldr	r2, [r7, #4]
 8006bde:	697b      	ldr	r3, [r7, #20]
 8006be0:	212c      	movs	r1, #44	; 0x2c
 8006be2:	fb01 f303 	mul.w	r3, r1, r3
 8006be6:	4413      	add	r3, r2
 8006be8:	3361      	adds	r3, #97	; 0x61
 8006bea:	2206      	movs	r2, #6
 8006bec:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006bee:	697b      	ldr	r3, [r7, #20]
 8006bf0:	015a      	lsls	r2, r3, #5
 8006bf2:	69bb      	ldr	r3, [r7, #24]
 8006bf4:	4413      	add	r3, r2
 8006bf6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006bfa:	68db      	ldr	r3, [r3, #12]
 8006bfc:	697a      	ldr	r2, [r7, #20]
 8006bfe:	0151      	lsls	r1, r2, #5
 8006c00:	69ba      	ldr	r2, [r7, #24]
 8006c02:	440a      	add	r2, r1
 8006c04:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006c08:	f043 0302 	orr.w	r3, r3, #2
 8006c0c:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	697a      	ldr	r2, [r7, #20]
 8006c14:	b2d2      	uxtb	r2, r2
 8006c16:	4611      	mov	r1, r2
 8006c18:	4618      	mov	r0, r3
 8006c1a:	f004 fc3e 	bl	800b49a <USB_HC_Halt>
 8006c1e:	e044      	b.n	8006caa <HCD_HC_OUT_IRQHandler+0x4ae>
      hhcd->hc[ch_num].ErrCnt++;
 8006c20:	687a      	ldr	r2, [r7, #4]
 8006c22:	697b      	ldr	r3, [r7, #20]
 8006c24:	212c      	movs	r1, #44	; 0x2c
 8006c26:	fb01 f303 	mul.w	r3, r1, r3
 8006c2a:	4413      	add	r3, r2
 8006c2c:	335c      	adds	r3, #92	; 0x5c
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	1c5a      	adds	r2, r3, #1
 8006c32:	6879      	ldr	r1, [r7, #4]
 8006c34:	697b      	ldr	r3, [r7, #20]
 8006c36:	202c      	movs	r0, #44	; 0x2c
 8006c38:	fb00 f303 	mul.w	r3, r0, r3
 8006c3c:	440b      	add	r3, r1
 8006c3e:	335c      	adds	r3, #92	; 0x5c
 8006c40:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8006c42:	687a      	ldr	r2, [r7, #4]
 8006c44:	697b      	ldr	r3, [r7, #20]
 8006c46:	212c      	movs	r1, #44	; 0x2c
 8006c48:	fb01 f303 	mul.w	r3, r1, r3
 8006c4c:	4413      	add	r3, r2
 8006c4e:	335c      	adds	r3, #92	; 0x5c
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	2b02      	cmp	r3, #2
 8006c54:	d920      	bls.n	8006c98 <HCD_HC_OUT_IRQHandler+0x49c>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8006c56:	687a      	ldr	r2, [r7, #4]
 8006c58:	697b      	ldr	r3, [r7, #20]
 8006c5a:	212c      	movs	r1, #44	; 0x2c
 8006c5c:	fb01 f303 	mul.w	r3, r1, r3
 8006c60:	4413      	add	r3, r2
 8006c62:	335c      	adds	r3, #92	; 0x5c
 8006c64:	2200      	movs	r2, #0
 8006c66:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8006c68:	687a      	ldr	r2, [r7, #4]
 8006c6a:	697b      	ldr	r3, [r7, #20]
 8006c6c:	212c      	movs	r1, #44	; 0x2c
 8006c6e:	fb01 f303 	mul.w	r3, r1, r3
 8006c72:	4413      	add	r3, r2
 8006c74:	3360      	adds	r3, #96	; 0x60
 8006c76:	2204      	movs	r2, #4
 8006c78:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8006c7a:	697b      	ldr	r3, [r7, #20]
 8006c7c:	b2d9      	uxtb	r1, r3
 8006c7e:	687a      	ldr	r2, [r7, #4]
 8006c80:	697b      	ldr	r3, [r7, #20]
 8006c82:	202c      	movs	r0, #44	; 0x2c
 8006c84:	fb00 f303 	mul.w	r3, r0, r3
 8006c88:	4413      	add	r3, r2
 8006c8a:	3360      	adds	r3, #96	; 0x60
 8006c8c:	781b      	ldrb	r3, [r3, #0]
 8006c8e:	461a      	mov	r2, r3
 8006c90:	6878      	ldr	r0, [r7, #4]
 8006c92:	f00d fab1 	bl	80141f8 <HAL_HCD_HC_NotifyURBChange_Callback>
 8006c96:	e008      	b.n	8006caa <HCD_HC_OUT_IRQHandler+0x4ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8006c98:	687a      	ldr	r2, [r7, #4]
 8006c9a:	697b      	ldr	r3, [r7, #20]
 8006c9c:	212c      	movs	r1, #44	; 0x2c
 8006c9e:	fb01 f303 	mul.w	r3, r1, r3
 8006ca2:	4413      	add	r3, r2
 8006ca4:	3360      	adds	r3, #96	; 0x60
 8006ca6:	2202      	movs	r2, #2
 8006ca8:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8006caa:	697b      	ldr	r3, [r7, #20]
 8006cac:	015a      	lsls	r2, r3, #5
 8006cae:	69bb      	ldr	r3, [r7, #24]
 8006cb0:	4413      	add	r3, r2
 8006cb2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006cb6:	461a      	mov	r2, r3
 8006cb8:	2380      	movs	r3, #128	; 0x80
 8006cba:	6093      	str	r3, [r2, #8]
}
 8006cbc:	e197      	b.n	8006fee <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8006cbe:	697b      	ldr	r3, [r7, #20]
 8006cc0:	015a      	lsls	r2, r3, #5
 8006cc2:	69bb      	ldr	r3, [r7, #24]
 8006cc4:	4413      	add	r3, r2
 8006cc6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006cca:	689b      	ldr	r3, [r3, #8]
 8006ccc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006cd0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006cd4:	d134      	bne.n	8006d40 <HCD_HC_OUT_IRQHandler+0x544>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006cd6:	697b      	ldr	r3, [r7, #20]
 8006cd8:	015a      	lsls	r2, r3, #5
 8006cda:	69bb      	ldr	r3, [r7, #24]
 8006cdc:	4413      	add	r3, r2
 8006cde:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006ce2:	68db      	ldr	r3, [r3, #12]
 8006ce4:	697a      	ldr	r2, [r7, #20]
 8006ce6:	0151      	lsls	r1, r2, #5
 8006ce8:	69ba      	ldr	r2, [r7, #24]
 8006cea:	440a      	add	r2, r1
 8006cec:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006cf0:	f043 0302 	orr.w	r3, r3, #2
 8006cf4:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	697a      	ldr	r2, [r7, #20]
 8006cfc:	b2d2      	uxtb	r2, r2
 8006cfe:	4611      	mov	r1, r2
 8006d00:	4618      	mov	r0, r3
 8006d02:	f004 fbca 	bl	800b49a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8006d06:	697b      	ldr	r3, [r7, #20]
 8006d08:	015a      	lsls	r2, r3, #5
 8006d0a:	69bb      	ldr	r3, [r7, #24]
 8006d0c:	4413      	add	r3, r2
 8006d0e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006d12:	461a      	mov	r2, r3
 8006d14:	2310      	movs	r3, #16
 8006d16:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8006d18:	697b      	ldr	r3, [r7, #20]
 8006d1a:	015a      	lsls	r2, r3, #5
 8006d1c:	69bb      	ldr	r3, [r7, #24]
 8006d1e:	4413      	add	r3, r2
 8006d20:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006d24:	461a      	mov	r2, r3
 8006d26:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006d2a:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8006d2c:	687a      	ldr	r2, [r7, #4]
 8006d2e:	697b      	ldr	r3, [r7, #20]
 8006d30:	212c      	movs	r1, #44	; 0x2c
 8006d32:	fb01 f303 	mul.w	r3, r1, r3
 8006d36:	4413      	add	r3, r2
 8006d38:	3361      	adds	r3, #97	; 0x61
 8006d3a:	2208      	movs	r2, #8
 8006d3c:	701a      	strb	r2, [r3, #0]
}
 8006d3e:	e156      	b.n	8006fee <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8006d40:	697b      	ldr	r3, [r7, #20]
 8006d42:	015a      	lsls	r2, r3, #5
 8006d44:	69bb      	ldr	r3, [r7, #24]
 8006d46:	4413      	add	r3, r2
 8006d48:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006d4c:	689b      	ldr	r3, [r3, #8]
 8006d4e:	f003 0302 	and.w	r3, r3, #2
 8006d52:	2b02      	cmp	r3, #2
 8006d54:	f040 814b 	bne.w	8006fee <HCD_HC_OUT_IRQHandler+0x7f2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8006d58:	697b      	ldr	r3, [r7, #20]
 8006d5a:	015a      	lsls	r2, r3, #5
 8006d5c:	69bb      	ldr	r3, [r7, #24]
 8006d5e:	4413      	add	r3, r2
 8006d60:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006d64:	68db      	ldr	r3, [r3, #12]
 8006d66:	697a      	ldr	r2, [r7, #20]
 8006d68:	0151      	lsls	r1, r2, #5
 8006d6a:	69ba      	ldr	r2, [r7, #24]
 8006d6c:	440a      	add	r2, r1
 8006d6e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006d72:	f023 0302 	bic.w	r3, r3, #2
 8006d76:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8006d78:	687a      	ldr	r2, [r7, #4]
 8006d7a:	697b      	ldr	r3, [r7, #20]
 8006d7c:	212c      	movs	r1, #44	; 0x2c
 8006d7e:	fb01 f303 	mul.w	r3, r1, r3
 8006d82:	4413      	add	r3, r2
 8006d84:	3361      	adds	r3, #97	; 0x61
 8006d86:	781b      	ldrb	r3, [r3, #0]
 8006d88:	2b01      	cmp	r3, #1
 8006d8a:	d179      	bne.n	8006e80 <HCD_HC_OUT_IRQHandler+0x684>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8006d8c:	687a      	ldr	r2, [r7, #4]
 8006d8e:	697b      	ldr	r3, [r7, #20]
 8006d90:	212c      	movs	r1, #44	; 0x2c
 8006d92:	fb01 f303 	mul.w	r3, r1, r3
 8006d96:	4413      	add	r3, r2
 8006d98:	3360      	adds	r3, #96	; 0x60
 8006d9a:	2201      	movs	r2, #1
 8006d9c:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8006d9e:	687a      	ldr	r2, [r7, #4]
 8006da0:	697b      	ldr	r3, [r7, #20]
 8006da2:	212c      	movs	r1, #44	; 0x2c
 8006da4:	fb01 f303 	mul.w	r3, r1, r3
 8006da8:	4413      	add	r3, r2
 8006daa:	333f      	adds	r3, #63	; 0x3f
 8006dac:	781b      	ldrb	r3, [r3, #0]
 8006dae:	2b02      	cmp	r3, #2
 8006db0:	d00a      	beq.n	8006dc8 <HCD_HC_OUT_IRQHandler+0x5cc>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8006db2:	687a      	ldr	r2, [r7, #4]
 8006db4:	697b      	ldr	r3, [r7, #20]
 8006db6:	212c      	movs	r1, #44	; 0x2c
 8006db8:	fb01 f303 	mul.w	r3, r1, r3
 8006dbc:	4413      	add	r3, r2
 8006dbe:	333f      	adds	r3, #63	; 0x3f
 8006dc0:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8006dc2:	2b03      	cmp	r3, #3
 8006dc4:	f040 80fc 	bne.w	8006fc0 <HCD_HC_OUT_IRQHandler+0x7c4>
        if (hhcd->Init.dma_enable == 1U)
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	691b      	ldr	r3, [r3, #16]
 8006dcc:	2b01      	cmp	r3, #1
 8006dce:	d142      	bne.n	8006e56 <HCD_HC_OUT_IRQHandler+0x65a>
          if (hhcd->hc[ch_num].xfer_len > 0U)
 8006dd0:	687a      	ldr	r2, [r7, #4]
 8006dd2:	697b      	ldr	r3, [r7, #20]
 8006dd4:	212c      	movs	r1, #44	; 0x2c
 8006dd6:	fb01 f303 	mul.w	r3, r1, r3
 8006dda:	4413      	add	r3, r2
 8006ddc:	334c      	adds	r3, #76	; 0x4c
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	f000 80ed 	beq.w	8006fc0 <HCD_HC_OUT_IRQHandler+0x7c4>
            num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8006de6:	687a      	ldr	r2, [r7, #4]
 8006de8:	697b      	ldr	r3, [r7, #20]
 8006dea:	212c      	movs	r1, #44	; 0x2c
 8006dec:	fb01 f303 	mul.w	r3, r1, r3
 8006df0:	4413      	add	r3, r2
 8006df2:	334c      	adds	r3, #76	; 0x4c
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	6879      	ldr	r1, [r7, #4]
 8006df8:	697a      	ldr	r2, [r7, #20]
 8006dfa:	202c      	movs	r0, #44	; 0x2c
 8006dfc:	fb00 f202 	mul.w	r2, r0, r2
 8006e00:	440a      	add	r2, r1
 8006e02:	3240      	adds	r2, #64	; 0x40
 8006e04:	8812      	ldrh	r2, [r2, #0]
 8006e06:	4413      	add	r3, r2
 8006e08:	3b01      	subs	r3, #1
 8006e0a:	6879      	ldr	r1, [r7, #4]
 8006e0c:	697a      	ldr	r2, [r7, #20]
 8006e0e:	202c      	movs	r0, #44	; 0x2c
 8006e10:	fb00 f202 	mul.w	r2, r0, r2
 8006e14:	440a      	add	r2, r1
 8006e16:	3240      	adds	r2, #64	; 0x40
 8006e18:	8812      	ldrh	r2, [r2, #0]
 8006e1a:	fbb3 f3f2 	udiv	r3, r3, r2
 8006e1e:	60fb      	str	r3, [r7, #12]
            if ((num_packets & 1U) != 0U)
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	f003 0301 	and.w	r3, r3, #1
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	f000 80ca 	beq.w	8006fc0 <HCD_HC_OUT_IRQHandler+0x7c4>
              hhcd->hc[ch_num].toggle_out ^= 1U;
 8006e2c:	687a      	ldr	r2, [r7, #4]
 8006e2e:	697b      	ldr	r3, [r7, #20]
 8006e30:	212c      	movs	r1, #44	; 0x2c
 8006e32:	fb01 f303 	mul.w	r3, r1, r3
 8006e36:	4413      	add	r3, r2
 8006e38:	3355      	adds	r3, #85	; 0x55
 8006e3a:	781b      	ldrb	r3, [r3, #0]
 8006e3c:	f083 0301 	eor.w	r3, r3, #1
 8006e40:	b2d8      	uxtb	r0, r3
 8006e42:	687a      	ldr	r2, [r7, #4]
 8006e44:	697b      	ldr	r3, [r7, #20]
 8006e46:	212c      	movs	r1, #44	; 0x2c
 8006e48:	fb01 f303 	mul.w	r3, r1, r3
 8006e4c:	4413      	add	r3, r2
 8006e4e:	3355      	adds	r3, #85	; 0x55
 8006e50:	4602      	mov	r2, r0
 8006e52:	701a      	strb	r2, [r3, #0]
 8006e54:	e0b4      	b.n	8006fc0 <HCD_HC_OUT_IRQHandler+0x7c4>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8006e56:	687a      	ldr	r2, [r7, #4]
 8006e58:	697b      	ldr	r3, [r7, #20]
 8006e5a:	212c      	movs	r1, #44	; 0x2c
 8006e5c:	fb01 f303 	mul.w	r3, r1, r3
 8006e60:	4413      	add	r3, r2
 8006e62:	3355      	adds	r3, #85	; 0x55
 8006e64:	781b      	ldrb	r3, [r3, #0]
 8006e66:	f083 0301 	eor.w	r3, r3, #1
 8006e6a:	b2d8      	uxtb	r0, r3
 8006e6c:	687a      	ldr	r2, [r7, #4]
 8006e6e:	697b      	ldr	r3, [r7, #20]
 8006e70:	212c      	movs	r1, #44	; 0x2c
 8006e72:	fb01 f303 	mul.w	r3, r1, r3
 8006e76:	4413      	add	r3, r2
 8006e78:	3355      	adds	r3, #85	; 0x55
 8006e7a:	4602      	mov	r2, r0
 8006e7c:	701a      	strb	r2, [r3, #0]
 8006e7e:	e09f      	b.n	8006fc0 <HCD_HC_OUT_IRQHandler+0x7c4>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8006e80:	687a      	ldr	r2, [r7, #4]
 8006e82:	697b      	ldr	r3, [r7, #20]
 8006e84:	212c      	movs	r1, #44	; 0x2c
 8006e86:	fb01 f303 	mul.w	r3, r1, r3
 8006e8a:	4413      	add	r3, r2
 8006e8c:	3361      	adds	r3, #97	; 0x61
 8006e8e:	781b      	ldrb	r3, [r3, #0]
 8006e90:	2b03      	cmp	r3, #3
 8006e92:	d109      	bne.n	8006ea8 <HCD_HC_OUT_IRQHandler+0x6ac>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8006e94:	687a      	ldr	r2, [r7, #4]
 8006e96:	697b      	ldr	r3, [r7, #20]
 8006e98:	212c      	movs	r1, #44	; 0x2c
 8006e9a:	fb01 f303 	mul.w	r3, r1, r3
 8006e9e:	4413      	add	r3, r2
 8006ea0:	3360      	adds	r3, #96	; 0x60
 8006ea2:	2202      	movs	r2, #2
 8006ea4:	701a      	strb	r2, [r3, #0]
 8006ea6:	e08b      	b.n	8006fc0 <HCD_HC_OUT_IRQHandler+0x7c4>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8006ea8:	687a      	ldr	r2, [r7, #4]
 8006eaa:	697b      	ldr	r3, [r7, #20]
 8006eac:	212c      	movs	r1, #44	; 0x2c
 8006eae:	fb01 f303 	mul.w	r3, r1, r3
 8006eb2:	4413      	add	r3, r2
 8006eb4:	3361      	adds	r3, #97	; 0x61
 8006eb6:	781b      	ldrb	r3, [r3, #0]
 8006eb8:	2b04      	cmp	r3, #4
 8006eba:	d109      	bne.n	8006ed0 <HCD_HC_OUT_IRQHandler+0x6d4>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8006ebc:	687a      	ldr	r2, [r7, #4]
 8006ebe:	697b      	ldr	r3, [r7, #20]
 8006ec0:	212c      	movs	r1, #44	; 0x2c
 8006ec2:	fb01 f303 	mul.w	r3, r1, r3
 8006ec6:	4413      	add	r3, r2
 8006ec8:	3360      	adds	r3, #96	; 0x60
 8006eca:	2202      	movs	r2, #2
 8006ecc:	701a      	strb	r2, [r3, #0]
 8006ece:	e077      	b.n	8006fc0 <HCD_HC_OUT_IRQHandler+0x7c4>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8006ed0:	687a      	ldr	r2, [r7, #4]
 8006ed2:	697b      	ldr	r3, [r7, #20]
 8006ed4:	212c      	movs	r1, #44	; 0x2c
 8006ed6:	fb01 f303 	mul.w	r3, r1, r3
 8006eda:	4413      	add	r3, r2
 8006edc:	3361      	adds	r3, #97	; 0x61
 8006ede:	781b      	ldrb	r3, [r3, #0]
 8006ee0:	2b05      	cmp	r3, #5
 8006ee2:	d109      	bne.n	8006ef8 <HCD_HC_OUT_IRQHandler+0x6fc>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8006ee4:	687a      	ldr	r2, [r7, #4]
 8006ee6:	697b      	ldr	r3, [r7, #20]
 8006ee8:	212c      	movs	r1, #44	; 0x2c
 8006eea:	fb01 f303 	mul.w	r3, r1, r3
 8006eee:	4413      	add	r3, r2
 8006ef0:	3360      	adds	r3, #96	; 0x60
 8006ef2:	2205      	movs	r2, #5
 8006ef4:	701a      	strb	r2, [r3, #0]
 8006ef6:	e063      	b.n	8006fc0 <HCD_HC_OUT_IRQHandler+0x7c4>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8006ef8:	687a      	ldr	r2, [r7, #4]
 8006efa:	697b      	ldr	r3, [r7, #20]
 8006efc:	212c      	movs	r1, #44	; 0x2c
 8006efe:	fb01 f303 	mul.w	r3, r1, r3
 8006f02:	4413      	add	r3, r2
 8006f04:	3361      	adds	r3, #97	; 0x61
 8006f06:	781b      	ldrb	r3, [r3, #0]
 8006f08:	2b06      	cmp	r3, #6
 8006f0a:	d009      	beq.n	8006f20 <HCD_HC_OUT_IRQHandler+0x724>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8006f0c:	687a      	ldr	r2, [r7, #4]
 8006f0e:	697b      	ldr	r3, [r7, #20]
 8006f10:	212c      	movs	r1, #44	; 0x2c
 8006f12:	fb01 f303 	mul.w	r3, r1, r3
 8006f16:	4413      	add	r3, r2
 8006f18:	3361      	adds	r3, #97	; 0x61
 8006f1a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8006f1c:	2b08      	cmp	r3, #8
 8006f1e:	d14f      	bne.n	8006fc0 <HCD_HC_OUT_IRQHandler+0x7c4>
      hhcd->hc[ch_num].ErrCnt++;
 8006f20:	687a      	ldr	r2, [r7, #4]
 8006f22:	697b      	ldr	r3, [r7, #20]
 8006f24:	212c      	movs	r1, #44	; 0x2c
 8006f26:	fb01 f303 	mul.w	r3, r1, r3
 8006f2a:	4413      	add	r3, r2
 8006f2c:	335c      	adds	r3, #92	; 0x5c
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	1c5a      	adds	r2, r3, #1
 8006f32:	6879      	ldr	r1, [r7, #4]
 8006f34:	697b      	ldr	r3, [r7, #20]
 8006f36:	202c      	movs	r0, #44	; 0x2c
 8006f38:	fb00 f303 	mul.w	r3, r0, r3
 8006f3c:	440b      	add	r3, r1
 8006f3e:	335c      	adds	r3, #92	; 0x5c
 8006f40:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8006f42:	687a      	ldr	r2, [r7, #4]
 8006f44:	697b      	ldr	r3, [r7, #20]
 8006f46:	212c      	movs	r1, #44	; 0x2c
 8006f48:	fb01 f303 	mul.w	r3, r1, r3
 8006f4c:	4413      	add	r3, r2
 8006f4e:	335c      	adds	r3, #92	; 0x5c
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	2b02      	cmp	r3, #2
 8006f54:	d912      	bls.n	8006f7c <HCD_HC_OUT_IRQHandler+0x780>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8006f56:	687a      	ldr	r2, [r7, #4]
 8006f58:	697b      	ldr	r3, [r7, #20]
 8006f5a:	212c      	movs	r1, #44	; 0x2c
 8006f5c:	fb01 f303 	mul.w	r3, r1, r3
 8006f60:	4413      	add	r3, r2
 8006f62:	335c      	adds	r3, #92	; 0x5c
 8006f64:	2200      	movs	r2, #0
 8006f66:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8006f68:	687a      	ldr	r2, [r7, #4]
 8006f6a:	697b      	ldr	r3, [r7, #20]
 8006f6c:	212c      	movs	r1, #44	; 0x2c
 8006f6e:	fb01 f303 	mul.w	r3, r1, r3
 8006f72:	4413      	add	r3, r2
 8006f74:	3360      	adds	r3, #96	; 0x60
 8006f76:	2204      	movs	r2, #4
 8006f78:	701a      	strb	r2, [r3, #0]
 8006f7a:	e021      	b.n	8006fc0 <HCD_HC_OUT_IRQHandler+0x7c4>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8006f7c:	687a      	ldr	r2, [r7, #4]
 8006f7e:	697b      	ldr	r3, [r7, #20]
 8006f80:	212c      	movs	r1, #44	; 0x2c
 8006f82:	fb01 f303 	mul.w	r3, r1, r3
 8006f86:	4413      	add	r3, r2
 8006f88:	3360      	adds	r3, #96	; 0x60
 8006f8a:	2202      	movs	r2, #2
 8006f8c:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006f8e:	697b      	ldr	r3, [r7, #20]
 8006f90:	015a      	lsls	r2, r3, #5
 8006f92:	69bb      	ldr	r3, [r7, #24]
 8006f94:	4413      	add	r3, r2
 8006f96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006f9e:	693b      	ldr	r3, [r7, #16]
 8006fa0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006fa4:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006fa6:	693b      	ldr	r3, [r7, #16]
 8006fa8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006fac:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006fae:	697b      	ldr	r3, [r7, #20]
 8006fb0:	015a      	lsls	r2, r3, #5
 8006fb2:	69bb      	ldr	r3, [r7, #24]
 8006fb4:	4413      	add	r3, r2
 8006fb6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006fba:	461a      	mov	r2, r3
 8006fbc:	693b      	ldr	r3, [r7, #16]
 8006fbe:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8006fc0:	697b      	ldr	r3, [r7, #20]
 8006fc2:	015a      	lsls	r2, r3, #5
 8006fc4:	69bb      	ldr	r3, [r7, #24]
 8006fc6:	4413      	add	r3, r2
 8006fc8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006fcc:	461a      	mov	r2, r3
 8006fce:	2302      	movs	r3, #2
 8006fd0:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8006fd2:	697b      	ldr	r3, [r7, #20]
 8006fd4:	b2d9      	uxtb	r1, r3
 8006fd6:	687a      	ldr	r2, [r7, #4]
 8006fd8:	697b      	ldr	r3, [r7, #20]
 8006fda:	202c      	movs	r0, #44	; 0x2c
 8006fdc:	fb00 f303 	mul.w	r3, r0, r3
 8006fe0:	4413      	add	r3, r2
 8006fe2:	3360      	adds	r3, #96	; 0x60
 8006fe4:	781b      	ldrb	r3, [r3, #0]
 8006fe6:	461a      	mov	r2, r3
 8006fe8:	6878      	ldr	r0, [r7, #4]
 8006fea:	f00d f905 	bl	80141f8 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8006fee:	bf00      	nop
 8006ff0:	3720      	adds	r7, #32
 8006ff2:	46bd      	mov	sp, r7
 8006ff4:	bd80      	pop	{r7, pc}

08006ff6 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8006ff6:	b580      	push	{r7, lr}
 8006ff8:	b08a      	sub	sp, #40	; 0x28
 8006ffa:	af00      	add	r7, sp, #0
 8006ffc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007006:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	6a1b      	ldr	r3, [r3, #32]
 800700e:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8007010:	69fb      	ldr	r3, [r7, #28]
 8007012:	f003 030f 	and.w	r3, r3, #15
 8007016:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8007018:	69fb      	ldr	r3, [r7, #28]
 800701a:	0c5b      	lsrs	r3, r3, #17
 800701c:	f003 030f 	and.w	r3, r3, #15
 8007020:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007022:	69fb      	ldr	r3, [r7, #28]
 8007024:	091b      	lsrs	r3, r3, #4
 8007026:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800702a:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 800702c:	697b      	ldr	r3, [r7, #20]
 800702e:	2b02      	cmp	r3, #2
 8007030:	d004      	beq.n	800703c <HCD_RXQLVL_IRQHandler+0x46>
 8007032:	697b      	ldr	r3, [r7, #20]
 8007034:	2b05      	cmp	r3, #5
 8007036:	f000 80a9 	beq.w	800718c <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800703a:	e0aa      	b.n	8007192 <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 800703c:	693b      	ldr	r3, [r7, #16]
 800703e:	2b00      	cmp	r3, #0
 8007040:	f000 80a6 	beq.w	8007190 <HCD_RXQLVL_IRQHandler+0x19a>
 8007044:	687a      	ldr	r2, [r7, #4]
 8007046:	69bb      	ldr	r3, [r7, #24]
 8007048:	212c      	movs	r1, #44	; 0x2c
 800704a:	fb01 f303 	mul.w	r3, r1, r3
 800704e:	4413      	add	r3, r2
 8007050:	3344      	adds	r3, #68	; 0x44
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	2b00      	cmp	r3, #0
 8007056:	f000 809b 	beq.w	8007190 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 800705a:	687a      	ldr	r2, [r7, #4]
 800705c:	69bb      	ldr	r3, [r7, #24]
 800705e:	212c      	movs	r1, #44	; 0x2c
 8007060:	fb01 f303 	mul.w	r3, r1, r3
 8007064:	4413      	add	r3, r2
 8007066:	3350      	adds	r3, #80	; 0x50
 8007068:	681a      	ldr	r2, [r3, #0]
 800706a:	693b      	ldr	r3, [r7, #16]
 800706c:	441a      	add	r2, r3
 800706e:	6879      	ldr	r1, [r7, #4]
 8007070:	69bb      	ldr	r3, [r7, #24]
 8007072:	202c      	movs	r0, #44	; 0x2c
 8007074:	fb00 f303 	mul.w	r3, r0, r3
 8007078:	440b      	add	r3, r1
 800707a:	334c      	adds	r3, #76	; 0x4c
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	429a      	cmp	r2, r3
 8007080:	d87a      	bhi.n	8007178 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	6818      	ldr	r0, [r3, #0]
 8007086:	687a      	ldr	r2, [r7, #4]
 8007088:	69bb      	ldr	r3, [r7, #24]
 800708a:	212c      	movs	r1, #44	; 0x2c
 800708c:	fb01 f303 	mul.w	r3, r1, r3
 8007090:	4413      	add	r3, r2
 8007092:	3344      	adds	r3, #68	; 0x44
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	693a      	ldr	r2, [r7, #16]
 8007098:	b292      	uxth	r2, r2
 800709a:	4619      	mov	r1, r3
 800709c:	f003 fd9b 	bl	800abd6 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 80070a0:	687a      	ldr	r2, [r7, #4]
 80070a2:	69bb      	ldr	r3, [r7, #24]
 80070a4:	212c      	movs	r1, #44	; 0x2c
 80070a6:	fb01 f303 	mul.w	r3, r1, r3
 80070aa:	4413      	add	r3, r2
 80070ac:	3344      	adds	r3, #68	; 0x44
 80070ae:	681a      	ldr	r2, [r3, #0]
 80070b0:	693b      	ldr	r3, [r7, #16]
 80070b2:	441a      	add	r2, r3
 80070b4:	6879      	ldr	r1, [r7, #4]
 80070b6:	69bb      	ldr	r3, [r7, #24]
 80070b8:	202c      	movs	r0, #44	; 0x2c
 80070ba:	fb00 f303 	mul.w	r3, r0, r3
 80070be:	440b      	add	r3, r1
 80070c0:	3344      	adds	r3, #68	; 0x44
 80070c2:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 80070c4:	687a      	ldr	r2, [r7, #4]
 80070c6:	69bb      	ldr	r3, [r7, #24]
 80070c8:	212c      	movs	r1, #44	; 0x2c
 80070ca:	fb01 f303 	mul.w	r3, r1, r3
 80070ce:	4413      	add	r3, r2
 80070d0:	3350      	adds	r3, #80	; 0x50
 80070d2:	681a      	ldr	r2, [r3, #0]
 80070d4:	693b      	ldr	r3, [r7, #16]
 80070d6:	441a      	add	r2, r3
 80070d8:	6879      	ldr	r1, [r7, #4]
 80070da:	69bb      	ldr	r3, [r7, #24]
 80070dc:	202c      	movs	r0, #44	; 0x2c
 80070de:	fb00 f303 	mul.w	r3, r0, r3
 80070e2:	440b      	add	r3, r1
 80070e4:	3350      	adds	r3, #80	; 0x50
 80070e6:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 80070e8:	69bb      	ldr	r3, [r7, #24]
 80070ea:	015a      	lsls	r2, r3, #5
 80070ec:	6a3b      	ldr	r3, [r7, #32]
 80070ee:	4413      	add	r3, r2
 80070f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80070f4:	691b      	ldr	r3, [r3, #16]
 80070f6:	0cdb      	lsrs	r3, r3, #19
 80070f8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80070fc:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80070fe:	687a      	ldr	r2, [r7, #4]
 8007100:	69bb      	ldr	r3, [r7, #24]
 8007102:	212c      	movs	r1, #44	; 0x2c
 8007104:	fb01 f303 	mul.w	r3, r1, r3
 8007108:	4413      	add	r3, r2
 800710a:	3340      	adds	r3, #64	; 0x40
 800710c:	881b      	ldrh	r3, [r3, #0]
 800710e:	461a      	mov	r2, r3
 8007110:	693b      	ldr	r3, [r7, #16]
 8007112:	4293      	cmp	r3, r2
 8007114:	d13c      	bne.n	8007190 <HCD_RXQLVL_IRQHandler+0x19a>
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	2b00      	cmp	r3, #0
 800711a:	d039      	beq.n	8007190 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 800711c:	69bb      	ldr	r3, [r7, #24]
 800711e:	015a      	lsls	r2, r3, #5
 8007120:	6a3b      	ldr	r3, [r7, #32]
 8007122:	4413      	add	r3, r2
 8007124:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800712c:	68bb      	ldr	r3, [r7, #8]
 800712e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007132:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007134:	68bb      	ldr	r3, [r7, #8]
 8007136:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800713a:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 800713c:	69bb      	ldr	r3, [r7, #24]
 800713e:	015a      	lsls	r2, r3, #5
 8007140:	6a3b      	ldr	r3, [r7, #32]
 8007142:	4413      	add	r3, r2
 8007144:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007148:	461a      	mov	r2, r3
 800714a:	68bb      	ldr	r3, [r7, #8]
 800714c:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 800714e:	687a      	ldr	r2, [r7, #4]
 8007150:	69bb      	ldr	r3, [r7, #24]
 8007152:	212c      	movs	r1, #44	; 0x2c
 8007154:	fb01 f303 	mul.w	r3, r1, r3
 8007158:	4413      	add	r3, r2
 800715a:	3354      	adds	r3, #84	; 0x54
 800715c:	781b      	ldrb	r3, [r3, #0]
 800715e:	f083 0301 	eor.w	r3, r3, #1
 8007162:	b2d8      	uxtb	r0, r3
 8007164:	687a      	ldr	r2, [r7, #4]
 8007166:	69bb      	ldr	r3, [r7, #24]
 8007168:	212c      	movs	r1, #44	; 0x2c
 800716a:	fb01 f303 	mul.w	r3, r1, r3
 800716e:	4413      	add	r3, r2
 8007170:	3354      	adds	r3, #84	; 0x54
 8007172:	4602      	mov	r2, r0
 8007174:	701a      	strb	r2, [r3, #0]
      break;
 8007176:	e00b      	b.n	8007190 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8007178:	687a      	ldr	r2, [r7, #4]
 800717a:	69bb      	ldr	r3, [r7, #24]
 800717c:	212c      	movs	r1, #44	; 0x2c
 800717e:	fb01 f303 	mul.w	r3, r1, r3
 8007182:	4413      	add	r3, r2
 8007184:	3360      	adds	r3, #96	; 0x60
 8007186:	2204      	movs	r2, #4
 8007188:	701a      	strb	r2, [r3, #0]
      break;
 800718a:	e001      	b.n	8007190 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 800718c:	bf00      	nop
 800718e:	e000      	b.n	8007192 <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8007190:	bf00      	nop
  }
}
 8007192:	bf00      	nop
 8007194:	3728      	adds	r7, #40	; 0x28
 8007196:	46bd      	mov	sp, r7
 8007198:	bd80      	pop	{r7, pc}

0800719a <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800719a:	b580      	push	{r7, lr}
 800719c:	b086      	sub	sp, #24
 800719e:	af00      	add	r7, sp, #0
 80071a0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071a8:	697b      	ldr	r3, [r7, #20]
 80071aa:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80071ac:	693b      	ldr	r3, [r7, #16]
 80071ae:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80071b6:	693b      	ldr	r3, [r7, #16]
 80071b8:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80071c0:	68bb      	ldr	r3, [r7, #8]
 80071c2:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80071c6:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	f003 0302 	and.w	r3, r3, #2
 80071ce:	2b02      	cmp	r3, #2
 80071d0:	d10b      	bne.n	80071ea <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	f003 0301 	and.w	r3, r3, #1
 80071d8:	2b01      	cmp	r3, #1
 80071da:	d102      	bne.n	80071e2 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 80071dc:	6878      	ldr	r0, [r7, #4]
 80071de:	f00c ffbb 	bl	8014158 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 80071e2:	68bb      	ldr	r3, [r7, #8]
 80071e4:	f043 0302 	orr.w	r3, r3, #2
 80071e8:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	f003 0308 	and.w	r3, r3, #8
 80071f0:	2b08      	cmp	r3, #8
 80071f2:	d132      	bne.n	800725a <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80071f4:	68bb      	ldr	r3, [r7, #8]
 80071f6:	f043 0308 	orr.w	r3, r3, #8
 80071fa:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	f003 0304 	and.w	r3, r3, #4
 8007202:	2b04      	cmp	r3, #4
 8007204:	d126      	bne.n	8007254 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	699b      	ldr	r3, [r3, #24]
 800720a:	2b02      	cmp	r3, #2
 800720c:	d113      	bne.n	8007236 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8007214:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007218:	d106      	bne.n	8007228 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	2102      	movs	r1, #2
 8007220:	4618      	mov	r0, r3
 8007222:	f003 fe13 	bl	800ae4c <USB_InitFSLSPClkSel>
 8007226:	e011      	b.n	800724c <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	2101      	movs	r1, #1
 800722e:	4618      	mov	r0, r3
 8007230:	f003 fe0c 	bl	800ae4c <USB_InitFSLSPClkSel>
 8007234:	e00a      	b.n	800724c <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	68db      	ldr	r3, [r3, #12]
 800723a:	2b01      	cmp	r3, #1
 800723c:	d106      	bne.n	800724c <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 800723e:	693b      	ldr	r3, [r7, #16]
 8007240:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007244:	461a      	mov	r2, r3
 8007246:	f64e 2360 	movw	r3, #60000	; 0xea60
 800724a:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 800724c:	6878      	ldr	r0, [r7, #4]
 800724e:	f00c ffab 	bl	80141a8 <HAL_HCD_PortEnabled_Callback>
 8007252:	e002      	b.n	800725a <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8007254:	6878      	ldr	r0, [r7, #4]
 8007256:	f00c ffbb 	bl	80141d0 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	f003 0320 	and.w	r3, r3, #32
 8007260:	2b20      	cmp	r3, #32
 8007262:	d103      	bne.n	800726c <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8007264:	68bb      	ldr	r3, [r7, #8]
 8007266:	f043 0320 	orr.w	r3, r3, #32
 800726a:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800726c:	693b      	ldr	r3, [r7, #16]
 800726e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8007272:	461a      	mov	r2, r3
 8007274:	68bb      	ldr	r3, [r7, #8]
 8007276:	6013      	str	r3, [r2, #0]
}
 8007278:	bf00      	nop
 800727a:	3718      	adds	r7, #24
 800727c:	46bd      	mov	sp, r7
 800727e:	bd80      	pop	{r7, pc}

08007280 <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8007280:	b480      	push	{r7}
 8007282:	b083      	sub	sp, #12
 8007284:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8007286:	4b06      	ldr	r3, [pc, #24]	; (80072a0 <HAL_PWR_EnableBkUpAccess+0x20>)
 8007288:	2201      	movs	r2, #1
 800728a:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 800728c:	4b05      	ldr	r3, [pc, #20]	; (80072a4 <HAL_PWR_EnableBkUpAccess+0x24>)
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8007292:	687b      	ldr	r3, [r7, #4]
}
 8007294:	bf00      	nop
 8007296:	370c      	adds	r7, #12
 8007298:	46bd      	mov	sp, r7
 800729a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800729e:	4770      	bx	lr
 80072a0:	420e0020 	.word	0x420e0020
 80072a4:	40007000 	.word	0x40007000

080072a8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80072a8:	b580      	push	{r7, lr}
 80072aa:	b086      	sub	sp, #24
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d101      	bne.n	80072ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80072b6:	2301      	movs	r3, #1
 80072b8:	e267      	b.n	800778a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	f003 0301 	and.w	r3, r3, #1
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d075      	beq.n	80073b2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80072c6:	4b88      	ldr	r3, [pc, #544]	; (80074e8 <HAL_RCC_OscConfig+0x240>)
 80072c8:	689b      	ldr	r3, [r3, #8]
 80072ca:	f003 030c 	and.w	r3, r3, #12
 80072ce:	2b04      	cmp	r3, #4
 80072d0:	d00c      	beq.n	80072ec <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80072d2:	4b85      	ldr	r3, [pc, #532]	; (80074e8 <HAL_RCC_OscConfig+0x240>)
 80072d4:	689b      	ldr	r3, [r3, #8]
 80072d6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80072da:	2b08      	cmp	r3, #8
 80072dc:	d112      	bne.n	8007304 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80072de:	4b82      	ldr	r3, [pc, #520]	; (80074e8 <HAL_RCC_OscConfig+0x240>)
 80072e0:	685b      	ldr	r3, [r3, #4]
 80072e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80072e6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80072ea:	d10b      	bne.n	8007304 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80072ec:	4b7e      	ldr	r3, [pc, #504]	; (80074e8 <HAL_RCC_OscConfig+0x240>)
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d05b      	beq.n	80073b0 <HAL_RCC_OscConfig+0x108>
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	685b      	ldr	r3, [r3, #4]
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d157      	bne.n	80073b0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007300:	2301      	movs	r3, #1
 8007302:	e242      	b.n	800778a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	685b      	ldr	r3, [r3, #4]
 8007308:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800730c:	d106      	bne.n	800731c <HAL_RCC_OscConfig+0x74>
 800730e:	4b76      	ldr	r3, [pc, #472]	; (80074e8 <HAL_RCC_OscConfig+0x240>)
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	4a75      	ldr	r2, [pc, #468]	; (80074e8 <HAL_RCC_OscConfig+0x240>)
 8007314:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007318:	6013      	str	r3, [r2, #0]
 800731a:	e01d      	b.n	8007358 <HAL_RCC_OscConfig+0xb0>
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	685b      	ldr	r3, [r3, #4]
 8007320:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007324:	d10c      	bne.n	8007340 <HAL_RCC_OscConfig+0x98>
 8007326:	4b70      	ldr	r3, [pc, #448]	; (80074e8 <HAL_RCC_OscConfig+0x240>)
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	4a6f      	ldr	r2, [pc, #444]	; (80074e8 <HAL_RCC_OscConfig+0x240>)
 800732c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007330:	6013      	str	r3, [r2, #0]
 8007332:	4b6d      	ldr	r3, [pc, #436]	; (80074e8 <HAL_RCC_OscConfig+0x240>)
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	4a6c      	ldr	r2, [pc, #432]	; (80074e8 <HAL_RCC_OscConfig+0x240>)
 8007338:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800733c:	6013      	str	r3, [r2, #0]
 800733e:	e00b      	b.n	8007358 <HAL_RCC_OscConfig+0xb0>
 8007340:	4b69      	ldr	r3, [pc, #420]	; (80074e8 <HAL_RCC_OscConfig+0x240>)
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	4a68      	ldr	r2, [pc, #416]	; (80074e8 <HAL_RCC_OscConfig+0x240>)
 8007346:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800734a:	6013      	str	r3, [r2, #0]
 800734c:	4b66      	ldr	r3, [pc, #408]	; (80074e8 <HAL_RCC_OscConfig+0x240>)
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	4a65      	ldr	r2, [pc, #404]	; (80074e8 <HAL_RCC_OscConfig+0x240>)
 8007352:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007356:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	685b      	ldr	r3, [r3, #4]
 800735c:	2b00      	cmp	r3, #0
 800735e:	d013      	beq.n	8007388 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007360:	f7fd f868 	bl	8004434 <HAL_GetTick>
 8007364:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007366:	e008      	b.n	800737a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007368:	f7fd f864 	bl	8004434 <HAL_GetTick>
 800736c:	4602      	mov	r2, r0
 800736e:	693b      	ldr	r3, [r7, #16]
 8007370:	1ad3      	subs	r3, r2, r3
 8007372:	2b64      	cmp	r3, #100	; 0x64
 8007374:	d901      	bls.n	800737a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007376:	2303      	movs	r3, #3
 8007378:	e207      	b.n	800778a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800737a:	4b5b      	ldr	r3, [pc, #364]	; (80074e8 <HAL_RCC_OscConfig+0x240>)
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007382:	2b00      	cmp	r3, #0
 8007384:	d0f0      	beq.n	8007368 <HAL_RCC_OscConfig+0xc0>
 8007386:	e014      	b.n	80073b2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007388:	f7fd f854 	bl	8004434 <HAL_GetTick>
 800738c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800738e:	e008      	b.n	80073a2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007390:	f7fd f850 	bl	8004434 <HAL_GetTick>
 8007394:	4602      	mov	r2, r0
 8007396:	693b      	ldr	r3, [r7, #16]
 8007398:	1ad3      	subs	r3, r2, r3
 800739a:	2b64      	cmp	r3, #100	; 0x64
 800739c:	d901      	bls.n	80073a2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800739e:	2303      	movs	r3, #3
 80073a0:	e1f3      	b.n	800778a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80073a2:	4b51      	ldr	r3, [pc, #324]	; (80074e8 <HAL_RCC_OscConfig+0x240>)
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d1f0      	bne.n	8007390 <HAL_RCC_OscConfig+0xe8>
 80073ae:	e000      	b.n	80073b2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80073b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	f003 0302 	and.w	r3, r3, #2
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d063      	beq.n	8007486 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80073be:	4b4a      	ldr	r3, [pc, #296]	; (80074e8 <HAL_RCC_OscConfig+0x240>)
 80073c0:	689b      	ldr	r3, [r3, #8]
 80073c2:	f003 030c 	and.w	r3, r3, #12
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d00b      	beq.n	80073e2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80073ca:	4b47      	ldr	r3, [pc, #284]	; (80074e8 <HAL_RCC_OscConfig+0x240>)
 80073cc:	689b      	ldr	r3, [r3, #8]
 80073ce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80073d2:	2b08      	cmp	r3, #8
 80073d4:	d11c      	bne.n	8007410 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80073d6:	4b44      	ldr	r3, [pc, #272]	; (80074e8 <HAL_RCC_OscConfig+0x240>)
 80073d8:	685b      	ldr	r3, [r3, #4]
 80073da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d116      	bne.n	8007410 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80073e2:	4b41      	ldr	r3, [pc, #260]	; (80074e8 <HAL_RCC_OscConfig+0x240>)
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	f003 0302 	and.w	r3, r3, #2
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d005      	beq.n	80073fa <HAL_RCC_OscConfig+0x152>
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	68db      	ldr	r3, [r3, #12]
 80073f2:	2b01      	cmp	r3, #1
 80073f4:	d001      	beq.n	80073fa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80073f6:	2301      	movs	r3, #1
 80073f8:	e1c7      	b.n	800778a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80073fa:	4b3b      	ldr	r3, [pc, #236]	; (80074e8 <HAL_RCC_OscConfig+0x240>)
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	691b      	ldr	r3, [r3, #16]
 8007406:	00db      	lsls	r3, r3, #3
 8007408:	4937      	ldr	r1, [pc, #220]	; (80074e8 <HAL_RCC_OscConfig+0x240>)
 800740a:	4313      	orrs	r3, r2
 800740c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800740e:	e03a      	b.n	8007486 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	68db      	ldr	r3, [r3, #12]
 8007414:	2b00      	cmp	r3, #0
 8007416:	d020      	beq.n	800745a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007418:	4b34      	ldr	r3, [pc, #208]	; (80074ec <HAL_RCC_OscConfig+0x244>)
 800741a:	2201      	movs	r2, #1
 800741c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800741e:	f7fd f809 	bl	8004434 <HAL_GetTick>
 8007422:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007424:	e008      	b.n	8007438 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007426:	f7fd f805 	bl	8004434 <HAL_GetTick>
 800742a:	4602      	mov	r2, r0
 800742c:	693b      	ldr	r3, [r7, #16]
 800742e:	1ad3      	subs	r3, r2, r3
 8007430:	2b02      	cmp	r3, #2
 8007432:	d901      	bls.n	8007438 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007434:	2303      	movs	r3, #3
 8007436:	e1a8      	b.n	800778a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007438:	4b2b      	ldr	r3, [pc, #172]	; (80074e8 <HAL_RCC_OscConfig+0x240>)
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	f003 0302 	and.w	r3, r3, #2
 8007440:	2b00      	cmp	r3, #0
 8007442:	d0f0      	beq.n	8007426 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007444:	4b28      	ldr	r3, [pc, #160]	; (80074e8 <HAL_RCC_OscConfig+0x240>)
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	691b      	ldr	r3, [r3, #16]
 8007450:	00db      	lsls	r3, r3, #3
 8007452:	4925      	ldr	r1, [pc, #148]	; (80074e8 <HAL_RCC_OscConfig+0x240>)
 8007454:	4313      	orrs	r3, r2
 8007456:	600b      	str	r3, [r1, #0]
 8007458:	e015      	b.n	8007486 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800745a:	4b24      	ldr	r3, [pc, #144]	; (80074ec <HAL_RCC_OscConfig+0x244>)
 800745c:	2200      	movs	r2, #0
 800745e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007460:	f7fc ffe8 	bl	8004434 <HAL_GetTick>
 8007464:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007466:	e008      	b.n	800747a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007468:	f7fc ffe4 	bl	8004434 <HAL_GetTick>
 800746c:	4602      	mov	r2, r0
 800746e:	693b      	ldr	r3, [r7, #16]
 8007470:	1ad3      	subs	r3, r2, r3
 8007472:	2b02      	cmp	r3, #2
 8007474:	d901      	bls.n	800747a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007476:	2303      	movs	r3, #3
 8007478:	e187      	b.n	800778a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800747a:	4b1b      	ldr	r3, [pc, #108]	; (80074e8 <HAL_RCC_OscConfig+0x240>)
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	f003 0302 	and.w	r3, r3, #2
 8007482:	2b00      	cmp	r3, #0
 8007484:	d1f0      	bne.n	8007468 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	f003 0308 	and.w	r3, r3, #8
 800748e:	2b00      	cmp	r3, #0
 8007490:	d036      	beq.n	8007500 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	695b      	ldr	r3, [r3, #20]
 8007496:	2b00      	cmp	r3, #0
 8007498:	d016      	beq.n	80074c8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800749a:	4b15      	ldr	r3, [pc, #84]	; (80074f0 <HAL_RCC_OscConfig+0x248>)
 800749c:	2201      	movs	r2, #1
 800749e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80074a0:	f7fc ffc8 	bl	8004434 <HAL_GetTick>
 80074a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80074a6:	e008      	b.n	80074ba <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80074a8:	f7fc ffc4 	bl	8004434 <HAL_GetTick>
 80074ac:	4602      	mov	r2, r0
 80074ae:	693b      	ldr	r3, [r7, #16]
 80074b0:	1ad3      	subs	r3, r2, r3
 80074b2:	2b02      	cmp	r3, #2
 80074b4:	d901      	bls.n	80074ba <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80074b6:	2303      	movs	r3, #3
 80074b8:	e167      	b.n	800778a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80074ba:	4b0b      	ldr	r3, [pc, #44]	; (80074e8 <HAL_RCC_OscConfig+0x240>)
 80074bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80074be:	f003 0302 	and.w	r3, r3, #2
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d0f0      	beq.n	80074a8 <HAL_RCC_OscConfig+0x200>
 80074c6:	e01b      	b.n	8007500 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80074c8:	4b09      	ldr	r3, [pc, #36]	; (80074f0 <HAL_RCC_OscConfig+0x248>)
 80074ca:	2200      	movs	r2, #0
 80074cc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80074ce:	f7fc ffb1 	bl	8004434 <HAL_GetTick>
 80074d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80074d4:	e00e      	b.n	80074f4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80074d6:	f7fc ffad 	bl	8004434 <HAL_GetTick>
 80074da:	4602      	mov	r2, r0
 80074dc:	693b      	ldr	r3, [r7, #16]
 80074de:	1ad3      	subs	r3, r2, r3
 80074e0:	2b02      	cmp	r3, #2
 80074e2:	d907      	bls.n	80074f4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80074e4:	2303      	movs	r3, #3
 80074e6:	e150      	b.n	800778a <HAL_RCC_OscConfig+0x4e2>
 80074e8:	40023800 	.word	0x40023800
 80074ec:	42470000 	.word	0x42470000
 80074f0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80074f4:	4b88      	ldr	r3, [pc, #544]	; (8007718 <HAL_RCC_OscConfig+0x470>)
 80074f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80074f8:	f003 0302 	and.w	r3, r3, #2
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d1ea      	bne.n	80074d6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	f003 0304 	and.w	r3, r3, #4
 8007508:	2b00      	cmp	r3, #0
 800750a:	f000 8097 	beq.w	800763c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800750e:	2300      	movs	r3, #0
 8007510:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007512:	4b81      	ldr	r3, [pc, #516]	; (8007718 <HAL_RCC_OscConfig+0x470>)
 8007514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007516:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800751a:	2b00      	cmp	r3, #0
 800751c:	d10f      	bne.n	800753e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800751e:	2300      	movs	r3, #0
 8007520:	60bb      	str	r3, [r7, #8]
 8007522:	4b7d      	ldr	r3, [pc, #500]	; (8007718 <HAL_RCC_OscConfig+0x470>)
 8007524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007526:	4a7c      	ldr	r2, [pc, #496]	; (8007718 <HAL_RCC_OscConfig+0x470>)
 8007528:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800752c:	6413      	str	r3, [r2, #64]	; 0x40
 800752e:	4b7a      	ldr	r3, [pc, #488]	; (8007718 <HAL_RCC_OscConfig+0x470>)
 8007530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007532:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007536:	60bb      	str	r3, [r7, #8]
 8007538:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800753a:	2301      	movs	r3, #1
 800753c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800753e:	4b77      	ldr	r3, [pc, #476]	; (800771c <HAL_RCC_OscConfig+0x474>)
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007546:	2b00      	cmp	r3, #0
 8007548:	d118      	bne.n	800757c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800754a:	4b74      	ldr	r3, [pc, #464]	; (800771c <HAL_RCC_OscConfig+0x474>)
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	4a73      	ldr	r2, [pc, #460]	; (800771c <HAL_RCC_OscConfig+0x474>)
 8007550:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007554:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007556:	f7fc ff6d 	bl	8004434 <HAL_GetTick>
 800755a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800755c:	e008      	b.n	8007570 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800755e:	f7fc ff69 	bl	8004434 <HAL_GetTick>
 8007562:	4602      	mov	r2, r0
 8007564:	693b      	ldr	r3, [r7, #16]
 8007566:	1ad3      	subs	r3, r2, r3
 8007568:	2b02      	cmp	r3, #2
 800756a:	d901      	bls.n	8007570 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800756c:	2303      	movs	r3, #3
 800756e:	e10c      	b.n	800778a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007570:	4b6a      	ldr	r3, [pc, #424]	; (800771c <HAL_RCC_OscConfig+0x474>)
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007578:	2b00      	cmp	r3, #0
 800757a:	d0f0      	beq.n	800755e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	689b      	ldr	r3, [r3, #8]
 8007580:	2b01      	cmp	r3, #1
 8007582:	d106      	bne.n	8007592 <HAL_RCC_OscConfig+0x2ea>
 8007584:	4b64      	ldr	r3, [pc, #400]	; (8007718 <HAL_RCC_OscConfig+0x470>)
 8007586:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007588:	4a63      	ldr	r2, [pc, #396]	; (8007718 <HAL_RCC_OscConfig+0x470>)
 800758a:	f043 0301 	orr.w	r3, r3, #1
 800758e:	6713      	str	r3, [r2, #112]	; 0x70
 8007590:	e01c      	b.n	80075cc <HAL_RCC_OscConfig+0x324>
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	689b      	ldr	r3, [r3, #8]
 8007596:	2b05      	cmp	r3, #5
 8007598:	d10c      	bne.n	80075b4 <HAL_RCC_OscConfig+0x30c>
 800759a:	4b5f      	ldr	r3, [pc, #380]	; (8007718 <HAL_RCC_OscConfig+0x470>)
 800759c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800759e:	4a5e      	ldr	r2, [pc, #376]	; (8007718 <HAL_RCC_OscConfig+0x470>)
 80075a0:	f043 0304 	orr.w	r3, r3, #4
 80075a4:	6713      	str	r3, [r2, #112]	; 0x70
 80075a6:	4b5c      	ldr	r3, [pc, #368]	; (8007718 <HAL_RCC_OscConfig+0x470>)
 80075a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075aa:	4a5b      	ldr	r2, [pc, #364]	; (8007718 <HAL_RCC_OscConfig+0x470>)
 80075ac:	f043 0301 	orr.w	r3, r3, #1
 80075b0:	6713      	str	r3, [r2, #112]	; 0x70
 80075b2:	e00b      	b.n	80075cc <HAL_RCC_OscConfig+0x324>
 80075b4:	4b58      	ldr	r3, [pc, #352]	; (8007718 <HAL_RCC_OscConfig+0x470>)
 80075b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075b8:	4a57      	ldr	r2, [pc, #348]	; (8007718 <HAL_RCC_OscConfig+0x470>)
 80075ba:	f023 0301 	bic.w	r3, r3, #1
 80075be:	6713      	str	r3, [r2, #112]	; 0x70
 80075c0:	4b55      	ldr	r3, [pc, #340]	; (8007718 <HAL_RCC_OscConfig+0x470>)
 80075c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075c4:	4a54      	ldr	r2, [pc, #336]	; (8007718 <HAL_RCC_OscConfig+0x470>)
 80075c6:	f023 0304 	bic.w	r3, r3, #4
 80075ca:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	689b      	ldr	r3, [r3, #8]
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d015      	beq.n	8007600 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80075d4:	f7fc ff2e 	bl	8004434 <HAL_GetTick>
 80075d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80075da:	e00a      	b.n	80075f2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80075dc:	f7fc ff2a 	bl	8004434 <HAL_GetTick>
 80075e0:	4602      	mov	r2, r0
 80075e2:	693b      	ldr	r3, [r7, #16]
 80075e4:	1ad3      	subs	r3, r2, r3
 80075e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80075ea:	4293      	cmp	r3, r2
 80075ec:	d901      	bls.n	80075f2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80075ee:	2303      	movs	r3, #3
 80075f0:	e0cb      	b.n	800778a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80075f2:	4b49      	ldr	r3, [pc, #292]	; (8007718 <HAL_RCC_OscConfig+0x470>)
 80075f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075f6:	f003 0302 	and.w	r3, r3, #2
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d0ee      	beq.n	80075dc <HAL_RCC_OscConfig+0x334>
 80075fe:	e014      	b.n	800762a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007600:	f7fc ff18 	bl	8004434 <HAL_GetTick>
 8007604:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007606:	e00a      	b.n	800761e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007608:	f7fc ff14 	bl	8004434 <HAL_GetTick>
 800760c:	4602      	mov	r2, r0
 800760e:	693b      	ldr	r3, [r7, #16]
 8007610:	1ad3      	subs	r3, r2, r3
 8007612:	f241 3288 	movw	r2, #5000	; 0x1388
 8007616:	4293      	cmp	r3, r2
 8007618:	d901      	bls.n	800761e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800761a:	2303      	movs	r3, #3
 800761c:	e0b5      	b.n	800778a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800761e:	4b3e      	ldr	r3, [pc, #248]	; (8007718 <HAL_RCC_OscConfig+0x470>)
 8007620:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007622:	f003 0302 	and.w	r3, r3, #2
 8007626:	2b00      	cmp	r3, #0
 8007628:	d1ee      	bne.n	8007608 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800762a:	7dfb      	ldrb	r3, [r7, #23]
 800762c:	2b01      	cmp	r3, #1
 800762e:	d105      	bne.n	800763c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007630:	4b39      	ldr	r3, [pc, #228]	; (8007718 <HAL_RCC_OscConfig+0x470>)
 8007632:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007634:	4a38      	ldr	r2, [pc, #224]	; (8007718 <HAL_RCC_OscConfig+0x470>)
 8007636:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800763a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	699b      	ldr	r3, [r3, #24]
 8007640:	2b00      	cmp	r3, #0
 8007642:	f000 80a1 	beq.w	8007788 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007646:	4b34      	ldr	r3, [pc, #208]	; (8007718 <HAL_RCC_OscConfig+0x470>)
 8007648:	689b      	ldr	r3, [r3, #8]
 800764a:	f003 030c 	and.w	r3, r3, #12
 800764e:	2b08      	cmp	r3, #8
 8007650:	d05c      	beq.n	800770c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	699b      	ldr	r3, [r3, #24]
 8007656:	2b02      	cmp	r3, #2
 8007658:	d141      	bne.n	80076de <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800765a:	4b31      	ldr	r3, [pc, #196]	; (8007720 <HAL_RCC_OscConfig+0x478>)
 800765c:	2200      	movs	r2, #0
 800765e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007660:	f7fc fee8 	bl	8004434 <HAL_GetTick>
 8007664:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007666:	e008      	b.n	800767a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007668:	f7fc fee4 	bl	8004434 <HAL_GetTick>
 800766c:	4602      	mov	r2, r0
 800766e:	693b      	ldr	r3, [r7, #16]
 8007670:	1ad3      	subs	r3, r2, r3
 8007672:	2b02      	cmp	r3, #2
 8007674:	d901      	bls.n	800767a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007676:	2303      	movs	r3, #3
 8007678:	e087      	b.n	800778a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800767a:	4b27      	ldr	r3, [pc, #156]	; (8007718 <HAL_RCC_OscConfig+0x470>)
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007682:	2b00      	cmp	r3, #0
 8007684:	d1f0      	bne.n	8007668 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	69da      	ldr	r2, [r3, #28]
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	6a1b      	ldr	r3, [r3, #32]
 800768e:	431a      	orrs	r2, r3
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007694:	019b      	lsls	r3, r3, #6
 8007696:	431a      	orrs	r2, r3
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800769c:	085b      	lsrs	r3, r3, #1
 800769e:	3b01      	subs	r3, #1
 80076a0:	041b      	lsls	r3, r3, #16
 80076a2:	431a      	orrs	r2, r3
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076a8:	061b      	lsls	r3, r3, #24
 80076aa:	491b      	ldr	r1, [pc, #108]	; (8007718 <HAL_RCC_OscConfig+0x470>)
 80076ac:	4313      	orrs	r3, r2
 80076ae:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80076b0:	4b1b      	ldr	r3, [pc, #108]	; (8007720 <HAL_RCC_OscConfig+0x478>)
 80076b2:	2201      	movs	r2, #1
 80076b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80076b6:	f7fc febd 	bl	8004434 <HAL_GetTick>
 80076ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80076bc:	e008      	b.n	80076d0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80076be:	f7fc feb9 	bl	8004434 <HAL_GetTick>
 80076c2:	4602      	mov	r2, r0
 80076c4:	693b      	ldr	r3, [r7, #16]
 80076c6:	1ad3      	subs	r3, r2, r3
 80076c8:	2b02      	cmp	r3, #2
 80076ca:	d901      	bls.n	80076d0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80076cc:	2303      	movs	r3, #3
 80076ce:	e05c      	b.n	800778a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80076d0:	4b11      	ldr	r3, [pc, #68]	; (8007718 <HAL_RCC_OscConfig+0x470>)
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d0f0      	beq.n	80076be <HAL_RCC_OscConfig+0x416>
 80076dc:	e054      	b.n	8007788 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80076de:	4b10      	ldr	r3, [pc, #64]	; (8007720 <HAL_RCC_OscConfig+0x478>)
 80076e0:	2200      	movs	r2, #0
 80076e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80076e4:	f7fc fea6 	bl	8004434 <HAL_GetTick>
 80076e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80076ea:	e008      	b.n	80076fe <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80076ec:	f7fc fea2 	bl	8004434 <HAL_GetTick>
 80076f0:	4602      	mov	r2, r0
 80076f2:	693b      	ldr	r3, [r7, #16]
 80076f4:	1ad3      	subs	r3, r2, r3
 80076f6:	2b02      	cmp	r3, #2
 80076f8:	d901      	bls.n	80076fe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80076fa:	2303      	movs	r3, #3
 80076fc:	e045      	b.n	800778a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80076fe:	4b06      	ldr	r3, [pc, #24]	; (8007718 <HAL_RCC_OscConfig+0x470>)
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007706:	2b00      	cmp	r3, #0
 8007708:	d1f0      	bne.n	80076ec <HAL_RCC_OscConfig+0x444>
 800770a:	e03d      	b.n	8007788 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	699b      	ldr	r3, [r3, #24]
 8007710:	2b01      	cmp	r3, #1
 8007712:	d107      	bne.n	8007724 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007714:	2301      	movs	r3, #1
 8007716:	e038      	b.n	800778a <HAL_RCC_OscConfig+0x4e2>
 8007718:	40023800 	.word	0x40023800
 800771c:	40007000 	.word	0x40007000
 8007720:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007724:	4b1b      	ldr	r3, [pc, #108]	; (8007794 <HAL_RCC_OscConfig+0x4ec>)
 8007726:	685b      	ldr	r3, [r3, #4]
 8007728:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	699b      	ldr	r3, [r3, #24]
 800772e:	2b01      	cmp	r3, #1
 8007730:	d028      	beq.n	8007784 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800773c:	429a      	cmp	r2, r3
 800773e:	d121      	bne.n	8007784 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800774a:	429a      	cmp	r2, r3
 800774c:	d11a      	bne.n	8007784 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800774e:	68fa      	ldr	r2, [r7, #12]
 8007750:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007754:	4013      	ands	r3, r2
 8007756:	687a      	ldr	r2, [r7, #4]
 8007758:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800775a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800775c:	4293      	cmp	r3, r2
 800775e:	d111      	bne.n	8007784 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800776a:	085b      	lsrs	r3, r3, #1
 800776c:	3b01      	subs	r3, #1
 800776e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007770:	429a      	cmp	r2, r3
 8007772:	d107      	bne.n	8007784 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800777e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007780:	429a      	cmp	r2, r3
 8007782:	d001      	beq.n	8007788 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8007784:	2301      	movs	r3, #1
 8007786:	e000      	b.n	800778a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007788:	2300      	movs	r3, #0
}
 800778a:	4618      	mov	r0, r3
 800778c:	3718      	adds	r7, #24
 800778e:	46bd      	mov	sp, r7
 8007790:	bd80      	pop	{r7, pc}
 8007792:	bf00      	nop
 8007794:	40023800 	.word	0x40023800

08007798 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007798:	b580      	push	{r7, lr}
 800779a:	b084      	sub	sp, #16
 800779c:	af00      	add	r7, sp, #0
 800779e:	6078      	str	r0, [r7, #4]
 80077a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d101      	bne.n	80077ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80077a8:	2301      	movs	r3, #1
 80077aa:	e0cc      	b.n	8007946 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80077ac:	4b68      	ldr	r3, [pc, #416]	; (8007950 <HAL_RCC_ClockConfig+0x1b8>)
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	f003 0307 	and.w	r3, r3, #7
 80077b4:	683a      	ldr	r2, [r7, #0]
 80077b6:	429a      	cmp	r2, r3
 80077b8:	d90c      	bls.n	80077d4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80077ba:	4b65      	ldr	r3, [pc, #404]	; (8007950 <HAL_RCC_ClockConfig+0x1b8>)
 80077bc:	683a      	ldr	r2, [r7, #0]
 80077be:	b2d2      	uxtb	r2, r2
 80077c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80077c2:	4b63      	ldr	r3, [pc, #396]	; (8007950 <HAL_RCC_ClockConfig+0x1b8>)
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	f003 0307 	and.w	r3, r3, #7
 80077ca:	683a      	ldr	r2, [r7, #0]
 80077cc:	429a      	cmp	r2, r3
 80077ce:	d001      	beq.n	80077d4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80077d0:	2301      	movs	r3, #1
 80077d2:	e0b8      	b.n	8007946 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	f003 0302 	and.w	r3, r3, #2
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d020      	beq.n	8007822 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	f003 0304 	and.w	r3, r3, #4
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d005      	beq.n	80077f8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80077ec:	4b59      	ldr	r3, [pc, #356]	; (8007954 <HAL_RCC_ClockConfig+0x1bc>)
 80077ee:	689b      	ldr	r3, [r3, #8]
 80077f0:	4a58      	ldr	r2, [pc, #352]	; (8007954 <HAL_RCC_ClockConfig+0x1bc>)
 80077f2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80077f6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	f003 0308 	and.w	r3, r3, #8
 8007800:	2b00      	cmp	r3, #0
 8007802:	d005      	beq.n	8007810 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007804:	4b53      	ldr	r3, [pc, #332]	; (8007954 <HAL_RCC_ClockConfig+0x1bc>)
 8007806:	689b      	ldr	r3, [r3, #8]
 8007808:	4a52      	ldr	r2, [pc, #328]	; (8007954 <HAL_RCC_ClockConfig+0x1bc>)
 800780a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800780e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007810:	4b50      	ldr	r3, [pc, #320]	; (8007954 <HAL_RCC_ClockConfig+0x1bc>)
 8007812:	689b      	ldr	r3, [r3, #8]
 8007814:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	689b      	ldr	r3, [r3, #8]
 800781c:	494d      	ldr	r1, [pc, #308]	; (8007954 <HAL_RCC_ClockConfig+0x1bc>)
 800781e:	4313      	orrs	r3, r2
 8007820:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	f003 0301 	and.w	r3, r3, #1
 800782a:	2b00      	cmp	r3, #0
 800782c:	d044      	beq.n	80078b8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	685b      	ldr	r3, [r3, #4]
 8007832:	2b01      	cmp	r3, #1
 8007834:	d107      	bne.n	8007846 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007836:	4b47      	ldr	r3, [pc, #284]	; (8007954 <HAL_RCC_ClockConfig+0x1bc>)
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800783e:	2b00      	cmp	r3, #0
 8007840:	d119      	bne.n	8007876 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007842:	2301      	movs	r3, #1
 8007844:	e07f      	b.n	8007946 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	685b      	ldr	r3, [r3, #4]
 800784a:	2b02      	cmp	r3, #2
 800784c:	d003      	beq.n	8007856 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007852:	2b03      	cmp	r3, #3
 8007854:	d107      	bne.n	8007866 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007856:	4b3f      	ldr	r3, [pc, #252]	; (8007954 <HAL_RCC_ClockConfig+0x1bc>)
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800785e:	2b00      	cmp	r3, #0
 8007860:	d109      	bne.n	8007876 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007862:	2301      	movs	r3, #1
 8007864:	e06f      	b.n	8007946 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007866:	4b3b      	ldr	r3, [pc, #236]	; (8007954 <HAL_RCC_ClockConfig+0x1bc>)
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	f003 0302 	and.w	r3, r3, #2
 800786e:	2b00      	cmp	r3, #0
 8007870:	d101      	bne.n	8007876 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007872:	2301      	movs	r3, #1
 8007874:	e067      	b.n	8007946 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007876:	4b37      	ldr	r3, [pc, #220]	; (8007954 <HAL_RCC_ClockConfig+0x1bc>)
 8007878:	689b      	ldr	r3, [r3, #8]
 800787a:	f023 0203 	bic.w	r2, r3, #3
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	685b      	ldr	r3, [r3, #4]
 8007882:	4934      	ldr	r1, [pc, #208]	; (8007954 <HAL_RCC_ClockConfig+0x1bc>)
 8007884:	4313      	orrs	r3, r2
 8007886:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007888:	f7fc fdd4 	bl	8004434 <HAL_GetTick>
 800788c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800788e:	e00a      	b.n	80078a6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007890:	f7fc fdd0 	bl	8004434 <HAL_GetTick>
 8007894:	4602      	mov	r2, r0
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	1ad3      	subs	r3, r2, r3
 800789a:	f241 3288 	movw	r2, #5000	; 0x1388
 800789e:	4293      	cmp	r3, r2
 80078a0:	d901      	bls.n	80078a6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80078a2:	2303      	movs	r3, #3
 80078a4:	e04f      	b.n	8007946 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80078a6:	4b2b      	ldr	r3, [pc, #172]	; (8007954 <HAL_RCC_ClockConfig+0x1bc>)
 80078a8:	689b      	ldr	r3, [r3, #8]
 80078aa:	f003 020c 	and.w	r2, r3, #12
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	685b      	ldr	r3, [r3, #4]
 80078b2:	009b      	lsls	r3, r3, #2
 80078b4:	429a      	cmp	r2, r3
 80078b6:	d1eb      	bne.n	8007890 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80078b8:	4b25      	ldr	r3, [pc, #148]	; (8007950 <HAL_RCC_ClockConfig+0x1b8>)
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	f003 0307 	and.w	r3, r3, #7
 80078c0:	683a      	ldr	r2, [r7, #0]
 80078c2:	429a      	cmp	r2, r3
 80078c4:	d20c      	bcs.n	80078e0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80078c6:	4b22      	ldr	r3, [pc, #136]	; (8007950 <HAL_RCC_ClockConfig+0x1b8>)
 80078c8:	683a      	ldr	r2, [r7, #0]
 80078ca:	b2d2      	uxtb	r2, r2
 80078cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80078ce:	4b20      	ldr	r3, [pc, #128]	; (8007950 <HAL_RCC_ClockConfig+0x1b8>)
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	f003 0307 	and.w	r3, r3, #7
 80078d6:	683a      	ldr	r2, [r7, #0]
 80078d8:	429a      	cmp	r2, r3
 80078da:	d001      	beq.n	80078e0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80078dc:	2301      	movs	r3, #1
 80078de:	e032      	b.n	8007946 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	f003 0304 	and.w	r3, r3, #4
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d008      	beq.n	80078fe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80078ec:	4b19      	ldr	r3, [pc, #100]	; (8007954 <HAL_RCC_ClockConfig+0x1bc>)
 80078ee:	689b      	ldr	r3, [r3, #8]
 80078f0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	68db      	ldr	r3, [r3, #12]
 80078f8:	4916      	ldr	r1, [pc, #88]	; (8007954 <HAL_RCC_ClockConfig+0x1bc>)
 80078fa:	4313      	orrs	r3, r2
 80078fc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	f003 0308 	and.w	r3, r3, #8
 8007906:	2b00      	cmp	r3, #0
 8007908:	d009      	beq.n	800791e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800790a:	4b12      	ldr	r3, [pc, #72]	; (8007954 <HAL_RCC_ClockConfig+0x1bc>)
 800790c:	689b      	ldr	r3, [r3, #8]
 800790e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	691b      	ldr	r3, [r3, #16]
 8007916:	00db      	lsls	r3, r3, #3
 8007918:	490e      	ldr	r1, [pc, #56]	; (8007954 <HAL_RCC_ClockConfig+0x1bc>)
 800791a:	4313      	orrs	r3, r2
 800791c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800791e:	f000 f821 	bl	8007964 <HAL_RCC_GetSysClockFreq>
 8007922:	4602      	mov	r2, r0
 8007924:	4b0b      	ldr	r3, [pc, #44]	; (8007954 <HAL_RCC_ClockConfig+0x1bc>)
 8007926:	689b      	ldr	r3, [r3, #8]
 8007928:	091b      	lsrs	r3, r3, #4
 800792a:	f003 030f 	and.w	r3, r3, #15
 800792e:	490a      	ldr	r1, [pc, #40]	; (8007958 <HAL_RCC_ClockConfig+0x1c0>)
 8007930:	5ccb      	ldrb	r3, [r1, r3]
 8007932:	fa22 f303 	lsr.w	r3, r2, r3
 8007936:	4a09      	ldr	r2, [pc, #36]	; (800795c <HAL_RCC_ClockConfig+0x1c4>)
 8007938:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800793a:	4b09      	ldr	r3, [pc, #36]	; (8007960 <HAL_RCC_ClockConfig+0x1c8>)
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	4618      	mov	r0, r3
 8007940:	f7fc fd34 	bl	80043ac <HAL_InitTick>

  return HAL_OK;
 8007944:	2300      	movs	r3, #0
}
 8007946:	4618      	mov	r0, r3
 8007948:	3710      	adds	r7, #16
 800794a:	46bd      	mov	sp, r7
 800794c:	bd80      	pop	{r7, pc}
 800794e:	bf00      	nop
 8007950:	40023c00 	.word	0x40023c00
 8007954:	40023800 	.word	0x40023800
 8007958:	0801d2cc 	.word	0x0801d2cc
 800795c:	20000000 	.word	0x20000000
 8007960:	2000002c 	.word	0x2000002c

08007964 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007964:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007968:	b094      	sub	sp, #80	; 0x50
 800796a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800796c:	2300      	movs	r3, #0
 800796e:	647b      	str	r3, [r7, #68]	; 0x44
 8007970:	2300      	movs	r3, #0
 8007972:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007974:	2300      	movs	r3, #0
 8007976:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8007978:	2300      	movs	r3, #0
 800797a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800797c:	4b79      	ldr	r3, [pc, #484]	; (8007b64 <HAL_RCC_GetSysClockFreq+0x200>)
 800797e:	689b      	ldr	r3, [r3, #8]
 8007980:	f003 030c 	and.w	r3, r3, #12
 8007984:	2b08      	cmp	r3, #8
 8007986:	d00d      	beq.n	80079a4 <HAL_RCC_GetSysClockFreq+0x40>
 8007988:	2b08      	cmp	r3, #8
 800798a:	f200 80e1 	bhi.w	8007b50 <HAL_RCC_GetSysClockFreq+0x1ec>
 800798e:	2b00      	cmp	r3, #0
 8007990:	d002      	beq.n	8007998 <HAL_RCC_GetSysClockFreq+0x34>
 8007992:	2b04      	cmp	r3, #4
 8007994:	d003      	beq.n	800799e <HAL_RCC_GetSysClockFreq+0x3a>
 8007996:	e0db      	b.n	8007b50 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007998:	4b73      	ldr	r3, [pc, #460]	; (8007b68 <HAL_RCC_GetSysClockFreq+0x204>)
 800799a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800799c:	e0db      	b.n	8007b56 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800799e:	4b73      	ldr	r3, [pc, #460]	; (8007b6c <HAL_RCC_GetSysClockFreq+0x208>)
 80079a0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80079a2:	e0d8      	b.n	8007b56 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80079a4:	4b6f      	ldr	r3, [pc, #444]	; (8007b64 <HAL_RCC_GetSysClockFreq+0x200>)
 80079a6:	685b      	ldr	r3, [r3, #4]
 80079a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80079ac:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80079ae:	4b6d      	ldr	r3, [pc, #436]	; (8007b64 <HAL_RCC_GetSysClockFreq+0x200>)
 80079b0:	685b      	ldr	r3, [r3, #4]
 80079b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d063      	beq.n	8007a82 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80079ba:	4b6a      	ldr	r3, [pc, #424]	; (8007b64 <HAL_RCC_GetSysClockFreq+0x200>)
 80079bc:	685b      	ldr	r3, [r3, #4]
 80079be:	099b      	lsrs	r3, r3, #6
 80079c0:	2200      	movs	r2, #0
 80079c2:	63bb      	str	r3, [r7, #56]	; 0x38
 80079c4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80079c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80079cc:	633b      	str	r3, [r7, #48]	; 0x30
 80079ce:	2300      	movs	r3, #0
 80079d0:	637b      	str	r3, [r7, #52]	; 0x34
 80079d2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80079d6:	4622      	mov	r2, r4
 80079d8:	462b      	mov	r3, r5
 80079da:	f04f 0000 	mov.w	r0, #0
 80079de:	f04f 0100 	mov.w	r1, #0
 80079e2:	0159      	lsls	r1, r3, #5
 80079e4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80079e8:	0150      	lsls	r0, r2, #5
 80079ea:	4602      	mov	r2, r0
 80079ec:	460b      	mov	r3, r1
 80079ee:	4621      	mov	r1, r4
 80079f0:	1a51      	subs	r1, r2, r1
 80079f2:	6139      	str	r1, [r7, #16]
 80079f4:	4629      	mov	r1, r5
 80079f6:	eb63 0301 	sbc.w	r3, r3, r1
 80079fa:	617b      	str	r3, [r7, #20]
 80079fc:	f04f 0200 	mov.w	r2, #0
 8007a00:	f04f 0300 	mov.w	r3, #0
 8007a04:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007a08:	4659      	mov	r1, fp
 8007a0a:	018b      	lsls	r3, r1, #6
 8007a0c:	4651      	mov	r1, sl
 8007a0e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007a12:	4651      	mov	r1, sl
 8007a14:	018a      	lsls	r2, r1, #6
 8007a16:	4651      	mov	r1, sl
 8007a18:	ebb2 0801 	subs.w	r8, r2, r1
 8007a1c:	4659      	mov	r1, fp
 8007a1e:	eb63 0901 	sbc.w	r9, r3, r1
 8007a22:	f04f 0200 	mov.w	r2, #0
 8007a26:	f04f 0300 	mov.w	r3, #0
 8007a2a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007a2e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007a32:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007a36:	4690      	mov	r8, r2
 8007a38:	4699      	mov	r9, r3
 8007a3a:	4623      	mov	r3, r4
 8007a3c:	eb18 0303 	adds.w	r3, r8, r3
 8007a40:	60bb      	str	r3, [r7, #8]
 8007a42:	462b      	mov	r3, r5
 8007a44:	eb49 0303 	adc.w	r3, r9, r3
 8007a48:	60fb      	str	r3, [r7, #12]
 8007a4a:	f04f 0200 	mov.w	r2, #0
 8007a4e:	f04f 0300 	mov.w	r3, #0
 8007a52:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8007a56:	4629      	mov	r1, r5
 8007a58:	024b      	lsls	r3, r1, #9
 8007a5a:	4621      	mov	r1, r4
 8007a5c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007a60:	4621      	mov	r1, r4
 8007a62:	024a      	lsls	r2, r1, #9
 8007a64:	4610      	mov	r0, r2
 8007a66:	4619      	mov	r1, r3
 8007a68:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007a6a:	2200      	movs	r2, #0
 8007a6c:	62bb      	str	r3, [r7, #40]	; 0x28
 8007a6e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007a70:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007a74:	f7f9 f908 	bl	8000c88 <__aeabi_uldivmod>
 8007a78:	4602      	mov	r2, r0
 8007a7a:	460b      	mov	r3, r1
 8007a7c:	4613      	mov	r3, r2
 8007a7e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007a80:	e058      	b.n	8007b34 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007a82:	4b38      	ldr	r3, [pc, #224]	; (8007b64 <HAL_RCC_GetSysClockFreq+0x200>)
 8007a84:	685b      	ldr	r3, [r3, #4]
 8007a86:	099b      	lsrs	r3, r3, #6
 8007a88:	2200      	movs	r2, #0
 8007a8a:	4618      	mov	r0, r3
 8007a8c:	4611      	mov	r1, r2
 8007a8e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007a92:	623b      	str	r3, [r7, #32]
 8007a94:	2300      	movs	r3, #0
 8007a96:	627b      	str	r3, [r7, #36]	; 0x24
 8007a98:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007a9c:	4642      	mov	r2, r8
 8007a9e:	464b      	mov	r3, r9
 8007aa0:	f04f 0000 	mov.w	r0, #0
 8007aa4:	f04f 0100 	mov.w	r1, #0
 8007aa8:	0159      	lsls	r1, r3, #5
 8007aaa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007aae:	0150      	lsls	r0, r2, #5
 8007ab0:	4602      	mov	r2, r0
 8007ab2:	460b      	mov	r3, r1
 8007ab4:	4641      	mov	r1, r8
 8007ab6:	ebb2 0a01 	subs.w	sl, r2, r1
 8007aba:	4649      	mov	r1, r9
 8007abc:	eb63 0b01 	sbc.w	fp, r3, r1
 8007ac0:	f04f 0200 	mov.w	r2, #0
 8007ac4:	f04f 0300 	mov.w	r3, #0
 8007ac8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007acc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007ad0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007ad4:	ebb2 040a 	subs.w	r4, r2, sl
 8007ad8:	eb63 050b 	sbc.w	r5, r3, fp
 8007adc:	f04f 0200 	mov.w	r2, #0
 8007ae0:	f04f 0300 	mov.w	r3, #0
 8007ae4:	00eb      	lsls	r3, r5, #3
 8007ae6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007aea:	00e2      	lsls	r2, r4, #3
 8007aec:	4614      	mov	r4, r2
 8007aee:	461d      	mov	r5, r3
 8007af0:	4643      	mov	r3, r8
 8007af2:	18e3      	adds	r3, r4, r3
 8007af4:	603b      	str	r3, [r7, #0]
 8007af6:	464b      	mov	r3, r9
 8007af8:	eb45 0303 	adc.w	r3, r5, r3
 8007afc:	607b      	str	r3, [r7, #4]
 8007afe:	f04f 0200 	mov.w	r2, #0
 8007b02:	f04f 0300 	mov.w	r3, #0
 8007b06:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007b0a:	4629      	mov	r1, r5
 8007b0c:	028b      	lsls	r3, r1, #10
 8007b0e:	4621      	mov	r1, r4
 8007b10:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007b14:	4621      	mov	r1, r4
 8007b16:	028a      	lsls	r2, r1, #10
 8007b18:	4610      	mov	r0, r2
 8007b1a:	4619      	mov	r1, r3
 8007b1c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007b1e:	2200      	movs	r2, #0
 8007b20:	61bb      	str	r3, [r7, #24]
 8007b22:	61fa      	str	r2, [r7, #28]
 8007b24:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007b28:	f7f9 f8ae 	bl	8000c88 <__aeabi_uldivmod>
 8007b2c:	4602      	mov	r2, r0
 8007b2e:	460b      	mov	r3, r1
 8007b30:	4613      	mov	r3, r2
 8007b32:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007b34:	4b0b      	ldr	r3, [pc, #44]	; (8007b64 <HAL_RCC_GetSysClockFreq+0x200>)
 8007b36:	685b      	ldr	r3, [r3, #4]
 8007b38:	0c1b      	lsrs	r3, r3, #16
 8007b3a:	f003 0303 	and.w	r3, r3, #3
 8007b3e:	3301      	adds	r3, #1
 8007b40:	005b      	lsls	r3, r3, #1
 8007b42:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8007b44:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007b46:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007b48:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b4c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007b4e:	e002      	b.n	8007b56 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007b50:	4b05      	ldr	r3, [pc, #20]	; (8007b68 <HAL_RCC_GetSysClockFreq+0x204>)
 8007b52:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007b54:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007b56:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8007b58:	4618      	mov	r0, r3
 8007b5a:	3750      	adds	r7, #80	; 0x50
 8007b5c:	46bd      	mov	sp, r7
 8007b5e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007b62:	bf00      	nop
 8007b64:	40023800 	.word	0x40023800
 8007b68:	00f42400 	.word	0x00f42400
 8007b6c:	007a1200 	.word	0x007a1200

08007b70 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007b70:	b480      	push	{r7}
 8007b72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007b74:	4b03      	ldr	r3, [pc, #12]	; (8007b84 <HAL_RCC_GetHCLKFreq+0x14>)
 8007b76:	681b      	ldr	r3, [r3, #0]
}
 8007b78:	4618      	mov	r0, r3
 8007b7a:	46bd      	mov	sp, r7
 8007b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b80:	4770      	bx	lr
 8007b82:	bf00      	nop
 8007b84:	20000000 	.word	0x20000000

08007b88 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007b88:	b580      	push	{r7, lr}
 8007b8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007b8c:	f7ff fff0 	bl	8007b70 <HAL_RCC_GetHCLKFreq>
 8007b90:	4602      	mov	r2, r0
 8007b92:	4b05      	ldr	r3, [pc, #20]	; (8007ba8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007b94:	689b      	ldr	r3, [r3, #8]
 8007b96:	0a9b      	lsrs	r3, r3, #10
 8007b98:	f003 0307 	and.w	r3, r3, #7
 8007b9c:	4903      	ldr	r1, [pc, #12]	; (8007bac <HAL_RCC_GetPCLK1Freq+0x24>)
 8007b9e:	5ccb      	ldrb	r3, [r1, r3]
 8007ba0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007ba4:	4618      	mov	r0, r3
 8007ba6:	bd80      	pop	{r7, pc}
 8007ba8:	40023800 	.word	0x40023800
 8007bac:	0801d2dc 	.word	0x0801d2dc

08007bb0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007bb0:	b580      	push	{r7, lr}
 8007bb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007bb4:	f7ff ffdc 	bl	8007b70 <HAL_RCC_GetHCLKFreq>
 8007bb8:	4602      	mov	r2, r0
 8007bba:	4b05      	ldr	r3, [pc, #20]	; (8007bd0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007bbc:	689b      	ldr	r3, [r3, #8]
 8007bbe:	0b5b      	lsrs	r3, r3, #13
 8007bc0:	f003 0307 	and.w	r3, r3, #7
 8007bc4:	4903      	ldr	r1, [pc, #12]	; (8007bd4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007bc6:	5ccb      	ldrb	r3, [r1, r3]
 8007bc8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007bcc:	4618      	mov	r0, r3
 8007bce:	bd80      	pop	{r7, pc}
 8007bd0:	40023800 	.word	0x40023800
 8007bd4:	0801d2dc 	.word	0x0801d2dc

08007bd8 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007bd8:	b580      	push	{r7, lr}
 8007bda:	b086      	sub	sp, #24
 8007bdc:	af00      	add	r7, sp, #0
 8007bde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007be0:	2300      	movs	r3, #0
 8007be2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8007be4:	2300      	movs	r3, #0
 8007be6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	f003 0301 	and.w	r3, r3, #1
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d105      	bne.n	8007c00 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d035      	beq.n	8007c6c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007c00:	4b62      	ldr	r3, [pc, #392]	; (8007d8c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8007c02:	2200      	movs	r2, #0
 8007c04:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007c06:	f7fc fc15 	bl	8004434 <HAL_GetTick>
 8007c0a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007c0c:	e008      	b.n	8007c20 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8007c0e:	f7fc fc11 	bl	8004434 <HAL_GetTick>
 8007c12:	4602      	mov	r2, r0
 8007c14:	697b      	ldr	r3, [r7, #20]
 8007c16:	1ad3      	subs	r3, r2, r3
 8007c18:	2b02      	cmp	r3, #2
 8007c1a:	d901      	bls.n	8007c20 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007c1c:	2303      	movs	r3, #3
 8007c1e:	e0b0      	b.n	8007d82 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007c20:	4b5b      	ldr	r3, [pc, #364]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d1f0      	bne.n	8007c0e <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	685b      	ldr	r3, [r3, #4]
 8007c30:	019a      	lsls	r2, r3, #6
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	689b      	ldr	r3, [r3, #8]
 8007c36:	071b      	lsls	r3, r3, #28
 8007c38:	4955      	ldr	r1, [pc, #340]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007c3a:	4313      	orrs	r3, r2
 8007c3c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007c40:	4b52      	ldr	r3, [pc, #328]	; (8007d8c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8007c42:	2201      	movs	r2, #1
 8007c44:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007c46:	f7fc fbf5 	bl	8004434 <HAL_GetTick>
 8007c4a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007c4c:	e008      	b.n	8007c60 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8007c4e:	f7fc fbf1 	bl	8004434 <HAL_GetTick>
 8007c52:	4602      	mov	r2, r0
 8007c54:	697b      	ldr	r3, [r7, #20]
 8007c56:	1ad3      	subs	r3, r2, r3
 8007c58:	2b02      	cmp	r3, #2
 8007c5a:	d901      	bls.n	8007c60 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007c5c:	2303      	movs	r3, #3
 8007c5e:	e090      	b.n	8007d82 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007c60:	4b4b      	ldr	r3, [pc, #300]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d0f0      	beq.n	8007c4e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	f003 0302 	and.w	r3, r3, #2
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	f000 8083 	beq.w	8007d80 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007c7a:	2300      	movs	r3, #0
 8007c7c:	60fb      	str	r3, [r7, #12]
 8007c7e:	4b44      	ldr	r3, [pc, #272]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c82:	4a43      	ldr	r2, [pc, #268]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007c84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007c88:	6413      	str	r3, [r2, #64]	; 0x40
 8007c8a:	4b41      	ldr	r3, [pc, #260]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007c8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007c92:	60fb      	str	r3, [r7, #12]
 8007c94:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8007c96:	4b3f      	ldr	r3, [pc, #252]	; (8007d94 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	4a3e      	ldr	r2, [pc, #248]	; (8007d94 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007c9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007ca0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007ca2:	f7fc fbc7 	bl	8004434 <HAL_GetTick>
 8007ca6:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007ca8:	e008      	b.n	8007cbc <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8007caa:	f7fc fbc3 	bl	8004434 <HAL_GetTick>
 8007cae:	4602      	mov	r2, r0
 8007cb0:	697b      	ldr	r3, [r7, #20]
 8007cb2:	1ad3      	subs	r3, r2, r3
 8007cb4:	2b02      	cmp	r3, #2
 8007cb6:	d901      	bls.n	8007cbc <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8007cb8:	2303      	movs	r3, #3
 8007cba:	e062      	b.n	8007d82 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007cbc:	4b35      	ldr	r3, [pc, #212]	; (8007d94 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d0f0      	beq.n	8007caa <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007cc8:	4b31      	ldr	r3, [pc, #196]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007cca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ccc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007cd0:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007cd2:	693b      	ldr	r3, [r7, #16]
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d02f      	beq.n	8007d38 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	68db      	ldr	r3, [r3, #12]
 8007cdc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007ce0:	693a      	ldr	r2, [r7, #16]
 8007ce2:	429a      	cmp	r2, r3
 8007ce4:	d028      	beq.n	8007d38 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007ce6:	4b2a      	ldr	r3, [pc, #168]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007ce8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007cea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007cee:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007cf0:	4b29      	ldr	r3, [pc, #164]	; (8007d98 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8007cf2:	2201      	movs	r2, #1
 8007cf4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007cf6:	4b28      	ldr	r3, [pc, #160]	; (8007d98 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8007cf8:	2200      	movs	r2, #0
 8007cfa:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8007cfc:	4a24      	ldr	r2, [pc, #144]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007cfe:	693b      	ldr	r3, [r7, #16]
 8007d00:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007d02:	4b23      	ldr	r3, [pc, #140]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007d04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d06:	f003 0301 	and.w	r3, r3, #1
 8007d0a:	2b01      	cmp	r3, #1
 8007d0c:	d114      	bne.n	8007d38 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8007d0e:	f7fc fb91 	bl	8004434 <HAL_GetTick>
 8007d12:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007d14:	e00a      	b.n	8007d2c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007d16:	f7fc fb8d 	bl	8004434 <HAL_GetTick>
 8007d1a:	4602      	mov	r2, r0
 8007d1c:	697b      	ldr	r3, [r7, #20]
 8007d1e:	1ad3      	subs	r3, r2, r3
 8007d20:	f241 3288 	movw	r2, #5000	; 0x1388
 8007d24:	4293      	cmp	r3, r2
 8007d26:	d901      	bls.n	8007d2c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8007d28:	2303      	movs	r3, #3
 8007d2a:	e02a      	b.n	8007d82 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007d2c:	4b18      	ldr	r3, [pc, #96]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007d2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d30:	f003 0302 	and.w	r3, r3, #2
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d0ee      	beq.n	8007d16 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	68db      	ldr	r3, [r3, #12]
 8007d3c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007d40:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007d44:	d10d      	bne.n	8007d62 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8007d46:	4b12      	ldr	r3, [pc, #72]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007d48:	689b      	ldr	r3, [r3, #8]
 8007d4a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	68db      	ldr	r3, [r3, #12]
 8007d52:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8007d56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007d5a:	490d      	ldr	r1, [pc, #52]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007d5c:	4313      	orrs	r3, r2
 8007d5e:	608b      	str	r3, [r1, #8]
 8007d60:	e005      	b.n	8007d6e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8007d62:	4b0b      	ldr	r3, [pc, #44]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007d64:	689b      	ldr	r3, [r3, #8]
 8007d66:	4a0a      	ldr	r2, [pc, #40]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007d68:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8007d6c:	6093      	str	r3, [r2, #8]
 8007d6e:	4b08      	ldr	r3, [pc, #32]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007d70:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	68db      	ldr	r3, [r3, #12]
 8007d76:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007d7a:	4905      	ldr	r1, [pc, #20]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007d7c:	4313      	orrs	r3, r2
 8007d7e:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8007d80:	2300      	movs	r3, #0
}
 8007d82:	4618      	mov	r0, r3
 8007d84:	3718      	adds	r7, #24
 8007d86:	46bd      	mov	sp, r7
 8007d88:	bd80      	pop	{r7, pc}
 8007d8a:	bf00      	nop
 8007d8c:	42470068 	.word	0x42470068
 8007d90:	40023800 	.word	0x40023800
 8007d94:	40007000 	.word	0x40007000
 8007d98:	42470e40 	.word	0x42470e40

08007d9c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8007d9c:	b580      	push	{r7, lr}
 8007d9e:	b082      	sub	sp, #8
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d101      	bne.n	8007dae <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8007daa:	2301      	movs	r3, #1
 8007dac:	e083      	b.n	8007eb6 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	7f5b      	ldrb	r3, [r3, #29]
 8007db2:	b2db      	uxtb	r3, r3
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d105      	bne.n	8007dc4 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	2200      	movs	r2, #0
 8007dbc:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8007dbe:	6878      	ldr	r0, [r7, #4]
 8007dc0:	f7fb fd54 	bl	800386c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	2202      	movs	r2, #2
 8007dc8:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	22ca      	movs	r2, #202	; 0xca
 8007dd0:	625a      	str	r2, [r3, #36]	; 0x24
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	2253      	movs	r2, #83	; 0x53
 8007dd8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8007dda:	6878      	ldr	r0, [r7, #4]
 8007ddc:	f000 faee 	bl	80083bc <RTC_EnterInitMode>
 8007de0:	4603      	mov	r3, r0
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d008      	beq.n	8007df8 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	22ff      	movs	r2, #255	; 0xff
 8007dec:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	2204      	movs	r2, #4
 8007df2:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8007df4:	2301      	movs	r3, #1
 8007df6:	e05e      	b.n	8007eb6 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	689b      	ldr	r3, [r3, #8]
 8007dfe:	687a      	ldr	r2, [r7, #4]
 8007e00:	6812      	ldr	r2, [r2, #0]
 8007e02:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007e06:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007e0a:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	6899      	ldr	r1, [r3, #8]
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	685a      	ldr	r2, [r3, #4]
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	691b      	ldr	r3, [r3, #16]
 8007e1a:	431a      	orrs	r2, r3
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	695b      	ldr	r3, [r3, #20]
 8007e20:	431a      	orrs	r2, r3
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	430a      	orrs	r2, r1
 8007e28:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	687a      	ldr	r2, [r7, #4]
 8007e30:	68d2      	ldr	r2, [r2, #12]
 8007e32:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	6919      	ldr	r1, [r3, #16]
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	689b      	ldr	r3, [r3, #8]
 8007e3e:	041a      	lsls	r2, r3, #16
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	430a      	orrs	r2, r1
 8007e46:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	68da      	ldr	r2, [r3, #12]
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007e56:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	689b      	ldr	r3, [r3, #8]
 8007e5e:	f003 0320 	and.w	r3, r3, #32
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d10e      	bne.n	8007e84 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007e66:	6878      	ldr	r0, [r7, #4]
 8007e68:	f000 fa80 	bl	800836c <HAL_RTC_WaitForSynchro>
 8007e6c:	4603      	mov	r3, r0
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d008      	beq.n	8007e84 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	22ff      	movs	r2, #255	; 0xff
 8007e78:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	2204      	movs	r2, #4
 8007e7e:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8007e80:	2301      	movs	r3, #1
 8007e82:	e018      	b.n	8007eb6 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007e92:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	699a      	ldr	r2, [r3, #24]
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	430a      	orrs	r2, r1
 8007ea4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	22ff      	movs	r2, #255	; 0xff
 8007eac:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	2201      	movs	r2, #1
 8007eb2:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8007eb4:	2300      	movs	r3, #0
  }
}
 8007eb6:	4618      	mov	r0, r3
 8007eb8:	3708      	adds	r7, #8
 8007eba:	46bd      	mov	sp, r7
 8007ebc:	bd80      	pop	{r7, pc}

08007ebe <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8007ebe:	b590      	push	{r4, r7, lr}
 8007ec0:	b087      	sub	sp, #28
 8007ec2:	af00      	add	r7, sp, #0
 8007ec4:	60f8      	str	r0, [r7, #12]
 8007ec6:	60b9      	str	r1, [r7, #8]
 8007ec8:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8007eca:	2300      	movs	r3, #0
 8007ecc:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	7f1b      	ldrb	r3, [r3, #28]
 8007ed2:	2b01      	cmp	r3, #1
 8007ed4:	d101      	bne.n	8007eda <HAL_RTC_SetTime+0x1c>
 8007ed6:	2302      	movs	r3, #2
 8007ed8:	e0aa      	b.n	8008030 <HAL_RTC_SetTime+0x172>
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	2201      	movs	r2, #1
 8007ede:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	2202      	movs	r2, #2
 8007ee4:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d126      	bne.n	8007f3a <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	689b      	ldr	r3, [r3, #8]
 8007ef2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d102      	bne.n	8007f00 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8007efa:	68bb      	ldr	r3, [r7, #8]
 8007efc:	2200      	movs	r2, #0
 8007efe:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8007f00:	68bb      	ldr	r3, [r7, #8]
 8007f02:	781b      	ldrb	r3, [r3, #0]
 8007f04:	4618      	mov	r0, r3
 8007f06:	f000 fa85 	bl	8008414 <RTC_ByteToBcd2>
 8007f0a:	4603      	mov	r3, r0
 8007f0c:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8007f0e:	68bb      	ldr	r3, [r7, #8]
 8007f10:	785b      	ldrb	r3, [r3, #1]
 8007f12:	4618      	mov	r0, r3
 8007f14:	f000 fa7e 	bl	8008414 <RTC_ByteToBcd2>
 8007f18:	4603      	mov	r3, r0
 8007f1a:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8007f1c:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8007f1e:	68bb      	ldr	r3, [r7, #8]
 8007f20:	789b      	ldrb	r3, [r3, #2]
 8007f22:	4618      	mov	r0, r3
 8007f24:	f000 fa76 	bl	8008414 <RTC_ByteToBcd2>
 8007f28:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8007f2a:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8007f2e:	68bb      	ldr	r3, [r7, #8]
 8007f30:	78db      	ldrb	r3, [r3, #3]
 8007f32:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8007f34:	4313      	orrs	r3, r2
 8007f36:	617b      	str	r3, [r7, #20]
 8007f38:	e018      	b.n	8007f6c <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	689b      	ldr	r3, [r3, #8]
 8007f40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d102      	bne.n	8007f4e <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8007f48:	68bb      	ldr	r3, [r7, #8]
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8007f4e:	68bb      	ldr	r3, [r7, #8]
 8007f50:	781b      	ldrb	r3, [r3, #0]
 8007f52:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8007f54:	68bb      	ldr	r3, [r7, #8]
 8007f56:	785b      	ldrb	r3, [r3, #1]
 8007f58:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8007f5a:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8007f5c:	68ba      	ldr	r2, [r7, #8]
 8007f5e:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8007f60:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8007f62:	68bb      	ldr	r3, [r7, #8]
 8007f64:	78db      	ldrb	r3, [r3, #3]
 8007f66:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8007f68:	4313      	orrs	r3, r2
 8007f6a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	22ca      	movs	r2, #202	; 0xca
 8007f72:	625a      	str	r2, [r3, #36]	; 0x24
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	2253      	movs	r2, #83	; 0x53
 8007f7a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8007f7c:	68f8      	ldr	r0, [r7, #12]
 8007f7e:	f000 fa1d 	bl	80083bc <RTC_EnterInitMode>
 8007f82:	4603      	mov	r3, r0
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d00b      	beq.n	8007fa0 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	22ff      	movs	r2, #255	; 0xff
 8007f8e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	2204      	movs	r2, #4
 8007f94:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	2200      	movs	r2, #0
 8007f9a:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8007f9c:	2301      	movs	r3, #1
 8007f9e:	e047      	b.n	8008030 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	681a      	ldr	r2, [r3, #0]
 8007fa4:	697b      	ldr	r3, [r7, #20]
 8007fa6:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8007faa:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8007fae:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	689a      	ldr	r2, [r3, #8]
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007fbe:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	6899      	ldr	r1, [r3, #8]
 8007fc6:	68bb      	ldr	r3, [r7, #8]
 8007fc8:	68da      	ldr	r2, [r3, #12]
 8007fca:	68bb      	ldr	r3, [r7, #8]
 8007fcc:	691b      	ldr	r3, [r3, #16]
 8007fce:	431a      	orrs	r2, r3
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	430a      	orrs	r2, r1
 8007fd6:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	68da      	ldr	r2, [r3, #12]
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007fe6:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	689b      	ldr	r3, [r3, #8]
 8007fee:	f003 0320 	and.w	r3, r3, #32
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d111      	bne.n	800801a <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007ff6:	68f8      	ldr	r0, [r7, #12]
 8007ff8:	f000 f9b8 	bl	800836c <HAL_RTC_WaitForSynchro>
 8007ffc:	4603      	mov	r3, r0
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d00b      	beq.n	800801a <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	22ff      	movs	r2, #255	; 0xff
 8008008:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	2204      	movs	r2, #4
 800800e:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	2200      	movs	r2, #0
 8008014:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8008016:	2301      	movs	r3, #1
 8008018:	e00a      	b.n	8008030 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	22ff      	movs	r2, #255	; 0xff
 8008020:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	2201      	movs	r2, #1
 8008026:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	2200      	movs	r2, #0
 800802c:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 800802e:	2300      	movs	r3, #0
  }
}
 8008030:	4618      	mov	r0, r3
 8008032:	371c      	adds	r7, #28
 8008034:	46bd      	mov	sp, r7
 8008036:	bd90      	pop	{r4, r7, pc}

08008038 <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008038:	b580      	push	{r7, lr}
 800803a:	b086      	sub	sp, #24
 800803c:	af00      	add	r7, sp, #0
 800803e:	60f8      	str	r0, [r7, #12]
 8008040:	60b9      	str	r1, [r7, #8]
 8008042:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8008044:	2300      	movs	r3, #0
 8008046:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800804e:	68bb      	ldr	r3, [r7, #8]
 8008050:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	691b      	ldr	r3, [r3, #16]
 8008058:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800805c:	68bb      	ldr	r3, [r7, #8]
 800805e:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800806a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800806e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8008070:	697b      	ldr	r3, [r7, #20]
 8008072:	0c1b      	lsrs	r3, r3, #16
 8008074:	b2db      	uxtb	r3, r3
 8008076:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800807a:	b2da      	uxtb	r2, r3
 800807c:	68bb      	ldr	r3, [r7, #8]
 800807e:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8008080:	697b      	ldr	r3, [r7, #20]
 8008082:	0a1b      	lsrs	r3, r3, #8
 8008084:	b2db      	uxtb	r3, r3
 8008086:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800808a:	b2da      	uxtb	r2, r3
 800808c:	68bb      	ldr	r3, [r7, #8]
 800808e:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8008090:	697b      	ldr	r3, [r7, #20]
 8008092:	b2db      	uxtb	r3, r3
 8008094:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008098:	b2da      	uxtb	r2, r3
 800809a:	68bb      	ldr	r3, [r7, #8]
 800809c:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 800809e:	697b      	ldr	r3, [r7, #20]
 80080a0:	0c1b      	lsrs	r3, r3, #16
 80080a2:	b2db      	uxtb	r3, r3
 80080a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80080a8:	b2da      	uxtb	r2, r3
 80080aa:	68bb      	ldr	r3, [r7, #8]
 80080ac:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d11a      	bne.n	80080ea <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80080b4:	68bb      	ldr	r3, [r7, #8]
 80080b6:	781b      	ldrb	r3, [r3, #0]
 80080b8:	4618      	mov	r0, r3
 80080ba:	f000 f9c9 	bl	8008450 <RTC_Bcd2ToByte>
 80080be:	4603      	mov	r3, r0
 80080c0:	461a      	mov	r2, r3
 80080c2:	68bb      	ldr	r3, [r7, #8]
 80080c4:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80080c6:	68bb      	ldr	r3, [r7, #8]
 80080c8:	785b      	ldrb	r3, [r3, #1]
 80080ca:	4618      	mov	r0, r3
 80080cc:	f000 f9c0 	bl	8008450 <RTC_Bcd2ToByte>
 80080d0:	4603      	mov	r3, r0
 80080d2:	461a      	mov	r2, r3
 80080d4:	68bb      	ldr	r3, [r7, #8]
 80080d6:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80080d8:	68bb      	ldr	r3, [r7, #8]
 80080da:	789b      	ldrb	r3, [r3, #2]
 80080dc:	4618      	mov	r0, r3
 80080de:	f000 f9b7 	bl	8008450 <RTC_Bcd2ToByte>
 80080e2:	4603      	mov	r3, r0
 80080e4:	461a      	mov	r2, r3
 80080e6:	68bb      	ldr	r3, [r7, #8]
 80080e8:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80080ea:	2300      	movs	r3, #0
}
 80080ec:	4618      	mov	r0, r3
 80080ee:	3718      	adds	r7, #24
 80080f0:	46bd      	mov	sp, r7
 80080f2:	bd80      	pop	{r7, pc}

080080f4 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80080f4:	b590      	push	{r4, r7, lr}
 80080f6:	b087      	sub	sp, #28
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	60f8      	str	r0, [r7, #12]
 80080fc:	60b9      	str	r1, [r7, #8]
 80080fe:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8008100:	2300      	movs	r3, #0
 8008102:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	7f1b      	ldrb	r3, [r3, #28]
 8008108:	2b01      	cmp	r3, #1
 800810a:	d101      	bne.n	8008110 <HAL_RTC_SetDate+0x1c>
 800810c:	2302      	movs	r3, #2
 800810e:	e094      	b.n	800823a <HAL_RTC_SetDate+0x146>
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	2201      	movs	r2, #1
 8008114:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	2202      	movs	r2, #2
 800811a:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	2b00      	cmp	r3, #0
 8008120:	d10e      	bne.n	8008140 <HAL_RTC_SetDate+0x4c>
 8008122:	68bb      	ldr	r3, [r7, #8]
 8008124:	785b      	ldrb	r3, [r3, #1]
 8008126:	f003 0310 	and.w	r3, r3, #16
 800812a:	2b00      	cmp	r3, #0
 800812c:	d008      	beq.n	8008140 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800812e:	68bb      	ldr	r3, [r7, #8]
 8008130:	785b      	ldrb	r3, [r3, #1]
 8008132:	f023 0310 	bic.w	r3, r3, #16
 8008136:	b2db      	uxtb	r3, r3
 8008138:	330a      	adds	r3, #10
 800813a:	b2da      	uxtb	r2, r3
 800813c:	68bb      	ldr	r3, [r7, #8]
 800813e:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	2b00      	cmp	r3, #0
 8008144:	d11c      	bne.n	8008180 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8008146:	68bb      	ldr	r3, [r7, #8]
 8008148:	78db      	ldrb	r3, [r3, #3]
 800814a:	4618      	mov	r0, r3
 800814c:	f000 f962 	bl	8008414 <RTC_ByteToBcd2>
 8008150:	4603      	mov	r3, r0
 8008152:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8008154:	68bb      	ldr	r3, [r7, #8]
 8008156:	785b      	ldrb	r3, [r3, #1]
 8008158:	4618      	mov	r0, r3
 800815a:	f000 f95b 	bl	8008414 <RTC_ByteToBcd2>
 800815e:	4603      	mov	r3, r0
 8008160:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8008162:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8008164:	68bb      	ldr	r3, [r7, #8]
 8008166:	789b      	ldrb	r3, [r3, #2]
 8008168:	4618      	mov	r0, r3
 800816a:	f000 f953 	bl	8008414 <RTC_ByteToBcd2>
 800816e:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8008170:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 8008174:	68bb      	ldr	r3, [r7, #8]
 8008176:	781b      	ldrb	r3, [r3, #0]
 8008178:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800817a:	4313      	orrs	r3, r2
 800817c:	617b      	str	r3, [r7, #20]
 800817e:	e00e      	b.n	800819e <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8008180:	68bb      	ldr	r3, [r7, #8]
 8008182:	78db      	ldrb	r3, [r3, #3]
 8008184:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8008186:	68bb      	ldr	r3, [r7, #8]
 8008188:	785b      	ldrb	r3, [r3, #1]
 800818a:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800818c:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800818e:	68ba      	ldr	r2, [r7, #8]
 8008190:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8008192:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8008194:	68bb      	ldr	r3, [r7, #8]
 8008196:	781b      	ldrb	r3, [r3, #0]
 8008198:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800819a:	4313      	orrs	r3, r2
 800819c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	22ca      	movs	r2, #202	; 0xca
 80081a4:	625a      	str	r2, [r3, #36]	; 0x24
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	2253      	movs	r2, #83	; 0x53
 80081ac:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80081ae:	68f8      	ldr	r0, [r7, #12]
 80081b0:	f000 f904 	bl	80083bc <RTC_EnterInitMode>
 80081b4:	4603      	mov	r3, r0
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d00b      	beq.n	80081d2 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	22ff      	movs	r2, #255	; 0xff
 80081c0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	2204      	movs	r2, #4
 80081c6:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	2200      	movs	r2, #0
 80081cc:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80081ce:	2301      	movs	r3, #1
 80081d0:	e033      	b.n	800823a <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	681a      	ldr	r2, [r3, #0]
 80081d6:	697b      	ldr	r3, [r7, #20]
 80081d8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80081dc:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80081e0:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	68da      	ldr	r2, [r3, #12]
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80081f0:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	689b      	ldr	r3, [r3, #8]
 80081f8:	f003 0320 	and.w	r3, r3, #32
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d111      	bne.n	8008224 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008200:	68f8      	ldr	r0, [r7, #12]
 8008202:	f000 f8b3 	bl	800836c <HAL_RTC_WaitForSynchro>
 8008206:	4603      	mov	r3, r0
 8008208:	2b00      	cmp	r3, #0
 800820a:	d00b      	beq.n	8008224 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	22ff      	movs	r2, #255	; 0xff
 8008212:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	2204      	movs	r2, #4
 8008218:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	2200      	movs	r2, #0
 800821e:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8008220:	2301      	movs	r3, #1
 8008222:	e00a      	b.n	800823a <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	22ff      	movs	r2, #255	; 0xff
 800822a:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	2201      	movs	r2, #1
 8008230:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	2200      	movs	r2, #0
 8008236:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8008238:	2300      	movs	r3, #0
  }
}
 800823a:	4618      	mov	r0, r3
 800823c:	371c      	adds	r7, #28
 800823e:	46bd      	mov	sp, r7
 8008240:	bd90      	pop	{r4, r7, pc}

08008242 <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8008242:	b580      	push	{r7, lr}
 8008244:	b086      	sub	sp, #24
 8008246:	af00      	add	r7, sp, #0
 8008248:	60f8      	str	r0, [r7, #12]
 800824a:	60b9      	str	r1, [r7, #8]
 800824c:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800824e:	2300      	movs	r3, #0
 8008250:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	685b      	ldr	r3, [r3, #4]
 8008258:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800825c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8008260:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8008262:	697b      	ldr	r3, [r7, #20]
 8008264:	0c1b      	lsrs	r3, r3, #16
 8008266:	b2da      	uxtb	r2, r3
 8008268:	68bb      	ldr	r3, [r7, #8]
 800826a:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 800826c:	697b      	ldr	r3, [r7, #20]
 800826e:	0a1b      	lsrs	r3, r3, #8
 8008270:	b2db      	uxtb	r3, r3
 8008272:	f003 031f 	and.w	r3, r3, #31
 8008276:	b2da      	uxtb	r2, r3
 8008278:	68bb      	ldr	r3, [r7, #8]
 800827a:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800827c:	697b      	ldr	r3, [r7, #20]
 800827e:	b2db      	uxtb	r3, r3
 8008280:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008284:	b2da      	uxtb	r2, r3
 8008286:	68bb      	ldr	r3, [r7, #8]
 8008288:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 800828a:	697b      	ldr	r3, [r7, #20]
 800828c:	0b5b      	lsrs	r3, r3, #13
 800828e:	b2db      	uxtb	r3, r3
 8008290:	f003 0307 	and.w	r3, r3, #7
 8008294:	b2da      	uxtb	r2, r3
 8008296:	68bb      	ldr	r3, [r7, #8]
 8008298:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	2b00      	cmp	r3, #0
 800829e:	d11a      	bne.n	80082d6 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80082a0:	68bb      	ldr	r3, [r7, #8]
 80082a2:	78db      	ldrb	r3, [r3, #3]
 80082a4:	4618      	mov	r0, r3
 80082a6:	f000 f8d3 	bl	8008450 <RTC_Bcd2ToByte>
 80082aa:	4603      	mov	r3, r0
 80082ac:	461a      	mov	r2, r3
 80082ae:	68bb      	ldr	r3, [r7, #8]
 80082b0:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80082b2:	68bb      	ldr	r3, [r7, #8]
 80082b4:	785b      	ldrb	r3, [r3, #1]
 80082b6:	4618      	mov	r0, r3
 80082b8:	f000 f8ca 	bl	8008450 <RTC_Bcd2ToByte>
 80082bc:	4603      	mov	r3, r0
 80082be:	461a      	mov	r2, r3
 80082c0:	68bb      	ldr	r3, [r7, #8]
 80082c2:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80082c4:	68bb      	ldr	r3, [r7, #8]
 80082c6:	789b      	ldrb	r3, [r3, #2]
 80082c8:	4618      	mov	r0, r3
 80082ca:	f000 f8c1 	bl	8008450 <RTC_Bcd2ToByte>
 80082ce:	4603      	mov	r3, r0
 80082d0:	461a      	mov	r2, r3
 80082d2:	68bb      	ldr	r3, [r7, #8]
 80082d4:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80082d6:	2300      	movs	r3, #0
}
 80082d8:	4618      	mov	r0, r3
 80082da:	3718      	adds	r7, #24
 80082dc:	46bd      	mov	sp, r7
 80082de:	bd80      	pop	{r7, pc}

080082e0 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 80082e0:	b580      	push	{r7, lr}
 80082e2:	b082      	sub	sp, #8
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != (uint32_t)RESET)
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	689b      	ldr	r3, [r3, #8]
 80082ee:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d012      	beq.n	800831c <HAL_RTC_AlarmIRQHandler+0x3c>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	68db      	ldr	r3, [r3, #12]
 80082fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008300:	2b00      	cmp	r3, #0
 8008302:	d00b      	beq.n	800831c <HAL_RTC_AlarmIRQHandler+0x3c>
    {
      /* AlarmA callback */
    #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
    #else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8008304:	6878      	ldr	r0, [r7, #4]
 8008306:	f7fb fb33 	bl	8003970 <HAL_RTC_AlarmAEventCallback>
    #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRAF);
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	68db      	ldr	r3, [r3, #12]
 8008310:	b2da      	uxtb	r2, r3
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	f462 72c0 	orn	r2, r2, #384	; 0x180
 800831a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != (uint32_t)RESET)
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	689b      	ldr	r3, [r3, #8]
 8008322:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008326:	2b00      	cmp	r3, #0
 8008328:	d012      	beq.n	8008350 <HAL_RTC_AlarmIRQHandler+0x70>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != (uint32_t)RESET)
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	68db      	ldr	r3, [r3, #12]
 8008330:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008334:	2b00      	cmp	r3, #0
 8008336:	d00b      	beq.n	8008350 <HAL_RTC_AlarmIRQHandler+0x70>
    {
      /* AlarmB callback */
    #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
    #else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8008338:	6878      	ldr	r0, [r7, #4]
 800833a:	f000 f8e5 	bl	8008508 <HAL_RTCEx_AlarmBEventCallback>
    #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRBF);
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	68db      	ldr	r3, [r3, #12]
 8008344:	b2da      	uxtb	r2, r3
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	f462 7220 	orn	r2, r2, #640	; 0x280
 800834e:	60da      	str	r2, [r3, #12]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8008350:	4b05      	ldr	r3, [pc, #20]	; (8008368 <HAL_RTC_AlarmIRQHandler+0x88>)
 8008352:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8008356:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	2201      	movs	r2, #1
 800835c:	775a      	strb	r2, [r3, #29]
}
 800835e:	bf00      	nop
 8008360:	3708      	adds	r7, #8
 8008362:	46bd      	mov	sp, r7
 8008364:	bd80      	pop	{r7, pc}
 8008366:	bf00      	nop
 8008368:	40013c00 	.word	0x40013c00

0800836c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800836c:	b580      	push	{r7, lr}
 800836e:	b084      	sub	sp, #16
 8008370:	af00      	add	r7, sp, #0
 8008372:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008374:	2300      	movs	r3, #0
 8008376:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	68da      	ldr	r2, [r3, #12]
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008386:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008388:	f7fc f854 	bl	8004434 <HAL_GetTick>
 800838c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800838e:	e009      	b.n	80083a4 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8008390:	f7fc f850 	bl	8004434 <HAL_GetTick>
 8008394:	4602      	mov	r2, r0
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	1ad3      	subs	r3, r2, r3
 800839a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800839e:	d901      	bls.n	80083a4 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80083a0:	2303      	movs	r3, #3
 80083a2:	e007      	b.n	80083b4 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	68db      	ldr	r3, [r3, #12]
 80083aa:	f003 0320 	and.w	r3, r3, #32
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d0ee      	beq.n	8008390 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 80083b2:	2300      	movs	r3, #0
}
 80083b4:	4618      	mov	r0, r3
 80083b6:	3710      	adds	r7, #16
 80083b8:	46bd      	mov	sp, r7
 80083ba:	bd80      	pop	{r7, pc}

080083bc <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80083bc:	b580      	push	{r7, lr}
 80083be:	b084      	sub	sp, #16
 80083c0:	af00      	add	r7, sp, #0
 80083c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80083c4:	2300      	movs	r3, #0
 80083c6:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	68db      	ldr	r3, [r3, #12]
 80083ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d119      	bne.n	800840a <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	f04f 32ff 	mov.w	r2, #4294967295
 80083de:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80083e0:	f7fc f828 	bl	8004434 <HAL_GetTick>
 80083e4:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80083e6:	e009      	b.n	80083fc <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80083e8:	f7fc f824 	bl	8004434 <HAL_GetTick>
 80083ec:	4602      	mov	r2, r0
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	1ad3      	subs	r3, r2, r3
 80083f2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80083f6:	d901      	bls.n	80083fc <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 80083f8:	2303      	movs	r3, #3
 80083fa:	e007      	b.n	800840c <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	68db      	ldr	r3, [r3, #12]
 8008402:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008406:	2b00      	cmp	r3, #0
 8008408:	d0ee      	beq.n	80083e8 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 800840a:	2300      	movs	r3, #0
}
 800840c:	4618      	mov	r0, r3
 800840e:	3710      	adds	r7, #16
 8008410:	46bd      	mov	sp, r7
 8008412:	bd80      	pop	{r7, pc}

08008414 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8008414:	b480      	push	{r7}
 8008416:	b085      	sub	sp, #20
 8008418:	af00      	add	r7, sp, #0
 800841a:	4603      	mov	r3, r0
 800841c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800841e:	2300      	movs	r3, #0
 8008420:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 8008422:	e005      	b.n	8008430 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	3301      	adds	r3, #1
 8008428:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 800842a:	79fb      	ldrb	r3, [r7, #7]
 800842c:	3b0a      	subs	r3, #10
 800842e:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 8008430:	79fb      	ldrb	r3, [r7, #7]
 8008432:	2b09      	cmp	r3, #9
 8008434:	d8f6      	bhi.n	8008424 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	b2db      	uxtb	r3, r3
 800843a:	011b      	lsls	r3, r3, #4
 800843c:	b2da      	uxtb	r2, r3
 800843e:	79fb      	ldrb	r3, [r7, #7]
 8008440:	4313      	orrs	r3, r2
 8008442:	b2db      	uxtb	r3, r3
}
 8008444:	4618      	mov	r0, r3
 8008446:	3714      	adds	r7, #20
 8008448:	46bd      	mov	sp, r7
 800844a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800844e:	4770      	bx	lr

08008450 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8008450:	b480      	push	{r7}
 8008452:	b085      	sub	sp, #20
 8008454:	af00      	add	r7, sp, #0
 8008456:	4603      	mov	r3, r0
 8008458:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 800845a:	2300      	movs	r3, #0
 800845c:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 800845e:	79fb      	ldrb	r3, [r7, #7]
 8008460:	091b      	lsrs	r3, r3, #4
 8008462:	b2db      	uxtb	r3, r3
 8008464:	461a      	mov	r2, r3
 8008466:	4613      	mov	r3, r2
 8008468:	009b      	lsls	r3, r3, #2
 800846a:	4413      	add	r3, r2
 800846c:	005b      	lsls	r3, r3, #1
 800846e:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8008470:	79fb      	ldrb	r3, [r7, #7]
 8008472:	f003 030f 	and.w	r3, r3, #15
 8008476:	b2da      	uxtb	r2, r3
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	b2db      	uxtb	r3, r3
 800847c:	4413      	add	r3, r2
 800847e:	b2db      	uxtb	r3, r3
}
 8008480:	4618      	mov	r0, r3
 8008482:	3714      	adds	r7, #20
 8008484:	46bd      	mov	sp, r7
 8008486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800848a:	4770      	bx	lr

0800848c <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 800848c:	b580      	push	{r7, lr}
 800848e:	b082      	sub	sp, #8
 8008490:	af00      	add	r7, sp, #0
 8008492:	6078      	str	r0, [r7, #4]
  /* Get the pending status of the WAKEUPTIMER Interrupt */
  if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != (uint32_t)RESET)
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	68db      	ldr	r3, [r3, #12]
 800849a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d00b      	beq.n	80084ba <HAL_RTCEx_WakeUpTimerIRQHandler+0x2e>
  {
    /* WAKEUPTIMER callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    hrtc->WakeUpTimerEventCallback(hrtc);
#else
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 80084a2:	6878      	ldr	r0, [r7, #4]
 80084a4:	f7fb fa7c 	bl	80039a0 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

    /* Clear the WAKEUPTIMER interrupt pending bit */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	68db      	ldr	r3, [r3, #12]
 80084ae:	b2da      	uxtb	r2, r3
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	f462 6290 	orn	r2, r2, #1152	; 0x480
 80084b8:	60da      	str	r2, [r3, #12]
  }

  /* Clear the EXTI's line Flag for RTC WakeUpTimer */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 80084ba:	4b05      	ldr	r3, [pc, #20]	; (80084d0 <HAL_RTCEx_WakeUpTimerIRQHandler+0x44>)
 80084bc:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80084c0:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	2201      	movs	r2, #1
 80084c6:	775a      	strb	r2, [r3, #29]
}
 80084c8:	bf00      	nop
 80084ca:	3708      	adds	r7, #8
 80084cc:	46bd      	mov	sp, r7
 80084ce:	bd80      	pop	{r7, pc}
 80084d0:	40013c00 	.word	0x40013c00

080084d4 <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 80084d4:	b480      	push	{r7}
 80084d6:	b087      	sub	sp, #28
 80084d8:	af00      	add	r7, sp, #0
 80084da:	60f8      	str	r0, [r7, #12]
 80084dc:	60b9      	str	r1, [r7, #8]
 80084de:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 80084e0:	2300      	movs	r3, #0
 80084e2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	3350      	adds	r3, #80	; 0x50
 80084ea:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 80084ec:	68bb      	ldr	r3, [r7, #8]
 80084ee:	009b      	lsls	r3, r3, #2
 80084f0:	697a      	ldr	r2, [r7, #20]
 80084f2:	4413      	add	r3, r2
 80084f4:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 80084f6:	697b      	ldr	r3, [r7, #20]
 80084f8:	687a      	ldr	r2, [r7, #4]
 80084fa:	601a      	str	r2, [r3, #0]
}
 80084fc:	bf00      	nop
 80084fe:	371c      	adds	r7, #28
 8008500:	46bd      	mov	sp, r7
 8008502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008506:	4770      	bx	lr

08008508 <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8008508:	b480      	push	{r7}
 800850a:	b083      	sub	sp, #12
 800850c:	af00      	add	r7, sp, #0
 800850e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_AlarmBEventCallback could be implemented in the user file
   */
}
 8008510:	bf00      	nop
 8008512:	370c      	adds	r7, #12
 8008514:	46bd      	mov	sp, r7
 8008516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800851a:	4770      	bx	lr

0800851c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800851c:	b580      	push	{r7, lr}
 800851e:	b082      	sub	sp, #8
 8008520:	af00      	add	r7, sp, #0
 8008522:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	2b00      	cmp	r3, #0
 8008528:	d101      	bne.n	800852e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800852a:	2301      	movs	r3, #1
 800852c:	e041      	b.n	80085b2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008534:	b2db      	uxtb	r3, r3
 8008536:	2b00      	cmp	r3, #0
 8008538:	d106      	bne.n	8008548 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	2200      	movs	r2, #0
 800853e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008542:	6878      	ldr	r0, [r7, #4]
 8008544:	f7fb fc44 	bl	8003dd0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	2202      	movs	r2, #2
 800854c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681a      	ldr	r2, [r3, #0]
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	3304      	adds	r3, #4
 8008558:	4619      	mov	r1, r3
 800855a:	4610      	mov	r0, r2
 800855c:	f000 fe50 	bl	8009200 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	2201      	movs	r2, #1
 8008564:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	2201      	movs	r2, #1
 800856c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	2201      	movs	r2, #1
 8008574:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	2201      	movs	r2, #1
 800857c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	2201      	movs	r2, #1
 8008584:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	2201      	movs	r2, #1
 800858c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	2201      	movs	r2, #1
 8008594:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	2201      	movs	r2, #1
 800859c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	2201      	movs	r2, #1
 80085a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	2201      	movs	r2, #1
 80085ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80085b0:	2300      	movs	r3, #0
}
 80085b2:	4618      	mov	r0, r3
 80085b4:	3708      	adds	r7, #8
 80085b6:	46bd      	mov	sp, r7
 80085b8:	bd80      	pop	{r7, pc}
	...

080085bc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80085bc:	b480      	push	{r7}
 80085be:	b085      	sub	sp, #20
 80085c0:	af00      	add	r7, sp, #0
 80085c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80085ca:	b2db      	uxtb	r3, r3
 80085cc:	2b01      	cmp	r3, #1
 80085ce:	d001      	beq.n	80085d4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80085d0:	2301      	movs	r3, #1
 80085d2:	e046      	b.n	8008662 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	2202      	movs	r2, #2
 80085d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	4a23      	ldr	r2, [pc, #140]	; (8008670 <HAL_TIM_Base_Start+0xb4>)
 80085e2:	4293      	cmp	r3, r2
 80085e4:	d022      	beq.n	800862c <HAL_TIM_Base_Start+0x70>
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80085ee:	d01d      	beq.n	800862c <HAL_TIM_Base_Start+0x70>
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	4a1f      	ldr	r2, [pc, #124]	; (8008674 <HAL_TIM_Base_Start+0xb8>)
 80085f6:	4293      	cmp	r3, r2
 80085f8:	d018      	beq.n	800862c <HAL_TIM_Base_Start+0x70>
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	4a1e      	ldr	r2, [pc, #120]	; (8008678 <HAL_TIM_Base_Start+0xbc>)
 8008600:	4293      	cmp	r3, r2
 8008602:	d013      	beq.n	800862c <HAL_TIM_Base_Start+0x70>
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	4a1c      	ldr	r2, [pc, #112]	; (800867c <HAL_TIM_Base_Start+0xc0>)
 800860a:	4293      	cmp	r3, r2
 800860c:	d00e      	beq.n	800862c <HAL_TIM_Base_Start+0x70>
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	4a1b      	ldr	r2, [pc, #108]	; (8008680 <HAL_TIM_Base_Start+0xc4>)
 8008614:	4293      	cmp	r3, r2
 8008616:	d009      	beq.n	800862c <HAL_TIM_Base_Start+0x70>
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	4a19      	ldr	r2, [pc, #100]	; (8008684 <HAL_TIM_Base_Start+0xc8>)
 800861e:	4293      	cmp	r3, r2
 8008620:	d004      	beq.n	800862c <HAL_TIM_Base_Start+0x70>
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	4a18      	ldr	r2, [pc, #96]	; (8008688 <HAL_TIM_Base_Start+0xcc>)
 8008628:	4293      	cmp	r3, r2
 800862a:	d111      	bne.n	8008650 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	689b      	ldr	r3, [r3, #8]
 8008632:	f003 0307 	and.w	r3, r3, #7
 8008636:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	2b06      	cmp	r3, #6
 800863c:	d010      	beq.n	8008660 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	681a      	ldr	r2, [r3, #0]
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	f042 0201 	orr.w	r2, r2, #1
 800864c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800864e:	e007      	b.n	8008660 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	681a      	ldr	r2, [r3, #0]
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	f042 0201 	orr.w	r2, r2, #1
 800865e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008660:	2300      	movs	r3, #0
}
 8008662:	4618      	mov	r0, r3
 8008664:	3714      	adds	r7, #20
 8008666:	46bd      	mov	sp, r7
 8008668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800866c:	4770      	bx	lr
 800866e:	bf00      	nop
 8008670:	40010000 	.word	0x40010000
 8008674:	40000400 	.word	0x40000400
 8008678:	40000800 	.word	0x40000800
 800867c:	40000c00 	.word	0x40000c00
 8008680:	40010400 	.word	0x40010400
 8008684:	40014000 	.word	0x40014000
 8008688:	40001800 	.word	0x40001800

0800868c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800868c:	b480      	push	{r7}
 800868e:	b085      	sub	sp, #20
 8008690:	af00      	add	r7, sp, #0
 8008692:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800869a:	b2db      	uxtb	r3, r3
 800869c:	2b01      	cmp	r3, #1
 800869e:	d001      	beq.n	80086a4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80086a0:	2301      	movs	r3, #1
 80086a2:	e04e      	b.n	8008742 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	2202      	movs	r2, #2
 80086a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	68da      	ldr	r2, [r3, #12]
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	f042 0201 	orr.w	r2, r2, #1
 80086ba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	4a23      	ldr	r2, [pc, #140]	; (8008750 <HAL_TIM_Base_Start_IT+0xc4>)
 80086c2:	4293      	cmp	r3, r2
 80086c4:	d022      	beq.n	800870c <HAL_TIM_Base_Start_IT+0x80>
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80086ce:	d01d      	beq.n	800870c <HAL_TIM_Base_Start_IT+0x80>
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	4a1f      	ldr	r2, [pc, #124]	; (8008754 <HAL_TIM_Base_Start_IT+0xc8>)
 80086d6:	4293      	cmp	r3, r2
 80086d8:	d018      	beq.n	800870c <HAL_TIM_Base_Start_IT+0x80>
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	4a1e      	ldr	r2, [pc, #120]	; (8008758 <HAL_TIM_Base_Start_IT+0xcc>)
 80086e0:	4293      	cmp	r3, r2
 80086e2:	d013      	beq.n	800870c <HAL_TIM_Base_Start_IT+0x80>
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	4a1c      	ldr	r2, [pc, #112]	; (800875c <HAL_TIM_Base_Start_IT+0xd0>)
 80086ea:	4293      	cmp	r3, r2
 80086ec:	d00e      	beq.n	800870c <HAL_TIM_Base_Start_IT+0x80>
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	4a1b      	ldr	r2, [pc, #108]	; (8008760 <HAL_TIM_Base_Start_IT+0xd4>)
 80086f4:	4293      	cmp	r3, r2
 80086f6:	d009      	beq.n	800870c <HAL_TIM_Base_Start_IT+0x80>
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	4a19      	ldr	r2, [pc, #100]	; (8008764 <HAL_TIM_Base_Start_IT+0xd8>)
 80086fe:	4293      	cmp	r3, r2
 8008700:	d004      	beq.n	800870c <HAL_TIM_Base_Start_IT+0x80>
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	4a18      	ldr	r2, [pc, #96]	; (8008768 <HAL_TIM_Base_Start_IT+0xdc>)
 8008708:	4293      	cmp	r3, r2
 800870a:	d111      	bne.n	8008730 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	689b      	ldr	r3, [r3, #8]
 8008712:	f003 0307 	and.w	r3, r3, #7
 8008716:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	2b06      	cmp	r3, #6
 800871c:	d010      	beq.n	8008740 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	681a      	ldr	r2, [r3, #0]
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	f042 0201 	orr.w	r2, r2, #1
 800872c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800872e:	e007      	b.n	8008740 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	681a      	ldr	r2, [r3, #0]
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	f042 0201 	orr.w	r2, r2, #1
 800873e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008740:	2300      	movs	r3, #0
}
 8008742:	4618      	mov	r0, r3
 8008744:	3714      	adds	r7, #20
 8008746:	46bd      	mov	sp, r7
 8008748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800874c:	4770      	bx	lr
 800874e:	bf00      	nop
 8008750:	40010000 	.word	0x40010000
 8008754:	40000400 	.word	0x40000400
 8008758:	40000800 	.word	0x40000800
 800875c:	40000c00 	.word	0x40000c00
 8008760:	40010400 	.word	0x40010400
 8008764:	40014000 	.word	0x40014000
 8008768:	40001800 	.word	0x40001800

0800876c <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800876c:	b580      	push	{r7, lr}
 800876e:	b082      	sub	sp, #8
 8008770:	af00      	add	r7, sp, #0
 8008772:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	2b00      	cmp	r3, #0
 8008778:	d101      	bne.n	800877e <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800877a:	2301      	movs	r3, #1
 800877c:	e041      	b.n	8008802 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008784:	b2db      	uxtb	r3, r3
 8008786:	2b00      	cmp	r3, #0
 8008788:	d106      	bne.n	8008798 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	2200      	movs	r2, #0
 800878e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8008792:	6878      	ldr	r0, [r7, #4]
 8008794:	f7fb fd28 	bl	80041e8 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	2202      	movs	r2, #2
 800879c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681a      	ldr	r2, [r3, #0]
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	3304      	adds	r3, #4
 80087a8:	4619      	mov	r1, r3
 80087aa:	4610      	mov	r0, r2
 80087ac:	f000 fd28 	bl	8009200 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	2201      	movs	r2, #1
 80087b4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	2201      	movs	r2, #1
 80087bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	2201      	movs	r2, #1
 80087c4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	2201      	movs	r2, #1
 80087cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	2201      	movs	r2, #1
 80087d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	2201      	movs	r2, #1
 80087dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	2201      	movs	r2, #1
 80087e4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	2201      	movs	r2, #1
 80087ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	2201      	movs	r2, #1
 80087f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	2201      	movs	r2, #1
 80087fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008800:	2300      	movs	r3, #0
}
 8008802:	4618      	mov	r0, r3
 8008804:	3708      	adds	r7, #8
 8008806:	46bd      	mov	sp, r7
 8008808:	bd80      	pop	{r7, pc}
	...

0800880c <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800880c:	b580      	push	{r7, lr}
 800880e:	b084      	sub	sp, #16
 8008810:	af00      	add	r7, sp, #0
 8008812:	6078      	str	r0, [r7, #4]
 8008814:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008816:	2300      	movs	r3, #0
 8008818:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800881a:	683b      	ldr	r3, [r7, #0]
 800881c:	2b00      	cmp	r3, #0
 800881e:	d109      	bne.n	8008834 <HAL_TIM_OC_Start_IT+0x28>
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008826:	b2db      	uxtb	r3, r3
 8008828:	2b01      	cmp	r3, #1
 800882a:	bf14      	ite	ne
 800882c:	2301      	movne	r3, #1
 800882e:	2300      	moveq	r3, #0
 8008830:	b2db      	uxtb	r3, r3
 8008832:	e022      	b.n	800887a <HAL_TIM_OC_Start_IT+0x6e>
 8008834:	683b      	ldr	r3, [r7, #0]
 8008836:	2b04      	cmp	r3, #4
 8008838:	d109      	bne.n	800884e <HAL_TIM_OC_Start_IT+0x42>
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008840:	b2db      	uxtb	r3, r3
 8008842:	2b01      	cmp	r3, #1
 8008844:	bf14      	ite	ne
 8008846:	2301      	movne	r3, #1
 8008848:	2300      	moveq	r3, #0
 800884a:	b2db      	uxtb	r3, r3
 800884c:	e015      	b.n	800887a <HAL_TIM_OC_Start_IT+0x6e>
 800884e:	683b      	ldr	r3, [r7, #0]
 8008850:	2b08      	cmp	r3, #8
 8008852:	d109      	bne.n	8008868 <HAL_TIM_OC_Start_IT+0x5c>
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800885a:	b2db      	uxtb	r3, r3
 800885c:	2b01      	cmp	r3, #1
 800885e:	bf14      	ite	ne
 8008860:	2301      	movne	r3, #1
 8008862:	2300      	moveq	r3, #0
 8008864:	b2db      	uxtb	r3, r3
 8008866:	e008      	b.n	800887a <HAL_TIM_OC_Start_IT+0x6e>
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800886e:	b2db      	uxtb	r3, r3
 8008870:	2b01      	cmp	r3, #1
 8008872:	bf14      	ite	ne
 8008874:	2301      	movne	r3, #1
 8008876:	2300      	moveq	r3, #0
 8008878:	b2db      	uxtb	r3, r3
 800887a:	2b00      	cmp	r3, #0
 800887c:	d001      	beq.n	8008882 <HAL_TIM_OC_Start_IT+0x76>
  {
    return HAL_ERROR;
 800887e:	2301      	movs	r3, #1
 8008880:	e0c7      	b.n	8008a12 <HAL_TIM_OC_Start_IT+0x206>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008882:	683b      	ldr	r3, [r7, #0]
 8008884:	2b00      	cmp	r3, #0
 8008886:	d104      	bne.n	8008892 <HAL_TIM_OC_Start_IT+0x86>
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	2202      	movs	r2, #2
 800888c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008890:	e013      	b.n	80088ba <HAL_TIM_OC_Start_IT+0xae>
 8008892:	683b      	ldr	r3, [r7, #0]
 8008894:	2b04      	cmp	r3, #4
 8008896:	d104      	bne.n	80088a2 <HAL_TIM_OC_Start_IT+0x96>
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	2202      	movs	r2, #2
 800889c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80088a0:	e00b      	b.n	80088ba <HAL_TIM_OC_Start_IT+0xae>
 80088a2:	683b      	ldr	r3, [r7, #0]
 80088a4:	2b08      	cmp	r3, #8
 80088a6:	d104      	bne.n	80088b2 <HAL_TIM_OC_Start_IT+0xa6>
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	2202      	movs	r2, #2
 80088ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80088b0:	e003      	b.n	80088ba <HAL_TIM_OC_Start_IT+0xae>
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	2202      	movs	r2, #2
 80088b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  switch (Channel)
 80088ba:	683b      	ldr	r3, [r7, #0]
 80088bc:	2b0c      	cmp	r3, #12
 80088be:	d841      	bhi.n	8008944 <HAL_TIM_OC_Start_IT+0x138>
 80088c0:	a201      	add	r2, pc, #4	; (adr r2, 80088c8 <HAL_TIM_OC_Start_IT+0xbc>)
 80088c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088c6:	bf00      	nop
 80088c8:	080088fd 	.word	0x080088fd
 80088cc:	08008945 	.word	0x08008945
 80088d0:	08008945 	.word	0x08008945
 80088d4:	08008945 	.word	0x08008945
 80088d8:	0800890f 	.word	0x0800890f
 80088dc:	08008945 	.word	0x08008945
 80088e0:	08008945 	.word	0x08008945
 80088e4:	08008945 	.word	0x08008945
 80088e8:	08008921 	.word	0x08008921
 80088ec:	08008945 	.word	0x08008945
 80088f0:	08008945 	.word	0x08008945
 80088f4:	08008945 	.word	0x08008945
 80088f8:	08008933 	.word	0x08008933
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	68da      	ldr	r2, [r3, #12]
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	f042 0202 	orr.w	r2, r2, #2
 800890a:	60da      	str	r2, [r3, #12]
      break;
 800890c:	e01d      	b.n	800894a <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	68da      	ldr	r2, [r3, #12]
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	f042 0204 	orr.w	r2, r2, #4
 800891c:	60da      	str	r2, [r3, #12]
      break;
 800891e:	e014      	b.n	800894a <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	68da      	ldr	r2, [r3, #12]
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	f042 0208 	orr.w	r2, r2, #8
 800892e:	60da      	str	r2, [r3, #12]
      break;
 8008930:	e00b      	b.n	800894a <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	68da      	ldr	r2, [r3, #12]
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	f042 0210 	orr.w	r2, r2, #16
 8008940:	60da      	str	r2, [r3, #12]
      break;
 8008942:	e002      	b.n	800894a <HAL_TIM_OC_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 8008944:	2301      	movs	r3, #1
 8008946:	73fb      	strb	r3, [r7, #15]
      break;
 8008948:	bf00      	nop
  }

  if (status == HAL_OK)
 800894a:	7bfb      	ldrb	r3, [r7, #15]
 800894c:	2b00      	cmp	r3, #0
 800894e:	d15f      	bne.n	8008a10 <HAL_TIM_OC_Start_IT+0x204>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	2201      	movs	r2, #1
 8008956:	6839      	ldr	r1, [r7, #0]
 8008958:	4618      	mov	r0, r3
 800895a:	f000 fea1 	bl	80096a0 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	4a2e      	ldr	r2, [pc, #184]	; (8008a1c <HAL_TIM_OC_Start_IT+0x210>)
 8008964:	4293      	cmp	r3, r2
 8008966:	d004      	beq.n	8008972 <HAL_TIM_OC_Start_IT+0x166>
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	4a2c      	ldr	r2, [pc, #176]	; (8008a20 <HAL_TIM_OC_Start_IT+0x214>)
 800896e:	4293      	cmp	r3, r2
 8008970:	d101      	bne.n	8008976 <HAL_TIM_OC_Start_IT+0x16a>
 8008972:	2301      	movs	r3, #1
 8008974:	e000      	b.n	8008978 <HAL_TIM_OC_Start_IT+0x16c>
 8008976:	2300      	movs	r3, #0
 8008978:	2b00      	cmp	r3, #0
 800897a:	d007      	beq.n	800898c <HAL_TIM_OC_Start_IT+0x180>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800898a:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	4a22      	ldr	r2, [pc, #136]	; (8008a1c <HAL_TIM_OC_Start_IT+0x210>)
 8008992:	4293      	cmp	r3, r2
 8008994:	d022      	beq.n	80089dc <HAL_TIM_OC_Start_IT+0x1d0>
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800899e:	d01d      	beq.n	80089dc <HAL_TIM_OC_Start_IT+0x1d0>
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	4a1f      	ldr	r2, [pc, #124]	; (8008a24 <HAL_TIM_OC_Start_IT+0x218>)
 80089a6:	4293      	cmp	r3, r2
 80089a8:	d018      	beq.n	80089dc <HAL_TIM_OC_Start_IT+0x1d0>
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	4a1e      	ldr	r2, [pc, #120]	; (8008a28 <HAL_TIM_OC_Start_IT+0x21c>)
 80089b0:	4293      	cmp	r3, r2
 80089b2:	d013      	beq.n	80089dc <HAL_TIM_OC_Start_IT+0x1d0>
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	4a1c      	ldr	r2, [pc, #112]	; (8008a2c <HAL_TIM_OC_Start_IT+0x220>)
 80089ba:	4293      	cmp	r3, r2
 80089bc:	d00e      	beq.n	80089dc <HAL_TIM_OC_Start_IT+0x1d0>
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	4a17      	ldr	r2, [pc, #92]	; (8008a20 <HAL_TIM_OC_Start_IT+0x214>)
 80089c4:	4293      	cmp	r3, r2
 80089c6:	d009      	beq.n	80089dc <HAL_TIM_OC_Start_IT+0x1d0>
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	4a18      	ldr	r2, [pc, #96]	; (8008a30 <HAL_TIM_OC_Start_IT+0x224>)
 80089ce:	4293      	cmp	r3, r2
 80089d0:	d004      	beq.n	80089dc <HAL_TIM_OC_Start_IT+0x1d0>
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	4a17      	ldr	r2, [pc, #92]	; (8008a34 <HAL_TIM_OC_Start_IT+0x228>)
 80089d8:	4293      	cmp	r3, r2
 80089da:	d111      	bne.n	8008a00 <HAL_TIM_OC_Start_IT+0x1f4>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	689b      	ldr	r3, [r3, #8]
 80089e2:	f003 0307 	and.w	r3, r3, #7
 80089e6:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089e8:	68bb      	ldr	r3, [r7, #8]
 80089ea:	2b06      	cmp	r3, #6
 80089ec:	d010      	beq.n	8008a10 <HAL_TIM_OC_Start_IT+0x204>
      {
        __HAL_TIM_ENABLE(htim);
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	681a      	ldr	r2, [r3, #0]
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	f042 0201 	orr.w	r2, r2, #1
 80089fc:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089fe:	e007      	b.n	8008a10 <HAL_TIM_OC_Start_IT+0x204>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	681a      	ldr	r2, [r3, #0]
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	f042 0201 	orr.w	r2, r2, #1
 8008a0e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8008a10:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a12:	4618      	mov	r0, r3
 8008a14:	3710      	adds	r7, #16
 8008a16:	46bd      	mov	sp, r7
 8008a18:	bd80      	pop	{r7, pc}
 8008a1a:	bf00      	nop
 8008a1c:	40010000 	.word	0x40010000
 8008a20:	40010400 	.word	0x40010400
 8008a24:	40000400 	.word	0x40000400
 8008a28:	40000800 	.word	0x40000800
 8008a2c:	40000c00 	.word	0x40000c00
 8008a30:	40014000 	.word	0x40014000
 8008a34:	40001800 	.word	0x40001800

08008a38 <HAL_TIM_OC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008a38:	b580      	push	{r7, lr}
 8008a3a:	b084      	sub	sp, #16
 8008a3c:	af00      	add	r7, sp, #0
 8008a3e:	6078      	str	r0, [r7, #4]
 8008a40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008a42:	2300      	movs	r3, #0
 8008a44:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8008a46:	683b      	ldr	r3, [r7, #0]
 8008a48:	2b0c      	cmp	r3, #12
 8008a4a:	d841      	bhi.n	8008ad0 <HAL_TIM_OC_Stop_IT+0x98>
 8008a4c:	a201      	add	r2, pc, #4	; (adr r2, 8008a54 <HAL_TIM_OC_Stop_IT+0x1c>)
 8008a4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a52:	bf00      	nop
 8008a54:	08008a89 	.word	0x08008a89
 8008a58:	08008ad1 	.word	0x08008ad1
 8008a5c:	08008ad1 	.word	0x08008ad1
 8008a60:	08008ad1 	.word	0x08008ad1
 8008a64:	08008a9b 	.word	0x08008a9b
 8008a68:	08008ad1 	.word	0x08008ad1
 8008a6c:	08008ad1 	.word	0x08008ad1
 8008a70:	08008ad1 	.word	0x08008ad1
 8008a74:	08008aad 	.word	0x08008aad
 8008a78:	08008ad1 	.word	0x08008ad1
 8008a7c:	08008ad1 	.word	0x08008ad1
 8008a80:	08008ad1 	.word	0x08008ad1
 8008a84:	08008abf 	.word	0x08008abf
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	68da      	ldr	r2, [r3, #12]
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	f022 0202 	bic.w	r2, r2, #2
 8008a96:	60da      	str	r2, [r3, #12]
      break;
 8008a98:	e01d      	b.n	8008ad6 <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	68da      	ldr	r2, [r3, #12]
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	f022 0204 	bic.w	r2, r2, #4
 8008aa8:	60da      	str	r2, [r3, #12]
      break;
 8008aaa:	e014      	b.n	8008ad6 <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	68da      	ldr	r2, [r3, #12]
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	f022 0208 	bic.w	r2, r2, #8
 8008aba:	60da      	str	r2, [r3, #12]
      break;
 8008abc:	e00b      	b.n	8008ad6 <HAL_TIM_OC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	68da      	ldr	r2, [r3, #12]
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	f022 0210 	bic.w	r2, r2, #16
 8008acc:	60da      	str	r2, [r3, #12]
      break;
 8008ace:	e002      	b.n	8008ad6 <HAL_TIM_OC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8008ad0:	2301      	movs	r3, #1
 8008ad2:	73fb      	strb	r3, [r7, #15]
      break;
 8008ad4:	bf00      	nop
  }

  if (status == HAL_OK)
 8008ad6:	7bfb      	ldrb	r3, [r7, #15]
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d161      	bne.n	8008ba0 <HAL_TIM_OC_Stop_IT+0x168>
  {
    /* Disable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	2200      	movs	r2, #0
 8008ae2:	6839      	ldr	r1, [r7, #0]
 8008ae4:	4618      	mov	r0, r3
 8008ae6:	f000 fddb 	bl	80096a0 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	4a2f      	ldr	r2, [pc, #188]	; (8008bac <HAL_TIM_OC_Stop_IT+0x174>)
 8008af0:	4293      	cmp	r3, r2
 8008af2:	d004      	beq.n	8008afe <HAL_TIM_OC_Stop_IT+0xc6>
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	4a2d      	ldr	r2, [pc, #180]	; (8008bb0 <HAL_TIM_OC_Stop_IT+0x178>)
 8008afa:	4293      	cmp	r3, r2
 8008afc:	d101      	bne.n	8008b02 <HAL_TIM_OC_Stop_IT+0xca>
 8008afe:	2301      	movs	r3, #1
 8008b00:	e000      	b.n	8008b04 <HAL_TIM_OC_Stop_IT+0xcc>
 8008b02:	2300      	movs	r3, #0
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d017      	beq.n	8008b38 <HAL_TIM_OC_Stop_IT+0x100>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	6a1a      	ldr	r2, [r3, #32]
 8008b0e:	f241 1311 	movw	r3, #4369	; 0x1111
 8008b12:	4013      	ands	r3, r2
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d10f      	bne.n	8008b38 <HAL_TIM_OC_Stop_IT+0x100>
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	6a1a      	ldr	r2, [r3, #32]
 8008b1e:	f240 4344 	movw	r3, #1092	; 0x444
 8008b22:	4013      	ands	r3, r2
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d107      	bne.n	8008b38 <HAL_TIM_OC_Stop_IT+0x100>
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008b36:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	6a1a      	ldr	r2, [r3, #32]
 8008b3e:	f241 1311 	movw	r3, #4369	; 0x1111
 8008b42:	4013      	ands	r3, r2
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d10f      	bne.n	8008b68 <HAL_TIM_OC_Stop_IT+0x130>
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	6a1a      	ldr	r2, [r3, #32]
 8008b4e:	f240 4344 	movw	r3, #1092	; 0x444
 8008b52:	4013      	ands	r3, r2
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d107      	bne.n	8008b68 <HAL_TIM_OC_Stop_IT+0x130>
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	681a      	ldr	r2, [r3, #0]
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	f022 0201 	bic.w	r2, r2, #1
 8008b66:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8008b68:	683b      	ldr	r3, [r7, #0]
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d104      	bne.n	8008b78 <HAL_TIM_OC_Stop_IT+0x140>
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	2201      	movs	r2, #1
 8008b72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008b76:	e013      	b.n	8008ba0 <HAL_TIM_OC_Stop_IT+0x168>
 8008b78:	683b      	ldr	r3, [r7, #0]
 8008b7a:	2b04      	cmp	r3, #4
 8008b7c:	d104      	bne.n	8008b88 <HAL_TIM_OC_Stop_IT+0x150>
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	2201      	movs	r2, #1
 8008b82:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008b86:	e00b      	b.n	8008ba0 <HAL_TIM_OC_Stop_IT+0x168>
 8008b88:	683b      	ldr	r3, [r7, #0]
 8008b8a:	2b08      	cmp	r3, #8
 8008b8c:	d104      	bne.n	8008b98 <HAL_TIM_OC_Stop_IT+0x160>
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	2201      	movs	r2, #1
 8008b92:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008b96:	e003      	b.n	8008ba0 <HAL_TIM_OC_Stop_IT+0x168>
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	2201      	movs	r2, #1
 8008b9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Return function status */
  return status;
 8008ba0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ba2:	4618      	mov	r0, r3
 8008ba4:	3710      	adds	r7, #16
 8008ba6:	46bd      	mov	sp, r7
 8008ba8:	bd80      	pop	{r7, pc}
 8008baa:	bf00      	nop
 8008bac:	40010000 	.word	0x40010000
 8008bb0:	40010400 	.word	0x40010400

08008bb4 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008bb4:	b580      	push	{r7, lr}
 8008bb6:	b082      	sub	sp, #8
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	6078      	str	r0, [r7, #4]
 8008bbc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	2200      	movs	r2, #0
 8008bc4:	6839      	ldr	r1, [r7, #0]
 8008bc6:	4618      	mov	r0, r3
 8008bc8:	f000 fd6a 	bl	80096a0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	4a2e      	ldr	r2, [pc, #184]	; (8008c8c <HAL_TIM_PWM_Stop+0xd8>)
 8008bd2:	4293      	cmp	r3, r2
 8008bd4:	d004      	beq.n	8008be0 <HAL_TIM_PWM_Stop+0x2c>
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	4a2d      	ldr	r2, [pc, #180]	; (8008c90 <HAL_TIM_PWM_Stop+0xdc>)
 8008bdc:	4293      	cmp	r3, r2
 8008bde:	d101      	bne.n	8008be4 <HAL_TIM_PWM_Stop+0x30>
 8008be0:	2301      	movs	r3, #1
 8008be2:	e000      	b.n	8008be6 <HAL_TIM_PWM_Stop+0x32>
 8008be4:	2300      	movs	r3, #0
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d017      	beq.n	8008c1a <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	6a1a      	ldr	r2, [r3, #32]
 8008bf0:	f241 1311 	movw	r3, #4369	; 0x1111
 8008bf4:	4013      	ands	r3, r2
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d10f      	bne.n	8008c1a <HAL_TIM_PWM_Stop+0x66>
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	6a1a      	ldr	r2, [r3, #32]
 8008c00:	f240 4344 	movw	r3, #1092	; 0x444
 8008c04:	4013      	ands	r3, r2
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d107      	bne.n	8008c1a <HAL_TIM_PWM_Stop+0x66>
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008c18:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	6a1a      	ldr	r2, [r3, #32]
 8008c20:	f241 1311 	movw	r3, #4369	; 0x1111
 8008c24:	4013      	ands	r3, r2
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d10f      	bne.n	8008c4a <HAL_TIM_PWM_Stop+0x96>
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	6a1a      	ldr	r2, [r3, #32]
 8008c30:	f240 4344 	movw	r3, #1092	; 0x444
 8008c34:	4013      	ands	r3, r2
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d107      	bne.n	8008c4a <HAL_TIM_PWM_Stop+0x96>
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	681a      	ldr	r2, [r3, #0]
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	f022 0201 	bic.w	r2, r2, #1
 8008c48:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8008c4a:	683b      	ldr	r3, [r7, #0]
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d104      	bne.n	8008c5a <HAL_TIM_PWM_Stop+0xa6>
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	2201      	movs	r2, #1
 8008c54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008c58:	e013      	b.n	8008c82 <HAL_TIM_PWM_Stop+0xce>
 8008c5a:	683b      	ldr	r3, [r7, #0]
 8008c5c:	2b04      	cmp	r3, #4
 8008c5e:	d104      	bne.n	8008c6a <HAL_TIM_PWM_Stop+0xb6>
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	2201      	movs	r2, #1
 8008c64:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008c68:	e00b      	b.n	8008c82 <HAL_TIM_PWM_Stop+0xce>
 8008c6a:	683b      	ldr	r3, [r7, #0]
 8008c6c:	2b08      	cmp	r3, #8
 8008c6e:	d104      	bne.n	8008c7a <HAL_TIM_PWM_Stop+0xc6>
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	2201      	movs	r2, #1
 8008c74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008c78:	e003      	b.n	8008c82 <HAL_TIM_PWM_Stop+0xce>
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	2201      	movs	r2, #1
 8008c7e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 8008c82:	2300      	movs	r3, #0
}
 8008c84:	4618      	mov	r0, r3
 8008c86:	3708      	adds	r7, #8
 8008c88:	46bd      	mov	sp, r7
 8008c8a:	bd80      	pop	{r7, pc}
 8008c8c:	40010000 	.word	0x40010000
 8008c90:	40010400 	.word	0x40010400

08008c94 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8008c94:	b580      	push	{r7, lr}
 8008c96:	b086      	sub	sp, #24
 8008c98:	af00      	add	r7, sp, #0
 8008c9a:	6078      	str	r0, [r7, #4]
 8008c9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d101      	bne.n	8008ca8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8008ca4:	2301      	movs	r3, #1
 8008ca6:	e097      	b.n	8008dd8 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008cae:	b2db      	uxtb	r3, r3
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d106      	bne.n	8008cc2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	2200      	movs	r2, #0
 8008cb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8008cbc:	6878      	ldr	r0, [r7, #4]
 8008cbe:	f7fb f90f 	bl	8003ee0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	2202      	movs	r2, #2
 8008cc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	689b      	ldr	r3, [r3, #8]
 8008cd0:	687a      	ldr	r2, [r7, #4]
 8008cd2:	6812      	ldr	r2, [r2, #0]
 8008cd4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008cd8:	f023 0307 	bic.w	r3, r3, #7
 8008cdc:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	681a      	ldr	r2, [r3, #0]
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	3304      	adds	r3, #4
 8008ce6:	4619      	mov	r1, r3
 8008ce8:	4610      	mov	r0, r2
 8008cea:	f000 fa89 	bl	8009200 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	689b      	ldr	r3, [r3, #8]
 8008cf4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	699b      	ldr	r3, [r3, #24]
 8008cfc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	6a1b      	ldr	r3, [r3, #32]
 8008d04:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8008d06:	683b      	ldr	r3, [r7, #0]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	697a      	ldr	r2, [r7, #20]
 8008d0c:	4313      	orrs	r3, r2
 8008d0e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8008d10:	693b      	ldr	r3, [r7, #16]
 8008d12:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008d16:	f023 0303 	bic.w	r3, r3, #3
 8008d1a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8008d1c:	683b      	ldr	r3, [r7, #0]
 8008d1e:	689a      	ldr	r2, [r3, #8]
 8008d20:	683b      	ldr	r3, [r7, #0]
 8008d22:	699b      	ldr	r3, [r3, #24]
 8008d24:	021b      	lsls	r3, r3, #8
 8008d26:	4313      	orrs	r3, r2
 8008d28:	693a      	ldr	r2, [r7, #16]
 8008d2a:	4313      	orrs	r3, r2
 8008d2c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8008d2e:	693b      	ldr	r3, [r7, #16]
 8008d30:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8008d34:	f023 030c 	bic.w	r3, r3, #12
 8008d38:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8008d3a:	693b      	ldr	r3, [r7, #16]
 8008d3c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008d40:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008d44:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8008d46:	683b      	ldr	r3, [r7, #0]
 8008d48:	68da      	ldr	r2, [r3, #12]
 8008d4a:	683b      	ldr	r3, [r7, #0]
 8008d4c:	69db      	ldr	r3, [r3, #28]
 8008d4e:	021b      	lsls	r3, r3, #8
 8008d50:	4313      	orrs	r3, r2
 8008d52:	693a      	ldr	r2, [r7, #16]
 8008d54:	4313      	orrs	r3, r2
 8008d56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008d58:	683b      	ldr	r3, [r7, #0]
 8008d5a:	691b      	ldr	r3, [r3, #16]
 8008d5c:	011a      	lsls	r2, r3, #4
 8008d5e:	683b      	ldr	r3, [r7, #0]
 8008d60:	6a1b      	ldr	r3, [r3, #32]
 8008d62:	031b      	lsls	r3, r3, #12
 8008d64:	4313      	orrs	r3, r2
 8008d66:	693a      	ldr	r2, [r7, #16]
 8008d68:	4313      	orrs	r3, r2
 8008d6a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8008d72:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8008d7a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8008d7c:	683b      	ldr	r3, [r7, #0]
 8008d7e:	685a      	ldr	r2, [r3, #4]
 8008d80:	683b      	ldr	r3, [r7, #0]
 8008d82:	695b      	ldr	r3, [r3, #20]
 8008d84:	011b      	lsls	r3, r3, #4
 8008d86:	4313      	orrs	r3, r2
 8008d88:	68fa      	ldr	r2, [r7, #12]
 8008d8a:	4313      	orrs	r3, r2
 8008d8c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	697a      	ldr	r2, [r7, #20]
 8008d94:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	693a      	ldr	r2, [r7, #16]
 8008d9c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	68fa      	ldr	r2, [r7, #12]
 8008da4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	2201      	movs	r2, #1
 8008daa:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	2201      	movs	r2, #1
 8008db2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	2201      	movs	r2, #1
 8008dba:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	2201      	movs	r2, #1
 8008dc2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	2201      	movs	r2, #1
 8008dca:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	2201      	movs	r2, #1
 8008dd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008dd6:	2300      	movs	r3, #0
}
 8008dd8:	4618      	mov	r0, r3
 8008dda:	3718      	adds	r7, #24
 8008ddc:	46bd      	mov	sp, r7
 8008dde:	bd80      	pop	{r7, pc}

08008de0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008de0:	b580      	push	{r7, lr}
 8008de2:	b084      	sub	sp, #16
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	6078      	str	r0, [r7, #4]
 8008de8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008df0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008df8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008e00:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8008e08:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8008e0a:	683b      	ldr	r3, [r7, #0]
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d110      	bne.n	8008e32 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008e10:	7bfb      	ldrb	r3, [r7, #15]
 8008e12:	2b01      	cmp	r3, #1
 8008e14:	d102      	bne.n	8008e1c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8008e16:	7b7b      	ldrb	r3, [r7, #13]
 8008e18:	2b01      	cmp	r3, #1
 8008e1a:	d001      	beq.n	8008e20 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8008e1c:	2301      	movs	r3, #1
 8008e1e:	e069      	b.n	8008ef4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	2202      	movs	r2, #2
 8008e24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	2202      	movs	r2, #2
 8008e2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008e30:	e031      	b.n	8008e96 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8008e32:	683b      	ldr	r3, [r7, #0]
 8008e34:	2b04      	cmp	r3, #4
 8008e36:	d110      	bne.n	8008e5a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008e38:	7bbb      	ldrb	r3, [r7, #14]
 8008e3a:	2b01      	cmp	r3, #1
 8008e3c:	d102      	bne.n	8008e44 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008e3e:	7b3b      	ldrb	r3, [r7, #12]
 8008e40:	2b01      	cmp	r3, #1
 8008e42:	d001      	beq.n	8008e48 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8008e44:	2301      	movs	r3, #1
 8008e46:	e055      	b.n	8008ef4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	2202      	movs	r2, #2
 8008e4c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	2202      	movs	r2, #2
 8008e54:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008e58:	e01d      	b.n	8008e96 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008e5a:	7bfb      	ldrb	r3, [r7, #15]
 8008e5c:	2b01      	cmp	r3, #1
 8008e5e:	d108      	bne.n	8008e72 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008e60:	7bbb      	ldrb	r3, [r7, #14]
 8008e62:	2b01      	cmp	r3, #1
 8008e64:	d105      	bne.n	8008e72 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008e66:	7b7b      	ldrb	r3, [r7, #13]
 8008e68:	2b01      	cmp	r3, #1
 8008e6a:	d102      	bne.n	8008e72 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008e6c:	7b3b      	ldrb	r3, [r7, #12]
 8008e6e:	2b01      	cmp	r3, #1
 8008e70:	d001      	beq.n	8008e76 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8008e72:	2301      	movs	r3, #1
 8008e74:	e03e      	b.n	8008ef4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	2202      	movs	r2, #2
 8008e7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	2202      	movs	r2, #2
 8008e82:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	2202      	movs	r2, #2
 8008e8a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	2202      	movs	r2, #2
 8008e92:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8008e96:	683b      	ldr	r3, [r7, #0]
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d003      	beq.n	8008ea4 <HAL_TIM_Encoder_Start+0xc4>
 8008e9c:	683b      	ldr	r3, [r7, #0]
 8008e9e:	2b04      	cmp	r3, #4
 8008ea0:	d008      	beq.n	8008eb4 <HAL_TIM_Encoder_Start+0xd4>
 8008ea2:	e00f      	b.n	8008ec4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	2201      	movs	r2, #1
 8008eaa:	2100      	movs	r1, #0
 8008eac:	4618      	mov	r0, r3
 8008eae:	f000 fbf7 	bl	80096a0 <TIM_CCxChannelCmd>
      break;
 8008eb2:	e016      	b.n	8008ee2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	2201      	movs	r2, #1
 8008eba:	2104      	movs	r1, #4
 8008ebc:	4618      	mov	r0, r3
 8008ebe:	f000 fbef 	bl	80096a0 <TIM_CCxChannelCmd>
      break;
 8008ec2:	e00e      	b.n	8008ee2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	2201      	movs	r2, #1
 8008eca:	2100      	movs	r1, #0
 8008ecc:	4618      	mov	r0, r3
 8008ece:	f000 fbe7 	bl	80096a0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	2201      	movs	r2, #1
 8008ed8:	2104      	movs	r1, #4
 8008eda:	4618      	mov	r0, r3
 8008edc:	f000 fbe0 	bl	80096a0 <TIM_CCxChannelCmd>
      break;
 8008ee0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	681a      	ldr	r2, [r3, #0]
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	f042 0201 	orr.w	r2, r2, #1
 8008ef0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008ef2:	2300      	movs	r3, #0
}
 8008ef4:	4618      	mov	r0, r3
 8008ef6:	3710      	adds	r7, #16
 8008ef8:	46bd      	mov	sp, r7
 8008efa:	bd80      	pop	{r7, pc}

08008efc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008efc:	b580      	push	{r7, lr}
 8008efe:	b082      	sub	sp, #8
 8008f00:	af00      	add	r7, sp, #0
 8008f02:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	691b      	ldr	r3, [r3, #16]
 8008f0a:	f003 0302 	and.w	r3, r3, #2
 8008f0e:	2b02      	cmp	r3, #2
 8008f10:	d122      	bne.n	8008f58 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	68db      	ldr	r3, [r3, #12]
 8008f18:	f003 0302 	and.w	r3, r3, #2
 8008f1c:	2b02      	cmp	r3, #2
 8008f1e:	d11b      	bne.n	8008f58 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	f06f 0202 	mvn.w	r2, #2
 8008f28:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	2201      	movs	r2, #1
 8008f2e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	699b      	ldr	r3, [r3, #24]
 8008f36:	f003 0303 	and.w	r3, r3, #3
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d003      	beq.n	8008f46 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008f3e:	6878      	ldr	r0, [r7, #4]
 8008f40:	f000 f940 	bl	80091c4 <HAL_TIM_IC_CaptureCallback>
 8008f44:	e005      	b.n	8008f52 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008f46:	6878      	ldr	r0, [r7, #4]
 8008f48:	f7fb f9e4 	bl	8004314 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008f4c:	6878      	ldr	r0, [r7, #4]
 8008f4e:	f000 f943 	bl	80091d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	2200      	movs	r2, #0
 8008f56:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	691b      	ldr	r3, [r3, #16]
 8008f5e:	f003 0304 	and.w	r3, r3, #4
 8008f62:	2b04      	cmp	r3, #4
 8008f64:	d122      	bne.n	8008fac <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	68db      	ldr	r3, [r3, #12]
 8008f6c:	f003 0304 	and.w	r3, r3, #4
 8008f70:	2b04      	cmp	r3, #4
 8008f72:	d11b      	bne.n	8008fac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	f06f 0204 	mvn.w	r2, #4
 8008f7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	2202      	movs	r2, #2
 8008f82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	699b      	ldr	r3, [r3, #24]
 8008f8a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d003      	beq.n	8008f9a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008f92:	6878      	ldr	r0, [r7, #4]
 8008f94:	f000 f916 	bl	80091c4 <HAL_TIM_IC_CaptureCallback>
 8008f98:	e005      	b.n	8008fa6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008f9a:	6878      	ldr	r0, [r7, #4]
 8008f9c:	f7fb f9ba 	bl	8004314 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008fa0:	6878      	ldr	r0, [r7, #4]
 8008fa2:	f000 f919 	bl	80091d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	2200      	movs	r2, #0
 8008faa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	691b      	ldr	r3, [r3, #16]
 8008fb2:	f003 0308 	and.w	r3, r3, #8
 8008fb6:	2b08      	cmp	r3, #8
 8008fb8:	d122      	bne.n	8009000 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	68db      	ldr	r3, [r3, #12]
 8008fc0:	f003 0308 	and.w	r3, r3, #8
 8008fc4:	2b08      	cmp	r3, #8
 8008fc6:	d11b      	bne.n	8009000 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	f06f 0208 	mvn.w	r2, #8
 8008fd0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	2204      	movs	r2, #4
 8008fd6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	69db      	ldr	r3, [r3, #28]
 8008fde:	f003 0303 	and.w	r3, r3, #3
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d003      	beq.n	8008fee <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008fe6:	6878      	ldr	r0, [r7, #4]
 8008fe8:	f000 f8ec 	bl	80091c4 <HAL_TIM_IC_CaptureCallback>
 8008fec:	e005      	b.n	8008ffa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008fee:	6878      	ldr	r0, [r7, #4]
 8008ff0:	f7fb f990 	bl	8004314 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ff4:	6878      	ldr	r0, [r7, #4]
 8008ff6:	f000 f8ef 	bl	80091d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	2200      	movs	r2, #0
 8008ffe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	691b      	ldr	r3, [r3, #16]
 8009006:	f003 0310 	and.w	r3, r3, #16
 800900a:	2b10      	cmp	r3, #16
 800900c:	d122      	bne.n	8009054 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	68db      	ldr	r3, [r3, #12]
 8009014:	f003 0310 	and.w	r3, r3, #16
 8009018:	2b10      	cmp	r3, #16
 800901a:	d11b      	bne.n	8009054 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	f06f 0210 	mvn.w	r2, #16
 8009024:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	2208      	movs	r2, #8
 800902a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	69db      	ldr	r3, [r3, #28]
 8009032:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009036:	2b00      	cmp	r3, #0
 8009038:	d003      	beq.n	8009042 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800903a:	6878      	ldr	r0, [r7, #4]
 800903c:	f000 f8c2 	bl	80091c4 <HAL_TIM_IC_CaptureCallback>
 8009040:	e005      	b.n	800904e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009042:	6878      	ldr	r0, [r7, #4]
 8009044:	f7fb f966 	bl	8004314 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009048:	6878      	ldr	r0, [r7, #4]
 800904a:	f000 f8c5 	bl	80091d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	2200      	movs	r2, #0
 8009052:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	691b      	ldr	r3, [r3, #16]
 800905a:	f003 0301 	and.w	r3, r3, #1
 800905e:	2b01      	cmp	r3, #1
 8009060:	d10e      	bne.n	8009080 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	68db      	ldr	r3, [r3, #12]
 8009068:	f003 0301 	and.w	r3, r3, #1
 800906c:	2b01      	cmp	r3, #1
 800906e:	d107      	bne.n	8009080 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	f06f 0201 	mvn.w	r2, #1
 8009078:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800907a:	6878      	ldr	r0, [r7, #4]
 800907c:	f7fa ffb6 	bl	8003fec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	691b      	ldr	r3, [r3, #16]
 8009086:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800908a:	2b80      	cmp	r3, #128	; 0x80
 800908c:	d10e      	bne.n	80090ac <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	68db      	ldr	r3, [r3, #12]
 8009094:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009098:	2b80      	cmp	r3, #128	; 0x80
 800909a:	d107      	bne.n	80090ac <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80090a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80090a6:	6878      	ldr	r0, [r7, #4]
 80090a8:	f000 fb29 	bl	80096fe <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	691b      	ldr	r3, [r3, #16]
 80090b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80090b6:	2b40      	cmp	r3, #64	; 0x40
 80090b8:	d10e      	bne.n	80090d8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	68db      	ldr	r3, [r3, #12]
 80090c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80090c4:	2b40      	cmp	r3, #64	; 0x40
 80090c6:	d107      	bne.n	80090d8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80090d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80090d2:	6878      	ldr	r0, [r7, #4]
 80090d4:	f000 f88a 	bl	80091ec <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	691b      	ldr	r3, [r3, #16]
 80090de:	f003 0320 	and.w	r3, r3, #32
 80090e2:	2b20      	cmp	r3, #32
 80090e4:	d10e      	bne.n	8009104 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	68db      	ldr	r3, [r3, #12]
 80090ec:	f003 0320 	and.w	r3, r3, #32
 80090f0:	2b20      	cmp	r3, #32
 80090f2:	d107      	bne.n	8009104 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	f06f 0220 	mvn.w	r2, #32
 80090fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80090fe:	6878      	ldr	r0, [r7, #4]
 8009100:	f000 faf3 	bl	80096ea <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009104:	bf00      	nop
 8009106:	3708      	adds	r7, #8
 8009108:	46bd      	mov	sp, r7
 800910a:	bd80      	pop	{r7, pc}

0800910c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800910c:	b580      	push	{r7, lr}
 800910e:	b086      	sub	sp, #24
 8009110:	af00      	add	r7, sp, #0
 8009112:	60f8      	str	r0, [r7, #12]
 8009114:	60b9      	str	r1, [r7, #8]
 8009116:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009118:	2300      	movs	r3, #0
 800911a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009122:	2b01      	cmp	r3, #1
 8009124:	d101      	bne.n	800912a <HAL_TIM_OC_ConfigChannel+0x1e>
 8009126:	2302      	movs	r3, #2
 8009128:	e048      	b.n	80091bc <HAL_TIM_OC_ConfigChannel+0xb0>
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	2201      	movs	r2, #1
 800912e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	2b0c      	cmp	r3, #12
 8009136:	d839      	bhi.n	80091ac <HAL_TIM_OC_ConfigChannel+0xa0>
 8009138:	a201      	add	r2, pc, #4	; (adr r2, 8009140 <HAL_TIM_OC_ConfigChannel+0x34>)
 800913a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800913e:	bf00      	nop
 8009140:	08009175 	.word	0x08009175
 8009144:	080091ad 	.word	0x080091ad
 8009148:	080091ad 	.word	0x080091ad
 800914c:	080091ad 	.word	0x080091ad
 8009150:	08009183 	.word	0x08009183
 8009154:	080091ad 	.word	0x080091ad
 8009158:	080091ad 	.word	0x080091ad
 800915c:	080091ad 	.word	0x080091ad
 8009160:	08009191 	.word	0x08009191
 8009164:	080091ad 	.word	0x080091ad
 8009168:	080091ad 	.word	0x080091ad
 800916c:	080091ad 	.word	0x080091ad
 8009170:	0800919f 	.word	0x0800919f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	68b9      	ldr	r1, [r7, #8]
 800917a:	4618      	mov	r0, r3
 800917c:	f000 f8e0 	bl	8009340 <TIM_OC1_SetConfig>
      break;
 8009180:	e017      	b.n	80091b2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	68b9      	ldr	r1, [r7, #8]
 8009188:	4618      	mov	r0, r3
 800918a:	f000 f949 	bl	8009420 <TIM_OC2_SetConfig>
      break;
 800918e:	e010      	b.n	80091b2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	68b9      	ldr	r1, [r7, #8]
 8009196:	4618      	mov	r0, r3
 8009198:	f000 f9b8 	bl	800950c <TIM_OC3_SetConfig>
      break;
 800919c:	e009      	b.n	80091b2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	68b9      	ldr	r1, [r7, #8]
 80091a4:	4618      	mov	r0, r3
 80091a6:	f000 fa25 	bl	80095f4 <TIM_OC4_SetConfig>
      break;
 80091aa:	e002      	b.n	80091b2 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 80091ac:	2301      	movs	r3, #1
 80091ae:	75fb      	strb	r3, [r7, #23]
      break;
 80091b0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	2200      	movs	r2, #0
 80091b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80091ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80091bc:	4618      	mov	r0, r3
 80091be:	3718      	adds	r7, #24
 80091c0:	46bd      	mov	sp, r7
 80091c2:	bd80      	pop	{r7, pc}

080091c4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80091c4:	b480      	push	{r7}
 80091c6:	b083      	sub	sp, #12
 80091c8:	af00      	add	r7, sp, #0
 80091ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80091cc:	bf00      	nop
 80091ce:	370c      	adds	r7, #12
 80091d0:	46bd      	mov	sp, r7
 80091d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091d6:	4770      	bx	lr

080091d8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80091d8:	b480      	push	{r7}
 80091da:	b083      	sub	sp, #12
 80091dc:	af00      	add	r7, sp, #0
 80091de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80091e0:	bf00      	nop
 80091e2:	370c      	adds	r7, #12
 80091e4:	46bd      	mov	sp, r7
 80091e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ea:	4770      	bx	lr

080091ec <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80091ec:	b480      	push	{r7}
 80091ee:	b083      	sub	sp, #12
 80091f0:	af00      	add	r7, sp, #0
 80091f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80091f4:	bf00      	nop
 80091f6:	370c      	adds	r7, #12
 80091f8:	46bd      	mov	sp, r7
 80091fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091fe:	4770      	bx	lr

08009200 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009200:	b480      	push	{r7}
 8009202:	b085      	sub	sp, #20
 8009204:	af00      	add	r7, sp, #0
 8009206:	6078      	str	r0, [r7, #4]
 8009208:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	4a40      	ldr	r2, [pc, #256]	; (8009314 <TIM_Base_SetConfig+0x114>)
 8009214:	4293      	cmp	r3, r2
 8009216:	d013      	beq.n	8009240 <TIM_Base_SetConfig+0x40>
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800921e:	d00f      	beq.n	8009240 <TIM_Base_SetConfig+0x40>
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	4a3d      	ldr	r2, [pc, #244]	; (8009318 <TIM_Base_SetConfig+0x118>)
 8009224:	4293      	cmp	r3, r2
 8009226:	d00b      	beq.n	8009240 <TIM_Base_SetConfig+0x40>
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	4a3c      	ldr	r2, [pc, #240]	; (800931c <TIM_Base_SetConfig+0x11c>)
 800922c:	4293      	cmp	r3, r2
 800922e:	d007      	beq.n	8009240 <TIM_Base_SetConfig+0x40>
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	4a3b      	ldr	r2, [pc, #236]	; (8009320 <TIM_Base_SetConfig+0x120>)
 8009234:	4293      	cmp	r3, r2
 8009236:	d003      	beq.n	8009240 <TIM_Base_SetConfig+0x40>
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	4a3a      	ldr	r2, [pc, #232]	; (8009324 <TIM_Base_SetConfig+0x124>)
 800923c:	4293      	cmp	r3, r2
 800923e:	d108      	bne.n	8009252 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009246:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009248:	683b      	ldr	r3, [r7, #0]
 800924a:	685b      	ldr	r3, [r3, #4]
 800924c:	68fa      	ldr	r2, [r7, #12]
 800924e:	4313      	orrs	r3, r2
 8009250:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	4a2f      	ldr	r2, [pc, #188]	; (8009314 <TIM_Base_SetConfig+0x114>)
 8009256:	4293      	cmp	r3, r2
 8009258:	d02b      	beq.n	80092b2 <TIM_Base_SetConfig+0xb2>
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009260:	d027      	beq.n	80092b2 <TIM_Base_SetConfig+0xb2>
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	4a2c      	ldr	r2, [pc, #176]	; (8009318 <TIM_Base_SetConfig+0x118>)
 8009266:	4293      	cmp	r3, r2
 8009268:	d023      	beq.n	80092b2 <TIM_Base_SetConfig+0xb2>
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	4a2b      	ldr	r2, [pc, #172]	; (800931c <TIM_Base_SetConfig+0x11c>)
 800926e:	4293      	cmp	r3, r2
 8009270:	d01f      	beq.n	80092b2 <TIM_Base_SetConfig+0xb2>
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	4a2a      	ldr	r2, [pc, #168]	; (8009320 <TIM_Base_SetConfig+0x120>)
 8009276:	4293      	cmp	r3, r2
 8009278:	d01b      	beq.n	80092b2 <TIM_Base_SetConfig+0xb2>
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	4a29      	ldr	r2, [pc, #164]	; (8009324 <TIM_Base_SetConfig+0x124>)
 800927e:	4293      	cmp	r3, r2
 8009280:	d017      	beq.n	80092b2 <TIM_Base_SetConfig+0xb2>
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	4a28      	ldr	r2, [pc, #160]	; (8009328 <TIM_Base_SetConfig+0x128>)
 8009286:	4293      	cmp	r3, r2
 8009288:	d013      	beq.n	80092b2 <TIM_Base_SetConfig+0xb2>
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	4a27      	ldr	r2, [pc, #156]	; (800932c <TIM_Base_SetConfig+0x12c>)
 800928e:	4293      	cmp	r3, r2
 8009290:	d00f      	beq.n	80092b2 <TIM_Base_SetConfig+0xb2>
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	4a26      	ldr	r2, [pc, #152]	; (8009330 <TIM_Base_SetConfig+0x130>)
 8009296:	4293      	cmp	r3, r2
 8009298:	d00b      	beq.n	80092b2 <TIM_Base_SetConfig+0xb2>
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	4a25      	ldr	r2, [pc, #148]	; (8009334 <TIM_Base_SetConfig+0x134>)
 800929e:	4293      	cmp	r3, r2
 80092a0:	d007      	beq.n	80092b2 <TIM_Base_SetConfig+0xb2>
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	4a24      	ldr	r2, [pc, #144]	; (8009338 <TIM_Base_SetConfig+0x138>)
 80092a6:	4293      	cmp	r3, r2
 80092a8:	d003      	beq.n	80092b2 <TIM_Base_SetConfig+0xb2>
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	4a23      	ldr	r2, [pc, #140]	; (800933c <TIM_Base_SetConfig+0x13c>)
 80092ae:	4293      	cmp	r3, r2
 80092b0:	d108      	bne.n	80092c4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80092b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80092ba:	683b      	ldr	r3, [r7, #0]
 80092bc:	68db      	ldr	r3, [r3, #12]
 80092be:	68fa      	ldr	r2, [r7, #12]
 80092c0:	4313      	orrs	r3, r2
 80092c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80092ca:	683b      	ldr	r3, [r7, #0]
 80092cc:	695b      	ldr	r3, [r3, #20]
 80092ce:	4313      	orrs	r3, r2
 80092d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	68fa      	ldr	r2, [r7, #12]
 80092d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80092d8:	683b      	ldr	r3, [r7, #0]
 80092da:	689a      	ldr	r2, [r3, #8]
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80092e0:	683b      	ldr	r3, [r7, #0]
 80092e2:	681a      	ldr	r2, [r3, #0]
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	4a0a      	ldr	r2, [pc, #40]	; (8009314 <TIM_Base_SetConfig+0x114>)
 80092ec:	4293      	cmp	r3, r2
 80092ee:	d003      	beq.n	80092f8 <TIM_Base_SetConfig+0xf8>
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	4a0c      	ldr	r2, [pc, #48]	; (8009324 <TIM_Base_SetConfig+0x124>)
 80092f4:	4293      	cmp	r3, r2
 80092f6:	d103      	bne.n	8009300 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80092f8:	683b      	ldr	r3, [r7, #0]
 80092fa:	691a      	ldr	r2, [r3, #16]
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	2201      	movs	r2, #1
 8009304:	615a      	str	r2, [r3, #20]
}
 8009306:	bf00      	nop
 8009308:	3714      	adds	r7, #20
 800930a:	46bd      	mov	sp, r7
 800930c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009310:	4770      	bx	lr
 8009312:	bf00      	nop
 8009314:	40010000 	.word	0x40010000
 8009318:	40000400 	.word	0x40000400
 800931c:	40000800 	.word	0x40000800
 8009320:	40000c00 	.word	0x40000c00
 8009324:	40010400 	.word	0x40010400
 8009328:	40014000 	.word	0x40014000
 800932c:	40014400 	.word	0x40014400
 8009330:	40014800 	.word	0x40014800
 8009334:	40001800 	.word	0x40001800
 8009338:	40001c00 	.word	0x40001c00
 800933c:	40002000 	.word	0x40002000

08009340 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009340:	b480      	push	{r7}
 8009342:	b087      	sub	sp, #28
 8009344:	af00      	add	r7, sp, #0
 8009346:	6078      	str	r0, [r7, #4]
 8009348:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	6a1b      	ldr	r3, [r3, #32]
 800934e:	f023 0201 	bic.w	r2, r3, #1
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	6a1b      	ldr	r3, [r3, #32]
 800935a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	685b      	ldr	r3, [r3, #4]
 8009360:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	699b      	ldr	r3, [r3, #24]
 8009366:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800936e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	f023 0303 	bic.w	r3, r3, #3
 8009376:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009378:	683b      	ldr	r3, [r7, #0]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	68fa      	ldr	r2, [r7, #12]
 800937e:	4313      	orrs	r3, r2
 8009380:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009382:	697b      	ldr	r3, [r7, #20]
 8009384:	f023 0302 	bic.w	r3, r3, #2
 8009388:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800938a:	683b      	ldr	r3, [r7, #0]
 800938c:	689b      	ldr	r3, [r3, #8]
 800938e:	697a      	ldr	r2, [r7, #20]
 8009390:	4313      	orrs	r3, r2
 8009392:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	4a20      	ldr	r2, [pc, #128]	; (8009418 <TIM_OC1_SetConfig+0xd8>)
 8009398:	4293      	cmp	r3, r2
 800939a:	d003      	beq.n	80093a4 <TIM_OC1_SetConfig+0x64>
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	4a1f      	ldr	r2, [pc, #124]	; (800941c <TIM_OC1_SetConfig+0xdc>)
 80093a0:	4293      	cmp	r3, r2
 80093a2:	d10c      	bne.n	80093be <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80093a4:	697b      	ldr	r3, [r7, #20]
 80093a6:	f023 0308 	bic.w	r3, r3, #8
 80093aa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80093ac:	683b      	ldr	r3, [r7, #0]
 80093ae:	68db      	ldr	r3, [r3, #12]
 80093b0:	697a      	ldr	r2, [r7, #20]
 80093b2:	4313      	orrs	r3, r2
 80093b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80093b6:	697b      	ldr	r3, [r7, #20]
 80093b8:	f023 0304 	bic.w	r3, r3, #4
 80093bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	4a15      	ldr	r2, [pc, #84]	; (8009418 <TIM_OC1_SetConfig+0xd8>)
 80093c2:	4293      	cmp	r3, r2
 80093c4:	d003      	beq.n	80093ce <TIM_OC1_SetConfig+0x8e>
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	4a14      	ldr	r2, [pc, #80]	; (800941c <TIM_OC1_SetConfig+0xdc>)
 80093ca:	4293      	cmp	r3, r2
 80093cc:	d111      	bne.n	80093f2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80093ce:	693b      	ldr	r3, [r7, #16]
 80093d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80093d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80093d6:	693b      	ldr	r3, [r7, #16]
 80093d8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80093dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80093de:	683b      	ldr	r3, [r7, #0]
 80093e0:	695b      	ldr	r3, [r3, #20]
 80093e2:	693a      	ldr	r2, [r7, #16]
 80093e4:	4313      	orrs	r3, r2
 80093e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80093e8:	683b      	ldr	r3, [r7, #0]
 80093ea:	699b      	ldr	r3, [r3, #24]
 80093ec:	693a      	ldr	r2, [r7, #16]
 80093ee:	4313      	orrs	r3, r2
 80093f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	693a      	ldr	r2, [r7, #16]
 80093f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	68fa      	ldr	r2, [r7, #12]
 80093fc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80093fe:	683b      	ldr	r3, [r7, #0]
 8009400:	685a      	ldr	r2, [r3, #4]
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	697a      	ldr	r2, [r7, #20]
 800940a:	621a      	str	r2, [r3, #32]
}
 800940c:	bf00      	nop
 800940e:	371c      	adds	r7, #28
 8009410:	46bd      	mov	sp, r7
 8009412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009416:	4770      	bx	lr
 8009418:	40010000 	.word	0x40010000
 800941c:	40010400 	.word	0x40010400

08009420 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009420:	b480      	push	{r7}
 8009422:	b087      	sub	sp, #28
 8009424:	af00      	add	r7, sp, #0
 8009426:	6078      	str	r0, [r7, #4]
 8009428:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	6a1b      	ldr	r3, [r3, #32]
 800942e:	f023 0210 	bic.w	r2, r3, #16
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	6a1b      	ldr	r3, [r3, #32]
 800943a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	685b      	ldr	r3, [r3, #4]
 8009440:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	699b      	ldr	r3, [r3, #24]
 8009446:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800944e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009456:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009458:	683b      	ldr	r3, [r7, #0]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	021b      	lsls	r3, r3, #8
 800945e:	68fa      	ldr	r2, [r7, #12]
 8009460:	4313      	orrs	r3, r2
 8009462:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009464:	697b      	ldr	r3, [r7, #20]
 8009466:	f023 0320 	bic.w	r3, r3, #32
 800946a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800946c:	683b      	ldr	r3, [r7, #0]
 800946e:	689b      	ldr	r3, [r3, #8]
 8009470:	011b      	lsls	r3, r3, #4
 8009472:	697a      	ldr	r2, [r7, #20]
 8009474:	4313      	orrs	r3, r2
 8009476:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	4a22      	ldr	r2, [pc, #136]	; (8009504 <TIM_OC2_SetConfig+0xe4>)
 800947c:	4293      	cmp	r3, r2
 800947e:	d003      	beq.n	8009488 <TIM_OC2_SetConfig+0x68>
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	4a21      	ldr	r2, [pc, #132]	; (8009508 <TIM_OC2_SetConfig+0xe8>)
 8009484:	4293      	cmp	r3, r2
 8009486:	d10d      	bne.n	80094a4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009488:	697b      	ldr	r3, [r7, #20]
 800948a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800948e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009490:	683b      	ldr	r3, [r7, #0]
 8009492:	68db      	ldr	r3, [r3, #12]
 8009494:	011b      	lsls	r3, r3, #4
 8009496:	697a      	ldr	r2, [r7, #20]
 8009498:	4313      	orrs	r3, r2
 800949a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800949c:	697b      	ldr	r3, [r7, #20]
 800949e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80094a2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	4a17      	ldr	r2, [pc, #92]	; (8009504 <TIM_OC2_SetConfig+0xe4>)
 80094a8:	4293      	cmp	r3, r2
 80094aa:	d003      	beq.n	80094b4 <TIM_OC2_SetConfig+0x94>
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	4a16      	ldr	r2, [pc, #88]	; (8009508 <TIM_OC2_SetConfig+0xe8>)
 80094b0:	4293      	cmp	r3, r2
 80094b2:	d113      	bne.n	80094dc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80094b4:	693b      	ldr	r3, [r7, #16]
 80094b6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80094ba:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80094bc:	693b      	ldr	r3, [r7, #16]
 80094be:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80094c2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80094c4:	683b      	ldr	r3, [r7, #0]
 80094c6:	695b      	ldr	r3, [r3, #20]
 80094c8:	009b      	lsls	r3, r3, #2
 80094ca:	693a      	ldr	r2, [r7, #16]
 80094cc:	4313      	orrs	r3, r2
 80094ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80094d0:	683b      	ldr	r3, [r7, #0]
 80094d2:	699b      	ldr	r3, [r3, #24]
 80094d4:	009b      	lsls	r3, r3, #2
 80094d6:	693a      	ldr	r2, [r7, #16]
 80094d8:	4313      	orrs	r3, r2
 80094da:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	693a      	ldr	r2, [r7, #16]
 80094e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	68fa      	ldr	r2, [r7, #12]
 80094e6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80094e8:	683b      	ldr	r3, [r7, #0]
 80094ea:	685a      	ldr	r2, [r3, #4]
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	697a      	ldr	r2, [r7, #20]
 80094f4:	621a      	str	r2, [r3, #32]
}
 80094f6:	bf00      	nop
 80094f8:	371c      	adds	r7, #28
 80094fa:	46bd      	mov	sp, r7
 80094fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009500:	4770      	bx	lr
 8009502:	bf00      	nop
 8009504:	40010000 	.word	0x40010000
 8009508:	40010400 	.word	0x40010400

0800950c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800950c:	b480      	push	{r7}
 800950e:	b087      	sub	sp, #28
 8009510:	af00      	add	r7, sp, #0
 8009512:	6078      	str	r0, [r7, #4]
 8009514:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	6a1b      	ldr	r3, [r3, #32]
 800951a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	6a1b      	ldr	r3, [r3, #32]
 8009526:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	685b      	ldr	r3, [r3, #4]
 800952c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	69db      	ldr	r3, [r3, #28]
 8009532:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800953a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	f023 0303 	bic.w	r3, r3, #3
 8009542:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009544:	683b      	ldr	r3, [r7, #0]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	68fa      	ldr	r2, [r7, #12]
 800954a:	4313      	orrs	r3, r2
 800954c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800954e:	697b      	ldr	r3, [r7, #20]
 8009550:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009554:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009556:	683b      	ldr	r3, [r7, #0]
 8009558:	689b      	ldr	r3, [r3, #8]
 800955a:	021b      	lsls	r3, r3, #8
 800955c:	697a      	ldr	r2, [r7, #20]
 800955e:	4313      	orrs	r3, r2
 8009560:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	4a21      	ldr	r2, [pc, #132]	; (80095ec <TIM_OC3_SetConfig+0xe0>)
 8009566:	4293      	cmp	r3, r2
 8009568:	d003      	beq.n	8009572 <TIM_OC3_SetConfig+0x66>
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	4a20      	ldr	r2, [pc, #128]	; (80095f0 <TIM_OC3_SetConfig+0xe4>)
 800956e:	4293      	cmp	r3, r2
 8009570:	d10d      	bne.n	800958e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009572:	697b      	ldr	r3, [r7, #20]
 8009574:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009578:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800957a:	683b      	ldr	r3, [r7, #0]
 800957c:	68db      	ldr	r3, [r3, #12]
 800957e:	021b      	lsls	r3, r3, #8
 8009580:	697a      	ldr	r2, [r7, #20]
 8009582:	4313      	orrs	r3, r2
 8009584:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009586:	697b      	ldr	r3, [r7, #20]
 8009588:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800958c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	4a16      	ldr	r2, [pc, #88]	; (80095ec <TIM_OC3_SetConfig+0xe0>)
 8009592:	4293      	cmp	r3, r2
 8009594:	d003      	beq.n	800959e <TIM_OC3_SetConfig+0x92>
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	4a15      	ldr	r2, [pc, #84]	; (80095f0 <TIM_OC3_SetConfig+0xe4>)
 800959a:	4293      	cmp	r3, r2
 800959c:	d113      	bne.n	80095c6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800959e:	693b      	ldr	r3, [r7, #16]
 80095a0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80095a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80095a6:	693b      	ldr	r3, [r7, #16]
 80095a8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80095ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80095ae:	683b      	ldr	r3, [r7, #0]
 80095b0:	695b      	ldr	r3, [r3, #20]
 80095b2:	011b      	lsls	r3, r3, #4
 80095b4:	693a      	ldr	r2, [r7, #16]
 80095b6:	4313      	orrs	r3, r2
 80095b8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80095ba:	683b      	ldr	r3, [r7, #0]
 80095bc:	699b      	ldr	r3, [r3, #24]
 80095be:	011b      	lsls	r3, r3, #4
 80095c0:	693a      	ldr	r2, [r7, #16]
 80095c2:	4313      	orrs	r3, r2
 80095c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	693a      	ldr	r2, [r7, #16]
 80095ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	68fa      	ldr	r2, [r7, #12]
 80095d0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80095d2:	683b      	ldr	r3, [r7, #0]
 80095d4:	685a      	ldr	r2, [r3, #4]
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	697a      	ldr	r2, [r7, #20]
 80095de:	621a      	str	r2, [r3, #32]
}
 80095e0:	bf00      	nop
 80095e2:	371c      	adds	r7, #28
 80095e4:	46bd      	mov	sp, r7
 80095e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ea:	4770      	bx	lr
 80095ec:	40010000 	.word	0x40010000
 80095f0:	40010400 	.word	0x40010400

080095f4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80095f4:	b480      	push	{r7}
 80095f6:	b087      	sub	sp, #28
 80095f8:	af00      	add	r7, sp, #0
 80095fa:	6078      	str	r0, [r7, #4]
 80095fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	6a1b      	ldr	r3, [r3, #32]
 8009602:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	6a1b      	ldr	r3, [r3, #32]
 800960e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	685b      	ldr	r3, [r3, #4]
 8009614:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	69db      	ldr	r3, [r3, #28]
 800961a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009622:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800962a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800962c:	683b      	ldr	r3, [r7, #0]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	021b      	lsls	r3, r3, #8
 8009632:	68fa      	ldr	r2, [r7, #12]
 8009634:	4313      	orrs	r3, r2
 8009636:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009638:	693b      	ldr	r3, [r7, #16]
 800963a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800963e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009640:	683b      	ldr	r3, [r7, #0]
 8009642:	689b      	ldr	r3, [r3, #8]
 8009644:	031b      	lsls	r3, r3, #12
 8009646:	693a      	ldr	r2, [r7, #16]
 8009648:	4313      	orrs	r3, r2
 800964a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	4a12      	ldr	r2, [pc, #72]	; (8009698 <TIM_OC4_SetConfig+0xa4>)
 8009650:	4293      	cmp	r3, r2
 8009652:	d003      	beq.n	800965c <TIM_OC4_SetConfig+0x68>
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	4a11      	ldr	r2, [pc, #68]	; (800969c <TIM_OC4_SetConfig+0xa8>)
 8009658:	4293      	cmp	r3, r2
 800965a:	d109      	bne.n	8009670 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800965c:	697b      	ldr	r3, [r7, #20]
 800965e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009662:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009664:	683b      	ldr	r3, [r7, #0]
 8009666:	695b      	ldr	r3, [r3, #20]
 8009668:	019b      	lsls	r3, r3, #6
 800966a:	697a      	ldr	r2, [r7, #20]
 800966c:	4313      	orrs	r3, r2
 800966e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	697a      	ldr	r2, [r7, #20]
 8009674:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	68fa      	ldr	r2, [r7, #12]
 800967a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800967c:	683b      	ldr	r3, [r7, #0]
 800967e:	685a      	ldr	r2, [r3, #4]
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	693a      	ldr	r2, [r7, #16]
 8009688:	621a      	str	r2, [r3, #32]
}
 800968a:	bf00      	nop
 800968c:	371c      	adds	r7, #28
 800968e:	46bd      	mov	sp, r7
 8009690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009694:	4770      	bx	lr
 8009696:	bf00      	nop
 8009698:	40010000 	.word	0x40010000
 800969c:	40010400 	.word	0x40010400

080096a0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80096a0:	b480      	push	{r7}
 80096a2:	b087      	sub	sp, #28
 80096a4:	af00      	add	r7, sp, #0
 80096a6:	60f8      	str	r0, [r7, #12]
 80096a8:	60b9      	str	r1, [r7, #8]
 80096aa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80096ac:	68bb      	ldr	r3, [r7, #8]
 80096ae:	f003 031f 	and.w	r3, r3, #31
 80096b2:	2201      	movs	r2, #1
 80096b4:	fa02 f303 	lsl.w	r3, r2, r3
 80096b8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80096ba:	68fb      	ldr	r3, [r7, #12]
 80096bc:	6a1a      	ldr	r2, [r3, #32]
 80096be:	697b      	ldr	r3, [r7, #20]
 80096c0:	43db      	mvns	r3, r3
 80096c2:	401a      	ands	r2, r3
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	6a1a      	ldr	r2, [r3, #32]
 80096cc:	68bb      	ldr	r3, [r7, #8]
 80096ce:	f003 031f 	and.w	r3, r3, #31
 80096d2:	6879      	ldr	r1, [r7, #4]
 80096d4:	fa01 f303 	lsl.w	r3, r1, r3
 80096d8:	431a      	orrs	r2, r3
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	621a      	str	r2, [r3, #32]
}
 80096de:	bf00      	nop
 80096e0:	371c      	adds	r7, #28
 80096e2:	46bd      	mov	sp, r7
 80096e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096e8:	4770      	bx	lr

080096ea <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80096ea:	b480      	push	{r7}
 80096ec:	b083      	sub	sp, #12
 80096ee:	af00      	add	r7, sp, #0
 80096f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80096f2:	bf00      	nop
 80096f4:	370c      	adds	r7, #12
 80096f6:	46bd      	mov	sp, r7
 80096f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096fc:	4770      	bx	lr

080096fe <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80096fe:	b480      	push	{r7}
 8009700:	b083      	sub	sp, #12
 8009702:	af00      	add	r7, sp, #0
 8009704:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009706:	bf00      	nop
 8009708:	370c      	adds	r7, #12
 800970a:	46bd      	mov	sp, r7
 800970c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009710:	4770      	bx	lr

08009712 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009712:	b580      	push	{r7, lr}
 8009714:	b082      	sub	sp, #8
 8009716:	af00      	add	r7, sp, #0
 8009718:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	2b00      	cmp	r3, #0
 800971e:	d101      	bne.n	8009724 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009720:	2301      	movs	r3, #1
 8009722:	e03f      	b.n	80097a4 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800972a:	b2db      	uxtb	r3, r3
 800972c:	2b00      	cmp	r3, #0
 800972e:	d106      	bne.n	800973e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	2200      	movs	r2, #0
 8009734:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009738:	6878      	ldr	r0, [r7, #4]
 800973a:	f002 f9d7 	bl	800baec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	2224      	movs	r2, #36	; 0x24
 8009742:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	68da      	ldr	r2, [r3, #12]
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009754:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009756:	6878      	ldr	r0, [r7, #4]
 8009758:	f000 fe9e 	bl	800a498 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	691a      	ldr	r2, [r3, #16]
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800976a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	695a      	ldr	r2, [r3, #20]
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800977a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	68da      	ldr	r2, [r3, #12]
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800978a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	2200      	movs	r2, #0
 8009790:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	2220      	movs	r2, #32
 8009796:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	2220      	movs	r2, #32
 800979e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80097a2:	2300      	movs	r3, #0
}
 80097a4:	4618      	mov	r0, r3
 80097a6:	3708      	adds	r7, #8
 80097a8:	46bd      	mov	sp, r7
 80097aa:	bd80      	pop	{r7, pc}

080097ac <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80097ac:	b580      	push	{r7, lr}
 80097ae:	b08a      	sub	sp, #40	; 0x28
 80097b0:	af02      	add	r7, sp, #8
 80097b2:	60f8      	str	r0, [r7, #12]
 80097b4:	60b9      	str	r1, [r7, #8]
 80097b6:	603b      	str	r3, [r7, #0]
 80097b8:	4613      	mov	r3, r2
 80097ba:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80097bc:	2300      	movs	r3, #0
 80097be:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80097c6:	b2db      	uxtb	r3, r3
 80097c8:	2b20      	cmp	r3, #32
 80097ca:	d17c      	bne.n	80098c6 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80097cc:	68bb      	ldr	r3, [r7, #8]
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d002      	beq.n	80097d8 <HAL_UART_Transmit+0x2c>
 80097d2:	88fb      	ldrh	r3, [r7, #6]
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d101      	bne.n	80097dc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80097d8:	2301      	movs	r3, #1
 80097da:	e075      	b.n	80098c8 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80097e2:	2b01      	cmp	r3, #1
 80097e4:	d101      	bne.n	80097ea <HAL_UART_Transmit+0x3e>
 80097e6:	2302      	movs	r3, #2
 80097e8:	e06e      	b.n	80098c8 <HAL_UART_Transmit+0x11c>
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	2201      	movs	r2, #1
 80097ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	2200      	movs	r2, #0
 80097f6:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	2221      	movs	r2, #33	; 0x21
 80097fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009800:	f7fa fe18 	bl	8004434 <HAL_GetTick>
 8009804:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	88fa      	ldrh	r2, [r7, #6]
 800980a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	88fa      	ldrh	r2, [r7, #6]
 8009810:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	689b      	ldr	r3, [r3, #8]
 8009816:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800981a:	d108      	bne.n	800982e <HAL_UART_Transmit+0x82>
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	691b      	ldr	r3, [r3, #16]
 8009820:	2b00      	cmp	r3, #0
 8009822:	d104      	bne.n	800982e <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8009824:	2300      	movs	r3, #0
 8009826:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009828:	68bb      	ldr	r3, [r7, #8]
 800982a:	61bb      	str	r3, [r7, #24]
 800982c:	e003      	b.n	8009836 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800982e:	68bb      	ldr	r3, [r7, #8]
 8009830:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009832:	2300      	movs	r3, #0
 8009834:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	2200      	movs	r2, #0
 800983a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800983e:	e02a      	b.n	8009896 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009840:	683b      	ldr	r3, [r7, #0]
 8009842:	9300      	str	r3, [sp, #0]
 8009844:	697b      	ldr	r3, [r7, #20]
 8009846:	2200      	movs	r2, #0
 8009848:	2180      	movs	r1, #128	; 0x80
 800984a:	68f8      	ldr	r0, [r7, #12]
 800984c:	f000 fbde 	bl	800a00c <UART_WaitOnFlagUntilTimeout>
 8009850:	4603      	mov	r3, r0
 8009852:	2b00      	cmp	r3, #0
 8009854:	d001      	beq.n	800985a <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8009856:	2303      	movs	r3, #3
 8009858:	e036      	b.n	80098c8 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800985a:	69fb      	ldr	r3, [r7, #28]
 800985c:	2b00      	cmp	r3, #0
 800985e:	d10b      	bne.n	8009878 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009860:	69bb      	ldr	r3, [r7, #24]
 8009862:	881b      	ldrh	r3, [r3, #0]
 8009864:	461a      	mov	r2, r3
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800986e:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8009870:	69bb      	ldr	r3, [r7, #24]
 8009872:	3302      	adds	r3, #2
 8009874:	61bb      	str	r3, [r7, #24]
 8009876:	e007      	b.n	8009888 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009878:	69fb      	ldr	r3, [r7, #28]
 800987a:	781a      	ldrb	r2, [r3, #0]
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009882:	69fb      	ldr	r3, [r7, #28]
 8009884:	3301      	adds	r3, #1
 8009886:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800988c:	b29b      	uxth	r3, r3
 800988e:	3b01      	subs	r3, #1
 8009890:	b29a      	uxth	r2, r3
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800989a:	b29b      	uxth	r3, r3
 800989c:	2b00      	cmp	r3, #0
 800989e:	d1cf      	bne.n	8009840 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80098a0:	683b      	ldr	r3, [r7, #0]
 80098a2:	9300      	str	r3, [sp, #0]
 80098a4:	697b      	ldr	r3, [r7, #20]
 80098a6:	2200      	movs	r2, #0
 80098a8:	2140      	movs	r1, #64	; 0x40
 80098aa:	68f8      	ldr	r0, [r7, #12]
 80098ac:	f000 fbae 	bl	800a00c <UART_WaitOnFlagUntilTimeout>
 80098b0:	4603      	mov	r3, r0
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d001      	beq.n	80098ba <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80098b6:	2303      	movs	r3, #3
 80098b8:	e006      	b.n	80098c8 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	2220      	movs	r2, #32
 80098be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80098c2:	2300      	movs	r3, #0
 80098c4:	e000      	b.n	80098c8 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80098c6:	2302      	movs	r3, #2
  }
}
 80098c8:	4618      	mov	r0, r3
 80098ca:	3720      	adds	r7, #32
 80098cc:	46bd      	mov	sp, r7
 80098ce:	bd80      	pop	{r7, pc}

080098d0 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80098d0:	b580      	push	{r7, lr}
 80098d2:	b08a      	sub	sp, #40	; 0x28
 80098d4:	af02      	add	r7, sp, #8
 80098d6:	60f8      	str	r0, [r7, #12]
 80098d8:	60b9      	str	r1, [r7, #8]
 80098da:	603b      	str	r3, [r7, #0]
 80098dc:	4613      	mov	r3, r2
 80098de:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80098e0:	2300      	movs	r3, #0
 80098e2:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80098ea:	b2db      	uxtb	r3, r3
 80098ec:	2b20      	cmp	r3, #32
 80098ee:	f040 808c 	bne.w	8009a0a <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 80098f2:	68bb      	ldr	r3, [r7, #8]
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d002      	beq.n	80098fe <HAL_UART_Receive+0x2e>
 80098f8:	88fb      	ldrh	r3, [r7, #6]
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d101      	bne.n	8009902 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80098fe:	2301      	movs	r3, #1
 8009900:	e084      	b.n	8009a0c <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009908:	2b01      	cmp	r3, #1
 800990a:	d101      	bne.n	8009910 <HAL_UART_Receive+0x40>
 800990c:	2302      	movs	r3, #2
 800990e:	e07d      	b.n	8009a0c <HAL_UART_Receive+0x13c>
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	2201      	movs	r2, #1
 8009914:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	2200      	movs	r2, #0
 800991c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	2222      	movs	r2, #34	; 0x22
 8009922:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	2200      	movs	r2, #0
 800992a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800992c:	f7fa fd82 	bl	8004434 <HAL_GetTick>
 8009930:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	88fa      	ldrh	r2, [r7, #6]
 8009936:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	88fa      	ldrh	r2, [r7, #6]
 800993c:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	689b      	ldr	r3, [r3, #8]
 8009942:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009946:	d108      	bne.n	800995a <HAL_UART_Receive+0x8a>
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	691b      	ldr	r3, [r3, #16]
 800994c:	2b00      	cmp	r3, #0
 800994e:	d104      	bne.n	800995a <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8009950:	2300      	movs	r3, #0
 8009952:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8009954:	68bb      	ldr	r3, [r7, #8]
 8009956:	61bb      	str	r3, [r7, #24]
 8009958:	e003      	b.n	8009962 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 800995a:	68bb      	ldr	r3, [r7, #8]
 800995c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800995e:	2300      	movs	r3, #0
 8009960:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	2200      	movs	r2, #0
 8009966:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800996a:	e043      	b.n	80099f4 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800996c:	683b      	ldr	r3, [r7, #0]
 800996e:	9300      	str	r3, [sp, #0]
 8009970:	697b      	ldr	r3, [r7, #20]
 8009972:	2200      	movs	r2, #0
 8009974:	2120      	movs	r1, #32
 8009976:	68f8      	ldr	r0, [r7, #12]
 8009978:	f000 fb48 	bl	800a00c <UART_WaitOnFlagUntilTimeout>
 800997c:	4603      	mov	r3, r0
 800997e:	2b00      	cmp	r3, #0
 8009980:	d001      	beq.n	8009986 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8009982:	2303      	movs	r3, #3
 8009984:	e042      	b.n	8009a0c <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8009986:	69fb      	ldr	r3, [r7, #28]
 8009988:	2b00      	cmp	r3, #0
 800998a:	d10c      	bne.n	80099a6 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	685b      	ldr	r3, [r3, #4]
 8009992:	b29b      	uxth	r3, r3
 8009994:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009998:	b29a      	uxth	r2, r3
 800999a:	69bb      	ldr	r3, [r7, #24]
 800999c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800999e:	69bb      	ldr	r3, [r7, #24]
 80099a0:	3302      	adds	r3, #2
 80099a2:	61bb      	str	r3, [r7, #24]
 80099a4:	e01f      	b.n	80099e6 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	689b      	ldr	r3, [r3, #8]
 80099aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80099ae:	d007      	beq.n	80099c0 <HAL_UART_Receive+0xf0>
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	689b      	ldr	r3, [r3, #8]
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d10a      	bne.n	80099ce <HAL_UART_Receive+0xfe>
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	691b      	ldr	r3, [r3, #16]
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d106      	bne.n	80099ce <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	685b      	ldr	r3, [r3, #4]
 80099c6:	b2da      	uxtb	r2, r3
 80099c8:	69fb      	ldr	r3, [r7, #28]
 80099ca:	701a      	strb	r2, [r3, #0]
 80099cc:	e008      	b.n	80099e0 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	685b      	ldr	r3, [r3, #4]
 80099d4:	b2db      	uxtb	r3, r3
 80099d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80099da:	b2da      	uxtb	r2, r3
 80099dc:	69fb      	ldr	r3, [r7, #28]
 80099de:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80099e0:	69fb      	ldr	r3, [r7, #28]
 80099e2:	3301      	adds	r3, #1
 80099e4:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80099ea:	b29b      	uxth	r3, r3
 80099ec:	3b01      	subs	r3, #1
 80099ee:	b29a      	uxth	r2, r3
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80099f8:	b29b      	uxth	r3, r3
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d1b6      	bne.n	800996c <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	2220      	movs	r2, #32
 8009a02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8009a06:	2300      	movs	r3, #0
 8009a08:	e000      	b.n	8009a0c <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8009a0a:	2302      	movs	r3, #2
  }
}
 8009a0c:	4618      	mov	r0, r3
 8009a0e:	3720      	adds	r7, #32
 8009a10:	46bd      	mov	sp, r7
 8009a12:	bd80      	pop	{r7, pc}

08009a14 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009a14:	b580      	push	{r7, lr}
 8009a16:	b084      	sub	sp, #16
 8009a18:	af00      	add	r7, sp, #0
 8009a1a:	60f8      	str	r0, [r7, #12]
 8009a1c:	60b9      	str	r1, [r7, #8]
 8009a1e:	4613      	mov	r3, r2
 8009a20:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009a28:	b2db      	uxtb	r3, r3
 8009a2a:	2b20      	cmp	r3, #32
 8009a2c:	d11d      	bne.n	8009a6a <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8009a2e:	68bb      	ldr	r3, [r7, #8]
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d002      	beq.n	8009a3a <HAL_UART_Receive_IT+0x26>
 8009a34:	88fb      	ldrh	r3, [r7, #6]
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d101      	bne.n	8009a3e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8009a3a:	2301      	movs	r3, #1
 8009a3c:	e016      	b.n	8009a6c <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009a44:	2b01      	cmp	r3, #1
 8009a46:	d101      	bne.n	8009a4c <HAL_UART_Receive_IT+0x38>
 8009a48:	2302      	movs	r3, #2
 8009a4a:	e00f      	b.n	8009a6c <HAL_UART_Receive_IT+0x58>
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	2201      	movs	r2, #1
 8009a50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	2200      	movs	r2, #0
 8009a58:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8009a5a:	88fb      	ldrh	r3, [r7, #6]
 8009a5c:	461a      	mov	r2, r3
 8009a5e:	68b9      	ldr	r1, [r7, #8]
 8009a60:	68f8      	ldr	r0, [r7, #12]
 8009a62:	f000 fb41 	bl	800a0e8 <UART_Start_Receive_IT>
 8009a66:	4603      	mov	r3, r0
 8009a68:	e000      	b.n	8009a6c <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8009a6a:	2302      	movs	r3, #2
  }
}
 8009a6c:	4618      	mov	r0, r3
 8009a6e:	3710      	adds	r7, #16
 8009a70:	46bd      	mov	sp, r7
 8009a72:	bd80      	pop	{r7, pc}

08009a74 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009a74:	b580      	push	{r7, lr}
 8009a76:	b0ba      	sub	sp, #232	; 0xe8
 8009a78:	af00      	add	r7, sp, #0
 8009a7a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	68db      	ldr	r3, [r3, #12]
 8009a8c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	695b      	ldr	r3, [r3, #20]
 8009a96:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8009a9a:	2300      	movs	r3, #0
 8009a9c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8009aa0:	2300      	movs	r3, #0
 8009aa2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009aa6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009aaa:	f003 030f 	and.w	r3, r3, #15
 8009aae:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8009ab2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d10f      	bne.n	8009ada <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009aba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009abe:	f003 0320 	and.w	r3, r3, #32
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d009      	beq.n	8009ada <HAL_UART_IRQHandler+0x66>
 8009ac6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009aca:	f003 0320 	and.w	r3, r3, #32
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d003      	beq.n	8009ada <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8009ad2:	6878      	ldr	r0, [r7, #4]
 8009ad4:	f000 fc25 	bl	800a322 <UART_Receive_IT>
      return;
 8009ad8:	e256      	b.n	8009f88 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8009ada:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	f000 80de 	beq.w	8009ca0 <HAL_UART_IRQHandler+0x22c>
 8009ae4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009ae8:	f003 0301 	and.w	r3, r3, #1
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d106      	bne.n	8009afe <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009af0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009af4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	f000 80d1 	beq.w	8009ca0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009afe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009b02:	f003 0301 	and.w	r3, r3, #1
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d00b      	beq.n	8009b22 <HAL_UART_IRQHandler+0xae>
 8009b0a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009b0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d005      	beq.n	8009b22 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b1a:	f043 0201 	orr.w	r2, r3, #1
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009b22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009b26:	f003 0304 	and.w	r3, r3, #4
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d00b      	beq.n	8009b46 <HAL_UART_IRQHandler+0xd2>
 8009b2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009b32:	f003 0301 	and.w	r3, r3, #1
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d005      	beq.n	8009b46 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b3e:	f043 0202 	orr.w	r2, r3, #2
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009b46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009b4a:	f003 0302 	and.w	r3, r3, #2
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d00b      	beq.n	8009b6a <HAL_UART_IRQHandler+0xf6>
 8009b52:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009b56:	f003 0301 	and.w	r3, r3, #1
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d005      	beq.n	8009b6a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b62:	f043 0204 	orr.w	r2, r3, #4
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8009b6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009b6e:	f003 0308 	and.w	r3, r3, #8
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d011      	beq.n	8009b9a <HAL_UART_IRQHandler+0x126>
 8009b76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009b7a:	f003 0320 	and.w	r3, r3, #32
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d105      	bne.n	8009b8e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8009b82:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009b86:	f003 0301 	and.w	r3, r3, #1
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d005      	beq.n	8009b9a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b92:	f043 0208 	orr.w	r2, r3, #8
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	f000 81ed 	beq.w	8009f7e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009ba4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009ba8:	f003 0320 	and.w	r3, r3, #32
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d008      	beq.n	8009bc2 <HAL_UART_IRQHandler+0x14e>
 8009bb0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009bb4:	f003 0320 	and.w	r3, r3, #32
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d002      	beq.n	8009bc2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009bbc:	6878      	ldr	r0, [r7, #4]
 8009bbe:	f000 fbb0 	bl	800a322 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	695b      	ldr	r3, [r3, #20]
 8009bc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009bcc:	2b40      	cmp	r3, #64	; 0x40
 8009bce:	bf0c      	ite	eq
 8009bd0:	2301      	moveq	r3, #1
 8009bd2:	2300      	movne	r3, #0
 8009bd4:	b2db      	uxtb	r3, r3
 8009bd6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bde:	f003 0308 	and.w	r3, r3, #8
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d103      	bne.n	8009bee <HAL_UART_IRQHandler+0x17a>
 8009be6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d04f      	beq.n	8009c8e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009bee:	6878      	ldr	r0, [r7, #4]
 8009bf0:	f000 fab8 	bl	800a164 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	695b      	ldr	r3, [r3, #20]
 8009bfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009bfe:	2b40      	cmp	r3, #64	; 0x40
 8009c00:	d141      	bne.n	8009c86 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	3314      	adds	r3, #20
 8009c08:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c0c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009c10:	e853 3f00 	ldrex	r3, [r3]
 8009c14:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8009c18:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009c1c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009c20:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	3314      	adds	r3, #20
 8009c2a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8009c2e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8009c32:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c36:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8009c3a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8009c3e:	e841 2300 	strex	r3, r2, [r1]
 8009c42:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8009c46:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d1d9      	bne.n	8009c02 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d013      	beq.n	8009c7e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c5a:	4a7d      	ldr	r2, [pc, #500]	; (8009e50 <HAL_UART_IRQHandler+0x3dc>)
 8009c5c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c62:	4618      	mov	r0, r3
 8009c64:	f7fb fabe 	bl	80051e4 <HAL_DMA_Abort_IT>
 8009c68:	4603      	mov	r3, r0
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d016      	beq.n	8009c9c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c72:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009c74:	687a      	ldr	r2, [r7, #4]
 8009c76:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009c78:	4610      	mov	r0, r2
 8009c7a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c7c:	e00e      	b.n	8009c9c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009c7e:	6878      	ldr	r0, [r7, #4]
 8009c80:	f000 f990 	bl	8009fa4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c84:	e00a      	b.n	8009c9c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009c86:	6878      	ldr	r0, [r7, #4]
 8009c88:	f000 f98c 	bl	8009fa4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c8c:	e006      	b.n	8009c9c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009c8e:	6878      	ldr	r0, [r7, #4]
 8009c90:	f000 f988 	bl	8009fa4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	2200      	movs	r2, #0
 8009c98:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8009c9a:	e170      	b.n	8009f7e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c9c:	bf00      	nop
    return;
 8009c9e:	e16e      	b.n	8009f7e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ca4:	2b01      	cmp	r3, #1
 8009ca6:	f040 814a 	bne.w	8009f3e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009caa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009cae:	f003 0310 	and.w	r3, r3, #16
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	f000 8143 	beq.w	8009f3e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8009cb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009cbc:	f003 0310 	and.w	r3, r3, #16
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	f000 813c 	beq.w	8009f3e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009cc6:	2300      	movs	r3, #0
 8009cc8:	60bb      	str	r3, [r7, #8]
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	60bb      	str	r3, [r7, #8]
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	685b      	ldr	r3, [r3, #4]
 8009cd8:	60bb      	str	r3, [r7, #8]
 8009cda:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	695b      	ldr	r3, [r3, #20]
 8009ce2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ce6:	2b40      	cmp	r3, #64	; 0x40
 8009ce8:	f040 80b4 	bne.w	8009e54 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	685b      	ldr	r3, [r3, #4]
 8009cf4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009cf8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	f000 8140 	beq.w	8009f82 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009d06:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009d0a:	429a      	cmp	r2, r3
 8009d0c:	f080 8139 	bcs.w	8009f82 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009d16:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d1c:	69db      	ldr	r3, [r3, #28]
 8009d1e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009d22:	f000 8088 	beq.w	8009e36 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	330c      	adds	r3, #12
 8009d2c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d30:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009d34:	e853 3f00 	ldrex	r3, [r3]
 8009d38:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8009d3c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009d40:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009d44:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	330c      	adds	r3, #12
 8009d4e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8009d52:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009d56:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d5a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8009d5e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009d62:	e841 2300 	strex	r3, r2, [r1]
 8009d66:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8009d6a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d1d9      	bne.n	8009d26 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	3314      	adds	r3, #20
 8009d78:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d7a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009d7c:	e853 3f00 	ldrex	r3, [r3]
 8009d80:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8009d82:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009d84:	f023 0301 	bic.w	r3, r3, #1
 8009d88:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	3314      	adds	r3, #20
 8009d92:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8009d96:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8009d9a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d9c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009d9e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009da2:	e841 2300 	strex	r3, r2, [r1]
 8009da6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009da8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d1e1      	bne.n	8009d72 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	3314      	adds	r3, #20
 8009db4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009db6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009db8:	e853 3f00 	ldrex	r3, [r3]
 8009dbc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009dbe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009dc0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009dc4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	3314      	adds	r3, #20
 8009dce:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8009dd2:	66fa      	str	r2, [r7, #108]	; 0x6c
 8009dd4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dd6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009dd8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009dda:	e841 2300 	strex	r3, r2, [r1]
 8009dde:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009de0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d1e3      	bne.n	8009dae <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	2220      	movs	r2, #32
 8009dea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	2200      	movs	r2, #0
 8009df2:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	330c      	adds	r3, #12
 8009dfa:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dfc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009dfe:	e853 3f00 	ldrex	r3, [r3]
 8009e02:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009e04:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009e06:	f023 0310 	bic.w	r3, r3, #16
 8009e0a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	330c      	adds	r3, #12
 8009e14:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8009e18:	65ba      	str	r2, [r7, #88]	; 0x58
 8009e1a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e1c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009e1e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009e20:	e841 2300 	strex	r3, r2, [r1]
 8009e24:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009e26:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d1e3      	bne.n	8009df4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e30:	4618      	mov	r0, r3
 8009e32:	f7fb f967 	bl	8005104 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009e3e:	b29b      	uxth	r3, r3
 8009e40:	1ad3      	subs	r3, r2, r3
 8009e42:	b29b      	uxth	r3, r3
 8009e44:	4619      	mov	r1, r3
 8009e46:	6878      	ldr	r0, [r7, #4]
 8009e48:	f000 f8b6 	bl	8009fb8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009e4c:	e099      	b.n	8009f82 <HAL_UART_IRQHandler+0x50e>
 8009e4e:	bf00      	nop
 8009e50:	0800a22b 	.word	0x0800a22b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009e5c:	b29b      	uxth	r3, r3
 8009e5e:	1ad3      	subs	r3, r2, r3
 8009e60:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009e68:	b29b      	uxth	r3, r3
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	f000 808b 	beq.w	8009f86 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8009e70:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	f000 8086 	beq.w	8009f86 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	330c      	adds	r3, #12
 8009e80:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e84:	e853 3f00 	ldrex	r3, [r3]
 8009e88:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009e8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009e8c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009e90:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	330c      	adds	r3, #12
 8009e9a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8009e9e:	647a      	str	r2, [r7, #68]	; 0x44
 8009ea0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ea2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009ea4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009ea6:	e841 2300 	strex	r3, r2, [r1]
 8009eaa:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009eac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d1e3      	bne.n	8009e7a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	3314      	adds	r3, #20
 8009eb8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009eba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ebc:	e853 3f00 	ldrex	r3, [r3]
 8009ec0:	623b      	str	r3, [r7, #32]
   return(result);
 8009ec2:	6a3b      	ldr	r3, [r7, #32]
 8009ec4:	f023 0301 	bic.w	r3, r3, #1
 8009ec8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	3314      	adds	r3, #20
 8009ed2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8009ed6:	633a      	str	r2, [r7, #48]	; 0x30
 8009ed8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009eda:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009edc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009ede:	e841 2300 	strex	r3, r2, [r1]
 8009ee2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009ee4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d1e3      	bne.n	8009eb2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	2220      	movs	r2, #32
 8009eee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	2200      	movs	r2, #0
 8009ef6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	330c      	adds	r3, #12
 8009efe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f00:	693b      	ldr	r3, [r7, #16]
 8009f02:	e853 3f00 	ldrex	r3, [r3]
 8009f06:	60fb      	str	r3, [r7, #12]
   return(result);
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	f023 0310 	bic.w	r3, r3, #16
 8009f0e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	330c      	adds	r3, #12
 8009f18:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8009f1c:	61fa      	str	r2, [r7, #28]
 8009f1e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f20:	69b9      	ldr	r1, [r7, #24]
 8009f22:	69fa      	ldr	r2, [r7, #28]
 8009f24:	e841 2300 	strex	r3, r2, [r1]
 8009f28:	617b      	str	r3, [r7, #20]
   return(result);
 8009f2a:	697b      	ldr	r3, [r7, #20]
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d1e3      	bne.n	8009ef8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009f30:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009f34:	4619      	mov	r1, r3
 8009f36:	6878      	ldr	r0, [r7, #4]
 8009f38:	f000 f83e 	bl	8009fb8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009f3c:	e023      	b.n	8009f86 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009f3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009f42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d009      	beq.n	8009f5e <HAL_UART_IRQHandler+0x4ea>
 8009f4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009f4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d003      	beq.n	8009f5e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8009f56:	6878      	ldr	r0, [r7, #4]
 8009f58:	f000 f97b 	bl	800a252 <UART_Transmit_IT>
    return;
 8009f5c:	e014      	b.n	8009f88 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009f5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009f62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d00e      	beq.n	8009f88 <HAL_UART_IRQHandler+0x514>
 8009f6a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009f6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d008      	beq.n	8009f88 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8009f76:	6878      	ldr	r0, [r7, #4]
 8009f78:	f000 f9bb 	bl	800a2f2 <UART_EndTransmit_IT>
    return;
 8009f7c:	e004      	b.n	8009f88 <HAL_UART_IRQHandler+0x514>
    return;
 8009f7e:	bf00      	nop
 8009f80:	e002      	b.n	8009f88 <HAL_UART_IRQHandler+0x514>
      return;
 8009f82:	bf00      	nop
 8009f84:	e000      	b.n	8009f88 <HAL_UART_IRQHandler+0x514>
      return;
 8009f86:	bf00      	nop
  }
}
 8009f88:	37e8      	adds	r7, #232	; 0xe8
 8009f8a:	46bd      	mov	sp, r7
 8009f8c:	bd80      	pop	{r7, pc}
 8009f8e:	bf00      	nop

08009f90 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009f90:	b480      	push	{r7}
 8009f92:	b083      	sub	sp, #12
 8009f94:	af00      	add	r7, sp, #0
 8009f96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009f98:	bf00      	nop
 8009f9a:	370c      	adds	r7, #12
 8009f9c:	46bd      	mov	sp, r7
 8009f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fa2:	4770      	bx	lr

08009fa4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009fa4:	b480      	push	{r7}
 8009fa6:	b083      	sub	sp, #12
 8009fa8:	af00      	add	r7, sp, #0
 8009faa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009fac:	bf00      	nop
 8009fae:	370c      	adds	r7, #12
 8009fb0:	46bd      	mov	sp, r7
 8009fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fb6:	4770      	bx	lr

08009fb8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009fb8:	b480      	push	{r7}
 8009fba:	b083      	sub	sp, #12
 8009fbc:	af00      	add	r7, sp, #0
 8009fbe:	6078      	str	r0, [r7, #4]
 8009fc0:	460b      	mov	r3, r1
 8009fc2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009fc4:	bf00      	nop
 8009fc6:	370c      	adds	r7, #12
 8009fc8:	46bd      	mov	sp, r7
 8009fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fce:	4770      	bx	lr

08009fd0 <HAL_UART_GetState>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart)
{
 8009fd0:	b480      	push	{r7}
 8009fd2:	b085      	sub	sp, #20
 8009fd4:	af00      	add	r7, sp, #0
 8009fd6:	6078      	str	r0, [r7, #4]
  uint32_t temp1 = 0x00U, temp2 = 0x00U;
 8009fd8:	2300      	movs	r3, #0
 8009fda:	60fb      	str	r3, [r7, #12]
 8009fdc:	2300      	movs	r3, #0
 8009fde:	60bb      	str	r3, [r7, #8]
  temp1 = huart->gState;
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009fe6:	b2db      	uxtb	r3, r3
 8009fe8:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009ff0:	b2db      	uxtb	r3, r3
 8009ff2:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	b2da      	uxtb	r2, r3
 8009ff8:	68bb      	ldr	r3, [r7, #8]
 8009ffa:	b2db      	uxtb	r3, r3
 8009ffc:	4313      	orrs	r3, r2
 8009ffe:	b2db      	uxtb	r3, r3
}
 800a000:	4618      	mov	r0, r3
 800a002:	3714      	adds	r7, #20
 800a004:	46bd      	mov	sp, r7
 800a006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a00a:	4770      	bx	lr

0800a00c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800a00c:	b580      	push	{r7, lr}
 800a00e:	b090      	sub	sp, #64	; 0x40
 800a010:	af00      	add	r7, sp, #0
 800a012:	60f8      	str	r0, [r7, #12]
 800a014:	60b9      	str	r1, [r7, #8]
 800a016:	603b      	str	r3, [r7, #0]
 800a018:	4613      	mov	r3, r2
 800a01a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a01c:	e050      	b.n	800a0c0 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a01e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a020:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a024:	d04c      	beq.n	800a0c0 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800a026:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d007      	beq.n	800a03c <UART_WaitOnFlagUntilTimeout+0x30>
 800a02c:	f7fa fa02 	bl	8004434 <HAL_GetTick>
 800a030:	4602      	mov	r2, r0
 800a032:	683b      	ldr	r3, [r7, #0]
 800a034:	1ad3      	subs	r3, r2, r3
 800a036:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a038:	429a      	cmp	r2, r3
 800a03a:	d241      	bcs.n	800a0c0 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	330c      	adds	r3, #12
 800a042:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a044:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a046:	e853 3f00 	ldrex	r3, [r3]
 800a04a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a04c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a04e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a052:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	330c      	adds	r3, #12
 800a05a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a05c:	637a      	str	r2, [r7, #52]	; 0x34
 800a05e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a060:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a062:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a064:	e841 2300 	strex	r3, r2, [r1]
 800a068:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a06a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d1e5      	bne.n	800a03c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	3314      	adds	r3, #20
 800a076:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a078:	697b      	ldr	r3, [r7, #20]
 800a07a:	e853 3f00 	ldrex	r3, [r3]
 800a07e:	613b      	str	r3, [r7, #16]
   return(result);
 800a080:	693b      	ldr	r3, [r7, #16]
 800a082:	f023 0301 	bic.w	r3, r3, #1
 800a086:	63bb      	str	r3, [r7, #56]	; 0x38
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	3314      	adds	r3, #20
 800a08e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a090:	623a      	str	r2, [r7, #32]
 800a092:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a094:	69f9      	ldr	r1, [r7, #28]
 800a096:	6a3a      	ldr	r2, [r7, #32]
 800a098:	e841 2300 	strex	r3, r2, [r1]
 800a09c:	61bb      	str	r3, [r7, #24]
   return(result);
 800a09e:	69bb      	ldr	r3, [r7, #24]
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d1e5      	bne.n	800a070 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	2220      	movs	r2, #32
 800a0a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	2220      	movs	r2, #32
 800a0b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	2200      	movs	r2, #0
 800a0b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800a0bc:	2303      	movs	r3, #3
 800a0be:	e00f      	b.n	800a0e0 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	681a      	ldr	r2, [r3, #0]
 800a0c6:	68bb      	ldr	r3, [r7, #8]
 800a0c8:	4013      	ands	r3, r2
 800a0ca:	68ba      	ldr	r2, [r7, #8]
 800a0cc:	429a      	cmp	r2, r3
 800a0ce:	bf0c      	ite	eq
 800a0d0:	2301      	moveq	r3, #1
 800a0d2:	2300      	movne	r3, #0
 800a0d4:	b2db      	uxtb	r3, r3
 800a0d6:	461a      	mov	r2, r3
 800a0d8:	79fb      	ldrb	r3, [r7, #7]
 800a0da:	429a      	cmp	r2, r3
 800a0dc:	d09f      	beq.n	800a01e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a0de:	2300      	movs	r3, #0
}
 800a0e0:	4618      	mov	r0, r3
 800a0e2:	3740      	adds	r7, #64	; 0x40
 800a0e4:	46bd      	mov	sp, r7
 800a0e6:	bd80      	pop	{r7, pc}

0800a0e8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a0e8:	b480      	push	{r7}
 800a0ea:	b085      	sub	sp, #20
 800a0ec:	af00      	add	r7, sp, #0
 800a0ee:	60f8      	str	r0, [r7, #12]
 800a0f0:	60b9      	str	r1, [r7, #8]
 800a0f2:	4613      	mov	r3, r2
 800a0f4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	68ba      	ldr	r2, [r7, #8]
 800a0fa:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	88fa      	ldrh	r2, [r7, #6]
 800a100:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	88fa      	ldrh	r2, [r7, #6]
 800a106:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	2200      	movs	r2, #0
 800a10c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	2222      	movs	r2, #34	; 0x22
 800a112:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a116:	68fb      	ldr	r3, [r7, #12]
 800a118:	2200      	movs	r2, #0
 800a11a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	691b      	ldr	r3, [r3, #16]
 800a122:	2b00      	cmp	r3, #0
 800a124:	d007      	beq.n	800a136 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	68da      	ldr	r2, [r3, #12]
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a134:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	695a      	ldr	r2, [r3, #20]
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	f042 0201 	orr.w	r2, r2, #1
 800a144:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	68da      	ldr	r2, [r3, #12]
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	f042 0220 	orr.w	r2, r2, #32
 800a154:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a156:	2300      	movs	r3, #0
}
 800a158:	4618      	mov	r0, r3
 800a15a:	3714      	adds	r7, #20
 800a15c:	46bd      	mov	sp, r7
 800a15e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a162:	4770      	bx	lr

0800a164 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a164:	b480      	push	{r7}
 800a166:	b095      	sub	sp, #84	; 0x54
 800a168:	af00      	add	r7, sp, #0
 800a16a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	330c      	adds	r3, #12
 800a172:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a174:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a176:	e853 3f00 	ldrex	r3, [r3]
 800a17a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a17c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a17e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a182:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	330c      	adds	r3, #12
 800a18a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a18c:	643a      	str	r2, [r7, #64]	; 0x40
 800a18e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a190:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a192:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a194:	e841 2300 	strex	r3, r2, [r1]
 800a198:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a19a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d1e5      	bne.n	800a16c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	3314      	adds	r3, #20
 800a1a6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1a8:	6a3b      	ldr	r3, [r7, #32]
 800a1aa:	e853 3f00 	ldrex	r3, [r3]
 800a1ae:	61fb      	str	r3, [r7, #28]
   return(result);
 800a1b0:	69fb      	ldr	r3, [r7, #28]
 800a1b2:	f023 0301 	bic.w	r3, r3, #1
 800a1b6:	64bb      	str	r3, [r7, #72]	; 0x48
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	3314      	adds	r3, #20
 800a1be:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a1c0:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a1c2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1c4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a1c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a1c8:	e841 2300 	strex	r3, r2, [r1]
 800a1cc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a1ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d1e5      	bne.n	800a1a0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1d8:	2b01      	cmp	r3, #1
 800a1da:	d119      	bne.n	800a210 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	330c      	adds	r3, #12
 800a1e2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	e853 3f00 	ldrex	r3, [r3]
 800a1ea:	60bb      	str	r3, [r7, #8]
   return(result);
 800a1ec:	68bb      	ldr	r3, [r7, #8]
 800a1ee:	f023 0310 	bic.w	r3, r3, #16
 800a1f2:	647b      	str	r3, [r7, #68]	; 0x44
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	330c      	adds	r3, #12
 800a1fa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a1fc:	61ba      	str	r2, [r7, #24]
 800a1fe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a200:	6979      	ldr	r1, [r7, #20]
 800a202:	69ba      	ldr	r2, [r7, #24]
 800a204:	e841 2300 	strex	r3, r2, [r1]
 800a208:	613b      	str	r3, [r7, #16]
   return(result);
 800a20a:	693b      	ldr	r3, [r7, #16]
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d1e5      	bne.n	800a1dc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	2220      	movs	r2, #32
 800a214:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	2200      	movs	r2, #0
 800a21c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800a21e:	bf00      	nop
 800a220:	3754      	adds	r7, #84	; 0x54
 800a222:	46bd      	mov	sp, r7
 800a224:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a228:	4770      	bx	lr

0800a22a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a22a:	b580      	push	{r7, lr}
 800a22c:	b084      	sub	sp, #16
 800a22e:	af00      	add	r7, sp, #0
 800a230:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a236:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	2200      	movs	r2, #0
 800a23c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	2200      	movs	r2, #0
 800a242:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a244:	68f8      	ldr	r0, [r7, #12]
 800a246:	f7ff fead 	bl	8009fa4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a24a:	bf00      	nop
 800a24c:	3710      	adds	r7, #16
 800a24e:	46bd      	mov	sp, r7
 800a250:	bd80      	pop	{r7, pc}

0800a252 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a252:	b480      	push	{r7}
 800a254:	b085      	sub	sp, #20
 800a256:	af00      	add	r7, sp, #0
 800a258:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a260:	b2db      	uxtb	r3, r3
 800a262:	2b21      	cmp	r3, #33	; 0x21
 800a264:	d13e      	bne.n	800a2e4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	689b      	ldr	r3, [r3, #8]
 800a26a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a26e:	d114      	bne.n	800a29a <UART_Transmit_IT+0x48>
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	691b      	ldr	r3, [r3, #16]
 800a274:	2b00      	cmp	r3, #0
 800a276:	d110      	bne.n	800a29a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	6a1b      	ldr	r3, [r3, #32]
 800a27c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	881b      	ldrh	r3, [r3, #0]
 800a282:	461a      	mov	r2, r3
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a28c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	6a1b      	ldr	r3, [r3, #32]
 800a292:	1c9a      	adds	r2, r3, #2
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	621a      	str	r2, [r3, #32]
 800a298:	e008      	b.n	800a2ac <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	6a1b      	ldr	r3, [r3, #32]
 800a29e:	1c59      	adds	r1, r3, #1
 800a2a0:	687a      	ldr	r2, [r7, #4]
 800a2a2:	6211      	str	r1, [r2, #32]
 800a2a4:	781a      	ldrb	r2, [r3, #0]
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a2b0:	b29b      	uxth	r3, r3
 800a2b2:	3b01      	subs	r3, #1
 800a2b4:	b29b      	uxth	r3, r3
 800a2b6:	687a      	ldr	r2, [r7, #4]
 800a2b8:	4619      	mov	r1, r3
 800a2ba:	84d1      	strh	r1, [r2, #38]	; 0x26
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d10f      	bne.n	800a2e0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	68da      	ldr	r2, [r3, #12]
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a2ce:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	68da      	ldr	r2, [r3, #12]
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a2de:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a2e0:	2300      	movs	r3, #0
 800a2e2:	e000      	b.n	800a2e6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a2e4:	2302      	movs	r3, #2
  }
}
 800a2e6:	4618      	mov	r0, r3
 800a2e8:	3714      	adds	r7, #20
 800a2ea:	46bd      	mov	sp, r7
 800a2ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2f0:	4770      	bx	lr

0800a2f2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a2f2:	b580      	push	{r7, lr}
 800a2f4:	b082      	sub	sp, #8
 800a2f6:	af00      	add	r7, sp, #0
 800a2f8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	68da      	ldr	r2, [r3, #12]
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a308:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	2220      	movs	r2, #32
 800a30e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a312:	6878      	ldr	r0, [r7, #4]
 800a314:	f7ff fe3c 	bl	8009f90 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a318:	2300      	movs	r3, #0
}
 800a31a:	4618      	mov	r0, r3
 800a31c:	3708      	adds	r7, #8
 800a31e:	46bd      	mov	sp, r7
 800a320:	bd80      	pop	{r7, pc}

0800a322 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a322:	b580      	push	{r7, lr}
 800a324:	b08c      	sub	sp, #48	; 0x30
 800a326:	af00      	add	r7, sp, #0
 800a328:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a330:	b2db      	uxtb	r3, r3
 800a332:	2b22      	cmp	r3, #34	; 0x22
 800a334:	f040 80ab 	bne.w	800a48e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	689b      	ldr	r3, [r3, #8]
 800a33c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a340:	d117      	bne.n	800a372 <UART_Receive_IT+0x50>
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	691b      	ldr	r3, [r3, #16]
 800a346:	2b00      	cmp	r3, #0
 800a348:	d113      	bne.n	800a372 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800a34a:	2300      	movs	r3, #0
 800a34c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a352:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	685b      	ldr	r3, [r3, #4]
 800a35a:	b29b      	uxth	r3, r3
 800a35c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a360:	b29a      	uxth	r2, r3
 800a362:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a364:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a36a:	1c9a      	adds	r2, r3, #2
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	629a      	str	r2, [r3, #40]	; 0x28
 800a370:	e026      	b.n	800a3c0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a376:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800a378:	2300      	movs	r3, #0
 800a37a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	689b      	ldr	r3, [r3, #8]
 800a380:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a384:	d007      	beq.n	800a396 <UART_Receive_IT+0x74>
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	689b      	ldr	r3, [r3, #8]
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d10a      	bne.n	800a3a4 <UART_Receive_IT+0x82>
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	691b      	ldr	r3, [r3, #16]
 800a392:	2b00      	cmp	r3, #0
 800a394:	d106      	bne.n	800a3a4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	685b      	ldr	r3, [r3, #4]
 800a39c:	b2da      	uxtb	r2, r3
 800a39e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a3a0:	701a      	strb	r2, [r3, #0]
 800a3a2:	e008      	b.n	800a3b6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	685b      	ldr	r3, [r3, #4]
 800a3aa:	b2db      	uxtb	r3, r3
 800a3ac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a3b0:	b2da      	uxtb	r2, r3
 800a3b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a3b4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a3ba:	1c5a      	adds	r2, r3, #1
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a3c4:	b29b      	uxth	r3, r3
 800a3c6:	3b01      	subs	r3, #1
 800a3c8:	b29b      	uxth	r3, r3
 800a3ca:	687a      	ldr	r2, [r7, #4]
 800a3cc:	4619      	mov	r1, r3
 800a3ce:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d15a      	bne.n	800a48a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	68da      	ldr	r2, [r3, #12]
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	f022 0220 	bic.w	r2, r2, #32
 800a3e2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	68da      	ldr	r2, [r3, #12]
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a3f2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	695a      	ldr	r2, [r3, #20]
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	f022 0201 	bic.w	r2, r2, #1
 800a402:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	2220      	movs	r2, #32
 800a408:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a410:	2b01      	cmp	r3, #1
 800a412:	d135      	bne.n	800a480 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	2200      	movs	r2, #0
 800a418:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	330c      	adds	r3, #12
 800a420:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a422:	697b      	ldr	r3, [r7, #20]
 800a424:	e853 3f00 	ldrex	r3, [r3]
 800a428:	613b      	str	r3, [r7, #16]
   return(result);
 800a42a:	693b      	ldr	r3, [r7, #16]
 800a42c:	f023 0310 	bic.w	r3, r3, #16
 800a430:	627b      	str	r3, [r7, #36]	; 0x24
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	330c      	adds	r3, #12
 800a438:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a43a:	623a      	str	r2, [r7, #32]
 800a43c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a43e:	69f9      	ldr	r1, [r7, #28]
 800a440:	6a3a      	ldr	r2, [r7, #32]
 800a442:	e841 2300 	strex	r3, r2, [r1]
 800a446:	61bb      	str	r3, [r7, #24]
   return(result);
 800a448:	69bb      	ldr	r3, [r7, #24]
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d1e5      	bne.n	800a41a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	f003 0310 	and.w	r3, r3, #16
 800a458:	2b10      	cmp	r3, #16
 800a45a:	d10a      	bne.n	800a472 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a45c:	2300      	movs	r3, #0
 800a45e:	60fb      	str	r3, [r7, #12]
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	60fb      	str	r3, [r7, #12]
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	685b      	ldr	r3, [r3, #4]
 800a46e:	60fb      	str	r3, [r7, #12]
 800a470:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a476:	4619      	mov	r1, r3
 800a478:	6878      	ldr	r0, [r7, #4]
 800a47a:	f7ff fd9d 	bl	8009fb8 <HAL_UARTEx_RxEventCallback>
 800a47e:	e002      	b.n	800a486 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a480:	6878      	ldr	r0, [r7, #4]
 800a482:	f001 fb93 	bl	800bbac <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a486:	2300      	movs	r3, #0
 800a488:	e002      	b.n	800a490 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800a48a:	2300      	movs	r3, #0
 800a48c:	e000      	b.n	800a490 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800a48e:	2302      	movs	r3, #2
  }
}
 800a490:	4618      	mov	r0, r3
 800a492:	3730      	adds	r7, #48	; 0x30
 800a494:	46bd      	mov	sp, r7
 800a496:	bd80      	pop	{r7, pc}

0800a498 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a498:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a49c:	b0c0      	sub	sp, #256	; 0x100
 800a49e:	af00      	add	r7, sp, #0
 800a4a0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a4a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	691b      	ldr	r3, [r3, #16]
 800a4ac:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800a4b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a4b4:	68d9      	ldr	r1, [r3, #12]
 800a4b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a4ba:	681a      	ldr	r2, [r3, #0]
 800a4bc:	ea40 0301 	orr.w	r3, r0, r1
 800a4c0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a4c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a4c6:	689a      	ldr	r2, [r3, #8]
 800a4c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a4cc:	691b      	ldr	r3, [r3, #16]
 800a4ce:	431a      	orrs	r2, r3
 800a4d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a4d4:	695b      	ldr	r3, [r3, #20]
 800a4d6:	431a      	orrs	r2, r3
 800a4d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a4dc:	69db      	ldr	r3, [r3, #28]
 800a4de:	4313      	orrs	r3, r2
 800a4e0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a4e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	68db      	ldr	r3, [r3, #12]
 800a4ec:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800a4f0:	f021 010c 	bic.w	r1, r1, #12
 800a4f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a4f8:	681a      	ldr	r2, [r3, #0]
 800a4fa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a4fe:	430b      	orrs	r3, r1
 800a500:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a502:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	695b      	ldr	r3, [r3, #20]
 800a50a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800a50e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a512:	6999      	ldr	r1, [r3, #24]
 800a514:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a518:	681a      	ldr	r2, [r3, #0]
 800a51a:	ea40 0301 	orr.w	r3, r0, r1
 800a51e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a520:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a524:	681a      	ldr	r2, [r3, #0]
 800a526:	4b8f      	ldr	r3, [pc, #572]	; (800a764 <UART_SetConfig+0x2cc>)
 800a528:	429a      	cmp	r2, r3
 800a52a:	d005      	beq.n	800a538 <UART_SetConfig+0xa0>
 800a52c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a530:	681a      	ldr	r2, [r3, #0]
 800a532:	4b8d      	ldr	r3, [pc, #564]	; (800a768 <UART_SetConfig+0x2d0>)
 800a534:	429a      	cmp	r2, r3
 800a536:	d104      	bne.n	800a542 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a538:	f7fd fb3a 	bl	8007bb0 <HAL_RCC_GetPCLK2Freq>
 800a53c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800a540:	e003      	b.n	800a54a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a542:	f7fd fb21 	bl	8007b88 <HAL_RCC_GetPCLK1Freq>
 800a546:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a54a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a54e:	69db      	ldr	r3, [r3, #28]
 800a550:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a554:	f040 810c 	bne.w	800a770 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a558:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a55c:	2200      	movs	r2, #0
 800a55e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800a562:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800a566:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800a56a:	4622      	mov	r2, r4
 800a56c:	462b      	mov	r3, r5
 800a56e:	1891      	adds	r1, r2, r2
 800a570:	65b9      	str	r1, [r7, #88]	; 0x58
 800a572:	415b      	adcs	r3, r3
 800a574:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a576:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800a57a:	4621      	mov	r1, r4
 800a57c:	eb12 0801 	adds.w	r8, r2, r1
 800a580:	4629      	mov	r1, r5
 800a582:	eb43 0901 	adc.w	r9, r3, r1
 800a586:	f04f 0200 	mov.w	r2, #0
 800a58a:	f04f 0300 	mov.w	r3, #0
 800a58e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a592:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a596:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a59a:	4690      	mov	r8, r2
 800a59c:	4699      	mov	r9, r3
 800a59e:	4623      	mov	r3, r4
 800a5a0:	eb18 0303 	adds.w	r3, r8, r3
 800a5a4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800a5a8:	462b      	mov	r3, r5
 800a5aa:	eb49 0303 	adc.w	r3, r9, r3
 800a5ae:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800a5b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a5b6:	685b      	ldr	r3, [r3, #4]
 800a5b8:	2200      	movs	r2, #0
 800a5ba:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800a5be:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800a5c2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800a5c6:	460b      	mov	r3, r1
 800a5c8:	18db      	adds	r3, r3, r3
 800a5ca:	653b      	str	r3, [r7, #80]	; 0x50
 800a5cc:	4613      	mov	r3, r2
 800a5ce:	eb42 0303 	adc.w	r3, r2, r3
 800a5d2:	657b      	str	r3, [r7, #84]	; 0x54
 800a5d4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800a5d8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800a5dc:	f7f6 fb54 	bl	8000c88 <__aeabi_uldivmod>
 800a5e0:	4602      	mov	r2, r0
 800a5e2:	460b      	mov	r3, r1
 800a5e4:	4b61      	ldr	r3, [pc, #388]	; (800a76c <UART_SetConfig+0x2d4>)
 800a5e6:	fba3 2302 	umull	r2, r3, r3, r2
 800a5ea:	095b      	lsrs	r3, r3, #5
 800a5ec:	011c      	lsls	r4, r3, #4
 800a5ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a5f2:	2200      	movs	r2, #0
 800a5f4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a5f8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800a5fc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800a600:	4642      	mov	r2, r8
 800a602:	464b      	mov	r3, r9
 800a604:	1891      	adds	r1, r2, r2
 800a606:	64b9      	str	r1, [r7, #72]	; 0x48
 800a608:	415b      	adcs	r3, r3
 800a60a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a60c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800a610:	4641      	mov	r1, r8
 800a612:	eb12 0a01 	adds.w	sl, r2, r1
 800a616:	4649      	mov	r1, r9
 800a618:	eb43 0b01 	adc.w	fp, r3, r1
 800a61c:	f04f 0200 	mov.w	r2, #0
 800a620:	f04f 0300 	mov.w	r3, #0
 800a624:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a628:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a62c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a630:	4692      	mov	sl, r2
 800a632:	469b      	mov	fp, r3
 800a634:	4643      	mov	r3, r8
 800a636:	eb1a 0303 	adds.w	r3, sl, r3
 800a63a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a63e:	464b      	mov	r3, r9
 800a640:	eb4b 0303 	adc.w	r3, fp, r3
 800a644:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800a648:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a64c:	685b      	ldr	r3, [r3, #4]
 800a64e:	2200      	movs	r2, #0
 800a650:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a654:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800a658:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800a65c:	460b      	mov	r3, r1
 800a65e:	18db      	adds	r3, r3, r3
 800a660:	643b      	str	r3, [r7, #64]	; 0x40
 800a662:	4613      	mov	r3, r2
 800a664:	eb42 0303 	adc.w	r3, r2, r3
 800a668:	647b      	str	r3, [r7, #68]	; 0x44
 800a66a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800a66e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800a672:	f7f6 fb09 	bl	8000c88 <__aeabi_uldivmod>
 800a676:	4602      	mov	r2, r0
 800a678:	460b      	mov	r3, r1
 800a67a:	4611      	mov	r1, r2
 800a67c:	4b3b      	ldr	r3, [pc, #236]	; (800a76c <UART_SetConfig+0x2d4>)
 800a67e:	fba3 2301 	umull	r2, r3, r3, r1
 800a682:	095b      	lsrs	r3, r3, #5
 800a684:	2264      	movs	r2, #100	; 0x64
 800a686:	fb02 f303 	mul.w	r3, r2, r3
 800a68a:	1acb      	subs	r3, r1, r3
 800a68c:	00db      	lsls	r3, r3, #3
 800a68e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800a692:	4b36      	ldr	r3, [pc, #216]	; (800a76c <UART_SetConfig+0x2d4>)
 800a694:	fba3 2302 	umull	r2, r3, r3, r2
 800a698:	095b      	lsrs	r3, r3, #5
 800a69a:	005b      	lsls	r3, r3, #1
 800a69c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a6a0:	441c      	add	r4, r3
 800a6a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a6a6:	2200      	movs	r2, #0
 800a6a8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a6ac:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800a6b0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800a6b4:	4642      	mov	r2, r8
 800a6b6:	464b      	mov	r3, r9
 800a6b8:	1891      	adds	r1, r2, r2
 800a6ba:	63b9      	str	r1, [r7, #56]	; 0x38
 800a6bc:	415b      	adcs	r3, r3
 800a6be:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a6c0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800a6c4:	4641      	mov	r1, r8
 800a6c6:	1851      	adds	r1, r2, r1
 800a6c8:	6339      	str	r1, [r7, #48]	; 0x30
 800a6ca:	4649      	mov	r1, r9
 800a6cc:	414b      	adcs	r3, r1
 800a6ce:	637b      	str	r3, [r7, #52]	; 0x34
 800a6d0:	f04f 0200 	mov.w	r2, #0
 800a6d4:	f04f 0300 	mov.w	r3, #0
 800a6d8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800a6dc:	4659      	mov	r1, fp
 800a6de:	00cb      	lsls	r3, r1, #3
 800a6e0:	4651      	mov	r1, sl
 800a6e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a6e6:	4651      	mov	r1, sl
 800a6e8:	00ca      	lsls	r2, r1, #3
 800a6ea:	4610      	mov	r0, r2
 800a6ec:	4619      	mov	r1, r3
 800a6ee:	4603      	mov	r3, r0
 800a6f0:	4642      	mov	r2, r8
 800a6f2:	189b      	adds	r3, r3, r2
 800a6f4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a6f8:	464b      	mov	r3, r9
 800a6fa:	460a      	mov	r2, r1
 800a6fc:	eb42 0303 	adc.w	r3, r2, r3
 800a700:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a704:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a708:	685b      	ldr	r3, [r3, #4]
 800a70a:	2200      	movs	r2, #0
 800a70c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800a710:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800a714:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800a718:	460b      	mov	r3, r1
 800a71a:	18db      	adds	r3, r3, r3
 800a71c:	62bb      	str	r3, [r7, #40]	; 0x28
 800a71e:	4613      	mov	r3, r2
 800a720:	eb42 0303 	adc.w	r3, r2, r3
 800a724:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a726:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a72a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800a72e:	f7f6 faab 	bl	8000c88 <__aeabi_uldivmod>
 800a732:	4602      	mov	r2, r0
 800a734:	460b      	mov	r3, r1
 800a736:	4b0d      	ldr	r3, [pc, #52]	; (800a76c <UART_SetConfig+0x2d4>)
 800a738:	fba3 1302 	umull	r1, r3, r3, r2
 800a73c:	095b      	lsrs	r3, r3, #5
 800a73e:	2164      	movs	r1, #100	; 0x64
 800a740:	fb01 f303 	mul.w	r3, r1, r3
 800a744:	1ad3      	subs	r3, r2, r3
 800a746:	00db      	lsls	r3, r3, #3
 800a748:	3332      	adds	r3, #50	; 0x32
 800a74a:	4a08      	ldr	r2, [pc, #32]	; (800a76c <UART_SetConfig+0x2d4>)
 800a74c:	fba2 2303 	umull	r2, r3, r2, r3
 800a750:	095b      	lsrs	r3, r3, #5
 800a752:	f003 0207 	and.w	r2, r3, #7
 800a756:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	4422      	add	r2, r4
 800a75e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a760:	e105      	b.n	800a96e <UART_SetConfig+0x4d6>
 800a762:	bf00      	nop
 800a764:	40011000 	.word	0x40011000
 800a768:	40011400 	.word	0x40011400
 800a76c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a770:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a774:	2200      	movs	r2, #0
 800a776:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800a77a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800a77e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800a782:	4642      	mov	r2, r8
 800a784:	464b      	mov	r3, r9
 800a786:	1891      	adds	r1, r2, r2
 800a788:	6239      	str	r1, [r7, #32]
 800a78a:	415b      	adcs	r3, r3
 800a78c:	627b      	str	r3, [r7, #36]	; 0x24
 800a78e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a792:	4641      	mov	r1, r8
 800a794:	1854      	adds	r4, r2, r1
 800a796:	4649      	mov	r1, r9
 800a798:	eb43 0501 	adc.w	r5, r3, r1
 800a79c:	f04f 0200 	mov.w	r2, #0
 800a7a0:	f04f 0300 	mov.w	r3, #0
 800a7a4:	00eb      	lsls	r3, r5, #3
 800a7a6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a7aa:	00e2      	lsls	r2, r4, #3
 800a7ac:	4614      	mov	r4, r2
 800a7ae:	461d      	mov	r5, r3
 800a7b0:	4643      	mov	r3, r8
 800a7b2:	18e3      	adds	r3, r4, r3
 800a7b4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800a7b8:	464b      	mov	r3, r9
 800a7ba:	eb45 0303 	adc.w	r3, r5, r3
 800a7be:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800a7c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a7c6:	685b      	ldr	r3, [r3, #4]
 800a7c8:	2200      	movs	r2, #0
 800a7ca:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800a7ce:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800a7d2:	f04f 0200 	mov.w	r2, #0
 800a7d6:	f04f 0300 	mov.w	r3, #0
 800a7da:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800a7de:	4629      	mov	r1, r5
 800a7e0:	008b      	lsls	r3, r1, #2
 800a7e2:	4621      	mov	r1, r4
 800a7e4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a7e8:	4621      	mov	r1, r4
 800a7ea:	008a      	lsls	r2, r1, #2
 800a7ec:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800a7f0:	f7f6 fa4a 	bl	8000c88 <__aeabi_uldivmod>
 800a7f4:	4602      	mov	r2, r0
 800a7f6:	460b      	mov	r3, r1
 800a7f8:	4b60      	ldr	r3, [pc, #384]	; (800a97c <UART_SetConfig+0x4e4>)
 800a7fa:	fba3 2302 	umull	r2, r3, r3, r2
 800a7fe:	095b      	lsrs	r3, r3, #5
 800a800:	011c      	lsls	r4, r3, #4
 800a802:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a806:	2200      	movs	r2, #0
 800a808:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800a80c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800a810:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800a814:	4642      	mov	r2, r8
 800a816:	464b      	mov	r3, r9
 800a818:	1891      	adds	r1, r2, r2
 800a81a:	61b9      	str	r1, [r7, #24]
 800a81c:	415b      	adcs	r3, r3
 800a81e:	61fb      	str	r3, [r7, #28]
 800a820:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a824:	4641      	mov	r1, r8
 800a826:	1851      	adds	r1, r2, r1
 800a828:	6139      	str	r1, [r7, #16]
 800a82a:	4649      	mov	r1, r9
 800a82c:	414b      	adcs	r3, r1
 800a82e:	617b      	str	r3, [r7, #20]
 800a830:	f04f 0200 	mov.w	r2, #0
 800a834:	f04f 0300 	mov.w	r3, #0
 800a838:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a83c:	4659      	mov	r1, fp
 800a83e:	00cb      	lsls	r3, r1, #3
 800a840:	4651      	mov	r1, sl
 800a842:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a846:	4651      	mov	r1, sl
 800a848:	00ca      	lsls	r2, r1, #3
 800a84a:	4610      	mov	r0, r2
 800a84c:	4619      	mov	r1, r3
 800a84e:	4603      	mov	r3, r0
 800a850:	4642      	mov	r2, r8
 800a852:	189b      	adds	r3, r3, r2
 800a854:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800a858:	464b      	mov	r3, r9
 800a85a:	460a      	mov	r2, r1
 800a85c:	eb42 0303 	adc.w	r3, r2, r3
 800a860:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800a864:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a868:	685b      	ldr	r3, [r3, #4]
 800a86a:	2200      	movs	r2, #0
 800a86c:	67bb      	str	r3, [r7, #120]	; 0x78
 800a86e:	67fa      	str	r2, [r7, #124]	; 0x7c
 800a870:	f04f 0200 	mov.w	r2, #0
 800a874:	f04f 0300 	mov.w	r3, #0
 800a878:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800a87c:	4649      	mov	r1, r9
 800a87e:	008b      	lsls	r3, r1, #2
 800a880:	4641      	mov	r1, r8
 800a882:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a886:	4641      	mov	r1, r8
 800a888:	008a      	lsls	r2, r1, #2
 800a88a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800a88e:	f7f6 f9fb 	bl	8000c88 <__aeabi_uldivmod>
 800a892:	4602      	mov	r2, r0
 800a894:	460b      	mov	r3, r1
 800a896:	4b39      	ldr	r3, [pc, #228]	; (800a97c <UART_SetConfig+0x4e4>)
 800a898:	fba3 1302 	umull	r1, r3, r3, r2
 800a89c:	095b      	lsrs	r3, r3, #5
 800a89e:	2164      	movs	r1, #100	; 0x64
 800a8a0:	fb01 f303 	mul.w	r3, r1, r3
 800a8a4:	1ad3      	subs	r3, r2, r3
 800a8a6:	011b      	lsls	r3, r3, #4
 800a8a8:	3332      	adds	r3, #50	; 0x32
 800a8aa:	4a34      	ldr	r2, [pc, #208]	; (800a97c <UART_SetConfig+0x4e4>)
 800a8ac:	fba2 2303 	umull	r2, r3, r2, r3
 800a8b0:	095b      	lsrs	r3, r3, #5
 800a8b2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a8b6:	441c      	add	r4, r3
 800a8b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a8bc:	2200      	movs	r2, #0
 800a8be:	673b      	str	r3, [r7, #112]	; 0x70
 800a8c0:	677a      	str	r2, [r7, #116]	; 0x74
 800a8c2:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800a8c6:	4642      	mov	r2, r8
 800a8c8:	464b      	mov	r3, r9
 800a8ca:	1891      	adds	r1, r2, r2
 800a8cc:	60b9      	str	r1, [r7, #8]
 800a8ce:	415b      	adcs	r3, r3
 800a8d0:	60fb      	str	r3, [r7, #12]
 800a8d2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a8d6:	4641      	mov	r1, r8
 800a8d8:	1851      	adds	r1, r2, r1
 800a8da:	6039      	str	r1, [r7, #0]
 800a8dc:	4649      	mov	r1, r9
 800a8de:	414b      	adcs	r3, r1
 800a8e0:	607b      	str	r3, [r7, #4]
 800a8e2:	f04f 0200 	mov.w	r2, #0
 800a8e6:	f04f 0300 	mov.w	r3, #0
 800a8ea:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a8ee:	4659      	mov	r1, fp
 800a8f0:	00cb      	lsls	r3, r1, #3
 800a8f2:	4651      	mov	r1, sl
 800a8f4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a8f8:	4651      	mov	r1, sl
 800a8fa:	00ca      	lsls	r2, r1, #3
 800a8fc:	4610      	mov	r0, r2
 800a8fe:	4619      	mov	r1, r3
 800a900:	4603      	mov	r3, r0
 800a902:	4642      	mov	r2, r8
 800a904:	189b      	adds	r3, r3, r2
 800a906:	66bb      	str	r3, [r7, #104]	; 0x68
 800a908:	464b      	mov	r3, r9
 800a90a:	460a      	mov	r2, r1
 800a90c:	eb42 0303 	adc.w	r3, r2, r3
 800a910:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a912:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a916:	685b      	ldr	r3, [r3, #4]
 800a918:	2200      	movs	r2, #0
 800a91a:	663b      	str	r3, [r7, #96]	; 0x60
 800a91c:	667a      	str	r2, [r7, #100]	; 0x64
 800a91e:	f04f 0200 	mov.w	r2, #0
 800a922:	f04f 0300 	mov.w	r3, #0
 800a926:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800a92a:	4649      	mov	r1, r9
 800a92c:	008b      	lsls	r3, r1, #2
 800a92e:	4641      	mov	r1, r8
 800a930:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a934:	4641      	mov	r1, r8
 800a936:	008a      	lsls	r2, r1, #2
 800a938:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800a93c:	f7f6 f9a4 	bl	8000c88 <__aeabi_uldivmod>
 800a940:	4602      	mov	r2, r0
 800a942:	460b      	mov	r3, r1
 800a944:	4b0d      	ldr	r3, [pc, #52]	; (800a97c <UART_SetConfig+0x4e4>)
 800a946:	fba3 1302 	umull	r1, r3, r3, r2
 800a94a:	095b      	lsrs	r3, r3, #5
 800a94c:	2164      	movs	r1, #100	; 0x64
 800a94e:	fb01 f303 	mul.w	r3, r1, r3
 800a952:	1ad3      	subs	r3, r2, r3
 800a954:	011b      	lsls	r3, r3, #4
 800a956:	3332      	adds	r3, #50	; 0x32
 800a958:	4a08      	ldr	r2, [pc, #32]	; (800a97c <UART_SetConfig+0x4e4>)
 800a95a:	fba2 2303 	umull	r2, r3, r2, r3
 800a95e:	095b      	lsrs	r3, r3, #5
 800a960:	f003 020f 	and.w	r2, r3, #15
 800a964:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	4422      	add	r2, r4
 800a96c:	609a      	str	r2, [r3, #8]
}
 800a96e:	bf00      	nop
 800a970:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800a974:	46bd      	mov	sp, r7
 800a976:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a97a:	bf00      	nop
 800a97c:	51eb851f 	.word	0x51eb851f

0800a980 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a980:	b084      	sub	sp, #16
 800a982:	b580      	push	{r7, lr}
 800a984:	b084      	sub	sp, #16
 800a986:	af00      	add	r7, sp, #0
 800a988:	6078      	str	r0, [r7, #4]
 800a98a:	f107 001c 	add.w	r0, r7, #28
 800a98e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a992:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a994:	2b01      	cmp	r3, #1
 800a996:	d122      	bne.n	800a9de <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a99c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	68db      	ldr	r3, [r3, #12]
 800a9a8:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800a9ac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a9b0:	687a      	ldr	r2, [r7, #4]
 800a9b2:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	68db      	ldr	r3, [r3, #12]
 800a9b8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a9c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a9c2:	2b01      	cmp	r3, #1
 800a9c4:	d105      	bne.n	800a9d2 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	68db      	ldr	r3, [r3, #12]
 800a9ca:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800a9d2:	6878      	ldr	r0, [r7, #4]
 800a9d4:	f000 f94a 	bl	800ac6c <USB_CoreReset>
 800a9d8:	4603      	mov	r3, r0
 800a9da:	73fb      	strb	r3, [r7, #15]
 800a9dc:	e01a      	b.n	800aa14 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	68db      	ldr	r3, [r3, #12]
 800a9e2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a9ea:	6878      	ldr	r0, [r7, #4]
 800a9ec:	f000 f93e 	bl	800ac6c <USB_CoreReset>
 800a9f0:	4603      	mov	r3, r0
 800a9f2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800a9f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	d106      	bne.n	800aa08 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a9fe:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	639a      	str	r2, [r3, #56]	; 0x38
 800aa06:	e005      	b.n	800aa14 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa0c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800aa14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa16:	2b01      	cmp	r3, #1
 800aa18:	d10b      	bne.n	800aa32 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	689b      	ldr	r3, [r3, #8]
 800aa1e:	f043 0206 	orr.w	r2, r3, #6
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	689b      	ldr	r3, [r3, #8]
 800aa2a:	f043 0220 	orr.w	r2, r3, #32
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800aa32:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa34:	4618      	mov	r0, r3
 800aa36:	3710      	adds	r7, #16
 800aa38:	46bd      	mov	sp, r7
 800aa3a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800aa3e:	b004      	add	sp, #16
 800aa40:	4770      	bx	lr

0800aa42 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800aa42:	b480      	push	{r7}
 800aa44:	b083      	sub	sp, #12
 800aa46:	af00      	add	r7, sp, #0
 800aa48:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	689b      	ldr	r3, [r3, #8]
 800aa4e:	f043 0201 	orr.w	r2, r3, #1
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800aa56:	2300      	movs	r3, #0
}
 800aa58:	4618      	mov	r0, r3
 800aa5a:	370c      	adds	r7, #12
 800aa5c:	46bd      	mov	sp, r7
 800aa5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa62:	4770      	bx	lr

0800aa64 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800aa64:	b480      	push	{r7}
 800aa66:	b083      	sub	sp, #12
 800aa68:	af00      	add	r7, sp, #0
 800aa6a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	689b      	ldr	r3, [r3, #8]
 800aa70:	f023 0201 	bic.w	r2, r3, #1
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800aa78:	2300      	movs	r3, #0
}
 800aa7a:	4618      	mov	r0, r3
 800aa7c:	370c      	adds	r7, #12
 800aa7e:	46bd      	mov	sp, r7
 800aa80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa84:	4770      	bx	lr

0800aa86 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800aa86:	b580      	push	{r7, lr}
 800aa88:	b082      	sub	sp, #8
 800aa8a:	af00      	add	r7, sp, #0
 800aa8c:	6078      	str	r0, [r7, #4]
 800aa8e:	460b      	mov	r3, r1
 800aa90:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	68db      	ldr	r3, [r3, #12]
 800aa96:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800aa9e:	78fb      	ldrb	r3, [r7, #3]
 800aaa0:	2b01      	cmp	r3, #1
 800aaa2:	d106      	bne.n	800aab2 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	68db      	ldr	r3, [r3, #12]
 800aaa8:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	60da      	str	r2, [r3, #12]
 800aab0:	e00b      	b.n	800aaca <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800aab2:	78fb      	ldrb	r3, [r7, #3]
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	d106      	bne.n	800aac6 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	68db      	ldr	r3, [r3, #12]
 800aabc:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	60da      	str	r2, [r3, #12]
 800aac4:	e001      	b.n	800aaca <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800aac6:	2301      	movs	r3, #1
 800aac8:	e003      	b.n	800aad2 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800aaca:	2032      	movs	r0, #50	; 0x32
 800aacc:	f000 ff48 	bl	800b960 <HAL_Delay>

  return HAL_OK;
 800aad0:	2300      	movs	r3, #0
}
 800aad2:	4618      	mov	r0, r3
 800aad4:	3708      	adds	r7, #8
 800aad6:	46bd      	mov	sp, r7
 800aad8:	bd80      	pop	{r7, pc}
	...

0800aadc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800aadc:	b480      	push	{r7}
 800aade:	b085      	sub	sp, #20
 800aae0:	af00      	add	r7, sp, #0
 800aae2:	6078      	str	r0, [r7, #4]
 800aae4:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800aae6:	2300      	movs	r3, #0
 800aae8:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800aaea:	683b      	ldr	r3, [r7, #0]
 800aaec:	019b      	lsls	r3, r3, #6
 800aaee:	f043 0220 	orr.w	r2, r3, #32
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	3301      	adds	r3, #1
 800aafa:	60fb      	str	r3, [r7, #12]
 800aafc:	68fb      	ldr	r3, [r7, #12]
 800aafe:	4a09      	ldr	r2, [pc, #36]	; (800ab24 <USB_FlushTxFifo+0x48>)
 800ab00:	4293      	cmp	r3, r2
 800ab02:	d901      	bls.n	800ab08 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800ab04:	2303      	movs	r3, #3
 800ab06:	e006      	b.n	800ab16 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	691b      	ldr	r3, [r3, #16]
 800ab0c:	f003 0320 	and.w	r3, r3, #32
 800ab10:	2b20      	cmp	r3, #32
 800ab12:	d0f0      	beq.n	800aaf6 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800ab14:	2300      	movs	r3, #0
}
 800ab16:	4618      	mov	r0, r3
 800ab18:	3714      	adds	r7, #20
 800ab1a:	46bd      	mov	sp, r7
 800ab1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab20:	4770      	bx	lr
 800ab22:	bf00      	nop
 800ab24:	00030d40 	.word	0x00030d40

0800ab28 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800ab28:	b480      	push	{r7}
 800ab2a:	b085      	sub	sp, #20
 800ab2c:	af00      	add	r7, sp, #0
 800ab2e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800ab30:	2300      	movs	r3, #0
 800ab32:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	2210      	movs	r2, #16
 800ab38:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800ab3a:	68fb      	ldr	r3, [r7, #12]
 800ab3c:	3301      	adds	r3, #1
 800ab3e:	60fb      	str	r3, [r7, #12]
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	4a09      	ldr	r2, [pc, #36]	; (800ab68 <USB_FlushRxFifo+0x40>)
 800ab44:	4293      	cmp	r3, r2
 800ab46:	d901      	bls.n	800ab4c <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800ab48:	2303      	movs	r3, #3
 800ab4a:	e006      	b.n	800ab5a <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	691b      	ldr	r3, [r3, #16]
 800ab50:	f003 0310 	and.w	r3, r3, #16
 800ab54:	2b10      	cmp	r3, #16
 800ab56:	d0f0      	beq.n	800ab3a <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800ab58:	2300      	movs	r3, #0
}
 800ab5a:	4618      	mov	r0, r3
 800ab5c:	3714      	adds	r7, #20
 800ab5e:	46bd      	mov	sp, r7
 800ab60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab64:	4770      	bx	lr
 800ab66:	bf00      	nop
 800ab68:	00030d40 	.word	0x00030d40

0800ab6c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800ab6c:	b480      	push	{r7}
 800ab6e:	b089      	sub	sp, #36	; 0x24
 800ab70:	af00      	add	r7, sp, #0
 800ab72:	60f8      	str	r0, [r7, #12]
 800ab74:	60b9      	str	r1, [r7, #8]
 800ab76:	4611      	mov	r1, r2
 800ab78:	461a      	mov	r2, r3
 800ab7a:	460b      	mov	r3, r1
 800ab7c:	71fb      	strb	r3, [r7, #7]
 800ab7e:	4613      	mov	r3, r2
 800ab80:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800ab86:	68bb      	ldr	r3, [r7, #8]
 800ab88:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800ab8a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	d11a      	bne.n	800abc8 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800ab92:	88bb      	ldrh	r3, [r7, #4]
 800ab94:	3303      	adds	r3, #3
 800ab96:	089b      	lsrs	r3, r3, #2
 800ab98:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800ab9a:	2300      	movs	r3, #0
 800ab9c:	61bb      	str	r3, [r7, #24]
 800ab9e:	e00f      	b.n	800abc0 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800aba0:	79fb      	ldrb	r3, [r7, #7]
 800aba2:	031a      	lsls	r2, r3, #12
 800aba4:	697b      	ldr	r3, [r7, #20]
 800aba6:	4413      	add	r3, r2
 800aba8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800abac:	461a      	mov	r2, r3
 800abae:	69fb      	ldr	r3, [r7, #28]
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	6013      	str	r3, [r2, #0]
      pSrc++;
 800abb4:	69fb      	ldr	r3, [r7, #28]
 800abb6:	3304      	adds	r3, #4
 800abb8:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800abba:	69bb      	ldr	r3, [r7, #24]
 800abbc:	3301      	adds	r3, #1
 800abbe:	61bb      	str	r3, [r7, #24]
 800abc0:	69ba      	ldr	r2, [r7, #24]
 800abc2:	693b      	ldr	r3, [r7, #16]
 800abc4:	429a      	cmp	r2, r3
 800abc6:	d3eb      	bcc.n	800aba0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800abc8:	2300      	movs	r3, #0
}
 800abca:	4618      	mov	r0, r3
 800abcc:	3724      	adds	r7, #36	; 0x24
 800abce:	46bd      	mov	sp, r7
 800abd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abd4:	4770      	bx	lr

0800abd6 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800abd6:	b480      	push	{r7}
 800abd8:	b089      	sub	sp, #36	; 0x24
 800abda:	af00      	add	r7, sp, #0
 800abdc:	60f8      	str	r0, [r7, #12]
 800abde:	60b9      	str	r1, [r7, #8]
 800abe0:	4613      	mov	r3, r2
 800abe2:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800abe4:	68fb      	ldr	r3, [r7, #12]
 800abe6:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800abe8:	68bb      	ldr	r3, [r7, #8]
 800abea:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800abec:	88fb      	ldrh	r3, [r7, #6]
 800abee:	3303      	adds	r3, #3
 800abf0:	089b      	lsrs	r3, r3, #2
 800abf2:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800abf4:	2300      	movs	r3, #0
 800abf6:	61bb      	str	r3, [r7, #24]
 800abf8:	e00b      	b.n	800ac12 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800abfa:	697b      	ldr	r3, [r7, #20]
 800abfc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ac00:	681a      	ldr	r2, [r3, #0]
 800ac02:	69fb      	ldr	r3, [r7, #28]
 800ac04:	601a      	str	r2, [r3, #0]
    pDest++;
 800ac06:	69fb      	ldr	r3, [r7, #28]
 800ac08:	3304      	adds	r3, #4
 800ac0a:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800ac0c:	69bb      	ldr	r3, [r7, #24]
 800ac0e:	3301      	adds	r3, #1
 800ac10:	61bb      	str	r3, [r7, #24]
 800ac12:	69ba      	ldr	r2, [r7, #24]
 800ac14:	693b      	ldr	r3, [r7, #16]
 800ac16:	429a      	cmp	r2, r3
 800ac18:	d3ef      	bcc.n	800abfa <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800ac1a:	69fb      	ldr	r3, [r7, #28]
}
 800ac1c:	4618      	mov	r0, r3
 800ac1e:	3724      	adds	r7, #36	; 0x24
 800ac20:	46bd      	mov	sp, r7
 800ac22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac26:	4770      	bx	lr

0800ac28 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800ac28:	b480      	push	{r7}
 800ac2a:	b085      	sub	sp, #20
 800ac2c:	af00      	add	r7, sp, #0
 800ac2e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	695b      	ldr	r3, [r3, #20]
 800ac34:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	699b      	ldr	r3, [r3, #24]
 800ac3a:	68fa      	ldr	r2, [r7, #12]
 800ac3c:	4013      	ands	r3, r2
 800ac3e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800ac40:	68fb      	ldr	r3, [r7, #12]
}
 800ac42:	4618      	mov	r0, r3
 800ac44:	3714      	adds	r7, #20
 800ac46:	46bd      	mov	sp, r7
 800ac48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac4c:	4770      	bx	lr

0800ac4e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800ac4e:	b480      	push	{r7}
 800ac50:	b083      	sub	sp, #12
 800ac52:	af00      	add	r7, sp, #0
 800ac54:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	695b      	ldr	r3, [r3, #20]
 800ac5a:	f003 0301 	and.w	r3, r3, #1
}
 800ac5e:	4618      	mov	r0, r3
 800ac60:	370c      	adds	r7, #12
 800ac62:	46bd      	mov	sp, r7
 800ac64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac68:	4770      	bx	lr
	...

0800ac6c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800ac6c:	b480      	push	{r7}
 800ac6e:	b085      	sub	sp, #20
 800ac70:	af00      	add	r7, sp, #0
 800ac72:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800ac74:	2300      	movs	r3, #0
 800ac76:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800ac78:	68fb      	ldr	r3, [r7, #12]
 800ac7a:	3301      	adds	r3, #1
 800ac7c:	60fb      	str	r3, [r7, #12]
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	4a13      	ldr	r2, [pc, #76]	; (800acd0 <USB_CoreReset+0x64>)
 800ac82:	4293      	cmp	r3, r2
 800ac84:	d901      	bls.n	800ac8a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800ac86:	2303      	movs	r3, #3
 800ac88:	e01b      	b.n	800acc2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	691b      	ldr	r3, [r3, #16]
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	daf2      	bge.n	800ac78 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800ac92:	2300      	movs	r3, #0
 800ac94:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	691b      	ldr	r3, [r3, #16]
 800ac9a:	f043 0201 	orr.w	r2, r3, #1
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	3301      	adds	r3, #1
 800aca6:	60fb      	str	r3, [r7, #12]
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	4a09      	ldr	r2, [pc, #36]	; (800acd0 <USB_CoreReset+0x64>)
 800acac:	4293      	cmp	r3, r2
 800acae:	d901      	bls.n	800acb4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800acb0:	2303      	movs	r3, #3
 800acb2:	e006      	b.n	800acc2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	691b      	ldr	r3, [r3, #16]
 800acb8:	f003 0301 	and.w	r3, r3, #1
 800acbc:	2b01      	cmp	r3, #1
 800acbe:	d0f0      	beq.n	800aca2 <USB_CoreReset+0x36>

  return HAL_OK;
 800acc0:	2300      	movs	r3, #0
}
 800acc2:	4618      	mov	r0, r3
 800acc4:	3714      	adds	r7, #20
 800acc6:	46bd      	mov	sp, r7
 800acc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800accc:	4770      	bx	lr
 800acce:	bf00      	nop
 800acd0:	00030d40 	.word	0x00030d40

0800acd4 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800acd4:	b084      	sub	sp, #16
 800acd6:	b580      	push	{r7, lr}
 800acd8:	b084      	sub	sp, #16
 800acda:	af00      	add	r7, sp, #0
 800acdc:	6078      	str	r0, [r7, #4]
 800acde:	f107 001c 	add.w	r0, r7, #28
 800ace2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800acea:	68bb      	ldr	r3, [r7, #8]
 800acec:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800acf0:	461a      	mov	r2, r3
 800acf2:	2300      	movs	r3, #0
 800acf4:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acfa:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad06:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad12:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	d018      	beq.n	800ad58 <USB_HostInit+0x84>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800ad26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad28:	2b01      	cmp	r3, #1
 800ad2a:	d10a      	bne.n	800ad42 <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800ad2c:	68bb      	ldr	r3, [r7, #8]
 800ad2e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	68ba      	ldr	r2, [r7, #8]
 800ad36:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800ad3a:	f043 0304 	orr.w	r3, r3, #4
 800ad3e:	6013      	str	r3, [r2, #0]
 800ad40:	e014      	b.n	800ad6c <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800ad42:	68bb      	ldr	r3, [r7, #8]
 800ad44:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	68ba      	ldr	r2, [r7, #8]
 800ad4c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800ad50:	f023 0304 	bic.w	r3, r3, #4
 800ad54:	6013      	str	r3, [r2, #0]
 800ad56:	e009      	b.n	800ad6c <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800ad58:	68bb      	ldr	r3, [r7, #8]
 800ad5a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ad5e:	681b      	ldr	r3, [r3, #0]
 800ad60:	68ba      	ldr	r2, [r7, #8]
 800ad62:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800ad66:	f023 0304 	bic.w	r3, r3, #4
 800ad6a:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 800ad6c:	2110      	movs	r1, #16
 800ad6e:	6878      	ldr	r0, [r7, #4]
 800ad70:	f7ff feb4 	bl	800aadc <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800ad74:	6878      	ldr	r0, [r7, #4]
 800ad76:	f7ff fed7 	bl	800ab28 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800ad7a:	2300      	movs	r3, #0
 800ad7c:	60fb      	str	r3, [r7, #12]
 800ad7e:	e015      	b.n	800adac <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 800ad80:	68fb      	ldr	r3, [r7, #12]
 800ad82:	015a      	lsls	r2, r3, #5
 800ad84:	68bb      	ldr	r3, [r7, #8]
 800ad86:	4413      	add	r3, r2
 800ad88:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ad8c:	461a      	mov	r2, r3
 800ad8e:	f04f 33ff 	mov.w	r3, #4294967295
 800ad92:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	015a      	lsls	r2, r3, #5
 800ad98:	68bb      	ldr	r3, [r7, #8]
 800ad9a:	4413      	add	r3, r2
 800ad9c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ada0:	461a      	mov	r2, r3
 800ada2:	2300      	movs	r3, #0
 800ada4:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800ada6:	68fb      	ldr	r3, [r7, #12]
 800ada8:	3301      	adds	r3, #1
 800adaa:	60fb      	str	r3, [r7, #12]
 800adac:	6a3b      	ldr	r3, [r7, #32]
 800adae:	68fa      	ldr	r2, [r7, #12]
 800adb0:	429a      	cmp	r2, r3
 800adb2:	d3e5      	bcc.n	800ad80 <USB_HostInit+0xac>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 800adb4:	2101      	movs	r1, #1
 800adb6:	6878      	ldr	r0, [r7, #4]
 800adb8:	f000 f8ac 	bl	800af14 <USB_DriveVbus>

  HAL_Delay(200U);
 800adbc:	20c8      	movs	r0, #200	; 0xc8
 800adbe:	f000 fdcf 	bl	800b960 <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	2200      	movs	r2, #0
 800adc6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	f04f 32ff 	mov.w	r2, #4294967295
 800adce:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800add4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800add8:	2b00      	cmp	r3, #0
 800adda:	d00b      	beq.n	800adf4 <USB_HostInit+0x120>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ade2:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	4a14      	ldr	r2, [pc, #80]	; (800ae38 <USB_HostInit+0x164>)
 800ade8:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	4a13      	ldr	r2, [pc, #76]	; (800ae3c <USB_HostInit+0x168>)
 800adee:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800adf2:	e009      	b.n	800ae08 <USB_HostInit+0x134>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	2280      	movs	r2, #128	; 0x80
 800adf8:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	4a10      	ldr	r2, [pc, #64]	; (800ae40 <USB_HostInit+0x16c>)
 800adfe:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	4a10      	ldr	r2, [pc, #64]	; (800ae44 <USB_HostInit+0x170>)
 800ae04:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800ae08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	d105      	bne.n	800ae1a <USB_HostInit+0x146>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	699b      	ldr	r3, [r3, #24]
 800ae12:	f043 0210 	orr.w	r2, r3, #16
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	699a      	ldr	r2, [r3, #24]
 800ae1e:	4b0a      	ldr	r3, [pc, #40]	; (800ae48 <USB_HostInit+0x174>)
 800ae20:	4313      	orrs	r3, r2
 800ae22:	687a      	ldr	r2, [r7, #4]
 800ae24:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 800ae26:	2300      	movs	r3, #0
}
 800ae28:	4618      	mov	r0, r3
 800ae2a:	3710      	adds	r7, #16
 800ae2c:	46bd      	mov	sp, r7
 800ae2e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ae32:	b004      	add	sp, #16
 800ae34:	4770      	bx	lr
 800ae36:	bf00      	nop
 800ae38:	01000200 	.word	0x01000200
 800ae3c:	00e00300 	.word	0x00e00300
 800ae40:	00600080 	.word	0x00600080
 800ae44:	004000e0 	.word	0x004000e0
 800ae48:	a3200008 	.word	0xa3200008

0800ae4c <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800ae4c:	b480      	push	{r7}
 800ae4e:	b085      	sub	sp, #20
 800ae50:	af00      	add	r7, sp, #0
 800ae52:	6078      	str	r0, [r7, #4]
 800ae54:	460b      	mov	r3, r1
 800ae56:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	68fa      	ldr	r2, [r7, #12]
 800ae66:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800ae6a:	f023 0303 	bic.w	r3, r3, #3
 800ae6e:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800ae70:	68fb      	ldr	r3, [r7, #12]
 800ae72:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ae76:	681a      	ldr	r2, [r3, #0]
 800ae78:	78fb      	ldrb	r3, [r7, #3]
 800ae7a:	f003 0303 	and.w	r3, r3, #3
 800ae7e:	68f9      	ldr	r1, [r7, #12]
 800ae80:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800ae84:	4313      	orrs	r3, r2
 800ae86:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800ae88:	78fb      	ldrb	r3, [r7, #3]
 800ae8a:	2b01      	cmp	r3, #1
 800ae8c:	d107      	bne.n	800ae9e <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ae94:	461a      	mov	r2, r3
 800ae96:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800ae9a:	6053      	str	r3, [r2, #4]
 800ae9c:	e009      	b.n	800aeb2 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 800ae9e:	78fb      	ldrb	r3, [r7, #3]
 800aea0:	2b02      	cmp	r3, #2
 800aea2:	d106      	bne.n	800aeb2 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800aeaa:	461a      	mov	r2, r3
 800aeac:	f241 7370 	movw	r3, #6000	; 0x1770
 800aeb0:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 800aeb2:	2300      	movs	r3, #0
}
 800aeb4:	4618      	mov	r0, r3
 800aeb6:	3714      	adds	r7, #20
 800aeb8:	46bd      	mov	sp, r7
 800aeba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aebe:	4770      	bx	lr

0800aec0 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 800aec0:	b580      	push	{r7, lr}
 800aec2:	b084      	sub	sp, #16
 800aec4:	af00      	add	r7, sp, #0
 800aec6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800aecc:	2300      	movs	r3, #0
 800aece:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800aeda:	68bb      	ldr	r3, [r7, #8]
 800aedc:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800aee0:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800aee2:	68bb      	ldr	r3, [r7, #8]
 800aee4:	68fa      	ldr	r2, [r7, #12]
 800aee6:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800aeea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800aeee:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800aef0:	2064      	movs	r0, #100	; 0x64
 800aef2:	f000 fd35 	bl	800b960 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800aef6:	68bb      	ldr	r3, [r7, #8]
 800aef8:	68fa      	ldr	r2, [r7, #12]
 800aefa:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800aefe:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800af02:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800af04:	200a      	movs	r0, #10
 800af06:	f000 fd2b 	bl	800b960 <HAL_Delay>

  return HAL_OK;
 800af0a:	2300      	movs	r3, #0
}
 800af0c:	4618      	mov	r0, r3
 800af0e:	3710      	adds	r7, #16
 800af10:	46bd      	mov	sp, r7
 800af12:	bd80      	pop	{r7, pc}

0800af14 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800af14:	b480      	push	{r7}
 800af16:	b085      	sub	sp, #20
 800af18:	af00      	add	r7, sp, #0
 800af1a:	6078      	str	r0, [r7, #4]
 800af1c:	460b      	mov	r3, r1
 800af1e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800af24:	2300      	movs	r3, #0
 800af26:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800af28:	68fb      	ldr	r3, [r7, #12]
 800af2a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800af32:	68bb      	ldr	r3, [r7, #8]
 800af34:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800af38:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800af3a:	68bb      	ldr	r3, [r7, #8]
 800af3c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800af40:	2b00      	cmp	r3, #0
 800af42:	d109      	bne.n	800af58 <USB_DriveVbus+0x44>
 800af44:	78fb      	ldrb	r3, [r7, #3]
 800af46:	2b01      	cmp	r3, #1
 800af48:	d106      	bne.n	800af58 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800af4a:	68bb      	ldr	r3, [r7, #8]
 800af4c:	68fa      	ldr	r2, [r7, #12]
 800af4e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800af52:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800af56:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800af58:	68bb      	ldr	r3, [r7, #8]
 800af5a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800af5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800af62:	d109      	bne.n	800af78 <USB_DriveVbus+0x64>
 800af64:	78fb      	ldrb	r3, [r7, #3]
 800af66:	2b00      	cmp	r3, #0
 800af68:	d106      	bne.n	800af78 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800af6a:	68bb      	ldr	r3, [r7, #8]
 800af6c:	68fa      	ldr	r2, [r7, #12]
 800af6e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800af72:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800af76:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800af78:	2300      	movs	r3, #0
}
 800af7a:	4618      	mov	r0, r3
 800af7c:	3714      	adds	r7, #20
 800af7e:	46bd      	mov	sp, r7
 800af80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af84:	4770      	bx	lr

0800af86 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800af86:	b480      	push	{r7}
 800af88:	b085      	sub	sp, #20
 800af8a:	af00      	add	r7, sp, #0
 800af8c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800af92:	2300      	movs	r3, #0
 800af94:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800af96:	68fb      	ldr	r3, [r7, #12]
 800af98:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800afa0:	68bb      	ldr	r3, [r7, #8]
 800afa2:	0c5b      	lsrs	r3, r3, #17
 800afa4:	f003 0303 	and.w	r3, r3, #3
}
 800afa8:	4618      	mov	r0, r3
 800afaa:	3714      	adds	r7, #20
 800afac:	46bd      	mov	sp, r7
 800afae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afb2:	4770      	bx	lr

0800afb4 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 800afb4:	b480      	push	{r7}
 800afb6:	b085      	sub	sp, #20
 800afb8:	af00      	add	r7, sp, #0
 800afba:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800afc0:	68fb      	ldr	r3, [r7, #12]
 800afc2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800afc6:	689b      	ldr	r3, [r3, #8]
 800afc8:	b29b      	uxth	r3, r3
}
 800afca:	4618      	mov	r0, r3
 800afcc:	3714      	adds	r7, #20
 800afce:	46bd      	mov	sp, r7
 800afd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afd4:	4770      	bx	lr
	...

0800afd8 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800afd8:	b580      	push	{r7, lr}
 800afda:	b088      	sub	sp, #32
 800afdc:	af00      	add	r7, sp, #0
 800afde:	6078      	str	r0, [r7, #4]
 800afe0:	4608      	mov	r0, r1
 800afe2:	4611      	mov	r1, r2
 800afe4:	461a      	mov	r2, r3
 800afe6:	4603      	mov	r3, r0
 800afe8:	70fb      	strb	r3, [r7, #3]
 800afea:	460b      	mov	r3, r1
 800afec:	70bb      	strb	r3, [r7, #2]
 800afee:	4613      	mov	r3, r2
 800aff0:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800aff2:	2300      	movs	r3, #0
 800aff4:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir, HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800affa:	78fb      	ldrb	r3, [r7, #3]
 800affc:	015a      	lsls	r2, r3, #5
 800affe:	693b      	ldr	r3, [r7, #16]
 800b000:	4413      	add	r3, r2
 800b002:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b006:	461a      	mov	r2, r3
 800b008:	f04f 33ff 	mov.w	r3, #4294967295
 800b00c:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800b00e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800b012:	2b03      	cmp	r3, #3
 800b014:	d87e      	bhi.n	800b114 <USB_HC_Init+0x13c>
 800b016:	a201      	add	r2, pc, #4	; (adr r2, 800b01c <USB_HC_Init+0x44>)
 800b018:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b01c:	0800b02d 	.word	0x0800b02d
 800b020:	0800b0d7 	.word	0x0800b0d7
 800b024:	0800b02d 	.word	0x0800b02d
 800b028:	0800b099 	.word	0x0800b099
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800b02c:	78fb      	ldrb	r3, [r7, #3]
 800b02e:	015a      	lsls	r2, r3, #5
 800b030:	693b      	ldr	r3, [r7, #16]
 800b032:	4413      	add	r3, r2
 800b034:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b038:	461a      	mov	r2, r3
 800b03a:	f240 439d 	movw	r3, #1181	; 0x49d
 800b03e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800b040:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800b044:	2b00      	cmp	r3, #0
 800b046:	da10      	bge.n	800b06a <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800b048:	78fb      	ldrb	r3, [r7, #3]
 800b04a:	015a      	lsls	r2, r3, #5
 800b04c:	693b      	ldr	r3, [r7, #16]
 800b04e:	4413      	add	r3, r2
 800b050:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b054:	68db      	ldr	r3, [r3, #12]
 800b056:	78fa      	ldrb	r2, [r7, #3]
 800b058:	0151      	lsls	r1, r2, #5
 800b05a:	693a      	ldr	r2, [r7, #16]
 800b05c:	440a      	add	r2, r1
 800b05e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b062:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b066:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 800b068:	e057      	b.n	800b11a <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b06e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b072:	2b00      	cmp	r3, #0
 800b074:	d051      	beq.n	800b11a <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800b076:	78fb      	ldrb	r3, [r7, #3]
 800b078:	015a      	lsls	r2, r3, #5
 800b07a:	693b      	ldr	r3, [r7, #16]
 800b07c:	4413      	add	r3, r2
 800b07e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b082:	68db      	ldr	r3, [r3, #12]
 800b084:	78fa      	ldrb	r2, [r7, #3]
 800b086:	0151      	lsls	r1, r2, #5
 800b088:	693a      	ldr	r2, [r7, #16]
 800b08a:	440a      	add	r2, r1
 800b08c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b090:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800b094:	60d3      	str	r3, [r2, #12]
      break;
 800b096:	e040      	b.n	800b11a <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800b098:	78fb      	ldrb	r3, [r7, #3]
 800b09a:	015a      	lsls	r2, r3, #5
 800b09c:	693b      	ldr	r3, [r7, #16]
 800b09e:	4413      	add	r3, r2
 800b0a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b0a4:	461a      	mov	r2, r3
 800b0a6:	f240 639d 	movw	r3, #1693	; 0x69d
 800b0aa:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800b0ac:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	da34      	bge.n	800b11e <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800b0b4:	78fb      	ldrb	r3, [r7, #3]
 800b0b6:	015a      	lsls	r2, r3, #5
 800b0b8:	693b      	ldr	r3, [r7, #16]
 800b0ba:	4413      	add	r3, r2
 800b0bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b0c0:	68db      	ldr	r3, [r3, #12]
 800b0c2:	78fa      	ldrb	r2, [r7, #3]
 800b0c4:	0151      	lsls	r1, r2, #5
 800b0c6:	693a      	ldr	r2, [r7, #16]
 800b0c8:	440a      	add	r2, r1
 800b0ca:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b0ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b0d2:	60d3      	str	r3, [r2, #12]
      }

      break;
 800b0d4:	e023      	b.n	800b11e <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800b0d6:	78fb      	ldrb	r3, [r7, #3]
 800b0d8:	015a      	lsls	r2, r3, #5
 800b0da:	693b      	ldr	r3, [r7, #16]
 800b0dc:	4413      	add	r3, r2
 800b0de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b0e2:	461a      	mov	r2, r3
 800b0e4:	f240 2325 	movw	r3, #549	; 0x225
 800b0e8:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800b0ea:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	da17      	bge.n	800b122 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800b0f2:	78fb      	ldrb	r3, [r7, #3]
 800b0f4:	015a      	lsls	r2, r3, #5
 800b0f6:	693b      	ldr	r3, [r7, #16]
 800b0f8:	4413      	add	r3, r2
 800b0fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b0fe:	68db      	ldr	r3, [r3, #12]
 800b100:	78fa      	ldrb	r2, [r7, #3]
 800b102:	0151      	lsls	r1, r2, #5
 800b104:	693a      	ldr	r2, [r7, #16]
 800b106:	440a      	add	r2, r1
 800b108:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b10c:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800b110:	60d3      	str	r3, [r2, #12]
      }
      break;
 800b112:	e006      	b.n	800b122 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 800b114:	2301      	movs	r3, #1
 800b116:	77fb      	strb	r3, [r7, #31]
      break;
 800b118:	e004      	b.n	800b124 <USB_HC_Init+0x14c>
      break;
 800b11a:	bf00      	nop
 800b11c:	e002      	b.n	800b124 <USB_HC_Init+0x14c>
      break;
 800b11e:	bf00      	nop
 800b120:	e000      	b.n	800b124 <USB_HC_Init+0x14c>
      break;
 800b122:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800b124:	693b      	ldr	r3, [r7, #16]
 800b126:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b12a:	699a      	ldr	r2, [r3, #24]
 800b12c:	78fb      	ldrb	r3, [r7, #3]
 800b12e:	f003 030f 	and.w	r3, r3, #15
 800b132:	2101      	movs	r1, #1
 800b134:	fa01 f303 	lsl.w	r3, r1, r3
 800b138:	6939      	ldr	r1, [r7, #16]
 800b13a:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800b13e:	4313      	orrs	r3, r2
 800b140:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	699b      	ldr	r3, [r3, #24]
 800b146:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800b14e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800b152:	2b00      	cmp	r3, #0
 800b154:	da03      	bge.n	800b15e <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800b156:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b15a:	61bb      	str	r3, [r7, #24]
 800b15c:	e001      	b.n	800b162 <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 800b15e:	2300      	movs	r3, #0
 800b160:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800b162:	6878      	ldr	r0, [r7, #4]
 800b164:	f7ff ff0f 	bl	800af86 <USB_GetHostSpeed>
 800b168:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 800b16a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800b16e:	2b02      	cmp	r3, #2
 800b170:	d106      	bne.n	800b180 <USB_HC_Init+0x1a8>
 800b172:	68fb      	ldr	r3, [r7, #12]
 800b174:	2b02      	cmp	r3, #2
 800b176:	d003      	beq.n	800b180 <USB_HC_Init+0x1a8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800b178:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800b17c:	617b      	str	r3, [r7, #20]
 800b17e:	e001      	b.n	800b184 <USB_HC_Init+0x1ac>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800b180:	2300      	movs	r3, #0
 800b182:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800b184:	787b      	ldrb	r3, [r7, #1]
 800b186:	059b      	lsls	r3, r3, #22
 800b188:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800b18c:	78bb      	ldrb	r3, [r7, #2]
 800b18e:	02db      	lsls	r3, r3, #11
 800b190:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800b194:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800b196:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800b19a:	049b      	lsls	r3, r3, #18
 800b19c:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800b1a0:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800b1a2:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800b1a4:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800b1a8:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800b1aa:	69bb      	ldr	r3, [r7, #24]
 800b1ac:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800b1ae:	78fb      	ldrb	r3, [r7, #3]
 800b1b0:	0159      	lsls	r1, r3, #5
 800b1b2:	693b      	ldr	r3, [r7, #16]
 800b1b4:	440b      	add	r3, r1
 800b1b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b1ba:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800b1bc:	697b      	ldr	r3, [r7, #20]
 800b1be:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800b1c0:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 800b1c2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800b1c6:	2b03      	cmp	r3, #3
 800b1c8:	d10f      	bne.n	800b1ea <USB_HC_Init+0x212>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 800b1ca:	78fb      	ldrb	r3, [r7, #3]
 800b1cc:	015a      	lsls	r2, r3, #5
 800b1ce:	693b      	ldr	r3, [r7, #16]
 800b1d0:	4413      	add	r3, r2
 800b1d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	78fa      	ldrb	r2, [r7, #3]
 800b1da:	0151      	lsls	r1, r2, #5
 800b1dc:	693a      	ldr	r2, [r7, #16]
 800b1de:	440a      	add	r2, r1
 800b1e0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b1e4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800b1e8:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800b1ea:	7ffb      	ldrb	r3, [r7, #31]
}
 800b1ec:	4618      	mov	r0, r3
 800b1ee:	3720      	adds	r7, #32
 800b1f0:	46bd      	mov	sp, r7
 800b1f2:	bd80      	pop	{r7, pc}

0800b1f4 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800b1f4:	b580      	push	{r7, lr}
 800b1f6:	b08c      	sub	sp, #48	; 0x30
 800b1f8:	af02      	add	r7, sp, #8
 800b1fa:	60f8      	str	r0, [r7, #12]
 800b1fc:	60b9      	str	r1, [r7, #8]
 800b1fe:	4613      	mov	r3, r2
 800b200:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b202:	68fb      	ldr	r3, [r7, #12]
 800b204:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800b206:	68bb      	ldr	r3, [r7, #8]
 800b208:	785b      	ldrb	r3, [r3, #1]
 800b20a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 800b20c:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b210:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b216:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	d02d      	beq.n	800b27a <USB_HC_StartXfer+0x86>
 800b21e:	68bb      	ldr	r3, [r7, #8]
 800b220:	791b      	ldrb	r3, [r3, #4]
 800b222:	2b00      	cmp	r3, #0
 800b224:	d129      	bne.n	800b27a <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 800b226:	79fb      	ldrb	r3, [r7, #7]
 800b228:	2b01      	cmp	r3, #1
 800b22a:	d117      	bne.n	800b25c <USB_HC_StartXfer+0x68>
 800b22c:	68bb      	ldr	r3, [r7, #8]
 800b22e:	79db      	ldrb	r3, [r3, #7]
 800b230:	2b00      	cmp	r3, #0
 800b232:	d003      	beq.n	800b23c <USB_HC_StartXfer+0x48>
 800b234:	68bb      	ldr	r3, [r7, #8]
 800b236:	79db      	ldrb	r3, [r3, #7]
 800b238:	2b02      	cmp	r3, #2
 800b23a:	d10f      	bne.n	800b25c <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 800b23c:	69fb      	ldr	r3, [r7, #28]
 800b23e:	015a      	lsls	r2, r3, #5
 800b240:	6a3b      	ldr	r3, [r7, #32]
 800b242:	4413      	add	r3, r2
 800b244:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b248:	68db      	ldr	r3, [r3, #12]
 800b24a:	69fa      	ldr	r2, [r7, #28]
 800b24c:	0151      	lsls	r1, r2, #5
 800b24e:	6a3a      	ldr	r2, [r7, #32]
 800b250:	440a      	add	r2, r1
 800b252:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b256:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b25a:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 800b25c:	79fb      	ldrb	r3, [r7, #7]
 800b25e:	2b00      	cmp	r3, #0
 800b260:	d10b      	bne.n	800b27a <USB_HC_StartXfer+0x86>
 800b262:	68bb      	ldr	r3, [r7, #8]
 800b264:	795b      	ldrb	r3, [r3, #5]
 800b266:	2b01      	cmp	r3, #1
 800b268:	d107      	bne.n	800b27a <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 800b26a:	68bb      	ldr	r3, [r7, #8]
 800b26c:	785b      	ldrb	r3, [r3, #1]
 800b26e:	4619      	mov	r1, r3
 800b270:	68f8      	ldr	r0, [r7, #12]
 800b272:	f000 fa2f 	bl	800b6d4 <USB_DoPing>
      return HAL_OK;
 800b276:	2300      	movs	r3, #0
 800b278:	e0f8      	b.n	800b46c <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 800b27a:	68bb      	ldr	r3, [r7, #8]
 800b27c:	695b      	ldr	r3, [r3, #20]
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d018      	beq.n	800b2b4 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800b282:	68bb      	ldr	r3, [r7, #8]
 800b284:	695b      	ldr	r3, [r3, #20]
 800b286:	68ba      	ldr	r2, [r7, #8]
 800b288:	8912      	ldrh	r2, [r2, #8]
 800b28a:	4413      	add	r3, r2
 800b28c:	3b01      	subs	r3, #1
 800b28e:	68ba      	ldr	r2, [r7, #8]
 800b290:	8912      	ldrh	r2, [r2, #8]
 800b292:	fbb3 f3f2 	udiv	r3, r3, r2
 800b296:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 800b298:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800b29a:	8b7b      	ldrh	r3, [r7, #26]
 800b29c:	429a      	cmp	r2, r3
 800b29e:	d90b      	bls.n	800b2b8 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 800b2a0:	8b7b      	ldrh	r3, [r7, #26]
 800b2a2:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800b2a4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800b2a6:	68ba      	ldr	r2, [r7, #8]
 800b2a8:	8912      	ldrh	r2, [r2, #8]
 800b2aa:	fb03 f202 	mul.w	r2, r3, r2
 800b2ae:	68bb      	ldr	r3, [r7, #8]
 800b2b0:	611a      	str	r2, [r3, #16]
 800b2b2:	e001      	b.n	800b2b8 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 800b2b4:	2301      	movs	r3, #1
 800b2b6:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 800b2b8:	68bb      	ldr	r3, [r7, #8]
 800b2ba:	78db      	ldrb	r3, [r3, #3]
 800b2bc:	2b00      	cmp	r3, #0
 800b2be:	d007      	beq.n	800b2d0 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800b2c0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800b2c2:	68ba      	ldr	r2, [r7, #8]
 800b2c4:	8912      	ldrh	r2, [r2, #8]
 800b2c6:	fb03 f202 	mul.w	r2, r3, r2
 800b2ca:	68bb      	ldr	r3, [r7, #8]
 800b2cc:	611a      	str	r2, [r3, #16]
 800b2ce:	e003      	b.n	800b2d8 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 800b2d0:	68bb      	ldr	r3, [r7, #8]
 800b2d2:	695a      	ldr	r2, [r3, #20]
 800b2d4:	68bb      	ldr	r3, [r7, #8]
 800b2d6:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800b2d8:	68bb      	ldr	r3, [r7, #8]
 800b2da:	691b      	ldr	r3, [r3, #16]
 800b2dc:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800b2e0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800b2e2:	04d9      	lsls	r1, r3, #19
 800b2e4:	4b63      	ldr	r3, [pc, #396]	; (800b474 <USB_HC_StartXfer+0x280>)
 800b2e6:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800b2e8:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800b2ea:	68bb      	ldr	r3, [r7, #8]
 800b2ec:	7a9b      	ldrb	r3, [r3, #10]
 800b2ee:	075b      	lsls	r3, r3, #29
 800b2f0:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800b2f4:	69f9      	ldr	r1, [r7, #28]
 800b2f6:	0148      	lsls	r0, r1, #5
 800b2f8:	6a39      	ldr	r1, [r7, #32]
 800b2fa:	4401      	add	r1, r0
 800b2fc:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800b300:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800b302:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800b304:	79fb      	ldrb	r3, [r7, #7]
 800b306:	2b00      	cmp	r3, #0
 800b308:	d009      	beq.n	800b31e <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800b30a:	68bb      	ldr	r3, [r7, #8]
 800b30c:	68d9      	ldr	r1, [r3, #12]
 800b30e:	69fb      	ldr	r3, [r7, #28]
 800b310:	015a      	lsls	r2, r3, #5
 800b312:	6a3b      	ldr	r3, [r7, #32]
 800b314:	4413      	add	r3, r2
 800b316:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b31a:	460a      	mov	r2, r1
 800b31c:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800b31e:	6a3b      	ldr	r3, [r7, #32]
 800b320:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b324:	689b      	ldr	r3, [r3, #8]
 800b326:	f003 0301 	and.w	r3, r3, #1
 800b32a:	2b00      	cmp	r3, #0
 800b32c:	bf0c      	ite	eq
 800b32e:	2301      	moveq	r3, #1
 800b330:	2300      	movne	r3, #0
 800b332:	b2db      	uxtb	r3, r3
 800b334:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800b336:	69fb      	ldr	r3, [r7, #28]
 800b338:	015a      	lsls	r2, r3, #5
 800b33a:	6a3b      	ldr	r3, [r7, #32]
 800b33c:	4413      	add	r3, r2
 800b33e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b342:	681b      	ldr	r3, [r3, #0]
 800b344:	69fa      	ldr	r2, [r7, #28]
 800b346:	0151      	lsls	r1, r2, #5
 800b348:	6a3a      	ldr	r2, [r7, #32]
 800b34a:	440a      	add	r2, r1
 800b34c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b350:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800b354:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800b356:	69fb      	ldr	r3, [r7, #28]
 800b358:	015a      	lsls	r2, r3, #5
 800b35a:	6a3b      	ldr	r3, [r7, #32]
 800b35c:	4413      	add	r3, r2
 800b35e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b362:	681a      	ldr	r2, [r3, #0]
 800b364:	7e7b      	ldrb	r3, [r7, #25]
 800b366:	075b      	lsls	r3, r3, #29
 800b368:	69f9      	ldr	r1, [r7, #28]
 800b36a:	0148      	lsls	r0, r1, #5
 800b36c:	6a39      	ldr	r1, [r7, #32]
 800b36e:	4401      	add	r1, r0
 800b370:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 800b374:	4313      	orrs	r3, r2
 800b376:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800b378:	69fb      	ldr	r3, [r7, #28]
 800b37a:	015a      	lsls	r2, r3, #5
 800b37c:	6a3b      	ldr	r3, [r7, #32]
 800b37e:	4413      	add	r3, r2
 800b380:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b384:	681b      	ldr	r3, [r3, #0]
 800b386:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800b388:	693b      	ldr	r3, [r7, #16]
 800b38a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800b38e:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800b390:	68bb      	ldr	r3, [r7, #8]
 800b392:	78db      	ldrb	r3, [r3, #3]
 800b394:	2b00      	cmp	r3, #0
 800b396:	d004      	beq.n	800b3a2 <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800b398:	693b      	ldr	r3, [r7, #16]
 800b39a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b39e:	613b      	str	r3, [r7, #16]
 800b3a0:	e003      	b.n	800b3aa <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800b3a2:	693b      	ldr	r3, [r7, #16]
 800b3a4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b3a8:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800b3aa:	693b      	ldr	r3, [r7, #16]
 800b3ac:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b3b0:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800b3b2:	69fb      	ldr	r3, [r7, #28]
 800b3b4:	015a      	lsls	r2, r3, #5
 800b3b6:	6a3b      	ldr	r3, [r7, #32]
 800b3b8:	4413      	add	r3, r2
 800b3ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b3be:	461a      	mov	r2, r3
 800b3c0:	693b      	ldr	r3, [r7, #16]
 800b3c2:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800b3c4:	79fb      	ldrb	r3, [r7, #7]
 800b3c6:	2b00      	cmp	r3, #0
 800b3c8:	d001      	beq.n	800b3ce <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 800b3ca:	2300      	movs	r3, #0
 800b3cc:	e04e      	b.n	800b46c <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800b3ce:	68bb      	ldr	r3, [r7, #8]
 800b3d0:	78db      	ldrb	r3, [r3, #3]
 800b3d2:	2b00      	cmp	r3, #0
 800b3d4:	d149      	bne.n	800b46a <USB_HC_StartXfer+0x276>
 800b3d6:	68bb      	ldr	r3, [r7, #8]
 800b3d8:	695b      	ldr	r3, [r3, #20]
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d045      	beq.n	800b46a <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 800b3de:	68bb      	ldr	r3, [r7, #8]
 800b3e0:	79db      	ldrb	r3, [r3, #7]
 800b3e2:	2b03      	cmp	r3, #3
 800b3e4:	d830      	bhi.n	800b448 <USB_HC_StartXfer+0x254>
 800b3e6:	a201      	add	r2, pc, #4	; (adr r2, 800b3ec <USB_HC_StartXfer+0x1f8>)
 800b3e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b3ec:	0800b3fd 	.word	0x0800b3fd
 800b3f0:	0800b421 	.word	0x0800b421
 800b3f4:	0800b3fd 	.word	0x0800b3fd
 800b3f8:	0800b421 	.word	0x0800b421
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800b3fc:	68bb      	ldr	r3, [r7, #8]
 800b3fe:	695b      	ldr	r3, [r3, #20]
 800b400:	3303      	adds	r3, #3
 800b402:	089b      	lsrs	r3, r3, #2
 800b404:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800b406:	8afa      	ldrh	r2, [r7, #22]
 800b408:	68fb      	ldr	r3, [r7, #12]
 800b40a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b40c:	b29b      	uxth	r3, r3
 800b40e:	429a      	cmp	r2, r3
 800b410:	d91c      	bls.n	800b44c <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800b412:	68fb      	ldr	r3, [r7, #12]
 800b414:	699b      	ldr	r3, [r3, #24]
 800b416:	f043 0220 	orr.w	r2, r3, #32
 800b41a:	68fb      	ldr	r3, [r7, #12]
 800b41c:	619a      	str	r2, [r3, #24]
        }
        break;
 800b41e:	e015      	b.n	800b44c <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800b420:	68bb      	ldr	r3, [r7, #8]
 800b422:	695b      	ldr	r3, [r3, #20]
 800b424:	3303      	adds	r3, #3
 800b426:	089b      	lsrs	r3, r3, #2
 800b428:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800b42a:	8afa      	ldrh	r2, [r7, #22]
 800b42c:	6a3b      	ldr	r3, [r7, #32]
 800b42e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b432:	691b      	ldr	r3, [r3, #16]
 800b434:	b29b      	uxth	r3, r3
 800b436:	429a      	cmp	r2, r3
 800b438:	d90a      	bls.n	800b450 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800b43a:	68fb      	ldr	r3, [r7, #12]
 800b43c:	699b      	ldr	r3, [r3, #24]
 800b43e:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800b442:	68fb      	ldr	r3, [r7, #12]
 800b444:	619a      	str	r2, [r3, #24]
        }
        break;
 800b446:	e003      	b.n	800b450 <USB_HC_StartXfer+0x25c>

      default:
        break;
 800b448:	bf00      	nop
 800b44a:	e002      	b.n	800b452 <USB_HC_StartXfer+0x25e>
        break;
 800b44c:	bf00      	nop
 800b44e:	e000      	b.n	800b452 <USB_HC_StartXfer+0x25e>
        break;
 800b450:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800b452:	68bb      	ldr	r3, [r7, #8]
 800b454:	68d9      	ldr	r1, [r3, #12]
 800b456:	68bb      	ldr	r3, [r7, #8]
 800b458:	785a      	ldrb	r2, [r3, #1]
 800b45a:	68bb      	ldr	r3, [r7, #8]
 800b45c:	695b      	ldr	r3, [r3, #20]
 800b45e:	b29b      	uxth	r3, r3
 800b460:	2000      	movs	r0, #0
 800b462:	9000      	str	r0, [sp, #0]
 800b464:	68f8      	ldr	r0, [r7, #12]
 800b466:	f7ff fb81 	bl	800ab6c <USB_WritePacket>
  }

  return HAL_OK;
 800b46a:	2300      	movs	r3, #0
}
 800b46c:	4618      	mov	r0, r3
 800b46e:	3728      	adds	r7, #40	; 0x28
 800b470:	46bd      	mov	sp, r7
 800b472:	bd80      	pop	{r7, pc}
 800b474:	1ff80000 	.word	0x1ff80000

0800b478 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800b478:	b480      	push	{r7}
 800b47a:	b085      	sub	sp, #20
 800b47c:	af00      	add	r7, sp, #0
 800b47e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800b484:	68fb      	ldr	r3, [r7, #12]
 800b486:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b48a:	695b      	ldr	r3, [r3, #20]
 800b48c:	b29b      	uxth	r3, r3
}
 800b48e:	4618      	mov	r0, r3
 800b490:	3714      	adds	r7, #20
 800b492:	46bd      	mov	sp, r7
 800b494:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b498:	4770      	bx	lr

0800b49a <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800b49a:	b480      	push	{r7}
 800b49c:	b089      	sub	sp, #36	; 0x24
 800b49e:	af00      	add	r7, sp, #0
 800b4a0:	6078      	str	r0, [r7, #4]
 800b4a2:	460b      	mov	r3, r1
 800b4a4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	61bb      	str	r3, [r7, #24]
  uint32_t hcnum = (uint32_t)hc_num;
 800b4aa:	78fb      	ldrb	r3, [r7, #3]
 800b4ac:	617b      	str	r3, [r7, #20]
  uint32_t count = 0U;
 800b4ae:	2300      	movs	r3, #0
 800b4b0:	61fb      	str	r3, [r7, #28]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800b4b2:	697b      	ldr	r3, [r7, #20]
 800b4b4:	015a      	lsls	r2, r3, #5
 800b4b6:	69bb      	ldr	r3, [r7, #24]
 800b4b8:	4413      	add	r3, r2
 800b4ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b4be:	681b      	ldr	r3, [r3, #0]
 800b4c0:	0c9b      	lsrs	r3, r3, #18
 800b4c2:	f003 0303 	and.w	r3, r3, #3
 800b4c6:	613b      	str	r3, [r7, #16]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800b4c8:	697b      	ldr	r3, [r7, #20]
 800b4ca:	015a      	lsls	r2, r3, #5
 800b4cc:	69bb      	ldr	r3, [r7, #24]
 800b4ce:	4413      	add	r3, r2
 800b4d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b4d4:	681b      	ldr	r3, [r3, #0]
 800b4d6:	0fdb      	lsrs	r3, r3, #31
 800b4d8:	f003 0301 	and.w	r3, r3, #1
 800b4dc:	60fb      	str	r3, [r7, #12]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	689b      	ldr	r3, [r3, #8]
 800b4e2:	f003 0320 	and.w	r3, r3, #32
 800b4e6:	2b20      	cmp	r3, #32
 800b4e8:	d104      	bne.n	800b4f4 <USB_HC_Halt+0x5a>
 800b4ea:	68fb      	ldr	r3, [r7, #12]
 800b4ec:	2b00      	cmp	r3, #0
 800b4ee:	d101      	bne.n	800b4f4 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 800b4f0:	2300      	movs	r3, #0
 800b4f2:	e0e8      	b.n	800b6c6 <USB_HC_Halt+0x22c>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800b4f4:	693b      	ldr	r3, [r7, #16]
 800b4f6:	2b00      	cmp	r3, #0
 800b4f8:	d002      	beq.n	800b500 <USB_HC_Halt+0x66>
 800b4fa:	693b      	ldr	r3, [r7, #16]
 800b4fc:	2b02      	cmp	r3, #2
 800b4fe:	d173      	bne.n	800b5e8 <USB_HC_Halt+0x14e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800b500:	697b      	ldr	r3, [r7, #20]
 800b502:	015a      	lsls	r2, r3, #5
 800b504:	69bb      	ldr	r3, [r7, #24]
 800b506:	4413      	add	r3, r2
 800b508:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	697a      	ldr	r2, [r7, #20]
 800b510:	0151      	lsls	r1, r2, #5
 800b512:	69ba      	ldr	r2, [r7, #24]
 800b514:	440a      	add	r2, r1
 800b516:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b51a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b51e:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	689b      	ldr	r3, [r3, #8]
 800b524:	f003 0320 	and.w	r3, r3, #32
 800b528:	2b00      	cmp	r3, #0
 800b52a:	f040 80cb 	bne.w	800b6c4 <USB_HC_Halt+0x22a>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b532:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800b536:	2b00      	cmp	r3, #0
 800b538:	d143      	bne.n	800b5c2 <USB_HC_Halt+0x128>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800b53a:	697b      	ldr	r3, [r7, #20]
 800b53c:	015a      	lsls	r2, r3, #5
 800b53e:	69bb      	ldr	r3, [r7, #24]
 800b540:	4413      	add	r3, r2
 800b542:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b546:	681b      	ldr	r3, [r3, #0]
 800b548:	697a      	ldr	r2, [r7, #20]
 800b54a:	0151      	lsls	r1, r2, #5
 800b54c:	69ba      	ldr	r2, [r7, #24]
 800b54e:	440a      	add	r2, r1
 800b550:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b554:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b558:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b55a:	697b      	ldr	r3, [r7, #20]
 800b55c:	015a      	lsls	r2, r3, #5
 800b55e:	69bb      	ldr	r3, [r7, #24]
 800b560:	4413      	add	r3, r2
 800b562:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	697a      	ldr	r2, [r7, #20]
 800b56a:	0151      	lsls	r1, r2, #5
 800b56c:	69ba      	ldr	r2, [r7, #24]
 800b56e:	440a      	add	r2, r1
 800b570:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b574:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b578:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800b57a:	697b      	ldr	r3, [r7, #20]
 800b57c:	015a      	lsls	r2, r3, #5
 800b57e:	69bb      	ldr	r3, [r7, #24]
 800b580:	4413      	add	r3, r2
 800b582:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	697a      	ldr	r2, [r7, #20]
 800b58a:	0151      	lsls	r1, r2, #5
 800b58c:	69ba      	ldr	r2, [r7, #24]
 800b58e:	440a      	add	r2, r1
 800b590:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b594:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b598:	6013      	str	r3, [r2, #0]
        do
        {
          if (++count > 1000U)
 800b59a:	69fb      	ldr	r3, [r7, #28]
 800b59c:	3301      	adds	r3, #1
 800b59e:	61fb      	str	r3, [r7, #28]
 800b5a0:	69fb      	ldr	r3, [r7, #28]
 800b5a2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b5a6:	d81d      	bhi.n	800b5e4 <USB_HC_Halt+0x14a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800b5a8:	697b      	ldr	r3, [r7, #20]
 800b5aa:	015a      	lsls	r2, r3, #5
 800b5ac:	69bb      	ldr	r3, [r7, #24]
 800b5ae:	4413      	add	r3, r2
 800b5b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b5b4:	681b      	ldr	r3, [r3, #0]
 800b5b6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b5ba:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b5be:	d0ec      	beq.n	800b59a <USB_HC_Halt+0x100>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800b5c0:	e080      	b.n	800b6c4 <USB_HC_Halt+0x22a>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b5c2:	697b      	ldr	r3, [r7, #20]
 800b5c4:	015a      	lsls	r2, r3, #5
 800b5c6:	69bb      	ldr	r3, [r7, #24]
 800b5c8:	4413      	add	r3, r2
 800b5ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	697a      	ldr	r2, [r7, #20]
 800b5d2:	0151      	lsls	r1, r2, #5
 800b5d4:	69ba      	ldr	r2, [r7, #24]
 800b5d6:	440a      	add	r2, r1
 800b5d8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b5dc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b5e0:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800b5e2:	e06f      	b.n	800b6c4 <USB_HC_Halt+0x22a>
            break;
 800b5e4:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800b5e6:	e06d      	b.n	800b6c4 <USB_HC_Halt+0x22a>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800b5e8:	697b      	ldr	r3, [r7, #20]
 800b5ea:	015a      	lsls	r2, r3, #5
 800b5ec:	69bb      	ldr	r3, [r7, #24]
 800b5ee:	4413      	add	r3, r2
 800b5f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	697a      	ldr	r2, [r7, #20]
 800b5f8:	0151      	lsls	r1, r2, #5
 800b5fa:	69ba      	ldr	r2, [r7, #24]
 800b5fc:	440a      	add	r2, r1
 800b5fe:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b602:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b606:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800b608:	69bb      	ldr	r3, [r7, #24]
 800b60a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b60e:	691b      	ldr	r3, [r3, #16]
 800b610:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800b614:	2b00      	cmp	r3, #0
 800b616:	d143      	bne.n	800b6a0 <USB_HC_Halt+0x206>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800b618:	697b      	ldr	r3, [r7, #20]
 800b61a:	015a      	lsls	r2, r3, #5
 800b61c:	69bb      	ldr	r3, [r7, #24]
 800b61e:	4413      	add	r3, r2
 800b620:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	697a      	ldr	r2, [r7, #20]
 800b628:	0151      	lsls	r1, r2, #5
 800b62a:	69ba      	ldr	r2, [r7, #24]
 800b62c:	440a      	add	r2, r1
 800b62e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b632:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b636:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b638:	697b      	ldr	r3, [r7, #20]
 800b63a:	015a      	lsls	r2, r3, #5
 800b63c:	69bb      	ldr	r3, [r7, #24]
 800b63e:	4413      	add	r3, r2
 800b640:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b644:	681b      	ldr	r3, [r3, #0]
 800b646:	697a      	ldr	r2, [r7, #20]
 800b648:	0151      	lsls	r1, r2, #5
 800b64a:	69ba      	ldr	r2, [r7, #24]
 800b64c:	440a      	add	r2, r1
 800b64e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b652:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b656:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800b658:	697b      	ldr	r3, [r7, #20]
 800b65a:	015a      	lsls	r2, r3, #5
 800b65c:	69bb      	ldr	r3, [r7, #24]
 800b65e:	4413      	add	r3, r2
 800b660:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	697a      	ldr	r2, [r7, #20]
 800b668:	0151      	lsls	r1, r2, #5
 800b66a:	69ba      	ldr	r2, [r7, #24]
 800b66c:	440a      	add	r2, r1
 800b66e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b672:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b676:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800b678:	69fb      	ldr	r3, [r7, #28]
 800b67a:	3301      	adds	r3, #1
 800b67c:	61fb      	str	r3, [r7, #28]
 800b67e:	69fb      	ldr	r3, [r7, #28]
 800b680:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b684:	d81d      	bhi.n	800b6c2 <USB_HC_Halt+0x228>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800b686:	697b      	ldr	r3, [r7, #20]
 800b688:	015a      	lsls	r2, r3, #5
 800b68a:	69bb      	ldr	r3, [r7, #24]
 800b68c:	4413      	add	r3, r2
 800b68e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b698:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b69c:	d0ec      	beq.n	800b678 <USB_HC_Halt+0x1de>
 800b69e:	e011      	b.n	800b6c4 <USB_HC_Halt+0x22a>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b6a0:	697b      	ldr	r3, [r7, #20]
 800b6a2:	015a      	lsls	r2, r3, #5
 800b6a4:	69bb      	ldr	r3, [r7, #24]
 800b6a6:	4413      	add	r3, r2
 800b6a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	697a      	ldr	r2, [r7, #20]
 800b6b0:	0151      	lsls	r1, r2, #5
 800b6b2:	69ba      	ldr	r2, [r7, #24]
 800b6b4:	440a      	add	r2, r1
 800b6b6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b6ba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b6be:	6013      	str	r3, [r2, #0]
 800b6c0:	e000      	b.n	800b6c4 <USB_HC_Halt+0x22a>
          break;
 800b6c2:	bf00      	nop
    }
  }

  return HAL_OK;
 800b6c4:	2300      	movs	r3, #0
}
 800b6c6:	4618      	mov	r0, r3
 800b6c8:	3724      	adds	r7, #36	; 0x24
 800b6ca:	46bd      	mov	sp, r7
 800b6cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6d0:	4770      	bx	lr
	...

0800b6d4 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800b6d4:	b480      	push	{r7}
 800b6d6:	b087      	sub	sp, #28
 800b6d8:	af00      	add	r7, sp, #0
 800b6da:	6078      	str	r0, [r7, #4]
 800b6dc:	460b      	mov	r3, r1
 800b6de:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800b6e4:	78fb      	ldrb	r3, [r7, #3]
 800b6e6:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800b6e8:	2301      	movs	r3, #1
 800b6ea:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800b6ec:	68fb      	ldr	r3, [r7, #12]
 800b6ee:	04da      	lsls	r2, r3, #19
 800b6f0:	4b15      	ldr	r3, [pc, #84]	; (800b748 <USB_DoPing+0x74>)
 800b6f2:	4013      	ands	r3, r2
 800b6f4:	693a      	ldr	r2, [r7, #16]
 800b6f6:	0151      	lsls	r1, r2, #5
 800b6f8:	697a      	ldr	r2, [r7, #20]
 800b6fa:	440a      	add	r2, r1
 800b6fc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800b700:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b704:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800b706:	693b      	ldr	r3, [r7, #16]
 800b708:	015a      	lsls	r2, r3, #5
 800b70a:	697b      	ldr	r3, [r7, #20]
 800b70c:	4413      	add	r3, r2
 800b70e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b712:	681b      	ldr	r3, [r3, #0]
 800b714:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800b716:	68bb      	ldr	r3, [r7, #8]
 800b718:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800b71c:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800b71e:	68bb      	ldr	r3, [r7, #8]
 800b720:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b724:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800b726:	693b      	ldr	r3, [r7, #16]
 800b728:	015a      	lsls	r2, r3, #5
 800b72a:	697b      	ldr	r3, [r7, #20]
 800b72c:	4413      	add	r3, r2
 800b72e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b732:	461a      	mov	r2, r3
 800b734:	68bb      	ldr	r3, [r7, #8]
 800b736:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800b738:	2300      	movs	r3, #0
}
 800b73a:	4618      	mov	r0, r3
 800b73c:	371c      	adds	r7, #28
 800b73e:	46bd      	mov	sp, r7
 800b740:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b744:	4770      	bx	lr
 800b746:	bf00      	nop
 800b748:	1ff80000 	.word	0x1ff80000

0800b74c <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800b74c:	b580      	push	{r7, lr}
 800b74e:	b086      	sub	sp, #24
 800b750:	af00      	add	r7, sp, #0
 800b752:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800b758:	2300      	movs	r3, #0
 800b75a:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800b75c:	6878      	ldr	r0, [r7, #4]
 800b75e:	f7ff f981 	bl	800aa64 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 800b762:	2110      	movs	r1, #16
 800b764:	6878      	ldr	r0, [r7, #4]
 800b766:	f7ff f9b9 	bl	800aadc <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800b76a:	6878      	ldr	r0, [r7, #4]
 800b76c:	f7ff f9dc 	bl	800ab28 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800b770:	2300      	movs	r3, #0
 800b772:	613b      	str	r3, [r7, #16]
 800b774:	e01f      	b.n	800b7b6 <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 800b776:	693b      	ldr	r3, [r7, #16]
 800b778:	015a      	lsls	r2, r3, #5
 800b77a:	68fb      	ldr	r3, [r7, #12]
 800b77c:	4413      	add	r3, r2
 800b77e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b782:	681b      	ldr	r3, [r3, #0]
 800b784:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800b786:	68bb      	ldr	r3, [r7, #8]
 800b788:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b78c:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800b78e:	68bb      	ldr	r3, [r7, #8]
 800b790:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b794:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800b796:	68bb      	ldr	r3, [r7, #8]
 800b798:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b79c:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800b79e:	693b      	ldr	r3, [r7, #16]
 800b7a0:	015a      	lsls	r2, r3, #5
 800b7a2:	68fb      	ldr	r3, [r7, #12]
 800b7a4:	4413      	add	r3, r2
 800b7a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b7aa:	461a      	mov	r2, r3
 800b7ac:	68bb      	ldr	r3, [r7, #8]
 800b7ae:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800b7b0:	693b      	ldr	r3, [r7, #16]
 800b7b2:	3301      	adds	r3, #1
 800b7b4:	613b      	str	r3, [r7, #16]
 800b7b6:	693b      	ldr	r3, [r7, #16]
 800b7b8:	2b0f      	cmp	r3, #15
 800b7ba:	d9dc      	bls.n	800b776 <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800b7bc:	2300      	movs	r3, #0
 800b7be:	613b      	str	r3, [r7, #16]
 800b7c0:	e034      	b.n	800b82c <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 800b7c2:	693b      	ldr	r3, [r7, #16]
 800b7c4:	015a      	lsls	r2, r3, #5
 800b7c6:	68fb      	ldr	r3, [r7, #12]
 800b7c8:	4413      	add	r3, r2
 800b7ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b7ce:	681b      	ldr	r3, [r3, #0]
 800b7d0:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 800b7d2:	68bb      	ldr	r3, [r7, #8]
 800b7d4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b7d8:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 800b7da:	68bb      	ldr	r3, [r7, #8]
 800b7dc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b7e0:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800b7e2:	68bb      	ldr	r3, [r7, #8]
 800b7e4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b7e8:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800b7ea:	693b      	ldr	r3, [r7, #16]
 800b7ec:	015a      	lsls	r2, r3, #5
 800b7ee:	68fb      	ldr	r3, [r7, #12]
 800b7f0:	4413      	add	r3, r2
 800b7f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b7f6:	461a      	mov	r2, r3
 800b7f8:	68bb      	ldr	r3, [r7, #8]
 800b7fa:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 800b7fc:	697b      	ldr	r3, [r7, #20]
 800b7fe:	3301      	adds	r3, #1
 800b800:	617b      	str	r3, [r7, #20]
 800b802:	697b      	ldr	r3, [r7, #20]
 800b804:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b808:	d80c      	bhi.n	800b824 <USB_StopHost+0xd8>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800b80a:	693b      	ldr	r3, [r7, #16]
 800b80c:	015a      	lsls	r2, r3, #5
 800b80e:	68fb      	ldr	r3, [r7, #12]
 800b810:	4413      	add	r3, r2
 800b812:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b81c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b820:	d0ec      	beq.n	800b7fc <USB_StopHost+0xb0>
 800b822:	e000      	b.n	800b826 <USB_StopHost+0xda>
        break;
 800b824:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800b826:	693b      	ldr	r3, [r7, #16]
 800b828:	3301      	adds	r3, #1
 800b82a:	613b      	str	r3, [r7, #16]
 800b82c:	693b      	ldr	r3, [r7, #16]
 800b82e:	2b0f      	cmp	r3, #15
 800b830:	d9c7      	bls.n	800b7c2 <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800b832:	68fb      	ldr	r3, [r7, #12]
 800b834:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b838:	461a      	mov	r2, r3
 800b83a:	f04f 33ff 	mov.w	r3, #4294967295
 800b83e:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	f04f 32ff 	mov.w	r2, #4294967295
 800b846:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800b848:	6878      	ldr	r0, [r7, #4]
 800b84a:	f7ff f8fa 	bl	800aa42 <USB_EnableGlobalInt>

  return HAL_OK;
 800b84e:	2300      	movs	r3, #0
}
 800b850:	4618      	mov	r0, r3
 800b852:	3718      	adds	r7, #24
 800b854:	46bd      	mov	sp, r7
 800b856:	bd80      	pop	{r7, pc}

0800b858 <delay_init>:
 * @brief     
 * @param     sysclk: , CPU(rcc_c_ck), 168Mhz
 * @retval    
 */  
void delay_init(uint16_t sysclk)
{
 800b858:	b580      	push	{r7, lr}
 800b85a:	b082      	sub	sp, #8
 800b85c:	af00      	add	r7, sp, #0
 800b85e:	4603      	mov	r3, r0
 800b860:	80fb      	strh	r3, [r7, #6]
#if SYS_SUPPORT_OS                                      /* OS */
    uint32_t reload;
#endif
    HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);/* SYSTICK,CPU */
 800b862:	2004      	movs	r0, #4
 800b864:	f7f9 fb2c 	bl	8004ec0 <HAL_SYSTICK_CLKSourceConfig>
    g_fac_us = sysclk;                                  /* OS,g_fac_us */
 800b868:	88fb      	ldrh	r3, [r7, #6]
 800b86a:	4a03      	ldr	r2, [pc, #12]	; (800b878 <delay_init+0x20>)
 800b86c:	6013      	str	r3, [r2, #0]
    g_fac_ms = 1000 / delay_ostickspersec;              /* OS */
    SysTick->CTRL |= SysTick_CTRL_TICKINT_Msk;          /* SYSTICK */
    SysTick->LOAD = reload;                             /* 1/delay_ostickspersec */
    SysTick->CTRL |= SysTick_CTRL_ENABLE_Msk;           /* SYSTICK */
#endif 
}
 800b86e:	bf00      	nop
 800b870:	3708      	adds	r7, #8
 800b872:	46bd      	mov	sp, r7
 800b874:	bd80      	pop	{r7, pc}
 800b876:	bf00      	nop
 800b878:	200008b0 	.word	0x200008b0

0800b87c <delay_us>:
 * @param       nus: us.
 * @note        : nus,34952us(2^24 / g_fac_us @g_fac_us = 168)
 * @retval      
 */
void delay_us(uint32_t nus)
{
 800b87c:	b480      	push	{r7}
 800b87e:	b089      	sub	sp, #36	; 0x24
 800b880:	af00      	add	r7, sp, #0
 800b882:	6078      	str	r0, [r7, #4]
    uint32_t ticks;
    uint32_t told, tnow, tcnt = 0;
 800b884:	2300      	movs	r3, #0
 800b886:	61bb      	str	r3, [r7, #24]
    uint32_t reload = SysTick->LOAD;        /* LOAD */
 800b888:	4b19      	ldr	r3, [pc, #100]	; (800b8f0 <delay_us+0x74>)
 800b88a:	685b      	ldr	r3, [r3, #4]
 800b88c:	617b      	str	r3, [r7, #20]
    ticks = nus * g_fac_us;                 /*  */
 800b88e:	4b19      	ldr	r3, [pc, #100]	; (800b8f4 <delay_us+0x78>)
 800b890:	681a      	ldr	r2, [r3, #0]
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	fb02 f303 	mul.w	r3, r2, r3
 800b898:	613b      	str	r3, [r7, #16]
    told = SysTick->VAL;                    /*  */
 800b89a:	4b15      	ldr	r3, [pc, #84]	; (800b8f0 <delay_us+0x74>)
 800b89c:	689b      	ldr	r3, [r3, #8]
 800b89e:	61fb      	str	r3, [r7, #28]
    while (1)
    {
        tnow = SysTick->VAL;
 800b8a0:	4b13      	ldr	r3, [pc, #76]	; (800b8f0 <delay_us+0x74>)
 800b8a2:	689b      	ldr	r3, [r3, #8]
 800b8a4:	60fb      	str	r3, [r7, #12]
        if (tnow != told)
 800b8a6:	68fa      	ldr	r2, [r7, #12]
 800b8a8:	69fb      	ldr	r3, [r7, #28]
 800b8aa:	429a      	cmp	r2, r3
 800b8ac:	d0f8      	beq.n	800b8a0 <delay_us+0x24>
        {
            if (tnow < told)
 800b8ae:	68fa      	ldr	r2, [r7, #12]
 800b8b0:	69fb      	ldr	r3, [r7, #28]
 800b8b2:	429a      	cmp	r2, r3
 800b8b4:	d206      	bcs.n	800b8c4 <delay_us+0x48>
            {
                tcnt += told - tnow;        /* SYSTICK */
 800b8b6:	69fa      	ldr	r2, [r7, #28]
 800b8b8:	68fb      	ldr	r3, [r7, #12]
 800b8ba:	1ad3      	subs	r3, r2, r3
 800b8bc:	69ba      	ldr	r2, [r7, #24]
 800b8be:	4413      	add	r3, r2
 800b8c0:	61bb      	str	r3, [r7, #24]
 800b8c2:	e007      	b.n	800b8d4 <delay_us+0x58>
            }
            else 
            {
                tcnt += reload - tnow + told;
 800b8c4:	697a      	ldr	r2, [r7, #20]
 800b8c6:	68fb      	ldr	r3, [r7, #12]
 800b8c8:	1ad2      	subs	r2, r2, r3
 800b8ca:	69fb      	ldr	r3, [r7, #28]
 800b8cc:	4413      	add	r3, r2
 800b8ce:	69ba      	ldr	r2, [r7, #24]
 800b8d0:	4413      	add	r3, r2
 800b8d2:	61bb      	str	r3, [r7, #24]
            }
            told = tnow;
 800b8d4:	68fb      	ldr	r3, [r7, #12]
 800b8d6:	61fb      	str	r3, [r7, #28]
            if (tcnt >= ticks)
 800b8d8:	69ba      	ldr	r2, [r7, #24]
 800b8da:	693b      	ldr	r3, [r7, #16]
 800b8dc:	429a      	cmp	r2, r3
 800b8de:	d200      	bcs.n	800b8e2 <delay_us+0x66>
        tnow = SysTick->VAL;
 800b8e0:	e7de      	b.n	800b8a0 <delay_us+0x24>
            {
                break;                      /* /, */
 800b8e2:	bf00      	nop
            }
        }
    }
}
 800b8e4:	bf00      	nop
 800b8e6:	3724      	adds	r7, #36	; 0x24
 800b8e8:	46bd      	mov	sp, r7
 800b8ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ee:	4770      	bx	lr
 800b8f0:	e000e010 	.word	0xe000e010
 800b8f4:	200008b0 	.word	0x200008b0

0800b8f8 <delay_ms>:
 * @brief       nms
 * @param       nms: ms (0< nms <= 65535)
 * @retval      
 */
void delay_ms(uint16_t nms)
{
 800b8f8:	b580      	push	{r7, lr}
 800b8fa:	b084      	sub	sp, #16
 800b8fc:	af00      	add	r7, sp, #0
 800b8fe:	4603      	mov	r3, r0
 800b900:	80fb      	strh	r3, [r7, #6]
    uint32_t repeat = nms / 30;     /*  30, */
 800b902:	88fb      	ldrh	r3, [r7, #6]
 800b904:	4a15      	ldr	r2, [pc, #84]	; (800b95c <delay_ms+0x64>)
 800b906:	fba2 2303 	umull	r2, r3, r2, r3
 800b90a:	091b      	lsrs	r3, r3, #4
 800b90c:	b29b      	uxth	r3, r3
 800b90e:	60fb      	str	r3, [r7, #12]
    uint32_t remain = nms % 30;
 800b910:	88fa      	ldrh	r2, [r7, #6]
 800b912:	4b12      	ldr	r3, [pc, #72]	; (800b95c <delay_ms+0x64>)
 800b914:	fba3 1302 	umull	r1, r3, r3, r2
 800b918:	0919      	lsrs	r1, r3, #4
 800b91a:	460b      	mov	r3, r1
 800b91c:	011b      	lsls	r3, r3, #4
 800b91e:	1a5b      	subs	r3, r3, r1
 800b920:	005b      	lsls	r3, r3, #1
 800b922:	1ad3      	subs	r3, r2, r3
 800b924:	b29b      	uxth	r3, r3
 800b926:	60bb      	str	r3, [r7, #8]

    while (repeat)
 800b928:	e006      	b.n	800b938 <delay_ms+0x40>
    {
        delay_us(30 * 1000);        /* delay_us  1000ms  */
 800b92a:	f247 5030 	movw	r0, #30000	; 0x7530
 800b92e:	f7ff ffa5 	bl	800b87c <delay_us>
        repeat--;
 800b932:	68fb      	ldr	r3, [r7, #12]
 800b934:	3b01      	subs	r3, #1
 800b936:	60fb      	str	r3, [r7, #12]
    while (repeat)
 800b938:	68fb      	ldr	r3, [r7, #12]
 800b93a:	2b00      	cmp	r3, #0
 800b93c:	d1f5      	bne.n	800b92a <delay_ms+0x32>
    }

    if (remain)
 800b93e:	68bb      	ldr	r3, [r7, #8]
 800b940:	2b00      	cmp	r3, #0
 800b942:	d007      	beq.n	800b954 <delay_ms+0x5c>
    {
        delay_us(remain * 1000);    /* delay_us, (remain ms) */
 800b944:	68bb      	ldr	r3, [r7, #8]
 800b946:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b94a:	fb02 f303 	mul.w	r3, r2, r3
 800b94e:	4618      	mov	r0, r3
 800b950:	f7ff ff94 	bl	800b87c <delay_us>
    }
}
 800b954:	bf00      	nop
 800b956:	3710      	adds	r7, #16
 800b958:	46bd      	mov	sp, r7
 800b95a:	bd80      	pop	{r7, pc}
 800b95c:	88888889 	.word	0x88888889

0800b960 <HAL_Delay>:
 * @note        HALSystickSystick
 * @param       Delay : 
 * @retval      None
 */
void HAL_Delay(uint32_t Delay)
{
 800b960:	b580      	push	{r7, lr}
 800b962:	b082      	sub	sp, #8
 800b964:	af00      	add	r7, sp, #0
 800b966:	6078      	str	r0, [r7, #4]
     delay_ms(Delay);
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	b29b      	uxth	r3, r3
 800b96c:	4618      	mov	r0, r3
 800b96e:	f7ff ffc3 	bl	800b8f8 <delay_ms>
}
 800b972:	bf00      	nop
 800b974:	3708      	adds	r7, #8
 800b976:	46bd      	mov	sp, r7
 800b978:	bd80      	pop	{r7, pc}
	...

0800b97c <sys_stm32_clock_init>:
 *                   Fq   = pll1_q_ck = 336 / 7 = 48
 *
 * @retval      : 0, ; 1, ;
 */
uint8_t sys_stm32_clock_init(uint32_t plln, uint32_t pllm, uint32_t pllp, uint32_t pllq)
{
 800b97c:	b580      	push	{r7, lr}
 800b97e:	b098      	sub	sp, #96	; 0x60
 800b980:	af00      	add	r7, sp, #0
 800b982:	60f8      	str	r0, [r7, #12]
 800b984:	60b9      	str	r1, [r7, #8]
 800b986:	607a      	str	r2, [r7, #4]
 800b988:	603b      	str	r3, [r7, #0]
    HAL_StatusTypeDef ret = HAL_OK;
 800b98a:	2300      	movs	r3, #0
 800b98c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    RCC_ClkInitTypeDef rcc_clk_init_handle;
    RCC_OscInitTypeDef rcc_osc_init_handle;
    
    __HAL_RCC_PWR_CLK_ENABLE();                                         /* PWR */
 800b990:	2300      	movs	r3, #0
 800b992:	617b      	str	r3, [r7, #20]
 800b994:	4b33      	ldr	r3, [pc, #204]	; (800ba64 <sys_stm32_clock_init+0xe8>)
 800b996:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b998:	4a32      	ldr	r2, [pc, #200]	; (800ba64 <sys_stm32_clock_init+0xe8>)
 800b99a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b99e:	6413      	str	r3, [r2, #64]	; 0x40
 800b9a0:	4b30      	ldr	r3, [pc, #192]	; (800ba64 <sys_stm32_clock_init+0xe8>)
 800b9a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b9a8:	617b      	str	r3, [r7, #20]
 800b9aa:	697b      	ldr	r3, [r7, #20]
    
    /*  */

    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);      /* VOS = 1, Scale1, 1.2V,FLASH */
 800b9ac:	2300      	movs	r3, #0
 800b9ae:	613b      	str	r3, [r7, #16]
 800b9b0:	4b2d      	ldr	r3, [pc, #180]	; (800ba68 <sys_stm32_clock_init+0xec>)
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	4a2c      	ldr	r2, [pc, #176]	; (800ba68 <sys_stm32_clock_init+0xec>)
 800b9b6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800b9ba:	6013      	str	r3, [r2, #0]
 800b9bc:	4b2a      	ldr	r3, [pc, #168]	; (800ba68 <sys_stm32_clock_init+0xec>)
 800b9be:	681b      	ldr	r3, [r3, #0]
 800b9c0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b9c4:	613b      	str	r3, [r7, #16]
 800b9c6:	693b      	ldr	r3, [r7, #16]

    /* HSEHSEPLLPLL1USB */
    rcc_osc_init_handle.OscillatorType = RCC_OSCILLATORTYPE_HSE;        /* HSE */
 800b9c8:	2301      	movs	r3, #1
 800b9ca:	61bb      	str	r3, [r7, #24]
    rcc_osc_init_handle.HSEState = RCC_HSE_ON;                          /* HSE */
 800b9cc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800b9d0:	61fb      	str	r3, [r7, #28]
    rcc_osc_init_handle.PLL.PLLState = RCC_PLL_ON;                      /* PLL */
 800b9d2:	2302      	movs	r3, #2
 800b9d4:	633b      	str	r3, [r7, #48]	; 0x30
    rcc_osc_init_handle.PLL.PLLSource = RCC_PLLSOURCE_HSE;              /* PLLHSE */
 800b9d6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800b9da:	637b      	str	r3, [r7, #52]	; 0x34
    rcc_osc_init_handle.PLL.PLLN = plln;
 800b9dc:	68fb      	ldr	r3, [r7, #12]
 800b9de:	63fb      	str	r3, [r7, #60]	; 0x3c
    rcc_osc_init_handle.PLL.PLLM = pllm;
 800b9e0:	68bb      	ldr	r3, [r7, #8]
 800b9e2:	63bb      	str	r3, [r7, #56]	; 0x38
    rcc_osc_init_handle.PLL.PLLP = pllp;
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	643b      	str	r3, [r7, #64]	; 0x40
    rcc_osc_init_handle.PLL.PLLQ = pllq;
 800b9e8:	683b      	ldr	r3, [r7, #0]
 800b9ea:	647b      	str	r3, [r7, #68]	; 0x44

    ret=HAL_RCC_OscConfig(&rcc_osc_init_handle);                        /*RCC*/
 800b9ec:	f107 0318 	add.w	r3, r7, #24
 800b9f0:	4618      	mov	r0, r3
 800b9f2:	f7fb fc59 	bl	80072a8 <HAL_RCC_OscConfig>
 800b9f6:	4603      	mov	r3, r0
 800b9f8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    if(ret != HAL_OK)
 800b9fc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ba00:	2b00      	cmp	r3, #0
 800ba02:	d001      	beq.n	800ba08 <sys_stm32_clock_init+0x8c>
    {
        return 1;                                                       /*  */
 800ba04:	2301      	movs	r3, #1
 800ba06:	e028      	b.n	800ba5a <sys_stm32_clock_init+0xde>
    }

    /* PLLHCLK,PCLK1PCLK2*/
    rcc_clk_init_handle.ClockType = (RCC_CLOCKTYPE_SYSCLK \
 800ba08:	230f      	movs	r3, #15
 800ba0a:	64bb      	str	r3, [r7, #72]	; 0x48
                                    | RCC_CLOCKTYPE_HCLK \
                                    | RCC_CLOCKTYPE_PCLK1 \
                                    | RCC_CLOCKTYPE_PCLK2);

    rcc_clk_init_handle.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;         /* PLL */
 800ba0c:	2302      	movs	r3, #2
 800ba0e:	64fb      	str	r3, [r7, #76]	; 0x4c
    rcc_clk_init_handle.AHBCLKDivider = RCC_SYSCLK_DIV1;                /* AHB1 */
 800ba10:	2300      	movs	r3, #0
 800ba12:	653b      	str	r3, [r7, #80]	; 0x50
    rcc_clk_init_handle.APB1CLKDivider = RCC_HCLK_DIV4;                 /* APB12 */
 800ba14:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800ba18:	657b      	str	r3, [r7, #84]	; 0x54
    rcc_clk_init_handle.APB2CLKDivider = RCC_HCLK_DIV2;                 /* APB21 */
 800ba1a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ba1e:	65bb      	str	r3, [r7, #88]	; 0x58

    ret = HAL_RCC_ClockConfig(&rcc_clk_init_handle, FLASH_LATENCY_5);   /* FLASH5WS6CPU */
 800ba20:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800ba24:	2105      	movs	r1, #5
 800ba26:	4618      	mov	r0, r3
 800ba28:	f7fb feb6 	bl	8007798 <HAL_RCC_ClockConfig>
 800ba2c:	4603      	mov	r3, r0
 800ba2e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    if(ret != HAL_OK)
 800ba32:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d001      	beq.n	800ba3e <sys_stm32_clock_init+0xc2>
    {
        return 1;                                                       /*  */
 800ba3a:	2301      	movs	r3, #1
 800ba3c:	e00d      	b.n	800ba5a <sys_stm32_clock_init+0xde>
    }
    
    /* STM32F405x/407x/415x/417x Z */
    if (HAL_GetREVID() == 0x1001)
 800ba3e:	f7f8 fd05 	bl	800444c <HAL_GetREVID>
 800ba42:	4603      	mov	r3, r0
 800ba44:	f241 0201 	movw	r2, #4097	; 0x1001
 800ba48:	4293      	cmp	r3, r2
 800ba4a:	d105      	bne.n	800ba58 <sys_stm32_clock_init+0xdc>
    {
        __HAL_FLASH_PREFETCH_BUFFER_ENABLE();                           /* flash */
 800ba4c:	4b07      	ldr	r3, [pc, #28]	; (800ba6c <sys_stm32_clock_init+0xf0>)
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	4a06      	ldr	r2, [pc, #24]	; (800ba6c <sys_stm32_clock_init+0xf0>)
 800ba52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ba56:	6013      	str	r3, [r2, #0]
    }
    return 0;
 800ba58:	2300      	movs	r3, #0
}
 800ba5a:	4618      	mov	r0, r3
 800ba5c:	3760      	adds	r7, #96	; 0x60
 800ba5e:	46bd      	mov	sp, r7
 800ba60:	bd80      	pop	{r7, pc}
 800ba62:	bf00      	nop
 800ba64:	40023800 	.word	0x40023800
 800ba68:	40007000 	.word	0x40007000
 800ba6c:	40023c00 	.word	0x40023c00

0800ba70 <__io_putchar>:
#define PUTCHAR_PROTOTYPE  int fgetc(FILE * f)

#endif /* __GNUC__ */

PUTCHAR_PROTOTYPE
{
 800ba70:	b580      	push	{r7, lr}
 800ba72:	b082      	sub	sp, #8
 800ba74:	af00      	add	r7, sp, #0
 800ba76:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&g_uart1_handle, (uint8_t *)&ch, 1, 0xFFFF);
 800ba78:	1d39      	adds	r1, r7, #4
 800ba7a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800ba7e:	2201      	movs	r2, #1
 800ba80:	4803      	ldr	r0, [pc, #12]	; (800ba90 <__io_putchar+0x20>)
 800ba82:	f7fd fe93 	bl	80097ac <HAL_UART_Transmit>
	return ch;
 800ba86:	687b      	ldr	r3, [r7, #4]
}
 800ba88:	4618      	mov	r0, r3
 800ba8a:	3708      	adds	r7, #8
 800ba8c:	46bd      	mov	sp, r7
 800ba8e:	bd80      	pop	{r7, pc}
 800ba90:	200008b8 	.word	0x200008b8

0800ba94 <usart_init>:
 * @note        : , .
 *              USARTsys_stm32_clock_init().
 * @retval      
 */
void usart_init(uint32_t baudrate)
{
 800ba94:	b580      	push	{r7, lr}
 800ba96:	b082      	sub	sp, #8
 800ba98:	af00      	add	r7, sp, #0
 800ba9a:	6078      	str	r0, [r7, #4]
    /* UART  */
    g_uart1_handle.Instance = USART_UX;                         /* USART1 */
 800ba9c:	4b10      	ldr	r3, [pc, #64]	; (800bae0 <usart_init+0x4c>)
 800ba9e:	4a11      	ldr	r2, [pc, #68]	; (800bae4 <usart_init+0x50>)
 800baa0:	601a      	str	r2, [r3, #0]
    g_uart1_handle.Init.BaudRate = baudrate;                    /*  */
 800baa2:	4a0f      	ldr	r2, [pc, #60]	; (800bae0 <usart_init+0x4c>)
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	6053      	str	r3, [r2, #4]
    g_uart1_handle.Init.WordLength = UART_WORDLENGTH_8B;        /* 8 */
 800baa8:	4b0d      	ldr	r3, [pc, #52]	; (800bae0 <usart_init+0x4c>)
 800baaa:	2200      	movs	r2, #0
 800baac:	609a      	str	r2, [r3, #8]
    g_uart1_handle.Init.StopBits = UART_STOPBITS_1;             /*  */
 800baae:	4b0c      	ldr	r3, [pc, #48]	; (800bae0 <usart_init+0x4c>)
 800bab0:	2200      	movs	r2, #0
 800bab2:	60da      	str	r2, [r3, #12]
    g_uart1_handle.Init.Parity = UART_PARITY_NONE;              /*  */
 800bab4:	4b0a      	ldr	r3, [pc, #40]	; (800bae0 <usart_init+0x4c>)
 800bab6:	2200      	movs	r2, #0
 800bab8:	611a      	str	r2, [r3, #16]
    g_uart1_handle.Init.HwFlowCtl = UART_HWCONTROL_NONE;        /*  */
 800baba:	4b09      	ldr	r3, [pc, #36]	; (800bae0 <usart_init+0x4c>)
 800babc:	2200      	movs	r2, #0
 800babe:	619a      	str	r2, [r3, #24]
    g_uart1_handle.Init.Mode = UART_MODE_TX_RX;                 /*  */
 800bac0:	4b07      	ldr	r3, [pc, #28]	; (800bae0 <usart_init+0x4c>)
 800bac2:	220c      	movs	r2, #12
 800bac4:	615a      	str	r2, [r3, #20]
    HAL_UART_Init(&g_uart1_handle);                             /* HAL_UART_Init()UART1 */
 800bac6:	4806      	ldr	r0, [pc, #24]	; (800bae0 <usart_init+0x4c>)
 800bac8:	f7fd fe23 	bl	8009712 <HAL_UART_Init>

    /* UART_IT_RXNE */
    HAL_UART_Receive_IT(&g_uart1_handle, (uint8_t *)g_rx_buffer, RXBUFFERSIZE);
 800bacc:	2201      	movs	r2, #1
 800bace:	4906      	ldr	r1, [pc, #24]	; (800bae8 <usart_init+0x54>)
 800bad0:	4803      	ldr	r0, [pc, #12]	; (800bae0 <usart_init+0x4c>)
 800bad2:	f7fd ff9f 	bl	8009a14 <HAL_UART_Receive_IT>
}
 800bad6:	bf00      	nop
 800bad8:	3708      	adds	r7, #8
 800bada:	46bd      	mov	sp, r7
 800badc:	bd80      	pop	{r7, pc}
 800bade:	bf00      	nop
 800bae0:	200008b8 	.word	0x200008b8
 800bae4:	40011000 	.word	0x40011000
 800bae8:	200008b4 	.word	0x200008b4

0800baec <HAL_UART_MspInit>:
 * @note        HAL_UART_Init()
 *              
 * @retval      
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 800baec:	b580      	push	{r7, lr}
 800baee:	b08a      	sub	sp, #40	; 0x28
 800baf0:	af00      	add	r7, sp, #0
 800baf2:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef gpio_init_struct;
    if(huart->Instance == USART1)                               /* 11 MSP */
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	681b      	ldr	r3, [r3, #0]
 800baf8:	4a29      	ldr	r2, [pc, #164]	; (800bba0 <HAL_UART_MspInit+0xb4>)
 800bafa:	4293      	cmp	r3, r2
 800bafc:	d14b      	bne.n	800bb96 <HAL_UART_MspInit+0xaa>
    {
        USART_UX_CLK_ENABLE();                                  /* USART1  */
 800bafe:	2300      	movs	r3, #0
 800bb00:	613b      	str	r3, [r7, #16]
 800bb02:	4b28      	ldr	r3, [pc, #160]	; (800bba4 <HAL_UART_MspInit+0xb8>)
 800bb04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bb06:	4a27      	ldr	r2, [pc, #156]	; (800bba4 <HAL_UART_MspInit+0xb8>)
 800bb08:	f043 0310 	orr.w	r3, r3, #16
 800bb0c:	6453      	str	r3, [r2, #68]	; 0x44
 800bb0e:	4b25      	ldr	r3, [pc, #148]	; (800bba4 <HAL_UART_MspInit+0xb8>)
 800bb10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bb12:	f003 0310 	and.w	r3, r3, #16
 800bb16:	613b      	str	r3, [r7, #16]
 800bb18:	693b      	ldr	r3, [r7, #16]
        USART_TX_GPIO_CLK_ENABLE();                             /*  */
 800bb1a:	2300      	movs	r3, #0
 800bb1c:	60fb      	str	r3, [r7, #12]
 800bb1e:	4b21      	ldr	r3, [pc, #132]	; (800bba4 <HAL_UART_MspInit+0xb8>)
 800bb20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb22:	4a20      	ldr	r2, [pc, #128]	; (800bba4 <HAL_UART_MspInit+0xb8>)
 800bb24:	f043 0302 	orr.w	r3, r3, #2
 800bb28:	6313      	str	r3, [r2, #48]	; 0x30
 800bb2a:	4b1e      	ldr	r3, [pc, #120]	; (800bba4 <HAL_UART_MspInit+0xb8>)
 800bb2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb2e:	f003 0302 	and.w	r3, r3, #2
 800bb32:	60fb      	str	r3, [r7, #12]
 800bb34:	68fb      	ldr	r3, [r7, #12]
        USART_RX_GPIO_CLK_ENABLE();                             /*  */
 800bb36:	2300      	movs	r3, #0
 800bb38:	60bb      	str	r3, [r7, #8]
 800bb3a:	4b1a      	ldr	r3, [pc, #104]	; (800bba4 <HAL_UART_MspInit+0xb8>)
 800bb3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb3e:	4a19      	ldr	r2, [pc, #100]	; (800bba4 <HAL_UART_MspInit+0xb8>)
 800bb40:	f043 0302 	orr.w	r3, r3, #2
 800bb44:	6313      	str	r3, [r2, #48]	; 0x30
 800bb46:	4b17      	ldr	r3, [pc, #92]	; (800bba4 <HAL_UART_MspInit+0xb8>)
 800bb48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb4a:	f003 0302 	and.w	r3, r3, #2
 800bb4e:	60bb      	str	r3, [r7, #8]
 800bb50:	68bb      	ldr	r3, [r7, #8]

        gpio_init_struct.Pin = USART_TX_GPIO_PIN;               /* TX */
 800bb52:	2340      	movs	r3, #64	; 0x40
 800bb54:	617b      	str	r3, [r7, #20]
        gpio_init_struct.Mode = GPIO_MODE_AF_PP;                /*  */
 800bb56:	2302      	movs	r3, #2
 800bb58:	61bb      	str	r3, [r7, #24]
        gpio_init_struct.Pull = GPIO_PULLUP;                    /*  */
 800bb5a:	2301      	movs	r3, #1
 800bb5c:	61fb      	str	r3, [r7, #28]
        gpio_init_struct.Speed = GPIO_SPEED_FREQ_HIGH;          /*  */
 800bb5e:	2302      	movs	r3, #2
 800bb60:	623b      	str	r3, [r7, #32]
        gpio_init_struct.Alternate = USART_TX_GPIO_AF;          /* USART1 */
 800bb62:	2307      	movs	r3, #7
 800bb64:	627b      	str	r3, [r7, #36]	; 0x24
        HAL_GPIO_Init(USART_TX_GPIO_PORT, &gpio_init_struct);   /*  */
 800bb66:	f107 0314 	add.w	r3, r7, #20
 800bb6a:	4619      	mov	r1, r3
 800bb6c:	480e      	ldr	r0, [pc, #56]	; (800bba8 <HAL_UART_MspInit+0xbc>)
 800bb6e:	f7f9 fc3b 	bl	80053e8 <HAL_GPIO_Init>

        gpio_init_struct.Pin = USART_RX_GPIO_PIN;               /* RX */
 800bb72:	2380      	movs	r3, #128	; 0x80
 800bb74:	617b      	str	r3, [r7, #20]
        gpio_init_struct.Alternate = USART_RX_GPIO_AF;          /* USART1 */
 800bb76:	2307      	movs	r3, #7
 800bb78:	627b      	str	r3, [r7, #36]	; 0x24
        HAL_GPIO_Init(USART_RX_GPIO_PORT, &gpio_init_struct);   /*  */
 800bb7a:	f107 0314 	add.w	r3, r7, #20
 800bb7e:	4619      	mov	r1, r3
 800bb80:	4809      	ldr	r0, [pc, #36]	; (800bba8 <HAL_UART_MspInit+0xbc>)
 800bb82:	f7f9 fc31 	bl	80053e8 <HAL_GPIO_Init>
        //__HAL_UART_DISABLE_IT(&g_uart1_handle, UART_IT_TC);     /*  */
#if USART_EN_RX


        //__HAL_UART_ENABLE_IT(&g_uart1_handle, UART_IT_RXNE);    /*  */
        HAL_NVIC_EnableIRQ(USART_UX_IRQn);                      /* USART1 */
 800bb86:	2025      	movs	r0, #37	; 0x25
 800bb88:	f7f9 f97f 	bl	8004e8a <HAL_NVIC_EnableIRQ>
        HAL_NVIC_SetPriority(USART_UX_IRQn, 8, 0);              /* 80 */
 800bb8c:	2200      	movs	r2, #0
 800bb8e:	2108      	movs	r1, #8
 800bb90:	2025      	movs	r0, #37	; 0x25
 800bb92:	f7f9 f95e 	bl	8004e52 <HAL_NVIC_SetPriority>
        //printf("Set usart priority to %d\r\n", NVIC_EncodePriority(NVIC_PRIORITYGROUP_3, 3, 1));

#endif
    }
}
 800bb96:	bf00      	nop
 800bb98:	3728      	adds	r7, #40	; 0x28
 800bb9a:	46bd      	mov	sp, r7
 800bb9c:	bd80      	pop	{r7, pc}
 800bb9e:	bf00      	nop
 800bba0:	40011000 	.word	0x40011000
 800bba4:	40023800 	.word	0x40023800
 800bba8:	40020400 	.word	0x40020400

0800bbac <HAL_UART_RxCpltCallback>:
                ,
 * @param       huart:
 * @retval      
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800bbac:	b580      	push	{r7, lr}
 800bbae:	b084      	sub	sp, #16
 800bbb0:	af00      	add	r7, sp, #0
 800bbb2:	6078      	str	r0, [r7, #4]
	// We have not woken a task at the start of the ISR.
	BaseType_t xHigherPriorityTaskWoken;
	xHigherPriorityTaskWoken = pdFALSE;
 800bbb4:	2300      	movs	r3, #0
 800bbb6:	60fb      	str	r3, [r7, #12]
    if(huart->Instance == USART1)               /* 1 */
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	681b      	ldr	r3, [r3, #0]
 800bbbc:	4a0c      	ldr	r2, [pc, #48]	; (800bbf0 <HAL_UART_RxCpltCallback+0x44>)
 800bbbe:	4293      	cmp	r3, r2
 800bbc0:	d112      	bne.n	800bbe8 <HAL_UART_RxCpltCallback+0x3c>
    {
#ifdef DEBUG_ON_USART1
		xQueueSendFromISR(Queue_Usart, &g_rx_buffer[0], &xHigherPriorityTaskWoken);
 800bbc2:	4b0c      	ldr	r3, [pc, #48]	; (800bbf4 <HAL_UART_RxCpltCallback+0x48>)
 800bbc4:	6818      	ldr	r0, [r3, #0]
 800bbc6:	f107 020c 	add.w	r2, r7, #12
 800bbca:	2300      	movs	r3, #0
 800bbcc:	490a      	ldr	r1, [pc, #40]	; (800bbf8 <HAL_UART_RxCpltCallback+0x4c>)
 800bbce:	f005 fef3 	bl	80119b8 <xQueueGenericSendFromISR>

		if(pdTRUE == xHigherPriorityTaskWoken)
 800bbd2:	68fb      	ldr	r3, [r7, #12]
 800bbd4:	2b01      	cmp	r3, #1
 800bbd6:	d107      	bne.n	800bbe8 <HAL_UART_RxCpltCallback+0x3c>
		{
			// Actual macro used here is port specific.
			portYIELD_FROM_ISR(pdTRUE);
 800bbd8:	4b08      	ldr	r3, [pc, #32]	; (800bbfc <HAL_UART_RxCpltCallback+0x50>)
 800bbda:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bbde:	601a      	str	r2, [r3, #0]
 800bbe0:	f3bf 8f4f 	dsb	sy
 800bbe4:	f3bf 8f6f 	isb	sy
//		{
//			// Actual macro used here is port specific.
//			portYIELD_FROM_ISR(pdTRUE);
//		}
//    }
}
 800bbe8:	bf00      	nop
 800bbea:	3710      	adds	r7, #16
 800bbec:	46bd      	mov	sp, r7
 800bbee:	bd80      	pop	{r7, pc}
 800bbf0:	40011000 	.word	0x40011000
 800bbf4:	20000430 	.word	0x20000430
 800bbf8:	200008b4 	.word	0x200008b4
 800bbfc:	e000ed04 	.word	0xe000ed04

0800bc00 <USART1_IRQHandler>:
 * @param       
 * @retval      
 */

void USART_UX_IRQHandler(void)
{
 800bc00:	b580      	push	{r7, lr}
 800bc02:	b084      	sub	sp, #16
 800bc04:	af00      	add	r7, sp, #0
    uint8_t res;

    if ((__HAL_UART_GET_FLAG(&g_uart1_handle, UART_FLAG_RXNE) != RESET)) /*  */
 800bc06:	4b1f      	ldr	r3, [pc, #124]	; (800bc84 <USART1_IRQHandler+0x84>)
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	681b      	ldr	r3, [r3, #0]
 800bc0c:	f003 0320 	and.w	r3, r3, #32
 800bc10:	2b20      	cmp	r3, #32
 800bc12:	d106      	bne.n	800bc22 <USART1_IRQHandler+0x22>
    {
        HAL_UART_Receive(&g_uart1_handle, &res, 1, 1000);
 800bc14:	1df9      	adds	r1, r7, #7
 800bc16:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800bc1a:	2201      	movs	r2, #1
 800bc1c:	4819      	ldr	r0, [pc, #100]	; (800bc84 <USART1_IRQHandler+0x84>)
 800bc1e:	f7fd fe57 	bl	80098d0 <HAL_UART_Receive>
        //debug_handle(&res);
    }

    uint32_t timeout = 0;
 800bc22:	2300      	movs	r3, #0
 800bc24:	60fb      	str	r3, [r7, #12]
    uint32_t maxDelay = 0x1FFFF;
 800bc26:	4b18      	ldr	r3, [pc, #96]	; (800bc88 <USART1_IRQHandler+0x88>)
 800bc28:	60bb      	str	r3, [r7, #8]

    HAL_UART_IRQHandler(&g_uart1_handle);       /* HAL */
 800bc2a:	4816      	ldr	r0, [pc, #88]	; (800bc84 <USART1_IRQHandler+0x84>)
 800bc2c:	f7fd ff22 	bl	8009a74 <HAL_UART_IRQHandler>

    timeout = 0;
 800bc30:	2300      	movs	r3, #0
 800bc32:	60fb      	str	r3, [r7, #12]
    while (HAL_UART_GetState(&g_uart1_handle) != HAL_UART_STATE_READY) /*  */
 800bc34:	e006      	b.n	800bc44 <USART1_IRQHandler+0x44>
    {
        timeout++;                              /*  */
 800bc36:	68fb      	ldr	r3, [r7, #12]
 800bc38:	3301      	adds	r3, #1
 800bc3a:	60fb      	str	r3, [r7, #12]
        if(timeout > maxDelay)
 800bc3c:	68fa      	ldr	r2, [r7, #12]
 800bc3e:	68bb      	ldr	r3, [r7, #8]
 800bc40:	429a      	cmp	r2, r3
 800bc42:	d806      	bhi.n	800bc52 <USART1_IRQHandler+0x52>
    while (HAL_UART_GetState(&g_uart1_handle) != HAL_UART_STATE_READY) /*  */
 800bc44:	480f      	ldr	r0, [pc, #60]	; (800bc84 <USART1_IRQHandler+0x84>)
 800bc46:	f7fe f9c3 	bl	8009fd0 <HAL_UART_GetState>
 800bc4a:	4603      	mov	r3, r0
 800bc4c:	2b20      	cmp	r3, #32
 800bc4e:	d1f2      	bne.n	800bc36 <USART1_IRQHandler+0x36>
 800bc50:	e000      	b.n	800bc54 <USART1_IRQHandler+0x54>
        {
            break;
 800bc52:	bf00      	nop
        }
    }

    timeout=0;
 800bc54:	2300      	movs	r3, #0
 800bc56:	60fb      	str	r3, [r7, #12]
    /* RxXferCount1 */
    while (HAL_UART_Receive_IT(&g_uart1_handle, (uint8_t *)g_rx_buffer, RXBUFFERSIZE) != HAL_OK)
 800bc58:	e006      	b.n	800bc68 <USART1_IRQHandler+0x68>
    {
        timeout++;                              /*  */
 800bc5a:	68fb      	ldr	r3, [r7, #12]
 800bc5c:	3301      	adds	r3, #1
 800bc5e:	60fb      	str	r3, [r7, #12]
        if (timeout > maxDelay)
 800bc60:	68fa      	ldr	r2, [r7, #12]
 800bc62:	68bb      	ldr	r3, [r7, #8]
 800bc64:	429a      	cmp	r2, r3
 800bc66:	d808      	bhi.n	800bc7a <USART1_IRQHandler+0x7a>
    while (HAL_UART_Receive_IT(&g_uart1_handle, (uint8_t *)g_rx_buffer, RXBUFFERSIZE) != HAL_OK)
 800bc68:	2201      	movs	r2, #1
 800bc6a:	4908      	ldr	r1, [pc, #32]	; (800bc8c <USART1_IRQHandler+0x8c>)
 800bc6c:	4805      	ldr	r0, [pc, #20]	; (800bc84 <USART1_IRQHandler+0x84>)
 800bc6e:	f7fd fed1 	bl	8009a14 <HAL_UART_Receive_IT>
 800bc72:	4603      	mov	r3, r0
 800bc74:	2b00      	cmp	r3, #0
 800bc76:	d1f0      	bne.n	800bc5a <USART1_IRQHandler+0x5a>
        {
            break;
        }
    }
}
 800bc78:	e000      	b.n	800bc7c <USART1_IRQHandler+0x7c>
            break;
 800bc7a:	bf00      	nop
}
 800bc7c:	bf00      	nop
 800bc7e:	3710      	adds	r7, #16
 800bc80:	46bd      	mov	sp, r7
 800bc82:	bd80      	pop	{r7, pc}
 800bc84:	200008b8 	.word	0x200008b8
 800bc88:	0001ffff 	.word	0x0001ffff
 800bc8c:	200008b4 	.word	0x200008b4

0800bc90 <debug_obj_init>:
 * @brief       
 * @param       *data
 * @retval      
 */
void debug_obj_init(debug_data *data)
{
 800bc90:	b580      	push	{r7, lr}
 800bc92:	b084      	sub	sp, #16
 800bc94:	af00      	add	r7, sp, #0
 800bc96:	6078      	str	r0, [r7, #4]
    size_t obj_size = sizeof(debug_data);
 800bc98:	23d8      	movs	r3, #216	; 0xd8
 800bc9a:	60fb      	str	r3, [r7, #12]
    memset(data, 0, (size_t)obj_size);             /*  */
 800bc9c:	68fa      	ldr	r2, [r7, #12]
 800bc9e:	2100      	movs	r1, #0
 800bca0:	6878      	ldr	r0, [r7, #4]
 800bca2:	f00b fd67 	bl	8017774 <memset>
}
 800bca6:	bf00      	nop
 800bca8:	3710      	adds	r7, #16
 800bcaa:	46bd      	mov	sp, r7
 800bcac:	bd80      	pop	{r7, pc}
	...

0800bcb0 <debug_structSize>:



void debug_structSize()
{
 800bcb0:	b580      	push	{r7, lr}
 800bcb2:	b082      	sub	sp, #8
 800bcb4:	af00      	add	r7, sp, #0
	printf("Size of char is %d\r\n", sizeof(unsigned char));
 800bcb6:	2101      	movs	r1, #1
 800bcb8:	4815      	ldr	r0, [pc, #84]	; (800bd10 <debug_structSize+0x60>)
 800bcba:	f00c fe17 	bl	80188ec <iprintf>
	printf("Size of short is %d\r\n", sizeof(unsigned short));
 800bcbe:	2102      	movs	r1, #2
 800bcc0:	4814      	ldr	r0, [pc, #80]	; (800bd14 <debug_structSize+0x64>)
 800bcc2:	f00c fe13 	bl	80188ec <iprintf>
	printf("Size of MsgHeader_t is %d\r\n", sizeof(MsgHeader));
 800bcc6:	2104      	movs	r1, #4
 800bcc8:	4813      	ldr	r0, [pc, #76]	; (800bd18 <debug_structSize+0x68>)
 800bcca:	f00c fe0f 	bl	80188ec <iprintf>
	printf("Size of MsgFooter_t is %d\r\n", sizeof(MsgFooter));
 800bcce:	2103      	movs	r1, #3
 800bcd0:	4812      	ldr	r0, [pc, #72]	; (800bd1c <debug_structSize+0x6c>)
 800bcd2:	f00c fe0b 	bl	80188ec <iprintf>
	printf("Size of SendConfig_t is %d\r\n", sizeof(SendConfig));
 800bcd6:	2117      	movs	r1, #23
 800bcd8:	4811      	ldr	r0, [pc, #68]	; (800bd20 <debug_structSize+0x70>)
 800bcda:	f00c fe07 	bl	80188ec <iprintf>
	printf("Version 1.0.0.1\r\n");
 800bcde:	4811      	ldr	r0, [pc, #68]	; (800bd24 <debug_structSize+0x74>)
 800bce0:	f00c fe8a 	bl	80189f8 <puts>

	uint32_t int1 = 0x3c23d70a;
 800bce4:	4b10      	ldr	r3, [pc, #64]	; (800bd28 <debug_structSize+0x78>)
 800bce6:	603b      	str	r3, [r7, #0]

	float float1 = *(float*) (&int1);
 800bce8:	463b      	mov	r3, r7
 800bcea:	681b      	ldr	r3, [r3, #0]
 800bcec:	607b      	str	r3, [r7, #4]

	printf("Float value is %f\r\n", float1);
 800bcee:	6878      	ldr	r0, [r7, #4]
 800bcf0:	f7f4 fc2a 	bl	8000548 <__aeabi_f2d>
 800bcf4:	4602      	mov	r2, r0
 800bcf6:	460b      	mov	r3, r1
 800bcf8:	480c      	ldr	r0, [pc, #48]	; (800bd2c <debug_structSize+0x7c>)
 800bcfa:	f00c fdf7 	bl	80188ec <iprintf>

	printf("Size of MeasureConfig_t is %d\r\n", sizeof(MeasureConfig_t));
 800bcfe:	2150      	movs	r1, #80	; 0x50
 800bd00:	480b      	ldr	r0, [pc, #44]	; (800bd30 <debug_structSize+0x80>)
 800bd02:	f00c fdf3 	bl	80188ec <iprintf>
}
 800bd06:	bf00      	nop
 800bd08:	3708      	adds	r7, #8
 800bd0a:	46bd      	mov	sp, r7
 800bd0c:	bd80      	pop	{r7, pc}
 800bd0e:	bf00      	nop
 800bd10:	0801cb08 	.word	0x0801cb08
 800bd14:	0801cb20 	.word	0x0801cb20
 800bd18:	0801cb38 	.word	0x0801cb38
 800bd1c:	0801cb54 	.word	0x0801cb54
 800bd20:	0801cb70 	.word	0x0801cb70
 800bd24:	0801cb90 	.word	0x0801cb90
 800bd28:	3c23d70a 	.word	0x3c23d70a
 800bd2c:	0801cba4 	.word	0x0801cba4
 800bd30:	0801cbb8 	.word	0x0801cbb8

0800bd34 <bytes2float>:
{

}

float bytes2float(__IO uint8_t *pdata1)
{
 800bd34:	b480      	push	{r7}
 800bd36:	b085      	sub	sp, #20
 800bd38:	af00      	add	r7, sp, #0
 800bd3a:	6078      	str	r0, [r7, #4]
	float ret = 0;
 800bd3c:	f04f 0300 	mov.w	r3, #0
 800bd40:	60fb      	str	r3, [r7, #12]
	uint32_t int1 = 0;
 800bd42:	2300      	movs	r3, #0
 800bd44:	60bb      	str	r3, [r7, #8]
	int1 = *pdata1  		|
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	781b      	ldrb	r3, [r3, #0]
 800bd4a:	b2db      	uxtb	r3, r3
 800bd4c:	461a      	mov	r2, r3
		   *(pdata1+1) << 8 |
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	3301      	adds	r3, #1
 800bd52:	781b      	ldrb	r3, [r3, #0]
 800bd54:	b2db      	uxtb	r3, r3
 800bd56:	021b      	lsls	r3, r3, #8
	int1 = *pdata1  		|
 800bd58:	431a      	orrs	r2, r3
		   *(pdata1+2) << 16|
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	3302      	adds	r3, #2
 800bd5e:	781b      	ldrb	r3, [r3, #0]
 800bd60:	b2db      	uxtb	r3, r3
 800bd62:	041b      	lsls	r3, r3, #16
		   *(pdata1+1) << 8 |
 800bd64:	431a      	orrs	r2, r3
		   *(pdata1+3) << 24;
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	3303      	adds	r3, #3
 800bd6a:	781b      	ldrb	r3, [r3, #0]
 800bd6c:	b2db      	uxtb	r3, r3
 800bd6e:	061b      	lsls	r3, r3, #24
		   *(pdata1+2) << 16|
 800bd70:	4313      	orrs	r3, r2
	int1 = *pdata1  		|
 800bd72:	60bb      	str	r3, [r7, #8]

	ret = *(float*) (&int1);
 800bd74:	f107 0308 	add.w	r3, r7, #8
 800bd78:	681b      	ldr	r3, [r3, #0]
 800bd7a:	60fb      	str	r3, [r7, #12]

	return ret;
 800bd7c:	68fb      	ldr	r3, [r7, #12]
 800bd7e:	ee07 3a90 	vmov	s15, r3
}
 800bd82:	eeb0 0a67 	vmov.f32	s0, s15
 800bd86:	3714      	adds	r7, #20
 800bd88:	46bd      	mov	sp, r7
 800bd8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd8e:	4770      	bx	lr

0800bd90 <config_parse_handler>:
/*debug_handle
 *
 *
 */
void config_parse_handler(void *arg, uint8_t index)
{
 800bd90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800bd94:	b08a      	sub	sp, #40	; 0x28
 800bd96:	af06      	add	r7, sp, #24
 800bd98:	6078      	str	r0, [r7, #4]
 800bd9a:	460b      	mov	r3, r1
 800bd9c:	70fb      	strb	r3, [r7, #3]
	uint8_t *pdata = arg;
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	60fb      	str	r3, [r7, #12]
	MeasuringConfig_t *pconfig_t = (MeasuringConfig_t*) g_uart_handle_struct[index].pstorage;
 800bda2:	78fa      	ldrb	r2, [r7, #3]
 800bda4:	4931      	ldr	r1, [pc, #196]	; (800be6c <config_parse_handler+0xdc>)
 800bda6:	4613      	mov	r3, r2
 800bda8:	005b      	lsls	r3, r3, #1
 800bdaa:	4413      	add	r3, r2
 800bdac:	009b      	lsls	r3, r3, #2
 800bdae:	440b      	add	r3, r1
 800bdb0:	3304      	adds	r3, #4
 800bdb2:	681b      	ldr	r3, [r3, #0]
 800bdb4:	60bb      	str	r3, [r7, #8]

	pconfig_t->step_x = bytes2float(pdata);
 800bdb6:	68f8      	ldr	r0, [r7, #12]
 800bdb8:	f7ff ffbc 	bl	800bd34 <bytes2float>
 800bdbc:	eef0 7a40 	vmov.f32	s15, s0
 800bdc0:	68bb      	ldr	r3, [r7, #8]
 800bdc2:	ee17 2a90 	vmov	r2, s15
 800bdc6:	601a      	str	r2, [r3, #0]
	pconfig_t->step_y = bytes2float(pdata+4);
 800bdc8:	68fb      	ldr	r3, [r7, #12]
 800bdca:	3304      	adds	r3, #4
 800bdcc:	4618      	mov	r0, r3
 800bdce:	f7ff ffb1 	bl	800bd34 <bytes2float>
 800bdd2:	eef0 7a40 	vmov.f32	s15, s0
 800bdd6:	68bb      	ldr	r3, [r7, #8]
 800bdd8:	ee17 2a90 	vmov	r2, s15
 800bddc:	605a      	str	r2, [r3, #4]
	pconfig_t->step_z = bytes2float(pdata+8);
 800bdde:	68fb      	ldr	r3, [r7, #12]
 800bde0:	3308      	adds	r3, #8
 800bde2:	4618      	mov	r0, r3
 800bde4:	f7ff ffa6 	bl	800bd34 <bytes2float>
 800bde8:	eef0 7a40 	vmov.f32	s15, s0
 800bdec:	68bb      	ldr	r3, [r7, #8]
 800bdee:	ee17 2a90 	vmov	r2, s15
 800bdf2:	609a      	str	r2, [r3, #8]
	pconfig_t->amplifier_current = bytes2float(pdata+12);
 800bdf4:	68fb      	ldr	r3, [r7, #12]
 800bdf6:	330c      	adds	r3, #12
 800bdf8:	4618      	mov	r0, r3
 800bdfa:	f7ff ff9b 	bl	800bd34 <bytes2float>
 800bdfe:	eef0 7a40 	vmov.f32	s15, s0
 800be02:	68bb      	ldr	r3, [r7, #8]
 800be04:	ee17 2a90 	vmov	r2, s15
 800be08:	60da      	str	r2, [r3, #12]

	printf("%s, %d\r\n", __FILE__, __LINE__);
 800be0a:	22b5      	movs	r2, #181	; 0xb5
 800be0c:	4918      	ldr	r1, [pc, #96]	; (800be70 <config_parse_handler+0xe0>)
 800be0e:	4819      	ldr	r0, [pc, #100]	; (800be74 <config_parse_handler+0xe4>)
 800be10:	f00c fd6c 	bl	80188ec <iprintf>
	printf("config_parse_handler: %f, %f, %f, %f\r\n",
			pconfig_t->step_x,
 800be14:	68bb      	ldr	r3, [r7, #8]
 800be16:	681b      	ldr	r3, [r3, #0]
	printf("config_parse_handler: %f, %f, %f, %f\r\n",
 800be18:	4618      	mov	r0, r3
 800be1a:	f7f4 fb95 	bl	8000548 <__aeabi_f2d>
 800be1e:	4682      	mov	sl, r0
 800be20:	468b      	mov	fp, r1
			pconfig_t->step_y,
 800be22:	68bb      	ldr	r3, [r7, #8]
 800be24:	685b      	ldr	r3, [r3, #4]
	printf("config_parse_handler: %f, %f, %f, %f\r\n",
 800be26:	4618      	mov	r0, r3
 800be28:	f7f4 fb8e 	bl	8000548 <__aeabi_f2d>
 800be2c:	4604      	mov	r4, r0
 800be2e:	460d      	mov	r5, r1
			pconfig_t->step_z,
 800be30:	68bb      	ldr	r3, [r7, #8]
 800be32:	689b      	ldr	r3, [r3, #8]
	printf("config_parse_handler: %f, %f, %f, %f\r\n",
 800be34:	4618      	mov	r0, r3
 800be36:	f7f4 fb87 	bl	8000548 <__aeabi_f2d>
 800be3a:	4680      	mov	r8, r0
 800be3c:	4689      	mov	r9, r1
			pconfig_t->amplifier_current);
 800be3e:	68bb      	ldr	r3, [r7, #8]
 800be40:	68db      	ldr	r3, [r3, #12]
	printf("config_parse_handler: %f, %f, %f, %f\r\n",
 800be42:	4618      	mov	r0, r3
 800be44:	f7f4 fb80 	bl	8000548 <__aeabi_f2d>
 800be48:	4602      	mov	r2, r0
 800be4a:	460b      	mov	r3, r1
 800be4c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800be50:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800be54:	e9cd 4500 	strd	r4, r5, [sp]
 800be58:	4652      	mov	r2, sl
 800be5a:	465b      	mov	r3, fp
 800be5c:	4806      	ldr	r0, [pc, #24]	; (800be78 <config_parse_handler+0xe8>)
 800be5e:	f00c fd45 	bl	80188ec <iprintf>
}
 800be62:	bf00      	nop
 800be64:	3710      	adds	r7, #16
 800be66:	46bd      	mov	sp, r7
 800be68:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800be6c:	0801d2e4 	.word	0x0801d2e4
 800be70:	0801cbd8 	.word	0x0801cbd8
 800be74:	0801cbfc 	.word	0x0801cbfc
 800be78:	0801cc08 	.word	0x0801cc08

0800be7c <debug_parse_handler>:
/*debug_handle
 *
 *
 */
void debug_parse_handler(void *arg, uint8_t index)
{
 800be7c:	b5b0      	push	{r4, r5, r7, lr}
 800be7e:	b086      	sub	sp, #24
 800be80:	af02      	add	r7, sp, #8
 800be82:	6078      	str	r0, [r7, #4]
 800be84:	460b      	mov	r3, r1
 800be86:	70fb      	strb	r3, [r7, #3]
	uint8_t *pdata = arg;
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	60fb      	str	r3, [r7, #12]
	DebugConfig_t *pdebug_t = (DebugConfig_t*) g_uart_handle_struct[index].pstorage;
 800be8c:	78fa      	ldrb	r2, [r7, #3]
 800be8e:	4924      	ldr	r1, [pc, #144]	; (800bf20 <debug_parse_handler+0xa4>)
 800be90:	4613      	mov	r3, r2
 800be92:	005b      	lsls	r3, r3, #1
 800be94:	4413      	add	r3, r2
 800be96:	009b      	lsls	r3, r3, #2
 800be98:	440b      	add	r3, r1
 800be9a:	3304      	adds	r3, #4
 800be9c:	681b      	ldr	r3, [r3, #0]
 800be9e:	60bb      	str	r3, [r7, #8]

	pdebug_t->axis_id = *pdata;
 800bea0:	68fb      	ldr	r3, [r7, #12]
 800bea2:	781a      	ldrb	r2, [r3, #0]
 800bea4:	68bb      	ldr	r3, [r7, #8]
 800bea6:	701a      	strb	r2, [r3, #0]
	pdebug_t->direction = *(pdata+1);
 800bea8:	68fb      	ldr	r3, [r7, #12]
 800beaa:	785a      	ldrb	r2, [r3, #1]
 800beac:	68bb      	ldr	r3, [r7, #8]
 800beae:	705a      	strb	r2, [r3, #1]
	pdebug_t->distance = bytes2float(pdata+2);
 800beb0:	68fb      	ldr	r3, [r7, #12]
 800beb2:	3302      	adds	r3, #2
 800beb4:	4618      	mov	r0, r3
 800beb6:	f7ff ff3d 	bl	800bd34 <bytes2float>
 800beba:	eef0 7a40 	vmov.f32	s15, s0
 800bebe:	68bb      	ldr	r3, [r7, #8]
 800bec0:	3302      	adds	r3, #2
 800bec2:	ee17 2a90 	vmov	r2, s15
 800bec6:	601a      	str	r2, [r3, #0]

	printf("%s, %d\r\n", __FILE__, __LINE__);
 800bec8:	22cb      	movs	r2, #203	; 0xcb
 800beca:	4916      	ldr	r1, [pc, #88]	; (800bf24 <debug_parse_handler+0xa8>)
 800becc:	4816      	ldr	r0, [pc, #88]	; (800bf28 <debug_parse_handler+0xac>)
 800bece:	f00c fd0d 	bl	80188ec <iprintf>
	printf("debug_parse_handler: Axis id:%c, direction:%s, distance:%2.2f \r\n",
			pdebug_t->axis_id == 0x04?'X':(pdebug_t->axis_id == 0x05?'Y':'Z'),
 800bed2:	68bb      	ldr	r3, [r7, #8]
 800bed4:	781b      	ldrb	r3, [r3, #0]
	printf("debug_parse_handler: Axis id:%c, direction:%s, distance:%2.2f \r\n",
 800bed6:	2b04      	cmp	r3, #4
 800bed8:	d007      	beq.n	800beea <debug_parse_handler+0x6e>
			pdebug_t->axis_id == 0x04?'X':(pdebug_t->axis_id == 0x05?'Y':'Z'),
 800beda:	68bb      	ldr	r3, [r7, #8]
 800bedc:	781b      	ldrb	r3, [r3, #0]
 800bede:	2b05      	cmp	r3, #5
 800bee0:	d101      	bne.n	800bee6 <debug_parse_handler+0x6a>
 800bee2:	2459      	movs	r4, #89	; 0x59
 800bee4:	e002      	b.n	800beec <debug_parse_handler+0x70>
 800bee6:	245a      	movs	r4, #90	; 0x5a
 800bee8:	e000      	b.n	800beec <debug_parse_handler+0x70>
	printf("debug_parse_handler: Axis id:%c, direction:%s, distance:%2.2f \r\n",
 800beea:	2458      	movs	r4, #88	; 0x58
			pdebug_t->direction == 0x01? "Left":"Right",
 800beec:	68bb      	ldr	r3, [r7, #8]
 800beee:	785b      	ldrb	r3, [r3, #1]
	printf("debug_parse_handler: Axis id:%c, direction:%s, distance:%2.2f \r\n",
 800bef0:	2b01      	cmp	r3, #1
 800bef2:	d101      	bne.n	800bef8 <debug_parse_handler+0x7c>
 800bef4:	4d0d      	ldr	r5, [pc, #52]	; (800bf2c <debug_parse_handler+0xb0>)
 800bef6:	e000      	b.n	800befa <debug_parse_handler+0x7e>
 800bef8:	4d0d      	ldr	r5, [pc, #52]	; (800bf30 <debug_parse_handler+0xb4>)
			pdebug_t->distance);
 800befa:	68bb      	ldr	r3, [r7, #8]
 800befc:	f8d3 3002 	ldr.w	r3, [r3, #2]
	printf("debug_parse_handler: Axis id:%c, direction:%s, distance:%2.2f \r\n",
 800bf00:	4618      	mov	r0, r3
 800bf02:	f7f4 fb21 	bl	8000548 <__aeabi_f2d>
 800bf06:	4602      	mov	r2, r0
 800bf08:	460b      	mov	r3, r1
 800bf0a:	e9cd 2300 	strd	r2, r3, [sp]
 800bf0e:	462a      	mov	r2, r5
 800bf10:	4621      	mov	r1, r4
 800bf12:	4808      	ldr	r0, [pc, #32]	; (800bf34 <debug_parse_handler+0xb8>)
 800bf14:	f00c fcea 	bl	80188ec <iprintf>

}
 800bf18:	bf00      	nop
 800bf1a:	3710      	adds	r7, #16
 800bf1c:	46bd      	mov	sp, r7
 800bf1e:	bdb0      	pop	{r4, r5, r7, pc}
 800bf20:	0801d2e4 	.word	0x0801d2e4
 800bf24:	0801cbd8 	.word	0x0801cbd8
 800bf28:	0801cbfc 	.word	0x0801cbfc
 800bf2c:	0801cc30 	.word	0x0801cc30
 800bf30:	0801cc38 	.word	0x0801cc38
 800bf34:	0801cc40 	.word	0x0801cc40

0800bf38 <time_parse_handler>:

/**
 * debug_handle
 */
void time_parse_handler(void *arg, uint8_t index)
{
 800bf38:	b5b0      	push	{r4, r5, r7, lr}
 800bf3a:	b08a      	sub	sp, #40	; 0x28
 800bf3c:	af04      	add	r7, sp, #16
 800bf3e:	6078      	str	r0, [r7, #4]
 800bf40:	460b      	mov	r3, r1
 800bf42:	70fb      	strb	r3, [r7, #3]
	uint8_t *pdata = arg;
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	617b      	str	r3, [r7, #20]
	TimeConfig_t *ptime_t = (TimeConfig_t*) g_uart_handle_struct[index].pstorage;
 800bf48:	78fa      	ldrb	r2, [r7, #3]
 800bf4a:	4943      	ldr	r1, [pc, #268]	; (800c058 <time_parse_handler+0x120>)
 800bf4c:	4613      	mov	r3, r2
 800bf4e:	005b      	lsls	r3, r3, #1
 800bf50:	4413      	add	r3, r2
 800bf52:	009b      	lsls	r3, r3, #2
 800bf54:	440b      	add	r3, r1
 800bf56:	3304      	adds	r3, #4
 800bf58:	681b      	ldr	r3, [r3, #0]
 800bf5a:	613b      	str	r3, [r7, #16]

	ptime_t->year	= (*pdata) | *(pdata+1)<<8;
 800bf5c:	697b      	ldr	r3, [r7, #20]
 800bf5e:	781b      	ldrb	r3, [r3, #0]
 800bf60:	b21a      	sxth	r2, r3
 800bf62:	697b      	ldr	r3, [r7, #20]
 800bf64:	3301      	adds	r3, #1
 800bf66:	781b      	ldrb	r3, [r3, #0]
 800bf68:	021b      	lsls	r3, r3, #8
 800bf6a:	b21b      	sxth	r3, r3
 800bf6c:	4313      	orrs	r3, r2
 800bf6e:	b21b      	sxth	r3, r3
 800bf70:	b29a      	uxth	r2, r3
 800bf72:	693b      	ldr	r3, [r7, #16]
 800bf74:	801a      	strh	r2, [r3, #0]
	ptime_t->month	= *(pdata+2);
 800bf76:	697b      	ldr	r3, [r7, #20]
 800bf78:	789a      	ldrb	r2, [r3, #2]
 800bf7a:	693b      	ldr	r3, [r7, #16]
 800bf7c:	709a      	strb	r2, [r3, #2]
	ptime_t->day	= *(pdata+3);
 800bf7e:	697b      	ldr	r3, [r7, #20]
 800bf80:	78da      	ldrb	r2, [r3, #3]
 800bf82:	693b      	ldr	r3, [r7, #16]
 800bf84:	70da      	strb	r2, [r3, #3]
	ptime_t->hour   = *(pdata+4);
 800bf86:	697b      	ldr	r3, [r7, #20]
 800bf88:	791a      	ldrb	r2, [r3, #4]
 800bf8a:	693b      	ldr	r3, [r7, #16]
 800bf8c:	711a      	strb	r2, [r3, #4]
	ptime_t->minute = *(pdata+5);
 800bf8e:	697b      	ldr	r3, [r7, #20]
 800bf90:	795a      	ldrb	r2, [r3, #5]
 800bf92:	693b      	ldr	r3, [r7, #16]
 800bf94:	715a      	strb	r2, [r3, #5]
	ptime_t->second = *(pdata+6);
 800bf96:	697b      	ldr	r3, [r7, #20]
 800bf98:	799a      	ldrb	r2, [r3, #6]
 800bf9a:	693b      	ldr	r3, [r7, #16]
 800bf9c:	719a      	strb	r2, [r3, #6]

	printf("Got time %04d-%02d-%02d, %02d:%02d:%02d \r\n",
			ptime_t->year,
 800bf9e:	693b      	ldr	r3, [r7, #16]
 800bfa0:	881b      	ldrh	r3, [r3, #0]
 800bfa2:	b29b      	uxth	r3, r3
	printf("Got time %04d-%02d-%02d, %02d:%02d:%02d \r\n",
 800bfa4:	4618      	mov	r0, r3
			ptime_t->month,
 800bfa6:	693b      	ldr	r3, [r7, #16]
 800bfa8:	789b      	ldrb	r3, [r3, #2]
	printf("Got time %04d-%02d-%02d, %02d:%02d:%02d \r\n",
 800bfaa:	461c      	mov	r4, r3
			ptime_t->day,
 800bfac:	693b      	ldr	r3, [r7, #16]
 800bfae:	78db      	ldrb	r3, [r3, #3]
	printf("Got time %04d-%02d-%02d, %02d:%02d:%02d \r\n",
 800bfb0:	461d      	mov	r5, r3
			ptime_t->hour,
 800bfb2:	693b      	ldr	r3, [r7, #16]
 800bfb4:	791b      	ldrb	r3, [r3, #4]
	printf("Got time %04d-%02d-%02d, %02d:%02d:%02d \r\n",
 800bfb6:	461a      	mov	r2, r3
			ptime_t->minute,
 800bfb8:	693b      	ldr	r3, [r7, #16]
 800bfba:	795b      	ldrb	r3, [r3, #5]
	printf("Got time %04d-%02d-%02d, %02d:%02d:%02d \r\n",
 800bfbc:	4619      	mov	r1, r3
			ptime_t->second );
 800bfbe:	693b      	ldr	r3, [r7, #16]
 800bfc0:	799b      	ldrb	r3, [r3, #6]
	printf("Got time %04d-%02d-%02d, %02d:%02d:%02d \r\n",
 800bfc2:	9302      	str	r3, [sp, #8]
 800bfc4:	9101      	str	r1, [sp, #4]
 800bfc6:	9200      	str	r2, [sp, #0]
 800bfc8:	462b      	mov	r3, r5
 800bfca:	4622      	mov	r2, r4
 800bfcc:	4601      	mov	r1, r0
 800bfce:	4823      	ldr	r0, [pc, #140]	; (800c05c <time_parse_handler+0x124>)
 800bfd0:	f00c fc8c 	bl	80188ec <iprintf>

	rtc_set_date(ptime_t->year-2000, ptime_t->month, ptime_t->day, 1);
 800bfd4:	693b      	ldr	r3, [r7, #16]
 800bfd6:	881b      	ldrh	r3, [r3, #0]
 800bfd8:	b29b      	uxth	r3, r3
 800bfda:	b2db      	uxtb	r3, r3
 800bfdc:	3330      	adds	r3, #48	; 0x30
 800bfde:	b2d8      	uxtb	r0, r3
 800bfe0:	693b      	ldr	r3, [r7, #16]
 800bfe2:	7899      	ldrb	r1, [r3, #2]
 800bfe4:	693b      	ldr	r3, [r7, #16]
 800bfe6:	78da      	ldrb	r2, [r3, #3]
 800bfe8:	2301      	movs	r3, #1
 800bfea:	f7f7 fb93 	bl	8003714 <rtc_set_date>
	rtc_set_time(ptime_t->hour, ptime_t->minute, ptime_t->second, RTC_HOURFORMAT12_PM);
 800bfee:	693b      	ldr	r3, [r7, #16]
 800bff0:	7918      	ldrb	r0, [r3, #4]
 800bff2:	693b      	ldr	r3, [r7, #16]
 800bff4:	7959      	ldrb	r1, [r3, #5]
 800bff6:	693b      	ldr	r3, [r7, #16]
 800bff8:	799a      	ldrb	r2, [r3, #6]
 800bffa:	2340      	movs	r3, #64	; 0x40
 800bffc:	f7f7 fb60 	bl	80036c0 <rtc_set_time>

	uint8_t year, month, date, week;
    rtc_get_date(&year, &month, &date, &week);
 800c000:	f107 030c 	add.w	r3, r7, #12
 800c004:	f107 020d 	add.w	r2, r7, #13
 800c008:	f107 010e 	add.w	r1, r7, #14
 800c00c:	f107 000f 	add.w	r0, r7, #15
 800c010:	f7f7 fbc6 	bl	80037a0 <rtc_get_date>
    printf("Date:20%02d-%02d-%02d\r\n", year, month, date);
 800c014:	7bfb      	ldrb	r3, [r7, #15]
 800c016:	4619      	mov	r1, r3
 800c018:	7bbb      	ldrb	r3, [r7, #14]
 800c01a:	461a      	mov	r2, r3
 800c01c:	7b7b      	ldrb	r3, [r7, #13]
 800c01e:	4810      	ldr	r0, [pc, #64]	; (800c060 <time_parse_handler+0x128>)
 800c020:	f00c fc64 	bl	80188ec <iprintf>

	volatile uint8_t hour, min, sec, ampm;
	rtc_get_time(&hour, &min, &sec, &ampm);
 800c024:	f107 0308 	add.w	r3, r7, #8
 800c028:	f107 0209 	add.w	r2, r7, #9
 800c02c:	f107 010a 	add.w	r1, r7, #10
 800c030:	f107 000b 	add.w	r0, r7, #11
 800c034:	f7f7 fb94 	bl	8003760 <rtc_get_time>
	printf("Time:%02d:%02d:%02d\r\n", hour, min, sec);
 800c038:	7afb      	ldrb	r3, [r7, #11]
 800c03a:	b2db      	uxtb	r3, r3
 800c03c:	4619      	mov	r1, r3
 800c03e:	7abb      	ldrb	r3, [r7, #10]
 800c040:	b2db      	uxtb	r3, r3
 800c042:	461a      	mov	r2, r3
 800c044:	7a7b      	ldrb	r3, [r7, #9]
 800c046:	b2db      	uxtb	r3, r3
 800c048:	4806      	ldr	r0, [pc, #24]	; (800c064 <time_parse_handler+0x12c>)
 800c04a:	f00c fc4f 	bl	80188ec <iprintf>
}
 800c04e:	bf00      	nop
 800c050:	3718      	adds	r7, #24
 800c052:	46bd      	mov	sp, r7
 800c054:	bdb0      	pop	{r4, r5, r7, pc}
 800c056:	bf00      	nop
 800c058:	0801d2e4 	.word	0x0801d2e4
 800c05c:	0801cc84 	.word	0x0801cc84
 800c060:	0801ccb0 	.word	0x0801ccb0
 800c064:	0801ccc8 	.word	0x0801ccc8

0800c068 <debug_handle>:
 * @param       *data
 * @note        
 * @retval      
 */
bool debug_handle(uint8_t *data, MeasureConfig_t *pConfig)
{
 800c068:	b590      	push	{r4, r7, lr}
 800c06a:	b08b      	sub	sp, #44	; 0x2c
 800c06c:	af00      	add	r7, sp, #0
 800c06e:	6078      	str	r0, [r7, #4]
 800c070:	6039      	str	r1, [r7, #0]
	bool ret_val = false;
 800c072:	2300      	movs	r3, #0
 800c074:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t *pdata;
	static uint8_t size_rev_max_len = sizeof(SendConfig);
    //uint8_t i;

    if (debug_rev_p >= size_rev_max_len)          /*  */
 800c078:	4b93      	ldr	r3, [pc, #588]	; (800c2c8 <debug_handle+0x260>)
 800c07a:	781b      	ldrb	r3, [r3, #0]
 800c07c:	b2da      	uxtb	r2, r3
 800c07e:	4b93      	ldr	r3, [pc, #588]	; (800c2cc <debug_handle+0x264>)
 800c080:	781b      	ldrb	r3, [r3, #0]
 800c082:	429a      	cmp	r2, r3
 800c084:	d302      	bcc.n	800c08c <debug_handle+0x24>
    {
        debug_rev_p = 0;                           /*  */
 800c086:	4b90      	ldr	r3, [pc, #576]	; (800c2c8 <debug_handle+0x260>)
 800c088:	2200      	movs	r2, #0
 800c08a:	701a      	strb	r2, [r3, #0]
    }

    debug_rev_data[debug_rev_p] = *(data);         /*  */
 800c08c:	4b8e      	ldr	r3, [pc, #568]	; (800c2c8 <debug_handle+0x260>)
 800c08e:	781b      	ldrb	r3, [r3, #0]
 800c090:	b2db      	uxtb	r3, r3
 800c092:	461a      	mov	r2, r3
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	7819      	ldrb	r1, [r3, #0]
 800c098:	4b8d      	ldr	r3, [pc, #564]	; (800c2d0 <debug_handle+0x268>)
 800c09a:	5499      	strb	r1, [r3, r2]
    __IO uint8_t pShift_debug = debug_rev_p + DEBUG_REV_MAX_LEN;	/**/
 800c09c:	4b8a      	ldr	r3, [pc, #552]	; (800c2c8 <debug_handle+0x260>)
 800c09e:	781b      	ldrb	r3, [r3, #0]
 800c0a0:	b2db      	uxtb	r3, r3
 800c0a2:	3317      	adds	r3, #23
 800c0a4:	b2db      	uxtb	r3, r3
 800c0a6:	73fb      	strb	r3, [r7, #15]

    if(IS_A_PACK_FOOT(*data))
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	781b      	ldrb	r3, [r3, #0]
 800c0ac:	2baa      	cmp	r3, #170	; 0xaa
 800c0ae:	f040 80f9 	bne.w	800c2a4 <debug_handle+0x23c>
    {
    	//
    	/*7, */

    	for(int i=0; i<10; i++)
 800c0b2:	2300      	movs	r3, #0
 800c0b4:	623b      	str	r3, [r7, #32]
 800c0b6:	e0f0      	b.n	800c29a <debug_handle+0x232>
    	{
    		uint8_t pack_head_index = pShift_debug - g_uart_handle_struct[i].pack_length+1;
 800c0b8:	7bfb      	ldrb	r3, [r7, #15]
 800c0ba:	b2d9      	uxtb	r1, r3
 800c0bc:	4885      	ldr	r0, [pc, #532]	; (800c2d4 <debug_handle+0x26c>)
 800c0be:	6a3a      	ldr	r2, [r7, #32]
 800c0c0:	4613      	mov	r3, r2
 800c0c2:	005b      	lsls	r3, r3, #1
 800c0c4:	4413      	add	r3, r2
 800c0c6:	009b      	lsls	r3, r3, #2
 800c0c8:	4403      	add	r3, r0
 800c0ca:	3301      	adds	r3, #1
 800c0cc:	781b      	ldrb	r3, [r3, #0]
 800c0ce:	1acb      	subs	r3, r1, r3
 800c0d0:	b2db      	uxtb	r3, r3
 800c0d2:	3301      	adds	r3, #1
 800c0d4:	76fb      	strb	r3, [r7, #27]
        	if(IS_A_PACK_HEAD(debug_rev_data[pack_head_index%DEBUG_REV_MAX_LEN]) )
 800c0d6:	7ef9      	ldrb	r1, [r7, #27]
 800c0d8:	4b7f      	ldr	r3, [pc, #508]	; (800c2d8 <debug_handle+0x270>)
 800c0da:	fba3 2301 	umull	r2, r3, r3, r1
 800c0de:	091a      	lsrs	r2, r3, #4
 800c0e0:	4613      	mov	r3, r2
 800c0e2:	005b      	lsls	r3, r3, #1
 800c0e4:	4413      	add	r3, r2
 800c0e6:	00db      	lsls	r3, r3, #3
 800c0e8:	1a9b      	subs	r3, r3, r2
 800c0ea:	1acb      	subs	r3, r1, r3
 800c0ec:	b2db      	uxtb	r3, r3
 800c0ee:	461a      	mov	r2, r3
 800c0f0:	4b77      	ldr	r3, [pc, #476]	; (800c2d0 <debug_handle+0x268>)
 800c0f2:	5c9b      	ldrb	r3, [r3, r2]
 800c0f4:	b2db      	uxtb	r3, r3
 800c0f6:	2b55      	cmp	r3, #85	; 0x55
 800c0f8:	f040 80cc 	bne.w	800c294 <debug_handle+0x22c>
        	{
        		ret_val = true;
 800c0fc:	2301      	movs	r3, #1
 800c0fe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        		printf("channel id is %d\r\n", debug_rev_data[(pack_head_index+3)%DEBUG_REV_MAX_LEN]);
 800c102:	7efb      	ldrb	r3, [r7, #27]
 800c104:	1cd9      	adds	r1, r3, #3
 800c106:	4b74      	ldr	r3, [pc, #464]	; (800c2d8 <debug_handle+0x270>)
 800c108:	fb83 2301 	smull	r2, r3, r3, r1
 800c10c:	440b      	add	r3, r1
 800c10e:	111a      	asrs	r2, r3, #4
 800c110:	17cb      	asrs	r3, r1, #31
 800c112:	1ad2      	subs	r2, r2, r3
 800c114:	4613      	mov	r3, r2
 800c116:	005b      	lsls	r3, r3, #1
 800c118:	4413      	add	r3, r2
 800c11a:	00db      	lsls	r3, r3, #3
 800c11c:	1a9b      	subs	r3, r3, r2
 800c11e:	1aca      	subs	r2, r1, r3
 800c120:	4b6b      	ldr	r3, [pc, #428]	; (800c2d0 <debug_handle+0x268>)
 800c122:	5c9b      	ldrb	r3, [r3, r2]
 800c124:	b2db      	uxtb	r3, r3
 800c126:	4619      	mov	r1, r3
 800c128:	486c      	ldr	r0, [pc, #432]	; (800c2dc <debug_handle+0x274>)
 800c12a:	f00c fbdf 	bl	80188ec <iprintf>
        		pConfig->cmd_channel = 0xa0 + debug_rev_data[(pack_head_index+3)%DEBUG_REV_MAX_LEN];
 800c12e:	7efb      	ldrb	r3, [r7, #27]
 800c130:	1cd9      	adds	r1, r3, #3
 800c132:	4b69      	ldr	r3, [pc, #420]	; (800c2d8 <debug_handle+0x270>)
 800c134:	fb83 2301 	smull	r2, r3, r3, r1
 800c138:	440b      	add	r3, r1
 800c13a:	111a      	asrs	r2, r3, #4
 800c13c:	17cb      	asrs	r3, r1, #31
 800c13e:	1ad2      	subs	r2, r2, r3
 800c140:	4613      	mov	r3, r2
 800c142:	005b      	lsls	r3, r3, #1
 800c144:	4413      	add	r3, r2
 800c146:	00db      	lsls	r3, r3, #3
 800c148:	1a9b      	subs	r3, r3, r2
 800c14a:	1aca      	subs	r2, r1, r3
 800c14c:	4b60      	ldr	r3, [pc, #384]	; (800c2d0 <debug_handle+0x268>)
 800c14e:	5c9b      	ldrb	r3, [r3, r2]
 800c150:	b2db      	uxtb	r3, r3
 800c152:	3b60      	subs	r3, #96	; 0x60
 800c154:	b2da      	uxtb	r2, r3
 800c156:	683b      	ldr	r3, [r7, #0]
 800c158:	701a      	strb	r2, [r3, #0]

        		/**/
        		uint8_t index_start, index_end;

        		index_start = pack_head_index%DEBUG_REV_MAX_LEN;
 800c15a:	7ef9      	ldrb	r1, [r7, #27]
 800c15c:	4b5e      	ldr	r3, [pc, #376]	; (800c2d8 <debug_handle+0x270>)
 800c15e:	fba3 2301 	umull	r2, r3, r3, r1
 800c162:	091a      	lsrs	r2, r3, #4
 800c164:	4613      	mov	r3, r2
 800c166:	005b      	lsls	r3, r3, #1
 800c168:	4413      	add	r3, r2
 800c16a:	00db      	lsls	r3, r3, #3
 800c16c:	1a9b      	subs	r3, r3, r2
 800c16e:	1acb      	subs	r3, r1, r3
 800c170:	76bb      	strb	r3, [r7, #26]
        		index_end   = debug_rev_p;
 800c172:	4b55      	ldr	r3, [pc, #340]	; (800c2c8 <debug_handle+0x260>)
 800c174:	781b      	ldrb	r3, [r3, #0]
 800c176:	767b      	strb	r3, [r7, #25]
        		//
        		//
        		if(index_start > index_end)
 800c178:	7eba      	ldrb	r2, [r7, #26]
 800c17a:	7e7b      	ldrb	r3, [r7, #25]
 800c17c:	429a      	cmp	r2, r3
 800c17e:	d949      	bls.n	800c214 <debug_handle+0x1ac>
        		{
        			uint8_t size_front, size_behind;
        			size_front  = DEBUG_REV_MAX_LEN - index_start;
 800c180:	7ebb      	ldrb	r3, [r7, #26]
 800c182:	f1c3 0317 	rsb	r3, r3, #23
 800c186:	763b      	strb	r3, [r7, #24]
        			size_behind = debug_rev_p+1;
 800c188:	4b4f      	ldr	r3, [pc, #316]	; (800c2c8 <debug_handle+0x260>)
 800c18a:	781b      	ldrb	r3, [r3, #0]
 800c18c:	b2db      	uxtb	r3, r3
 800c18e:	3301      	adds	r3, #1
 800c190:	75fb      	strb	r3, [r7, #23]

        			printf("start index %d\r\n", index_start);
 800c192:	7ebb      	ldrb	r3, [r7, #26]
 800c194:	4619      	mov	r1, r3
 800c196:	4852      	ldr	r0, [pc, #328]	; (800c2e0 <debug_handle+0x278>)
 800c198:	f00c fba8 	bl	80188ec <iprintf>
        			printf("end index %d\r\n", index_end);
 800c19c:	7e7b      	ldrb	r3, [r7, #25]
 800c19e:	4619      	mov	r1, r3
 800c1a0:	4850      	ldr	r0, [pc, #320]	; (800c2e4 <debug_handle+0x27c>)
 800c1a2:	f00c fba3 	bl	80188ec <iprintf>

        			memcpy(&pConfig->recv_data[0], &debug_rev_data[index_start], size_front);
 800c1a6:	683b      	ldr	r3, [r7, #0]
 800c1a8:	f103 0039 	add.w	r0, r3, #57	; 0x39
 800c1ac:	7ebb      	ldrb	r3, [r7, #26]
 800c1ae:	4a48      	ldr	r2, [pc, #288]	; (800c2d0 <debug_handle+0x268>)
 800c1b0:	4413      	add	r3, r2
 800c1b2:	7e3a      	ldrb	r2, [r7, #24]
 800c1b4:	4619      	mov	r1, r3
 800c1b6:	f00b facf 	bl	8017758 <memcpy>
        			memcpy(&pConfig->recv_data[size_front], &debug_rev_data[0], size_behind);
 800c1ba:	7e3b      	ldrb	r3, [r7, #24]
 800c1bc:	3338      	adds	r3, #56	; 0x38
 800c1be:	683a      	ldr	r2, [r7, #0]
 800c1c0:	4413      	add	r3, r2
 800c1c2:	3301      	adds	r3, #1
 800c1c4:	7dfa      	ldrb	r2, [r7, #23]
 800c1c6:	4942      	ldr	r1, [pc, #264]	; (800c2d0 <debug_handle+0x268>)
 800c1c8:	4618      	mov	r0, r3
 800c1ca:	f00b fac5 	bl	8017758 <memcpy>
        			memset(&debug_rev_data[0], 0, DEBUG_REV_MAX_LEN);
 800c1ce:	2217      	movs	r2, #23
 800c1d0:	2100      	movs	r1, #0
 800c1d2:	483f      	ldr	r0, [pc, #252]	; (800c2d0 <debug_handle+0x268>)
 800c1d4:	f00b face 	bl	8017774 <memset>
        			//gUartHandler[i].pstorage = &pConfig->recv_data[0];


        			for(int j=0; j<(size_front+size_behind); j++)
 800c1d8:	2300      	movs	r3, #0
 800c1da:	61fb      	str	r3, [r7, #28]
 800c1dc:	e013      	b.n	800c206 <debug_handle+0x19e>
        			{
        				printf("DEBUG %d dest data is 0x%x . oridata is 0x%x\r\n",
        						j, pConfig->recv_data[j], debug_rev_data[j]);
 800c1de:	683a      	ldr	r2, [r7, #0]
 800c1e0:	69fb      	ldr	r3, [r7, #28]
 800c1e2:	4413      	add	r3, r2
 800c1e4:	3339      	adds	r3, #57	; 0x39
 800c1e6:	781b      	ldrb	r3, [r3, #0]
 800c1e8:	b2db      	uxtb	r3, r3
        				printf("DEBUG %d dest data is 0x%x . oridata is 0x%x\r\n",
 800c1ea:	4619      	mov	r1, r3
        						j, pConfig->recv_data[j], debug_rev_data[j]);
 800c1ec:	4a38      	ldr	r2, [pc, #224]	; (800c2d0 <debug_handle+0x268>)
 800c1ee:	69fb      	ldr	r3, [r7, #28]
 800c1f0:	4413      	add	r3, r2
 800c1f2:	781b      	ldrb	r3, [r3, #0]
 800c1f4:	b2db      	uxtb	r3, r3
        				printf("DEBUG %d dest data is 0x%x . oridata is 0x%x\r\n",
 800c1f6:	460a      	mov	r2, r1
 800c1f8:	69f9      	ldr	r1, [r7, #28]
 800c1fa:	483b      	ldr	r0, [pc, #236]	; (800c2e8 <debug_handle+0x280>)
 800c1fc:	f00c fb76 	bl	80188ec <iprintf>
        			for(int j=0; j<(size_front+size_behind); j++)
 800c200:	69fb      	ldr	r3, [r7, #28]
 800c202:	3301      	adds	r3, #1
 800c204:	61fb      	str	r3, [r7, #28]
 800c206:	7e3a      	ldrb	r2, [r7, #24]
 800c208:	7dfb      	ldrb	r3, [r7, #23]
 800c20a:	4413      	add	r3, r2
 800c20c:	69fa      	ldr	r2, [r7, #28]
 800c20e:	429a      	cmp	r2, r3
 800c210:	dbe5      	blt.n	800c1de <debug_handle+0x176>
 800c212:	e022      	b.n	800c25a <debug_handle+0x1f2>
        			}
        		}
        		else
        		{
        			memcpy(&pConfig->recv_data[0], &debug_rev_data[pack_head_index%DEBUG_REV_MAX_LEN], g_uart_handle_struct[i].pack_length);
 800c214:	683b      	ldr	r3, [r7, #0]
 800c216:	f103 0039 	add.w	r0, r3, #57	; 0x39
 800c21a:	7ef9      	ldrb	r1, [r7, #27]
 800c21c:	4b2e      	ldr	r3, [pc, #184]	; (800c2d8 <debug_handle+0x270>)
 800c21e:	fba3 2301 	umull	r2, r3, r3, r1
 800c222:	091a      	lsrs	r2, r3, #4
 800c224:	4613      	mov	r3, r2
 800c226:	005b      	lsls	r3, r3, #1
 800c228:	4413      	add	r3, r2
 800c22a:	00db      	lsls	r3, r3, #3
 800c22c:	1a9b      	subs	r3, r3, r2
 800c22e:	1acb      	subs	r3, r1, r3
 800c230:	b2db      	uxtb	r3, r3
 800c232:	461a      	mov	r2, r3
 800c234:	4b26      	ldr	r3, [pc, #152]	; (800c2d0 <debug_handle+0x268>)
 800c236:	18d1      	adds	r1, r2, r3
 800c238:	4c26      	ldr	r4, [pc, #152]	; (800c2d4 <debug_handle+0x26c>)
 800c23a:	6a3a      	ldr	r2, [r7, #32]
 800c23c:	4613      	mov	r3, r2
 800c23e:	005b      	lsls	r3, r3, #1
 800c240:	4413      	add	r3, r2
 800c242:	009b      	lsls	r3, r3, #2
 800c244:	4423      	add	r3, r4
 800c246:	3301      	adds	r3, #1
 800c248:	781b      	ldrb	r3, [r3, #0]
 800c24a:	461a      	mov	r2, r3
 800c24c:	f00b fa84 	bl	8017758 <memcpy>
        			memset(&debug_rev_data[0], 0, DEBUG_REV_MAX_LEN);
 800c250:	2217      	movs	r2, #23
 800c252:	2100      	movs	r1, #0
 800c254:	481e      	ldr	r0, [pc, #120]	; (800c2d0 <debug_handle+0x268>)
 800c256:	f00b fa8d 	bl	8017774 <memset>
        			//
        			//gUartHandler[i].pstorage = &debug_rev_data[(pShift_debug - gUartHandler[i].pack_size+1+4)%DEBUG_REV_MAX_LEN];

        		}

        		if(g_uart_handle_struct[i].data_handler != NULL)
 800c25a:	491e      	ldr	r1, [pc, #120]	; (800c2d4 <debug_handle+0x26c>)
 800c25c:	6a3a      	ldr	r2, [r7, #32]
 800c25e:	4613      	mov	r3, r2
 800c260:	005b      	lsls	r3, r3, #1
 800c262:	4413      	add	r3, r2
 800c264:	009b      	lsls	r3, r3, #2
 800c266:	440b      	add	r3, r1
 800c268:	3308      	adds	r3, #8
 800c26a:	681b      	ldr	r3, [r3, #0]
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	d01d      	beq.n	800c2ac <debug_handle+0x244>
        		{
        			pdata = &pConfig->recv_data[0+4];
 800c270:	683b      	ldr	r3, [r7, #0]
 800c272:	333d      	adds	r3, #61	; 0x3d
 800c274:	613b      	str	r3, [r7, #16]
        			g_uart_handle_struct[i].data_handler(pdata, i);
 800c276:	4917      	ldr	r1, [pc, #92]	; (800c2d4 <debug_handle+0x26c>)
 800c278:	6a3a      	ldr	r2, [r7, #32]
 800c27a:	4613      	mov	r3, r2
 800c27c:	005b      	lsls	r3, r3, #1
 800c27e:	4413      	add	r3, r2
 800c280:	009b      	lsls	r3, r3, #2
 800c282:	440b      	add	r3, r1
 800c284:	3308      	adds	r3, #8
 800c286:	681b      	ldr	r3, [r3, #0]
 800c288:	6a3a      	ldr	r2, [r7, #32]
 800c28a:	b2d2      	uxtb	r2, r2
 800c28c:	4611      	mov	r1, r2
 800c28e:	6938      	ldr	r0, [r7, #16]
 800c290:	4798      	blx	r3
        		}
        		break;
 800c292:	e00b      	b.n	800c2ac <debug_handle+0x244>
    	for(int i=0; i<10; i++)
 800c294:	6a3b      	ldr	r3, [r7, #32]
 800c296:	3301      	adds	r3, #1
 800c298:	623b      	str	r3, [r7, #32]
 800c29a:	6a3b      	ldr	r3, [r7, #32]
 800c29c:	2b09      	cmp	r3, #9
 800c29e:	f77f af0b 	ble.w	800c0b8 <debug_handle+0x50>
 800c2a2:	e004      	b.n	800c2ae <debug_handle+0x246>
        	}
    	}
    }
    else
    {
    	ret_val = false;
 800c2a4:	2300      	movs	r3, #0
 800c2a6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800c2aa:	e000      	b.n	800c2ae <debug_handle+0x246>
        		break;
 800c2ac:	bf00      	nop
    	//printf("It's not a pack foot 0x%x\r\n", *data);
    }
    debug_rev_p++;
 800c2ae:	4b06      	ldr	r3, [pc, #24]	; (800c2c8 <debug_handle+0x260>)
 800c2b0:	781b      	ldrb	r3, [r3, #0]
 800c2b2:	b2db      	uxtb	r3, r3
 800c2b4:	3301      	adds	r3, #1
 800c2b6:	b2da      	uxtb	r2, r3
 800c2b8:	4b03      	ldr	r3, [pc, #12]	; (800c2c8 <debug_handle+0x260>)
 800c2ba:	701a      	strb	r2, [r3, #0]

    return ret_val;
 800c2bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800c2c0:	4618      	mov	r0, r3
 800c2c2:	372c      	adds	r7, #44	; 0x2c
 800c2c4:	46bd      	mov	sp, r7
 800c2c6:	bd90      	pop	{r4, r7, pc}
 800c2c8:	20000913 	.word	0x20000913
 800c2cc:	20000031 	.word	0x20000031
 800c2d0:	200008fc 	.word	0x200008fc
 800c2d4:	0801d2e4 	.word	0x0801d2e4
 800c2d8:	b21642c9 	.word	0xb21642c9
 800c2dc:	0801cce0 	.word	0x0801cce0
 800c2e0:	0801ccf4 	.word	0x0801ccf4
 800c2e4:	0801cd08 	.word	0x0801cd08
 800c2e8:	0801cd18 	.word	0x0801cd18

0800c2ec <debug_init>:
 * @brief       
 * @param       
 * @retval      
 */
void debug_init(void)
{
 800c2ec:	b580      	push	{r7, lr}
 800c2ee:	af00      	add	r7, sp, #0
    debug_obj_init(&g_debug);            /*  */
 800c2f0:	4802      	ldr	r0, [pc, #8]	; (800c2fc <debug_init+0x10>)
 800c2f2:	f7ff fccd 	bl	800bc90 <debug_obj_init>
}
 800c2f6:	bf00      	nop
 800c2f8:	bd80      	pop	{r7, pc}
 800c2fa:	bf00      	nop
 800c2fc:	20000918 	.word	0x20000918

0800c300 <disk_status>:
 * @retval      
 */
DSTATUS disk_status (
    BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800c300:	b480      	push	{r7}
 800c302:	b083      	sub	sp, #12
 800c304:	af00      	add	r7, sp, #0
 800c306:	4603      	mov	r3, r0
 800c308:	71fb      	strb	r3, [r7, #7]
    return RES_OK;
 800c30a:	2300      	movs	r3, #0
}
 800c30c:	4618      	mov	r0, r3
 800c30e:	370c      	adds	r7, #12
 800c310:	46bd      	mov	sp, r7
 800c312:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c316:	4770      	bx	lr

0800c318 <disk_initialize>:
 * @retval      
 */
DSTATUS disk_initialize (
    BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800c318:	b580      	push	{r7, lr}
 800c31a:	b084      	sub	sp, #16
 800c31c:	af00      	add	r7, sp, #0
 800c31e:	4603      	mov	r3, r0
 800c320:	71fb      	strb	r3, [r7, #7]
    uint8_t res = 0;
 800c322:	2300      	movs	r3, #0
 800c324:	73fb      	strb	r3, [r7, #15]

    switch (pdrv)
 800c326:	79fb      	ldrb	r3, [r7, #7]
 800c328:	2b00      	cmp	r3, #0
 800c32a:	d104      	bne.n	800c336 <disk_initialize+0x1e>
    {

        case USB_DISK:                  /* U */
            res = USBH_initialize();    /* U */
 800c32c:	f008 f9a0 	bl	8014670 <USBH_initialize>
 800c330:	4603      	mov	r3, r0
 800c332:	73fb      	strb	r3, [r7, #15]
            break;
 800c334:	e002      	b.n	800c33c <disk_initialize+0x24>

        default:
            res = 1;
 800c336:	2301      	movs	r3, #1
 800c338:	73fb      	strb	r3, [r7, #15]
            break;
 800c33a:	bf00      	nop
    }

    if (res)
 800c33c:	7bfb      	ldrb	r3, [r7, #15]
 800c33e:	2b00      	cmp	r3, #0
 800c340:	d001      	beq.n	800c346 <disk_initialize+0x2e>
    {
        return  STA_NOINIT;
 800c342:	2301      	movs	r3, #1
 800c344:	e000      	b.n	800c348 <disk_initialize+0x30>
    }
    else
    {
        return 0; /*  */
 800c346:	2300      	movs	r3, #0
    }
}
 800c348:	4618      	mov	r0, r3
 800c34a:	3710      	adds	r7, #16
 800c34c:	46bd      	mov	sp, r7
 800c34e:	bd80      	pop	{r7, pc}

0800c350 <disk_read>:
    BYTE pdrv,      /* Physical drive number to identify the drive */
    BYTE *buff,     /* Data buffer to store read data */
    DWORD sector,   /* Sector address in LBA */
    UINT count      /* Number of sectors to read */
)
{
 800c350:	b580      	push	{r7, lr}
 800c352:	b086      	sub	sp, #24
 800c354:	af00      	add	r7, sp, #0
 800c356:	60b9      	str	r1, [r7, #8]
 800c358:	607a      	str	r2, [r7, #4]
 800c35a:	603b      	str	r3, [r7, #0]
 800c35c:	4603      	mov	r3, r0
 800c35e:	73fb      	strb	r3, [r7, #15]
    uint8_t res = 0;
 800c360:	2300      	movs	r3, #0
 800c362:	75fb      	strb	r3, [r7, #23]

    if (!count)return RES_PARERR;   /* count0 */
 800c364:	683b      	ldr	r3, [r7, #0]
 800c366:	2b00      	cmp	r3, #0
 800c368:	d101      	bne.n	800c36e <disk_read+0x1e>
 800c36a:	2304      	movs	r3, #4
 800c36c:	e013      	b.n	800c396 <disk_read+0x46>

    switch (pdrv)
 800c36e:	7bfb      	ldrb	r3, [r7, #15]
 800c370:	2b00      	cmp	r3, #0
 800c372:	d107      	bne.n	800c384 <disk_read+0x34>
    {
        case USB_DISK:  /* U */
            res = USBH_read(buff, sector, count);
 800c374:	683a      	ldr	r2, [r7, #0]
 800c376:	6879      	ldr	r1, [r7, #4]
 800c378:	68b8      	ldr	r0, [r7, #8]
 800c37a:	f008 f981 	bl	8014680 <USBH_read>
 800c37e:	4603      	mov	r3, r0
 800c380:	75fb      	strb	r3, [r7, #23]
            break;
 800c382:	e002      	b.n	800c38a <disk_read+0x3a>

        default:
            res = 1;
 800c384:	2301      	movs	r3, #1
 800c386:	75fb      	strb	r3, [r7, #23]
            break;
 800c388:	bf00      	nop
    }

    /* ff.c */
    if (res == 0x00)
 800c38a:	7dfb      	ldrb	r3, [r7, #23]
 800c38c:	2b00      	cmp	r3, #0
 800c38e:	d101      	bne.n	800c394 <disk_read+0x44>
    {
        return RES_OK;
 800c390:	2300      	movs	r3, #0
 800c392:	e000      	b.n	800c396 <disk_read+0x46>
    }
    else
    {
        return RES_ERROR;
 800c394:	2301      	movs	r3, #1
    }
}
 800c396:	4618      	mov	r0, r3
 800c398:	3718      	adds	r7, #24
 800c39a:	46bd      	mov	sp, r7
 800c39c:	bd80      	pop	{r7, pc}

0800c39e <disk_write>:
    BYTE pdrv,          /* Physical drive number to identify the drive */
    const BYTE *buff,   /* Data to be written */
    DWORD sector,       /* Sector address in LBA */
    UINT count          /* Number of sectors to write */
)
{
 800c39e:	b580      	push	{r7, lr}
 800c3a0:	b086      	sub	sp, #24
 800c3a2:	af00      	add	r7, sp, #0
 800c3a4:	60b9      	str	r1, [r7, #8]
 800c3a6:	607a      	str	r2, [r7, #4]
 800c3a8:	603b      	str	r3, [r7, #0]
 800c3aa:	4603      	mov	r3, r0
 800c3ac:	73fb      	strb	r3, [r7, #15]
    uint8_t res = 0;
 800c3ae:	2300      	movs	r3, #0
 800c3b0:	75fb      	strb	r3, [r7, #23]

    if (!count)return RES_PARERR;   /* count0 */
 800c3b2:	683b      	ldr	r3, [r7, #0]
 800c3b4:	2b00      	cmp	r3, #0
 800c3b6:	d101      	bne.n	800c3bc <disk_write+0x1e>
 800c3b8:	2304      	movs	r3, #4
 800c3ba:	e013      	b.n	800c3e4 <disk_write+0x46>

    switch (pdrv)
 800c3bc:	7bfb      	ldrb	r3, [r7, #15]
 800c3be:	2b00      	cmp	r3, #0
 800c3c0:	d107      	bne.n	800c3d2 <disk_write+0x34>
    {

        case USB_DISK:      /* U */
            res = USBH_write(buff, sector, count);
 800c3c2:	683a      	ldr	r2, [r7, #0]
 800c3c4:	6879      	ldr	r1, [r7, #4]
 800c3c6:	68b8      	ldr	r0, [r7, #8]
 800c3c8:	f008 f9a4 	bl	8014714 <USBH_write>
 800c3cc:	4603      	mov	r3, r0
 800c3ce:	75fb      	strb	r3, [r7, #23]
            break;
 800c3d0:	e002      	b.n	800c3d8 <disk_write+0x3a>
        default:
            res = 1;
 800c3d2:	2301      	movs	r3, #1
 800c3d4:	75fb      	strb	r3, [r7, #23]
            break;
 800c3d6:	bf00      	nop
    }

    /* ff.c */
    if (res == 0x00)
 800c3d8:	7dfb      	ldrb	r3, [r7, #23]
 800c3da:	2b00      	cmp	r3, #0
 800c3dc:	d101      	bne.n	800c3e2 <disk_write+0x44>
    {
        return RES_OK;
 800c3de:	2300      	movs	r3, #0
 800c3e0:	e000      	b.n	800c3e4 <disk_write+0x46>
    }
    else
    {
        return RES_ERROR; 
 800c3e2:	2301      	movs	r3, #1
    }
}
 800c3e4:	4618      	mov	r0, r3
 800c3e6:	3718      	adds	r7, #24
 800c3e8:	46bd      	mov	sp, r7
 800c3ea:	bd80      	pop	{r7, pc}

0800c3ec <disk_ioctl>:
DRESULT disk_ioctl (
    BYTE pdrv,      /* Physical drive number (0..) */
    BYTE cmd,       /* Control code */
    void *buff      /* Buffer to send/receive control data */
)
{
 800c3ec:	b580      	push	{r7, lr}
 800c3ee:	b084      	sub	sp, #16
 800c3f0:	af00      	add	r7, sp, #0
 800c3f2:	4603      	mov	r3, r0
 800c3f4:	603a      	str	r2, [r7, #0]
 800c3f6:	71fb      	strb	r3, [r7, #7]
 800c3f8:	460b      	mov	r3, r1
 800c3fa:	71bb      	strb	r3, [r7, #6]
    DRESULT res;

    if (pdrv == USB_DISK)  /* U */
 800c3fc:	79fb      	ldrb	r3, [r7, #7]
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	d107      	bne.n	800c412 <disk_ioctl+0x26>
    {
        res = USBH_ioctl(cmd, buff);
 800c402:	79bb      	ldrb	r3, [r7, #6]
 800c404:	6839      	ldr	r1, [r7, #0]
 800c406:	4618      	mov	r0, r3
 800c408:	f008 f9d6 	bl	80147b8 <USBH_ioctl>
 800c40c:	4603      	mov	r3, r0
 800c40e:	73fb      	strb	r3, [r7, #15]
 800c410:	e001      	b.n	800c416 <disk_ioctl+0x2a>
    }
    else
    {
        res = RES_ERROR;    /*  */
 800c412:	2301      	movs	r3, #1
 800c414:	73fb      	strb	r3, [r7, #15]
    }
    
    return res;
 800c416:	7bfb      	ldrb	r3, [r7, #15]
}
 800c418:	4618      	mov	r0, r3
 800c41a:	3710      	adds	r7, #16
 800c41c:	46bd      	mov	sp, r7
 800c41e:	bd80      	pop	{r7, pc}

0800c420 <ld_word>:
/*-----------------------------------------------------------------------*/
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800c420:	b480      	push	{r7}
 800c422:	b085      	sub	sp, #20
 800c424:	af00      	add	r7, sp, #0
 800c426:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	3301      	adds	r3, #1
 800c42c:	781b      	ldrb	r3, [r3, #0]
 800c42e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800c430:	89fb      	ldrh	r3, [r7, #14]
 800c432:	021b      	lsls	r3, r3, #8
 800c434:	b21a      	sxth	r2, r3
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	781b      	ldrb	r3, [r3, #0]
 800c43a:	b21b      	sxth	r3, r3
 800c43c:	4313      	orrs	r3, r2
 800c43e:	b21b      	sxth	r3, r3
 800c440:	81fb      	strh	r3, [r7, #14]
	return rv;
 800c442:	89fb      	ldrh	r3, [r7, #14]
}
 800c444:	4618      	mov	r0, r3
 800c446:	3714      	adds	r7, #20
 800c448:	46bd      	mov	sp, r7
 800c44a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c44e:	4770      	bx	lr

0800c450 <ld_dword>:

static DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800c450:	b480      	push	{r7}
 800c452:	b085      	sub	sp, #20
 800c454:	af00      	add	r7, sp, #0
 800c456:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	3303      	adds	r3, #3
 800c45c:	781b      	ldrb	r3, [r3, #0]
 800c45e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800c460:	68fb      	ldr	r3, [r7, #12]
 800c462:	021b      	lsls	r3, r3, #8
 800c464:	687a      	ldr	r2, [r7, #4]
 800c466:	3202      	adds	r2, #2
 800c468:	7812      	ldrb	r2, [r2, #0]
 800c46a:	4313      	orrs	r3, r2
 800c46c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800c46e:	68fb      	ldr	r3, [r7, #12]
 800c470:	021b      	lsls	r3, r3, #8
 800c472:	687a      	ldr	r2, [r7, #4]
 800c474:	3201      	adds	r2, #1
 800c476:	7812      	ldrb	r2, [r2, #0]
 800c478:	4313      	orrs	r3, r2
 800c47a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800c47c:	68fb      	ldr	r3, [r7, #12]
 800c47e:	021b      	lsls	r3, r3, #8
 800c480:	687a      	ldr	r2, [r7, #4]
 800c482:	7812      	ldrb	r2, [r2, #0]
 800c484:	4313      	orrs	r3, r2
 800c486:	60fb      	str	r3, [r7, #12]
	return rv;
 800c488:	68fb      	ldr	r3, [r7, #12]
}
 800c48a:	4618      	mov	r0, r3
 800c48c:	3714      	adds	r7, #20
 800c48e:	46bd      	mov	sp, r7
 800c490:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c494:	4770      	bx	lr

0800c496 <ld_qword>:

#if FF_FS_EXFAT
static QWORD ld_qword (const BYTE* ptr)	/* Load an 8-byte little-endian word */
{
 800c496:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800c49a:	b09d      	sub	sp, #116	; 0x74
 800c49c:	af00      	add	r7, sp, #0
 800c49e:	6678      	str	r0, [r7, #100]	; 0x64
	QWORD rv;

	rv = ptr[7];
 800c4a0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c4a2:	3307      	adds	r3, #7
 800c4a4:	781b      	ldrb	r3, [r3, #0]
 800c4a6:	b2db      	uxtb	r3, r3
 800c4a8:	2200      	movs	r2, #0
 800c4aa:	469a      	mov	sl, r3
 800c4ac:	4693      	mov	fp, r2
 800c4ae:	e9c7 ab1a 	strd	sl, fp, [r7, #104]	; 0x68
	rv = rv << 8 | ptr[6];
 800c4b2:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800c4b6:	f04f 0000 	mov.w	r0, #0
 800c4ba:	f04f 0100 	mov.w	r1, #0
 800c4be:	0219      	lsls	r1, r3, #8
 800c4c0:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 800c4c4:	0210      	lsls	r0, r2, #8
 800c4c6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c4c8:	3306      	adds	r3, #6
 800c4ca:	781b      	ldrb	r3, [r3, #0]
 800c4cc:	b2db      	uxtb	r3, r3
 800c4ce:	2200      	movs	r2, #0
 800c4d0:	461c      	mov	r4, r3
 800c4d2:	4615      	mov	r5, r2
 800c4d4:	ea40 0804 	orr.w	r8, r0, r4
 800c4d8:	ea41 0905 	orr.w	r9, r1, r5
 800c4dc:	e9c7 891a 	strd	r8, r9, [r7, #104]	; 0x68
	rv = rv << 8 | ptr[5];
 800c4e0:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800c4e4:	f04f 0000 	mov.w	r0, #0
 800c4e8:	f04f 0100 	mov.w	r1, #0
 800c4ec:	0219      	lsls	r1, r3, #8
 800c4ee:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 800c4f2:	0210      	lsls	r0, r2, #8
 800c4f4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c4f6:	3305      	adds	r3, #5
 800c4f8:	781b      	ldrb	r3, [r3, #0]
 800c4fa:	b2db      	uxtb	r3, r3
 800c4fc:	2200      	movs	r2, #0
 800c4fe:	65bb      	str	r3, [r7, #88]	; 0x58
 800c500:	65fa      	str	r2, [r7, #92]	; 0x5c
 800c502:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 800c506:	4623      	mov	r3, r4
 800c508:	4303      	orrs	r3, r0
 800c50a:	62bb      	str	r3, [r7, #40]	; 0x28
 800c50c:	462b      	mov	r3, r5
 800c50e:	430b      	orrs	r3, r1
 800c510:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c512:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 800c516:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
	rv = rv << 8 | ptr[4];
 800c51a:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800c51e:	f04f 0000 	mov.w	r0, #0
 800c522:	f04f 0100 	mov.w	r1, #0
 800c526:	0219      	lsls	r1, r3, #8
 800c528:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 800c52c:	0210      	lsls	r0, r2, #8
 800c52e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c530:	3304      	adds	r3, #4
 800c532:	781b      	ldrb	r3, [r3, #0]
 800c534:	b2db      	uxtb	r3, r3
 800c536:	2200      	movs	r2, #0
 800c538:	653b      	str	r3, [r7, #80]	; 0x50
 800c53a:	657a      	str	r2, [r7, #84]	; 0x54
 800c53c:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 800c540:	4623      	mov	r3, r4
 800c542:	4303      	orrs	r3, r0
 800c544:	623b      	str	r3, [r7, #32]
 800c546:	462b      	mov	r3, r5
 800c548:	430b      	orrs	r3, r1
 800c54a:	627b      	str	r3, [r7, #36]	; 0x24
 800c54c:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 800c550:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
	rv = rv << 8 | ptr[3];
 800c554:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800c558:	f04f 0000 	mov.w	r0, #0
 800c55c:	f04f 0100 	mov.w	r1, #0
 800c560:	0219      	lsls	r1, r3, #8
 800c562:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 800c566:	0210      	lsls	r0, r2, #8
 800c568:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c56a:	3303      	adds	r3, #3
 800c56c:	781b      	ldrb	r3, [r3, #0]
 800c56e:	b2db      	uxtb	r3, r3
 800c570:	2200      	movs	r2, #0
 800c572:	64bb      	str	r3, [r7, #72]	; 0x48
 800c574:	64fa      	str	r2, [r7, #76]	; 0x4c
 800c576:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 800c57a:	4623      	mov	r3, r4
 800c57c:	4303      	orrs	r3, r0
 800c57e:	61bb      	str	r3, [r7, #24]
 800c580:	462b      	mov	r3, r5
 800c582:	430b      	orrs	r3, r1
 800c584:	61fb      	str	r3, [r7, #28]
 800c586:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800c58a:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
	rv = rv << 8 | ptr[2];
 800c58e:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800c592:	f04f 0000 	mov.w	r0, #0
 800c596:	f04f 0100 	mov.w	r1, #0
 800c59a:	0219      	lsls	r1, r3, #8
 800c59c:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 800c5a0:	0210      	lsls	r0, r2, #8
 800c5a2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c5a4:	3302      	adds	r3, #2
 800c5a6:	781b      	ldrb	r3, [r3, #0]
 800c5a8:	b2db      	uxtb	r3, r3
 800c5aa:	2200      	movs	r2, #0
 800c5ac:	643b      	str	r3, [r7, #64]	; 0x40
 800c5ae:	647a      	str	r2, [r7, #68]	; 0x44
 800c5b0:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	; 0x40
 800c5b4:	4623      	mov	r3, r4
 800c5b6:	4303      	orrs	r3, r0
 800c5b8:	613b      	str	r3, [r7, #16]
 800c5ba:	462b      	mov	r3, r5
 800c5bc:	430b      	orrs	r3, r1
 800c5be:	617b      	str	r3, [r7, #20]
 800c5c0:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800c5c4:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
	rv = rv << 8 | ptr[1];
 800c5c8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800c5cc:	f04f 0200 	mov.w	r2, #0
 800c5d0:	f04f 0300 	mov.w	r3, #0
 800c5d4:	020b      	lsls	r3, r1, #8
 800c5d6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800c5da:	0202      	lsls	r2, r0, #8
 800c5dc:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800c5de:	3101      	adds	r1, #1
 800c5e0:	7809      	ldrb	r1, [r1, #0]
 800c5e2:	b2c9      	uxtb	r1, r1
 800c5e4:	2000      	movs	r0, #0
 800c5e6:	63b9      	str	r1, [r7, #56]	; 0x38
 800c5e8:	63f8      	str	r0, [r7, #60]	; 0x3c
 800c5ea:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	; 0x38
 800c5ee:	4621      	mov	r1, r4
 800c5f0:	4311      	orrs	r1, r2
 800c5f2:	60b9      	str	r1, [r7, #8]
 800c5f4:	4629      	mov	r1, r5
 800c5f6:	4319      	orrs	r1, r3
 800c5f8:	60f9      	str	r1, [r7, #12]
 800c5fa:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800c5fe:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
	rv = rv << 8 | ptr[0];
 800c602:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800c606:	f04f 0200 	mov.w	r2, #0
 800c60a:	f04f 0300 	mov.w	r3, #0
 800c60e:	020b      	lsls	r3, r1, #8
 800c610:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800c614:	0202      	lsls	r2, r0, #8
 800c616:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800c618:	7809      	ldrb	r1, [r1, #0]
 800c61a:	b2c9      	uxtb	r1, r1
 800c61c:	2000      	movs	r0, #0
 800c61e:	6339      	str	r1, [r7, #48]	; 0x30
 800c620:	6378      	str	r0, [r7, #52]	; 0x34
 800c622:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800c626:	4621      	mov	r1, r4
 800c628:	4311      	orrs	r1, r2
 800c62a:	6039      	str	r1, [r7, #0]
 800c62c:	4629      	mov	r1, r5
 800c62e:	4319      	orrs	r1, r3
 800c630:	6079      	str	r1, [r7, #4]
 800c632:	e9d7 3400 	ldrd	r3, r4, [r7]
 800c636:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
	return rv;
 800c63a:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
}
 800c63e:	4610      	mov	r0, r2
 800c640:	4619      	mov	r1, r3
 800c642:	3774      	adds	r7, #116	; 0x74
 800c644:	46bd      	mov	sp, r7
 800c646:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800c64a:	4770      	bx	lr

0800c64c <st_word>:
#endif

#if !FF_FS_READONLY
static void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800c64c:	b480      	push	{r7}
 800c64e:	b083      	sub	sp, #12
 800c650:	af00      	add	r7, sp, #0
 800c652:	6078      	str	r0, [r7, #4]
 800c654:	460b      	mov	r3, r1
 800c656:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	1c5a      	adds	r2, r3, #1
 800c65c:	607a      	str	r2, [r7, #4]
 800c65e:	887a      	ldrh	r2, [r7, #2]
 800c660:	b2d2      	uxtb	r2, r2
 800c662:	701a      	strb	r2, [r3, #0]
 800c664:	887b      	ldrh	r3, [r7, #2]
 800c666:	0a1b      	lsrs	r3, r3, #8
 800c668:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	1c5a      	adds	r2, r3, #1
 800c66e:	607a      	str	r2, [r7, #4]
 800c670:	887a      	ldrh	r2, [r7, #2]
 800c672:	b2d2      	uxtb	r2, r2
 800c674:	701a      	strb	r2, [r3, #0]
}
 800c676:	bf00      	nop
 800c678:	370c      	adds	r7, #12
 800c67a:	46bd      	mov	sp, r7
 800c67c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c680:	4770      	bx	lr

0800c682 <st_dword>:

static void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800c682:	b480      	push	{r7}
 800c684:	b083      	sub	sp, #12
 800c686:	af00      	add	r7, sp, #0
 800c688:	6078      	str	r0, [r7, #4]
 800c68a:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	1c5a      	adds	r2, r3, #1
 800c690:	607a      	str	r2, [r7, #4]
 800c692:	683a      	ldr	r2, [r7, #0]
 800c694:	b2d2      	uxtb	r2, r2
 800c696:	701a      	strb	r2, [r3, #0]
 800c698:	683b      	ldr	r3, [r7, #0]
 800c69a:	0a1b      	lsrs	r3, r3, #8
 800c69c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	1c5a      	adds	r2, r3, #1
 800c6a2:	607a      	str	r2, [r7, #4]
 800c6a4:	683a      	ldr	r2, [r7, #0]
 800c6a6:	b2d2      	uxtb	r2, r2
 800c6a8:	701a      	strb	r2, [r3, #0]
 800c6aa:	683b      	ldr	r3, [r7, #0]
 800c6ac:	0a1b      	lsrs	r3, r3, #8
 800c6ae:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	1c5a      	adds	r2, r3, #1
 800c6b4:	607a      	str	r2, [r7, #4]
 800c6b6:	683a      	ldr	r2, [r7, #0]
 800c6b8:	b2d2      	uxtb	r2, r2
 800c6ba:	701a      	strb	r2, [r3, #0]
 800c6bc:	683b      	ldr	r3, [r7, #0]
 800c6be:	0a1b      	lsrs	r3, r3, #8
 800c6c0:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	1c5a      	adds	r2, r3, #1
 800c6c6:	607a      	str	r2, [r7, #4]
 800c6c8:	683a      	ldr	r2, [r7, #0]
 800c6ca:	b2d2      	uxtb	r2, r2
 800c6cc:	701a      	strb	r2, [r3, #0]
}
 800c6ce:	bf00      	nop
 800c6d0:	370c      	adds	r7, #12
 800c6d2:	46bd      	mov	sp, r7
 800c6d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6d8:	4770      	bx	lr

0800c6da <st_qword>:

#if FF_FS_EXFAT
static void st_qword (BYTE* ptr, QWORD val)	/* Store an 8-byte word in little-endian */
{
 800c6da:	b480      	push	{r7}
 800c6dc:	b085      	sub	sp, #20
 800c6de:	af00      	add	r7, sp, #0
 800c6e0:	60f8      	str	r0, [r7, #12]
 800c6e2:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 800c6e6:	68fb      	ldr	r3, [r7, #12]
 800c6e8:	1c5a      	adds	r2, r3, #1
 800c6ea:	60fa      	str	r2, [r7, #12]
 800c6ec:	783a      	ldrb	r2, [r7, #0]
 800c6ee:	701a      	strb	r2, [r3, #0]
 800c6f0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c6f4:	f04f 0200 	mov.w	r2, #0
 800c6f8:	f04f 0300 	mov.w	r3, #0
 800c6fc:	0a02      	lsrs	r2, r0, #8
 800c6fe:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800c702:	0a0b      	lsrs	r3, r1, #8
 800c704:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 800c708:	68fb      	ldr	r3, [r7, #12]
 800c70a:	1c5a      	adds	r2, r3, #1
 800c70c:	60fa      	str	r2, [r7, #12]
 800c70e:	783a      	ldrb	r2, [r7, #0]
 800c710:	701a      	strb	r2, [r3, #0]
 800c712:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c716:	f04f 0200 	mov.w	r2, #0
 800c71a:	f04f 0300 	mov.w	r3, #0
 800c71e:	0a02      	lsrs	r2, r0, #8
 800c720:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800c724:	0a0b      	lsrs	r3, r1, #8
 800c726:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 800c72a:	68fb      	ldr	r3, [r7, #12]
 800c72c:	1c5a      	adds	r2, r3, #1
 800c72e:	60fa      	str	r2, [r7, #12]
 800c730:	783a      	ldrb	r2, [r7, #0]
 800c732:	701a      	strb	r2, [r3, #0]
 800c734:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c738:	f04f 0200 	mov.w	r2, #0
 800c73c:	f04f 0300 	mov.w	r3, #0
 800c740:	0a02      	lsrs	r2, r0, #8
 800c742:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800c746:	0a0b      	lsrs	r3, r1, #8
 800c748:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 800c74c:	68fb      	ldr	r3, [r7, #12]
 800c74e:	1c5a      	adds	r2, r3, #1
 800c750:	60fa      	str	r2, [r7, #12]
 800c752:	783a      	ldrb	r2, [r7, #0]
 800c754:	701a      	strb	r2, [r3, #0]
 800c756:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c75a:	f04f 0200 	mov.w	r2, #0
 800c75e:	f04f 0300 	mov.w	r3, #0
 800c762:	0a02      	lsrs	r2, r0, #8
 800c764:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800c768:	0a0b      	lsrs	r3, r1, #8
 800c76a:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 800c76e:	68fb      	ldr	r3, [r7, #12]
 800c770:	1c5a      	adds	r2, r3, #1
 800c772:	60fa      	str	r2, [r7, #12]
 800c774:	783a      	ldrb	r2, [r7, #0]
 800c776:	701a      	strb	r2, [r3, #0]
 800c778:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c77c:	f04f 0200 	mov.w	r2, #0
 800c780:	f04f 0300 	mov.w	r3, #0
 800c784:	0a02      	lsrs	r2, r0, #8
 800c786:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800c78a:	0a0b      	lsrs	r3, r1, #8
 800c78c:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 800c790:	68fb      	ldr	r3, [r7, #12]
 800c792:	1c5a      	adds	r2, r3, #1
 800c794:	60fa      	str	r2, [r7, #12]
 800c796:	783a      	ldrb	r2, [r7, #0]
 800c798:	701a      	strb	r2, [r3, #0]
 800c79a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c79e:	f04f 0200 	mov.w	r2, #0
 800c7a2:	f04f 0300 	mov.w	r3, #0
 800c7a6:	0a02      	lsrs	r2, r0, #8
 800c7a8:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800c7ac:	0a0b      	lsrs	r3, r1, #8
 800c7ae:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 800c7b2:	68fb      	ldr	r3, [r7, #12]
 800c7b4:	1c5a      	adds	r2, r3, #1
 800c7b6:	60fa      	str	r2, [r7, #12]
 800c7b8:	783a      	ldrb	r2, [r7, #0]
 800c7ba:	701a      	strb	r2, [r3, #0]
 800c7bc:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c7c0:	f04f 0200 	mov.w	r2, #0
 800c7c4:	f04f 0300 	mov.w	r3, #0
 800c7c8:	0a02      	lsrs	r2, r0, #8
 800c7ca:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800c7ce:	0a0b      	lsrs	r3, r1, #8
 800c7d0:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val;
 800c7d4:	68fb      	ldr	r3, [r7, #12]
 800c7d6:	1c5a      	adds	r2, r3, #1
 800c7d8:	60fa      	str	r2, [r7, #12]
 800c7da:	783a      	ldrb	r2, [r7, #0]
 800c7dc:	701a      	strb	r2, [r3, #0]
}
 800c7de:	bf00      	nop
 800c7e0:	3714      	adds	r7, #20
 800c7e2:	46bd      	mov	sp, r7
 800c7e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7e8:	4770      	bx	lr

0800c7ea <dbc_1st>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Test if the byte is DBC 1st byte */
static int dbc_1st (BYTE c)
{
 800c7ea:	b480      	push	{r7}
 800c7ec:	b083      	sub	sp, #12
 800c7ee:	af00      	add	r7, sp, #0
 800c7f0:	4603      	mov	r3, r0
 800c7f2:	71fb      	strb	r3, [r7, #7]
	if (DbcTbl && c >= DbcTbl[0]) {
		if (c <= DbcTbl[1]) return 1;					/* 1st byte range 1 */
		if (c >= DbcTbl[2] && c <= DbcTbl[3]) return 1;	/* 1st byte range 2 */
	}
#elif FF_CODE_PAGE >= 900	/* DBCS fixed code page */
	if (c >= DbcTbl[0]) {
 800c7f4:	2281      	movs	r2, #129	; 0x81
 800c7f6:	79fb      	ldrb	r3, [r7, #7]
 800c7f8:	4293      	cmp	r3, r2
 800c7fa:	d30f      	bcc.n	800c81c <dbc_1st+0x32>
		if (c <= DbcTbl[1]) return 1;
 800c7fc:	22fe      	movs	r2, #254	; 0xfe
 800c7fe:	79fb      	ldrb	r3, [r7, #7]
 800c800:	4293      	cmp	r3, r2
 800c802:	d801      	bhi.n	800c808 <dbc_1st+0x1e>
 800c804:	2301      	movs	r3, #1
 800c806:	e00a      	b.n	800c81e <dbc_1st+0x34>
		if (c >= DbcTbl[2] && c <= DbcTbl[3]) return 1;
 800c808:	2200      	movs	r2, #0
 800c80a:	79fb      	ldrb	r3, [r7, #7]
 800c80c:	4293      	cmp	r3, r2
 800c80e:	d305      	bcc.n	800c81c <dbc_1st+0x32>
 800c810:	2200      	movs	r2, #0
 800c812:	79fb      	ldrb	r3, [r7, #7]
 800c814:	4293      	cmp	r3, r2
 800c816:	d801      	bhi.n	800c81c <dbc_1st+0x32>
 800c818:	2301      	movs	r3, #1
 800c81a:	e000      	b.n	800c81e <dbc_1st+0x34>
	}
#else						/* SBCS fixed code page */
	if (c != 0) return 0;	/* Always false */
#endif
	return 0;
 800c81c:	2300      	movs	r3, #0
}
 800c81e:	4618      	mov	r0, r3
 800c820:	370c      	adds	r7, #12
 800c822:	46bd      	mov	sp, r7
 800c824:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c828:	4770      	bx	lr

0800c82a <dbc_2nd>:


/* Test if the byte is DBC 2nd byte */
static int dbc_2nd (BYTE c)
{
 800c82a:	b480      	push	{r7}
 800c82c:	b083      	sub	sp, #12
 800c82e:	af00      	add	r7, sp, #0
 800c830:	4603      	mov	r3, r0
 800c832:	71fb      	strb	r3, [r7, #7]
		if (c <= DbcTbl[5]) return 1;					/* 2nd byte range 1 */
		if (c >= DbcTbl[6] && c <= DbcTbl[7]) return 1;	/* 2nd byte range 2 */
		if (c >= DbcTbl[8] && c <= DbcTbl[9]) return 1;	/* 2nd byte range 3 */
	}
#elif FF_CODE_PAGE >= 900	/* DBCS fixed code page */
	if (c >= DbcTbl[4]) {
 800c834:	2240      	movs	r2, #64	; 0x40
 800c836:	79fb      	ldrb	r3, [r7, #7]
 800c838:	4293      	cmp	r3, r2
 800c83a:	d319      	bcc.n	800c870 <dbc_2nd+0x46>
		if (c <= DbcTbl[5]) return 1;
 800c83c:	227e      	movs	r2, #126	; 0x7e
 800c83e:	79fb      	ldrb	r3, [r7, #7]
 800c840:	4293      	cmp	r3, r2
 800c842:	d801      	bhi.n	800c848 <dbc_2nd+0x1e>
 800c844:	2301      	movs	r3, #1
 800c846:	e014      	b.n	800c872 <dbc_2nd+0x48>
		if (c >= DbcTbl[6] && c <= DbcTbl[7]) return 1;
 800c848:	2280      	movs	r2, #128	; 0x80
 800c84a:	79fb      	ldrb	r3, [r7, #7]
 800c84c:	4293      	cmp	r3, r2
 800c84e:	d305      	bcc.n	800c85c <dbc_2nd+0x32>
 800c850:	22fe      	movs	r2, #254	; 0xfe
 800c852:	79fb      	ldrb	r3, [r7, #7]
 800c854:	4293      	cmp	r3, r2
 800c856:	d801      	bhi.n	800c85c <dbc_2nd+0x32>
 800c858:	2301      	movs	r3, #1
 800c85a:	e00a      	b.n	800c872 <dbc_2nd+0x48>
		if (c >= DbcTbl[8] && c <= DbcTbl[9]) return 1;
 800c85c:	2200      	movs	r2, #0
 800c85e:	79fb      	ldrb	r3, [r7, #7]
 800c860:	4293      	cmp	r3, r2
 800c862:	d305      	bcc.n	800c870 <dbc_2nd+0x46>
 800c864:	2200      	movs	r2, #0
 800c866:	79fb      	ldrb	r3, [r7, #7]
 800c868:	4293      	cmp	r3, r2
 800c86a:	d801      	bhi.n	800c870 <dbc_2nd+0x46>
 800c86c:	2301      	movs	r3, #1
 800c86e:	e000      	b.n	800c872 <dbc_2nd+0x48>
	}
#else						/* SBCS fixed code page */
	if (c != 0) return 0;	/* Always false */
#endif
	return 0;
 800c870:	2300      	movs	r3, #0
}
 800c872:	4618      	mov	r0, r3
 800c874:	370c      	adds	r7, #12
 800c876:	46bd      	mov	sp, r7
 800c878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c87c:	4770      	bx	lr

0800c87e <tchar2uni>:

/* Get a Unicode code point from the TCHAR string in defined API encodeing */
static DWORD tchar2uni (	/* Returns a character in UTF-16 encoding (>=0x10000 on surrogate pair, 0xFFFFFFFF on decode error) */
	const TCHAR** str		/* Pointer to pointer to TCHAR string in configured encoding */
)
{
 800c87e:	b580      	push	{r7, lr}
 800c880:	b086      	sub	sp, #24
 800c882:	af00      	add	r7, sp, #0
 800c884:	6078      	str	r0, [r7, #4]
	DWORD uc;
	const TCHAR *p = *str;
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	681b      	ldr	r3, [r3, #0]
 800c88a:	617b      	str	r3, [r7, #20]

#else		/* ANSI/OEM input */
	BYTE b;
	WCHAR wc;

	wc = (BYTE)*p++;			/* Get a byte */
 800c88c:	697b      	ldr	r3, [r7, #20]
 800c88e:	1c5a      	adds	r2, r3, #1
 800c890:	617a      	str	r2, [r7, #20]
 800c892:	781b      	ldrb	r3, [r3, #0]
 800c894:	827b      	strh	r3, [r7, #18]
	if (dbc_1st((BYTE)wc)) {	/* Is it a DBC 1st byte? */
 800c896:	8a7b      	ldrh	r3, [r7, #18]
 800c898:	b2db      	uxtb	r3, r3
 800c89a:	4618      	mov	r0, r3
 800c89c:	f7ff ffa5 	bl	800c7ea <dbc_1st>
 800c8a0:	4603      	mov	r3, r0
 800c8a2:	2b00      	cmp	r3, #0
 800c8a4:	d015      	beq.n	800c8d2 <tchar2uni+0x54>
		b = (BYTE)*p++;			/* Get 2nd byte */
 800c8a6:	697b      	ldr	r3, [r7, #20]
 800c8a8:	1c5a      	adds	r2, r3, #1
 800c8aa:	617a      	str	r2, [r7, #20]
 800c8ac:	781b      	ldrb	r3, [r3, #0]
 800c8ae:	747b      	strb	r3, [r7, #17]
		if (!dbc_2nd(b)) return 0xFFFFFFFF;	/* Invalid code? */
 800c8b0:	7c7b      	ldrb	r3, [r7, #17]
 800c8b2:	4618      	mov	r0, r3
 800c8b4:	f7ff ffb9 	bl	800c82a <dbc_2nd>
 800c8b8:	4603      	mov	r3, r0
 800c8ba:	2b00      	cmp	r3, #0
 800c8bc:	d102      	bne.n	800c8c4 <tchar2uni+0x46>
 800c8be:	f04f 33ff 	mov.w	r3, #4294967295
 800c8c2:	e01d      	b.n	800c900 <tchar2uni+0x82>
		wc = (wc << 8) + b;		/* Make a DBC */
 800c8c4:	8a7b      	ldrh	r3, [r7, #18]
 800c8c6:	021b      	lsls	r3, r3, #8
 800c8c8:	b29a      	uxth	r2, r3
 800c8ca:	7c7b      	ldrb	r3, [r7, #17]
 800c8cc:	b29b      	uxth	r3, r3
 800c8ce:	4413      	add	r3, r2
 800c8d0:	827b      	strh	r3, [r7, #18]
	}
	if (wc != 0) {
 800c8d2:	8a7b      	ldrh	r3, [r7, #18]
 800c8d4:	2b00      	cmp	r3, #0
 800c8d6:	d00d      	beq.n	800c8f4 <tchar2uni+0x76>
		wc = ff_oem2uni(wc, CODEPAGE);	/* ANSI/OEM ==> Unicode */
 800c8d8:	8a7b      	ldrh	r3, [r7, #18]
 800c8da:	f44f 716a 	mov.w	r1, #936	; 0x3a8
 800c8de:	4618      	mov	r0, r3
 800c8e0:	f004 fb1c 	bl	8010f1c <ff_oem2uni>
 800c8e4:	4603      	mov	r3, r0
 800c8e6:	827b      	strh	r3, [r7, #18]
		if (wc == 0) return 0xFFFFFFFF;	/* Invalid code? */
 800c8e8:	8a7b      	ldrh	r3, [r7, #18]
 800c8ea:	2b00      	cmp	r3, #0
 800c8ec:	d102      	bne.n	800c8f4 <tchar2uni+0x76>
 800c8ee:	f04f 33ff 	mov.w	r3, #4294967295
 800c8f2:	e005      	b.n	800c900 <tchar2uni+0x82>
	}
	uc = wc;
 800c8f4:	8a7b      	ldrh	r3, [r7, #18]
 800c8f6:	60fb      	str	r3, [r7, #12]

#endif
	*str = p;	/* Next read pointer */
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	697a      	ldr	r2, [r7, #20]
 800c8fc:	601a      	str	r2, [r3, #0]
	return uc;
 800c8fe:	68fb      	ldr	r3, [r7, #12]
}
 800c900:	4618      	mov	r0, r3
 800c902:	3718      	adds	r7, #24
 800c904:	46bd      	mov	sp, r7
 800c906:	bd80      	pop	{r7, pc}

0800c908 <put_utf>:
static UINT put_utf (	/* Returns number of encoding units written (0:buffer overflow or wrong encoding) */
	DWORD chr,	/* UTF-16 encoded character (Surrogate pair if >=0x10000) */
	TCHAR* buf,	/* Output buffer */
	UINT szb	/* Size of the buffer */
)
{
 800c908:	b580      	push	{r7, lr}
 800c90a:	b086      	sub	sp, #24
 800c90c:	af00      	add	r7, sp, #0
 800c90e:	60f8      	str	r0, [r7, #12]
 800c910:	60b9      	str	r1, [r7, #8]
 800c912:	607a      	str	r2, [r7, #4]
	return 1;

#else						/* ANSI/OEM output */
	WCHAR wc;

	wc = ff_uni2oem(chr, CODEPAGE);
 800c914:	f44f 716a 	mov.w	r1, #936	; 0x3a8
 800c918:	68f8      	ldr	r0, [r7, #12]
 800c91a:	f004 faa3 	bl	8010e64 <ff_uni2oem>
 800c91e:	4603      	mov	r3, r0
 800c920:	82fb      	strh	r3, [r7, #22]
	if (wc >= 0x100) {	/* Is this a DBC? */
 800c922:	8afb      	ldrh	r3, [r7, #22]
 800c924:	2bff      	cmp	r3, #255	; 0xff
 800c926:	d914      	bls.n	800c952 <put_utf+0x4a>
		if (szb < 2) return 0;
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	2b01      	cmp	r3, #1
 800c92c:	d801      	bhi.n	800c932 <put_utf+0x2a>
 800c92e:	2300      	movs	r3, #0
 800c930:	e01e      	b.n	800c970 <put_utf+0x68>
		*buf++ = (char)(wc >> 8);	/* Store DBC 1st byte */
 800c932:	8afb      	ldrh	r3, [r7, #22]
 800c934:	0a1b      	lsrs	r3, r3, #8
 800c936:	b299      	uxth	r1, r3
 800c938:	68bb      	ldr	r3, [r7, #8]
 800c93a:	1c5a      	adds	r2, r3, #1
 800c93c:	60ba      	str	r2, [r7, #8]
 800c93e:	b2ca      	uxtb	r2, r1
 800c940:	701a      	strb	r2, [r3, #0]
		*buf++ = (TCHAR)wc;			/* Store DBC 2nd byte */
 800c942:	68bb      	ldr	r3, [r7, #8]
 800c944:	1c5a      	adds	r2, r3, #1
 800c946:	60ba      	str	r2, [r7, #8]
 800c948:	8afa      	ldrh	r2, [r7, #22]
 800c94a:	b2d2      	uxtb	r2, r2
 800c94c:	701a      	strb	r2, [r3, #0]
		return 2;
 800c94e:	2302      	movs	r3, #2
 800c950:	e00e      	b.n	800c970 <put_utf+0x68>
	}
	if (wc == 0 || szb < 1) return 0;	/* Invalid char or buffer overflow? */
 800c952:	8afb      	ldrh	r3, [r7, #22]
 800c954:	2b00      	cmp	r3, #0
 800c956:	d002      	beq.n	800c95e <put_utf+0x56>
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	2b00      	cmp	r3, #0
 800c95c:	d101      	bne.n	800c962 <put_utf+0x5a>
 800c95e:	2300      	movs	r3, #0
 800c960:	e006      	b.n	800c970 <put_utf+0x68>
	*buf++ = (TCHAR)wc;					/* Store the character */
 800c962:	68bb      	ldr	r3, [r7, #8]
 800c964:	1c5a      	adds	r2, r3, #1
 800c966:	60ba      	str	r2, [r7, #8]
 800c968:	8afa      	ldrh	r2, [r7, #22]
 800c96a:	b2d2      	uxtb	r2, r2
 800c96c:	701a      	strb	r2, [r3, #0]
	return 1;
 800c96e:	2301      	movs	r3, #1
#endif
}
 800c970:	4618      	mov	r0, r3
 800c972:	3718      	adds	r7, #24
 800c974:	46bd      	mov	sp, r7
 800c976:	bd80      	pop	{r7, pc}

0800c978 <sync_window>:
/*-----------------------------------------------------------------------*/
#if !FF_FS_READONLY
static FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS* fs			/* Filesystem object */
)
{
 800c978:	b580      	push	{r7, lr}
 800c97a:	b084      	sub	sp, #16
 800c97c:	af00      	add	r7, sp, #0
 800c97e:	6078      	str	r0, [r7, #4]
	FRESULT res = FR_OK;
 800c980:	2300      	movs	r3, #0
 800c982:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Is the disk access window dirty? */
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	78db      	ldrb	r3, [r3, #3]
 800c988:	2b00      	cmp	r3, #0
 800c98a:	d02c      	beq.n	800c9e6 <sync_window+0x6e>
		if (disk_write(fs->pdrv, fs->win, fs->winsect, 1) == RES_OK) {	/* Write it back into the volume */
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	7858      	ldrb	r0, [r3, #1]
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c99a:	2301      	movs	r3, #1
 800c99c:	f7ff fcff 	bl	800c39e <disk_write>
 800c9a0:	4603      	mov	r3, r0
 800c9a2:	2b00      	cmp	r3, #0
 800c9a4:	d11d      	bne.n	800c9e2 <sync_window+0x6a>
			fs->wflag = 0;	/* Clear window dirty flag */
 800c9a6:	687b      	ldr	r3, [r7, #4]
 800c9a8:	2200      	movs	r2, #0
 800c9aa:	70da      	strb	r2, [r3, #3]
			if (fs->winsect - fs->fatbase < fs->fsize) {	/* Is it in the 1st FAT? */
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c9b4:	1ad2      	subs	r2, r2, r3
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	6a1b      	ldr	r3, [r3, #32]
 800c9ba:	429a      	cmp	r2, r3
 800c9bc:	d213      	bcs.n	800c9e6 <sync_window+0x6e>
				if (fs->n_fats == 2) disk_write(fs->pdrv, fs->win, fs->winsect + fs->fsize, 1);	/* Reflect it to 2nd FAT if needed */
 800c9be:	687b      	ldr	r3, [r7, #4]
 800c9c0:	789b      	ldrb	r3, [r3, #2]
 800c9c2:	2b02      	cmp	r3, #2
 800c9c4:	d10f      	bne.n	800c9e6 <sync_window+0x6e>
 800c9c6:	687b      	ldr	r3, [r7, #4]
 800c9c8:	7858      	ldrb	r0, [r3, #1]
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800c9d0:	687b      	ldr	r3, [r7, #4]
 800c9d2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	6a1b      	ldr	r3, [r3, #32]
 800c9d8:	441a      	add	r2, r3
 800c9da:	2301      	movs	r3, #1
 800c9dc:	f7ff fcdf 	bl	800c39e <disk_write>
 800c9e0:	e001      	b.n	800c9e6 <sync_window+0x6e>
			}
		} else {
			res = FR_DISK_ERR;
 800c9e2:	2301      	movs	r3, #1
 800c9e4:	73fb      	strb	r3, [r7, #15]
		}
	}
	return res;
 800c9e6:	7bfb      	ldrb	r3, [r7, #15]
}
 800c9e8:	4618      	mov	r0, r3
 800c9ea:	3710      	adds	r7, #16
 800c9ec:	46bd      	mov	sp, r7
 800c9ee:	bd80      	pop	{r7, pc}

0800c9f0 <move_window>:

static FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS* fs,		/* Filesystem object */
	LBA_t sect		/* Sector LBA to make appearance in the fs->win[] */
)
{
 800c9f0:	b580      	push	{r7, lr}
 800c9f2:	b084      	sub	sp, #16
 800c9f4:	af00      	add	r7, sp, #0
 800c9f6:	6078      	str	r0, [r7, #4]
 800c9f8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800c9fa:	2300      	movs	r3, #0
 800c9fc:	73fb      	strb	r3, [r7, #15]


	if (sect != fs->winsect) {	/* Window offset changed? */
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ca02:	683a      	ldr	r2, [r7, #0]
 800ca04:	429a      	cmp	r2, r3
 800ca06:	d01b      	beq.n	800ca40 <move_window+0x50>
#if !FF_FS_READONLY
		res = sync_window(fs);		/* Flush the window */
 800ca08:	6878      	ldr	r0, [r7, #4]
 800ca0a:	f7ff ffb5 	bl	800c978 <sync_window>
 800ca0e:	4603      	mov	r3, r0
 800ca10:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800ca12:	7bfb      	ldrb	r3, [r7, #15]
 800ca14:	2b00      	cmp	r3, #0
 800ca16:	d113      	bne.n	800ca40 <move_window+0x50>
			if (disk_read(fs->pdrv, fs->win, sect, 1) != RES_OK) {
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	7858      	ldrb	r0, [r3, #1]
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800ca22:	2301      	movs	r3, #1
 800ca24:	683a      	ldr	r2, [r7, #0]
 800ca26:	f7ff fc93 	bl	800c350 <disk_read>
 800ca2a:	4603      	mov	r3, r0
 800ca2c:	2b00      	cmp	r3, #0
 800ca2e:	d004      	beq.n	800ca3a <move_window+0x4a>
				sect = (LBA_t)0 - 1;	/* Invalidate window if read data is not valid */
 800ca30:	f04f 33ff 	mov.w	r3, #4294967295
 800ca34:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800ca36:	2301      	movs	r3, #1
 800ca38:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sect;
 800ca3a:	687b      	ldr	r3, [r7, #4]
 800ca3c:	683a      	ldr	r2, [r7, #0]
 800ca3e:	639a      	str	r2, [r3, #56]	; 0x38
		}
	}
	return res;
 800ca40:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca42:	4618      	mov	r0, r3
 800ca44:	3710      	adds	r7, #16
 800ca46:	46bd      	mov	sp, r7
 800ca48:	bd80      	pop	{r7, pc}
	...

0800ca4c <sync_fs>:
/*-----------------------------------------------------------------------*/

static FRESULT sync_fs (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS* fs		/* Filesystem object */
)
{
 800ca4c:	b580      	push	{r7, lr}
 800ca4e:	b084      	sub	sp, #16
 800ca50:	af00      	add	r7, sp, #0
 800ca52:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800ca54:	6878      	ldr	r0, [r7, #4]
 800ca56:	f7ff ff8f 	bl	800c978 <sync_window>
 800ca5a:	4603      	mov	r3, r0
 800ca5c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800ca5e:	7bfb      	ldrb	r3, [r7, #15]
 800ca60:	2b00      	cmp	r3, #0
 800ca62:	d158      	bne.n	800cb16 <sync_fs+0xca>
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {	/* FAT32: Update FSInfo sector if needed */
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	781b      	ldrb	r3, [r3, #0]
 800ca68:	2b03      	cmp	r3, #3
 800ca6a:	d148      	bne.n	800cafe <sync_fs+0xb2>
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	791b      	ldrb	r3, [r3, #4]
 800ca70:	2b01      	cmp	r3, #1
 800ca72:	d144      	bne.n	800cafe <sync_fs+0xb2>
			/* Create FSInfo structure */
			memset(fs->win, 0, sizeof fs->win);
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	333c      	adds	r3, #60	; 0x3c
 800ca78:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ca7c:	2100      	movs	r1, #0
 800ca7e:	4618      	mov	r0, r3
 800ca80:	f00a fe78 	bl	8017774 <memset>
			st_word(fs->win + BS_55AA, 0xAA55);					/* Boot signature */
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	333c      	adds	r3, #60	; 0x3c
 800ca88:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800ca8c:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800ca90:	4618      	mov	r0, r3
 800ca92:	f7ff fddb 	bl	800c64c <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);		/* Leading signature */
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	333c      	adds	r3, #60	; 0x3c
 800ca9a:	4921      	ldr	r1, [pc, #132]	; (800cb20 <sync_fs+0xd4>)
 800ca9c:	4618      	mov	r0, r3
 800ca9e:	f7ff fdf0 	bl	800c682 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);		/* Structure signature */
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	333c      	adds	r3, #60	; 0x3c
 800caa6:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800caaa:	491e      	ldr	r1, [pc, #120]	; (800cb24 <sync_fs+0xd8>)
 800caac:	4618      	mov	r0, r3
 800caae:	f7ff fde8 	bl	800c682 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);	/* Number of free clusters */
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	333c      	adds	r3, #60	; 0x3c
 800cab6:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800caba:	687b      	ldr	r3, [r7, #4]
 800cabc:	699b      	ldr	r3, [r3, #24]
 800cabe:	4619      	mov	r1, r3
 800cac0:	4610      	mov	r0, r2
 800cac2:	f7ff fdde 	bl	800c682 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);	/* Last allocated culuster */
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	333c      	adds	r3, #60	; 0x3c
 800caca:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	695b      	ldr	r3, [r3, #20]
 800cad2:	4619      	mov	r1, r3
 800cad4:	4610      	mov	r0, r2
 800cad6:	f7ff fdd4 	bl	800c682 <st_dword>
			fs->winsect = fs->volbase + 1;						/* Write it into the FSInfo sector (Next to VBR) */
 800cada:	687b      	ldr	r3, [r7, #4]
 800cadc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cade:	1c5a      	adds	r2, r3, #1
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	639a      	str	r2, [r3, #56]	; 0x38
			disk_write(fs->pdrv, fs->win, fs->winsect, 1);
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	7858      	ldrb	r0, [r3, #1]
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 800caee:	687b      	ldr	r3, [r7, #4]
 800caf0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800caf2:	2301      	movs	r3, #1
 800caf4:	f7ff fc53 	bl	800c39e <disk_write>
			fs->fsi_flag = 0;
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	2200      	movs	r2, #0
 800cafc:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the lower layer */
		if (disk_ioctl(fs->pdrv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	785b      	ldrb	r3, [r3, #1]
 800cb02:	2200      	movs	r2, #0
 800cb04:	2100      	movs	r1, #0
 800cb06:	4618      	mov	r0, r3
 800cb08:	f7ff fc70 	bl	800c3ec <disk_ioctl>
 800cb0c:	4603      	mov	r3, r0
 800cb0e:	2b00      	cmp	r3, #0
 800cb10:	d001      	beq.n	800cb16 <sync_fs+0xca>
 800cb12:	2301      	movs	r3, #1
 800cb14:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800cb16:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb18:	4618      	mov	r0, r3
 800cb1a:	3710      	adds	r7, #16
 800cb1c:	46bd      	mov	sp, r7
 800cb1e:	bd80      	pop	{r7, pc}
 800cb20:	41615252 	.word	0x41615252
 800cb24:	61417272 	.word	0x61417272

0800cb28 <clst2sect>:

static LBA_t clst2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* Filesystem object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800cb28:	b480      	push	{r7}
 800cb2a:	b083      	sub	sp, #12
 800cb2c:	af00      	add	r7, sp, #0
 800cb2e:	6078      	str	r0, [r7, #4]
 800cb30:	6039      	str	r1, [r7, #0]
	clst -= 2;		/* Cluster number is origin from 2 */
 800cb32:	683b      	ldr	r3, [r7, #0]
 800cb34:	3b02      	subs	r3, #2
 800cb36:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Is it invalid cluster number? */
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	69db      	ldr	r3, [r3, #28]
 800cb3c:	3b02      	subs	r3, #2
 800cb3e:	683a      	ldr	r2, [r7, #0]
 800cb40:	429a      	cmp	r2, r3
 800cb42:	d301      	bcc.n	800cb48 <clst2sect+0x20>
 800cb44:	2300      	movs	r3, #0
 800cb46:	e008      	b.n	800cb5a <clst2sect+0x32>
	return fs->database + (LBA_t)fs->csize * clst;	/* Start sector number of the cluster */
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	895b      	ldrh	r3, [r3, #10]
 800cb50:	4619      	mov	r1, r3
 800cb52:	683b      	ldr	r3, [r7, #0]
 800cb54:	fb01 f303 	mul.w	r3, r1, r3
 800cb58:	4413      	add	r3, r2
}
 800cb5a:	4618      	mov	r0, r3
 800cb5c:	370c      	adds	r7, #12
 800cb5e:	46bd      	mov	sp, r7
 800cb60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb64:	4770      	bx	lr
	...

0800cb68 <get_fat>:

static DWORD get_fat (		/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	FFOBJID* obj,	/* Corresponding object */
	DWORD clst		/* Cluster number to get the value */
)
{
 800cb68:	b580      	push	{r7, lr}
 800cb6a:	b088      	sub	sp, #32
 800cb6c:	af00      	add	r7, sp, #0
 800cb6e:	6078      	str	r0, [r7, #4]
 800cb70:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800cb72:	6879      	ldr	r1, [r7, #4]
 800cb74:	6809      	ldr	r1, [r1, #0]
 800cb76:	61b9      	str	r1, [r7, #24]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800cb78:	6839      	ldr	r1, [r7, #0]
 800cb7a:	2901      	cmp	r1, #1
 800cb7c:	d904      	bls.n	800cb88 <get_fat+0x20>
 800cb7e:	69b9      	ldr	r1, [r7, #24]
 800cb80:	69c9      	ldr	r1, [r1, #28]
 800cb82:	6838      	ldr	r0, [r7, #0]
 800cb84:	4288      	cmp	r0, r1
 800cb86:	d302      	bcc.n	800cb8e <get_fat+0x26>
		val = 1;	/* Internal error */
 800cb88:	2301      	movs	r3, #1
 800cb8a:	61fb      	str	r3, [r7, #28]
 800cb8c:	e10d      	b.n	800cdaa <get_fat+0x242>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800cb8e:	f04f 31ff 	mov.w	r1, #4294967295
 800cb92:	61f9      	str	r1, [r7, #28]

		switch (fs->fs_type) {
 800cb94:	69b9      	ldr	r1, [r7, #24]
 800cb96:	7809      	ldrb	r1, [r1, #0]
 800cb98:	3901      	subs	r1, #1
 800cb9a:	2903      	cmp	r1, #3
 800cb9c:	f200 80f9 	bhi.w	800cd92 <get_fat+0x22a>
 800cba0:	a001      	add	r0, pc, #4	; (adr r0, 800cba8 <get_fat+0x40>)
 800cba2:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800cba6:	bf00      	nop
 800cba8:	0800cbb9 	.word	0x0800cbb9
 800cbac:	0800cc41 	.word	0x0800cc41
 800cbb0:	0800cc77 	.word	0x0800cc77
 800cbb4:	0800ccb1 	.word	0x0800ccb1
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800cbb8:	683b      	ldr	r3, [r7, #0]
 800cbba:	60fb      	str	r3, [r7, #12]
 800cbbc:	68fb      	ldr	r3, [r7, #12]
 800cbbe:	085b      	lsrs	r3, r3, #1
 800cbc0:	68fa      	ldr	r2, [r7, #12]
 800cbc2:	4413      	add	r3, r2
 800cbc4:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800cbc6:	69bb      	ldr	r3, [r7, #24]
 800cbc8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800cbca:	68fb      	ldr	r3, [r7, #12]
 800cbcc:	0a5b      	lsrs	r3, r3, #9
 800cbce:	4413      	add	r3, r2
 800cbd0:	4619      	mov	r1, r3
 800cbd2:	69b8      	ldr	r0, [r7, #24]
 800cbd4:	f7ff ff0c 	bl	800c9f0 <move_window>
 800cbd8:	4603      	mov	r3, r0
 800cbda:	2b00      	cmp	r3, #0
 800cbdc:	f040 80dc 	bne.w	800cd98 <get_fat+0x230>
			wc = fs->win[bc++ % SS(fs)];		/* Get 1st byte of the entry */
 800cbe0:	68fb      	ldr	r3, [r7, #12]
 800cbe2:	1c5a      	adds	r2, r3, #1
 800cbe4:	60fa      	str	r2, [r7, #12]
 800cbe6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cbea:	69ba      	ldr	r2, [r7, #24]
 800cbec:	4413      	add	r3, r2
 800cbee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cbf2:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800cbf4:	69bb      	ldr	r3, [r7, #24]
 800cbf6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800cbf8:	68fb      	ldr	r3, [r7, #12]
 800cbfa:	0a5b      	lsrs	r3, r3, #9
 800cbfc:	4413      	add	r3, r2
 800cbfe:	4619      	mov	r1, r3
 800cc00:	69b8      	ldr	r0, [r7, #24]
 800cc02:	f7ff fef5 	bl	800c9f0 <move_window>
 800cc06:	4603      	mov	r3, r0
 800cc08:	2b00      	cmp	r3, #0
 800cc0a:	f040 80c7 	bne.w	800cd9c <get_fat+0x234>
			wc |= fs->win[bc % SS(fs)] << 8;	/* Merge 2nd byte of the entry */
 800cc0e:	68fb      	ldr	r3, [r7, #12]
 800cc10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cc14:	69ba      	ldr	r2, [r7, #24]
 800cc16:	4413      	add	r3, r2
 800cc18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cc1c:	021b      	lsls	r3, r3, #8
 800cc1e:	461a      	mov	r2, r3
 800cc20:	68bb      	ldr	r3, [r7, #8]
 800cc22:	4313      	orrs	r3, r2
 800cc24:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);	/* Adjust bit position */
 800cc26:	683b      	ldr	r3, [r7, #0]
 800cc28:	f003 0301 	and.w	r3, r3, #1
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	d002      	beq.n	800cc36 <get_fat+0xce>
 800cc30:	68bb      	ldr	r3, [r7, #8]
 800cc32:	091b      	lsrs	r3, r3, #4
 800cc34:	e002      	b.n	800cc3c <get_fat+0xd4>
 800cc36:	68bb      	ldr	r3, [r7, #8]
 800cc38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800cc3c:	61fb      	str	r3, [r7, #28]
			break;
 800cc3e:	e0b4      	b.n	800cdaa <get_fat+0x242>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800cc40:	69bb      	ldr	r3, [r7, #24]
 800cc42:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800cc44:	683b      	ldr	r3, [r7, #0]
 800cc46:	0a1b      	lsrs	r3, r3, #8
 800cc48:	4413      	add	r3, r2
 800cc4a:	4619      	mov	r1, r3
 800cc4c:	69b8      	ldr	r0, [r7, #24]
 800cc4e:	f7ff fecf 	bl	800c9f0 <move_window>
 800cc52:	4603      	mov	r3, r0
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	f040 80a3 	bne.w	800cda0 <get_fat+0x238>
			val = ld_word(fs->win + clst * 2 % SS(fs));		/* Simple WORD array */
 800cc5a:	69bb      	ldr	r3, [r7, #24]
 800cc5c:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 800cc60:	683b      	ldr	r3, [r7, #0]
 800cc62:	005b      	lsls	r3, r3, #1
 800cc64:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800cc68:	4413      	add	r3, r2
 800cc6a:	4618      	mov	r0, r3
 800cc6c:	f7ff fbd8 	bl	800c420 <ld_word>
 800cc70:	4603      	mov	r3, r0
 800cc72:	61fb      	str	r3, [r7, #28]
			break;
 800cc74:	e099      	b.n	800cdaa <get_fat+0x242>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800cc76:	69bb      	ldr	r3, [r7, #24]
 800cc78:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800cc7a:	683b      	ldr	r3, [r7, #0]
 800cc7c:	09db      	lsrs	r3, r3, #7
 800cc7e:	4413      	add	r3, r2
 800cc80:	4619      	mov	r1, r3
 800cc82:	69b8      	ldr	r0, [r7, #24]
 800cc84:	f7ff feb4 	bl	800c9f0 <move_window>
 800cc88:	4603      	mov	r3, r0
 800cc8a:	2b00      	cmp	r3, #0
 800cc8c:	f040 808a 	bne.w	800cda4 <get_fat+0x23c>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;	/* Simple DWORD array but mask out upper 4 bits */
 800cc90:	69bb      	ldr	r3, [r7, #24]
 800cc92:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 800cc96:	683b      	ldr	r3, [r7, #0]
 800cc98:	009b      	lsls	r3, r3, #2
 800cc9a:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800cc9e:	4413      	add	r3, r2
 800cca0:	4618      	mov	r0, r3
 800cca2:	f7ff fbd5 	bl	800c450 <ld_dword>
 800cca6:	4603      	mov	r3, r0
 800cca8:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800ccac:	61fb      	str	r3, [r7, #28]
			break;
 800ccae:	e07c      	b.n	800cdaa <get_fat+0x242>
#if FF_FS_EXFAT
		case FS_EXFAT :
			if ((obj->objsize != 0 && obj->sclust != 0) || obj->stat == 0) {	/* Object except root dir must have valid data length */
 800ccb0:	6879      	ldr	r1, [r7, #4]
 800ccb2:	e9d1 0104 	ldrd	r0, r1, [r1, #16]
 800ccb6:	4301      	orrs	r1, r0
 800ccb8:	d003      	beq.n	800ccc2 <get_fat+0x15a>
 800ccba:	6879      	ldr	r1, [r7, #4]
 800ccbc:	6889      	ldr	r1, [r1, #8]
 800ccbe:	2900      	cmp	r1, #0
 800ccc0:	d103      	bne.n	800ccca <get_fat+0x162>
 800ccc2:	6879      	ldr	r1, [r7, #4]
 800ccc4:	79c9      	ldrb	r1, [r1, #7]
 800ccc6:	2900      	cmp	r1, #0
 800ccc8:	d160      	bne.n	800cd8c <get_fat+0x224>
				DWORD cofs = clst - obj->sclust;	/* Offset from start cluster */
 800ccca:	6879      	ldr	r1, [r7, #4]
 800cccc:	6889      	ldr	r1, [r1, #8]
 800ccce:	6838      	ldr	r0, [r7, #0]
 800ccd0:	1a41      	subs	r1, r0, r1
 800ccd2:	6179      	str	r1, [r7, #20]
				DWORD clen = (DWORD)((LBA_t)((obj->objsize - 1) / SS(fs)) / fs->csize);	/* Number of clusters - 1 */
 800ccd4:	6879      	ldr	r1, [r7, #4]
 800ccd6:	e9d1 0104 	ldrd	r0, r1, [r1, #16]
 800ccda:	1e42      	subs	r2, r0, #1
 800ccdc:	f141 33ff 	adc.w	r3, r1, #4294967295
 800cce0:	f04f 0000 	mov.w	r0, #0
 800cce4:	f04f 0100 	mov.w	r1, #0
 800cce8:	0a50      	lsrs	r0, r2, #9
 800ccea:	ea40 50c3 	orr.w	r0, r0, r3, lsl #23
 800ccee:	0a59      	lsrs	r1, r3, #9
 800ccf0:	4602      	mov	r2, r0
 800ccf2:	69bb      	ldr	r3, [r7, #24]
 800ccf4:	895b      	ldrh	r3, [r3, #10]
 800ccf6:	fbb2 f3f3 	udiv	r3, r2, r3
 800ccfa:	613b      	str	r3, [r7, #16]

				if (obj->stat == 2 && cofs <= clen) {	/* Is it a contiguous chain? */
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	79db      	ldrb	r3, [r3, #7]
 800cd00:	2b02      	cmp	r3, #2
 800cd02:	d10e      	bne.n	800cd22 <get_fat+0x1ba>
 800cd04:	697a      	ldr	r2, [r7, #20]
 800cd06:	693b      	ldr	r3, [r7, #16]
 800cd08:	429a      	cmp	r2, r3
 800cd0a:	d80a      	bhi.n	800cd22 <get_fat+0x1ba>
					val = (cofs == clen) ? 0x7FFFFFFF : clst + 1;	/* No data on the FAT, generate the value */
 800cd0c:	697a      	ldr	r2, [r7, #20]
 800cd0e:	693b      	ldr	r3, [r7, #16]
 800cd10:	429a      	cmp	r2, r3
 800cd12:	d002      	beq.n	800cd1a <get_fat+0x1b2>
 800cd14:	683b      	ldr	r3, [r7, #0]
 800cd16:	3301      	adds	r3, #1
 800cd18:	e001      	b.n	800cd1e <get_fat+0x1b6>
 800cd1a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800cd1e:	61fb      	str	r3, [r7, #28]
					break;
 800cd20:	e043      	b.n	800cdaa <get_fat+0x242>
				}
				if (obj->stat == 3 && cofs < obj->n_cont) {	/* Is it in the 1st fragment? */
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	79db      	ldrb	r3, [r3, #7]
 800cd26:	2b03      	cmp	r3, #3
 800cd28:	d108      	bne.n	800cd3c <get_fat+0x1d4>
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	699b      	ldr	r3, [r3, #24]
 800cd2e:	697a      	ldr	r2, [r7, #20]
 800cd30:	429a      	cmp	r2, r3
 800cd32:	d203      	bcs.n	800cd3c <get_fat+0x1d4>
					val = clst + 1; 	/* Generate the value */
 800cd34:	683b      	ldr	r3, [r7, #0]
 800cd36:	3301      	adds	r3, #1
 800cd38:	61fb      	str	r3, [r7, #28]
					break;
 800cd3a:	e036      	b.n	800cdaa <get_fat+0x242>
				}
				if (obj->stat != 2) {	/* Get value from FAT if FAT chain is valid */
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	79db      	ldrb	r3, [r3, #7]
 800cd40:	2b02      	cmp	r3, #2
 800cd42:	d023      	beq.n	800cd8c <get_fat+0x224>
					if (obj->n_frag != 0) {	/* Is it on the growing edge? */
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	69db      	ldr	r3, [r3, #28]
 800cd48:	2b00      	cmp	r3, #0
 800cd4a:	d003      	beq.n	800cd54 <get_fat+0x1ec>
						val = 0x7FFFFFFF;	/* Generate EOC */
 800cd4c:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800cd50:	61fb      	str	r3, [r7, #28]
					} else {
						if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
						val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x7FFFFFFF;
					}
					break;
 800cd52:	e02a      	b.n	800cdaa <get_fat+0x242>
						if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800cd54:	69bb      	ldr	r3, [r7, #24]
 800cd56:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800cd58:	683b      	ldr	r3, [r7, #0]
 800cd5a:	09db      	lsrs	r3, r3, #7
 800cd5c:	4413      	add	r3, r2
 800cd5e:	4619      	mov	r1, r3
 800cd60:	69b8      	ldr	r0, [r7, #24]
 800cd62:	f7ff fe45 	bl	800c9f0 <move_window>
 800cd66:	4603      	mov	r3, r0
 800cd68:	2b00      	cmp	r3, #0
 800cd6a:	d11d      	bne.n	800cda8 <get_fat+0x240>
						val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x7FFFFFFF;
 800cd6c:	69bb      	ldr	r3, [r7, #24]
 800cd6e:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 800cd72:	683b      	ldr	r3, [r7, #0]
 800cd74:	009b      	lsls	r3, r3, #2
 800cd76:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800cd7a:	4413      	add	r3, r2
 800cd7c:	4618      	mov	r0, r3
 800cd7e:	f7ff fb67 	bl	800c450 <ld_dword>
 800cd82:	4603      	mov	r3, r0
 800cd84:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800cd88:	61fb      	str	r3, [r7, #28]
					break;
 800cd8a:	e00e      	b.n	800cdaa <get_fat+0x242>
				}
			}
			val = 1;	/* Internal error */
 800cd8c:	2301      	movs	r3, #1
 800cd8e:	61fb      	str	r3, [r7, #28]
			break;
 800cd90:	e00b      	b.n	800cdaa <get_fat+0x242>
#endif
		default:
			val = 1;	/* Internal error */
 800cd92:	2301      	movs	r3, #1
 800cd94:	61fb      	str	r3, [r7, #28]
 800cd96:	e008      	b.n	800cdaa <get_fat+0x242>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800cd98:	bf00      	nop
 800cd9a:	e006      	b.n	800cdaa <get_fat+0x242>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800cd9c:	bf00      	nop
 800cd9e:	e004      	b.n	800cdaa <get_fat+0x242>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800cda0:	bf00      	nop
 800cda2:	e002      	b.n	800cdaa <get_fat+0x242>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800cda4:	bf00      	nop
 800cda6:	e000      	b.n	800cdaa <get_fat+0x242>
						if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800cda8:	bf00      	nop
		}
	}

	return val;
 800cdaa:	69fb      	ldr	r3, [r7, #28]
}
 800cdac:	4618      	mov	r0, r3
 800cdae:	3720      	adds	r7, #32
 800cdb0:	46bd      	mov	sp, r7
 800cdb2:	bd80      	pop	{r7, pc}

0800cdb4 <put_fat>:
static FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding filesystem object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800cdb4:	b590      	push	{r4, r7, lr}
 800cdb6:	b089      	sub	sp, #36	; 0x24
 800cdb8:	af00      	add	r7, sp, #0
 800cdba:	60f8      	str	r0, [r7, #12]
 800cdbc:	60b9      	str	r1, [r7, #8]
 800cdbe:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800cdc0:	2302      	movs	r3, #2
 800cdc2:	77fb      	strb	r3, [r7, #31]


	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800cdc4:	68bb      	ldr	r3, [r7, #8]
 800cdc6:	2b01      	cmp	r3, #1
 800cdc8:	f240 80d6 	bls.w	800cf78 <put_fat+0x1c4>
 800cdcc:	68fb      	ldr	r3, [r7, #12]
 800cdce:	69db      	ldr	r3, [r3, #28]
 800cdd0:	68ba      	ldr	r2, [r7, #8]
 800cdd2:	429a      	cmp	r2, r3
 800cdd4:	f080 80d0 	bcs.w	800cf78 <put_fat+0x1c4>
		switch (fs->fs_type) {
 800cdd8:	68fb      	ldr	r3, [r7, #12]
 800cdda:	781b      	ldrb	r3, [r3, #0]
 800cddc:	2b04      	cmp	r3, #4
 800cdde:	f300 80d4 	bgt.w	800cf8a <put_fat+0x1d6>
 800cde2:	2b03      	cmp	r3, #3
 800cde4:	f280 8093 	bge.w	800cf0e <put_fat+0x15a>
 800cde8:	2b01      	cmp	r3, #1
 800cdea:	d002      	beq.n	800cdf2 <put_fat+0x3e>
 800cdec:	2b02      	cmp	r3, #2
 800cdee:	d06e      	beq.n	800cece <put_fat+0x11a>
 800cdf0:	e0cb      	b.n	800cf8a <put_fat+0x1d6>
		case FS_FAT12:
			bc = (UINT)clst; bc += bc / 2;	/* bc: byte offset of the entry */
 800cdf2:	68bb      	ldr	r3, [r7, #8]
 800cdf4:	61bb      	str	r3, [r7, #24]
 800cdf6:	69bb      	ldr	r3, [r7, #24]
 800cdf8:	085b      	lsrs	r3, r3, #1
 800cdfa:	69ba      	ldr	r2, [r7, #24]
 800cdfc:	4413      	add	r3, r2
 800cdfe:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800ce00:	68fb      	ldr	r3, [r7, #12]
 800ce02:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ce04:	69bb      	ldr	r3, [r7, #24]
 800ce06:	0a5b      	lsrs	r3, r3, #9
 800ce08:	4413      	add	r3, r2
 800ce0a:	4619      	mov	r1, r3
 800ce0c:	68f8      	ldr	r0, [r7, #12]
 800ce0e:	f7ff fdef 	bl	800c9f0 <move_window>
 800ce12:	4603      	mov	r3, r0
 800ce14:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800ce16:	7ffb      	ldrb	r3, [r7, #31]
 800ce18:	2b00      	cmp	r3, #0
 800ce1a:	f040 80af 	bne.w	800cf7c <put_fat+0x1c8>
			p = fs->win + bc++ % SS(fs);
 800ce1e:	68fb      	ldr	r3, [r7, #12]
 800ce20:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 800ce24:	69bb      	ldr	r3, [r7, #24]
 800ce26:	1c59      	adds	r1, r3, #1
 800ce28:	61b9      	str	r1, [r7, #24]
 800ce2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ce2e:	4413      	add	r3, r2
 800ce30:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;	/* Update 1st byte */
 800ce32:	68bb      	ldr	r3, [r7, #8]
 800ce34:	f003 0301 	and.w	r3, r3, #1
 800ce38:	2b00      	cmp	r3, #0
 800ce3a:	d00d      	beq.n	800ce58 <put_fat+0xa4>
 800ce3c:	697b      	ldr	r3, [r7, #20]
 800ce3e:	781b      	ldrb	r3, [r3, #0]
 800ce40:	b25b      	sxtb	r3, r3
 800ce42:	f003 030f 	and.w	r3, r3, #15
 800ce46:	b25a      	sxtb	r2, r3
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	b2db      	uxtb	r3, r3
 800ce4c:	011b      	lsls	r3, r3, #4
 800ce4e:	b25b      	sxtb	r3, r3
 800ce50:	4313      	orrs	r3, r2
 800ce52:	b25b      	sxtb	r3, r3
 800ce54:	b2db      	uxtb	r3, r3
 800ce56:	e001      	b.n	800ce5c <put_fat+0xa8>
 800ce58:	687b      	ldr	r3, [r7, #4]
 800ce5a:	b2db      	uxtb	r3, r3
 800ce5c:	697a      	ldr	r2, [r7, #20]
 800ce5e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800ce60:	68fb      	ldr	r3, [r7, #12]
 800ce62:	2201      	movs	r2, #1
 800ce64:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800ce66:	68fb      	ldr	r3, [r7, #12]
 800ce68:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ce6a:	69bb      	ldr	r3, [r7, #24]
 800ce6c:	0a5b      	lsrs	r3, r3, #9
 800ce6e:	4413      	add	r3, r2
 800ce70:	4619      	mov	r1, r3
 800ce72:	68f8      	ldr	r0, [r7, #12]
 800ce74:	f7ff fdbc 	bl	800c9f0 <move_window>
 800ce78:	4603      	mov	r3, r0
 800ce7a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800ce7c:	7ffb      	ldrb	r3, [r7, #31]
 800ce7e:	2b00      	cmp	r3, #0
 800ce80:	d17e      	bne.n	800cf80 <put_fat+0x1cc>
			p = fs->win + bc % SS(fs);
 800ce82:	68fb      	ldr	r3, [r7, #12]
 800ce84:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 800ce88:	69bb      	ldr	r3, [r7, #24]
 800ce8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ce8e:	4413      	add	r3, r2
 800ce90:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));	/* Update 2nd byte */
 800ce92:	68bb      	ldr	r3, [r7, #8]
 800ce94:	f003 0301 	and.w	r3, r3, #1
 800ce98:	2b00      	cmp	r3, #0
 800ce9a:	d003      	beq.n	800cea4 <put_fat+0xf0>
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	091b      	lsrs	r3, r3, #4
 800cea0:	b2db      	uxtb	r3, r3
 800cea2:	e00e      	b.n	800cec2 <put_fat+0x10e>
 800cea4:	697b      	ldr	r3, [r7, #20]
 800cea6:	781b      	ldrb	r3, [r3, #0]
 800cea8:	b25b      	sxtb	r3, r3
 800ceaa:	f023 030f 	bic.w	r3, r3, #15
 800ceae:	b25a      	sxtb	r2, r3
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	0a1b      	lsrs	r3, r3, #8
 800ceb4:	b25b      	sxtb	r3, r3
 800ceb6:	f003 030f 	and.w	r3, r3, #15
 800ceba:	b25b      	sxtb	r3, r3
 800cebc:	4313      	orrs	r3, r2
 800cebe:	b25b      	sxtb	r3, r3
 800cec0:	b2db      	uxtb	r3, r3
 800cec2:	697a      	ldr	r2, [r7, #20]
 800cec4:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800cec6:	68fb      	ldr	r3, [r7, #12]
 800cec8:	2201      	movs	r2, #1
 800ceca:	70da      	strb	r2, [r3, #3]
			break;
 800cecc:	e05d      	b.n	800cf8a <put_fat+0x1d6>

		case FS_FAT16:
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800cece:	68fb      	ldr	r3, [r7, #12]
 800ced0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ced2:	68bb      	ldr	r3, [r7, #8]
 800ced4:	0a1b      	lsrs	r3, r3, #8
 800ced6:	4413      	add	r3, r2
 800ced8:	4619      	mov	r1, r3
 800ceda:	68f8      	ldr	r0, [r7, #12]
 800cedc:	f7ff fd88 	bl	800c9f0 <move_window>
 800cee0:	4603      	mov	r3, r0
 800cee2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800cee4:	7ffb      	ldrb	r3, [r7, #31]
 800cee6:	2b00      	cmp	r3, #0
 800cee8:	d14c      	bne.n	800cf84 <put_fat+0x1d0>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);	/* Simple WORD array */
 800ceea:	68fb      	ldr	r3, [r7, #12]
 800ceec:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 800cef0:	68bb      	ldr	r3, [r7, #8]
 800cef2:	005b      	lsls	r3, r3, #1
 800cef4:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800cef8:	4413      	add	r3, r2
 800cefa:	687a      	ldr	r2, [r7, #4]
 800cefc:	b292      	uxth	r2, r2
 800cefe:	4611      	mov	r1, r2
 800cf00:	4618      	mov	r0, r3
 800cf02:	f7ff fba3 	bl	800c64c <st_word>
			fs->wflag = 1;
 800cf06:	68fb      	ldr	r3, [r7, #12]
 800cf08:	2201      	movs	r2, #1
 800cf0a:	70da      	strb	r2, [r3, #3]
			break;
 800cf0c:	e03d      	b.n	800cf8a <put_fat+0x1d6>

		case FS_FAT32:
#if FF_FS_EXFAT
		case FS_EXFAT:
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800cf0e:	68fb      	ldr	r3, [r7, #12]
 800cf10:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800cf12:	68bb      	ldr	r3, [r7, #8]
 800cf14:	09db      	lsrs	r3, r3, #7
 800cf16:	4413      	add	r3, r2
 800cf18:	4619      	mov	r1, r3
 800cf1a:	68f8      	ldr	r0, [r7, #12]
 800cf1c:	f7ff fd68 	bl	800c9f0 <move_window>
 800cf20:	4603      	mov	r3, r0
 800cf22:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800cf24:	7ffb      	ldrb	r3, [r7, #31]
 800cf26:	2b00      	cmp	r3, #0
 800cf28:	d12e      	bne.n	800cf88 <put_fat+0x1d4>
			if (!FF_FS_EXFAT || fs->fs_type != FS_EXFAT) {
 800cf2a:	68fb      	ldr	r3, [r7, #12]
 800cf2c:	781b      	ldrb	r3, [r3, #0]
 800cf2e:	2b04      	cmp	r3, #4
 800cf30:	d012      	beq.n	800cf58 <put_fat+0x1a4>
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800cf38:	68fb      	ldr	r3, [r7, #12]
 800cf3a:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 800cf3e:	68bb      	ldr	r3, [r7, #8]
 800cf40:	009b      	lsls	r3, r3, #2
 800cf42:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800cf46:	4413      	add	r3, r2
 800cf48:	4618      	mov	r0, r3
 800cf4a:	f7ff fa81 	bl	800c450 <ld_dword>
 800cf4e:	4603      	mov	r3, r0
 800cf50:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800cf54:	4323      	orrs	r3, r4
 800cf56:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800cf58:	68fb      	ldr	r3, [r7, #12]
 800cf5a:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 800cf5e:	68bb      	ldr	r3, [r7, #8]
 800cf60:	009b      	lsls	r3, r3, #2
 800cf62:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800cf66:	4413      	add	r3, r2
 800cf68:	6879      	ldr	r1, [r7, #4]
 800cf6a:	4618      	mov	r0, r3
 800cf6c:	f7ff fb89 	bl	800c682 <st_dword>
			fs->wflag = 1;
 800cf70:	68fb      	ldr	r3, [r7, #12]
 800cf72:	2201      	movs	r2, #1
 800cf74:	70da      	strb	r2, [r3, #3]
			break;
 800cf76:	e008      	b.n	800cf8a <put_fat+0x1d6>
		}
	}
 800cf78:	bf00      	nop
 800cf7a:	e006      	b.n	800cf8a <put_fat+0x1d6>
			if (res != FR_OK) break;
 800cf7c:	bf00      	nop
 800cf7e:	e004      	b.n	800cf8a <put_fat+0x1d6>
			if (res != FR_OK) break;
 800cf80:	bf00      	nop
 800cf82:	e002      	b.n	800cf8a <put_fat+0x1d6>
			if (res != FR_OK) break;
 800cf84:	bf00      	nop
 800cf86:	e000      	b.n	800cf8a <put_fat+0x1d6>
			if (res != FR_OK) break;
 800cf88:	bf00      	nop
	return res;
 800cf8a:	7ffb      	ldrb	r3, [r7, #31]
}
 800cf8c:	4618      	mov	r0, r3
 800cf8e:	3724      	adds	r7, #36	; 0x24
 800cf90:	46bd      	mov	sp, r7
 800cf92:	bd90      	pop	{r4, r7, pc}

0800cf94 <find_bitmap>:
static DWORD find_bitmap (	/* 0:Not found, 2..:Cluster block found, 0xFFFFFFFF:Disk error */
	FATFS* fs,	/* Filesystem object */
	DWORD clst,	/* Cluster number to scan from */
	DWORD ncl	/* Number of contiguous clusters to find (1..) */
)
{
 800cf94:	b580      	push	{r7, lr}
 800cf96:	b08a      	sub	sp, #40	; 0x28
 800cf98:	af00      	add	r7, sp, #0
 800cf9a:	60f8      	str	r0, [r7, #12]
 800cf9c:	60b9      	str	r1, [r7, #8]
 800cf9e:	607a      	str	r2, [r7, #4]
	BYTE bm, bv;
	UINT i;
	DWORD val, scl, ctr;


	clst -= 2;	/* The first bit in the bitmap corresponds to cluster #2 */
 800cfa0:	68bb      	ldr	r3, [r7, #8]
 800cfa2:	3b02      	subs	r3, #2
 800cfa4:	60bb      	str	r3, [r7, #8]
	if (clst >= fs->n_fatent - 2) clst = 0;
 800cfa6:	68fb      	ldr	r3, [r7, #12]
 800cfa8:	69db      	ldr	r3, [r3, #28]
 800cfaa:	3b02      	subs	r3, #2
 800cfac:	68ba      	ldr	r2, [r7, #8]
 800cfae:	429a      	cmp	r2, r3
 800cfb0:	d301      	bcc.n	800cfb6 <find_bitmap+0x22>
 800cfb2:	2300      	movs	r3, #0
 800cfb4:	60bb      	str	r3, [r7, #8]
	scl = val = clst; ctr = 0;
 800cfb6:	68bb      	ldr	r3, [r7, #8]
 800cfb8:	61fb      	str	r3, [r7, #28]
 800cfba:	69fb      	ldr	r3, [r7, #28]
 800cfbc:	61bb      	str	r3, [r7, #24]
 800cfbe:	2300      	movs	r3, #0
 800cfc0:	617b      	str	r3, [r7, #20]
	for (;;) {
		if (move_window(fs, fs->bitbase + val / 8 / SS(fs)) != FR_OK) return 0xFFFFFFFF;
 800cfc2:	68fb      	ldr	r3, [r7, #12]
 800cfc4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800cfc6:	69fb      	ldr	r3, [r7, #28]
 800cfc8:	0b1b      	lsrs	r3, r3, #12
 800cfca:	4413      	add	r3, r2
 800cfcc:	4619      	mov	r1, r3
 800cfce:	68f8      	ldr	r0, [r7, #12]
 800cfd0:	f7ff fd0e 	bl	800c9f0 <move_window>
 800cfd4:	4603      	mov	r3, r0
 800cfd6:	2b00      	cmp	r3, #0
 800cfd8:	d002      	beq.n	800cfe0 <find_bitmap+0x4c>
 800cfda:	f04f 33ff 	mov.w	r3, #4294967295
 800cfde:	e051      	b.n	800d084 <find_bitmap+0xf0>
		i = val / 8 % SS(fs); bm = 1 << (val % 8);
 800cfe0:	69fb      	ldr	r3, [r7, #28]
 800cfe2:	08db      	lsrs	r3, r3, #3
 800cfe4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cfe8:	623b      	str	r3, [r7, #32]
 800cfea:	69fb      	ldr	r3, [r7, #28]
 800cfec:	f003 0307 	and.w	r3, r3, #7
 800cff0:	2201      	movs	r2, #1
 800cff2:	fa02 f303 	lsl.w	r3, r2, r3
 800cff6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		do {
			do {
				bv = fs->win[i] & bm; bm <<= 1;		/* Get bit value */
 800cffa:	68fa      	ldr	r2, [r7, #12]
 800cffc:	6a3b      	ldr	r3, [r7, #32]
 800cffe:	4413      	add	r3, r2
 800d000:	333c      	adds	r3, #60	; 0x3c
 800d002:	781a      	ldrb	r2, [r3, #0]
 800d004:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d008:	4013      	ands	r3, r2
 800d00a:	74fb      	strb	r3, [r7, #19]
 800d00c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d010:	005b      	lsls	r3, r3, #1
 800d012:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				if (++val >= fs->n_fatent - 2) {	/* Next cluster (with wrap-around) */
 800d016:	69fb      	ldr	r3, [r7, #28]
 800d018:	3301      	adds	r3, #1
 800d01a:	61fb      	str	r3, [r7, #28]
 800d01c:	68fb      	ldr	r3, [r7, #12]
 800d01e:	69db      	ldr	r3, [r3, #28]
 800d020:	3b02      	subs	r3, #2
 800d022:	69fa      	ldr	r2, [r7, #28]
 800d024:	429a      	cmp	r2, r3
 800d026:	d307      	bcc.n	800d038 <find_bitmap+0xa4>
					val = 0; bm = 0; i = SS(fs);
 800d028:	2300      	movs	r3, #0
 800d02a:	61fb      	str	r3, [r7, #28]
 800d02c:	2300      	movs	r3, #0
 800d02e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800d032:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d036:	623b      	str	r3, [r7, #32]
				}
				if (bv == 0) {	/* Is it a free cluster? */
 800d038:	7cfb      	ldrb	r3, [r7, #19]
 800d03a:	2b00      	cmp	r3, #0
 800d03c:	d109      	bne.n	800d052 <find_bitmap+0xbe>
					if (++ctr == ncl) return scl + 2;	/* Check if run length is sufficient for required */
 800d03e:	697b      	ldr	r3, [r7, #20]
 800d040:	3301      	adds	r3, #1
 800d042:	617b      	str	r3, [r7, #20]
 800d044:	697a      	ldr	r2, [r7, #20]
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	429a      	cmp	r2, r3
 800d04a:	d106      	bne.n	800d05a <find_bitmap+0xc6>
 800d04c:	69bb      	ldr	r3, [r7, #24]
 800d04e:	3302      	adds	r3, #2
 800d050:	e018      	b.n	800d084 <find_bitmap+0xf0>
				} else {
					scl = val; ctr = 0;		/* Encountered a cluster in-use, restart to scan */
 800d052:	69fb      	ldr	r3, [r7, #28]
 800d054:	61bb      	str	r3, [r7, #24]
 800d056:	2300      	movs	r3, #0
 800d058:	617b      	str	r3, [r7, #20]
				}
				if (val == clst) return 0;	/* All cluster scanned? */
 800d05a:	69fa      	ldr	r2, [r7, #28]
 800d05c:	68bb      	ldr	r3, [r7, #8]
 800d05e:	429a      	cmp	r2, r3
 800d060:	d101      	bne.n	800d066 <find_bitmap+0xd2>
 800d062:	2300      	movs	r3, #0
 800d064:	e00e      	b.n	800d084 <find_bitmap+0xf0>
			} while (bm != 0);
 800d066:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d06a:	2b00      	cmp	r3, #0
 800d06c:	d1c5      	bne.n	800cffa <find_bitmap+0x66>
			bm = 1;
 800d06e:	2301      	movs	r3, #1
 800d070:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		} while (++i < SS(fs));
 800d074:	6a3b      	ldr	r3, [r7, #32]
 800d076:	3301      	adds	r3, #1
 800d078:	623b      	str	r3, [r7, #32]
 800d07a:	6a3b      	ldr	r3, [r7, #32]
 800d07c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d080:	d3bb      	bcc.n	800cffa <find_bitmap+0x66>
		if (move_window(fs, fs->bitbase + val / 8 / SS(fs)) != FR_OK) return 0xFFFFFFFF;
 800d082:	e79e      	b.n	800cfc2 <find_bitmap+0x2e>
	}
}
 800d084:	4618      	mov	r0, r3
 800d086:	3728      	adds	r7, #40	; 0x28
 800d088:	46bd      	mov	sp, r7
 800d08a:	bd80      	pop	{r7, pc}

0800d08c <change_bitmap>:
	FATFS* fs,	/* Filesystem object */
	DWORD clst,	/* Cluster number to change from */
	DWORD ncl,	/* Number of clusters to be changed */
	int bv		/* bit value to be set (0 or 1) */
)
{
 800d08c:	b580      	push	{r7, lr}
 800d08e:	b088      	sub	sp, #32
 800d090:	af00      	add	r7, sp, #0
 800d092:	60f8      	str	r0, [r7, #12]
 800d094:	60b9      	str	r1, [r7, #8]
 800d096:	607a      	str	r2, [r7, #4]
 800d098:	603b      	str	r3, [r7, #0]
	BYTE bm;
	UINT i;
	LBA_t sect;


	clst -= 2;	/* The first bit corresponds to cluster #2 */
 800d09a:	68bb      	ldr	r3, [r7, #8]
 800d09c:	3b02      	subs	r3, #2
 800d09e:	60bb      	str	r3, [r7, #8]
	sect = fs->bitbase + clst / 8 / SS(fs);	/* Sector address */
 800d0a0:	68fb      	ldr	r3, [r7, #12]
 800d0a2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d0a4:	68bb      	ldr	r3, [r7, #8]
 800d0a6:	0b1b      	lsrs	r3, r3, #12
 800d0a8:	4413      	add	r3, r2
 800d0aa:	617b      	str	r3, [r7, #20]
	i = clst / 8 % SS(fs);					/* Byte offset in the sector */
 800d0ac:	68bb      	ldr	r3, [r7, #8]
 800d0ae:	08db      	lsrs	r3, r3, #3
 800d0b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d0b4:	61bb      	str	r3, [r7, #24]
	bm = 1 << (clst % 8);					/* Bit mask in the byte */
 800d0b6:	68bb      	ldr	r3, [r7, #8]
 800d0b8:	f003 0307 	and.w	r3, r3, #7
 800d0bc:	2201      	movs	r2, #1
 800d0be:	fa02 f303 	lsl.w	r3, r2, r3
 800d0c2:	77fb      	strb	r3, [r7, #31]
	for (;;) {
		if (move_window(fs, sect++) != FR_OK) return FR_DISK_ERR;
 800d0c4:	697b      	ldr	r3, [r7, #20]
 800d0c6:	1c5a      	adds	r2, r3, #1
 800d0c8:	617a      	str	r2, [r7, #20]
 800d0ca:	4619      	mov	r1, r3
 800d0cc:	68f8      	ldr	r0, [r7, #12]
 800d0ce:	f7ff fc8f 	bl	800c9f0 <move_window>
 800d0d2:	4603      	mov	r3, r0
 800d0d4:	2b00      	cmp	r3, #0
 800d0d6:	d001      	beq.n	800d0dc <change_bitmap+0x50>
 800d0d8:	2301      	movs	r3, #1
 800d0da:	e03d      	b.n	800d158 <change_bitmap+0xcc>
		do {
			do {
				if (bv == (int)((fs->win[i] & bm) != 0)) return FR_INT_ERR;	/* Is the bit expected value? */
 800d0dc:	68fa      	ldr	r2, [r7, #12]
 800d0de:	69bb      	ldr	r3, [r7, #24]
 800d0e0:	4413      	add	r3, r2
 800d0e2:	333c      	adds	r3, #60	; 0x3c
 800d0e4:	781a      	ldrb	r2, [r3, #0]
 800d0e6:	7ffb      	ldrb	r3, [r7, #31]
 800d0e8:	4013      	ands	r3, r2
 800d0ea:	b2db      	uxtb	r3, r3
 800d0ec:	2b00      	cmp	r3, #0
 800d0ee:	bf14      	ite	ne
 800d0f0:	2301      	movne	r3, #1
 800d0f2:	2300      	moveq	r3, #0
 800d0f4:	b2db      	uxtb	r3, r3
 800d0f6:	461a      	mov	r2, r3
 800d0f8:	683b      	ldr	r3, [r7, #0]
 800d0fa:	4293      	cmp	r3, r2
 800d0fc:	d101      	bne.n	800d102 <change_bitmap+0x76>
 800d0fe:	2302      	movs	r3, #2
 800d100:	e02a      	b.n	800d158 <change_bitmap+0xcc>
				fs->win[i] ^= bm;	/* Flip the bit */
 800d102:	68fa      	ldr	r2, [r7, #12]
 800d104:	69bb      	ldr	r3, [r7, #24]
 800d106:	4413      	add	r3, r2
 800d108:	333c      	adds	r3, #60	; 0x3c
 800d10a:	781a      	ldrb	r2, [r3, #0]
 800d10c:	7ffb      	ldrb	r3, [r7, #31]
 800d10e:	4053      	eors	r3, r2
 800d110:	b2d9      	uxtb	r1, r3
 800d112:	68fa      	ldr	r2, [r7, #12]
 800d114:	69bb      	ldr	r3, [r7, #24]
 800d116:	4413      	add	r3, r2
 800d118:	333c      	adds	r3, #60	; 0x3c
 800d11a:	460a      	mov	r2, r1
 800d11c:	701a      	strb	r2, [r3, #0]
				fs->wflag = 1;
 800d11e:	68fb      	ldr	r3, [r7, #12]
 800d120:	2201      	movs	r2, #1
 800d122:	70da      	strb	r2, [r3, #3]
				if (--ncl == 0) return FR_OK;	/* All bits processed? */
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	3b01      	subs	r3, #1
 800d128:	607b      	str	r3, [r7, #4]
 800d12a:	687b      	ldr	r3, [r7, #4]
 800d12c:	2b00      	cmp	r3, #0
 800d12e:	d101      	bne.n	800d134 <change_bitmap+0xa8>
 800d130:	2300      	movs	r3, #0
 800d132:	e011      	b.n	800d158 <change_bitmap+0xcc>
			} while (bm <<= 1);		/* Next bit */
 800d134:	7ffb      	ldrb	r3, [r7, #31]
 800d136:	005b      	lsls	r3, r3, #1
 800d138:	77fb      	strb	r3, [r7, #31]
 800d13a:	7ffb      	ldrb	r3, [r7, #31]
 800d13c:	2b00      	cmp	r3, #0
 800d13e:	d1cd      	bne.n	800d0dc <change_bitmap+0x50>
			bm = 1;
 800d140:	2301      	movs	r3, #1
 800d142:	77fb      	strb	r3, [r7, #31]
		} while (++i < SS(fs));		/* Next byte */
 800d144:	69bb      	ldr	r3, [r7, #24]
 800d146:	3301      	adds	r3, #1
 800d148:	61bb      	str	r3, [r7, #24]
 800d14a:	69bb      	ldr	r3, [r7, #24]
 800d14c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d150:	d3c4      	bcc.n	800d0dc <change_bitmap+0x50>
		i = 0;
 800d152:	2300      	movs	r3, #0
 800d154:	61bb      	str	r3, [r7, #24]
		if (move_window(fs, sect++) != FR_OK) return FR_DISK_ERR;
 800d156:	e7b5      	b.n	800d0c4 <change_bitmap+0x38>
	}
}
 800d158:	4618      	mov	r0, r3
 800d15a:	3720      	adds	r7, #32
 800d15c:	46bd      	mov	sp, r7
 800d15e:	bd80      	pop	{r7, pc}

0800d160 <fill_first_frag>:
/*---------------------------------------------*/

static FRESULT fill_first_frag (
	FFOBJID* obj	/* Pointer to the corresponding object */
)
{
 800d160:	b580      	push	{r7, lr}
 800d162:	b086      	sub	sp, #24
 800d164:	af00      	add	r7, sp, #0
 800d166:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD cl, n;


	if (obj->stat == 3) {	/* Has the object been changed 'fragmented' in this session? */
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	79db      	ldrb	r3, [r3, #7]
 800d16c:	2b03      	cmp	r3, #3
 800d16e:	d121      	bne.n	800d1b4 <fill_first_frag+0x54>
		for (cl = obj->sclust, n = obj->n_cont; n; cl++, n--) {	/* Create cluster chain on the FAT */
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	689b      	ldr	r3, [r3, #8]
 800d174:	617b      	str	r3, [r7, #20]
 800d176:	687b      	ldr	r3, [r7, #4]
 800d178:	699b      	ldr	r3, [r3, #24]
 800d17a:	613b      	str	r3, [r7, #16]
 800d17c:	e014      	b.n	800d1a8 <fill_first_frag+0x48>
			res = put_fat(obj->fs, cl, cl + 1);
 800d17e:	687b      	ldr	r3, [r7, #4]
 800d180:	6818      	ldr	r0, [r3, #0]
 800d182:	697b      	ldr	r3, [r7, #20]
 800d184:	3301      	adds	r3, #1
 800d186:	461a      	mov	r2, r3
 800d188:	6979      	ldr	r1, [r7, #20]
 800d18a:	f7ff fe13 	bl	800cdb4 <put_fat>
 800d18e:	4603      	mov	r3, r0
 800d190:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) return res;
 800d192:	7bfb      	ldrb	r3, [r7, #15]
 800d194:	2b00      	cmp	r3, #0
 800d196:	d001      	beq.n	800d19c <fill_first_frag+0x3c>
 800d198:	7bfb      	ldrb	r3, [r7, #15]
 800d19a:	e00c      	b.n	800d1b6 <fill_first_frag+0x56>
		for (cl = obj->sclust, n = obj->n_cont; n; cl++, n--) {	/* Create cluster chain on the FAT */
 800d19c:	697b      	ldr	r3, [r7, #20]
 800d19e:	3301      	adds	r3, #1
 800d1a0:	617b      	str	r3, [r7, #20]
 800d1a2:	693b      	ldr	r3, [r7, #16]
 800d1a4:	3b01      	subs	r3, #1
 800d1a6:	613b      	str	r3, [r7, #16]
 800d1a8:	693b      	ldr	r3, [r7, #16]
 800d1aa:	2b00      	cmp	r3, #0
 800d1ac:	d1e7      	bne.n	800d17e <fill_first_frag+0x1e>
		}
		obj->stat = 0;	/* Change status 'FAT chain is valid' */
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	2200      	movs	r2, #0
 800d1b2:	71da      	strb	r2, [r3, #7]
	}
	return FR_OK;
 800d1b4:	2300      	movs	r3, #0
}
 800d1b6:	4618      	mov	r0, r3
 800d1b8:	3718      	adds	r7, #24
 800d1ba:	46bd      	mov	sp, r7
 800d1bc:	bd80      	pop	{r7, pc}

0800d1be <fill_last_frag>:
static FRESULT fill_last_frag (
	FFOBJID* obj,	/* Pointer to the corresponding object */
	DWORD lcl,		/* Last cluster of the fragment */
	DWORD term		/* Value to set the last FAT entry */
)
{
 800d1be:	b580      	push	{r7, lr}
 800d1c0:	b086      	sub	sp, #24
 800d1c2:	af00      	add	r7, sp, #0
 800d1c4:	60f8      	str	r0, [r7, #12]
 800d1c6:	60b9      	str	r1, [r7, #8]
 800d1c8:	607a      	str	r2, [r7, #4]
	FRESULT res;


	while (obj->n_frag > 0) {	/* Create the chain of last fragment */
 800d1ca:	e020      	b.n	800d20e <fill_last_frag+0x50>
		res = put_fat(obj->fs, lcl - obj->n_frag + 1, (obj->n_frag > 1) ? lcl - obj->n_frag + 2 : term);
 800d1cc:	68fb      	ldr	r3, [r7, #12]
 800d1ce:	6818      	ldr	r0, [r3, #0]
 800d1d0:	68fb      	ldr	r3, [r7, #12]
 800d1d2:	69db      	ldr	r3, [r3, #28]
 800d1d4:	68ba      	ldr	r2, [r7, #8]
 800d1d6:	1ad3      	subs	r3, r2, r3
 800d1d8:	1c59      	adds	r1, r3, #1
 800d1da:	68fb      	ldr	r3, [r7, #12]
 800d1dc:	69db      	ldr	r3, [r3, #28]
 800d1de:	2b01      	cmp	r3, #1
 800d1e0:	d905      	bls.n	800d1ee <fill_last_frag+0x30>
 800d1e2:	68fb      	ldr	r3, [r7, #12]
 800d1e4:	69db      	ldr	r3, [r3, #28]
 800d1e6:	68ba      	ldr	r2, [r7, #8]
 800d1e8:	1ad3      	subs	r3, r2, r3
 800d1ea:	3302      	adds	r3, #2
 800d1ec:	e000      	b.n	800d1f0 <fill_last_frag+0x32>
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	461a      	mov	r2, r3
 800d1f2:	f7ff fddf 	bl	800cdb4 <put_fat>
 800d1f6:	4603      	mov	r3, r0
 800d1f8:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) return res;
 800d1fa:	7dfb      	ldrb	r3, [r7, #23]
 800d1fc:	2b00      	cmp	r3, #0
 800d1fe:	d001      	beq.n	800d204 <fill_last_frag+0x46>
 800d200:	7dfb      	ldrb	r3, [r7, #23]
 800d202:	e009      	b.n	800d218 <fill_last_frag+0x5a>
		obj->n_frag--;
 800d204:	68fb      	ldr	r3, [r7, #12]
 800d206:	69db      	ldr	r3, [r3, #28]
 800d208:	1e5a      	subs	r2, r3, #1
 800d20a:	68fb      	ldr	r3, [r7, #12]
 800d20c:	61da      	str	r2, [r3, #28]
	while (obj->n_frag > 0) {	/* Create the chain of last fragment */
 800d20e:	68fb      	ldr	r3, [r7, #12]
 800d210:	69db      	ldr	r3, [r3, #28]
 800d212:	2b00      	cmp	r3, #0
 800d214:	d1da      	bne.n	800d1cc <fill_last_frag+0xe>
	}
	return FR_OK;
 800d216:	2300      	movs	r3, #0
}
 800d218:	4618      	mov	r0, r3
 800d21a:	3718      	adds	r7, #24
 800d21c:	46bd      	mov	sp, r7
 800d21e:	bd80      	pop	{r7, pc}

0800d220 <remove_chain>:
static FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	FFOBJID* obj,		/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0 if entire chain) */
)
{
 800d220:	b580      	push	{r7, lr}
 800d222:	b08a      	sub	sp, #40	; 0x28
 800d224:	af00      	add	r7, sp, #0
 800d226:	60f8      	str	r0, [r7, #12]
 800d228:	60b9      	str	r1, [r7, #8]
 800d22a:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800d22c:	2300      	movs	r3, #0
 800d22e:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800d230:	68fb      	ldr	r3, [r7, #12]
 800d232:	681b      	ldr	r3, [r3, #0]
 800d234:	61bb      	str	r3, [r7, #24]
#if FF_FS_EXFAT || FF_USE_TRIM
	DWORD scl = clst, ecl = clst;
 800d236:	68bb      	ldr	r3, [r7, #8]
 800d238:	627b      	str	r3, [r7, #36]	; 0x24
 800d23a:	68bb      	ldr	r3, [r7, #8]
 800d23c:	623b      	str	r3, [r7, #32]
#endif
#if FF_USE_TRIM
	LBA_t rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800d23e:	68bb      	ldr	r3, [r7, #8]
 800d240:	2b01      	cmp	r3, #1
 800d242:	d904      	bls.n	800d24e <remove_chain+0x2e>
 800d244:	69bb      	ldr	r3, [r7, #24]
 800d246:	69db      	ldr	r3, [r3, #28]
 800d248:	68ba      	ldr	r2, [r7, #8]
 800d24a:	429a      	cmp	r2, r3
 800d24c:	d301      	bcc.n	800d252 <remove_chain+0x32>
 800d24e:	2302      	movs	r3, #2
 800d250:	e0c4      	b.n	800d3dc <remove_chain+0x1bc>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst != 0 && (!FF_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	2b00      	cmp	r3, #0
 800d256:	d014      	beq.n	800d282 <remove_chain+0x62>
 800d258:	69bb      	ldr	r3, [r7, #24]
 800d25a:	781b      	ldrb	r3, [r3, #0]
 800d25c:	2b04      	cmp	r3, #4
 800d25e:	d103      	bne.n	800d268 <remove_chain+0x48>
 800d260:	68fb      	ldr	r3, [r7, #12]
 800d262:	79db      	ldrb	r3, [r3, #7]
 800d264:	2b02      	cmp	r3, #2
 800d266:	d00c      	beq.n	800d282 <remove_chain+0x62>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800d268:	f04f 32ff 	mov.w	r2, #4294967295
 800d26c:	6879      	ldr	r1, [r7, #4]
 800d26e:	69b8      	ldr	r0, [r7, #24]
 800d270:	f7ff fda0 	bl	800cdb4 <put_fat>
 800d274:	4603      	mov	r3, r0
 800d276:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800d278:	7ffb      	ldrb	r3, [r7, #31]
 800d27a:	2b00      	cmp	r3, #0
 800d27c:	d001      	beq.n	800d282 <remove_chain+0x62>
 800d27e:	7ffb      	ldrb	r3, [r7, #31]
 800d280:	e0ac      	b.n	800d3dc <remove_chain+0x1bc>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800d282:	68b9      	ldr	r1, [r7, #8]
 800d284:	68f8      	ldr	r0, [r7, #12]
 800d286:	f7ff fc6f 	bl	800cb68 <get_fat>
 800d28a:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800d28c:	697b      	ldr	r3, [r7, #20]
 800d28e:	2b00      	cmp	r3, #0
 800d290:	d055      	beq.n	800d33e <remove_chain+0x11e>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800d292:	697b      	ldr	r3, [r7, #20]
 800d294:	2b01      	cmp	r3, #1
 800d296:	d101      	bne.n	800d29c <remove_chain+0x7c>
 800d298:	2302      	movs	r3, #2
 800d29a:	e09f      	b.n	800d3dc <remove_chain+0x1bc>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800d29c:	697b      	ldr	r3, [r7, #20]
 800d29e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d2a2:	d101      	bne.n	800d2a8 <remove_chain+0x88>
 800d2a4:	2301      	movs	r3, #1
 800d2a6:	e099      	b.n	800d3dc <remove_chain+0x1bc>
		if (!FF_FS_EXFAT || fs->fs_type != FS_EXFAT) {
 800d2a8:	69bb      	ldr	r3, [r7, #24]
 800d2aa:	781b      	ldrb	r3, [r3, #0]
 800d2ac:	2b04      	cmp	r3, #4
 800d2ae:	d00b      	beq.n	800d2c8 <remove_chain+0xa8>
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800d2b0:	2200      	movs	r2, #0
 800d2b2:	68b9      	ldr	r1, [r7, #8]
 800d2b4:	69b8      	ldr	r0, [r7, #24]
 800d2b6:	f7ff fd7d 	bl	800cdb4 <put_fat>
 800d2ba:	4603      	mov	r3, r0
 800d2bc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800d2be:	7ffb      	ldrb	r3, [r7, #31]
 800d2c0:	2b00      	cmp	r3, #0
 800d2c2:	d001      	beq.n	800d2c8 <remove_chain+0xa8>
 800d2c4:	7ffb      	ldrb	r3, [r7, #31]
 800d2c6:	e089      	b.n	800d3dc <remove_chain+0x1bc>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800d2c8:	69bb      	ldr	r3, [r7, #24]
 800d2ca:	699a      	ldr	r2, [r3, #24]
 800d2cc:	69bb      	ldr	r3, [r7, #24]
 800d2ce:	69db      	ldr	r3, [r3, #28]
 800d2d0:	3b02      	subs	r3, #2
 800d2d2:	429a      	cmp	r2, r3
 800d2d4:	d20b      	bcs.n	800d2ee <remove_chain+0xce>
			fs->free_clst++;
 800d2d6:	69bb      	ldr	r3, [r7, #24]
 800d2d8:	699b      	ldr	r3, [r3, #24]
 800d2da:	1c5a      	adds	r2, r3, #1
 800d2dc:	69bb      	ldr	r3, [r7, #24]
 800d2de:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 800d2e0:	69bb      	ldr	r3, [r7, #24]
 800d2e2:	791b      	ldrb	r3, [r3, #4]
 800d2e4:	f043 0301 	orr.w	r3, r3, #1
 800d2e8:	b2da      	uxtb	r2, r3
 800d2ea:	69bb      	ldr	r3, [r7, #24]
 800d2ec:	711a      	strb	r2, [r3, #4]
		}
#if FF_FS_EXFAT || FF_USE_TRIM
		if (ecl + 1 == nxt) {	/* Is next cluster contiguous? */
 800d2ee:	6a3b      	ldr	r3, [r7, #32]
 800d2f0:	3301      	adds	r3, #1
 800d2f2:	697a      	ldr	r2, [r7, #20]
 800d2f4:	429a      	cmp	r2, r3
 800d2f6:	d102      	bne.n	800d2fe <remove_chain+0xde>
			ecl = nxt;
 800d2f8:	697b      	ldr	r3, [r7, #20]
 800d2fa:	623b      	str	r3, [r7, #32]
 800d2fc:	e017      	b.n	800d32e <remove_chain+0x10e>
		} else {				/* End of contiguous cluster block */
#if FF_FS_EXFAT
			if (fs->fs_type == FS_EXFAT) {
 800d2fe:	69bb      	ldr	r3, [r7, #24]
 800d300:	781b      	ldrb	r3, [r3, #0]
 800d302:	2b04      	cmp	r3, #4
 800d304:	d10f      	bne.n	800d326 <remove_chain+0x106>
				res = change_bitmap(fs, scl, ecl - scl + 1, 0);	/* Mark the cluster block 'free' on the bitmap */
 800d306:	6a3a      	ldr	r2, [r7, #32]
 800d308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d30a:	1ad3      	subs	r3, r2, r3
 800d30c:	1c5a      	adds	r2, r3, #1
 800d30e:	2300      	movs	r3, #0
 800d310:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800d312:	69b8      	ldr	r0, [r7, #24]
 800d314:	f7ff feba 	bl	800d08c <change_bitmap>
 800d318:	4603      	mov	r3, r0
 800d31a:	77fb      	strb	r3, [r7, #31]
				if (res != FR_OK) return res;
 800d31c:	7ffb      	ldrb	r3, [r7, #31]
 800d31e:	2b00      	cmp	r3, #0
 800d320:	d001      	beq.n	800d326 <remove_chain+0x106>
 800d322:	7ffb      	ldrb	r3, [r7, #31]
 800d324:	e05a      	b.n	800d3dc <remove_chain+0x1bc>
#if FF_USE_TRIM
			rt[0] = clst2sect(fs, scl);					/* Start of data area to be freed */
			rt[1] = clst2sect(fs, ecl) + fs->csize - 1;	/* End of data area to be freed */
			disk_ioctl(fs->pdrv, CTRL_TRIM, rt);		/* Inform storage device that the data in the block may be erased */
#endif
			scl = ecl = nxt;
 800d326:	697b      	ldr	r3, [r7, #20]
 800d328:	623b      	str	r3, [r7, #32]
 800d32a:	6a3b      	ldr	r3, [r7, #32]
 800d32c:	627b      	str	r3, [r7, #36]	; 0x24
		}
#endif
		clst = nxt;					/* Next cluster */
 800d32e:	697b      	ldr	r3, [r7, #20]
 800d330:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800d332:	69bb      	ldr	r3, [r7, #24]
 800d334:	69db      	ldr	r3, [r3, #28]
 800d336:	68ba      	ldr	r2, [r7, #8]
 800d338:	429a      	cmp	r2, r3
 800d33a:	d3a2      	bcc.n	800d282 <remove_chain+0x62>
 800d33c:	e000      	b.n	800d340 <remove_chain+0x120>
		if (nxt == 0) break;				/* Empty cluster? */
 800d33e:	bf00      	nop

#if FF_FS_EXFAT
	/* Some post processes for chain status */
	if (fs->fs_type == FS_EXFAT) {
 800d340:	69bb      	ldr	r3, [r7, #24]
 800d342:	781b      	ldrb	r3, [r3, #0]
 800d344:	2b04      	cmp	r3, #4
 800d346:	d148      	bne.n	800d3da <remove_chain+0x1ba>
		if (pclst == 0) {	/* Has the entire chain been removed? */
 800d348:	687b      	ldr	r3, [r7, #4]
 800d34a:	2b00      	cmp	r3, #0
 800d34c:	d103      	bne.n	800d356 <remove_chain+0x136>
			obj->stat = 0;		/* Change the chain status 'initial' */
 800d34e:	68fb      	ldr	r3, [r7, #12]
 800d350:	2200      	movs	r2, #0
 800d352:	71da      	strb	r2, [r3, #7]
 800d354:	e041      	b.n	800d3da <remove_chain+0x1ba>
		} else {
			if (obj->stat == 0) {	/* Is it a fragmented chain from the beginning of this session? */
 800d356:	68fb      	ldr	r3, [r7, #12]
 800d358:	79db      	ldrb	r3, [r3, #7]
 800d35a:	2b00      	cmp	r3, #0
 800d35c:	d129      	bne.n	800d3b2 <remove_chain+0x192>
				clst = obj->sclust;		/* Follow the chain to check if it gets contiguous */
 800d35e:	68fb      	ldr	r3, [r7, #12]
 800d360:	689b      	ldr	r3, [r3, #8]
 800d362:	60bb      	str	r3, [r7, #8]
				while (clst != pclst) {
 800d364:	e017      	b.n	800d396 <remove_chain+0x176>
					nxt = get_fat(obj, clst);
 800d366:	68b9      	ldr	r1, [r7, #8]
 800d368:	68f8      	ldr	r0, [r7, #12]
 800d36a:	f7ff fbfd 	bl	800cb68 <get_fat>
 800d36e:	6178      	str	r0, [r7, #20]
					if (nxt < 2) return FR_INT_ERR;
 800d370:	697b      	ldr	r3, [r7, #20]
 800d372:	2b01      	cmp	r3, #1
 800d374:	d801      	bhi.n	800d37a <remove_chain+0x15a>
 800d376:	2302      	movs	r3, #2
 800d378:	e030      	b.n	800d3dc <remove_chain+0x1bc>
					if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;
 800d37a:	697b      	ldr	r3, [r7, #20]
 800d37c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d380:	d101      	bne.n	800d386 <remove_chain+0x166>
 800d382:	2301      	movs	r3, #1
 800d384:	e02a      	b.n	800d3dc <remove_chain+0x1bc>
					if (nxt != clst + 1) break;	/* Not contiguous? */
 800d386:	68bb      	ldr	r3, [r7, #8]
 800d388:	3301      	adds	r3, #1
 800d38a:	697a      	ldr	r2, [r7, #20]
 800d38c:	429a      	cmp	r2, r3
 800d38e:	d107      	bne.n	800d3a0 <remove_chain+0x180>
					clst++;
 800d390:	68bb      	ldr	r3, [r7, #8]
 800d392:	3301      	adds	r3, #1
 800d394:	60bb      	str	r3, [r7, #8]
				while (clst != pclst) {
 800d396:	68ba      	ldr	r2, [r7, #8]
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	429a      	cmp	r2, r3
 800d39c:	d1e3      	bne.n	800d366 <remove_chain+0x146>
 800d39e:	e000      	b.n	800d3a2 <remove_chain+0x182>
					if (nxt != clst + 1) break;	/* Not contiguous? */
 800d3a0:	bf00      	nop
				}
				if (clst == pclst) {	/* Has the chain got contiguous again? */
 800d3a2:	68ba      	ldr	r2, [r7, #8]
 800d3a4:	687b      	ldr	r3, [r7, #4]
 800d3a6:	429a      	cmp	r2, r3
 800d3a8:	d117      	bne.n	800d3da <remove_chain+0x1ba>
					obj->stat = 2;		/* Change the chain status 'contiguous' */
 800d3aa:	68fb      	ldr	r3, [r7, #12]
 800d3ac:	2202      	movs	r2, #2
 800d3ae:	71da      	strb	r2, [r3, #7]
 800d3b0:	e013      	b.n	800d3da <remove_chain+0x1ba>
				}
			} else {
				if (obj->stat == 3 && pclst >= obj->sclust && pclst <= obj->sclust + obj->n_cont) {	/* Was the chain fragmented in this session and got contiguous again? */
 800d3b2:	68fb      	ldr	r3, [r7, #12]
 800d3b4:	79db      	ldrb	r3, [r3, #7]
 800d3b6:	2b03      	cmp	r3, #3
 800d3b8:	d10f      	bne.n	800d3da <remove_chain+0x1ba>
 800d3ba:	68fb      	ldr	r3, [r7, #12]
 800d3bc:	689b      	ldr	r3, [r3, #8]
 800d3be:	687a      	ldr	r2, [r7, #4]
 800d3c0:	429a      	cmp	r2, r3
 800d3c2:	d30a      	bcc.n	800d3da <remove_chain+0x1ba>
 800d3c4:	68fb      	ldr	r3, [r7, #12]
 800d3c6:	689a      	ldr	r2, [r3, #8]
 800d3c8:	68fb      	ldr	r3, [r7, #12]
 800d3ca:	699b      	ldr	r3, [r3, #24]
 800d3cc:	4413      	add	r3, r2
 800d3ce:	687a      	ldr	r2, [r7, #4]
 800d3d0:	429a      	cmp	r2, r3
 800d3d2:	d802      	bhi.n	800d3da <remove_chain+0x1ba>
					obj->stat = 2;	/* Change the chain status 'contiguous' */
 800d3d4:	68fb      	ldr	r3, [r7, #12]
 800d3d6:	2202      	movs	r2, #2
 800d3d8:	71da      	strb	r2, [r3, #7]
				}
			}
		}
	}
#endif
	return FR_OK;
 800d3da:	2300      	movs	r3, #0
}
 800d3dc:	4618      	mov	r0, r3
 800d3de:	3728      	adds	r7, #40	; 0x28
 800d3e0:	46bd      	mov	sp, r7
 800d3e2:	bd80      	pop	{r7, pc}

0800d3e4 <create_chain>:

static DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FFOBJID* obj,		/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800d3e4:	b580      	push	{r7, lr}
 800d3e6:	b088      	sub	sp, #32
 800d3e8:	af00      	add	r7, sp, #0
 800d3ea:	6078      	str	r0, [r7, #4]
 800d3ec:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	681b      	ldr	r3, [r3, #0]
 800d3f2:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800d3f4:	683b      	ldr	r3, [r7, #0]
 800d3f6:	2b00      	cmp	r3, #0
 800d3f8:	d10d      	bne.n	800d416 <create_chain+0x32>
		scl = fs->last_clst;				/* Suggested cluster to start to find */
 800d3fa:	693b      	ldr	r3, [r7, #16]
 800d3fc:	695b      	ldr	r3, [r3, #20]
 800d3fe:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800d400:	69bb      	ldr	r3, [r7, #24]
 800d402:	2b00      	cmp	r3, #0
 800d404:	d004      	beq.n	800d410 <create_chain+0x2c>
 800d406:	693b      	ldr	r3, [r7, #16]
 800d408:	69db      	ldr	r3, [r3, #28]
 800d40a:	69ba      	ldr	r2, [r7, #24]
 800d40c:	429a      	cmp	r2, r3
 800d40e:	d31b      	bcc.n	800d448 <create_chain+0x64>
 800d410:	2301      	movs	r3, #1
 800d412:	61bb      	str	r3, [r7, #24]
 800d414:	e018      	b.n	800d448 <create_chain+0x64>
	}
	else {				/* Stretch a chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800d416:	6839      	ldr	r1, [r7, #0]
 800d418:	6878      	ldr	r0, [r7, #4]
 800d41a:	f7ff fba5 	bl	800cb68 <get_fat>
 800d41e:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Test for insanity */
 800d420:	68fb      	ldr	r3, [r7, #12]
 800d422:	2b01      	cmp	r3, #1
 800d424:	d801      	bhi.n	800d42a <create_chain+0x46>
 800d426:	2301      	movs	r3, #1
 800d428:	e113      	b.n	800d652 <create_chain+0x26e>
		if (cs == 0xFFFFFFFF) return cs;	/* Test for disk error */
 800d42a:	68fb      	ldr	r3, [r7, #12]
 800d42c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d430:	d101      	bne.n	800d436 <create_chain+0x52>
 800d432:	68fb      	ldr	r3, [r7, #12]
 800d434:	e10d      	b.n	800d652 <create_chain+0x26e>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800d436:	693b      	ldr	r3, [r7, #16]
 800d438:	69db      	ldr	r3, [r3, #28]
 800d43a:	68fa      	ldr	r2, [r7, #12]
 800d43c:	429a      	cmp	r2, r3
 800d43e:	d201      	bcs.n	800d444 <create_chain+0x60>
 800d440:	68fb      	ldr	r3, [r7, #12]
 800d442:	e106      	b.n	800d652 <create_chain+0x26e>
		scl = clst;							/* Cluster to start to find */
 800d444:	683b      	ldr	r3, [r7, #0]
 800d446:	61bb      	str	r3, [r7, #24]
	}
	if (fs->free_clst == 0) return 0;		/* No free cluster */
 800d448:	693b      	ldr	r3, [r7, #16]
 800d44a:	699b      	ldr	r3, [r3, #24]
 800d44c:	2b00      	cmp	r3, #0
 800d44e:	d101      	bne.n	800d454 <create_chain+0x70>
 800d450:	2300      	movs	r3, #0
 800d452:	e0fe      	b.n	800d652 <create_chain+0x26e>

#if FF_FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 800d454:	693b      	ldr	r3, [r7, #16]
 800d456:	781b      	ldrb	r3, [r3, #0]
 800d458:	2b04      	cmp	r3, #4
 800d45a:	d165      	bne.n	800d528 <create_chain+0x144>
		ncl = find_bitmap(fs, scl, 1);				/* Find a free cluster */
 800d45c:	2201      	movs	r2, #1
 800d45e:	69b9      	ldr	r1, [r7, #24]
 800d460:	6938      	ldr	r0, [r7, #16]
 800d462:	f7ff fd97 	bl	800cf94 <find_bitmap>
 800d466:	61f8      	str	r0, [r7, #28]
		if (ncl == 0 || ncl == 0xFFFFFFFF) return ncl;	/* No free cluster or hard error? */
 800d468:	69fb      	ldr	r3, [r7, #28]
 800d46a:	2b00      	cmp	r3, #0
 800d46c:	d003      	beq.n	800d476 <create_chain+0x92>
 800d46e:	69fb      	ldr	r3, [r7, #28]
 800d470:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d474:	d101      	bne.n	800d47a <create_chain+0x96>
 800d476:	69fb      	ldr	r3, [r7, #28]
 800d478:	e0eb      	b.n	800d652 <create_chain+0x26e>
		res = change_bitmap(fs, ncl, 1, 1);			/* Mark the cluster 'in use' */
 800d47a:	2301      	movs	r3, #1
 800d47c:	2201      	movs	r2, #1
 800d47e:	69f9      	ldr	r1, [r7, #28]
 800d480:	6938      	ldr	r0, [r7, #16]
 800d482:	f7ff fe03 	bl	800d08c <change_bitmap>
 800d486:	4603      	mov	r3, r0
 800d488:	75fb      	strb	r3, [r7, #23]
		if (res == FR_INT_ERR) return 1;
 800d48a:	7dfb      	ldrb	r3, [r7, #23]
 800d48c:	2b02      	cmp	r3, #2
 800d48e:	d101      	bne.n	800d494 <create_chain+0xb0>
 800d490:	2301      	movs	r3, #1
 800d492:	e0de      	b.n	800d652 <create_chain+0x26e>
		if (res == FR_DISK_ERR) return 0xFFFFFFFF;
 800d494:	7dfb      	ldrb	r3, [r7, #23]
 800d496:	2b01      	cmp	r3, #1
 800d498:	d102      	bne.n	800d4a0 <create_chain+0xbc>
 800d49a:	f04f 33ff 	mov.w	r3, #4294967295
 800d49e:	e0d8      	b.n	800d652 <create_chain+0x26e>
		if (clst == 0) {							/* Is it a new chain? */
 800d4a0:	683b      	ldr	r3, [r7, #0]
 800d4a2:	2b00      	cmp	r3, #0
 800d4a4:	d103      	bne.n	800d4ae <create_chain+0xca>
			obj->stat = 2;							/* Set status 'contiguous' */
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	2202      	movs	r2, #2
 800d4aa:	71da      	strb	r2, [r3, #7]
 800d4ac:	e011      	b.n	800d4d2 <create_chain+0xee>
		} else {									/* It is a stretched chain */
			if (obj->stat == 2 && ncl != scl + 1) {	/* Is the chain got fragmented? */
 800d4ae:	687b      	ldr	r3, [r7, #4]
 800d4b0:	79db      	ldrb	r3, [r3, #7]
 800d4b2:	2b02      	cmp	r3, #2
 800d4b4:	d10d      	bne.n	800d4d2 <create_chain+0xee>
 800d4b6:	69bb      	ldr	r3, [r7, #24]
 800d4b8:	3301      	adds	r3, #1
 800d4ba:	69fa      	ldr	r2, [r7, #28]
 800d4bc:	429a      	cmp	r2, r3
 800d4be:	d008      	beq.n	800d4d2 <create_chain+0xee>
				obj->n_cont = scl - obj->sclust;	/* Set size of the contiguous part */
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	689b      	ldr	r3, [r3, #8]
 800d4c4:	69ba      	ldr	r2, [r7, #24]
 800d4c6:	1ad2      	subs	r2, r2, r3
 800d4c8:	687b      	ldr	r3, [r7, #4]
 800d4ca:	619a      	str	r2, [r3, #24]
				obj->stat = 3;						/* Change status 'just fragmented' */
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	2203      	movs	r2, #3
 800d4d0:	71da      	strb	r2, [r3, #7]
			}
		}
		if (obj->stat != 2) {	/* Is the file non-contiguous? */
 800d4d2:	687b      	ldr	r3, [r7, #4]
 800d4d4:	79db      	ldrb	r3, [r3, #7]
 800d4d6:	2b02      	cmp	r3, #2
 800d4d8:	f000 8098 	beq.w	800d60c <create_chain+0x228>
			if (ncl == clst + 1) {	/* Is the cluster next to previous one? */
 800d4dc:	683b      	ldr	r3, [r7, #0]
 800d4de:	3301      	adds	r3, #1
 800d4e0:	69fa      	ldr	r2, [r7, #28]
 800d4e2:	429a      	cmp	r2, r3
 800d4e4:	d10b      	bne.n	800d4fe <create_chain+0x11a>
				obj->n_frag = obj->n_frag ? obj->n_frag + 1 : 2;	/* Increment size of last framgent */
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	69db      	ldr	r3, [r3, #28]
 800d4ea:	2b00      	cmp	r3, #0
 800d4ec:	d003      	beq.n	800d4f6 <create_chain+0x112>
 800d4ee:	687b      	ldr	r3, [r7, #4]
 800d4f0:	69db      	ldr	r3, [r3, #28]
 800d4f2:	3301      	adds	r3, #1
 800d4f4:	e000      	b.n	800d4f8 <create_chain+0x114>
 800d4f6:	2302      	movs	r3, #2
 800d4f8:	687a      	ldr	r2, [r7, #4]
 800d4fa:	61d3      	str	r3, [r2, #28]
 800d4fc:	e086      	b.n	800d60c <create_chain+0x228>
			} else {				/* New fragment */
				if (obj->n_frag == 0) obj->n_frag = 1;
 800d4fe:	687b      	ldr	r3, [r7, #4]
 800d500:	69db      	ldr	r3, [r3, #28]
 800d502:	2b00      	cmp	r3, #0
 800d504:	d102      	bne.n	800d50c <create_chain+0x128>
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	2201      	movs	r2, #1
 800d50a:	61da      	str	r2, [r3, #28]
				res = fill_last_frag(obj, clst, ncl);	/* Fill last fragment on the FAT and link it to new one */
 800d50c:	69fa      	ldr	r2, [r7, #28]
 800d50e:	6839      	ldr	r1, [r7, #0]
 800d510:	6878      	ldr	r0, [r7, #4]
 800d512:	f7ff fe54 	bl	800d1be <fill_last_frag>
 800d516:	4603      	mov	r3, r0
 800d518:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) obj->n_frag = 1;
 800d51a:	7dfb      	ldrb	r3, [r7, #23]
 800d51c:	2b00      	cmp	r3, #0
 800d51e:	d175      	bne.n	800d60c <create_chain+0x228>
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	2201      	movs	r2, #1
 800d524:	61da      	str	r2, [r3, #28]
 800d526:	e071      	b.n	800d60c <create_chain+0x228>
			}
		}
	} else
#endif
	{	/* On the FAT/FAT32 volume */
		ncl = 0;
 800d528:	2300      	movs	r3, #0
 800d52a:	61fb      	str	r3, [r7, #28]
		if (scl == clst) {						/* Stretching an existing chain? */
 800d52c:	69ba      	ldr	r2, [r7, #24]
 800d52e:	683b      	ldr	r3, [r7, #0]
 800d530:	429a      	cmp	r2, r3
 800d532:	d129      	bne.n	800d588 <create_chain+0x1a4>
			ncl = scl + 1;						/* Test if next cluster is free */
 800d534:	69bb      	ldr	r3, [r7, #24]
 800d536:	3301      	adds	r3, #1
 800d538:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) ncl = 2;
 800d53a:	693b      	ldr	r3, [r7, #16]
 800d53c:	69db      	ldr	r3, [r3, #28]
 800d53e:	69fa      	ldr	r2, [r7, #28]
 800d540:	429a      	cmp	r2, r3
 800d542:	d301      	bcc.n	800d548 <create_chain+0x164>
 800d544:	2302      	movs	r3, #2
 800d546:	61fb      	str	r3, [r7, #28]
			cs = get_fat(obj, ncl);				/* Get next cluster status */
 800d548:	69f9      	ldr	r1, [r7, #28]
 800d54a:	6878      	ldr	r0, [r7, #4]
 800d54c:	f7ff fb0c 	bl	800cb68 <get_fat>
 800d550:	60f8      	str	r0, [r7, #12]
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* Test for error */
 800d552:	68fb      	ldr	r3, [r7, #12]
 800d554:	2b01      	cmp	r3, #1
 800d556:	d003      	beq.n	800d560 <create_chain+0x17c>
 800d558:	68fb      	ldr	r3, [r7, #12]
 800d55a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d55e:	d101      	bne.n	800d564 <create_chain+0x180>
 800d560:	68fb      	ldr	r3, [r7, #12]
 800d562:	e076      	b.n	800d652 <create_chain+0x26e>
			if (cs != 0) {						/* Not free? */
 800d564:	68fb      	ldr	r3, [r7, #12]
 800d566:	2b00      	cmp	r3, #0
 800d568:	d00e      	beq.n	800d588 <create_chain+0x1a4>
				cs = fs->last_clst;				/* Start at suggested cluster if it is valid */
 800d56a:	693b      	ldr	r3, [r7, #16]
 800d56c:	695b      	ldr	r3, [r3, #20]
 800d56e:	60fb      	str	r3, [r7, #12]
				if (cs >= 2 && cs < fs->n_fatent) scl = cs;
 800d570:	68fb      	ldr	r3, [r7, #12]
 800d572:	2b01      	cmp	r3, #1
 800d574:	d906      	bls.n	800d584 <create_chain+0x1a0>
 800d576:	693b      	ldr	r3, [r7, #16]
 800d578:	69db      	ldr	r3, [r3, #28]
 800d57a:	68fa      	ldr	r2, [r7, #12]
 800d57c:	429a      	cmp	r2, r3
 800d57e:	d201      	bcs.n	800d584 <create_chain+0x1a0>
 800d580:	68fb      	ldr	r3, [r7, #12]
 800d582:	61bb      	str	r3, [r7, #24]
				ncl = 0;
 800d584:	2300      	movs	r3, #0
 800d586:	61fb      	str	r3, [r7, #28]
			}
		}
		if (ncl == 0) {	/* The new cluster cannot be contiguous and find another fragment */
 800d588:	69fb      	ldr	r3, [r7, #28]
 800d58a:	2b00      	cmp	r3, #0
 800d58c:	d129      	bne.n	800d5e2 <create_chain+0x1fe>
			ncl = scl;	/* Start cluster */
 800d58e:	69bb      	ldr	r3, [r7, #24]
 800d590:	61fb      	str	r3, [r7, #28]
			for (;;) {
				ncl++;							/* Next cluster */
 800d592:	69fb      	ldr	r3, [r7, #28]
 800d594:	3301      	adds	r3, #1
 800d596:	61fb      	str	r3, [r7, #28]
				if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800d598:	693b      	ldr	r3, [r7, #16]
 800d59a:	69db      	ldr	r3, [r3, #28]
 800d59c:	69fa      	ldr	r2, [r7, #28]
 800d59e:	429a      	cmp	r2, r3
 800d5a0:	d307      	bcc.n	800d5b2 <create_chain+0x1ce>
					ncl = 2;
 800d5a2:	2302      	movs	r3, #2
 800d5a4:	61fb      	str	r3, [r7, #28]
					if (ncl > scl) return 0;	/* No free cluster found? */
 800d5a6:	69fa      	ldr	r2, [r7, #28]
 800d5a8:	69bb      	ldr	r3, [r7, #24]
 800d5aa:	429a      	cmp	r2, r3
 800d5ac:	d901      	bls.n	800d5b2 <create_chain+0x1ce>
 800d5ae:	2300      	movs	r3, #0
 800d5b0:	e04f      	b.n	800d652 <create_chain+0x26e>
				}
				cs = get_fat(obj, ncl);			/* Get the cluster status */
 800d5b2:	69f9      	ldr	r1, [r7, #28]
 800d5b4:	6878      	ldr	r0, [r7, #4]
 800d5b6:	f7ff fad7 	bl	800cb68 <get_fat>
 800d5ba:	60f8      	str	r0, [r7, #12]
				if (cs == 0) break;				/* Found a free cluster? */
 800d5bc:	68fb      	ldr	r3, [r7, #12]
 800d5be:	2b00      	cmp	r3, #0
 800d5c0:	d00e      	beq.n	800d5e0 <create_chain+0x1fc>
				if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* Test for error */
 800d5c2:	68fb      	ldr	r3, [r7, #12]
 800d5c4:	2b01      	cmp	r3, #1
 800d5c6:	d003      	beq.n	800d5d0 <create_chain+0x1ec>
 800d5c8:	68fb      	ldr	r3, [r7, #12]
 800d5ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d5ce:	d101      	bne.n	800d5d4 <create_chain+0x1f0>
 800d5d0:	68fb      	ldr	r3, [r7, #12]
 800d5d2:	e03e      	b.n	800d652 <create_chain+0x26e>
				if (ncl == scl) return 0;		/* No free cluster found? */
 800d5d4:	69fa      	ldr	r2, [r7, #28]
 800d5d6:	69bb      	ldr	r3, [r7, #24]
 800d5d8:	429a      	cmp	r2, r3
 800d5da:	d1da      	bne.n	800d592 <create_chain+0x1ae>
 800d5dc:	2300      	movs	r3, #0
 800d5de:	e038      	b.n	800d652 <create_chain+0x26e>
				if (cs == 0) break;				/* Found a free cluster? */
 800d5e0:	bf00      	nop
			}
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);		/* Mark the new cluster 'EOC' */
 800d5e2:	f04f 32ff 	mov.w	r2, #4294967295
 800d5e6:	69f9      	ldr	r1, [r7, #28]
 800d5e8:	6938      	ldr	r0, [r7, #16]
 800d5ea:	f7ff fbe3 	bl	800cdb4 <put_fat>
 800d5ee:	4603      	mov	r3, r0
 800d5f0:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800d5f2:	7dfb      	ldrb	r3, [r7, #23]
 800d5f4:	2b00      	cmp	r3, #0
 800d5f6:	d109      	bne.n	800d60c <create_chain+0x228>
 800d5f8:	683b      	ldr	r3, [r7, #0]
 800d5fa:	2b00      	cmp	r3, #0
 800d5fc:	d006      	beq.n	800d60c <create_chain+0x228>
			res = put_fat(fs, clst, ncl);		/* Link it from the previous one if needed */
 800d5fe:	69fa      	ldr	r2, [r7, #28]
 800d600:	6839      	ldr	r1, [r7, #0]
 800d602:	6938      	ldr	r0, [r7, #16]
 800d604:	f7ff fbd6 	bl	800cdb4 <put_fat>
 800d608:	4603      	mov	r3, r0
 800d60a:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800d60c:	7dfb      	ldrb	r3, [r7, #23]
 800d60e:	2b00      	cmp	r3, #0
 800d610:	d116      	bne.n	800d640 <create_chain+0x25c>
		fs->last_clst = ncl;
 800d612:	693b      	ldr	r3, [r7, #16]
 800d614:	69fa      	ldr	r2, [r7, #28]
 800d616:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800d618:	693b      	ldr	r3, [r7, #16]
 800d61a:	699a      	ldr	r2, [r3, #24]
 800d61c:	693b      	ldr	r3, [r7, #16]
 800d61e:	69db      	ldr	r3, [r3, #28]
 800d620:	3b02      	subs	r3, #2
 800d622:	429a      	cmp	r2, r3
 800d624:	d804      	bhi.n	800d630 <create_chain+0x24c>
 800d626:	693b      	ldr	r3, [r7, #16]
 800d628:	699b      	ldr	r3, [r3, #24]
 800d62a:	1e5a      	subs	r2, r3, #1
 800d62c:	693b      	ldr	r3, [r7, #16]
 800d62e:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 800d630:	693b      	ldr	r3, [r7, #16]
 800d632:	791b      	ldrb	r3, [r3, #4]
 800d634:	f043 0301 	orr.w	r3, r3, #1
 800d638:	b2da      	uxtb	r2, r3
 800d63a:	693b      	ldr	r3, [r7, #16]
 800d63c:	711a      	strb	r2, [r3, #4]
 800d63e:	e007      	b.n	800d650 <create_chain+0x26c>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800d640:	7dfb      	ldrb	r3, [r7, #23]
 800d642:	2b01      	cmp	r3, #1
 800d644:	d102      	bne.n	800d64c <create_chain+0x268>
 800d646:	f04f 33ff 	mov.w	r3, #4294967295
 800d64a:	e000      	b.n	800d64e <create_chain+0x26a>
 800d64c:	2301      	movs	r3, #1
 800d64e:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800d650:	69fb      	ldr	r3, [r7, #28]
}
 800d652:	4618      	mov	r0, r3
 800d654:	3720      	adds	r7, #32
 800d656:	46bd      	mov	sp, r7
 800d658:	bd80      	pop	{r7, pc}

0800d65a <clmt_clust>:

static DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800d65a:	b5b0      	push	{r4, r5, r7, lr}
 800d65c:	b088      	sub	sp, #32
 800d65e:	af00      	add	r7, sp, #0
 800d660:	60f8      	str	r0, [r7, #12]
 800d662:	e9c7 2300 	strd	r2, r3, [r7]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800d666:	68fb      	ldr	r3, [r7, #12]
 800d668:	681b      	ldr	r3, [r3, #0]
 800d66a:	617b      	str	r3, [r7, #20]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800d66c:	68fb      	ldr	r3, [r7, #12]
 800d66e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d670:	3304      	adds	r3, #4
 800d672:	61bb      	str	r3, [r7, #24]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800d674:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d678:	f04f 0000 	mov.w	r0, #0
 800d67c:	f04f 0100 	mov.w	r1, #0
 800d680:	0a50      	lsrs	r0, r2, #9
 800d682:	ea40 50c3 	orr.w	r0, r0, r3, lsl #23
 800d686:	0a59      	lsrs	r1, r3, #9
 800d688:	697b      	ldr	r3, [r7, #20]
 800d68a:	895b      	ldrh	r3, [r3, #10]
 800d68c:	b29b      	uxth	r3, r3
 800d68e:	2200      	movs	r2, #0
 800d690:	461c      	mov	r4, r3
 800d692:	4615      	mov	r5, r2
 800d694:	4622      	mov	r2, r4
 800d696:	462b      	mov	r3, r5
 800d698:	f7f3 faf6 	bl	8000c88 <__aeabi_uldivmod>
 800d69c:	4602      	mov	r2, r0
 800d69e:	460b      	mov	r3, r1
 800d6a0:	4613      	mov	r3, r2
 800d6a2:	61fb      	str	r3, [r7, #28]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800d6a4:	69bb      	ldr	r3, [r7, #24]
 800d6a6:	1d1a      	adds	r2, r3, #4
 800d6a8:	61ba      	str	r2, [r7, #24]
 800d6aa:	681b      	ldr	r3, [r3, #0]
 800d6ac:	613b      	str	r3, [r7, #16]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800d6ae:	693b      	ldr	r3, [r7, #16]
 800d6b0:	2b00      	cmp	r3, #0
 800d6b2:	d101      	bne.n	800d6b8 <clmt_clust+0x5e>
 800d6b4:	2300      	movs	r3, #0
 800d6b6:	e010      	b.n	800d6da <clmt_clust+0x80>
		if (cl < ncl) break;	/* In this fragment? */
 800d6b8:	69fa      	ldr	r2, [r7, #28]
 800d6ba:	693b      	ldr	r3, [r7, #16]
 800d6bc:	429a      	cmp	r2, r3
 800d6be:	d307      	bcc.n	800d6d0 <clmt_clust+0x76>
		cl -= ncl; tbl++;		/* Next fragment */
 800d6c0:	69fa      	ldr	r2, [r7, #28]
 800d6c2:	693b      	ldr	r3, [r7, #16]
 800d6c4:	1ad3      	subs	r3, r2, r3
 800d6c6:	61fb      	str	r3, [r7, #28]
 800d6c8:	69bb      	ldr	r3, [r7, #24]
 800d6ca:	3304      	adds	r3, #4
 800d6cc:	61bb      	str	r3, [r7, #24]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800d6ce:	e7e9      	b.n	800d6a4 <clmt_clust+0x4a>
		if (cl < ncl) break;	/* In this fragment? */
 800d6d0:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800d6d2:	69bb      	ldr	r3, [r7, #24]
 800d6d4:	681a      	ldr	r2, [r3, #0]
 800d6d6:	69fb      	ldr	r3, [r7, #28]
 800d6d8:	4413      	add	r3, r2
}
 800d6da:	4618      	mov	r0, r3
 800d6dc:	3720      	adds	r7, #32
 800d6de:	46bd      	mov	sp, r7
 800d6e0:	bdb0      	pop	{r4, r5, r7, pc}

0800d6e2 <dir_clear>:
#if !FF_FS_READONLY
static FRESULT dir_clear (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS *fs,		/* Filesystem object */
	DWORD clst		/* Directory table to clear */
)
{
 800d6e2:	b580      	push	{r7, lr}
 800d6e4:	b086      	sub	sp, #24
 800d6e6:	af00      	add	r7, sp, #0
 800d6e8:	6078      	str	r0, [r7, #4]
 800d6ea:	6039      	str	r1, [r7, #0]
	LBA_t sect;
	UINT n, szb;
	BYTE *ibuf;


	if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800d6ec:	6878      	ldr	r0, [r7, #4]
 800d6ee:	f7ff f943 	bl	800c978 <sync_window>
 800d6f2:	4603      	mov	r3, r0
 800d6f4:	2b00      	cmp	r3, #0
 800d6f6:	d001      	beq.n	800d6fc <dir_clear+0x1a>
 800d6f8:	2301      	movs	r3, #1
 800d6fa:	e07d      	b.n	800d7f8 <dir_clear+0x116>
	sect = clst2sect(fs, clst);		/* Top of the cluster */
 800d6fc:	6839      	ldr	r1, [r7, #0]
 800d6fe:	6878      	ldr	r0, [r7, #4]
 800d700:	f7ff fa12 	bl	800cb28 <clst2sect>
 800d704:	60b8      	str	r0, [r7, #8]
	fs->winsect = sect;				/* Set window to top of the cluster */
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	68ba      	ldr	r2, [r7, #8]
 800d70a:	639a      	str	r2, [r3, #56]	; 0x38
	memset(fs->win, 0, sizeof fs->win);	/* Clear window buffer */
 800d70c:	687b      	ldr	r3, [r7, #4]
 800d70e:	333c      	adds	r3, #60	; 0x3c
 800d710:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d714:	2100      	movs	r1, #0
 800d716:	4618      	mov	r0, r3
 800d718:	f00a f82c 	bl	8017774 <memset>
#if FF_USE_LFN == 3		/* Quick table clear by using multi-secter write */
	/* Allocate a temporary buffer */
	for (szb = ((DWORD)fs->csize * SS(fs) >= MAX_MALLOC) ? MAX_MALLOC : fs->csize * SS(fs), ibuf = 0; szb > SS(fs) && (ibuf = ff_memalloc(szb)) == 0; szb /= 2) ;
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	895b      	ldrh	r3, [r3, #10]
 800d720:	025b      	lsls	r3, r3, #9
 800d722:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d726:	d203      	bcs.n	800d730 <dir_clear+0x4e>
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	895b      	ldrh	r3, [r3, #10]
 800d72c:	025b      	lsls	r3, r3, #9
 800d72e:	e001      	b.n	800d734 <dir_clear+0x52>
 800d730:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d734:	613b      	str	r3, [r7, #16]
 800d736:	2300      	movs	r3, #0
 800d738:	60fb      	str	r3, [r7, #12]
 800d73a:	e002      	b.n	800d742 <dir_clear+0x60>
 800d73c:	693b      	ldr	r3, [r7, #16]
 800d73e:	085b      	lsrs	r3, r3, #1
 800d740:	613b      	str	r3, [r7, #16]
 800d742:	693b      	ldr	r3, [r7, #16]
 800d744:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d748:	d906      	bls.n	800d758 <dir_clear+0x76>
 800d74a:	6938      	ldr	r0, [r7, #16]
 800d74c:	f003 fb73 	bl	8010e36 <ff_memalloc>
 800d750:	60f8      	str	r0, [r7, #12]
 800d752:	68fb      	ldr	r3, [r7, #12]
 800d754:	2b00      	cmp	r3, #0
 800d756:	d0f1      	beq.n	800d73c <dir_clear+0x5a>
	if (szb > SS(fs)) {		/* Buffer allocated? */
 800d758:	693b      	ldr	r3, [r7, #16]
 800d75a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d75e:	d924      	bls.n	800d7aa <dir_clear+0xc8>
		memset(ibuf, 0, szb);
 800d760:	693a      	ldr	r2, [r7, #16]
 800d762:	2100      	movs	r1, #0
 800d764:	68f8      	ldr	r0, [r7, #12]
 800d766:	f00a f805 	bl	8017774 <memset>
		szb /= SS(fs);		/* Bytes -> Sectors */
 800d76a:	693b      	ldr	r3, [r7, #16]
 800d76c:	0a5b      	lsrs	r3, r3, #9
 800d76e:	613b      	str	r3, [r7, #16]
		for (n = 0; n < fs->csize && disk_write(fs->pdrv, ibuf, sect + n, szb) == RES_OK; n += szb) ;	/* Fill the cluster with 0 */
 800d770:	2300      	movs	r3, #0
 800d772:	617b      	str	r3, [r7, #20]
 800d774:	e003      	b.n	800d77e <dir_clear+0x9c>
 800d776:	697a      	ldr	r2, [r7, #20]
 800d778:	693b      	ldr	r3, [r7, #16]
 800d77a:	4413      	add	r3, r2
 800d77c:	617b      	str	r3, [r7, #20]
 800d77e:	687b      	ldr	r3, [r7, #4]
 800d780:	895b      	ldrh	r3, [r3, #10]
 800d782:	461a      	mov	r2, r3
 800d784:	697b      	ldr	r3, [r7, #20]
 800d786:	4293      	cmp	r3, r2
 800d788:	d20b      	bcs.n	800d7a2 <dir_clear+0xc0>
 800d78a:	687b      	ldr	r3, [r7, #4]
 800d78c:	7858      	ldrb	r0, [r3, #1]
 800d78e:	68ba      	ldr	r2, [r7, #8]
 800d790:	697b      	ldr	r3, [r7, #20]
 800d792:	441a      	add	r2, r3
 800d794:	693b      	ldr	r3, [r7, #16]
 800d796:	68f9      	ldr	r1, [r7, #12]
 800d798:	f7fe fe01 	bl	800c39e <disk_write>
 800d79c:	4603      	mov	r3, r0
 800d79e:	2b00      	cmp	r3, #0
 800d7a0:	d0e9      	beq.n	800d776 <dir_clear+0x94>
		ff_memfree(ibuf);
 800d7a2:	68f8      	ldr	r0, [r7, #12]
 800d7a4:	f003 fb53 	bl	8010e4e <ff_memfree>
 800d7a8:	e01d      	b.n	800d7e6 <dir_clear+0x104>
	} else
#endif
	{
		ibuf = fs->win; szb = 1;	/* Use window buffer (many single-sector writes may take a time) */
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	333c      	adds	r3, #60	; 0x3c
 800d7ae:	60fb      	str	r3, [r7, #12]
 800d7b0:	2301      	movs	r3, #1
 800d7b2:	613b      	str	r3, [r7, #16]
		for (n = 0; n < fs->csize && disk_write(fs->pdrv, ibuf, sect + n, szb) == RES_OK; n += szb) ;	/* Fill the cluster with 0 */
 800d7b4:	2300      	movs	r3, #0
 800d7b6:	617b      	str	r3, [r7, #20]
 800d7b8:	e003      	b.n	800d7c2 <dir_clear+0xe0>
 800d7ba:	697a      	ldr	r2, [r7, #20]
 800d7bc:	693b      	ldr	r3, [r7, #16]
 800d7be:	4413      	add	r3, r2
 800d7c0:	617b      	str	r3, [r7, #20]
 800d7c2:	687b      	ldr	r3, [r7, #4]
 800d7c4:	895b      	ldrh	r3, [r3, #10]
 800d7c6:	461a      	mov	r2, r3
 800d7c8:	697b      	ldr	r3, [r7, #20]
 800d7ca:	4293      	cmp	r3, r2
 800d7cc:	d20b      	bcs.n	800d7e6 <dir_clear+0x104>
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	7858      	ldrb	r0, [r3, #1]
 800d7d2:	68ba      	ldr	r2, [r7, #8]
 800d7d4:	697b      	ldr	r3, [r7, #20]
 800d7d6:	441a      	add	r2, r3
 800d7d8:	693b      	ldr	r3, [r7, #16]
 800d7da:	68f9      	ldr	r1, [r7, #12]
 800d7dc:	f7fe fddf 	bl	800c39e <disk_write>
 800d7e0:	4603      	mov	r3, r0
 800d7e2:	2b00      	cmp	r3, #0
 800d7e4:	d0e9      	beq.n	800d7ba <dir_clear+0xd8>
	}
	return (n == fs->csize) ? FR_OK : FR_DISK_ERR;
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	895b      	ldrh	r3, [r3, #10]
 800d7ea:	461a      	mov	r2, r3
 800d7ec:	697b      	ldr	r3, [r7, #20]
 800d7ee:	4293      	cmp	r3, r2
 800d7f0:	bf14      	ite	ne
 800d7f2:	2301      	movne	r3, #1
 800d7f4:	2300      	moveq	r3, #0
 800d7f6:	b2db      	uxtb	r3, r3
}
 800d7f8:	4618      	mov	r0, r3
 800d7fa:	3718      	adds	r7, #24
 800d7fc:	46bd      	mov	sp, r7
 800d7fe:	bd80      	pop	{r7, pc}

0800d800 <dir_sdi>:
//static,static,.cdir_sdi 
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800d800:	b580      	push	{r7, lr}
 800d802:	b086      	sub	sp, #24
 800d804:	af00      	add	r7, sp, #0
 800d806:	6078      	str	r0, [r7, #4]
 800d808:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	681b      	ldr	r3, [r3, #0]
 800d80e:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((FF_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800d810:	693b      	ldr	r3, [r7, #16]
 800d812:	781b      	ldrb	r3, [r3, #0]
 800d814:	2b04      	cmp	r3, #4
 800d816:	d102      	bne.n	800d81e <dir_sdi+0x1e>
 800d818:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d81c:	e001      	b.n	800d822 <dir_sdi+0x22>
 800d81e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800d822:	683b      	ldr	r3, [r7, #0]
 800d824:	429a      	cmp	r2, r3
 800d826:	d904      	bls.n	800d832 <dir_sdi+0x32>
 800d828:	683b      	ldr	r3, [r7, #0]
 800d82a:	f003 031f 	and.w	r3, r3, #31
 800d82e:	2b00      	cmp	r3, #0
 800d830:	d001      	beq.n	800d836 <dir_sdi+0x36>
		return FR_INT_ERR;
 800d832:	2302      	movs	r3, #2
 800d834:	e066      	b.n	800d904 <dir_sdi+0x104>
	}
	dp->dptr = ofs;				/* Set current offset */
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	683a      	ldr	r2, [r7, #0]
 800d83a:	631a      	str	r2, [r3, #48]	; 0x30
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800d83c:	687b      	ldr	r3, [r7, #4]
 800d83e:	689b      	ldr	r3, [r3, #8]
 800d840:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800d842:	697b      	ldr	r3, [r7, #20]
 800d844:	2b00      	cmp	r3, #0
 800d846:	d109      	bne.n	800d85c <dir_sdi+0x5c>
 800d848:	693b      	ldr	r3, [r7, #16]
 800d84a:	781b      	ldrb	r3, [r3, #0]
 800d84c:	2b02      	cmp	r3, #2
 800d84e:	d905      	bls.n	800d85c <dir_sdi+0x5c>
		clst = (DWORD)fs->dirbase;
 800d850:	693b      	ldr	r3, [r7, #16]
 800d852:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d854:	617b      	str	r3, [r7, #20]
		if (FF_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
 800d856:	687b      	ldr	r3, [r7, #4]
 800d858:	2200      	movs	r2, #0
 800d85a:	71da      	strb	r2, [r3, #7]
	}

	if (clst == 0) {	/* Static table (root-directory on the FAT volume) */
 800d85c:	697b      	ldr	r3, [r7, #20]
 800d85e:	2b00      	cmp	r3, #0
 800d860:	d10c      	bne.n	800d87c <dir_sdi+0x7c>
		if (ofs / SZDIRE >= fs->n_rootdir) return FR_INT_ERR;	/* Is index out of range? */
 800d862:	683b      	ldr	r3, [r7, #0]
 800d864:	095b      	lsrs	r3, r3, #5
 800d866:	693a      	ldr	r2, [r7, #16]
 800d868:	8912      	ldrh	r2, [r2, #8]
 800d86a:	4293      	cmp	r3, r2
 800d86c:	d301      	bcc.n	800d872 <dir_sdi+0x72>
 800d86e:	2302      	movs	r3, #2
 800d870:	e048      	b.n	800d904 <dir_sdi+0x104>
		dp->sect = fs->dirbase;
 800d872:	693b      	ldr	r3, [r7, #16]
 800d874:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	639a      	str	r2, [r3, #56]	; 0x38
 800d87a:	e029      	b.n	800d8d0 <dir_sdi+0xd0>

	} else {			/* Dynamic table (sub-directory or root-directory on the FAT32/exFAT volume) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800d87c:	693b      	ldr	r3, [r7, #16]
 800d87e:	895b      	ldrh	r3, [r3, #10]
 800d880:	025b      	lsls	r3, r3, #9
 800d882:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800d884:	e019      	b.n	800d8ba <dir_sdi+0xba>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800d886:	687b      	ldr	r3, [r7, #4]
 800d888:	6979      	ldr	r1, [r7, #20]
 800d88a:	4618      	mov	r0, r3
 800d88c:	f7ff f96c 	bl	800cb68 <get_fat>
 800d890:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800d892:	697b      	ldr	r3, [r7, #20]
 800d894:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d898:	d101      	bne.n	800d89e <dir_sdi+0x9e>
 800d89a:	2301      	movs	r3, #1
 800d89c:	e032      	b.n	800d904 <dir_sdi+0x104>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800d89e:	697b      	ldr	r3, [r7, #20]
 800d8a0:	2b01      	cmp	r3, #1
 800d8a2:	d904      	bls.n	800d8ae <dir_sdi+0xae>
 800d8a4:	693b      	ldr	r3, [r7, #16]
 800d8a6:	69db      	ldr	r3, [r3, #28]
 800d8a8:	697a      	ldr	r2, [r7, #20]
 800d8aa:	429a      	cmp	r2, r3
 800d8ac:	d301      	bcc.n	800d8b2 <dir_sdi+0xb2>
 800d8ae:	2302      	movs	r3, #2
 800d8b0:	e028      	b.n	800d904 <dir_sdi+0x104>
			ofs -= csz;
 800d8b2:	683a      	ldr	r2, [r7, #0]
 800d8b4:	68fb      	ldr	r3, [r7, #12]
 800d8b6:	1ad3      	subs	r3, r2, r3
 800d8b8:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800d8ba:	683a      	ldr	r2, [r7, #0]
 800d8bc:	68fb      	ldr	r3, [r7, #12]
 800d8be:	429a      	cmp	r2, r3
 800d8c0:	d2e1      	bcs.n	800d886 <dir_sdi+0x86>
		}
		dp->sect = clst2sect(fs, clst);
 800d8c2:	6979      	ldr	r1, [r7, #20]
 800d8c4:	6938      	ldr	r0, [r7, #16]
 800d8c6:	f7ff f92f 	bl	800cb28 <clst2sect>
 800d8ca:	4602      	mov	r2, r0
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	639a      	str	r2, [r3, #56]	; 0x38
	}
	dp->clust = clst;					/* Current cluster# */
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	697a      	ldr	r2, [r7, #20]
 800d8d4:	635a      	str	r2, [r3, #52]	; 0x34
	if (dp->sect == 0) return FR_INT_ERR;
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d8da:	2b00      	cmp	r3, #0
 800d8dc:	d101      	bne.n	800d8e2 <dir_sdi+0xe2>
 800d8de:	2302      	movs	r3, #2
 800d8e0:	e010      	b.n	800d904 <dir_sdi+0x104>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d8e6:	683b      	ldr	r3, [r7, #0]
 800d8e8:	0a5b      	lsrs	r3, r3, #9
 800d8ea:	441a      	add	r2, r3
 800d8ec:	687b      	ldr	r3, [r7, #4]
 800d8ee:	639a      	str	r2, [r3, #56]	; 0x38
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800d8f0:	693b      	ldr	r3, [r7, #16]
 800d8f2:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 800d8f6:	683b      	ldr	r3, [r7, #0]
 800d8f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d8fc:	441a      	add	r2, r3
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	63da      	str	r2, [r3, #60]	; 0x3c

	return FR_OK;
 800d902:	2300      	movs	r3, #0
}
 800d904:	4618      	mov	r0, r3
 800d906:	3718      	adds	r7, #24
 800d908:	46bd      	mov	sp, r7
 800d90a:	bd80      	pop	{r7, pc}

0800d90c <dir_next>:

static FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,				/* Pointer to the directory object */
	int stretch				/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800d90c:	b580      	push	{r7, lr}
 800d90e:	b086      	sub	sp, #24
 800d910:	af00      	add	r7, sp, #0
 800d912:	6078      	str	r0, [r7, #4]
 800d914:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800d916:	687b      	ldr	r3, [r7, #4]
 800d918:	681b      	ldr	r3, [r3, #0]
 800d91a:	613b      	str	r3, [r7, #16]


	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d920:	3320      	adds	r3, #32
 800d922:	60fb      	str	r3, [r7, #12]
	if (ofs >= (DWORD)((FF_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) dp->sect = 0;	/* Disable it if the offset reached the max value */
 800d924:	693b      	ldr	r3, [r7, #16]
 800d926:	781b      	ldrb	r3, [r3, #0]
 800d928:	2b04      	cmp	r3, #4
 800d92a:	d102      	bne.n	800d932 <dir_next+0x26>
 800d92c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d930:	e001      	b.n	800d936 <dir_next+0x2a>
 800d932:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800d936:	68fb      	ldr	r3, [r7, #12]
 800d938:	429a      	cmp	r2, r3
 800d93a:	d802      	bhi.n	800d942 <dir_next+0x36>
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	2200      	movs	r2, #0
 800d940:	639a      	str	r2, [r3, #56]	; 0x38
	if (dp->sect == 0) return FR_NO_FILE;	/* Report EOT if it has been disabled */
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d946:	2b00      	cmp	r3, #0
 800d948:	d101      	bne.n	800d94e <dir_next+0x42>
 800d94a:	2304      	movs	r3, #4
 800d94c:	e07f      	b.n	800da4e <dir_next+0x142>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800d94e:	68fb      	ldr	r3, [r7, #12]
 800d950:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d954:	2b00      	cmp	r3, #0
 800d956:	d16d      	bne.n	800da34 <dir_next+0x128>
		dp->sect++;				/* Next sector */
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d95c:	1c5a      	adds	r2, r3, #1
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	639a      	str	r2, [r3, #56]	; 0x38

		if (dp->clust == 0) {	/* Static table */
 800d962:	687b      	ldr	r3, [r7, #4]
 800d964:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d966:	2b00      	cmp	r3, #0
 800d968:	d10a      	bne.n	800d980 <dir_next+0x74>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800d96a:	68fb      	ldr	r3, [r7, #12]
 800d96c:	095b      	lsrs	r3, r3, #5
 800d96e:	693a      	ldr	r2, [r7, #16]
 800d970:	8912      	ldrh	r2, [r2, #8]
 800d972:	4293      	cmp	r3, r2
 800d974:	d35e      	bcc.n	800da34 <dir_next+0x128>
				dp->sect = 0; return FR_NO_FILE;
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	2200      	movs	r2, #0
 800d97a:	639a      	str	r2, [r3, #56]	; 0x38
 800d97c:	2304      	movs	r3, #4
 800d97e:	e066      	b.n	800da4e <dir_next+0x142>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {	/* Cluster changed? */
 800d980:	68fb      	ldr	r3, [r7, #12]
 800d982:	0a5b      	lsrs	r3, r3, #9
 800d984:	693a      	ldr	r2, [r7, #16]
 800d986:	8952      	ldrh	r2, [r2, #10]
 800d988:	3a01      	subs	r2, #1
 800d98a:	4013      	ands	r3, r2
 800d98c:	2b00      	cmp	r3, #0
 800d98e:	d151      	bne.n	800da34 <dir_next+0x128>
				clst = get_fat(&dp->obj, dp->clust);		/* Get next cluster */
 800d990:	687a      	ldr	r2, [r7, #4]
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d996:	4619      	mov	r1, r3
 800d998:	4610      	mov	r0, r2
 800d99a:	f7ff f8e5 	bl	800cb68 <get_fat>
 800d99e:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;			/* Internal error */
 800d9a0:	697b      	ldr	r3, [r7, #20]
 800d9a2:	2b01      	cmp	r3, #1
 800d9a4:	d801      	bhi.n	800d9aa <dir_next+0x9e>
 800d9a6:	2302      	movs	r3, #2
 800d9a8:	e051      	b.n	800da4e <dir_next+0x142>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800d9aa:	697b      	ldr	r3, [r7, #20]
 800d9ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d9b0:	d101      	bne.n	800d9b6 <dir_next+0xaa>
 800d9b2:	2301      	movs	r3, #1
 800d9b4:	e04b      	b.n	800da4e <dir_next+0x142>
				if (clst >= fs->n_fatent) {					/* It reached end of dynamic table */
 800d9b6:	693b      	ldr	r3, [r7, #16]
 800d9b8:	69db      	ldr	r3, [r3, #28]
 800d9ba:	697a      	ldr	r2, [r7, #20]
 800d9bc:	429a      	cmp	r2, r3
 800d9be:	d32f      	bcc.n	800da20 <dir_next+0x114>
#if !FF_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800d9c0:	683b      	ldr	r3, [r7, #0]
 800d9c2:	2b00      	cmp	r3, #0
 800d9c4:	d104      	bne.n	800d9d0 <dir_next+0xc4>
						dp->sect = 0; return FR_NO_FILE;
 800d9c6:	687b      	ldr	r3, [r7, #4]
 800d9c8:	2200      	movs	r2, #0
 800d9ca:	639a      	str	r2, [r3, #56]	; 0x38
 800d9cc:	2304      	movs	r3, #4
 800d9ce:	e03e      	b.n	800da4e <dir_next+0x142>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800d9d0:	687a      	ldr	r2, [r7, #4]
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d9d6:	4619      	mov	r1, r3
 800d9d8:	4610      	mov	r0, r2
 800d9da:	f7ff fd03 	bl	800d3e4 <create_chain>
 800d9de:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800d9e0:	697b      	ldr	r3, [r7, #20]
 800d9e2:	2b00      	cmp	r3, #0
 800d9e4:	d101      	bne.n	800d9ea <dir_next+0xde>
 800d9e6:	2307      	movs	r3, #7
 800d9e8:	e031      	b.n	800da4e <dir_next+0x142>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800d9ea:	697b      	ldr	r3, [r7, #20]
 800d9ec:	2b01      	cmp	r3, #1
 800d9ee:	d101      	bne.n	800d9f4 <dir_next+0xe8>
 800d9f0:	2302      	movs	r3, #2
 800d9f2:	e02c      	b.n	800da4e <dir_next+0x142>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800d9f4:	697b      	ldr	r3, [r7, #20]
 800d9f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d9fa:	d101      	bne.n	800da00 <dir_next+0xf4>
 800d9fc:	2301      	movs	r3, #1
 800d9fe:	e026      	b.n	800da4e <dir_next+0x142>
					if (dir_clear(fs, clst) != FR_OK) return FR_DISK_ERR;	/* Clean up the stretched table */
 800da00:	6979      	ldr	r1, [r7, #20]
 800da02:	6938      	ldr	r0, [r7, #16]
 800da04:	f7ff fe6d 	bl	800d6e2 <dir_clear>
 800da08:	4603      	mov	r3, r0
 800da0a:	2b00      	cmp	r3, #0
 800da0c:	d001      	beq.n	800da12 <dir_next+0x106>
 800da0e:	2301      	movs	r3, #1
 800da10:	e01d      	b.n	800da4e <dir_next+0x142>
					if (FF_FS_EXFAT) dp->obj.stat |= 4;			/* exFAT: The directory has been stretched */
 800da12:	687b      	ldr	r3, [r7, #4]
 800da14:	79db      	ldrb	r3, [r3, #7]
 800da16:	f043 0304 	orr.w	r3, r3, #4
 800da1a:	b2da      	uxtb	r2, r3
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	71da      	strb	r2, [r3, #7]
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800da20:	687b      	ldr	r3, [r7, #4]
 800da22:	697a      	ldr	r2, [r7, #20]
 800da24:	635a      	str	r2, [r3, #52]	; 0x34
				dp->sect = clst2sect(fs, clst);
 800da26:	6979      	ldr	r1, [r7, #20]
 800da28:	6938      	ldr	r0, [r7, #16]
 800da2a:	f7ff f87d 	bl	800cb28 <clst2sect>
 800da2e:	4602      	mov	r2, r0
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	639a      	str	r2, [r3, #56]	; 0x38
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800da34:	687b      	ldr	r3, [r7, #4]
 800da36:	68fa      	ldr	r2, [r7, #12]
 800da38:	631a      	str	r2, [r3, #48]	; 0x30
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800da3a:	693b      	ldr	r3, [r7, #16]
 800da3c:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 800da40:	68fb      	ldr	r3, [r7, #12]
 800da42:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800da46:	441a      	add	r2, r3
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	63da      	str	r2, [r3, #60]	; 0x3c

	return FR_OK;
 800da4c:	2300      	movs	r3, #0
}
 800da4e:	4618      	mov	r0, r3
 800da50:	3718      	adds	r7, #24
 800da52:	46bd      	mov	sp, r7
 800da54:	bd80      	pop	{r7, pc}

0800da56 <dir_alloc>:

static FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,				/* Pointer to the directory object */
	UINT n_ent				/* Number of contiguous entries to allocate */
)
{
 800da56:	b580      	push	{r7, lr}
 800da58:	b086      	sub	sp, #24
 800da5a:	af00      	add	r7, sp, #0
 800da5c:	6078      	str	r0, [r7, #4]
 800da5e:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	681b      	ldr	r3, [r3, #0]
 800da64:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800da66:	2100      	movs	r1, #0
 800da68:	6878      	ldr	r0, [r7, #4]
 800da6a:	f7ff fec9 	bl	800d800 <dir_sdi>
 800da6e:	4603      	mov	r3, r0
 800da70:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800da72:	7dfb      	ldrb	r3, [r7, #23]
 800da74:	2b00      	cmp	r3, #0
 800da76:	d140      	bne.n	800dafa <dir_alloc+0xa4>
		n = 0;
 800da78:	2300      	movs	r3, #0
 800da7a:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800da7c:	687b      	ldr	r3, [r7, #4]
 800da7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800da80:	4619      	mov	r1, r3
 800da82:	68f8      	ldr	r0, [r7, #12]
 800da84:	f7fe ffb4 	bl	800c9f0 <move_window>
 800da88:	4603      	mov	r3, r0
 800da8a:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800da8c:	7dfb      	ldrb	r3, [r7, #23]
 800da8e:	2b00      	cmp	r3, #0
 800da90:	d132      	bne.n	800daf8 <dir_alloc+0xa2>
#if FF_FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {	/* Is the entry free? */
 800da92:	68fb      	ldr	r3, [r7, #12]
 800da94:	781b      	ldrb	r3, [r3, #0]
 800da96:	2b04      	cmp	r3, #4
 800da98:	d108      	bne.n	800daac <dir_alloc+0x56>
 800da9a:	687b      	ldr	r3, [r7, #4]
 800da9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800da9e:	781b      	ldrb	r3, [r3, #0]
 800daa0:	b25b      	sxtb	r3, r3
 800daa2:	43db      	mvns	r3, r3
 800daa4:	b2db      	uxtb	r3, r3
 800daa6:	09db      	lsrs	r3, r3, #7
 800daa8:	b2db      	uxtb	r3, r3
 800daaa:	e00f      	b.n	800dacc <dir_alloc+0x76>
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dab0:	781b      	ldrb	r3, [r3, #0]
 800dab2:	2be5      	cmp	r3, #229	; 0xe5
 800dab4:	d004      	beq.n	800dac0 <dir_alloc+0x6a>
 800dab6:	687b      	ldr	r3, [r7, #4]
 800dab8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800daba:	781b      	ldrb	r3, [r3, #0]
 800dabc:	2b00      	cmp	r3, #0
 800dabe:	d101      	bne.n	800dac4 <dir_alloc+0x6e>
 800dac0:	2301      	movs	r3, #1
 800dac2:	e000      	b.n	800dac6 <dir_alloc+0x70>
 800dac4:	2300      	movs	r3, #0
 800dac6:	f003 0301 	and.w	r3, r3, #1
 800daca:	b2db      	uxtb	r3, r3
 800dacc:	2b00      	cmp	r3, #0
 800dace:	d007      	beq.n	800dae0 <dir_alloc+0x8a>
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {	/* Is the entry free? */
#endif
				if (++n == n_ent) break;	/* Is a block of contiguous free entries found? */
 800dad0:	693b      	ldr	r3, [r7, #16]
 800dad2:	3301      	adds	r3, #1
 800dad4:	613b      	str	r3, [r7, #16]
 800dad6:	693a      	ldr	r2, [r7, #16]
 800dad8:	683b      	ldr	r3, [r7, #0]
 800dada:	429a      	cmp	r2, r3
 800dadc:	d102      	bne.n	800dae4 <dir_alloc+0x8e>
 800dade:	e00c      	b.n	800dafa <dir_alloc+0xa4>
			} else {
				n = 0;				/* Not a free entry, restart to search */
 800dae0:	2300      	movs	r3, #0
 800dae2:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);	/* Next entry with table stretch enabled */
 800dae4:	2101      	movs	r1, #1
 800dae6:	6878      	ldr	r0, [r7, #4]
 800dae8:	f7ff ff10 	bl	800d90c <dir_next>
 800daec:	4603      	mov	r3, r0
 800daee:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);
 800daf0:	7dfb      	ldrb	r3, [r7, #23]
 800daf2:	2b00      	cmp	r3, #0
 800daf4:	d0c2      	beq.n	800da7c <dir_alloc+0x26>
 800daf6:	e000      	b.n	800dafa <dir_alloc+0xa4>
			if (res != FR_OK) break;
 800daf8:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800dafa:	7dfb      	ldrb	r3, [r7, #23]
 800dafc:	2b04      	cmp	r3, #4
 800dafe:	d101      	bne.n	800db04 <dir_alloc+0xae>
 800db00:	2307      	movs	r3, #7
 800db02:	75fb      	strb	r3, [r7, #23]
	return res;
 800db04:	7dfb      	ldrb	r3, [r7, #23]
}
 800db06:	4618      	mov	r0, r3
 800db08:	3718      	adds	r7, #24
 800db0a:	46bd      	mov	sp, r7
 800db0c:	bd80      	pop	{r7, pc}

0800db0e <ld_clust>:

static DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,			/* Pointer to the fs object */
	const BYTE* dir		/* Pointer to the key entry */
)
{
 800db0e:	b580      	push	{r7, lr}
 800db10:	b084      	sub	sp, #16
 800db12:	af00      	add	r7, sp, #0
 800db14:	6078      	str	r0, [r7, #4]
 800db16:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800db18:	683b      	ldr	r3, [r7, #0]
 800db1a:	331a      	adds	r3, #26
 800db1c:	4618      	mov	r0, r3
 800db1e:	f7fe fc7f 	bl	800c420 <ld_word>
 800db22:	4603      	mov	r3, r0
 800db24:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	781b      	ldrb	r3, [r3, #0]
 800db2a:	2b03      	cmp	r3, #3
 800db2c:	d109      	bne.n	800db42 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800db2e:	683b      	ldr	r3, [r7, #0]
 800db30:	3314      	adds	r3, #20
 800db32:	4618      	mov	r0, r3
 800db34:	f7fe fc74 	bl	800c420 <ld_word>
 800db38:	4603      	mov	r3, r0
 800db3a:	041b      	lsls	r3, r3, #16
 800db3c:	68fa      	ldr	r2, [r7, #12]
 800db3e:	4313      	orrs	r3, r2
 800db40:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800db42:	68fb      	ldr	r3, [r7, #12]
}
 800db44:	4618      	mov	r0, r3
 800db46:	3710      	adds	r7, #16
 800db48:	46bd      	mov	sp, r7
 800db4a:	bd80      	pop	{r7, pc}

0800db4c <st_clust>:
static void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800db4c:	b580      	push	{r7, lr}
 800db4e:	b084      	sub	sp, #16
 800db50:	af00      	add	r7, sp, #0
 800db52:	60f8      	str	r0, [r7, #12]
 800db54:	60b9      	str	r1, [r7, #8]
 800db56:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800db58:	68bb      	ldr	r3, [r7, #8]
 800db5a:	331a      	adds	r3, #26
 800db5c:	687a      	ldr	r2, [r7, #4]
 800db5e:	b292      	uxth	r2, r2
 800db60:	4611      	mov	r1, r2
 800db62:	4618      	mov	r0, r3
 800db64:	f7fe fd72 	bl	800c64c <st_word>
	if (fs->fs_type == FS_FAT32) {
 800db68:	68fb      	ldr	r3, [r7, #12]
 800db6a:	781b      	ldrb	r3, [r3, #0]
 800db6c:	2b03      	cmp	r3, #3
 800db6e:	d109      	bne.n	800db84 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800db70:	68bb      	ldr	r3, [r7, #8]
 800db72:	f103 0214 	add.w	r2, r3, #20
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	0c1b      	lsrs	r3, r3, #16
 800db7a:	b29b      	uxth	r3, r3
 800db7c:	4619      	mov	r1, r3
 800db7e:	4610      	mov	r0, r2
 800db80:	f7fe fd64 	bl	800c64c <st_word>
	}
}
 800db84:	bf00      	nop
 800db86:	3710      	adds	r7, #16
 800db88:	46bd      	mov	sp, r7
 800db8a:	bd80      	pop	{r7, pc}

0800db8c <cmp_lfn>:

static int cmp_lfn (		/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800db8c:	b590      	push	{r4, r7, lr}
 800db8e:	b087      	sub	sp, #28
 800db90:	af00      	add	r7, sp, #0
 800db92:	6078      	str	r0, [r7, #4]
 800db94:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800db96:	683b      	ldr	r3, [r7, #0]
 800db98:	331a      	adds	r3, #26
 800db9a:	4618      	mov	r0, r3
 800db9c:	f7fe fc40 	bl	800c420 <ld_word>
 800dba0:	4603      	mov	r3, r0
 800dba2:	2b00      	cmp	r3, #0
 800dba4:	d001      	beq.n	800dbaa <cmp_lfn+0x1e>
 800dba6:	2300      	movs	r3, #0
 800dba8:	e058      	b.n	800dc5c <cmp_lfn+0xd0>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800dbaa:	683b      	ldr	r3, [r7, #0]
 800dbac:	781b      	ldrb	r3, [r3, #0]
 800dbae:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800dbb2:	1e5a      	subs	r2, r3, #1
 800dbb4:	4613      	mov	r3, r2
 800dbb6:	005b      	lsls	r3, r3, #1
 800dbb8:	4413      	add	r3, r2
 800dbba:	009b      	lsls	r3, r3, #2
 800dbbc:	4413      	add	r3, r2
 800dbbe:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800dbc0:	2301      	movs	r3, #1
 800dbc2:	81fb      	strh	r3, [r7, #14]
 800dbc4:	2300      	movs	r3, #0
 800dbc6:	613b      	str	r3, [r7, #16]
 800dbc8:	e032      	b.n	800dc30 <cmp_lfn+0xa4>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800dbca:	4a26      	ldr	r2, [pc, #152]	; (800dc64 <cmp_lfn+0xd8>)
 800dbcc:	693b      	ldr	r3, [r7, #16]
 800dbce:	4413      	add	r3, r2
 800dbd0:	781b      	ldrb	r3, [r3, #0]
 800dbd2:	461a      	mov	r2, r3
 800dbd4:	683b      	ldr	r3, [r7, #0]
 800dbd6:	4413      	add	r3, r2
 800dbd8:	4618      	mov	r0, r3
 800dbda:	f7fe fc21 	bl	800c420 <ld_word>
 800dbde:	4603      	mov	r3, r0
 800dbe0:	81bb      	strh	r3, [r7, #12]
		if (wc != 0) {
 800dbe2:	89fb      	ldrh	r3, [r7, #14]
 800dbe4:	2b00      	cmp	r3, #0
 800dbe6:	d019      	beq.n	800dc1c <cmp_lfn+0x90>
			if (i >= FF_MAX_LFN + 1 || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800dbe8:	697b      	ldr	r3, [r7, #20]
 800dbea:	2bff      	cmp	r3, #255	; 0xff
 800dbec:	d811      	bhi.n	800dc12 <cmp_lfn+0x86>
 800dbee:	89bb      	ldrh	r3, [r7, #12]
 800dbf0:	4618      	mov	r0, r3
 800dbf2:	f003 f9eb 	bl	8010fcc <ff_wtoupper>
 800dbf6:	4604      	mov	r4, r0
 800dbf8:	697b      	ldr	r3, [r7, #20]
 800dbfa:	1c5a      	adds	r2, r3, #1
 800dbfc:	617a      	str	r2, [r7, #20]
 800dbfe:	005b      	lsls	r3, r3, #1
 800dc00:	687a      	ldr	r2, [r7, #4]
 800dc02:	4413      	add	r3, r2
 800dc04:	881b      	ldrh	r3, [r3, #0]
 800dc06:	4618      	mov	r0, r3
 800dc08:	f003 f9e0 	bl	8010fcc <ff_wtoupper>
 800dc0c:	4603      	mov	r3, r0
 800dc0e:	429c      	cmp	r4, r3
 800dc10:	d001      	beq.n	800dc16 <cmp_lfn+0x8a>
				return 0;					/* Not matched */
 800dc12:	2300      	movs	r3, #0
 800dc14:	e022      	b.n	800dc5c <cmp_lfn+0xd0>
			}
			wc = uc;
 800dc16:	89bb      	ldrh	r3, [r7, #12]
 800dc18:	81fb      	strh	r3, [r7, #14]
 800dc1a:	e006      	b.n	800dc2a <cmp_lfn+0x9e>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800dc1c:	89bb      	ldrh	r3, [r7, #12]
 800dc1e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800dc22:	4293      	cmp	r3, r2
 800dc24:	d001      	beq.n	800dc2a <cmp_lfn+0x9e>
 800dc26:	2300      	movs	r3, #0
 800dc28:	e018      	b.n	800dc5c <cmp_lfn+0xd0>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800dc2a:	693b      	ldr	r3, [r7, #16]
 800dc2c:	3301      	adds	r3, #1
 800dc2e:	613b      	str	r3, [r7, #16]
 800dc30:	693b      	ldr	r3, [r7, #16]
 800dc32:	2b0c      	cmp	r3, #12
 800dc34:	d9c9      	bls.n	800dbca <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800dc36:	683b      	ldr	r3, [r7, #0]
 800dc38:	781b      	ldrb	r3, [r3, #0]
 800dc3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dc3e:	2b00      	cmp	r3, #0
 800dc40:	d00b      	beq.n	800dc5a <cmp_lfn+0xce>
 800dc42:	89fb      	ldrh	r3, [r7, #14]
 800dc44:	2b00      	cmp	r3, #0
 800dc46:	d008      	beq.n	800dc5a <cmp_lfn+0xce>
 800dc48:	697b      	ldr	r3, [r7, #20]
 800dc4a:	005b      	lsls	r3, r3, #1
 800dc4c:	687a      	ldr	r2, [r7, #4]
 800dc4e:	4413      	add	r3, r2
 800dc50:	881b      	ldrh	r3, [r3, #0]
 800dc52:	2b00      	cmp	r3, #0
 800dc54:	d001      	beq.n	800dc5a <cmp_lfn+0xce>
 800dc56:	2300      	movs	r3, #0
 800dc58:	e000      	b.n	800dc5c <cmp_lfn+0xd0>

	return 1;		/* The part of LFN matched */
 800dc5a:	2301      	movs	r3, #1
}
 800dc5c:	4618      	mov	r0, r3
 800dc5e:	371c      	adds	r7, #28
 800dc60:	46bd      	mov	sp, r7
 800dc62:	bd90      	pop	{r4, r7, pc}
 800dc64:	0801d35c 	.word	0x0801d35c

0800dc68 <pick_lfn>:

static int pick_lfn (	/* 1:succeeded, 0:buffer overflow or invalid LFN entry */
	WCHAR* lfnbuf,		/* Pointer to the LFN working buffer */
	BYTE* dir			/* Pointer to the LFN entry */
)
{
 800dc68:	b580      	push	{r7, lr}
 800dc6a:	b086      	sub	sp, #24
 800dc6c:	af00      	add	r7, sp, #0
 800dc6e:	6078      	str	r0, [r7, #4]
 800dc70:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 800dc72:	683b      	ldr	r3, [r7, #0]
 800dc74:	331a      	adds	r3, #26
 800dc76:	4618      	mov	r0, r3
 800dc78:	f7fe fbd2 	bl	800c420 <ld_word>
 800dc7c:	4603      	mov	r3, r0
 800dc7e:	2b00      	cmp	r3, #0
 800dc80:	d001      	beq.n	800dc86 <pick_lfn+0x1e>
 800dc82:	2300      	movs	r3, #0
 800dc84:	e050      	b.n	800dd28 <pick_lfn+0xc0>

	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 800dc86:	683b      	ldr	r3, [r7, #0]
 800dc88:	781b      	ldrb	r3, [r3, #0]
 800dc8a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800dc8e:	1e5a      	subs	r2, r3, #1
 800dc90:	4613      	mov	r3, r2
 800dc92:	005b      	lsls	r3, r3, #1
 800dc94:	4413      	add	r3, r2
 800dc96:	009b      	lsls	r3, r3, #2
 800dc98:	4413      	add	r3, r2
 800dc9a:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800dc9c:	2301      	movs	r3, #1
 800dc9e:	81fb      	strh	r3, [r7, #14]
 800dca0:	2300      	movs	r3, #0
 800dca2:	613b      	str	r3, [r7, #16]
 800dca4:	e028      	b.n	800dcf8 <pick_lfn+0x90>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800dca6:	4a22      	ldr	r2, [pc, #136]	; (800dd30 <pick_lfn+0xc8>)
 800dca8:	693b      	ldr	r3, [r7, #16]
 800dcaa:	4413      	add	r3, r2
 800dcac:	781b      	ldrb	r3, [r3, #0]
 800dcae:	461a      	mov	r2, r3
 800dcb0:	683b      	ldr	r3, [r7, #0]
 800dcb2:	4413      	add	r3, r2
 800dcb4:	4618      	mov	r0, r3
 800dcb6:	f7fe fbb3 	bl	800c420 <ld_word>
 800dcba:	4603      	mov	r3, r0
 800dcbc:	81bb      	strh	r3, [r7, #12]
		if (wc != 0) {
 800dcbe:	89fb      	ldrh	r3, [r7, #14]
 800dcc0:	2b00      	cmp	r3, #0
 800dcc2:	d00f      	beq.n	800dce4 <pick_lfn+0x7c>
			if (i >= FF_MAX_LFN + 1) return 0;	/* Buffer overflow? */
 800dcc4:	697b      	ldr	r3, [r7, #20]
 800dcc6:	2bff      	cmp	r3, #255	; 0xff
 800dcc8:	d901      	bls.n	800dcce <pick_lfn+0x66>
 800dcca:	2300      	movs	r3, #0
 800dccc:	e02c      	b.n	800dd28 <pick_lfn+0xc0>
			lfnbuf[i++] = wc = uc;			/* Store it */
 800dcce:	89bb      	ldrh	r3, [r7, #12]
 800dcd0:	81fb      	strh	r3, [r7, #14]
 800dcd2:	697b      	ldr	r3, [r7, #20]
 800dcd4:	1c5a      	adds	r2, r3, #1
 800dcd6:	617a      	str	r2, [r7, #20]
 800dcd8:	005b      	lsls	r3, r3, #1
 800dcda:	687a      	ldr	r2, [r7, #4]
 800dcdc:	4413      	add	r3, r2
 800dcde:	89fa      	ldrh	r2, [r7, #14]
 800dce0:	801a      	strh	r2, [r3, #0]
 800dce2:	e006      	b.n	800dcf2 <pick_lfn+0x8a>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800dce4:	89bb      	ldrh	r3, [r7, #12]
 800dce6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800dcea:	4293      	cmp	r3, r2
 800dcec:	d001      	beq.n	800dcf2 <pick_lfn+0x8a>
 800dcee:	2300      	movs	r3, #0
 800dcf0:	e01a      	b.n	800dd28 <pick_lfn+0xc0>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800dcf2:	693b      	ldr	r3, [r7, #16]
 800dcf4:	3301      	adds	r3, #1
 800dcf6:	613b      	str	r3, [r7, #16]
 800dcf8:	693b      	ldr	r3, [r7, #16]
 800dcfa:	2b0c      	cmp	r3, #12
 800dcfc:	d9d3      	bls.n	800dca6 <pick_lfn+0x3e>
		}
	}

	if (dir[LDIR_Ord] & LLEF && wc != 0) {	/* Put terminator if it is the last LFN part and not terminated */
 800dcfe:	683b      	ldr	r3, [r7, #0]
 800dd00:	781b      	ldrb	r3, [r3, #0]
 800dd02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dd06:	2b00      	cmp	r3, #0
 800dd08:	d00d      	beq.n	800dd26 <pick_lfn+0xbe>
 800dd0a:	89fb      	ldrh	r3, [r7, #14]
 800dd0c:	2b00      	cmp	r3, #0
 800dd0e:	d00a      	beq.n	800dd26 <pick_lfn+0xbe>
		if (i >= FF_MAX_LFN + 1) return 0;	/* Buffer overflow? */
 800dd10:	697b      	ldr	r3, [r7, #20]
 800dd12:	2bff      	cmp	r3, #255	; 0xff
 800dd14:	d901      	bls.n	800dd1a <pick_lfn+0xb2>
 800dd16:	2300      	movs	r3, #0
 800dd18:	e006      	b.n	800dd28 <pick_lfn+0xc0>
		lfnbuf[i] = 0;
 800dd1a:	697b      	ldr	r3, [r7, #20]
 800dd1c:	005b      	lsls	r3, r3, #1
 800dd1e:	687a      	ldr	r2, [r7, #4]
 800dd20:	4413      	add	r3, r2
 800dd22:	2200      	movs	r2, #0
 800dd24:	801a      	strh	r2, [r3, #0]
	}

	return 1;		/* The part of LFN is valid */
 800dd26:	2301      	movs	r3, #1
}
 800dd28:	4618      	mov	r0, r3
 800dd2a:	3718      	adds	r7, #24
 800dd2c:	46bd      	mov	sp, r7
 800dd2e:	bd80      	pop	{r7, pc}
 800dd30:	0801d35c 	.word	0x0801d35c

0800dd34 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800dd34:	b580      	push	{r7, lr}
 800dd36:	b088      	sub	sp, #32
 800dd38:	af00      	add	r7, sp, #0
 800dd3a:	60f8      	str	r0, [r7, #12]
 800dd3c:	60b9      	str	r1, [r7, #8]
 800dd3e:	4611      	mov	r1, r2
 800dd40:	461a      	mov	r2, r3
 800dd42:	460b      	mov	r3, r1
 800dd44:	71fb      	strb	r3, [r7, #7]
 800dd46:	4613      	mov	r3, r2
 800dd48:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800dd4a:	68bb      	ldr	r3, [r7, #8]
 800dd4c:	330d      	adds	r3, #13
 800dd4e:	79ba      	ldrb	r2, [r7, #6]
 800dd50:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800dd52:	68bb      	ldr	r3, [r7, #8]
 800dd54:	330b      	adds	r3, #11
 800dd56:	220f      	movs	r2, #15
 800dd58:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800dd5a:	68bb      	ldr	r3, [r7, #8]
 800dd5c:	330c      	adds	r3, #12
 800dd5e:	2200      	movs	r2, #0
 800dd60:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800dd62:	68bb      	ldr	r3, [r7, #8]
 800dd64:	331a      	adds	r3, #26
 800dd66:	2100      	movs	r1, #0
 800dd68:	4618      	mov	r0, r3
 800dd6a:	f7fe fc6f 	bl	800c64c <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800dd6e:	79fb      	ldrb	r3, [r7, #7]
 800dd70:	1e5a      	subs	r2, r3, #1
 800dd72:	4613      	mov	r3, r2
 800dd74:	005b      	lsls	r3, r3, #1
 800dd76:	4413      	add	r3, r2
 800dd78:	009b      	lsls	r3, r3, #2
 800dd7a:	4413      	add	r3, r2
 800dd7c:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800dd7e:	2300      	movs	r3, #0
 800dd80:	82fb      	strh	r3, [r7, #22]
 800dd82:	2300      	movs	r3, #0
 800dd84:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800dd86:	8afb      	ldrh	r3, [r7, #22]
 800dd88:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800dd8c:	4293      	cmp	r3, r2
 800dd8e:	d007      	beq.n	800dda0 <put_lfn+0x6c>
 800dd90:	69fb      	ldr	r3, [r7, #28]
 800dd92:	1c5a      	adds	r2, r3, #1
 800dd94:	61fa      	str	r2, [r7, #28]
 800dd96:	005b      	lsls	r3, r3, #1
 800dd98:	68fa      	ldr	r2, [r7, #12]
 800dd9a:	4413      	add	r3, r2
 800dd9c:	881b      	ldrh	r3, [r3, #0]
 800dd9e:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800dda0:	4a17      	ldr	r2, [pc, #92]	; (800de00 <put_lfn+0xcc>)
 800dda2:	69bb      	ldr	r3, [r7, #24]
 800dda4:	4413      	add	r3, r2
 800dda6:	781b      	ldrb	r3, [r3, #0]
 800dda8:	461a      	mov	r2, r3
 800ddaa:	68bb      	ldr	r3, [r7, #8]
 800ddac:	4413      	add	r3, r2
 800ddae:	8afa      	ldrh	r2, [r7, #22]
 800ddb0:	4611      	mov	r1, r2
 800ddb2:	4618      	mov	r0, r3
 800ddb4:	f7fe fc4a 	bl	800c64c <st_word>
		if (wc == 0) wc = 0xFFFF;			/* Padding characters for following items */
 800ddb8:	8afb      	ldrh	r3, [r7, #22]
 800ddba:	2b00      	cmp	r3, #0
 800ddbc:	d102      	bne.n	800ddc4 <put_lfn+0x90>
 800ddbe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800ddc2:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800ddc4:	69bb      	ldr	r3, [r7, #24]
 800ddc6:	3301      	adds	r3, #1
 800ddc8:	61bb      	str	r3, [r7, #24]
 800ddca:	69bb      	ldr	r3, [r7, #24]
 800ddcc:	2b0c      	cmp	r3, #12
 800ddce:	d9da      	bls.n	800dd86 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800ddd0:	8afb      	ldrh	r3, [r7, #22]
 800ddd2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ddd6:	4293      	cmp	r3, r2
 800ddd8:	d006      	beq.n	800dde8 <put_lfn+0xb4>
 800ddda:	69fb      	ldr	r3, [r7, #28]
 800dddc:	005b      	lsls	r3, r3, #1
 800ddde:	68fa      	ldr	r2, [r7, #12]
 800dde0:	4413      	add	r3, r2
 800dde2:	881b      	ldrh	r3, [r3, #0]
 800dde4:	2b00      	cmp	r3, #0
 800dde6:	d103      	bne.n	800ddf0 <put_lfn+0xbc>
 800dde8:	79fb      	ldrb	r3, [r7, #7]
 800ddea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ddee:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800ddf0:	68bb      	ldr	r3, [r7, #8]
 800ddf2:	79fa      	ldrb	r2, [r7, #7]
 800ddf4:	701a      	strb	r2, [r3, #0]
}
 800ddf6:	bf00      	nop
 800ddf8:	3720      	adds	r7, #32
 800ddfa:	46bd      	mov	sp, r7
 800ddfc:	bd80      	pop	{r7, pc}
 800ddfe:	bf00      	nop
 800de00:	0801d35c 	.word	0x0801d35c

0800de04 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN in directory form */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800de04:	b580      	push	{r7, lr}
 800de06:	b08c      	sub	sp, #48	; 0x30
 800de08:	af00      	add	r7, sp, #0
 800de0a:	60f8      	str	r0, [r7, #12]
 800de0c:	60b9      	str	r1, [r7, #8]
 800de0e:	607a      	str	r2, [r7, #4]
 800de10:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sreg;


	memcpy(dst, src, 11);	/* Prepare the SFN to be modified */
 800de12:	220b      	movs	r2, #11
 800de14:	68b9      	ldr	r1, [r7, #8]
 800de16:	68f8      	ldr	r0, [r7, #12]
 800de18:	f009 fc9e 	bl	8017758 <memcpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800de1c:	683b      	ldr	r3, [r7, #0]
 800de1e:	2b05      	cmp	r3, #5
 800de20:	d92b      	bls.n	800de7a <gen_numname+0x76>
		sreg = seq;
 800de22:	683b      	ldr	r3, [r7, #0]
 800de24:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC as hash value */
 800de26:	e022      	b.n	800de6e <gen_numname+0x6a>
			wc = *lfn++;
 800de28:	687b      	ldr	r3, [r7, #4]
 800de2a:	1c9a      	adds	r2, r3, #2
 800de2c:	607a      	str	r2, [r7, #4]
 800de2e:	881b      	ldrh	r3, [r3, #0]
 800de30:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 800de32:	2300      	movs	r3, #0
 800de34:	62bb      	str	r3, [r7, #40]	; 0x28
 800de36:	e017      	b.n	800de68 <gen_numname+0x64>
				sreg = (sreg << 1) + (wc & 1);
 800de38:	69fb      	ldr	r3, [r7, #28]
 800de3a:	005a      	lsls	r2, r3, #1
 800de3c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800de3e:	f003 0301 	and.w	r3, r3, #1
 800de42:	4413      	add	r3, r2
 800de44:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800de46:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800de48:	085b      	lsrs	r3, r3, #1
 800de4a:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sreg & 0x10000) sreg ^= 0x11021;
 800de4c:	69fb      	ldr	r3, [r7, #28]
 800de4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800de52:	2b00      	cmp	r3, #0
 800de54:	d005      	beq.n	800de62 <gen_numname+0x5e>
 800de56:	69fb      	ldr	r3, [r7, #28]
 800de58:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 800de5c:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 800de60:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800de62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de64:	3301      	adds	r3, #1
 800de66:	62bb      	str	r3, [r7, #40]	; 0x28
 800de68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de6a:	2b0f      	cmp	r3, #15
 800de6c:	d9e4      	bls.n	800de38 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC as hash value */
 800de6e:	687b      	ldr	r3, [r7, #4]
 800de70:	881b      	ldrh	r3, [r3, #0]
 800de72:	2b00      	cmp	r3, #0
 800de74:	d1d8      	bne.n	800de28 <gen_numname+0x24>
			}
		}
		seq = (UINT)sreg;
 800de76:	69fb      	ldr	r3, [r7, #28]
 800de78:	603b      	str	r3, [r7, #0]
	}

	/* Make suffix (~ + hexdecimal) */
	i = 7;
 800de7a:	2307      	movs	r3, #7
 800de7c:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0'); seq /= 16;
 800de7e:	683b      	ldr	r3, [r7, #0]
 800de80:	b2db      	uxtb	r3, r3
 800de82:	f003 030f 	and.w	r3, r3, #15
 800de86:	b2db      	uxtb	r3, r3
 800de88:	3330      	adds	r3, #48	; 0x30
 800de8a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800de8e:	683b      	ldr	r3, [r7, #0]
 800de90:	091b      	lsrs	r3, r3, #4
 800de92:	603b      	str	r3, [r7, #0]
		if (c > '9') c += 7;
 800de94:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800de98:	2b39      	cmp	r3, #57	; 0x39
 800de9a:	d904      	bls.n	800dea6 <gen_numname+0xa2>
 800de9c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800dea0:	3307      	adds	r3, #7
 800dea2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 800dea6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dea8:	1e5a      	subs	r2, r3, #1
 800deaa:	62ba      	str	r2, [r7, #40]	; 0x28
 800deac:	3330      	adds	r3, #48	; 0x30
 800deae:	443b      	add	r3, r7
 800deb0:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800deb4:	f803 2c1c 	strb.w	r2, [r3, #-28]
	} while (i && seq);
 800deb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800deba:	2b00      	cmp	r3, #0
 800debc:	d002      	beq.n	800dec4 <gen_numname+0xc0>
 800debe:	683b      	ldr	r3, [r7, #0]
 800dec0:	2b00      	cmp	r3, #0
 800dec2:	d1dc      	bne.n	800de7e <gen_numname+0x7a>
	ns[i] = '~';
 800dec4:	f107 0214 	add.w	r2, r7, #20
 800dec8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800deca:	4413      	add	r3, r2
 800decc:	227e      	movs	r2, #126	; 0x7e
 800dece:	701a      	strb	r2, [r3, #0]

	/* Append the suffix to the SFN body */
	for (j = 0; j < i && dst[j] != ' '; j++) {	/* Find the offset to append */
 800ded0:	2300      	movs	r3, #0
 800ded2:	627b      	str	r3, [r7, #36]	; 0x24
 800ded4:	e014      	b.n	800df00 <gen_numname+0xfc>
		if (dbc_1st(dst[j])) {	/* To avoid DBC break up */
 800ded6:	68fa      	ldr	r2, [r7, #12]
 800ded8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800deda:	4413      	add	r3, r2
 800dedc:	781b      	ldrb	r3, [r3, #0]
 800dede:	4618      	mov	r0, r3
 800dee0:	f7fe fc83 	bl	800c7ea <dbc_1st>
 800dee4:	4603      	mov	r3, r0
 800dee6:	2b00      	cmp	r3, #0
 800dee8:	d007      	beq.n	800defa <gen_numname+0xf6>
			if (j == i - 1) break;
 800deea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800deec:	3b01      	subs	r3, #1
 800deee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800def0:	429a      	cmp	r2, r3
 800def2:	d010      	beq.n	800df16 <gen_numname+0x112>
			j++;
 800def4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800def6:	3301      	adds	r3, #1
 800def8:	627b      	str	r3, [r7, #36]	; 0x24
	for (j = 0; j < i && dst[j] != ' '; j++) {	/* Find the offset to append */
 800defa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800defc:	3301      	adds	r3, #1
 800defe:	627b      	str	r3, [r7, #36]	; 0x24
 800df00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800df02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df04:	429a      	cmp	r2, r3
 800df06:	d207      	bcs.n	800df18 <gen_numname+0x114>
 800df08:	68fa      	ldr	r2, [r7, #12]
 800df0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df0c:	4413      	add	r3, r2
 800df0e:	781b      	ldrb	r3, [r3, #0]
 800df10:	2b20      	cmp	r3, #32
 800df12:	d1e0      	bne.n	800ded6 <gen_numname+0xd2>
 800df14:	e000      	b.n	800df18 <gen_numname+0x114>
			if (j == i - 1) break;
 800df16:	bf00      	nop
		}
	}
	do {	/* Append the suffix */
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800df18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df1a:	2b07      	cmp	r3, #7
 800df1c:	d807      	bhi.n	800df2e <gen_numname+0x12a>
 800df1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df20:	1c5a      	adds	r2, r3, #1
 800df22:	62ba      	str	r2, [r7, #40]	; 0x28
 800df24:	3330      	adds	r3, #48	; 0x30
 800df26:	443b      	add	r3, r7
 800df28:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800df2c:	e000      	b.n	800df30 <gen_numname+0x12c>
 800df2e:	2120      	movs	r1, #32
 800df30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df32:	1c5a      	adds	r2, r3, #1
 800df34:	627a      	str	r2, [r7, #36]	; 0x24
 800df36:	68fa      	ldr	r2, [r7, #12]
 800df38:	4413      	add	r3, r2
 800df3a:	460a      	mov	r2, r1
 800df3c:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800df3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df40:	2b07      	cmp	r3, #7
 800df42:	d9e9      	bls.n	800df18 <gen_numname+0x114>
}
 800df44:	bf00      	nop
 800df46:	bf00      	nop
 800df48:	3730      	adds	r7, #48	; 0x30
 800df4a:	46bd      	mov	sp, r7
 800df4c:	bd80      	pop	{r7, pc}

0800df4e <sum_sfn>:
/*-----------------------------------------------------------------------*/

static BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800df4e:	b480      	push	{r7}
 800df50:	b085      	sub	sp, #20
 800df52:	af00      	add	r7, sp, #0
 800df54:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800df56:	2300      	movs	r3, #0
 800df58:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800df5a:	230b      	movs	r3, #11
 800df5c:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800df5e:	7bfb      	ldrb	r3, [r7, #15]
 800df60:	b2da      	uxtb	r2, r3
 800df62:	0852      	lsrs	r2, r2, #1
 800df64:	01db      	lsls	r3, r3, #7
 800df66:	4313      	orrs	r3, r2
 800df68:	b2da      	uxtb	r2, r3
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	1c59      	adds	r1, r3, #1
 800df6e:	6079      	str	r1, [r7, #4]
 800df70:	781b      	ldrb	r3, [r3, #0]
 800df72:	4413      	add	r3, r2
 800df74:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800df76:	68bb      	ldr	r3, [r7, #8]
 800df78:	3b01      	subs	r3, #1
 800df7a:	60bb      	str	r3, [r7, #8]
 800df7c:	68bb      	ldr	r3, [r7, #8]
 800df7e:	2b00      	cmp	r3, #0
 800df80:	d1ed      	bne.n	800df5e <sum_sfn+0x10>
	return sum;
 800df82:	7bfb      	ldrb	r3, [r7, #15]
}
 800df84:	4618      	mov	r0, r3
 800df86:	3714      	adds	r7, #20
 800df88:	46bd      	mov	sp, r7
 800df8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df8e:	4770      	bx	lr

0800df90 <xdir_sum>:
/*-----------------------------------------------------------------------*/

static WORD xdir_sum (	/* Get checksum of the directoly entry block */
	const BYTE* dir		/* Directory entry block to be calculated */
)
{
 800df90:	b480      	push	{r7}
 800df92:	b087      	sub	sp, #28
 800df94:	af00      	add	r7, sp, #0
 800df96:	6078      	str	r0, [r7, #4]
	UINT i, szblk;
	WORD sum;


	szblk = (dir[XDIR_NumSec] + 1) * SZDIRE;	/* Number of bytes of the entry block */
 800df98:	687b      	ldr	r3, [r7, #4]
 800df9a:	3301      	adds	r3, #1
 800df9c:	781b      	ldrb	r3, [r3, #0]
 800df9e:	3301      	adds	r3, #1
 800dfa0:	015b      	lsls	r3, r3, #5
 800dfa2:	60fb      	str	r3, [r7, #12]
	for (i = sum = 0; i < szblk; i++) {
 800dfa4:	2300      	movs	r3, #0
 800dfa6:	827b      	strh	r3, [r7, #18]
 800dfa8:	2300      	movs	r3, #0
 800dfaa:	617b      	str	r3, [r7, #20]
 800dfac:	e018      	b.n	800dfe0 <xdir_sum+0x50>
		if (i == XDIR_SetSum) {	/* Skip 2-byte sum field */
 800dfae:	697b      	ldr	r3, [r7, #20]
 800dfb0:	2b02      	cmp	r3, #2
 800dfb2:	d103      	bne.n	800dfbc <xdir_sum+0x2c>
			i++;
 800dfb4:	697b      	ldr	r3, [r7, #20]
 800dfb6:	3301      	adds	r3, #1
 800dfb8:	617b      	str	r3, [r7, #20]
 800dfba:	e00e      	b.n	800dfda <xdir_sum+0x4a>
		} else {
			sum = ((sum & 1) ? 0x8000 : 0) + (sum >> 1) + dir[i];
 800dfbc:	8a7b      	ldrh	r3, [r7, #18]
 800dfbe:	03db      	lsls	r3, r3, #15
 800dfc0:	b29a      	uxth	r2, r3
 800dfc2:	8a7b      	ldrh	r3, [r7, #18]
 800dfc4:	085b      	lsrs	r3, r3, #1
 800dfc6:	b29b      	uxth	r3, r3
 800dfc8:	4413      	add	r3, r2
 800dfca:	b29a      	uxth	r2, r3
 800dfcc:	6879      	ldr	r1, [r7, #4]
 800dfce:	697b      	ldr	r3, [r7, #20]
 800dfd0:	440b      	add	r3, r1
 800dfd2:	781b      	ldrb	r3, [r3, #0]
 800dfd4:	b29b      	uxth	r3, r3
 800dfd6:	4413      	add	r3, r2
 800dfd8:	827b      	strh	r3, [r7, #18]
	for (i = sum = 0; i < szblk; i++) {
 800dfda:	697b      	ldr	r3, [r7, #20]
 800dfdc:	3301      	adds	r3, #1
 800dfde:	617b      	str	r3, [r7, #20]
 800dfe0:	697a      	ldr	r2, [r7, #20]
 800dfe2:	68fb      	ldr	r3, [r7, #12]
 800dfe4:	429a      	cmp	r2, r3
 800dfe6:	d3e2      	bcc.n	800dfae <xdir_sum+0x1e>
		}
	}
	return sum;
 800dfe8:	8a7b      	ldrh	r3, [r7, #18]
}
 800dfea:	4618      	mov	r0, r3
 800dfec:	371c      	adds	r7, #28
 800dfee:	46bd      	mov	sp, r7
 800dff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dff4:	4770      	bx	lr

0800dff6 <xname_sum>:


static WORD xname_sum (	/* Get check sum (to be used as hash) of the file name */
	const WCHAR* name	/* File name to be calculated */
)
{
 800dff6:	b580      	push	{r7, lr}
 800dff8:	b084      	sub	sp, #16
 800dffa:	af00      	add	r7, sp, #0
 800dffc:	6078      	str	r0, [r7, #4]
	WCHAR chr;
	WORD sum = 0;
 800dffe:	2300      	movs	r3, #0
 800e000:	81fb      	strh	r3, [r7, #14]


	while ((chr = *name++) != 0) {
 800e002:	e01f      	b.n	800e044 <xname_sum+0x4e>
		chr = (WCHAR)ff_wtoupper(chr);		/* File name needs to be up-case converted */
 800e004:	89bb      	ldrh	r3, [r7, #12]
 800e006:	4618      	mov	r0, r3
 800e008:	f002 ffe0 	bl	8010fcc <ff_wtoupper>
 800e00c:	4603      	mov	r3, r0
 800e00e:	81bb      	strh	r3, [r7, #12]
		sum = ((sum & 1) ? 0x8000 : 0) + (sum >> 1) + (chr & 0xFF);
 800e010:	89fb      	ldrh	r3, [r7, #14]
 800e012:	03db      	lsls	r3, r3, #15
 800e014:	b29a      	uxth	r2, r3
 800e016:	89fb      	ldrh	r3, [r7, #14]
 800e018:	085b      	lsrs	r3, r3, #1
 800e01a:	b29b      	uxth	r3, r3
 800e01c:	4413      	add	r3, r2
 800e01e:	b29a      	uxth	r2, r3
 800e020:	89bb      	ldrh	r3, [r7, #12]
 800e022:	b2db      	uxtb	r3, r3
 800e024:	b29b      	uxth	r3, r3
 800e026:	4413      	add	r3, r2
 800e028:	81fb      	strh	r3, [r7, #14]
		sum = ((sum & 1) ? 0x8000 : 0) + (sum >> 1) + (chr >> 8);
 800e02a:	89fb      	ldrh	r3, [r7, #14]
 800e02c:	03db      	lsls	r3, r3, #15
 800e02e:	b29a      	uxth	r2, r3
 800e030:	89fb      	ldrh	r3, [r7, #14]
 800e032:	085b      	lsrs	r3, r3, #1
 800e034:	b29b      	uxth	r3, r3
 800e036:	4413      	add	r3, r2
 800e038:	b29a      	uxth	r2, r3
 800e03a:	89bb      	ldrh	r3, [r7, #12]
 800e03c:	0a1b      	lsrs	r3, r3, #8
 800e03e:	b29b      	uxth	r3, r3
 800e040:	4413      	add	r3, r2
 800e042:	81fb      	strh	r3, [r7, #14]
	while ((chr = *name++) != 0) {
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	1c9a      	adds	r2, r3, #2
 800e048:	607a      	str	r2, [r7, #4]
 800e04a:	881b      	ldrh	r3, [r3, #0]
 800e04c:	81bb      	strh	r3, [r7, #12]
 800e04e:	89bb      	ldrh	r3, [r7, #12]
 800e050:	2b00      	cmp	r3, #0
 800e052:	d1d7      	bne.n	800e004 <xname_sum+0xe>
	}
	return sum;
 800e054:	89fb      	ldrh	r3, [r7, #14]
}
 800e056:	4618      	mov	r0, r3
 800e058:	3710      	adds	r7, #16
 800e05a:	46bd      	mov	sp, r7
 800e05c:	bd80      	pop	{r7, pc}
	...

0800e060 <load_xdir>:
/*-----------------------------------*/

static FRESULT load_xdir (	/* FR_INT_ERR: invalid entry block */
	DIR* dp					/* Reading direcotry object pointing top of the entry block to load */
)
{
 800e060:	b590      	push	{r4, r7, lr}
 800e062:	b087      	sub	sp, #28
 800e064:	af00      	add	r7, sp, #0
 800e066:	6078      	str	r0, [r7, #4]
	FRESULT res;
	UINT i, sz_ent;
	BYTE *dirb = dp->obj.fs->dirbuf;	/* Pointer to the on-memory direcotry entry block 85+C0+C1s */
 800e068:	687b      	ldr	r3, [r7, #4]
 800e06a:	681b      	ldr	r3, [r3, #0]
 800e06c:	691b      	ldr	r3, [r3, #16]
 800e06e:	60fb      	str	r3, [r7, #12]


	/* Load file directory entry */
	res = move_window(dp->obj.fs, dp->sect);
 800e070:	687b      	ldr	r3, [r7, #4]
 800e072:	681a      	ldr	r2, [r3, #0]
 800e074:	687b      	ldr	r3, [r7, #4]
 800e076:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e078:	4619      	mov	r1, r3
 800e07a:	4610      	mov	r0, r2
 800e07c:	f7fe fcb8 	bl	800c9f0 <move_window>
 800e080:	4603      	mov	r3, r0
 800e082:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800e084:	7dfb      	ldrb	r3, [r7, #23]
 800e086:	2b00      	cmp	r3, #0
 800e088:	d001      	beq.n	800e08e <load_xdir+0x2e>
 800e08a:	7dfb      	ldrb	r3, [r7, #23]
 800e08c:	e0a9      	b.n	800e1e2 <load_xdir+0x182>
	if (dp->dir[XDIR_Type] != ET_FILEDIR) return FR_INT_ERR;	/* Invalid order */
 800e08e:	687b      	ldr	r3, [r7, #4]
 800e090:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e092:	781b      	ldrb	r3, [r3, #0]
 800e094:	2b85      	cmp	r3, #133	; 0x85
 800e096:	d001      	beq.n	800e09c <load_xdir+0x3c>
 800e098:	2302      	movs	r3, #2
 800e09a:	e0a2      	b.n	800e1e2 <load_xdir+0x182>
	memcpy(dirb + 0 * SZDIRE, dp->dir, SZDIRE);
 800e09c:	687b      	ldr	r3, [r7, #4]
 800e09e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e0a0:	2220      	movs	r2, #32
 800e0a2:	4619      	mov	r1, r3
 800e0a4:	68f8      	ldr	r0, [r7, #12]
 800e0a6:	f009 fb57 	bl	8017758 <memcpy>
	sz_ent = (dirb[XDIR_NumSec] + 1) * SZDIRE;
 800e0aa:	68fb      	ldr	r3, [r7, #12]
 800e0ac:	3301      	adds	r3, #1
 800e0ae:	781b      	ldrb	r3, [r3, #0]
 800e0b0:	3301      	adds	r3, #1
 800e0b2:	015b      	lsls	r3, r3, #5
 800e0b4:	60bb      	str	r3, [r7, #8]
	if (sz_ent < 3 * SZDIRE || sz_ent > 19 * SZDIRE) return FR_INT_ERR;
 800e0b6:	68bb      	ldr	r3, [r7, #8]
 800e0b8:	2b5f      	cmp	r3, #95	; 0x5f
 800e0ba:	d903      	bls.n	800e0c4 <load_xdir+0x64>
 800e0bc:	68bb      	ldr	r3, [r7, #8]
 800e0be:	f5b3 7f18 	cmp.w	r3, #608	; 0x260
 800e0c2:	d901      	bls.n	800e0c8 <load_xdir+0x68>
 800e0c4:	2302      	movs	r3, #2
 800e0c6:	e08c      	b.n	800e1e2 <load_xdir+0x182>

	/* Load stream extension entry */
	res = dir_next(dp, 0);
 800e0c8:	2100      	movs	r1, #0
 800e0ca:	6878      	ldr	r0, [r7, #4]
 800e0cc:	f7ff fc1e 	bl	800d90c <dir_next>
 800e0d0:	4603      	mov	r3, r0
 800e0d2:	75fb      	strb	r3, [r7, #23]
	if (res == FR_NO_FILE) res = FR_INT_ERR;	/* It cannot be */
 800e0d4:	7dfb      	ldrb	r3, [r7, #23]
 800e0d6:	2b04      	cmp	r3, #4
 800e0d8:	d101      	bne.n	800e0de <load_xdir+0x7e>
 800e0da:	2302      	movs	r3, #2
 800e0dc:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800e0de:	7dfb      	ldrb	r3, [r7, #23]
 800e0e0:	2b00      	cmp	r3, #0
 800e0e2:	d001      	beq.n	800e0e8 <load_xdir+0x88>
 800e0e4:	7dfb      	ldrb	r3, [r7, #23]
 800e0e6:	e07c      	b.n	800e1e2 <load_xdir+0x182>
	res = move_window(dp->obj.fs, dp->sect);
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	681a      	ldr	r2, [r3, #0]
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e0f0:	4619      	mov	r1, r3
 800e0f2:	4610      	mov	r0, r2
 800e0f4:	f7fe fc7c 	bl	800c9f0 <move_window>
 800e0f8:	4603      	mov	r3, r0
 800e0fa:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800e0fc:	7dfb      	ldrb	r3, [r7, #23]
 800e0fe:	2b00      	cmp	r3, #0
 800e100:	d001      	beq.n	800e106 <load_xdir+0xa6>
 800e102:	7dfb      	ldrb	r3, [r7, #23]
 800e104:	e06d      	b.n	800e1e2 <load_xdir+0x182>
	if (dp->dir[XDIR_Type] != ET_STREAM) return FR_INT_ERR;	/* Invalid order */
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e10a:	781b      	ldrb	r3, [r3, #0]
 800e10c:	2bc0      	cmp	r3, #192	; 0xc0
 800e10e:	d001      	beq.n	800e114 <load_xdir+0xb4>
 800e110:	2302      	movs	r3, #2
 800e112:	e066      	b.n	800e1e2 <load_xdir+0x182>
	memcpy(dirb + 1 * SZDIRE, dp->dir, SZDIRE);
 800e114:	68fb      	ldr	r3, [r7, #12]
 800e116:	f103 0020 	add.w	r0, r3, #32
 800e11a:	687b      	ldr	r3, [r7, #4]
 800e11c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e11e:	2220      	movs	r2, #32
 800e120:	4619      	mov	r1, r3
 800e122:	f009 fb19 	bl	8017758 <memcpy>
	if (MAXDIRB(dirb[XDIR_NumName]) > sz_ent) return FR_INT_ERR;
 800e126:	68fb      	ldr	r3, [r7, #12]
 800e128:	3323      	adds	r3, #35	; 0x23
 800e12a:	781b      	ldrb	r3, [r3, #0]
 800e12c:	332c      	adds	r3, #44	; 0x2c
 800e12e:	4a2f      	ldr	r2, [pc, #188]	; (800e1ec <load_xdir+0x18c>)
 800e130:	fba2 2303 	umull	r2, r3, r2, r3
 800e134:	08db      	lsrs	r3, r3, #3
 800e136:	015b      	lsls	r3, r3, #5
 800e138:	68ba      	ldr	r2, [r7, #8]
 800e13a:	429a      	cmp	r2, r3
 800e13c:	d201      	bcs.n	800e142 <load_xdir+0xe2>
 800e13e:	2302      	movs	r3, #2
 800e140:	e04f      	b.n	800e1e2 <load_xdir+0x182>

	/* Load file name entries */
	i = 2 * SZDIRE;	/* Name offset to load */
 800e142:	2340      	movs	r3, #64	; 0x40
 800e144:	613b      	str	r3, [r7, #16]
	do {
		res = dir_next(dp, 0);
 800e146:	2100      	movs	r1, #0
 800e148:	6878      	ldr	r0, [r7, #4]
 800e14a:	f7ff fbdf 	bl	800d90c <dir_next>
 800e14e:	4603      	mov	r3, r0
 800e150:	75fb      	strb	r3, [r7, #23]
		if (res == FR_NO_FILE) res = FR_INT_ERR;	/* It cannot be */
 800e152:	7dfb      	ldrb	r3, [r7, #23]
 800e154:	2b04      	cmp	r3, #4
 800e156:	d101      	bne.n	800e15c <load_xdir+0xfc>
 800e158:	2302      	movs	r3, #2
 800e15a:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) return res;
 800e15c:	7dfb      	ldrb	r3, [r7, #23]
 800e15e:	2b00      	cmp	r3, #0
 800e160:	d001      	beq.n	800e166 <load_xdir+0x106>
 800e162:	7dfb      	ldrb	r3, [r7, #23]
 800e164:	e03d      	b.n	800e1e2 <load_xdir+0x182>
		res = move_window(dp->obj.fs, dp->sect);
 800e166:	687b      	ldr	r3, [r7, #4]
 800e168:	681a      	ldr	r2, [r3, #0]
 800e16a:	687b      	ldr	r3, [r7, #4]
 800e16c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e16e:	4619      	mov	r1, r3
 800e170:	4610      	mov	r0, r2
 800e172:	f7fe fc3d 	bl	800c9f0 <move_window>
 800e176:	4603      	mov	r3, r0
 800e178:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) return res;
 800e17a:	7dfb      	ldrb	r3, [r7, #23]
 800e17c:	2b00      	cmp	r3, #0
 800e17e:	d001      	beq.n	800e184 <load_xdir+0x124>
 800e180:	7dfb      	ldrb	r3, [r7, #23]
 800e182:	e02e      	b.n	800e1e2 <load_xdir+0x182>
		if (dp->dir[XDIR_Type] != ET_FILENAME) return FR_INT_ERR;	/* Invalid order */
 800e184:	687b      	ldr	r3, [r7, #4]
 800e186:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e188:	781b      	ldrb	r3, [r3, #0]
 800e18a:	2bc1      	cmp	r3, #193	; 0xc1
 800e18c:	d001      	beq.n	800e192 <load_xdir+0x132>
 800e18e:	2302      	movs	r3, #2
 800e190:	e027      	b.n	800e1e2 <load_xdir+0x182>
		if (i < MAXDIRB(FF_MAX_LFN)) memcpy(dirb + i, dp->dir, SZDIRE);
 800e192:	693b      	ldr	r3, [r7, #16]
 800e194:	f5b3 7f18 	cmp.w	r3, #608	; 0x260
 800e198:	d208      	bcs.n	800e1ac <load_xdir+0x14c>
 800e19a:	68fa      	ldr	r2, [r7, #12]
 800e19c:	693b      	ldr	r3, [r7, #16]
 800e19e:	18d0      	adds	r0, r2, r3
 800e1a0:	687b      	ldr	r3, [r7, #4]
 800e1a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e1a4:	2220      	movs	r2, #32
 800e1a6:	4619      	mov	r1, r3
 800e1a8:	f009 fad6 	bl	8017758 <memcpy>
	} while ((i += SZDIRE) < sz_ent);
 800e1ac:	693b      	ldr	r3, [r7, #16]
 800e1ae:	3320      	adds	r3, #32
 800e1b0:	613b      	str	r3, [r7, #16]
 800e1b2:	693a      	ldr	r2, [r7, #16]
 800e1b4:	68bb      	ldr	r3, [r7, #8]
 800e1b6:	429a      	cmp	r2, r3
 800e1b8:	d3c5      	bcc.n	800e146 <load_xdir+0xe6>

	/* Sanity check (do it for only accessible object) */
	if (i <= MAXDIRB(FF_MAX_LFN)) {
 800e1ba:	693b      	ldr	r3, [r7, #16]
 800e1bc:	f5b3 7f18 	cmp.w	r3, #608	; 0x260
 800e1c0:	d80e      	bhi.n	800e1e0 <load_xdir+0x180>
		if (xdir_sum(dirb) != ld_word(dirb + XDIR_SetSum)) return FR_INT_ERR;
 800e1c2:	68f8      	ldr	r0, [r7, #12]
 800e1c4:	f7ff fee4 	bl	800df90 <xdir_sum>
 800e1c8:	4603      	mov	r3, r0
 800e1ca:	461c      	mov	r4, r3
 800e1cc:	68fb      	ldr	r3, [r7, #12]
 800e1ce:	3302      	adds	r3, #2
 800e1d0:	4618      	mov	r0, r3
 800e1d2:	f7fe f925 	bl	800c420 <ld_word>
 800e1d6:	4603      	mov	r3, r0
 800e1d8:	429c      	cmp	r4, r3
 800e1da:	d001      	beq.n	800e1e0 <load_xdir+0x180>
 800e1dc:	2302      	movs	r3, #2
 800e1de:	e000      	b.n	800e1e2 <load_xdir+0x182>
	}
	return FR_OK;
 800e1e0:	2300      	movs	r3, #0
}
 800e1e2:	4618      	mov	r0, r3
 800e1e4:	371c      	adds	r7, #28
 800e1e6:	46bd      	mov	sp, r7
 800e1e8:	bd90      	pop	{r4, r7, pc}
 800e1ea:	bf00      	nop
 800e1ec:	88888889 	.word	0x88888889

0800e1f0 <init_alloc_info>:

static void init_alloc_info (
	FATFS* fs,		/* Filesystem object */
	FFOBJID* obj	/* Object allocation information to be initialized */
)
{
 800e1f0:	b580      	push	{r7, lr}
 800e1f2:	b082      	sub	sp, #8
 800e1f4:	af00      	add	r7, sp, #0
 800e1f6:	6078      	str	r0, [r7, #4]
 800e1f8:	6039      	str	r1, [r7, #0]
	obj->sclust = ld_dword(fs->dirbuf + XDIR_FstClus);		/* Start cluster */
 800e1fa:	687b      	ldr	r3, [r7, #4]
 800e1fc:	691b      	ldr	r3, [r3, #16]
 800e1fe:	3334      	adds	r3, #52	; 0x34
 800e200:	4618      	mov	r0, r3
 800e202:	f7fe f925 	bl	800c450 <ld_dword>
 800e206:	4602      	mov	r2, r0
 800e208:	683b      	ldr	r3, [r7, #0]
 800e20a:	609a      	str	r2, [r3, #8]
	obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);	/* Size */
 800e20c:	687b      	ldr	r3, [r7, #4]
 800e20e:	691b      	ldr	r3, [r3, #16]
 800e210:	3338      	adds	r3, #56	; 0x38
 800e212:	4618      	mov	r0, r3
 800e214:	f7fe f93f 	bl	800c496 <ld_qword>
 800e218:	4602      	mov	r2, r0
 800e21a:	460b      	mov	r3, r1
 800e21c:	6839      	ldr	r1, [r7, #0]
 800e21e:	e9c1 2304 	strd	r2, r3, [r1, #16]
	obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;				/* Allocation status */
 800e222:	687b      	ldr	r3, [r7, #4]
 800e224:	691b      	ldr	r3, [r3, #16]
 800e226:	3321      	adds	r3, #33	; 0x21
 800e228:	781b      	ldrb	r3, [r3, #0]
 800e22a:	f003 0302 	and.w	r3, r3, #2
 800e22e:	b2da      	uxtb	r2, r3
 800e230:	683b      	ldr	r3, [r7, #0]
 800e232:	71da      	strb	r2, [r3, #7]
	obj->n_frag = 0;										/* No last fragment info */
 800e234:	683b      	ldr	r3, [r7, #0]
 800e236:	2200      	movs	r2, #0
 800e238:	61da      	str	r2, [r3, #28]
}
 800e23a:	bf00      	nop
 800e23c:	3708      	adds	r7, #8
 800e23e:	46bd      	mov	sp, r7
 800e240:	bd80      	pop	{r7, pc}

0800e242 <load_obj_xdir>:

static FRESULT load_obj_xdir (
	DIR* dp,			/* Blank directory object to be used to access containing direcotry */
	const FFOBJID* obj	/* Object with its containing directory information */
)
{
 800e242:	b5b0      	push	{r4, r5, r7, lr}
 800e244:	b084      	sub	sp, #16
 800e246:	af00      	add	r7, sp, #0
 800e248:	6078      	str	r0, [r7, #4]
 800e24a:	6039      	str	r1, [r7, #0]
	FRESULT res;

	/* Open object containing directory */
	dp->obj.fs = obj->fs;
 800e24c:	6839      	ldr	r1, [r7, #0]
 800e24e:	6808      	ldr	r0, [r1, #0]
 800e250:	6879      	ldr	r1, [r7, #4]
 800e252:	6008      	str	r0, [r1, #0]
	dp->obj.sclust = obj->c_scl;
 800e254:	6839      	ldr	r1, [r7, #0]
 800e256:	6a08      	ldr	r0, [r1, #32]
 800e258:	6879      	ldr	r1, [r7, #4]
 800e25a:	6088      	str	r0, [r1, #8]
	dp->obj.stat = (BYTE)obj->c_size;
 800e25c:	6839      	ldr	r1, [r7, #0]
 800e25e:	6a49      	ldr	r1, [r1, #36]	; 0x24
 800e260:	b2c8      	uxtb	r0, r1
 800e262:	6879      	ldr	r1, [r7, #4]
 800e264:	71c8      	strb	r0, [r1, #7]
	dp->obj.objsize = obj->c_size & 0xFFFFFF00;
 800e266:	6839      	ldr	r1, [r7, #0]
 800e268:	6a49      	ldr	r1, [r1, #36]	; 0x24
 800e26a:	2000      	movs	r0, #0
 800e26c:	460c      	mov	r4, r1
 800e26e:	4605      	mov	r5, r0
 800e270:	f024 02ff 	bic.w	r2, r4, #255	; 0xff
 800e274:	2300      	movs	r3, #0
 800e276:	6879      	ldr	r1, [r7, #4]
 800e278:	e9c1 2304 	strd	r2, r3, [r1, #16]
	dp->obj.n_frag = 0;
 800e27c:	687b      	ldr	r3, [r7, #4]
 800e27e:	2200      	movs	r2, #0
 800e280:	61da      	str	r2, [r3, #28]
	dp->blk_ofs = obj->c_ofs;
 800e282:	683b      	ldr	r3, [r7, #0]
 800e284:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800e286:	687b      	ldr	r3, [r7, #4]
 800e288:	64da      	str	r2, [r3, #76]	; 0x4c

	res = dir_sdi(dp, dp->blk_ofs);	/* Goto object's entry block */
 800e28a:	687b      	ldr	r3, [r7, #4]
 800e28c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e28e:	4619      	mov	r1, r3
 800e290:	6878      	ldr	r0, [r7, #4]
 800e292:	f7ff fab5 	bl	800d800 <dir_sdi>
 800e296:	4603      	mov	r3, r0
 800e298:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800e29a:	7bfb      	ldrb	r3, [r7, #15]
 800e29c:	2b00      	cmp	r3, #0
 800e29e:	d104      	bne.n	800e2aa <load_obj_xdir+0x68>
		res = load_xdir(dp);		/* Load the object's entry block */
 800e2a0:	6878      	ldr	r0, [r7, #4]
 800e2a2:	f7ff fedd 	bl	800e060 <load_xdir>
 800e2a6:	4603      	mov	r3, r0
 800e2a8:	73fb      	strb	r3, [r7, #15]
	}
	return res;
 800e2aa:	7bfb      	ldrb	r3, [r7, #15]
}
 800e2ac:	4618      	mov	r0, r3
 800e2ae:	3710      	adds	r7, #16
 800e2b0:	46bd      	mov	sp, r7
 800e2b2:	bdb0      	pop	{r4, r5, r7, pc}

0800e2b4 <store_xdir>:
/*----------------------------------------*/

static FRESULT store_xdir (
	DIR* dp				/* Pointer to the direcotry object */
)
{
 800e2b4:	b590      	push	{r4, r7, lr}
 800e2b6:	b087      	sub	sp, #28
 800e2b8:	af00      	add	r7, sp, #0
 800e2ba:	6078      	str	r0, [r7, #4]
	FRESULT res;
	UINT nent;
	BYTE *dirb = dp->obj.fs->dirbuf;	/* Pointer to the direcotry entry block 85+C0+C1s */
 800e2bc:	687b      	ldr	r3, [r7, #4]
 800e2be:	681b      	ldr	r3, [r3, #0]
 800e2c0:	691b      	ldr	r3, [r3, #16]
 800e2c2:	60fb      	str	r3, [r7, #12]

	/* Create set sum */
	st_word(dirb + XDIR_SetSum, xdir_sum(dirb));
 800e2c4:	68fb      	ldr	r3, [r7, #12]
 800e2c6:	1c9c      	adds	r4, r3, #2
 800e2c8:	68f8      	ldr	r0, [r7, #12]
 800e2ca:	f7ff fe61 	bl	800df90 <xdir_sum>
 800e2ce:	4603      	mov	r3, r0
 800e2d0:	4619      	mov	r1, r3
 800e2d2:	4620      	mov	r0, r4
 800e2d4:	f7fe f9ba 	bl	800c64c <st_word>
	nent = dirb[XDIR_NumSec] + 1;
 800e2d8:	68fb      	ldr	r3, [r7, #12]
 800e2da:	3301      	adds	r3, #1
 800e2dc:	781b      	ldrb	r3, [r3, #0]
 800e2de:	3301      	adds	r3, #1
 800e2e0:	613b      	str	r3, [r7, #16]

	/* Store the direcotry entry block to the directory */
	res = dir_sdi(dp, dp->blk_ofs);
 800e2e2:	687b      	ldr	r3, [r7, #4]
 800e2e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e2e6:	4619      	mov	r1, r3
 800e2e8:	6878      	ldr	r0, [r7, #4]
 800e2ea:	f7ff fa89 	bl	800d800 <dir_sdi>
 800e2ee:	4603      	mov	r3, r0
 800e2f0:	75fb      	strb	r3, [r7, #23]
	while (res == FR_OK) {
 800e2f2:	e026      	b.n	800e342 <store_xdir+0x8e>
		res = move_window(dp->obj.fs, dp->sect);
 800e2f4:	687b      	ldr	r3, [r7, #4]
 800e2f6:	681a      	ldr	r2, [r3, #0]
 800e2f8:	687b      	ldr	r3, [r7, #4]
 800e2fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e2fc:	4619      	mov	r1, r3
 800e2fe:	4610      	mov	r0, r2
 800e300:	f7fe fb76 	bl	800c9f0 <move_window>
 800e304:	4603      	mov	r3, r0
 800e306:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800e308:	7dfb      	ldrb	r3, [r7, #23]
 800e30a:	2b00      	cmp	r3, #0
 800e30c:	d11d      	bne.n	800e34a <store_xdir+0x96>
		memcpy(dp->dir, dirb, SZDIRE);
 800e30e:	687b      	ldr	r3, [r7, #4]
 800e310:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e312:	2220      	movs	r2, #32
 800e314:	68f9      	ldr	r1, [r7, #12]
 800e316:	4618      	mov	r0, r3
 800e318:	f009 fa1e 	bl	8017758 <memcpy>
		dp->obj.fs->wflag = 1;
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	681b      	ldr	r3, [r3, #0]
 800e320:	2201      	movs	r2, #1
 800e322:	70da      	strb	r2, [r3, #3]
		if (--nent == 0) break;
 800e324:	693b      	ldr	r3, [r7, #16]
 800e326:	3b01      	subs	r3, #1
 800e328:	613b      	str	r3, [r7, #16]
 800e32a:	693b      	ldr	r3, [r7, #16]
 800e32c:	2b00      	cmp	r3, #0
 800e32e:	d00e      	beq.n	800e34e <store_xdir+0x9a>
		dirb += SZDIRE;
 800e330:	68fb      	ldr	r3, [r7, #12]
 800e332:	3320      	adds	r3, #32
 800e334:	60fb      	str	r3, [r7, #12]
		res = dir_next(dp, 0);
 800e336:	2100      	movs	r1, #0
 800e338:	6878      	ldr	r0, [r7, #4]
 800e33a:	f7ff fae7 	bl	800d90c <dir_next>
 800e33e:	4603      	mov	r3, r0
 800e340:	75fb      	strb	r3, [r7, #23]
	while (res == FR_OK) {
 800e342:	7dfb      	ldrb	r3, [r7, #23]
 800e344:	2b00      	cmp	r3, #0
 800e346:	d0d5      	beq.n	800e2f4 <store_xdir+0x40>
 800e348:	e002      	b.n	800e350 <store_xdir+0x9c>
		if (res != FR_OK) break;
 800e34a:	bf00      	nop
 800e34c:	e000      	b.n	800e350 <store_xdir+0x9c>
		if (--nent == 0) break;
 800e34e:	bf00      	nop
	}
	return (res == FR_OK || res == FR_DISK_ERR) ? res : FR_INT_ERR;
 800e350:	7dfb      	ldrb	r3, [r7, #23]
 800e352:	2b00      	cmp	r3, #0
 800e354:	d002      	beq.n	800e35c <store_xdir+0xa8>
 800e356:	7dfb      	ldrb	r3, [r7, #23]
 800e358:	2b01      	cmp	r3, #1
 800e35a:	d101      	bne.n	800e360 <store_xdir+0xac>
 800e35c:	7dfb      	ldrb	r3, [r7, #23]
 800e35e:	e000      	b.n	800e362 <store_xdir+0xae>
 800e360:	2302      	movs	r3, #2
}
 800e362:	4618      	mov	r0, r3
 800e364:	371c      	adds	r7, #28
 800e366:	46bd      	mov	sp, r7
 800e368:	bd90      	pop	{r4, r7, pc}

0800e36a <create_xdir>:

static void create_xdir (
	BYTE* dirb,			/* Pointer to the direcotry entry block buffer */
	const WCHAR* lfn	/* Pointer to the object name */
)
{
 800e36a:	b590      	push	{r4, r7, lr}
 800e36c:	b085      	sub	sp, #20
 800e36e:	af00      	add	r7, sp, #0
 800e370:	6078      	str	r0, [r7, #4]
 800e372:	6039      	str	r1, [r7, #0]
	BYTE nc1, nlen;
	WCHAR wc;


	/* Create file-directory and stream-extension entry */
	memset(dirb, 0, 2 * SZDIRE);
 800e374:	2240      	movs	r2, #64	; 0x40
 800e376:	2100      	movs	r1, #0
 800e378:	6878      	ldr	r0, [r7, #4]
 800e37a:	f009 f9fb 	bl	8017774 <memset>
	dirb[0 * SZDIRE + XDIR_Type] = ET_FILEDIR;
 800e37e:	687b      	ldr	r3, [r7, #4]
 800e380:	2285      	movs	r2, #133	; 0x85
 800e382:	701a      	strb	r2, [r3, #0]
	dirb[1 * SZDIRE + XDIR_Type] = ET_STREAM;
 800e384:	687b      	ldr	r3, [r7, #4]
 800e386:	3320      	adds	r3, #32
 800e388:	22c0      	movs	r2, #192	; 0xc0
 800e38a:	701a      	strb	r2, [r3, #0]

	/* Create file-name entries */
	i = SZDIRE * 2;	/* Top of file_name entries */
 800e38c:	2340      	movs	r3, #64	; 0x40
 800e38e:	60fb      	str	r3, [r7, #12]
	nlen = nc1 = 0; wc = 1;
 800e390:	2300      	movs	r3, #0
 800e392:	72fb      	strb	r3, [r7, #11]
 800e394:	7afb      	ldrb	r3, [r7, #11]
 800e396:	72bb      	strb	r3, [r7, #10]
 800e398:	2301      	movs	r3, #1
 800e39a:	813b      	strh	r3, [r7, #8]
	do {
		dirb[i++] = ET_FILENAME; dirb[i++] = 0;
 800e39c:	68fb      	ldr	r3, [r7, #12]
 800e39e:	1c5a      	adds	r2, r3, #1
 800e3a0:	60fa      	str	r2, [r7, #12]
 800e3a2:	687a      	ldr	r2, [r7, #4]
 800e3a4:	4413      	add	r3, r2
 800e3a6:	22c1      	movs	r2, #193	; 0xc1
 800e3a8:	701a      	strb	r2, [r3, #0]
 800e3aa:	68fb      	ldr	r3, [r7, #12]
 800e3ac:	1c5a      	adds	r2, r3, #1
 800e3ae:	60fa      	str	r2, [r7, #12]
 800e3b0:	687a      	ldr	r2, [r7, #4]
 800e3b2:	4413      	add	r3, r2
 800e3b4:	2200      	movs	r2, #0
 800e3b6:	701a      	strb	r2, [r3, #0]
		do {	/* Fill name field */
			if (wc != 0 && (wc = lfn[nlen]) != 0) nlen++;	/* Get a character if exist */
 800e3b8:	893b      	ldrh	r3, [r7, #8]
 800e3ba:	2b00      	cmp	r3, #0
 800e3bc:	d00b      	beq.n	800e3d6 <create_xdir+0x6c>
 800e3be:	7abb      	ldrb	r3, [r7, #10]
 800e3c0:	005b      	lsls	r3, r3, #1
 800e3c2:	683a      	ldr	r2, [r7, #0]
 800e3c4:	4413      	add	r3, r2
 800e3c6:	881b      	ldrh	r3, [r3, #0]
 800e3c8:	813b      	strh	r3, [r7, #8]
 800e3ca:	893b      	ldrh	r3, [r7, #8]
 800e3cc:	2b00      	cmp	r3, #0
 800e3ce:	d002      	beq.n	800e3d6 <create_xdir+0x6c>
 800e3d0:	7abb      	ldrb	r3, [r7, #10]
 800e3d2:	3301      	adds	r3, #1
 800e3d4:	72bb      	strb	r3, [r7, #10]
			st_word(dirb + i, wc); 	/* Store it */
 800e3d6:	687a      	ldr	r2, [r7, #4]
 800e3d8:	68fb      	ldr	r3, [r7, #12]
 800e3da:	4413      	add	r3, r2
 800e3dc:	893a      	ldrh	r2, [r7, #8]
 800e3de:	4611      	mov	r1, r2
 800e3e0:	4618      	mov	r0, r3
 800e3e2:	f7fe f933 	bl	800c64c <st_word>
			i += 2;
 800e3e6:	68fb      	ldr	r3, [r7, #12]
 800e3e8:	3302      	adds	r3, #2
 800e3ea:	60fb      	str	r3, [r7, #12]
		} while (i % SZDIRE != 0);
 800e3ec:	68fb      	ldr	r3, [r7, #12]
 800e3ee:	f003 031f 	and.w	r3, r3, #31
 800e3f2:	2b00      	cmp	r3, #0
 800e3f4:	d1e0      	bne.n	800e3b8 <create_xdir+0x4e>
		nc1++;
 800e3f6:	7afb      	ldrb	r3, [r7, #11]
 800e3f8:	3301      	adds	r3, #1
 800e3fa:	72fb      	strb	r3, [r7, #11]
	} while (lfn[nlen]);	/* Fill next entry if any char follows */
 800e3fc:	7abb      	ldrb	r3, [r7, #10]
 800e3fe:	005b      	lsls	r3, r3, #1
 800e400:	683a      	ldr	r2, [r7, #0]
 800e402:	4413      	add	r3, r2
 800e404:	881b      	ldrh	r3, [r3, #0]
 800e406:	2b00      	cmp	r3, #0
 800e408:	d1c8      	bne.n	800e39c <create_xdir+0x32>

	dirb[XDIR_NumName] = nlen;		/* Set name length */
 800e40a:	687b      	ldr	r3, [r7, #4]
 800e40c:	3323      	adds	r3, #35	; 0x23
 800e40e:	7aba      	ldrb	r2, [r7, #10]
 800e410:	701a      	strb	r2, [r3, #0]
	dirb[XDIR_NumSec] = 1 + nc1;	/* Set secondary count (C0 + C1s) */
 800e412:	687b      	ldr	r3, [r7, #4]
 800e414:	3301      	adds	r3, #1
 800e416:	7afa      	ldrb	r2, [r7, #11]
 800e418:	3201      	adds	r2, #1
 800e41a:	b2d2      	uxtb	r2, r2
 800e41c:	701a      	strb	r2, [r3, #0]
	st_word(dirb + XDIR_NameHash, xname_sum(lfn));	/* Set name hash */
 800e41e:	687b      	ldr	r3, [r7, #4]
 800e420:	f103 0424 	add.w	r4, r3, #36	; 0x24
 800e424:	6838      	ldr	r0, [r7, #0]
 800e426:	f7ff fde6 	bl	800dff6 <xname_sum>
 800e42a:	4603      	mov	r3, r0
 800e42c:	4619      	mov	r1, r3
 800e42e:	4620      	mov	r0, r4
 800e430:	f7fe f90c 	bl	800c64c <st_word>
}
 800e434:	bf00      	nop
 800e436:	3714      	adds	r7, #20
 800e438:	46bd      	mov	sp, r7
 800e43a:	bd90      	pop	{r4, r7, pc}

0800e43c <dir_read>:

static FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800e43c:	b580      	push	{r7, lr}
 800e43e:	b086      	sub	sp, #24
 800e440:	af00      	add	r7, sp, #0
 800e442:	6078      	str	r0, [r7, #4]
 800e444:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 800e446:	2304      	movs	r3, #4
 800e448:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800e44a:	687b      	ldr	r3, [r7, #4]
 800e44c:	681b      	ldr	r3, [r3, #0]
 800e44e:	613b      	str	r3, [r7, #16]
	BYTE attr, b;
#if FF_USE_LFN
	BYTE ord = 0xFF, sum = 0xFF;
 800e450:	23ff      	movs	r3, #255	; 0xff
 800e452:	757b      	strb	r3, [r7, #21]
 800e454:	23ff      	movs	r3, #255	; 0xff
 800e456:	753b      	strb	r3, [r7, #20]
#endif

	while (dp->sect) {
 800e458:	e0a6      	b.n	800e5a8 <dir_read+0x16c>
		res = move_window(fs, dp->sect);
 800e45a:	687b      	ldr	r3, [r7, #4]
 800e45c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e45e:	4619      	mov	r1, r3
 800e460:	6938      	ldr	r0, [r7, #16]
 800e462:	f7fe fac5 	bl	800c9f0 <move_window>
 800e466:	4603      	mov	r3, r0
 800e468:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800e46a:	7dfb      	ldrb	r3, [r7, #23]
 800e46c:	2b00      	cmp	r3, #0
 800e46e:	f040 80a1 	bne.w	800e5b4 <dir_read+0x178>
		b = dp->dir[DIR_Name];	/* Test for the entry type */
 800e472:	687b      	ldr	r3, [r7, #4]
 800e474:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e476:	781b      	ldrb	r3, [r3, #0]
 800e478:	75bb      	strb	r3, [r7, #22]
		if (b == 0) {
 800e47a:	7dbb      	ldrb	r3, [r7, #22]
 800e47c:	2b00      	cmp	r3, #0
 800e47e:	d102      	bne.n	800e486 <dir_read+0x4a>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800e480:	2304      	movs	r3, #4
 800e482:	75fb      	strb	r3, [r7, #23]
 800e484:	e09d      	b.n	800e5c2 <dir_read+0x186>
		}
#if FF_FS_EXFAT
		if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 800e486:	693b      	ldr	r3, [r7, #16]
 800e488:	781b      	ldrb	r3, [r3, #0]
 800e48a:	2b04      	cmp	r3, #4
 800e48c:	d11f      	bne.n	800e4ce <dir_read+0x92>
			if (FF_USE_LABEL && vol) {
 800e48e:	683b      	ldr	r3, [r7, #0]
 800e490:	2b00      	cmp	r3, #0
 800e492:	d003      	beq.n	800e49c <dir_read+0x60>
				if (b == ET_VLABEL) break;	/* Volume label entry? */
 800e494:	7dbb      	ldrb	r3, [r7, #22]
 800e496:	2b83      	cmp	r3, #131	; 0x83
 800e498:	d17d      	bne.n	800e596 <dir_read+0x15a>
 800e49a:	e092      	b.n	800e5c2 <dir_read+0x186>
			} else {
				if (b == ET_FILEDIR) {		/* Start of the file entry block? */
 800e49c:	7dbb      	ldrb	r3, [r7, #22]
 800e49e:	2b85      	cmp	r3, #133	; 0x85
 800e4a0:	d179      	bne.n	800e596 <dir_read+0x15a>
					dp->blk_ofs = dp->dptr;	/* Get location of the block */
 800e4a2:	687b      	ldr	r3, [r7, #4]
 800e4a4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e4a6:	687b      	ldr	r3, [r7, #4]
 800e4a8:	64da      	str	r2, [r3, #76]	; 0x4c
					res = load_xdir(dp);	/* Load the entry block */
 800e4aa:	6878      	ldr	r0, [r7, #4]
 800e4ac:	f7ff fdd8 	bl	800e060 <load_xdir>
 800e4b0:	4603      	mov	r3, r0
 800e4b2:	75fb      	strb	r3, [r7, #23]
					if (res == FR_OK) {
 800e4b4:	7dfb      	ldrb	r3, [r7, #23]
 800e4b6:	2b00      	cmp	r3, #0
 800e4b8:	d17e      	bne.n	800e5b8 <dir_read+0x17c>
						dp->obj.attr = fs->dirbuf[XDIR_Attr] & AM_MASK;	/* Get attribute */
 800e4ba:	693b      	ldr	r3, [r7, #16]
 800e4bc:	691b      	ldr	r3, [r3, #16]
 800e4be:	3304      	adds	r3, #4
 800e4c0:	781b      	ldrb	r3, [r3, #0]
 800e4c2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800e4c6:	b2da      	uxtb	r2, r3
 800e4c8:	687b      	ldr	r3, [r7, #4]
 800e4ca:	719a      	strb	r2, [r3, #6]
					}
					break;
 800e4cc:	e074      	b.n	800e5b8 <dir_read+0x17c>
				}
			}
		} else
#endif
		{	/* On the FAT/FAT32 volume */
			dp->obj.attr = attr = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800e4ce:	687b      	ldr	r3, [r7, #4]
 800e4d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e4d2:	330b      	adds	r3, #11
 800e4d4:	781b      	ldrb	r3, [r3, #0]
 800e4d6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800e4da:	73fb      	strb	r3, [r7, #15]
 800e4dc:	687b      	ldr	r3, [r7, #4]
 800e4de:	7bfa      	ldrb	r2, [r7, #15]
 800e4e0:	719a      	strb	r2, [r3, #6]
#if FF_USE_LFN		/* LFN configuration */
			if (b == DDEM || b == '.' || (int)((attr & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 800e4e2:	7dbb      	ldrb	r3, [r7, #22]
 800e4e4:	2be5      	cmp	r3, #229	; 0xe5
 800e4e6:	d00e      	beq.n	800e506 <dir_read+0xca>
 800e4e8:	7dbb      	ldrb	r3, [r7, #22]
 800e4ea:	2b2e      	cmp	r3, #46	; 0x2e
 800e4ec:	d00b      	beq.n	800e506 <dir_read+0xca>
 800e4ee:	7bfb      	ldrb	r3, [r7, #15]
 800e4f0:	f023 0320 	bic.w	r3, r3, #32
 800e4f4:	2b08      	cmp	r3, #8
 800e4f6:	bf0c      	ite	eq
 800e4f8:	2301      	moveq	r3, #1
 800e4fa:	2300      	movne	r3, #0
 800e4fc:	b2db      	uxtb	r3, r3
 800e4fe:	461a      	mov	r2, r3
 800e500:	683b      	ldr	r3, [r7, #0]
 800e502:	4293      	cmp	r3, r2
 800e504:	d002      	beq.n	800e50c <dir_read+0xd0>
				ord = 0xFF;
 800e506:	23ff      	movs	r3, #255	; 0xff
 800e508:	757b      	strb	r3, [r7, #21]
 800e50a:	e044      	b.n	800e596 <dir_read+0x15a>
			} else {
				if (attr == AM_LFN) {	/* An LFN entry is found */
 800e50c:	7bfb      	ldrb	r3, [r7, #15]
 800e50e:	2b0f      	cmp	r3, #15
 800e510:	d12f      	bne.n	800e572 <dir_read+0x136>
					if (b & LLEF) {		/* Is it start of an LFN sequence? */
 800e512:	7dbb      	ldrb	r3, [r7, #22]
 800e514:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e518:	2b00      	cmp	r3, #0
 800e51a:	d00d      	beq.n	800e538 <dir_read+0xfc>
						sum = dp->dir[LDIR_Chksum];
 800e51c:	687b      	ldr	r3, [r7, #4]
 800e51e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e520:	7b5b      	ldrb	r3, [r3, #13]
 800e522:	753b      	strb	r3, [r7, #20]
						b &= (BYTE)~LLEF; ord = b;
 800e524:	7dbb      	ldrb	r3, [r7, #22]
 800e526:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e52a:	75bb      	strb	r3, [r7, #22]
 800e52c:	7dbb      	ldrb	r3, [r7, #22]
 800e52e:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;
 800e530:	687b      	ldr	r3, [r7, #4]
 800e532:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e534:	687b      	ldr	r3, [r7, #4]
 800e536:	64da      	str	r2, [r3, #76]	; 0x4c
					}
					/* Check LFN validity and capture it */
					ord = (b == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800e538:	7dba      	ldrb	r2, [r7, #22]
 800e53a:	7d7b      	ldrb	r3, [r7, #21]
 800e53c:	429a      	cmp	r2, r3
 800e53e:	d115      	bne.n	800e56c <dir_read+0x130>
 800e540:	687b      	ldr	r3, [r7, #4]
 800e542:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e544:	330d      	adds	r3, #13
 800e546:	781b      	ldrb	r3, [r3, #0]
 800e548:	7d3a      	ldrb	r2, [r7, #20]
 800e54a:	429a      	cmp	r2, r3
 800e54c:	d10e      	bne.n	800e56c <dir_read+0x130>
 800e54e:	693b      	ldr	r3, [r7, #16]
 800e550:	68da      	ldr	r2, [r3, #12]
 800e552:	687b      	ldr	r3, [r7, #4]
 800e554:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e556:	4619      	mov	r1, r3
 800e558:	4610      	mov	r0, r2
 800e55a:	f7ff fb85 	bl	800dc68 <pick_lfn>
 800e55e:	4603      	mov	r3, r0
 800e560:	2b00      	cmp	r3, #0
 800e562:	d003      	beq.n	800e56c <dir_read+0x130>
 800e564:	7d7b      	ldrb	r3, [r7, #21]
 800e566:	3b01      	subs	r3, #1
 800e568:	b2db      	uxtb	r3, r3
 800e56a:	e000      	b.n	800e56e <dir_read+0x132>
 800e56c:	23ff      	movs	r3, #255	; 0xff
 800e56e:	757b      	strb	r3, [r7, #21]
 800e570:	e011      	b.n	800e596 <dir_read+0x15a>
				} else {				/* An SFN entry is found */
					if (ord != 0 || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 800e572:	7d7b      	ldrb	r3, [r7, #21]
 800e574:	2b00      	cmp	r3, #0
 800e576:	d109      	bne.n	800e58c <dir_read+0x150>
 800e578:	687b      	ldr	r3, [r7, #4]
 800e57a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e57c:	4618      	mov	r0, r3
 800e57e:	f7ff fce6 	bl	800df4e <sum_sfn>
 800e582:	4603      	mov	r3, r0
 800e584:	461a      	mov	r2, r3
 800e586:	7d3b      	ldrb	r3, [r7, #20]
 800e588:	4293      	cmp	r3, r2
 800e58a:	d017      	beq.n	800e5bc <dir_read+0x180>
						dp->blk_ofs = 0xFFFFFFFF;	/* It has no LFN. */
 800e58c:	687b      	ldr	r3, [r7, #4]
 800e58e:	f04f 32ff 	mov.w	r2, #4294967295
 800e592:	64da      	str	r2, [r3, #76]	; 0x4c
					}
					break;
 800e594:	e012      	b.n	800e5bc <dir_read+0x180>
			if (b != DDEM && b != '.' && attr != AM_LFN && (int)((attr & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800e596:	2100      	movs	r1, #0
 800e598:	6878      	ldr	r0, [r7, #4]
 800e59a:	f7ff f9b7 	bl	800d90c <dir_next>
 800e59e:	4603      	mov	r3, r0
 800e5a0:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800e5a2:	7dfb      	ldrb	r3, [r7, #23]
 800e5a4:	2b00      	cmp	r3, #0
 800e5a6:	d10b      	bne.n	800e5c0 <dir_read+0x184>
	while (dp->sect) {
 800e5a8:	687b      	ldr	r3, [r7, #4]
 800e5aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e5ac:	2b00      	cmp	r3, #0
 800e5ae:	f47f af54 	bne.w	800e45a <dir_read+0x1e>
 800e5b2:	e006      	b.n	800e5c2 <dir_read+0x186>
		if (res != FR_OK) break;
 800e5b4:	bf00      	nop
 800e5b6:	e004      	b.n	800e5c2 <dir_read+0x186>
					break;
 800e5b8:	bf00      	nop
 800e5ba:	e002      	b.n	800e5c2 <dir_read+0x186>
					break;
 800e5bc:	bf00      	nop
 800e5be:	e000      	b.n	800e5c2 <dir_read+0x186>
		if (res != FR_OK) break;
 800e5c0:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800e5c2:	7dfb      	ldrb	r3, [r7, #23]
 800e5c4:	2b00      	cmp	r3, #0
 800e5c6:	d002      	beq.n	800e5ce <dir_read+0x192>
 800e5c8:	687b      	ldr	r3, [r7, #4]
 800e5ca:	2200      	movs	r2, #0
 800e5cc:	639a      	str	r2, [r3, #56]	; 0x38
	return res;
 800e5ce:	7dfb      	ldrb	r3, [r7, #23]
}
 800e5d0:	4618      	mov	r0, r3
 800e5d2:	3718      	adds	r7, #24
 800e5d4:	46bd      	mov	sp, r7
 800e5d6:	bd80      	pop	{r7, pc}

0800e5d8 <dir_find>:
/*-----------------------------------------------------------------------*/

static FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp					/* Pointer to the directory object with the file name */
)
{
 800e5d8:	b590      	push	{r4, r7, lr}
 800e5da:	b089      	sub	sp, #36	; 0x24
 800e5dc:	af00      	add	r7, sp, #0
 800e5de:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800e5e0:	687b      	ldr	r3, [r7, #4]
 800e5e2:	681b      	ldr	r3, [r3, #0]
 800e5e4:	60fb      	str	r3, [r7, #12]
	BYTE c;
#if FF_USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800e5e6:	2100      	movs	r1, #0
 800e5e8:	6878      	ldr	r0, [r7, #4]
 800e5ea:	f7ff f909 	bl	800d800 <dir_sdi>
 800e5ee:	4603      	mov	r3, r0
 800e5f0:	77fb      	strb	r3, [r7, #31]
	if (res != FR_OK) return res;
 800e5f2:	7ffb      	ldrb	r3, [r7, #31]
 800e5f4:	2b00      	cmp	r3, #0
 800e5f6:	d001      	beq.n	800e5fc <dir_find+0x24>
 800e5f8:	7ffb      	ldrb	r3, [r7, #31]
 800e5fa:	e111      	b.n	800e820 <dir_find+0x248>
#if FF_FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 800e5fc:	68fb      	ldr	r3, [r7, #12]
 800e5fe:	781b      	ldrb	r3, [r3, #0]
 800e600:	2b04      	cmp	r3, #4
 800e602:	d163      	bne.n	800e6cc <dir_find+0xf4>
		BYTE nc;
		UINT di, ni;
		WORD hash = xname_sum(fs->lfnbuf);		/* Hash value of the name to find */
 800e604:	68fb      	ldr	r3, [r7, #12]
 800e606:	68db      	ldr	r3, [r3, #12]
 800e608:	4618      	mov	r0, r3
 800e60a:	f7ff fcf4 	bl	800dff6 <xname_sum>
 800e60e:	4603      	mov	r3, r0
 800e610:	813b      	strh	r3, [r7, #8]

		while ((res = DIR_READ_FILE(dp)) == FR_OK) {	/* Read an item */
 800e612:	e04e      	b.n	800e6b2 <dir_find+0xda>
#if FF_MAX_LFN < 255
			if (fs->dirbuf[XDIR_NumName] > FF_MAX_LFN) continue;		/* Skip comparison if inaccessible object name */
#endif
			if (ld_word(fs->dirbuf + XDIR_NameHash) != hash) continue;	/* Skip comparison if hash mismatched */
 800e614:	68fb      	ldr	r3, [r7, #12]
 800e616:	691b      	ldr	r3, [r3, #16]
 800e618:	3324      	adds	r3, #36	; 0x24
 800e61a:	4618      	mov	r0, r3
 800e61c:	f7fd ff00 	bl	800c420 <ld_word>
 800e620:	4603      	mov	r3, r0
 800e622:	461a      	mov	r2, r3
 800e624:	893b      	ldrh	r3, [r7, #8]
 800e626:	4293      	cmp	r3, r2
 800e628:	d000      	beq.n	800e62c <dir_find+0x54>
 800e62a:	e042      	b.n	800e6b2 <dir_find+0xda>
			for (nc = fs->dirbuf[XDIR_NumName], di = SZDIRE * 2, ni = 0; nc; nc--, di += 2, ni++) {	/* Compare the name */
 800e62c:	68fb      	ldr	r3, [r7, #12]
 800e62e:	691b      	ldr	r3, [r3, #16]
 800e630:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800e634:	76fb      	strb	r3, [r7, #27]
 800e636:	2340      	movs	r3, #64	; 0x40
 800e638:	617b      	str	r3, [r7, #20]
 800e63a:	2300      	movs	r3, #0
 800e63c:	613b      	str	r3, [r7, #16]
 800e63e:	e028      	b.n	800e692 <dir_find+0xba>
				if ((di % SZDIRE) == 0) di += 2;
 800e640:	697b      	ldr	r3, [r7, #20]
 800e642:	f003 031f 	and.w	r3, r3, #31
 800e646:	2b00      	cmp	r3, #0
 800e648:	d102      	bne.n	800e650 <dir_find+0x78>
 800e64a:	697b      	ldr	r3, [r7, #20]
 800e64c:	3302      	adds	r3, #2
 800e64e:	617b      	str	r3, [r7, #20]
				if (ff_wtoupper(ld_word(fs->dirbuf + di)) != ff_wtoupper(fs->lfnbuf[ni])) break;
 800e650:	68fb      	ldr	r3, [r7, #12]
 800e652:	691a      	ldr	r2, [r3, #16]
 800e654:	697b      	ldr	r3, [r7, #20]
 800e656:	4413      	add	r3, r2
 800e658:	4618      	mov	r0, r3
 800e65a:	f7fd fee1 	bl	800c420 <ld_word>
 800e65e:	4603      	mov	r3, r0
 800e660:	4618      	mov	r0, r3
 800e662:	f002 fcb3 	bl	8010fcc <ff_wtoupper>
 800e666:	4604      	mov	r4, r0
 800e668:	68fb      	ldr	r3, [r7, #12]
 800e66a:	68da      	ldr	r2, [r3, #12]
 800e66c:	693b      	ldr	r3, [r7, #16]
 800e66e:	005b      	lsls	r3, r3, #1
 800e670:	4413      	add	r3, r2
 800e672:	881b      	ldrh	r3, [r3, #0]
 800e674:	4618      	mov	r0, r3
 800e676:	f002 fca9 	bl	8010fcc <ff_wtoupper>
 800e67a:	4603      	mov	r3, r0
 800e67c:	429c      	cmp	r4, r3
 800e67e:	d10c      	bne.n	800e69a <dir_find+0xc2>
			for (nc = fs->dirbuf[XDIR_NumName], di = SZDIRE * 2, ni = 0; nc; nc--, di += 2, ni++) {	/* Compare the name */
 800e680:	7efb      	ldrb	r3, [r7, #27]
 800e682:	3b01      	subs	r3, #1
 800e684:	76fb      	strb	r3, [r7, #27]
 800e686:	697b      	ldr	r3, [r7, #20]
 800e688:	3302      	adds	r3, #2
 800e68a:	617b      	str	r3, [r7, #20]
 800e68c:	693b      	ldr	r3, [r7, #16]
 800e68e:	3301      	adds	r3, #1
 800e690:	613b      	str	r3, [r7, #16]
 800e692:	7efb      	ldrb	r3, [r7, #27]
 800e694:	2b00      	cmp	r3, #0
 800e696:	d1d3      	bne.n	800e640 <dir_find+0x68>
 800e698:	e000      	b.n	800e69c <dir_find+0xc4>
				if (ff_wtoupper(ld_word(fs->dirbuf + di)) != ff_wtoupper(fs->lfnbuf[ni])) break;
 800e69a:	bf00      	nop
			}
			if (nc == 0 && !fs->lfnbuf[ni]) break;	/* Name matched? */
 800e69c:	7efb      	ldrb	r3, [r7, #27]
 800e69e:	2b00      	cmp	r3, #0
 800e6a0:	d107      	bne.n	800e6b2 <dir_find+0xda>
 800e6a2:	68fb      	ldr	r3, [r7, #12]
 800e6a4:	68da      	ldr	r2, [r3, #12]
 800e6a6:	693b      	ldr	r3, [r7, #16]
 800e6a8:	005b      	lsls	r3, r3, #1
 800e6aa:	4413      	add	r3, r2
 800e6ac:	881b      	ldrh	r3, [r3, #0]
 800e6ae:	2b00      	cmp	r3, #0
 800e6b0:	d009      	beq.n	800e6c6 <dir_find+0xee>
		while ((res = DIR_READ_FILE(dp)) == FR_OK) {	/* Read an item */
 800e6b2:	2100      	movs	r1, #0
 800e6b4:	6878      	ldr	r0, [r7, #4]
 800e6b6:	f7ff fec1 	bl	800e43c <dir_read>
 800e6ba:	4603      	mov	r3, r0
 800e6bc:	77fb      	strb	r3, [r7, #31]
 800e6be:	7ffb      	ldrb	r3, [r7, #31]
 800e6c0:	2b00      	cmp	r3, #0
 800e6c2:	d0a7      	beq.n	800e614 <dir_find+0x3c>
 800e6c4:	e000      	b.n	800e6c8 <dir_find+0xf0>
			if (nc == 0 && !fs->lfnbuf[ni]) break;	/* Name matched? */
 800e6c6:	bf00      	nop
		}
		return res;
 800e6c8:	7ffb      	ldrb	r3, [r7, #31]
 800e6ca:	e0a9      	b.n	800e820 <dir_find+0x248>
	}
#endif
	/* On the FAT/FAT32 volume */
#if FF_USE_LFN
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800e6cc:	23ff      	movs	r3, #255	; 0xff
 800e6ce:	773b      	strb	r3, [r7, #28]
 800e6d0:	7f3b      	ldrb	r3, [r7, #28]
 800e6d2:	777b      	strb	r3, [r7, #29]
 800e6d4:	687b      	ldr	r3, [r7, #4]
 800e6d6:	f04f 32ff 	mov.w	r2, #4294967295
 800e6da:	64da      	str	r2, [r3, #76]	; 0x4c
#endif
	do {
		res = move_window(fs, dp->sect);
 800e6dc:	687b      	ldr	r3, [r7, #4]
 800e6de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e6e0:	4619      	mov	r1, r3
 800e6e2:	68f8      	ldr	r0, [r7, #12]
 800e6e4:	f7fe f984 	bl	800c9f0 <move_window>
 800e6e8:	4603      	mov	r3, r0
 800e6ea:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) break;
 800e6ec:	7ffb      	ldrb	r3, [r7, #31]
 800e6ee:	2b00      	cmp	r3, #0
 800e6f0:	f040 8090 	bne.w	800e814 <dir_find+0x23c>
		c = dp->dir[DIR_Name];
 800e6f4:	687b      	ldr	r3, [r7, #4]
 800e6f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e6f8:	781b      	ldrb	r3, [r3, #0]
 800e6fa:	77bb      	strb	r3, [r7, #30]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800e6fc:	7fbb      	ldrb	r3, [r7, #30]
 800e6fe:	2b00      	cmp	r3, #0
 800e700:	d102      	bne.n	800e708 <dir_find+0x130>
 800e702:	2304      	movs	r3, #4
 800e704:	77fb      	strb	r3, [r7, #31]
 800e706:	e08a      	b.n	800e81e <dir_find+0x246>
#if FF_USE_LFN		/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800e708:	687b      	ldr	r3, [r7, #4]
 800e70a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e70c:	330b      	adds	r3, #11
 800e70e:	781b      	ldrb	r3, [r3, #0]
 800e710:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800e714:	72fb      	strb	r3, [r7, #11]
 800e716:	687b      	ldr	r3, [r7, #4]
 800e718:	7afa      	ldrb	r2, [r7, #11]
 800e71a:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800e71c:	7fbb      	ldrb	r3, [r7, #30]
 800e71e:	2be5      	cmp	r3, #229	; 0xe5
 800e720:	d007      	beq.n	800e732 <dir_find+0x15a>
 800e722:	7afb      	ldrb	r3, [r7, #11]
 800e724:	f003 0308 	and.w	r3, r3, #8
 800e728:	2b00      	cmp	r3, #0
 800e72a:	d009      	beq.n	800e740 <dir_find+0x168>
 800e72c:	7afb      	ldrb	r3, [r7, #11]
 800e72e:	2b0f      	cmp	r3, #15
 800e730:	d006      	beq.n	800e740 <dir_find+0x168>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800e732:	23ff      	movs	r3, #255	; 0xff
 800e734:	777b      	strb	r3, [r7, #29]
 800e736:	687b      	ldr	r3, [r7, #4]
 800e738:	f04f 32ff 	mov.w	r2, #4294967295
 800e73c:	64da      	str	r2, [r3, #76]	; 0x4c
 800e73e:	e05e      	b.n	800e7fe <dir_find+0x226>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800e740:	7afb      	ldrb	r3, [r7, #11]
 800e742:	2b0f      	cmp	r3, #15
 800e744:	d136      	bne.n	800e7b4 <dir_find+0x1dc>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800e746:	687b      	ldr	r3, [r7, #4]
 800e748:	f893 304b 	ldrb.w	r3, [r3, #75]	; 0x4b
 800e74c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e750:	2b00      	cmp	r3, #0
 800e752:	d154      	bne.n	800e7fe <dir_find+0x226>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800e754:	7fbb      	ldrb	r3, [r7, #30]
 800e756:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e75a:	2b00      	cmp	r3, #0
 800e75c:	d00d      	beq.n	800e77a <dir_find+0x1a2>
						sum = dp->dir[LDIR_Chksum];
 800e75e:	687b      	ldr	r3, [r7, #4]
 800e760:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e762:	7b5b      	ldrb	r3, [r3, #13]
 800e764:	773b      	strb	r3, [r7, #28]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800e766:	7fbb      	ldrb	r3, [r7, #30]
 800e768:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e76c:	77bb      	strb	r3, [r7, #30]
 800e76e:	7fbb      	ldrb	r3, [r7, #30]
 800e770:	777b      	strb	r3, [r7, #29]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800e772:	687b      	ldr	r3, [r7, #4]
 800e774:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e776:	687b      	ldr	r3, [r7, #4]
 800e778:	64da      	str	r2, [r3, #76]	; 0x4c
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800e77a:	7fba      	ldrb	r2, [r7, #30]
 800e77c:	7f7b      	ldrb	r3, [r7, #29]
 800e77e:	429a      	cmp	r2, r3
 800e780:	d115      	bne.n	800e7ae <dir_find+0x1d6>
 800e782:	687b      	ldr	r3, [r7, #4]
 800e784:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e786:	330d      	adds	r3, #13
 800e788:	781b      	ldrb	r3, [r3, #0]
 800e78a:	7f3a      	ldrb	r2, [r7, #28]
 800e78c:	429a      	cmp	r2, r3
 800e78e:	d10e      	bne.n	800e7ae <dir_find+0x1d6>
 800e790:	68fb      	ldr	r3, [r7, #12]
 800e792:	68da      	ldr	r2, [r3, #12]
 800e794:	687b      	ldr	r3, [r7, #4]
 800e796:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e798:	4619      	mov	r1, r3
 800e79a:	4610      	mov	r0, r2
 800e79c:	f7ff f9f6 	bl	800db8c <cmp_lfn>
 800e7a0:	4603      	mov	r3, r0
 800e7a2:	2b00      	cmp	r3, #0
 800e7a4:	d003      	beq.n	800e7ae <dir_find+0x1d6>
 800e7a6:	7f7b      	ldrb	r3, [r7, #29]
 800e7a8:	3b01      	subs	r3, #1
 800e7aa:	b2db      	uxtb	r3, r3
 800e7ac:	e000      	b.n	800e7b0 <dir_find+0x1d8>
 800e7ae:	23ff      	movs	r3, #255	; 0xff
 800e7b0:	777b      	strb	r3, [r7, #29]
 800e7b2:	e024      	b.n	800e7fe <dir_find+0x226>
				}
			} else {					/* An SFN entry is found */
				if (ord == 0 && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800e7b4:	7f7b      	ldrb	r3, [r7, #29]
 800e7b6:	2b00      	cmp	r3, #0
 800e7b8:	d109      	bne.n	800e7ce <dir_find+0x1f6>
 800e7ba:	687b      	ldr	r3, [r7, #4]
 800e7bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e7be:	4618      	mov	r0, r3
 800e7c0:	f7ff fbc5 	bl	800df4e <sum_sfn>
 800e7c4:	4603      	mov	r3, r0
 800e7c6:	461a      	mov	r2, r3
 800e7c8:	7f3b      	ldrb	r3, [r7, #28]
 800e7ca:	4293      	cmp	r3, r2
 800e7cc:	d024      	beq.n	800e818 <dir_find+0x240>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !memcmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	f893 304b 	ldrb.w	r3, [r3, #75]	; 0x4b
 800e7d4:	f003 0301 	and.w	r3, r3, #1
 800e7d8:	2b00      	cmp	r3, #0
 800e7da:	d10a      	bne.n	800e7f2 <dir_find+0x21a>
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800e7e0:	687b      	ldr	r3, [r7, #4]
 800e7e2:	3340      	adds	r3, #64	; 0x40
 800e7e4:	220b      	movs	r2, #11
 800e7e6:	4619      	mov	r1, r3
 800e7e8:	f008 ffa6 	bl	8017738 <memcmp>
 800e7ec:	4603      	mov	r3, r0
 800e7ee:	2b00      	cmp	r3, #0
 800e7f0:	d014      	beq.n	800e81c <dir_find+0x244>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800e7f2:	23ff      	movs	r3, #255	; 0xff
 800e7f4:	777b      	strb	r3, [r7, #29]
 800e7f6:	687b      	ldr	r3, [r7, #4]
 800e7f8:	f04f 32ff 	mov.w	r2, #4294967295
 800e7fc:	64da      	str	r2, [r3, #76]	; 0x4c
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !memcmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800e7fe:	2100      	movs	r1, #0
 800e800:	6878      	ldr	r0, [r7, #4]
 800e802:	f7ff f883 	bl	800d90c <dir_next>
 800e806:	4603      	mov	r3, r0
 800e808:	77fb      	strb	r3, [r7, #31]
	} while (res == FR_OK);
 800e80a:	7ffb      	ldrb	r3, [r7, #31]
 800e80c:	2b00      	cmp	r3, #0
 800e80e:	f43f af65 	beq.w	800e6dc <dir_find+0x104>
 800e812:	e004      	b.n	800e81e <dir_find+0x246>
		if (res != FR_OK) break;
 800e814:	bf00      	nop
 800e816:	e002      	b.n	800e81e <dir_find+0x246>
				if (ord == 0 && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800e818:	bf00      	nop
 800e81a:	e000      	b.n	800e81e <dir_find+0x246>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !memcmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800e81c:	bf00      	nop

	return res;
 800e81e:	7ffb      	ldrb	r3, [r7, #31]
}
 800e820:	4618      	mov	r0, r3
 800e822:	3724      	adds	r7, #36	; 0x24
 800e824:	46bd      	mov	sp, r7
 800e826:	bd90      	pop	{r4, r7, pc}

0800e828 <dir_register>:
/*-----------------------------------------------------------------------*/

static FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp						/* Target directory with object name to be created */
)
{
 800e828:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800e82c:	b0a0      	sub	sp, #128	; 0x80
 800e82e:	af00      	add	r7, sp, #0
 800e830:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800e832:	687b      	ldr	r3, [r7, #4]
 800e834:	681b      	ldr	r3, [r3, #0]
 800e836:	66fb      	str	r3, [r7, #108]	; 0x6c
#if FF_USE_LFN		/* LFN configuration */
	UINT n, len, n_ent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800e838:	687b      	ldr	r3, [r7, #4]
 800e83a:	f893 304b 	ldrb.w	r3, [r3, #75]	; 0x4b
 800e83e:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800e842:	2b00      	cmp	r3, #0
 800e844:	d001      	beq.n	800e84a <dir_register+0x22>
 800e846:	2306      	movs	r3, #6
 800e848:	e194      	b.n	800eb74 <dir_register+0x34c>
	for (len = 0; fs->lfnbuf[len]; len++) ;	/* Get lfn length */
 800e84a:	2300      	movs	r3, #0
 800e84c:	677b      	str	r3, [r7, #116]	; 0x74
 800e84e:	e002      	b.n	800e856 <dir_register+0x2e>
 800e850:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e852:	3301      	adds	r3, #1
 800e854:	677b      	str	r3, [r7, #116]	; 0x74
 800e856:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e858:	68da      	ldr	r2, [r3, #12]
 800e85a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e85c:	005b      	lsls	r3, r3, #1
 800e85e:	4413      	add	r3, r2
 800e860:	881b      	ldrh	r3, [r3, #0]
 800e862:	2b00      	cmp	r3, #0
 800e864:	d1f4      	bne.n	800e850 <dir_register+0x28>

#if FF_FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 800e866:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e868:	781b      	ldrb	r3, [r3, #0]
 800e86a:	2b04      	cmp	r3, #4
 800e86c:	f040 80a6 	bne.w	800e9bc <dir_register+0x194>
		n_ent = (len + 14) / 15 + 2;	/* Number of entries to allocate (85+C0+C1s) */
 800e870:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e872:	330e      	adds	r3, #14
 800e874:	4aa5      	ldr	r2, [pc, #660]	; (800eb0c <dir_register+0x2e4>)
 800e876:	fba2 2303 	umull	r2, r3, r2, r3
 800e87a:	08db      	lsrs	r3, r3, #3
 800e87c:	3302      	adds	r3, #2
 800e87e:	673b      	str	r3, [r7, #112]	; 0x70
		res = dir_alloc(dp, n_ent);		/* Allocate directory entries */
 800e880:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800e882:	6878      	ldr	r0, [r7, #4]
 800e884:	f7ff f8e7 	bl	800da56 <dir_alloc>
 800e888:	4603      	mov	r3, r0
 800e88a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
		if (res != FR_OK) return res;
 800e88e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800e892:	2b00      	cmp	r3, #0
 800e894:	d002      	beq.n	800e89c <dir_register+0x74>
 800e896:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800e89a:	e16b      	b.n	800eb74 <dir_register+0x34c>
		dp->blk_ofs = dp->dptr - SZDIRE * (n_ent - 1);	/* Set the allocated entry block offset */
 800e89c:	687b      	ldr	r3, [r7, #4]
 800e89e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e8a0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800e8a2:	3b01      	subs	r3, #1
 800e8a4:	015b      	lsls	r3, r3, #5
 800e8a6:	1ad2      	subs	r2, r2, r3
 800e8a8:	687b      	ldr	r3, [r7, #4]
 800e8aa:	64da      	str	r2, [r3, #76]	; 0x4c

		if (dp->obj.stat & 4) {			/* Has the directory been stretched by new allocation? */
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	79db      	ldrb	r3, [r3, #7]
 800e8b0:	f003 0304 	and.w	r3, r3, #4
 800e8b4:	2b00      	cmp	r3, #0
 800e8b6:	d077      	beq.n	800e9a8 <dir_register+0x180>
			dp->obj.stat &= ~4;
 800e8b8:	687b      	ldr	r3, [r7, #4]
 800e8ba:	79db      	ldrb	r3, [r3, #7]
 800e8bc:	f023 0304 	bic.w	r3, r3, #4
 800e8c0:	b2da      	uxtb	r2, r3
 800e8c2:	687b      	ldr	r3, [r7, #4]
 800e8c4:	71da      	strb	r2, [r3, #7]
			res = fill_first_frag(&dp->obj);	/* Fill the first fragment on the FAT if needed */
 800e8c6:	687b      	ldr	r3, [r7, #4]
 800e8c8:	4618      	mov	r0, r3
 800e8ca:	f7fe fc49 	bl	800d160 <fill_first_frag>
 800e8ce:	4603      	mov	r3, r0
 800e8d0:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
			if (res != FR_OK) return res;
 800e8d4:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800e8d8:	2b00      	cmp	r3, #0
 800e8da:	d002      	beq.n	800e8e2 <dir_register+0xba>
 800e8dc:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800e8e0:	e148      	b.n	800eb74 <dir_register+0x34c>
			res = fill_last_frag(&dp->obj, dp->clust, 0xFFFFFFFF);	/* Fill the last fragment on the FAT if needed */
 800e8e2:	6878      	ldr	r0, [r7, #4]
 800e8e4:	687b      	ldr	r3, [r7, #4]
 800e8e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e8e8:	f04f 32ff 	mov.w	r2, #4294967295
 800e8ec:	4619      	mov	r1, r3
 800e8ee:	f7fe fc66 	bl	800d1be <fill_last_frag>
 800e8f2:	4603      	mov	r3, r0
 800e8f4:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
			if (res != FR_OK) return res;
 800e8f8:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800e8fc:	2b00      	cmp	r3, #0
 800e8fe:	d002      	beq.n	800e906 <dir_register+0xde>
 800e900:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800e904:	e136      	b.n	800eb74 <dir_register+0x34c>
			if (dp->obj.sclust != 0) {		/* Is it a sub-directory? */
 800e906:	687b      	ldr	r3, [r7, #4]
 800e908:	689b      	ldr	r3, [r3, #8]
 800e90a:	2b00      	cmp	r3, #0
 800e90c:	d04c      	beq.n	800e9a8 <dir_register+0x180>
				DIR dj;

				res = load_obj_xdir(&dj, &dp->obj);	/* Load the object status */
 800e90e:	687a      	ldr	r2, [r7, #4]
 800e910:	f107 0308 	add.w	r3, r7, #8
 800e914:	4611      	mov	r1, r2
 800e916:	4618      	mov	r0, r3
 800e918:	f7ff fc93 	bl	800e242 <load_obj_xdir>
 800e91c:	4603      	mov	r3, r0
 800e91e:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
				if (res != FR_OK) return res;
 800e922:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800e926:	2b00      	cmp	r3, #0
 800e928:	d002      	beq.n	800e930 <dir_register+0x108>
 800e92a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800e92e:	e121      	b.n	800eb74 <dir_register+0x34c>
				dp->obj.objsize += (DWORD)fs->csize * SS(fs);		/* Increase the directory size by cluster size */
 800e930:	687b      	ldr	r3, [r7, #4]
 800e932:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800e936:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800e938:	8949      	ldrh	r1, [r1, #10]
 800e93a:	0249      	lsls	r1, r1, #9
 800e93c:	2000      	movs	r0, #0
 800e93e:	460c      	mov	r4, r1
 800e940:	4605      	mov	r5, r0
 800e942:	eb12 0804 	adds.w	r8, r2, r4
 800e946:	eb43 0905 	adc.w	r9, r3, r5
 800e94a:	687b      	ldr	r3, [r7, #4]
 800e94c:	e9c3 8904 	strd	r8, r9, [r3, #16]
				st_qword(fs->dirbuf + XDIR_FileSize, dp->obj.objsize);
 800e950:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e952:	691b      	ldr	r3, [r3, #16]
 800e954:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800e958:	687b      	ldr	r3, [r7, #4]
 800e95a:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800e95e:	4608      	mov	r0, r1
 800e960:	f7fd febb 	bl	800c6da <st_qword>
				st_qword(fs->dirbuf + XDIR_ValidFileSize, dp->obj.objsize);
 800e964:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e966:	691b      	ldr	r3, [r3, #16]
 800e968:	f103 0128 	add.w	r1, r3, #40	; 0x28
 800e96c:	687b      	ldr	r3, [r7, #4]
 800e96e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800e972:	4608      	mov	r0, r1
 800e974:	f7fd feb1 	bl	800c6da <st_qword>
				fs->dirbuf[XDIR_GenFlags] = dp->obj.stat | 1;		/* Update the allocation status */
 800e978:	687b      	ldr	r3, [r7, #4]
 800e97a:	79da      	ldrb	r2, [r3, #7]
 800e97c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e97e:	691b      	ldr	r3, [r3, #16]
 800e980:	3321      	adds	r3, #33	; 0x21
 800e982:	f042 0201 	orr.w	r2, r2, #1
 800e986:	b2d2      	uxtb	r2, r2
 800e988:	701a      	strb	r2, [r3, #0]
				res = store_xdir(&dj);				/* Store the object status */
 800e98a:	f107 0308 	add.w	r3, r7, #8
 800e98e:	4618      	mov	r0, r3
 800e990:	f7ff fc90 	bl	800e2b4 <store_xdir>
 800e994:	4603      	mov	r3, r0
 800e996:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
				if (res != FR_OK) return res;
 800e99a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800e99e:	2b00      	cmp	r3, #0
 800e9a0:	d002      	beq.n	800e9a8 <dir_register+0x180>
 800e9a2:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800e9a6:	e0e5      	b.n	800eb74 <dir_register+0x34c>
			}
		}

		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
 800e9a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e9aa:	691a      	ldr	r2, [r3, #16]
 800e9ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e9ae:	68db      	ldr	r3, [r3, #12]
 800e9b0:	4619      	mov	r1, r3
 800e9b2:	4610      	mov	r0, r2
 800e9b4:	f7ff fcd9 	bl	800e36a <create_xdir>
		return FR_OK;
 800e9b8:	2300      	movs	r3, #0
 800e9ba:	e0db      	b.n	800eb74 <dir_register+0x34c>
	}
#endif
	/* On the FAT/FAT32 volume */
	memcpy(sn, dp->fn, 12);
 800e9bc:	687b      	ldr	r3, [r7, #4]
 800e9be:	f103 0240 	add.w	r2, r3, #64	; 0x40
 800e9c2:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800e9c6:	6810      	ldr	r0, [r2, #0]
 800e9c8:	6851      	ldr	r1, [r2, #4]
 800e9ca:	6892      	ldr	r2, [r2, #8]
 800e9cc:	c307      	stmia	r3!, {r0, r1, r2}
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800e9ce:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800e9d2:	f003 0301 	and.w	r3, r3, #1
 800e9d6:	2b00      	cmp	r3, #0
 800e9d8:	d033      	beq.n	800ea42 <dir_register+0x21a>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800e9da:	687b      	ldr	r3, [r7, #4]
 800e9dc:	2240      	movs	r2, #64	; 0x40
 800e9de:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
		for (n = 1; n < 100; n++) {
 800e9e2:	2301      	movs	r3, #1
 800e9e4:	67bb      	str	r3, [r7, #120]	; 0x78
 800e9e6:	e016      	b.n	800ea16 <dir_register+0x1ee>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800e9e8:	687b      	ldr	r3, [r7, #4]
 800e9ea:	f103 0040 	add.w	r0, r3, #64	; 0x40
 800e9ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e9f0:	68da      	ldr	r2, [r3, #12]
 800e9f2:	f107 015c 	add.w	r1, r7, #92	; 0x5c
 800e9f6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800e9f8:	f7ff fa04 	bl	800de04 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800e9fc:	6878      	ldr	r0, [r7, #4]
 800e9fe:	f7ff fdeb 	bl	800e5d8 <dir_find>
 800ea02:	4603      	mov	r3, r0
 800ea04:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
			if (res != FR_OK) break;
 800ea08:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800ea0c:	2b00      	cmp	r3, #0
 800ea0e:	d106      	bne.n	800ea1e <dir_register+0x1f6>
		for (n = 1; n < 100; n++) {
 800ea10:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ea12:	3301      	adds	r3, #1
 800ea14:	67bb      	str	r3, [r7, #120]	; 0x78
 800ea16:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ea18:	2b63      	cmp	r3, #99	; 0x63
 800ea1a:	d9e5      	bls.n	800e9e8 <dir_register+0x1c0>
 800ea1c:	e000      	b.n	800ea20 <dir_register+0x1f8>
			if (res != FR_OK) break;
 800ea1e:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800ea20:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ea22:	2b64      	cmp	r3, #100	; 0x64
 800ea24:	d101      	bne.n	800ea2a <dir_register+0x202>
 800ea26:	2307      	movs	r3, #7
 800ea28:	e0a4      	b.n	800eb74 <dir_register+0x34c>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800ea2a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800ea2e:	2b04      	cmp	r3, #4
 800ea30:	d002      	beq.n	800ea38 <dir_register+0x210>
 800ea32:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800ea36:	e09d      	b.n	800eb74 <dir_register+0x34c>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800ea38:	f897 2067 	ldrb.w	r2, [r7, #103]	; 0x67
 800ea3c:	687b      	ldr	r3, [r7, #4]
 800ea3e:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
	}

	/* Create an SFN with/without LFNs. */
	n_ent = (sn[NSFLAG] & NS_LFN) ? (len + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800ea42:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800ea46:	f003 0302 	and.w	r3, r3, #2
 800ea4a:	2b00      	cmp	r3, #0
 800ea4c:	d007      	beq.n	800ea5e <dir_register+0x236>
 800ea4e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ea50:	330c      	adds	r3, #12
 800ea52:	4a2f      	ldr	r2, [pc, #188]	; (800eb10 <dir_register+0x2e8>)
 800ea54:	fba2 2303 	umull	r2, r3, r2, r3
 800ea58:	089b      	lsrs	r3, r3, #2
 800ea5a:	3301      	adds	r3, #1
 800ea5c:	e000      	b.n	800ea60 <dir_register+0x238>
 800ea5e:	2301      	movs	r3, #1
 800ea60:	673b      	str	r3, [r7, #112]	; 0x70
	res = dir_alloc(dp, n_ent);		/* Allocate entries */
 800ea62:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800ea64:	6878      	ldr	r0, [r7, #4]
 800ea66:	f7fe fff6 	bl	800da56 <dir_alloc>
 800ea6a:	4603      	mov	r3, r0
 800ea6c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
	if (res == FR_OK && --n_ent) {	/* Set LFN entry if needed */
 800ea70:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800ea74:	2b00      	cmp	r3, #0
 800ea76:	d14e      	bne.n	800eb16 <dir_register+0x2ee>
 800ea78:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800ea7a:	3b01      	subs	r3, #1
 800ea7c:	673b      	str	r3, [r7, #112]	; 0x70
 800ea7e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800ea80:	2b00      	cmp	r3, #0
 800ea82:	d048      	beq.n	800eb16 <dir_register+0x2ee>
		res = dir_sdi(dp, dp->dptr - n_ent * SZDIRE);
 800ea84:	687b      	ldr	r3, [r7, #4]
 800ea86:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ea88:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800ea8a:	015b      	lsls	r3, r3, #5
 800ea8c:	1ad3      	subs	r3, r2, r3
 800ea8e:	4619      	mov	r1, r3
 800ea90:	6878      	ldr	r0, [r7, #4]
 800ea92:	f7fe feb5 	bl	800d800 <dir_sdi>
 800ea96:	4603      	mov	r3, r0
 800ea98:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
		if (res == FR_OK) {
 800ea9c:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800eaa0:	2b00      	cmp	r3, #0
 800eaa2:	d138      	bne.n	800eb16 <dir_register+0x2ee>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800eaa4:	687b      	ldr	r3, [r7, #4]
 800eaa6:	3340      	adds	r3, #64	; 0x40
 800eaa8:	4618      	mov	r0, r3
 800eaaa:	f7ff fa50 	bl	800df4e <sum_sfn>
 800eaae:	4603      	mov	r3, r0
 800eab0:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800eab4:	687b      	ldr	r3, [r7, #4]
 800eab6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eab8:	4619      	mov	r1, r3
 800eaba:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800eabc:	f7fd ff98 	bl	800c9f0 <move_window>
 800eac0:	4603      	mov	r3, r0
 800eac2:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
				if (res != FR_OK) break;
 800eac6:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800eaca:	2b00      	cmp	r3, #0
 800eacc:	d122      	bne.n	800eb14 <dir_register+0x2ec>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)n_ent, sum);
 800eace:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ead0:	68d8      	ldr	r0, [r3, #12]
 800ead2:	687b      	ldr	r3, [r7, #4]
 800ead4:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800ead6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800ead8:	b2da      	uxtb	r2, r3
 800eada:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800eade:	f7ff f929 	bl	800dd34 <put_lfn>
				fs->wflag = 1;
 800eae2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800eae4:	2201      	movs	r2, #1
 800eae6:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800eae8:	2100      	movs	r1, #0
 800eaea:	6878      	ldr	r0, [r7, #4]
 800eaec:	f7fe ff0e 	bl	800d90c <dir_next>
 800eaf0:	4603      	mov	r3, r0
 800eaf2:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
			} while (res == FR_OK && --n_ent);
 800eaf6:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800eafa:	2b00      	cmp	r3, #0
 800eafc:	d10b      	bne.n	800eb16 <dir_register+0x2ee>
 800eafe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800eb00:	3b01      	subs	r3, #1
 800eb02:	673b      	str	r3, [r7, #112]	; 0x70
 800eb04:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800eb06:	2b00      	cmp	r3, #0
 800eb08:	d1d4      	bne.n	800eab4 <dir_register+0x28c>
 800eb0a:	e004      	b.n	800eb16 <dir_register+0x2ee>
 800eb0c:	88888889 	.word	0x88888889
 800eb10:	4ec4ec4f 	.word	0x4ec4ec4f
				if (res != FR_OK) break;
 800eb14:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800eb16:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800eb1a:	2b00      	cmp	r3, #0
 800eb1c:	d128      	bne.n	800eb70 <dir_register+0x348>
		res = move_window(fs, dp->sect);
 800eb1e:	687b      	ldr	r3, [r7, #4]
 800eb20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eb22:	4619      	mov	r1, r3
 800eb24:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800eb26:	f7fd ff63 	bl	800c9f0 <move_window>
 800eb2a:	4603      	mov	r3, r0
 800eb2c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
		if (res == FR_OK) {
 800eb30:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800eb34:	2b00      	cmp	r3, #0
 800eb36:	d11b      	bne.n	800eb70 <dir_register+0x348>
			memset(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800eb38:	687b      	ldr	r3, [r7, #4]
 800eb3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800eb3c:	2220      	movs	r2, #32
 800eb3e:	2100      	movs	r1, #0
 800eb40:	4618      	mov	r0, r3
 800eb42:	f008 fe17 	bl	8017774 <memset>
			memcpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800eb46:	687b      	ldr	r3, [r7, #4]
 800eb48:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800eb4a:	687b      	ldr	r3, [r7, #4]
 800eb4c:	3340      	adds	r3, #64	; 0x40
 800eb4e:	220b      	movs	r2, #11
 800eb50:	4619      	mov	r1, r3
 800eb52:	f008 fe01 	bl	8017758 <memcpy>
#if FF_USE_LFN
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800eb56:	687b      	ldr	r3, [r7, #4]
 800eb58:	f893 204b 	ldrb.w	r2, [r3, #75]	; 0x4b
 800eb5c:	687b      	ldr	r3, [r7, #4]
 800eb5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800eb60:	330c      	adds	r3, #12
 800eb62:	f002 0218 	and.w	r2, r2, #24
 800eb66:	b2d2      	uxtb	r2, r2
 800eb68:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800eb6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800eb6c:	2201      	movs	r2, #1
 800eb6e:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800eb70:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 800eb74:	4618      	mov	r0, r3
 800eb76:	3780      	adds	r7, #128	; 0x80
 800eb78:	46bd      	mov	sp, r7
 800eb7a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800eb7e:	bf00      	nop

0800eb80 <get_fileinfo>:

static void get_fileinfo (
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno		/* Pointer to the file information to be filled */
)
{
 800eb80:	b5b0      	push	{r4, r5, r7, lr}
 800eb82:	b08a      	sub	sp, #40	; 0x28
 800eb84:	af00      	add	r7, sp, #0
 800eb86:	6078      	str	r0, [r7, #4]
 800eb88:	6039      	str	r1, [r7, #0]
	UINT si, di;
#if FF_USE_LFN
	BYTE lcf;
	WCHAR wc, hs;
	FATFS *fs = dp->obj.fs;
 800eb8a:	687b      	ldr	r3, [r7, #4]
 800eb8c:	681b      	ldr	r3, [r3, #0]
 800eb8e:	613b      	str	r3, [r7, #16]
#else
	TCHAR c;
#endif


	fno->fname[0] = 0;			/* Invaidate file info */
 800eb90:	683b      	ldr	r3, [r7, #0]
 800eb92:	2200      	movs	r2, #0
 800eb94:	769a      	strb	r2, [r3, #26]
	if (dp->sect == 0) return;	/* Exit if read pointer has reached end of directory */
 800eb96:	687b      	ldr	r3, [r7, #4]
 800eb98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eb9a:	2b00      	cmp	r3, #0
 800eb9c:	f000 81b5 	beq.w	800ef0a <get_fileinfo+0x38a>

#if FF_USE_LFN		/* LFN configuration */
#if FF_FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {	/* exFAT volume */
 800eba0:	693b      	ldr	r3, [r7, #16]
 800eba2:	781b      	ldrb	r3, [r3, #0]
 800eba4:	2b04      	cmp	r3, #4
 800eba6:	f040 80a6 	bne.w	800ecf6 <get_fileinfo+0x176>
		UINT nc = 0;
 800ebaa:	2300      	movs	r3, #0
 800ebac:	617b      	str	r3, [r7, #20]

		si = SZDIRE * 2; di = 0;	/* 1st C1 entry in the entry block */
 800ebae:	2340      	movs	r3, #64	; 0x40
 800ebb0:	627b      	str	r3, [r7, #36]	; 0x24
 800ebb2:	2300      	movs	r3, #0
 800ebb4:	623b      	str	r3, [r7, #32]
		hs = 0;
 800ebb6:	2300      	movs	r3, #0
 800ebb8:	837b      	strh	r3, [r7, #26]
		while (nc < fs->dirbuf[XDIR_NumName]) {
 800ebba:	e048      	b.n	800ec4e <get_fileinfo+0xce>
			if (si >= MAXDIRB(FF_MAX_LFN)) { di = 0; break; }	/* Truncated directory block? */
 800ebbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ebbe:	f5b3 7f18 	cmp.w	r3, #608	; 0x260
 800ebc2:	d302      	bcc.n	800ebca <get_fileinfo+0x4a>
 800ebc4:	2300      	movs	r3, #0
 800ebc6:	623b      	str	r3, [r7, #32]
 800ebc8:	e049      	b.n	800ec5e <get_fileinfo+0xde>
			if ((si % SZDIRE) == 0) si += 2;		/* Skip entry type field */
 800ebca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ebcc:	f003 031f 	and.w	r3, r3, #31
 800ebd0:	2b00      	cmp	r3, #0
 800ebd2:	d102      	bne.n	800ebda <get_fileinfo+0x5a>
 800ebd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ebd6:	3302      	adds	r3, #2
 800ebd8:	627b      	str	r3, [r7, #36]	; 0x24
			wc = ld_word(fs->dirbuf + si); si += 2; nc++;	/* Get a character */
 800ebda:	693b      	ldr	r3, [r7, #16]
 800ebdc:	691a      	ldr	r2, [r3, #16]
 800ebde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ebe0:	4413      	add	r3, r2
 800ebe2:	4618      	mov	r0, r3
 800ebe4:	f7fd fc1c 	bl	800c420 <ld_word>
 800ebe8:	4603      	mov	r3, r0
 800ebea:	83bb      	strh	r3, [r7, #28]
 800ebec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ebee:	3302      	adds	r3, #2
 800ebf0:	627b      	str	r3, [r7, #36]	; 0x24
 800ebf2:	697b      	ldr	r3, [r7, #20]
 800ebf4:	3301      	adds	r3, #1
 800ebf6:	617b      	str	r3, [r7, #20]
			if (hs == 0 && IsSurrogate(wc)) {		/* Is it a surrogate? */
 800ebf8:	8b7b      	ldrh	r3, [r7, #26]
 800ebfa:	2b00      	cmp	r3, #0
 800ebfc:	d10a      	bne.n	800ec14 <get_fileinfo+0x94>
 800ebfe:	8bbb      	ldrh	r3, [r7, #28]
 800ec00:	f5b3 4f58 	cmp.w	r3, #55296	; 0xd800
 800ec04:	d306      	bcc.n	800ec14 <get_fileinfo+0x94>
 800ec06:	8bbb      	ldrh	r3, [r7, #28]
 800ec08:	f5b3 4f60 	cmp.w	r3, #57344	; 0xe000
 800ec0c:	d202      	bcs.n	800ec14 <get_fileinfo+0x94>
				hs = wc; continue;					/* Get low surrogate */
 800ec0e:	8bbb      	ldrh	r3, [r7, #28]
 800ec10:	837b      	strh	r3, [r7, #26]
 800ec12:	e01c      	b.n	800ec4e <get_fileinfo+0xce>
			}
			nw = put_utf((DWORD)hs << 16 | wc, &fno->fname[di], FF_LFN_BUF - di);	/* Store it in API encoding */
 800ec14:	8b7b      	ldrh	r3, [r7, #26]
 800ec16:	041a      	lsls	r2, r3, #16
 800ec18:	8bbb      	ldrh	r3, [r7, #28]
 800ec1a:	ea42 0003 	orr.w	r0, r2, r3
 800ec1e:	6a3b      	ldr	r3, [r7, #32]
 800ec20:	3318      	adds	r3, #24
 800ec22:	683a      	ldr	r2, [r7, #0]
 800ec24:	4413      	add	r3, r2
 800ec26:	1c99      	adds	r1, r3, #2
 800ec28:	6a3b      	ldr	r3, [r7, #32]
 800ec2a:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 800ec2e:	461a      	mov	r2, r3
 800ec30:	f7fd fe6a 	bl	800c908 <put_utf>
 800ec34:	60f8      	str	r0, [r7, #12]
			if (nw == 0) { di = 0; break; }			/* Buffer overflow or wrong char? */
 800ec36:	68fb      	ldr	r3, [r7, #12]
 800ec38:	2b00      	cmp	r3, #0
 800ec3a:	d102      	bne.n	800ec42 <get_fileinfo+0xc2>
 800ec3c:	2300      	movs	r3, #0
 800ec3e:	623b      	str	r3, [r7, #32]
 800ec40:	e00d      	b.n	800ec5e <get_fileinfo+0xde>
			di += nw;
 800ec42:	6a3a      	ldr	r2, [r7, #32]
 800ec44:	68fb      	ldr	r3, [r7, #12]
 800ec46:	4413      	add	r3, r2
 800ec48:	623b      	str	r3, [r7, #32]
			hs = 0;
 800ec4a:	2300      	movs	r3, #0
 800ec4c:	837b      	strh	r3, [r7, #26]
		while (nc < fs->dirbuf[XDIR_NumName]) {
 800ec4e:	693b      	ldr	r3, [r7, #16]
 800ec50:	691b      	ldr	r3, [r3, #16]
 800ec52:	3323      	adds	r3, #35	; 0x23
 800ec54:	781b      	ldrb	r3, [r3, #0]
 800ec56:	461a      	mov	r2, r3
 800ec58:	697b      	ldr	r3, [r7, #20]
 800ec5a:	4293      	cmp	r3, r2
 800ec5c:	d3ae      	bcc.n	800ebbc <get_fileinfo+0x3c>
		}
		if (hs != 0) di = 0;					/* Broken surrogate pair? */
 800ec5e:	8b7b      	ldrh	r3, [r7, #26]
 800ec60:	2b00      	cmp	r3, #0
 800ec62:	d001      	beq.n	800ec68 <get_fileinfo+0xe8>
 800ec64:	2300      	movs	r3, #0
 800ec66:	623b      	str	r3, [r7, #32]
		if (di == 0) fno->fname[di++] = '?';	/* Inaccessible object name? */
 800ec68:	6a3b      	ldr	r3, [r7, #32]
 800ec6a:	2b00      	cmp	r3, #0
 800ec6c:	d106      	bne.n	800ec7c <get_fileinfo+0xfc>
 800ec6e:	6a3b      	ldr	r3, [r7, #32]
 800ec70:	1c5a      	adds	r2, r3, #1
 800ec72:	623a      	str	r2, [r7, #32]
 800ec74:	683a      	ldr	r2, [r7, #0]
 800ec76:	4413      	add	r3, r2
 800ec78:	223f      	movs	r2, #63	; 0x3f
 800ec7a:	769a      	strb	r2, [r3, #26]
		fno->fname[di] = 0;						/* Terminate the name */
 800ec7c:	683a      	ldr	r2, [r7, #0]
 800ec7e:	6a3b      	ldr	r3, [r7, #32]
 800ec80:	4413      	add	r3, r2
 800ec82:	331a      	adds	r3, #26
 800ec84:	2200      	movs	r2, #0
 800ec86:	701a      	strb	r2, [r3, #0]
		fno->altname[0] = 0;					/* exFAT does not support SFN */
 800ec88:	683b      	ldr	r3, [r7, #0]
 800ec8a:	2200      	movs	r2, #0
 800ec8c:	735a      	strb	r2, [r3, #13]

		fno->fattrib = fs->dirbuf[XDIR_Attr] & AM_MASKX;		/* Attribute */
 800ec8e:	693b      	ldr	r3, [r7, #16]
 800ec90:	691b      	ldr	r3, [r3, #16]
 800ec92:	3304      	adds	r3, #4
 800ec94:	781b      	ldrb	r3, [r3, #0]
 800ec96:	f003 0337 	and.w	r3, r3, #55	; 0x37
 800ec9a:	b2da      	uxtb	r2, r3
 800ec9c:	683b      	ldr	r3, [r7, #0]
 800ec9e:	731a      	strb	r2, [r3, #12]
		fno->fsize = (fno->fattrib & AM_DIR) ? 0 : ld_qword(fs->dirbuf + XDIR_FileSize);	/* Size */
 800eca0:	683b      	ldr	r3, [r7, #0]
 800eca2:	7b1b      	ldrb	r3, [r3, #12]
 800eca4:	f003 0310 	and.w	r3, r3, #16
 800eca8:	2b00      	cmp	r3, #0
 800ecaa:	d108      	bne.n	800ecbe <get_fileinfo+0x13e>
 800ecac:	693b      	ldr	r3, [r7, #16]
 800ecae:	691b      	ldr	r3, [r3, #16]
 800ecb0:	3338      	adds	r3, #56	; 0x38
 800ecb2:	4618      	mov	r0, r3
 800ecb4:	f7fd fbef 	bl	800c496 <ld_qword>
 800ecb8:	4602      	mov	r2, r0
 800ecba:	460b      	mov	r3, r1
 800ecbc:	e003      	b.n	800ecc6 <get_fileinfo+0x146>
 800ecbe:	f04f 0200 	mov.w	r2, #0
 800ecc2:	f04f 0300 	mov.w	r3, #0
 800ecc6:	6839      	ldr	r1, [r7, #0]
 800ecc8:	e9c1 2300 	strd	r2, r3, [r1]
		fno->ftime = ld_word(fs->dirbuf + XDIR_ModTime + 0);	/* Time */
 800eccc:	693b      	ldr	r3, [r7, #16]
 800ecce:	691b      	ldr	r3, [r3, #16]
 800ecd0:	330c      	adds	r3, #12
 800ecd2:	4618      	mov	r0, r3
 800ecd4:	f7fd fba4 	bl	800c420 <ld_word>
 800ecd8:	4603      	mov	r3, r0
 800ecda:	461a      	mov	r2, r3
 800ecdc:	683b      	ldr	r3, [r7, #0]
 800ecde:	815a      	strh	r2, [r3, #10]
		fno->fdate = ld_word(fs->dirbuf + XDIR_ModTime + 2);	/* Date */
 800ece0:	693b      	ldr	r3, [r7, #16]
 800ece2:	691b      	ldr	r3, [r3, #16]
 800ece4:	330e      	adds	r3, #14
 800ece6:	4618      	mov	r0, r3
 800ece8:	f7fd fb9a 	bl	800c420 <ld_word>
 800ecec:	4603      	mov	r3, r0
 800ecee:	461a      	mov	r2, r3
 800ecf0:	683b      	ldr	r3, [r7, #0]
 800ecf2:	811a      	strh	r2, [r3, #8]
		return;
 800ecf4:	e10a      	b.n	800ef0c <get_fileinfo+0x38c>
	} else
#endif
	{	/* FAT/FAT32 volume */
		if (dp->blk_ofs != 0xFFFFFFFF) {	/* Get LFN if available */
 800ecf6:	687b      	ldr	r3, [r7, #4]
 800ecf8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ecfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ecfe:	d04d      	beq.n	800ed9c <get_fileinfo+0x21c>
			si = di = 0;
 800ed00:	2300      	movs	r3, #0
 800ed02:	623b      	str	r3, [r7, #32]
 800ed04:	6a3b      	ldr	r3, [r7, #32]
 800ed06:	627b      	str	r3, [r7, #36]	; 0x24
			hs = 0;
 800ed08:	2300      	movs	r3, #0
 800ed0a:	837b      	strh	r3, [r7, #26]
			while (fs->lfnbuf[si] != 0) {
 800ed0c:	e033      	b.n	800ed76 <get_fileinfo+0x1f6>
				wc = fs->lfnbuf[si++];		/* Get an LFN character (UTF-16) */
 800ed0e:	693b      	ldr	r3, [r7, #16]
 800ed10:	68da      	ldr	r2, [r3, #12]
 800ed12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ed14:	1c59      	adds	r1, r3, #1
 800ed16:	6279      	str	r1, [r7, #36]	; 0x24
 800ed18:	005b      	lsls	r3, r3, #1
 800ed1a:	4413      	add	r3, r2
 800ed1c:	881b      	ldrh	r3, [r3, #0]
 800ed1e:	83bb      	strh	r3, [r7, #28]
				if (hs == 0 && IsSurrogate(wc)) {	/* Is it a surrogate? */
 800ed20:	8b7b      	ldrh	r3, [r7, #26]
 800ed22:	2b00      	cmp	r3, #0
 800ed24:	d10a      	bne.n	800ed3c <get_fileinfo+0x1bc>
 800ed26:	8bbb      	ldrh	r3, [r7, #28]
 800ed28:	f5b3 4f58 	cmp.w	r3, #55296	; 0xd800
 800ed2c:	d306      	bcc.n	800ed3c <get_fileinfo+0x1bc>
 800ed2e:	8bbb      	ldrh	r3, [r7, #28]
 800ed30:	f5b3 4f60 	cmp.w	r3, #57344	; 0xe000
 800ed34:	d202      	bcs.n	800ed3c <get_fileinfo+0x1bc>
					hs = wc; continue;		/* Get low surrogate */
 800ed36:	8bbb      	ldrh	r3, [r7, #28]
 800ed38:	837b      	strh	r3, [r7, #26]
 800ed3a:	e01c      	b.n	800ed76 <get_fileinfo+0x1f6>
				}
				nw = put_utf((DWORD)hs << 16 | wc, &fno->fname[di], FF_LFN_BUF - di);	/* Store it in API encoding */
 800ed3c:	8b7b      	ldrh	r3, [r7, #26]
 800ed3e:	041a      	lsls	r2, r3, #16
 800ed40:	8bbb      	ldrh	r3, [r7, #28]
 800ed42:	ea42 0003 	orr.w	r0, r2, r3
 800ed46:	6a3b      	ldr	r3, [r7, #32]
 800ed48:	3318      	adds	r3, #24
 800ed4a:	683a      	ldr	r2, [r7, #0]
 800ed4c:	4413      	add	r3, r2
 800ed4e:	1c99      	adds	r1, r3, #2
 800ed50:	6a3b      	ldr	r3, [r7, #32]
 800ed52:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 800ed56:	461a      	mov	r2, r3
 800ed58:	f7fd fdd6 	bl	800c908 <put_utf>
 800ed5c:	60f8      	str	r0, [r7, #12]
				if (nw == 0) { di = 0; break; }	/* Buffer overflow or wrong char? */
 800ed5e:	68fb      	ldr	r3, [r7, #12]
 800ed60:	2b00      	cmp	r3, #0
 800ed62:	d102      	bne.n	800ed6a <get_fileinfo+0x1ea>
 800ed64:	2300      	movs	r3, #0
 800ed66:	623b      	str	r3, [r7, #32]
 800ed68:	e00d      	b.n	800ed86 <get_fileinfo+0x206>
				di += nw;
 800ed6a:	6a3a      	ldr	r2, [r7, #32]
 800ed6c:	68fb      	ldr	r3, [r7, #12]
 800ed6e:	4413      	add	r3, r2
 800ed70:	623b      	str	r3, [r7, #32]
				hs = 0;
 800ed72:	2300      	movs	r3, #0
 800ed74:	837b      	strh	r3, [r7, #26]
			while (fs->lfnbuf[si] != 0) {
 800ed76:	693b      	ldr	r3, [r7, #16]
 800ed78:	68da      	ldr	r2, [r3, #12]
 800ed7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ed7c:	005b      	lsls	r3, r3, #1
 800ed7e:	4413      	add	r3, r2
 800ed80:	881b      	ldrh	r3, [r3, #0]
 800ed82:	2b00      	cmp	r3, #0
 800ed84:	d1c3      	bne.n	800ed0e <get_fileinfo+0x18e>
			}
			if (hs != 0) di = 0;	/* Broken surrogate pair? */
 800ed86:	8b7b      	ldrh	r3, [r7, #26]
 800ed88:	2b00      	cmp	r3, #0
 800ed8a:	d001      	beq.n	800ed90 <get_fileinfo+0x210>
 800ed8c:	2300      	movs	r3, #0
 800ed8e:	623b      	str	r3, [r7, #32]
			fno->fname[di] = 0;		/* Terminate the LFN (null string means LFN is invalid) */
 800ed90:	683a      	ldr	r2, [r7, #0]
 800ed92:	6a3b      	ldr	r3, [r7, #32]
 800ed94:	4413      	add	r3, r2
 800ed96:	331a      	adds	r3, #26
 800ed98:	2200      	movs	r2, #0
 800ed9a:	701a      	strb	r2, [r3, #0]
		}
	}

	si = di = 0;
 800ed9c:	2300      	movs	r3, #0
 800ed9e:	623b      	str	r3, [r7, #32]
 800eda0:	6a3b      	ldr	r3, [r7, #32]
 800eda2:	627b      	str	r3, [r7, #36]	; 0x24
	while (si < 11) {		/* Get SFN from SFN entry */
 800eda4:	e026      	b.n	800edf4 <get_fileinfo+0x274>
		wc = dp->dir[si++];			/* Get a char */
 800eda6:	687b      	ldr	r3, [r7, #4]
 800eda8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800edaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800edac:	1c59      	adds	r1, r3, #1
 800edae:	6279      	str	r1, [r7, #36]	; 0x24
 800edb0:	4413      	add	r3, r2
 800edb2:	781b      	ldrb	r3, [r3, #0]
 800edb4:	83bb      	strh	r3, [r7, #28]
		if (wc == ' ') continue;	/* Skip padding spaces */
 800edb6:	8bbb      	ldrh	r3, [r7, #28]
 800edb8:	2b20      	cmp	r3, #32
 800edba:	d100      	bne.n	800edbe <get_fileinfo+0x23e>
 800edbc:	e01a      	b.n	800edf4 <get_fileinfo+0x274>
		if (wc == RDDEM) wc = DDEM;	/* Restore replaced DDEM character */
 800edbe:	8bbb      	ldrh	r3, [r7, #28]
 800edc0:	2b05      	cmp	r3, #5
 800edc2:	d101      	bne.n	800edc8 <get_fileinfo+0x248>
 800edc4:	23e5      	movs	r3, #229	; 0xe5
 800edc6:	83bb      	strh	r3, [r7, #28]
		if (si == 9 && di < FF_SFN_BUF) fno->altname[di++] = '.';	/* Insert a . if extension is exist */
 800edc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800edca:	2b09      	cmp	r3, #9
 800edcc:	d109      	bne.n	800ede2 <get_fileinfo+0x262>
 800edce:	6a3b      	ldr	r3, [r7, #32]
 800edd0:	2b0b      	cmp	r3, #11
 800edd2:	d806      	bhi.n	800ede2 <get_fileinfo+0x262>
 800edd4:	6a3b      	ldr	r3, [r7, #32]
 800edd6:	1c5a      	adds	r2, r3, #1
 800edd8:	623a      	str	r2, [r7, #32]
 800edda:	683a      	ldr	r2, [r7, #0]
 800eddc:	4413      	add	r3, r2
 800edde:	222e      	movs	r2, #46	; 0x2e
 800ede0:	735a      	strb	r2, [r3, #13]
		if (wc == 0) { di = 0; break; }		/* Wrong char in the current code page? */
		nw = put_utf(wc, &fno->altname[di], FF_SFN_BUF - di);	/* Store it in API encoding */
		if (nw == 0) { di = 0; break; }		/* Buffer overflow? */
		di += nw;
#else					/* ANSI/OEM output */
		fno->altname[di++] = (TCHAR)wc;	/* Store it without any conversion */
 800ede2:	6a3b      	ldr	r3, [r7, #32]
 800ede4:	1c5a      	adds	r2, r3, #1
 800ede6:	623a      	str	r2, [r7, #32]
 800ede8:	8bba      	ldrh	r2, [r7, #28]
 800edea:	b2d1      	uxtb	r1, r2
 800edec:	683a      	ldr	r2, [r7, #0]
 800edee:	4413      	add	r3, r2
 800edf0:	460a      	mov	r2, r1
 800edf2:	735a      	strb	r2, [r3, #13]
	while (si < 11) {		/* Get SFN from SFN entry */
 800edf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800edf6:	2b0a      	cmp	r3, #10
 800edf8:	d9d5      	bls.n	800eda6 <get_fileinfo+0x226>
#endif
	}
	fno->altname[di] = 0;	/* Terminate the SFN  (null string means SFN is invalid) */
 800edfa:	683a      	ldr	r2, [r7, #0]
 800edfc:	6a3b      	ldr	r3, [r7, #32]
 800edfe:	4413      	add	r3, r2
 800ee00:	330d      	adds	r3, #13
 800ee02:	2200      	movs	r2, #0
 800ee04:	701a      	strb	r2, [r3, #0]

	if (fno->fname[0] == 0) {	/* If LFN is invalid, altname[] needs to be copied to fname[] */
 800ee06:	683b      	ldr	r3, [r7, #0]
 800ee08:	7e9b      	ldrb	r3, [r3, #26]
 800ee0a:	2b00      	cmp	r3, #0
 800ee0c:	d152      	bne.n	800eeb4 <get_fileinfo+0x334>
		if (di == 0) {	/* If LFN and SFN both are invalid, this object is inaccesible */
 800ee0e:	6a3b      	ldr	r3, [r7, #32]
 800ee10:	2b00      	cmp	r3, #0
 800ee12:	d107      	bne.n	800ee24 <get_fileinfo+0x2a4>
			fno->fname[di++] = '?';
 800ee14:	6a3b      	ldr	r3, [r7, #32]
 800ee16:	1c5a      	adds	r2, r3, #1
 800ee18:	623a      	str	r2, [r7, #32]
 800ee1a:	683a      	ldr	r2, [r7, #0]
 800ee1c:	4413      	add	r3, r2
 800ee1e:	223f      	movs	r2, #63	; 0x3f
 800ee20:	769a      	strb	r2, [r3, #26]
 800ee22:	e038      	b.n	800ee96 <get_fileinfo+0x316>
		} else {
			for (si = di = 0, lcf = NS_BODY; fno->altname[si]; si++, di++) {	/* Copy altname[] to fname[] with case information */
 800ee24:	2300      	movs	r3, #0
 800ee26:	623b      	str	r3, [r7, #32]
 800ee28:	6a3b      	ldr	r3, [r7, #32]
 800ee2a:	627b      	str	r3, [r7, #36]	; 0x24
 800ee2c:	2308      	movs	r3, #8
 800ee2e:	77fb      	strb	r3, [r7, #31]
 800ee30:	e02a      	b.n	800ee88 <get_fileinfo+0x308>
				wc = (WCHAR)fno->altname[si];
 800ee32:	683a      	ldr	r2, [r7, #0]
 800ee34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee36:	4413      	add	r3, r2
 800ee38:	330d      	adds	r3, #13
 800ee3a:	781b      	ldrb	r3, [r3, #0]
 800ee3c:	83bb      	strh	r3, [r7, #28]
				if (wc == '.') lcf = NS_EXT;
 800ee3e:	8bbb      	ldrh	r3, [r7, #28]
 800ee40:	2b2e      	cmp	r3, #46	; 0x2e
 800ee42:	d101      	bne.n	800ee48 <get_fileinfo+0x2c8>
 800ee44:	2310      	movs	r3, #16
 800ee46:	77fb      	strb	r3, [r7, #31]
				if (IsUpper(wc) && (dp->dir[DIR_NTres] & lcf)) wc += 0x20;
 800ee48:	8bbb      	ldrh	r3, [r7, #28]
 800ee4a:	2b40      	cmp	r3, #64	; 0x40
 800ee4c:	d90e      	bls.n	800ee6c <get_fileinfo+0x2ec>
 800ee4e:	8bbb      	ldrh	r3, [r7, #28]
 800ee50:	2b5a      	cmp	r3, #90	; 0x5a
 800ee52:	d80b      	bhi.n	800ee6c <get_fileinfo+0x2ec>
 800ee54:	687b      	ldr	r3, [r7, #4]
 800ee56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ee58:	330c      	adds	r3, #12
 800ee5a:	781a      	ldrb	r2, [r3, #0]
 800ee5c:	7ffb      	ldrb	r3, [r7, #31]
 800ee5e:	4013      	ands	r3, r2
 800ee60:	b2db      	uxtb	r3, r3
 800ee62:	2b00      	cmp	r3, #0
 800ee64:	d002      	beq.n	800ee6c <get_fileinfo+0x2ec>
 800ee66:	8bbb      	ldrh	r3, [r7, #28]
 800ee68:	3320      	adds	r3, #32
 800ee6a:	83bb      	strh	r3, [r7, #28]
				fno->fname[di] = (TCHAR)wc;
 800ee6c:	8bbb      	ldrh	r3, [r7, #28]
 800ee6e:	b2d9      	uxtb	r1, r3
 800ee70:	683a      	ldr	r2, [r7, #0]
 800ee72:	6a3b      	ldr	r3, [r7, #32]
 800ee74:	4413      	add	r3, r2
 800ee76:	331a      	adds	r3, #26
 800ee78:	460a      	mov	r2, r1
 800ee7a:	701a      	strb	r2, [r3, #0]
			for (si = di = 0, lcf = NS_BODY; fno->altname[si]; si++, di++) {	/* Copy altname[] to fname[] with case information */
 800ee7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee7e:	3301      	adds	r3, #1
 800ee80:	627b      	str	r3, [r7, #36]	; 0x24
 800ee82:	6a3b      	ldr	r3, [r7, #32]
 800ee84:	3301      	adds	r3, #1
 800ee86:	623b      	str	r3, [r7, #32]
 800ee88:	683a      	ldr	r2, [r7, #0]
 800ee8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee8c:	4413      	add	r3, r2
 800ee8e:	330d      	adds	r3, #13
 800ee90:	781b      	ldrb	r3, [r3, #0]
 800ee92:	2b00      	cmp	r3, #0
 800ee94:	d1cd      	bne.n	800ee32 <get_fileinfo+0x2b2>
			}
		}
		fno->fname[di] = 0;	/* Terminate the LFN */
 800ee96:	683a      	ldr	r2, [r7, #0]
 800ee98:	6a3b      	ldr	r3, [r7, #32]
 800ee9a:	4413      	add	r3, r2
 800ee9c:	331a      	adds	r3, #26
 800ee9e:	2200      	movs	r2, #0
 800eea0:	701a      	strb	r2, [r3, #0]
		if (!dp->dir[DIR_NTres]) fno->altname[0] = 0;	/* Altname is not needed if neither LFN nor case info is exist. */
 800eea2:	687b      	ldr	r3, [r7, #4]
 800eea4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800eea6:	330c      	adds	r3, #12
 800eea8:	781b      	ldrb	r3, [r3, #0]
 800eeaa:	2b00      	cmp	r3, #0
 800eeac:	d102      	bne.n	800eeb4 <get_fileinfo+0x334>
 800eeae:	683b      	ldr	r3, [r7, #0]
 800eeb0:	2200      	movs	r2, #0
 800eeb2:	735a      	strb	r2, [r3, #13]
		fno->fname[di++] = c;
	}
	fno->fname[di] = 0;		/* Terminate the SFN */
#endif

	fno->fattrib = dp->dir[DIR_Attr] & AM_MASK;			/* Attribute */
 800eeb4:	687b      	ldr	r3, [r7, #4]
 800eeb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800eeb8:	330b      	adds	r3, #11
 800eeba:	781b      	ldrb	r3, [r3, #0]
 800eebc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800eec0:	b2da      	uxtb	r2, r3
 800eec2:	683b      	ldr	r3, [r7, #0]
 800eec4:	731a      	strb	r2, [r3, #12]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);		/* Size */
 800eec6:	687b      	ldr	r3, [r7, #4]
 800eec8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800eeca:	331c      	adds	r3, #28
 800eecc:	4618      	mov	r0, r3
 800eece:	f7fd fabf 	bl	800c450 <ld_dword>
 800eed2:	4603      	mov	r3, r0
 800eed4:	2200      	movs	r2, #0
 800eed6:	461c      	mov	r4, r3
 800eed8:	4615      	mov	r5, r2
 800eeda:	683b      	ldr	r3, [r7, #0]
 800eedc:	e9c3 4500 	strd	r4, r5, [r3]
	fno->ftime = ld_word(dp->dir + DIR_ModTime + 0);	/* Time */
 800eee0:	687b      	ldr	r3, [r7, #4]
 800eee2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800eee4:	3316      	adds	r3, #22
 800eee6:	4618      	mov	r0, r3
 800eee8:	f7fd fa9a 	bl	800c420 <ld_word>
 800eeec:	4603      	mov	r3, r0
 800eeee:	461a      	mov	r2, r3
 800eef0:	683b      	ldr	r3, [r7, #0]
 800eef2:	815a      	strh	r2, [r3, #10]
	fno->fdate = ld_word(dp->dir + DIR_ModTime + 2);	/* Date */
 800eef4:	687b      	ldr	r3, [r7, #4]
 800eef6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800eef8:	3318      	adds	r3, #24
 800eefa:	4618      	mov	r0, r3
 800eefc:	f7fd fa90 	bl	800c420 <ld_word>
 800ef00:	4603      	mov	r3, r0
 800ef02:	461a      	mov	r2, r3
 800ef04:	683b      	ldr	r3, [r7, #0]
 800ef06:	811a      	strh	r2, [r3, #8]
 800ef08:	e000      	b.n	800ef0c <get_fileinfo+0x38c>
	if (dp->sect == 0) return;	/* Exit if read pointer has reached end of directory */
 800ef0a:	bf00      	nop
}
 800ef0c:	3728      	adds	r7, #40	; 0x28
 800ef0e:	46bd      	mov	sp, r7
 800ef10:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800ef14 <create_name>:

static FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,					/* Pointer to the directory object */
	const TCHAR** path			/* Pointer to pointer to the segment in the path string */
)
{
 800ef14:	b580      	push	{r7, lr}
 800ef16:	b08a      	sub	sp, #40	; 0x28
 800ef18:	af00      	add	r7, sp, #0
 800ef1a:	6078      	str	r0, [r7, #4]
 800ef1c:	6039      	str	r1, [r7, #0]
	UINT i, ni, si, di;
	const TCHAR *p;


	/* Create LFN into LFN working buffer */
	p = *path; lfn = dp->obj.fs->lfnbuf; di = 0;
 800ef1e:	683b      	ldr	r3, [r7, #0]
 800ef20:	681b      	ldr	r3, [r3, #0]
 800ef22:	60bb      	str	r3, [r7, #8]
 800ef24:	687b      	ldr	r3, [r7, #4]
 800ef26:	681b      	ldr	r3, [r3, #0]
 800ef28:	68db      	ldr	r3, [r3, #12]
 800ef2a:	613b      	str	r3, [r7, #16]
 800ef2c:	2300      	movs	r3, #0
 800ef2e:	617b      	str	r3, [r7, #20]
	for (;;) {
		uc = tchar2uni(&p);			/* Get a character */
 800ef30:	f107 0308 	add.w	r3, r7, #8
 800ef34:	4618      	mov	r0, r3
 800ef36:	f7fd fca2 	bl	800c87e <tchar2uni>
 800ef3a:	60f8      	str	r0, [r7, #12]
		if (uc == 0xFFFFFFFF) return FR_INVALID_NAME;		/* Invalid code or UTF decode error */
 800ef3c:	68fb      	ldr	r3, [r7, #12]
 800ef3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ef42:	d101      	bne.n	800ef48 <create_name+0x34>
 800ef44:	2306      	movs	r3, #6
 800ef46:	e1b5      	b.n	800f2b4 <create_name+0x3a0>
		if (uc >= 0x10000) lfn[di++] = (WCHAR)(uc >> 16);	/* Store high surrogate if needed */
 800ef48:	68fb      	ldr	r3, [r7, #12]
 800ef4a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ef4e:	d309      	bcc.n	800ef64 <create_name+0x50>
 800ef50:	68fb      	ldr	r3, [r7, #12]
 800ef52:	0c19      	lsrs	r1, r3, #16
 800ef54:	697b      	ldr	r3, [r7, #20]
 800ef56:	1c5a      	adds	r2, r3, #1
 800ef58:	617a      	str	r2, [r7, #20]
 800ef5a:	005b      	lsls	r3, r3, #1
 800ef5c:	693a      	ldr	r2, [r7, #16]
 800ef5e:	4413      	add	r3, r2
 800ef60:	b28a      	uxth	r2, r1
 800ef62:	801a      	strh	r2, [r3, #0]
		wc = (WCHAR)uc;
 800ef64:	68fb      	ldr	r3, [r7, #12]
 800ef66:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (wc < ' ' || IsSeparator(wc)) break;	/* Break if end of the path or a separator is found */
 800ef68:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ef6a:	2b1f      	cmp	r3, #31
 800ef6c:	d920      	bls.n	800efb0 <create_name+0x9c>
 800ef6e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ef70:	2b2f      	cmp	r3, #47	; 0x2f
 800ef72:	d01d      	beq.n	800efb0 <create_name+0x9c>
 800ef74:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ef76:	2b5c      	cmp	r3, #92	; 0x5c
 800ef78:	d01a      	beq.n	800efb0 <create_name+0x9c>
		if (wc < 0x80 && strchr("*:<>|\"\?\x7F", (int)wc)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800ef7a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ef7c:	2b7f      	cmp	r3, #127	; 0x7f
 800ef7e:	d809      	bhi.n	800ef94 <create_name+0x80>
 800ef80:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ef82:	4619      	mov	r1, r3
 800ef84:	4891      	ldr	r0, [pc, #580]	; (800f1cc <create_name+0x2b8>)
 800ef86:	f009 fda9 	bl	8018adc <strchr>
 800ef8a:	4603      	mov	r3, r0
 800ef8c:	2b00      	cmp	r3, #0
 800ef8e:	d001      	beq.n	800ef94 <create_name+0x80>
 800ef90:	2306      	movs	r3, #6
 800ef92:	e18f      	b.n	800f2b4 <create_name+0x3a0>
		if (di >= FF_MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800ef94:	697b      	ldr	r3, [r7, #20]
 800ef96:	2bfe      	cmp	r3, #254	; 0xfe
 800ef98:	d901      	bls.n	800ef9e <create_name+0x8a>
 800ef9a:	2306      	movs	r3, #6
 800ef9c:	e18a      	b.n	800f2b4 <create_name+0x3a0>
		lfn[di++] = wc;				/* Store the Unicode character */
 800ef9e:	697b      	ldr	r3, [r7, #20]
 800efa0:	1c5a      	adds	r2, r3, #1
 800efa2:	617a      	str	r2, [r7, #20]
 800efa4:	005b      	lsls	r3, r3, #1
 800efa6:	693a      	ldr	r2, [r7, #16]
 800efa8:	4413      	add	r3, r2
 800efaa:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800efac:	801a      	strh	r2, [r3, #0]
		uc = tchar2uni(&p);			/* Get a character */
 800efae:	e7bf      	b.n	800ef30 <create_name+0x1c>
	}
	if (wc < ' ') {				/* Stopped at end of the path? */
 800efb0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800efb2:	2b1f      	cmp	r3, #31
 800efb4:	d806      	bhi.n	800efc4 <create_name+0xb0>
		cf = NS_LAST;			/* Last segment */
 800efb6:	2304      	movs	r3, #4
 800efb8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800efbc:	e014      	b.n	800efe8 <create_name+0xd4>
	} else {					/* Stopped at a separator */
		while (IsSeparator(*p)) p++;	/* Skip duplicated separators if exist */
 800efbe:	68bb      	ldr	r3, [r7, #8]
 800efc0:	3301      	adds	r3, #1
 800efc2:	60bb      	str	r3, [r7, #8]
 800efc4:	68bb      	ldr	r3, [r7, #8]
 800efc6:	781b      	ldrb	r3, [r3, #0]
 800efc8:	2b2f      	cmp	r3, #47	; 0x2f
 800efca:	d0f8      	beq.n	800efbe <create_name+0xaa>
 800efcc:	68bb      	ldr	r3, [r7, #8]
 800efce:	781b      	ldrb	r3, [r3, #0]
 800efd0:	2b5c      	cmp	r3, #92	; 0x5c
 800efd2:	d0f4      	beq.n	800efbe <create_name+0xaa>
		cf = 0;					/* Next segment may follow */
 800efd4:	2300      	movs	r3, #0
 800efd6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		if (IsTerminator(*p)) cf = NS_LAST;	/* Ignore terminating separator */
 800efda:	68bb      	ldr	r3, [r7, #8]
 800efdc:	781b      	ldrb	r3, [r3, #0]
 800efde:	2b1f      	cmp	r3, #31
 800efe0:	d802      	bhi.n	800efe8 <create_name+0xd4>
 800efe2:	2304      	movs	r3, #4
 800efe4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	}
	*path = p;					/* Return pointer to the next segment */
 800efe8:	68ba      	ldr	r2, [r7, #8]
 800efea:	683b      	ldr	r3, [r7, #0]
 800efec:	601a      	str	r2, [r3, #0]
		}
		dp->fn[i] = cf | NS_DOT;	/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {					/* Snip off trailing spaces and dots if exist */
 800efee:	e011      	b.n	800f014 <create_name+0x100>
		wc = lfn[di - 1];
 800eff0:	697b      	ldr	r3, [r7, #20]
 800eff2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800eff6:	3b01      	subs	r3, #1
 800eff8:	005b      	lsls	r3, r3, #1
 800effa:	693a      	ldr	r2, [r7, #16]
 800effc:	4413      	add	r3, r2
 800effe:	881b      	ldrh	r3, [r3, #0]
 800f000:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (wc != ' ' && wc != '.') break;
 800f002:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f004:	2b20      	cmp	r3, #32
 800f006:	d002      	beq.n	800f00e <create_name+0xfa>
 800f008:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f00a:	2b2e      	cmp	r3, #46	; 0x2e
 800f00c:	d106      	bne.n	800f01c <create_name+0x108>
		di--;
 800f00e:	697b      	ldr	r3, [r7, #20]
 800f010:	3b01      	subs	r3, #1
 800f012:	617b      	str	r3, [r7, #20]
	while (di) {					/* Snip off trailing spaces and dots if exist */
 800f014:	697b      	ldr	r3, [r7, #20]
 800f016:	2b00      	cmp	r3, #0
 800f018:	d1ea      	bne.n	800eff0 <create_name+0xdc>
 800f01a:	e000      	b.n	800f01e <create_name+0x10a>
		if (wc != ' ' && wc != '.') break;
 800f01c:	bf00      	nop
	}
	lfn[di] = 0;							/* LFN is created into the working buffer */
 800f01e:	697b      	ldr	r3, [r7, #20]
 800f020:	005b      	lsls	r3, r3, #1
 800f022:	693a      	ldr	r2, [r7, #16]
 800f024:	4413      	add	r3, r2
 800f026:	2200      	movs	r2, #0
 800f028:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject null name */
 800f02a:	697b      	ldr	r3, [r7, #20]
 800f02c:	2b00      	cmp	r3, #0
 800f02e:	d101      	bne.n	800f034 <create_name+0x120>
 800f030:	2306      	movs	r3, #6
 800f032:	e13f      	b.n	800f2b4 <create_name+0x3a0>

	/* Create SFN in directory form */
	for (si = 0; lfn[si] == ' '; si++) ;	/* Remove leading spaces */
 800f034:	2300      	movs	r3, #0
 800f036:	61bb      	str	r3, [r7, #24]
 800f038:	e002      	b.n	800f040 <create_name+0x12c>
 800f03a:	69bb      	ldr	r3, [r7, #24]
 800f03c:	3301      	adds	r3, #1
 800f03e:	61bb      	str	r3, [r7, #24]
 800f040:	69bb      	ldr	r3, [r7, #24]
 800f042:	005b      	lsls	r3, r3, #1
 800f044:	693a      	ldr	r2, [r7, #16]
 800f046:	4413      	add	r3, r2
 800f048:	881b      	ldrh	r3, [r3, #0]
 800f04a:	2b20      	cmp	r3, #32
 800f04c:	d0f5      	beq.n	800f03a <create_name+0x126>
	if (si > 0 || lfn[si] == '.') cf |= NS_LOSS | NS_LFN;	/* Is there any leading space or dot? */
 800f04e:	69bb      	ldr	r3, [r7, #24]
 800f050:	2b00      	cmp	r3, #0
 800f052:	d106      	bne.n	800f062 <create_name+0x14e>
 800f054:	69bb      	ldr	r3, [r7, #24]
 800f056:	005b      	lsls	r3, r3, #1
 800f058:	693a      	ldr	r2, [r7, #16]
 800f05a:	4413      	add	r3, r2
 800f05c:	881b      	ldrh	r3, [r3, #0]
 800f05e:	2b2e      	cmp	r3, #46	; 0x2e
 800f060:	d109      	bne.n	800f076 <create_name+0x162>
 800f062:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f066:	f043 0303 	orr.w	r3, r3, #3
 800f06a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	while (di > 0 && lfn[di - 1] != '.') di--;	/* Find last dot (di<=si: no extension) */
 800f06e:	e002      	b.n	800f076 <create_name+0x162>
 800f070:	697b      	ldr	r3, [r7, #20]
 800f072:	3b01      	subs	r3, #1
 800f074:	617b      	str	r3, [r7, #20]
 800f076:	697b      	ldr	r3, [r7, #20]
 800f078:	2b00      	cmp	r3, #0
 800f07a:	d009      	beq.n	800f090 <create_name+0x17c>
 800f07c:	697b      	ldr	r3, [r7, #20]
 800f07e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800f082:	3b01      	subs	r3, #1
 800f084:	005b      	lsls	r3, r3, #1
 800f086:	693a      	ldr	r2, [r7, #16]
 800f088:	4413      	add	r3, r2
 800f08a:	881b      	ldrh	r3, [r3, #0]
 800f08c:	2b2e      	cmp	r3, #46	; 0x2e
 800f08e:	d1ef      	bne.n	800f070 <create_name+0x15c>

	memset(dp->fn, ' ', 11);
 800f090:	687b      	ldr	r3, [r7, #4]
 800f092:	3340      	adds	r3, #64	; 0x40
 800f094:	220b      	movs	r2, #11
 800f096:	2120      	movs	r1, #32
 800f098:	4618      	mov	r0, r3
 800f09a:	f008 fb6b 	bl	8017774 <memset>
	i = b = 0; ni = 8;
 800f09e:	2300      	movs	r3, #0
 800f0a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800f0a4:	2300      	movs	r3, #0
 800f0a6:	623b      	str	r3, [r7, #32]
 800f0a8:	2308      	movs	r3, #8
 800f0aa:	61fb      	str	r3, [r7, #28]
	for (;;) {
		wc = lfn[si++];					/* Get an LFN character */
 800f0ac:	69bb      	ldr	r3, [r7, #24]
 800f0ae:	1c5a      	adds	r2, r3, #1
 800f0b0:	61ba      	str	r2, [r7, #24]
 800f0b2:	005b      	lsls	r3, r3, #1
 800f0b4:	693a      	ldr	r2, [r7, #16]
 800f0b6:	4413      	add	r3, r2
 800f0b8:	881b      	ldrh	r3, [r3, #0]
 800f0ba:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (wc == 0) break;				/* Break on end of the LFN */
 800f0bc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f0be:	2b00      	cmp	r3, #0
 800f0c0:	f000 80ae 	beq.w	800f220 <create_name+0x30c>
		if (wc == ' ' || (wc == '.' && si != di)) {	/* Remove embedded spaces and dots */
 800f0c4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f0c6:	2b20      	cmp	r3, #32
 800f0c8:	d006      	beq.n	800f0d8 <create_name+0x1c4>
 800f0ca:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f0cc:	2b2e      	cmp	r3, #46	; 0x2e
 800f0ce:	d10a      	bne.n	800f0e6 <create_name+0x1d2>
 800f0d0:	69ba      	ldr	r2, [r7, #24]
 800f0d2:	697b      	ldr	r3, [r7, #20]
 800f0d4:	429a      	cmp	r2, r3
 800f0d6:	d006      	beq.n	800f0e6 <create_name+0x1d2>
			cf |= NS_LOSS | NS_LFN;
 800f0d8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f0dc:	f043 0303 	orr.w	r3, r3, #3
 800f0e0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			continue;
 800f0e4:	e09b      	b.n	800f21e <create_name+0x30a>
		}

		if (i >= ni || si == di) {		/* End of field? */
 800f0e6:	6a3a      	ldr	r2, [r7, #32]
 800f0e8:	69fb      	ldr	r3, [r7, #28]
 800f0ea:	429a      	cmp	r2, r3
 800f0ec:	d203      	bcs.n	800f0f6 <create_name+0x1e2>
 800f0ee:	69ba      	ldr	r2, [r7, #24]
 800f0f0:	697b      	ldr	r3, [r7, #20]
 800f0f2:	429a      	cmp	r2, r3
 800f0f4:	d123      	bne.n	800f13e <create_name+0x22a>
			if (ni == 11) {				/* Name extension overflow? */
 800f0f6:	69fb      	ldr	r3, [r7, #28]
 800f0f8:	2b0b      	cmp	r3, #11
 800f0fa:	d106      	bne.n	800f10a <create_name+0x1f6>
				cf |= NS_LOSS | NS_LFN;
 800f0fc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f100:	f043 0303 	orr.w	r3, r3, #3
 800f104:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
				break;
 800f108:	e08d      	b.n	800f226 <create_name+0x312>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Name body overflow? */
 800f10a:	69ba      	ldr	r2, [r7, #24]
 800f10c:	697b      	ldr	r3, [r7, #20]
 800f10e:	429a      	cmp	r2, r3
 800f110:	d005      	beq.n	800f11e <create_name+0x20a>
 800f112:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f116:	f043 0303 	orr.w	r3, r3, #3
 800f11a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			if (si > di) break;						/* No name extension? */
 800f11e:	69ba      	ldr	r2, [r7, #24]
 800f120:	697b      	ldr	r3, [r7, #20]
 800f122:	429a      	cmp	r2, r3
 800f124:	d87e      	bhi.n	800f224 <create_name+0x310>
			si = di; i = 8; ni = 11; b <<= 2;		/* Enter name extension */
 800f126:	697b      	ldr	r3, [r7, #20]
 800f128:	61bb      	str	r3, [r7, #24]
 800f12a:	2308      	movs	r3, #8
 800f12c:	623b      	str	r3, [r7, #32]
 800f12e:	230b      	movs	r3, #11
 800f130:	61fb      	str	r3, [r7, #28]
 800f132:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f136:	009b      	lsls	r3, r3, #2
 800f138:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			continue;
 800f13c:	e06f      	b.n	800f21e <create_name+0x30a>
		}

		if (wc >= 0x80) {	/* Is this an extended character? */
 800f13e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f140:	2b7f      	cmp	r3, #127	; 0x7f
 800f142:	d911      	bls.n	800f168 <create_name+0x254>
			cf |= NS_LFN;	/* LFN entry needs to be created */
 800f144:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f148:	f043 0302 	orr.w	r3, r3, #2
 800f14c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
			}
#elif FF_CODE_PAGE < 900	/* In SBCS cfg */
			wc = ff_uni2oem(wc, CODEPAGE);			/* Unicode ==> ANSI/OEM code */
			if (wc & 0x80) wc = ExCvt[wc & 0x7F];	/* Convert extended character to upper (SBCS) */
#else						/* In DBCS cfg */
			wc = ff_uni2oem(ff_wtoupper(wc), CODEPAGE);	/* Unicode ==> Up-convert ==> ANSI/OEM code */
 800f150:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f152:	4618      	mov	r0, r3
 800f154:	f001 ff3a 	bl	8010fcc <ff_wtoupper>
 800f158:	4603      	mov	r3, r0
 800f15a:	f44f 716a 	mov.w	r1, #936	; 0x3a8
 800f15e:	4618      	mov	r0, r3
 800f160:	f001 fe80 	bl	8010e64 <ff_uni2oem>
 800f164:	4603      	mov	r3, r0
 800f166:	84bb      	strh	r3, [r7, #36]	; 0x24
#endif
		}

		if (wc >= 0x100) {				/* Is this a DBC? */
 800f168:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f16a:	2bff      	cmp	r3, #255	; 0xff
 800f16c:	d91a      	bls.n	800f1a4 <create_name+0x290>
			if (i >= ni - 1) {			/* Field overflow? */
 800f16e:	69fb      	ldr	r3, [r7, #28]
 800f170:	3b01      	subs	r3, #1
 800f172:	6a3a      	ldr	r2, [r7, #32]
 800f174:	429a      	cmp	r2, r3
 800f176:	d308      	bcc.n	800f18a <create_name+0x276>
				cf |= NS_LOSS | NS_LFN;
 800f178:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f17c:	f043 0303 	orr.w	r3, r3, #3
 800f180:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
				i = ni; continue;		/* Next field */
 800f184:	69fb      	ldr	r3, [r7, #28]
 800f186:	623b      	str	r3, [r7, #32]
 800f188:	e049      	b.n	800f21e <create_name+0x30a>
			}
			dp->fn[i++] = (BYTE)(wc >> 8);	/* Put 1st byte */
 800f18a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f18c:	0a1b      	lsrs	r3, r3, #8
 800f18e:	b299      	uxth	r1, r3
 800f190:	6a3b      	ldr	r3, [r7, #32]
 800f192:	1c5a      	adds	r2, r3, #1
 800f194:	623a      	str	r2, [r7, #32]
 800f196:	b2c9      	uxtb	r1, r1
 800f198:	687a      	ldr	r2, [r7, #4]
 800f19a:	4413      	add	r3, r2
 800f19c:	460a      	mov	r2, r1
 800f19e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800f1a2:	e032      	b.n	800f20a <create_name+0x2f6>
		} else {						/* SBC */
			if (wc == 0 || strchr("+,;=[]", (int)wc)) {	/* Replace illegal characters for SFN */
 800f1a4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f1a6:	2b00      	cmp	r3, #0
 800f1a8:	d007      	beq.n	800f1ba <create_name+0x2a6>
 800f1aa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f1ac:	4619      	mov	r1, r3
 800f1ae:	4808      	ldr	r0, [pc, #32]	; (800f1d0 <create_name+0x2bc>)
 800f1b0:	f009 fc94 	bl	8018adc <strchr>
 800f1b4:	4603      	mov	r3, r0
 800f1b6:	2b00      	cmp	r3, #0
 800f1b8:	d00c      	beq.n	800f1d4 <create_name+0x2c0>
				wc = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800f1ba:	235f      	movs	r3, #95	; 0x5f
 800f1bc:	84bb      	strh	r3, [r7, #36]	; 0x24
 800f1be:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f1c2:	f043 0303 	orr.w	r3, r3, #3
 800f1c6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800f1ca:	e01e      	b.n	800f20a <create_name+0x2f6>
 800f1cc:	0801cd48 	.word	0x0801cd48
 800f1d0:	0801cd54 	.word	0x0801cd54
			} else {
				if (IsUpper(wc)) {		/* ASCII upper case? */
 800f1d4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f1d6:	2b40      	cmp	r3, #64	; 0x40
 800f1d8:	d908      	bls.n	800f1ec <create_name+0x2d8>
 800f1da:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f1dc:	2b5a      	cmp	r3, #90	; 0x5a
 800f1de:	d805      	bhi.n	800f1ec <create_name+0x2d8>
					b |= 2;
 800f1e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f1e4:	f043 0302 	orr.w	r3, r3, #2
 800f1e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				}
				if (IsLower(wc)) {		/* ASCII lower case? */
 800f1ec:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f1ee:	2b60      	cmp	r3, #96	; 0x60
 800f1f0:	d90b      	bls.n	800f20a <create_name+0x2f6>
 800f1f2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f1f4:	2b7a      	cmp	r3, #122	; 0x7a
 800f1f6:	d808      	bhi.n	800f20a <create_name+0x2f6>
					b |= 1; wc -= 0x20;
 800f1f8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f1fc:	f043 0301 	orr.w	r3, r3, #1
 800f200:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800f204:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f206:	3b20      	subs	r3, #32
 800f208:	84bb      	strh	r3, [r7, #36]	; 0x24
				}
			}
		}
		dp->fn[i++] = (BYTE)wc;
 800f20a:	6a3b      	ldr	r3, [r7, #32]
 800f20c:	1c5a      	adds	r2, r3, #1
 800f20e:	623a      	str	r2, [r7, #32]
 800f210:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800f212:	b2d1      	uxtb	r1, r2
 800f214:	687a      	ldr	r2, [r7, #4]
 800f216:	4413      	add	r3, r2
 800f218:	460a      	mov	r2, r1
 800f21a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
		wc = lfn[si++];					/* Get an LFN character */
 800f21e:	e745      	b.n	800f0ac <create_name+0x198>
		if (wc == 0) break;				/* Break on end of the LFN */
 800f220:	bf00      	nop
 800f222:	e000      	b.n	800f226 <create_name+0x312>
			if (si > di) break;						/* No name extension? */
 800f224:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800f226:	687b      	ldr	r3, [r7, #4]
 800f228:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800f22c:	2be5      	cmp	r3, #229	; 0xe5
 800f22e:	d103      	bne.n	800f238 <create_name+0x324>
 800f230:	687b      	ldr	r3, [r7, #4]
 800f232:	2205      	movs	r2, #5
 800f234:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

	if (ni == 8) b <<= 2;				/* Shift capital flags if no extension */
 800f238:	69fb      	ldr	r3, [r7, #28]
 800f23a:	2b08      	cmp	r3, #8
 800f23c:	d104      	bne.n	800f248 <create_name+0x334>
 800f23e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f242:	009b      	lsls	r3, r3, #2
 800f244:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* LFN entry needs to be created if composite capitals */
 800f248:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f24c:	f003 030c 	and.w	r3, r3, #12
 800f250:	2b0c      	cmp	r3, #12
 800f252:	d005      	beq.n	800f260 <create_name+0x34c>
 800f254:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f258:	f003 0303 	and.w	r3, r3, #3
 800f25c:	2b03      	cmp	r3, #3
 800f25e:	d105      	bne.n	800f26c <create_name+0x358>
 800f260:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f264:	f043 0302 	orr.w	r3, r3, #2
 800f268:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if (!(cf & NS_LFN)) {				/* When LFN is in 8.3 format without extended character, NT flags are created */
 800f26c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f270:	f003 0302 	and.w	r3, r3, #2
 800f274:	2b00      	cmp	r3, #0
 800f276:	d117      	bne.n	800f2a8 <create_name+0x394>
		if (b & 0x01) cf |= NS_EXT;		/* NT flag (Extension has small capital letters only) */
 800f278:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f27c:	f003 0301 	and.w	r3, r3, #1
 800f280:	2b00      	cmp	r3, #0
 800f282:	d005      	beq.n	800f290 <create_name+0x37c>
 800f284:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f288:	f043 0310 	orr.w	r3, r3, #16
 800f28c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		if (b & 0x04) cf |= NS_BODY;	/* NT flag (Body has small capital letters only) */
 800f290:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f294:	f003 0304 	and.w	r3, r3, #4
 800f298:	2b00      	cmp	r3, #0
 800f29a:	d005      	beq.n	800f2a8 <create_name+0x394>
 800f29c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800f2a0:	f043 0308 	orr.w	r3, r3, #8
 800f2a4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created into dp->fn[] */
 800f2a8:	687b      	ldr	r3, [r7, #4]
 800f2aa:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800f2ae:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b

	return FR_OK;
 800f2b2:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ' || p[si] <= ' ') ? NS_LAST : 0;	/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* FF_USE_LFN */
}
 800f2b4:	4618      	mov	r0, r3
 800f2b6:	3728      	adds	r7, #40	; 0x28
 800f2b8:	46bd      	mov	sp, r7
 800f2ba:	bd80      	pop	{r7, pc}

0800f2bc <follow_path>:

static FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,					/* Directory object to return last directory and found object */
	const TCHAR* path			/* Full-path string to find a file or directory */
)
{
 800f2bc:	b580      	push	{r7, lr}
 800f2be:	b086      	sub	sp, #24
 800f2c0:	af00      	add	r7, sp, #0
 800f2c2:	6078      	str	r0, [r7, #4]
 800f2c4:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	FATFS *fs = dp->obj.fs;
 800f2c6:	687b      	ldr	r3, [r7, #4]
 800f2c8:	681b      	ldr	r3, [r3, #0]
 800f2ca:	613b      	str	r3, [r7, #16]
	if (!IsSeparator(*path) && (FF_STR_VOLUME_ID != 2 || !IsTerminator(*path))) {	/* Without heading separator */
		dp->obj.sclust = fs->cdir;			/* Start at the current directory */
	} else
#endif
	{										/* With heading separator */
		while (IsSeparator(*path)) path++;	/* Strip separators */
 800f2cc:	e002      	b.n	800f2d4 <follow_path+0x18>
 800f2ce:	683b      	ldr	r3, [r7, #0]
 800f2d0:	3301      	adds	r3, #1
 800f2d2:	603b      	str	r3, [r7, #0]
 800f2d4:	683b      	ldr	r3, [r7, #0]
 800f2d6:	781b      	ldrb	r3, [r3, #0]
 800f2d8:	2b2f      	cmp	r3, #47	; 0x2f
 800f2da:	d0f8      	beq.n	800f2ce <follow_path+0x12>
 800f2dc:	683b      	ldr	r3, [r7, #0]
 800f2de:	781b      	ldrb	r3, [r3, #0]
 800f2e0:	2b5c      	cmp	r3, #92	; 0x5c
 800f2e2:	d0f4      	beq.n	800f2ce <follow_path+0x12>
		dp->obj.sclust = 0;					/* Start from the root directory */
 800f2e4:	687b      	ldr	r3, [r7, #4]
 800f2e6:	2200      	movs	r2, #0
 800f2e8:	609a      	str	r2, [r3, #8]
	}
#if FF_FS_EXFAT
	dp->obj.n_frag = 0;	/* Invalidate last fragment counter of the object */
 800f2ea:	687b      	ldr	r3, [r7, #4]
 800f2ec:	2200      	movs	r2, #0
 800f2ee:	61da      	str	r2, [r3, #28]
		dp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800f2f0:	683b      	ldr	r3, [r7, #0]
 800f2f2:	781b      	ldrb	r3, [r3, #0]
 800f2f4:	2b1f      	cmp	r3, #31
 800f2f6:	d80a      	bhi.n	800f30e <follow_path+0x52>
		dp->fn[NSFLAG] = NS_NONAME;
 800f2f8:	687b      	ldr	r3, [r7, #4]
 800f2fa:	2280      	movs	r2, #128	; 0x80
 800f2fc:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
		res = dir_sdi(dp, 0);
 800f300:	2100      	movs	r1, #0
 800f302:	6878      	ldr	r0, [r7, #4]
 800f304:	f7fe fa7c 	bl	800d800 <dir_sdi>
 800f308:	4603      	mov	r3, r0
 800f30a:	75fb      	strb	r3, [r7, #23]
 800f30c:	e060      	b.n	800f3d0 <follow_path+0x114>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800f30e:	463b      	mov	r3, r7
 800f310:	4619      	mov	r1, r3
 800f312:	6878      	ldr	r0, [r7, #4]
 800f314:	f7ff fdfe 	bl	800ef14 <create_name>
 800f318:	4603      	mov	r3, r0
 800f31a:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800f31c:	7dfb      	ldrb	r3, [r7, #23]
 800f31e:	2b00      	cmp	r3, #0
 800f320:	d151      	bne.n	800f3c6 <follow_path+0x10a>
			res = dir_find(dp);				/* Find an object with the segment name */
 800f322:	6878      	ldr	r0, [r7, #4]
 800f324:	f7ff f958 	bl	800e5d8 <dir_find>
 800f328:	4603      	mov	r3, r0
 800f32a:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800f32c:	687b      	ldr	r3, [r7, #4]
 800f32e:	f893 304b 	ldrb.w	r3, [r3, #75]	; 0x4b
 800f332:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) {				/* Failed to find the object */
 800f334:	7dfb      	ldrb	r3, [r7, #23]
 800f336:	2b00      	cmp	r3, #0
 800f338:	d00a      	beq.n	800f350 <follow_path+0x94>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800f33a:	7dfb      	ldrb	r3, [r7, #23]
 800f33c:	2b04      	cmp	r3, #4
 800f33e:	d144      	bne.n	800f3ca <follow_path+0x10e>
					if (FF_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800f340:	7bfb      	ldrb	r3, [r7, #15]
 800f342:	f003 0304 	and.w	r3, r3, #4
 800f346:	2b00      	cmp	r3, #0
 800f348:	d13f      	bne.n	800f3ca <follow_path+0x10e>
 800f34a:	2305      	movs	r3, #5
 800f34c:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800f34e:	e03c      	b.n	800f3ca <follow_path+0x10e>
			}
			if (ns & NS_LAST) break;		/* Last segment matched. Function completed. */
 800f350:	7bfb      	ldrb	r3, [r7, #15]
 800f352:	f003 0304 	and.w	r3, r3, #4
 800f356:	2b00      	cmp	r3, #0
 800f358:	d139      	bne.n	800f3ce <follow_path+0x112>
			/* Get into the sub-directory */
			if (!(dp->obj.attr & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 800f35a:	687b      	ldr	r3, [r7, #4]
 800f35c:	799b      	ldrb	r3, [r3, #6]
 800f35e:	f003 0310 	and.w	r3, r3, #16
 800f362:	2b00      	cmp	r3, #0
 800f364:	d102      	bne.n	800f36c <follow_path+0xb0>
				res = FR_NO_PATH; break;
 800f366:	2305      	movs	r3, #5
 800f368:	75fb      	strb	r3, [r7, #23]
 800f36a:	e031      	b.n	800f3d0 <follow_path+0x114>
			}
#if FF_FS_EXFAT
			if (fs->fs_type == FS_EXFAT) {	/* Save containing directory information for next dir */
 800f36c:	693b      	ldr	r3, [r7, #16]
 800f36e:	781b      	ldrb	r3, [r3, #0]
 800f370:	2b04      	cmp	r3, #4
 800f372:	d118      	bne.n	800f3a6 <follow_path+0xea>
				dp->obj.c_scl = dp->obj.sclust;
 800f374:	687b      	ldr	r3, [r7, #4]
 800f376:	689a      	ldr	r2, [r3, #8]
 800f378:	687b      	ldr	r3, [r7, #4]
 800f37a:	621a      	str	r2, [r3, #32]
				dp->obj.c_size = ((DWORD)dp->obj.objsize & 0xFFFFFF00) | dp->obj.stat;
 800f37c:	687b      	ldr	r3, [r7, #4]
 800f37e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800f382:	4613      	mov	r3, r2
 800f384:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800f388:	687a      	ldr	r2, [r7, #4]
 800f38a:	79d2      	ldrb	r2, [r2, #7]
 800f38c:	431a      	orrs	r2, r3
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	625a      	str	r2, [r3, #36]	; 0x24
				dp->obj.c_ofs = dp->blk_ofs;
 800f392:	687b      	ldr	r3, [r7, #4]
 800f394:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800f396:	687b      	ldr	r3, [r7, #4]
 800f398:	629a      	str	r2, [r3, #40]	; 0x28
				init_alloc_info(fs, &dp->obj);	/* Open next directory */
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	4619      	mov	r1, r3
 800f39e:	6938      	ldr	r0, [r7, #16]
 800f3a0:	f7fe ff26 	bl	800e1f0 <init_alloc_info>
 800f3a4:	e7b3      	b.n	800f30e <follow_path+0x52>
			} else
#endif
			{
				dp->obj.sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800f3a6:	693b      	ldr	r3, [r7, #16]
 800f3a8:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 800f3ac:	687b      	ldr	r3, [r7, #4]
 800f3ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f3b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f3b4:	4413      	add	r3, r2
 800f3b6:	4619      	mov	r1, r3
 800f3b8:	6938      	ldr	r0, [r7, #16]
 800f3ba:	f7fe fba8 	bl	800db0e <ld_clust>
 800f3be:	4602      	mov	r2, r0
 800f3c0:	687b      	ldr	r3, [r7, #4]
 800f3c2:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800f3c4:	e7a3      	b.n	800f30e <follow_path+0x52>
			if (res != FR_OK) break;
 800f3c6:	bf00      	nop
 800f3c8:	e002      	b.n	800f3d0 <follow_path+0x114>
				break;
 800f3ca:	bf00      	nop
 800f3cc:	e000      	b.n	800f3d0 <follow_path+0x114>
			if (ns & NS_LAST) break;		/* Last segment matched. Function completed. */
 800f3ce:	bf00      	nop
			}
		}
	}

	return res;
 800f3d0:	7dfb      	ldrb	r3, [r7, #23]
}
 800f3d2:	4618      	mov	r0, r3
 800f3d4:	3718      	adds	r7, #24
 800f3d6:	46bd      	mov	sp, r7
 800f3d8:	bd80      	pop	{r7, pc}

0800f3da <get_ldnumber>:
/*-----------------------------------------------------------------------*/

static int get_ldnumber (	/* Returns logical drive number (-1:invalid drive number or null pointer) */
	const TCHAR** path		/* Pointer to pointer to the path name */
)
{
 800f3da:	b480      	push	{r7}
 800f3dc:	b089      	sub	sp, #36	; 0x24
 800f3de:	af00      	add	r7, sp, #0
 800f3e0:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	TCHAR tc;
	int i;
	int vol = -1;
 800f3e2:	f04f 33ff 	mov.w	r3, #4294967295
 800f3e6:	617b      	str	r3, [r7, #20]
#if FF_STR_VOLUME_ID		/* Find string volume ID */
	const char *sp;
	char c;
#endif

	tt = tp = *path;
 800f3e8:	687b      	ldr	r3, [r7, #4]
 800f3ea:	681b      	ldr	r3, [r3, #0]
 800f3ec:	613b      	str	r3, [r7, #16]
 800f3ee:	693b      	ldr	r3, [r7, #16]
 800f3f0:	61fb      	str	r3, [r7, #28]
	if (!tp) return vol;	/* Invalid path name? */
 800f3f2:	693b      	ldr	r3, [r7, #16]
 800f3f4:	2b00      	cmp	r3, #0
 800f3f6:	d101      	bne.n	800f3fc <get_ldnumber+0x22>
 800f3f8:	697b      	ldr	r3, [r7, #20]
 800f3fa:	e02d      	b.n	800f458 <get_ldnumber+0x7e>
	do tc = *tt++; while (!IsTerminator(tc) && tc != ':');	/* Find a colon in the path */
 800f3fc:	69fb      	ldr	r3, [r7, #28]
 800f3fe:	1c5a      	adds	r2, r3, #1
 800f400:	61fa      	str	r2, [r7, #28]
 800f402:	781b      	ldrb	r3, [r3, #0]
 800f404:	73fb      	strb	r3, [r7, #15]
 800f406:	7bfb      	ldrb	r3, [r7, #15]
 800f408:	2b1f      	cmp	r3, #31
 800f40a:	d902      	bls.n	800f412 <get_ldnumber+0x38>
 800f40c:	7bfb      	ldrb	r3, [r7, #15]
 800f40e:	2b3a      	cmp	r3, #58	; 0x3a
 800f410:	d1f4      	bne.n	800f3fc <get_ldnumber+0x22>

	if (tc == ':') {	/* DOS/Windows style volume ID? */
 800f412:	7bfb      	ldrb	r3, [r7, #15]
 800f414:	2b3a      	cmp	r3, #58	; 0x3a
 800f416:	d11c      	bne.n	800f452 <get_ldnumber+0x78>
		i = FF_VOLUMES;
 800f418:	2301      	movs	r3, #1
 800f41a:	61bb      	str	r3, [r7, #24]
		if (IsDigit(*tp) && tp + 2 == tt) {	/* Is there a numeric volume ID + colon? */
 800f41c:	693b      	ldr	r3, [r7, #16]
 800f41e:	781b      	ldrb	r3, [r3, #0]
 800f420:	2b2f      	cmp	r3, #47	; 0x2f
 800f422:	d90c      	bls.n	800f43e <get_ldnumber+0x64>
 800f424:	693b      	ldr	r3, [r7, #16]
 800f426:	781b      	ldrb	r3, [r3, #0]
 800f428:	2b39      	cmp	r3, #57	; 0x39
 800f42a:	d808      	bhi.n	800f43e <get_ldnumber+0x64>
 800f42c:	693b      	ldr	r3, [r7, #16]
 800f42e:	3302      	adds	r3, #2
 800f430:	69fa      	ldr	r2, [r7, #28]
 800f432:	429a      	cmp	r2, r3
 800f434:	d103      	bne.n	800f43e <get_ldnumber+0x64>
			i = (int)*tp - '0';	/* Get the LD number */
 800f436:	693b      	ldr	r3, [r7, #16]
 800f438:	781b      	ldrb	r3, [r3, #0]
 800f43a:	3b30      	subs	r3, #48	; 0x30
 800f43c:	61bb      	str	r3, [r7, #24]
					if (IsLower(tc)) tc -= 0x20;
				} while (c && (TCHAR)c == tc);
			} while ((c || tp != tt) && ++i < FF_VOLUMES);	/* Repeat for each id until pattern match */
		}
#endif
		if (i < FF_VOLUMES) {	/* If a volume ID is found, get the drive number and strip it */
 800f43e:	69bb      	ldr	r3, [r7, #24]
 800f440:	2b00      	cmp	r3, #0
 800f442:	dc04      	bgt.n	800f44e <get_ldnumber+0x74>
			vol = i;		/* Drive number */
 800f444:	69bb      	ldr	r3, [r7, #24]
 800f446:	617b      	str	r3, [r7, #20]
			*path = tt;		/* Snip the drive prefix off */
 800f448:	687b      	ldr	r3, [r7, #4]
 800f44a:	69fa      	ldr	r2, [r7, #28]
 800f44c:	601a      	str	r2, [r3, #0]
		}
		return vol;
 800f44e:	697b      	ldr	r3, [r7, #20]
 800f450:	e002      	b.n	800f458 <get_ldnumber+0x7e>
#endif
	/* No drive prefix is found */
#if FF_FS_RPATH != 0
	vol = CurrVol;	/* Default drive is current drive */
#else
	vol = 0;		/* Default drive is 0 */
 800f452:	2300      	movs	r3, #0
 800f454:	617b      	str	r3, [r7, #20]
#endif
	return vol;		/* Return the default drive */
 800f456:	697b      	ldr	r3, [r7, #20]
}
 800f458:	4618      	mov	r0, r3
 800f45a:	3724      	adds	r7, #36	; 0x24
 800f45c:	46bd      	mov	sp, r7
 800f45e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f462:	4770      	bx	lr

0800f464 <check_fs>:

static UINT check_fs (	/* 0:FAT/FAT32 VBR, 1:exFAT VBR, 2:Not FAT and valid BS, 3:Not FAT and invalid BS, 4:Disk error */
	FATFS* fs,			/* Filesystem object */
	LBA_t sect			/* Sector to load and check if it is an FAT-VBR or not */
)
{
 800f464:	b580      	push	{r7, lr}
 800f466:	b084      	sub	sp, #16
 800f468:	af00      	add	r7, sp, #0
 800f46a:	6078      	str	r0, [r7, #4]
 800f46c:	6039      	str	r1, [r7, #0]
	WORD w, sign;
	BYTE b;


	fs->wflag = 0; fs->winsect = (LBA_t)0 - 1;		/* Invaidate window */
 800f46e:	687b      	ldr	r3, [r7, #4]
 800f470:	2200      	movs	r2, #0
 800f472:	70da      	strb	r2, [r3, #3]
 800f474:	687b      	ldr	r3, [r7, #4]
 800f476:	f04f 32ff 	mov.w	r2, #4294967295
 800f47a:	639a      	str	r2, [r3, #56]	; 0x38
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load the boot sector */
 800f47c:	6839      	ldr	r1, [r7, #0]
 800f47e:	6878      	ldr	r0, [r7, #4]
 800f480:	f7fd fab6 	bl	800c9f0 <move_window>
 800f484:	4603      	mov	r3, r0
 800f486:	2b00      	cmp	r3, #0
 800f488:	d001      	beq.n	800f48e <check_fs+0x2a>
 800f48a:	2304      	movs	r3, #4
 800f48c:	e099      	b.n	800f5c2 <check_fs+0x15e>
	sign = ld_word(fs->win + BS_55AA);
 800f48e:	687b      	ldr	r3, [r7, #4]
 800f490:	333c      	adds	r3, #60	; 0x3c
 800f492:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800f496:	4618      	mov	r0, r3
 800f498:	f7fc ffc2 	bl	800c420 <ld_word>
 800f49c:	4603      	mov	r3, r0
 800f49e:	81fb      	strh	r3, [r7, #14]
#if FF_FS_EXFAT
	if (sign == 0xAA55 && !memcmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;	/* It is an exFAT VBR */
 800f4a0:	89fb      	ldrh	r3, [r7, #14]
 800f4a2:	f64a 2255 	movw	r2, #43605	; 0xaa55
 800f4a6:	4293      	cmp	r3, r2
 800f4a8:	d10b      	bne.n	800f4c2 <check_fs+0x5e>
 800f4aa:	687b      	ldr	r3, [r7, #4]
 800f4ac:	333c      	adds	r3, #60	; 0x3c
 800f4ae:	220b      	movs	r2, #11
 800f4b0:	4946      	ldr	r1, [pc, #280]	; (800f5cc <check_fs+0x168>)
 800f4b2:	4618      	mov	r0, r3
 800f4b4:	f008 f940 	bl	8017738 <memcmp>
 800f4b8:	4603      	mov	r3, r0
 800f4ba:	2b00      	cmp	r3, #0
 800f4bc:	d101      	bne.n	800f4c2 <check_fs+0x5e>
 800f4be:	2301      	movs	r3, #1
 800f4c0:	e07f      	b.n	800f5c2 <check_fs+0x15e>
#endif
	b = fs->win[BS_JmpBoot];
 800f4c2:	687b      	ldr	r3, [r7, #4]
 800f4c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f4c8:	737b      	strb	r3, [r7, #13]
	if (b == 0xEB || b == 0xE9 || b == 0xE8) {	/* Valid JumpBoot code? (short jump, near jump or near call) */
 800f4ca:	7b7b      	ldrb	r3, [r7, #13]
 800f4cc:	2beb      	cmp	r3, #235	; 0xeb
 800f4ce:	d005      	beq.n	800f4dc <check_fs+0x78>
 800f4d0:	7b7b      	ldrb	r3, [r7, #13]
 800f4d2:	2be9      	cmp	r3, #233	; 0xe9
 800f4d4:	d002      	beq.n	800f4dc <check_fs+0x78>
 800f4d6:	7b7b      	ldrb	r3, [r7, #13]
 800f4d8:	2be8      	cmp	r3, #232	; 0xe8
 800f4da:	d16a      	bne.n	800f5b2 <check_fs+0x14e>
		if (sign == 0xAA55 && !memcmp(fs->win + BS_FilSysType32, "FAT32   ", 8)) {
 800f4dc:	89fb      	ldrh	r3, [r7, #14]
 800f4de:	f64a 2255 	movw	r2, #43605	; 0xaa55
 800f4e2:	4293      	cmp	r3, r2
 800f4e4:	d10c      	bne.n	800f500 <check_fs+0x9c>
 800f4e6:	687b      	ldr	r3, [r7, #4]
 800f4e8:	333c      	adds	r3, #60	; 0x3c
 800f4ea:	3352      	adds	r3, #82	; 0x52
 800f4ec:	2208      	movs	r2, #8
 800f4ee:	4938      	ldr	r1, [pc, #224]	; (800f5d0 <check_fs+0x16c>)
 800f4f0:	4618      	mov	r0, r3
 800f4f2:	f008 f921 	bl	8017738 <memcmp>
 800f4f6:	4603      	mov	r3, r0
 800f4f8:	2b00      	cmp	r3, #0
 800f4fa:	d101      	bne.n	800f500 <check_fs+0x9c>
			return 0;	/* It is an FAT32 VBR */
 800f4fc:	2300      	movs	r3, #0
 800f4fe:	e060      	b.n	800f5c2 <check_fs+0x15e>
		}
		/* FAT volumes formatted with early MS-DOS lack BS_55AA and BS_FilSysType, so FAT VBR needs to be identified without them. */
		w = ld_word(fs->win + BPB_BytsPerSec);
 800f500:	687b      	ldr	r3, [r7, #4]
 800f502:	333c      	adds	r3, #60	; 0x3c
 800f504:	330b      	adds	r3, #11
 800f506:	4618      	mov	r0, r3
 800f508:	f7fc ff8a 	bl	800c420 <ld_word>
 800f50c:	4603      	mov	r3, r0
 800f50e:	817b      	strh	r3, [r7, #10]
		b = fs->win[BPB_SecPerClus];
 800f510:	687b      	ldr	r3, [r7, #4]
 800f512:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 800f516:	737b      	strb	r3, [r7, #13]
		if ((w & (w - 1)) == 0 && w >= FF_MIN_SS && w <= FF_MAX_SS	/* Properness of sector size (512-4096 and 2^n) */
 800f518:	897a      	ldrh	r2, [r7, #10]
 800f51a:	897b      	ldrh	r3, [r7, #10]
 800f51c:	3b01      	subs	r3, #1
 800f51e:	4013      	ands	r3, r2
 800f520:	2b00      	cmp	r3, #0
 800f522:	d146      	bne.n	800f5b2 <check_fs+0x14e>
 800f524:	897b      	ldrh	r3, [r7, #10]
 800f526:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f52a:	d342      	bcc.n	800f5b2 <check_fs+0x14e>
 800f52c:	897b      	ldrh	r3, [r7, #10]
 800f52e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f532:	d83e      	bhi.n	800f5b2 <check_fs+0x14e>
			&& b != 0 && (b & (b - 1)) == 0				/* Properness of cluster size (2^n) */
 800f534:	7b7b      	ldrb	r3, [r7, #13]
 800f536:	2b00      	cmp	r3, #0
 800f538:	d03b      	beq.n	800f5b2 <check_fs+0x14e>
 800f53a:	7b7a      	ldrb	r2, [r7, #13]
 800f53c:	7b7b      	ldrb	r3, [r7, #13]
 800f53e:	3b01      	subs	r3, #1
 800f540:	4013      	ands	r3, r2
 800f542:	2b00      	cmp	r3, #0
 800f544:	d135      	bne.n	800f5b2 <check_fs+0x14e>
			&& ld_word(fs->win + BPB_RsvdSecCnt) != 0	/* Properness of reserved sectors (MNBZ) */
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	333c      	adds	r3, #60	; 0x3c
 800f54a:	330e      	adds	r3, #14
 800f54c:	4618      	mov	r0, r3
 800f54e:	f7fc ff67 	bl	800c420 <ld_word>
 800f552:	4603      	mov	r3, r0
 800f554:	2b00      	cmp	r3, #0
 800f556:	d02c      	beq.n	800f5b2 <check_fs+0x14e>
			&& (UINT)fs->win[BPB_NumFATs] - 1 <= 1		/* Properness of FATs (1 or 2) */
 800f558:	687b      	ldr	r3, [r7, #4]
 800f55a:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800f55e:	3b01      	subs	r3, #1
 800f560:	2b01      	cmp	r3, #1
 800f562:	d826      	bhi.n	800f5b2 <check_fs+0x14e>
			&& ld_word(fs->win + BPB_RootEntCnt) != 0	/* Properness of root dir entries (MNBZ) */
 800f564:	687b      	ldr	r3, [r7, #4]
 800f566:	333c      	adds	r3, #60	; 0x3c
 800f568:	3311      	adds	r3, #17
 800f56a:	4618      	mov	r0, r3
 800f56c:	f7fc ff58 	bl	800c420 <ld_word>
 800f570:	4603      	mov	r3, r0
 800f572:	2b00      	cmp	r3, #0
 800f574:	d01d      	beq.n	800f5b2 <check_fs+0x14e>
			&& (ld_word(fs->win + BPB_TotSec16) >= 128 || ld_dword(fs->win + BPB_TotSec32) >= 0x10000)	/* Properness of volume sectors (>=128) */
 800f576:	687b      	ldr	r3, [r7, #4]
 800f578:	333c      	adds	r3, #60	; 0x3c
 800f57a:	3313      	adds	r3, #19
 800f57c:	4618      	mov	r0, r3
 800f57e:	f7fc ff4f 	bl	800c420 <ld_word>
 800f582:	4603      	mov	r3, r0
 800f584:	2b7f      	cmp	r3, #127	; 0x7f
 800f586:	d809      	bhi.n	800f59c <check_fs+0x138>
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	333c      	adds	r3, #60	; 0x3c
 800f58c:	3320      	adds	r3, #32
 800f58e:	4618      	mov	r0, r3
 800f590:	f7fc ff5e 	bl	800c450 <ld_dword>
 800f594:	4603      	mov	r3, r0
 800f596:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f59a:	d30a      	bcc.n	800f5b2 <check_fs+0x14e>
			&& ld_word(fs->win + BPB_FATSz16) != 0) {	/* Properness of FAT size (MNBZ) */
 800f59c:	687b      	ldr	r3, [r7, #4]
 800f59e:	333c      	adds	r3, #60	; 0x3c
 800f5a0:	3316      	adds	r3, #22
 800f5a2:	4618      	mov	r0, r3
 800f5a4:	f7fc ff3c 	bl	800c420 <ld_word>
 800f5a8:	4603      	mov	r3, r0
 800f5aa:	2b00      	cmp	r3, #0
 800f5ac:	d001      	beq.n	800f5b2 <check_fs+0x14e>
				return 0;	/* It can be presumed an FAT VBR */
 800f5ae:	2300      	movs	r3, #0
 800f5b0:	e007      	b.n	800f5c2 <check_fs+0x15e>
		}
	}
	return sign == 0xAA55 ? 2 : 3;	/* Not an FAT VBR (valid or invalid BS) */
 800f5b2:	89fb      	ldrh	r3, [r7, #14]
 800f5b4:	f64a 2255 	movw	r2, #43605	; 0xaa55
 800f5b8:	4293      	cmp	r3, r2
 800f5ba:	d101      	bne.n	800f5c0 <check_fs+0x15c>
 800f5bc:	2302      	movs	r3, #2
 800f5be:	e000      	b.n	800f5c2 <check_fs+0x15e>
 800f5c0:	2303      	movs	r3, #3
}
 800f5c2:	4618      	mov	r0, r3
 800f5c4:	3710      	adds	r7, #16
 800f5c6:	46bd      	mov	sp, r7
 800f5c8:	bd80      	pop	{r7, pc}
 800f5ca:	bf00      	nop
 800f5cc:	0801cd5c 	.word	0x0801cd5c
 800f5d0:	0801cd68 	.word	0x0801cd68

0800f5d4 <find_volume>:

static UINT find_volume (	/* Returns BS status found in the hosting drive */
	FATFS* fs,		/* Filesystem object */
	UINT part		/* Partition to fined = 0:auto, 1..:forced */
)
{
 800f5d4:	b580      	push	{r7, lr}
 800f5d6:	b088      	sub	sp, #32
 800f5d8:	af00      	add	r7, sp, #0
 800f5da:	6078      	str	r0, [r7, #4]
 800f5dc:	6039      	str	r1, [r7, #0]
	UINT fmt, i;
	DWORD mbr_pt[4];


	fmt = check_fs(fs, 0);				/* Load sector 0 and check if it is an FAT VBR as SFD format */
 800f5de:	2100      	movs	r1, #0
 800f5e0:	6878      	ldr	r0, [r7, #4]
 800f5e2:	f7ff ff3f 	bl	800f464 <check_fs>
 800f5e6:	61b8      	str	r0, [r7, #24]
	if (fmt != 2 && (fmt >= 3 || part == 0)) return fmt;	/* Returns if it is an FAT VBR as auto scan, not a BS or disk error */
 800f5e8:	69bb      	ldr	r3, [r7, #24]
 800f5ea:	2b02      	cmp	r3, #2
 800f5ec:	d007      	beq.n	800f5fe <find_volume+0x2a>
 800f5ee:	69bb      	ldr	r3, [r7, #24]
 800f5f0:	2b02      	cmp	r3, #2
 800f5f2:	d802      	bhi.n	800f5fa <find_volume+0x26>
 800f5f4:	683b      	ldr	r3, [r7, #0]
 800f5f6:	2b00      	cmp	r3, #0
 800f5f8:	d101      	bne.n	800f5fe <find_volume+0x2a>
 800f5fa:	69bb      	ldr	r3, [r7, #24]
 800f5fc:	e045      	b.n	800f68a <find_volume+0xb6>
		}
		return 3;	/* Not found */
	}
#endif
	if (FF_MULTI_PARTITION && part > 4) return 3;	/* MBR has 4 partitions max */
	for (i = 0; i < 4; i++) {		/* Load partition offset in the MBR */
 800f5fe:	2300      	movs	r3, #0
 800f600:	61fb      	str	r3, [r7, #28]
 800f602:	e014      	b.n	800f62e <find_volume+0x5a>
		mbr_pt[i] = ld_dword(fs->win + MBR_Table + i * SZ_PTE + PTE_StLba);
 800f604:	687b      	ldr	r3, [r7, #4]
 800f606:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 800f60a:	69fb      	ldr	r3, [r7, #28]
 800f60c:	011b      	lsls	r3, r3, #4
 800f60e:	f503 73e3 	add.w	r3, r3, #454	; 0x1c6
 800f612:	4413      	add	r3, r2
 800f614:	4618      	mov	r0, r3
 800f616:	f7fc ff1b 	bl	800c450 <ld_dword>
 800f61a:	4602      	mov	r2, r0
 800f61c:	69fb      	ldr	r3, [r7, #28]
 800f61e:	009b      	lsls	r3, r3, #2
 800f620:	3320      	adds	r3, #32
 800f622:	443b      	add	r3, r7
 800f624:	f843 2c18 	str.w	r2, [r3, #-24]
	for (i = 0; i < 4; i++) {		/* Load partition offset in the MBR */
 800f628:	69fb      	ldr	r3, [r7, #28]
 800f62a:	3301      	adds	r3, #1
 800f62c:	61fb      	str	r3, [r7, #28]
 800f62e:	69fb      	ldr	r3, [r7, #28]
 800f630:	2b03      	cmp	r3, #3
 800f632:	d9e7      	bls.n	800f604 <find_volume+0x30>
	}
	i = part ? part - 1 : 0;		/* Table index to find first */
 800f634:	683b      	ldr	r3, [r7, #0]
 800f636:	2b00      	cmp	r3, #0
 800f638:	d002      	beq.n	800f640 <find_volume+0x6c>
 800f63a:	683b      	ldr	r3, [r7, #0]
 800f63c:	3b01      	subs	r3, #1
 800f63e:	e000      	b.n	800f642 <find_volume+0x6e>
 800f640:	2300      	movs	r3, #0
 800f642:	61fb      	str	r3, [r7, #28]
	do {							/* Find an FAT volume */
		fmt = mbr_pt[i] ? check_fs(fs, mbr_pt[i]) : 3;	/* Check if the partition is FAT */
 800f644:	69fb      	ldr	r3, [r7, #28]
 800f646:	009b      	lsls	r3, r3, #2
 800f648:	3320      	adds	r3, #32
 800f64a:	443b      	add	r3, r7
 800f64c:	f853 3c18 	ldr.w	r3, [r3, #-24]
 800f650:	2b00      	cmp	r3, #0
 800f652:	d00b      	beq.n	800f66c <find_volume+0x98>
 800f654:	69fb      	ldr	r3, [r7, #28]
 800f656:	009b      	lsls	r3, r3, #2
 800f658:	3320      	adds	r3, #32
 800f65a:	443b      	add	r3, r7
 800f65c:	f853 3c18 	ldr.w	r3, [r3, #-24]
 800f660:	4619      	mov	r1, r3
 800f662:	6878      	ldr	r0, [r7, #4]
 800f664:	f7ff fefe 	bl	800f464 <check_fs>
 800f668:	4603      	mov	r3, r0
 800f66a:	e000      	b.n	800f66e <find_volume+0x9a>
 800f66c:	2303      	movs	r3, #3
 800f66e:	61bb      	str	r3, [r7, #24]
	} while (part == 0 && fmt >= 2 && ++i < 4);
 800f670:	683b      	ldr	r3, [r7, #0]
 800f672:	2b00      	cmp	r3, #0
 800f674:	d108      	bne.n	800f688 <find_volume+0xb4>
 800f676:	69bb      	ldr	r3, [r7, #24]
 800f678:	2b01      	cmp	r3, #1
 800f67a:	d905      	bls.n	800f688 <find_volume+0xb4>
 800f67c:	69fb      	ldr	r3, [r7, #28]
 800f67e:	3301      	adds	r3, #1
 800f680:	61fb      	str	r3, [r7, #28]
 800f682:	69fb      	ldr	r3, [r7, #28]
 800f684:	2b03      	cmp	r3, #3
 800f686:	d9dd      	bls.n	800f644 <find_volume+0x70>
	return fmt;
 800f688:	69bb      	ldr	r3, [r7, #24]
}
 800f68a:	4618      	mov	r0, r3
 800f68c:	3720      	adds	r7, #32
 800f68e:	46bd      	mov	sp, r7
 800f690:	bd80      	pop	{r7, pc}
	...

0800f694 <mount_volume>:
static FRESULT mount_volume (	/* FR_OK(0): successful, !=0: an error occurred */
	const TCHAR** path,			/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,				/* Pointer to pointer to the found filesystem object */
	BYTE mode					/* !=0: Check write protection for write access */
)
{
 800f694:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800f698:	b09a      	sub	sp, #104	; 0x68
 800f69a:	af00      	add	r7, sp, #0
 800f69c:	61f8      	str	r0, [r7, #28]
 800f69e:	61b9      	str	r1, [r7, #24]
 800f6a0:	4613      	mov	r3, r2
 800f6a2:	75fb      	strb	r3, [r7, #23]
	FATFS *fs;
	UINT fmt;


	/* Get logical drive number */
	*rfs = 0;
 800f6a4:	69bb      	ldr	r3, [r7, #24]
 800f6a6:	2200      	movs	r2, #0
 800f6a8:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800f6aa:	69f8      	ldr	r0, [r7, #28]
 800f6ac:	f7ff fe95 	bl	800f3da <get_ldnumber>
 800f6b0:	64b8      	str	r0, [r7, #72]	; 0x48
	if (vol < 0) return FR_INVALID_DRIVE;
 800f6b2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f6b4:	2b00      	cmp	r3, #0
 800f6b6:	da01      	bge.n	800f6bc <mount_volume+0x28>
 800f6b8:	230b      	movs	r3, #11
 800f6ba:	e31d      	b.n	800fcf8 <mount_volume+0x664>

	/* Check if the filesystem object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the filesystem object */
 800f6bc:	4aa6      	ldr	r2, [pc, #664]	; (800f958 <mount_volume+0x2c4>)
 800f6be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f6c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f6c4:	647b      	str	r3, [r7, #68]	; 0x44
	if (!fs) return FR_NOT_ENABLED;		/* Is the filesystem object available? */
 800f6c6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f6c8:	2b00      	cmp	r3, #0
 800f6ca:	d101      	bne.n	800f6d0 <mount_volume+0x3c>
 800f6cc:	230c      	movs	r3, #12
 800f6ce:	e313      	b.n	800fcf8 <mount_volume+0x664>
#if FF_FS_REENTRANT
	if (!lock_fs(fs)) return FR_TIMEOUT;	/* Lock the volume */
#else
	ENTER_FF(fs);						//FATFS,,
#endif
	*rfs = fs;							/* Return pointer to the filesystem object */
 800f6d0:	69bb      	ldr	r3, [r7, #24]
 800f6d2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f6d4:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800f6d6:	7dfb      	ldrb	r3, [r7, #23]
 800f6d8:	f023 0301 	bic.w	r3, r3, #1
 800f6dc:	75fb      	strb	r3, [r7, #23]
	if (fs->fs_type != 0) {				/* If the volume has been mounted */
 800f6de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f6e0:	781b      	ldrb	r3, [r3, #0]
 800f6e2:	2b00      	cmp	r3, #0
 800f6e4:	d01a      	beq.n	800f71c <mount_volume+0x88>
		stat = disk_status(fs->pdrv);
 800f6e6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f6e8:	785b      	ldrb	r3, [r3, #1]
 800f6ea:	4618      	mov	r0, r3
 800f6ec:	f7fc fe08 	bl	800c300 <disk_status>
 800f6f0:	4603      	mov	r3, r0
 800f6f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800f6f6:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800f6fa:	f003 0301 	and.w	r3, r3, #1
 800f6fe:	2b00      	cmp	r3, #0
 800f700:	d10c      	bne.n	800f71c <mount_volume+0x88>
			if (!FF_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800f702:	7dfb      	ldrb	r3, [r7, #23]
 800f704:	2b00      	cmp	r3, #0
 800f706:	d007      	beq.n	800f718 <mount_volume+0x84>
 800f708:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800f70c:	f003 0304 	and.w	r3, r3, #4
 800f710:	2b00      	cmp	r3, #0
 800f712:	d001      	beq.n	800f718 <mount_volume+0x84>
				return FR_WRITE_PROTECTED;
 800f714:	230a      	movs	r3, #10
 800f716:	e2ef      	b.n	800fcf8 <mount_volume+0x664>
			}
			return FR_OK;				/* The filesystem object is already valid */
 800f718:	2300      	movs	r3, #0
 800f71a:	e2ed      	b.n	800fcf8 <mount_volume+0x664>
	}

	/* The filesystem object is not valid. */
	/* Following code attempts to mount the volume. (find an FAT volume, analyze the BPB and initialize the filesystem object) */

	fs->fs_type = 0;					/* Clear the filesystem object */
 800f71c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f71e:	2200      	movs	r2, #0
 800f720:	701a      	strb	r2, [r3, #0]
	fs->pdrv = LD2PD(vol);				/* Volume hosting physical drive */
 800f722:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f724:	b2da      	uxtb	r2, r3
 800f726:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f728:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->pdrv);	/* Initialize the physical drive */
 800f72a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f72c:	785b      	ldrb	r3, [r3, #1]
 800f72e:	4618      	mov	r0, r3
 800f730:	f7fc fdf2 	bl	800c318 <disk_initialize>
 800f734:	4603      	mov	r3, r0
 800f736:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800f73a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800f73e:	f003 0301 	and.w	r3, r3, #1
 800f742:	2b00      	cmp	r3, #0
 800f744:	d001      	beq.n	800f74a <mount_volume+0xb6>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800f746:	2303      	movs	r3, #3
 800f748:	e2d6      	b.n	800fcf8 <mount_volume+0x664>
	}
	if (!FF_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800f74a:	7dfb      	ldrb	r3, [r7, #23]
 800f74c:	2b00      	cmp	r3, #0
 800f74e:	d007      	beq.n	800f760 <mount_volume+0xcc>
 800f750:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800f754:	f003 0304 	and.w	r3, r3, #4
 800f758:	2b00      	cmp	r3, #0
 800f75a:	d001      	beq.n	800f760 <mount_volume+0xcc>
		return FR_WRITE_PROTECTED;
 800f75c:	230a      	movs	r3, #10
 800f75e:	e2cb      	b.n	800fcf8 <mount_volume+0x664>
	if (disk_ioctl(fs->pdrv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > FF_MAX_SS || SS(fs) < FF_MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT volume on the drive */
	fmt = find_volume(fs, LD2PT(vol));
 800f760:	2100      	movs	r1, #0
 800f762:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800f764:	f7ff ff36 	bl	800f5d4 <find_volume>
 800f768:	65b8      	str	r0, [r7, #88]	; 0x58
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800f76a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f76c:	2b04      	cmp	r3, #4
 800f76e:	d101      	bne.n	800f774 <mount_volume+0xe0>
 800f770:	2301      	movs	r3, #1
 800f772:	e2c1      	b.n	800fcf8 <mount_volume+0x664>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800f774:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f776:	2b01      	cmp	r3, #1
 800f778:	d901      	bls.n	800f77e <mount_volume+0xea>
 800f77a:	230d      	movs	r3, #13
 800f77c:	e2bc      	b.n	800fcf8 <mount_volume+0x664>
	bsect = fs->winsect;					/* Volume offset */
 800f77e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f780:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f782:	63fb      	str	r3, [r7, #60]	; 0x3c

	/* An FAT volume is found (bsect). Following code initializes the filesystem object */

#if FF_FS_EXFAT
	if (fmt == 1) {
 800f784:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f786:	2b01      	cmp	r3, #1
 800f788:	f040 813e 	bne.w	800fa08 <mount_volume+0x374>
		QWORD maxlba;
		DWORD so, cv, bcl, i;

		for (i = BPB_ZeroedEx; i < BPB_ZeroedEx + 53 && fs->win[i] == 0; i++) ;	/* Check zero filler */
 800f78c:	230b      	movs	r3, #11
 800f78e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800f790:	e002      	b.n	800f798 <mount_volume+0x104>
 800f792:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f794:	3301      	adds	r3, #1
 800f796:	64fb      	str	r3, [r7, #76]	; 0x4c
 800f798:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f79a:	2b3f      	cmp	r3, #63	; 0x3f
 800f79c:	d806      	bhi.n	800f7ac <mount_volume+0x118>
 800f79e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f7a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f7a2:	4413      	add	r3, r2
 800f7a4:	333c      	adds	r3, #60	; 0x3c
 800f7a6:	781b      	ldrb	r3, [r3, #0]
 800f7a8:	2b00      	cmp	r3, #0
 800f7aa:	d0f2      	beq.n	800f792 <mount_volume+0xfe>
		if (i < BPB_ZeroedEx + 53) return FR_NO_FILESYSTEM;
 800f7ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f7ae:	2b3f      	cmp	r3, #63	; 0x3f
 800f7b0:	d801      	bhi.n	800f7b6 <mount_volume+0x122>
 800f7b2:	230d      	movs	r3, #13
 800f7b4:	e2a0      	b.n	800fcf8 <mount_volume+0x664>

		if (ld_word(fs->win + BPB_FSVerEx) != 0x100) return FR_NO_FILESYSTEM;	/* Check exFAT version (must be version 1.0) */
 800f7b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f7b8:	333c      	adds	r3, #60	; 0x3c
 800f7ba:	3368      	adds	r3, #104	; 0x68
 800f7bc:	4618      	mov	r0, r3
 800f7be:	f7fc fe2f 	bl	800c420 <ld_word>
 800f7c2:	4603      	mov	r3, r0
 800f7c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f7c8:	d001      	beq.n	800f7ce <mount_volume+0x13a>
 800f7ca:	230d      	movs	r3, #13
 800f7cc:	e294      	b.n	800fcf8 <mount_volume+0x664>

		if (1 << fs->win[BPB_BytsPerSecEx] != SS(fs)) {	/* (BPB_BytsPerSecEx must be equal to the physical sector size) */
 800f7ce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f7d0:	f893 30a8 	ldrb.w	r3, [r3, #168]	; 0xa8
 800f7d4:	2b09      	cmp	r3, #9
 800f7d6:	d001      	beq.n	800f7dc <mount_volume+0x148>
			return FR_NO_FILESYSTEM;
 800f7d8:	230d      	movs	r3, #13
 800f7da:	e28d      	b.n	800fcf8 <mount_volume+0x664>
		}

		maxlba = ld_qword(fs->win + BPB_TotSecEx) + bsect;	/* Last LBA of the volume + 1 */
 800f7dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f7de:	333c      	adds	r3, #60	; 0x3c
 800f7e0:	3348      	adds	r3, #72	; 0x48
 800f7e2:	4618      	mov	r0, r3
 800f7e4:	f7fc fe57 	bl	800c496 <ld_qword>
 800f7e8:	4602      	mov	r2, r0
 800f7ea:	460b      	mov	r3, r1
 800f7ec:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800f7ee:	2000      	movs	r0, #0
 800f7f0:	60b9      	str	r1, [r7, #8]
 800f7f2:	60f8      	str	r0, [r7, #12]
 800f7f4:	68b9      	ldr	r1, [r7, #8]
 800f7f6:	1851      	adds	r1, r2, r1
 800f7f8:	6039      	str	r1, [r7, #0]
 800f7fa:	68f9      	ldr	r1, [r7, #12]
 800f7fc:	eb43 0101 	adc.w	r1, r3, r1
 800f800:	6079      	str	r1, [r7, #4]
 800f802:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f806:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		if (!FF_LBA64 && maxlba >= 0x100000000) return FR_NO_FILESYSTEM;	/* (It cannot be accessed in 32-bit LBA) */
 800f80a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800f80e:	2b01      	cmp	r3, #1
 800f810:	d301      	bcc.n	800f816 <mount_volume+0x182>
 800f812:	230d      	movs	r3, #13
 800f814:	e270      	b.n	800fcf8 <mount_volume+0x664>

		fs->fsize = ld_dword(fs->win + BPB_FatSzEx);	/* Number of sectors per FAT */
 800f816:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f818:	333c      	adds	r3, #60	; 0x3c
 800f81a:	3354      	adds	r3, #84	; 0x54
 800f81c:	4618      	mov	r0, r3
 800f81e:	f7fc fe17 	bl	800c450 <ld_dword>
 800f822:	4602      	mov	r2, r0
 800f824:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f826:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATsEx];			/* Number of FATs */
 800f828:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f82a:	f893 20aa 	ldrb.w	r2, [r3, #170]	; 0xaa
 800f82e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f830:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1) return FR_NO_FILESYSTEM;	/* (Supports only 1 FAT) */
 800f832:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f834:	789b      	ldrb	r3, [r3, #2]
 800f836:	2b01      	cmp	r3, #1
 800f838:	d001      	beq.n	800f83e <mount_volume+0x1aa>
 800f83a:	230d      	movs	r3, #13
 800f83c:	e25c      	b.n	800fcf8 <mount_volume+0x664>

		fs->csize = 1 << fs->win[BPB_SecPerClusEx];		/* Cluster size */
 800f83e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f840:	f893 30a9 	ldrb.w	r3, [r3, #169]	; 0xa9
 800f844:	461a      	mov	r2, r3
 800f846:	2301      	movs	r3, #1
 800f848:	4093      	lsls	r3, r2
 800f84a:	b29a      	uxth	r2, r3
 800f84c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f84e:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0)	return FR_NO_FILESYSTEM;	/* (Must be 1..32768 sectors) */
 800f850:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f852:	895b      	ldrh	r3, [r3, #10]
 800f854:	2b00      	cmp	r3, #0
 800f856:	d101      	bne.n	800f85c <mount_volume+0x1c8>
 800f858:	230d      	movs	r3, #13
 800f85a:	e24d      	b.n	800fcf8 <mount_volume+0x664>

		nclst = ld_dword(fs->win + BPB_NumClusEx);		/* Number of clusters */
 800f85c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f85e:	333c      	adds	r3, #60	; 0x3c
 800f860:	335c      	adds	r3, #92	; 0x5c
 800f862:	4618      	mov	r0, r3
 800f864:	f7fc fdf4 	bl	800c450 <ld_dword>
 800f868:	6338      	str	r0, [r7, #48]	; 0x30
		if (nclst > MAX_EXFAT) return FR_NO_FILESYSTEM;	/* (Too many clusters) */
 800f86a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f86c:	4a3b      	ldr	r2, [pc, #236]	; (800f95c <mount_volume+0x2c8>)
 800f86e:	4293      	cmp	r3, r2
 800f870:	d901      	bls.n	800f876 <mount_volume+0x1e2>
 800f872:	230d      	movs	r3, #13
 800f874:	e240      	b.n	800fcf8 <mount_volume+0x664>
		fs->n_fatent = nclst + 2;
 800f876:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f878:	1c9a      	adds	r2, r3, #2
 800f87a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f87c:	61da      	str	r2, [r3, #28]

		/* Boundaries and Limits */
		fs->volbase = bsect;
 800f87e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f880:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800f882:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + ld_dword(fs->win + BPB_DataOfsEx);
 800f884:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f886:	333c      	adds	r3, #60	; 0x3c
 800f888:	3358      	adds	r3, #88	; 0x58
 800f88a:	4618      	mov	r0, r3
 800f88c:	f7fc fde0 	bl	800c450 <ld_dword>
 800f890:	4602      	mov	r2, r0
 800f892:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f894:	441a      	add	r2, r3
 800f896:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f898:	631a      	str	r2, [r3, #48]	; 0x30
		fs->fatbase = bsect + ld_dword(fs->win + BPB_FatOfsEx);
 800f89a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f89c:	333c      	adds	r3, #60	; 0x3c
 800f89e:	3350      	adds	r3, #80	; 0x50
 800f8a0:	4618      	mov	r0, r3
 800f8a2:	f7fc fdd5 	bl	800c450 <ld_dword>
 800f8a6:	4602      	mov	r2, r0
 800f8a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f8aa:	441a      	add	r2, r3
 800f8ac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f8ae:	629a      	str	r2, [r3, #40]	; 0x28
		if (maxlba < (QWORD)fs->database + nclst * fs->csize) return FR_NO_FILESYSTEM;	/* (Volume size must not be smaller than the size requiered) */
 800f8b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f8b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f8b4:	2200      	movs	r2, #0
 800f8b6:	469a      	mov	sl, r3
 800f8b8:	4693      	mov	fp, r2
 800f8ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f8bc:	895b      	ldrh	r3, [r3, #10]
 800f8be:	461a      	mov	r2, r3
 800f8c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f8c2:	fb02 f303 	mul.w	r3, r2, r3
 800f8c6:	2200      	movs	r2, #0
 800f8c8:	4698      	mov	r8, r3
 800f8ca:	4691      	mov	r9, r2
 800f8cc:	eb1a 0408 	adds.w	r4, sl, r8
 800f8d0:	eb4b 0509 	adc.w	r5, fp, r9
 800f8d4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800f8d8:	42a2      	cmp	r2, r4
 800f8da:	41ab      	sbcs	r3, r5
 800f8dc:	d201      	bcs.n	800f8e2 <mount_volume+0x24e>
 800f8de:	230d      	movs	r3, #13
 800f8e0:	e20a      	b.n	800fcf8 <mount_volume+0x664>
		fs->dirbase = ld_dword(fs->win + BPB_RootClusEx);
 800f8e2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f8e4:	333c      	adds	r3, #60	; 0x3c
 800f8e6:	3360      	adds	r3, #96	; 0x60
 800f8e8:	4618      	mov	r0, r3
 800f8ea:	f7fc fdb1 	bl	800c450 <ld_dword>
 800f8ee:	4602      	mov	r2, r0
 800f8f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f8f2:	62da      	str	r2, [r3, #44]	; 0x2c

		/* Get bitmap location and check if it is contiguous (implementation assumption) */
		so = i = 0;
 800f8f4:	2300      	movs	r3, #0
 800f8f6:	64fb      	str	r3, [r7, #76]	; 0x4c
 800f8f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f8fa:	657b      	str	r3, [r7, #84]	; 0x54
		for (;;) {	/* Find the bitmap entry in the root directory (in only first cluster) */
			if (i == 0) {
 800f8fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f8fe:	2b00      	cmp	r3, #0
 800f900:	d11c      	bne.n	800f93c <mount_volume+0x2a8>
				if (so >= fs->csize) return FR_NO_FILESYSTEM;	/* Not found? */
 800f902:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f904:	895b      	ldrh	r3, [r3, #10]
 800f906:	461a      	mov	r2, r3
 800f908:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f90a:	4293      	cmp	r3, r2
 800f90c:	d301      	bcc.n	800f912 <mount_volume+0x27e>
 800f90e:	230d      	movs	r3, #13
 800f910:	e1f2      	b.n	800fcf8 <mount_volume+0x664>
				if (move_window(fs, clst2sect(fs, (DWORD)fs->dirbase) + so) != FR_OK) return FR_DISK_ERR;
 800f912:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f914:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f916:	4619      	mov	r1, r3
 800f918:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800f91a:	f7fd f905 	bl	800cb28 <clst2sect>
 800f91e:	4602      	mov	r2, r0
 800f920:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f922:	4413      	add	r3, r2
 800f924:	4619      	mov	r1, r3
 800f926:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800f928:	f7fd f862 	bl	800c9f0 <move_window>
 800f92c:	4603      	mov	r3, r0
 800f92e:	2b00      	cmp	r3, #0
 800f930:	d001      	beq.n	800f936 <mount_volume+0x2a2>
 800f932:	2301      	movs	r3, #1
 800f934:	e1e0      	b.n	800fcf8 <mount_volume+0x664>
				so++;
 800f936:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f938:	3301      	adds	r3, #1
 800f93a:	657b      	str	r3, [r7, #84]	; 0x54
			}
			if (fs->win[i] == ET_BITMAP) break;			/* Is it a bitmap entry? */
 800f93c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f93e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f940:	4413      	add	r3, r2
 800f942:	333c      	adds	r3, #60	; 0x3c
 800f944:	781b      	ldrb	r3, [r3, #0]
 800f946:	2b81      	cmp	r3, #129	; 0x81
 800f948:	d00a      	beq.n	800f960 <mount_volume+0x2cc>
			i = (i + SZDIRE) % SS(fs);	/* Next entry */
 800f94a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f94c:	3320      	adds	r3, #32
 800f94e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f952:	64fb      	str	r3, [r7, #76]	; 0x4c
			if (i == 0) {
 800f954:	e7d2      	b.n	800f8fc <mount_volume+0x268>
 800f956:	bf00      	nop
 800f958:	200009f0 	.word	0x200009f0
 800f95c:	7ffffffd 	.word	0x7ffffffd
			if (fs->win[i] == ET_BITMAP) break;			/* Is it a bitmap entry? */
 800f960:	bf00      	nop
		}
		bcl = ld_dword(fs->win + i + 20);				/* Bitmap cluster */
 800f962:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f964:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 800f968:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f96a:	3314      	adds	r3, #20
 800f96c:	4413      	add	r3, r2
 800f96e:	4618      	mov	r0, r3
 800f970:	f7fc fd6e 	bl	800c450 <ld_dword>
 800f974:	6538      	str	r0, [r7, #80]	; 0x50
		if (bcl < 2 || bcl >= fs->n_fatent) return FR_NO_FILESYSTEM;	/* (Wrong cluster#) */
 800f976:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f978:	2b01      	cmp	r3, #1
 800f97a:	d904      	bls.n	800f986 <mount_volume+0x2f2>
 800f97c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f97e:	69db      	ldr	r3, [r3, #28]
 800f980:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800f982:	429a      	cmp	r2, r3
 800f984:	d301      	bcc.n	800f98a <mount_volume+0x2f6>
 800f986:	230d      	movs	r3, #13
 800f988:	e1b6      	b.n	800fcf8 <mount_volume+0x664>
		fs->bitbase = fs->database + fs->csize * (bcl - 2);	/* Bitmap sector */
 800f98a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f98c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f98e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f990:	895b      	ldrh	r3, [r3, #10]
 800f992:	4619      	mov	r1, r3
 800f994:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f996:	3b02      	subs	r3, #2
 800f998:	fb01 f303 	mul.w	r3, r1, r3
 800f99c:	441a      	add	r2, r3
 800f99e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f9a0:	635a      	str	r2, [r3, #52]	; 0x34
		for (;;) {	/* Check if bitmap is contiguous */
			if (move_window(fs, fs->fatbase + bcl / (SS(fs) / 4)) != FR_OK) return FR_DISK_ERR;
 800f9a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f9a4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f9a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f9a8:	09db      	lsrs	r3, r3, #7
 800f9aa:	4413      	add	r3, r2
 800f9ac:	4619      	mov	r1, r3
 800f9ae:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800f9b0:	f7fd f81e 	bl	800c9f0 <move_window>
 800f9b4:	4603      	mov	r3, r0
 800f9b6:	2b00      	cmp	r3, #0
 800f9b8:	d001      	beq.n	800f9be <mount_volume+0x32a>
 800f9ba:	2301      	movs	r3, #1
 800f9bc:	e19c      	b.n	800fcf8 <mount_volume+0x664>
			cv = ld_dword(fs->win + bcl % (SS(fs) / 4) * 4);
 800f9be:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f9c0:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 800f9c4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f9c6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f9ca:	009b      	lsls	r3, r3, #2
 800f9cc:	4413      	add	r3, r2
 800f9ce:	4618      	mov	r0, r3
 800f9d0:	f7fc fd3e 	bl	800c450 <ld_dword>
 800f9d4:	6278      	str	r0, [r7, #36]	; 0x24
			if (cv == 0xFFFFFFFF) break;				/* Last link? */
 800f9d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f9d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f9dc:	d008      	beq.n	800f9f0 <mount_volume+0x35c>
			if (cv != ++bcl) return FR_NO_FILESYSTEM;	/* Fragmented? */
 800f9de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f9e0:	3301      	adds	r3, #1
 800f9e2:	653b      	str	r3, [r7, #80]	; 0x50
 800f9e4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800f9e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f9e8:	429a      	cmp	r2, r3
 800f9ea:	d0da      	beq.n	800f9a2 <mount_volume+0x30e>
 800f9ec:	230d      	movs	r3, #13
 800f9ee:	e183      	b.n	800fcf8 <mount_volume+0x664>
			if (cv == 0xFFFFFFFF) break;				/* Last link? */
 800f9f0:	bf00      	nop
		}

#if !FF_FS_READONLY
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800f9f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f9f4:	f04f 32ff 	mov.w	r2, #4294967295
 800f9f8:	619a      	str	r2, [r3, #24]
 800f9fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f9fc:	699a      	ldr	r2, [r3, #24]
 800f9fe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fa00:	615a      	str	r2, [r3, #20]
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
 800fa02:	2304      	movs	r3, #4
 800fa04:	65bb      	str	r3, [r7, #88]	; 0x58
 800fa06:	e168      	b.n	800fcda <mount_volume+0x646>
	} else
#endif	/* FF_FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800fa08:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fa0a:	333c      	adds	r3, #60	; 0x3c
 800fa0c:	330b      	adds	r3, #11
 800fa0e:	4618      	mov	r0, r3
 800fa10:	f7fc fd06 	bl	800c420 <ld_word>
 800fa14:	4603      	mov	r3, r0
 800fa16:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800fa1a:	d001      	beq.n	800fa20 <mount_volume+0x38c>
 800fa1c:	230d      	movs	r3, #13
 800fa1e:	e16b      	b.n	800fcf8 <mount_volume+0x664>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800fa20:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fa22:	333c      	adds	r3, #60	; 0x3c
 800fa24:	3316      	adds	r3, #22
 800fa26:	4618      	mov	r0, r3
 800fa28:	f7fc fcfa 	bl	800c420 <ld_word>
 800fa2c:	4603      	mov	r3, r0
 800fa2e:	663b      	str	r3, [r7, #96]	; 0x60
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800fa30:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800fa32:	2b00      	cmp	r3, #0
 800fa34:	d106      	bne.n	800fa44 <mount_volume+0x3b0>
 800fa36:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fa38:	333c      	adds	r3, #60	; 0x3c
 800fa3a:	3324      	adds	r3, #36	; 0x24
 800fa3c:	4618      	mov	r0, r3
 800fa3e:	f7fc fd07 	bl	800c450 <ld_dword>
 800fa42:	6638      	str	r0, [r7, #96]	; 0x60
		fs->fsize = fasize;
 800fa44:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fa46:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800fa48:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800fa4a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fa4c:	f893 204c 	ldrb.w	r2, [r3, #76]	; 0x4c
 800fa50:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fa52:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800fa54:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fa56:	789b      	ldrb	r3, [r3, #2]
 800fa58:	2b01      	cmp	r3, #1
 800fa5a:	d005      	beq.n	800fa68 <mount_volume+0x3d4>
 800fa5c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fa5e:	789b      	ldrb	r3, [r3, #2]
 800fa60:	2b02      	cmp	r3, #2
 800fa62:	d001      	beq.n	800fa68 <mount_volume+0x3d4>
 800fa64:	230d      	movs	r3, #13
 800fa66:	e147      	b.n	800fcf8 <mount_volume+0x664>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800fa68:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fa6a:	789b      	ldrb	r3, [r3, #2]
 800fa6c:	461a      	mov	r2, r3
 800fa6e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800fa70:	fb02 f303 	mul.w	r3, r2, r3
 800fa74:	663b      	str	r3, [r7, #96]	; 0x60

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800fa76:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fa78:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 800fa7c:	b29a      	uxth	r2, r3
 800fa7e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fa80:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800fa82:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fa84:	895b      	ldrh	r3, [r3, #10]
 800fa86:	2b00      	cmp	r3, #0
 800fa88:	d008      	beq.n	800fa9c <mount_volume+0x408>
 800fa8a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fa8c:	895b      	ldrh	r3, [r3, #10]
 800fa8e:	461a      	mov	r2, r3
 800fa90:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fa92:	895b      	ldrh	r3, [r3, #10]
 800fa94:	3b01      	subs	r3, #1
 800fa96:	4013      	ands	r3, r2
 800fa98:	2b00      	cmp	r3, #0
 800fa9a:	d001      	beq.n	800faa0 <mount_volume+0x40c>
 800fa9c:	230d      	movs	r3, #13
 800fa9e:	e12b      	b.n	800fcf8 <mount_volume+0x664>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800faa0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800faa2:	333c      	adds	r3, #60	; 0x3c
 800faa4:	3311      	adds	r3, #17
 800faa6:	4618      	mov	r0, r3
 800faa8:	f7fc fcba 	bl	800c420 <ld_word>
 800faac:	4603      	mov	r3, r0
 800faae:	461a      	mov	r2, r3
 800fab0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fab2:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800fab4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fab6:	891b      	ldrh	r3, [r3, #8]
 800fab8:	f003 030f 	and.w	r3, r3, #15
 800fabc:	b29b      	uxth	r3, r3
 800fabe:	2b00      	cmp	r3, #0
 800fac0:	d001      	beq.n	800fac6 <mount_volume+0x432>
 800fac2:	230d      	movs	r3, #13
 800fac4:	e118      	b.n	800fcf8 <mount_volume+0x664>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800fac6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fac8:	333c      	adds	r3, #60	; 0x3c
 800faca:	3313      	adds	r3, #19
 800facc:	4618      	mov	r0, r3
 800face:	f7fc fca7 	bl	800c420 <ld_word>
 800fad2:	4603      	mov	r3, r0
 800fad4:	667b      	str	r3, [r7, #100]	; 0x64
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800fad6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800fad8:	2b00      	cmp	r3, #0
 800fada:	d106      	bne.n	800faea <mount_volume+0x456>
 800fadc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fade:	333c      	adds	r3, #60	; 0x3c
 800fae0:	3320      	adds	r3, #32
 800fae2:	4618      	mov	r0, r3
 800fae4:	f7fc fcb4 	bl	800c450 <ld_dword>
 800fae8:	6678      	str	r0, [r7, #100]	; 0x64

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800faea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800faec:	333c      	adds	r3, #60	; 0x3c
 800faee:	330e      	adds	r3, #14
 800faf0:	4618      	mov	r0, r3
 800faf2:	f7fc fc95 	bl	800c420 <ld_word>
 800faf6:	4603      	mov	r3, r0
 800faf8:	877b      	strh	r3, [r7, #58]	; 0x3a
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800fafa:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800fafc:	2b00      	cmp	r3, #0
 800fafe:	d101      	bne.n	800fb04 <mount_volume+0x470>
 800fb00:	230d      	movs	r3, #13
 800fb02:	e0f9      	b.n	800fcf8 <mount_volume+0x664>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800fb04:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 800fb06:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800fb08:	4413      	add	r3, r2
 800fb0a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800fb0c:	8912      	ldrh	r2, [r2, #8]
 800fb0e:	0912      	lsrs	r2, r2, #4
 800fb10:	b292      	uxth	r2, r2
 800fb12:	4413      	add	r3, r2
 800fb14:	637b      	str	r3, [r7, #52]	; 0x34
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800fb16:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800fb18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fb1a:	429a      	cmp	r2, r3
 800fb1c:	d201      	bcs.n	800fb22 <mount_volume+0x48e>
 800fb1e:	230d      	movs	r3, #13
 800fb20:	e0ea      	b.n	800fcf8 <mount_volume+0x664>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800fb22:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800fb24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fb26:	1ad3      	subs	r3, r2, r3
 800fb28:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800fb2a:	8952      	ldrh	r2, [r2, #10]
 800fb2c:	fbb3 f3f2 	udiv	r3, r3, r2
 800fb30:	633b      	str	r3, [r7, #48]	; 0x30
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800fb32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fb34:	2b00      	cmp	r3, #0
 800fb36:	d101      	bne.n	800fb3c <mount_volume+0x4a8>
 800fb38:	230d      	movs	r3, #13
 800fb3a:	e0dd      	b.n	800fcf8 <mount_volume+0x664>
		fmt = 0;
 800fb3c:	2300      	movs	r3, #0
 800fb3e:	65bb      	str	r3, [r7, #88]	; 0x58
		if (nclst <= MAX_FAT32) fmt = FS_FAT32;
 800fb40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fb42:	4a70      	ldr	r2, [pc, #448]	; (800fd04 <mount_volume+0x670>)
 800fb44:	4293      	cmp	r3, r2
 800fb46:	d801      	bhi.n	800fb4c <mount_volume+0x4b8>
 800fb48:	2303      	movs	r3, #3
 800fb4a:	65bb      	str	r3, [r7, #88]	; 0x58
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800fb4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fb4e:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800fb52:	4293      	cmp	r3, r2
 800fb54:	d801      	bhi.n	800fb5a <mount_volume+0x4c6>
 800fb56:	2302      	movs	r3, #2
 800fb58:	65bb      	str	r3, [r7, #88]	; 0x58
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800fb5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fb5c:	f640 72f5 	movw	r2, #4085	; 0xff5
 800fb60:	4293      	cmp	r3, r2
 800fb62:	d801      	bhi.n	800fb68 <mount_volume+0x4d4>
 800fb64:	2301      	movs	r3, #1
 800fb66:	65bb      	str	r3, [r7, #88]	; 0x58
		if (fmt == 0) return FR_NO_FILESYSTEM;
 800fb68:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800fb6a:	2b00      	cmp	r3, #0
 800fb6c:	d101      	bne.n	800fb72 <mount_volume+0x4de>
 800fb6e:	230d      	movs	r3, #13
 800fb70:	e0c2      	b.n	800fcf8 <mount_volume+0x664>

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800fb72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fb74:	1c9a      	adds	r2, r3, #2
 800fb76:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fb78:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 800fb7a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fb7c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800fb7e:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800fb80:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 800fb82:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fb84:	441a      	add	r2, r3
 800fb86:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fb88:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 800fb8a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800fb8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fb8e:	441a      	add	r2, r3
 800fb90:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fb92:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 800fb94:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800fb96:	2b03      	cmp	r3, #3
 800fb98:	d11e      	bne.n	800fbd8 <mount_volume+0x544>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800fb9a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fb9c:	333c      	adds	r3, #60	; 0x3c
 800fb9e:	332a      	adds	r3, #42	; 0x2a
 800fba0:	4618      	mov	r0, r3
 800fba2:	f7fc fc3d 	bl	800c420 <ld_word>
 800fba6:	4603      	mov	r3, r0
 800fba8:	2b00      	cmp	r3, #0
 800fbaa:	d001      	beq.n	800fbb0 <mount_volume+0x51c>
 800fbac:	230d      	movs	r3, #13
 800fbae:	e0a3      	b.n	800fcf8 <mount_volume+0x664>
			if (fs->n_rootdir != 0) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800fbb0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fbb2:	891b      	ldrh	r3, [r3, #8]
 800fbb4:	2b00      	cmp	r3, #0
 800fbb6:	d001      	beq.n	800fbbc <mount_volume+0x528>
 800fbb8:	230d      	movs	r3, #13
 800fbba:	e09d      	b.n	800fcf8 <mount_volume+0x664>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800fbbc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fbbe:	333c      	adds	r3, #60	; 0x3c
 800fbc0:	332c      	adds	r3, #44	; 0x2c
 800fbc2:	4618      	mov	r0, r3
 800fbc4:	f7fc fc44 	bl	800c450 <ld_dword>
 800fbc8:	4602      	mov	r2, r0
 800fbca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fbcc:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800fbce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fbd0:	69db      	ldr	r3, [r3, #28]
 800fbd2:	009b      	lsls	r3, r3, #2
 800fbd4:	65fb      	str	r3, [r7, #92]	; 0x5c
 800fbd6:	e01e      	b.n	800fc16 <mount_volume+0x582>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 800fbd8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fbda:	891b      	ldrh	r3, [r3, #8]
 800fbdc:	2b00      	cmp	r3, #0
 800fbde:	d101      	bne.n	800fbe4 <mount_volume+0x550>
 800fbe0:	230d      	movs	r3, #13
 800fbe2:	e089      	b.n	800fcf8 <mount_volume+0x664>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800fbe4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fbe6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800fbe8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800fbea:	441a      	add	r2, r3
 800fbec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fbee:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800fbf0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800fbf2:	2b02      	cmp	r3, #2
 800fbf4:	d103      	bne.n	800fbfe <mount_volume+0x56a>
 800fbf6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fbf8:	69db      	ldr	r3, [r3, #28]
 800fbfa:	005b      	lsls	r3, r3, #1
 800fbfc:	e00a      	b.n	800fc14 <mount_volume+0x580>
 800fbfe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fc00:	69da      	ldr	r2, [r3, #28]
 800fc02:	4613      	mov	r3, r2
 800fc04:	005b      	lsls	r3, r3, #1
 800fc06:	4413      	add	r3, r2
 800fc08:	085a      	lsrs	r2, r3, #1
 800fc0a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fc0c:	69db      	ldr	r3, [r3, #28]
 800fc0e:	f003 0301 	and.w	r3, r3, #1
 800fc12:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800fc14:	65fb      	str	r3, [r7, #92]	; 0x5c
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800fc16:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fc18:	6a1a      	ldr	r2, [r3, #32]
 800fc1a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800fc1c:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800fc20:	0a5b      	lsrs	r3, r3, #9
 800fc22:	429a      	cmp	r2, r3
 800fc24:	d201      	bcs.n	800fc2a <mount_volume+0x596>
 800fc26:	230d      	movs	r3, #13
 800fc28:	e066      	b.n	800fcf8 <mount_volume+0x664>

#if !FF_FS_READONLY
		/* Get FSInfo if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800fc2a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fc2c:	f04f 32ff 	mov.w	r2, #4294967295
 800fc30:	619a      	str	r2, [r3, #24]
 800fc32:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fc34:	699a      	ldr	r2, [r3, #24]
 800fc36:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fc38:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800fc3a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fc3c:	2280      	movs	r2, #128	; 0x80
 800fc3e:	711a      	strb	r2, [r3, #4]
#if (FF_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Allow to update FSInfo only if BPB_FSInfo32 == 1 */
 800fc40:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800fc42:	2b03      	cmp	r3, #3
 800fc44:	d149      	bne.n	800fcda <mount_volume+0x646>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800fc46:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fc48:	333c      	adds	r3, #60	; 0x3c
 800fc4a:	3330      	adds	r3, #48	; 0x30
 800fc4c:	4618      	mov	r0, r3
 800fc4e:	f7fc fbe7 	bl	800c420 <ld_word>
 800fc52:	4603      	mov	r3, r0
 800fc54:	2b01      	cmp	r3, #1
 800fc56:	d140      	bne.n	800fcda <mount_volume+0x646>
			&& move_window(fs, bsect + 1) == FR_OK)
 800fc58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fc5a:	3301      	adds	r3, #1
 800fc5c:	4619      	mov	r1, r3
 800fc5e:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800fc60:	f7fc fec6 	bl	800c9f0 <move_window>
 800fc64:	4603      	mov	r3, r0
 800fc66:	2b00      	cmp	r3, #0
 800fc68:	d137      	bne.n	800fcda <mount_volume+0x646>
		{
			fs->fsi_flag = 0;
 800fc6a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fc6c:	2200      	movs	r2, #0
 800fc6e:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSInfo data if available */
 800fc70:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fc72:	333c      	adds	r3, #60	; 0x3c
 800fc74:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800fc78:	4618      	mov	r0, r3
 800fc7a:	f7fc fbd1 	bl	800c420 <ld_word>
 800fc7e:	4603      	mov	r3, r0
 800fc80:	461a      	mov	r2, r3
 800fc82:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800fc86:	429a      	cmp	r2, r3
 800fc88:	d127      	bne.n	800fcda <mount_volume+0x646>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800fc8a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fc8c:	333c      	adds	r3, #60	; 0x3c
 800fc8e:	4618      	mov	r0, r3
 800fc90:	f7fc fbde 	bl	800c450 <ld_dword>
 800fc94:	4603      	mov	r3, r0
 800fc96:	4a1c      	ldr	r2, [pc, #112]	; (800fd08 <mount_volume+0x674>)
 800fc98:	4293      	cmp	r3, r2
 800fc9a:	d11e      	bne.n	800fcda <mount_volume+0x646>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800fc9c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fc9e:	333c      	adds	r3, #60	; 0x3c
 800fca0:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800fca4:	4618      	mov	r0, r3
 800fca6:	f7fc fbd3 	bl	800c450 <ld_dword>
 800fcaa:	4603      	mov	r3, r0
 800fcac:	4a17      	ldr	r2, [pc, #92]	; (800fd0c <mount_volume+0x678>)
 800fcae:	4293      	cmp	r3, r2
 800fcb0:	d113      	bne.n	800fcda <mount_volume+0x646>
			{
#if (FF_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800fcb2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fcb4:	333c      	adds	r3, #60	; 0x3c
 800fcb6:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800fcba:	4618      	mov	r0, r3
 800fcbc:	f7fc fbc8 	bl	800c450 <ld_dword>
 800fcc0:	4602      	mov	r2, r0
 800fcc2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fcc4:	619a      	str	r2, [r3, #24]
#endif
#if (FF_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800fcc6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fcc8:	333c      	adds	r3, #60	; 0x3c
 800fcca:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800fcce:	4618      	mov	r0, r3
 800fcd0:	f7fc fbbe 	bl	800c450 <ld_dword>
 800fcd4:	4602      	mov	r2, r0
 800fcd6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fcd8:	615a      	str	r2, [r3, #20]
		}
#endif	/* (FF_FS_NOFSINFO & 3) != 3 */
#endif	/* !FF_FS_READONLY */
	}

	fs->fs_type = (BYTE)fmt;/* FAT sub-type */
 800fcda:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800fcdc:	b2da      	uxtb	r2, r3
 800fcde:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fce0:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* Volume mount ID */
 800fce2:	4b0b      	ldr	r3, [pc, #44]	; (800fd10 <mount_volume+0x67c>)
 800fce4:	881b      	ldrh	r3, [r3, #0]
 800fce6:	3301      	adds	r3, #1
 800fce8:	b29a      	uxth	r2, r3
 800fcea:	4b09      	ldr	r3, [pc, #36]	; (800fd10 <mount_volume+0x67c>)
 800fcec:	801a      	strh	r2, [r3, #0]
 800fcee:	4b08      	ldr	r3, [pc, #32]	; (800fd10 <mount_volume+0x67c>)
 800fcf0:	881a      	ldrh	r2, [r3, #0]
 800fcf2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fcf4:	80da      	strh	r2, [r3, #6]
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if FF_FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
#endif
	return FR_OK;
 800fcf6:	2300      	movs	r3, #0
}
 800fcf8:	4618      	mov	r0, r3
 800fcfa:	3768      	adds	r7, #104	; 0x68
 800fcfc:	46bd      	mov	sp, r7
 800fcfe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800fd02:	bf00      	nop
 800fd04:	0ffffff5 	.word	0x0ffffff5
 800fd08:	41615252 	.word	0x41615252
 800fd0c:	61417272 	.word	0x61417272
 800fd10:	200009f4 	.word	0x200009f4

0800fd14 <validate>:

static FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	FFOBJID* obj,			/* Pointer to the FFOBJID, the 1st member in the FIL/DIR object, to check validity */
	FATFS** rfs				/* Pointer to pointer to the owner filesystem object to return */
)
{
 800fd14:	b580      	push	{r7, lr}
 800fd16:	b084      	sub	sp, #16
 800fd18:	af00      	add	r7, sp, #0
 800fd1a:	6078      	str	r0, [r7, #4]
 800fd1c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800fd1e:	2309      	movs	r3, #9
 800fd20:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800fd22:	687b      	ldr	r3, [r7, #4]
 800fd24:	2b00      	cmp	r3, #0
 800fd26:	d01c      	beq.n	800fd62 <validate+0x4e>
 800fd28:	687b      	ldr	r3, [r7, #4]
 800fd2a:	681b      	ldr	r3, [r3, #0]
 800fd2c:	2b00      	cmp	r3, #0
 800fd2e:	d018      	beq.n	800fd62 <validate+0x4e>
 800fd30:	687b      	ldr	r3, [r7, #4]
 800fd32:	681b      	ldr	r3, [r3, #0]
 800fd34:	781b      	ldrb	r3, [r3, #0]
 800fd36:	2b00      	cmp	r3, #0
 800fd38:	d013      	beq.n	800fd62 <validate+0x4e>
 800fd3a:	687b      	ldr	r3, [r7, #4]
 800fd3c:	889a      	ldrh	r2, [r3, #4]
 800fd3e:	687b      	ldr	r3, [r7, #4]
 800fd40:	681b      	ldr	r3, [r3, #0]
 800fd42:	88db      	ldrh	r3, [r3, #6]
 800fd44:	429a      	cmp	r2, r3
 800fd46:	d10c      	bne.n	800fd62 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->pdrv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800fd48:	687b      	ldr	r3, [r7, #4]
 800fd4a:	681b      	ldr	r3, [r3, #0]
 800fd4c:	785b      	ldrb	r3, [r3, #1]
 800fd4e:	4618      	mov	r0, r3
 800fd50:	f7fc fad6 	bl	800c300 <disk_status>
 800fd54:	4603      	mov	r3, r0
 800fd56:	f003 0301 	and.w	r3, r3, #1
 800fd5a:	2b00      	cmp	r3, #0
 800fd5c:	d101      	bne.n	800fd62 <validate+0x4e>
			ENTER_FF(obj->fs);  //FATFS,,
			res = FR_OK;
 800fd5e:	2300      	movs	r3, #0
 800fd60:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*rfs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800fd62:	7bfb      	ldrb	r3, [r7, #15]
 800fd64:	2b00      	cmp	r3, #0
 800fd66:	d102      	bne.n	800fd6e <validate+0x5a>
 800fd68:	687b      	ldr	r3, [r7, #4]
 800fd6a:	681b      	ldr	r3, [r3, #0]
 800fd6c:	e000      	b.n	800fd70 <validate+0x5c>
 800fd6e:	2300      	movs	r3, #0
 800fd70:	683a      	ldr	r2, [r7, #0]
 800fd72:	6013      	str	r3, [r2, #0]
	return res;
 800fd74:	7bfb      	ldrb	r3, [r7, #15]
}
 800fd76:	4618      	mov	r0, r3
 800fd78:	3710      	adds	r7, #16
 800fd7a:	46bd      	mov	sp, r7
 800fd7c:	bd80      	pop	{r7, pc}
	...

0800fd80 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the filesystem object to be registered (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mount option: 0=Do not mount (delayed mount), 1=Mount immediately */
)
{
 800fd80:	b580      	push	{r7, lr}
 800fd82:	b088      	sub	sp, #32
 800fd84:	af00      	add	r7, sp, #0
 800fd86:	60f8      	str	r0, [r7, #12]
 800fd88:	60b9      	str	r1, [r7, #8]
 800fd8a:	4613      	mov	r3, r2
 800fd8c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800fd8e:	68bb      	ldr	r3, [r7, #8]
 800fd90:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800fd92:	f107 0310 	add.w	r3, r7, #16
 800fd96:	4618      	mov	r0, r3
 800fd98:	f7ff fb1f 	bl	800f3da <get_ldnumber>
 800fd9c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800fd9e:	69fb      	ldr	r3, [r7, #28]
 800fda0:	2b00      	cmp	r3, #0
 800fda2:	da01      	bge.n	800fda8 <f_mount+0x28>
 800fda4:	230b      	movs	r3, #11
 800fda6:	e025      	b.n	800fdf4 <f_mount+0x74>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800fda8:	4a14      	ldr	r2, [pc, #80]	; (800fdfc <f_mount+0x7c>)
 800fdaa:	69fb      	ldr	r3, [r7, #28]
 800fdac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fdb0:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800fdb2:	69bb      	ldr	r3, [r7, #24]
 800fdb4:	2b00      	cmp	r3, #0
 800fdb6:	d002      	beq.n	800fdbe <f_mount+0x3e>
		clear_lock(cfs);
#endif
#if FF_FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800fdb8:	69bb      	ldr	r3, [r7, #24]
 800fdba:	2200      	movs	r2, #0
 800fdbc:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800fdbe:	68fb      	ldr	r3, [r7, #12]
 800fdc0:	2b00      	cmp	r3, #0
 800fdc2:	d002      	beq.n	800fdca <f_mount+0x4a>
		fs->fs_type = 0;				/* Clear new fs object */
 800fdc4:	68fb      	ldr	r3, [r7, #12]
 800fdc6:	2200      	movs	r2, #0
 800fdc8:	701a      	strb	r2, [r3, #0]
#if FF_FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800fdca:	68fa      	ldr	r2, [r7, #12]
 800fdcc:	490b      	ldr	r1, [pc, #44]	; (800fdfc <f_mount+0x7c>)
 800fdce:	69fb      	ldr	r3, [r7, #28]
 800fdd0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (opt == 0) return FR_OK;			/* Do not mount now, it will be mounted later */
 800fdd4:	79fb      	ldrb	r3, [r7, #7]
 800fdd6:	2b00      	cmp	r3, #0
 800fdd8:	d101      	bne.n	800fdde <f_mount+0x5e>
 800fdda:	2300      	movs	r3, #0
 800fddc:	e00a      	b.n	800fdf4 <f_mount+0x74>

	res = mount_volume(&path, &fs, 0);	/* Force mounted the volume */
 800fdde:	f107 010c 	add.w	r1, r7, #12
 800fde2:	f107 0308 	add.w	r3, r7, #8
 800fde6:	2200      	movs	r2, #0
 800fde8:	4618      	mov	r0, r3
 800fdea:	f7ff fc53 	bl	800f694 <mount_volume>
 800fdee:	4603      	mov	r3, r0
 800fdf0:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800fdf2:	7dfb      	ldrb	r3, [r7, #23]
}
 800fdf4:	4618      	mov	r0, r3
 800fdf6:	3720      	adds	r7, #32
 800fdf8:	46bd      	mov	sp, r7
 800fdfa:	bd80      	pop	{r7, pc}
 800fdfc:	200009f0 	.word	0x200009f0

0800fe00 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and open mode flags */
)
{
 800fe00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe04:	b0a9      	sub	sp, #164	; 0xa4
 800fe06:	af00      	add	r7, sp, #0
 800fe08:	61f8      	str	r0, [r7, #28]
 800fe0a:	61b9      	str	r1, [r7, #24]
 800fe0c:	4613      	mov	r3, r2
 800fe0e:	75fb      	strb	r3, [r7, #23]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800fe10:	69fb      	ldr	r3, [r7, #28]
 800fe12:	2b00      	cmp	r3, #0
 800fe14:	d101      	bne.n	800fe1a <f_open+0x1a>
 800fe16:	2309      	movs	r3, #9
 800fe18:	e24b      	b.n	80102b2 <f_open+0x4b2>

	/* Get logical drive number */
	mode &= FF_FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND;
 800fe1a:	7dfb      	ldrb	r3, [r7, #23]
 800fe1c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800fe20:	75fb      	strb	r3, [r7, #23]
	res = mount_volume(&path, &fs, mode);
 800fe22:	7dfa      	ldrb	r2, [r7, #23]
 800fe24:	f107 0124 	add.w	r1, r7, #36	; 0x24
 800fe28:	f107 0318 	add.w	r3, r7, #24
 800fe2c:	4618      	mov	r0, r3
 800fe2e:	f7ff fc31 	bl	800f694 <mount_volume>
 800fe32:	4603      	mov	r3, r0
 800fe34:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	if (res == FR_OK) {
 800fe38:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 800fe3c:	2b00      	cmp	r3, #0
 800fe3e:	f040 822f 	bne.w	80102a0 <f_open+0x4a0>
		dj.obj.fs = fs;
 800fe42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe44:	62bb      	str	r3, [r7, #40]	; 0x28
		INIT_NAMBUF(fs);
 800fe46:	f44f 608c 	mov.w	r0, #1120	; 0x460
 800fe4a:	f000 fff4 	bl	8010e36 <ff_memalloc>
 800fe4e:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
 800fe52:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800fe56:	2b00      	cmp	r3, #0
 800fe58:	d101      	bne.n	800fe5e <f_open+0x5e>
 800fe5a:	2311      	movs	r3, #17
 800fe5c:	e229      	b.n	80102b2 <f_open+0x4b2>
 800fe5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe60:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800fe64:	60da      	str	r2, [r3, #12]
 800fe66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe68:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800fe6c:	f502 7200 	add.w	r2, r2, #512	; 0x200
 800fe70:	611a      	str	r2, [r3, #16]
		res = follow_path(&dj, path);	/* Follow the file path */
 800fe72:	69ba      	ldr	r2, [r7, #24]
 800fe74:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800fe78:	4611      	mov	r1, r2
 800fe7a:	4618      	mov	r0, r3
 800fe7c:	f7ff fa1e 	bl	800f2bc <follow_path>
 800fe80:	4603      	mov	r3, r0
 800fe82:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
#if !FF_FS_READONLY	/* Read/Write configuration */
		if (res == FR_OK) {
 800fe86:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 800fe8a:	2b00      	cmp	r3, #0
 800fe8c:	d107      	bne.n	800fe9e <f_open+0x9e>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800fe8e:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 800fe92:	b25b      	sxtb	r3, r3
 800fe94:	2b00      	cmp	r3, #0
 800fe96:	da02      	bge.n	800fe9e <f_open+0x9e>
				res = FR_INVALID_NAME;
 800fe98:	2306      	movs	r3, #6
 800fe9a:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);		/* Check if the file can be used */
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800fe9e:	7dfb      	ldrb	r3, [r7, #23]
 800fea0:	f003 031c 	and.w	r3, r3, #28
 800fea4:	2b00      	cmp	r3, #0
 800fea6:	f000 80d8 	beq.w	801005a <f_open+0x25a>
			if (res != FR_OK) {					/* No file, create new */
 800feaa:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 800feae:	2b00      	cmp	r3, #0
 800feb0:	d010      	beq.n	800fed4 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800feb2:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 800feb6:	2b04      	cmp	r3, #4
 800feb8:	d107      	bne.n	800feca <f_open+0xca>
#if FF_FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
#else
					res = dir_register(&dj);
 800feba:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800febe:	4618      	mov	r0, r3
 800fec0:	f7fe fcb2 	bl	800e828 <dir_register>
 800fec4:	4603      	mov	r3, r0
 800fec6:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800feca:	7dfb      	ldrb	r3, [r7, #23]
 800fecc:	f043 0308 	orr.w	r3, r3, #8
 800fed0:	75fb      	strb	r3, [r7, #23]
 800fed2:	e011      	b.n	800fef8 <f_open+0xf8>
			}
			else {								/* Any object with the same name is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800fed4:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800fed8:	f003 0311 	and.w	r3, r3, #17
 800fedc:	2b00      	cmp	r3, #0
 800fede:	d003      	beq.n	800fee8 <f_open+0xe8>
					res = FR_DENIED;
 800fee0:	2307      	movs	r3, #7
 800fee2:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
 800fee6:	e007      	b.n	800fef8 <f_open+0xf8>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800fee8:	7dfb      	ldrb	r3, [r7, #23]
 800feea:	f003 0304 	and.w	r3, r3, #4
 800feee:	2b00      	cmp	r3, #0
 800fef0:	d002      	beq.n	800fef8 <f_open+0xf8>
 800fef2:	2308      	movs	r3, #8
 800fef4:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate the file if overwrite mode */
 800fef8:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 800fefc:	2b00      	cmp	r3, #0
 800fefe:	f040 80c8 	bne.w	8010092 <f_open+0x292>
 800ff02:	7dfb      	ldrb	r3, [r7, #23]
 800ff04:	f003 0308 	and.w	r3, r3, #8
 800ff08:	2b00      	cmp	r3, #0
 800ff0a:	f000 80c2 	beq.w	8010092 <f_open+0x292>
#if FF_FS_EXFAT
				if (fs->fs_type == FS_EXFAT) {
 800ff0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff10:	781b      	ldrb	r3, [r3, #0]
 800ff12:	2b04      	cmp	r3, #4
 800ff14:	d14e      	bne.n	800ffb4 <f_open+0x1b4>
					/* Get current allocation info */
					fp->obj.fs = fs;
 800ff16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ff18:	69fb      	ldr	r3, [r7, #28]
 800ff1a:	601a      	str	r2, [r3, #0]
					init_alloc_info(fs, &fp->obj);
 800ff1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff1e:	69fa      	ldr	r2, [r7, #28]
 800ff20:	4611      	mov	r1, r2
 800ff22:	4618      	mov	r0, r3
 800ff24:	f7fe f964 	bl	800e1f0 <init_alloc_info>
					/* Set directory entry block initial state */
					memset(fs->dirbuf + 2, 0, 30);	/* Clear 85 entry except for NumSec */
 800ff28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff2a:	691b      	ldr	r3, [r3, #16]
 800ff2c:	3302      	adds	r3, #2
 800ff2e:	221e      	movs	r2, #30
 800ff30:	2100      	movs	r1, #0
 800ff32:	4618      	mov	r0, r3
 800ff34:	f007 fc1e 	bl	8017774 <memset>
					memset(fs->dirbuf + 38, 0, 26);	/* Clear C0 entry except for NumName and NameHash */
 800ff38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff3a:	691b      	ldr	r3, [r3, #16]
 800ff3c:	3326      	adds	r3, #38	; 0x26
 800ff3e:	221a      	movs	r2, #26
 800ff40:	2100      	movs	r1, #0
 800ff42:	4618      	mov	r0, r3
 800ff44:	f007 fc16 	bl	8017774 <memset>
					fs->dirbuf[XDIR_Attr] = AM_ARC;
 800ff48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff4a:	691b      	ldr	r3, [r3, #16]
 800ff4c:	3304      	adds	r3, #4
 800ff4e:	2220      	movs	r2, #32
 800ff50:	701a      	strb	r2, [r3, #0]
					st_dword(fs->dirbuf + XDIR_CrtTime, GET_FATTIME());
 800ff52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff54:	691b      	ldr	r3, [r3, #16]
 800ff56:	f103 0408 	add.w	r4, r3, #8
 800ff5a:	f000 ff40 	bl	8010dde <get_fattime>
 800ff5e:	4603      	mov	r3, r0
 800ff60:	4619      	mov	r1, r3
 800ff62:	4620      	mov	r0, r4
 800ff64:	f7fc fb8d 	bl	800c682 <st_dword>
					fs->dirbuf[XDIR_GenFlags] = 1;
 800ff68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ff6a:	691b      	ldr	r3, [r3, #16]
 800ff6c:	3321      	adds	r3, #33	; 0x21
 800ff6e:	2201      	movs	r2, #1
 800ff70:	701a      	strb	r2, [r3, #0]
					res = store_xdir(&dj);
 800ff72:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800ff76:	4618      	mov	r0, r3
 800ff78:	f7fe f99c 	bl	800e2b4 <store_xdir>
 800ff7c:	4603      	mov	r3, r0
 800ff7e:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
					if (res == FR_OK && fp->obj.sclust != 0) {	/* Remove the cluster chain if exist */
 800ff82:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 800ff86:	2b00      	cmp	r3, #0
 800ff88:	f040 8083 	bne.w	8010092 <f_open+0x292>
 800ff8c:	69fb      	ldr	r3, [r7, #28]
 800ff8e:	689b      	ldr	r3, [r3, #8]
 800ff90:	2b00      	cmp	r3, #0
 800ff92:	d07e      	beq.n	8010092 <f_open+0x292>
						res = remove_chain(&fp->obj, fp->obj.sclust, 0);
 800ff94:	69f8      	ldr	r0, [r7, #28]
 800ff96:	69fb      	ldr	r3, [r7, #28]
 800ff98:	689b      	ldr	r3, [r3, #8]
 800ff9a:	2200      	movs	r2, #0
 800ff9c:	4619      	mov	r1, r3
 800ff9e:	f7fd f93f 	bl	800d220 <remove_chain>
 800ffa2:	4603      	mov	r3, r0
 800ffa4:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
						fs->last_clst = fp->obj.sclust - 1;		/* Reuse the cluster hole */
 800ffa8:	69fb      	ldr	r3, [r7, #28]
 800ffaa:	689a      	ldr	r2, [r3, #8]
 800ffac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ffae:	3a01      	subs	r2, #1
 800ffb0:	615a      	str	r2, [r3, #20]
 800ffb2:	e06e      	b.n	8010092 <f_open+0x292>
					}
				} else
#endif
				{
					/* Set directory entry initial state */
					tm = GET_FATTIME();					/* Set created time */
 800ffb4:	f000 ff13 	bl	8010dde <get_fattime>
 800ffb8:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88
					st_dword(dj.dir + DIR_CrtTime, tm);
 800ffbc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ffbe:	330e      	adds	r3, #14
 800ffc0:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 800ffc4:	4618      	mov	r0, r3
 800ffc6:	f7fc fb5c 	bl	800c682 <st_dword>
					st_dword(dj.dir + DIR_ModTime, tm);
 800ffca:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ffcc:	3316      	adds	r3, #22
 800ffce:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 800ffd2:	4618      	mov	r0, r3
 800ffd4:	f7fc fb55 	bl	800c682 <st_dword>
					cl = ld_clust(fs, dj.dir);			/* Get current cluster chain */
 800ffd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ffda:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800ffdc:	4611      	mov	r1, r2
 800ffde:	4618      	mov	r0, r3
 800ffe0:	f7fd fd95 	bl	800db0e <ld_clust>
 800ffe4:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800ffe8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ffea:	330b      	adds	r3, #11
 800ffec:	2220      	movs	r2, #32
 800ffee:	701a      	strb	r2, [r3, #0]
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800fff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fff2:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800fff4:	2200      	movs	r2, #0
 800fff6:	4618      	mov	r0, r3
 800fff8:	f7fd fda8 	bl	800db4c <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800fffc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800fffe:	331c      	adds	r3, #28
 8010000:	2100      	movs	r1, #0
 8010002:	4618      	mov	r0, r3
 8010004:	f7fc fb3d 	bl	800c682 <st_dword>
					fs->wflag = 1;
 8010008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801000a:	2201      	movs	r2, #1
 801000c:	70da      	strb	r2, [r3, #3]
					if (cl != 0) {						/* Remove the cluster chain if exist */
 801000e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8010012:	2b00      	cmp	r3, #0
 8010014:	d03d      	beq.n	8010092 <f_open+0x292>
						sc = fs->winsect;
 8010016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010018:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801001a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
						res = remove_chain(&dj.obj, cl, 0);
 801001e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8010022:	2200      	movs	r2, #0
 8010024:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 8010028:	4618      	mov	r0, r3
 801002a:	f7fd f8f9 	bl	800d220 <remove_chain>
 801002e:	4603      	mov	r3, r0
 8010030:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
						if (res == FR_OK) {
 8010034:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 8010038:	2b00      	cmp	r3, #0
 801003a:	d12a      	bne.n	8010092 <f_open+0x292>
							res = move_window(fs, sc);
 801003c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801003e:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 8010042:	4618      	mov	r0, r3
 8010044:	f7fc fcd4 	bl	800c9f0 <move_window>
 8010048:	4603      	mov	r3, r0
 801004a:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 801004e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010050:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8010054:	3a01      	subs	r2, #1
 8010056:	615a      	str	r2, [r3, #20]
 8010058:	e01b      	b.n	8010092 <f_open+0x292>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Is the object exsiting? */
 801005a:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 801005e:	2b00      	cmp	r3, #0
 8010060:	d117      	bne.n	8010092 <f_open+0x292>
				if (dj.obj.attr & AM_DIR) {		/* File open against a directory */
 8010062:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8010066:	f003 0310 	and.w	r3, r3, #16
 801006a:	2b00      	cmp	r3, #0
 801006c:	d003      	beq.n	8010076 <f_open+0x276>
					res = FR_NO_FILE;
 801006e:	2304      	movs	r3, #4
 8010070:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
 8010074:	e00d      	b.n	8010092 <f_open+0x292>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* Write mode open against R/O file */
 8010076:	7dfb      	ldrb	r3, [r7, #23]
 8010078:	f003 0302 	and.w	r3, r3, #2
 801007c:	2b00      	cmp	r3, #0
 801007e:	d008      	beq.n	8010092 <f_open+0x292>
 8010080:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8010084:	f003 0301 	and.w	r3, r3, #1
 8010088:	2b00      	cmp	r3, #0
 801008a:	d002      	beq.n	8010092 <f_open+0x292>
						res = FR_DENIED;
 801008c:	2307      	movs	r3, #7
 801008e:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
					}
				}
			}
		}
		if (res == FR_OK) {
 8010092:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 8010096:	2b00      	cmp	r3, #0
 8010098:	d10f      	bne.n	80100ba <f_open+0x2ba>
			if (mode & FA_CREATE_ALWAYS) mode |= FA_MODIFIED;	/* Set file change flag if created or overwritten */
 801009a:	7dfb      	ldrb	r3, [r7, #23]
 801009c:	f003 0308 	and.w	r3, r3, #8
 80100a0:	2b00      	cmp	r3, #0
 80100a2:	d003      	beq.n	80100ac <f_open+0x2ac>
 80100a4:	7dfb      	ldrb	r3, [r7, #23]
 80100a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80100aa:	75fb      	strb	r3, [r7, #23]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 80100ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80100ae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80100b0:	69fb      	ldr	r3, [r7, #28]
 80100b2:	649a      	str	r2, [r3, #72]	; 0x48
			fp->dir_ptr = dj.dir;
 80100b4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80100b6:	69fb      	ldr	r3, [r7, #28]
 80100b8:	64da      	str	r2, [r3, #76]	; 0x4c
				}
			}
		}
#endif

		if (res == FR_OK) {
 80100ba:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 80100be:	2b00      	cmp	r3, #0
 80100c0:	f040 80ea 	bne.w	8010298 <f_open+0x498>
#if FF_FS_EXFAT
			if (fs->fs_type == FS_EXFAT) {
 80100c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80100c6:	781b      	ldrb	r3, [r3, #0]
 80100c8:	2b04      	cmp	r3, #4
 80100ca:	d116      	bne.n	80100fa <f_open+0x2fa>
				fp->obj.c_scl = dj.obj.sclust;							/* Get containing directory info */
 80100cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80100ce:	69fb      	ldr	r3, [r7, #28]
 80100d0:	621a      	str	r2, [r3, #32]
				fp->obj.c_size = ((DWORD)dj.obj.objsize & 0xFFFFFF00) | dj.obj.stat;
 80100d2:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80100d6:	4613      	mov	r3, r2
 80100d8:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80100dc:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 80100e0:	431a      	orrs	r2, r3
 80100e2:	69fb      	ldr	r3, [r7, #28]
 80100e4:	625a      	str	r2, [r3, #36]	; 0x24
				fp->obj.c_ofs = dj.blk_ofs;
 80100e6:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80100e8:	69fb      	ldr	r3, [r7, #28]
 80100ea:	629a      	str	r2, [r3, #40]	; 0x28
				init_alloc_info(fs, &fp->obj);
 80100ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80100ee:	69fa      	ldr	r2, [r7, #28]
 80100f0:	4611      	mov	r1, r2
 80100f2:	4618      	mov	r0, r3
 80100f4:	f7fe f87c 	bl	800e1f0 <init_alloc_info>
 80100f8:	e016      	b.n	8010128 <f_open+0x328>
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80100fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80100fc:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80100fe:	4611      	mov	r1, r2
 8010100:	4618      	mov	r0, r3
 8010102:	f7fd fd04 	bl	800db0e <ld_clust>
 8010106:	4602      	mov	r2, r0
 8010108:	69fb      	ldr	r3, [r7, #28]
 801010a:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 801010c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 801010e:	331c      	adds	r3, #28
 8010110:	4618      	mov	r0, r3
 8010112:	f7fc f99d 	bl	800c450 <ld_dword>
 8010116:	4603      	mov	r3, r0
 8010118:	2200      	movs	r2, #0
 801011a:	60bb      	str	r3, [r7, #8]
 801011c:	60fa      	str	r2, [r7, #12]
 801011e:	69fb      	ldr	r3, [r7, #28]
 8010120:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8010124:	e9c3 1204 	strd	r1, r2, [r3, #16]
			}
#if FF_USE_FASTSEEK
			fp->cltbl = 0;		/* Disable fast seek mode */
 8010128:	69fb      	ldr	r3, [r7, #28]
 801012a:	2200      	movs	r2, #0
 801012c:	651a      	str	r2, [r3, #80]	; 0x50
#endif
			fp->obj.fs = fs;	/* Validate the file object */
 801012e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010130:	69fb      	ldr	r3, [r7, #28]
 8010132:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8010134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010136:	88da      	ldrh	r2, [r3, #6]
 8010138:	69fb      	ldr	r3, [r7, #28]
 801013a:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;	/* Set file access mode */
 801013c:	69fb      	ldr	r3, [r7, #28]
 801013e:	7dfa      	ldrb	r2, [r7, #23]
 8010140:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
			fp->err = 0;		/* Clear error flag */
 8010144:	69fb      	ldr	r3, [r7, #28]
 8010146:	2200      	movs	r2, #0
 8010148:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
			fp->sect = 0;		/* Invalidate current data sector */
 801014c:	69fb      	ldr	r3, [r7, #28]
 801014e:	2200      	movs	r2, #0
 8010150:	645a      	str	r2, [r3, #68]	; 0x44
			fp->fptr = 0;		/* Set file pointer top of the file */
 8010152:	69f9      	ldr	r1, [r7, #28]
 8010154:	f04f 0200 	mov.w	r2, #0
 8010158:	f04f 0300 	mov.w	r3, #0
 801015c:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
#if !FF_FS_READONLY
#if !FF_FS_TINY
			memset(fp->buf, 0, sizeof fp->buf);	/* Clear sector buffer */
 8010160:	69fb      	ldr	r3, [r7, #28]
 8010162:	3354      	adds	r3, #84	; 0x54
 8010164:	f44f 7200 	mov.w	r2, #512	; 0x200
 8010168:	2100      	movs	r1, #0
 801016a:	4618      	mov	r0, r3
 801016c:	f007 fb02 	bl	8017774 <memset>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8010170:	7dfb      	ldrb	r3, [r7, #23]
 8010172:	f003 0320 	and.w	r3, r3, #32
 8010176:	2b00      	cmp	r3, #0
 8010178:	f000 808e 	beq.w	8010298 <f_open+0x498>
 801017c:	69fb      	ldr	r3, [r7, #28]
 801017e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8010182:	4313      	orrs	r3, r2
 8010184:	f000 8088 	beq.w	8010298 <f_open+0x498>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8010188:	69fb      	ldr	r3, [r7, #28]
 801018a:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 801018e:	69f9      	ldr	r1, [r7, #28]
 8010190:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8010194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010196:	895b      	ldrh	r3, [r3, #10]
 8010198:	025b      	lsls	r3, r3, #9
 801019a:	67fb      	str	r3, [r7, #124]	; 0x7c
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 801019c:	69fb      	ldr	r3, [r7, #28]
 801019e:	689b      	ldr	r3, [r3, #8]
 80101a0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80101a4:	69fb      	ldr	r3, [r7, #28]
 80101a6:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80101aa:	e9c7 2324 	strd	r2, r3, [r7, #144]	; 0x90
 80101ae:	e025      	b.n	80101fc <f_open+0x3fc>
					clst = get_fat(&fp->obj, clst);
 80101b0:	69fb      	ldr	r3, [r7, #28]
 80101b2:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
 80101b6:	4618      	mov	r0, r3
 80101b8:	f7fc fcd6 	bl	800cb68 <get_fat>
 80101bc:	f8c7 0098 	str.w	r0, [r7, #152]	; 0x98
					if (clst <= 1) res = FR_INT_ERR;
 80101c0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80101c4:	2b01      	cmp	r3, #1
 80101c6:	d802      	bhi.n	80101ce <f_open+0x3ce>
 80101c8:	2302      	movs	r3, #2
 80101ca:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 80101ce:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80101d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80101d6:	d102      	bne.n	80101de <f_open+0x3de>
 80101d8:	2301      	movs	r3, #1
 80101da:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80101de:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80101e0:	2200      	movs	r2, #0
 80101e2:	461d      	mov	r5, r3
 80101e4:	4616      	mov	r6, r2
 80101e6:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 80101ea:	1b51      	subs	r1, r2, r5
 80101ec:	6039      	str	r1, [r7, #0]
 80101ee:	eb63 0306 	sbc.w	r3, r3, r6
 80101f2:	607b      	str	r3, [r7, #4]
 80101f4:	e9d7 3400 	ldrd	r3, r4, [r7]
 80101f8:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
 80101fc:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 8010200:	2b00      	cmp	r3, #0
 8010202:	d109      	bne.n	8010218 <f_open+0x418>
 8010204:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8010206:	2200      	movs	r2, #0
 8010208:	469a      	mov	sl, r3
 801020a:	4693      	mov	fp, r2
 801020c:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8010210:	4592      	cmp	sl, r2
 8010212:	eb7b 0303 	sbcs.w	r3, fp, r3
 8010216:	d3cb      	bcc.n	80101b0 <f_open+0x3b0>
				}
				fp->clust = clst;
 8010218:	69fb      	ldr	r3, [r7, #28]
 801021a:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 801021e:	641a      	str	r2, [r3, #64]	; 0x40
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8010220:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 8010224:	2b00      	cmp	r3, #0
 8010226:	d137      	bne.n	8010298 <f_open+0x498>
 8010228:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 801022c:	f3c2 0808 	ubfx	r8, r2, #0, #9
 8010230:	f04f 0900 	mov.w	r9, #0
 8010234:	ea58 0309 	orrs.w	r3, r8, r9
 8010238:	d02e      	beq.n	8010298 <f_open+0x498>
					sc = clst2sect(fs, clst);
 801023a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801023c:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
 8010240:	4618      	mov	r0, r3
 8010242:	f7fc fc71 	bl	800cb28 <clst2sect>
 8010246:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
					if (sc == 0) {
 801024a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 801024e:	2b00      	cmp	r3, #0
 8010250:	d103      	bne.n	801025a <f_open+0x45a>
						res = FR_INT_ERR;
 8010252:	2302      	movs	r3, #2
 8010254:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
 8010258:	e01e      	b.n	8010298 <f_open+0x498>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 801025a:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 801025e:	f04f 0200 	mov.w	r2, #0
 8010262:	f04f 0300 	mov.w	r3, #0
 8010266:	0a42      	lsrs	r2, r0, #9
 8010268:	ea42 52c1 	orr.w	r2, r2, r1, lsl #23
 801026c:	0a4b      	lsrs	r3, r1, #9
 801026e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8010272:	441a      	add	r2, r3
 8010274:	69fb      	ldr	r3, [r7, #28]
 8010276:	645a      	str	r2, [r3, #68]	; 0x44
#if !FF_FS_TINY
						if (disk_read(fs->pdrv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8010278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801027a:	7858      	ldrb	r0, [r3, #1]
 801027c:	69fb      	ldr	r3, [r7, #28]
 801027e:	f103 0154 	add.w	r1, r3, #84	; 0x54
 8010282:	69fb      	ldr	r3, [r7, #28]
 8010284:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8010286:	2301      	movs	r3, #1
 8010288:	f7fc f862 	bl	800c350 <disk_read>
 801028c:	4603      	mov	r3, r0
 801028e:	2b00      	cmp	r3, #0
 8010290:	d002      	beq.n	8010298 <f_open+0x498>
 8010292:	2301      	movs	r3, #1
 8010294:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
#endif
			}
#endif
		}

		FREE_NAMBUF();
 8010298:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 801029c:	f000 fdd7 	bl	8010e4e <ff_memfree>
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80102a0:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 80102a4:	2b00      	cmp	r3, #0
 80102a6:	d002      	beq.n	80102ae <f_open+0x4ae>
 80102a8:	69fb      	ldr	r3, [r7, #28]
 80102aa:	2200      	movs	r2, #0
 80102ac:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80102ae:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
}
 80102b2:	4618      	mov	r0, r3
 80102b4:	37a4      	adds	r7, #164	; 0xa4
 80102b6:	46bd      	mov	sp, r7
 80102b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080102bc <f_write>:
	FIL* fp,			/* Open file to be written */
	const void* buff,	/* Data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Number of bytes written */
)
{
 80102bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80102c0:	b08c      	sub	sp, #48	; 0x30
 80102c2:	af00      	add	r7, sp, #0
 80102c4:	60f8      	str	r0, [r7, #12]
 80102c6:	60b9      	str	r1, [r7, #8]
 80102c8:	607a      	str	r2, [r7, #4]
 80102ca:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst;
	LBA_t sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 80102cc:	68bb      	ldr	r3, [r7, #8]
 80102ce:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 80102d0:	683b      	ldr	r3, [r7, #0]
 80102d2:	2200      	movs	r2, #0
 80102d4:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 80102d6:	68fb      	ldr	r3, [r7, #12]
 80102d8:	f107 0210 	add.w	r2, r7, #16
 80102dc:	4611      	mov	r1, r2
 80102de:	4618      	mov	r0, r3
 80102e0:	f7ff fd18 	bl	800fd14 <validate>
 80102e4:	4603      	mov	r3, r0
 80102e6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80102ea:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80102ee:	2b00      	cmp	r3, #0
 80102f0:	d108      	bne.n	8010304 <f_write+0x48>
 80102f2:	68fb      	ldr	r3, [r7, #12]
 80102f4:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80102f8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80102fc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010300:	2b00      	cmp	r3, #0
 8010302:	d002      	beq.n	801030a <f_write+0x4e>
 8010304:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010308:	e187      	b.n	801061a <f_write+0x35e>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 801030a:	68fb      	ldr	r3, [r7, #12]
 801030c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8010310:	f003 0302 	and.w	r3, r3, #2
 8010314:	2b00      	cmp	r3, #0
 8010316:	d101      	bne.n	801031c <f_write+0x60>
 8010318:	2307      	movs	r3, #7
 801031a:	e17e      	b.n	801061a <f_write+0x35e>

	/* Check fptr wrap-around (file size cannot reach 4 GiB at FAT volume) */
	if ((!FF_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 801031c:	693b      	ldr	r3, [r7, #16]
 801031e:	781b      	ldrb	r3, [r3, #0]
 8010320:	2b04      	cmp	r3, #4
 8010322:	f000 816a 	beq.w	80105fa <f_write+0x33e>
 8010326:	68fb      	ldr	r3, [r7, #12]
 8010328:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 801032c:	687b      	ldr	r3, [r7, #4]
 801032e:	18d1      	adds	r1, r2, r3
 8010330:	68fb      	ldr	r3, [r7, #12]
 8010332:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8010336:	4613      	mov	r3, r2
 8010338:	4299      	cmp	r1, r3
 801033a:	f080 815e 	bcs.w	80105fa <f_write+0x33e>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 801033e:	68fb      	ldr	r3, [r7, #12]
 8010340:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8010344:	4613      	mov	r3, r2
 8010346:	43db      	mvns	r3, r3
 8010348:	607b      	str	r3, [r7, #4]
	}

	for ( ; btw > 0; btw -= wcnt, *bw += wcnt, wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize) {	/* Repeat until all data written */
 801034a:	e156      	b.n	80105fa <f_write+0x33e>
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 801034c:	68fb      	ldr	r3, [r7, #12]
 801034e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8010352:	f3c2 0408 	ubfx	r4, r2, #0, #9
 8010356:	2500      	movs	r5, #0
 8010358:	ea54 0305 	orrs.w	r3, r4, r5
 801035c:	f040 80fb 	bne.w	8010556 <f_write+0x29a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8010360:	68fb      	ldr	r3, [r7, #12]
 8010362:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8010366:	f04f 0200 	mov.w	r2, #0
 801036a:	f04f 0300 	mov.w	r3, #0
 801036e:	0a42      	lsrs	r2, r0, #9
 8010370:	ea42 52c1 	orr.w	r2, r2, r1, lsl #23
 8010374:	0a4b      	lsrs	r3, r1, #9
 8010376:	693b      	ldr	r3, [r7, #16]
 8010378:	895b      	ldrh	r3, [r3, #10]
 801037a:	3b01      	subs	r3, #1
 801037c:	4013      	ands	r3, r2
 801037e:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8010380:	69bb      	ldr	r3, [r7, #24]
 8010382:	2b00      	cmp	r3, #0
 8010384:	d146      	bne.n	8010414 <f_write+0x158>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8010386:	68fb      	ldr	r3, [r7, #12]
 8010388:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 801038c:	4313      	orrs	r3, r2
 801038e:	d10c      	bne.n	80103aa <f_write+0xee>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8010390:	68fb      	ldr	r3, [r7, #12]
 8010392:	689b      	ldr	r3, [r3, #8]
 8010394:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8010396:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010398:	2b00      	cmp	r3, #0
 801039a:	d11a      	bne.n	80103d2 <f_write+0x116>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 801039c:	68fb      	ldr	r3, [r7, #12]
 801039e:	2100      	movs	r1, #0
 80103a0:	4618      	mov	r0, r3
 80103a2:	f7fd f81f 	bl	800d3e4 <create_chain>
 80103a6:	62b8      	str	r0, [r7, #40]	; 0x28
 80103a8:	e013      	b.n	80103d2 <f_write+0x116>
					}
				} else {					/* On the middle or end of the file */
#if FF_USE_FASTSEEK
					if (fp->cltbl) {
 80103aa:	68fb      	ldr	r3, [r7, #12]
 80103ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80103ae:	2b00      	cmp	r3, #0
 80103b0:	d007      	beq.n	80103c2 <f_write+0x106>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80103b2:	68fb      	ldr	r3, [r7, #12]
 80103b4:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 80103b8:	68f8      	ldr	r0, [r7, #12]
 80103ba:	f7fd f94e 	bl	800d65a <clmt_clust>
 80103be:	62b8      	str	r0, [r7, #40]	; 0x28
 80103c0:	e007      	b.n	80103d2 <f_write+0x116>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80103c2:	68fa      	ldr	r2, [r7, #12]
 80103c4:	68fb      	ldr	r3, [r7, #12]
 80103c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80103c8:	4619      	mov	r1, r3
 80103ca:	4610      	mov	r0, r2
 80103cc:	f7fd f80a 	bl	800d3e4 <create_chain>
 80103d0:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80103d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80103d4:	2b00      	cmp	r3, #0
 80103d6:	f000 8115 	beq.w	8010604 <f_write+0x348>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 80103da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80103dc:	2b01      	cmp	r3, #1
 80103de:	d105      	bne.n	80103ec <f_write+0x130>
 80103e0:	68fb      	ldr	r3, [r7, #12]
 80103e2:	2202      	movs	r2, #2
 80103e4:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 80103e8:	2302      	movs	r3, #2
 80103ea:	e116      	b.n	801061a <f_write+0x35e>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80103ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80103ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80103f2:	d105      	bne.n	8010400 <f_write+0x144>
 80103f4:	68fb      	ldr	r3, [r7, #12]
 80103f6:	2201      	movs	r2, #1
 80103f8:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 80103fc:	2301      	movs	r3, #1
 80103fe:	e10c      	b.n	801061a <f_write+0x35e>
				fp->clust = clst;			/* Update current cluster */
 8010400:	68fb      	ldr	r3, [r7, #12]
 8010402:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010404:	641a      	str	r2, [r3, #64]	; 0x40
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8010406:	68fb      	ldr	r3, [r7, #12]
 8010408:	689b      	ldr	r3, [r3, #8]
 801040a:	2b00      	cmp	r3, #0
 801040c:	d102      	bne.n	8010414 <f_write+0x158>
 801040e:	68fb      	ldr	r3, [r7, #12]
 8010410:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010412:	609a      	str	r2, [r3, #8]
			}
#if FF_FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8010414:	68fb      	ldr	r3, [r7, #12]
 8010416:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801041a:	b25b      	sxtb	r3, r3
 801041c:	2b00      	cmp	r3, #0
 801041e:	da1b      	bge.n	8010458 <f_write+0x19c>
				if (disk_write(fs->pdrv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8010420:	693b      	ldr	r3, [r7, #16]
 8010422:	7858      	ldrb	r0, [r3, #1]
 8010424:	68fb      	ldr	r3, [r7, #12]
 8010426:	f103 0154 	add.w	r1, r3, #84	; 0x54
 801042a:	68fb      	ldr	r3, [r7, #12]
 801042c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 801042e:	2301      	movs	r3, #1
 8010430:	f7fb ffb5 	bl	800c39e <disk_write>
 8010434:	4603      	mov	r3, r0
 8010436:	2b00      	cmp	r3, #0
 8010438:	d005      	beq.n	8010446 <f_write+0x18a>
 801043a:	68fb      	ldr	r3, [r7, #12]
 801043c:	2201      	movs	r2, #1
 801043e:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 8010442:	2301      	movs	r3, #1
 8010444:	e0e9      	b.n	801061a <f_write+0x35e>
				fp->flag &= (BYTE)~FA_DIRTY;
 8010446:	68fb      	ldr	r3, [r7, #12]
 8010448:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801044c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010450:	b2da      	uxtb	r2, r3
 8010452:	68fb      	ldr	r3, [r7, #12]
 8010454:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
			}
#endif
			sect = clst2sect(fs, fp->clust);	/* Get current sector */
 8010458:	693a      	ldr	r2, [r7, #16]
 801045a:	68fb      	ldr	r3, [r7, #12]
 801045c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801045e:	4619      	mov	r1, r3
 8010460:	4610      	mov	r0, r2
 8010462:	f7fc fb61 	bl	800cb28 <clst2sect>
 8010466:	6178      	str	r0, [r7, #20]
			if (sect == 0) ABORT(fs, FR_INT_ERR);
 8010468:	697b      	ldr	r3, [r7, #20]
 801046a:	2b00      	cmp	r3, #0
 801046c:	d105      	bne.n	801047a <f_write+0x1be>
 801046e:	68fb      	ldr	r3, [r7, #12]
 8010470:	2202      	movs	r2, #2
 8010472:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 8010476:	2302      	movs	r3, #2
 8010478:	e0cf      	b.n	801061a <f_write+0x35e>
			sect += csect;
 801047a:	697a      	ldr	r2, [r7, #20]
 801047c:	69bb      	ldr	r3, [r7, #24]
 801047e:	4413      	add	r3, r2
 8010480:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8010482:	687b      	ldr	r3, [r7, #4]
 8010484:	0a5b      	lsrs	r3, r3, #9
 8010486:	623b      	str	r3, [r7, #32]
			if (cc > 0) {					/* Write maximum contiguous sectors directly */
 8010488:	6a3b      	ldr	r3, [r7, #32]
 801048a:	2b00      	cmp	r3, #0
 801048c:	d03f      	beq.n	801050e <f_write+0x252>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 801048e:	69ba      	ldr	r2, [r7, #24]
 8010490:	6a3b      	ldr	r3, [r7, #32]
 8010492:	4413      	add	r3, r2
 8010494:	693a      	ldr	r2, [r7, #16]
 8010496:	8952      	ldrh	r2, [r2, #10]
 8010498:	4293      	cmp	r3, r2
 801049a:	d905      	bls.n	80104a8 <f_write+0x1ec>
					cc = fs->csize - csect;
 801049c:	693b      	ldr	r3, [r7, #16]
 801049e:	895b      	ldrh	r3, [r3, #10]
 80104a0:	461a      	mov	r2, r3
 80104a2:	69bb      	ldr	r3, [r7, #24]
 80104a4:	1ad3      	subs	r3, r2, r3
 80104a6:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->pdrv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80104a8:	693b      	ldr	r3, [r7, #16]
 80104aa:	7858      	ldrb	r0, [r3, #1]
 80104ac:	6a3b      	ldr	r3, [r7, #32]
 80104ae:	697a      	ldr	r2, [r7, #20]
 80104b0:	69f9      	ldr	r1, [r7, #28]
 80104b2:	f7fb ff74 	bl	800c39e <disk_write>
 80104b6:	4603      	mov	r3, r0
 80104b8:	2b00      	cmp	r3, #0
 80104ba:	d005      	beq.n	80104c8 <f_write+0x20c>
 80104bc:	68fb      	ldr	r3, [r7, #12]
 80104be:	2201      	movs	r2, #1
 80104c0:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 80104c4:	2301      	movs	r3, #1
 80104c6:	e0a8      	b.n	801061a <f_write+0x35e>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					memcpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80104c8:	68fb      	ldr	r3, [r7, #12]
 80104ca:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80104cc:	697b      	ldr	r3, [r7, #20]
 80104ce:	1ad3      	subs	r3, r2, r3
 80104d0:	6a3a      	ldr	r2, [r7, #32]
 80104d2:	429a      	cmp	r2, r3
 80104d4:	d917      	bls.n	8010506 <f_write+0x24a>
					memcpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 80104d6:	68fb      	ldr	r3, [r7, #12]
 80104d8:	f103 0054 	add.w	r0, r3, #84	; 0x54
 80104dc:	68fb      	ldr	r3, [r7, #12]
 80104de:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80104e0:	697b      	ldr	r3, [r7, #20]
 80104e2:	1ad3      	subs	r3, r2, r3
 80104e4:	025b      	lsls	r3, r3, #9
 80104e6:	69fa      	ldr	r2, [r7, #28]
 80104e8:	4413      	add	r3, r2
 80104ea:	f44f 7200 	mov.w	r2, #512	; 0x200
 80104ee:	4619      	mov	r1, r3
 80104f0:	f007 f932 	bl	8017758 <memcpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 80104f4:	68fb      	ldr	r3, [r7, #12]
 80104f6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80104fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80104fe:	b2da      	uxtb	r2, r3
 8010500:	68fb      	ldr	r3, [r7, #12]
 8010502:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8010506:	6a3b      	ldr	r3, [r7, #32]
 8010508:	025b      	lsls	r3, r3, #9
 801050a:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 801050c:	e04a      	b.n	80105a4 <f_write+0x2e8>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 801050e:	68fb      	ldr	r3, [r7, #12]
 8010510:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010512:	697a      	ldr	r2, [r7, #20]
 8010514:	429a      	cmp	r2, r3
 8010516:	d01b      	beq.n	8010550 <f_write+0x294>
				fp->fptr < fp->obj.objsize &&
 8010518:	68fb      	ldr	r3, [r7, #12]
 801051a:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 801051e:	68fb      	ldr	r3, [r7, #12]
 8010520:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8010524:	4290      	cmp	r0, r2
 8010526:	eb71 0303 	sbcs.w	r3, r1, r3
 801052a:	d211      	bcs.n	8010550 <f_write+0x294>
				disk_read(fs->pdrv, fp->buf, sect, 1) != RES_OK) {
 801052c:	693b      	ldr	r3, [r7, #16]
 801052e:	7858      	ldrb	r0, [r3, #1]
 8010530:	68fb      	ldr	r3, [r7, #12]
 8010532:	f103 0154 	add.w	r1, r3, #84	; 0x54
 8010536:	2301      	movs	r3, #1
 8010538:	697a      	ldr	r2, [r7, #20]
 801053a:	f7fb ff09 	bl	800c350 <disk_read>
 801053e:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8010540:	2b00      	cmp	r3, #0
 8010542:	d005      	beq.n	8010550 <f_write+0x294>
					ABORT(fs, FR_DISK_ERR);
 8010544:	68fb      	ldr	r3, [r7, #12]
 8010546:	2201      	movs	r2, #1
 8010548:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 801054c:	2301      	movs	r3, #1
 801054e:	e064      	b.n	801061a <f_write+0x35e>
			}
#endif
			fp->sect = sect;
 8010550:	68fb      	ldr	r3, [r7, #12]
 8010552:	697a      	ldr	r2, [r7, #20]
 8010554:	645a      	str	r2, [r3, #68]	; 0x44
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes remains in the sector */
 8010556:	68fb      	ldr	r3, [r7, #12]
 8010558:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 801055c:	4613      	mov	r3, r2
 801055e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010562:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8010566:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8010568:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801056a:	687b      	ldr	r3, [r7, #4]
 801056c:	429a      	cmp	r2, r3
 801056e:	d901      	bls.n	8010574 <f_write+0x2b8>
 8010570:	687b      	ldr	r3, [r7, #4]
 8010572:	627b      	str	r3, [r7, #36]	; 0x24
#if FF_FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		memcpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		memcpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8010574:	68fb      	ldr	r3, [r7, #12]
 8010576:	f103 0154 	add.w	r1, r3, #84	; 0x54
 801057a:	68fb      	ldr	r3, [r7, #12]
 801057c:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8010580:	4613      	mov	r3, r2
 8010582:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010586:	440b      	add	r3, r1
 8010588:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801058a:	69f9      	ldr	r1, [r7, #28]
 801058c:	4618      	mov	r0, r3
 801058e:	f007 f8e3 	bl	8017758 <memcpy>
		fp->flag |= FA_DIRTY;
 8010592:	68fb      	ldr	r3, [r7, #12]
 8010594:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8010598:	f063 037f 	orn	r3, r3, #127	; 0x7f
 801059c:	b2da      	uxtb	r2, r3
 801059e:	68fb      	ldr	r3, [r7, #12]
 80105a0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	for ( ; btw > 0; btw -= wcnt, *bw += wcnt, wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize) {	/* Repeat until all data written */
 80105a4:	687a      	ldr	r2, [r7, #4]
 80105a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80105a8:	1ad3      	subs	r3, r2, r3
 80105aa:	607b      	str	r3, [r7, #4]
 80105ac:	683b      	ldr	r3, [r7, #0]
 80105ae:	681a      	ldr	r2, [r3, #0]
 80105b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80105b2:	441a      	add	r2, r3
 80105b4:	683b      	ldr	r3, [r7, #0]
 80105b6:	601a      	str	r2, [r3, #0]
 80105b8:	69fa      	ldr	r2, [r7, #28]
 80105ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80105bc:	4413      	add	r3, r2
 80105be:	61fb      	str	r3, [r7, #28]
 80105c0:	68fb      	ldr	r3, [r7, #12]
 80105c2:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 80105c6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80105c8:	2000      	movs	r0, #0
 80105ca:	4688      	mov	r8, r1
 80105cc:	4681      	mov	r9, r0
 80105ce:	eb12 0a08 	adds.w	sl, r2, r8
 80105d2:	eb43 0b09 	adc.w	fp, r3, r9
 80105d6:	68fb      	ldr	r3, [r7, #12]
 80105d8:	e9c3 ab0e 	strd	sl, fp, [r3, #56]	; 0x38
 80105dc:	68fb      	ldr	r3, [r7, #12]
 80105de:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80105e2:	68f9      	ldr	r1, [r7, #12]
 80105e4:	e9d1 010e 	ldrd	r0, r1, [r1, #56]	; 0x38
 80105e8:	4282      	cmp	r2, r0
 80105ea:	eb73 0c01 	sbcs.w	ip, r3, r1
 80105ee:	d201      	bcs.n	80105f4 <f_write+0x338>
 80105f0:	4602      	mov	r2, r0
 80105f2:	460b      	mov	r3, r1
 80105f4:	68f9      	ldr	r1, [r7, #12]
 80105f6:	e9c1 2304 	strd	r2, r3, [r1, #16]
 80105fa:	687b      	ldr	r3, [r7, #4]
 80105fc:	2b00      	cmp	r3, #0
 80105fe:	f47f aea5 	bne.w	801034c <f_write+0x90>
 8010602:	e000      	b.n	8010606 <f_write+0x34a>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8010604:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8010606:	68fb      	ldr	r3, [r7, #12]
 8010608:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801060c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010610:	b2da      	uxtb	r2, r3
 8010612:	68fb      	ldr	r3, [r7, #12]
 8010614:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

	LEAVE_FF(fs, FR_OK);
 8010618:	2300      	movs	r3, #0
}
 801061a:	4618      	mov	r0, r3
 801061c:	3730      	adds	r7, #48	; 0x30
 801061e:	46bd      	mov	sp, r7
 8010620:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08010624 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Open file to be synced */
)
{
 8010624:	b580      	push	{r7, lr}
 8010626:	b09c      	sub	sp, #112	; 0x70
 8010628:	af00      	add	r7, sp, #0
 801062a:	6078      	str	r0, [r7, #4]
	FATFS *fs;
	DWORD tm;
	BYTE *dir;


	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 801062c:	687b      	ldr	r3, [r7, #4]
 801062e:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8010632:	4611      	mov	r1, r2
 8010634:	4618      	mov	r0, r3
 8010636:	f7ff fb6d 	bl	800fd14 <validate>
 801063a:	4603      	mov	r3, r0
 801063c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if (res == FR_OK) {
 8010640:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8010644:	2b00      	cmp	r3, #0
 8010646:	f040 8119 	bne.w	801087c <f_sync+0x258>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 801064a:	687b      	ldr	r3, [r7, #4]
 801064c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8010650:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010654:	2b00      	cmp	r3, #0
 8010656:	f000 8111 	beq.w	801087c <f_sync+0x258>
#if !FF_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 801065a:	687b      	ldr	r3, [r7, #4]
 801065c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8010660:	b25b      	sxtb	r3, r3
 8010662:	2b00      	cmp	r3, #0
 8010664:	da17      	bge.n	8010696 <f_sync+0x72>
				if (disk_write(fs->pdrv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8010666:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8010668:	7858      	ldrb	r0, [r3, #1]
 801066a:	687b      	ldr	r3, [r7, #4]
 801066c:	f103 0154 	add.w	r1, r3, #84	; 0x54
 8010670:	687b      	ldr	r3, [r7, #4]
 8010672:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8010674:	2301      	movs	r3, #1
 8010676:	f7fb fe92 	bl	800c39e <disk_write>
 801067a:	4603      	mov	r3, r0
 801067c:	2b00      	cmp	r3, #0
 801067e:	d001      	beq.n	8010684 <f_sync+0x60>
 8010680:	2301      	movs	r3, #1
 8010682:	e0fd      	b.n	8010880 <f_sync+0x25c>
				fp->flag &= (BYTE)~FA_DIRTY;
 8010684:	687b      	ldr	r3, [r7, #4]
 8010686:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801068a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801068e:	b2da      	uxtb	r2, r3
 8010690:	687b      	ldr	r3, [r7, #4]
 8010692:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8010696:	f000 fba2 	bl	8010dde <get_fattime>
 801069a:	66b8      	str	r0, [r7, #104]	; 0x68
#if FF_FS_EXFAT
			if (fs->fs_type == FS_EXFAT) {
 801069c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801069e:	781b      	ldrb	r3, [r3, #0]
 80106a0:	2b04      	cmp	r3, #4
 80106a2:	f040 80a0 	bne.w	80107e6 <f_sync+0x1c2>
				res = fill_first_frag(&fp->obj);	/* Fill first fragment on the FAT if needed */
 80106a6:	687b      	ldr	r3, [r7, #4]
 80106a8:	4618      	mov	r0, r3
 80106aa:	f7fc fd59 	bl	800d160 <fill_first_frag>
 80106ae:	4603      	mov	r3, r0
 80106b0:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
				if (res == FR_OK) {
 80106b4:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80106b8:	2b00      	cmp	r3, #0
 80106ba:	d10a      	bne.n	80106d2 <f_sync+0xae>
					res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
 80106bc:	6878      	ldr	r0, [r7, #4]
 80106be:	687b      	ldr	r3, [r7, #4]
 80106c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80106c2:	f04f 32ff 	mov.w	r2, #4294967295
 80106c6:	4619      	mov	r1, r3
 80106c8:	f7fc fd79 	bl	800d1be <fill_last_frag>
 80106cc:	4603      	mov	r3, r0
 80106ce:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
				}
				if (res == FR_OK) {
 80106d2:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80106d6:	2b00      	cmp	r3, #0
 80106d8:	f040 80d0 	bne.w	801087c <f_sync+0x258>
					DIR dj;
					DEF_NAMBUF

					INIT_NAMBUF(fs);
 80106dc:	f44f 608c 	mov.w	r0, #1120	; 0x460
 80106e0:	f000 fba9 	bl	8010e36 <ff_memalloc>
 80106e4:	6638      	str	r0, [r7, #96]	; 0x60
 80106e6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80106e8:	2b00      	cmp	r3, #0
 80106ea:	d101      	bne.n	80106f0 <f_sync+0xcc>
 80106ec:	2311      	movs	r3, #17
 80106ee:	e0c7      	b.n	8010880 <f_sync+0x25c>
 80106f0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80106f2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80106f4:	60da      	str	r2, [r3, #12]
 80106f6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80106f8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80106fa:	f502 7200 	add.w	r2, r2, #512	; 0x200
 80106fe:	611a      	str	r2, [r3, #16]
					res = load_obj_xdir(&dj, &fp->obj);	/* Load directory entry block */
 8010700:	687a      	ldr	r2, [r7, #4]
 8010702:	f107 0308 	add.w	r3, r7, #8
 8010706:	4611      	mov	r1, r2
 8010708:	4618      	mov	r0, r3
 801070a:	f7fd fd9a 	bl	800e242 <load_obj_xdir>
 801070e:	4603      	mov	r3, r0
 8010710:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
					if (res == FR_OK) {
 8010714:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8010718:	2b00      	cmp	r3, #0
 801071a:	d160      	bne.n	80107de <f_sync+0x1ba>
						fs->dirbuf[XDIR_Attr] |= AM_ARC;				/* Set archive attribute to indicate that the file has been changed */
 801071c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801071e:	691b      	ldr	r3, [r3, #16]
 8010720:	3304      	adds	r3, #4
 8010722:	781a      	ldrb	r2, [r3, #0]
 8010724:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8010726:	691b      	ldr	r3, [r3, #16]
 8010728:	3304      	adds	r3, #4
 801072a:	f042 0220 	orr.w	r2, r2, #32
 801072e:	b2d2      	uxtb	r2, r2
 8010730:	701a      	strb	r2, [r3, #0]
						fs->dirbuf[XDIR_GenFlags] = fp->obj.stat | 1;	/* Update file allocation information */
 8010732:	687b      	ldr	r3, [r7, #4]
 8010734:	79da      	ldrb	r2, [r3, #7]
 8010736:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8010738:	691b      	ldr	r3, [r3, #16]
 801073a:	3321      	adds	r3, #33	; 0x21
 801073c:	f042 0201 	orr.w	r2, r2, #1
 8010740:	b2d2      	uxtb	r2, r2
 8010742:	701a      	strb	r2, [r3, #0]
						st_dword(fs->dirbuf + XDIR_FstClus, fp->obj.sclust);		/* Update start cluster */
 8010744:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8010746:	691b      	ldr	r3, [r3, #16]
 8010748:	f103 0234 	add.w	r2, r3, #52	; 0x34
 801074c:	687b      	ldr	r3, [r7, #4]
 801074e:	689b      	ldr	r3, [r3, #8]
 8010750:	4619      	mov	r1, r3
 8010752:	4610      	mov	r0, r2
 8010754:	f7fb ff95 	bl	800c682 <st_dword>
						st_qword(fs->dirbuf + XDIR_FileSize, fp->obj.objsize);		/* Update file size */
 8010758:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801075a:	691b      	ldr	r3, [r3, #16]
 801075c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8010760:	687b      	ldr	r3, [r7, #4]
 8010762:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8010766:	4608      	mov	r0, r1
 8010768:	f7fb ffb7 	bl	800c6da <st_qword>
						st_qword(fs->dirbuf + XDIR_ValidFileSize, fp->obj.objsize);	/* (FatFs does not support Valid File Size feature) */
 801076c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801076e:	691b      	ldr	r3, [r3, #16]
 8010770:	f103 0128 	add.w	r1, r3, #40	; 0x28
 8010774:	687b      	ldr	r3, [r7, #4]
 8010776:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 801077a:	4608      	mov	r0, r1
 801077c:	f7fb ffad 	bl	800c6da <st_qword>
						st_dword(fs->dirbuf + XDIR_ModTime, tm);		/* Update modified time */
 8010780:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8010782:	691b      	ldr	r3, [r3, #16]
 8010784:	330c      	adds	r3, #12
 8010786:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8010788:	4618      	mov	r0, r3
 801078a:	f7fb ff7a 	bl	800c682 <st_dword>
						fs->dirbuf[XDIR_ModTime10] = 0;
 801078e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8010790:	691b      	ldr	r3, [r3, #16]
 8010792:	3315      	adds	r3, #21
 8010794:	2200      	movs	r2, #0
 8010796:	701a      	strb	r2, [r3, #0]
						st_dword(fs->dirbuf + XDIR_AccTime, 0);
 8010798:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801079a:	691b      	ldr	r3, [r3, #16]
 801079c:	3310      	adds	r3, #16
 801079e:	2100      	movs	r1, #0
 80107a0:	4618      	mov	r0, r3
 80107a2:	f7fb ff6e 	bl	800c682 <st_dword>
						res = store_xdir(&dj);	/* Restore it to the directory */
 80107a6:	f107 0308 	add.w	r3, r7, #8
 80107aa:	4618      	mov	r0, r3
 80107ac:	f7fd fd82 	bl	800e2b4 <store_xdir>
 80107b0:	4603      	mov	r3, r0
 80107b2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
						if (res == FR_OK) {
 80107b6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80107ba:	2b00      	cmp	r3, #0
 80107bc:	d10f      	bne.n	80107de <f_sync+0x1ba>
							res = sync_fs(fs);
 80107be:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80107c0:	4618      	mov	r0, r3
 80107c2:	f7fc f943 	bl	800ca4c <sync_fs>
 80107c6:	4603      	mov	r3, r0
 80107c8:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
							fp->flag &= (BYTE)~FA_MODIFIED;
 80107cc:	687b      	ldr	r3, [r7, #4]
 80107ce:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80107d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80107d6:	b2da      	uxtb	r2, r3
 80107d8:	687b      	ldr	r3, [r7, #4]
 80107da:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
						}
					}
					FREE_NAMBUF();
 80107de:	6e38      	ldr	r0, [r7, #96]	; 0x60
 80107e0:	f000 fb35 	bl	8010e4e <ff_memfree>
 80107e4:	e04a      	b.n	801087c <f_sync+0x258>
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 80107e6:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80107e8:	687b      	ldr	r3, [r7, #4]
 80107ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80107ec:	4619      	mov	r1, r3
 80107ee:	4610      	mov	r0, r2
 80107f0:	f7fc f8fe 	bl	800c9f0 <move_window>
 80107f4:	4603      	mov	r3, r0
 80107f6:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
				if (res == FR_OK) {
 80107fa:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80107fe:	2b00      	cmp	r3, #0
 8010800:	d13c      	bne.n	801087c <f_sync+0x258>
					dir = fp->dir_ptr;
 8010802:	687b      	ldr	r3, [r7, #4]
 8010804:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8010806:	667b      	str	r3, [r7, #100]	; 0x64
					dir[DIR_Attr] |= AM_ARC;						/* Set archive attribute to indicate that the file has been changed */
 8010808:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 801080a:	330b      	adds	r3, #11
 801080c:	781a      	ldrb	r2, [r3, #0]
 801080e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8010810:	330b      	adds	r3, #11
 8010812:	f042 0220 	orr.w	r2, r2, #32
 8010816:	b2d2      	uxtb	r2, r2
 8010818:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation information  */
 801081a:	687b      	ldr	r3, [r7, #4]
 801081c:	6818      	ldr	r0, [r3, #0]
 801081e:	687b      	ldr	r3, [r7, #4]
 8010820:	689b      	ldr	r3, [r3, #8]
 8010822:	461a      	mov	r2, r3
 8010824:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8010826:	f7fd f991 	bl	800db4c <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 801082a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 801082c:	f103 001c 	add.w	r0, r3, #28
 8010830:	687b      	ldr	r3, [r7, #4]
 8010832:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8010836:	4613      	mov	r3, r2
 8010838:	4619      	mov	r1, r3
 801083a:	f7fb ff22 	bl	800c682 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 801083e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8010840:	3316      	adds	r3, #22
 8010842:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8010844:	4618      	mov	r0, r3
 8010846:	f7fb ff1c 	bl	800c682 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 801084a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 801084c:	3312      	adds	r3, #18
 801084e:	2100      	movs	r1, #0
 8010850:	4618      	mov	r0, r3
 8010852:	f7fb fefb 	bl	800c64c <st_word>
					fs->wflag = 1;
 8010856:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8010858:	2201      	movs	r2, #1
 801085a:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 801085c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801085e:	4618      	mov	r0, r3
 8010860:	f7fc f8f4 	bl	800ca4c <sync_fs>
 8010864:	4603      	mov	r3, r0
 8010866:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
					fp->flag &= (BYTE)~FA_MODIFIED;
 801086a:	687b      	ldr	r3, [r7, #4]
 801086c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8010870:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010874:	b2da      	uxtb	r2, r3
 8010876:	687b      	ldr	r3, [r7, #4]
 8010878:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 801087c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 8010880:	4618      	mov	r0, r3
 8010882:	3770      	adds	r7, #112	; 0x70
 8010884:	46bd      	mov	sp, r7
 8010886:	bd80      	pop	{r7, pc}

08010888 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Open file to be closed */
)
{
 8010888:	b580      	push	{r7, lr}
 801088a:	b084      	sub	sp, #16
 801088c:	af00      	add	r7, sp, #0
 801088e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !FF_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8010890:	6878      	ldr	r0, [r7, #4]
 8010892:	f7ff fec7 	bl	8010624 <f_sync>
 8010896:	4603      	mov	r3, r0
 8010898:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 801089a:	7bfb      	ldrb	r3, [r7, #15]
 801089c:	2b00      	cmp	r3, #0
 801089e:	d110      	bne.n	80108c2 <f_close+0x3a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 80108a0:	687b      	ldr	r3, [r7, #4]
 80108a2:	f107 0208 	add.w	r2, r7, #8
 80108a6:	4611      	mov	r1, r2
 80108a8:	4618      	mov	r0, r3
 80108aa:	f7ff fa33 	bl	800fd14 <validate>
 80108ae:	4603      	mov	r3, r0
 80108b0:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80108b2:	7bfb      	ldrb	r3, [r7, #15]
 80108b4:	2b00      	cmp	r3, #0
 80108b6:	d104      	bne.n	80108c2 <f_close+0x3a>
#if FF_FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);		/* Decrement file open counter */
			if (res == FR_OK) fp->obj.fs = 0;	/* Invalidate file object */
#else
			fp->obj.fs = 0;	/* Invalidate file object */
 80108b8:	687b      	ldr	r3, [r7, #4]
 80108ba:	2200      	movs	r2, #0
 80108bc:	601a      	str	r2, [r3, #0]
#endif
#if FF_FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
            LEAVE_FF(fp->obj.fs,res);   //FATFSbug,,OS,,,.
 80108be:	7bfb      	ldrb	r3, [r7, #15]
 80108c0:	e000      	b.n	80108c4 <f_close+0x3c>
		}
	}
	return res;
 80108c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80108c4:	4618      	mov	r0, r3
 80108c6:	3710      	adds	r7, #16
 80108c8:	46bd      	mov	sp, r7
 80108ca:	bd80      	pop	{r7, pc}

080108cc <f_stat>:

FRESULT f_stat (
	const TCHAR* path,	/* Pointer to the file path */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 80108cc:	b580      	push	{r7, lr}
 80108ce:	b098      	sub	sp, #96	; 0x60
 80108d0:	af00      	add	r7, sp, #0
 80108d2:	6078      	str	r0, [r7, #4]
 80108d4:	6039      	str	r1, [r7, #0]
	DIR dj;
	DEF_NAMBUF


	/* Get logical drive */
	res = mount_volume(&path, &dj.obj.fs, 0);
 80108d6:	f107 0108 	add.w	r1, r7, #8
 80108da:	1d3b      	adds	r3, r7, #4
 80108dc:	2200      	movs	r2, #0
 80108de:	4618      	mov	r0, r3
 80108e0:	f7fe fed8 	bl	800f694 <mount_volume>
 80108e4:	4603      	mov	r3, r0
 80108e6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 80108ea:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80108ee:	2b00      	cmp	r3, #0
 80108f0:	d134      	bne.n	801095c <f_stat+0x90>
		INIT_NAMBUF(dj.obj.fs);
 80108f2:	f44f 608c 	mov.w	r0, #1120	; 0x460
 80108f6:	f000 fa9e 	bl	8010e36 <ff_memalloc>
 80108fa:	65b8      	str	r0, [r7, #88]	; 0x58
 80108fc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80108fe:	2b00      	cmp	r3, #0
 8010900:	d101      	bne.n	8010906 <f_stat+0x3a>
 8010902:	2311      	movs	r3, #17
 8010904:	e02c      	b.n	8010960 <f_stat+0x94>
 8010906:	68bb      	ldr	r3, [r7, #8]
 8010908:	6dba      	ldr	r2, [r7, #88]	; 0x58
 801090a:	60da      	str	r2, [r3, #12]
 801090c:	68bb      	ldr	r3, [r7, #8]
 801090e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8010910:	f502 7200 	add.w	r2, r2, #512	; 0x200
 8010914:	611a      	str	r2, [r3, #16]
		res = follow_path(&dj, path);	/* Follow the file path */
 8010916:	687a      	ldr	r2, [r7, #4]
 8010918:	f107 0308 	add.w	r3, r7, #8
 801091c:	4611      	mov	r1, r2
 801091e:	4618      	mov	r0, r3
 8010920:	f7fe fccc 	bl	800f2bc <follow_path>
 8010924:	4603      	mov	r3, r0
 8010926:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		if (res == FR_OK) {				/* Follow completed */
 801092a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801092e:	2b00      	cmp	r3, #0
 8010930:	d111      	bne.n	8010956 <f_stat+0x8a>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* It is origin directory */
 8010932:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8010936:	b25b      	sxtb	r3, r3
 8010938:	2b00      	cmp	r3, #0
 801093a:	da03      	bge.n	8010944 <f_stat+0x78>
				res = FR_INVALID_NAME;
 801093c:	2306      	movs	r3, #6
 801093e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8010942:	e008      	b.n	8010956 <f_stat+0x8a>
			} else {							/* Found an object */
				if (fno) get_fileinfo(&dj, fno);
 8010944:	683b      	ldr	r3, [r7, #0]
 8010946:	2b00      	cmp	r3, #0
 8010948:	d005      	beq.n	8010956 <f_stat+0x8a>
 801094a:	f107 0308 	add.w	r3, r7, #8
 801094e:	6839      	ldr	r1, [r7, #0]
 8010950:	4618      	mov	r0, r3
 8010952:	f7fe f915 	bl	800eb80 <get_fileinfo>
			}
		}
		FREE_NAMBUF();
 8010956:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8010958:	f000 fa79 	bl	8010e4e <ff_memfree>
	}

	LEAVE_FF(dj.obj.fs, res);
 801095c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8010960:	4618      	mov	r0, r3
 8010962:	3760      	adds	r7, #96	; 0x60
 8010964:	46bd      	mov	sp, r7
 8010966:	bd80      	pop	{r7, pc}

08010968 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding filesystem object */
)
{
 8010968:	b580      	push	{r7, lr}
 801096a:	b09a      	sub	sp, #104	; 0x68
 801096c:	af00      	add	r7, sp, #0
 801096e:	60f8      	str	r0, [r7, #12]
 8010970:	60b9      	str	r1, [r7, #8]
 8010972:	607a      	str	r2, [r7, #4]
	UINT i;
	FFOBJID obj;


	/* Get logical drive */
	res = mount_volume(&path, &fs, 0);
 8010974:	f107 0144 	add.w	r1, r7, #68	; 0x44
 8010978:	f107 030c 	add.w	r3, r7, #12
 801097c:	2200      	movs	r2, #0
 801097e:	4618      	mov	r0, r3
 8010980:	f7fe fe88 	bl	800f694 <mount_volume>
 8010984:	4603      	mov	r3, r0
 8010986:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 801098a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801098e:	2b00      	cmp	r3, #0
 8010990:	f040 80ea 	bne.w	8010b68 <f_getfree+0x200>
		*fatfs = fs;				/* Return ptr to the fs object */
 8010994:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8010996:	687b      	ldr	r3, [r7, #4]
 8010998:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full FAT scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 801099a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801099c:	699a      	ldr	r2, [r3, #24]
 801099e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80109a0:	69db      	ldr	r3, [r3, #28]
 80109a2:	3b02      	subs	r3, #2
 80109a4:	429a      	cmp	r2, r3
 80109a6:	d804      	bhi.n	80109b2 <f_getfree+0x4a>
			*nclst = fs->free_clst;
 80109a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80109aa:	699a      	ldr	r2, [r3, #24]
 80109ac:	68bb      	ldr	r3, [r7, #8]
 80109ae:	601a      	str	r2, [r3, #0]
 80109b0:	e0da      	b.n	8010b68 <f_getfree+0x200>
		} else {
			/* Scan FAT to obtain number of free clusters */
			nfree = 0;
 80109b2:	2300      	movs	r3, #0
 80109b4:	663b      	str	r3, [r7, #96]	; 0x60
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Scan bit field FAT entries */
 80109b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80109b8:	781b      	ldrb	r3, [r3, #0]
 80109ba:	2b01      	cmp	r3, #1
 80109bc:	d128      	bne.n	8010a10 <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 80109be:	2302      	movs	r3, #2
 80109c0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80109c2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80109c4:	613b      	str	r3, [r7, #16]
				do {
					stat = get_fat(&obj, clst);
 80109c6:	f107 0310 	add.w	r3, r7, #16
 80109ca:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 80109cc:	4618      	mov	r0, r3
 80109ce:	f7fc f8cb 	bl	800cb68 <get_fat>
 80109d2:	64b8      	str	r0, [r7, #72]	; 0x48
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 80109d4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80109d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80109da:	d103      	bne.n	80109e4 <f_getfree+0x7c>
 80109dc:	2301      	movs	r3, #1
 80109de:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80109e2:	e0b0      	b.n	8010b46 <f_getfree+0x1de>
					if (stat == 1) { res = FR_INT_ERR; break; }
 80109e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80109e6:	2b01      	cmp	r3, #1
 80109e8:	d103      	bne.n	80109f2 <f_getfree+0x8a>
 80109ea:	2302      	movs	r3, #2
 80109ec:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80109f0:	e0a9      	b.n	8010b46 <f_getfree+0x1de>
					if (stat == 0) nfree++;
 80109f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80109f4:	2b00      	cmp	r3, #0
 80109f6:	d102      	bne.n	80109fe <f_getfree+0x96>
 80109f8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80109fa:	3301      	adds	r3, #1
 80109fc:	663b      	str	r3, [r7, #96]	; 0x60
				} while (++clst < fs->n_fatent);
 80109fe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8010a00:	3301      	adds	r3, #1
 8010a02:	65fb      	str	r3, [r7, #92]	; 0x5c
 8010a04:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010a06:	69db      	ldr	r3, [r3, #28]
 8010a08:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8010a0a:	429a      	cmp	r2, r3
 8010a0c:	d3db      	bcc.n	80109c6 <f_getfree+0x5e>
 8010a0e:	e09a      	b.n	8010b46 <f_getfree+0x1de>
			} else {
#if FF_FS_EXFAT
				if (fs->fs_type == FS_EXFAT) {	/* exFAT: Scan allocation bitmap */
 8010a10:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010a12:	781b      	ldrb	r3, [r3, #0]
 8010a14:	2b04      	cmp	r3, #4
 8010a16:	d146      	bne.n	8010aa6 <f_getfree+0x13e>
					BYTE bm;
					UINT b;

					clst = fs->n_fatent - 2;	/* Number of clusters */
 8010a18:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010a1a:	69db      	ldr	r3, [r3, #28]
 8010a1c:	3b02      	subs	r3, #2
 8010a1e:	65fb      	str	r3, [r7, #92]	; 0x5c
					sect = fs->bitbase;			/* Bitmap sector */
 8010a20:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010a22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010a24:	65bb      	str	r3, [r7, #88]	; 0x58
					i = 0;						/* Offset in the sector */
 8010a26:	2300      	movs	r3, #0
 8010a28:	657b      	str	r3, [r7, #84]	; 0x54
					do {	/* Counts numbuer of bits with zero in the bitmap */
						if (i == 0) {
 8010a2a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010a2c:	2b00      	cmp	r3, #0
 8010a2e:	d10d      	bne.n	8010a4c <f_getfree+0xe4>
							res = move_window(fs, sect++);
 8010a30:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8010a32:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8010a34:	1c5a      	adds	r2, r3, #1
 8010a36:	65ba      	str	r2, [r7, #88]	; 0x58
 8010a38:	4619      	mov	r1, r3
 8010a3a:	f7fb ffd9 	bl	800c9f0 <move_window>
 8010a3e:	4603      	mov	r3, r0
 8010a40:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							if (res != FR_OK) break;
 8010a44:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8010a48:	2b00      	cmp	r3, #0
 8010a4a:	d179      	bne.n	8010b40 <f_getfree+0x1d8>
						}
						for (b = 8, bm = fs->win[i]; b && clst; b--, clst--) {
 8010a4c:	2308      	movs	r3, #8
 8010a4e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8010a50:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8010a52:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010a54:	4413      	add	r3, r2
 8010a56:	333c      	adds	r3, #60	; 0x3c
 8010a58:	781b      	ldrb	r3, [r3, #0]
 8010a5a:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
 8010a5e:	e013      	b.n	8010a88 <f_getfree+0x120>
							if (!(bm & 1)) nfree++;
 8010a60:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8010a64:	f003 0301 	and.w	r3, r3, #1
 8010a68:	2b00      	cmp	r3, #0
 8010a6a:	d102      	bne.n	8010a72 <f_getfree+0x10a>
 8010a6c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8010a6e:	3301      	adds	r3, #1
 8010a70:	663b      	str	r3, [r7, #96]	; 0x60
							bm >>= 1;
 8010a72:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8010a76:	085b      	lsrs	r3, r3, #1
 8010a78:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
						for (b = 8, bm = fs->win[i]; b && clst; b--, clst--) {
 8010a7c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010a7e:	3b01      	subs	r3, #1
 8010a80:	64fb      	str	r3, [r7, #76]	; 0x4c
 8010a82:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8010a84:	3b01      	subs	r3, #1
 8010a86:	65fb      	str	r3, [r7, #92]	; 0x5c
 8010a88:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010a8a:	2b00      	cmp	r3, #0
 8010a8c:	d002      	beq.n	8010a94 <f_getfree+0x12c>
 8010a8e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8010a90:	2b00      	cmp	r3, #0
 8010a92:	d1e5      	bne.n	8010a60 <f_getfree+0xf8>
						}
						i = (i + 1) % SS(fs);
 8010a94:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010a96:	3301      	adds	r3, #1
 8010a98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010a9c:	657b      	str	r3, [r7, #84]	; 0x54
					} while (clst);
 8010a9e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8010aa0:	2b00      	cmp	r3, #0
 8010aa2:	d1c2      	bne.n	8010a2a <f_getfree+0xc2>
 8010aa4:	e04f      	b.n	8010b46 <f_getfree+0x1de>
				} else
#endif
				{	/* FAT16/32: Scan WORD/DWORD FAT entries */
					clst = fs->n_fatent;	/* Number of entries */
 8010aa6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010aa8:	69db      	ldr	r3, [r3, #28]
 8010aaa:	65fb      	str	r3, [r7, #92]	; 0x5c
					sect = fs->fatbase;		/* Top of the FAT */
 8010aac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010aae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010ab0:	65bb      	str	r3, [r7, #88]	; 0x58
					i = 0;					/* Offset in the sector */
 8010ab2:	2300      	movs	r3, #0
 8010ab4:	657b      	str	r3, [r7, #84]	; 0x54
					do {	/* Counts numbuer of entries with zero in the FAT */
						if (i == 0) {
 8010ab6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010ab8:	2b00      	cmp	r3, #0
 8010aba:	d10d      	bne.n	8010ad8 <f_getfree+0x170>
							res = move_window(fs, sect++);
 8010abc:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8010abe:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8010ac0:	1c5a      	adds	r2, r3, #1
 8010ac2:	65ba      	str	r2, [r7, #88]	; 0x58
 8010ac4:	4619      	mov	r1, r3
 8010ac6:	f7fb ff93 	bl	800c9f0 <move_window>
 8010aca:	4603      	mov	r3, r0
 8010acc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							if (res != FR_OK) break;
 8010ad0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8010ad4:	2b00      	cmp	r3, #0
 8010ad6:	d135      	bne.n	8010b44 <f_getfree+0x1dc>
						}
						if (fs->fs_type == FS_FAT16) {
 8010ad8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010ada:	781b      	ldrb	r3, [r3, #0]
 8010adc:	2b02      	cmp	r3, #2
 8010ade:	d111      	bne.n	8010b04 <f_getfree+0x19c>
							if (ld_word(fs->win + i) == 0) nfree++;
 8010ae0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010ae2:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 8010ae6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010ae8:	4413      	add	r3, r2
 8010aea:	4618      	mov	r0, r3
 8010aec:	f7fb fc98 	bl	800c420 <ld_word>
 8010af0:	4603      	mov	r3, r0
 8010af2:	2b00      	cmp	r3, #0
 8010af4:	d102      	bne.n	8010afc <f_getfree+0x194>
 8010af6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8010af8:	3301      	adds	r3, #1
 8010afa:	663b      	str	r3, [r7, #96]	; 0x60
							i += 2;
 8010afc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010afe:	3302      	adds	r3, #2
 8010b00:	657b      	str	r3, [r7, #84]	; 0x54
 8010b02:	e012      	b.n	8010b2a <f_getfree+0x1c2>
						} else {
							if ((ld_dword(fs->win + i) & 0x0FFFFFFF) == 0) nfree++;
 8010b04:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010b06:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 8010b0a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010b0c:	4413      	add	r3, r2
 8010b0e:	4618      	mov	r0, r3
 8010b10:	f7fb fc9e 	bl	800c450 <ld_dword>
 8010b14:	4603      	mov	r3, r0
 8010b16:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8010b1a:	2b00      	cmp	r3, #0
 8010b1c:	d102      	bne.n	8010b24 <f_getfree+0x1bc>
 8010b1e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8010b20:	3301      	adds	r3, #1
 8010b22:	663b      	str	r3, [r7, #96]	; 0x60
							i += 4;
 8010b24:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010b26:	3304      	adds	r3, #4
 8010b28:	657b      	str	r3, [r7, #84]	; 0x54
						}
						i %= SS(fs);
 8010b2a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010b2c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010b30:	657b      	str	r3, [r7, #84]	; 0x54
					} while (--clst);
 8010b32:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8010b34:	3b01      	subs	r3, #1
 8010b36:	65fb      	str	r3, [r7, #92]	; 0x5c
 8010b38:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8010b3a:	2b00      	cmp	r3, #0
 8010b3c:	d1bb      	bne.n	8010ab6 <f_getfree+0x14e>
 8010b3e:	e002      	b.n	8010b46 <f_getfree+0x1de>
							if (res != FR_OK) break;
 8010b40:	bf00      	nop
 8010b42:	e000      	b.n	8010b46 <f_getfree+0x1de>
							if (res != FR_OK) break;
 8010b44:	bf00      	nop
				}
			}
			if (res == FR_OK) {		/* Update parameters if succeeded */
 8010b46:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8010b4a:	2b00      	cmp	r3, #0
 8010b4c:	d10c      	bne.n	8010b68 <f_getfree+0x200>
				*nclst = nfree;			/* Return the free clusters */
 8010b4e:	68bb      	ldr	r3, [r7, #8]
 8010b50:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8010b52:	601a      	str	r2, [r3, #0]
				fs->free_clst = nfree;	/* Now free_clst is valid */
 8010b54:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010b56:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8010b58:	619a      	str	r2, [r3, #24]
				fs->fsi_flag |= 1;		/* FAT32: FSInfo is to be updated */
 8010b5a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010b5c:	791a      	ldrb	r2, [r3, #4]
 8010b5e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010b60:	f042 0201 	orr.w	r2, r2, #1
 8010b64:	b2d2      	uxtb	r2, r2
 8010b66:	711a      	strb	r2, [r3, #4]
			}
		}
	}

	LEAVE_FF(fs, res);
 8010b68:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8010b6c:	4618      	mov	r0, r3
 8010b6e:	3768      	adds	r7, #104	; 0x68
 8010b70:	46bd      	mov	sp, r7
 8010b72:	bd80      	pop	{r7, pc}

08010b74 <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 8010b74:	b580      	push	{r7, lr}
 8010b76:	b0aa      	sub	sp, #168	; 0xa8
 8010b78:	af00      	add	r7, sp, #0
 8010b7a:	6078      	str	r0, [r7, #4]
	FATFS *fs;
	DWORD dcl, pcl, tm;
	DEF_NAMBUF


	res = mount_volume(&path, &fs, FA_WRITE);	/* Get logical drive */
 8010b7c:	f107 010c 	add.w	r1, r7, #12
 8010b80:	1d3b      	adds	r3, r7, #4
 8010b82:	2202      	movs	r2, #2
 8010b84:	4618      	mov	r0, r3
 8010b86:	f7fe fd85 	bl	800f694 <mount_volume>
 8010b8a:	4603      	mov	r3, r0
 8010b8c:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
	if (res == FR_OK) {
 8010b90:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8010b94:	2b00      	cmp	r3, #0
 8010b96:	f040 811c 	bne.w	8010dd2 <f_mkdir+0x25e>
		dj.obj.fs = fs;
 8010b9a:	68fb      	ldr	r3, [r7, #12]
 8010b9c:	643b      	str	r3, [r7, #64]	; 0x40
		INIT_NAMBUF(fs);
 8010b9e:	f44f 608c 	mov.w	r0, #1120	; 0x460
 8010ba2:	f000 f948 	bl	8010e36 <ff_memalloc>
 8010ba6:	f8c7 00a0 	str.w	r0, [r7, #160]	; 0xa0
 8010baa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8010bae:	2b00      	cmp	r3, #0
 8010bb0:	d101      	bne.n	8010bb6 <f_mkdir+0x42>
 8010bb2:	2311      	movs	r3, #17
 8010bb4:	e10f      	b.n	8010dd6 <f_mkdir+0x262>
 8010bb6:	68fb      	ldr	r3, [r7, #12]
 8010bb8:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 8010bbc:	60da      	str	r2, [r3, #12]
 8010bbe:	68fb      	ldr	r3, [r7, #12]
 8010bc0:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 8010bc4:	f502 7200 	add.w	r2, r2, #512	; 0x200
 8010bc8:	611a      	str	r2, [r3, #16]
		res = follow_path(&dj, path);			/* Follow the file path */
 8010bca:	687a      	ldr	r2, [r7, #4]
 8010bcc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8010bd0:	4611      	mov	r1, r2
 8010bd2:	4618      	mov	r0, r3
 8010bd4:	f7fe fb72 	bl	800f2bc <follow_path>
 8010bd8:	4603      	mov	r3, r0
 8010bda:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
		if (res == FR_OK) res = FR_EXIST;		/* Name collision? */
 8010bde:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8010be2:	2b00      	cmp	r3, #0
 8010be4:	d102      	bne.n	8010bec <f_mkdir+0x78>
 8010be6:	2308      	movs	r3, #8
 8010be8:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
		if (FF_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT)) {	/* Invalid name? */
			res = FR_INVALID_NAME;
		}
		if (res == FR_NO_FILE) {				/* It is clear to create a new directory */
 8010bec:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8010bf0:	2b04      	cmp	r3, #4
 8010bf2:	f040 80ea 	bne.w	8010dca <f_mkdir+0x256>
			sobj.fs = fs;						/* New object id to create a new chain */
 8010bf6:	68fb      	ldr	r3, [r7, #12]
 8010bf8:	613b      	str	r3, [r7, #16]
			dcl = create_chain(&sobj, 0);		/* Allocate a cluster for the new directory */
 8010bfa:	f107 0310 	add.w	r3, r7, #16
 8010bfe:	2100      	movs	r1, #0
 8010c00:	4618      	mov	r0, r3
 8010c02:	f7fc fbef 	bl	800d3e4 <create_chain>
 8010c06:	f8c7 009c 	str.w	r0, [r7, #156]	; 0x9c
			res = FR_OK;
 8010c0a:	2300      	movs	r3, #0
 8010c0c:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster? */
 8010c10:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8010c14:	2b00      	cmp	r3, #0
 8010c16:	d102      	bne.n	8010c1e <f_mkdir+0xaa>
 8010c18:	2307      	movs	r3, #7
 8010c1a:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
			if (dcl == 1) res = FR_INT_ERR;		/* Any insanity? */
 8010c1e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8010c22:	2b01      	cmp	r3, #1
 8010c24:	d102      	bne.n	8010c2c <f_mkdir+0xb8>
 8010c26:	2302      	movs	r3, #2
 8010c28:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;	/* Disk error? */
 8010c2c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8010c30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010c34:	d102      	bne.n	8010c3c <f_mkdir+0xc8>
 8010c36:	2301      	movs	r3, #1
 8010c38:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
			tm = GET_FATTIME();
 8010c3c:	f000 f8cf 	bl	8010dde <get_fattime>
 8010c40:	f8c7 0098 	str.w	r0, [r7, #152]	; 0x98
			if (res == FR_OK) {
 8010c44:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8010c48:	2b00      	cmp	r3, #0
 8010c4a:	d154      	bne.n	8010cf6 <f_mkdir+0x182>
				res = dir_clear(fs, dcl);		/* Clean up the new table */
 8010c4c:	68fb      	ldr	r3, [r7, #12]
 8010c4e:	f8d7 109c 	ldr.w	r1, [r7, #156]	; 0x9c
 8010c52:	4618      	mov	r0, r3
 8010c54:	f7fc fd45 	bl	800d6e2 <dir_clear>
 8010c58:	4603      	mov	r3, r0
 8010c5a:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
				if (res == FR_OK) {
 8010c5e:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8010c62:	2b00      	cmp	r3, #0
 8010c64:	d147      	bne.n	8010cf6 <f_mkdir+0x182>
					if (!FF_FS_EXFAT || fs->fs_type != FS_EXFAT) {	/* Create dot entries (FAT only) */
 8010c66:	68fb      	ldr	r3, [r7, #12]
 8010c68:	781b      	ldrb	r3, [r3, #0]
 8010c6a:	2b04      	cmp	r3, #4
 8010c6c:	d03b      	beq.n	8010ce6 <f_mkdir+0x172>
						memset(fs->win + DIR_Name, ' ', 11);	/* Create "." entry */
 8010c6e:	68fb      	ldr	r3, [r7, #12]
 8010c70:	333c      	adds	r3, #60	; 0x3c
 8010c72:	220b      	movs	r2, #11
 8010c74:	2120      	movs	r1, #32
 8010c76:	4618      	mov	r0, r3
 8010c78:	f006 fd7c 	bl	8017774 <memset>
						fs->win[DIR_Name] = '.';
 8010c7c:	68fb      	ldr	r3, [r7, #12]
 8010c7e:	222e      	movs	r2, #46	; 0x2e
 8010c80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
						fs->win[DIR_Attr] = AM_DIR;
 8010c84:	68fb      	ldr	r3, [r7, #12]
 8010c86:	2210      	movs	r2, #16
 8010c88:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
						st_dword(fs->win + DIR_ModTime, tm);
 8010c8c:	68fb      	ldr	r3, [r7, #12]
 8010c8e:	333c      	adds	r3, #60	; 0x3c
 8010c90:	3316      	adds	r3, #22
 8010c92:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
 8010c96:	4618      	mov	r0, r3
 8010c98:	f7fb fcf3 	bl	800c682 <st_dword>
						st_clust(fs, fs->win, dcl);
 8010c9c:	68f8      	ldr	r0, [r7, #12]
 8010c9e:	68fb      	ldr	r3, [r7, #12]
 8010ca0:	333c      	adds	r3, #60	; 0x3c
 8010ca2:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8010ca6:	4619      	mov	r1, r3
 8010ca8:	f7fc ff50 	bl	800db4c <st_clust>
						memcpy(fs->win + SZDIRE, fs->win, SZDIRE);	/* Create ".." entry */
 8010cac:	68fb      	ldr	r3, [r7, #12]
 8010cae:	333c      	adds	r3, #60	; 0x3c
 8010cb0:	f103 0020 	add.w	r0, r3, #32
 8010cb4:	68fb      	ldr	r3, [r7, #12]
 8010cb6:	333c      	adds	r3, #60	; 0x3c
 8010cb8:	2220      	movs	r2, #32
 8010cba:	4619      	mov	r1, r3
 8010cbc:	f006 fd4c 	bl	8017758 <memcpy>
						fs->win[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 8010cc0:	68fb      	ldr	r3, [r7, #12]
 8010cc2:	222e      	movs	r2, #46	; 0x2e
 8010cc4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
 8010cc8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010cca:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
						st_clust(fs, fs->win + SZDIRE, pcl);
 8010cce:	68f8      	ldr	r0, [r7, #12]
 8010cd0:	68fb      	ldr	r3, [r7, #12]
 8010cd2:	333c      	adds	r3, #60	; 0x3c
 8010cd4:	3320      	adds	r3, #32
 8010cd6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8010cda:	4619      	mov	r1, r3
 8010cdc:	f7fc ff36 	bl	800db4c <st_clust>
						fs->wflag = 1;
 8010ce0:	68fb      	ldr	r3, [r7, #12]
 8010ce2:	2201      	movs	r2, #1
 8010ce4:	70da      	strb	r2, [r3, #3]
					}
					res = dir_register(&dj);	/* Register the object to the parent directoy */
 8010ce6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8010cea:	4618      	mov	r0, r3
 8010cec:	f7fd fd9c 	bl	800e828 <dir_register>
 8010cf0:	4603      	mov	r3, r0
 8010cf2:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
				}
			}
			if (res == FR_OK) {
 8010cf6:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8010cfa:	2b00      	cmp	r3, #0
 8010cfc:	d15d      	bne.n	8010dba <f_mkdir+0x246>
#if FF_FS_EXFAT
				if (fs->fs_type == FS_EXFAT) {	/* Initialize directory entry block */
 8010cfe:	68fb      	ldr	r3, [r7, #12]
 8010d00:	781b      	ldrb	r3, [r3, #0]
 8010d02:	2b04      	cmp	r3, #4
 8010d04:	d138      	bne.n	8010d78 <f_mkdir+0x204>
					st_dword(fs->dirbuf + XDIR_ModTime, tm);	/* Created time */
 8010d06:	68fb      	ldr	r3, [r7, #12]
 8010d08:	691b      	ldr	r3, [r3, #16]
 8010d0a:	330c      	adds	r3, #12
 8010d0c:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
 8010d10:	4618      	mov	r0, r3
 8010d12:	f7fb fcb6 	bl	800c682 <st_dword>
					st_dword(fs->dirbuf + XDIR_FstClus, dcl);	/* Table start cluster */
 8010d16:	68fb      	ldr	r3, [r7, #12]
 8010d18:	691b      	ldr	r3, [r3, #16]
 8010d1a:	3334      	adds	r3, #52	; 0x34
 8010d1c:	f8d7 109c 	ldr.w	r1, [r7, #156]	; 0x9c
 8010d20:	4618      	mov	r0, r3
 8010d22:	f7fb fcae 	bl	800c682 <st_dword>
					st_dword(fs->dirbuf + XDIR_FileSize, (DWORD)fs->csize * SS(fs));	/* Directory size needs to be valid */
 8010d26:	68fb      	ldr	r3, [r7, #12]
 8010d28:	691b      	ldr	r3, [r3, #16]
 8010d2a:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8010d2e:	68fb      	ldr	r3, [r7, #12]
 8010d30:	895b      	ldrh	r3, [r3, #10]
 8010d32:	025b      	lsls	r3, r3, #9
 8010d34:	4619      	mov	r1, r3
 8010d36:	4610      	mov	r0, r2
 8010d38:	f7fb fca3 	bl	800c682 <st_dword>
					st_dword(fs->dirbuf + XDIR_ValidFileSize, (DWORD)fs->csize * SS(fs));
 8010d3c:	68fb      	ldr	r3, [r7, #12]
 8010d3e:	691b      	ldr	r3, [r3, #16]
 8010d40:	f103 0228 	add.w	r2, r3, #40	; 0x28
 8010d44:	68fb      	ldr	r3, [r7, #12]
 8010d46:	895b      	ldrh	r3, [r3, #10]
 8010d48:	025b      	lsls	r3, r3, #9
 8010d4a:	4619      	mov	r1, r3
 8010d4c:	4610      	mov	r0, r2
 8010d4e:	f7fb fc98 	bl	800c682 <st_dword>
					fs->dirbuf[XDIR_GenFlags] = 3;				/* Initialize the object flag */
 8010d52:	68fb      	ldr	r3, [r7, #12]
 8010d54:	691b      	ldr	r3, [r3, #16]
 8010d56:	3321      	adds	r3, #33	; 0x21
 8010d58:	2203      	movs	r2, #3
 8010d5a:	701a      	strb	r2, [r3, #0]
					fs->dirbuf[XDIR_Attr] = AM_DIR;				/* Attribute */
 8010d5c:	68fb      	ldr	r3, [r7, #12]
 8010d5e:	691b      	ldr	r3, [r3, #16]
 8010d60:	3304      	adds	r3, #4
 8010d62:	2210      	movs	r2, #16
 8010d64:	701a      	strb	r2, [r3, #0]
					res = store_xdir(&dj);
 8010d66:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8010d6a:	4618      	mov	r0, r3
 8010d6c:	f7fd faa2 	bl	800e2b4 <store_xdir>
 8010d70:	4603      	mov	r3, r0
 8010d72:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
 8010d76:	e014      	b.n	8010da2 <f_mkdir+0x22e>
				} else
#endif
				{
					st_dword(dj.dir + DIR_ModTime, tm);	/* Created time */
 8010d78:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8010d7a:	3316      	adds	r3, #22
 8010d7c:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
 8010d80:	4618      	mov	r0, r3
 8010d82:	f7fb fc7e 	bl	800c682 <st_dword>
					st_clust(fs, dj.dir, dcl);			/* Table start cluster */
 8010d86:	68fb      	ldr	r3, [r7, #12]
 8010d88:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8010d8a:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8010d8e:	4618      	mov	r0, r3
 8010d90:	f7fc fedc 	bl	800db4c <st_clust>
					dj.dir[DIR_Attr] = AM_DIR;			/* Attribute */
 8010d94:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8010d96:	330b      	adds	r3, #11
 8010d98:	2210      	movs	r2, #16
 8010d9a:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 8010d9c:	68fb      	ldr	r3, [r7, #12]
 8010d9e:	2201      	movs	r2, #1
 8010da0:	70da      	strb	r2, [r3, #3]
				}
				if (res == FR_OK) {
 8010da2:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8010da6:	2b00      	cmp	r3, #0
 8010da8:	d10f      	bne.n	8010dca <f_mkdir+0x256>
					res = sync_fs(fs);
 8010daa:	68fb      	ldr	r3, [r7, #12]
 8010dac:	4618      	mov	r0, r3
 8010dae:	f7fb fe4d 	bl	800ca4c <sync_fs>
 8010db2:	4603      	mov	r3, r0
 8010db4:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
 8010db8:	e007      	b.n	8010dca <f_mkdir+0x256>
				}
			} else {
				remove_chain(&sobj, dcl, 0);		/* Could not register, remove the allocated cluster */
 8010dba:	f107 0310 	add.w	r3, r7, #16
 8010dbe:	2200      	movs	r2, #0
 8010dc0:	f8d7 109c 	ldr.w	r1, [r7, #156]	; 0x9c
 8010dc4:	4618      	mov	r0, r3
 8010dc6:	f7fc fa2b 	bl	800d220 <remove_chain>
			}
		}
		FREE_NAMBUF();
 8010dca:	f8d7 00a0 	ldr.w	r0, [r7, #160]	; 0xa0
 8010dce:	f000 f83e 	bl	8010e4e <ff_memfree>
	}

	LEAVE_FF(fs, res);
 8010dd2:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
}
 8010dd6:	4618      	mov	r0, r3
 8010dd8:	37a8      	adds	r7, #168	; 0xa8
 8010dda:	46bd      	mov	sp, r7
 8010ddc:	bd80      	pop	{r7, pc}

08010dde <get_fattime>:
 *              User defined function to give a current time to fatfs module 
 *              31-25: Year(0-127 org.1980), 24-21: Month(1-12), 20-16: Day(1-31)
 *              15-11: Hour(0-23), 10-5: Minute(0-59), 4-0: Second(0-29 *2) 
 */
DWORD get_fattime (void)
{
 8010dde:	b580      	push	{r7, lr}
 8010de0:	b084      	sub	sp, #16
 8010de2:	af00      	add	r7, sp, #0
	DWORD ret;
	uint8_t year, month, date, week;
    rtc_get_date(&year, &month, &date, &week);
 8010de4:	f107 0308 	add.w	r3, r7, #8
 8010de8:	f107 0209 	add.w	r2, r7, #9
 8010dec:	f107 010a 	add.w	r1, r7, #10
 8010df0:	f107 000b 	add.w	r0, r7, #11
 8010df4:	f7f2 fcd4 	bl	80037a0 <rtc_get_date>

	uint8_t hour, min, sec, ampm;
	rtc_get_time(&hour, &min, &sec, &ampm);
 8010df8:	1d3b      	adds	r3, r7, #4
 8010dfa:	1d7a      	adds	r2, r7, #5
 8010dfc:	1db9      	adds	r1, r7, #6
 8010dfe:	1df8      	adds	r0, r7, #7
 8010e00:	f7f2 fcae 	bl	8003760 <rtc_get_time>

	ret = (year+20)<<25 |
 8010e04:	7afb      	ldrb	r3, [r7, #11]
 8010e06:	3314      	adds	r3, #20
 8010e08:	065a      	lsls	r2, r3, #25
		  (month<<21)	|
 8010e0a:	7abb      	ldrb	r3, [r7, #10]
 8010e0c:	055b      	lsls	r3, r3, #21
	ret = (year+20)<<25 |
 8010e0e:	431a      	orrs	r2, r3
		  (date<<16)	|
 8010e10:	7a7b      	ldrb	r3, [r7, #9]
 8010e12:	041b      	lsls	r3, r3, #16
		  (month<<21)	|
 8010e14:	431a      	orrs	r2, r3
		  (hour<<11)	|
 8010e16:	79fb      	ldrb	r3, [r7, #7]
 8010e18:	02db      	lsls	r3, r3, #11
		  (date<<16)	|
 8010e1a:	431a      	orrs	r2, r3
		  (min<<5)		|
 8010e1c:	79bb      	ldrb	r3, [r7, #6]
 8010e1e:	015b      	lsls	r3, r3, #5
		  (hour<<11)	|
 8010e20:	4313      	orrs	r3, r2
		  sec>>1;
 8010e22:	797a      	ldrb	r2, [r7, #5]
 8010e24:	0852      	lsrs	r2, r2, #1
 8010e26:	b2d2      	uxtb	r2, r2
		  (min<<5)		|
 8010e28:	4313      	orrs	r3, r2
	ret = (year+20)<<25 |
 8010e2a:	60fb      	str	r3, [r7, #12]


    return ret;
 8010e2c:	68fb      	ldr	r3, [r7, #12]
}
 8010e2e:	4618      	mov	r0, r3
 8010e30:	3710      	adds	r7, #16
 8010e32:	46bd      	mov	sp, r7
 8010e34:	bd80      	pop	{r7, pc}

08010e36 <ff_memalloc>:
 * @brief       
 * @param       size : ()
 * @retval      .
 */
void *ff_memalloc (UINT size)
{
 8010e36:	b580      	push	{r7, lr}
 8010e38:	b082      	sub	sp, #8
 8010e3a:	af00      	add	r7, sp, #0
 8010e3c:	6078      	str	r0, [r7, #4]
    return (void*)malloc(size);
 8010e3e:	6878      	ldr	r0, [r7, #4]
 8010e40:	f006 fc6a 	bl	8017718 <malloc>
 8010e44:	4603      	mov	r3, r0
}
 8010e46:	4618      	mov	r0, r3
 8010e48:	3708      	adds	r7, #8
 8010e4a:	46bd      	mov	sp, r7
 8010e4c:	bd80      	pop	{r7, pc}

08010e4e <ff_memfree>:
 * @brief       
 * @param       mf  : 
 * @retval      
 */
void ff_memfree (void* mf)
{
 8010e4e:	b580      	push	{r7, lr}
 8010e50:	b082      	sub	sp, #8
 8010e52:	af00      	add	r7, sp, #0
 8010e54:	6078      	str	r0, [r7, #4]
    free(mf);
 8010e56:	6878      	ldr	r0, [r7, #4]
 8010e58:	f006 fc66 	bl	8017728 <free>
}
 8010e5c:	bf00      	nop
 8010e5e:	3708      	adds	r7, #8
 8010e60:	46bd      	mov	sp, r7
 8010e62:	bd80      	pop	{r7, pc}

08010e64 <ff_uni2oem>:
#if FF_CODE_PAGE >= 900
WCHAR ff_uni2oem (	/* Returns OEM code character, zero on error */
	DWORD	uni,	/* UTF-16 encoded character to be converted */
	WORD	cp		/* Code page for the conversion */
)
{
 8010e64:	b480      	push	{r7}
 8010e66:	b08b      	sub	sp, #44	; 0x2c
 8010e68:	af00      	add	r7, sp, #0
 8010e6a:	6078      	str	r0, [r7, #4]
 8010e6c:	460b      	mov	r3, r1
 8010e6e:	807b      	strh	r3, [r7, #2]
	const WCHAR *p;
	WCHAR c = 0, uc;
 8010e70:	2300      	movs	r3, #0
 8010e72:	84fb      	strh	r3, [r7, #38]	; 0x26
	UINT i = 0, n, li, hi;
 8010e74:	2300      	movs	r3, #0
 8010e76:	623b      	str	r3, [r7, #32]


	if (uni < 0x80) {	/* ASCII? */
 8010e78:	687b      	ldr	r3, [r7, #4]
 8010e7a:	2b7f      	cmp	r3, #127	; 0x7f
 8010e7c:	d802      	bhi.n	8010e84 <ff_uni2oem+0x20>
		c = (WCHAR)uni;
 8010e7e:	687b      	ldr	r3, [r7, #4]
 8010e80:	84fb      	strh	r3, [r7, #38]	; 0x26
 8010e82:	e041      	b.n	8010f08 <ff_uni2oem+0xa4>

	} else {			/* Non-ASCII */
		if (uni < 0x10000 && cp == FF_CODE_PAGE) {	/* Is it in BMP and valid code page? */
 8010e84:	687b      	ldr	r3, [r7, #4]
 8010e86:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010e8a:	d23d      	bcs.n	8010f08 <ff_uni2oem+0xa4>
 8010e8c:	887b      	ldrh	r3, [r7, #2]
 8010e8e:	f5b3 7f6a 	cmp.w	r3, #936	; 0x3a8
 8010e92:	d139      	bne.n	8010f08 <ff_uni2oem+0xa4>
			uc = (WCHAR)uni;
 8010e94:	687b      	ldr	r3, [r7, #4]
 8010e96:	827b      	strh	r3, [r7, #18]
			p = CVTBL(uni2oem, FF_CODE_PAGE);
 8010e98:	4b1f      	ldr	r3, [pc, #124]	; (8010f18 <ff_uni2oem+0xb4>)
 8010e9a:	60fb      	str	r3, [r7, #12]
			hi = sizeof CVTBL(uni2oem, FF_CODE_PAGE) / 4 - 1;
 8010e9c:	f245 5320 	movw	r3, #21792	; 0x5520
 8010ea0:	617b      	str	r3, [r7, #20]
			li = 0;
 8010ea2:	2300      	movs	r3, #0
 8010ea4:	61bb      	str	r3, [r7, #24]
			for (n = 16; n; n--) {
 8010ea6:	2310      	movs	r3, #16
 8010ea8:	61fb      	str	r3, [r7, #28]
 8010eaa:	e01e      	b.n	8010eea <ff_uni2oem+0x86>
				i = li + (hi - li) / 2;
 8010eac:	697a      	ldr	r2, [r7, #20]
 8010eae:	69bb      	ldr	r3, [r7, #24]
 8010eb0:	1ad3      	subs	r3, r2, r3
 8010eb2:	085b      	lsrs	r3, r3, #1
 8010eb4:	69ba      	ldr	r2, [r7, #24]
 8010eb6:	4413      	add	r3, r2
 8010eb8:	623b      	str	r3, [r7, #32]
				if (uc == p[i * 2]) break;
 8010eba:	6a3b      	ldr	r3, [r7, #32]
 8010ebc:	009b      	lsls	r3, r3, #2
 8010ebe:	68fa      	ldr	r2, [r7, #12]
 8010ec0:	4413      	add	r3, r2
 8010ec2:	881b      	ldrh	r3, [r3, #0]
 8010ec4:	8a7a      	ldrh	r2, [r7, #18]
 8010ec6:	429a      	cmp	r2, r3
 8010ec8:	d013      	beq.n	8010ef2 <ff_uni2oem+0x8e>
				if (uc > p[i * 2]) {
 8010eca:	6a3b      	ldr	r3, [r7, #32]
 8010ecc:	009b      	lsls	r3, r3, #2
 8010ece:	68fa      	ldr	r2, [r7, #12]
 8010ed0:	4413      	add	r3, r2
 8010ed2:	881b      	ldrh	r3, [r3, #0]
 8010ed4:	8a7a      	ldrh	r2, [r7, #18]
 8010ed6:	429a      	cmp	r2, r3
 8010ed8:	d902      	bls.n	8010ee0 <ff_uni2oem+0x7c>
					li = i;
 8010eda:	6a3b      	ldr	r3, [r7, #32]
 8010edc:	61bb      	str	r3, [r7, #24]
 8010ede:	e001      	b.n	8010ee4 <ff_uni2oem+0x80>
				} else {
					hi = i;
 8010ee0:	6a3b      	ldr	r3, [r7, #32]
 8010ee2:	617b      	str	r3, [r7, #20]
			for (n = 16; n; n--) {
 8010ee4:	69fb      	ldr	r3, [r7, #28]
 8010ee6:	3b01      	subs	r3, #1
 8010ee8:	61fb      	str	r3, [r7, #28]
 8010eea:	69fb      	ldr	r3, [r7, #28]
 8010eec:	2b00      	cmp	r3, #0
 8010eee:	d1dd      	bne.n	8010eac <ff_uni2oem+0x48>
 8010ef0:	e000      	b.n	8010ef4 <ff_uni2oem+0x90>
				if (uc == p[i * 2]) break;
 8010ef2:	bf00      	nop
				}
			}
			if (n != 0) c = p[i * 2 + 1];
 8010ef4:	69fb      	ldr	r3, [r7, #28]
 8010ef6:	2b00      	cmp	r3, #0
 8010ef8:	d006      	beq.n	8010f08 <ff_uni2oem+0xa4>
 8010efa:	6a3b      	ldr	r3, [r7, #32]
 8010efc:	009b      	lsls	r3, r3, #2
 8010efe:	3302      	adds	r3, #2
 8010f00:	68fa      	ldr	r2, [r7, #12]
 8010f02:	4413      	add	r3, r2
 8010f04:	881b      	ldrh	r3, [r3, #0]
 8010f06:	84fb      	strh	r3, [r7, #38]	; 0x26
		}
	}

	return c;
 8010f08:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
}
 8010f0a:	4618      	mov	r0, r3
 8010f0c:	372c      	adds	r7, #44	; 0x2c
 8010f0e:	46bd      	mov	sp, r7
 8010f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f14:	4770      	bx	lr
 8010f16:	bf00      	nop
 8010f18:	0801d36c 	.word	0x0801d36c

08010f1c <ff_oem2uni>:

WCHAR ff_oem2uni (	/* Returns Unicode character in UTF-16, zero on error */
	WCHAR	oem,	/* OEM code to be converted */
	WORD	cp		/* Code page for the conversion */
)
{
 8010f1c:	b480      	push	{r7}
 8010f1e:	b089      	sub	sp, #36	; 0x24
 8010f20:	af00      	add	r7, sp, #0
 8010f22:	4603      	mov	r3, r0
 8010f24:	460a      	mov	r2, r1
 8010f26:	80fb      	strh	r3, [r7, #6]
 8010f28:	4613      	mov	r3, r2
 8010f2a:	80bb      	strh	r3, [r7, #4]
	const WCHAR *p;
	WCHAR c = 0;
 8010f2c:	2300      	movs	r3, #0
 8010f2e:	83fb      	strh	r3, [r7, #30]
	UINT i = 0, n, li, hi;
 8010f30:	2300      	movs	r3, #0
 8010f32:	61bb      	str	r3, [r7, #24]


	if (oem < 0x80) {	/* ASCII? */
 8010f34:	88fb      	ldrh	r3, [r7, #6]
 8010f36:	2b7f      	cmp	r3, #127	; 0x7f
 8010f38:	d802      	bhi.n	8010f40 <ff_oem2uni+0x24>
		c = oem;
 8010f3a:	88fb      	ldrh	r3, [r7, #6]
 8010f3c:	83fb      	strh	r3, [r7, #30]
 8010f3e:	e03b      	b.n	8010fb8 <ff_oem2uni+0x9c>

	} else {			/* Extended char */
		if (cp == FF_CODE_PAGE) {	/* Is it valid code page? */
 8010f40:	88bb      	ldrh	r3, [r7, #4]
 8010f42:	f5b3 7f6a 	cmp.w	r3, #936	; 0x3a8
 8010f46:	d137      	bne.n	8010fb8 <ff_oem2uni+0x9c>
			p = CVTBL(oem2uni, FF_CODE_PAGE);
 8010f48:	4b1f      	ldr	r3, [pc, #124]	; (8010fc8 <ff_oem2uni+0xac>)
 8010f4a:	60bb      	str	r3, [r7, #8]
			hi = sizeof CVTBL(oem2uni, FF_CODE_PAGE) / 4 - 1;
 8010f4c:	f245 5320 	movw	r3, #21792	; 0x5520
 8010f50:	60fb      	str	r3, [r7, #12]
			li = 0;
 8010f52:	2300      	movs	r3, #0
 8010f54:	613b      	str	r3, [r7, #16]
			for (n = 16; n; n--) {
 8010f56:	2310      	movs	r3, #16
 8010f58:	617b      	str	r3, [r7, #20]
 8010f5a:	e01e      	b.n	8010f9a <ff_oem2uni+0x7e>
				i = li + (hi - li) / 2;
 8010f5c:	68fa      	ldr	r2, [r7, #12]
 8010f5e:	693b      	ldr	r3, [r7, #16]
 8010f60:	1ad3      	subs	r3, r2, r3
 8010f62:	085b      	lsrs	r3, r3, #1
 8010f64:	693a      	ldr	r2, [r7, #16]
 8010f66:	4413      	add	r3, r2
 8010f68:	61bb      	str	r3, [r7, #24]
				if (oem == p[i * 2]) break;
 8010f6a:	69bb      	ldr	r3, [r7, #24]
 8010f6c:	009b      	lsls	r3, r3, #2
 8010f6e:	68ba      	ldr	r2, [r7, #8]
 8010f70:	4413      	add	r3, r2
 8010f72:	881b      	ldrh	r3, [r3, #0]
 8010f74:	88fa      	ldrh	r2, [r7, #6]
 8010f76:	429a      	cmp	r2, r3
 8010f78:	d013      	beq.n	8010fa2 <ff_oem2uni+0x86>
				if (oem > p[i * 2]) {
 8010f7a:	69bb      	ldr	r3, [r7, #24]
 8010f7c:	009b      	lsls	r3, r3, #2
 8010f7e:	68ba      	ldr	r2, [r7, #8]
 8010f80:	4413      	add	r3, r2
 8010f82:	881b      	ldrh	r3, [r3, #0]
 8010f84:	88fa      	ldrh	r2, [r7, #6]
 8010f86:	429a      	cmp	r2, r3
 8010f88:	d902      	bls.n	8010f90 <ff_oem2uni+0x74>
					li = i;
 8010f8a:	69bb      	ldr	r3, [r7, #24]
 8010f8c:	613b      	str	r3, [r7, #16]
 8010f8e:	e001      	b.n	8010f94 <ff_oem2uni+0x78>
				} else {
					hi = i;
 8010f90:	69bb      	ldr	r3, [r7, #24]
 8010f92:	60fb      	str	r3, [r7, #12]
			for (n = 16; n; n--) {
 8010f94:	697b      	ldr	r3, [r7, #20]
 8010f96:	3b01      	subs	r3, #1
 8010f98:	617b      	str	r3, [r7, #20]
 8010f9a:	697b      	ldr	r3, [r7, #20]
 8010f9c:	2b00      	cmp	r3, #0
 8010f9e:	d1dd      	bne.n	8010f5c <ff_oem2uni+0x40>
 8010fa0:	e000      	b.n	8010fa4 <ff_oem2uni+0x88>
				if (oem == p[i * 2]) break;
 8010fa2:	bf00      	nop
				}
			}
			if (n != 0) c = p[i * 2 + 1];
 8010fa4:	697b      	ldr	r3, [r7, #20]
 8010fa6:	2b00      	cmp	r3, #0
 8010fa8:	d006      	beq.n	8010fb8 <ff_oem2uni+0x9c>
 8010faa:	69bb      	ldr	r3, [r7, #24]
 8010fac:	009b      	lsls	r3, r3, #2
 8010fae:	3302      	adds	r3, #2
 8010fb0:	68ba      	ldr	r2, [r7, #8]
 8010fb2:	4413      	add	r3, r2
 8010fb4:	881b      	ldrh	r3, [r3, #0]
 8010fb6:	83fb      	strh	r3, [r7, #30]
		}
	}

	return c;
 8010fb8:	8bfb      	ldrh	r3, [r7, #30]
}
 8010fba:	4618      	mov	r0, r3
 8010fbc:	3724      	adds	r7, #36	; 0x24
 8010fbe:	46bd      	mov	sp, r7
 8010fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fc4:	4770      	bx	lr
 8010fc6:	bf00      	nop
 8010fc8:	080327f0 	.word	0x080327f0

08010fcc <ff_wtoupper>:
/*------------------------------------------------------------------------*/

DWORD ff_wtoupper (	/* Returns up-converted code point */
	DWORD uni		/* Unicode code point to be up-converted */
)
{
 8010fcc:	b480      	push	{r7}
 8010fce:	b087      	sub	sp, #28
 8010fd0:	af00      	add	r7, sp, #0
 8010fd2:	6078      	str	r0, [r7, #4]

		0x0000	/* EOT */
	};


	if (uni < 0x10000) {	/* Is it in BMP? */
 8010fd4:	687b      	ldr	r3, [r7, #4]
 8010fd6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010fda:	d27d      	bcs.n	80110d8 <ff_wtoupper+0x10c>
		uc = (WORD)uni;
 8010fdc:	687b      	ldr	r3, [r7, #4]
 8010fde:	827b      	strh	r3, [r7, #18]
		p = uc < 0x1000 ? cvt1 : cvt2;
 8010fe0:	8a7b      	ldrh	r3, [r7, #18]
 8010fe2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8010fe6:	d201      	bcs.n	8010fec <ff_wtoupper+0x20>
 8010fe8:	4b3f      	ldr	r3, [pc, #252]	; (80110e8 <ff_wtoupper+0x11c>)
 8010fea:	e000      	b.n	8010fee <ff_wtoupper+0x22>
 8010fec:	4b3f      	ldr	r3, [pc, #252]	; (80110ec <ff_wtoupper+0x120>)
 8010fee:	617b      	str	r3, [r7, #20]
		for (;;) {
			bc = *p++;								/* Get the block base */
 8010ff0:	697b      	ldr	r3, [r7, #20]
 8010ff2:	1c9a      	adds	r2, r3, #2
 8010ff4:	617a      	str	r2, [r7, #20]
 8010ff6:	881b      	ldrh	r3, [r3, #0]
 8010ff8:	823b      	strh	r3, [r7, #16]
			if (bc == 0 || uc < bc) break;			/* Not matched? */
 8010ffa:	8a3b      	ldrh	r3, [r7, #16]
 8010ffc:	2b00      	cmp	r3, #0
 8010ffe:	d069      	beq.n	80110d4 <ff_wtoupper+0x108>
 8011000:	8a7a      	ldrh	r2, [r7, #18]
 8011002:	8a3b      	ldrh	r3, [r7, #16]
 8011004:	429a      	cmp	r2, r3
 8011006:	d365      	bcc.n	80110d4 <ff_wtoupper+0x108>
			nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 8011008:	697b      	ldr	r3, [r7, #20]
 801100a:	1c9a      	adds	r2, r3, #2
 801100c:	617a      	str	r2, [r7, #20]
 801100e:	881b      	ldrh	r3, [r3, #0]
 8011010:	81fb      	strh	r3, [r7, #14]
 8011012:	89fb      	ldrh	r3, [r7, #14]
 8011014:	0a1b      	lsrs	r3, r3, #8
 8011016:	81bb      	strh	r3, [r7, #12]
 8011018:	89fb      	ldrh	r3, [r7, #14]
 801101a:	b2db      	uxtb	r3, r3
 801101c:	81fb      	strh	r3, [r7, #14]
			if (uc < bc + nc) {	/* In the block? */
 801101e:	8a7a      	ldrh	r2, [r7, #18]
 8011020:	8a39      	ldrh	r1, [r7, #16]
 8011022:	89fb      	ldrh	r3, [r7, #14]
 8011024:	440b      	add	r3, r1
 8011026:	429a      	cmp	r2, r3
 8011028:	da4a      	bge.n	80110c0 <ff_wtoupper+0xf4>
				switch (cmd) {
 801102a:	89bb      	ldrh	r3, [r7, #12]
 801102c:	2b08      	cmp	r3, #8
 801102e:	d850      	bhi.n	80110d2 <ff_wtoupper+0x106>
 8011030:	a201      	add	r2, pc, #4	; (adr r2, 8011038 <ff_wtoupper+0x6c>)
 8011032:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011036:	bf00      	nop
 8011038:	0801105d 	.word	0x0801105d
 801103c:	0801106f 	.word	0x0801106f
 8011040:	08011085 	.word	0x08011085
 8011044:	0801108d 	.word	0x0801108d
 8011048:	08011095 	.word	0x08011095
 801104c:	0801109d 	.word	0x0801109d
 8011050:	080110a5 	.word	0x080110a5
 8011054:	080110ad 	.word	0x080110ad
 8011058:	080110b5 	.word	0x080110b5
				case 0:	uc = p[uc - bc]; break;		/* Table conversion */
 801105c:	8a7a      	ldrh	r2, [r7, #18]
 801105e:	8a3b      	ldrh	r3, [r7, #16]
 8011060:	1ad3      	subs	r3, r2, r3
 8011062:	005b      	lsls	r3, r3, #1
 8011064:	697a      	ldr	r2, [r7, #20]
 8011066:	4413      	add	r3, r2
 8011068:	881b      	ldrh	r3, [r3, #0]
 801106a:	827b      	strh	r3, [r7, #18]
 801106c:	e027      	b.n	80110be <ff_wtoupper+0xf2>
				case 1:	uc -= (uc - bc) & 1; break;	/* Case pairs */
 801106e:	8a7a      	ldrh	r2, [r7, #18]
 8011070:	8a3b      	ldrh	r3, [r7, #16]
 8011072:	1ad3      	subs	r3, r2, r3
 8011074:	b29b      	uxth	r3, r3
 8011076:	f003 0301 	and.w	r3, r3, #1
 801107a:	b29b      	uxth	r3, r3
 801107c:	8a7a      	ldrh	r2, [r7, #18]
 801107e:	1ad3      	subs	r3, r2, r3
 8011080:	827b      	strh	r3, [r7, #18]
 8011082:	e01c      	b.n	80110be <ff_wtoupper+0xf2>
				case 2: uc -= 16; break;			/* Shift -16 */
 8011084:	8a7b      	ldrh	r3, [r7, #18]
 8011086:	3b10      	subs	r3, #16
 8011088:	827b      	strh	r3, [r7, #18]
 801108a:	e018      	b.n	80110be <ff_wtoupper+0xf2>
				case 3:	uc -= 32; break;			/* Shift -32 */
 801108c:	8a7b      	ldrh	r3, [r7, #18]
 801108e:	3b20      	subs	r3, #32
 8011090:	827b      	strh	r3, [r7, #18]
 8011092:	e014      	b.n	80110be <ff_wtoupper+0xf2>
				case 4:	uc -= 48; break;			/* Shift -48 */
 8011094:	8a7b      	ldrh	r3, [r7, #18]
 8011096:	3b30      	subs	r3, #48	; 0x30
 8011098:	827b      	strh	r3, [r7, #18]
 801109a:	e010      	b.n	80110be <ff_wtoupper+0xf2>
				case 5:	uc -= 26; break;			/* Shift -26 */
 801109c:	8a7b      	ldrh	r3, [r7, #18]
 801109e:	3b1a      	subs	r3, #26
 80110a0:	827b      	strh	r3, [r7, #18]
 80110a2:	e00c      	b.n	80110be <ff_wtoupper+0xf2>
				case 6:	uc += 8; break;				/* Shift +8 */
 80110a4:	8a7b      	ldrh	r3, [r7, #18]
 80110a6:	3308      	adds	r3, #8
 80110a8:	827b      	strh	r3, [r7, #18]
 80110aa:	e008      	b.n	80110be <ff_wtoupper+0xf2>
				case 7: uc -= 80; break;			/* Shift -80 */
 80110ac:	8a7b      	ldrh	r3, [r7, #18]
 80110ae:	3b50      	subs	r3, #80	; 0x50
 80110b0:	827b      	strh	r3, [r7, #18]
 80110b2:	e004      	b.n	80110be <ff_wtoupper+0xf2>
				case 8:	uc -= 0x1C60; break;		/* Shift -0x1C60 */
 80110b4:	8a7b      	ldrh	r3, [r7, #18]
 80110b6:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 80110ba:	827b      	strh	r3, [r7, #18]
 80110bc:	bf00      	nop
				}
				break;
 80110be:	e008      	b.n	80110d2 <ff_wtoupper+0x106>
			}
			if (cmd == 0) p += nc;	/* Skip table if needed */
 80110c0:	89bb      	ldrh	r3, [r7, #12]
 80110c2:	2b00      	cmp	r3, #0
 80110c4:	d194      	bne.n	8010ff0 <ff_wtoupper+0x24>
 80110c6:	89fb      	ldrh	r3, [r7, #14]
 80110c8:	005b      	lsls	r3, r3, #1
 80110ca:	697a      	ldr	r2, [r7, #20]
 80110cc:	4413      	add	r3, r2
 80110ce:	617b      	str	r3, [r7, #20]
			bc = *p++;								/* Get the block base */
 80110d0:	e78e      	b.n	8010ff0 <ff_wtoupper+0x24>
				break;
 80110d2:	bf00      	nop
		}
		uni = uc;
 80110d4:	8a7b      	ldrh	r3, [r7, #18]
 80110d6:	607b      	str	r3, [r7, #4]
	}

	return uni;
 80110d8:	687b      	ldr	r3, [r7, #4]
}
 80110da:	4618      	mov	r0, r3
 80110dc:	371c      	adds	r7, #28
 80110de:	46bd      	mov	sp, r7
 80110e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110e4:	4770      	bx	lr
 80110e6:	bf00      	nop
 80110e8:	08047c74 	.word	0x08047c74
 80110ec:	08047e68 	.word	0x08047e68

080110f0 <exfuns_init>:
 * @brief       exfuns
 * @param       
 * @retval      0, ; 1, .
 */
uint8_t exfuns_init(void)
{
 80110f0:	b590      	push	{r4, r7, lr}
 80110f2:	b083      	sub	sp, #12
 80110f4:	af00      	add	r7, sp, #0
    uint8_t i;
    uint8_t res = 0;
 80110f6:	2300      	movs	r3, #0
 80110f8:	71bb      	strb	r3, [r7, #6]

    for (i = 0; i < FF_VOLUMES; i++)
 80110fa:	2300      	movs	r3, #0
 80110fc:	71fb      	strb	r3, [r7, #7]
 80110fe:	e012      	b.n	8011126 <exfuns_init+0x36>
    {
        //fs[i] = (FATFS *)mymalloc(SRAMIN, sizeof(FATFS));   /* i */

    	fs[i] = (FATFS *) malloc(sizeof(FATFS));   /* i */
 8011100:	79fc      	ldrb	r4, [r7, #7]
 8011102:	f44f 700f 	mov.w	r0, #572	; 0x23c
 8011106:	f006 fb07 	bl	8017718 <malloc>
 801110a:	4603      	mov	r3, r0
 801110c:	461a      	mov	r2, r3
 801110e:	4b11      	ldr	r3, [pc, #68]	; (8011154 <exfuns_init+0x64>)
 8011110:	f843 2024 	str.w	r2, [r3, r4, lsl #2]

        if (!fs[i])break;
 8011114:	79fb      	ldrb	r3, [r7, #7]
 8011116:	4a0f      	ldr	r2, [pc, #60]	; (8011154 <exfuns_init+0x64>)
 8011118:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801111c:	2b00      	cmp	r3, #0
 801111e:	d006      	beq.n	801112e <exfuns_init+0x3e>
    for (i = 0; i < FF_VOLUMES; i++)
 8011120:	79fb      	ldrb	r3, [r7, #7]
 8011122:	3301      	adds	r3, #1
 8011124:	71fb      	strb	r3, [r7, #7]
 8011126:	79fb      	ldrb	r3, [r7, #7]
 8011128:	2b00      	cmp	r3, #0
 801112a:	d0e9      	beq.n	8011100 <exfuns_init+0x10>
 801112c:	e000      	b.n	8011130 <exfuns_init+0x40>
        if (!fs[i])break;
 801112e:	bf00      	nop
    }
    
#if USE_FATTESTER == 1  /*  */
    res = mf_init();    /* () */
 8011130:	f000 f848 	bl	80111c4 <mf_init>
 8011134:	4603      	mov	r3, r0
 8011136:	71bb      	strb	r3, [r7, #6]
#endif
    
    if (i == FF_VOLUMES && res == 0)
 8011138:	79fb      	ldrb	r3, [r7, #7]
 801113a:	2b01      	cmp	r3, #1
 801113c:	d104      	bne.n	8011148 <exfuns_init+0x58>
 801113e:	79bb      	ldrb	r3, [r7, #6]
 8011140:	2b00      	cmp	r3, #0
 8011142:	d101      	bne.n	8011148 <exfuns_init+0x58>
    {
        return 0;       /* ,. */
 8011144:	2300      	movs	r3, #0
 8011146:	e000      	b.n	801114a <exfuns_init+0x5a>
    }
    else 
    {
        return 1;
 8011148:	2301      	movs	r3, #1
    }
}
 801114a:	4618      	mov	r0, r3
 801114c:	370c      	adds	r7, #12
 801114e:	46bd      	mov	sp, r7
 8011150:	bd90      	pop	{r4, r7, pc}
 8011152:	bf00      	nop
 8011154:	200009f8 	.word	0x200009f8

08011158 <exfuns_get_free>:
 * @param       total:  (KB)
 * @param       free :  (KB)
 * @retval      0, ; , 
 */
uint8_t exfuns_get_free(uint8_t *pdrv, uint32_t *total, uint32_t *free)
{
 8011158:	b580      	push	{r7, lr}
 801115a:	b08a      	sub	sp, #40	; 0x28
 801115c:	af00      	add	r7, sp, #0
 801115e:	60f8      	str	r0, [r7, #12]
 8011160:	60b9      	str	r1, [r7, #8]
 8011162:	607a      	str	r2, [r7, #4]
    FATFS *fs1;
    uint8_t res;
    uint32_t fre_clust = 0, fre_sect = 0, tot_sect = 0;
 8011164:	2300      	movs	r3, #0
 8011166:	617b      	str	r3, [r7, #20]
 8011168:	2300      	movs	r3, #0
 801116a:	627b      	str	r3, [r7, #36]	; 0x24
 801116c:	2300      	movs	r3, #0
 801116e:	623b      	str	r3, [r7, #32]
    
    /*  */
    res = (uint32_t)f_getfree((const TCHAR *)pdrv, (DWORD *)&fre_clust, &fs1);
 8011170:	f107 0218 	add.w	r2, r7, #24
 8011174:	f107 0314 	add.w	r3, r7, #20
 8011178:	4619      	mov	r1, r3
 801117a:	68f8      	ldr	r0, [r7, #12]
 801117c:	f7ff fbf4 	bl	8010968 <f_getfree>
 8011180:	4603      	mov	r3, r0
 8011182:	77fb      	strb	r3, [r7, #31]

    if (res == 0)
 8011184:	7ffb      	ldrb	r3, [r7, #31]
 8011186:	2b00      	cmp	r3, #0
 8011188:	d116      	bne.n	80111b8 <exfuns_get_free+0x60>
    {
        tot_sect = (fs1->n_fatent - 2) * fs1->csize;    /*  */
 801118a:	69bb      	ldr	r3, [r7, #24]
 801118c:	69db      	ldr	r3, [r3, #28]
 801118e:	3b02      	subs	r3, #2
 8011190:	69ba      	ldr	r2, [r7, #24]
 8011192:	8952      	ldrh	r2, [r2, #10]
 8011194:	fb02 f303 	mul.w	r3, r2, r3
 8011198:	623b      	str	r3, [r7, #32]
        fre_sect = fre_clust * fs1->csize;              /*  */
 801119a:	69bb      	ldr	r3, [r7, #24]
 801119c:	895b      	ldrh	r3, [r3, #10]
 801119e:	461a      	mov	r2, r3
 80111a0:	697b      	ldr	r3, [r7, #20]
 80111a2:	fb02 f303 	mul.w	r3, r2, r3
 80111a6:	627b      	str	r3, [r7, #36]	; 0x24
#if FF_MAX_SS!=512  /* 512,512 */
        tot_sect *= fs1->ssize / 512;
        fre_sect *= fs1->ssize / 512;
#endif
        *total = tot_sect >> 1;     /* KB */
 80111a8:	6a3b      	ldr	r3, [r7, #32]
 80111aa:	085a      	lsrs	r2, r3, #1
 80111ac:	68bb      	ldr	r3, [r7, #8]
 80111ae:	601a      	str	r2, [r3, #0]
        *free = fre_sect >> 1;      /* KB */
 80111b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80111b2:	085a      	lsrs	r2, r3, #1
 80111b4:	687b      	ldr	r3, [r7, #4]
 80111b6:	601a      	str	r2, [r3, #0]
    }

    return res;
 80111b8:	7ffb      	ldrb	r3, [r7, #31]
}
 80111ba:	4618      	mov	r0, r3
 80111bc:	3728      	adds	r7, #40	; 0x28
 80111be:	46bd      	mov	sp, r7
 80111c0:	bd80      	pop	{r7, pc}
	...

080111c4 <mf_init>:
 *              ,!!
 * @param       
 * @retval      : 0, ; 1, ;
 */
uint8_t mf_init(void)
{
 80111c4:	b580      	push	{r7, lr}
 80111c6:	af00      	add	r7, sp, #0
//    fattester.file = (FIL *)mymalloc(SRAMIN, sizeof(FIL));      /* file */
//    fattester.fatbuf = (uint8_t *)mymalloc(SRAMIN, 512);        /* fattester.fatbuf */
    fattester.file = (FIL *)malloc(sizeof(FIL));      /* file */
 80111c8:	f44f 7016 	mov.w	r0, #600	; 0x258
 80111cc:	f006 faa4 	bl	8017718 <malloc>
 80111d0:	4603      	mov	r3, r0
 80111d2:	461a      	mov	r2, r3
 80111d4:	4b0d      	ldr	r3, [pc, #52]	; (801120c <mf_init+0x48>)
 80111d6:	601a      	str	r2, [r3, #0]
    fattester.fatbuf = (uint8_t *)malloc(512);        /* fattester.fatbuf */
 80111d8:	f44f 7000 	mov.w	r0, #512	; 0x200
 80111dc:	f006 fa9c 	bl	8017718 <malloc>
 80111e0:	4603      	mov	r3, r0
 80111e2:	461a      	mov	r2, r3
 80111e4:	4b09      	ldr	r3, [pc, #36]	; (801120c <mf_init+0x48>)
 80111e6:	f8c3 2178 	str.w	r2, [r3, #376]	; 0x178


    if (fattester.file && fattester.fatbuf)
 80111ea:	4b08      	ldr	r3, [pc, #32]	; (801120c <mf_init+0x48>)
 80111ec:	681b      	ldr	r3, [r3, #0]
 80111ee:	2b00      	cmp	r3, #0
 80111f0:	d006      	beq.n	8011200 <mf_init+0x3c>
 80111f2:	4b06      	ldr	r3, [pc, #24]	; (801120c <mf_init+0x48>)
 80111f4:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 80111f8:	2b00      	cmp	r3, #0
 80111fa:	d001      	beq.n	8011200 <mf_init+0x3c>
    {
        return 0;   /*  */
 80111fc:	2300      	movs	r3, #0
 80111fe:	e002      	b.n	8011206 <mf_init+0x42>
    }
    else
    {
        mf_free();  /*  */
 8011200:	f000 f806 	bl	8011210 <mf_free>
        return 1;   /*  */
 8011204:	2301      	movs	r3, #1
    }
}
 8011206:	4618      	mov	r0, r3
 8011208:	bd80      	pop	{r7, pc}
 801120a:	bf00      	nop
 801120c:	20000a00 	.word	0x20000a00

08011210 <mf_free>:
 *   @note      , .
 * @param       
 * @retval      
 */
void mf_free(void)
{
 8011210:	b580      	push	{r7, lr}
 8011212:	af00      	add	r7, sp, #0
	free(fattester.file);
 8011214:	4b06      	ldr	r3, [pc, #24]	; (8011230 <mf_free+0x20>)
 8011216:	681b      	ldr	r3, [r3, #0]
 8011218:	4618      	mov	r0, r3
 801121a:	f006 fa85 	bl	8017728 <free>
	free(fattester.fatbuf);
 801121e:	4b04      	ldr	r3, [pc, #16]	; (8011230 <mf_free+0x20>)
 8011220:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 8011224:	4618      	mov	r0, r3
 8011226:	f006 fa7f 	bl	8017728 <free>

//    myfree(SRAMIN, fattester.file);
//    myfree(SRAMIN, fattester.fatbuf);
}
 801122a:	bf00      	nop
 801122c:	bd80      	pop	{r7, pc}
 801122e:	bf00      	nop
 8011230:	20000a00 	.word	0x20000a00

08011234 <mf_open>:
 * @param       path :  + 
 * @param       mode : 
 * @retval      (FATFS, FRESULT)
 */
uint8_t mf_open(uint8_t *path, uint8_t mode)
{
 8011234:	b580      	push	{r7, lr}
 8011236:	b084      	sub	sp, #16
 8011238:	af00      	add	r7, sp, #0
 801123a:	6078      	str	r0, [r7, #4]
 801123c:	460b      	mov	r3, r1
 801123e:	70fb      	strb	r3, [r7, #3]
    uint8_t res;
    res = f_open(fattester.file, (const TCHAR *)path, mode);    /*  */
 8011240:	4b06      	ldr	r3, [pc, #24]	; (801125c <mf_open+0x28>)
 8011242:	681b      	ldr	r3, [r3, #0]
 8011244:	78fa      	ldrb	r2, [r7, #3]
 8011246:	6879      	ldr	r1, [r7, #4]
 8011248:	4618      	mov	r0, r3
 801124a:	f7fe fdd9 	bl	800fe00 <f_open>
 801124e:	4603      	mov	r3, r0
 8011250:	73fb      	strb	r3, [r7, #15]
    return res;
 8011252:	7bfb      	ldrb	r3, [r7, #15]
}
 8011254:	4618      	mov	r0, r3
 8011256:	3710      	adds	r7, #16
 8011258:	46bd      	mov	sp, r7
 801125a:	bd80      	pop	{r7, pc}
 801125c:	20000a00 	.word	0x20000a00

08011260 <mf_close>:
 * @brief       
 * @param       
 * @retval      (FATFS, FRESULT)
 */
uint8_t mf_close(void)
{
 8011260:	b580      	push	{r7, lr}
 8011262:	af00      	add	r7, sp, #0
    f_close(fattester.file);
 8011264:	4b03      	ldr	r3, [pc, #12]	; (8011274 <mf_close+0x14>)
 8011266:	681b      	ldr	r3, [r3, #0]
 8011268:	4618      	mov	r0, r3
 801126a:	f7ff fb0d 	bl	8010888 <f_close>
    return 0;
 801126e:	2300      	movs	r3, #0
}
 8011270:	4618      	mov	r0, r3
 8011272:	bd80      	pop	{r7, pc}
 8011274:	20000a00 	.word	0x20000a00

08011278 <mf_write>:
 * @param       pdata : 
 * @param       len   : 
 * @retval      (FATFS, FRESULT)
 */
uint8_t mf_write(uint8_t *pdata, uint16_t len)
{
 8011278:	b580      	push	{r7, lr}
 801127a:	b084      	sub	sp, #16
 801127c:	af00      	add	r7, sp, #0
 801127e:	6078      	str	r0, [r7, #4]
 8011280:	460b      	mov	r3, r1
 8011282:	807b      	strh	r3, [r7, #2]
    uint8_t res;
    uint32_t bw = 0;
 8011284:	2300      	movs	r3, #0
 8011286:	60bb      	str	r3, [r7, #8]

    printf("\r\nBegin Write fattester.file...\r\n");
 8011288:	4813      	ldr	r0, [pc, #76]	; (80112d8 <mf_write+0x60>)
 801128a:	f007 fbb5 	bl	80189f8 <puts>
    printf("Write data len:%d\r\n", len);
 801128e:	887b      	ldrh	r3, [r7, #2]
 8011290:	4619      	mov	r1, r3
 8011292:	4812      	ldr	r0, [pc, #72]	; (80112dc <mf_write+0x64>)
 8011294:	f007 fb2a 	bl	80188ec <iprintf>
    res = f_write(fattester.file, pdata, len, &bw);
 8011298:	4b11      	ldr	r3, [pc, #68]	; (80112e0 <mf_write+0x68>)
 801129a:	6818      	ldr	r0, [r3, #0]
 801129c:	887a      	ldrh	r2, [r7, #2]
 801129e:	f107 0308 	add.w	r3, r7, #8
 80112a2:	6879      	ldr	r1, [r7, #4]
 80112a4:	f7ff f80a 	bl	80102bc <f_write>
 80112a8:	4603      	mov	r3, r0
 80112aa:	73fb      	strb	r3, [r7, #15]

    if (res)
 80112ac:	7bfb      	ldrb	r3, [r7, #15]
 80112ae:	2b00      	cmp	r3, #0
 80112b0:	d005      	beq.n	80112be <mf_write+0x46>
    {
        printf("Write Error:%d\r\n", res);
 80112b2:	7bfb      	ldrb	r3, [r7, #15]
 80112b4:	4619      	mov	r1, r3
 80112b6:	480b      	ldr	r0, [pc, #44]	; (80112e4 <mf_write+0x6c>)
 80112b8:	f007 fb18 	bl	80188ec <iprintf>
 80112bc:	e004      	b.n	80112c8 <mf_write+0x50>
    }
    else
    {
        printf("Writed data len:%d\r\n", bw);
 80112be:	68bb      	ldr	r3, [r7, #8]
 80112c0:	4619      	mov	r1, r3
 80112c2:	4809      	ldr	r0, [pc, #36]	; (80112e8 <mf_write+0x70>)
 80112c4:	f007 fb12 	bl	80188ec <iprintf>
    }

    printf("Write data over.\r\n");
 80112c8:	4808      	ldr	r0, [pc, #32]	; (80112ec <mf_write+0x74>)
 80112ca:	f007 fb95 	bl	80189f8 <puts>
    return res;
 80112ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80112d0:	4618      	mov	r0, r3
 80112d2:	3710      	adds	r7, #16
 80112d4:	46bd      	mov	sp, r7
 80112d6:	bd80      	pop	{r7, pc}
 80112d8:	0801ce14 	.word	0x0801ce14
 80112dc:	0801ce38 	.word	0x0801ce38
 80112e0:	20000a00 	.word	0x20000a00
 80112e4:	0801ce4c 	.word	0x0801ce4c
 80112e8:	0801ce60 	.word	0x0801ce60
 80112ec:	0801ce78 	.word	0x0801ce78

080112f0 <mf_mkdir>:
 * @brief       
 * @param       path :  + 
 * @retval      (FATFS, FRESULT)
 */
uint8_t mf_mkdir(uint8_t *path)
{
 80112f0:	b580      	push	{r7, lr}
 80112f2:	b082      	sub	sp, #8
 80112f4:	af00      	add	r7, sp, #0
 80112f6:	6078      	str	r0, [r7, #4]
    return f_mkdir((const TCHAR *)path);
 80112f8:	6878      	ldr	r0, [r7, #4]
 80112fa:	f7ff fc3b 	bl	8010b74 <f_mkdir>
 80112fe:	4603      	mov	r3, r0
}
 8011300:	4618      	mov	r0, r3
 8011302:	3708      	adds	r7, #8
 8011304:	46bd      	mov	sp, r7
 8011306:	bd80      	pop	{r7, pc}

08011308 <time_string>:
 * @brief		1
 * @param		s : 
 * @retval		
 */
void time_string(char *s, uint8_t size)
{
 8011308:	b5f0      	push	{r4, r5, r6, r7, lr}
 801130a:	b08b      	sub	sp, #44	; 0x2c
 801130c:	af06      	add	r7, sp, #24
 801130e:	6078      	str	r0, [r7, #4]
 8011310:	460b      	mov	r3, r1
 8011312:	70fb      	strb	r3, [r7, #3]
	uint8_t year, month, date, week;
	uint8_t hour, min, sec, ampm=0;
 8011314:	2300      	movs	r3, #0
 8011316:	723b      	strb	r3, [r7, #8]
	rtc_get_time(&hour, &min, &sec, &ampm);
 8011318:	f107 0308 	add.w	r3, r7, #8
 801131c:	f107 0209 	add.w	r2, r7, #9
 8011320:	f107 010a 	add.w	r1, r7, #10
 8011324:	f107 000b 	add.w	r0, r7, #11
 8011328:	f7f2 fa1a 	bl	8003760 <rtc_get_time>
	rtc_get_date(&year, &month, &date, &week);
 801132c:	f107 030c 	add.w	r3, r7, #12
 8011330:	f107 020d 	add.w	r2, r7, #13
 8011334:	f107 010e 	add.w	r1, r7, #14
 8011338:	f107 000f 	add.w	r0, r7, #15
 801133c:	f7f2 fa30 	bl	80037a0 <rtc_get_date>

	/*rtc2000FATFS1980*/
	snprintf(s, size, "0:/MagnetMeasure/%04d%02d%02d%02d%02d%02d",
 8011340:	78f9      	ldrb	r1, [r7, #3]
 8011342:	7bfb      	ldrb	r3, [r7, #15]
 8011344:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8011348:	7bba      	ldrb	r2, [r7, #14]
 801134a:	7b78      	ldrb	r0, [r7, #13]
 801134c:	7afc      	ldrb	r4, [r7, #11]
 801134e:	7abd      	ldrb	r5, [r7, #10]
 8011350:	7a7e      	ldrb	r6, [r7, #9]
 8011352:	9604      	str	r6, [sp, #16]
 8011354:	9503      	str	r5, [sp, #12]
 8011356:	9402      	str	r4, [sp, #8]
 8011358:	9001      	str	r0, [sp, #4]
 801135a:	9200      	str	r2, [sp, #0]
 801135c:	4a03      	ldr	r2, [pc, #12]	; (801136c <time_string+0x64>)
 801135e:	6878      	ldr	r0, [r7, #4]
 8011360:	f007 fb68 	bl	8018a34 <sniprintf>
				  year+2000, month, date,
				  hour, min	 , sec);
}
 8011364:	bf00      	nop
 8011366:	3714      	adds	r7, #20
 8011368:	46bd      	mov	sp, r7
 801136a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801136c:	0801d138 	.word	0x0801d138

08011370 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8011370:	b480      	push	{r7}
 8011372:	b085      	sub	sp, #20
 8011374:	af00      	add	r7, sp, #0
 8011376:	60f8      	str	r0, [r7, #12]
 8011378:	60b9      	str	r1, [r7, #8]
 801137a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 801137c:	68fb      	ldr	r3, [r7, #12]
 801137e:	4a07      	ldr	r2, [pc, #28]	; (801139c <vApplicationGetIdleTaskMemory+0x2c>)
 8011380:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8011382:	68bb      	ldr	r3, [r7, #8]
 8011384:	4a06      	ldr	r2, [pc, #24]	; (80113a0 <vApplicationGetIdleTaskMemory+0x30>)
 8011386:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8011388:	687b      	ldr	r3, [r7, #4]
 801138a:	2280      	movs	r2, #128	; 0x80
 801138c:	601a      	str	r2, [r3, #0]
}
 801138e:	bf00      	nop
 8011390:	3714      	adds	r7, #20
 8011392:	46bd      	mov	sp, r7
 8011394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011398:	4770      	bx	lr
 801139a:	bf00      	nop
 801139c:	20000b80 	.word	0x20000b80
 80113a0:	20000bdc 	.word	0x20000bdc

080113a4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80113a4:	b480      	push	{r7}
 80113a6:	b085      	sub	sp, #20
 80113a8:	af00      	add	r7, sp, #0
 80113aa:	60f8      	str	r0, [r7, #12]
 80113ac:	60b9      	str	r1, [r7, #8]
 80113ae:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80113b0:	68fb      	ldr	r3, [r7, #12]
 80113b2:	4a07      	ldr	r2, [pc, #28]	; (80113d0 <vApplicationGetTimerTaskMemory+0x2c>)
 80113b4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80113b6:	68bb      	ldr	r3, [r7, #8]
 80113b8:	4a06      	ldr	r2, [pc, #24]	; (80113d4 <vApplicationGetTimerTaskMemory+0x30>)
 80113ba:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80113bc:	687b      	ldr	r3, [r7, #4]
 80113be:	f44f 7280 	mov.w	r2, #256	; 0x100
 80113c2:	601a      	str	r2, [r3, #0]
}
 80113c4:	bf00      	nop
 80113c6:	3714      	adds	r7, #20
 80113c8:	46bd      	mov	sp, r7
 80113ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113ce:	4770      	bx	lr
 80113d0:	20000ddc 	.word	0x20000ddc
 80113d4:	20000e38 	.word	0x20000e38

080113d8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80113d8:	b480      	push	{r7}
 80113da:	b083      	sub	sp, #12
 80113dc:	af00      	add	r7, sp, #0
 80113de:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80113e0:	687b      	ldr	r3, [r7, #4]
 80113e2:	f103 0208 	add.w	r2, r3, #8
 80113e6:	687b      	ldr	r3, [r7, #4]
 80113e8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80113ea:	687b      	ldr	r3, [r7, #4]
 80113ec:	f04f 32ff 	mov.w	r2, #4294967295
 80113f0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80113f2:	687b      	ldr	r3, [r7, #4]
 80113f4:	f103 0208 	add.w	r2, r3, #8
 80113f8:	687b      	ldr	r3, [r7, #4]
 80113fa:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80113fc:	687b      	ldr	r3, [r7, #4]
 80113fe:	f103 0208 	add.w	r2, r3, #8
 8011402:	687b      	ldr	r3, [r7, #4]
 8011404:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8011406:	687b      	ldr	r3, [r7, #4]
 8011408:	2200      	movs	r2, #0
 801140a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 801140c:	bf00      	nop
 801140e:	370c      	adds	r7, #12
 8011410:	46bd      	mov	sp, r7
 8011412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011416:	4770      	bx	lr

08011418 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8011418:	b480      	push	{r7}
 801141a:	b083      	sub	sp, #12
 801141c:	af00      	add	r7, sp, #0
 801141e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8011420:	687b      	ldr	r3, [r7, #4]
 8011422:	2200      	movs	r2, #0
 8011424:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8011426:	bf00      	nop
 8011428:	370c      	adds	r7, #12
 801142a:	46bd      	mov	sp, r7
 801142c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011430:	4770      	bx	lr

08011432 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8011432:	b480      	push	{r7}
 8011434:	b085      	sub	sp, #20
 8011436:	af00      	add	r7, sp, #0
 8011438:	6078      	str	r0, [r7, #4]
 801143a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 801143c:	687b      	ldr	r3, [r7, #4]
 801143e:	685b      	ldr	r3, [r3, #4]
 8011440:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8011442:	683b      	ldr	r3, [r7, #0]
 8011444:	68fa      	ldr	r2, [r7, #12]
 8011446:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8011448:	68fb      	ldr	r3, [r7, #12]
 801144a:	689a      	ldr	r2, [r3, #8]
 801144c:	683b      	ldr	r3, [r7, #0]
 801144e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8011450:	68fb      	ldr	r3, [r7, #12]
 8011452:	689b      	ldr	r3, [r3, #8]
 8011454:	683a      	ldr	r2, [r7, #0]
 8011456:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8011458:	68fb      	ldr	r3, [r7, #12]
 801145a:	683a      	ldr	r2, [r7, #0]
 801145c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 801145e:	683b      	ldr	r3, [r7, #0]
 8011460:	687a      	ldr	r2, [r7, #4]
 8011462:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8011464:	687b      	ldr	r3, [r7, #4]
 8011466:	681b      	ldr	r3, [r3, #0]
 8011468:	1c5a      	adds	r2, r3, #1
 801146a:	687b      	ldr	r3, [r7, #4]
 801146c:	601a      	str	r2, [r3, #0]
}
 801146e:	bf00      	nop
 8011470:	3714      	adds	r7, #20
 8011472:	46bd      	mov	sp, r7
 8011474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011478:	4770      	bx	lr

0801147a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801147a:	b480      	push	{r7}
 801147c:	b085      	sub	sp, #20
 801147e:	af00      	add	r7, sp, #0
 8011480:	6078      	str	r0, [r7, #4]
 8011482:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8011484:	683b      	ldr	r3, [r7, #0]
 8011486:	681b      	ldr	r3, [r3, #0]
 8011488:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 801148a:	68bb      	ldr	r3, [r7, #8]
 801148c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011490:	d103      	bne.n	801149a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8011492:	687b      	ldr	r3, [r7, #4]
 8011494:	691b      	ldr	r3, [r3, #16]
 8011496:	60fb      	str	r3, [r7, #12]
 8011498:	e00c      	b.n	80114b4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 801149a:	687b      	ldr	r3, [r7, #4]
 801149c:	3308      	adds	r3, #8
 801149e:	60fb      	str	r3, [r7, #12]
 80114a0:	e002      	b.n	80114a8 <vListInsert+0x2e>
 80114a2:	68fb      	ldr	r3, [r7, #12]
 80114a4:	685b      	ldr	r3, [r3, #4]
 80114a6:	60fb      	str	r3, [r7, #12]
 80114a8:	68fb      	ldr	r3, [r7, #12]
 80114aa:	685b      	ldr	r3, [r3, #4]
 80114ac:	681b      	ldr	r3, [r3, #0]
 80114ae:	68ba      	ldr	r2, [r7, #8]
 80114b0:	429a      	cmp	r2, r3
 80114b2:	d2f6      	bcs.n	80114a2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80114b4:	68fb      	ldr	r3, [r7, #12]
 80114b6:	685a      	ldr	r2, [r3, #4]
 80114b8:	683b      	ldr	r3, [r7, #0]
 80114ba:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80114bc:	683b      	ldr	r3, [r7, #0]
 80114be:	685b      	ldr	r3, [r3, #4]
 80114c0:	683a      	ldr	r2, [r7, #0]
 80114c2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80114c4:	683b      	ldr	r3, [r7, #0]
 80114c6:	68fa      	ldr	r2, [r7, #12]
 80114c8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80114ca:	68fb      	ldr	r3, [r7, #12]
 80114cc:	683a      	ldr	r2, [r7, #0]
 80114ce:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80114d0:	683b      	ldr	r3, [r7, #0]
 80114d2:	687a      	ldr	r2, [r7, #4]
 80114d4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80114d6:	687b      	ldr	r3, [r7, #4]
 80114d8:	681b      	ldr	r3, [r3, #0]
 80114da:	1c5a      	adds	r2, r3, #1
 80114dc:	687b      	ldr	r3, [r7, #4]
 80114de:	601a      	str	r2, [r3, #0]
}
 80114e0:	bf00      	nop
 80114e2:	3714      	adds	r7, #20
 80114e4:	46bd      	mov	sp, r7
 80114e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114ea:	4770      	bx	lr

080114ec <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80114ec:	b480      	push	{r7}
 80114ee:	b085      	sub	sp, #20
 80114f0:	af00      	add	r7, sp, #0
 80114f2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80114f4:	687b      	ldr	r3, [r7, #4]
 80114f6:	691b      	ldr	r3, [r3, #16]
 80114f8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80114fa:	687b      	ldr	r3, [r7, #4]
 80114fc:	685b      	ldr	r3, [r3, #4]
 80114fe:	687a      	ldr	r2, [r7, #4]
 8011500:	6892      	ldr	r2, [r2, #8]
 8011502:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8011504:	687b      	ldr	r3, [r7, #4]
 8011506:	689b      	ldr	r3, [r3, #8]
 8011508:	687a      	ldr	r2, [r7, #4]
 801150a:	6852      	ldr	r2, [r2, #4]
 801150c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 801150e:	68fb      	ldr	r3, [r7, #12]
 8011510:	685b      	ldr	r3, [r3, #4]
 8011512:	687a      	ldr	r2, [r7, #4]
 8011514:	429a      	cmp	r2, r3
 8011516:	d103      	bne.n	8011520 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8011518:	687b      	ldr	r3, [r7, #4]
 801151a:	689a      	ldr	r2, [r3, #8]
 801151c:	68fb      	ldr	r3, [r7, #12]
 801151e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8011520:	687b      	ldr	r3, [r7, #4]
 8011522:	2200      	movs	r2, #0
 8011524:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8011526:	68fb      	ldr	r3, [r7, #12]
 8011528:	681b      	ldr	r3, [r3, #0]
 801152a:	1e5a      	subs	r2, r3, #1
 801152c:	68fb      	ldr	r3, [r7, #12]
 801152e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8011530:	68fb      	ldr	r3, [r7, #12]
 8011532:	681b      	ldr	r3, [r3, #0]
}
 8011534:	4618      	mov	r0, r3
 8011536:	3714      	adds	r7, #20
 8011538:	46bd      	mov	sp, r7
 801153a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801153e:	4770      	bx	lr

08011540 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8011540:	b580      	push	{r7, lr}
 8011542:	b084      	sub	sp, #16
 8011544:	af00      	add	r7, sp, #0
 8011546:	6078      	str	r0, [r7, #4]
 8011548:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 801154a:	687b      	ldr	r3, [r7, #4]
 801154c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 801154e:	68fb      	ldr	r3, [r7, #12]
 8011550:	2b00      	cmp	r3, #0
 8011552:	d10a      	bne.n	801156a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8011554:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011558:	f383 8811 	msr	BASEPRI, r3
 801155c:	f3bf 8f6f 	isb	sy
 8011560:	f3bf 8f4f 	dsb	sy
 8011564:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8011566:	bf00      	nop
 8011568:	e7fe      	b.n	8011568 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 801156a:	f002 fa63 	bl	8013a34 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801156e:	68fb      	ldr	r3, [r7, #12]
 8011570:	681a      	ldr	r2, [r3, #0]
 8011572:	68fb      	ldr	r3, [r7, #12]
 8011574:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011576:	68f9      	ldr	r1, [r7, #12]
 8011578:	6c09      	ldr	r1, [r1, #64]	; 0x40
 801157a:	fb01 f303 	mul.w	r3, r1, r3
 801157e:	441a      	add	r2, r3
 8011580:	68fb      	ldr	r3, [r7, #12]
 8011582:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8011584:	68fb      	ldr	r3, [r7, #12]
 8011586:	2200      	movs	r2, #0
 8011588:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 801158a:	68fb      	ldr	r3, [r7, #12]
 801158c:	681a      	ldr	r2, [r3, #0]
 801158e:	68fb      	ldr	r3, [r7, #12]
 8011590:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011592:	68fb      	ldr	r3, [r7, #12]
 8011594:	681a      	ldr	r2, [r3, #0]
 8011596:	68fb      	ldr	r3, [r7, #12]
 8011598:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801159a:	3b01      	subs	r3, #1
 801159c:	68f9      	ldr	r1, [r7, #12]
 801159e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80115a0:	fb01 f303 	mul.w	r3, r1, r3
 80115a4:	441a      	add	r2, r3
 80115a6:	68fb      	ldr	r3, [r7, #12]
 80115a8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80115aa:	68fb      	ldr	r3, [r7, #12]
 80115ac:	22ff      	movs	r2, #255	; 0xff
 80115ae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80115b2:	68fb      	ldr	r3, [r7, #12]
 80115b4:	22ff      	movs	r2, #255	; 0xff
 80115b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80115ba:	683b      	ldr	r3, [r7, #0]
 80115bc:	2b00      	cmp	r3, #0
 80115be:	d114      	bne.n	80115ea <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80115c0:	68fb      	ldr	r3, [r7, #12]
 80115c2:	691b      	ldr	r3, [r3, #16]
 80115c4:	2b00      	cmp	r3, #0
 80115c6:	d01a      	beq.n	80115fe <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80115c8:	68fb      	ldr	r3, [r7, #12]
 80115ca:	3310      	adds	r3, #16
 80115cc:	4618      	mov	r0, r3
 80115ce:	f001 f9af 	bl	8012930 <xTaskRemoveFromEventList>
 80115d2:	4603      	mov	r3, r0
 80115d4:	2b00      	cmp	r3, #0
 80115d6:	d012      	beq.n	80115fe <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80115d8:	4b0c      	ldr	r3, [pc, #48]	; (801160c <xQueueGenericReset+0xcc>)
 80115da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80115de:	601a      	str	r2, [r3, #0]
 80115e0:	f3bf 8f4f 	dsb	sy
 80115e4:	f3bf 8f6f 	isb	sy
 80115e8:	e009      	b.n	80115fe <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80115ea:	68fb      	ldr	r3, [r7, #12]
 80115ec:	3310      	adds	r3, #16
 80115ee:	4618      	mov	r0, r3
 80115f0:	f7ff fef2 	bl	80113d8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80115f4:	68fb      	ldr	r3, [r7, #12]
 80115f6:	3324      	adds	r3, #36	; 0x24
 80115f8:	4618      	mov	r0, r3
 80115fa:	f7ff feed 	bl	80113d8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80115fe:	f002 fa49 	bl	8013a94 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8011602:	2301      	movs	r3, #1
}
 8011604:	4618      	mov	r0, r3
 8011606:	3710      	adds	r7, #16
 8011608:	46bd      	mov	sp, r7
 801160a:	bd80      	pop	{r7, pc}
 801160c:	e000ed04 	.word	0xe000ed04

08011610 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8011610:	b580      	push	{r7, lr}
 8011612:	b08e      	sub	sp, #56	; 0x38
 8011614:	af02      	add	r7, sp, #8
 8011616:	60f8      	str	r0, [r7, #12]
 8011618:	60b9      	str	r1, [r7, #8]
 801161a:	607a      	str	r2, [r7, #4]
 801161c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801161e:	68fb      	ldr	r3, [r7, #12]
 8011620:	2b00      	cmp	r3, #0
 8011622:	d10a      	bne.n	801163a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8011624:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011628:	f383 8811 	msr	BASEPRI, r3
 801162c:	f3bf 8f6f 	isb	sy
 8011630:	f3bf 8f4f 	dsb	sy
 8011634:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8011636:	bf00      	nop
 8011638:	e7fe      	b.n	8011638 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 801163a:	683b      	ldr	r3, [r7, #0]
 801163c:	2b00      	cmp	r3, #0
 801163e:	d10a      	bne.n	8011656 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8011640:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011644:	f383 8811 	msr	BASEPRI, r3
 8011648:	f3bf 8f6f 	isb	sy
 801164c:	f3bf 8f4f 	dsb	sy
 8011650:	627b      	str	r3, [r7, #36]	; 0x24
}
 8011652:	bf00      	nop
 8011654:	e7fe      	b.n	8011654 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8011656:	687b      	ldr	r3, [r7, #4]
 8011658:	2b00      	cmp	r3, #0
 801165a:	d002      	beq.n	8011662 <xQueueGenericCreateStatic+0x52>
 801165c:	68bb      	ldr	r3, [r7, #8]
 801165e:	2b00      	cmp	r3, #0
 8011660:	d001      	beq.n	8011666 <xQueueGenericCreateStatic+0x56>
 8011662:	2301      	movs	r3, #1
 8011664:	e000      	b.n	8011668 <xQueueGenericCreateStatic+0x58>
 8011666:	2300      	movs	r3, #0
 8011668:	2b00      	cmp	r3, #0
 801166a:	d10a      	bne.n	8011682 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 801166c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011670:	f383 8811 	msr	BASEPRI, r3
 8011674:	f3bf 8f6f 	isb	sy
 8011678:	f3bf 8f4f 	dsb	sy
 801167c:	623b      	str	r3, [r7, #32]
}
 801167e:	bf00      	nop
 8011680:	e7fe      	b.n	8011680 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8011682:	687b      	ldr	r3, [r7, #4]
 8011684:	2b00      	cmp	r3, #0
 8011686:	d102      	bne.n	801168e <xQueueGenericCreateStatic+0x7e>
 8011688:	68bb      	ldr	r3, [r7, #8]
 801168a:	2b00      	cmp	r3, #0
 801168c:	d101      	bne.n	8011692 <xQueueGenericCreateStatic+0x82>
 801168e:	2301      	movs	r3, #1
 8011690:	e000      	b.n	8011694 <xQueueGenericCreateStatic+0x84>
 8011692:	2300      	movs	r3, #0
 8011694:	2b00      	cmp	r3, #0
 8011696:	d10a      	bne.n	80116ae <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8011698:	f04f 0350 	mov.w	r3, #80	; 0x50
 801169c:	f383 8811 	msr	BASEPRI, r3
 80116a0:	f3bf 8f6f 	isb	sy
 80116a4:	f3bf 8f4f 	dsb	sy
 80116a8:	61fb      	str	r3, [r7, #28]
}
 80116aa:	bf00      	nop
 80116ac:	e7fe      	b.n	80116ac <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80116ae:	2350      	movs	r3, #80	; 0x50
 80116b0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80116b2:	697b      	ldr	r3, [r7, #20]
 80116b4:	2b50      	cmp	r3, #80	; 0x50
 80116b6:	d00a      	beq.n	80116ce <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80116b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80116bc:	f383 8811 	msr	BASEPRI, r3
 80116c0:	f3bf 8f6f 	isb	sy
 80116c4:	f3bf 8f4f 	dsb	sy
 80116c8:	61bb      	str	r3, [r7, #24]
}
 80116ca:	bf00      	nop
 80116cc:	e7fe      	b.n	80116cc <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80116ce:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80116d0:	683b      	ldr	r3, [r7, #0]
 80116d2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80116d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80116d6:	2b00      	cmp	r3, #0
 80116d8:	d00d      	beq.n	80116f6 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80116da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80116dc:	2201      	movs	r2, #1
 80116de:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80116e2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80116e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80116e8:	9300      	str	r3, [sp, #0]
 80116ea:	4613      	mov	r3, r2
 80116ec:	687a      	ldr	r2, [r7, #4]
 80116ee:	68b9      	ldr	r1, [r7, #8]
 80116f0:	68f8      	ldr	r0, [r7, #12]
 80116f2:	f000 f83f 	bl	8011774 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80116f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80116f8:	4618      	mov	r0, r3
 80116fa:	3730      	adds	r7, #48	; 0x30
 80116fc:	46bd      	mov	sp, r7
 80116fe:	bd80      	pop	{r7, pc}

08011700 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8011700:	b580      	push	{r7, lr}
 8011702:	b08a      	sub	sp, #40	; 0x28
 8011704:	af02      	add	r7, sp, #8
 8011706:	60f8      	str	r0, [r7, #12]
 8011708:	60b9      	str	r1, [r7, #8]
 801170a:	4613      	mov	r3, r2
 801170c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801170e:	68fb      	ldr	r3, [r7, #12]
 8011710:	2b00      	cmp	r3, #0
 8011712:	d10a      	bne.n	801172a <xQueueGenericCreate+0x2a>
	__asm volatile
 8011714:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011718:	f383 8811 	msr	BASEPRI, r3
 801171c:	f3bf 8f6f 	isb	sy
 8011720:	f3bf 8f4f 	dsb	sy
 8011724:	613b      	str	r3, [r7, #16]
}
 8011726:	bf00      	nop
 8011728:	e7fe      	b.n	8011728 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801172a:	68fb      	ldr	r3, [r7, #12]
 801172c:	68ba      	ldr	r2, [r7, #8]
 801172e:	fb02 f303 	mul.w	r3, r2, r3
 8011732:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8011734:	69fb      	ldr	r3, [r7, #28]
 8011736:	3350      	adds	r3, #80	; 0x50
 8011738:	4618      	mov	r0, r3
 801173a:	f002 fa9d 	bl	8013c78 <pvPortMalloc>
 801173e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8011740:	69bb      	ldr	r3, [r7, #24]
 8011742:	2b00      	cmp	r3, #0
 8011744:	d011      	beq.n	801176a <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8011746:	69bb      	ldr	r3, [r7, #24]
 8011748:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801174a:	697b      	ldr	r3, [r7, #20]
 801174c:	3350      	adds	r3, #80	; 0x50
 801174e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8011750:	69bb      	ldr	r3, [r7, #24]
 8011752:	2200      	movs	r2, #0
 8011754:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8011758:	79fa      	ldrb	r2, [r7, #7]
 801175a:	69bb      	ldr	r3, [r7, #24]
 801175c:	9300      	str	r3, [sp, #0]
 801175e:	4613      	mov	r3, r2
 8011760:	697a      	ldr	r2, [r7, #20]
 8011762:	68b9      	ldr	r1, [r7, #8]
 8011764:	68f8      	ldr	r0, [r7, #12]
 8011766:	f000 f805 	bl	8011774 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 801176a:	69bb      	ldr	r3, [r7, #24]
	}
 801176c:	4618      	mov	r0, r3
 801176e:	3720      	adds	r7, #32
 8011770:	46bd      	mov	sp, r7
 8011772:	bd80      	pop	{r7, pc}

08011774 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8011774:	b580      	push	{r7, lr}
 8011776:	b084      	sub	sp, #16
 8011778:	af00      	add	r7, sp, #0
 801177a:	60f8      	str	r0, [r7, #12]
 801177c:	60b9      	str	r1, [r7, #8]
 801177e:	607a      	str	r2, [r7, #4]
 8011780:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8011782:	68bb      	ldr	r3, [r7, #8]
 8011784:	2b00      	cmp	r3, #0
 8011786:	d103      	bne.n	8011790 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8011788:	69bb      	ldr	r3, [r7, #24]
 801178a:	69ba      	ldr	r2, [r7, #24]
 801178c:	601a      	str	r2, [r3, #0]
 801178e:	e002      	b.n	8011796 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8011790:	69bb      	ldr	r3, [r7, #24]
 8011792:	687a      	ldr	r2, [r7, #4]
 8011794:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8011796:	69bb      	ldr	r3, [r7, #24]
 8011798:	68fa      	ldr	r2, [r7, #12]
 801179a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 801179c:	69bb      	ldr	r3, [r7, #24]
 801179e:	68ba      	ldr	r2, [r7, #8]
 80117a0:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80117a2:	2101      	movs	r1, #1
 80117a4:	69b8      	ldr	r0, [r7, #24]
 80117a6:	f7ff fecb 	bl	8011540 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80117aa:	69bb      	ldr	r3, [r7, #24]
 80117ac:	78fa      	ldrb	r2, [r7, #3]
 80117ae:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80117b2:	bf00      	nop
 80117b4:	3710      	adds	r7, #16
 80117b6:	46bd      	mov	sp, r7
 80117b8:	bd80      	pop	{r7, pc}
	...

080117bc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80117bc:	b580      	push	{r7, lr}
 80117be:	b08e      	sub	sp, #56	; 0x38
 80117c0:	af00      	add	r7, sp, #0
 80117c2:	60f8      	str	r0, [r7, #12]
 80117c4:	60b9      	str	r1, [r7, #8]
 80117c6:	607a      	str	r2, [r7, #4]
 80117c8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80117ca:	2300      	movs	r3, #0
 80117cc:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80117ce:	68fb      	ldr	r3, [r7, #12]
 80117d0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80117d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80117d4:	2b00      	cmp	r3, #0
 80117d6:	d10a      	bne.n	80117ee <xQueueGenericSend+0x32>
	__asm volatile
 80117d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80117dc:	f383 8811 	msr	BASEPRI, r3
 80117e0:	f3bf 8f6f 	isb	sy
 80117e4:	f3bf 8f4f 	dsb	sy
 80117e8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80117ea:	bf00      	nop
 80117ec:	e7fe      	b.n	80117ec <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80117ee:	68bb      	ldr	r3, [r7, #8]
 80117f0:	2b00      	cmp	r3, #0
 80117f2:	d103      	bne.n	80117fc <xQueueGenericSend+0x40>
 80117f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80117f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80117f8:	2b00      	cmp	r3, #0
 80117fa:	d101      	bne.n	8011800 <xQueueGenericSend+0x44>
 80117fc:	2301      	movs	r3, #1
 80117fe:	e000      	b.n	8011802 <xQueueGenericSend+0x46>
 8011800:	2300      	movs	r3, #0
 8011802:	2b00      	cmp	r3, #0
 8011804:	d10a      	bne.n	801181c <xQueueGenericSend+0x60>
	__asm volatile
 8011806:	f04f 0350 	mov.w	r3, #80	; 0x50
 801180a:	f383 8811 	msr	BASEPRI, r3
 801180e:	f3bf 8f6f 	isb	sy
 8011812:	f3bf 8f4f 	dsb	sy
 8011816:	627b      	str	r3, [r7, #36]	; 0x24
}
 8011818:	bf00      	nop
 801181a:	e7fe      	b.n	801181a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 801181c:	683b      	ldr	r3, [r7, #0]
 801181e:	2b02      	cmp	r3, #2
 8011820:	d103      	bne.n	801182a <xQueueGenericSend+0x6e>
 8011822:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011824:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011826:	2b01      	cmp	r3, #1
 8011828:	d101      	bne.n	801182e <xQueueGenericSend+0x72>
 801182a:	2301      	movs	r3, #1
 801182c:	e000      	b.n	8011830 <xQueueGenericSend+0x74>
 801182e:	2300      	movs	r3, #0
 8011830:	2b00      	cmp	r3, #0
 8011832:	d10a      	bne.n	801184a <xQueueGenericSend+0x8e>
	__asm volatile
 8011834:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011838:	f383 8811 	msr	BASEPRI, r3
 801183c:	f3bf 8f6f 	isb	sy
 8011840:	f3bf 8f4f 	dsb	sy
 8011844:	623b      	str	r3, [r7, #32]
}
 8011846:	bf00      	nop
 8011848:	e7fe      	b.n	8011848 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801184a:	f001 fa3f 	bl	8012ccc <xTaskGetSchedulerState>
 801184e:	4603      	mov	r3, r0
 8011850:	2b00      	cmp	r3, #0
 8011852:	d102      	bne.n	801185a <xQueueGenericSend+0x9e>
 8011854:	687b      	ldr	r3, [r7, #4]
 8011856:	2b00      	cmp	r3, #0
 8011858:	d101      	bne.n	801185e <xQueueGenericSend+0xa2>
 801185a:	2301      	movs	r3, #1
 801185c:	e000      	b.n	8011860 <xQueueGenericSend+0xa4>
 801185e:	2300      	movs	r3, #0
 8011860:	2b00      	cmp	r3, #0
 8011862:	d10a      	bne.n	801187a <xQueueGenericSend+0xbe>
	__asm volatile
 8011864:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011868:	f383 8811 	msr	BASEPRI, r3
 801186c:	f3bf 8f6f 	isb	sy
 8011870:	f3bf 8f4f 	dsb	sy
 8011874:	61fb      	str	r3, [r7, #28]
}
 8011876:	bf00      	nop
 8011878:	e7fe      	b.n	8011878 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801187a:	f002 f8db 	bl	8013a34 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801187e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011880:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8011882:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011884:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011886:	429a      	cmp	r2, r3
 8011888:	d302      	bcc.n	8011890 <xQueueGenericSend+0xd4>
 801188a:	683b      	ldr	r3, [r7, #0]
 801188c:	2b02      	cmp	r3, #2
 801188e:	d129      	bne.n	80118e4 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8011890:	683a      	ldr	r2, [r7, #0]
 8011892:	68b9      	ldr	r1, [r7, #8]
 8011894:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8011896:	f000 fa0b 	bl	8011cb0 <prvCopyDataToQueue>
 801189a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801189c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801189e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80118a0:	2b00      	cmp	r3, #0
 80118a2:	d010      	beq.n	80118c6 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80118a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80118a6:	3324      	adds	r3, #36	; 0x24
 80118a8:	4618      	mov	r0, r3
 80118aa:	f001 f841 	bl	8012930 <xTaskRemoveFromEventList>
 80118ae:	4603      	mov	r3, r0
 80118b0:	2b00      	cmp	r3, #0
 80118b2:	d013      	beq.n	80118dc <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80118b4:	4b3f      	ldr	r3, [pc, #252]	; (80119b4 <xQueueGenericSend+0x1f8>)
 80118b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80118ba:	601a      	str	r2, [r3, #0]
 80118bc:	f3bf 8f4f 	dsb	sy
 80118c0:	f3bf 8f6f 	isb	sy
 80118c4:	e00a      	b.n	80118dc <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80118c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80118c8:	2b00      	cmp	r3, #0
 80118ca:	d007      	beq.n	80118dc <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80118cc:	4b39      	ldr	r3, [pc, #228]	; (80119b4 <xQueueGenericSend+0x1f8>)
 80118ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80118d2:	601a      	str	r2, [r3, #0]
 80118d4:	f3bf 8f4f 	dsb	sy
 80118d8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80118dc:	f002 f8da 	bl	8013a94 <vPortExitCritical>
				return pdPASS;
 80118e0:	2301      	movs	r3, #1
 80118e2:	e063      	b.n	80119ac <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80118e4:	687b      	ldr	r3, [r7, #4]
 80118e6:	2b00      	cmp	r3, #0
 80118e8:	d103      	bne.n	80118f2 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80118ea:	f002 f8d3 	bl	8013a94 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80118ee:	2300      	movs	r3, #0
 80118f0:	e05c      	b.n	80119ac <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80118f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80118f4:	2b00      	cmp	r3, #0
 80118f6:	d106      	bne.n	8011906 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80118f8:	f107 0314 	add.w	r3, r7, #20
 80118fc:	4618      	mov	r0, r3
 80118fe:	f001 f87b 	bl	80129f8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8011902:	2301      	movs	r3, #1
 8011904:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8011906:	f002 f8c5 	bl	8013a94 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801190a:	f000 fded 	bl	80124e8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801190e:	f002 f891 	bl	8013a34 <vPortEnterCritical>
 8011912:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011914:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8011918:	b25b      	sxtb	r3, r3
 801191a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801191e:	d103      	bne.n	8011928 <xQueueGenericSend+0x16c>
 8011920:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011922:	2200      	movs	r2, #0
 8011924:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8011928:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801192a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801192e:	b25b      	sxtb	r3, r3
 8011930:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011934:	d103      	bne.n	801193e <xQueueGenericSend+0x182>
 8011936:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011938:	2200      	movs	r2, #0
 801193a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 801193e:	f002 f8a9 	bl	8013a94 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011942:	1d3a      	adds	r2, r7, #4
 8011944:	f107 0314 	add.w	r3, r7, #20
 8011948:	4611      	mov	r1, r2
 801194a:	4618      	mov	r0, r3
 801194c:	f001 f86a 	bl	8012a24 <xTaskCheckForTimeOut>
 8011950:	4603      	mov	r3, r0
 8011952:	2b00      	cmp	r3, #0
 8011954:	d124      	bne.n	80119a0 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8011956:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8011958:	f000 faa2 	bl	8011ea0 <prvIsQueueFull>
 801195c:	4603      	mov	r3, r0
 801195e:	2b00      	cmp	r3, #0
 8011960:	d018      	beq.n	8011994 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8011962:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011964:	3310      	adds	r3, #16
 8011966:	687a      	ldr	r2, [r7, #4]
 8011968:	4611      	mov	r1, r2
 801196a:	4618      	mov	r0, r3
 801196c:	f000 ff90 	bl	8012890 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8011970:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8011972:	f000 fa2d 	bl	8011dd0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8011976:	f000 fdc5 	bl	8012504 <xTaskResumeAll>
 801197a:	4603      	mov	r3, r0
 801197c:	2b00      	cmp	r3, #0
 801197e:	f47f af7c 	bne.w	801187a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8011982:	4b0c      	ldr	r3, [pc, #48]	; (80119b4 <xQueueGenericSend+0x1f8>)
 8011984:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011988:	601a      	str	r2, [r3, #0]
 801198a:	f3bf 8f4f 	dsb	sy
 801198e:	f3bf 8f6f 	isb	sy
 8011992:	e772      	b.n	801187a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8011994:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8011996:	f000 fa1b 	bl	8011dd0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801199a:	f000 fdb3 	bl	8012504 <xTaskResumeAll>
 801199e:	e76c      	b.n	801187a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80119a0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80119a2:	f000 fa15 	bl	8011dd0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80119a6:	f000 fdad 	bl	8012504 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80119aa:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80119ac:	4618      	mov	r0, r3
 80119ae:	3738      	adds	r7, #56	; 0x38
 80119b0:	46bd      	mov	sp, r7
 80119b2:	bd80      	pop	{r7, pc}
 80119b4:	e000ed04 	.word	0xe000ed04

080119b8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80119b8:	b580      	push	{r7, lr}
 80119ba:	b090      	sub	sp, #64	; 0x40
 80119bc:	af00      	add	r7, sp, #0
 80119be:	60f8      	str	r0, [r7, #12]
 80119c0:	60b9      	str	r1, [r7, #8]
 80119c2:	607a      	str	r2, [r7, #4]
 80119c4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80119c6:	68fb      	ldr	r3, [r7, #12]
 80119c8:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80119ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80119cc:	2b00      	cmp	r3, #0
 80119ce:	d10a      	bne.n	80119e6 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80119d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80119d4:	f383 8811 	msr	BASEPRI, r3
 80119d8:	f3bf 8f6f 	isb	sy
 80119dc:	f3bf 8f4f 	dsb	sy
 80119e0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80119e2:	bf00      	nop
 80119e4:	e7fe      	b.n	80119e4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80119e6:	68bb      	ldr	r3, [r7, #8]
 80119e8:	2b00      	cmp	r3, #0
 80119ea:	d103      	bne.n	80119f4 <xQueueGenericSendFromISR+0x3c>
 80119ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80119ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80119f0:	2b00      	cmp	r3, #0
 80119f2:	d101      	bne.n	80119f8 <xQueueGenericSendFromISR+0x40>
 80119f4:	2301      	movs	r3, #1
 80119f6:	e000      	b.n	80119fa <xQueueGenericSendFromISR+0x42>
 80119f8:	2300      	movs	r3, #0
 80119fa:	2b00      	cmp	r3, #0
 80119fc:	d10a      	bne.n	8011a14 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80119fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011a02:	f383 8811 	msr	BASEPRI, r3
 8011a06:	f3bf 8f6f 	isb	sy
 8011a0a:	f3bf 8f4f 	dsb	sy
 8011a0e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8011a10:	bf00      	nop
 8011a12:	e7fe      	b.n	8011a12 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8011a14:	683b      	ldr	r3, [r7, #0]
 8011a16:	2b02      	cmp	r3, #2
 8011a18:	d103      	bne.n	8011a22 <xQueueGenericSendFromISR+0x6a>
 8011a1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011a1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011a1e:	2b01      	cmp	r3, #1
 8011a20:	d101      	bne.n	8011a26 <xQueueGenericSendFromISR+0x6e>
 8011a22:	2301      	movs	r3, #1
 8011a24:	e000      	b.n	8011a28 <xQueueGenericSendFromISR+0x70>
 8011a26:	2300      	movs	r3, #0
 8011a28:	2b00      	cmp	r3, #0
 8011a2a:	d10a      	bne.n	8011a42 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8011a2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011a30:	f383 8811 	msr	BASEPRI, r3
 8011a34:	f3bf 8f6f 	isb	sy
 8011a38:	f3bf 8f4f 	dsb	sy
 8011a3c:	623b      	str	r3, [r7, #32]
}
 8011a3e:	bf00      	nop
 8011a40:	e7fe      	b.n	8011a40 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8011a42:	f002 f8d9 	bl	8013bf8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8011a46:	f3ef 8211 	mrs	r2, BASEPRI
 8011a4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011a4e:	f383 8811 	msr	BASEPRI, r3
 8011a52:	f3bf 8f6f 	isb	sy
 8011a56:	f3bf 8f4f 	dsb	sy
 8011a5a:	61fa      	str	r2, [r7, #28]
 8011a5c:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8011a5e:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8011a60:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8011a62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011a64:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8011a66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011a68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011a6a:	429a      	cmp	r2, r3
 8011a6c:	d302      	bcc.n	8011a74 <xQueueGenericSendFromISR+0xbc>
 8011a6e:	683b      	ldr	r3, [r7, #0]
 8011a70:	2b02      	cmp	r3, #2
 8011a72:	d12f      	bne.n	8011ad4 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8011a74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011a76:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8011a7a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011a7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011a80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011a82:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8011a84:	683a      	ldr	r2, [r7, #0]
 8011a86:	68b9      	ldr	r1, [r7, #8]
 8011a88:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8011a8a:	f000 f911 	bl	8011cb0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8011a8e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8011a92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011a96:	d112      	bne.n	8011abe <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011a98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011a9c:	2b00      	cmp	r3, #0
 8011a9e:	d016      	beq.n	8011ace <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011aa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011aa2:	3324      	adds	r3, #36	; 0x24
 8011aa4:	4618      	mov	r0, r3
 8011aa6:	f000 ff43 	bl	8012930 <xTaskRemoveFromEventList>
 8011aaa:	4603      	mov	r3, r0
 8011aac:	2b00      	cmp	r3, #0
 8011aae:	d00e      	beq.n	8011ace <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8011ab0:	687b      	ldr	r3, [r7, #4]
 8011ab2:	2b00      	cmp	r3, #0
 8011ab4:	d00b      	beq.n	8011ace <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8011ab6:	687b      	ldr	r3, [r7, #4]
 8011ab8:	2201      	movs	r2, #1
 8011aba:	601a      	str	r2, [r3, #0]
 8011abc:	e007      	b.n	8011ace <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8011abe:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8011ac2:	3301      	adds	r3, #1
 8011ac4:	b2db      	uxtb	r3, r3
 8011ac6:	b25a      	sxtb	r2, r3
 8011ac8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011aca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8011ace:	2301      	movs	r3, #1
 8011ad0:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8011ad2:	e001      	b.n	8011ad8 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8011ad4:	2300      	movs	r3, #0
 8011ad6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8011ad8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011ada:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8011adc:	697b      	ldr	r3, [r7, #20]
 8011ade:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8011ae2:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8011ae4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8011ae6:	4618      	mov	r0, r3
 8011ae8:	3740      	adds	r7, #64	; 0x40
 8011aea:	46bd      	mov	sp, r7
 8011aec:	bd80      	pop	{r7, pc}
	...

08011af0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8011af0:	b580      	push	{r7, lr}
 8011af2:	b08c      	sub	sp, #48	; 0x30
 8011af4:	af00      	add	r7, sp, #0
 8011af6:	60f8      	str	r0, [r7, #12]
 8011af8:	60b9      	str	r1, [r7, #8]
 8011afa:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8011afc:	2300      	movs	r3, #0
 8011afe:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8011b00:	68fb      	ldr	r3, [r7, #12]
 8011b02:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8011b04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011b06:	2b00      	cmp	r3, #0
 8011b08:	d10a      	bne.n	8011b20 <xQueueReceive+0x30>
	__asm volatile
 8011b0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011b0e:	f383 8811 	msr	BASEPRI, r3
 8011b12:	f3bf 8f6f 	isb	sy
 8011b16:	f3bf 8f4f 	dsb	sy
 8011b1a:	623b      	str	r3, [r7, #32]
}
 8011b1c:	bf00      	nop
 8011b1e:	e7fe      	b.n	8011b1e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011b20:	68bb      	ldr	r3, [r7, #8]
 8011b22:	2b00      	cmp	r3, #0
 8011b24:	d103      	bne.n	8011b2e <xQueueReceive+0x3e>
 8011b26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011b2a:	2b00      	cmp	r3, #0
 8011b2c:	d101      	bne.n	8011b32 <xQueueReceive+0x42>
 8011b2e:	2301      	movs	r3, #1
 8011b30:	e000      	b.n	8011b34 <xQueueReceive+0x44>
 8011b32:	2300      	movs	r3, #0
 8011b34:	2b00      	cmp	r3, #0
 8011b36:	d10a      	bne.n	8011b4e <xQueueReceive+0x5e>
	__asm volatile
 8011b38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011b3c:	f383 8811 	msr	BASEPRI, r3
 8011b40:	f3bf 8f6f 	isb	sy
 8011b44:	f3bf 8f4f 	dsb	sy
 8011b48:	61fb      	str	r3, [r7, #28]
}
 8011b4a:	bf00      	nop
 8011b4c:	e7fe      	b.n	8011b4c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8011b4e:	f001 f8bd 	bl	8012ccc <xTaskGetSchedulerState>
 8011b52:	4603      	mov	r3, r0
 8011b54:	2b00      	cmp	r3, #0
 8011b56:	d102      	bne.n	8011b5e <xQueueReceive+0x6e>
 8011b58:	687b      	ldr	r3, [r7, #4]
 8011b5a:	2b00      	cmp	r3, #0
 8011b5c:	d101      	bne.n	8011b62 <xQueueReceive+0x72>
 8011b5e:	2301      	movs	r3, #1
 8011b60:	e000      	b.n	8011b64 <xQueueReceive+0x74>
 8011b62:	2300      	movs	r3, #0
 8011b64:	2b00      	cmp	r3, #0
 8011b66:	d10a      	bne.n	8011b7e <xQueueReceive+0x8e>
	__asm volatile
 8011b68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011b6c:	f383 8811 	msr	BASEPRI, r3
 8011b70:	f3bf 8f6f 	isb	sy
 8011b74:	f3bf 8f4f 	dsb	sy
 8011b78:	61bb      	str	r3, [r7, #24]
}
 8011b7a:	bf00      	nop
 8011b7c:	e7fe      	b.n	8011b7c <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8011b7e:	f001 ff59 	bl	8013a34 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011b82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011b84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011b86:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8011b88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b8a:	2b00      	cmp	r3, #0
 8011b8c:	d01f      	beq.n	8011bce <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8011b8e:	68b9      	ldr	r1, [r7, #8]
 8011b90:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011b92:	f000 f8f7 	bl	8011d84 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8011b96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b98:	1e5a      	subs	r2, r3, #1
 8011b9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011b9c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011b9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011ba0:	691b      	ldr	r3, [r3, #16]
 8011ba2:	2b00      	cmp	r3, #0
 8011ba4:	d00f      	beq.n	8011bc6 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011ba6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011ba8:	3310      	adds	r3, #16
 8011baa:	4618      	mov	r0, r3
 8011bac:	f000 fec0 	bl	8012930 <xTaskRemoveFromEventList>
 8011bb0:	4603      	mov	r3, r0
 8011bb2:	2b00      	cmp	r3, #0
 8011bb4:	d007      	beq.n	8011bc6 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8011bb6:	4b3d      	ldr	r3, [pc, #244]	; (8011cac <xQueueReceive+0x1bc>)
 8011bb8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011bbc:	601a      	str	r2, [r3, #0]
 8011bbe:	f3bf 8f4f 	dsb	sy
 8011bc2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8011bc6:	f001 ff65 	bl	8013a94 <vPortExitCritical>
				return pdPASS;
 8011bca:	2301      	movs	r3, #1
 8011bcc:	e069      	b.n	8011ca2 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8011bce:	687b      	ldr	r3, [r7, #4]
 8011bd0:	2b00      	cmp	r3, #0
 8011bd2:	d103      	bne.n	8011bdc <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8011bd4:	f001 ff5e 	bl	8013a94 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8011bd8:	2300      	movs	r3, #0
 8011bda:	e062      	b.n	8011ca2 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8011bdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011bde:	2b00      	cmp	r3, #0
 8011be0:	d106      	bne.n	8011bf0 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8011be2:	f107 0310 	add.w	r3, r7, #16
 8011be6:	4618      	mov	r0, r3
 8011be8:	f000 ff06 	bl	80129f8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8011bec:	2301      	movs	r3, #1
 8011bee:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8011bf0:	f001 ff50 	bl	8013a94 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8011bf4:	f000 fc78 	bl	80124e8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8011bf8:	f001 ff1c 	bl	8013a34 <vPortEnterCritical>
 8011bfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011bfe:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8011c02:	b25b      	sxtb	r3, r3
 8011c04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011c08:	d103      	bne.n	8011c12 <xQueueReceive+0x122>
 8011c0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011c0c:	2200      	movs	r2, #0
 8011c0e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8011c12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011c14:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8011c18:	b25b      	sxtb	r3, r3
 8011c1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011c1e:	d103      	bne.n	8011c28 <xQueueReceive+0x138>
 8011c20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011c22:	2200      	movs	r2, #0
 8011c24:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8011c28:	f001 ff34 	bl	8013a94 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011c2c:	1d3a      	adds	r2, r7, #4
 8011c2e:	f107 0310 	add.w	r3, r7, #16
 8011c32:	4611      	mov	r1, r2
 8011c34:	4618      	mov	r0, r3
 8011c36:	f000 fef5 	bl	8012a24 <xTaskCheckForTimeOut>
 8011c3a:	4603      	mov	r3, r0
 8011c3c:	2b00      	cmp	r3, #0
 8011c3e:	d123      	bne.n	8011c88 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011c40:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011c42:	f000 f917 	bl	8011e74 <prvIsQueueEmpty>
 8011c46:	4603      	mov	r3, r0
 8011c48:	2b00      	cmp	r3, #0
 8011c4a:	d017      	beq.n	8011c7c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8011c4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011c4e:	3324      	adds	r3, #36	; 0x24
 8011c50:	687a      	ldr	r2, [r7, #4]
 8011c52:	4611      	mov	r1, r2
 8011c54:	4618      	mov	r0, r3
 8011c56:	f000 fe1b 	bl	8012890 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8011c5a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011c5c:	f000 f8b8 	bl	8011dd0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8011c60:	f000 fc50 	bl	8012504 <xTaskResumeAll>
 8011c64:	4603      	mov	r3, r0
 8011c66:	2b00      	cmp	r3, #0
 8011c68:	d189      	bne.n	8011b7e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8011c6a:	4b10      	ldr	r3, [pc, #64]	; (8011cac <xQueueReceive+0x1bc>)
 8011c6c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011c70:	601a      	str	r2, [r3, #0]
 8011c72:	f3bf 8f4f 	dsb	sy
 8011c76:	f3bf 8f6f 	isb	sy
 8011c7a:	e780      	b.n	8011b7e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8011c7c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011c7e:	f000 f8a7 	bl	8011dd0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8011c82:	f000 fc3f 	bl	8012504 <xTaskResumeAll>
 8011c86:	e77a      	b.n	8011b7e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8011c88:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011c8a:	f000 f8a1 	bl	8011dd0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8011c8e:	f000 fc39 	bl	8012504 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011c92:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011c94:	f000 f8ee 	bl	8011e74 <prvIsQueueEmpty>
 8011c98:	4603      	mov	r3, r0
 8011c9a:	2b00      	cmp	r3, #0
 8011c9c:	f43f af6f 	beq.w	8011b7e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8011ca0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8011ca2:	4618      	mov	r0, r3
 8011ca4:	3730      	adds	r7, #48	; 0x30
 8011ca6:	46bd      	mov	sp, r7
 8011ca8:	bd80      	pop	{r7, pc}
 8011caa:	bf00      	nop
 8011cac:	e000ed04 	.word	0xe000ed04

08011cb0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8011cb0:	b580      	push	{r7, lr}
 8011cb2:	b086      	sub	sp, #24
 8011cb4:	af00      	add	r7, sp, #0
 8011cb6:	60f8      	str	r0, [r7, #12]
 8011cb8:	60b9      	str	r1, [r7, #8]
 8011cba:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8011cbc:	2300      	movs	r3, #0
 8011cbe:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011cc0:	68fb      	ldr	r3, [r7, #12]
 8011cc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011cc4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8011cc6:	68fb      	ldr	r3, [r7, #12]
 8011cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011cca:	2b00      	cmp	r3, #0
 8011ccc:	d10d      	bne.n	8011cea <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8011cce:	68fb      	ldr	r3, [r7, #12]
 8011cd0:	681b      	ldr	r3, [r3, #0]
 8011cd2:	2b00      	cmp	r3, #0
 8011cd4:	d14d      	bne.n	8011d72 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8011cd6:	68fb      	ldr	r3, [r7, #12]
 8011cd8:	689b      	ldr	r3, [r3, #8]
 8011cda:	4618      	mov	r0, r3
 8011cdc:	f001 f814 	bl	8012d08 <xTaskPriorityDisinherit>
 8011ce0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8011ce2:	68fb      	ldr	r3, [r7, #12]
 8011ce4:	2200      	movs	r2, #0
 8011ce6:	609a      	str	r2, [r3, #8]
 8011ce8:	e043      	b.n	8011d72 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8011cea:	687b      	ldr	r3, [r7, #4]
 8011cec:	2b00      	cmp	r3, #0
 8011cee:	d119      	bne.n	8011d24 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8011cf0:	68fb      	ldr	r3, [r7, #12]
 8011cf2:	6858      	ldr	r0, [r3, #4]
 8011cf4:	68fb      	ldr	r3, [r7, #12]
 8011cf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011cf8:	461a      	mov	r2, r3
 8011cfa:	68b9      	ldr	r1, [r7, #8]
 8011cfc:	f005 fd2c 	bl	8017758 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8011d00:	68fb      	ldr	r3, [r7, #12]
 8011d02:	685a      	ldr	r2, [r3, #4]
 8011d04:	68fb      	ldr	r3, [r7, #12]
 8011d06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011d08:	441a      	add	r2, r3
 8011d0a:	68fb      	ldr	r3, [r7, #12]
 8011d0c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8011d0e:	68fb      	ldr	r3, [r7, #12]
 8011d10:	685a      	ldr	r2, [r3, #4]
 8011d12:	68fb      	ldr	r3, [r7, #12]
 8011d14:	689b      	ldr	r3, [r3, #8]
 8011d16:	429a      	cmp	r2, r3
 8011d18:	d32b      	bcc.n	8011d72 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8011d1a:	68fb      	ldr	r3, [r7, #12]
 8011d1c:	681a      	ldr	r2, [r3, #0]
 8011d1e:	68fb      	ldr	r3, [r7, #12]
 8011d20:	605a      	str	r2, [r3, #4]
 8011d22:	e026      	b.n	8011d72 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8011d24:	68fb      	ldr	r3, [r7, #12]
 8011d26:	68d8      	ldr	r0, [r3, #12]
 8011d28:	68fb      	ldr	r3, [r7, #12]
 8011d2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011d2c:	461a      	mov	r2, r3
 8011d2e:	68b9      	ldr	r1, [r7, #8]
 8011d30:	f005 fd12 	bl	8017758 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8011d34:	68fb      	ldr	r3, [r7, #12]
 8011d36:	68da      	ldr	r2, [r3, #12]
 8011d38:	68fb      	ldr	r3, [r7, #12]
 8011d3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011d3c:	425b      	negs	r3, r3
 8011d3e:	441a      	add	r2, r3
 8011d40:	68fb      	ldr	r3, [r7, #12]
 8011d42:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8011d44:	68fb      	ldr	r3, [r7, #12]
 8011d46:	68da      	ldr	r2, [r3, #12]
 8011d48:	68fb      	ldr	r3, [r7, #12]
 8011d4a:	681b      	ldr	r3, [r3, #0]
 8011d4c:	429a      	cmp	r2, r3
 8011d4e:	d207      	bcs.n	8011d60 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8011d50:	68fb      	ldr	r3, [r7, #12]
 8011d52:	689a      	ldr	r2, [r3, #8]
 8011d54:	68fb      	ldr	r3, [r7, #12]
 8011d56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011d58:	425b      	negs	r3, r3
 8011d5a:	441a      	add	r2, r3
 8011d5c:	68fb      	ldr	r3, [r7, #12]
 8011d5e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8011d60:	687b      	ldr	r3, [r7, #4]
 8011d62:	2b02      	cmp	r3, #2
 8011d64:	d105      	bne.n	8011d72 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8011d66:	693b      	ldr	r3, [r7, #16]
 8011d68:	2b00      	cmp	r3, #0
 8011d6a:	d002      	beq.n	8011d72 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8011d6c:	693b      	ldr	r3, [r7, #16]
 8011d6e:	3b01      	subs	r3, #1
 8011d70:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8011d72:	693b      	ldr	r3, [r7, #16]
 8011d74:	1c5a      	adds	r2, r3, #1
 8011d76:	68fb      	ldr	r3, [r7, #12]
 8011d78:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8011d7a:	697b      	ldr	r3, [r7, #20]
}
 8011d7c:	4618      	mov	r0, r3
 8011d7e:	3718      	adds	r7, #24
 8011d80:	46bd      	mov	sp, r7
 8011d82:	bd80      	pop	{r7, pc}

08011d84 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8011d84:	b580      	push	{r7, lr}
 8011d86:	b082      	sub	sp, #8
 8011d88:	af00      	add	r7, sp, #0
 8011d8a:	6078      	str	r0, [r7, #4]
 8011d8c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8011d8e:	687b      	ldr	r3, [r7, #4]
 8011d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011d92:	2b00      	cmp	r3, #0
 8011d94:	d018      	beq.n	8011dc8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8011d96:	687b      	ldr	r3, [r7, #4]
 8011d98:	68da      	ldr	r2, [r3, #12]
 8011d9a:	687b      	ldr	r3, [r7, #4]
 8011d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011d9e:	441a      	add	r2, r3
 8011da0:	687b      	ldr	r3, [r7, #4]
 8011da2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8011da4:	687b      	ldr	r3, [r7, #4]
 8011da6:	68da      	ldr	r2, [r3, #12]
 8011da8:	687b      	ldr	r3, [r7, #4]
 8011daa:	689b      	ldr	r3, [r3, #8]
 8011dac:	429a      	cmp	r2, r3
 8011dae:	d303      	bcc.n	8011db8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8011db0:	687b      	ldr	r3, [r7, #4]
 8011db2:	681a      	ldr	r2, [r3, #0]
 8011db4:	687b      	ldr	r3, [r7, #4]
 8011db6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8011db8:	687b      	ldr	r3, [r7, #4]
 8011dba:	68d9      	ldr	r1, [r3, #12]
 8011dbc:	687b      	ldr	r3, [r7, #4]
 8011dbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011dc0:	461a      	mov	r2, r3
 8011dc2:	6838      	ldr	r0, [r7, #0]
 8011dc4:	f005 fcc8 	bl	8017758 <memcpy>
	}
}
 8011dc8:	bf00      	nop
 8011dca:	3708      	adds	r7, #8
 8011dcc:	46bd      	mov	sp, r7
 8011dce:	bd80      	pop	{r7, pc}

08011dd0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8011dd0:	b580      	push	{r7, lr}
 8011dd2:	b084      	sub	sp, #16
 8011dd4:	af00      	add	r7, sp, #0
 8011dd6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8011dd8:	f001 fe2c 	bl	8013a34 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8011ddc:	687b      	ldr	r3, [r7, #4]
 8011dde:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8011de2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8011de4:	e011      	b.n	8011e0a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011de6:	687b      	ldr	r3, [r7, #4]
 8011de8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011dea:	2b00      	cmp	r3, #0
 8011dec:	d012      	beq.n	8011e14 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011dee:	687b      	ldr	r3, [r7, #4]
 8011df0:	3324      	adds	r3, #36	; 0x24
 8011df2:	4618      	mov	r0, r3
 8011df4:	f000 fd9c 	bl	8012930 <xTaskRemoveFromEventList>
 8011df8:	4603      	mov	r3, r0
 8011dfa:	2b00      	cmp	r3, #0
 8011dfc:	d001      	beq.n	8011e02 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8011dfe:	f000 fe73 	bl	8012ae8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8011e02:	7bfb      	ldrb	r3, [r7, #15]
 8011e04:	3b01      	subs	r3, #1
 8011e06:	b2db      	uxtb	r3, r3
 8011e08:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8011e0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011e0e:	2b00      	cmp	r3, #0
 8011e10:	dce9      	bgt.n	8011de6 <prvUnlockQueue+0x16>
 8011e12:	e000      	b.n	8011e16 <prvUnlockQueue+0x46>
					break;
 8011e14:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8011e16:	687b      	ldr	r3, [r7, #4]
 8011e18:	22ff      	movs	r2, #255	; 0xff
 8011e1a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8011e1e:	f001 fe39 	bl	8013a94 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8011e22:	f001 fe07 	bl	8013a34 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8011e26:	687b      	ldr	r3, [r7, #4]
 8011e28:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8011e2c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8011e2e:	e011      	b.n	8011e54 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011e30:	687b      	ldr	r3, [r7, #4]
 8011e32:	691b      	ldr	r3, [r3, #16]
 8011e34:	2b00      	cmp	r3, #0
 8011e36:	d012      	beq.n	8011e5e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011e38:	687b      	ldr	r3, [r7, #4]
 8011e3a:	3310      	adds	r3, #16
 8011e3c:	4618      	mov	r0, r3
 8011e3e:	f000 fd77 	bl	8012930 <xTaskRemoveFromEventList>
 8011e42:	4603      	mov	r3, r0
 8011e44:	2b00      	cmp	r3, #0
 8011e46:	d001      	beq.n	8011e4c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8011e48:	f000 fe4e 	bl	8012ae8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8011e4c:	7bbb      	ldrb	r3, [r7, #14]
 8011e4e:	3b01      	subs	r3, #1
 8011e50:	b2db      	uxtb	r3, r3
 8011e52:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8011e54:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011e58:	2b00      	cmp	r3, #0
 8011e5a:	dce9      	bgt.n	8011e30 <prvUnlockQueue+0x60>
 8011e5c:	e000      	b.n	8011e60 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8011e5e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8011e60:	687b      	ldr	r3, [r7, #4]
 8011e62:	22ff      	movs	r2, #255	; 0xff
 8011e64:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8011e68:	f001 fe14 	bl	8013a94 <vPortExitCritical>
}
 8011e6c:	bf00      	nop
 8011e6e:	3710      	adds	r7, #16
 8011e70:	46bd      	mov	sp, r7
 8011e72:	bd80      	pop	{r7, pc}

08011e74 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8011e74:	b580      	push	{r7, lr}
 8011e76:	b084      	sub	sp, #16
 8011e78:	af00      	add	r7, sp, #0
 8011e7a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8011e7c:	f001 fdda 	bl	8013a34 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8011e80:	687b      	ldr	r3, [r7, #4]
 8011e82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011e84:	2b00      	cmp	r3, #0
 8011e86:	d102      	bne.n	8011e8e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8011e88:	2301      	movs	r3, #1
 8011e8a:	60fb      	str	r3, [r7, #12]
 8011e8c:	e001      	b.n	8011e92 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8011e8e:	2300      	movs	r3, #0
 8011e90:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8011e92:	f001 fdff 	bl	8013a94 <vPortExitCritical>

	return xReturn;
 8011e96:	68fb      	ldr	r3, [r7, #12]
}
 8011e98:	4618      	mov	r0, r3
 8011e9a:	3710      	adds	r7, #16
 8011e9c:	46bd      	mov	sp, r7
 8011e9e:	bd80      	pop	{r7, pc}

08011ea0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8011ea0:	b580      	push	{r7, lr}
 8011ea2:	b084      	sub	sp, #16
 8011ea4:	af00      	add	r7, sp, #0
 8011ea6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8011ea8:	f001 fdc4 	bl	8013a34 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8011eac:	687b      	ldr	r3, [r7, #4]
 8011eae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8011eb0:	687b      	ldr	r3, [r7, #4]
 8011eb2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011eb4:	429a      	cmp	r2, r3
 8011eb6:	d102      	bne.n	8011ebe <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8011eb8:	2301      	movs	r3, #1
 8011eba:	60fb      	str	r3, [r7, #12]
 8011ebc:	e001      	b.n	8011ec2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8011ebe:	2300      	movs	r3, #0
 8011ec0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8011ec2:	f001 fde7 	bl	8013a94 <vPortExitCritical>

	return xReturn;
 8011ec6:	68fb      	ldr	r3, [r7, #12]
}
 8011ec8:	4618      	mov	r0, r3
 8011eca:	3710      	adds	r7, #16
 8011ecc:	46bd      	mov	sp, r7
 8011ece:	bd80      	pop	{r7, pc}

08011ed0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8011ed0:	b480      	push	{r7}
 8011ed2:	b085      	sub	sp, #20
 8011ed4:	af00      	add	r7, sp, #0
 8011ed6:	6078      	str	r0, [r7, #4]
 8011ed8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8011eda:	2300      	movs	r3, #0
 8011edc:	60fb      	str	r3, [r7, #12]
 8011ede:	e014      	b.n	8011f0a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8011ee0:	4a0f      	ldr	r2, [pc, #60]	; (8011f20 <vQueueAddToRegistry+0x50>)
 8011ee2:	68fb      	ldr	r3, [r7, #12]
 8011ee4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8011ee8:	2b00      	cmp	r3, #0
 8011eea:	d10b      	bne.n	8011f04 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8011eec:	490c      	ldr	r1, [pc, #48]	; (8011f20 <vQueueAddToRegistry+0x50>)
 8011eee:	68fb      	ldr	r3, [r7, #12]
 8011ef0:	683a      	ldr	r2, [r7, #0]
 8011ef2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8011ef6:	4a0a      	ldr	r2, [pc, #40]	; (8011f20 <vQueueAddToRegistry+0x50>)
 8011ef8:	68fb      	ldr	r3, [r7, #12]
 8011efa:	00db      	lsls	r3, r3, #3
 8011efc:	4413      	add	r3, r2
 8011efe:	687a      	ldr	r2, [r7, #4]
 8011f00:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8011f02:	e006      	b.n	8011f12 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8011f04:	68fb      	ldr	r3, [r7, #12]
 8011f06:	3301      	adds	r3, #1
 8011f08:	60fb      	str	r3, [r7, #12]
 8011f0a:	68fb      	ldr	r3, [r7, #12]
 8011f0c:	2b07      	cmp	r3, #7
 8011f0e:	d9e7      	bls.n	8011ee0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8011f10:	bf00      	nop
 8011f12:	bf00      	nop
 8011f14:	3714      	adds	r7, #20
 8011f16:	46bd      	mov	sp, r7
 8011f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f1c:	4770      	bx	lr
 8011f1e:	bf00      	nop
 8011f20:	20001238 	.word	0x20001238

08011f24 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8011f24:	b580      	push	{r7, lr}
 8011f26:	b086      	sub	sp, #24
 8011f28:	af00      	add	r7, sp, #0
 8011f2a:	60f8      	str	r0, [r7, #12]
 8011f2c:	60b9      	str	r1, [r7, #8]
 8011f2e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8011f30:	68fb      	ldr	r3, [r7, #12]
 8011f32:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8011f34:	f001 fd7e 	bl	8013a34 <vPortEnterCritical>
 8011f38:	697b      	ldr	r3, [r7, #20]
 8011f3a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8011f3e:	b25b      	sxtb	r3, r3
 8011f40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011f44:	d103      	bne.n	8011f4e <vQueueWaitForMessageRestricted+0x2a>
 8011f46:	697b      	ldr	r3, [r7, #20]
 8011f48:	2200      	movs	r2, #0
 8011f4a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8011f4e:	697b      	ldr	r3, [r7, #20]
 8011f50:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8011f54:	b25b      	sxtb	r3, r3
 8011f56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011f5a:	d103      	bne.n	8011f64 <vQueueWaitForMessageRestricted+0x40>
 8011f5c:	697b      	ldr	r3, [r7, #20]
 8011f5e:	2200      	movs	r2, #0
 8011f60:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8011f64:	f001 fd96 	bl	8013a94 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8011f68:	697b      	ldr	r3, [r7, #20]
 8011f6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011f6c:	2b00      	cmp	r3, #0
 8011f6e:	d106      	bne.n	8011f7e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8011f70:	697b      	ldr	r3, [r7, #20]
 8011f72:	3324      	adds	r3, #36	; 0x24
 8011f74:	687a      	ldr	r2, [r7, #4]
 8011f76:	68b9      	ldr	r1, [r7, #8]
 8011f78:	4618      	mov	r0, r3
 8011f7a:	f000 fcad 	bl	80128d8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8011f7e:	6978      	ldr	r0, [r7, #20]
 8011f80:	f7ff ff26 	bl	8011dd0 <prvUnlockQueue>
	}
 8011f84:	bf00      	nop
 8011f86:	3718      	adds	r7, #24
 8011f88:	46bd      	mov	sp, r7
 8011f8a:	bd80      	pop	{r7, pc}

08011f8c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8011f8c:	b580      	push	{r7, lr}
 8011f8e:	b08e      	sub	sp, #56	; 0x38
 8011f90:	af04      	add	r7, sp, #16
 8011f92:	60f8      	str	r0, [r7, #12]
 8011f94:	60b9      	str	r1, [r7, #8]
 8011f96:	607a      	str	r2, [r7, #4]
 8011f98:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8011f9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011f9c:	2b00      	cmp	r3, #0
 8011f9e:	d10a      	bne.n	8011fb6 <xTaskCreateStatic+0x2a>
	__asm volatile
 8011fa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011fa4:	f383 8811 	msr	BASEPRI, r3
 8011fa8:	f3bf 8f6f 	isb	sy
 8011fac:	f3bf 8f4f 	dsb	sy
 8011fb0:	623b      	str	r3, [r7, #32]
}
 8011fb2:	bf00      	nop
 8011fb4:	e7fe      	b.n	8011fb4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8011fb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011fb8:	2b00      	cmp	r3, #0
 8011fba:	d10a      	bne.n	8011fd2 <xTaskCreateStatic+0x46>
	__asm volatile
 8011fbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011fc0:	f383 8811 	msr	BASEPRI, r3
 8011fc4:	f3bf 8f6f 	isb	sy
 8011fc8:	f3bf 8f4f 	dsb	sy
 8011fcc:	61fb      	str	r3, [r7, #28]
}
 8011fce:	bf00      	nop
 8011fd0:	e7fe      	b.n	8011fd0 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8011fd2:	235c      	movs	r3, #92	; 0x5c
 8011fd4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8011fd6:	693b      	ldr	r3, [r7, #16]
 8011fd8:	2b5c      	cmp	r3, #92	; 0x5c
 8011fda:	d00a      	beq.n	8011ff2 <xTaskCreateStatic+0x66>
	__asm volatile
 8011fdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011fe0:	f383 8811 	msr	BASEPRI, r3
 8011fe4:	f3bf 8f6f 	isb	sy
 8011fe8:	f3bf 8f4f 	dsb	sy
 8011fec:	61bb      	str	r3, [r7, #24]
}
 8011fee:	bf00      	nop
 8011ff0:	e7fe      	b.n	8011ff0 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8011ff2:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8011ff4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011ff6:	2b00      	cmp	r3, #0
 8011ff8:	d01e      	beq.n	8012038 <xTaskCreateStatic+0xac>
 8011ffa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011ffc:	2b00      	cmp	r3, #0
 8011ffe:	d01b      	beq.n	8012038 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8012000:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012002:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8012004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012006:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8012008:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 801200a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801200c:	2202      	movs	r2, #2
 801200e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8012012:	2300      	movs	r3, #0
 8012014:	9303      	str	r3, [sp, #12]
 8012016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012018:	9302      	str	r3, [sp, #8]
 801201a:	f107 0314 	add.w	r3, r7, #20
 801201e:	9301      	str	r3, [sp, #4]
 8012020:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012022:	9300      	str	r3, [sp, #0]
 8012024:	683b      	ldr	r3, [r7, #0]
 8012026:	687a      	ldr	r2, [r7, #4]
 8012028:	68b9      	ldr	r1, [r7, #8]
 801202a:	68f8      	ldr	r0, [r7, #12]
 801202c:	f000 f850 	bl	80120d0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8012030:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8012032:	f000 f8dd 	bl	80121f0 <prvAddNewTaskToReadyList>
 8012036:	e001      	b.n	801203c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8012038:	2300      	movs	r3, #0
 801203a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 801203c:	697b      	ldr	r3, [r7, #20]
	}
 801203e:	4618      	mov	r0, r3
 8012040:	3728      	adds	r7, #40	; 0x28
 8012042:	46bd      	mov	sp, r7
 8012044:	bd80      	pop	{r7, pc}

08012046 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8012046:	b580      	push	{r7, lr}
 8012048:	b08c      	sub	sp, #48	; 0x30
 801204a:	af04      	add	r7, sp, #16
 801204c:	60f8      	str	r0, [r7, #12]
 801204e:	60b9      	str	r1, [r7, #8]
 8012050:	603b      	str	r3, [r7, #0]
 8012052:	4613      	mov	r3, r2
 8012054:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8012056:	88fb      	ldrh	r3, [r7, #6]
 8012058:	009b      	lsls	r3, r3, #2
 801205a:	4618      	mov	r0, r3
 801205c:	f001 fe0c 	bl	8013c78 <pvPortMalloc>
 8012060:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8012062:	697b      	ldr	r3, [r7, #20]
 8012064:	2b00      	cmp	r3, #0
 8012066:	d00e      	beq.n	8012086 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8012068:	205c      	movs	r0, #92	; 0x5c
 801206a:	f001 fe05 	bl	8013c78 <pvPortMalloc>
 801206e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8012070:	69fb      	ldr	r3, [r7, #28]
 8012072:	2b00      	cmp	r3, #0
 8012074:	d003      	beq.n	801207e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8012076:	69fb      	ldr	r3, [r7, #28]
 8012078:	697a      	ldr	r2, [r7, #20]
 801207a:	631a      	str	r2, [r3, #48]	; 0x30
 801207c:	e005      	b.n	801208a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 801207e:	6978      	ldr	r0, [r7, #20]
 8012080:	f001 fec6 	bl	8013e10 <vPortFree>
 8012084:	e001      	b.n	801208a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8012086:	2300      	movs	r3, #0
 8012088:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 801208a:	69fb      	ldr	r3, [r7, #28]
 801208c:	2b00      	cmp	r3, #0
 801208e:	d017      	beq.n	80120c0 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8012090:	69fb      	ldr	r3, [r7, #28]
 8012092:	2200      	movs	r2, #0
 8012094:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8012098:	88fa      	ldrh	r2, [r7, #6]
 801209a:	2300      	movs	r3, #0
 801209c:	9303      	str	r3, [sp, #12]
 801209e:	69fb      	ldr	r3, [r7, #28]
 80120a0:	9302      	str	r3, [sp, #8]
 80120a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80120a4:	9301      	str	r3, [sp, #4]
 80120a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80120a8:	9300      	str	r3, [sp, #0]
 80120aa:	683b      	ldr	r3, [r7, #0]
 80120ac:	68b9      	ldr	r1, [r7, #8]
 80120ae:	68f8      	ldr	r0, [r7, #12]
 80120b0:	f000 f80e 	bl	80120d0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80120b4:	69f8      	ldr	r0, [r7, #28]
 80120b6:	f000 f89b 	bl	80121f0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80120ba:	2301      	movs	r3, #1
 80120bc:	61bb      	str	r3, [r7, #24]
 80120be:	e002      	b.n	80120c6 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80120c0:	f04f 33ff 	mov.w	r3, #4294967295
 80120c4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80120c6:	69bb      	ldr	r3, [r7, #24]
	}
 80120c8:	4618      	mov	r0, r3
 80120ca:	3720      	adds	r7, #32
 80120cc:	46bd      	mov	sp, r7
 80120ce:	bd80      	pop	{r7, pc}

080120d0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80120d0:	b580      	push	{r7, lr}
 80120d2:	b088      	sub	sp, #32
 80120d4:	af00      	add	r7, sp, #0
 80120d6:	60f8      	str	r0, [r7, #12]
 80120d8:	60b9      	str	r1, [r7, #8]
 80120da:	607a      	str	r2, [r7, #4]
 80120dc:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80120de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80120e0:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80120e2:	687b      	ldr	r3, [r7, #4]
 80120e4:	009b      	lsls	r3, r3, #2
 80120e6:	461a      	mov	r2, r3
 80120e8:	21a5      	movs	r1, #165	; 0xa5
 80120ea:	f005 fb43 	bl	8017774 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80120ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80120f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80120f2:	687b      	ldr	r3, [r7, #4]
 80120f4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80120f8:	3b01      	subs	r3, #1
 80120fa:	009b      	lsls	r3, r3, #2
 80120fc:	4413      	add	r3, r2
 80120fe:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8012100:	69bb      	ldr	r3, [r7, #24]
 8012102:	f023 0307 	bic.w	r3, r3, #7
 8012106:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8012108:	69bb      	ldr	r3, [r7, #24]
 801210a:	f003 0307 	and.w	r3, r3, #7
 801210e:	2b00      	cmp	r3, #0
 8012110:	d00a      	beq.n	8012128 <prvInitialiseNewTask+0x58>
	__asm volatile
 8012112:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012116:	f383 8811 	msr	BASEPRI, r3
 801211a:	f3bf 8f6f 	isb	sy
 801211e:	f3bf 8f4f 	dsb	sy
 8012122:	617b      	str	r3, [r7, #20]
}
 8012124:	bf00      	nop
 8012126:	e7fe      	b.n	8012126 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8012128:	68bb      	ldr	r3, [r7, #8]
 801212a:	2b00      	cmp	r3, #0
 801212c:	d01f      	beq.n	801216e <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801212e:	2300      	movs	r3, #0
 8012130:	61fb      	str	r3, [r7, #28]
 8012132:	e012      	b.n	801215a <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8012134:	68ba      	ldr	r2, [r7, #8]
 8012136:	69fb      	ldr	r3, [r7, #28]
 8012138:	4413      	add	r3, r2
 801213a:	7819      	ldrb	r1, [r3, #0]
 801213c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801213e:	69fb      	ldr	r3, [r7, #28]
 8012140:	4413      	add	r3, r2
 8012142:	3334      	adds	r3, #52	; 0x34
 8012144:	460a      	mov	r2, r1
 8012146:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8012148:	68ba      	ldr	r2, [r7, #8]
 801214a:	69fb      	ldr	r3, [r7, #28]
 801214c:	4413      	add	r3, r2
 801214e:	781b      	ldrb	r3, [r3, #0]
 8012150:	2b00      	cmp	r3, #0
 8012152:	d006      	beq.n	8012162 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8012154:	69fb      	ldr	r3, [r7, #28]
 8012156:	3301      	adds	r3, #1
 8012158:	61fb      	str	r3, [r7, #28]
 801215a:	69fb      	ldr	r3, [r7, #28]
 801215c:	2b0f      	cmp	r3, #15
 801215e:	d9e9      	bls.n	8012134 <prvInitialiseNewTask+0x64>
 8012160:	e000      	b.n	8012164 <prvInitialiseNewTask+0x94>
			{
				break;
 8012162:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8012164:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012166:	2200      	movs	r2, #0
 8012168:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 801216c:	e003      	b.n	8012176 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 801216e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012170:	2200      	movs	r2, #0
 8012172:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8012176:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012178:	2b37      	cmp	r3, #55	; 0x37
 801217a:	d901      	bls.n	8012180 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 801217c:	2337      	movs	r3, #55	; 0x37
 801217e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8012180:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012182:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012184:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8012186:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012188:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801218a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 801218c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801218e:	2200      	movs	r2, #0
 8012190:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8012192:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012194:	3304      	adds	r3, #4
 8012196:	4618      	mov	r0, r3
 8012198:	f7ff f93e 	bl	8011418 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 801219c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801219e:	3318      	adds	r3, #24
 80121a0:	4618      	mov	r0, r3
 80121a2:	f7ff f939 	bl	8011418 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80121a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80121a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80121aa:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80121ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80121ae:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80121b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80121b4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80121b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80121b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80121ba:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80121bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80121be:	2200      	movs	r2, #0
 80121c0:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80121c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80121c4:	2200      	movs	r2, #0
 80121c6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80121ca:	683a      	ldr	r2, [r7, #0]
 80121cc:	68f9      	ldr	r1, [r7, #12]
 80121ce:	69b8      	ldr	r0, [r7, #24]
 80121d0:	f001 fb06 	bl	80137e0 <pxPortInitialiseStack>
 80121d4:	4602      	mov	r2, r0
 80121d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80121d8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80121da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80121dc:	2b00      	cmp	r3, #0
 80121de:	d002      	beq.n	80121e6 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80121e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80121e2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80121e4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80121e6:	bf00      	nop
 80121e8:	3720      	adds	r7, #32
 80121ea:	46bd      	mov	sp, r7
 80121ec:	bd80      	pop	{r7, pc}
	...

080121f0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80121f0:	b580      	push	{r7, lr}
 80121f2:	b082      	sub	sp, #8
 80121f4:	af00      	add	r7, sp, #0
 80121f6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80121f8:	f001 fc1c 	bl	8013a34 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80121fc:	4b2d      	ldr	r3, [pc, #180]	; (80122b4 <prvAddNewTaskToReadyList+0xc4>)
 80121fe:	681b      	ldr	r3, [r3, #0]
 8012200:	3301      	adds	r3, #1
 8012202:	4a2c      	ldr	r2, [pc, #176]	; (80122b4 <prvAddNewTaskToReadyList+0xc4>)
 8012204:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8012206:	4b2c      	ldr	r3, [pc, #176]	; (80122b8 <prvAddNewTaskToReadyList+0xc8>)
 8012208:	681b      	ldr	r3, [r3, #0]
 801220a:	2b00      	cmp	r3, #0
 801220c:	d109      	bne.n	8012222 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 801220e:	4a2a      	ldr	r2, [pc, #168]	; (80122b8 <prvAddNewTaskToReadyList+0xc8>)
 8012210:	687b      	ldr	r3, [r7, #4]
 8012212:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8012214:	4b27      	ldr	r3, [pc, #156]	; (80122b4 <prvAddNewTaskToReadyList+0xc4>)
 8012216:	681b      	ldr	r3, [r3, #0]
 8012218:	2b01      	cmp	r3, #1
 801221a:	d110      	bne.n	801223e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 801221c:	f000 fc88 	bl	8012b30 <prvInitialiseTaskLists>
 8012220:	e00d      	b.n	801223e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8012222:	4b26      	ldr	r3, [pc, #152]	; (80122bc <prvAddNewTaskToReadyList+0xcc>)
 8012224:	681b      	ldr	r3, [r3, #0]
 8012226:	2b00      	cmp	r3, #0
 8012228:	d109      	bne.n	801223e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 801222a:	4b23      	ldr	r3, [pc, #140]	; (80122b8 <prvAddNewTaskToReadyList+0xc8>)
 801222c:	681b      	ldr	r3, [r3, #0]
 801222e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012230:	687b      	ldr	r3, [r7, #4]
 8012232:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012234:	429a      	cmp	r2, r3
 8012236:	d802      	bhi.n	801223e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8012238:	4a1f      	ldr	r2, [pc, #124]	; (80122b8 <prvAddNewTaskToReadyList+0xc8>)
 801223a:	687b      	ldr	r3, [r7, #4]
 801223c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 801223e:	4b20      	ldr	r3, [pc, #128]	; (80122c0 <prvAddNewTaskToReadyList+0xd0>)
 8012240:	681b      	ldr	r3, [r3, #0]
 8012242:	3301      	adds	r3, #1
 8012244:	4a1e      	ldr	r2, [pc, #120]	; (80122c0 <prvAddNewTaskToReadyList+0xd0>)
 8012246:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8012248:	4b1d      	ldr	r3, [pc, #116]	; (80122c0 <prvAddNewTaskToReadyList+0xd0>)
 801224a:	681a      	ldr	r2, [r3, #0]
 801224c:	687b      	ldr	r3, [r7, #4]
 801224e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8012250:	687b      	ldr	r3, [r7, #4]
 8012252:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012254:	4b1b      	ldr	r3, [pc, #108]	; (80122c4 <prvAddNewTaskToReadyList+0xd4>)
 8012256:	681b      	ldr	r3, [r3, #0]
 8012258:	429a      	cmp	r2, r3
 801225a:	d903      	bls.n	8012264 <prvAddNewTaskToReadyList+0x74>
 801225c:	687b      	ldr	r3, [r7, #4]
 801225e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012260:	4a18      	ldr	r2, [pc, #96]	; (80122c4 <prvAddNewTaskToReadyList+0xd4>)
 8012262:	6013      	str	r3, [r2, #0]
 8012264:	687b      	ldr	r3, [r7, #4]
 8012266:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012268:	4613      	mov	r3, r2
 801226a:	009b      	lsls	r3, r3, #2
 801226c:	4413      	add	r3, r2
 801226e:	009b      	lsls	r3, r3, #2
 8012270:	4a15      	ldr	r2, [pc, #84]	; (80122c8 <prvAddNewTaskToReadyList+0xd8>)
 8012272:	441a      	add	r2, r3
 8012274:	687b      	ldr	r3, [r7, #4]
 8012276:	3304      	adds	r3, #4
 8012278:	4619      	mov	r1, r3
 801227a:	4610      	mov	r0, r2
 801227c:	f7ff f8d9 	bl	8011432 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8012280:	f001 fc08 	bl	8013a94 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8012284:	4b0d      	ldr	r3, [pc, #52]	; (80122bc <prvAddNewTaskToReadyList+0xcc>)
 8012286:	681b      	ldr	r3, [r3, #0]
 8012288:	2b00      	cmp	r3, #0
 801228a:	d00e      	beq.n	80122aa <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 801228c:	4b0a      	ldr	r3, [pc, #40]	; (80122b8 <prvAddNewTaskToReadyList+0xc8>)
 801228e:	681b      	ldr	r3, [r3, #0]
 8012290:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012292:	687b      	ldr	r3, [r7, #4]
 8012294:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012296:	429a      	cmp	r2, r3
 8012298:	d207      	bcs.n	80122aa <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 801229a:	4b0c      	ldr	r3, [pc, #48]	; (80122cc <prvAddNewTaskToReadyList+0xdc>)
 801229c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80122a0:	601a      	str	r2, [r3, #0]
 80122a2:	f3bf 8f4f 	dsb	sy
 80122a6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80122aa:	bf00      	nop
 80122ac:	3708      	adds	r7, #8
 80122ae:	46bd      	mov	sp, r7
 80122b0:	bd80      	pop	{r7, pc}
 80122b2:	bf00      	nop
 80122b4:	2000174c 	.word	0x2000174c
 80122b8:	20001278 	.word	0x20001278
 80122bc:	20001758 	.word	0x20001758
 80122c0:	20001768 	.word	0x20001768
 80122c4:	20001754 	.word	0x20001754
 80122c8:	2000127c 	.word	0x2000127c
 80122cc:	e000ed04 	.word	0xe000ed04

080122d0 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 80122d0:	b580      	push	{r7, lr}
 80122d2:	b084      	sub	sp, #16
 80122d4:	af00      	add	r7, sp, #0
 80122d6:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 80122d8:	f001 fbac 	bl	8013a34 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 80122dc:	687b      	ldr	r3, [r7, #4]
 80122de:	2b00      	cmp	r3, #0
 80122e0:	d102      	bne.n	80122e8 <vTaskDelete+0x18>
 80122e2:	4b2c      	ldr	r3, [pc, #176]	; (8012394 <vTaskDelete+0xc4>)
 80122e4:	681b      	ldr	r3, [r3, #0]
 80122e6:	e000      	b.n	80122ea <vTaskDelete+0x1a>
 80122e8:	687b      	ldr	r3, [r7, #4]
 80122ea:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80122ec:	68fb      	ldr	r3, [r7, #12]
 80122ee:	3304      	adds	r3, #4
 80122f0:	4618      	mov	r0, r3
 80122f2:	f7ff f8fb 	bl	80114ec <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80122f6:	68fb      	ldr	r3, [r7, #12]
 80122f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80122fa:	2b00      	cmp	r3, #0
 80122fc:	d004      	beq.n	8012308 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80122fe:	68fb      	ldr	r3, [r7, #12]
 8012300:	3318      	adds	r3, #24
 8012302:	4618      	mov	r0, r3
 8012304:	f7ff f8f2 	bl	80114ec <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8012308:	4b23      	ldr	r3, [pc, #140]	; (8012398 <vTaskDelete+0xc8>)
 801230a:	681b      	ldr	r3, [r3, #0]
 801230c:	3301      	adds	r3, #1
 801230e:	4a22      	ldr	r2, [pc, #136]	; (8012398 <vTaskDelete+0xc8>)
 8012310:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8012312:	4b20      	ldr	r3, [pc, #128]	; (8012394 <vTaskDelete+0xc4>)
 8012314:	681b      	ldr	r3, [r3, #0]
 8012316:	68fa      	ldr	r2, [r7, #12]
 8012318:	429a      	cmp	r2, r3
 801231a:	d10b      	bne.n	8012334 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 801231c:	68fb      	ldr	r3, [r7, #12]
 801231e:	3304      	adds	r3, #4
 8012320:	4619      	mov	r1, r3
 8012322:	481e      	ldr	r0, [pc, #120]	; (801239c <vTaskDelete+0xcc>)
 8012324:	f7ff f885 	bl	8011432 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8012328:	4b1d      	ldr	r3, [pc, #116]	; (80123a0 <vTaskDelete+0xd0>)
 801232a:	681b      	ldr	r3, [r3, #0]
 801232c:	3301      	adds	r3, #1
 801232e:	4a1c      	ldr	r2, [pc, #112]	; (80123a0 <vTaskDelete+0xd0>)
 8012330:	6013      	str	r3, [r2, #0]
 8012332:	e009      	b.n	8012348 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8012334:	4b1b      	ldr	r3, [pc, #108]	; (80123a4 <vTaskDelete+0xd4>)
 8012336:	681b      	ldr	r3, [r3, #0]
 8012338:	3b01      	subs	r3, #1
 801233a:	4a1a      	ldr	r2, [pc, #104]	; (80123a4 <vTaskDelete+0xd4>)
 801233c:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 801233e:	68f8      	ldr	r0, [r7, #12]
 8012340:	f000 fc64 	bl	8012c0c <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8012344:	f000 fc92 	bl	8012c6c <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 8012348:	f001 fba4 	bl	8013a94 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 801234c:	4b16      	ldr	r3, [pc, #88]	; (80123a8 <vTaskDelete+0xd8>)
 801234e:	681b      	ldr	r3, [r3, #0]
 8012350:	2b00      	cmp	r3, #0
 8012352:	d01b      	beq.n	801238c <vTaskDelete+0xbc>
		{
			if( pxTCB == pxCurrentTCB )
 8012354:	4b0f      	ldr	r3, [pc, #60]	; (8012394 <vTaskDelete+0xc4>)
 8012356:	681b      	ldr	r3, [r3, #0]
 8012358:	68fa      	ldr	r2, [r7, #12]
 801235a:	429a      	cmp	r2, r3
 801235c:	d116      	bne.n	801238c <vTaskDelete+0xbc>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 801235e:	4b13      	ldr	r3, [pc, #76]	; (80123ac <vTaskDelete+0xdc>)
 8012360:	681b      	ldr	r3, [r3, #0]
 8012362:	2b00      	cmp	r3, #0
 8012364:	d00a      	beq.n	801237c <vTaskDelete+0xac>
	__asm volatile
 8012366:	f04f 0350 	mov.w	r3, #80	; 0x50
 801236a:	f383 8811 	msr	BASEPRI, r3
 801236e:	f3bf 8f6f 	isb	sy
 8012372:	f3bf 8f4f 	dsb	sy
 8012376:	60bb      	str	r3, [r7, #8]
}
 8012378:	bf00      	nop
 801237a:	e7fe      	b.n	801237a <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 801237c:	4b0c      	ldr	r3, [pc, #48]	; (80123b0 <vTaskDelete+0xe0>)
 801237e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012382:	601a      	str	r2, [r3, #0]
 8012384:	f3bf 8f4f 	dsb	sy
 8012388:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 801238c:	bf00      	nop
 801238e:	3710      	adds	r7, #16
 8012390:	46bd      	mov	sp, r7
 8012392:	bd80      	pop	{r7, pc}
 8012394:	20001278 	.word	0x20001278
 8012398:	20001768 	.word	0x20001768
 801239c:	20001720 	.word	0x20001720
 80123a0:	20001734 	.word	0x20001734
 80123a4:	2000174c 	.word	0x2000174c
 80123a8:	20001758 	.word	0x20001758
 80123ac:	20001774 	.word	0x20001774
 80123b0:	e000ed04 	.word	0xe000ed04

080123b4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80123b4:	b580      	push	{r7, lr}
 80123b6:	b084      	sub	sp, #16
 80123b8:	af00      	add	r7, sp, #0
 80123ba:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80123bc:	2300      	movs	r3, #0
 80123be:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80123c0:	687b      	ldr	r3, [r7, #4]
 80123c2:	2b00      	cmp	r3, #0
 80123c4:	d017      	beq.n	80123f6 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80123c6:	4b13      	ldr	r3, [pc, #76]	; (8012414 <vTaskDelay+0x60>)
 80123c8:	681b      	ldr	r3, [r3, #0]
 80123ca:	2b00      	cmp	r3, #0
 80123cc:	d00a      	beq.n	80123e4 <vTaskDelay+0x30>
	__asm volatile
 80123ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80123d2:	f383 8811 	msr	BASEPRI, r3
 80123d6:	f3bf 8f6f 	isb	sy
 80123da:	f3bf 8f4f 	dsb	sy
 80123de:	60bb      	str	r3, [r7, #8]
}
 80123e0:	bf00      	nop
 80123e2:	e7fe      	b.n	80123e2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80123e4:	f000 f880 	bl	80124e8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80123e8:	2100      	movs	r1, #0
 80123ea:	6878      	ldr	r0, [r7, #4]
 80123ec:	f000 fdfa 	bl	8012fe4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80123f0:	f000 f888 	bl	8012504 <xTaskResumeAll>
 80123f4:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80123f6:	68fb      	ldr	r3, [r7, #12]
 80123f8:	2b00      	cmp	r3, #0
 80123fa:	d107      	bne.n	801240c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80123fc:	4b06      	ldr	r3, [pc, #24]	; (8012418 <vTaskDelay+0x64>)
 80123fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012402:	601a      	str	r2, [r3, #0]
 8012404:	f3bf 8f4f 	dsb	sy
 8012408:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801240c:	bf00      	nop
 801240e:	3710      	adds	r7, #16
 8012410:	46bd      	mov	sp, r7
 8012412:	bd80      	pop	{r7, pc}
 8012414:	20001774 	.word	0x20001774
 8012418:	e000ed04 	.word	0xe000ed04

0801241c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 801241c:	b580      	push	{r7, lr}
 801241e:	b08a      	sub	sp, #40	; 0x28
 8012420:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8012422:	2300      	movs	r3, #0
 8012424:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8012426:	2300      	movs	r3, #0
 8012428:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 801242a:	463a      	mov	r2, r7
 801242c:	1d39      	adds	r1, r7, #4
 801242e:	f107 0308 	add.w	r3, r7, #8
 8012432:	4618      	mov	r0, r3
 8012434:	f7fe ff9c 	bl	8011370 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8012438:	6839      	ldr	r1, [r7, #0]
 801243a:	687b      	ldr	r3, [r7, #4]
 801243c:	68ba      	ldr	r2, [r7, #8]
 801243e:	9202      	str	r2, [sp, #8]
 8012440:	9301      	str	r3, [sp, #4]
 8012442:	2300      	movs	r3, #0
 8012444:	9300      	str	r3, [sp, #0]
 8012446:	2300      	movs	r3, #0
 8012448:	460a      	mov	r2, r1
 801244a:	4921      	ldr	r1, [pc, #132]	; (80124d0 <vTaskStartScheduler+0xb4>)
 801244c:	4821      	ldr	r0, [pc, #132]	; (80124d4 <vTaskStartScheduler+0xb8>)
 801244e:	f7ff fd9d 	bl	8011f8c <xTaskCreateStatic>
 8012452:	4603      	mov	r3, r0
 8012454:	4a20      	ldr	r2, [pc, #128]	; (80124d8 <vTaskStartScheduler+0xbc>)
 8012456:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8012458:	4b1f      	ldr	r3, [pc, #124]	; (80124d8 <vTaskStartScheduler+0xbc>)
 801245a:	681b      	ldr	r3, [r3, #0]
 801245c:	2b00      	cmp	r3, #0
 801245e:	d002      	beq.n	8012466 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8012460:	2301      	movs	r3, #1
 8012462:	617b      	str	r3, [r7, #20]
 8012464:	e001      	b.n	801246a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8012466:	2300      	movs	r3, #0
 8012468:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 801246a:	697b      	ldr	r3, [r7, #20]
 801246c:	2b01      	cmp	r3, #1
 801246e:	d102      	bne.n	8012476 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8012470:	f000 fe0c 	bl	801308c <xTimerCreateTimerTask>
 8012474:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8012476:	697b      	ldr	r3, [r7, #20]
 8012478:	2b01      	cmp	r3, #1
 801247a:	d116      	bne.n	80124aa <vTaskStartScheduler+0x8e>
	__asm volatile
 801247c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012480:	f383 8811 	msr	BASEPRI, r3
 8012484:	f3bf 8f6f 	isb	sy
 8012488:	f3bf 8f4f 	dsb	sy
 801248c:	613b      	str	r3, [r7, #16]
}
 801248e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8012490:	4b12      	ldr	r3, [pc, #72]	; (80124dc <vTaskStartScheduler+0xc0>)
 8012492:	f04f 32ff 	mov.w	r2, #4294967295
 8012496:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8012498:	4b11      	ldr	r3, [pc, #68]	; (80124e0 <vTaskStartScheduler+0xc4>)
 801249a:	2201      	movs	r2, #1
 801249c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 801249e:	4b11      	ldr	r3, [pc, #68]	; (80124e4 <vTaskStartScheduler+0xc8>)
 80124a0:	2200      	movs	r2, #0
 80124a2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80124a4:	f001 fa24 	bl	80138f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80124a8:	e00e      	b.n	80124c8 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80124aa:	697b      	ldr	r3, [r7, #20]
 80124ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80124b0:	d10a      	bne.n	80124c8 <vTaskStartScheduler+0xac>
	__asm volatile
 80124b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80124b6:	f383 8811 	msr	BASEPRI, r3
 80124ba:	f3bf 8f6f 	isb	sy
 80124be:	f3bf 8f4f 	dsb	sy
 80124c2:	60fb      	str	r3, [r7, #12]
}
 80124c4:	bf00      	nop
 80124c6:	e7fe      	b.n	80124c6 <vTaskStartScheduler+0xaa>
}
 80124c8:	bf00      	nop
 80124ca:	3718      	adds	r7, #24
 80124cc:	46bd      	mov	sp, r7
 80124ce:	bd80      	pop	{r7, pc}
 80124d0:	0801d164 	.word	0x0801d164
 80124d4:	08012b01 	.word	0x08012b01
 80124d8:	20001770 	.word	0x20001770
 80124dc:	2000176c 	.word	0x2000176c
 80124e0:	20001758 	.word	0x20001758
 80124e4:	20001750 	.word	0x20001750

080124e8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80124e8:	b480      	push	{r7}
 80124ea:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80124ec:	4b04      	ldr	r3, [pc, #16]	; (8012500 <vTaskSuspendAll+0x18>)
 80124ee:	681b      	ldr	r3, [r3, #0]
 80124f0:	3301      	adds	r3, #1
 80124f2:	4a03      	ldr	r2, [pc, #12]	; (8012500 <vTaskSuspendAll+0x18>)
 80124f4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80124f6:	bf00      	nop
 80124f8:	46bd      	mov	sp, r7
 80124fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124fe:	4770      	bx	lr
 8012500:	20001774 	.word	0x20001774

08012504 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8012504:	b580      	push	{r7, lr}
 8012506:	b084      	sub	sp, #16
 8012508:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 801250a:	2300      	movs	r3, #0
 801250c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 801250e:	2300      	movs	r3, #0
 8012510:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8012512:	4b42      	ldr	r3, [pc, #264]	; (801261c <xTaskResumeAll+0x118>)
 8012514:	681b      	ldr	r3, [r3, #0]
 8012516:	2b00      	cmp	r3, #0
 8012518:	d10a      	bne.n	8012530 <xTaskResumeAll+0x2c>
	__asm volatile
 801251a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801251e:	f383 8811 	msr	BASEPRI, r3
 8012522:	f3bf 8f6f 	isb	sy
 8012526:	f3bf 8f4f 	dsb	sy
 801252a:	603b      	str	r3, [r7, #0]
}
 801252c:	bf00      	nop
 801252e:	e7fe      	b.n	801252e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8012530:	f001 fa80 	bl	8013a34 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8012534:	4b39      	ldr	r3, [pc, #228]	; (801261c <xTaskResumeAll+0x118>)
 8012536:	681b      	ldr	r3, [r3, #0]
 8012538:	3b01      	subs	r3, #1
 801253a:	4a38      	ldr	r2, [pc, #224]	; (801261c <xTaskResumeAll+0x118>)
 801253c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801253e:	4b37      	ldr	r3, [pc, #220]	; (801261c <xTaskResumeAll+0x118>)
 8012540:	681b      	ldr	r3, [r3, #0]
 8012542:	2b00      	cmp	r3, #0
 8012544:	d162      	bne.n	801260c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8012546:	4b36      	ldr	r3, [pc, #216]	; (8012620 <xTaskResumeAll+0x11c>)
 8012548:	681b      	ldr	r3, [r3, #0]
 801254a:	2b00      	cmp	r3, #0
 801254c:	d05e      	beq.n	801260c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801254e:	e02f      	b.n	80125b0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012550:	4b34      	ldr	r3, [pc, #208]	; (8012624 <xTaskResumeAll+0x120>)
 8012552:	68db      	ldr	r3, [r3, #12]
 8012554:	68db      	ldr	r3, [r3, #12]
 8012556:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012558:	68fb      	ldr	r3, [r7, #12]
 801255a:	3318      	adds	r3, #24
 801255c:	4618      	mov	r0, r3
 801255e:	f7fe ffc5 	bl	80114ec <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012562:	68fb      	ldr	r3, [r7, #12]
 8012564:	3304      	adds	r3, #4
 8012566:	4618      	mov	r0, r3
 8012568:	f7fe ffc0 	bl	80114ec <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 801256c:	68fb      	ldr	r3, [r7, #12]
 801256e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012570:	4b2d      	ldr	r3, [pc, #180]	; (8012628 <xTaskResumeAll+0x124>)
 8012572:	681b      	ldr	r3, [r3, #0]
 8012574:	429a      	cmp	r2, r3
 8012576:	d903      	bls.n	8012580 <xTaskResumeAll+0x7c>
 8012578:	68fb      	ldr	r3, [r7, #12]
 801257a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801257c:	4a2a      	ldr	r2, [pc, #168]	; (8012628 <xTaskResumeAll+0x124>)
 801257e:	6013      	str	r3, [r2, #0]
 8012580:	68fb      	ldr	r3, [r7, #12]
 8012582:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012584:	4613      	mov	r3, r2
 8012586:	009b      	lsls	r3, r3, #2
 8012588:	4413      	add	r3, r2
 801258a:	009b      	lsls	r3, r3, #2
 801258c:	4a27      	ldr	r2, [pc, #156]	; (801262c <xTaskResumeAll+0x128>)
 801258e:	441a      	add	r2, r3
 8012590:	68fb      	ldr	r3, [r7, #12]
 8012592:	3304      	adds	r3, #4
 8012594:	4619      	mov	r1, r3
 8012596:	4610      	mov	r0, r2
 8012598:	f7fe ff4b 	bl	8011432 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801259c:	68fb      	ldr	r3, [r7, #12]
 801259e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80125a0:	4b23      	ldr	r3, [pc, #140]	; (8012630 <xTaskResumeAll+0x12c>)
 80125a2:	681b      	ldr	r3, [r3, #0]
 80125a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80125a6:	429a      	cmp	r2, r3
 80125a8:	d302      	bcc.n	80125b0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80125aa:	4b22      	ldr	r3, [pc, #136]	; (8012634 <xTaskResumeAll+0x130>)
 80125ac:	2201      	movs	r2, #1
 80125ae:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80125b0:	4b1c      	ldr	r3, [pc, #112]	; (8012624 <xTaskResumeAll+0x120>)
 80125b2:	681b      	ldr	r3, [r3, #0]
 80125b4:	2b00      	cmp	r3, #0
 80125b6:	d1cb      	bne.n	8012550 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80125b8:	68fb      	ldr	r3, [r7, #12]
 80125ba:	2b00      	cmp	r3, #0
 80125bc:	d001      	beq.n	80125c2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80125be:	f000 fb55 	bl	8012c6c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80125c2:	4b1d      	ldr	r3, [pc, #116]	; (8012638 <xTaskResumeAll+0x134>)
 80125c4:	681b      	ldr	r3, [r3, #0]
 80125c6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80125c8:	687b      	ldr	r3, [r7, #4]
 80125ca:	2b00      	cmp	r3, #0
 80125cc:	d010      	beq.n	80125f0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80125ce:	f000 f847 	bl	8012660 <xTaskIncrementTick>
 80125d2:	4603      	mov	r3, r0
 80125d4:	2b00      	cmp	r3, #0
 80125d6:	d002      	beq.n	80125de <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80125d8:	4b16      	ldr	r3, [pc, #88]	; (8012634 <xTaskResumeAll+0x130>)
 80125da:	2201      	movs	r2, #1
 80125dc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80125de:	687b      	ldr	r3, [r7, #4]
 80125e0:	3b01      	subs	r3, #1
 80125e2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80125e4:	687b      	ldr	r3, [r7, #4]
 80125e6:	2b00      	cmp	r3, #0
 80125e8:	d1f1      	bne.n	80125ce <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80125ea:	4b13      	ldr	r3, [pc, #76]	; (8012638 <xTaskResumeAll+0x134>)
 80125ec:	2200      	movs	r2, #0
 80125ee:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80125f0:	4b10      	ldr	r3, [pc, #64]	; (8012634 <xTaskResumeAll+0x130>)
 80125f2:	681b      	ldr	r3, [r3, #0]
 80125f4:	2b00      	cmp	r3, #0
 80125f6:	d009      	beq.n	801260c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80125f8:	2301      	movs	r3, #1
 80125fa:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80125fc:	4b0f      	ldr	r3, [pc, #60]	; (801263c <xTaskResumeAll+0x138>)
 80125fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012602:	601a      	str	r2, [r3, #0]
 8012604:	f3bf 8f4f 	dsb	sy
 8012608:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 801260c:	f001 fa42 	bl	8013a94 <vPortExitCritical>

	return xAlreadyYielded;
 8012610:	68bb      	ldr	r3, [r7, #8]
}
 8012612:	4618      	mov	r0, r3
 8012614:	3710      	adds	r7, #16
 8012616:	46bd      	mov	sp, r7
 8012618:	bd80      	pop	{r7, pc}
 801261a:	bf00      	nop
 801261c:	20001774 	.word	0x20001774
 8012620:	2000174c 	.word	0x2000174c
 8012624:	2000170c 	.word	0x2000170c
 8012628:	20001754 	.word	0x20001754
 801262c:	2000127c 	.word	0x2000127c
 8012630:	20001278 	.word	0x20001278
 8012634:	20001760 	.word	0x20001760
 8012638:	2000175c 	.word	0x2000175c
 801263c:	e000ed04 	.word	0xe000ed04

08012640 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8012640:	b480      	push	{r7}
 8012642:	b083      	sub	sp, #12
 8012644:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8012646:	4b05      	ldr	r3, [pc, #20]	; (801265c <xTaskGetTickCount+0x1c>)
 8012648:	681b      	ldr	r3, [r3, #0]
 801264a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 801264c:	687b      	ldr	r3, [r7, #4]
}
 801264e:	4618      	mov	r0, r3
 8012650:	370c      	adds	r7, #12
 8012652:	46bd      	mov	sp, r7
 8012654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012658:	4770      	bx	lr
 801265a:	bf00      	nop
 801265c:	20001750 	.word	0x20001750

08012660 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8012660:	b580      	push	{r7, lr}
 8012662:	b086      	sub	sp, #24
 8012664:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8012666:	2300      	movs	r3, #0
 8012668:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801266a:	4b4f      	ldr	r3, [pc, #316]	; (80127a8 <xTaskIncrementTick+0x148>)
 801266c:	681b      	ldr	r3, [r3, #0]
 801266e:	2b00      	cmp	r3, #0
 8012670:	f040 808f 	bne.w	8012792 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8012674:	4b4d      	ldr	r3, [pc, #308]	; (80127ac <xTaskIncrementTick+0x14c>)
 8012676:	681b      	ldr	r3, [r3, #0]
 8012678:	3301      	adds	r3, #1
 801267a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 801267c:	4a4b      	ldr	r2, [pc, #300]	; (80127ac <xTaskIncrementTick+0x14c>)
 801267e:	693b      	ldr	r3, [r7, #16]
 8012680:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8012682:	693b      	ldr	r3, [r7, #16]
 8012684:	2b00      	cmp	r3, #0
 8012686:	d120      	bne.n	80126ca <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8012688:	4b49      	ldr	r3, [pc, #292]	; (80127b0 <xTaskIncrementTick+0x150>)
 801268a:	681b      	ldr	r3, [r3, #0]
 801268c:	681b      	ldr	r3, [r3, #0]
 801268e:	2b00      	cmp	r3, #0
 8012690:	d00a      	beq.n	80126a8 <xTaskIncrementTick+0x48>
	__asm volatile
 8012692:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012696:	f383 8811 	msr	BASEPRI, r3
 801269a:	f3bf 8f6f 	isb	sy
 801269e:	f3bf 8f4f 	dsb	sy
 80126a2:	603b      	str	r3, [r7, #0]
}
 80126a4:	bf00      	nop
 80126a6:	e7fe      	b.n	80126a6 <xTaskIncrementTick+0x46>
 80126a8:	4b41      	ldr	r3, [pc, #260]	; (80127b0 <xTaskIncrementTick+0x150>)
 80126aa:	681b      	ldr	r3, [r3, #0]
 80126ac:	60fb      	str	r3, [r7, #12]
 80126ae:	4b41      	ldr	r3, [pc, #260]	; (80127b4 <xTaskIncrementTick+0x154>)
 80126b0:	681b      	ldr	r3, [r3, #0]
 80126b2:	4a3f      	ldr	r2, [pc, #252]	; (80127b0 <xTaskIncrementTick+0x150>)
 80126b4:	6013      	str	r3, [r2, #0]
 80126b6:	4a3f      	ldr	r2, [pc, #252]	; (80127b4 <xTaskIncrementTick+0x154>)
 80126b8:	68fb      	ldr	r3, [r7, #12]
 80126ba:	6013      	str	r3, [r2, #0]
 80126bc:	4b3e      	ldr	r3, [pc, #248]	; (80127b8 <xTaskIncrementTick+0x158>)
 80126be:	681b      	ldr	r3, [r3, #0]
 80126c0:	3301      	adds	r3, #1
 80126c2:	4a3d      	ldr	r2, [pc, #244]	; (80127b8 <xTaskIncrementTick+0x158>)
 80126c4:	6013      	str	r3, [r2, #0]
 80126c6:	f000 fad1 	bl	8012c6c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80126ca:	4b3c      	ldr	r3, [pc, #240]	; (80127bc <xTaskIncrementTick+0x15c>)
 80126cc:	681b      	ldr	r3, [r3, #0]
 80126ce:	693a      	ldr	r2, [r7, #16]
 80126d0:	429a      	cmp	r2, r3
 80126d2:	d349      	bcc.n	8012768 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80126d4:	4b36      	ldr	r3, [pc, #216]	; (80127b0 <xTaskIncrementTick+0x150>)
 80126d6:	681b      	ldr	r3, [r3, #0]
 80126d8:	681b      	ldr	r3, [r3, #0]
 80126da:	2b00      	cmp	r3, #0
 80126dc:	d104      	bne.n	80126e8 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80126de:	4b37      	ldr	r3, [pc, #220]	; (80127bc <xTaskIncrementTick+0x15c>)
 80126e0:	f04f 32ff 	mov.w	r2, #4294967295
 80126e4:	601a      	str	r2, [r3, #0]
					break;
 80126e6:	e03f      	b.n	8012768 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80126e8:	4b31      	ldr	r3, [pc, #196]	; (80127b0 <xTaskIncrementTick+0x150>)
 80126ea:	681b      	ldr	r3, [r3, #0]
 80126ec:	68db      	ldr	r3, [r3, #12]
 80126ee:	68db      	ldr	r3, [r3, #12]
 80126f0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80126f2:	68bb      	ldr	r3, [r7, #8]
 80126f4:	685b      	ldr	r3, [r3, #4]
 80126f6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80126f8:	693a      	ldr	r2, [r7, #16]
 80126fa:	687b      	ldr	r3, [r7, #4]
 80126fc:	429a      	cmp	r2, r3
 80126fe:	d203      	bcs.n	8012708 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8012700:	4a2e      	ldr	r2, [pc, #184]	; (80127bc <xTaskIncrementTick+0x15c>)
 8012702:	687b      	ldr	r3, [r7, #4]
 8012704:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8012706:	e02f      	b.n	8012768 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012708:	68bb      	ldr	r3, [r7, #8]
 801270a:	3304      	adds	r3, #4
 801270c:	4618      	mov	r0, r3
 801270e:	f7fe feed 	bl	80114ec <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8012712:	68bb      	ldr	r3, [r7, #8]
 8012714:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012716:	2b00      	cmp	r3, #0
 8012718:	d004      	beq.n	8012724 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801271a:	68bb      	ldr	r3, [r7, #8]
 801271c:	3318      	adds	r3, #24
 801271e:	4618      	mov	r0, r3
 8012720:	f7fe fee4 	bl	80114ec <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8012724:	68bb      	ldr	r3, [r7, #8]
 8012726:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012728:	4b25      	ldr	r3, [pc, #148]	; (80127c0 <xTaskIncrementTick+0x160>)
 801272a:	681b      	ldr	r3, [r3, #0]
 801272c:	429a      	cmp	r2, r3
 801272e:	d903      	bls.n	8012738 <xTaskIncrementTick+0xd8>
 8012730:	68bb      	ldr	r3, [r7, #8]
 8012732:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012734:	4a22      	ldr	r2, [pc, #136]	; (80127c0 <xTaskIncrementTick+0x160>)
 8012736:	6013      	str	r3, [r2, #0]
 8012738:	68bb      	ldr	r3, [r7, #8]
 801273a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801273c:	4613      	mov	r3, r2
 801273e:	009b      	lsls	r3, r3, #2
 8012740:	4413      	add	r3, r2
 8012742:	009b      	lsls	r3, r3, #2
 8012744:	4a1f      	ldr	r2, [pc, #124]	; (80127c4 <xTaskIncrementTick+0x164>)
 8012746:	441a      	add	r2, r3
 8012748:	68bb      	ldr	r3, [r7, #8]
 801274a:	3304      	adds	r3, #4
 801274c:	4619      	mov	r1, r3
 801274e:	4610      	mov	r0, r2
 8012750:	f7fe fe6f 	bl	8011432 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8012754:	68bb      	ldr	r3, [r7, #8]
 8012756:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012758:	4b1b      	ldr	r3, [pc, #108]	; (80127c8 <xTaskIncrementTick+0x168>)
 801275a:	681b      	ldr	r3, [r3, #0]
 801275c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801275e:	429a      	cmp	r2, r3
 8012760:	d3b8      	bcc.n	80126d4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8012762:	2301      	movs	r3, #1
 8012764:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012766:	e7b5      	b.n	80126d4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8012768:	4b17      	ldr	r3, [pc, #92]	; (80127c8 <xTaskIncrementTick+0x168>)
 801276a:	681b      	ldr	r3, [r3, #0]
 801276c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801276e:	4915      	ldr	r1, [pc, #84]	; (80127c4 <xTaskIncrementTick+0x164>)
 8012770:	4613      	mov	r3, r2
 8012772:	009b      	lsls	r3, r3, #2
 8012774:	4413      	add	r3, r2
 8012776:	009b      	lsls	r3, r3, #2
 8012778:	440b      	add	r3, r1
 801277a:	681b      	ldr	r3, [r3, #0]
 801277c:	2b01      	cmp	r3, #1
 801277e:	d901      	bls.n	8012784 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8012780:	2301      	movs	r3, #1
 8012782:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8012784:	4b11      	ldr	r3, [pc, #68]	; (80127cc <xTaskIncrementTick+0x16c>)
 8012786:	681b      	ldr	r3, [r3, #0]
 8012788:	2b00      	cmp	r3, #0
 801278a:	d007      	beq.n	801279c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 801278c:	2301      	movs	r3, #1
 801278e:	617b      	str	r3, [r7, #20]
 8012790:	e004      	b.n	801279c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8012792:	4b0f      	ldr	r3, [pc, #60]	; (80127d0 <xTaskIncrementTick+0x170>)
 8012794:	681b      	ldr	r3, [r3, #0]
 8012796:	3301      	adds	r3, #1
 8012798:	4a0d      	ldr	r2, [pc, #52]	; (80127d0 <xTaskIncrementTick+0x170>)
 801279a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 801279c:	697b      	ldr	r3, [r7, #20]
}
 801279e:	4618      	mov	r0, r3
 80127a0:	3718      	adds	r7, #24
 80127a2:	46bd      	mov	sp, r7
 80127a4:	bd80      	pop	{r7, pc}
 80127a6:	bf00      	nop
 80127a8:	20001774 	.word	0x20001774
 80127ac:	20001750 	.word	0x20001750
 80127b0:	20001704 	.word	0x20001704
 80127b4:	20001708 	.word	0x20001708
 80127b8:	20001764 	.word	0x20001764
 80127bc:	2000176c 	.word	0x2000176c
 80127c0:	20001754 	.word	0x20001754
 80127c4:	2000127c 	.word	0x2000127c
 80127c8:	20001278 	.word	0x20001278
 80127cc:	20001760 	.word	0x20001760
 80127d0:	2000175c 	.word	0x2000175c

080127d4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80127d4:	b480      	push	{r7}
 80127d6:	b085      	sub	sp, #20
 80127d8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80127da:	4b28      	ldr	r3, [pc, #160]	; (801287c <vTaskSwitchContext+0xa8>)
 80127dc:	681b      	ldr	r3, [r3, #0]
 80127de:	2b00      	cmp	r3, #0
 80127e0:	d003      	beq.n	80127ea <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80127e2:	4b27      	ldr	r3, [pc, #156]	; (8012880 <vTaskSwitchContext+0xac>)
 80127e4:	2201      	movs	r2, #1
 80127e6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80127e8:	e041      	b.n	801286e <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 80127ea:	4b25      	ldr	r3, [pc, #148]	; (8012880 <vTaskSwitchContext+0xac>)
 80127ec:	2200      	movs	r2, #0
 80127ee:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80127f0:	4b24      	ldr	r3, [pc, #144]	; (8012884 <vTaskSwitchContext+0xb0>)
 80127f2:	681b      	ldr	r3, [r3, #0]
 80127f4:	60fb      	str	r3, [r7, #12]
 80127f6:	e010      	b.n	801281a <vTaskSwitchContext+0x46>
 80127f8:	68fb      	ldr	r3, [r7, #12]
 80127fa:	2b00      	cmp	r3, #0
 80127fc:	d10a      	bne.n	8012814 <vTaskSwitchContext+0x40>
	__asm volatile
 80127fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012802:	f383 8811 	msr	BASEPRI, r3
 8012806:	f3bf 8f6f 	isb	sy
 801280a:	f3bf 8f4f 	dsb	sy
 801280e:	607b      	str	r3, [r7, #4]
}
 8012810:	bf00      	nop
 8012812:	e7fe      	b.n	8012812 <vTaskSwitchContext+0x3e>
 8012814:	68fb      	ldr	r3, [r7, #12]
 8012816:	3b01      	subs	r3, #1
 8012818:	60fb      	str	r3, [r7, #12]
 801281a:	491b      	ldr	r1, [pc, #108]	; (8012888 <vTaskSwitchContext+0xb4>)
 801281c:	68fa      	ldr	r2, [r7, #12]
 801281e:	4613      	mov	r3, r2
 8012820:	009b      	lsls	r3, r3, #2
 8012822:	4413      	add	r3, r2
 8012824:	009b      	lsls	r3, r3, #2
 8012826:	440b      	add	r3, r1
 8012828:	681b      	ldr	r3, [r3, #0]
 801282a:	2b00      	cmp	r3, #0
 801282c:	d0e4      	beq.n	80127f8 <vTaskSwitchContext+0x24>
 801282e:	68fa      	ldr	r2, [r7, #12]
 8012830:	4613      	mov	r3, r2
 8012832:	009b      	lsls	r3, r3, #2
 8012834:	4413      	add	r3, r2
 8012836:	009b      	lsls	r3, r3, #2
 8012838:	4a13      	ldr	r2, [pc, #76]	; (8012888 <vTaskSwitchContext+0xb4>)
 801283a:	4413      	add	r3, r2
 801283c:	60bb      	str	r3, [r7, #8]
 801283e:	68bb      	ldr	r3, [r7, #8]
 8012840:	685b      	ldr	r3, [r3, #4]
 8012842:	685a      	ldr	r2, [r3, #4]
 8012844:	68bb      	ldr	r3, [r7, #8]
 8012846:	605a      	str	r2, [r3, #4]
 8012848:	68bb      	ldr	r3, [r7, #8]
 801284a:	685a      	ldr	r2, [r3, #4]
 801284c:	68bb      	ldr	r3, [r7, #8]
 801284e:	3308      	adds	r3, #8
 8012850:	429a      	cmp	r2, r3
 8012852:	d104      	bne.n	801285e <vTaskSwitchContext+0x8a>
 8012854:	68bb      	ldr	r3, [r7, #8]
 8012856:	685b      	ldr	r3, [r3, #4]
 8012858:	685a      	ldr	r2, [r3, #4]
 801285a:	68bb      	ldr	r3, [r7, #8]
 801285c:	605a      	str	r2, [r3, #4]
 801285e:	68bb      	ldr	r3, [r7, #8]
 8012860:	685b      	ldr	r3, [r3, #4]
 8012862:	68db      	ldr	r3, [r3, #12]
 8012864:	4a09      	ldr	r2, [pc, #36]	; (801288c <vTaskSwitchContext+0xb8>)
 8012866:	6013      	str	r3, [r2, #0]
 8012868:	4a06      	ldr	r2, [pc, #24]	; (8012884 <vTaskSwitchContext+0xb0>)
 801286a:	68fb      	ldr	r3, [r7, #12]
 801286c:	6013      	str	r3, [r2, #0]
}
 801286e:	bf00      	nop
 8012870:	3714      	adds	r7, #20
 8012872:	46bd      	mov	sp, r7
 8012874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012878:	4770      	bx	lr
 801287a:	bf00      	nop
 801287c:	20001774 	.word	0x20001774
 8012880:	20001760 	.word	0x20001760
 8012884:	20001754 	.word	0x20001754
 8012888:	2000127c 	.word	0x2000127c
 801288c:	20001278 	.word	0x20001278

08012890 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8012890:	b580      	push	{r7, lr}
 8012892:	b084      	sub	sp, #16
 8012894:	af00      	add	r7, sp, #0
 8012896:	6078      	str	r0, [r7, #4]
 8012898:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 801289a:	687b      	ldr	r3, [r7, #4]
 801289c:	2b00      	cmp	r3, #0
 801289e:	d10a      	bne.n	80128b6 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80128a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80128a4:	f383 8811 	msr	BASEPRI, r3
 80128a8:	f3bf 8f6f 	isb	sy
 80128ac:	f3bf 8f4f 	dsb	sy
 80128b0:	60fb      	str	r3, [r7, #12]
}
 80128b2:	bf00      	nop
 80128b4:	e7fe      	b.n	80128b4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80128b6:	4b07      	ldr	r3, [pc, #28]	; (80128d4 <vTaskPlaceOnEventList+0x44>)
 80128b8:	681b      	ldr	r3, [r3, #0]
 80128ba:	3318      	adds	r3, #24
 80128bc:	4619      	mov	r1, r3
 80128be:	6878      	ldr	r0, [r7, #4]
 80128c0:	f7fe fddb 	bl	801147a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80128c4:	2101      	movs	r1, #1
 80128c6:	6838      	ldr	r0, [r7, #0]
 80128c8:	f000 fb8c 	bl	8012fe4 <prvAddCurrentTaskToDelayedList>
}
 80128cc:	bf00      	nop
 80128ce:	3710      	adds	r7, #16
 80128d0:	46bd      	mov	sp, r7
 80128d2:	bd80      	pop	{r7, pc}
 80128d4:	20001278 	.word	0x20001278

080128d8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80128d8:	b580      	push	{r7, lr}
 80128da:	b086      	sub	sp, #24
 80128dc:	af00      	add	r7, sp, #0
 80128de:	60f8      	str	r0, [r7, #12]
 80128e0:	60b9      	str	r1, [r7, #8]
 80128e2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80128e4:	68fb      	ldr	r3, [r7, #12]
 80128e6:	2b00      	cmp	r3, #0
 80128e8:	d10a      	bne.n	8012900 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80128ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80128ee:	f383 8811 	msr	BASEPRI, r3
 80128f2:	f3bf 8f6f 	isb	sy
 80128f6:	f3bf 8f4f 	dsb	sy
 80128fa:	617b      	str	r3, [r7, #20]
}
 80128fc:	bf00      	nop
 80128fe:	e7fe      	b.n	80128fe <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8012900:	4b0a      	ldr	r3, [pc, #40]	; (801292c <vTaskPlaceOnEventListRestricted+0x54>)
 8012902:	681b      	ldr	r3, [r3, #0]
 8012904:	3318      	adds	r3, #24
 8012906:	4619      	mov	r1, r3
 8012908:	68f8      	ldr	r0, [r7, #12]
 801290a:	f7fe fd92 	bl	8011432 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 801290e:	687b      	ldr	r3, [r7, #4]
 8012910:	2b00      	cmp	r3, #0
 8012912:	d002      	beq.n	801291a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8012914:	f04f 33ff 	mov.w	r3, #4294967295
 8012918:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 801291a:	6879      	ldr	r1, [r7, #4]
 801291c:	68b8      	ldr	r0, [r7, #8]
 801291e:	f000 fb61 	bl	8012fe4 <prvAddCurrentTaskToDelayedList>
	}
 8012922:	bf00      	nop
 8012924:	3718      	adds	r7, #24
 8012926:	46bd      	mov	sp, r7
 8012928:	bd80      	pop	{r7, pc}
 801292a:	bf00      	nop
 801292c:	20001278 	.word	0x20001278

08012930 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8012930:	b580      	push	{r7, lr}
 8012932:	b086      	sub	sp, #24
 8012934:	af00      	add	r7, sp, #0
 8012936:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012938:	687b      	ldr	r3, [r7, #4]
 801293a:	68db      	ldr	r3, [r3, #12]
 801293c:	68db      	ldr	r3, [r3, #12]
 801293e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8012940:	693b      	ldr	r3, [r7, #16]
 8012942:	2b00      	cmp	r3, #0
 8012944:	d10a      	bne.n	801295c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8012946:	f04f 0350 	mov.w	r3, #80	; 0x50
 801294a:	f383 8811 	msr	BASEPRI, r3
 801294e:	f3bf 8f6f 	isb	sy
 8012952:	f3bf 8f4f 	dsb	sy
 8012956:	60fb      	str	r3, [r7, #12]
}
 8012958:	bf00      	nop
 801295a:	e7fe      	b.n	801295a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 801295c:	693b      	ldr	r3, [r7, #16]
 801295e:	3318      	adds	r3, #24
 8012960:	4618      	mov	r0, r3
 8012962:	f7fe fdc3 	bl	80114ec <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012966:	4b1e      	ldr	r3, [pc, #120]	; (80129e0 <xTaskRemoveFromEventList+0xb0>)
 8012968:	681b      	ldr	r3, [r3, #0]
 801296a:	2b00      	cmp	r3, #0
 801296c:	d11d      	bne.n	80129aa <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 801296e:	693b      	ldr	r3, [r7, #16]
 8012970:	3304      	adds	r3, #4
 8012972:	4618      	mov	r0, r3
 8012974:	f7fe fdba 	bl	80114ec <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8012978:	693b      	ldr	r3, [r7, #16]
 801297a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801297c:	4b19      	ldr	r3, [pc, #100]	; (80129e4 <xTaskRemoveFromEventList+0xb4>)
 801297e:	681b      	ldr	r3, [r3, #0]
 8012980:	429a      	cmp	r2, r3
 8012982:	d903      	bls.n	801298c <xTaskRemoveFromEventList+0x5c>
 8012984:	693b      	ldr	r3, [r7, #16]
 8012986:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012988:	4a16      	ldr	r2, [pc, #88]	; (80129e4 <xTaskRemoveFromEventList+0xb4>)
 801298a:	6013      	str	r3, [r2, #0]
 801298c:	693b      	ldr	r3, [r7, #16]
 801298e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012990:	4613      	mov	r3, r2
 8012992:	009b      	lsls	r3, r3, #2
 8012994:	4413      	add	r3, r2
 8012996:	009b      	lsls	r3, r3, #2
 8012998:	4a13      	ldr	r2, [pc, #76]	; (80129e8 <xTaskRemoveFromEventList+0xb8>)
 801299a:	441a      	add	r2, r3
 801299c:	693b      	ldr	r3, [r7, #16]
 801299e:	3304      	adds	r3, #4
 80129a0:	4619      	mov	r1, r3
 80129a2:	4610      	mov	r0, r2
 80129a4:	f7fe fd45 	bl	8011432 <vListInsertEnd>
 80129a8:	e005      	b.n	80129b6 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80129aa:	693b      	ldr	r3, [r7, #16]
 80129ac:	3318      	adds	r3, #24
 80129ae:	4619      	mov	r1, r3
 80129b0:	480e      	ldr	r0, [pc, #56]	; (80129ec <xTaskRemoveFromEventList+0xbc>)
 80129b2:	f7fe fd3e 	bl	8011432 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80129b6:	693b      	ldr	r3, [r7, #16]
 80129b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80129ba:	4b0d      	ldr	r3, [pc, #52]	; (80129f0 <xTaskRemoveFromEventList+0xc0>)
 80129bc:	681b      	ldr	r3, [r3, #0]
 80129be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80129c0:	429a      	cmp	r2, r3
 80129c2:	d905      	bls.n	80129d0 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80129c4:	2301      	movs	r3, #1
 80129c6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80129c8:	4b0a      	ldr	r3, [pc, #40]	; (80129f4 <xTaskRemoveFromEventList+0xc4>)
 80129ca:	2201      	movs	r2, #1
 80129cc:	601a      	str	r2, [r3, #0]
 80129ce:	e001      	b.n	80129d4 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80129d0:	2300      	movs	r3, #0
 80129d2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80129d4:	697b      	ldr	r3, [r7, #20]
}
 80129d6:	4618      	mov	r0, r3
 80129d8:	3718      	adds	r7, #24
 80129da:	46bd      	mov	sp, r7
 80129dc:	bd80      	pop	{r7, pc}
 80129de:	bf00      	nop
 80129e0:	20001774 	.word	0x20001774
 80129e4:	20001754 	.word	0x20001754
 80129e8:	2000127c 	.word	0x2000127c
 80129ec:	2000170c 	.word	0x2000170c
 80129f0:	20001278 	.word	0x20001278
 80129f4:	20001760 	.word	0x20001760

080129f8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80129f8:	b480      	push	{r7}
 80129fa:	b083      	sub	sp, #12
 80129fc:	af00      	add	r7, sp, #0
 80129fe:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8012a00:	4b06      	ldr	r3, [pc, #24]	; (8012a1c <vTaskInternalSetTimeOutState+0x24>)
 8012a02:	681a      	ldr	r2, [r3, #0]
 8012a04:	687b      	ldr	r3, [r7, #4]
 8012a06:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8012a08:	4b05      	ldr	r3, [pc, #20]	; (8012a20 <vTaskInternalSetTimeOutState+0x28>)
 8012a0a:	681a      	ldr	r2, [r3, #0]
 8012a0c:	687b      	ldr	r3, [r7, #4]
 8012a0e:	605a      	str	r2, [r3, #4]
}
 8012a10:	bf00      	nop
 8012a12:	370c      	adds	r7, #12
 8012a14:	46bd      	mov	sp, r7
 8012a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a1a:	4770      	bx	lr
 8012a1c:	20001764 	.word	0x20001764
 8012a20:	20001750 	.word	0x20001750

08012a24 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8012a24:	b580      	push	{r7, lr}
 8012a26:	b088      	sub	sp, #32
 8012a28:	af00      	add	r7, sp, #0
 8012a2a:	6078      	str	r0, [r7, #4]
 8012a2c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8012a2e:	687b      	ldr	r3, [r7, #4]
 8012a30:	2b00      	cmp	r3, #0
 8012a32:	d10a      	bne.n	8012a4a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8012a34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012a38:	f383 8811 	msr	BASEPRI, r3
 8012a3c:	f3bf 8f6f 	isb	sy
 8012a40:	f3bf 8f4f 	dsb	sy
 8012a44:	613b      	str	r3, [r7, #16]
}
 8012a46:	bf00      	nop
 8012a48:	e7fe      	b.n	8012a48 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8012a4a:	683b      	ldr	r3, [r7, #0]
 8012a4c:	2b00      	cmp	r3, #0
 8012a4e:	d10a      	bne.n	8012a66 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8012a50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012a54:	f383 8811 	msr	BASEPRI, r3
 8012a58:	f3bf 8f6f 	isb	sy
 8012a5c:	f3bf 8f4f 	dsb	sy
 8012a60:	60fb      	str	r3, [r7, #12]
}
 8012a62:	bf00      	nop
 8012a64:	e7fe      	b.n	8012a64 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8012a66:	f000 ffe5 	bl	8013a34 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8012a6a:	4b1d      	ldr	r3, [pc, #116]	; (8012ae0 <xTaskCheckForTimeOut+0xbc>)
 8012a6c:	681b      	ldr	r3, [r3, #0]
 8012a6e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8012a70:	687b      	ldr	r3, [r7, #4]
 8012a72:	685b      	ldr	r3, [r3, #4]
 8012a74:	69ba      	ldr	r2, [r7, #24]
 8012a76:	1ad3      	subs	r3, r2, r3
 8012a78:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8012a7a:	683b      	ldr	r3, [r7, #0]
 8012a7c:	681b      	ldr	r3, [r3, #0]
 8012a7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012a82:	d102      	bne.n	8012a8a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8012a84:	2300      	movs	r3, #0
 8012a86:	61fb      	str	r3, [r7, #28]
 8012a88:	e023      	b.n	8012ad2 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8012a8a:	687b      	ldr	r3, [r7, #4]
 8012a8c:	681a      	ldr	r2, [r3, #0]
 8012a8e:	4b15      	ldr	r3, [pc, #84]	; (8012ae4 <xTaskCheckForTimeOut+0xc0>)
 8012a90:	681b      	ldr	r3, [r3, #0]
 8012a92:	429a      	cmp	r2, r3
 8012a94:	d007      	beq.n	8012aa6 <xTaskCheckForTimeOut+0x82>
 8012a96:	687b      	ldr	r3, [r7, #4]
 8012a98:	685b      	ldr	r3, [r3, #4]
 8012a9a:	69ba      	ldr	r2, [r7, #24]
 8012a9c:	429a      	cmp	r2, r3
 8012a9e:	d302      	bcc.n	8012aa6 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8012aa0:	2301      	movs	r3, #1
 8012aa2:	61fb      	str	r3, [r7, #28]
 8012aa4:	e015      	b.n	8012ad2 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8012aa6:	683b      	ldr	r3, [r7, #0]
 8012aa8:	681b      	ldr	r3, [r3, #0]
 8012aaa:	697a      	ldr	r2, [r7, #20]
 8012aac:	429a      	cmp	r2, r3
 8012aae:	d20b      	bcs.n	8012ac8 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8012ab0:	683b      	ldr	r3, [r7, #0]
 8012ab2:	681a      	ldr	r2, [r3, #0]
 8012ab4:	697b      	ldr	r3, [r7, #20]
 8012ab6:	1ad2      	subs	r2, r2, r3
 8012ab8:	683b      	ldr	r3, [r7, #0]
 8012aba:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8012abc:	6878      	ldr	r0, [r7, #4]
 8012abe:	f7ff ff9b 	bl	80129f8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8012ac2:	2300      	movs	r3, #0
 8012ac4:	61fb      	str	r3, [r7, #28]
 8012ac6:	e004      	b.n	8012ad2 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8012ac8:	683b      	ldr	r3, [r7, #0]
 8012aca:	2200      	movs	r2, #0
 8012acc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8012ace:	2301      	movs	r3, #1
 8012ad0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8012ad2:	f000 ffdf 	bl	8013a94 <vPortExitCritical>

	return xReturn;
 8012ad6:	69fb      	ldr	r3, [r7, #28]
}
 8012ad8:	4618      	mov	r0, r3
 8012ada:	3720      	adds	r7, #32
 8012adc:	46bd      	mov	sp, r7
 8012ade:	bd80      	pop	{r7, pc}
 8012ae0:	20001750 	.word	0x20001750
 8012ae4:	20001764 	.word	0x20001764

08012ae8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8012ae8:	b480      	push	{r7}
 8012aea:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8012aec:	4b03      	ldr	r3, [pc, #12]	; (8012afc <vTaskMissedYield+0x14>)
 8012aee:	2201      	movs	r2, #1
 8012af0:	601a      	str	r2, [r3, #0]
}
 8012af2:	bf00      	nop
 8012af4:	46bd      	mov	sp, r7
 8012af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012afa:	4770      	bx	lr
 8012afc:	20001760 	.word	0x20001760

08012b00 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8012b00:	b580      	push	{r7, lr}
 8012b02:	b082      	sub	sp, #8
 8012b04:	af00      	add	r7, sp, #0
 8012b06:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8012b08:	f000 f852 	bl	8012bb0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8012b0c:	4b06      	ldr	r3, [pc, #24]	; (8012b28 <prvIdleTask+0x28>)
 8012b0e:	681b      	ldr	r3, [r3, #0]
 8012b10:	2b01      	cmp	r3, #1
 8012b12:	d9f9      	bls.n	8012b08 <prvIdleTask+0x8>
			{
				taskYIELD();
 8012b14:	4b05      	ldr	r3, [pc, #20]	; (8012b2c <prvIdleTask+0x2c>)
 8012b16:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012b1a:	601a      	str	r2, [r3, #0]
 8012b1c:	f3bf 8f4f 	dsb	sy
 8012b20:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8012b24:	e7f0      	b.n	8012b08 <prvIdleTask+0x8>
 8012b26:	bf00      	nop
 8012b28:	2000127c 	.word	0x2000127c
 8012b2c:	e000ed04 	.word	0xe000ed04

08012b30 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8012b30:	b580      	push	{r7, lr}
 8012b32:	b082      	sub	sp, #8
 8012b34:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8012b36:	2300      	movs	r3, #0
 8012b38:	607b      	str	r3, [r7, #4]
 8012b3a:	e00c      	b.n	8012b56 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8012b3c:	687a      	ldr	r2, [r7, #4]
 8012b3e:	4613      	mov	r3, r2
 8012b40:	009b      	lsls	r3, r3, #2
 8012b42:	4413      	add	r3, r2
 8012b44:	009b      	lsls	r3, r3, #2
 8012b46:	4a12      	ldr	r2, [pc, #72]	; (8012b90 <prvInitialiseTaskLists+0x60>)
 8012b48:	4413      	add	r3, r2
 8012b4a:	4618      	mov	r0, r3
 8012b4c:	f7fe fc44 	bl	80113d8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8012b50:	687b      	ldr	r3, [r7, #4]
 8012b52:	3301      	adds	r3, #1
 8012b54:	607b      	str	r3, [r7, #4]
 8012b56:	687b      	ldr	r3, [r7, #4]
 8012b58:	2b37      	cmp	r3, #55	; 0x37
 8012b5a:	d9ef      	bls.n	8012b3c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8012b5c:	480d      	ldr	r0, [pc, #52]	; (8012b94 <prvInitialiseTaskLists+0x64>)
 8012b5e:	f7fe fc3b 	bl	80113d8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8012b62:	480d      	ldr	r0, [pc, #52]	; (8012b98 <prvInitialiseTaskLists+0x68>)
 8012b64:	f7fe fc38 	bl	80113d8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8012b68:	480c      	ldr	r0, [pc, #48]	; (8012b9c <prvInitialiseTaskLists+0x6c>)
 8012b6a:	f7fe fc35 	bl	80113d8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8012b6e:	480c      	ldr	r0, [pc, #48]	; (8012ba0 <prvInitialiseTaskLists+0x70>)
 8012b70:	f7fe fc32 	bl	80113d8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8012b74:	480b      	ldr	r0, [pc, #44]	; (8012ba4 <prvInitialiseTaskLists+0x74>)
 8012b76:	f7fe fc2f 	bl	80113d8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8012b7a:	4b0b      	ldr	r3, [pc, #44]	; (8012ba8 <prvInitialiseTaskLists+0x78>)
 8012b7c:	4a05      	ldr	r2, [pc, #20]	; (8012b94 <prvInitialiseTaskLists+0x64>)
 8012b7e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8012b80:	4b0a      	ldr	r3, [pc, #40]	; (8012bac <prvInitialiseTaskLists+0x7c>)
 8012b82:	4a05      	ldr	r2, [pc, #20]	; (8012b98 <prvInitialiseTaskLists+0x68>)
 8012b84:	601a      	str	r2, [r3, #0]
}
 8012b86:	bf00      	nop
 8012b88:	3708      	adds	r7, #8
 8012b8a:	46bd      	mov	sp, r7
 8012b8c:	bd80      	pop	{r7, pc}
 8012b8e:	bf00      	nop
 8012b90:	2000127c 	.word	0x2000127c
 8012b94:	200016dc 	.word	0x200016dc
 8012b98:	200016f0 	.word	0x200016f0
 8012b9c:	2000170c 	.word	0x2000170c
 8012ba0:	20001720 	.word	0x20001720
 8012ba4:	20001738 	.word	0x20001738
 8012ba8:	20001704 	.word	0x20001704
 8012bac:	20001708 	.word	0x20001708

08012bb0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8012bb0:	b580      	push	{r7, lr}
 8012bb2:	b082      	sub	sp, #8
 8012bb4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8012bb6:	e019      	b.n	8012bec <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8012bb8:	f000 ff3c 	bl	8013a34 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012bbc:	4b10      	ldr	r3, [pc, #64]	; (8012c00 <prvCheckTasksWaitingTermination+0x50>)
 8012bbe:	68db      	ldr	r3, [r3, #12]
 8012bc0:	68db      	ldr	r3, [r3, #12]
 8012bc2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012bc4:	687b      	ldr	r3, [r7, #4]
 8012bc6:	3304      	adds	r3, #4
 8012bc8:	4618      	mov	r0, r3
 8012bca:	f7fe fc8f 	bl	80114ec <uxListRemove>
				--uxCurrentNumberOfTasks;
 8012bce:	4b0d      	ldr	r3, [pc, #52]	; (8012c04 <prvCheckTasksWaitingTermination+0x54>)
 8012bd0:	681b      	ldr	r3, [r3, #0]
 8012bd2:	3b01      	subs	r3, #1
 8012bd4:	4a0b      	ldr	r2, [pc, #44]	; (8012c04 <prvCheckTasksWaitingTermination+0x54>)
 8012bd6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8012bd8:	4b0b      	ldr	r3, [pc, #44]	; (8012c08 <prvCheckTasksWaitingTermination+0x58>)
 8012bda:	681b      	ldr	r3, [r3, #0]
 8012bdc:	3b01      	subs	r3, #1
 8012bde:	4a0a      	ldr	r2, [pc, #40]	; (8012c08 <prvCheckTasksWaitingTermination+0x58>)
 8012be0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8012be2:	f000 ff57 	bl	8013a94 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8012be6:	6878      	ldr	r0, [r7, #4]
 8012be8:	f000 f810 	bl	8012c0c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8012bec:	4b06      	ldr	r3, [pc, #24]	; (8012c08 <prvCheckTasksWaitingTermination+0x58>)
 8012bee:	681b      	ldr	r3, [r3, #0]
 8012bf0:	2b00      	cmp	r3, #0
 8012bf2:	d1e1      	bne.n	8012bb8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8012bf4:	bf00      	nop
 8012bf6:	bf00      	nop
 8012bf8:	3708      	adds	r7, #8
 8012bfa:	46bd      	mov	sp, r7
 8012bfc:	bd80      	pop	{r7, pc}
 8012bfe:	bf00      	nop
 8012c00:	20001720 	.word	0x20001720
 8012c04:	2000174c 	.word	0x2000174c
 8012c08:	20001734 	.word	0x20001734

08012c0c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8012c0c:	b580      	push	{r7, lr}
 8012c0e:	b084      	sub	sp, #16
 8012c10:	af00      	add	r7, sp, #0
 8012c12:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8012c14:	687b      	ldr	r3, [r7, #4]
 8012c16:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8012c1a:	2b00      	cmp	r3, #0
 8012c1c:	d108      	bne.n	8012c30 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8012c1e:	687b      	ldr	r3, [r7, #4]
 8012c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012c22:	4618      	mov	r0, r3
 8012c24:	f001 f8f4 	bl	8013e10 <vPortFree>
				vPortFree( pxTCB );
 8012c28:	6878      	ldr	r0, [r7, #4]
 8012c2a:	f001 f8f1 	bl	8013e10 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8012c2e:	e018      	b.n	8012c62 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8012c30:	687b      	ldr	r3, [r7, #4]
 8012c32:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8012c36:	2b01      	cmp	r3, #1
 8012c38:	d103      	bne.n	8012c42 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8012c3a:	6878      	ldr	r0, [r7, #4]
 8012c3c:	f001 f8e8 	bl	8013e10 <vPortFree>
	}
 8012c40:	e00f      	b.n	8012c62 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8012c42:	687b      	ldr	r3, [r7, #4]
 8012c44:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8012c48:	2b02      	cmp	r3, #2
 8012c4a:	d00a      	beq.n	8012c62 <prvDeleteTCB+0x56>
	__asm volatile
 8012c4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012c50:	f383 8811 	msr	BASEPRI, r3
 8012c54:	f3bf 8f6f 	isb	sy
 8012c58:	f3bf 8f4f 	dsb	sy
 8012c5c:	60fb      	str	r3, [r7, #12]
}
 8012c5e:	bf00      	nop
 8012c60:	e7fe      	b.n	8012c60 <prvDeleteTCB+0x54>
	}
 8012c62:	bf00      	nop
 8012c64:	3710      	adds	r7, #16
 8012c66:	46bd      	mov	sp, r7
 8012c68:	bd80      	pop	{r7, pc}
	...

08012c6c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8012c6c:	b480      	push	{r7}
 8012c6e:	b083      	sub	sp, #12
 8012c70:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012c72:	4b0c      	ldr	r3, [pc, #48]	; (8012ca4 <prvResetNextTaskUnblockTime+0x38>)
 8012c74:	681b      	ldr	r3, [r3, #0]
 8012c76:	681b      	ldr	r3, [r3, #0]
 8012c78:	2b00      	cmp	r3, #0
 8012c7a:	d104      	bne.n	8012c86 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8012c7c:	4b0a      	ldr	r3, [pc, #40]	; (8012ca8 <prvResetNextTaskUnblockTime+0x3c>)
 8012c7e:	f04f 32ff 	mov.w	r2, #4294967295
 8012c82:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8012c84:	e008      	b.n	8012c98 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012c86:	4b07      	ldr	r3, [pc, #28]	; (8012ca4 <prvResetNextTaskUnblockTime+0x38>)
 8012c88:	681b      	ldr	r3, [r3, #0]
 8012c8a:	68db      	ldr	r3, [r3, #12]
 8012c8c:	68db      	ldr	r3, [r3, #12]
 8012c8e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8012c90:	687b      	ldr	r3, [r7, #4]
 8012c92:	685b      	ldr	r3, [r3, #4]
 8012c94:	4a04      	ldr	r2, [pc, #16]	; (8012ca8 <prvResetNextTaskUnblockTime+0x3c>)
 8012c96:	6013      	str	r3, [r2, #0]
}
 8012c98:	bf00      	nop
 8012c9a:	370c      	adds	r7, #12
 8012c9c:	46bd      	mov	sp, r7
 8012c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ca2:	4770      	bx	lr
 8012ca4:	20001704 	.word	0x20001704
 8012ca8:	2000176c 	.word	0x2000176c

08012cac <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8012cac:	b480      	push	{r7}
 8012cae:	b083      	sub	sp, #12
 8012cb0:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8012cb2:	4b05      	ldr	r3, [pc, #20]	; (8012cc8 <xTaskGetCurrentTaskHandle+0x1c>)
 8012cb4:	681b      	ldr	r3, [r3, #0]
 8012cb6:	607b      	str	r3, [r7, #4]

		return xReturn;
 8012cb8:	687b      	ldr	r3, [r7, #4]
	}
 8012cba:	4618      	mov	r0, r3
 8012cbc:	370c      	adds	r7, #12
 8012cbe:	46bd      	mov	sp, r7
 8012cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cc4:	4770      	bx	lr
 8012cc6:	bf00      	nop
 8012cc8:	20001278 	.word	0x20001278

08012ccc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8012ccc:	b480      	push	{r7}
 8012cce:	b083      	sub	sp, #12
 8012cd0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8012cd2:	4b0b      	ldr	r3, [pc, #44]	; (8012d00 <xTaskGetSchedulerState+0x34>)
 8012cd4:	681b      	ldr	r3, [r3, #0]
 8012cd6:	2b00      	cmp	r3, #0
 8012cd8:	d102      	bne.n	8012ce0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8012cda:	2301      	movs	r3, #1
 8012cdc:	607b      	str	r3, [r7, #4]
 8012cde:	e008      	b.n	8012cf2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012ce0:	4b08      	ldr	r3, [pc, #32]	; (8012d04 <xTaskGetSchedulerState+0x38>)
 8012ce2:	681b      	ldr	r3, [r3, #0]
 8012ce4:	2b00      	cmp	r3, #0
 8012ce6:	d102      	bne.n	8012cee <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8012ce8:	2302      	movs	r3, #2
 8012cea:	607b      	str	r3, [r7, #4]
 8012cec:	e001      	b.n	8012cf2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8012cee:	2300      	movs	r3, #0
 8012cf0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8012cf2:	687b      	ldr	r3, [r7, #4]
	}
 8012cf4:	4618      	mov	r0, r3
 8012cf6:	370c      	adds	r7, #12
 8012cf8:	46bd      	mov	sp, r7
 8012cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cfe:	4770      	bx	lr
 8012d00:	20001758 	.word	0x20001758
 8012d04:	20001774 	.word	0x20001774

08012d08 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8012d08:	b580      	push	{r7, lr}
 8012d0a:	b086      	sub	sp, #24
 8012d0c:	af00      	add	r7, sp, #0
 8012d0e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8012d10:	687b      	ldr	r3, [r7, #4]
 8012d12:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8012d14:	2300      	movs	r3, #0
 8012d16:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8012d18:	687b      	ldr	r3, [r7, #4]
 8012d1a:	2b00      	cmp	r3, #0
 8012d1c:	d056      	beq.n	8012dcc <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8012d1e:	4b2e      	ldr	r3, [pc, #184]	; (8012dd8 <xTaskPriorityDisinherit+0xd0>)
 8012d20:	681b      	ldr	r3, [r3, #0]
 8012d22:	693a      	ldr	r2, [r7, #16]
 8012d24:	429a      	cmp	r2, r3
 8012d26:	d00a      	beq.n	8012d3e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8012d28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012d2c:	f383 8811 	msr	BASEPRI, r3
 8012d30:	f3bf 8f6f 	isb	sy
 8012d34:	f3bf 8f4f 	dsb	sy
 8012d38:	60fb      	str	r3, [r7, #12]
}
 8012d3a:	bf00      	nop
 8012d3c:	e7fe      	b.n	8012d3c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8012d3e:	693b      	ldr	r3, [r7, #16]
 8012d40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8012d42:	2b00      	cmp	r3, #0
 8012d44:	d10a      	bne.n	8012d5c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8012d46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012d4a:	f383 8811 	msr	BASEPRI, r3
 8012d4e:	f3bf 8f6f 	isb	sy
 8012d52:	f3bf 8f4f 	dsb	sy
 8012d56:	60bb      	str	r3, [r7, #8]
}
 8012d58:	bf00      	nop
 8012d5a:	e7fe      	b.n	8012d5a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8012d5c:	693b      	ldr	r3, [r7, #16]
 8012d5e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8012d60:	1e5a      	subs	r2, r3, #1
 8012d62:	693b      	ldr	r3, [r7, #16]
 8012d64:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8012d66:	693b      	ldr	r3, [r7, #16]
 8012d68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012d6a:	693b      	ldr	r3, [r7, #16]
 8012d6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8012d6e:	429a      	cmp	r2, r3
 8012d70:	d02c      	beq.n	8012dcc <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8012d72:	693b      	ldr	r3, [r7, #16]
 8012d74:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8012d76:	2b00      	cmp	r3, #0
 8012d78:	d128      	bne.n	8012dcc <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012d7a:	693b      	ldr	r3, [r7, #16]
 8012d7c:	3304      	adds	r3, #4
 8012d7e:	4618      	mov	r0, r3
 8012d80:	f7fe fbb4 	bl	80114ec <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8012d84:	693b      	ldr	r3, [r7, #16]
 8012d86:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8012d88:	693b      	ldr	r3, [r7, #16]
 8012d8a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012d8c:	693b      	ldr	r3, [r7, #16]
 8012d8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012d90:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8012d94:	693b      	ldr	r3, [r7, #16]
 8012d96:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8012d98:	693b      	ldr	r3, [r7, #16]
 8012d9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012d9c:	4b0f      	ldr	r3, [pc, #60]	; (8012ddc <xTaskPriorityDisinherit+0xd4>)
 8012d9e:	681b      	ldr	r3, [r3, #0]
 8012da0:	429a      	cmp	r2, r3
 8012da2:	d903      	bls.n	8012dac <xTaskPriorityDisinherit+0xa4>
 8012da4:	693b      	ldr	r3, [r7, #16]
 8012da6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012da8:	4a0c      	ldr	r2, [pc, #48]	; (8012ddc <xTaskPriorityDisinherit+0xd4>)
 8012daa:	6013      	str	r3, [r2, #0]
 8012dac:	693b      	ldr	r3, [r7, #16]
 8012dae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012db0:	4613      	mov	r3, r2
 8012db2:	009b      	lsls	r3, r3, #2
 8012db4:	4413      	add	r3, r2
 8012db6:	009b      	lsls	r3, r3, #2
 8012db8:	4a09      	ldr	r2, [pc, #36]	; (8012de0 <xTaskPriorityDisinherit+0xd8>)
 8012dba:	441a      	add	r2, r3
 8012dbc:	693b      	ldr	r3, [r7, #16]
 8012dbe:	3304      	adds	r3, #4
 8012dc0:	4619      	mov	r1, r3
 8012dc2:	4610      	mov	r0, r2
 8012dc4:	f7fe fb35 	bl	8011432 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8012dc8:	2301      	movs	r3, #1
 8012dca:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8012dcc:	697b      	ldr	r3, [r7, #20]
	}
 8012dce:	4618      	mov	r0, r3
 8012dd0:	3718      	adds	r7, #24
 8012dd2:	46bd      	mov	sp, r7
 8012dd4:	bd80      	pop	{r7, pc}
 8012dd6:	bf00      	nop
 8012dd8:	20001278 	.word	0x20001278
 8012ddc:	20001754 	.word	0x20001754
 8012de0:	2000127c 	.word	0x2000127c

08012de4 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8012de4:	b580      	push	{r7, lr}
 8012de6:	b084      	sub	sp, #16
 8012de8:	af00      	add	r7, sp, #0
 8012dea:	6078      	str	r0, [r7, #4]
 8012dec:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 8012dee:	f000 fe21 	bl	8013a34 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8012df2:	4b1e      	ldr	r3, [pc, #120]	; (8012e6c <ulTaskNotifyTake+0x88>)
 8012df4:	681b      	ldr	r3, [r3, #0]
 8012df6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012df8:	2b00      	cmp	r3, #0
 8012dfa:	d113      	bne.n	8012e24 <ulTaskNotifyTake+0x40>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8012dfc:	4b1b      	ldr	r3, [pc, #108]	; (8012e6c <ulTaskNotifyTake+0x88>)
 8012dfe:	681b      	ldr	r3, [r3, #0]
 8012e00:	2201      	movs	r2, #1
 8012e02:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
 8012e06:	683b      	ldr	r3, [r7, #0]
 8012e08:	2b00      	cmp	r3, #0
 8012e0a:	d00b      	beq.n	8012e24 <ulTaskNotifyTake+0x40>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8012e0c:	2101      	movs	r1, #1
 8012e0e:	6838      	ldr	r0, [r7, #0]
 8012e10:	f000 f8e8 	bl	8012fe4 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8012e14:	4b16      	ldr	r3, [pc, #88]	; (8012e70 <ulTaskNotifyTake+0x8c>)
 8012e16:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012e1a:	601a      	str	r2, [r3, #0]
 8012e1c:	f3bf 8f4f 	dsb	sy
 8012e20:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8012e24:	f000 fe36 	bl	8013a94 <vPortExitCritical>

		taskENTER_CRITICAL();
 8012e28:	f000 fe04 	bl	8013a34 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8012e2c:	4b0f      	ldr	r3, [pc, #60]	; (8012e6c <ulTaskNotifyTake+0x88>)
 8012e2e:	681b      	ldr	r3, [r3, #0]
 8012e30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012e32:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 8012e34:	68fb      	ldr	r3, [r7, #12]
 8012e36:	2b00      	cmp	r3, #0
 8012e38:	d00c      	beq.n	8012e54 <ulTaskNotifyTake+0x70>
			{
				if( xClearCountOnExit != pdFALSE )
 8012e3a:	687b      	ldr	r3, [r7, #4]
 8012e3c:	2b00      	cmp	r3, #0
 8012e3e:	d004      	beq.n	8012e4a <ulTaskNotifyTake+0x66>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8012e40:	4b0a      	ldr	r3, [pc, #40]	; (8012e6c <ulTaskNotifyTake+0x88>)
 8012e42:	681b      	ldr	r3, [r3, #0]
 8012e44:	2200      	movs	r2, #0
 8012e46:	655a      	str	r2, [r3, #84]	; 0x54
 8012e48:	e004      	b.n	8012e54 <ulTaskNotifyTake+0x70>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 8012e4a:	4b08      	ldr	r3, [pc, #32]	; (8012e6c <ulTaskNotifyTake+0x88>)
 8012e4c:	681b      	ldr	r3, [r3, #0]
 8012e4e:	68fa      	ldr	r2, [r7, #12]
 8012e50:	3a01      	subs	r2, #1
 8012e52:	655a      	str	r2, [r3, #84]	; 0x54
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8012e54:	4b05      	ldr	r3, [pc, #20]	; (8012e6c <ulTaskNotifyTake+0x88>)
 8012e56:	681b      	ldr	r3, [r3, #0]
 8012e58:	2200      	movs	r2, #0
 8012e5a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		}
		taskEXIT_CRITICAL();
 8012e5e:	f000 fe19 	bl	8013a94 <vPortExitCritical>

		return ulReturn;
 8012e62:	68fb      	ldr	r3, [r7, #12]
	}
 8012e64:	4618      	mov	r0, r3
 8012e66:	3710      	adds	r7, #16
 8012e68:	46bd      	mov	sp, r7
 8012e6a:	bd80      	pop	{r7, pc}
 8012e6c:	20001278 	.word	0x20001278
 8012e70:	e000ed04 	.word	0xe000ed04

08012e74 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8012e74:	b580      	push	{r7, lr}
 8012e76:	b08a      	sub	sp, #40	; 0x28
 8012e78:	af00      	add	r7, sp, #0
 8012e7a:	60f8      	str	r0, [r7, #12]
 8012e7c:	60b9      	str	r1, [r7, #8]
 8012e7e:	603b      	str	r3, [r7, #0]
 8012e80:	4613      	mov	r3, r2
 8012e82:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8012e84:	2301      	movs	r3, #1
 8012e86:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8012e88:	68fb      	ldr	r3, [r7, #12]
 8012e8a:	2b00      	cmp	r3, #0
 8012e8c:	d10a      	bne.n	8012ea4 <xTaskGenericNotify+0x30>
	__asm volatile
 8012e8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012e92:	f383 8811 	msr	BASEPRI, r3
 8012e96:	f3bf 8f6f 	isb	sy
 8012e9a:	f3bf 8f4f 	dsb	sy
 8012e9e:	61bb      	str	r3, [r7, #24]
}
 8012ea0:	bf00      	nop
 8012ea2:	e7fe      	b.n	8012ea2 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 8012ea4:	68fb      	ldr	r3, [r7, #12]
 8012ea6:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8012ea8:	f000 fdc4 	bl	8013a34 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8012eac:	683b      	ldr	r3, [r7, #0]
 8012eae:	2b00      	cmp	r3, #0
 8012eb0:	d003      	beq.n	8012eba <xTaskGenericNotify+0x46>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8012eb2:	6a3b      	ldr	r3, [r7, #32]
 8012eb4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8012eb6:	683b      	ldr	r3, [r7, #0]
 8012eb8:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8012eba:	6a3b      	ldr	r3, [r7, #32]
 8012ebc:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8012ec0:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8012ec2:	6a3b      	ldr	r3, [r7, #32]
 8012ec4:	2202      	movs	r2, #2
 8012ec6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			switch( eAction )
 8012eca:	79fb      	ldrb	r3, [r7, #7]
 8012ecc:	2b04      	cmp	r3, #4
 8012ece:	d828      	bhi.n	8012f22 <xTaskGenericNotify+0xae>
 8012ed0:	a201      	add	r2, pc, #4	; (adr r2, 8012ed8 <xTaskGenericNotify+0x64>)
 8012ed2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012ed6:	bf00      	nop
 8012ed8:	08012f43 	.word	0x08012f43
 8012edc:	08012eed 	.word	0x08012eed
 8012ee0:	08012efb 	.word	0x08012efb
 8012ee4:	08012f07 	.word	0x08012f07
 8012ee8:	08012f0f 	.word	0x08012f0f
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8012eec:	6a3b      	ldr	r3, [r7, #32]
 8012eee:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8012ef0:	68bb      	ldr	r3, [r7, #8]
 8012ef2:	431a      	orrs	r2, r3
 8012ef4:	6a3b      	ldr	r3, [r7, #32]
 8012ef6:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 8012ef8:	e026      	b.n	8012f48 <xTaskGenericNotify+0xd4>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8012efa:	6a3b      	ldr	r3, [r7, #32]
 8012efc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012efe:	1c5a      	adds	r2, r3, #1
 8012f00:	6a3b      	ldr	r3, [r7, #32]
 8012f02:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 8012f04:	e020      	b.n	8012f48 <xTaskGenericNotify+0xd4>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8012f06:	6a3b      	ldr	r3, [r7, #32]
 8012f08:	68ba      	ldr	r2, [r7, #8]
 8012f0a:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 8012f0c:	e01c      	b.n	8012f48 <xTaskGenericNotify+0xd4>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8012f0e:	7ffb      	ldrb	r3, [r7, #31]
 8012f10:	2b02      	cmp	r3, #2
 8012f12:	d003      	beq.n	8012f1c <xTaskGenericNotify+0xa8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8012f14:	6a3b      	ldr	r3, [r7, #32]
 8012f16:	68ba      	ldr	r2, [r7, #8]
 8012f18:	655a      	str	r2, [r3, #84]	; 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8012f1a:	e015      	b.n	8012f48 <xTaskGenericNotify+0xd4>
						xReturn = pdFAIL;
 8012f1c:	2300      	movs	r3, #0
 8012f1e:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 8012f20:	e012      	b.n	8012f48 <xTaskGenericNotify+0xd4>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8012f22:	6a3b      	ldr	r3, [r7, #32]
 8012f24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012f26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012f2a:	d00c      	beq.n	8012f46 <xTaskGenericNotify+0xd2>
	__asm volatile
 8012f2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012f30:	f383 8811 	msr	BASEPRI, r3
 8012f34:	f3bf 8f6f 	isb	sy
 8012f38:	f3bf 8f4f 	dsb	sy
 8012f3c:	617b      	str	r3, [r7, #20]
}
 8012f3e:	bf00      	nop
 8012f40:	e7fe      	b.n	8012f40 <xTaskGenericNotify+0xcc>
					break;
 8012f42:	bf00      	nop
 8012f44:	e000      	b.n	8012f48 <xTaskGenericNotify+0xd4>

					break;
 8012f46:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8012f48:	7ffb      	ldrb	r3, [r7, #31]
 8012f4a:	2b01      	cmp	r3, #1
 8012f4c:	d13a      	bne.n	8012fc4 <xTaskGenericNotify+0x150>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012f4e:	6a3b      	ldr	r3, [r7, #32]
 8012f50:	3304      	adds	r3, #4
 8012f52:	4618      	mov	r0, r3
 8012f54:	f7fe faca 	bl	80114ec <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8012f58:	6a3b      	ldr	r3, [r7, #32]
 8012f5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012f5c:	4b1d      	ldr	r3, [pc, #116]	; (8012fd4 <xTaskGenericNotify+0x160>)
 8012f5e:	681b      	ldr	r3, [r3, #0]
 8012f60:	429a      	cmp	r2, r3
 8012f62:	d903      	bls.n	8012f6c <xTaskGenericNotify+0xf8>
 8012f64:	6a3b      	ldr	r3, [r7, #32]
 8012f66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012f68:	4a1a      	ldr	r2, [pc, #104]	; (8012fd4 <xTaskGenericNotify+0x160>)
 8012f6a:	6013      	str	r3, [r2, #0]
 8012f6c:	6a3b      	ldr	r3, [r7, #32]
 8012f6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012f70:	4613      	mov	r3, r2
 8012f72:	009b      	lsls	r3, r3, #2
 8012f74:	4413      	add	r3, r2
 8012f76:	009b      	lsls	r3, r3, #2
 8012f78:	4a17      	ldr	r2, [pc, #92]	; (8012fd8 <xTaskGenericNotify+0x164>)
 8012f7a:	441a      	add	r2, r3
 8012f7c:	6a3b      	ldr	r3, [r7, #32]
 8012f7e:	3304      	adds	r3, #4
 8012f80:	4619      	mov	r1, r3
 8012f82:	4610      	mov	r0, r2
 8012f84:	f7fe fa55 	bl	8011432 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8012f88:	6a3b      	ldr	r3, [r7, #32]
 8012f8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012f8c:	2b00      	cmp	r3, #0
 8012f8e:	d00a      	beq.n	8012fa6 <xTaskGenericNotify+0x132>
	__asm volatile
 8012f90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012f94:	f383 8811 	msr	BASEPRI, r3
 8012f98:	f3bf 8f6f 	isb	sy
 8012f9c:	f3bf 8f4f 	dsb	sy
 8012fa0:	613b      	str	r3, [r7, #16]
}
 8012fa2:	bf00      	nop
 8012fa4:	e7fe      	b.n	8012fa4 <xTaskGenericNotify+0x130>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8012fa6:	6a3b      	ldr	r3, [r7, #32]
 8012fa8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012faa:	4b0c      	ldr	r3, [pc, #48]	; (8012fdc <xTaskGenericNotify+0x168>)
 8012fac:	681b      	ldr	r3, [r3, #0]
 8012fae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012fb0:	429a      	cmp	r2, r3
 8012fb2:	d907      	bls.n	8012fc4 <xTaskGenericNotify+0x150>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8012fb4:	4b0a      	ldr	r3, [pc, #40]	; (8012fe0 <xTaskGenericNotify+0x16c>)
 8012fb6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012fba:	601a      	str	r2, [r3, #0]
 8012fbc:	f3bf 8f4f 	dsb	sy
 8012fc0:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8012fc4:	f000 fd66 	bl	8013a94 <vPortExitCritical>

		return xReturn;
 8012fc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8012fca:	4618      	mov	r0, r3
 8012fcc:	3728      	adds	r7, #40	; 0x28
 8012fce:	46bd      	mov	sp, r7
 8012fd0:	bd80      	pop	{r7, pc}
 8012fd2:	bf00      	nop
 8012fd4:	20001754 	.word	0x20001754
 8012fd8:	2000127c 	.word	0x2000127c
 8012fdc:	20001278 	.word	0x20001278
 8012fe0:	e000ed04 	.word	0xe000ed04

08012fe4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8012fe4:	b580      	push	{r7, lr}
 8012fe6:	b084      	sub	sp, #16
 8012fe8:	af00      	add	r7, sp, #0
 8012fea:	6078      	str	r0, [r7, #4]
 8012fec:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8012fee:	4b21      	ldr	r3, [pc, #132]	; (8013074 <prvAddCurrentTaskToDelayedList+0x90>)
 8012ff0:	681b      	ldr	r3, [r3, #0]
 8012ff2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012ff4:	4b20      	ldr	r3, [pc, #128]	; (8013078 <prvAddCurrentTaskToDelayedList+0x94>)
 8012ff6:	681b      	ldr	r3, [r3, #0]
 8012ff8:	3304      	adds	r3, #4
 8012ffa:	4618      	mov	r0, r3
 8012ffc:	f7fe fa76 	bl	80114ec <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8013000:	687b      	ldr	r3, [r7, #4]
 8013002:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013006:	d10a      	bne.n	801301e <prvAddCurrentTaskToDelayedList+0x3a>
 8013008:	683b      	ldr	r3, [r7, #0]
 801300a:	2b00      	cmp	r3, #0
 801300c:	d007      	beq.n	801301e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801300e:	4b1a      	ldr	r3, [pc, #104]	; (8013078 <prvAddCurrentTaskToDelayedList+0x94>)
 8013010:	681b      	ldr	r3, [r3, #0]
 8013012:	3304      	adds	r3, #4
 8013014:	4619      	mov	r1, r3
 8013016:	4819      	ldr	r0, [pc, #100]	; (801307c <prvAddCurrentTaskToDelayedList+0x98>)
 8013018:	f7fe fa0b 	bl	8011432 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 801301c:	e026      	b.n	801306c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 801301e:	68fa      	ldr	r2, [r7, #12]
 8013020:	687b      	ldr	r3, [r7, #4]
 8013022:	4413      	add	r3, r2
 8013024:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8013026:	4b14      	ldr	r3, [pc, #80]	; (8013078 <prvAddCurrentTaskToDelayedList+0x94>)
 8013028:	681b      	ldr	r3, [r3, #0]
 801302a:	68ba      	ldr	r2, [r7, #8]
 801302c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 801302e:	68ba      	ldr	r2, [r7, #8]
 8013030:	68fb      	ldr	r3, [r7, #12]
 8013032:	429a      	cmp	r2, r3
 8013034:	d209      	bcs.n	801304a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013036:	4b12      	ldr	r3, [pc, #72]	; (8013080 <prvAddCurrentTaskToDelayedList+0x9c>)
 8013038:	681a      	ldr	r2, [r3, #0]
 801303a:	4b0f      	ldr	r3, [pc, #60]	; (8013078 <prvAddCurrentTaskToDelayedList+0x94>)
 801303c:	681b      	ldr	r3, [r3, #0]
 801303e:	3304      	adds	r3, #4
 8013040:	4619      	mov	r1, r3
 8013042:	4610      	mov	r0, r2
 8013044:	f7fe fa19 	bl	801147a <vListInsert>
}
 8013048:	e010      	b.n	801306c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801304a:	4b0e      	ldr	r3, [pc, #56]	; (8013084 <prvAddCurrentTaskToDelayedList+0xa0>)
 801304c:	681a      	ldr	r2, [r3, #0]
 801304e:	4b0a      	ldr	r3, [pc, #40]	; (8013078 <prvAddCurrentTaskToDelayedList+0x94>)
 8013050:	681b      	ldr	r3, [r3, #0]
 8013052:	3304      	adds	r3, #4
 8013054:	4619      	mov	r1, r3
 8013056:	4610      	mov	r0, r2
 8013058:	f7fe fa0f 	bl	801147a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 801305c:	4b0a      	ldr	r3, [pc, #40]	; (8013088 <prvAddCurrentTaskToDelayedList+0xa4>)
 801305e:	681b      	ldr	r3, [r3, #0]
 8013060:	68ba      	ldr	r2, [r7, #8]
 8013062:	429a      	cmp	r2, r3
 8013064:	d202      	bcs.n	801306c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8013066:	4a08      	ldr	r2, [pc, #32]	; (8013088 <prvAddCurrentTaskToDelayedList+0xa4>)
 8013068:	68bb      	ldr	r3, [r7, #8]
 801306a:	6013      	str	r3, [r2, #0]
}
 801306c:	bf00      	nop
 801306e:	3710      	adds	r7, #16
 8013070:	46bd      	mov	sp, r7
 8013072:	bd80      	pop	{r7, pc}
 8013074:	20001750 	.word	0x20001750
 8013078:	20001278 	.word	0x20001278
 801307c:	20001738 	.word	0x20001738
 8013080:	20001708 	.word	0x20001708
 8013084:	20001704 	.word	0x20001704
 8013088:	2000176c 	.word	0x2000176c

0801308c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 801308c:	b580      	push	{r7, lr}
 801308e:	b08a      	sub	sp, #40	; 0x28
 8013090:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8013092:	2300      	movs	r3, #0
 8013094:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8013096:	f000 fb63 	bl	8013760 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 801309a:	4b1c      	ldr	r3, [pc, #112]	; (801310c <xTimerCreateTimerTask+0x80>)
 801309c:	681b      	ldr	r3, [r3, #0]
 801309e:	2b00      	cmp	r3, #0
 80130a0:	d021      	beq.n	80130e6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80130a2:	2300      	movs	r3, #0
 80130a4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80130a6:	2300      	movs	r3, #0
 80130a8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80130aa:	1d3a      	adds	r2, r7, #4
 80130ac:	f107 0108 	add.w	r1, r7, #8
 80130b0:	f107 030c 	add.w	r3, r7, #12
 80130b4:	4618      	mov	r0, r3
 80130b6:	f7fe f975 	bl	80113a4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80130ba:	6879      	ldr	r1, [r7, #4]
 80130bc:	68bb      	ldr	r3, [r7, #8]
 80130be:	68fa      	ldr	r2, [r7, #12]
 80130c0:	9202      	str	r2, [sp, #8]
 80130c2:	9301      	str	r3, [sp, #4]
 80130c4:	2302      	movs	r3, #2
 80130c6:	9300      	str	r3, [sp, #0]
 80130c8:	2300      	movs	r3, #0
 80130ca:	460a      	mov	r2, r1
 80130cc:	4910      	ldr	r1, [pc, #64]	; (8013110 <xTimerCreateTimerTask+0x84>)
 80130ce:	4811      	ldr	r0, [pc, #68]	; (8013114 <xTimerCreateTimerTask+0x88>)
 80130d0:	f7fe ff5c 	bl	8011f8c <xTaskCreateStatic>
 80130d4:	4603      	mov	r3, r0
 80130d6:	4a10      	ldr	r2, [pc, #64]	; (8013118 <xTimerCreateTimerTask+0x8c>)
 80130d8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80130da:	4b0f      	ldr	r3, [pc, #60]	; (8013118 <xTimerCreateTimerTask+0x8c>)
 80130dc:	681b      	ldr	r3, [r3, #0]
 80130de:	2b00      	cmp	r3, #0
 80130e0:	d001      	beq.n	80130e6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80130e2:	2301      	movs	r3, #1
 80130e4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80130e6:	697b      	ldr	r3, [r7, #20]
 80130e8:	2b00      	cmp	r3, #0
 80130ea:	d10a      	bne.n	8013102 <xTimerCreateTimerTask+0x76>
	__asm volatile
 80130ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80130f0:	f383 8811 	msr	BASEPRI, r3
 80130f4:	f3bf 8f6f 	isb	sy
 80130f8:	f3bf 8f4f 	dsb	sy
 80130fc:	613b      	str	r3, [r7, #16]
}
 80130fe:	bf00      	nop
 8013100:	e7fe      	b.n	8013100 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8013102:	697b      	ldr	r3, [r7, #20]
}
 8013104:	4618      	mov	r0, r3
 8013106:	3718      	adds	r7, #24
 8013108:	46bd      	mov	sp, r7
 801310a:	bd80      	pop	{r7, pc}
 801310c:	200017a8 	.word	0x200017a8
 8013110:	0801d17c 	.word	0x0801d17c
 8013114:	08013309 	.word	0x08013309
 8013118:	200017ac 	.word	0x200017ac

0801311c <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 801311c:	b580      	push	{r7, lr}
 801311e:	b088      	sub	sp, #32
 8013120:	af02      	add	r7, sp, #8
 8013122:	60f8      	str	r0, [r7, #12]
 8013124:	60b9      	str	r1, [r7, #8]
 8013126:	607a      	str	r2, [r7, #4]
 8013128:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 801312a:	202c      	movs	r0, #44	; 0x2c
 801312c:	f000 fda4 	bl	8013c78 <pvPortMalloc>
 8013130:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8013132:	697b      	ldr	r3, [r7, #20]
 8013134:	2b00      	cmp	r3, #0
 8013136:	d00d      	beq.n	8013154 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 8013138:	697b      	ldr	r3, [r7, #20]
 801313a:	2200      	movs	r2, #0
 801313c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8013140:	697b      	ldr	r3, [r7, #20]
 8013142:	9301      	str	r3, [sp, #4]
 8013144:	6a3b      	ldr	r3, [r7, #32]
 8013146:	9300      	str	r3, [sp, #0]
 8013148:	683b      	ldr	r3, [r7, #0]
 801314a:	687a      	ldr	r2, [r7, #4]
 801314c:	68b9      	ldr	r1, [r7, #8]
 801314e:	68f8      	ldr	r0, [r7, #12]
 8013150:	f000 f805 	bl	801315e <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8013154:	697b      	ldr	r3, [r7, #20]
	}
 8013156:	4618      	mov	r0, r3
 8013158:	3718      	adds	r7, #24
 801315a:	46bd      	mov	sp, r7
 801315c:	bd80      	pop	{r7, pc}

0801315e <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 801315e:	b580      	push	{r7, lr}
 8013160:	b086      	sub	sp, #24
 8013162:	af00      	add	r7, sp, #0
 8013164:	60f8      	str	r0, [r7, #12]
 8013166:	60b9      	str	r1, [r7, #8]
 8013168:	607a      	str	r2, [r7, #4]
 801316a:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 801316c:	68bb      	ldr	r3, [r7, #8]
 801316e:	2b00      	cmp	r3, #0
 8013170:	d10a      	bne.n	8013188 <prvInitialiseNewTimer+0x2a>
	__asm volatile
 8013172:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013176:	f383 8811 	msr	BASEPRI, r3
 801317a:	f3bf 8f6f 	isb	sy
 801317e:	f3bf 8f4f 	dsb	sy
 8013182:	617b      	str	r3, [r7, #20]
}
 8013184:	bf00      	nop
 8013186:	e7fe      	b.n	8013186 <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 8013188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801318a:	2b00      	cmp	r3, #0
 801318c:	d01e      	beq.n	80131cc <prvInitialiseNewTimer+0x6e>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 801318e:	f000 fae7 	bl	8013760 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8013192:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013194:	68fa      	ldr	r2, [r7, #12]
 8013196:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8013198:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801319a:	68ba      	ldr	r2, [r7, #8]
 801319c:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 801319e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80131a0:	683a      	ldr	r2, [r7, #0]
 80131a2:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 80131a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80131a6:	6a3a      	ldr	r2, [r7, #32]
 80131a8:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 80131aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80131ac:	3304      	adds	r3, #4
 80131ae:	4618      	mov	r0, r3
 80131b0:	f7fe f932 	bl	8011418 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 80131b4:	687b      	ldr	r3, [r7, #4]
 80131b6:	2b00      	cmp	r3, #0
 80131b8:	d008      	beq.n	80131cc <prvInitialiseNewTimer+0x6e>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 80131ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80131bc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80131c0:	f043 0304 	orr.w	r3, r3, #4
 80131c4:	b2da      	uxtb	r2, r3
 80131c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80131c8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 80131cc:	bf00      	nop
 80131ce:	3718      	adds	r7, #24
 80131d0:	46bd      	mov	sp, r7
 80131d2:	bd80      	pop	{r7, pc}

080131d4 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80131d4:	b580      	push	{r7, lr}
 80131d6:	b08a      	sub	sp, #40	; 0x28
 80131d8:	af00      	add	r7, sp, #0
 80131da:	60f8      	str	r0, [r7, #12]
 80131dc:	60b9      	str	r1, [r7, #8]
 80131de:	607a      	str	r2, [r7, #4]
 80131e0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80131e2:	2300      	movs	r3, #0
 80131e4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80131e6:	68fb      	ldr	r3, [r7, #12]
 80131e8:	2b00      	cmp	r3, #0
 80131ea:	d10a      	bne.n	8013202 <xTimerGenericCommand+0x2e>
	__asm volatile
 80131ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80131f0:	f383 8811 	msr	BASEPRI, r3
 80131f4:	f3bf 8f6f 	isb	sy
 80131f8:	f3bf 8f4f 	dsb	sy
 80131fc:	623b      	str	r3, [r7, #32]
}
 80131fe:	bf00      	nop
 8013200:	e7fe      	b.n	8013200 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8013202:	4b1a      	ldr	r3, [pc, #104]	; (801326c <xTimerGenericCommand+0x98>)
 8013204:	681b      	ldr	r3, [r3, #0]
 8013206:	2b00      	cmp	r3, #0
 8013208:	d02a      	beq.n	8013260 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 801320a:	68bb      	ldr	r3, [r7, #8]
 801320c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 801320e:	687b      	ldr	r3, [r7, #4]
 8013210:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8013212:	68fb      	ldr	r3, [r7, #12]
 8013214:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8013216:	68bb      	ldr	r3, [r7, #8]
 8013218:	2b05      	cmp	r3, #5
 801321a:	dc18      	bgt.n	801324e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 801321c:	f7ff fd56 	bl	8012ccc <xTaskGetSchedulerState>
 8013220:	4603      	mov	r3, r0
 8013222:	2b02      	cmp	r3, #2
 8013224:	d109      	bne.n	801323a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8013226:	4b11      	ldr	r3, [pc, #68]	; (801326c <xTimerGenericCommand+0x98>)
 8013228:	6818      	ldr	r0, [r3, #0]
 801322a:	f107 0110 	add.w	r1, r7, #16
 801322e:	2300      	movs	r3, #0
 8013230:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013232:	f7fe fac3 	bl	80117bc <xQueueGenericSend>
 8013236:	6278      	str	r0, [r7, #36]	; 0x24
 8013238:	e012      	b.n	8013260 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 801323a:	4b0c      	ldr	r3, [pc, #48]	; (801326c <xTimerGenericCommand+0x98>)
 801323c:	6818      	ldr	r0, [r3, #0]
 801323e:	f107 0110 	add.w	r1, r7, #16
 8013242:	2300      	movs	r3, #0
 8013244:	2200      	movs	r2, #0
 8013246:	f7fe fab9 	bl	80117bc <xQueueGenericSend>
 801324a:	6278      	str	r0, [r7, #36]	; 0x24
 801324c:	e008      	b.n	8013260 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 801324e:	4b07      	ldr	r3, [pc, #28]	; (801326c <xTimerGenericCommand+0x98>)
 8013250:	6818      	ldr	r0, [r3, #0]
 8013252:	f107 0110 	add.w	r1, r7, #16
 8013256:	2300      	movs	r3, #0
 8013258:	683a      	ldr	r2, [r7, #0]
 801325a:	f7fe fbad 	bl	80119b8 <xQueueGenericSendFromISR>
 801325e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8013260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8013262:	4618      	mov	r0, r3
 8013264:	3728      	adds	r7, #40	; 0x28
 8013266:	46bd      	mov	sp, r7
 8013268:	bd80      	pop	{r7, pc}
 801326a:	bf00      	nop
 801326c:	200017a8 	.word	0x200017a8

08013270 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8013270:	b580      	push	{r7, lr}
 8013272:	b088      	sub	sp, #32
 8013274:	af02      	add	r7, sp, #8
 8013276:	6078      	str	r0, [r7, #4]
 8013278:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801327a:	4b22      	ldr	r3, [pc, #136]	; (8013304 <prvProcessExpiredTimer+0x94>)
 801327c:	681b      	ldr	r3, [r3, #0]
 801327e:	68db      	ldr	r3, [r3, #12]
 8013280:	68db      	ldr	r3, [r3, #12]
 8013282:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8013284:	697b      	ldr	r3, [r7, #20]
 8013286:	3304      	adds	r3, #4
 8013288:	4618      	mov	r0, r3
 801328a:	f7fe f92f 	bl	80114ec <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801328e:	697b      	ldr	r3, [r7, #20]
 8013290:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013294:	f003 0304 	and.w	r3, r3, #4
 8013298:	2b00      	cmp	r3, #0
 801329a:	d022      	beq.n	80132e2 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 801329c:	697b      	ldr	r3, [r7, #20]
 801329e:	699a      	ldr	r2, [r3, #24]
 80132a0:	687b      	ldr	r3, [r7, #4]
 80132a2:	18d1      	adds	r1, r2, r3
 80132a4:	687b      	ldr	r3, [r7, #4]
 80132a6:	683a      	ldr	r2, [r7, #0]
 80132a8:	6978      	ldr	r0, [r7, #20]
 80132aa:	f000 f8d1 	bl	8013450 <prvInsertTimerInActiveList>
 80132ae:	4603      	mov	r3, r0
 80132b0:	2b00      	cmp	r3, #0
 80132b2:	d01f      	beq.n	80132f4 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80132b4:	2300      	movs	r3, #0
 80132b6:	9300      	str	r3, [sp, #0]
 80132b8:	2300      	movs	r3, #0
 80132ba:	687a      	ldr	r2, [r7, #4]
 80132bc:	2100      	movs	r1, #0
 80132be:	6978      	ldr	r0, [r7, #20]
 80132c0:	f7ff ff88 	bl	80131d4 <xTimerGenericCommand>
 80132c4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80132c6:	693b      	ldr	r3, [r7, #16]
 80132c8:	2b00      	cmp	r3, #0
 80132ca:	d113      	bne.n	80132f4 <prvProcessExpiredTimer+0x84>
	__asm volatile
 80132cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80132d0:	f383 8811 	msr	BASEPRI, r3
 80132d4:	f3bf 8f6f 	isb	sy
 80132d8:	f3bf 8f4f 	dsb	sy
 80132dc:	60fb      	str	r3, [r7, #12]
}
 80132de:	bf00      	nop
 80132e0:	e7fe      	b.n	80132e0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80132e2:	697b      	ldr	r3, [r7, #20]
 80132e4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80132e8:	f023 0301 	bic.w	r3, r3, #1
 80132ec:	b2da      	uxtb	r2, r3
 80132ee:	697b      	ldr	r3, [r7, #20]
 80132f0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80132f4:	697b      	ldr	r3, [r7, #20]
 80132f6:	6a1b      	ldr	r3, [r3, #32]
 80132f8:	6978      	ldr	r0, [r7, #20]
 80132fa:	4798      	blx	r3
}
 80132fc:	bf00      	nop
 80132fe:	3718      	adds	r7, #24
 8013300:	46bd      	mov	sp, r7
 8013302:	bd80      	pop	{r7, pc}
 8013304:	200017a0 	.word	0x200017a0

08013308 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8013308:	b580      	push	{r7, lr}
 801330a:	b084      	sub	sp, #16
 801330c:	af00      	add	r7, sp, #0
 801330e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8013310:	f107 0308 	add.w	r3, r7, #8
 8013314:	4618      	mov	r0, r3
 8013316:	f000 f857 	bl	80133c8 <prvGetNextExpireTime>
 801331a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 801331c:	68bb      	ldr	r3, [r7, #8]
 801331e:	4619      	mov	r1, r3
 8013320:	68f8      	ldr	r0, [r7, #12]
 8013322:	f000 f803 	bl	801332c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8013326:	f000 f8d5 	bl	80134d4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 801332a:	e7f1      	b.n	8013310 <prvTimerTask+0x8>

0801332c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 801332c:	b580      	push	{r7, lr}
 801332e:	b084      	sub	sp, #16
 8013330:	af00      	add	r7, sp, #0
 8013332:	6078      	str	r0, [r7, #4]
 8013334:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8013336:	f7ff f8d7 	bl	80124e8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 801333a:	f107 0308 	add.w	r3, r7, #8
 801333e:	4618      	mov	r0, r3
 8013340:	f000 f866 	bl	8013410 <prvSampleTimeNow>
 8013344:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8013346:	68bb      	ldr	r3, [r7, #8]
 8013348:	2b00      	cmp	r3, #0
 801334a:	d130      	bne.n	80133ae <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 801334c:	683b      	ldr	r3, [r7, #0]
 801334e:	2b00      	cmp	r3, #0
 8013350:	d10a      	bne.n	8013368 <prvProcessTimerOrBlockTask+0x3c>
 8013352:	687a      	ldr	r2, [r7, #4]
 8013354:	68fb      	ldr	r3, [r7, #12]
 8013356:	429a      	cmp	r2, r3
 8013358:	d806      	bhi.n	8013368 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 801335a:	f7ff f8d3 	bl	8012504 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 801335e:	68f9      	ldr	r1, [r7, #12]
 8013360:	6878      	ldr	r0, [r7, #4]
 8013362:	f7ff ff85 	bl	8013270 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8013366:	e024      	b.n	80133b2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8013368:	683b      	ldr	r3, [r7, #0]
 801336a:	2b00      	cmp	r3, #0
 801336c:	d008      	beq.n	8013380 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 801336e:	4b13      	ldr	r3, [pc, #76]	; (80133bc <prvProcessTimerOrBlockTask+0x90>)
 8013370:	681b      	ldr	r3, [r3, #0]
 8013372:	681b      	ldr	r3, [r3, #0]
 8013374:	2b00      	cmp	r3, #0
 8013376:	d101      	bne.n	801337c <prvProcessTimerOrBlockTask+0x50>
 8013378:	2301      	movs	r3, #1
 801337a:	e000      	b.n	801337e <prvProcessTimerOrBlockTask+0x52>
 801337c:	2300      	movs	r3, #0
 801337e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8013380:	4b0f      	ldr	r3, [pc, #60]	; (80133c0 <prvProcessTimerOrBlockTask+0x94>)
 8013382:	6818      	ldr	r0, [r3, #0]
 8013384:	687a      	ldr	r2, [r7, #4]
 8013386:	68fb      	ldr	r3, [r7, #12]
 8013388:	1ad3      	subs	r3, r2, r3
 801338a:	683a      	ldr	r2, [r7, #0]
 801338c:	4619      	mov	r1, r3
 801338e:	f7fe fdc9 	bl	8011f24 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8013392:	f7ff f8b7 	bl	8012504 <xTaskResumeAll>
 8013396:	4603      	mov	r3, r0
 8013398:	2b00      	cmp	r3, #0
 801339a:	d10a      	bne.n	80133b2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 801339c:	4b09      	ldr	r3, [pc, #36]	; (80133c4 <prvProcessTimerOrBlockTask+0x98>)
 801339e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80133a2:	601a      	str	r2, [r3, #0]
 80133a4:	f3bf 8f4f 	dsb	sy
 80133a8:	f3bf 8f6f 	isb	sy
}
 80133ac:	e001      	b.n	80133b2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80133ae:	f7ff f8a9 	bl	8012504 <xTaskResumeAll>
}
 80133b2:	bf00      	nop
 80133b4:	3710      	adds	r7, #16
 80133b6:	46bd      	mov	sp, r7
 80133b8:	bd80      	pop	{r7, pc}
 80133ba:	bf00      	nop
 80133bc:	200017a4 	.word	0x200017a4
 80133c0:	200017a8 	.word	0x200017a8
 80133c4:	e000ed04 	.word	0xe000ed04

080133c8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80133c8:	b480      	push	{r7}
 80133ca:	b085      	sub	sp, #20
 80133cc:	af00      	add	r7, sp, #0
 80133ce:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80133d0:	4b0e      	ldr	r3, [pc, #56]	; (801340c <prvGetNextExpireTime+0x44>)
 80133d2:	681b      	ldr	r3, [r3, #0]
 80133d4:	681b      	ldr	r3, [r3, #0]
 80133d6:	2b00      	cmp	r3, #0
 80133d8:	d101      	bne.n	80133de <prvGetNextExpireTime+0x16>
 80133da:	2201      	movs	r2, #1
 80133dc:	e000      	b.n	80133e0 <prvGetNextExpireTime+0x18>
 80133de:	2200      	movs	r2, #0
 80133e0:	687b      	ldr	r3, [r7, #4]
 80133e2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80133e4:	687b      	ldr	r3, [r7, #4]
 80133e6:	681b      	ldr	r3, [r3, #0]
 80133e8:	2b00      	cmp	r3, #0
 80133ea:	d105      	bne.n	80133f8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80133ec:	4b07      	ldr	r3, [pc, #28]	; (801340c <prvGetNextExpireTime+0x44>)
 80133ee:	681b      	ldr	r3, [r3, #0]
 80133f0:	68db      	ldr	r3, [r3, #12]
 80133f2:	681b      	ldr	r3, [r3, #0]
 80133f4:	60fb      	str	r3, [r7, #12]
 80133f6:	e001      	b.n	80133fc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80133f8:	2300      	movs	r3, #0
 80133fa:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80133fc:	68fb      	ldr	r3, [r7, #12]
}
 80133fe:	4618      	mov	r0, r3
 8013400:	3714      	adds	r7, #20
 8013402:	46bd      	mov	sp, r7
 8013404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013408:	4770      	bx	lr
 801340a:	bf00      	nop
 801340c:	200017a0 	.word	0x200017a0

08013410 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8013410:	b580      	push	{r7, lr}
 8013412:	b084      	sub	sp, #16
 8013414:	af00      	add	r7, sp, #0
 8013416:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8013418:	f7ff f912 	bl	8012640 <xTaskGetTickCount>
 801341c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 801341e:	4b0b      	ldr	r3, [pc, #44]	; (801344c <prvSampleTimeNow+0x3c>)
 8013420:	681b      	ldr	r3, [r3, #0]
 8013422:	68fa      	ldr	r2, [r7, #12]
 8013424:	429a      	cmp	r2, r3
 8013426:	d205      	bcs.n	8013434 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8013428:	f000 f936 	bl	8013698 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 801342c:	687b      	ldr	r3, [r7, #4]
 801342e:	2201      	movs	r2, #1
 8013430:	601a      	str	r2, [r3, #0]
 8013432:	e002      	b.n	801343a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8013434:	687b      	ldr	r3, [r7, #4]
 8013436:	2200      	movs	r2, #0
 8013438:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 801343a:	4a04      	ldr	r2, [pc, #16]	; (801344c <prvSampleTimeNow+0x3c>)
 801343c:	68fb      	ldr	r3, [r7, #12]
 801343e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8013440:	68fb      	ldr	r3, [r7, #12]
}
 8013442:	4618      	mov	r0, r3
 8013444:	3710      	adds	r7, #16
 8013446:	46bd      	mov	sp, r7
 8013448:	bd80      	pop	{r7, pc}
 801344a:	bf00      	nop
 801344c:	200017b0 	.word	0x200017b0

08013450 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8013450:	b580      	push	{r7, lr}
 8013452:	b086      	sub	sp, #24
 8013454:	af00      	add	r7, sp, #0
 8013456:	60f8      	str	r0, [r7, #12]
 8013458:	60b9      	str	r1, [r7, #8]
 801345a:	607a      	str	r2, [r7, #4]
 801345c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 801345e:	2300      	movs	r3, #0
 8013460:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8013462:	68fb      	ldr	r3, [r7, #12]
 8013464:	68ba      	ldr	r2, [r7, #8]
 8013466:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8013468:	68fb      	ldr	r3, [r7, #12]
 801346a:	68fa      	ldr	r2, [r7, #12]
 801346c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 801346e:	68ba      	ldr	r2, [r7, #8]
 8013470:	687b      	ldr	r3, [r7, #4]
 8013472:	429a      	cmp	r2, r3
 8013474:	d812      	bhi.n	801349c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013476:	687a      	ldr	r2, [r7, #4]
 8013478:	683b      	ldr	r3, [r7, #0]
 801347a:	1ad2      	subs	r2, r2, r3
 801347c:	68fb      	ldr	r3, [r7, #12]
 801347e:	699b      	ldr	r3, [r3, #24]
 8013480:	429a      	cmp	r2, r3
 8013482:	d302      	bcc.n	801348a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8013484:	2301      	movs	r3, #1
 8013486:	617b      	str	r3, [r7, #20]
 8013488:	e01b      	b.n	80134c2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 801348a:	4b10      	ldr	r3, [pc, #64]	; (80134cc <prvInsertTimerInActiveList+0x7c>)
 801348c:	681a      	ldr	r2, [r3, #0]
 801348e:	68fb      	ldr	r3, [r7, #12]
 8013490:	3304      	adds	r3, #4
 8013492:	4619      	mov	r1, r3
 8013494:	4610      	mov	r0, r2
 8013496:	f7fd fff0 	bl	801147a <vListInsert>
 801349a:	e012      	b.n	80134c2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 801349c:	687a      	ldr	r2, [r7, #4]
 801349e:	683b      	ldr	r3, [r7, #0]
 80134a0:	429a      	cmp	r2, r3
 80134a2:	d206      	bcs.n	80134b2 <prvInsertTimerInActiveList+0x62>
 80134a4:	68ba      	ldr	r2, [r7, #8]
 80134a6:	683b      	ldr	r3, [r7, #0]
 80134a8:	429a      	cmp	r2, r3
 80134aa:	d302      	bcc.n	80134b2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80134ac:	2301      	movs	r3, #1
 80134ae:	617b      	str	r3, [r7, #20]
 80134b0:	e007      	b.n	80134c2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80134b2:	4b07      	ldr	r3, [pc, #28]	; (80134d0 <prvInsertTimerInActiveList+0x80>)
 80134b4:	681a      	ldr	r2, [r3, #0]
 80134b6:	68fb      	ldr	r3, [r7, #12]
 80134b8:	3304      	adds	r3, #4
 80134ba:	4619      	mov	r1, r3
 80134bc:	4610      	mov	r0, r2
 80134be:	f7fd ffdc 	bl	801147a <vListInsert>
		}
	}

	return xProcessTimerNow;
 80134c2:	697b      	ldr	r3, [r7, #20]
}
 80134c4:	4618      	mov	r0, r3
 80134c6:	3718      	adds	r7, #24
 80134c8:	46bd      	mov	sp, r7
 80134ca:	bd80      	pop	{r7, pc}
 80134cc:	200017a4 	.word	0x200017a4
 80134d0:	200017a0 	.word	0x200017a0

080134d4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80134d4:	b580      	push	{r7, lr}
 80134d6:	b08e      	sub	sp, #56	; 0x38
 80134d8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80134da:	e0ca      	b.n	8013672 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80134dc:	687b      	ldr	r3, [r7, #4]
 80134de:	2b00      	cmp	r3, #0
 80134e0:	da18      	bge.n	8013514 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80134e2:	1d3b      	adds	r3, r7, #4
 80134e4:	3304      	adds	r3, #4
 80134e6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80134e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80134ea:	2b00      	cmp	r3, #0
 80134ec:	d10a      	bne.n	8013504 <prvProcessReceivedCommands+0x30>
	__asm volatile
 80134ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80134f2:	f383 8811 	msr	BASEPRI, r3
 80134f6:	f3bf 8f6f 	isb	sy
 80134fa:	f3bf 8f4f 	dsb	sy
 80134fe:	61fb      	str	r3, [r7, #28]
}
 8013500:	bf00      	nop
 8013502:	e7fe      	b.n	8013502 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8013504:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013506:	681b      	ldr	r3, [r3, #0]
 8013508:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801350a:	6850      	ldr	r0, [r2, #4]
 801350c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801350e:	6892      	ldr	r2, [r2, #8]
 8013510:	4611      	mov	r1, r2
 8013512:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8013514:	687b      	ldr	r3, [r7, #4]
 8013516:	2b00      	cmp	r3, #0
 8013518:	f2c0 80aa 	blt.w	8013670 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 801351c:	68fb      	ldr	r3, [r7, #12]
 801351e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8013520:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013522:	695b      	ldr	r3, [r3, #20]
 8013524:	2b00      	cmp	r3, #0
 8013526:	d004      	beq.n	8013532 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8013528:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801352a:	3304      	adds	r3, #4
 801352c:	4618      	mov	r0, r3
 801352e:	f7fd ffdd 	bl	80114ec <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8013532:	463b      	mov	r3, r7
 8013534:	4618      	mov	r0, r3
 8013536:	f7ff ff6b 	bl	8013410 <prvSampleTimeNow>
 801353a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 801353c:	687b      	ldr	r3, [r7, #4]
 801353e:	2b09      	cmp	r3, #9
 8013540:	f200 8097 	bhi.w	8013672 <prvProcessReceivedCommands+0x19e>
 8013544:	a201      	add	r2, pc, #4	; (adr r2, 801354c <prvProcessReceivedCommands+0x78>)
 8013546:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801354a:	bf00      	nop
 801354c:	08013575 	.word	0x08013575
 8013550:	08013575 	.word	0x08013575
 8013554:	08013575 	.word	0x08013575
 8013558:	080135e9 	.word	0x080135e9
 801355c:	080135fd 	.word	0x080135fd
 8013560:	08013647 	.word	0x08013647
 8013564:	08013575 	.word	0x08013575
 8013568:	08013575 	.word	0x08013575
 801356c:	080135e9 	.word	0x080135e9
 8013570:	080135fd 	.word	0x080135fd
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8013574:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013576:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801357a:	f043 0301 	orr.w	r3, r3, #1
 801357e:	b2da      	uxtb	r2, r3
 8013580:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013582:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8013586:	68ba      	ldr	r2, [r7, #8]
 8013588:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801358a:	699b      	ldr	r3, [r3, #24]
 801358c:	18d1      	adds	r1, r2, r3
 801358e:	68bb      	ldr	r3, [r7, #8]
 8013590:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013592:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013594:	f7ff ff5c 	bl	8013450 <prvInsertTimerInActiveList>
 8013598:	4603      	mov	r3, r0
 801359a:	2b00      	cmp	r3, #0
 801359c:	d069      	beq.n	8013672 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801359e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80135a0:	6a1b      	ldr	r3, [r3, #32]
 80135a2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80135a4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80135a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80135a8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80135ac:	f003 0304 	and.w	r3, r3, #4
 80135b0:	2b00      	cmp	r3, #0
 80135b2:	d05e      	beq.n	8013672 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80135b4:	68ba      	ldr	r2, [r7, #8]
 80135b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80135b8:	699b      	ldr	r3, [r3, #24]
 80135ba:	441a      	add	r2, r3
 80135bc:	2300      	movs	r3, #0
 80135be:	9300      	str	r3, [sp, #0]
 80135c0:	2300      	movs	r3, #0
 80135c2:	2100      	movs	r1, #0
 80135c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80135c6:	f7ff fe05 	bl	80131d4 <xTimerGenericCommand>
 80135ca:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80135cc:	6a3b      	ldr	r3, [r7, #32]
 80135ce:	2b00      	cmp	r3, #0
 80135d0:	d14f      	bne.n	8013672 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 80135d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80135d6:	f383 8811 	msr	BASEPRI, r3
 80135da:	f3bf 8f6f 	isb	sy
 80135de:	f3bf 8f4f 	dsb	sy
 80135e2:	61bb      	str	r3, [r7, #24]
}
 80135e4:	bf00      	nop
 80135e6:	e7fe      	b.n	80135e6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80135e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80135ea:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80135ee:	f023 0301 	bic.w	r3, r3, #1
 80135f2:	b2da      	uxtb	r2, r3
 80135f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80135f6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80135fa:	e03a      	b.n	8013672 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80135fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80135fe:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013602:	f043 0301 	orr.w	r3, r3, #1
 8013606:	b2da      	uxtb	r2, r3
 8013608:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801360a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 801360e:	68ba      	ldr	r2, [r7, #8]
 8013610:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013612:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8013614:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013616:	699b      	ldr	r3, [r3, #24]
 8013618:	2b00      	cmp	r3, #0
 801361a:	d10a      	bne.n	8013632 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 801361c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013620:	f383 8811 	msr	BASEPRI, r3
 8013624:	f3bf 8f6f 	isb	sy
 8013628:	f3bf 8f4f 	dsb	sy
 801362c:	617b      	str	r3, [r7, #20]
}
 801362e:	bf00      	nop
 8013630:	e7fe      	b.n	8013630 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8013632:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013634:	699a      	ldr	r2, [r3, #24]
 8013636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013638:	18d1      	adds	r1, r2, r3
 801363a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801363c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801363e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013640:	f7ff ff06 	bl	8013450 <prvInsertTimerInActiveList>
					break;
 8013644:	e015      	b.n	8013672 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8013646:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013648:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801364c:	f003 0302 	and.w	r3, r3, #2
 8013650:	2b00      	cmp	r3, #0
 8013652:	d103      	bne.n	801365c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8013654:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013656:	f000 fbdb 	bl	8013e10 <vPortFree>
 801365a:	e00a      	b.n	8013672 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801365c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801365e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013662:	f023 0301 	bic.w	r3, r3, #1
 8013666:	b2da      	uxtb	r2, r3
 8013668:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801366a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 801366e:	e000      	b.n	8013672 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8013670:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8013672:	4b08      	ldr	r3, [pc, #32]	; (8013694 <prvProcessReceivedCommands+0x1c0>)
 8013674:	681b      	ldr	r3, [r3, #0]
 8013676:	1d39      	adds	r1, r7, #4
 8013678:	2200      	movs	r2, #0
 801367a:	4618      	mov	r0, r3
 801367c:	f7fe fa38 	bl	8011af0 <xQueueReceive>
 8013680:	4603      	mov	r3, r0
 8013682:	2b00      	cmp	r3, #0
 8013684:	f47f af2a 	bne.w	80134dc <prvProcessReceivedCommands+0x8>
	}
}
 8013688:	bf00      	nop
 801368a:	bf00      	nop
 801368c:	3730      	adds	r7, #48	; 0x30
 801368e:	46bd      	mov	sp, r7
 8013690:	bd80      	pop	{r7, pc}
 8013692:	bf00      	nop
 8013694:	200017a8 	.word	0x200017a8

08013698 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8013698:	b580      	push	{r7, lr}
 801369a:	b088      	sub	sp, #32
 801369c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801369e:	e048      	b.n	8013732 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80136a0:	4b2d      	ldr	r3, [pc, #180]	; (8013758 <prvSwitchTimerLists+0xc0>)
 80136a2:	681b      	ldr	r3, [r3, #0]
 80136a4:	68db      	ldr	r3, [r3, #12]
 80136a6:	681b      	ldr	r3, [r3, #0]
 80136a8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80136aa:	4b2b      	ldr	r3, [pc, #172]	; (8013758 <prvSwitchTimerLists+0xc0>)
 80136ac:	681b      	ldr	r3, [r3, #0]
 80136ae:	68db      	ldr	r3, [r3, #12]
 80136b0:	68db      	ldr	r3, [r3, #12]
 80136b2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80136b4:	68fb      	ldr	r3, [r7, #12]
 80136b6:	3304      	adds	r3, #4
 80136b8:	4618      	mov	r0, r3
 80136ba:	f7fd ff17 	bl	80114ec <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80136be:	68fb      	ldr	r3, [r7, #12]
 80136c0:	6a1b      	ldr	r3, [r3, #32]
 80136c2:	68f8      	ldr	r0, [r7, #12]
 80136c4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80136c6:	68fb      	ldr	r3, [r7, #12]
 80136c8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80136cc:	f003 0304 	and.w	r3, r3, #4
 80136d0:	2b00      	cmp	r3, #0
 80136d2:	d02e      	beq.n	8013732 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80136d4:	68fb      	ldr	r3, [r7, #12]
 80136d6:	699b      	ldr	r3, [r3, #24]
 80136d8:	693a      	ldr	r2, [r7, #16]
 80136da:	4413      	add	r3, r2
 80136dc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80136de:	68ba      	ldr	r2, [r7, #8]
 80136e0:	693b      	ldr	r3, [r7, #16]
 80136e2:	429a      	cmp	r2, r3
 80136e4:	d90e      	bls.n	8013704 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80136e6:	68fb      	ldr	r3, [r7, #12]
 80136e8:	68ba      	ldr	r2, [r7, #8]
 80136ea:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80136ec:	68fb      	ldr	r3, [r7, #12]
 80136ee:	68fa      	ldr	r2, [r7, #12]
 80136f0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80136f2:	4b19      	ldr	r3, [pc, #100]	; (8013758 <prvSwitchTimerLists+0xc0>)
 80136f4:	681a      	ldr	r2, [r3, #0]
 80136f6:	68fb      	ldr	r3, [r7, #12]
 80136f8:	3304      	adds	r3, #4
 80136fa:	4619      	mov	r1, r3
 80136fc:	4610      	mov	r0, r2
 80136fe:	f7fd febc 	bl	801147a <vListInsert>
 8013702:	e016      	b.n	8013732 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8013704:	2300      	movs	r3, #0
 8013706:	9300      	str	r3, [sp, #0]
 8013708:	2300      	movs	r3, #0
 801370a:	693a      	ldr	r2, [r7, #16]
 801370c:	2100      	movs	r1, #0
 801370e:	68f8      	ldr	r0, [r7, #12]
 8013710:	f7ff fd60 	bl	80131d4 <xTimerGenericCommand>
 8013714:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8013716:	687b      	ldr	r3, [r7, #4]
 8013718:	2b00      	cmp	r3, #0
 801371a:	d10a      	bne.n	8013732 <prvSwitchTimerLists+0x9a>
	__asm volatile
 801371c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013720:	f383 8811 	msr	BASEPRI, r3
 8013724:	f3bf 8f6f 	isb	sy
 8013728:	f3bf 8f4f 	dsb	sy
 801372c:	603b      	str	r3, [r7, #0]
}
 801372e:	bf00      	nop
 8013730:	e7fe      	b.n	8013730 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8013732:	4b09      	ldr	r3, [pc, #36]	; (8013758 <prvSwitchTimerLists+0xc0>)
 8013734:	681b      	ldr	r3, [r3, #0]
 8013736:	681b      	ldr	r3, [r3, #0]
 8013738:	2b00      	cmp	r3, #0
 801373a:	d1b1      	bne.n	80136a0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 801373c:	4b06      	ldr	r3, [pc, #24]	; (8013758 <prvSwitchTimerLists+0xc0>)
 801373e:	681b      	ldr	r3, [r3, #0]
 8013740:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8013742:	4b06      	ldr	r3, [pc, #24]	; (801375c <prvSwitchTimerLists+0xc4>)
 8013744:	681b      	ldr	r3, [r3, #0]
 8013746:	4a04      	ldr	r2, [pc, #16]	; (8013758 <prvSwitchTimerLists+0xc0>)
 8013748:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 801374a:	4a04      	ldr	r2, [pc, #16]	; (801375c <prvSwitchTimerLists+0xc4>)
 801374c:	697b      	ldr	r3, [r7, #20]
 801374e:	6013      	str	r3, [r2, #0]
}
 8013750:	bf00      	nop
 8013752:	3718      	adds	r7, #24
 8013754:	46bd      	mov	sp, r7
 8013756:	bd80      	pop	{r7, pc}
 8013758:	200017a0 	.word	0x200017a0
 801375c:	200017a4 	.word	0x200017a4

08013760 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8013760:	b580      	push	{r7, lr}
 8013762:	b082      	sub	sp, #8
 8013764:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8013766:	f000 f965 	bl	8013a34 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 801376a:	4b15      	ldr	r3, [pc, #84]	; (80137c0 <prvCheckForValidListAndQueue+0x60>)
 801376c:	681b      	ldr	r3, [r3, #0]
 801376e:	2b00      	cmp	r3, #0
 8013770:	d120      	bne.n	80137b4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8013772:	4814      	ldr	r0, [pc, #80]	; (80137c4 <prvCheckForValidListAndQueue+0x64>)
 8013774:	f7fd fe30 	bl	80113d8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8013778:	4813      	ldr	r0, [pc, #76]	; (80137c8 <prvCheckForValidListAndQueue+0x68>)
 801377a:	f7fd fe2d 	bl	80113d8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 801377e:	4b13      	ldr	r3, [pc, #76]	; (80137cc <prvCheckForValidListAndQueue+0x6c>)
 8013780:	4a10      	ldr	r2, [pc, #64]	; (80137c4 <prvCheckForValidListAndQueue+0x64>)
 8013782:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8013784:	4b12      	ldr	r3, [pc, #72]	; (80137d0 <prvCheckForValidListAndQueue+0x70>)
 8013786:	4a10      	ldr	r2, [pc, #64]	; (80137c8 <prvCheckForValidListAndQueue+0x68>)
 8013788:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 801378a:	2300      	movs	r3, #0
 801378c:	9300      	str	r3, [sp, #0]
 801378e:	4b11      	ldr	r3, [pc, #68]	; (80137d4 <prvCheckForValidListAndQueue+0x74>)
 8013790:	4a11      	ldr	r2, [pc, #68]	; (80137d8 <prvCheckForValidListAndQueue+0x78>)
 8013792:	2110      	movs	r1, #16
 8013794:	200a      	movs	r0, #10
 8013796:	f7fd ff3b 	bl	8011610 <xQueueGenericCreateStatic>
 801379a:	4603      	mov	r3, r0
 801379c:	4a08      	ldr	r2, [pc, #32]	; (80137c0 <prvCheckForValidListAndQueue+0x60>)
 801379e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80137a0:	4b07      	ldr	r3, [pc, #28]	; (80137c0 <prvCheckForValidListAndQueue+0x60>)
 80137a2:	681b      	ldr	r3, [r3, #0]
 80137a4:	2b00      	cmp	r3, #0
 80137a6:	d005      	beq.n	80137b4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80137a8:	4b05      	ldr	r3, [pc, #20]	; (80137c0 <prvCheckForValidListAndQueue+0x60>)
 80137aa:	681b      	ldr	r3, [r3, #0]
 80137ac:	490b      	ldr	r1, [pc, #44]	; (80137dc <prvCheckForValidListAndQueue+0x7c>)
 80137ae:	4618      	mov	r0, r3
 80137b0:	f7fe fb8e 	bl	8011ed0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80137b4:	f000 f96e 	bl	8013a94 <vPortExitCritical>
}
 80137b8:	bf00      	nop
 80137ba:	46bd      	mov	sp, r7
 80137bc:	bd80      	pop	{r7, pc}
 80137be:	bf00      	nop
 80137c0:	200017a8 	.word	0x200017a8
 80137c4:	20001778 	.word	0x20001778
 80137c8:	2000178c 	.word	0x2000178c
 80137cc:	200017a0 	.word	0x200017a0
 80137d0:	200017a4 	.word	0x200017a4
 80137d4:	20001854 	.word	0x20001854
 80137d8:	200017b4 	.word	0x200017b4
 80137dc:	0801d184 	.word	0x0801d184

080137e0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80137e0:	b480      	push	{r7}
 80137e2:	b085      	sub	sp, #20
 80137e4:	af00      	add	r7, sp, #0
 80137e6:	60f8      	str	r0, [r7, #12]
 80137e8:	60b9      	str	r1, [r7, #8]
 80137ea:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80137ec:	68fb      	ldr	r3, [r7, #12]
 80137ee:	3b04      	subs	r3, #4
 80137f0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80137f2:	68fb      	ldr	r3, [r7, #12]
 80137f4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80137f8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80137fa:	68fb      	ldr	r3, [r7, #12]
 80137fc:	3b04      	subs	r3, #4
 80137fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8013800:	68bb      	ldr	r3, [r7, #8]
 8013802:	f023 0201 	bic.w	r2, r3, #1
 8013806:	68fb      	ldr	r3, [r7, #12]
 8013808:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801380a:	68fb      	ldr	r3, [r7, #12]
 801380c:	3b04      	subs	r3, #4
 801380e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8013810:	4a0c      	ldr	r2, [pc, #48]	; (8013844 <pxPortInitialiseStack+0x64>)
 8013812:	68fb      	ldr	r3, [r7, #12]
 8013814:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8013816:	68fb      	ldr	r3, [r7, #12]
 8013818:	3b14      	subs	r3, #20
 801381a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 801381c:	687a      	ldr	r2, [r7, #4]
 801381e:	68fb      	ldr	r3, [r7, #12]
 8013820:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8013822:	68fb      	ldr	r3, [r7, #12]
 8013824:	3b04      	subs	r3, #4
 8013826:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8013828:	68fb      	ldr	r3, [r7, #12]
 801382a:	f06f 0202 	mvn.w	r2, #2
 801382e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8013830:	68fb      	ldr	r3, [r7, #12]
 8013832:	3b20      	subs	r3, #32
 8013834:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8013836:	68fb      	ldr	r3, [r7, #12]
}
 8013838:	4618      	mov	r0, r3
 801383a:	3714      	adds	r7, #20
 801383c:	46bd      	mov	sp, r7
 801383e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013842:	4770      	bx	lr
 8013844:	08013849 	.word	0x08013849

08013848 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8013848:	b480      	push	{r7}
 801384a:	b085      	sub	sp, #20
 801384c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 801384e:	2300      	movs	r3, #0
 8013850:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8013852:	4b12      	ldr	r3, [pc, #72]	; (801389c <prvTaskExitError+0x54>)
 8013854:	681b      	ldr	r3, [r3, #0]
 8013856:	f1b3 3fff 	cmp.w	r3, #4294967295
 801385a:	d00a      	beq.n	8013872 <prvTaskExitError+0x2a>
	__asm volatile
 801385c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013860:	f383 8811 	msr	BASEPRI, r3
 8013864:	f3bf 8f6f 	isb	sy
 8013868:	f3bf 8f4f 	dsb	sy
 801386c:	60fb      	str	r3, [r7, #12]
}
 801386e:	bf00      	nop
 8013870:	e7fe      	b.n	8013870 <prvTaskExitError+0x28>
	__asm volatile
 8013872:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013876:	f383 8811 	msr	BASEPRI, r3
 801387a:	f3bf 8f6f 	isb	sy
 801387e:	f3bf 8f4f 	dsb	sy
 8013882:	60bb      	str	r3, [r7, #8]
}
 8013884:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8013886:	bf00      	nop
 8013888:	687b      	ldr	r3, [r7, #4]
 801388a:	2b00      	cmp	r3, #0
 801388c:	d0fc      	beq.n	8013888 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 801388e:	bf00      	nop
 8013890:	bf00      	nop
 8013892:	3714      	adds	r7, #20
 8013894:	46bd      	mov	sp, r7
 8013896:	f85d 7b04 	ldr.w	r7, [sp], #4
 801389a:	4770      	bx	lr
 801389c:	20000034 	.word	0x20000034

080138a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80138a0:	4b07      	ldr	r3, [pc, #28]	; (80138c0 <pxCurrentTCBConst2>)
 80138a2:	6819      	ldr	r1, [r3, #0]
 80138a4:	6808      	ldr	r0, [r1, #0]
 80138a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80138aa:	f380 8809 	msr	PSP, r0
 80138ae:	f3bf 8f6f 	isb	sy
 80138b2:	f04f 0000 	mov.w	r0, #0
 80138b6:	f380 8811 	msr	BASEPRI, r0
 80138ba:	4770      	bx	lr
 80138bc:	f3af 8000 	nop.w

080138c0 <pxCurrentTCBConst2>:
 80138c0:	20001278 	.word	0x20001278
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80138c4:	bf00      	nop
 80138c6:	bf00      	nop

080138c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80138c8:	4808      	ldr	r0, [pc, #32]	; (80138ec <prvPortStartFirstTask+0x24>)
 80138ca:	6800      	ldr	r0, [r0, #0]
 80138cc:	6800      	ldr	r0, [r0, #0]
 80138ce:	f380 8808 	msr	MSP, r0
 80138d2:	f04f 0000 	mov.w	r0, #0
 80138d6:	f380 8814 	msr	CONTROL, r0
 80138da:	b662      	cpsie	i
 80138dc:	b661      	cpsie	f
 80138de:	f3bf 8f4f 	dsb	sy
 80138e2:	f3bf 8f6f 	isb	sy
 80138e6:	df00      	svc	0
 80138e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80138ea:	bf00      	nop
 80138ec:	e000ed08 	.word	0xe000ed08

080138f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80138f0:	b580      	push	{r7, lr}
 80138f2:	b086      	sub	sp, #24
 80138f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80138f6:	4b46      	ldr	r3, [pc, #280]	; (8013a10 <xPortStartScheduler+0x120>)
 80138f8:	681b      	ldr	r3, [r3, #0]
 80138fa:	4a46      	ldr	r2, [pc, #280]	; (8013a14 <xPortStartScheduler+0x124>)
 80138fc:	4293      	cmp	r3, r2
 80138fe:	d10a      	bne.n	8013916 <xPortStartScheduler+0x26>
	__asm volatile
 8013900:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013904:	f383 8811 	msr	BASEPRI, r3
 8013908:	f3bf 8f6f 	isb	sy
 801390c:	f3bf 8f4f 	dsb	sy
 8013910:	613b      	str	r3, [r7, #16]
}
 8013912:	bf00      	nop
 8013914:	e7fe      	b.n	8013914 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8013916:	4b3e      	ldr	r3, [pc, #248]	; (8013a10 <xPortStartScheduler+0x120>)
 8013918:	681b      	ldr	r3, [r3, #0]
 801391a:	4a3f      	ldr	r2, [pc, #252]	; (8013a18 <xPortStartScheduler+0x128>)
 801391c:	4293      	cmp	r3, r2
 801391e:	d10a      	bne.n	8013936 <xPortStartScheduler+0x46>
	__asm volatile
 8013920:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013924:	f383 8811 	msr	BASEPRI, r3
 8013928:	f3bf 8f6f 	isb	sy
 801392c:	f3bf 8f4f 	dsb	sy
 8013930:	60fb      	str	r3, [r7, #12]
}
 8013932:	bf00      	nop
 8013934:	e7fe      	b.n	8013934 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8013936:	4b39      	ldr	r3, [pc, #228]	; (8013a1c <xPortStartScheduler+0x12c>)
 8013938:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801393a:	697b      	ldr	r3, [r7, #20]
 801393c:	781b      	ldrb	r3, [r3, #0]
 801393e:	b2db      	uxtb	r3, r3
 8013940:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8013942:	697b      	ldr	r3, [r7, #20]
 8013944:	22ff      	movs	r2, #255	; 0xff
 8013946:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8013948:	697b      	ldr	r3, [r7, #20]
 801394a:	781b      	ldrb	r3, [r3, #0]
 801394c:	b2db      	uxtb	r3, r3
 801394e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8013950:	78fb      	ldrb	r3, [r7, #3]
 8013952:	b2db      	uxtb	r3, r3
 8013954:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8013958:	b2da      	uxtb	r2, r3
 801395a:	4b31      	ldr	r3, [pc, #196]	; (8013a20 <xPortStartScheduler+0x130>)
 801395c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 801395e:	4b31      	ldr	r3, [pc, #196]	; (8013a24 <xPortStartScheduler+0x134>)
 8013960:	2207      	movs	r2, #7
 8013962:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8013964:	e009      	b.n	801397a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8013966:	4b2f      	ldr	r3, [pc, #188]	; (8013a24 <xPortStartScheduler+0x134>)
 8013968:	681b      	ldr	r3, [r3, #0]
 801396a:	3b01      	subs	r3, #1
 801396c:	4a2d      	ldr	r2, [pc, #180]	; (8013a24 <xPortStartScheduler+0x134>)
 801396e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8013970:	78fb      	ldrb	r3, [r7, #3]
 8013972:	b2db      	uxtb	r3, r3
 8013974:	005b      	lsls	r3, r3, #1
 8013976:	b2db      	uxtb	r3, r3
 8013978:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801397a:	78fb      	ldrb	r3, [r7, #3]
 801397c:	b2db      	uxtb	r3, r3
 801397e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8013982:	2b80      	cmp	r3, #128	; 0x80
 8013984:	d0ef      	beq.n	8013966 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8013986:	4b27      	ldr	r3, [pc, #156]	; (8013a24 <xPortStartScheduler+0x134>)
 8013988:	681b      	ldr	r3, [r3, #0]
 801398a:	f1c3 0307 	rsb	r3, r3, #7
 801398e:	2b04      	cmp	r3, #4
 8013990:	d00a      	beq.n	80139a8 <xPortStartScheduler+0xb8>
	__asm volatile
 8013992:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013996:	f383 8811 	msr	BASEPRI, r3
 801399a:	f3bf 8f6f 	isb	sy
 801399e:	f3bf 8f4f 	dsb	sy
 80139a2:	60bb      	str	r3, [r7, #8]
}
 80139a4:	bf00      	nop
 80139a6:	e7fe      	b.n	80139a6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80139a8:	4b1e      	ldr	r3, [pc, #120]	; (8013a24 <xPortStartScheduler+0x134>)
 80139aa:	681b      	ldr	r3, [r3, #0]
 80139ac:	021b      	lsls	r3, r3, #8
 80139ae:	4a1d      	ldr	r2, [pc, #116]	; (8013a24 <xPortStartScheduler+0x134>)
 80139b0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80139b2:	4b1c      	ldr	r3, [pc, #112]	; (8013a24 <xPortStartScheduler+0x134>)
 80139b4:	681b      	ldr	r3, [r3, #0]
 80139b6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80139ba:	4a1a      	ldr	r2, [pc, #104]	; (8013a24 <xPortStartScheduler+0x134>)
 80139bc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80139be:	687b      	ldr	r3, [r7, #4]
 80139c0:	b2da      	uxtb	r2, r3
 80139c2:	697b      	ldr	r3, [r7, #20]
 80139c4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80139c6:	4b18      	ldr	r3, [pc, #96]	; (8013a28 <xPortStartScheduler+0x138>)
 80139c8:	681b      	ldr	r3, [r3, #0]
 80139ca:	4a17      	ldr	r2, [pc, #92]	; (8013a28 <xPortStartScheduler+0x138>)
 80139cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80139d0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80139d2:	4b15      	ldr	r3, [pc, #84]	; (8013a28 <xPortStartScheduler+0x138>)
 80139d4:	681b      	ldr	r3, [r3, #0]
 80139d6:	4a14      	ldr	r2, [pc, #80]	; (8013a28 <xPortStartScheduler+0x138>)
 80139d8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80139dc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80139de:	f000 f8dd 	bl	8013b9c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80139e2:	4b12      	ldr	r3, [pc, #72]	; (8013a2c <xPortStartScheduler+0x13c>)
 80139e4:	2200      	movs	r2, #0
 80139e6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80139e8:	f000 f8fc 	bl	8013be4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80139ec:	4b10      	ldr	r3, [pc, #64]	; (8013a30 <xPortStartScheduler+0x140>)
 80139ee:	681b      	ldr	r3, [r3, #0]
 80139f0:	4a0f      	ldr	r2, [pc, #60]	; (8013a30 <xPortStartScheduler+0x140>)
 80139f2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80139f6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80139f8:	f7ff ff66 	bl	80138c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80139fc:	f7fe feea 	bl	80127d4 <vTaskSwitchContext>
	prvTaskExitError();
 8013a00:	f7ff ff22 	bl	8013848 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8013a04:	2300      	movs	r3, #0
}
 8013a06:	4618      	mov	r0, r3
 8013a08:	3718      	adds	r7, #24
 8013a0a:	46bd      	mov	sp, r7
 8013a0c:	bd80      	pop	{r7, pc}
 8013a0e:	bf00      	nop
 8013a10:	e000ed00 	.word	0xe000ed00
 8013a14:	410fc271 	.word	0x410fc271
 8013a18:	410fc270 	.word	0x410fc270
 8013a1c:	e000e400 	.word	0xe000e400
 8013a20:	200018a4 	.word	0x200018a4
 8013a24:	200018a8 	.word	0x200018a8
 8013a28:	e000ed20 	.word	0xe000ed20
 8013a2c:	20000034 	.word	0x20000034
 8013a30:	e000ef34 	.word	0xe000ef34

08013a34 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8013a34:	b480      	push	{r7}
 8013a36:	b083      	sub	sp, #12
 8013a38:	af00      	add	r7, sp, #0
	__asm volatile
 8013a3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013a3e:	f383 8811 	msr	BASEPRI, r3
 8013a42:	f3bf 8f6f 	isb	sy
 8013a46:	f3bf 8f4f 	dsb	sy
 8013a4a:	607b      	str	r3, [r7, #4]
}
 8013a4c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8013a4e:	4b0f      	ldr	r3, [pc, #60]	; (8013a8c <vPortEnterCritical+0x58>)
 8013a50:	681b      	ldr	r3, [r3, #0]
 8013a52:	3301      	adds	r3, #1
 8013a54:	4a0d      	ldr	r2, [pc, #52]	; (8013a8c <vPortEnterCritical+0x58>)
 8013a56:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8013a58:	4b0c      	ldr	r3, [pc, #48]	; (8013a8c <vPortEnterCritical+0x58>)
 8013a5a:	681b      	ldr	r3, [r3, #0]
 8013a5c:	2b01      	cmp	r3, #1
 8013a5e:	d10f      	bne.n	8013a80 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8013a60:	4b0b      	ldr	r3, [pc, #44]	; (8013a90 <vPortEnterCritical+0x5c>)
 8013a62:	681b      	ldr	r3, [r3, #0]
 8013a64:	b2db      	uxtb	r3, r3
 8013a66:	2b00      	cmp	r3, #0
 8013a68:	d00a      	beq.n	8013a80 <vPortEnterCritical+0x4c>
	__asm volatile
 8013a6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013a6e:	f383 8811 	msr	BASEPRI, r3
 8013a72:	f3bf 8f6f 	isb	sy
 8013a76:	f3bf 8f4f 	dsb	sy
 8013a7a:	603b      	str	r3, [r7, #0]
}
 8013a7c:	bf00      	nop
 8013a7e:	e7fe      	b.n	8013a7e <vPortEnterCritical+0x4a>
	}
}
 8013a80:	bf00      	nop
 8013a82:	370c      	adds	r7, #12
 8013a84:	46bd      	mov	sp, r7
 8013a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a8a:	4770      	bx	lr
 8013a8c:	20000034 	.word	0x20000034
 8013a90:	e000ed04 	.word	0xe000ed04

08013a94 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8013a94:	b480      	push	{r7}
 8013a96:	b083      	sub	sp, #12
 8013a98:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8013a9a:	4b12      	ldr	r3, [pc, #72]	; (8013ae4 <vPortExitCritical+0x50>)
 8013a9c:	681b      	ldr	r3, [r3, #0]
 8013a9e:	2b00      	cmp	r3, #0
 8013aa0:	d10a      	bne.n	8013ab8 <vPortExitCritical+0x24>
	__asm volatile
 8013aa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013aa6:	f383 8811 	msr	BASEPRI, r3
 8013aaa:	f3bf 8f6f 	isb	sy
 8013aae:	f3bf 8f4f 	dsb	sy
 8013ab2:	607b      	str	r3, [r7, #4]
}
 8013ab4:	bf00      	nop
 8013ab6:	e7fe      	b.n	8013ab6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8013ab8:	4b0a      	ldr	r3, [pc, #40]	; (8013ae4 <vPortExitCritical+0x50>)
 8013aba:	681b      	ldr	r3, [r3, #0]
 8013abc:	3b01      	subs	r3, #1
 8013abe:	4a09      	ldr	r2, [pc, #36]	; (8013ae4 <vPortExitCritical+0x50>)
 8013ac0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8013ac2:	4b08      	ldr	r3, [pc, #32]	; (8013ae4 <vPortExitCritical+0x50>)
 8013ac4:	681b      	ldr	r3, [r3, #0]
 8013ac6:	2b00      	cmp	r3, #0
 8013ac8:	d105      	bne.n	8013ad6 <vPortExitCritical+0x42>
 8013aca:	2300      	movs	r3, #0
 8013acc:	603b      	str	r3, [r7, #0]
	__asm volatile
 8013ace:	683b      	ldr	r3, [r7, #0]
 8013ad0:	f383 8811 	msr	BASEPRI, r3
}
 8013ad4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8013ad6:	bf00      	nop
 8013ad8:	370c      	adds	r7, #12
 8013ada:	46bd      	mov	sp, r7
 8013adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ae0:	4770      	bx	lr
 8013ae2:	bf00      	nop
 8013ae4:	20000034 	.word	0x20000034
	...

08013af0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8013af0:	f3ef 8009 	mrs	r0, PSP
 8013af4:	f3bf 8f6f 	isb	sy
 8013af8:	4b15      	ldr	r3, [pc, #84]	; (8013b50 <pxCurrentTCBConst>)
 8013afa:	681a      	ldr	r2, [r3, #0]
 8013afc:	f01e 0f10 	tst.w	lr, #16
 8013b00:	bf08      	it	eq
 8013b02:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8013b06:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013b0a:	6010      	str	r0, [r2, #0]
 8013b0c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8013b10:	f04f 0050 	mov.w	r0, #80	; 0x50
 8013b14:	f380 8811 	msr	BASEPRI, r0
 8013b18:	f3bf 8f4f 	dsb	sy
 8013b1c:	f3bf 8f6f 	isb	sy
 8013b20:	f7fe fe58 	bl	80127d4 <vTaskSwitchContext>
 8013b24:	f04f 0000 	mov.w	r0, #0
 8013b28:	f380 8811 	msr	BASEPRI, r0
 8013b2c:	bc09      	pop	{r0, r3}
 8013b2e:	6819      	ldr	r1, [r3, #0]
 8013b30:	6808      	ldr	r0, [r1, #0]
 8013b32:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013b36:	f01e 0f10 	tst.w	lr, #16
 8013b3a:	bf08      	it	eq
 8013b3c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8013b40:	f380 8809 	msr	PSP, r0
 8013b44:	f3bf 8f6f 	isb	sy
 8013b48:	4770      	bx	lr
 8013b4a:	bf00      	nop
 8013b4c:	f3af 8000 	nop.w

08013b50 <pxCurrentTCBConst>:
 8013b50:	20001278 	.word	0x20001278
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8013b54:	bf00      	nop
 8013b56:	bf00      	nop

08013b58 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8013b58:	b580      	push	{r7, lr}
 8013b5a:	b082      	sub	sp, #8
 8013b5c:	af00      	add	r7, sp, #0
	__asm volatile
 8013b5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013b62:	f383 8811 	msr	BASEPRI, r3
 8013b66:	f3bf 8f6f 	isb	sy
 8013b6a:	f3bf 8f4f 	dsb	sy
 8013b6e:	607b      	str	r3, [r7, #4]
}
 8013b70:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8013b72:	f7fe fd75 	bl	8012660 <xTaskIncrementTick>
 8013b76:	4603      	mov	r3, r0
 8013b78:	2b00      	cmp	r3, #0
 8013b7a:	d003      	beq.n	8013b84 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8013b7c:	4b06      	ldr	r3, [pc, #24]	; (8013b98 <xPortSysTickHandler+0x40>)
 8013b7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013b82:	601a      	str	r2, [r3, #0]
 8013b84:	2300      	movs	r3, #0
 8013b86:	603b      	str	r3, [r7, #0]
	__asm volatile
 8013b88:	683b      	ldr	r3, [r7, #0]
 8013b8a:	f383 8811 	msr	BASEPRI, r3
}
 8013b8e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8013b90:	bf00      	nop
 8013b92:	3708      	adds	r7, #8
 8013b94:	46bd      	mov	sp, r7
 8013b96:	bd80      	pop	{r7, pc}
 8013b98:	e000ed04 	.word	0xe000ed04

08013b9c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8013b9c:	b480      	push	{r7}
 8013b9e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8013ba0:	4b0b      	ldr	r3, [pc, #44]	; (8013bd0 <vPortSetupTimerInterrupt+0x34>)
 8013ba2:	2200      	movs	r2, #0
 8013ba4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8013ba6:	4b0b      	ldr	r3, [pc, #44]	; (8013bd4 <vPortSetupTimerInterrupt+0x38>)
 8013ba8:	2200      	movs	r2, #0
 8013baa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8013bac:	4b0a      	ldr	r3, [pc, #40]	; (8013bd8 <vPortSetupTimerInterrupt+0x3c>)
 8013bae:	681b      	ldr	r3, [r3, #0]
 8013bb0:	4a0a      	ldr	r2, [pc, #40]	; (8013bdc <vPortSetupTimerInterrupt+0x40>)
 8013bb2:	fba2 2303 	umull	r2, r3, r2, r3
 8013bb6:	099b      	lsrs	r3, r3, #6
 8013bb8:	4a09      	ldr	r2, [pc, #36]	; (8013be0 <vPortSetupTimerInterrupt+0x44>)
 8013bba:	3b01      	subs	r3, #1
 8013bbc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8013bbe:	4b04      	ldr	r3, [pc, #16]	; (8013bd0 <vPortSetupTimerInterrupt+0x34>)
 8013bc0:	2207      	movs	r2, #7
 8013bc2:	601a      	str	r2, [r3, #0]
}
 8013bc4:	bf00      	nop
 8013bc6:	46bd      	mov	sp, r7
 8013bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bcc:	4770      	bx	lr
 8013bce:	bf00      	nop
 8013bd0:	e000e010 	.word	0xe000e010
 8013bd4:	e000e018 	.word	0xe000e018
 8013bd8:	20000000 	.word	0x20000000
 8013bdc:	10624dd3 	.word	0x10624dd3
 8013be0:	e000e014 	.word	0xe000e014

08013be4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8013be4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8013bf4 <vPortEnableVFP+0x10>
 8013be8:	6801      	ldr	r1, [r0, #0]
 8013bea:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8013bee:	6001      	str	r1, [r0, #0]
 8013bf0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8013bf2:	bf00      	nop
 8013bf4:	e000ed88 	.word	0xe000ed88

08013bf8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8013bf8:	b480      	push	{r7}
 8013bfa:	b085      	sub	sp, #20
 8013bfc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8013bfe:	f3ef 8305 	mrs	r3, IPSR
 8013c02:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8013c04:	68fb      	ldr	r3, [r7, #12]
 8013c06:	2b0f      	cmp	r3, #15
 8013c08:	d914      	bls.n	8013c34 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8013c0a:	4a17      	ldr	r2, [pc, #92]	; (8013c68 <vPortValidateInterruptPriority+0x70>)
 8013c0c:	68fb      	ldr	r3, [r7, #12]
 8013c0e:	4413      	add	r3, r2
 8013c10:	781b      	ldrb	r3, [r3, #0]
 8013c12:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8013c14:	4b15      	ldr	r3, [pc, #84]	; (8013c6c <vPortValidateInterruptPriority+0x74>)
 8013c16:	781b      	ldrb	r3, [r3, #0]
 8013c18:	7afa      	ldrb	r2, [r7, #11]
 8013c1a:	429a      	cmp	r2, r3
 8013c1c:	d20a      	bcs.n	8013c34 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8013c1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013c22:	f383 8811 	msr	BASEPRI, r3
 8013c26:	f3bf 8f6f 	isb	sy
 8013c2a:	f3bf 8f4f 	dsb	sy
 8013c2e:	607b      	str	r3, [r7, #4]
}
 8013c30:	bf00      	nop
 8013c32:	e7fe      	b.n	8013c32 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8013c34:	4b0e      	ldr	r3, [pc, #56]	; (8013c70 <vPortValidateInterruptPriority+0x78>)
 8013c36:	681b      	ldr	r3, [r3, #0]
 8013c38:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8013c3c:	4b0d      	ldr	r3, [pc, #52]	; (8013c74 <vPortValidateInterruptPriority+0x7c>)
 8013c3e:	681b      	ldr	r3, [r3, #0]
 8013c40:	429a      	cmp	r2, r3
 8013c42:	d90a      	bls.n	8013c5a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8013c44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013c48:	f383 8811 	msr	BASEPRI, r3
 8013c4c:	f3bf 8f6f 	isb	sy
 8013c50:	f3bf 8f4f 	dsb	sy
 8013c54:	603b      	str	r3, [r7, #0]
}
 8013c56:	bf00      	nop
 8013c58:	e7fe      	b.n	8013c58 <vPortValidateInterruptPriority+0x60>
	}
 8013c5a:	bf00      	nop
 8013c5c:	3714      	adds	r7, #20
 8013c5e:	46bd      	mov	sp, r7
 8013c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c64:	4770      	bx	lr
 8013c66:	bf00      	nop
 8013c68:	e000e3f0 	.word	0xe000e3f0
 8013c6c:	200018a4 	.word	0x200018a4
 8013c70:	e000ed0c 	.word	0xe000ed0c
 8013c74:	200018a8 	.word	0x200018a8

08013c78 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8013c78:	b580      	push	{r7, lr}
 8013c7a:	b08a      	sub	sp, #40	; 0x28
 8013c7c:	af00      	add	r7, sp, #0
 8013c7e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8013c80:	2300      	movs	r3, #0
 8013c82:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8013c84:	f7fe fc30 	bl	80124e8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8013c88:	4b5b      	ldr	r3, [pc, #364]	; (8013df8 <pvPortMalloc+0x180>)
 8013c8a:	681b      	ldr	r3, [r3, #0]
 8013c8c:	2b00      	cmp	r3, #0
 8013c8e:	d101      	bne.n	8013c94 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8013c90:	f000 f920 	bl	8013ed4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8013c94:	4b59      	ldr	r3, [pc, #356]	; (8013dfc <pvPortMalloc+0x184>)
 8013c96:	681a      	ldr	r2, [r3, #0]
 8013c98:	687b      	ldr	r3, [r7, #4]
 8013c9a:	4013      	ands	r3, r2
 8013c9c:	2b00      	cmp	r3, #0
 8013c9e:	f040 8093 	bne.w	8013dc8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8013ca2:	687b      	ldr	r3, [r7, #4]
 8013ca4:	2b00      	cmp	r3, #0
 8013ca6:	d01d      	beq.n	8013ce4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8013ca8:	2208      	movs	r2, #8
 8013caa:	687b      	ldr	r3, [r7, #4]
 8013cac:	4413      	add	r3, r2
 8013cae:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8013cb0:	687b      	ldr	r3, [r7, #4]
 8013cb2:	f003 0307 	and.w	r3, r3, #7
 8013cb6:	2b00      	cmp	r3, #0
 8013cb8:	d014      	beq.n	8013ce4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8013cba:	687b      	ldr	r3, [r7, #4]
 8013cbc:	f023 0307 	bic.w	r3, r3, #7
 8013cc0:	3308      	adds	r3, #8
 8013cc2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8013cc4:	687b      	ldr	r3, [r7, #4]
 8013cc6:	f003 0307 	and.w	r3, r3, #7
 8013cca:	2b00      	cmp	r3, #0
 8013ccc:	d00a      	beq.n	8013ce4 <pvPortMalloc+0x6c>
	__asm volatile
 8013cce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013cd2:	f383 8811 	msr	BASEPRI, r3
 8013cd6:	f3bf 8f6f 	isb	sy
 8013cda:	f3bf 8f4f 	dsb	sy
 8013cde:	617b      	str	r3, [r7, #20]
}
 8013ce0:	bf00      	nop
 8013ce2:	e7fe      	b.n	8013ce2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8013ce4:	687b      	ldr	r3, [r7, #4]
 8013ce6:	2b00      	cmp	r3, #0
 8013ce8:	d06e      	beq.n	8013dc8 <pvPortMalloc+0x150>
 8013cea:	4b45      	ldr	r3, [pc, #276]	; (8013e00 <pvPortMalloc+0x188>)
 8013cec:	681b      	ldr	r3, [r3, #0]
 8013cee:	687a      	ldr	r2, [r7, #4]
 8013cf0:	429a      	cmp	r2, r3
 8013cf2:	d869      	bhi.n	8013dc8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8013cf4:	4b43      	ldr	r3, [pc, #268]	; (8013e04 <pvPortMalloc+0x18c>)
 8013cf6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8013cf8:	4b42      	ldr	r3, [pc, #264]	; (8013e04 <pvPortMalloc+0x18c>)
 8013cfa:	681b      	ldr	r3, [r3, #0]
 8013cfc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8013cfe:	e004      	b.n	8013d0a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8013d00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013d02:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8013d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013d06:	681b      	ldr	r3, [r3, #0]
 8013d08:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8013d0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013d0c:	685b      	ldr	r3, [r3, #4]
 8013d0e:	687a      	ldr	r2, [r7, #4]
 8013d10:	429a      	cmp	r2, r3
 8013d12:	d903      	bls.n	8013d1c <pvPortMalloc+0xa4>
 8013d14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013d16:	681b      	ldr	r3, [r3, #0]
 8013d18:	2b00      	cmp	r3, #0
 8013d1a:	d1f1      	bne.n	8013d00 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8013d1c:	4b36      	ldr	r3, [pc, #216]	; (8013df8 <pvPortMalloc+0x180>)
 8013d1e:	681b      	ldr	r3, [r3, #0]
 8013d20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013d22:	429a      	cmp	r2, r3
 8013d24:	d050      	beq.n	8013dc8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8013d26:	6a3b      	ldr	r3, [r7, #32]
 8013d28:	681b      	ldr	r3, [r3, #0]
 8013d2a:	2208      	movs	r2, #8
 8013d2c:	4413      	add	r3, r2
 8013d2e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8013d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013d32:	681a      	ldr	r2, [r3, #0]
 8013d34:	6a3b      	ldr	r3, [r7, #32]
 8013d36:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8013d38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013d3a:	685a      	ldr	r2, [r3, #4]
 8013d3c:	687b      	ldr	r3, [r7, #4]
 8013d3e:	1ad2      	subs	r2, r2, r3
 8013d40:	2308      	movs	r3, #8
 8013d42:	005b      	lsls	r3, r3, #1
 8013d44:	429a      	cmp	r2, r3
 8013d46:	d91f      	bls.n	8013d88 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8013d48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013d4a:	687b      	ldr	r3, [r7, #4]
 8013d4c:	4413      	add	r3, r2
 8013d4e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8013d50:	69bb      	ldr	r3, [r7, #24]
 8013d52:	f003 0307 	and.w	r3, r3, #7
 8013d56:	2b00      	cmp	r3, #0
 8013d58:	d00a      	beq.n	8013d70 <pvPortMalloc+0xf8>
	__asm volatile
 8013d5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013d5e:	f383 8811 	msr	BASEPRI, r3
 8013d62:	f3bf 8f6f 	isb	sy
 8013d66:	f3bf 8f4f 	dsb	sy
 8013d6a:	613b      	str	r3, [r7, #16]
}
 8013d6c:	bf00      	nop
 8013d6e:	e7fe      	b.n	8013d6e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8013d70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013d72:	685a      	ldr	r2, [r3, #4]
 8013d74:	687b      	ldr	r3, [r7, #4]
 8013d76:	1ad2      	subs	r2, r2, r3
 8013d78:	69bb      	ldr	r3, [r7, #24]
 8013d7a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8013d7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013d7e:	687a      	ldr	r2, [r7, #4]
 8013d80:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8013d82:	69b8      	ldr	r0, [r7, #24]
 8013d84:	f000 f908 	bl	8013f98 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8013d88:	4b1d      	ldr	r3, [pc, #116]	; (8013e00 <pvPortMalloc+0x188>)
 8013d8a:	681a      	ldr	r2, [r3, #0]
 8013d8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013d8e:	685b      	ldr	r3, [r3, #4]
 8013d90:	1ad3      	subs	r3, r2, r3
 8013d92:	4a1b      	ldr	r2, [pc, #108]	; (8013e00 <pvPortMalloc+0x188>)
 8013d94:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8013d96:	4b1a      	ldr	r3, [pc, #104]	; (8013e00 <pvPortMalloc+0x188>)
 8013d98:	681a      	ldr	r2, [r3, #0]
 8013d9a:	4b1b      	ldr	r3, [pc, #108]	; (8013e08 <pvPortMalloc+0x190>)
 8013d9c:	681b      	ldr	r3, [r3, #0]
 8013d9e:	429a      	cmp	r2, r3
 8013da0:	d203      	bcs.n	8013daa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8013da2:	4b17      	ldr	r3, [pc, #92]	; (8013e00 <pvPortMalloc+0x188>)
 8013da4:	681b      	ldr	r3, [r3, #0]
 8013da6:	4a18      	ldr	r2, [pc, #96]	; (8013e08 <pvPortMalloc+0x190>)
 8013da8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8013daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013dac:	685a      	ldr	r2, [r3, #4]
 8013dae:	4b13      	ldr	r3, [pc, #76]	; (8013dfc <pvPortMalloc+0x184>)
 8013db0:	681b      	ldr	r3, [r3, #0]
 8013db2:	431a      	orrs	r2, r3
 8013db4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013db6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8013db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013dba:	2200      	movs	r2, #0
 8013dbc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8013dbe:	4b13      	ldr	r3, [pc, #76]	; (8013e0c <pvPortMalloc+0x194>)
 8013dc0:	681b      	ldr	r3, [r3, #0]
 8013dc2:	3301      	adds	r3, #1
 8013dc4:	4a11      	ldr	r2, [pc, #68]	; (8013e0c <pvPortMalloc+0x194>)
 8013dc6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8013dc8:	f7fe fb9c 	bl	8012504 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8013dcc:	69fb      	ldr	r3, [r7, #28]
 8013dce:	f003 0307 	and.w	r3, r3, #7
 8013dd2:	2b00      	cmp	r3, #0
 8013dd4:	d00a      	beq.n	8013dec <pvPortMalloc+0x174>
	__asm volatile
 8013dd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013dda:	f383 8811 	msr	BASEPRI, r3
 8013dde:	f3bf 8f6f 	isb	sy
 8013de2:	f3bf 8f4f 	dsb	sy
 8013de6:	60fb      	str	r3, [r7, #12]
}
 8013de8:	bf00      	nop
 8013dea:	e7fe      	b.n	8013dea <pvPortMalloc+0x172>
	return pvReturn;
 8013dec:	69fb      	ldr	r3, [r7, #28]
}
 8013dee:	4618      	mov	r0, r3
 8013df0:	3728      	adds	r7, #40	; 0x28
 8013df2:	46bd      	mov	sp, r7
 8013df4:	bd80      	pop	{r7, pc}
 8013df6:	bf00      	nop
 8013df8:	200054b4 	.word	0x200054b4
 8013dfc:	200054c8 	.word	0x200054c8
 8013e00:	200054b8 	.word	0x200054b8
 8013e04:	200054ac 	.word	0x200054ac
 8013e08:	200054bc 	.word	0x200054bc
 8013e0c:	200054c0 	.word	0x200054c0

08013e10 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8013e10:	b580      	push	{r7, lr}
 8013e12:	b086      	sub	sp, #24
 8013e14:	af00      	add	r7, sp, #0
 8013e16:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8013e18:	687b      	ldr	r3, [r7, #4]
 8013e1a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8013e1c:	687b      	ldr	r3, [r7, #4]
 8013e1e:	2b00      	cmp	r3, #0
 8013e20:	d04d      	beq.n	8013ebe <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8013e22:	2308      	movs	r3, #8
 8013e24:	425b      	negs	r3, r3
 8013e26:	697a      	ldr	r2, [r7, #20]
 8013e28:	4413      	add	r3, r2
 8013e2a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8013e2c:	697b      	ldr	r3, [r7, #20]
 8013e2e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8013e30:	693b      	ldr	r3, [r7, #16]
 8013e32:	685a      	ldr	r2, [r3, #4]
 8013e34:	4b24      	ldr	r3, [pc, #144]	; (8013ec8 <vPortFree+0xb8>)
 8013e36:	681b      	ldr	r3, [r3, #0]
 8013e38:	4013      	ands	r3, r2
 8013e3a:	2b00      	cmp	r3, #0
 8013e3c:	d10a      	bne.n	8013e54 <vPortFree+0x44>
	__asm volatile
 8013e3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013e42:	f383 8811 	msr	BASEPRI, r3
 8013e46:	f3bf 8f6f 	isb	sy
 8013e4a:	f3bf 8f4f 	dsb	sy
 8013e4e:	60fb      	str	r3, [r7, #12]
}
 8013e50:	bf00      	nop
 8013e52:	e7fe      	b.n	8013e52 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8013e54:	693b      	ldr	r3, [r7, #16]
 8013e56:	681b      	ldr	r3, [r3, #0]
 8013e58:	2b00      	cmp	r3, #0
 8013e5a:	d00a      	beq.n	8013e72 <vPortFree+0x62>
	__asm volatile
 8013e5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013e60:	f383 8811 	msr	BASEPRI, r3
 8013e64:	f3bf 8f6f 	isb	sy
 8013e68:	f3bf 8f4f 	dsb	sy
 8013e6c:	60bb      	str	r3, [r7, #8]
}
 8013e6e:	bf00      	nop
 8013e70:	e7fe      	b.n	8013e70 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8013e72:	693b      	ldr	r3, [r7, #16]
 8013e74:	685a      	ldr	r2, [r3, #4]
 8013e76:	4b14      	ldr	r3, [pc, #80]	; (8013ec8 <vPortFree+0xb8>)
 8013e78:	681b      	ldr	r3, [r3, #0]
 8013e7a:	4013      	ands	r3, r2
 8013e7c:	2b00      	cmp	r3, #0
 8013e7e:	d01e      	beq.n	8013ebe <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8013e80:	693b      	ldr	r3, [r7, #16]
 8013e82:	681b      	ldr	r3, [r3, #0]
 8013e84:	2b00      	cmp	r3, #0
 8013e86:	d11a      	bne.n	8013ebe <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8013e88:	693b      	ldr	r3, [r7, #16]
 8013e8a:	685a      	ldr	r2, [r3, #4]
 8013e8c:	4b0e      	ldr	r3, [pc, #56]	; (8013ec8 <vPortFree+0xb8>)
 8013e8e:	681b      	ldr	r3, [r3, #0]
 8013e90:	43db      	mvns	r3, r3
 8013e92:	401a      	ands	r2, r3
 8013e94:	693b      	ldr	r3, [r7, #16]
 8013e96:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8013e98:	f7fe fb26 	bl	80124e8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8013e9c:	693b      	ldr	r3, [r7, #16]
 8013e9e:	685a      	ldr	r2, [r3, #4]
 8013ea0:	4b0a      	ldr	r3, [pc, #40]	; (8013ecc <vPortFree+0xbc>)
 8013ea2:	681b      	ldr	r3, [r3, #0]
 8013ea4:	4413      	add	r3, r2
 8013ea6:	4a09      	ldr	r2, [pc, #36]	; (8013ecc <vPortFree+0xbc>)
 8013ea8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8013eaa:	6938      	ldr	r0, [r7, #16]
 8013eac:	f000 f874 	bl	8013f98 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8013eb0:	4b07      	ldr	r3, [pc, #28]	; (8013ed0 <vPortFree+0xc0>)
 8013eb2:	681b      	ldr	r3, [r3, #0]
 8013eb4:	3301      	adds	r3, #1
 8013eb6:	4a06      	ldr	r2, [pc, #24]	; (8013ed0 <vPortFree+0xc0>)
 8013eb8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8013eba:	f7fe fb23 	bl	8012504 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8013ebe:	bf00      	nop
 8013ec0:	3718      	adds	r7, #24
 8013ec2:	46bd      	mov	sp, r7
 8013ec4:	bd80      	pop	{r7, pc}
 8013ec6:	bf00      	nop
 8013ec8:	200054c8 	.word	0x200054c8
 8013ecc:	200054b8 	.word	0x200054b8
 8013ed0:	200054c4 	.word	0x200054c4

08013ed4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8013ed4:	b480      	push	{r7}
 8013ed6:	b085      	sub	sp, #20
 8013ed8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8013eda:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8013ede:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8013ee0:	4b27      	ldr	r3, [pc, #156]	; (8013f80 <prvHeapInit+0xac>)
 8013ee2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8013ee4:	68fb      	ldr	r3, [r7, #12]
 8013ee6:	f003 0307 	and.w	r3, r3, #7
 8013eea:	2b00      	cmp	r3, #0
 8013eec:	d00c      	beq.n	8013f08 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8013eee:	68fb      	ldr	r3, [r7, #12]
 8013ef0:	3307      	adds	r3, #7
 8013ef2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8013ef4:	68fb      	ldr	r3, [r7, #12]
 8013ef6:	f023 0307 	bic.w	r3, r3, #7
 8013efa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8013efc:	68ba      	ldr	r2, [r7, #8]
 8013efe:	68fb      	ldr	r3, [r7, #12]
 8013f00:	1ad3      	subs	r3, r2, r3
 8013f02:	4a1f      	ldr	r2, [pc, #124]	; (8013f80 <prvHeapInit+0xac>)
 8013f04:	4413      	add	r3, r2
 8013f06:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8013f08:	68fb      	ldr	r3, [r7, #12]
 8013f0a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8013f0c:	4a1d      	ldr	r2, [pc, #116]	; (8013f84 <prvHeapInit+0xb0>)
 8013f0e:	687b      	ldr	r3, [r7, #4]
 8013f10:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8013f12:	4b1c      	ldr	r3, [pc, #112]	; (8013f84 <prvHeapInit+0xb0>)
 8013f14:	2200      	movs	r2, #0
 8013f16:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8013f18:	687b      	ldr	r3, [r7, #4]
 8013f1a:	68ba      	ldr	r2, [r7, #8]
 8013f1c:	4413      	add	r3, r2
 8013f1e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8013f20:	2208      	movs	r2, #8
 8013f22:	68fb      	ldr	r3, [r7, #12]
 8013f24:	1a9b      	subs	r3, r3, r2
 8013f26:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8013f28:	68fb      	ldr	r3, [r7, #12]
 8013f2a:	f023 0307 	bic.w	r3, r3, #7
 8013f2e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8013f30:	68fb      	ldr	r3, [r7, #12]
 8013f32:	4a15      	ldr	r2, [pc, #84]	; (8013f88 <prvHeapInit+0xb4>)
 8013f34:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8013f36:	4b14      	ldr	r3, [pc, #80]	; (8013f88 <prvHeapInit+0xb4>)
 8013f38:	681b      	ldr	r3, [r3, #0]
 8013f3a:	2200      	movs	r2, #0
 8013f3c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8013f3e:	4b12      	ldr	r3, [pc, #72]	; (8013f88 <prvHeapInit+0xb4>)
 8013f40:	681b      	ldr	r3, [r3, #0]
 8013f42:	2200      	movs	r2, #0
 8013f44:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8013f46:	687b      	ldr	r3, [r7, #4]
 8013f48:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8013f4a:	683b      	ldr	r3, [r7, #0]
 8013f4c:	68fa      	ldr	r2, [r7, #12]
 8013f4e:	1ad2      	subs	r2, r2, r3
 8013f50:	683b      	ldr	r3, [r7, #0]
 8013f52:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8013f54:	4b0c      	ldr	r3, [pc, #48]	; (8013f88 <prvHeapInit+0xb4>)
 8013f56:	681a      	ldr	r2, [r3, #0]
 8013f58:	683b      	ldr	r3, [r7, #0]
 8013f5a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8013f5c:	683b      	ldr	r3, [r7, #0]
 8013f5e:	685b      	ldr	r3, [r3, #4]
 8013f60:	4a0a      	ldr	r2, [pc, #40]	; (8013f8c <prvHeapInit+0xb8>)
 8013f62:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8013f64:	683b      	ldr	r3, [r7, #0]
 8013f66:	685b      	ldr	r3, [r3, #4]
 8013f68:	4a09      	ldr	r2, [pc, #36]	; (8013f90 <prvHeapInit+0xbc>)
 8013f6a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8013f6c:	4b09      	ldr	r3, [pc, #36]	; (8013f94 <prvHeapInit+0xc0>)
 8013f6e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8013f72:	601a      	str	r2, [r3, #0]
}
 8013f74:	bf00      	nop
 8013f76:	3714      	adds	r7, #20
 8013f78:	46bd      	mov	sp, r7
 8013f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f7e:	4770      	bx	lr
 8013f80:	200018ac 	.word	0x200018ac
 8013f84:	200054ac 	.word	0x200054ac
 8013f88:	200054b4 	.word	0x200054b4
 8013f8c:	200054bc 	.word	0x200054bc
 8013f90:	200054b8 	.word	0x200054b8
 8013f94:	200054c8 	.word	0x200054c8

08013f98 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8013f98:	b480      	push	{r7}
 8013f9a:	b085      	sub	sp, #20
 8013f9c:	af00      	add	r7, sp, #0
 8013f9e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8013fa0:	4b28      	ldr	r3, [pc, #160]	; (8014044 <prvInsertBlockIntoFreeList+0xac>)
 8013fa2:	60fb      	str	r3, [r7, #12]
 8013fa4:	e002      	b.n	8013fac <prvInsertBlockIntoFreeList+0x14>
 8013fa6:	68fb      	ldr	r3, [r7, #12]
 8013fa8:	681b      	ldr	r3, [r3, #0]
 8013faa:	60fb      	str	r3, [r7, #12]
 8013fac:	68fb      	ldr	r3, [r7, #12]
 8013fae:	681b      	ldr	r3, [r3, #0]
 8013fb0:	687a      	ldr	r2, [r7, #4]
 8013fb2:	429a      	cmp	r2, r3
 8013fb4:	d8f7      	bhi.n	8013fa6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8013fb6:	68fb      	ldr	r3, [r7, #12]
 8013fb8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8013fba:	68fb      	ldr	r3, [r7, #12]
 8013fbc:	685b      	ldr	r3, [r3, #4]
 8013fbe:	68ba      	ldr	r2, [r7, #8]
 8013fc0:	4413      	add	r3, r2
 8013fc2:	687a      	ldr	r2, [r7, #4]
 8013fc4:	429a      	cmp	r2, r3
 8013fc6:	d108      	bne.n	8013fda <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8013fc8:	68fb      	ldr	r3, [r7, #12]
 8013fca:	685a      	ldr	r2, [r3, #4]
 8013fcc:	687b      	ldr	r3, [r7, #4]
 8013fce:	685b      	ldr	r3, [r3, #4]
 8013fd0:	441a      	add	r2, r3
 8013fd2:	68fb      	ldr	r3, [r7, #12]
 8013fd4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8013fd6:	68fb      	ldr	r3, [r7, #12]
 8013fd8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8013fda:	687b      	ldr	r3, [r7, #4]
 8013fdc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8013fde:	687b      	ldr	r3, [r7, #4]
 8013fe0:	685b      	ldr	r3, [r3, #4]
 8013fe2:	68ba      	ldr	r2, [r7, #8]
 8013fe4:	441a      	add	r2, r3
 8013fe6:	68fb      	ldr	r3, [r7, #12]
 8013fe8:	681b      	ldr	r3, [r3, #0]
 8013fea:	429a      	cmp	r2, r3
 8013fec:	d118      	bne.n	8014020 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8013fee:	68fb      	ldr	r3, [r7, #12]
 8013ff0:	681a      	ldr	r2, [r3, #0]
 8013ff2:	4b15      	ldr	r3, [pc, #84]	; (8014048 <prvInsertBlockIntoFreeList+0xb0>)
 8013ff4:	681b      	ldr	r3, [r3, #0]
 8013ff6:	429a      	cmp	r2, r3
 8013ff8:	d00d      	beq.n	8014016 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8013ffa:	687b      	ldr	r3, [r7, #4]
 8013ffc:	685a      	ldr	r2, [r3, #4]
 8013ffe:	68fb      	ldr	r3, [r7, #12]
 8014000:	681b      	ldr	r3, [r3, #0]
 8014002:	685b      	ldr	r3, [r3, #4]
 8014004:	441a      	add	r2, r3
 8014006:	687b      	ldr	r3, [r7, #4]
 8014008:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 801400a:	68fb      	ldr	r3, [r7, #12]
 801400c:	681b      	ldr	r3, [r3, #0]
 801400e:	681a      	ldr	r2, [r3, #0]
 8014010:	687b      	ldr	r3, [r7, #4]
 8014012:	601a      	str	r2, [r3, #0]
 8014014:	e008      	b.n	8014028 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8014016:	4b0c      	ldr	r3, [pc, #48]	; (8014048 <prvInsertBlockIntoFreeList+0xb0>)
 8014018:	681a      	ldr	r2, [r3, #0]
 801401a:	687b      	ldr	r3, [r7, #4]
 801401c:	601a      	str	r2, [r3, #0]
 801401e:	e003      	b.n	8014028 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8014020:	68fb      	ldr	r3, [r7, #12]
 8014022:	681a      	ldr	r2, [r3, #0]
 8014024:	687b      	ldr	r3, [r7, #4]
 8014026:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8014028:	68fa      	ldr	r2, [r7, #12]
 801402a:	687b      	ldr	r3, [r7, #4]
 801402c:	429a      	cmp	r2, r3
 801402e:	d002      	beq.n	8014036 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8014030:	68fb      	ldr	r3, [r7, #12]
 8014032:	687a      	ldr	r2, [r7, #4]
 8014034:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8014036:	bf00      	nop
 8014038:	3714      	adds	r7, #20
 801403a:	46bd      	mov	sp, r7
 801403c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014040:	4770      	bx	lr
 8014042:	bf00      	nop
 8014044:	200054ac 	.word	0x200054ac
 8014048:	200054b4 	.word	0x200054b4

0801404c <USB_Init>:
USBH_HandleTypeDef g_hUSBHost;    /* USB Host */

void tsk_USBH_UserProcess(USBH_HandleTypeDef *phost, uint8_t id);	/*USB */

void USB_Init(void)
{
 801404c:	b580      	push	{r7, lr}
 801404e:	af00      	add	r7, sp, #0
	USBH_Init(&g_hUSBHost, tsk_USBH_UserProcess, HOST_FS);
 8014050:	2201      	movs	r2, #1
 8014052:	4906      	ldr	r1, [pc, #24]	; (801406c <USB_Init+0x20>)
 8014054:	4806      	ldr	r0, [pc, #24]	; (8014070 <USB_Init+0x24>)
 8014056:	f001 ffa5 	bl	8015fa4 <USBH_Init>
	USBH_RegisterClass(&g_hUSBHost, USBH_MSC_CLASS);
 801405a:	4906      	ldr	r1, [pc, #24]	; (8014074 <USB_Init+0x28>)
 801405c:	4804      	ldr	r0, [pc, #16]	; (8014070 <USB_Init+0x24>)
 801405e:	f002 f830 	bl	80160c2 <USBH_RegisterClass>
	USBH_Start(&g_hUSBHost);
 8014062:	4803      	ldr	r0, [pc, #12]	; (8014070 <USB_Init+0x24>)
 8014064:	f002 f8ba 	bl	80161dc <USBH_Start>
}
 8014068:	bf00      	nop
 801406a:	bd80      	pop	{r7, pc}
 801406c:	08002329 	.word	0x08002329
 8014070:	200057d0 	.word	0x200057d0
 8014074:	20000038 	.word	0x20000038

08014078 <OTG_FS_IRQHandler>:
 *   @note      USB
 * @param       
 * @retval      
 */
void OTG_FS_IRQHandler(void)
{
 8014078:	b580      	push	{r7, lr}
 801407a:	af00      	add	r7, sp, #0
    HAL_HCD_IRQHandler(&g_hhcd_USB_OTG_FS);
 801407c:	4802      	ldr	r0, [pc, #8]	; (8014088 <OTG_FS_IRQHandler+0x10>)
 801407e:	f7f1 fe05 	bl	8005c8c <HAL_HCD_IRQHandler>
}
 8014082:	bf00      	nop
 8014084:	bd80      	pop	{r7, pc}
 8014086:	bf00      	nop
 8014088:	200054cc 	.word	0x200054cc

0801408c <HAL_HCD_MspInit>:
 *   @note      , stm32f4xx_hal_hcd.c
 * @param       hhcd        : HCD
 * @retval      
 */
void HAL_HCD_MspInit(HCD_HandleTypeDef *hcdHandle)
{
 801408c:	b580      	push	{r7, lr}
 801408e:	b08a      	sub	sp, #40	; 0x28
 8014090:	af00      	add	r7, sp, #0
 8014092:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef gpio_init_struct= { 0 };
 8014094:	f107 0314 	add.w	r3, r7, #20
 8014098:	2200      	movs	r2, #0
 801409a:	601a      	str	r2, [r3, #0]
 801409c:	605a      	str	r2, [r3, #4]
 801409e:	609a      	str	r2, [r3, #8]
 80140a0:	60da      	str	r2, [r3, #12]
 80140a2:	611a      	str	r2, [r3, #16]

    if (hcdHandle->Instance == USB_OTG_FS)
 80140a4:	687b      	ldr	r3, [r7, #4]
 80140a6:	681b      	ldr	r3, [r3, #0]
 80140a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80140ac:	d13d      	bne.n	801412a <HAL_HCD_MspInit+0x9e>
    {
        __HAL_RCC_GPIOA_CLK_ENABLE();                           /* GPIOA */
 80140ae:	2300      	movs	r3, #0
 80140b0:	613b      	str	r3, [r7, #16]
 80140b2:	4b20      	ldr	r3, [pc, #128]	; (8014134 <HAL_HCD_MspInit+0xa8>)
 80140b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80140b6:	4a1f      	ldr	r2, [pc, #124]	; (8014134 <HAL_HCD_MspInit+0xa8>)
 80140b8:	f043 0301 	orr.w	r3, r3, #1
 80140bc:	6313      	str	r3, [r2, #48]	; 0x30
 80140be:	4b1d      	ldr	r3, [pc, #116]	; (8014134 <HAL_HCD_MspInit+0xa8>)
 80140c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80140c2:	f003 0301 	and.w	r3, r3, #1
 80140c6:	613b      	str	r3, [r7, #16]
 80140c8:	693b      	ldr	r3, [r7, #16]

        gpio_init_struct.Pin = GPIO_PIN_11 | GPIO_PIN_12;
 80140ca:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80140ce:	617b      	str	r3, [r7, #20]
        gpio_init_struct.Mode = GPIO_MODE_AF_PP;                /*  */
 80140d0:	2302      	movs	r3, #2
 80140d2:	61bb      	str	r3, [r7, #24]
        gpio_init_struct.Pull = GPIO_NOPULL;                    /*  */
 80140d4:	2300      	movs	r3, #0
 80140d6:	61fb      	str	r3, [r7, #28]
        gpio_init_struct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;     /*  */
 80140d8:	2303      	movs	r3, #3
 80140da:	623b      	str	r3, [r7, #32]
        gpio_init_struct.Alternate = GPIO_AF10_OTG_FS;          /* OTG_FS */
 80140dc:	230a      	movs	r3, #10
 80140de:	627b      	str	r3, [r7, #36]	; 0x24
        HAL_GPIO_Init(GPIOA, &gpio_init_struct);                /* PA11PA12 */
 80140e0:	f107 0314 	add.w	r3, r7, #20
 80140e4:	4619      	mov	r1, r3
 80140e6:	4814      	ldr	r0, [pc, #80]	; (8014138 <HAL_HCD_MspInit+0xac>)
 80140e8:	f7f1 f97e 	bl	80053e8 <HAL_GPIO_Init>

        USBH_Delay(100);
 80140ec:	2064      	movs	r0, #100	; 0x64
 80140ee:	f000 fa88 	bl	8014602 <USBH_Delay>

        __HAL_RCC_USB_OTG_FS_CLK_ENABLE();          /* OTG FS */
 80140f2:	4b10      	ldr	r3, [pc, #64]	; (8014134 <HAL_HCD_MspInit+0xa8>)
 80140f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80140f6:	4a0f      	ldr	r2, [pc, #60]	; (8014134 <HAL_HCD_MspInit+0xa8>)
 80140f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80140fc:	6353      	str	r3, [r2, #52]	; 0x34
 80140fe:	2300      	movs	r3, #0
 8014100:	60fb      	str	r3, [r7, #12]
 8014102:	4b0c      	ldr	r3, [pc, #48]	; (8014134 <HAL_HCD_MspInit+0xa8>)
 8014104:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014106:	4a0b      	ldr	r2, [pc, #44]	; (8014134 <HAL_HCD_MspInit+0xa8>)
 8014108:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 801410c:	6453      	str	r3, [r2, #68]	; 0x44
 801410e:	4b09      	ldr	r3, [pc, #36]	; (8014134 <HAL_HCD_MspInit+0xa8>)
 8014110:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014112:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8014116:	60fb      	str	r3, [r7, #12]
 8014118:	68fb      	ldr	r3, [r7, #12]

        HAL_NVIC_SetPriority(OTG_FS_IRQn, 1, 2);    /* 1,2 */
 801411a:	2202      	movs	r2, #2
 801411c:	2101      	movs	r1, #1
 801411e:	2043      	movs	r0, #67	; 0x43
 8014120:	f7f0 fe97 	bl	8004e52 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(OTG_FS_IRQn);            /* OTG FS */
 8014124:	2043      	movs	r0, #67	; 0x43
 8014126:	f7f0 feb0 	bl	8004e8a <HAL_NVIC_EnableIRQ>
    }
}
 801412a:	bf00      	nop
 801412c:	3728      	adds	r7, #40	; 0x28
 801412e:	46bd      	mov	sp, r7
 8014130:	bd80      	pop	{r7, pc}
 8014132:	bf00      	nop
 8014134:	40023800 	.word	0x40023800
 8014138:	40020000 	.word	0x40020000

0801413c <HAL_HCD_SOF_Callback>:
 * @brief       USBH SOF
 * @param       hhcd        : HCD
 * @retval      
 */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 801413c:	b580      	push	{r7, lr}
 801413e:	b082      	sub	sp, #8
 8014140:	af00      	add	r7, sp, #0
 8014142:	6078      	str	r0, [r7, #4]
    USBH_LL_IncTimer(hhcd->pData);
 8014144:	687b      	ldr	r3, [r7, #4]
 8014146:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 801414a:	4618      	mov	r0, r3
 801414c:	f002 fc2b 	bl	80169a6 <USBH_LL_IncTimer>
}
 8014150:	bf00      	nop
 8014152:	3708      	adds	r7, #8
 8014154:	46bd      	mov	sp, r7
 8014156:	bd80      	pop	{r7, pc}

08014158 <HAL_HCD_Connect_Callback>:
 * @brief       USBH 
 * @param       hhcd        : HCD
 * @retval      
 */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8014158:	b580      	push	{r7, lr}
 801415a:	b082      	sub	sp, #8
 801415c:	af00      	add	r7, sp, #0
 801415e:	6078      	str	r0, [r7, #4]
    printf("Connected \r\n");
 8014160:	4806      	ldr	r0, [pc, #24]	; (801417c <HAL_HCD_Connect_Callback+0x24>)
 8014162:	f004 fc49 	bl	80189f8 <puts>
    USBH_LL_Connect(hhcd->pData);
 8014166:	687b      	ldr	r3, [r7, #4]
 8014168:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 801416c:	4618      	mov	r0, r3
 801416e:	f002 fc60 	bl	8016a32 <USBH_LL_Connect>
}
 8014172:	bf00      	nop
 8014174:	3708      	adds	r7, #8
 8014176:	46bd      	mov	sp, r7
 8014178:	bd80      	pop	{r7, pc}
 801417a:	bf00      	nop
 801417c:	0801d18c 	.word	0x0801d18c

08014180 <HAL_HCD_Disconnect_Callback>:
 * @brief       USBH 
 * @param       hhcd        : HCD
 * @retval      
 */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8014180:	b580      	push	{r7, lr}
 8014182:	b082      	sub	sp, #8
 8014184:	af00      	add	r7, sp, #0
 8014186:	6078      	str	r0, [r7, #4]
    printf("Disconnected \r\n");
 8014188:	4806      	ldr	r0, [pc, #24]	; (80141a4 <HAL_HCD_Disconnect_Callback+0x24>)
 801418a:	f004 fc35 	bl	80189f8 <puts>
    USBH_LL_Disconnect(hhcd->pData);
 801418e:	687b      	ldr	r3, [r7, #4]
 8014190:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8014194:	4618      	mov	r0, r3
 8014196:	f002 fc63 	bl	8016a60 <USBH_LL_Disconnect>
}
 801419a:	bf00      	nop
 801419c:	3708      	adds	r7, #8
 801419e:	46bd      	mov	sp, r7
 80141a0:	bd80      	pop	{r7, pc}
 80141a2:	bf00      	nop
 80141a4:	0801d198 	.word	0x0801d198

080141a8 <HAL_HCD_PortEnabled_Callback>:
 * @brief       USBH (V3.3.3 USB)
 * @param       hhcd        : HCD
 * @retval      
 */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80141a8:	b580      	push	{r7, lr}
 80141aa:	b082      	sub	sp, #8
 80141ac:	af00      	add	r7, sp, #0
 80141ae:	6078      	str	r0, [r7, #4]
    printf("connect port open \r\n");
 80141b0:	4806      	ldr	r0, [pc, #24]	; (80141cc <HAL_HCD_PortEnabled_Callback+0x24>)
 80141b2:	f004 fc21 	bl	80189f8 <puts>
    USBH_LL_PortEnabled(hhcd->pData);
 80141b6:	687b      	ldr	r3, [r7, #4]
 80141b8:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80141bc:	4618      	mov	r0, r3
 80141be:	f002 fc1c 	bl	80169fa <USBH_LL_PortEnabled>
}
 80141c2:	bf00      	nop
 80141c4:	3708      	adds	r7, #8
 80141c6:	46bd      	mov	sp, r7
 80141c8:	bd80      	pop	{r7, pc}
 80141ca:	bf00      	nop
 80141cc:	0801d1a8 	.word	0x0801d1a8

080141d0 <HAL_HCD_PortDisabled_Callback>:
 * @brief       USBH (V3.3.3 USB)
 * @param       hhcd        : HCD
 * @retval      
 */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80141d0:	b580      	push	{r7, lr}
 80141d2:	b082      	sub	sp, #8
 80141d4:	af00      	add	r7, sp, #0
 80141d6:	6078      	str	r0, [r7, #4]
    printf("connect port close \r\n");
 80141d8:	4806      	ldr	r0, [pc, #24]	; (80141f4 <HAL_HCD_PortDisabled_Callback+0x24>)
 80141da:	f004 fc0d 	bl	80189f8 <puts>
    USBH_LL_PortDisabled(hhcd->pData);
 80141de:	687b      	ldr	r3, [r7, #4]
 80141e0:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80141e4:	4618      	mov	r0, r3
 80141e6:	f002 fc16 	bl	8016a16 <USBH_LL_PortDisabled>
}
 80141ea:	bf00      	nop
 80141ec:	3708      	adds	r7, #8
 80141ee:	46bd      	mov	sp, r7
 80141f0:	bd80      	pop	{r7, pc}
 80141f2:	bf00      	nop
 80141f4:	0801d1bc 	.word	0x0801d1bc

080141f8 <HAL_HCD_HC_NotifyURBChange_Callback>:
 * @param       chnum       : 
 * @param       urb_state   : URB
 * @retval      
 */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 80141f8:	b480      	push	{r7}
 80141fa:	b083      	sub	sp, #12
 80141fc:	af00      	add	r7, sp, #0
 80141fe:	6078      	str	r0, [r7, #4]
 8014200:	460b      	mov	r3, r1
 8014202:	70fb      	strb	r3, [r7, #3]
 8014204:	4613      	mov	r3, r2
 8014206:	70bb      	strb	r3, [r7, #2]
    /* To be used with OS to sync URB state with the global state machine */
//    printf("USB check callback \r\n");
}
 8014208:	bf00      	nop
 801420a:	370c      	adds	r7, #12
 801420c:	46bd      	mov	sp, r7
 801420e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014212:	4770      	bx	lr

08014214 <USBH_LL_Init>:
 *   @arg       USBH_OK(0)   , ;
 *   @arg       USBH_BUSY(1) , ;
 *   @arg                , ;
 */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8014214:	b580      	push	{r7, lr}
 8014216:	b082      	sub	sp, #8
 8014218:	af00      	add	r7, sp, #0
 801421a:	6078      	str	r0, [r7, #4]
    /* Init USB_IP */
    if (phost->id == HOST_FS)
 801421c:	687b      	ldr	r3, [r7, #4]
 801421e:	f893 34cc 	ldrb.w	r3, [r3, #1228]	; 0x4cc
 8014222:	2b01      	cmp	r3, #1
 8014224:	d138      	bne.n	8014298 <USBH_LL_Init+0x84>
    {
        /* Link the driver to the stack. */
        g_hhcd_USB_OTG_FS.Instance = USB_OTG_FS;                /* USB_OTG */
 8014226:	4b1f      	ldr	r3, [pc, #124]	; (80142a4 <USBH_LL_Init+0x90>)
 8014228:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 801422c:	601a      	str	r2, [r3, #0]
        g_hhcd_USB_OTG_FS.Init.Host_channels = 8;               /* 8 */
 801422e:	4b1d      	ldr	r3, [pc, #116]	; (80142a4 <USBH_LL_Init+0x90>)
 8014230:	2208      	movs	r2, #8
 8014232:	609a      	str	r2, [r3, #8]
        g_hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;          /* USB 12M */
 8014234:	4b1b      	ldr	r3, [pc, #108]	; (80142a4 <USBH_LL_Init+0x90>)
 8014236:	2201      	movs	r2, #1
 8014238:	60da      	str	r2, [r3, #12]
        g_hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;            /* DMA */
 801423a:	4b1a      	ldr	r3, [pc, #104]	; (80142a4 <USBH_LL_Init+0x90>)
 801423c:	2200      	movs	r2, #0
 801423e:	611a      	str	r2, [r3, #16]
        g_hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;   /* PHY */
 8014240:	4b18      	ldr	r3, [pc, #96]	; (80142a4 <USBH_LL_Init+0x90>)
 8014242:	2202      	movs	r2, #2
 8014244:	619a      	str	r2, [r3, #24]
        g_hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;            /* SOF */
 8014246:	4b17      	ldr	r3, [pc, #92]	; (80142a4 <USBH_LL_Init+0x90>)
 8014248:	2200      	movs	r2, #0
 801424a:	61da      	str	r2, [r3, #28]
        g_hhcd_USB_OTG_FS.Init.vbus_sensing_enable = 0;         /* VBUS */
 801424c:	4b15      	ldr	r3, [pc, #84]	; (80142a4 <USBH_LL_Init+0x90>)
 801424e:	2200      	movs	r2, #0
 8014250:	62da      	str	r2, [r3, #44]	; 0x2c
        g_hhcd_USB_OTG_FS.Init.lpm_enable = 0;                  /*  */
 8014252:	4b14      	ldr	r3, [pc, #80]	; (80142a4 <USBH_LL_Init+0x90>)
 8014254:	2200      	movs	r2, #0
 8014256:	625a      	str	r2, [r3, #36]	; 0x24
        g_hhcd_USB_OTG_FS.Init.low_power_enable = 0;            /*  */
 8014258:	4b12      	ldr	r3, [pc, #72]	; (80142a4 <USBH_LL_Init+0x90>)
 801425a:	2200      	movs	r2, #0
 801425c:	621a      	str	r2, [r3, #32]

        g_hhcd_USB_OTG_FS.pData = phost;    /* g_hhcd_USB_OTG_FSpDataphost */
 801425e:	4a11      	ldr	r2, [pc, #68]	; (80142a4 <USBH_LL_Init+0x90>)
 8014260:	687b      	ldr	r3, [r7, #4]
 8014262:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
        phost->pData = &g_hhcd_USB_OTG_FS;  /* phostpDatag_hhcd_USB_OTG_FS */
 8014266:	687b      	ldr	r3, [r7, #4]
 8014268:	4a0e      	ldr	r2, [pc, #56]	; (80142a4 <USBH_LL_Init+0x90>)
 801426a:	f8c3 24d0 	str.w	r2, [r3, #1232]	; 0x4d0

        
        if (HAL_HCD_Init(&g_hhcd_USB_OTG_FS) != HAL_OK)     /* LL */
 801426e:	480d      	ldr	r0, [pc, #52]	; (80142a4 <USBH_LL_Init+0x90>)
 8014270:	f7f1 faa2 	bl	80057b8 <HAL_HCD_Init>
 8014274:	4603      	mov	r3, r0
 8014276:	2b00      	cmp	r3, #0
 8014278:	d003      	beq.n	8014282 <USBH_LL_Init+0x6e>
        {
            printf("USB Init ERROR \r\n");
 801427a:	480b      	ldr	r0, [pc, #44]	; (80142a8 <USBH_LL_Init+0x94>)
 801427c:	f004 fbbc 	bl	80189f8 <puts>
 8014280:	e002      	b.n	8014288 <USBH_LL_Init+0x74>
        }
        else
        {
            printf("USB Init OK \r\n");
 8014282:	480a      	ldr	r0, [pc, #40]	; (80142ac <USBH_LL_Init+0x98>)
 8014284:	f004 fbb8 	bl	80189f8 <puts>
        }
        USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&g_hhcd_USB_OTG_FS));
 8014288:	4806      	ldr	r0, [pc, #24]	; (80142a4 <USBH_LL_Init+0x90>)
 801428a:	f7f1 fe79 	bl	8005f80 <HAL_HCD_GetCurrentFrame>
 801428e:	4603      	mov	r3, r0
 8014290:	4619      	mov	r1, r3
 8014292:	6878      	ldr	r0, [r7, #4]
 8014294:	f002 fb78 	bl	8016988 <USBH_LL_SetTimer>
    }

    return USBH_OK;
 8014298:	2300      	movs	r3, #0
}
 801429a:	4618      	mov	r0, r3
 801429c:	3708      	adds	r7, #8
 801429e:	46bd      	mov	sp, r7
 80142a0:	bd80      	pop	{r7, pc}
 80142a2:	bf00      	nop
 80142a4:	200054cc 	.word	0x200054cc
 80142a8:	0801d1d4 	.word	0x0801d1d4
 80142ac:	0801d1e8 	.word	0x0801d1e8

080142b0 <USBH_LL_Start>:
 *   @arg       USBH_OK(0)   , ;
 *   @arg       USBH_BUSY(1) , ;
 *   @arg                , ;
 */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 80142b0:	b580      	push	{r7, lr}
 80142b2:	b084      	sub	sp, #16
 80142b4:	af00      	add	r7, sp, #0
 80142b6:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef hal_status = HAL_OK;
 80142b8:	2300      	movs	r3, #0
 80142ba:	73fb      	strb	r3, [r7, #15]
    USBH_StatusTypeDef usb_status = USBH_OK;
 80142bc:	2300      	movs	r3, #0
 80142be:	73bb      	strb	r3, [r7, #14]

    hal_status = HAL_HCD_Start(phost->pData);
 80142c0:	687b      	ldr	r3, [r7, #4]
 80142c2:	f8d3 34d0 	ldr.w	r3, [r3, #1232]	; 0x4d0
 80142c6:	4618      	mov	r0, r3
 80142c8:	f7f1 fde4 	bl	8005e94 <HAL_HCD_Start>
 80142cc:	4603      	mov	r3, r0
 80142ce:	73fb      	strb	r3, [r7, #15]

    usb_status = USBH_Get_USB_Status(hal_status);
 80142d0:	7bfb      	ldrb	r3, [r7, #15]
 80142d2:	4618      	mov	r0, r3
 80142d4:	f000 f9a0 	bl	8014618 <USBH_Get_USB_Status>
 80142d8:	4603      	mov	r3, r0
 80142da:	73bb      	strb	r3, [r7, #14]

    return usb_status;
 80142dc:	7bbb      	ldrb	r3, [r7, #14]
}
 80142de:	4618      	mov	r0, r3
 80142e0:	3710      	adds	r7, #16
 80142e2:	46bd      	mov	sp, r7
 80142e4:	bd80      	pop	{r7, pc}

080142e6 <USBH_LL_Stop>:
 *   @arg       USBH_OK(0)   , ;
 *   @arg       USBH_BUSY(1) , ;
 *   @arg                , ;
 */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 80142e6:	b580      	push	{r7, lr}
 80142e8:	b084      	sub	sp, #16
 80142ea:	af00      	add	r7, sp, #0
 80142ec:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef hal_status = HAL_OK;
 80142ee:	2300      	movs	r3, #0
 80142f0:	73fb      	strb	r3, [r7, #15]
    USBH_StatusTypeDef usb_status = USBH_OK;
 80142f2:	2300      	movs	r3, #0
 80142f4:	73bb      	strb	r3, [r7, #14]

    hal_status = HAL_HCD_Stop(phost->pData);
 80142f6:	687b      	ldr	r3, [r7, #4]
 80142f8:	f8d3 34d0 	ldr.w	r3, [r3, #1232]	; 0x4d0
 80142fc:	4618      	mov	r0, r3
 80142fe:	f7f1 fdec 	bl	8005eda <HAL_HCD_Stop>
 8014302:	4603      	mov	r3, r0
 8014304:	73fb      	strb	r3, [r7, #15]

    usb_status = USBH_Get_USB_Status(hal_status);
 8014306:	7bfb      	ldrb	r3, [r7, #15]
 8014308:	4618      	mov	r0, r3
 801430a:	f000 f985 	bl	8014618 <USBH_Get_USB_Status>
 801430e:	4603      	mov	r3, r0
 8014310:	73bb      	strb	r3, [r7, #14]

    return usb_status;
 8014312:	7bbb      	ldrb	r3, [r7, #14]
}
 8014314:	4618      	mov	r0, r3
 8014316:	3710      	adds	r7, #16
 8014318:	46bd      	mov	sp, r7
 801431a:	bd80      	pop	{r7, pc}

0801431c <USBH_LL_GetSpeed>:
 * @brief       USBH USB
 * @param       phost       : USBH
 * @retval      USBH 
 */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 801431c:	b580      	push	{r7, lr}
 801431e:	b084      	sub	sp, #16
 8014320:	af00      	add	r7, sp, #0
 8014322:	6078      	str	r0, [r7, #4]
    USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8014324:	2301      	movs	r3, #1
 8014326:	73fb      	strb	r3, [r7, #15]

    switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8014328:	687b      	ldr	r3, [r7, #4]
 801432a:	f8d3 34d0 	ldr.w	r3, [r3, #1232]	; 0x4d0
 801432e:	4618      	mov	r0, r3
 8014330:	f7f1 fe34 	bl	8005f9c <HAL_HCD_GetCurrentSpeed>
 8014334:	4603      	mov	r3, r0
 8014336:	2b02      	cmp	r3, #2
 8014338:	d012      	beq.n	8014360 <USBH_LL_GetSpeed+0x44>
 801433a:	2b02      	cmp	r3, #2
 801433c:	d816      	bhi.n	801436c <USBH_LL_GetSpeed+0x50>
 801433e:	2b00      	cmp	r3, #0
 8014340:	d002      	beq.n	8014348 <USBH_LL_GetSpeed+0x2c>
 8014342:	2b01      	cmp	r3, #1
 8014344:	d006      	beq.n	8014354 <USBH_LL_GetSpeed+0x38>
 8014346:	e011      	b.n	801436c <USBH_LL_GetSpeed+0x50>
    {
        case 0 :
            speed = USBH_SPEED_HIGH;
 8014348:	2300      	movs	r3, #0
 801434a:	73fb      	strb	r3, [r7, #15]
            printf("USB Host [HS]\r\n");
 801434c:	480d      	ldr	r0, [pc, #52]	; (8014384 <USBH_LL_GetSpeed+0x68>)
 801434e:	f004 fb53 	bl	80189f8 <puts>
            break;
 8014352:	e011      	b.n	8014378 <USBH_LL_GetSpeed+0x5c>

        case 1 :
            speed = USBH_SPEED_FULL;
 8014354:	2301      	movs	r3, #1
 8014356:	73fb      	strb	r3, [r7, #15]
            printf("USB Host [FS]\r\n");
 8014358:	480b      	ldr	r0, [pc, #44]	; (8014388 <USBH_LL_GetSpeed+0x6c>)
 801435a:	f004 fb4d 	bl	80189f8 <puts>
            break;
 801435e:	e00b      	b.n	8014378 <USBH_LL_GetSpeed+0x5c>

        case 2 :
            speed = USBH_SPEED_LOW;
 8014360:	2302      	movs	r3, #2
 8014362:	73fb      	strb	r3, [r7, #15]
            printf("USB Host [LS]\r\n");
 8014364:	4809      	ldr	r0, [pc, #36]	; (801438c <USBH_LL_GetSpeed+0x70>)
 8014366:	f004 fb47 	bl	80189f8 <puts>
            break;
 801436a:	e005      	b.n	8014378 <USBH_LL_GetSpeed+0x5c>

        default:
            printf("USB Host [FS?]\r\n");
 801436c:	4808      	ldr	r0, [pc, #32]	; (8014390 <USBH_LL_GetSpeed+0x74>)
 801436e:	f004 fb43 	bl	80189f8 <puts>
            speed = USBH_SPEED_FULL;
 8014372:	2301      	movs	r3, #1
 8014374:	73fb      	strb	r3, [r7, #15]
            break;
 8014376:	bf00      	nop
    }

    return  speed;
 8014378:	7bfb      	ldrb	r3, [r7, #15]
}
 801437a:	4618      	mov	r0, r3
 801437c:	3710      	adds	r7, #16
 801437e:	46bd      	mov	sp, r7
 8014380:	bd80      	pop	{r7, pc}
 8014382:	bf00      	nop
 8014384:	0801d1f8 	.word	0x0801d1f8
 8014388:	0801d208 	.word	0x0801d208
 801438c:	0801d218 	.word	0x0801d218
 8014390:	0801d228 	.word	0x0801d228

08014394 <USBH_LL_ResetPort>:
 *   @arg       USBH_OK(0)   , ;
 *   @arg       USBH_BUSY(1) , ;
 *   @arg                , ;
 */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8014394:	b580      	push	{r7, lr}
 8014396:	b084      	sub	sp, #16
 8014398:	af00      	add	r7, sp, #0
 801439a:	6078      	str	r0, [r7, #4]
    printf("USB reset port \r\n");
 801439c:	480e      	ldr	r0, [pc, #56]	; (80143d8 <USBH_LL_ResetPort+0x44>)
 801439e:	f004 fb2b 	bl	80189f8 <puts>
    delay_ms(100);
 80143a2:	2064      	movs	r0, #100	; 0x64
 80143a4:	f7f7 faa8 	bl	800b8f8 <delay_ms>

    HAL_StatusTypeDef hal_status = HAL_OK;
 80143a8:	2300      	movs	r3, #0
 80143aa:	73fb      	strb	r3, [r7, #15]
    USBH_StatusTypeDef usb_status = USBH_OK;
 80143ac:	2300      	movs	r3, #0
 80143ae:	73bb      	strb	r3, [r7, #14]

    hal_status = HAL_HCD_ResetPort(phost->pData);
 80143b0:	687b      	ldr	r3, [r7, #4]
 80143b2:	f8d3 34d0 	ldr.w	r3, [r3, #1232]	; 0x4d0
 80143b6:	4618      	mov	r0, r3
 80143b8:	f7f1 fdac 	bl	8005f14 <HAL_HCD_ResetPort>
 80143bc:	4603      	mov	r3, r0
 80143be:	73fb      	strb	r3, [r7, #15]

    usb_status = USBH_Get_USB_Status(hal_status);
 80143c0:	7bfb      	ldrb	r3, [r7, #15]
 80143c2:	4618      	mov	r0, r3
 80143c4:	f000 f928 	bl	8014618 <USBH_Get_USB_Status>
 80143c8:	4603      	mov	r3, r0
 80143ca:	73bb      	strb	r3, [r7, #14]

    return usb_status;
 80143cc:	7bbb      	ldrb	r3, [r7, #14]
}
 80143ce:	4618      	mov	r0, r3
 80143d0:	3710      	adds	r7, #16
 80143d2:	46bd      	mov	sp, r7
 80143d4:	bd80      	pop	{r7, pc}
 80143d6:	bf00      	nop
 80143d8:	0801d238 	.word	0x0801d238

080143dc <USBH_LL_GetLastXferSize>:
 * @param       phost       : USBH
 * @param       pipe        : 
 * @retval      
 */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80143dc:	b580      	push	{r7, lr}
 80143de:	b082      	sub	sp, #8
 80143e0:	af00      	add	r7, sp, #0
 80143e2:	6078      	str	r0, [r7, #4]
 80143e4:	460b      	mov	r3, r1
 80143e6:	70fb      	strb	r3, [r7, #3]
    return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 80143e8:	687b      	ldr	r3, [r7, #4]
 80143ea:	f8d3 34d0 	ldr.w	r3, [r3, #1232]	; 0x4d0
 80143ee:	78fa      	ldrb	r2, [r7, #3]
 80143f0:	4611      	mov	r1, r2
 80143f2:	4618      	mov	r0, r3
 80143f4:	f7f1 fdb0 	bl	8005f58 <HAL_HCD_HC_GetXferCount>
 80143f8:	4603      	mov	r3, r0
}
 80143fa:	4618      	mov	r0, r3
 80143fc:	3708      	adds	r7, #8
 80143fe:	46bd      	mov	sp, r7
 8014400:	bd80      	pop	{r7, pc}

08014402 <USBH_LL_OpenPipe>:
 *   @arg       USBH_BUSY(1) , ;
 *   @arg                , ;
 */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8014402:	b590      	push	{r4, r7, lr}
 8014404:	b089      	sub	sp, #36	; 0x24
 8014406:	af04      	add	r7, sp, #16
 8014408:	6078      	str	r0, [r7, #4]
 801440a:	4608      	mov	r0, r1
 801440c:	4611      	mov	r1, r2
 801440e:	461a      	mov	r2, r3
 8014410:	4603      	mov	r3, r0
 8014412:	70fb      	strb	r3, [r7, #3]
 8014414:	460b      	mov	r3, r1
 8014416:	70bb      	strb	r3, [r7, #2]
 8014418:	4613      	mov	r3, r2
 801441a:	707b      	strb	r3, [r7, #1]
    HAL_StatusTypeDef hal_status = HAL_OK;
 801441c:	2300      	movs	r3, #0
 801441e:	73fb      	strb	r3, [r7, #15]
    USBH_StatusTypeDef usb_status = USBH_OK;
 8014420:	2300      	movs	r3, #0
 8014422:	73bb      	strb	r3, [r7, #14]

    hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8014424:	687b      	ldr	r3, [r7, #4]
 8014426:	f8d3 04d0 	ldr.w	r0, [r3, #1232]	; 0x4d0
 801442a:	787c      	ldrb	r4, [r7, #1]
 801442c:	78ba      	ldrb	r2, [r7, #2]
 801442e:	78f9      	ldrb	r1, [r7, #3]
 8014430:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8014432:	9302      	str	r3, [sp, #8]
 8014434:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8014438:	9301      	str	r3, [sp, #4]
 801443a:	f897 3020 	ldrb.w	r3, [r7, #32]
 801443e:	9300      	str	r3, [sp, #0]
 8014440:	4623      	mov	r3, r4
 8014442:	f7f1 fa1b 	bl	800587c <HAL_HCD_HC_Init>
 8014446:	4603      	mov	r3, r0
 8014448:	73fb      	strb	r3, [r7, #15]
                                 dev_address, speed, ep_type, mps);

    usb_status = USBH_Get_USB_Status(hal_status);
 801444a:	7bfb      	ldrb	r3, [r7, #15]
 801444c:	4618      	mov	r0, r3
 801444e:	f000 f8e3 	bl	8014618 <USBH_Get_USB_Status>
 8014452:	4603      	mov	r3, r0
 8014454:	73bb      	strb	r3, [r7, #14]

    return usb_status;
 8014456:	7bbb      	ldrb	r3, [r7, #14]
}
 8014458:	4618      	mov	r0, r3
 801445a:	3714      	adds	r7, #20
 801445c:	46bd      	mov	sp, r7
 801445e:	bd90      	pop	{r4, r7, pc}

08014460 <USBH_LL_ClosePipe>:
 *   @arg       USBH_OK(0)   , ;
 *   @arg       USBH_BUSY(1) , ;
 *   @arg                , ;
 */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8014460:	b580      	push	{r7, lr}
 8014462:	b084      	sub	sp, #16
 8014464:	af00      	add	r7, sp, #0
 8014466:	6078      	str	r0, [r7, #4]
 8014468:	460b      	mov	r3, r1
 801446a:	70fb      	strb	r3, [r7, #3]
    HAL_StatusTypeDef hal_status = HAL_OK;
 801446c:	2300      	movs	r3, #0
 801446e:	73fb      	strb	r3, [r7, #15]
    USBH_StatusTypeDef usb_status = USBH_OK;
 8014470:	2300      	movs	r3, #0
 8014472:	73bb      	strb	r3, [r7, #14]

    hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8014474:	687b      	ldr	r3, [r7, #4]
 8014476:	f8d3 34d0 	ldr.w	r3, [r3, #1232]	; 0x4d0
 801447a:	78fa      	ldrb	r2, [r7, #3]
 801447c:	4611      	mov	r1, r2
 801447e:	4618      	mov	r0, r3
 8014480:	f7f1 fa8b 	bl	800599a <HAL_HCD_HC_Halt>
 8014484:	4603      	mov	r3, r0
 8014486:	73fb      	strb	r3, [r7, #15]

    usb_status = USBH_Get_USB_Status(hal_status);
 8014488:	7bfb      	ldrb	r3, [r7, #15]
 801448a:	4618      	mov	r0, r3
 801448c:	f000 f8c4 	bl	8014618 <USBH_Get_USB_Status>
 8014490:	4603      	mov	r3, r0
 8014492:	73bb      	strb	r3, [r7, #14]

    return usb_status;
 8014494:	7bbb      	ldrb	r3, [r7, #14]
}
 8014496:	4618      	mov	r0, r3
 8014498:	3710      	adds	r7, #16
 801449a:	46bd      	mov	sp, r7
 801449c:	bd80      	pop	{r7, pc}

0801449e <USBH_LL_SubmitURB>:
 *   @arg                , ;
 */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 801449e:	b590      	push	{r4, r7, lr}
 80144a0:	b089      	sub	sp, #36	; 0x24
 80144a2:	af04      	add	r7, sp, #16
 80144a4:	6078      	str	r0, [r7, #4]
 80144a6:	4608      	mov	r0, r1
 80144a8:	4611      	mov	r1, r2
 80144aa:	461a      	mov	r2, r3
 80144ac:	4603      	mov	r3, r0
 80144ae:	70fb      	strb	r3, [r7, #3]
 80144b0:	460b      	mov	r3, r1
 80144b2:	70bb      	strb	r3, [r7, #2]
 80144b4:	4613      	mov	r3, r2
 80144b6:	707b      	strb	r3, [r7, #1]
    HAL_StatusTypeDef hal_status = HAL_OK;
 80144b8:	2300      	movs	r3, #0
 80144ba:	73fb      	strb	r3, [r7, #15]
    USBH_StatusTypeDef usb_status = USBH_OK;
 80144bc:	2300      	movs	r3, #0
 80144be:	73bb      	strb	r3, [r7, #14]

    hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction,
 80144c0:	687b      	ldr	r3, [r7, #4]
 80144c2:	f8d3 04d0 	ldr.w	r0, [r3, #1232]	; 0x4d0
 80144c6:	787c      	ldrb	r4, [r7, #1]
 80144c8:	78ba      	ldrb	r2, [r7, #2]
 80144ca:	78f9      	ldrb	r1, [r7, #3]
 80144cc:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80144d0:	9303      	str	r3, [sp, #12]
 80144d2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80144d4:	9302      	str	r3, [sp, #8]
 80144d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80144d8:	9301      	str	r3, [sp, #4]
 80144da:	f897 3020 	ldrb.w	r3, [r7, #32]
 80144de:	9300      	str	r3, [sp, #0]
 80144e0:	4623      	mov	r3, r4
 80144e2:	f7f1 fa7d 	bl	80059e0 <HAL_HCD_HC_SubmitRequest>
 80144e6:	4603      	mov	r3, r0
 80144e8:	73fb      	strb	r3, [r7, #15]
                                          ep_type, token, pbuff, length,
                                          do_ping);
    usb_status =  USBH_Get_USB_Status(hal_status);
 80144ea:	7bfb      	ldrb	r3, [r7, #15]
 80144ec:	4618      	mov	r0, r3
 80144ee:	f000 f893 	bl	8014618 <USBH_Get_USB_Status>
 80144f2:	4603      	mov	r3, r0
 80144f4:	73bb      	strb	r3, [r7, #14]

    return usb_status;
 80144f6:	7bbb      	ldrb	r3, [r7, #14]
}
 80144f8:	4618      	mov	r0, r3
 80144fa:	3714      	adds	r7, #20
 80144fc:	46bd      	mov	sp, r7
 80144fe:	bd90      	pop	{r4, r7, pc}

08014500 <USBH_LL_GetURBState>:
  *     @arg URB_NYET
  *     @arg URB_ERROR
  *     @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8014500:	b580      	push	{r7, lr}
 8014502:	b082      	sub	sp, #8
 8014504:	af00      	add	r7, sp, #0
 8014506:	6078      	str	r0, [r7, #4]
 8014508:	460b      	mov	r3, r1
 801450a:	70fb      	strb	r3, [r7, #3]
    return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 801450c:	687b      	ldr	r3, [r7, #4]
 801450e:	f8d3 34d0 	ldr.w	r3, [r3, #1232]	; 0x4d0
 8014512:	78fa      	ldrb	r2, [r7, #3]
 8014514:	4611      	mov	r1, r2
 8014516:	4618      	mov	r0, r3
 8014518:	f7f1 fd0a 	bl	8005f30 <HAL_HCD_HC_GetURBState>
 801451c:	4603      	mov	r3, r0
}
 801451e:	4618      	mov	r0, r3
 8014520:	3708      	adds	r7, #8
 8014522:	46bd      	mov	sp, r7
 8014524:	bd80      	pop	{r7, pc}

08014526 <USBH_LL_DriverVBUS>:
 *   @arg       USBH_OK(0)   , ;
 *   @arg       USBH_BUSY(1) , ;
 *   @arg                , ;
 */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8014526:	b580      	push	{r7, lr}
 8014528:	b082      	sub	sp, #8
 801452a:	af00      	add	r7, sp, #0
 801452c:	6078      	str	r0, [r7, #4]
 801452e:	460b      	mov	r3, r1
 8014530:	70fb      	strb	r3, [r7, #3]
        {
            /* VBUS */
        }
    }

    USBH_Delay(200);
 8014532:	20c8      	movs	r0, #200	; 0xc8
 8014534:	f000 f865 	bl	8014602 <USBH_Delay>
    return USBH_OK;
 8014538:	2300      	movs	r3, #0
}
 801453a:	4618      	mov	r0, r3
 801453c:	3708      	adds	r7, #8
 801453e:	46bd      	mov	sp, r7
 8014540:	bd80      	pop	{r7, pc}

08014542 <USBH_LL_SetToggle>:
 *   @arg       USBH_OK(0)   , ;
 *   @arg       USBH_BUSY(1) , ;
 *   @arg                , ;
 */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8014542:	b480      	push	{r7}
 8014544:	b085      	sub	sp, #20
 8014546:	af00      	add	r7, sp, #0
 8014548:	6078      	str	r0, [r7, #4]
 801454a:	460b      	mov	r3, r1
 801454c:	70fb      	strb	r3, [r7, #3]
 801454e:	4613      	mov	r3, r2
 8014550:	70bb      	strb	r3, [r7, #2]
    HCD_HandleTypeDef *pHandle;
    pHandle = phost->pData;
 8014552:	687b      	ldr	r3, [r7, #4]
 8014554:	f8d3 34d0 	ldr.w	r3, [r3, #1232]	; 0x4d0
 8014558:	60fb      	str	r3, [r7, #12]

    if (pHandle->hc[pipe].ep_is_in)
 801455a:	78fb      	ldrb	r3, [r7, #3]
 801455c:	68fa      	ldr	r2, [r7, #12]
 801455e:	212c      	movs	r1, #44	; 0x2c
 8014560:	fb01 f303 	mul.w	r3, r1, r3
 8014564:	4413      	add	r3, r2
 8014566:	333b      	adds	r3, #59	; 0x3b
 8014568:	781b      	ldrb	r3, [r3, #0]
 801456a:	2b00      	cmp	r3, #0
 801456c:	d009      	beq.n	8014582 <USBH_LL_SetToggle+0x40>
    {
        pHandle->hc[pipe].toggle_in = toggle;
 801456e:	78fb      	ldrb	r3, [r7, #3]
 8014570:	68fa      	ldr	r2, [r7, #12]
 8014572:	212c      	movs	r1, #44	; 0x2c
 8014574:	fb01 f303 	mul.w	r3, r1, r3
 8014578:	4413      	add	r3, r2
 801457a:	3354      	adds	r3, #84	; 0x54
 801457c:	78ba      	ldrb	r2, [r7, #2]
 801457e:	701a      	strb	r2, [r3, #0]
 8014580:	e008      	b.n	8014594 <USBH_LL_SetToggle+0x52>
    }
    else
    {
        pHandle->hc[pipe].toggle_out = toggle;
 8014582:	78fb      	ldrb	r3, [r7, #3]
 8014584:	68fa      	ldr	r2, [r7, #12]
 8014586:	212c      	movs	r1, #44	; 0x2c
 8014588:	fb01 f303 	mul.w	r3, r1, r3
 801458c:	4413      	add	r3, r2
 801458e:	3355      	adds	r3, #85	; 0x55
 8014590:	78ba      	ldrb	r2, [r7, #2]
 8014592:	701a      	strb	r2, [r3, #0]
    }

    return USBH_OK;
 8014594:	2300      	movs	r3, #0
}
 8014596:	4618      	mov	r0, r3
 8014598:	3714      	adds	r7, #20
 801459a:	46bd      	mov	sp, r7
 801459c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80145a0:	4770      	bx	lr

080145a2 <USBH_LL_GetToggle>:
 * @param       phost       : USBH
 * @param       pipe        : 
 * @retval      
 */
uint8_t USBH_LL_GetToggle(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80145a2:	b480      	push	{r7}
 80145a4:	b085      	sub	sp, #20
 80145a6:	af00      	add	r7, sp, #0
 80145a8:	6078      	str	r0, [r7, #4]
 80145aa:	460b      	mov	r3, r1
 80145ac:	70fb      	strb	r3, [r7, #3]
    uint8_t toggle = 0;
 80145ae:	2300      	movs	r3, #0
 80145b0:	73fb      	strb	r3, [r7, #15]
    HCD_HandleTypeDef *pHandle;
    pHandle = phost->pData;
 80145b2:	687b      	ldr	r3, [r7, #4]
 80145b4:	f8d3 34d0 	ldr.w	r3, [r3, #1232]	; 0x4d0
 80145b8:	60bb      	str	r3, [r7, #8]

    if (pHandle->hc[pipe].ep_is_in)
 80145ba:	78fb      	ldrb	r3, [r7, #3]
 80145bc:	68ba      	ldr	r2, [r7, #8]
 80145be:	212c      	movs	r1, #44	; 0x2c
 80145c0:	fb01 f303 	mul.w	r3, r1, r3
 80145c4:	4413      	add	r3, r2
 80145c6:	333b      	adds	r3, #59	; 0x3b
 80145c8:	781b      	ldrb	r3, [r3, #0]
 80145ca:	2b00      	cmp	r3, #0
 80145cc:	d009      	beq.n	80145e2 <USBH_LL_GetToggle+0x40>
    {
        toggle = pHandle->hc[pipe].toggle_in;
 80145ce:	78fb      	ldrb	r3, [r7, #3]
 80145d0:	68ba      	ldr	r2, [r7, #8]
 80145d2:	212c      	movs	r1, #44	; 0x2c
 80145d4:	fb01 f303 	mul.w	r3, r1, r3
 80145d8:	4413      	add	r3, r2
 80145da:	3354      	adds	r3, #84	; 0x54
 80145dc:	781b      	ldrb	r3, [r3, #0]
 80145de:	73fb      	strb	r3, [r7, #15]
 80145e0:	e008      	b.n	80145f4 <USBH_LL_GetToggle+0x52>
    }
    else
    {
        toggle = pHandle->hc[pipe].toggle_out;
 80145e2:	78fb      	ldrb	r3, [r7, #3]
 80145e4:	68ba      	ldr	r2, [r7, #8]
 80145e6:	212c      	movs	r1, #44	; 0x2c
 80145e8:	fb01 f303 	mul.w	r3, r1, r3
 80145ec:	4413      	add	r3, r2
 80145ee:	3355      	adds	r3, #85	; 0x55
 80145f0:	781b      	ldrb	r3, [r3, #0]
 80145f2:	73fb      	strb	r3, [r7, #15]
    }

    return toggle;
 80145f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80145f6:	4618      	mov	r0, r3
 80145f8:	3714      	adds	r7, #20
 80145fa:	46bd      	mov	sp, r7
 80145fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014600:	4770      	bx	lr

08014602 <USBH_Delay>:
 * @brief       USBH (ms)
 * @param       Delay       : ms
 * @retval      
 */
void USBH_Delay(uint32_t Delay)
{
 8014602:	b580      	push	{r7, lr}
 8014604:	b082      	sub	sp, #8
 8014606:	af00      	add	r7, sp, #0
 8014608:	6078      	str	r0, [r7, #4]
    HAL_Delay(Delay);
 801460a:	6878      	ldr	r0, [r7, #4]
 801460c:	f7f7 f9a8 	bl	800b960 <HAL_Delay>
}
 8014610:	bf00      	nop
 8014612:	3708      	adds	r7, #8
 8014614:	46bd      	mov	sp, r7
 8014616:	bd80      	pop	{r7, pc}

08014618 <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8014618:	b480      	push	{r7}
 801461a:	b085      	sub	sp, #20
 801461c:	af00      	add	r7, sp, #0
 801461e:	4603      	mov	r3, r0
 8014620:	71fb      	strb	r3, [r7, #7]
    USBH_StatusTypeDef usb_status = USBH_OK;
 8014622:	2300      	movs	r3, #0
 8014624:	73fb      	strb	r3, [r7, #15]

    switch (hal_status)
 8014626:	79fb      	ldrb	r3, [r7, #7]
 8014628:	2b03      	cmp	r3, #3
 801462a:	d817      	bhi.n	801465c <USBH_Get_USB_Status+0x44>
 801462c:	a201      	add	r2, pc, #4	; (adr r2, 8014634 <USBH_Get_USB_Status+0x1c>)
 801462e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014632:	bf00      	nop
 8014634:	08014645 	.word	0x08014645
 8014638:	0801464b 	.word	0x0801464b
 801463c:	08014651 	.word	0x08014651
 8014640:	08014657 	.word	0x08014657
    {
        case HAL_OK :
            usb_status = USBH_OK;
 8014644:	2300      	movs	r3, #0
 8014646:	73fb      	strb	r3, [r7, #15]
            break;
 8014648:	e00b      	b.n	8014662 <USBH_Get_USB_Status+0x4a>

        case HAL_ERROR :
            usb_status = USBH_FAIL;
 801464a:	2302      	movs	r3, #2
 801464c:	73fb      	strb	r3, [r7, #15]
            break;
 801464e:	e008      	b.n	8014662 <USBH_Get_USB_Status+0x4a>

        case HAL_BUSY :
            usb_status = USBH_BUSY;
 8014650:	2301      	movs	r3, #1
 8014652:	73fb      	strb	r3, [r7, #15]
            break;
 8014654:	e005      	b.n	8014662 <USBH_Get_USB_Status+0x4a>

        case HAL_TIMEOUT :
            usb_status = USBH_FAIL;
 8014656:	2302      	movs	r3, #2
 8014658:	73fb      	strb	r3, [r7, #15]
            break;
 801465a:	e002      	b.n	8014662 <USBH_Get_USB_Status+0x4a>

        default :
            usb_status = USBH_FAIL;
 801465c:	2302      	movs	r3, #2
 801465e:	73fb      	strb	r3, [r7, #15]
            break;
 8014660:	bf00      	nop
    }

    return usb_status;
 8014662:	7bfb      	ldrb	r3, [r7, #15]
}
 8014664:	4618      	mov	r0, r3
 8014666:	3714      	adds	r7, #20
 8014668:	46bd      	mov	sp, r7
 801466a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801466e:	4770      	bx	lr

08014670 <USBH_initialize>:
 * @brief        USBH
 * @param       
 * @retval      
 */
DSTATUS USBH_initialize(void)
{
 8014670:	b480      	push	{r7}
 8014672:	af00      	add	r7, sp, #0
    return RES_OK;
 8014674:	2300      	movs	r3, #0
}
 8014676:	4618      	mov	r0, r3
 8014678:	46bd      	mov	sp, r7
 801467a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801467e:	4770      	bx	lr

08014680 <USBH_read>:
 * @param       sector : 
 * @param       count  : 
 * @retval      (DRESULT)
 */
DRESULT USBH_read(BYTE *buff, DWORD sector, UINT count)
{
 8014680:	b580      	push	{r7, lr}
 8014682:	b096      	sub	sp, #88	; 0x58
 8014684:	af02      	add	r7, sp, #8
 8014686:	60f8      	str	r0, [r7, #12]
 8014688:	60b9      	str	r1, [r7, #8]
 801468a:	607a      	str	r2, [r7, #4]
    DRESULT res = RES_ERROR;
 801468c:	2301      	movs	r3, #1
 801468e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    MSC_LUNTypeDef info;
    MSC_HandleTypeDef *MSC_Handle = g_hUSBHost.pActiveClass->pData;
 8014692:	4b1e      	ldr	r3, [pc, #120]	; (801470c <USBH_read+0x8c>)
 8014694:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 8014698:	69db      	ldr	r3, [r3, #28]
 801469a:	64bb      	str	r3, [r7, #72]	; 0x48
    
    if (USBH_MSC_Read(&g_hUSBHost, MSC_Handle->current_lun, sector, buff, count) == USBH_OK)
 801469c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801469e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80146a2:	b2d9      	uxtb	r1, r3
 80146a4:	687b      	ldr	r3, [r7, #4]
 80146a6:	9300      	str	r3, [sp, #0]
 80146a8:	68fb      	ldr	r3, [r7, #12]
 80146aa:	68ba      	ldr	r2, [r7, #8]
 80146ac:	4817      	ldr	r0, [pc, #92]	; (801470c <USBH_read+0x8c>)
 80146ae:	f000 fe59 	bl	8015364 <USBH_MSC_Read>
 80146b2:	4603      	mov	r3, r0
 80146b4:	2b00      	cmp	r3, #0
 80146b6:	d103      	bne.n	80146c0 <USBH_read+0x40>
    {
        res = RES_OK;
 80146b8:	2300      	movs	r3, #0
 80146ba:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 80146be:	e01e      	b.n	80146fe <USBH_read+0x7e>
    }
    else
    {
        printf("U\r\n");
 80146c0:	4813      	ldr	r0, [pc, #76]	; (8014710 <USBH_read+0x90>)
 80146c2:	f004 f999 	bl	80189f8 <puts>
        USBH_MSC_GetLUNInfo(&g_hUSBHost, MSC_Handle->current_lun, &info);
 80146c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80146c8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80146cc:	b2db      	uxtb	r3, r3
 80146ce:	f107 0214 	add.w	r2, r7, #20
 80146d2:	4619      	mov	r1, r3
 80146d4:	480d      	ldr	r0, [pc, #52]	; (801470c <USBH_read+0x8c>)
 80146d6:	f000 fe21 	bl	801531c <USBH_MSC_GetLUNInfo>
        switch (info.sense.asc)
 80146da:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80146de:	2b3a      	cmp	r3, #58	; 0x3a
 80146e0:	d005      	beq.n	80146ee <USBH_read+0x6e>
 80146e2:	2b3a      	cmp	r3, #58	; 0x3a
 80146e4:	dc07      	bgt.n	80146f6 <USBH_read+0x76>
 80146e6:	2b04      	cmp	r3, #4
 80146e8:	d001      	beq.n	80146ee <USBH_read+0x6e>
 80146ea:	2b28      	cmp	r3, #40	; 0x28
 80146ec:	d103      	bne.n	80146f6 <USBH_read+0x76>
        {
            case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
            case SCSI_ASC_MEDIUM_NOT_PRESENT:
            case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
                USBH_ErrLog("USB Disk is not ready!");
                res = RES_NOTRDY;
 80146ee:	2303      	movs	r3, #3
 80146f0:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
                break;
 80146f4:	e003      	b.n	80146fe <USBH_read+0x7e>
            default:
                res = RES_ERROR;
 80146f6:	2301      	movs	r3, #1
 80146f8:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
                break;
 80146fc:	bf00      	nop
        }
    }
    return res;
 80146fe:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 8014702:	4618      	mov	r0, r3
 8014704:	3750      	adds	r7, #80	; 0x50
 8014706:	46bd      	mov	sp, r7
 8014708:	bd80      	pop	{r7, pc}
 801470a:	bf00      	nop
 801470c:	200057d0 	.word	0x200057d0
 8014710:	0801d274 	.word	0x0801d274

08014714 <USBH_write>:
 * @param       sector : 
 * @param       count  : 
 * @retval      (DRESULT)
 */
DRESULT USBH_write(const BYTE *buff, DWORD sector, UINT count)
{
 8014714:	b580      	push	{r7, lr}
 8014716:	b096      	sub	sp, #88	; 0x58
 8014718:	af02      	add	r7, sp, #8
 801471a:	60f8      	str	r0, [r7, #12]
 801471c:	60b9      	str	r1, [r7, #8]
 801471e:	607a      	str	r2, [r7, #4]
    DRESULT res = RES_ERROR;
 8014720:	2301      	movs	r3, #1
 8014722:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    MSC_LUNTypeDef info;
    MSC_HandleTypeDef *MSC_Handle = g_hUSBHost.pActiveClass->pData;
 8014726:	4b22      	ldr	r3, [pc, #136]	; (80147b0 <USBH_write+0x9c>)
 8014728:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 801472c:	69db      	ldr	r3, [r3, #28]
 801472e:	64bb      	str	r3, [r7, #72]	; 0x48
    if (USBH_MSC_Write(&g_hUSBHost, MSC_Handle->current_lun, sector, (BYTE *)buff, count) == USBH_OK)
 8014730:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8014732:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014736:	b2d9      	uxtb	r1, r3
 8014738:	687b      	ldr	r3, [r7, #4]
 801473a:	9300      	str	r3, [sp, #0]
 801473c:	68fb      	ldr	r3, [r7, #12]
 801473e:	68ba      	ldr	r2, [r7, #8]
 8014740:	481b      	ldr	r0, [pc, #108]	; (80147b0 <USBH_write+0x9c>)
 8014742:	f000 fe78 	bl	8015436 <USBH_MSC_Write>
 8014746:	4603      	mov	r3, r0
 8014748:	2b00      	cmp	r3, #0
 801474a:	d103      	bne.n	8014754 <USBH_write+0x40>
    {
        res = RES_OK;
 801474c:	2300      	movs	r3, #0
 801474e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8014752:	e026      	b.n	80147a2 <USBH_write+0x8e>
    }
    else
    {
        printf("U\r\n");
 8014754:	4817      	ldr	r0, [pc, #92]	; (80147b4 <USBH_write+0xa0>)
 8014756:	f004 f94f 	bl	80189f8 <puts>
        USBH_MSC_GetLUNInfo(&g_hUSBHost, MSC_Handle->current_lun, &info);
 801475a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801475c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014760:	b2db      	uxtb	r3, r3
 8014762:	f107 0214 	add.w	r2, r7, #20
 8014766:	4619      	mov	r1, r3
 8014768:	4811      	ldr	r0, [pc, #68]	; (80147b0 <USBH_write+0x9c>)
 801476a:	f000 fdd7 	bl	801531c <USBH_MSC_GetLUNInfo>
        switch (info.sense.asc)
 801476e:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8014772:	2b3a      	cmp	r3, #58	; 0x3a
 8014774:	d00d      	beq.n	8014792 <USBH_write+0x7e>
 8014776:	2b3a      	cmp	r3, #58	; 0x3a
 8014778:	dc0f      	bgt.n	801479a <USBH_write+0x86>
 801477a:	2b28      	cmp	r3, #40	; 0x28
 801477c:	d009      	beq.n	8014792 <USBH_write+0x7e>
 801477e:	2b28      	cmp	r3, #40	; 0x28
 8014780:	dc0b      	bgt.n	801479a <USBH_write+0x86>
 8014782:	2b04      	cmp	r3, #4
 8014784:	d005      	beq.n	8014792 <USBH_write+0x7e>
 8014786:	2b27      	cmp	r3, #39	; 0x27
 8014788:	d107      	bne.n	801479a <USBH_write+0x86>
        {
            case SCSI_ASC_WRITE_PROTECTED:
                USBH_ErrLog("USB Disk is Write protected!");
                res = RES_WRPRT;
 801478a:	2302      	movs	r3, #2
 801478c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
                break;
 8014790:	e007      	b.n	80147a2 <USBH_write+0x8e>
            case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
            case SCSI_ASC_MEDIUM_NOT_PRESENT:
            case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
                USBH_ErrLog("USB Disk is not ready!");
                res = RES_NOTRDY;
 8014792:	2303      	movs	r3, #3
 8014794:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
                break;
 8014798:	e003      	b.n	80147a2 <USBH_write+0x8e>
            default:
                res = RES_ERROR;
 801479a:	2301      	movs	r3, #1
 801479c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
                break;
 80147a0:	bf00      	nop
        }
    }
    return res;
 80147a2:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 80147a6:	4618      	mov	r0, r3
 80147a8:	3750      	adds	r7, #80	; 0x50
 80147aa:	46bd      	mov	sp, r7
 80147ac:	bd80      	pop	{r7, pc}
 80147ae:	bf00      	nop
 80147b0:	200057d0 	.word	0x200057d0
 80147b4:	0801d284 	.word	0x0801d284

080147b8 <USBH_ioctl>:
 * @param       cmd    : 
 * @param       buff   : 
 * @retval      (DRESULT)
 */
DRESULT USBH_ioctl(BYTE cmd,void *buff)
{
 80147b8:	b580      	push	{r7, lr}
 80147ba:	b092      	sub	sp, #72	; 0x48
 80147bc:	af00      	add	r7, sp, #0
 80147be:	4603      	mov	r3, r0
 80147c0:	6039      	str	r1, [r7, #0]
 80147c2:	71fb      	strb	r3, [r7, #7]
    DRESULT res = RES_ERROR;
 80147c4:	2301      	movs	r3, #1
 80147c6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    MSC_LUNTypeDef info;
    MSC_HandleTypeDef *MSC_Handle = g_hUSBHost.pActiveClass->pData;
 80147ca:	4b3f      	ldr	r3, [pc, #252]	; (80148c8 <USBH_ioctl+0x110>)
 80147cc:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 80147d0:	69db      	ldr	r3, [r3, #28]
 80147d2:	643b      	str	r3, [r7, #64]	; 0x40
    switch(cmd)
 80147d4:	79fb      	ldrb	r3, [r7, #7]
 80147d6:	2b03      	cmp	r3, #3
 80147d8:	d86b      	bhi.n	80148b2 <USBH_ioctl+0xfa>
 80147da:	a201      	add	r2, pc, #4	; (adr r2, 80147e0 <USBH_ioctl+0x28>)
 80147dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80147e0:	080147f1 	.word	0x080147f1
 80147e4:	080147f9 	.word	0x080147f9
 80147e8:	08014833 	.word	0x08014833
 80147ec:	0801486f 	.word	0x0801486f
    {
        case CTRL_SYNC:
            res = RES_OK;
 80147f0:	2300      	movs	r3, #0
 80147f2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            break;
 80147f6:	e060      	b.n	80148ba <USBH_ioctl+0x102>
        case GET_SECTOR_COUNT : /*  */
            if (USBH_MSC_GetLUNInfo(&g_hUSBHost, MSC_Handle->current_lun, &info) == USBH_OK)
 80147f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80147fa:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80147fe:	b2db      	uxtb	r3, r3
 8014800:	f107 020c 	add.w	r2, r7, #12
 8014804:	4619      	mov	r1, r3
 8014806:	4830      	ldr	r0, [pc, #192]	; (80148c8 <USBH_ioctl+0x110>)
 8014808:	f000 fd88 	bl	801531c <USBH_MSC_GetLUNInfo>
 801480c:	4603      	mov	r3, r0
 801480e:	2b00      	cmp	r3, #0
 8014810:	d10b      	bne.n	801482a <USBH_ioctl+0x72>
            {
                *(DWORD*)buff = info.capacity.block_nbr;
 8014812:	693a      	ldr	r2, [r7, #16]
 8014814:	683b      	ldr	r3, [r7, #0]
 8014816:	601a      	str	r2, [r3, #0]
                res = RES_OK;
 8014818:	2300      	movs	r3, #0
 801481a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
                printf(":%d\r\n", info.capacity.block_nbr);
 801481e:	693b      	ldr	r3, [r7, #16]
 8014820:	4619      	mov	r1, r3
 8014822:	482a      	ldr	r0, [pc, #168]	; (80148cc <USBH_ioctl+0x114>)
 8014824:	f004 f862 	bl	80188ec <iprintf>
            }
            else
            {
                res = RES_ERROR;
            }
            break;
 8014828:	e047      	b.n	80148ba <USBH_ioctl+0x102>
                res = RES_ERROR;
 801482a:	2301      	movs	r3, #1
 801482c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            break;
 8014830:	e043      	b.n	80148ba <USBH_ioctl+0x102>
        case GET_SECTOR_SIZE : /*  */
            if (USBH_MSC_GetLUNInfo(&g_hUSBHost, MSC_Handle->current_lun, &info) == USBH_OK)
 8014832:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8014834:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014838:	b2db      	uxtb	r3, r3
 801483a:	f107 020c 	add.w	r2, r7, #12
 801483e:	4619      	mov	r1, r3
 8014840:	4821      	ldr	r0, [pc, #132]	; (80148c8 <USBH_ioctl+0x110>)
 8014842:	f000 fd6b 	bl	801531c <USBH_MSC_GetLUNInfo>
 8014846:	4603      	mov	r3, r0
 8014848:	2b00      	cmp	r3, #0
 801484a:	d10c      	bne.n	8014866 <USBH_ioctl+0xae>
            {
                *(DWORD*)buff = info.capacity.block_size;
 801484c:	8abb      	ldrh	r3, [r7, #20]
 801484e:	461a      	mov	r2, r3
 8014850:	683b      	ldr	r3, [r7, #0]
 8014852:	601a      	str	r2, [r3, #0]
                res = RES_OK;
 8014854:	2300      	movs	r3, #0
 8014856:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
                printf(":%d\r\n", info.capacity.block_size);
 801485a:	8abb      	ldrh	r3, [r7, #20]
 801485c:	4619      	mov	r1, r3
 801485e:	481c      	ldr	r0, [pc, #112]	; (80148d0 <USBH_ioctl+0x118>)
 8014860:	f004 f844 	bl	80188ec <iprintf>
            }
            else
            {
                res = RES_ERROR;
            }
            break;
 8014864:	e029      	b.n	80148ba <USBH_ioctl+0x102>
                res = RES_ERROR;
 8014866:	2301      	movs	r3, #1
 8014868:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            break;
 801486c:	e025      	b.n	80148ba <USBH_ioctl+0x102>
        case GET_BLOCK_SIZE :   /*  */

            if(USBH_MSC_GetLUNInfo(&g_hUSBHost, MSC_Handle->current_lun, &info) == USBH_OK)
 801486e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8014870:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014874:	b2db      	uxtb	r3, r3
 8014876:	f107 020c 	add.w	r2, r7, #12
 801487a:	4619      	mov	r1, r3
 801487c:	4812      	ldr	r0, [pc, #72]	; (80148c8 <USBH_ioctl+0x110>)
 801487e:	f000 fd4d 	bl	801531c <USBH_MSC_GetLUNInfo>
 8014882:	4603      	mov	r3, r0
 8014884:	2b00      	cmp	r3, #0
 8014886:	d110      	bne.n	80148aa <USBH_ioctl+0xf2>
            {
                *(DWORD*)buff = info.capacity.block_size/USB_DEFAULT_BLOCK_SIZE;
 8014888:	8abb      	ldrh	r3, [r7, #20]
 801488a:	0a5b      	lsrs	r3, r3, #9
 801488c:	b29b      	uxth	r3, r3
 801488e:	461a      	mov	r2, r3
 8014890:	683b      	ldr	r3, [r7, #0]
 8014892:	601a      	str	r2, [r3, #0]
                printf(":%d\r\n", info.capacity.block_size/USB_DEFAULT_BLOCK_SIZE);
 8014894:	8abb      	ldrh	r3, [r7, #20]
 8014896:	0a5b      	lsrs	r3, r3, #9
 8014898:	b29b      	uxth	r3, r3
 801489a:	4619      	mov	r1, r3
 801489c:	480d      	ldr	r0, [pc, #52]	; (80148d4 <USBH_ioctl+0x11c>)
 801489e:	f004 f825 	bl	80188ec <iprintf>
                res = RES_OK;
 80148a2:	2300      	movs	r3, #0
 80148a4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            }
            else
            {
                res = RES_ERROR;
            }
            break;
 80148a8:	e007      	b.n	80148ba <USBH_ioctl+0x102>
                res = RES_ERROR;
 80148aa:	2301      	movs	r3, #1
 80148ac:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            break;
 80148b0:	e003      	b.n	80148ba <USBH_ioctl+0x102>
        default:
            res = RES_PARERR;
 80148b2:	2304      	movs	r3, #4
 80148b4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            break;
 80148b8:	bf00      	nop
    }
    return res;
 80148ba:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 80148be:	4618      	mov	r0, r3
 80148c0:	3748      	adds	r7, #72	; 0x48
 80148c2:	46bd      	mov	sp, r7
 80148c4:	bd80      	pop	{r7, pc}
 80148c6:	bf00      	nop
 80148c8:	200057d0 	.word	0x200057d0
 80148cc:	0801d294 	.word	0x0801d294
 80148d0:	0801d2a4 	.word	0x0801d2a4
 80148d4:	0801d2b4 	.word	0x0801d2b4

080148d8 <USBH_MSC_InterfaceInit>:
  *         The function init the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 80148d8:	b590      	push	{r4, r7, lr}
 80148da:	b089      	sub	sp, #36	; 0x24
 80148dc:	af04      	add	r7, sp, #16
 80148de:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  uint8_t interface;
  MSC_HandleTypeDef *MSC_Handle;

  interface = USBH_FindInterface(phost, phost->pActiveClass->ClassCode, MSC_TRANSPARENT, MSC_BOT);
 80148e0:	687b      	ldr	r3, [r7, #4]
 80148e2:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 80148e6:	7919      	ldrb	r1, [r3, #4]
 80148e8:	2350      	movs	r3, #80	; 0x50
 80148ea:	2206      	movs	r2, #6
 80148ec:	6878      	ldr	r0, [r7, #4]
 80148ee:	f001 fc2f 	bl	8016150 <USBH_FindInterface>
 80148f2:	4603      	mov	r3, r0
 80148f4:	73fb      	strb	r3, [r7, #15]

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* Not Valid Interface */
 80148f6:	7bfb      	ldrb	r3, [r7, #15]
 80148f8:	2bff      	cmp	r3, #255	; 0xff
 80148fa:	d002      	beq.n	8014902 <USBH_MSC_InterfaceInit+0x2a>
 80148fc:	7bfb      	ldrb	r3, [r7, #15]
 80148fe:	2b01      	cmp	r3, #1
 8014900:	d901      	bls.n	8014906 <USBH_MSC_InterfaceInit+0x2e>
  {
    USBH_DbgLog("Cannot Find the interface for %s class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8014902:	2302      	movs	r3, #2
 8014904:	e0ef      	b.n	8014ae6 <USBH_MSC_InterfaceInit+0x20e>
  }

  status = USBH_SelectInterface(phost, interface);
 8014906:	7bfb      	ldrb	r3, [r7, #15]
 8014908:	4619      	mov	r1, r3
 801490a:	6878      	ldr	r0, [r7, #4]
 801490c:	f001 fc04 	bl	8016118 <USBH_SelectInterface>
 8014910:	4603      	mov	r3, r0
 8014912:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8014914:	7bbb      	ldrb	r3, [r7, #14]
 8014916:	2b00      	cmp	r3, #0
 8014918:	d001      	beq.n	801491e <USBH_MSC_InterfaceInit+0x46>
  {
    return USBH_FAIL;
 801491a:	2302      	movs	r3, #2
 801491c:	e0e3      	b.n	8014ae6 <USBH_MSC_InterfaceInit+0x20e>
  }

  phost->pActiveClass->pData = (MSC_HandleTypeDef *)USBH_malloc(sizeof(MSC_HandleTypeDef));
 801491e:	687b      	ldr	r3, [r7, #4]
 8014920:	f8d3 447c 	ldr.w	r4, [r3, #1148]	; 0x47c
 8014924:	f44f 7080 	mov.w	r0, #256	; 0x100
 8014928:	f002 fef6 	bl	8017718 <malloc>
 801492c:	4603      	mov	r3, r0
 801492e:	61e3      	str	r3, [r4, #28]
  MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8014930:	687b      	ldr	r3, [r7, #4]
 8014932:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 8014936:	69db      	ldr	r3, [r3, #28]
 8014938:	60bb      	str	r3, [r7, #8]

  if (MSC_Handle == NULL)
 801493a:	68bb      	ldr	r3, [r7, #8]
 801493c:	2b00      	cmp	r3, #0
 801493e:	d101      	bne.n	8014944 <USBH_MSC_InterfaceInit+0x6c>
  {
    USBH_DbgLog("Cannot allocate memory for MSC Handle");
    return USBH_FAIL;
 8014940:	2302      	movs	r3, #2
 8014942:	e0d0      	b.n	8014ae6 <USBH_MSC_InterfaceInit+0x20e>
  }

  /* Initialize msc handler */
  USBH_memset(MSC_Handle, 0, sizeof(MSC_HandleTypeDef));
 8014944:	f44f 7280 	mov.w	r2, #256	; 0x100
 8014948:	2100      	movs	r1, #0
 801494a:	68b8      	ldr	r0, [r7, #8]
 801494c:	f002 ff12 	bl	8017774 <memset>

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8014950:	7bfb      	ldrb	r3, [r7, #15]
 8014952:	687a      	ldr	r2, [r7, #4]
 8014954:	211a      	movs	r1, #26
 8014956:	fb01 f303 	mul.w	r3, r1, r3
 801495a:	4413      	add	r3, r2
 801495c:	f203 434e 	addw	r3, r3, #1102	; 0x44e
 8014960:	781b      	ldrb	r3, [r3, #0]
 8014962:	b25b      	sxtb	r3, r3
 8014964:	2b00      	cmp	r3, #0
 8014966:	da16      	bge.n	8014996 <USBH_MSC_InterfaceInit+0xbe>
  {
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 8014968:	7bfb      	ldrb	r3, [r7, #15]
 801496a:	687a      	ldr	r2, [r7, #4]
 801496c:	211a      	movs	r1, #26
 801496e:	fb01 f303 	mul.w	r3, r1, r3
 8014972:	4413      	add	r3, r2
 8014974:	f203 434e 	addw	r3, r3, #1102	; 0x44e
 8014978:	781a      	ldrb	r2, [r3, #0]
 801497a:	68bb      	ldr	r3, [r7, #8]
 801497c:	71da      	strb	r2, [r3, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 801497e:	7bfb      	ldrb	r3, [r7, #15]
 8014980:	687a      	ldr	r2, [r7, #4]
 8014982:	211a      	movs	r1, #26
 8014984:	fb01 f303 	mul.w	r3, r1, r3
 8014988:	4413      	add	r3, r2
 801498a:	f503 638a 	add.w	r3, r3, #1104	; 0x450
 801498e:	881a      	ldrh	r2, [r3, #0]
 8014990:	68bb      	ldr	r3, [r7, #8]
 8014992:	815a      	strh	r2, [r3, #10]
 8014994:	e015      	b.n	80149c2 <USBH_MSC_InterfaceInit+0xea>
  }
  else
  {
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress);
 8014996:	7bfb      	ldrb	r3, [r7, #15]
 8014998:	687a      	ldr	r2, [r7, #4]
 801499a:	211a      	movs	r1, #26
 801499c:	fb01 f303 	mul.w	r3, r1, r3
 80149a0:	4413      	add	r3, r2
 80149a2:	f203 434e 	addw	r3, r3, #1102	; 0x44e
 80149a6:	781a      	ldrb	r2, [r3, #0]
 80149a8:	68bb      	ldr	r3, [r7, #8]
 80149aa:	719a      	strb	r2, [r3, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80149ac:	7bfb      	ldrb	r3, [r7, #15]
 80149ae:	687a      	ldr	r2, [r7, #4]
 80149b0:	211a      	movs	r1, #26
 80149b2:	fb01 f303 	mul.w	r3, r1, r3
 80149b6:	4413      	add	r3, r2
 80149b8:	f503 638a 	add.w	r3, r3, #1104	; 0x450
 80149bc:	881a      	ldrh	r2, [r3, #0]
 80149be:	68bb      	ldr	r3, [r7, #8]
 80149c0:	811a      	strh	r2, [r3, #8]
  }

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 80149c2:	7bfb      	ldrb	r3, [r7, #15]
 80149c4:	687a      	ldr	r2, [r7, #4]
 80149c6:	211a      	movs	r1, #26
 80149c8:	fb01 f303 	mul.w	r3, r1, r3
 80149cc:	4413      	add	r3, r2
 80149ce:	f203 4356 	addw	r3, r3, #1110	; 0x456
 80149d2:	781b      	ldrb	r3, [r3, #0]
 80149d4:	b25b      	sxtb	r3, r3
 80149d6:	2b00      	cmp	r3, #0
 80149d8:	da16      	bge.n	8014a08 <USBH_MSC_InterfaceInit+0x130>
  {
    MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 80149da:	7bfb      	ldrb	r3, [r7, #15]
 80149dc:	687a      	ldr	r2, [r7, #4]
 80149de:	211a      	movs	r1, #26
 80149e0:	fb01 f303 	mul.w	r3, r1, r3
 80149e4:	4413      	add	r3, r2
 80149e6:	f203 4356 	addw	r3, r3, #1110	; 0x456
 80149ea:	781a      	ldrb	r2, [r3, #0]
 80149ec:	68bb      	ldr	r3, [r7, #8]
 80149ee:	71da      	strb	r2, [r3, #7]
    MSC_Handle->InEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80149f0:	7bfb      	ldrb	r3, [r7, #15]
 80149f2:	687a      	ldr	r2, [r7, #4]
 80149f4:	211a      	movs	r1, #26
 80149f6:	fb01 f303 	mul.w	r3, r1, r3
 80149fa:	4413      	add	r3, r2
 80149fc:	f503 638b 	add.w	r3, r3, #1112	; 0x458
 8014a00:	881a      	ldrh	r2, [r3, #0]
 8014a02:	68bb      	ldr	r3, [r7, #8]
 8014a04:	815a      	strh	r2, [r3, #10]
 8014a06:	e015      	b.n	8014a34 <USBH_MSC_InterfaceInit+0x15c>
  }
  else
  {
    MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress);
 8014a08:	7bfb      	ldrb	r3, [r7, #15]
 8014a0a:	687a      	ldr	r2, [r7, #4]
 8014a0c:	211a      	movs	r1, #26
 8014a0e:	fb01 f303 	mul.w	r3, r1, r3
 8014a12:	4413      	add	r3, r2
 8014a14:	f203 4356 	addw	r3, r3, #1110	; 0x456
 8014a18:	781a      	ldrb	r2, [r3, #0]
 8014a1a:	68bb      	ldr	r3, [r7, #8]
 8014a1c:	719a      	strb	r2, [r3, #6]
    MSC_Handle->OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8014a1e:	7bfb      	ldrb	r3, [r7, #15]
 8014a20:	687a      	ldr	r2, [r7, #4]
 8014a22:	211a      	movs	r1, #26
 8014a24:	fb01 f303 	mul.w	r3, r1, r3
 8014a28:	4413      	add	r3, r2
 8014a2a:	f503 638b 	add.w	r3, r3, #1112	; 0x458
 8014a2e:	881a      	ldrh	r2, [r3, #0]
 8014a30:	68bb      	ldr	r3, [r7, #8]
 8014a32:	811a      	strh	r2, [r3, #8]
  }

  MSC_Handle->state = MSC_INIT;
 8014a34:	68bb      	ldr	r3, [r7, #8]
 8014a36:	2200      	movs	r2, #0
 8014a38:	731a      	strb	r2, [r3, #12]
  MSC_Handle->error = MSC_OK;
 8014a3a:	68bb      	ldr	r3, [r7, #8]
 8014a3c:	2200      	movs	r2, #0
 8014a3e:	735a      	strb	r2, [r3, #13]
  MSC_Handle->req_state = MSC_REQ_IDLE;
 8014a40:	68bb      	ldr	r3, [r7, #8]
 8014a42:	2200      	movs	r2, #0
 8014a44:	739a      	strb	r2, [r3, #14]
  MSC_Handle->OutPipe = USBH_AllocPipe(phost, MSC_Handle->OutEp);
 8014a46:	68bb      	ldr	r3, [r7, #8]
 8014a48:	799b      	ldrb	r3, [r3, #6]
 8014a4a:	4619      	mov	r1, r3
 8014a4c:	6878      	ldr	r0, [r7, #4]
 8014a4e:	f002 fda2 	bl	8017596 <USBH_AllocPipe>
 8014a52:	4603      	mov	r3, r0
 8014a54:	461a      	mov	r2, r3
 8014a56:	68bb      	ldr	r3, [r7, #8]
 8014a58:	715a      	strb	r2, [r3, #5]
  MSC_Handle->InPipe = USBH_AllocPipe(phost, MSC_Handle->InEp);
 8014a5a:	68bb      	ldr	r3, [r7, #8]
 8014a5c:	79db      	ldrb	r3, [r3, #7]
 8014a5e:	4619      	mov	r1, r3
 8014a60:	6878      	ldr	r0, [r7, #4]
 8014a62:	f002 fd98 	bl	8017596 <USBH_AllocPipe>
 8014a66:	4603      	mov	r3, r0
 8014a68:	461a      	mov	r2, r3
 8014a6a:	68bb      	ldr	r3, [r7, #8]
 8014a6c:	711a      	strb	r2, [r3, #4]

  USBH_MSC_BOT_Init(phost);
 8014a6e:	6878      	ldr	r0, [r7, #4]
 8014a70:	f000 fd86 	bl	8015580 <USBH_MSC_BOT_Init>

  /* Open the new channels */
  USBH_OpenPipe(phost, MSC_Handle->OutPipe, MSC_Handle->OutEp,
 8014a74:	68bb      	ldr	r3, [r7, #8]
 8014a76:	7959      	ldrb	r1, [r3, #5]
 8014a78:	68bb      	ldr	r3, [r7, #8]
 8014a7a:	7998      	ldrb	r0, [r3, #6]
 8014a7c:	687b      	ldr	r3, [r7, #4]
 8014a7e:	f893 441c 	ldrb.w	r4, [r3, #1052]	; 0x41c
 8014a82:	687b      	ldr	r3, [r7, #4]
 8014a84:	f893 341d 	ldrb.w	r3, [r3, #1053]	; 0x41d
 8014a88:	68ba      	ldr	r2, [r7, #8]
 8014a8a:	8912      	ldrh	r2, [r2, #8]
 8014a8c:	9202      	str	r2, [sp, #8]
 8014a8e:	2202      	movs	r2, #2
 8014a90:	9201      	str	r2, [sp, #4]
 8014a92:	9300      	str	r3, [sp, #0]
 8014a94:	4623      	mov	r3, r4
 8014a96:	4602      	mov	r2, r0
 8014a98:	6878      	ldr	r0, [r7, #4]
 8014a9a:	f002 fd4d 	bl	8017538 <USBH_OpenPipe>
                phost->device.address, phost->device.speed,
                USB_EP_TYPE_BULK, MSC_Handle->OutEpSize);

  USBH_OpenPipe(phost, MSC_Handle->InPipe, MSC_Handle->InEp,
 8014a9e:	68bb      	ldr	r3, [r7, #8]
 8014aa0:	7919      	ldrb	r1, [r3, #4]
 8014aa2:	68bb      	ldr	r3, [r7, #8]
 8014aa4:	79d8      	ldrb	r0, [r3, #7]
 8014aa6:	687b      	ldr	r3, [r7, #4]
 8014aa8:	f893 441c 	ldrb.w	r4, [r3, #1052]	; 0x41c
 8014aac:	687b      	ldr	r3, [r7, #4]
 8014aae:	f893 341d 	ldrb.w	r3, [r3, #1053]	; 0x41d
 8014ab2:	68ba      	ldr	r2, [r7, #8]
 8014ab4:	8952      	ldrh	r2, [r2, #10]
 8014ab6:	9202      	str	r2, [sp, #8]
 8014ab8:	2202      	movs	r2, #2
 8014aba:	9201      	str	r2, [sp, #4]
 8014abc:	9300      	str	r3, [sp, #0]
 8014abe:	4623      	mov	r3, r4
 8014ac0:	4602      	mov	r2, r0
 8014ac2:	6878      	ldr	r0, [r7, #4]
 8014ac4:	f002 fd38 	bl	8017538 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                MSC_Handle->InEpSize);

  USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 8014ac8:	68bb      	ldr	r3, [r7, #8]
 8014aca:	791b      	ldrb	r3, [r3, #4]
 8014acc:	2200      	movs	r2, #0
 8014ace:	4619      	mov	r1, r3
 8014ad0:	6878      	ldr	r0, [r7, #4]
 8014ad2:	f7ff fd36 	bl	8014542 <USBH_LL_SetToggle>
  USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 0U);
 8014ad6:	68bb      	ldr	r3, [r7, #8]
 8014ad8:	795b      	ldrb	r3, [r3, #5]
 8014ada:	2200      	movs	r2, #0
 8014adc:	4619      	mov	r1, r3
 8014ade:	6878      	ldr	r0, [r7, #4]
 8014ae0:	f7ff fd2f 	bl	8014542 <USBH_LL_SetToggle>

  return USBH_OK;
 8014ae4:	2300      	movs	r3, #0
}
 8014ae6:	4618      	mov	r0, r3
 8014ae8:	3714      	adds	r7, #20
 8014aea:	46bd      	mov	sp, r7
 8014aec:	bd90      	pop	{r4, r7, pc}

08014aee <USBH_MSC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8014aee:	b580      	push	{r7, lr}
 8014af0:	b084      	sub	sp, #16
 8014af2:	af00      	add	r7, sp, #0
 8014af4:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8014af6:	687b      	ldr	r3, [r7, #4]
 8014af8:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 8014afc:	69db      	ldr	r3, [r3, #28]
 8014afe:	60fb      	str	r3, [r7, #12]

  if (MSC_Handle->OutPipe)
 8014b00:	68fb      	ldr	r3, [r7, #12]
 8014b02:	795b      	ldrb	r3, [r3, #5]
 8014b04:	2b00      	cmp	r3, #0
 8014b06:	d00e      	beq.n	8014b26 <USBH_MSC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, MSC_Handle->OutPipe);
 8014b08:	68fb      	ldr	r3, [r7, #12]
 8014b0a:	795b      	ldrb	r3, [r3, #5]
 8014b0c:	4619      	mov	r1, r3
 8014b0e:	6878      	ldr	r0, [r7, #4]
 8014b10:	f002 fd31 	bl	8017576 <USBH_ClosePipe>
    USBH_FreePipe(phost, MSC_Handle->OutPipe);
 8014b14:	68fb      	ldr	r3, [r7, #12]
 8014b16:	795b      	ldrb	r3, [r3, #5]
 8014b18:	4619      	mov	r1, r3
 8014b1a:	6878      	ldr	r0, [r7, #4]
 8014b1c:	f002 fd5d 	bl	80175da <USBH_FreePipe>
    MSC_Handle->OutPipe = 0U;     /* Reset the Channel as Free */
 8014b20:	68fb      	ldr	r3, [r7, #12]
 8014b22:	2200      	movs	r2, #0
 8014b24:	715a      	strb	r2, [r3, #5]
  }

  if (MSC_Handle->InPipe)
 8014b26:	68fb      	ldr	r3, [r7, #12]
 8014b28:	791b      	ldrb	r3, [r3, #4]
 8014b2a:	2b00      	cmp	r3, #0
 8014b2c:	d00e      	beq.n	8014b4c <USBH_MSC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, MSC_Handle->InPipe);
 8014b2e:	68fb      	ldr	r3, [r7, #12]
 8014b30:	791b      	ldrb	r3, [r3, #4]
 8014b32:	4619      	mov	r1, r3
 8014b34:	6878      	ldr	r0, [r7, #4]
 8014b36:	f002 fd1e 	bl	8017576 <USBH_ClosePipe>
    USBH_FreePipe(phost, MSC_Handle->InPipe);
 8014b3a:	68fb      	ldr	r3, [r7, #12]
 8014b3c:	791b      	ldrb	r3, [r3, #4]
 8014b3e:	4619      	mov	r1, r3
 8014b40:	6878      	ldr	r0, [r7, #4]
 8014b42:	f002 fd4a 	bl	80175da <USBH_FreePipe>
    MSC_Handle->InPipe = 0U;     /* Reset the Channel as Free */
 8014b46:	68fb      	ldr	r3, [r7, #12]
 8014b48:	2200      	movs	r2, #0
 8014b4a:	711a      	strb	r2, [r3, #4]
  }

  if (phost->pActiveClass->pData)
 8014b4c:	687b      	ldr	r3, [r7, #4]
 8014b4e:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 8014b52:	69db      	ldr	r3, [r3, #28]
 8014b54:	2b00      	cmp	r3, #0
 8014b56:	d00b      	beq.n	8014b70 <USBH_MSC_InterfaceDeInit+0x82>
  {
    USBH_free(phost->pActiveClass->pData);
 8014b58:	687b      	ldr	r3, [r7, #4]
 8014b5a:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 8014b5e:	69db      	ldr	r3, [r3, #28]
 8014b60:	4618      	mov	r0, r3
 8014b62:	f002 fde1 	bl	8017728 <free>
    phost->pActiveClass->pData = 0U;
 8014b66:	687b      	ldr	r3, [r7, #4]
 8014b68:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 8014b6c:	2200      	movs	r2, #0
 8014b6e:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8014b70:	2300      	movs	r3, #0
}
 8014b72:	4618      	mov	r0, r3
 8014b74:	3710      	adds	r7, #16
 8014b76:	46bd      	mov	sp, r7
 8014b78:	bd80      	pop	{r7, pc}

08014b7a <USBH_MSC_ClassRequest>:
  *         for MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8014b7a:	b580      	push	{r7, lr}
 8014b7c:	b084      	sub	sp, #16
 8014b7e:	af00      	add	r7, sp, #0
 8014b80:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8014b82:	687b      	ldr	r3, [r7, #4]
 8014b84:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 8014b88:	69db      	ldr	r3, [r3, #28]
 8014b8a:	60bb      	str	r3, [r7, #8]
  USBH_StatusTypeDef status = USBH_BUSY;
 8014b8c:	2301      	movs	r3, #1
 8014b8e:	73fb      	strb	r3, [r7, #15]
  uint8_t i;

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->req_state)
 8014b90:	68bb      	ldr	r3, [r7, #8]
 8014b92:	7b9b      	ldrb	r3, [r3, #14]
 8014b94:	2b03      	cmp	r3, #3
 8014b96:	d041      	beq.n	8014c1c <USBH_MSC_ClassRequest+0xa2>
 8014b98:	2b03      	cmp	r3, #3
 8014b9a:	dc4b      	bgt.n	8014c34 <USBH_MSC_ClassRequest+0xba>
 8014b9c:	2b00      	cmp	r3, #0
 8014b9e:	d001      	beq.n	8014ba4 <USBH_MSC_ClassRequest+0x2a>
 8014ba0:	2b02      	cmp	r3, #2
 8014ba2:	d147      	bne.n	8014c34 <USBH_MSC_ClassRequest+0xba>
  {
    case MSC_REQ_IDLE:
    case MSC_REQ_GET_MAX_LUN:
      /* Issue GetMaxLUN request */
      status = USBH_MSC_BOT_REQ_GetMaxLUN(phost, &MSC_Handle->max_lun);
 8014ba4:	68bb      	ldr	r3, [r7, #8]
 8014ba6:	4619      	mov	r1, r3
 8014ba8:	6878      	ldr	r0, [r7, #4]
 8014baa:	f000 fcca 	bl	8015542 <USBH_MSC_BOT_REQ_GetMaxLUN>
 8014bae:	4603      	mov	r3, r0
 8014bb0:	73fb      	strb	r3, [r7, #15]

      /* When devices do not support the GetMaxLun request, this should
         be considred as only one logical unit is supported */
      if (status == USBH_NOT_SUPPORTED)
 8014bb2:	7bfb      	ldrb	r3, [r7, #15]
 8014bb4:	2b03      	cmp	r3, #3
 8014bb6:	d104      	bne.n	8014bc2 <USBH_MSC_ClassRequest+0x48>
      {
        MSC_Handle->max_lun = 0U;
 8014bb8:	68bb      	ldr	r3, [r7, #8]
 8014bba:	2200      	movs	r2, #0
 8014bbc:	701a      	strb	r2, [r3, #0]
        status = USBH_OK;
 8014bbe:	2300      	movs	r3, #0
 8014bc0:	73fb      	strb	r3, [r7, #15]
      }

      if (status == USBH_OK)
 8014bc2:	7bfb      	ldrb	r3, [r7, #15]
 8014bc4:	2b00      	cmp	r3, #0
 8014bc6:	d137      	bne.n	8014c38 <USBH_MSC_ClassRequest+0xbe>
      {
        MSC_Handle->max_lun = (MSC_Handle->max_lun > MAX_SUPPORTED_LUN) ? MAX_SUPPORTED_LUN : (MSC_Handle->max_lun + 1U);
 8014bc8:	68bb      	ldr	r3, [r7, #8]
 8014bca:	781b      	ldrb	r3, [r3, #0]
 8014bcc:	2b02      	cmp	r3, #2
 8014bce:	d804      	bhi.n	8014bda <USBH_MSC_ClassRequest+0x60>
 8014bd0:	68bb      	ldr	r3, [r7, #8]
 8014bd2:	781b      	ldrb	r3, [r3, #0]
 8014bd4:	3301      	adds	r3, #1
 8014bd6:	b2da      	uxtb	r2, r3
 8014bd8:	e000      	b.n	8014bdc <USBH_MSC_ClassRequest+0x62>
 8014bda:	2202      	movs	r2, #2
 8014bdc:	68bb      	ldr	r3, [r7, #8]
 8014bde:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Number of supported LUN: %d", MSC_Handle->max_lun);

        for (i = 0U; i < MSC_Handle->max_lun; i++)
 8014be0:	2300      	movs	r3, #0
 8014be2:	73bb      	strb	r3, [r7, #14]
 8014be4:	e014      	b.n	8014c10 <USBH_MSC_ClassRequest+0x96>
        {
          MSC_Handle->unit[i].prev_ready_state = USBH_FAIL;
 8014be6:	7bbb      	ldrb	r3, [r7, #14]
 8014be8:	68ba      	ldr	r2, [r7, #8]
 8014bea:	2134      	movs	r1, #52	; 0x34
 8014bec:	fb01 f303 	mul.w	r3, r1, r3
 8014bf0:	4413      	add	r3, r2
 8014bf2:	3392      	adds	r3, #146	; 0x92
 8014bf4:	2202      	movs	r2, #2
 8014bf6:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[i].state_changed = 0U;
 8014bf8:	7bbb      	ldrb	r3, [r7, #14]
 8014bfa:	68ba      	ldr	r2, [r7, #8]
 8014bfc:	2134      	movs	r1, #52	; 0x34
 8014bfe:	fb01 f303 	mul.w	r3, r1, r3
 8014c02:	4413      	add	r3, r2
 8014c04:	33c1      	adds	r3, #193	; 0xc1
 8014c06:	2200      	movs	r2, #0
 8014c08:	701a      	strb	r2, [r3, #0]
        for (i = 0U; i < MSC_Handle->max_lun; i++)
 8014c0a:	7bbb      	ldrb	r3, [r7, #14]
 8014c0c:	3301      	adds	r3, #1
 8014c0e:	73bb      	strb	r3, [r7, #14]
 8014c10:	68bb      	ldr	r3, [r7, #8]
 8014c12:	781b      	ldrb	r3, [r3, #0]
 8014c14:	7bba      	ldrb	r2, [r7, #14]
 8014c16:	429a      	cmp	r2, r3
 8014c18:	d3e5      	bcc.n	8014be6 <USBH_MSC_ClassRequest+0x6c>
        }
      }
      break;
 8014c1a:	e00d      	b.n	8014c38 <USBH_MSC_ClassRequest+0xbe>

    case MSC_REQ_ERROR:
      /* a Clear Feature should be issued here */
      if (USBH_ClrFeature(phost, 0x00U) == USBH_OK)
 8014c1c:	2100      	movs	r1, #0
 8014c1e:	6878      	ldr	r0, [r7, #4]
 8014c20:	f002 f859 	bl	8016cd6 <USBH_ClrFeature>
 8014c24:	4603      	mov	r3, r0
 8014c26:	2b00      	cmp	r3, #0
 8014c28:	d108      	bne.n	8014c3c <USBH_MSC_ClassRequest+0xc2>
      {
        MSC_Handle->req_state = MSC_Handle->prev_req_state;
 8014c2a:	68bb      	ldr	r3, [r7, #8]
 8014c2c:	7bda      	ldrb	r2, [r3, #15]
 8014c2e:	68bb      	ldr	r3, [r7, #8]
 8014c30:	739a      	strb	r2, [r3, #14]
      }
      break;
 8014c32:	e003      	b.n	8014c3c <USBH_MSC_ClassRequest+0xc2>

    default:
      break;
 8014c34:	bf00      	nop
 8014c36:	e002      	b.n	8014c3e <USBH_MSC_ClassRequest+0xc4>
      break;
 8014c38:	bf00      	nop
 8014c3a:	e000      	b.n	8014c3e <USBH_MSC_ClassRequest+0xc4>
      break;
 8014c3c:	bf00      	nop
  }

  return status;
 8014c3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8014c40:	4618      	mov	r0, r3
 8014c42:	3710      	adds	r7, #16
 8014c44:	46bd      	mov	sp, r7
 8014c46:	bd80      	pop	{r7, pc}

08014c48 <USBH_MSC_Process>:
  *         The function is for managing state machine for MSC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_Process(USBH_HandleTypeDef *phost)
{
 8014c48:	b580      	push	{r7, lr}
 8014c4a:	b086      	sub	sp, #24
 8014c4c:	af00      	add	r7, sp, #0
 8014c4e:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8014c50:	687b      	ldr	r3, [r7, #4]
 8014c52:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 8014c56:	69db      	ldr	r3, [r3, #28]
 8014c58:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY;
 8014c5a:	2301      	movs	r3, #1
 8014c5c:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY;
 8014c5e:	2301      	movs	r3, #1
 8014c60:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ready_status = USBH_BUSY;
 8014c62:	2301      	movs	r3, #1
 8014c64:	73bb      	strb	r3, [r7, #14]

  switch (MSC_Handle->state)
 8014c66:	693b      	ldr	r3, [r7, #16]
 8014c68:	7b1b      	ldrb	r3, [r3, #12]
 8014c6a:	2b00      	cmp	r3, #0
 8014c6c:	d003      	beq.n	8014c76 <USBH_MSC_Process+0x2e>
 8014c6e:	2b01      	cmp	r3, #1
 8014c70:	f000 8271 	beq.w	8015156 <USBH_MSC_Process+0x50e>
    case MSC_IDLE:
      error = USBH_OK;
      break;

    default:
      break;
 8014c74:	e272      	b.n	801515c <USBH_MSC_Process+0x514>
      if (MSC_Handle->current_lun < MSC_Handle->max_lun)
 8014c76:	693b      	ldr	r3, [r7, #16]
 8014c78:	f8b3 20f8 	ldrh.w	r2, [r3, #248]	; 0xf8
 8014c7c:	693b      	ldr	r3, [r7, #16]
 8014c7e:	781b      	ldrb	r3, [r3, #0]
 8014c80:	b29b      	uxth	r3, r3
 8014c82:	429a      	cmp	r2, r3
 8014c84:	f080 824f 	bcs.w	8015126 <USBH_MSC_Process+0x4de>
        MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 8014c88:	693b      	ldr	r3, [r7, #16]
 8014c8a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014c8e:	4619      	mov	r1, r3
 8014c90:	693a      	ldr	r2, [r7, #16]
 8014c92:	2334      	movs	r3, #52	; 0x34
 8014c94:	fb01 f303 	mul.w	r3, r1, r3
 8014c98:	4413      	add	r3, r2
 8014c9a:	3391      	adds	r3, #145	; 0x91
 8014c9c:	2201      	movs	r2, #1
 8014c9e:	701a      	strb	r2, [r3, #0]
        switch (MSC_Handle->unit[MSC_Handle->current_lun].state)
 8014ca0:	693b      	ldr	r3, [r7, #16]
 8014ca2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014ca6:	4619      	mov	r1, r3
 8014ca8:	693a      	ldr	r2, [r7, #16]
 8014caa:	2334      	movs	r3, #52	; 0x34
 8014cac:	fb01 f303 	mul.w	r3, r1, r3
 8014cb0:	4413      	add	r3, r2
 8014cb2:	3390      	adds	r3, #144	; 0x90
 8014cb4:	781b      	ldrb	r3, [r3, #0]
 8014cb6:	2b08      	cmp	r3, #8
 8014cb8:	f200 8243 	bhi.w	8015142 <USBH_MSC_Process+0x4fa>
 8014cbc:	a201      	add	r2, pc, #4	; (adr r2, 8014cc4 <USBH_MSC_Process+0x7c>)
 8014cbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014cc2:	bf00      	nop
 8014cc4:	08014ce9 	.word	0x08014ce9
 8014cc8:	08015143 	.word	0x08015143
 8014ccc:	08014db1 	.word	0x08014db1
 8014cd0:	08014f35 	.word	0x08014f35
 8014cd4:	08014d0f 	.word	0x08014d0f
 8014cd8:	08015001 	.word	0x08015001
 8014cdc:	08015143 	.word	0x08015143
 8014ce0:	08015143 	.word	0x08015143
 8014ce4:	08015115 	.word	0x08015115
            MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_INQUIRY;
 8014ce8:	693b      	ldr	r3, [r7, #16]
 8014cea:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014cee:	4619      	mov	r1, r3
 8014cf0:	693a      	ldr	r2, [r7, #16]
 8014cf2:	2334      	movs	r3, #52	; 0x34
 8014cf4:	fb01 f303 	mul.w	r3, r1, r3
 8014cf8:	4413      	add	r3, r2
 8014cfa:	3390      	adds	r3, #144	; 0x90
 8014cfc:	2204      	movs	r2, #4
 8014cfe:	701a      	strb	r2, [r3, #0]
            MSC_Handle->timer = phost->Timer;
 8014d00:	687b      	ldr	r3, [r7, #4]
 8014d02:	f8d3 24c4 	ldr.w	r2, [r3, #1220]	; 0x4c4
 8014d06:	693b      	ldr	r3, [r7, #16]
 8014d08:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
            break;
 8014d0c:	e222      	b.n	8015154 <USBH_MSC_Process+0x50c>
            scsi_status = USBH_MSC_SCSI_Inquiry(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].inquiry);
 8014d0e:	693b      	ldr	r3, [r7, #16]
 8014d10:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014d14:	b2d9      	uxtb	r1, r3
 8014d16:	693b      	ldr	r3, [r7, #16]
 8014d18:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014d1c:	461a      	mov	r2, r3
 8014d1e:	2334      	movs	r3, #52	; 0x34
 8014d20:	fb02 f303 	mul.w	r3, r2, r3
 8014d24:	3398      	adds	r3, #152	; 0x98
 8014d26:	693a      	ldr	r2, [r7, #16]
 8014d28:	4413      	add	r3, r2
 8014d2a:	3307      	adds	r3, #7
 8014d2c:	461a      	mov	r2, r3
 8014d2e:	6878      	ldr	r0, [r7, #4]
 8014d30:	f000 ff44 	bl	8015bbc <USBH_MSC_SCSI_Inquiry>
 8014d34:	4603      	mov	r3, r0
 8014d36:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 8014d38:	7bfb      	ldrb	r3, [r7, #15]
 8014d3a:	2b00      	cmp	r3, #0
 8014d3c:	d10b      	bne.n	8014d56 <USBH_MSC_Process+0x10e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 8014d3e:	693b      	ldr	r3, [r7, #16]
 8014d40:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014d44:	4619      	mov	r1, r3
 8014d46:	693a      	ldr	r2, [r7, #16]
 8014d48:	2334      	movs	r3, #52	; 0x34
 8014d4a:	fb01 f303 	mul.w	r3, r1, r3
 8014d4e:	4413      	add	r3, r2
 8014d50:	3390      	adds	r3, #144	; 0x90
 8014d52:	2202      	movs	r2, #2
 8014d54:	701a      	strb	r2, [r3, #0]
            if (scsi_status == USBH_FAIL)
 8014d56:	7bfb      	ldrb	r3, [r7, #15]
 8014d58:	2b02      	cmp	r3, #2
 8014d5a:	d10c      	bne.n	8014d76 <USBH_MSC_Process+0x12e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 8014d5c:	693b      	ldr	r3, [r7, #16]
 8014d5e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014d62:	4619      	mov	r1, r3
 8014d64:	693a      	ldr	r2, [r7, #16]
 8014d66:	2334      	movs	r3, #52	; 0x34
 8014d68:	fb01 f303 	mul.w	r3, r1, r3
 8014d6c:	4413      	add	r3, r2
 8014d6e:	3390      	adds	r3, #144	; 0x90
 8014d70:	2205      	movs	r2, #5
 8014d72:	701a      	strb	r2, [r3, #0]
            break;
 8014d74:	e1e7      	b.n	8015146 <USBH_MSC_Process+0x4fe>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 8014d76:	7bfb      	ldrb	r3, [r7, #15]
 8014d78:	2b04      	cmp	r3, #4
 8014d7a:	f040 81e4 	bne.w	8015146 <USBH_MSC_Process+0x4fe>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8014d7e:	693b      	ldr	r3, [r7, #16]
 8014d80:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014d84:	4619      	mov	r1, r3
 8014d86:	693a      	ldr	r2, [r7, #16]
 8014d88:	2334      	movs	r3, #52	; 0x34
 8014d8a:	fb01 f303 	mul.w	r3, r1, r3
 8014d8e:	4413      	add	r3, r2
 8014d90:	3390      	adds	r3, #144	; 0x90
 8014d92:	2201      	movs	r2, #1
 8014d94:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 8014d96:	693b      	ldr	r3, [r7, #16]
 8014d98:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014d9c:	4619      	mov	r1, r3
 8014d9e:	693a      	ldr	r2, [r7, #16]
 8014da0:	2334      	movs	r3, #52	; 0x34
 8014da2:	fb01 f303 	mul.w	r3, r1, r3
 8014da6:	4413      	add	r3, r2
 8014da8:	3391      	adds	r3, #145	; 0x91
 8014daa:	2202      	movs	r2, #2
 8014dac:	701a      	strb	r2, [r3, #0]
            break;
 8014dae:	e1ca      	b.n	8015146 <USBH_MSC_Process+0x4fe>
            ready_status = USBH_MSC_SCSI_TestUnitReady(phost, (uint8_t)MSC_Handle->current_lun);
 8014db0:	693b      	ldr	r3, [r7, #16]
 8014db2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014db6:	b2db      	uxtb	r3, r3
 8014db8:	4619      	mov	r1, r3
 8014dba:	6878      	ldr	r0, [r7, #4]
 8014dbc:	f000 fe40 	bl	8015a40 <USBH_MSC_SCSI_TestUnitReady>
 8014dc0:	4603      	mov	r3, r0
 8014dc2:	73bb      	strb	r3, [r7, #14]
            if (ready_status == USBH_OK)
 8014dc4:	7bbb      	ldrb	r3, [r7, #14]
 8014dc6:	2b00      	cmp	r3, #0
 8014dc8:	d149      	bne.n	8014e5e <USBH_MSC_Process+0x216>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_OK)
 8014dca:	693b      	ldr	r3, [r7, #16]
 8014dcc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014dd0:	4619      	mov	r1, r3
 8014dd2:	693a      	ldr	r2, [r7, #16]
 8014dd4:	2334      	movs	r3, #52	; 0x34
 8014dd6:	fb01 f303 	mul.w	r3, r1, r3
 8014dda:	4413      	add	r3, r2
 8014ddc:	3392      	adds	r3, #146	; 0x92
 8014dde:	781b      	ldrb	r3, [r3, #0]
 8014de0:	2b00      	cmp	r3, #0
 8014de2:	d00c      	beq.n	8014dfe <USBH_MSC_Process+0x1b6>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 8014de4:	693b      	ldr	r3, [r7, #16]
 8014de6:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014dea:	4619      	mov	r1, r3
 8014dec:	693a      	ldr	r2, [r7, #16]
 8014dee:	2334      	movs	r3, #52	; 0x34
 8014df0:	fb01 f303 	mul.w	r3, r1, r3
 8014df4:	4413      	add	r3, r2
 8014df6:	33c1      	adds	r3, #193	; 0xc1
 8014df8:	2201      	movs	r2, #1
 8014dfa:	701a      	strb	r2, [r3, #0]
 8014dfc:	e00b      	b.n	8014e16 <USBH_MSC_Process+0x1ce>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 8014dfe:	693b      	ldr	r3, [r7, #16]
 8014e00:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014e04:	4619      	mov	r1, r3
 8014e06:	693a      	ldr	r2, [r7, #16]
 8014e08:	2334      	movs	r3, #52	; 0x34
 8014e0a:	fb01 f303 	mul.w	r3, r1, r3
 8014e0e:	4413      	add	r3, r2
 8014e10:	33c1      	adds	r3, #193	; 0xc1
 8014e12:	2200      	movs	r2, #0
 8014e14:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_CAPACITY10;
 8014e16:	693b      	ldr	r3, [r7, #16]
 8014e18:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014e1c:	4619      	mov	r1, r3
 8014e1e:	693a      	ldr	r2, [r7, #16]
 8014e20:	2334      	movs	r3, #52	; 0x34
 8014e22:	fb01 f303 	mul.w	r3, r1, r3
 8014e26:	4413      	add	r3, r2
 8014e28:	3390      	adds	r3, #144	; 0x90
 8014e2a:	2203      	movs	r2, #3
 8014e2c:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 8014e2e:	693b      	ldr	r3, [r7, #16]
 8014e30:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014e34:	4619      	mov	r1, r3
 8014e36:	693a      	ldr	r2, [r7, #16]
 8014e38:	2334      	movs	r3, #52	; 0x34
 8014e3a:	fb01 f303 	mul.w	r3, r1, r3
 8014e3e:	4413      	add	r3, r2
 8014e40:	3391      	adds	r3, #145	; 0x91
 8014e42:	2200      	movs	r2, #0
 8014e44:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_OK;
 8014e46:	693b      	ldr	r3, [r7, #16]
 8014e48:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014e4c:	4619      	mov	r1, r3
 8014e4e:	693a      	ldr	r2, [r7, #16]
 8014e50:	2334      	movs	r3, #52	; 0x34
 8014e52:	fb01 f303 	mul.w	r3, r1, r3
 8014e56:	4413      	add	r3, r2
 8014e58:	3392      	adds	r3, #146	; 0x92
 8014e5a:	2200      	movs	r2, #0
 8014e5c:	701a      	strb	r2, [r3, #0]
            if (ready_status == USBH_FAIL)
 8014e5e:	7bbb      	ldrb	r3, [r7, #14]
 8014e60:	2b02      	cmp	r3, #2
 8014e62:	d14a      	bne.n	8014efa <USBH_MSC_Process+0x2b2>
              if (MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_FAIL)
 8014e64:	693b      	ldr	r3, [r7, #16]
 8014e66:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014e6a:	4619      	mov	r1, r3
 8014e6c:	693a      	ldr	r2, [r7, #16]
 8014e6e:	2334      	movs	r3, #52	; 0x34
 8014e70:	fb01 f303 	mul.w	r3, r1, r3
 8014e74:	4413      	add	r3, r2
 8014e76:	3392      	adds	r3, #146	; 0x92
 8014e78:	781b      	ldrb	r3, [r3, #0]
 8014e7a:	2b02      	cmp	r3, #2
 8014e7c:	d00c      	beq.n	8014e98 <USBH_MSC_Process+0x250>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 8014e7e:	693b      	ldr	r3, [r7, #16]
 8014e80:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014e84:	4619      	mov	r1, r3
 8014e86:	693a      	ldr	r2, [r7, #16]
 8014e88:	2334      	movs	r3, #52	; 0x34
 8014e8a:	fb01 f303 	mul.w	r3, r1, r3
 8014e8e:	4413      	add	r3, r2
 8014e90:	33c1      	adds	r3, #193	; 0xc1
 8014e92:	2201      	movs	r2, #1
 8014e94:	701a      	strb	r2, [r3, #0]
 8014e96:	e00b      	b.n	8014eb0 <USBH_MSC_Process+0x268>
                MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 8014e98:	693b      	ldr	r3, [r7, #16]
 8014e9a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014e9e:	4619      	mov	r1, r3
 8014ea0:	693a      	ldr	r2, [r7, #16]
 8014ea2:	2334      	movs	r3, #52	; 0x34
 8014ea4:	fb01 f303 	mul.w	r3, r1, r3
 8014ea8:	4413      	add	r3, r2
 8014eaa:	33c1      	adds	r3, #193	; 0xc1
 8014eac:	2200      	movs	r2, #0
 8014eae:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 8014eb0:	693b      	ldr	r3, [r7, #16]
 8014eb2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014eb6:	4619      	mov	r1, r3
 8014eb8:	693a      	ldr	r2, [r7, #16]
 8014eba:	2334      	movs	r3, #52	; 0x34
 8014ebc:	fb01 f303 	mul.w	r3, r1, r3
 8014ec0:	4413      	add	r3, r2
 8014ec2:	3390      	adds	r3, #144	; 0x90
 8014ec4:	2205      	movs	r2, #5
 8014ec6:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 8014ec8:	693b      	ldr	r3, [r7, #16]
 8014eca:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014ece:	4619      	mov	r1, r3
 8014ed0:	693a      	ldr	r2, [r7, #16]
 8014ed2:	2334      	movs	r3, #52	; 0x34
 8014ed4:	fb01 f303 	mul.w	r3, r1, r3
 8014ed8:	4413      	add	r3, r2
 8014eda:	3391      	adds	r3, #145	; 0x91
 8014edc:	2201      	movs	r2, #1
 8014ede:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_FAIL;
 8014ee0:	693b      	ldr	r3, [r7, #16]
 8014ee2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014ee6:	4619      	mov	r1, r3
 8014ee8:	693a      	ldr	r2, [r7, #16]
 8014eea:	2334      	movs	r3, #52	; 0x34
 8014eec:	fb01 f303 	mul.w	r3, r1, r3
 8014ef0:	4413      	add	r3, r2
 8014ef2:	3392      	adds	r3, #146	; 0x92
 8014ef4:	2202      	movs	r2, #2
 8014ef6:	701a      	strb	r2, [r3, #0]
            break;
 8014ef8:	e127      	b.n	801514a <USBH_MSC_Process+0x502>
              if (ready_status == USBH_UNRECOVERED_ERROR)
 8014efa:	7bbb      	ldrb	r3, [r7, #14]
 8014efc:	2b04      	cmp	r3, #4
 8014efe:	f040 8124 	bne.w	801514a <USBH_MSC_Process+0x502>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8014f02:	693b      	ldr	r3, [r7, #16]
 8014f04:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014f08:	4619      	mov	r1, r3
 8014f0a:	693a      	ldr	r2, [r7, #16]
 8014f0c:	2334      	movs	r3, #52	; 0x34
 8014f0e:	fb01 f303 	mul.w	r3, r1, r3
 8014f12:	4413      	add	r3, r2
 8014f14:	3390      	adds	r3, #144	; 0x90
 8014f16:	2201      	movs	r2, #1
 8014f18:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 8014f1a:	693b      	ldr	r3, [r7, #16]
 8014f1c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014f20:	4619      	mov	r1, r3
 8014f22:	693a      	ldr	r2, [r7, #16]
 8014f24:	2334      	movs	r3, #52	; 0x34
 8014f26:	fb01 f303 	mul.w	r3, r1, r3
 8014f2a:	4413      	add	r3, r2
 8014f2c:	3391      	adds	r3, #145	; 0x91
 8014f2e:	2202      	movs	r2, #2
 8014f30:	701a      	strb	r2, [r3, #0]
            break;
 8014f32:	e10a      	b.n	801514a <USBH_MSC_Process+0x502>
            scsi_status = USBH_MSC_SCSI_ReadCapacity(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].capacity) ;
 8014f34:	693b      	ldr	r3, [r7, #16]
 8014f36:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014f3a:	b2d9      	uxtb	r1, r3
 8014f3c:	693b      	ldr	r3, [r7, #16]
 8014f3e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014f42:	461a      	mov	r2, r3
 8014f44:	2334      	movs	r3, #52	; 0x34
 8014f46:	fb02 f303 	mul.w	r3, r2, r3
 8014f4a:	3390      	adds	r3, #144	; 0x90
 8014f4c:	693a      	ldr	r2, [r7, #16]
 8014f4e:	4413      	add	r3, r2
 8014f50:	3304      	adds	r3, #4
 8014f52:	461a      	mov	r2, r3
 8014f54:	6878      	ldr	r0, [r7, #4]
 8014f56:	f000 fdb6 	bl	8015ac6 <USBH_MSC_SCSI_ReadCapacity>
 8014f5a:	4603      	mov	r3, r0
 8014f5c:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 8014f5e:	7bfb      	ldrb	r3, [r7, #15]
 8014f60:	2b00      	cmp	r3, #0
 8014f62:	d120      	bne.n	8014fa6 <USBH_MSC_Process+0x35e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8014f64:	693b      	ldr	r3, [r7, #16]
 8014f66:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014f6a:	4619      	mov	r1, r3
 8014f6c:	693a      	ldr	r2, [r7, #16]
 8014f6e:	2334      	movs	r3, #52	; 0x34
 8014f70:	fb01 f303 	mul.w	r3, r1, r3
 8014f74:	4413      	add	r3, r2
 8014f76:	3390      	adds	r3, #144	; 0x90
 8014f78:	2201      	movs	r2, #1
 8014f7a:	701a      	strb	r2, [r3, #0]
              MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 8014f7c:	693b      	ldr	r3, [r7, #16]
 8014f7e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014f82:	4619      	mov	r1, r3
 8014f84:	693a      	ldr	r2, [r7, #16]
 8014f86:	2334      	movs	r3, #52	; 0x34
 8014f88:	fb01 f303 	mul.w	r3, r1, r3
 8014f8c:	4413      	add	r3, r2
 8014f8e:	3391      	adds	r3, #145	; 0x91
 8014f90:	2200      	movs	r2, #0
 8014f92:	701a      	strb	r2, [r3, #0]
              MSC_Handle->current_lun++;
 8014f94:	693b      	ldr	r3, [r7, #16]
 8014f96:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014f9a:	3301      	adds	r3, #1
 8014f9c:	b29a      	uxth	r2, r3
 8014f9e:	693b      	ldr	r3, [r7, #16]
 8014fa0:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            break;
 8014fa4:	e0d3      	b.n	801514e <USBH_MSC_Process+0x506>
            else if (scsi_status == USBH_FAIL)
 8014fa6:	7bfb      	ldrb	r3, [r7, #15]
 8014fa8:	2b02      	cmp	r3, #2
 8014faa:	d10c      	bne.n	8014fc6 <USBH_MSC_Process+0x37e>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 8014fac:	693b      	ldr	r3, [r7, #16]
 8014fae:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014fb2:	4619      	mov	r1, r3
 8014fb4:	693a      	ldr	r2, [r7, #16]
 8014fb6:	2334      	movs	r3, #52	; 0x34
 8014fb8:	fb01 f303 	mul.w	r3, r1, r3
 8014fbc:	4413      	add	r3, r2
 8014fbe:	3390      	adds	r3, #144	; 0x90
 8014fc0:	2205      	movs	r2, #5
 8014fc2:	701a      	strb	r2, [r3, #0]
            break;
 8014fc4:	e0c3      	b.n	801514e <USBH_MSC_Process+0x506>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 8014fc6:	7bfb      	ldrb	r3, [r7, #15]
 8014fc8:	2b04      	cmp	r3, #4
 8014fca:	f040 80c0 	bne.w	801514e <USBH_MSC_Process+0x506>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8014fce:	693b      	ldr	r3, [r7, #16]
 8014fd0:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014fd4:	4619      	mov	r1, r3
 8014fd6:	693a      	ldr	r2, [r7, #16]
 8014fd8:	2334      	movs	r3, #52	; 0x34
 8014fda:	fb01 f303 	mul.w	r3, r1, r3
 8014fde:	4413      	add	r3, r2
 8014fe0:	3390      	adds	r3, #144	; 0x90
 8014fe2:	2201      	movs	r2, #1
 8014fe4:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 8014fe6:	693b      	ldr	r3, [r7, #16]
 8014fe8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8014fec:	4619      	mov	r1, r3
 8014fee:	693a      	ldr	r2, [r7, #16]
 8014ff0:	2334      	movs	r3, #52	; 0x34
 8014ff2:	fb01 f303 	mul.w	r3, r1, r3
 8014ff6:	4413      	add	r3, r2
 8014ff8:	3391      	adds	r3, #145	; 0x91
 8014ffa:	2202      	movs	r2, #2
 8014ffc:	701a      	strb	r2, [r3, #0]
            break;
 8014ffe:	e0a6      	b.n	801514e <USBH_MSC_Process+0x506>
            scsi_status = USBH_MSC_SCSI_RequestSense(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].sense);
 8015000:	693b      	ldr	r3, [r7, #16]
 8015002:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8015006:	b2d9      	uxtb	r1, r3
 8015008:	693b      	ldr	r3, [r7, #16]
 801500a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 801500e:	461a      	mov	r2, r3
 8015010:	2334      	movs	r3, #52	; 0x34
 8015012:	fb02 f303 	mul.w	r3, r2, r3
 8015016:	3398      	adds	r3, #152	; 0x98
 8015018:	693a      	ldr	r2, [r7, #16]
 801501a:	4413      	add	r3, r2
 801501c:	3304      	adds	r3, #4
 801501e:	461a      	mov	r2, r3
 8015020:	6878      	ldr	r0, [r7, #4]
 8015022:	f000 fe70 	bl	8015d06 <USBH_MSC_SCSI_RequestSense>
 8015026:	4603      	mov	r3, r0
 8015028:	73fb      	strb	r3, [r7, #15]
            if (scsi_status == USBH_OK)
 801502a:	7bfb      	ldrb	r3, [r7, #15]
 801502c:	2b00      	cmp	r3, #0
 801502e:	d145      	bne.n	80150bc <USBH_MSC_Process+0x474>
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 8015030:	693b      	ldr	r3, [r7, #16]
 8015032:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8015036:	4619      	mov	r1, r3
 8015038:	693a      	ldr	r2, [r7, #16]
 801503a:	2334      	movs	r3, #52	; 0x34
 801503c:	fb01 f303 	mul.w	r3, r1, r3
 8015040:	4413      	add	r3, r2
 8015042:	339c      	adds	r3, #156	; 0x9c
 8015044:	781b      	ldrb	r3, [r3, #0]
 8015046:	2b06      	cmp	r3, #6
 8015048:	d00c      	beq.n	8015064 <USBH_MSC_Process+0x41c>
                  (MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_NOT_READY))
 801504a:	693b      	ldr	r3, [r7, #16]
 801504c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8015050:	4619      	mov	r1, r3
 8015052:	693a      	ldr	r2, [r7, #16]
 8015054:	2334      	movs	r3, #52	; 0x34
 8015056:	fb01 f303 	mul.w	r3, r1, r3
 801505a:	4413      	add	r3, r2
 801505c:	339c      	adds	r3, #156	; 0x9c
 801505e:	781b      	ldrb	r3, [r3, #0]
              if ((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 8015060:	2b02      	cmp	r3, #2
 8015062:	d117      	bne.n	8015094 <USBH_MSC_Process+0x44c>
                if ((phost->Timer - MSC_Handle->timer) < 10000U)
 8015064:	687b      	ldr	r3, [r7, #4]
 8015066:	f8d3 24c4 	ldr.w	r2, [r3, #1220]	; 0x4c4
 801506a:	693b      	ldr	r3, [r7, #16]
 801506c:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 8015070:	1ad3      	subs	r3, r2, r3
 8015072:	f242 720f 	movw	r2, #9999	; 0x270f
 8015076:	4293      	cmp	r3, r2
 8015078:	d80c      	bhi.n	8015094 <USBH_MSC_Process+0x44c>
                  MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 801507a:	693b      	ldr	r3, [r7, #16]
 801507c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8015080:	4619      	mov	r1, r3
 8015082:	693a      	ldr	r2, [r7, #16]
 8015084:	2334      	movs	r3, #52	; 0x34
 8015086:	fb01 f303 	mul.w	r3, r1, r3
 801508a:	4413      	add	r3, r2
 801508c:	3390      	adds	r3, #144	; 0x90
 801508e:	2202      	movs	r2, #2
 8015090:	701a      	strb	r2, [r3, #0]
                  break;
 8015092:	e05f      	b.n	8015154 <USBH_MSC_Process+0x50c>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 8015094:	693b      	ldr	r3, [r7, #16]
 8015096:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 801509a:	4619      	mov	r1, r3
 801509c:	693a      	ldr	r2, [r7, #16]
 801509e:	2334      	movs	r3, #52	; 0x34
 80150a0:	fb01 f303 	mul.w	r3, r1, r3
 80150a4:	4413      	add	r3, r2
 80150a6:	3390      	adds	r3, #144	; 0x90
 80150a8:	2201      	movs	r2, #1
 80150aa:	701a      	strb	r2, [r3, #0]
              MSC_Handle->current_lun++;
 80150ac:	693b      	ldr	r3, [r7, #16]
 80150ae:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80150b2:	3301      	adds	r3, #1
 80150b4:	b29a      	uxth	r2, r3
 80150b6:	693b      	ldr	r3, [r7, #16]
 80150b8:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            if (scsi_status == USBH_FAIL)
 80150bc:	7bfb      	ldrb	r3, [r7, #15]
 80150be:	2b02      	cmp	r3, #2
 80150c0:	d10c      	bne.n	80150dc <USBH_MSC_Process+0x494>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_UNRECOVERED_ERROR;
 80150c2:	693b      	ldr	r3, [r7, #16]
 80150c4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80150c8:	4619      	mov	r1, r3
 80150ca:	693a      	ldr	r2, [r7, #16]
 80150cc:	2334      	movs	r3, #52	; 0x34
 80150ce:	fb01 f303 	mul.w	r3, r1, r3
 80150d2:	4413      	add	r3, r2
 80150d4:	3390      	adds	r3, #144	; 0x90
 80150d6:	2208      	movs	r2, #8
 80150d8:	701a      	strb	r2, [r3, #0]
            break;
 80150da:	e03a      	b.n	8015152 <USBH_MSC_Process+0x50a>
              if (scsi_status == USBH_UNRECOVERED_ERROR)
 80150dc:	7bfb      	ldrb	r3, [r7, #15]
 80150de:	2b04      	cmp	r3, #4
 80150e0:	d137      	bne.n	8015152 <USBH_MSC_Process+0x50a>
                MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 80150e2:	693b      	ldr	r3, [r7, #16]
 80150e4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 80150e8:	4619      	mov	r1, r3
 80150ea:	693a      	ldr	r2, [r7, #16]
 80150ec:	2334      	movs	r3, #52	; 0x34
 80150ee:	fb01 f303 	mul.w	r3, r1, r3
 80150f2:	4413      	add	r3, r2
 80150f4:	3390      	adds	r3, #144	; 0x90
 80150f6:	2201      	movs	r2, #1
 80150f8:	701a      	strb	r2, [r3, #0]
                MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 80150fa:	693b      	ldr	r3, [r7, #16]
 80150fc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 8015100:	4619      	mov	r1, r3
 8015102:	693a      	ldr	r2, [r7, #16]
 8015104:	2334      	movs	r3, #52	; 0x34
 8015106:	fb01 f303 	mul.w	r3, r1, r3
 801510a:	4413      	add	r3, r2
 801510c:	3391      	adds	r3, #145	; 0x91
 801510e:	2202      	movs	r2, #2
 8015110:	701a      	strb	r2, [r3, #0]
            break;
 8015112:	e01e      	b.n	8015152 <USBH_MSC_Process+0x50a>
            MSC_Handle->current_lun++;
 8015114:	693b      	ldr	r3, [r7, #16]
 8015116:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 801511a:	3301      	adds	r3, #1
 801511c:	b29a      	uxth	r2, r3
 801511e:	693b      	ldr	r3, [r7, #16]
 8015120:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
            break;
 8015124:	e016      	b.n	8015154 <USBH_MSC_Process+0x50c>
        MSC_Handle->current_lun = 0U;
 8015126:	693b      	ldr	r3, [r7, #16]
 8015128:	2200      	movs	r2, #0
 801512a:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
        MSC_Handle->state = MSC_IDLE;
 801512e:	693b      	ldr	r3, [r7, #16]
 8015130:	2201      	movs	r2, #1
 8015132:	731a      	strb	r2, [r3, #12]
        phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8015134:	687b      	ldr	r3, [r7, #4]
 8015136:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	; 0x4d4
 801513a:	2102      	movs	r1, #2
 801513c:	6878      	ldr	r0, [r7, #4]
 801513e:	4798      	blx	r3
      break;
 8015140:	e00c      	b.n	801515c <USBH_MSC_Process+0x514>
            break;
 8015142:	bf00      	nop
 8015144:	e00a      	b.n	801515c <USBH_MSC_Process+0x514>
            break;
 8015146:	bf00      	nop
 8015148:	e008      	b.n	801515c <USBH_MSC_Process+0x514>
            break;
 801514a:	bf00      	nop
 801514c:	e006      	b.n	801515c <USBH_MSC_Process+0x514>
            break;
 801514e:	bf00      	nop
 8015150:	e004      	b.n	801515c <USBH_MSC_Process+0x514>
            break;
 8015152:	bf00      	nop
      break;
 8015154:	e002      	b.n	801515c <USBH_MSC_Process+0x514>
      error = USBH_OK;
 8015156:	2300      	movs	r3, #0
 8015158:	75fb      	strb	r3, [r7, #23]
      break;
 801515a:	bf00      	nop
  }
  return error;
 801515c:	7dfb      	ldrb	r3, [r7, #23]
}
 801515e:	4618      	mov	r0, r3
 8015160:	3718      	adds	r7, #24
 8015162:	46bd      	mov	sp, r7
 8015164:	bd80      	pop	{r7, pc}
 8015166:	bf00      	nop

08015168 <USBH_MSC_SOFProcess>:
  *         The function is for SOF state
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8015168:	b480      	push	{r7}
 801516a:	b083      	sub	sp, #12
 801516c:	af00      	add	r7, sp, #0
 801516e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8015170:	2300      	movs	r3, #0
}
 8015172:	4618      	mov	r0, r3
 8015174:	370c      	adds	r7, #12
 8015176:	46bd      	mov	sp, r7
 8015178:	f85d 7b04 	ldr.w	r7, [sp], #4
 801517c:	4770      	bx	lr

0801517e <USBH_MSC_RdWrProcess>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_RdWrProcess(USBH_HandleTypeDef *phost, uint8_t lun)
{
 801517e:	b580      	push	{r7, lr}
 8015180:	b088      	sub	sp, #32
 8015182:	af02      	add	r7, sp, #8
 8015184:	6078      	str	r0, [r7, #4]
 8015186:	460b      	mov	r3, r1
 8015188:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 801518a:	687b      	ldr	r3, [r7, #4]
 801518c:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 8015190:	69db      	ldr	r3, [r3, #28]
 8015192:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY ;
 8015194:	2301      	movs	r3, #1
 8015196:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY ;
 8015198:	2301      	movs	r3, #1
 801519a:	73fb      	strb	r3, [r7, #15]

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->unit[lun].state)
 801519c:	78fb      	ldrb	r3, [r7, #3]
 801519e:	693a      	ldr	r2, [r7, #16]
 80151a0:	2134      	movs	r1, #52	; 0x34
 80151a2:	fb01 f303 	mul.w	r3, r1, r3
 80151a6:	4413      	add	r3, r2
 80151a8:	3390      	adds	r3, #144	; 0x90
 80151aa:	781b      	ldrb	r3, [r3, #0]
 80151ac:	2b07      	cmp	r3, #7
 80151ae:	d03c      	beq.n	801522a <USBH_MSC_RdWrProcess+0xac>
 80151b0:	2b07      	cmp	r3, #7
 80151b2:	f300 80a7 	bgt.w	8015304 <USBH_MSC_RdWrProcess+0x186>
 80151b6:	2b05      	cmp	r3, #5
 80151b8:	d06c      	beq.n	8015294 <USBH_MSC_RdWrProcess+0x116>
 80151ba:	2b06      	cmp	r3, #6
 80151bc:	f040 80a2 	bne.w	8015304 <USBH_MSC_RdWrProcess+0x186>
  {

    case MSC_READ:
      scsi_status = USBH_MSC_SCSI_Read(phost, lun, 0U, NULL, 0U);
 80151c0:	78f9      	ldrb	r1, [r7, #3]
 80151c2:	2300      	movs	r3, #0
 80151c4:	9300      	str	r3, [sp, #0]
 80151c6:	2300      	movs	r3, #0
 80151c8:	2200      	movs	r2, #0
 80151ca:	6878      	ldr	r0, [r7, #4]
 80151cc:	f000 fe7f 	bl	8015ece <USBH_MSC_SCSI_Read>
 80151d0:	4603      	mov	r3, r0
 80151d2:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 80151d4:	7bfb      	ldrb	r3, [r7, #15]
 80151d6:	2b00      	cmp	r3, #0
 80151d8:	d10b      	bne.n	80151f2 <USBH_MSC_RdWrProcess+0x74>
      {
        MSC_Handle->unit[lun].state = MSC_IDLE;
 80151da:	78fb      	ldrb	r3, [r7, #3]
 80151dc:	693a      	ldr	r2, [r7, #16]
 80151de:	2134      	movs	r1, #52	; 0x34
 80151e0:	fb01 f303 	mul.w	r3, r1, r3
 80151e4:	4413      	add	r3, r2
 80151e6:	3390      	adds	r3, #144	; 0x90
 80151e8:	2201      	movs	r2, #1
 80151ea:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 80151ec:	2300      	movs	r3, #0
 80151ee:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80151f0:	e08a      	b.n	8015308 <USBH_MSC_RdWrProcess+0x18a>
      else if (scsi_status == USBH_FAIL)
 80151f2:	7bfb      	ldrb	r3, [r7, #15]
 80151f4:	2b02      	cmp	r3, #2
 80151f6:	d109      	bne.n	801520c <USBH_MSC_RdWrProcess+0x8e>
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 80151f8:	78fb      	ldrb	r3, [r7, #3]
 80151fa:	693a      	ldr	r2, [r7, #16]
 80151fc:	2134      	movs	r1, #52	; 0x34
 80151fe:	fb01 f303 	mul.w	r3, r1, r3
 8015202:	4413      	add	r3, r2
 8015204:	3390      	adds	r3, #144	; 0x90
 8015206:	2205      	movs	r2, #5
 8015208:	701a      	strb	r2, [r3, #0]
      break;
 801520a:	e07d      	b.n	8015308 <USBH_MSC_RdWrProcess+0x18a>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 801520c:	7bfb      	ldrb	r3, [r7, #15]
 801520e:	2b04      	cmp	r3, #4
 8015210:	d17a      	bne.n	8015308 <USBH_MSC_RdWrProcess+0x18a>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 8015212:	78fb      	ldrb	r3, [r7, #3]
 8015214:	693a      	ldr	r2, [r7, #16]
 8015216:	2134      	movs	r1, #52	; 0x34
 8015218:	fb01 f303 	mul.w	r3, r1, r3
 801521c:	4413      	add	r3, r2
 801521e:	3390      	adds	r3, #144	; 0x90
 8015220:	2208      	movs	r2, #8
 8015222:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 8015224:	2302      	movs	r3, #2
 8015226:	75fb      	strb	r3, [r7, #23]
      break;
 8015228:	e06e      	b.n	8015308 <USBH_MSC_RdWrProcess+0x18a>

    case MSC_WRITE:
      scsi_status = USBH_MSC_SCSI_Write(phost, lun, 0U, NULL, 0U);
 801522a:	78f9      	ldrb	r1, [r7, #3]
 801522c:	2300      	movs	r3, #0
 801522e:	9300      	str	r3, [sp, #0]
 8015230:	2300      	movs	r3, #0
 8015232:	2200      	movs	r2, #0
 8015234:	6878      	ldr	r0, [r7, #4]
 8015236:	f000 fddf 	bl	8015df8 <USBH_MSC_SCSI_Write>
 801523a:	4603      	mov	r3, r0
 801523c:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 801523e:	7bfb      	ldrb	r3, [r7, #15]
 8015240:	2b00      	cmp	r3, #0
 8015242:	d10b      	bne.n	801525c <USBH_MSC_RdWrProcess+0xde>
      {
        MSC_Handle->unit[lun].state = MSC_IDLE;
 8015244:	78fb      	ldrb	r3, [r7, #3]
 8015246:	693a      	ldr	r2, [r7, #16]
 8015248:	2134      	movs	r1, #52	; 0x34
 801524a:	fb01 f303 	mul.w	r3, r1, r3
 801524e:	4413      	add	r3, r2
 8015250:	3390      	adds	r3, #144	; 0x90
 8015252:	2201      	movs	r2, #1
 8015254:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 8015256:	2300      	movs	r3, #0
 8015258:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 801525a:	e057      	b.n	801530c <USBH_MSC_RdWrProcess+0x18e>
      else if (scsi_status == USBH_FAIL)
 801525c:	7bfb      	ldrb	r3, [r7, #15]
 801525e:	2b02      	cmp	r3, #2
 8015260:	d109      	bne.n	8015276 <USBH_MSC_RdWrProcess+0xf8>
        MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 8015262:	78fb      	ldrb	r3, [r7, #3]
 8015264:	693a      	ldr	r2, [r7, #16]
 8015266:	2134      	movs	r1, #52	; 0x34
 8015268:	fb01 f303 	mul.w	r3, r1, r3
 801526c:	4413      	add	r3, r2
 801526e:	3390      	adds	r3, #144	; 0x90
 8015270:	2205      	movs	r2, #5
 8015272:	701a      	strb	r2, [r3, #0]
      break;
 8015274:	e04a      	b.n	801530c <USBH_MSC_RdWrProcess+0x18e>
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 8015276:	7bfb      	ldrb	r3, [r7, #15]
 8015278:	2b04      	cmp	r3, #4
 801527a:	d147      	bne.n	801530c <USBH_MSC_RdWrProcess+0x18e>
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 801527c:	78fb      	ldrb	r3, [r7, #3]
 801527e:	693a      	ldr	r2, [r7, #16]
 8015280:	2134      	movs	r1, #52	; 0x34
 8015282:	fb01 f303 	mul.w	r3, r1, r3
 8015286:	4413      	add	r3, r2
 8015288:	3390      	adds	r3, #144	; 0x90
 801528a:	2208      	movs	r2, #8
 801528c:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 801528e:	2302      	movs	r3, #2
 8015290:	75fb      	strb	r3, [r7, #23]
      break;
 8015292:	e03b      	b.n	801530c <USBH_MSC_RdWrProcess+0x18e>

    case MSC_REQUEST_SENSE:
      scsi_status = USBH_MSC_SCSI_RequestSense(phost, lun, &MSC_Handle->unit[lun].sense);
 8015294:	78fb      	ldrb	r3, [r7, #3]
 8015296:	2234      	movs	r2, #52	; 0x34
 8015298:	fb02 f303 	mul.w	r3, r2, r3
 801529c:	3398      	adds	r3, #152	; 0x98
 801529e:	693a      	ldr	r2, [r7, #16]
 80152a0:	4413      	add	r3, r2
 80152a2:	1d1a      	adds	r2, r3, #4
 80152a4:	78fb      	ldrb	r3, [r7, #3]
 80152a6:	4619      	mov	r1, r3
 80152a8:	6878      	ldr	r0, [r7, #4]
 80152aa:	f000 fd2c 	bl	8015d06 <USBH_MSC_SCSI_RequestSense>
 80152ae:	4603      	mov	r3, r0
 80152b0:	73fb      	strb	r3, [r7, #15]

      if (scsi_status == USBH_OK)
 80152b2:	7bfb      	ldrb	r3, [r7, #15]
 80152b4:	2b00      	cmp	r3, #0
 80152b6:	d113      	bne.n	80152e0 <USBH_MSC_RdWrProcess+0x162>
      {
        USBH_UsrLog("Sense Key  : %x", MSC_Handle->unit[lun].sense.key);
        USBH_UsrLog("Additional Sense Code : %x", MSC_Handle->unit[lun].sense.asc);
        USBH_UsrLog("Additional Sense Code Qualifier: %x", MSC_Handle->unit[lun].sense.ascq);
        MSC_Handle->unit[lun].state = MSC_IDLE;
 80152b8:	78fb      	ldrb	r3, [r7, #3]
 80152ba:	693a      	ldr	r2, [r7, #16]
 80152bc:	2134      	movs	r1, #52	; 0x34
 80152be:	fb01 f303 	mul.w	r3, r1, r3
 80152c2:	4413      	add	r3, r2
 80152c4:	3390      	adds	r3, #144	; 0x90
 80152c6:	2201      	movs	r2, #1
 80152c8:	701a      	strb	r2, [r3, #0]
        MSC_Handle->unit[lun].error = MSC_ERROR;
 80152ca:	78fb      	ldrb	r3, [r7, #3]
 80152cc:	693a      	ldr	r2, [r7, #16]
 80152ce:	2134      	movs	r1, #52	; 0x34
 80152d0:	fb01 f303 	mul.w	r3, r1, r3
 80152d4:	4413      	add	r3, r2
 80152d6:	3391      	adds	r3, #145	; 0x91
 80152d8:	2202      	movs	r2, #2
 80152da:	701a      	strb	r2, [r3, #0]

        error = USBH_FAIL;
 80152dc:	2302      	movs	r3, #2
 80152de:	75fb      	strb	r3, [r7, #23]
      }
      if (scsi_status == USBH_FAIL)
 80152e0:	7bfb      	ldrb	r3, [r7, #15]
 80152e2:	2b02      	cmp	r3, #2
 80152e4:	d014      	beq.n	8015310 <USBH_MSC_RdWrProcess+0x192>
      {
        USBH_UsrLog("MSC Device NOT ready");
      }
      else
      {
        if (scsi_status == USBH_UNRECOVERED_ERROR)
 80152e6:	7bfb      	ldrb	r3, [r7, #15]
 80152e8:	2b04      	cmp	r3, #4
 80152ea:	d111      	bne.n	8015310 <USBH_MSC_RdWrProcess+0x192>
        {
          MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 80152ec:	78fb      	ldrb	r3, [r7, #3]
 80152ee:	693a      	ldr	r2, [r7, #16]
 80152f0:	2134      	movs	r1, #52	; 0x34
 80152f2:	fb01 f303 	mul.w	r3, r1, r3
 80152f6:	4413      	add	r3, r2
 80152f8:	3390      	adds	r3, #144	; 0x90
 80152fa:	2208      	movs	r2, #8
 80152fc:	701a      	strb	r2, [r3, #0]
          error = USBH_FAIL;
 80152fe:	2302      	movs	r3, #2
 8015300:	75fb      	strb	r3, [r7, #23]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8015302:	e005      	b.n	8015310 <USBH_MSC_RdWrProcess+0x192>

    default:
      break;
 8015304:	bf00      	nop
 8015306:	e004      	b.n	8015312 <USBH_MSC_RdWrProcess+0x194>
      break;
 8015308:	bf00      	nop
 801530a:	e002      	b.n	8015312 <USBH_MSC_RdWrProcess+0x194>
      break;
 801530c:	bf00      	nop
 801530e:	e000      	b.n	8015312 <USBH_MSC_RdWrProcess+0x194>
      break;
 8015310:	bf00      	nop

  }
  return error;
 8015312:	7dfb      	ldrb	r3, [r7, #23]
}
 8015314:	4618      	mov	r0, r3
 8015316:	3718      	adds	r7, #24
 8015318:	46bd      	mov	sp, r7
 801531a:	bd80      	pop	{r7, pc}

0801531c <USBH_MSC_GetLUNInfo>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_GetLUNInfo(USBH_HandleTypeDef *phost, uint8_t lun, MSC_LUNTypeDef *info)
{
 801531c:	b580      	push	{r7, lr}
 801531e:	b086      	sub	sp, #24
 8015320:	af00      	add	r7, sp, #0
 8015322:	60f8      	str	r0, [r7, #12]
 8015324:	460b      	mov	r3, r1
 8015326:	607a      	str	r2, [r7, #4]
 8015328:	72fb      	strb	r3, [r7, #11]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 801532a:	68fb      	ldr	r3, [r7, #12]
 801532c:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 8015330:	69db      	ldr	r3, [r3, #28]
 8015332:	617b      	str	r3, [r7, #20]
  if (phost->gState == HOST_CLASS)
 8015334:	68fb      	ldr	r3, [r7, #12]
 8015336:	781b      	ldrb	r3, [r3, #0]
 8015338:	b2db      	uxtb	r3, r3
 801533a:	2b0b      	cmp	r3, #11
 801533c:	d10d      	bne.n	801535a <USBH_MSC_GetLUNInfo+0x3e>
  {
    USBH_memcpy(info, &MSC_Handle->unit[lun], sizeof(MSC_LUNTypeDef));
 801533e:	7afb      	ldrb	r3, [r7, #11]
 8015340:	2234      	movs	r2, #52	; 0x34
 8015342:	fb02 f303 	mul.w	r3, r2, r3
 8015346:	3390      	adds	r3, #144	; 0x90
 8015348:	697a      	ldr	r2, [r7, #20]
 801534a:	4413      	add	r3, r2
 801534c:	2234      	movs	r2, #52	; 0x34
 801534e:	4619      	mov	r1, r3
 8015350:	6878      	ldr	r0, [r7, #4]
 8015352:	f002 fa01 	bl	8017758 <memcpy>
    return USBH_OK;
 8015356:	2300      	movs	r3, #0
 8015358:	e000      	b.n	801535c <USBH_MSC_GetLUNInfo+0x40>
  }
  else
  {
    return USBH_FAIL;
 801535a:	2302      	movs	r3, #2
  }
}
 801535c:	4618      	mov	r0, r3
 801535e:	3718      	adds	r7, #24
 8015360:	46bd      	mov	sp, r7
 8015362:	bd80      	pop	{r7, pc}

08015364 <USBH_MSC_Read>:
USBH_StatusTypeDef USBH_MSC_Read(USBH_HandleTypeDef *phost,
                                 uint8_t lun,
                                 uint32_t address,
                                 uint8_t *pbuf,
                                 uint32_t length)
{
 8015364:	b580      	push	{r7, lr}
 8015366:	b088      	sub	sp, #32
 8015368:	af02      	add	r7, sp, #8
 801536a:	60f8      	str	r0, [r7, #12]
 801536c:	607a      	str	r2, [r7, #4]
 801536e:	603b      	str	r3, [r7, #0]
 8015370:	460b      	mov	r3, r1
 8015372:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8015374:	68fb      	ldr	r3, [r7, #12]
 8015376:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 801537a:	69db      	ldr	r3, [r3, #28]
 801537c:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 801537e:	68fb      	ldr	r3, [r7, #12]
 8015380:	f893 3420 	ldrb.w	r3, [r3, #1056]	; 0x420
 8015384:	b2db      	uxtb	r3, r3
 8015386:	2b00      	cmp	r3, #0
 8015388:	d00e      	beq.n	80153a8 <USBH_MSC_Read+0x44>
      (phost->gState != HOST_CLASS) ||
 801538a:	68fb      	ldr	r3, [r7, #12]
 801538c:	781b      	ldrb	r3, [r3, #0]
 801538e:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 8015390:	2b0b      	cmp	r3, #11
 8015392:	d109      	bne.n	80153a8 <USBH_MSC_Read+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 8015394:	7afb      	ldrb	r3, [r7, #11]
 8015396:	697a      	ldr	r2, [r7, #20]
 8015398:	2134      	movs	r1, #52	; 0x34
 801539a:	fb01 f303 	mul.w	r3, r1, r3
 801539e:	4413      	add	r3, r2
 80153a0:	3390      	adds	r3, #144	; 0x90
 80153a2:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 80153a4:	2b01      	cmp	r3, #1
 80153a6:	d001      	beq.n	80153ac <USBH_MSC_Read+0x48>
  {
    return  USBH_FAIL;
 80153a8:	2302      	movs	r3, #2
 80153aa:	e040      	b.n	801542e <USBH_MSC_Read+0xca>
  }

  MSC_Handle->state = MSC_READ;
 80153ac:	697b      	ldr	r3, [r7, #20]
 80153ae:	2206      	movs	r2, #6
 80153b0:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_READ;
 80153b2:	7afb      	ldrb	r3, [r7, #11]
 80153b4:	697a      	ldr	r2, [r7, #20]
 80153b6:	2134      	movs	r1, #52	; 0x34
 80153b8:	fb01 f303 	mul.w	r3, r1, r3
 80153bc:	4413      	add	r3, r2
 80153be:	3390      	adds	r3, #144	; 0x90
 80153c0:	2206      	movs	r2, #6
 80153c2:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 80153c4:	7afb      	ldrb	r3, [r7, #11]
 80153c6:	b29a      	uxth	r2, r3
 80153c8:	697b      	ldr	r3, [r7, #20]
 80153ca:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  USBH_MSC_SCSI_Read(phost, lun, address, pbuf, length);
 80153ce:	7af9      	ldrb	r1, [r7, #11]
 80153d0:	6a3b      	ldr	r3, [r7, #32]
 80153d2:	9300      	str	r3, [sp, #0]
 80153d4:	683b      	ldr	r3, [r7, #0]
 80153d6:	687a      	ldr	r2, [r7, #4]
 80153d8:	68f8      	ldr	r0, [r7, #12]
 80153da:	f000 fd78 	bl	8015ece <USBH_MSC_SCSI_Read>

  timeout = phost->Timer;
 80153de:	68fb      	ldr	r3, [r7, #12]
 80153e0:	f8d3 34c4 	ldr.w	r3, [r3, #1220]	; 0x4c4
 80153e4:	613b      	str	r3, [r7, #16]

  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 80153e6:	e016      	b.n	8015416 <USBH_MSC_Read+0xb2>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 80153e8:	68fb      	ldr	r3, [r7, #12]
 80153ea:	f8d3 24c4 	ldr.w	r2, [r3, #1220]	; 0x4c4
 80153ee:	693b      	ldr	r3, [r7, #16]
 80153f0:	1ad2      	subs	r2, r2, r3
 80153f2:	6a3b      	ldr	r3, [r7, #32]
 80153f4:	f242 7110 	movw	r1, #10000	; 0x2710
 80153f8:	fb01 f303 	mul.w	r3, r1, r3
 80153fc:	429a      	cmp	r2, r3
 80153fe:	d805      	bhi.n	801540c <USBH_MSC_Read+0xa8>
 8015400:	68fb      	ldr	r3, [r7, #12]
 8015402:	f893 3420 	ldrb.w	r3, [r3, #1056]	; 0x420
 8015406:	b2db      	uxtb	r3, r3
 8015408:	2b00      	cmp	r3, #0
 801540a:	d104      	bne.n	8015416 <USBH_MSC_Read+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 801540c:	697b      	ldr	r3, [r7, #20]
 801540e:	2201      	movs	r2, #1
 8015410:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 8015412:	2302      	movs	r3, #2
 8015414:	e00b      	b.n	801542e <USBH_MSC_Read+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 8015416:	7afb      	ldrb	r3, [r7, #11]
 8015418:	4619      	mov	r1, r3
 801541a:	68f8      	ldr	r0, [r7, #12]
 801541c:	f7ff feaf 	bl	801517e <USBH_MSC_RdWrProcess>
 8015420:	4603      	mov	r3, r0
 8015422:	2b01      	cmp	r3, #1
 8015424:	d0e0      	beq.n	80153e8 <USBH_MSC_Read+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 8015426:	697b      	ldr	r3, [r7, #20]
 8015428:	2201      	movs	r2, #1
 801542a:	731a      	strb	r2, [r3, #12]

  return USBH_OK;
 801542c:	2300      	movs	r3, #0
}
 801542e:	4618      	mov	r0, r3
 8015430:	3718      	adds	r7, #24
 8015432:	46bd      	mov	sp, r7
 8015434:	bd80      	pop	{r7, pc}

08015436 <USBH_MSC_Write>:
USBH_StatusTypeDef USBH_MSC_Write(USBH_HandleTypeDef *phost,
                                  uint8_t lun,
                                  uint32_t address,
                                  uint8_t *pbuf,
                                  uint32_t length)
{
 8015436:	b580      	push	{r7, lr}
 8015438:	b088      	sub	sp, #32
 801543a:	af02      	add	r7, sp, #8
 801543c:	60f8      	str	r0, [r7, #12]
 801543e:	607a      	str	r2, [r7, #4]
 8015440:	603b      	str	r3, [r7, #0]
 8015442:	460b      	mov	r3, r1
 8015444:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8015446:	68fb      	ldr	r3, [r7, #12]
 8015448:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 801544c:	69db      	ldr	r3, [r3, #28]
 801544e:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 8015450:	68fb      	ldr	r3, [r7, #12]
 8015452:	f893 3420 	ldrb.w	r3, [r3, #1056]	; 0x420
 8015456:	b2db      	uxtb	r3, r3
 8015458:	2b00      	cmp	r3, #0
 801545a:	d00e      	beq.n	801547a <USBH_MSC_Write+0x44>
      (phost->gState != HOST_CLASS) ||
 801545c:	68fb      	ldr	r3, [r7, #12]
 801545e:	781b      	ldrb	r3, [r3, #0]
 8015460:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 8015462:	2b0b      	cmp	r3, #11
 8015464:	d109      	bne.n	801547a <USBH_MSC_Write+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 8015466:	7afb      	ldrb	r3, [r7, #11]
 8015468:	697a      	ldr	r2, [r7, #20]
 801546a:	2134      	movs	r1, #52	; 0x34
 801546c:	fb01 f303 	mul.w	r3, r1, r3
 8015470:	4413      	add	r3, r2
 8015472:	3390      	adds	r3, #144	; 0x90
 8015474:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 8015476:	2b01      	cmp	r3, #1
 8015478:	d001      	beq.n	801547e <USBH_MSC_Write+0x48>
  {
    return  USBH_FAIL;
 801547a:	2302      	movs	r3, #2
 801547c:	e040      	b.n	8015500 <USBH_MSC_Write+0xca>
  }

  MSC_Handle->state = MSC_WRITE;
 801547e:	697b      	ldr	r3, [r7, #20]
 8015480:	2207      	movs	r2, #7
 8015482:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_WRITE;
 8015484:	7afb      	ldrb	r3, [r7, #11]
 8015486:	697a      	ldr	r2, [r7, #20]
 8015488:	2134      	movs	r1, #52	; 0x34
 801548a:	fb01 f303 	mul.w	r3, r1, r3
 801548e:	4413      	add	r3, r2
 8015490:	3390      	adds	r3, #144	; 0x90
 8015492:	2207      	movs	r2, #7
 8015494:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 8015496:	7afb      	ldrb	r3, [r7, #11]
 8015498:	b29a      	uxth	r2, r3
 801549a:	697b      	ldr	r3, [r7, #20]
 801549c:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  USBH_MSC_SCSI_Write(phost, lun, address, pbuf, length);
 80154a0:	7af9      	ldrb	r1, [r7, #11]
 80154a2:	6a3b      	ldr	r3, [r7, #32]
 80154a4:	9300      	str	r3, [sp, #0]
 80154a6:	683b      	ldr	r3, [r7, #0]
 80154a8:	687a      	ldr	r2, [r7, #4]
 80154aa:	68f8      	ldr	r0, [r7, #12]
 80154ac:	f000 fca4 	bl	8015df8 <USBH_MSC_SCSI_Write>

  timeout = phost->Timer;
 80154b0:	68fb      	ldr	r3, [r7, #12]
 80154b2:	f8d3 34c4 	ldr.w	r3, [r3, #1220]	; 0x4c4
 80154b6:	613b      	str	r3, [r7, #16]
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 80154b8:	e016      	b.n	80154e8 <USBH_MSC_Write+0xb2>
  {
    if (((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 80154ba:	68fb      	ldr	r3, [r7, #12]
 80154bc:	f8d3 24c4 	ldr.w	r2, [r3, #1220]	; 0x4c4
 80154c0:	693b      	ldr	r3, [r7, #16]
 80154c2:	1ad2      	subs	r2, r2, r3
 80154c4:	6a3b      	ldr	r3, [r7, #32]
 80154c6:	f242 7110 	movw	r1, #10000	; 0x2710
 80154ca:	fb01 f303 	mul.w	r3, r1, r3
 80154ce:	429a      	cmp	r2, r3
 80154d0:	d805      	bhi.n	80154de <USBH_MSC_Write+0xa8>
 80154d2:	68fb      	ldr	r3, [r7, #12]
 80154d4:	f893 3420 	ldrb.w	r3, [r3, #1056]	; 0x420
 80154d8:	b2db      	uxtb	r3, r3
 80154da:	2b00      	cmp	r3, #0
 80154dc:	d104      	bne.n	80154e8 <USBH_MSC_Write+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 80154de:	697b      	ldr	r3, [r7, #20]
 80154e0:	2201      	movs	r2, #1
 80154e2:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 80154e4:	2302      	movs	r3, #2
 80154e6:	e00b      	b.n	8015500 <USBH_MSC_Write+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 80154e8:	7afb      	ldrb	r3, [r7, #11]
 80154ea:	4619      	mov	r1, r3
 80154ec:	68f8      	ldr	r0, [r7, #12]
 80154ee:	f7ff fe46 	bl	801517e <USBH_MSC_RdWrProcess>
 80154f2:	4603      	mov	r3, r0
 80154f4:	2b01      	cmp	r3, #1
 80154f6:	d0e0      	beq.n	80154ba <USBH_MSC_Write+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 80154f8:	697b      	ldr	r3, [r7, #20]
 80154fa:	2201      	movs	r2, #1
 80154fc:	731a      	strb	r2, [r3, #12]
  return USBH_OK;
 80154fe:	2300      	movs	r3, #0
}
 8015500:	4618      	mov	r0, r3
 8015502:	3718      	adds	r7, #24
 8015504:	46bd      	mov	sp, r7
 8015506:	bd80      	pop	{r7, pc}

08015508 <USBH_MSC_BOT_REQ_Reset>:
  *         The function the MSC BOT Reset request.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_Reset(USBH_HandleTypeDef *phost)
{
 8015508:	b580      	push	{r7, lr}
 801550a:	b082      	sub	sp, #8
 801550c:	af00      	add	r7, sp, #0
 801550e:	6078      	str	r0, [r7, #4]

  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS
 8015510:	687b      	ldr	r3, [r7, #4]
 8015512:	2221      	movs	r2, #33	; 0x21
 8015514:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_BOT_RESET;
 8015516:	687b      	ldr	r3, [r7, #4]
 8015518:	22ff      	movs	r2, #255	; 0xff
 801551a:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 801551c:	687b      	ldr	r3, [r7, #4]
 801551e:	2200      	movs	r2, #0
 8015520:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8015522:	687b      	ldr	r3, [r7, #4]
 8015524:	2200      	movs	r2, #0
 8015526:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 0U;
 8015528:	687b      	ldr	r3, [r7, #4]
 801552a:	2200      	movs	r2, #0
 801552c:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, 0U, 0U);
 801552e:	2200      	movs	r2, #0
 8015530:	2100      	movs	r1, #0
 8015532:	6878      	ldr	r0, [r7, #4]
 8015534:	f001 fdaf 	bl	8017096 <USBH_CtlReq>
 8015538:	4603      	mov	r3, r0
}
 801553a:	4618      	mov	r0, r3
 801553c:	3708      	adds	r7, #8
 801553e:	46bd      	mov	sp, r7
 8015540:	bd80      	pop	{r7, pc}

08015542 <USBH_MSC_BOT_REQ_GetMaxLUN>:
  * @param  phost: Host handle
  * @param  Maxlun: pointer to Maxlun variable
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_GetMaxLUN(USBH_HandleTypeDef *phost, uint8_t *Maxlun)
{
 8015542:	b580      	push	{r7, lr}
 8015544:	b082      	sub	sp, #8
 8015546:	af00      	add	r7, sp, #0
 8015548:	6078      	str	r0, [r7, #4]
 801554a:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS
 801554c:	687b      	ldr	r3, [r7, #4]
 801554e:	22a1      	movs	r2, #161	; 0xa1
 8015550:	741a      	strb	r2, [r3, #16]
                                         | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_GET_MAX_LUN;
 8015552:	687b      	ldr	r3, [r7, #4]
 8015554:	22fe      	movs	r2, #254	; 0xfe
 8015556:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8015558:	687b      	ldr	r3, [r7, #4]
 801555a:	2200      	movs	r2, #0
 801555c:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 801555e:	687b      	ldr	r3, [r7, #4]
 8015560:	2200      	movs	r2, #0
 8015562:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 1U;
 8015564:	687b      	ldr	r3, [r7, #4]
 8015566:	2201      	movs	r2, #1
 8015568:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, Maxlun, 1U);
 801556a:	2201      	movs	r2, #1
 801556c:	6839      	ldr	r1, [r7, #0]
 801556e:	6878      	ldr	r0, [r7, #4]
 8015570:	f001 fd91 	bl	8017096 <USBH_CtlReq>
 8015574:	4603      	mov	r3, r0
}
 8015576:	4618      	mov	r0, r3
 8015578:	3708      	adds	r7, #8
 801557a:	46bd      	mov	sp, r7
 801557c:	bd80      	pop	{r7, pc}
	...

08015580 <USBH_MSC_BOT_Init>:
  *         The function Initializes the BOT protocol.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Init(USBH_HandleTypeDef *phost)
{
 8015580:	b480      	push	{r7}
 8015582:	b085      	sub	sp, #20
 8015584:	af00      	add	r7, sp, #0
 8015586:	6078      	str	r0, [r7, #4]

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8015588:	687b      	ldr	r3, [r7, #4]
 801558a:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 801558e:	69db      	ldr	r3, [r3, #28]
 8015590:	60fb      	str	r3, [r7, #12]

  MSC_Handle->hbot.cbw.field.Signature = BOT_CBW_SIGNATURE;
 8015592:	68fb      	ldr	r3, [r7, #12]
 8015594:	4a09      	ldr	r2, [pc, #36]	; (80155bc <USBH_MSC_BOT_Init+0x3c>)
 8015596:	655a      	str	r2, [r3, #84]	; 0x54
  MSC_Handle->hbot.cbw.field.Tag = BOT_CBW_TAG;
 8015598:	68fb      	ldr	r3, [r7, #12]
 801559a:	4a09      	ldr	r2, [pc, #36]	; (80155c0 <USBH_MSC_BOT_Init+0x40>)
 801559c:	659a      	str	r2, [r3, #88]	; 0x58
  MSC_Handle->hbot.state = BOT_SEND_CBW;
 801559e:	68fb      	ldr	r3, [r7, #12]
 80155a0:	2201      	movs	r2, #1
 80155a2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 80155a6:	68fb      	ldr	r3, [r7, #12]
 80155a8:	2201      	movs	r2, #1
 80155aa:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52

  return USBH_OK;
 80155ae:	2300      	movs	r3, #0
}
 80155b0:	4618      	mov	r0, r3
 80155b2:	3714      	adds	r7, #20
 80155b4:	46bd      	mov	sp, r7
 80155b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80155ba:	4770      	bx	lr
 80155bc:	43425355 	.word	0x43425355
 80155c0:	20304050 	.word	0x20304050

080155c4 <USBH_MSC_BOT_Process>:
  * @param  phost: Host handle
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Process(USBH_HandleTypeDef *phost, uint8_t lun)
{
 80155c4:	b580      	push	{r7, lr}
 80155c6:	b088      	sub	sp, #32
 80155c8:	af02      	add	r7, sp, #8
 80155ca:	6078      	str	r0, [r7, #4]
 80155cc:	460b      	mov	r3, r1
 80155ce:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_BUSY;
 80155d0:	2301      	movs	r3, #1
 80155d2:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef   error  = USBH_BUSY;
 80155d4:	2301      	movs	r3, #1
 80155d6:	75bb      	strb	r3, [r7, #22]
  BOT_CSWStatusTypeDef CSW_Status = BOT_CSW_CMD_FAILED;
 80155d8:	2301      	movs	r3, #1
 80155da:	757b      	strb	r3, [r7, #21]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80155dc:	2300      	movs	r3, #0
 80155de:	753b      	strb	r3, [r7, #20]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80155e0:	687b      	ldr	r3, [r7, #4]
 80155e2:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 80155e6:	69db      	ldr	r3, [r3, #28]
 80155e8:	613b      	str	r3, [r7, #16]
  uint8_t toggle = 0U;
 80155ea:	2300      	movs	r3, #0
 80155ec:	73fb      	strb	r3, [r7, #15]

  switch (MSC_Handle->hbot.state)
 80155ee:	693b      	ldr	r3, [r7, #16]
 80155f0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80155f4:	3b01      	subs	r3, #1
 80155f6:	2b0a      	cmp	r3, #10
 80155f8:	f200 819e 	bhi.w	8015938 <USBH_MSC_BOT_Process+0x374>
 80155fc:	a201      	add	r2, pc, #4	; (adr r2, 8015604 <USBH_MSC_BOT_Process+0x40>)
 80155fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015602:	bf00      	nop
 8015604:	08015631 	.word	0x08015631
 8015608:	08015659 	.word	0x08015659
 801560c:	080156c3 	.word	0x080156c3
 8015610:	080156e1 	.word	0x080156e1
 8015614:	08015765 	.word	0x08015765
 8015618:	08015787 	.word	0x08015787
 801561c:	0801581f 	.word	0x0801581f
 8015620:	0801583b 	.word	0x0801583b
 8015624:	0801588d 	.word	0x0801588d
 8015628:	080158bd 	.word	0x080158bd
 801562c:	0801591f 	.word	0x0801591f
  {
    case BOT_SEND_CBW:
      MSC_Handle->hbot.cbw.field.LUN = lun;
 8015630:	693b      	ldr	r3, [r7, #16]
 8015632:	78fa      	ldrb	r2, [r7, #3]
 8015634:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
      MSC_Handle->hbot.state = BOT_SEND_CBW_WAIT;
 8015638:	693b      	ldr	r3, [r7, #16]
 801563a:	2202      	movs	r2, #2
 801563c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      USBH_BulkSendData(phost, MSC_Handle->hbot.cbw.data,
 8015640:	693b      	ldr	r3, [r7, #16]
 8015642:	f103 0154 	add.w	r1, r3, #84	; 0x54
 8015646:	693b      	ldr	r3, [r7, #16]
 8015648:	795b      	ldrb	r3, [r3, #5]
 801564a:	2201      	movs	r2, #1
 801564c:	9200      	str	r2, [sp, #0]
 801564e:	221f      	movs	r2, #31
 8015650:	6878      	ldr	r0, [r7, #4]
 8015652:	f001 ff2e 	bl	80174b2 <USBH_BulkSendData>
                        BOT_CBW_LENGTH, MSC_Handle->OutPipe, 1U);

      break;
 8015656:	e17e      	b.n	8015956 <USBH_MSC_BOT_Process+0x392>

    case BOT_SEND_CBW_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 8015658:	693b      	ldr	r3, [r7, #16]
 801565a:	795b      	ldrb	r3, [r3, #5]
 801565c:	4619      	mov	r1, r3
 801565e:	6878      	ldr	r0, [r7, #4]
 8015660:	f7fe ff4e 	bl	8014500 <USBH_LL_GetURBState>
 8015664:	4603      	mov	r3, r0
 8015666:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 8015668:	7d3b      	ldrb	r3, [r7, #20]
 801566a:	2b01      	cmp	r3, #1
 801566c:	d118      	bne.n	80156a0 <USBH_MSC_BOT_Process+0xdc>
      {
        if (MSC_Handle->hbot.cbw.field.DataTransferLength != 0U)
 801566e:	693b      	ldr	r3, [r7, #16]
 8015670:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8015672:	2b00      	cmp	r3, #0
 8015674:	d00f      	beq.n	8015696 <USBH_MSC_BOT_Process+0xd2>
        {
          /* If there is Data Transfer Stage */
          if (((MSC_Handle->hbot.cbw.field.Flags) & USB_REQ_DIR_MASK) == USB_D2H)
 8015676:	693b      	ldr	r3, [r7, #16]
 8015678:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 801567c:	b25b      	sxtb	r3, r3
 801567e:	2b00      	cmp	r3, #0
 8015680:	da04      	bge.n	801568c <USBH_MSC_BOT_Process+0xc8>
          {
            /* Data Direction is IN */
            MSC_Handle->hbot.state = BOT_DATA_IN;
 8015682:	693b      	ldr	r3, [r7, #16]
 8015684:	2203      	movs	r2, #3
 8015686:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 801568a:	e157      	b.n	801593c <USBH_MSC_BOT_Process+0x378>
            MSC_Handle->hbot.state = BOT_DATA_OUT;
 801568c:	693b      	ldr	r3, [r7, #16]
 801568e:	2205      	movs	r2, #5
 8015690:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8015694:	e152      	b.n	801593c <USBH_MSC_BOT_Process+0x378>
          MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 8015696:	693b      	ldr	r3, [r7, #16]
 8015698:	2207      	movs	r2, #7
 801569a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 801569e:	e14d      	b.n	801593c <USBH_MSC_BOT_Process+0x378>
      else if (URB_Status == USBH_URB_NOTREADY)
 80156a0:	7d3b      	ldrb	r3, [r7, #20]
 80156a2:	2b02      	cmp	r3, #2
 80156a4:	d104      	bne.n	80156b0 <USBH_MSC_BOT_Process+0xec>
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 80156a6:	693b      	ldr	r3, [r7, #16]
 80156a8:	2201      	movs	r2, #1
 80156aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 80156ae:	e145      	b.n	801593c <USBH_MSC_BOT_Process+0x378>
        if (URB_Status == USBH_URB_STALL)
 80156b0:	7d3b      	ldrb	r3, [r7, #20]
 80156b2:	2b05      	cmp	r3, #5
 80156b4:	f040 8142 	bne.w	801593c <USBH_MSC_BOT_Process+0x378>
          MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 80156b8:	693b      	ldr	r3, [r7, #16]
 80156ba:	220a      	movs	r2, #10
 80156bc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 80156c0:	e13c      	b.n	801593c <USBH_MSC_BOT_Process+0x378>

    case BOT_DATA_IN:
      /* Send first packet */
      USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 80156c2:	693b      	ldr	r3, [r7, #16]
 80156c4:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 80156c8:	693b      	ldr	r3, [r7, #16]
 80156ca:	895a      	ldrh	r2, [r3, #10]
 80156cc:	693b      	ldr	r3, [r7, #16]
 80156ce:	791b      	ldrb	r3, [r3, #4]
 80156d0:	6878      	ldr	r0, [r7, #4]
 80156d2:	f001 ff13 	bl	80174fc <USBH_BulkReceiveData>
                           MSC_Handle->InEpSize, MSC_Handle->InPipe);

      MSC_Handle->hbot.state = BOT_DATA_IN_WAIT;
 80156d6:	693b      	ldr	r3, [r7, #16]
 80156d8:	2204      	movs	r2, #4
 80156da:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      break;
 80156de:	e13a      	b.n	8015956 <USBH_MSC_BOT_Process+0x392>

    case BOT_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 80156e0:	693b      	ldr	r3, [r7, #16]
 80156e2:	791b      	ldrb	r3, [r3, #4]
 80156e4:	4619      	mov	r1, r3
 80156e6:	6878      	ldr	r0, [r7, #4]
 80156e8:	f7fe ff0a 	bl	8014500 <USBH_LL_GetURBState>
 80156ec:	4603      	mov	r3, r0
 80156ee:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 80156f0:	7d3b      	ldrb	r3, [r7, #20]
 80156f2:	2b01      	cmp	r3, #1
 80156f4:	d12d      	bne.n	8015752 <USBH_MSC_BOT_Process+0x18e>
      {
        /* Adjust Data pointer and data length */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->InEpSize)
 80156f6:	693b      	ldr	r3, [r7, #16]
 80156f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80156fa:	693a      	ldr	r2, [r7, #16]
 80156fc:	8952      	ldrh	r2, [r2, #10]
 80156fe:	4293      	cmp	r3, r2
 8015700:	d910      	bls.n	8015724 <USBH_MSC_BOT_Process+0x160>
        {
          MSC_Handle->hbot.pbuf += MSC_Handle->InEpSize;
 8015702:	693b      	ldr	r3, [r7, #16]
 8015704:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8015708:	693a      	ldr	r2, [r7, #16]
 801570a:	8952      	ldrh	r2, [r2, #10]
 801570c:	441a      	add	r2, r3
 801570e:	693b      	ldr	r3, [r7, #16]
 8015710:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->InEpSize;
 8015714:	693b      	ldr	r3, [r7, #16]
 8015716:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8015718:	693a      	ldr	r2, [r7, #16]
 801571a:	8952      	ldrh	r2, [r2, #10]
 801571c:	1a9a      	subs	r2, r3, r2
 801571e:	693b      	ldr	r3, [r7, #16]
 8015720:	65da      	str	r2, [r3, #92]	; 0x5c
 8015722:	e002      	b.n	801572a <USBH_MSC_BOT_Process+0x166>
        }
        else
        {
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 8015724:	693b      	ldr	r3, [r7, #16]
 8015726:	2200      	movs	r2, #0
 8015728:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* More Data To be Received */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 801572a:	693b      	ldr	r3, [r7, #16]
 801572c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801572e:	2b00      	cmp	r3, #0
 8015730:	d00a      	beq.n	8015748 <USBH_MSC_BOT_Process+0x184>
        {
          /* Send next packet */
          USBH_BulkReceiveData(phost, MSC_Handle->hbot.pbuf,
 8015732:	693b      	ldr	r3, [r7, #16]
 8015734:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 8015738:	693b      	ldr	r3, [r7, #16]
 801573a:	895a      	ldrh	r2, [r3, #10]
 801573c:	693b      	ldr	r3, [r7, #16]
 801573e:	791b      	ldrb	r3, [r3, #4]
 8015740:	6878      	ldr	r0, [r7, #4]
 8015742:	f001 fedb 	bl	80174fc <USBH_BulkReceiveData>
#endif
      }
      else
      {
      }
      break;
 8015746:	e0fb      	b.n	8015940 <USBH_MSC_BOT_Process+0x37c>
          MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 8015748:	693b      	ldr	r3, [r7, #16]
 801574a:	2207      	movs	r2, #7
 801574c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8015750:	e0f6      	b.n	8015940 <USBH_MSC_BOT_Process+0x37c>
      else if (URB_Status == USBH_URB_STALL)
 8015752:	7d3b      	ldrb	r3, [r7, #20]
 8015754:	2b05      	cmp	r3, #5
 8015756:	f040 80f3 	bne.w	8015940 <USBH_MSC_BOT_Process+0x37c>
        MSC_Handle->hbot.state  = BOT_ERROR_IN;
 801575a:	693b      	ldr	r3, [r7, #16]
 801575c:	2209      	movs	r2, #9
 801575e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8015762:	e0ed      	b.n	8015940 <USBH_MSC_BOT_Process+0x37c>

    case BOT_DATA_OUT:

      USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 8015764:	693b      	ldr	r3, [r7, #16]
 8015766:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 801576a:	693b      	ldr	r3, [r7, #16]
 801576c:	891a      	ldrh	r2, [r3, #8]
 801576e:	693b      	ldr	r3, [r7, #16]
 8015770:	795b      	ldrb	r3, [r3, #5]
 8015772:	2001      	movs	r0, #1
 8015774:	9000      	str	r0, [sp, #0]
 8015776:	6878      	ldr	r0, [r7, #4]
 8015778:	f001 fe9b 	bl	80174b2 <USBH_BulkSendData>
                        MSC_Handle->OutEpSize, MSC_Handle->OutPipe, 1U);

      MSC_Handle->hbot.state  = BOT_DATA_OUT_WAIT;
 801577c:	693b      	ldr	r3, [r7, #16]
 801577e:	2206      	movs	r2, #6
 8015780:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8015784:	e0e7      	b.n	8015956 <USBH_MSC_BOT_Process+0x392>

    case BOT_DATA_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 8015786:	693b      	ldr	r3, [r7, #16]
 8015788:	795b      	ldrb	r3, [r3, #5]
 801578a:	4619      	mov	r1, r3
 801578c:	6878      	ldr	r0, [r7, #4]
 801578e:	f7fe feb7 	bl	8014500 <USBH_LL_GetURBState>
 8015792:	4603      	mov	r3, r0
 8015794:	753b      	strb	r3, [r7, #20]

      if (URB_Status == USBH_URB_DONE)
 8015796:	7d3b      	ldrb	r3, [r7, #20]
 8015798:	2b01      	cmp	r3, #1
 801579a:	d12f      	bne.n	80157fc <USBH_MSC_BOT_Process+0x238>
      {
        /* Adjust Data pointer and data length */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->OutEpSize)
 801579c:	693b      	ldr	r3, [r7, #16]
 801579e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80157a0:	693a      	ldr	r2, [r7, #16]
 80157a2:	8912      	ldrh	r2, [r2, #8]
 80157a4:	4293      	cmp	r3, r2
 80157a6:	d910      	bls.n	80157ca <USBH_MSC_BOT_Process+0x206>
        {
          MSC_Handle->hbot.pbuf += MSC_Handle->OutEpSize;
 80157a8:	693b      	ldr	r3, [r7, #16]
 80157aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80157ae:	693a      	ldr	r2, [r7, #16]
 80157b0:	8912      	ldrh	r2, [r2, #8]
 80157b2:	441a      	add	r2, r3
 80157b4:	693b      	ldr	r3, [r7, #16]
 80157b6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->OutEpSize;
 80157ba:	693b      	ldr	r3, [r7, #16]
 80157bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80157be:	693a      	ldr	r2, [r7, #16]
 80157c0:	8912      	ldrh	r2, [r2, #8]
 80157c2:	1a9a      	subs	r2, r3, r2
 80157c4:	693b      	ldr	r3, [r7, #16]
 80157c6:	65da      	str	r2, [r3, #92]	; 0x5c
 80157c8:	e002      	b.n	80157d0 <USBH_MSC_BOT_Process+0x20c>
        }
        else
        {
          MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 80157ca:	693b      	ldr	r3, [r7, #16]
 80157cc:	2200      	movs	r2, #0
 80157ce:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* More Data To be Sent */
        if (MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 80157d0:	693b      	ldr	r3, [r7, #16]
 80157d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80157d4:	2b00      	cmp	r3, #0
 80157d6:	d00c      	beq.n	80157f2 <USBH_MSC_BOT_Process+0x22e>
        {
          USBH_BulkSendData(phost, MSC_Handle->hbot.pbuf,
 80157d8:	693b      	ldr	r3, [r7, #16]
 80157da:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 80157de:	693b      	ldr	r3, [r7, #16]
 80157e0:	891a      	ldrh	r2, [r3, #8]
 80157e2:	693b      	ldr	r3, [r7, #16]
 80157e4:	795b      	ldrb	r3, [r3, #5]
 80157e6:	2001      	movs	r0, #1
 80157e8:	9000      	str	r0, [sp, #0]
 80157ea:	6878      	ldr	r0, [r7, #4]
 80157ec:	f001 fe61 	bl	80174b2 <USBH_BulkSendData>
#endif
      }
      else
      {
      }
      break;
 80157f0:	e0a8      	b.n	8015944 <USBH_MSC_BOT_Process+0x380>
          MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 80157f2:	693b      	ldr	r3, [r7, #16]
 80157f4:	2207      	movs	r2, #7
 80157f6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 80157fa:	e0a3      	b.n	8015944 <USBH_MSC_BOT_Process+0x380>
      else if (URB_Status == USBH_URB_NOTREADY)
 80157fc:	7d3b      	ldrb	r3, [r7, #20]
 80157fe:	2b02      	cmp	r3, #2
 8015800:	d104      	bne.n	801580c <USBH_MSC_BOT_Process+0x248>
        MSC_Handle->hbot.state  = BOT_DATA_OUT;
 8015802:	693b      	ldr	r3, [r7, #16]
 8015804:	2205      	movs	r2, #5
 8015806:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 801580a:	e09b      	b.n	8015944 <USBH_MSC_BOT_Process+0x380>
      else if (URB_Status == USBH_URB_STALL)
 801580c:	7d3b      	ldrb	r3, [r7, #20]
 801580e:	2b05      	cmp	r3, #5
 8015810:	f040 8098 	bne.w	8015944 <USBH_MSC_BOT_Process+0x380>
        MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 8015814:	693b      	ldr	r3, [r7, #16]
 8015816:	220a      	movs	r2, #10
 8015818:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 801581c:	e092      	b.n	8015944 <USBH_MSC_BOT_Process+0x380>

    case BOT_RECEIVE_CSW:

      USBH_BulkReceiveData(phost, MSC_Handle->hbot.csw.data,
 801581e:	693b      	ldr	r3, [r7, #16]
 8015820:	f103 0178 	add.w	r1, r3, #120	; 0x78
 8015824:	693b      	ldr	r3, [r7, #16]
 8015826:	791b      	ldrb	r3, [r3, #4]
 8015828:	220d      	movs	r2, #13
 801582a:	6878      	ldr	r0, [r7, #4]
 801582c:	f001 fe66 	bl	80174fc <USBH_BulkReceiveData>
                           BOT_CSW_LENGTH, MSC_Handle->InPipe);

      MSC_Handle->hbot.state  = BOT_RECEIVE_CSW_WAIT;
 8015830:	693b      	ldr	r3, [r7, #16]
 8015832:	2208      	movs	r2, #8
 8015834:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 8015838:	e08d      	b.n	8015956 <USBH_MSC_BOT_Process+0x392>

    case BOT_RECEIVE_CSW_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 801583a:	693b      	ldr	r3, [r7, #16]
 801583c:	791b      	ldrb	r3, [r3, #4]
 801583e:	4619      	mov	r1, r3
 8015840:	6878      	ldr	r0, [r7, #4]
 8015842:	f7fe fe5d 	bl	8014500 <USBH_LL_GetURBState>
 8015846:	4603      	mov	r3, r0
 8015848:	753b      	strb	r3, [r7, #20]

      /* Decode CSW */
      if (URB_Status == USBH_URB_DONE)
 801584a:	7d3b      	ldrb	r3, [r7, #20]
 801584c:	2b01      	cmp	r3, #1
 801584e:	d115      	bne.n	801587c <USBH_MSC_BOT_Process+0x2b8>
      {
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 8015850:	693b      	ldr	r3, [r7, #16]
 8015852:	2201      	movs	r2, #1
 8015854:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 8015858:	693b      	ldr	r3, [r7, #16]
 801585a:	2201      	movs	r2, #1
 801585c:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
        CSW_Status = USBH_MSC_DecodeCSW(phost);
 8015860:	6878      	ldr	r0, [r7, #4]
 8015862:	f000 f8a9 	bl	80159b8 <USBH_MSC_DecodeCSW>
 8015866:	4603      	mov	r3, r0
 8015868:	757b      	strb	r3, [r7, #21]

        if (CSW_Status == BOT_CSW_CMD_PASSED)
 801586a:	7d7b      	ldrb	r3, [r7, #21]
 801586c:	2b00      	cmp	r3, #0
 801586e:	d102      	bne.n	8015876 <USBH_MSC_BOT_Process+0x2b2>
        {
          status = USBH_OK;
 8015870:	2300      	movs	r3, #0
 8015872:	75fb      	strb	r3, [r7, #23]
#endif
      }
      else
      {
      }
      break;
 8015874:	e068      	b.n	8015948 <USBH_MSC_BOT_Process+0x384>
          status = USBH_FAIL;
 8015876:	2302      	movs	r3, #2
 8015878:	75fb      	strb	r3, [r7, #23]
      break;
 801587a:	e065      	b.n	8015948 <USBH_MSC_BOT_Process+0x384>
      else if (URB_Status == USBH_URB_STALL)
 801587c:	7d3b      	ldrb	r3, [r7, #20]
 801587e:	2b05      	cmp	r3, #5
 8015880:	d162      	bne.n	8015948 <USBH_MSC_BOT_Process+0x384>
        MSC_Handle->hbot.state  = BOT_ERROR_IN;
 8015882:	693b      	ldr	r3, [r7, #16]
 8015884:	2209      	movs	r2, #9
 8015886:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 801588a:	e05d      	b.n	8015948 <USBH_MSC_BOT_Process+0x384>

    case BOT_ERROR_IN:
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_IN);
 801588c:	78fb      	ldrb	r3, [r7, #3]
 801588e:	2200      	movs	r2, #0
 8015890:	4619      	mov	r1, r3
 8015892:	6878      	ldr	r0, [r7, #4]
 8015894:	f000 f864 	bl	8015960 <USBH_MSC_BOT_Abort>
 8015898:	4603      	mov	r3, r0
 801589a:	75bb      	strb	r3, [r7, #22]

      if (error == USBH_OK)
 801589c:	7dbb      	ldrb	r3, [r7, #22]
 801589e:	2b00      	cmp	r3, #0
 80158a0:	d104      	bne.n	80158ac <USBH_MSC_BOT_Process+0x2e8>
      {
        MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 80158a2:	693b      	ldr	r3, [r7, #16]
 80158a4:	2207      	movs	r2, #7
 80158a6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
      }
      else
      {
      }
      break;
 80158aa:	e04f      	b.n	801594c <USBH_MSC_BOT_Process+0x388>
      else if (error == USBH_UNRECOVERED_ERROR)
 80158ac:	7dbb      	ldrb	r3, [r7, #22]
 80158ae:	2b04      	cmp	r3, #4
 80158b0:	d14c      	bne.n	801594c <USBH_MSC_BOT_Process+0x388>
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 80158b2:	693b      	ldr	r3, [r7, #16]
 80158b4:	220b      	movs	r2, #11
 80158b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 80158ba:	e047      	b.n	801594c <USBH_MSC_BOT_Process+0x388>

    case BOT_ERROR_OUT:
      error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_OUT);
 80158bc:	78fb      	ldrb	r3, [r7, #3]
 80158be:	2201      	movs	r2, #1
 80158c0:	4619      	mov	r1, r3
 80158c2:	6878      	ldr	r0, [r7, #4]
 80158c4:	f000 f84c 	bl	8015960 <USBH_MSC_BOT_Abort>
 80158c8:	4603      	mov	r3, r0
 80158ca:	75bb      	strb	r3, [r7, #22]

      if (error == USBH_OK)
 80158cc:	7dbb      	ldrb	r3, [r7, #22]
 80158ce:	2b00      	cmp	r3, #0
 80158d0:	d11d      	bne.n	801590e <USBH_MSC_BOT_Process+0x34a>
      {

        toggle = USBH_LL_GetToggle(phost, MSC_Handle->OutPipe);
 80158d2:	693b      	ldr	r3, [r7, #16]
 80158d4:	795b      	ldrb	r3, [r3, #5]
 80158d6:	4619      	mov	r1, r3
 80158d8:	6878      	ldr	r0, [r7, #4]
 80158da:	f7fe fe62 	bl	80145a2 <USBH_LL_GetToggle>
 80158de:	4603      	mov	r3, r0
 80158e0:	73fb      	strb	r3, [r7, #15]
        USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 1U - toggle);
 80158e2:	693b      	ldr	r3, [r7, #16]
 80158e4:	7959      	ldrb	r1, [r3, #5]
 80158e6:	7bfb      	ldrb	r3, [r7, #15]
 80158e8:	f1c3 0301 	rsb	r3, r3, #1
 80158ec:	b2db      	uxtb	r3, r3
 80158ee:	461a      	mov	r2, r3
 80158f0:	6878      	ldr	r0, [r7, #4]
 80158f2:	f7fe fe26 	bl	8014542 <USBH_LL_SetToggle>
        USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 80158f6:	693b      	ldr	r3, [r7, #16]
 80158f8:	791b      	ldrb	r3, [r3, #4]
 80158fa:	2200      	movs	r2, #0
 80158fc:	4619      	mov	r1, r3
 80158fe:	6878      	ldr	r0, [r7, #4]
 8015900:	f7fe fe1f 	bl	8014542 <USBH_LL_SetToggle>
        MSC_Handle->hbot.state = BOT_ERROR_IN;
 8015904:	693b      	ldr	r3, [r7, #16]
 8015906:	2209      	movs	r2, #9
 8015908:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        if (error == USBH_UNRECOVERED_ERROR)
        {
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
        }
      }
      break;
 801590c:	e020      	b.n	8015950 <USBH_MSC_BOT_Process+0x38c>
        if (error == USBH_UNRECOVERED_ERROR)
 801590e:	7dbb      	ldrb	r3, [r7, #22]
 8015910:	2b04      	cmp	r3, #4
 8015912:	d11d      	bne.n	8015950 <USBH_MSC_BOT_Process+0x38c>
          MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 8015914:	693b      	ldr	r3, [r7, #16]
 8015916:	220b      	movs	r2, #11
 8015918:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      break;
 801591c:	e018      	b.n	8015950 <USBH_MSC_BOT_Process+0x38c>


    case BOT_UNRECOVERED_ERROR:
      status = USBH_MSC_BOT_REQ_Reset(phost);
 801591e:	6878      	ldr	r0, [r7, #4]
 8015920:	f7ff fdf2 	bl	8015508 <USBH_MSC_BOT_REQ_Reset>
 8015924:	4603      	mov	r3, r0
 8015926:	75fb      	strb	r3, [r7, #23]
      if (status == USBH_OK)
 8015928:	7dfb      	ldrb	r3, [r7, #23]
 801592a:	2b00      	cmp	r3, #0
 801592c:	d112      	bne.n	8015954 <USBH_MSC_BOT_Process+0x390>
      {
        MSC_Handle->hbot.state = BOT_SEND_CBW;
 801592e:	693b      	ldr	r3, [r7, #16]
 8015930:	2201      	movs	r2, #1
 8015932:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      }
      break;
 8015936:	e00d      	b.n	8015954 <USBH_MSC_BOT_Process+0x390>

    default:
      break;
 8015938:	bf00      	nop
 801593a:	e00c      	b.n	8015956 <USBH_MSC_BOT_Process+0x392>
      break;
 801593c:	bf00      	nop
 801593e:	e00a      	b.n	8015956 <USBH_MSC_BOT_Process+0x392>
      break;
 8015940:	bf00      	nop
 8015942:	e008      	b.n	8015956 <USBH_MSC_BOT_Process+0x392>
      break;
 8015944:	bf00      	nop
 8015946:	e006      	b.n	8015956 <USBH_MSC_BOT_Process+0x392>
      break;
 8015948:	bf00      	nop
 801594a:	e004      	b.n	8015956 <USBH_MSC_BOT_Process+0x392>
      break;
 801594c:	bf00      	nop
 801594e:	e002      	b.n	8015956 <USBH_MSC_BOT_Process+0x392>
      break;
 8015950:	bf00      	nop
 8015952:	e000      	b.n	8015956 <USBH_MSC_BOT_Process+0x392>
      break;
 8015954:	bf00      	nop
  }
  return status;
 8015956:	7dfb      	ldrb	r3, [r7, #23]
}
 8015958:	4618      	mov	r0, r3
 801595a:	3718      	adds	r7, #24
 801595c:	46bd      	mov	sp, r7
 801595e:	bd80      	pop	{r7, pc}

08015960 <USBH_MSC_BOT_Abort>:
  * @param  lun: Logical Unit Number
  * @param  dir: direction (0: out / 1 : in)
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_BOT_Abort(USBH_HandleTypeDef *phost, uint8_t lun, uint8_t dir)
{
 8015960:	b580      	push	{r7, lr}
 8015962:	b084      	sub	sp, #16
 8015964:	af00      	add	r7, sp, #0
 8015966:	6078      	str	r0, [r7, #4]
 8015968:	460b      	mov	r3, r1
 801596a:	70fb      	strb	r3, [r7, #3]
 801596c:	4613      	mov	r3, r2
 801596e:	70bb      	strb	r3, [r7, #2]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(lun);

  USBH_StatusTypeDef status = USBH_FAIL;
 8015970:	2302      	movs	r3, #2
 8015972:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8015974:	687b      	ldr	r3, [r7, #4]
 8015976:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 801597a:	69db      	ldr	r3, [r3, #28]
 801597c:	60bb      	str	r3, [r7, #8]

  switch (dir)
 801597e:	78bb      	ldrb	r3, [r7, #2]
 8015980:	2b00      	cmp	r3, #0
 8015982:	d002      	beq.n	801598a <USBH_MSC_BOT_Abort+0x2a>
 8015984:	2b01      	cmp	r3, #1
 8015986:	d009      	beq.n	801599c <USBH_MSC_BOT_Abort+0x3c>
      /*send ClrFeature on Bulk OUT endpoint */
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
      break;

    default:
      break;
 8015988:	e011      	b.n	80159ae <USBH_MSC_BOT_Abort+0x4e>
      status = USBH_ClrFeature(phost, MSC_Handle->InEp);
 801598a:	68bb      	ldr	r3, [r7, #8]
 801598c:	79db      	ldrb	r3, [r3, #7]
 801598e:	4619      	mov	r1, r3
 8015990:	6878      	ldr	r0, [r7, #4]
 8015992:	f001 f9a0 	bl	8016cd6 <USBH_ClrFeature>
 8015996:	4603      	mov	r3, r0
 8015998:	73fb      	strb	r3, [r7, #15]
      break;
 801599a:	e008      	b.n	80159ae <USBH_MSC_BOT_Abort+0x4e>
      status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
 801599c:	68bb      	ldr	r3, [r7, #8]
 801599e:	799b      	ldrb	r3, [r3, #6]
 80159a0:	4619      	mov	r1, r3
 80159a2:	6878      	ldr	r0, [r7, #4]
 80159a4:	f001 f997 	bl	8016cd6 <USBH_ClrFeature>
 80159a8:	4603      	mov	r3, r0
 80159aa:	73fb      	strb	r3, [r7, #15]
      break;
 80159ac:	bf00      	nop
  }
  return status;
 80159ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80159b0:	4618      	mov	r0, r3
 80159b2:	3710      	adds	r7, #16
 80159b4:	46bd      	mov	sp, r7
 80159b6:	bd80      	pop	{r7, pc}

080159b8 <USBH_MSC_DecodeCSW>:
  *     2. the CSW is 13 (Dh) bytes in length,
  *     3. dCSWTag matches the dCBWTag from the corresponding CBW.
  */

static BOT_CSWStatusTypeDef USBH_MSC_DecodeCSW(USBH_HandleTypeDef *phost)
{
 80159b8:	b580      	push	{r7, lr}
 80159ba:	b084      	sub	sp, #16
 80159bc:	af00      	add	r7, sp, #0
 80159be:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 80159c0:	687b      	ldr	r3, [r7, #4]
 80159c2:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 80159c6:	69db      	ldr	r3, [r3, #28]
 80159c8:	60bb      	str	r3, [r7, #8]
  BOT_CSWStatusTypeDef status = BOT_CSW_CMD_FAILED;
 80159ca:	2301      	movs	r3, #1
 80159cc:	73fb      	strb	r3, [r7, #15]

  /*Checking if the transfer length is different than 13*/
  if (USBH_LL_GetLastXferSize(phost, MSC_Handle->InPipe) != BOT_CSW_LENGTH)
 80159ce:	68bb      	ldr	r3, [r7, #8]
 80159d0:	791b      	ldrb	r3, [r3, #4]
 80159d2:	4619      	mov	r1, r3
 80159d4:	6878      	ldr	r0, [r7, #4]
 80159d6:	f7fe fd01 	bl	80143dc <USBH_LL_GetLastXferSize>
 80159da:	4603      	mov	r3, r0
 80159dc:	2b0d      	cmp	r3, #13
 80159de:	d002      	beq.n	80159e6 <USBH_MSC_DecodeCSW+0x2e>
    Device intends to transfer no data)
    (11) Ho > Do  (Host expects to send data to the device,
    Device intends to receive data from the host)*/


    status = BOT_CSW_PHASE_ERROR;
 80159e0:	2302      	movs	r3, #2
 80159e2:	73fb      	strb	r3, [r7, #15]
 80159e4:	e024      	b.n	8015a30 <USBH_MSC_DecodeCSW+0x78>
  else
  {
    /* CSW length is Correct */

    /* Check validity of the CSW Signature and CSWStatus */
    if (MSC_Handle->hbot.csw.field.Signature == BOT_CSW_SIGNATURE)
 80159e6:	68bb      	ldr	r3, [r7, #8]
 80159e8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80159ea:	4a14      	ldr	r2, [pc, #80]	; (8015a3c <USBH_MSC_DecodeCSW+0x84>)
 80159ec:	4293      	cmp	r3, r2
 80159ee:	d11d      	bne.n	8015a2c <USBH_MSC_DecodeCSW+0x74>
    {
      /* Check Condition 1. dCSWSignature is equal to 53425355h */

      if (MSC_Handle->hbot.csw.field.Tag == MSC_Handle->hbot.cbw.field.Tag)
 80159f0:	68bb      	ldr	r3, [r7, #8]
 80159f2:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 80159f4:	68bb      	ldr	r3, [r7, #8]
 80159f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80159f8:	429a      	cmp	r2, r3
 80159fa:	d119      	bne.n	8015a30 <USBH_MSC_DecodeCSW+0x78>
      {
        /* Check Condition 3. dCSWTag matches the dCBWTag from the
        corresponding CBW */

        if (MSC_Handle->hbot.csw.field.Status == 0U)
 80159fc:	68bb      	ldr	r3, [r7, #8]
 80159fe:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8015a02:	2b00      	cmp	r3, #0
 8015a04:	d102      	bne.n	8015a0c <USBH_MSC_DecodeCSW+0x54>
          (12) Ho = Do (Host expects to send data to the device,
          Device intends to receive data from the host)

          */

          status = BOT_CSW_CMD_PASSED;
 8015a06:	2300      	movs	r3, #0
 8015a08:	73fb      	strb	r3, [r7, #15]
 8015a0a:	e011      	b.n	8015a30 <USBH_MSC_DecodeCSW+0x78>
        }
        else if (MSC_Handle->hbot.csw.field.Status == 1U)
 8015a0c:	68bb      	ldr	r3, [r7, #8]
 8015a0e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8015a12:	2b01      	cmp	r3, #1
 8015a14:	d102      	bne.n	8015a1c <USBH_MSC_DecodeCSW+0x64>
        {
          status = BOT_CSW_CMD_FAILED;
 8015a16:	2301      	movs	r3, #1
 8015a18:	73fb      	strb	r3, [r7, #15]
 8015a1a:	e009      	b.n	8015a30 <USBH_MSC_DecodeCSW+0x78>
        }

        else if (MSC_Handle->hbot.csw.field.Status == 2U)
 8015a1c:	68bb      	ldr	r3, [r7, #8]
 8015a1e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8015a22:	2b02      	cmp	r3, #2
 8015a24:	d104      	bne.n	8015a30 <USBH_MSC_DecodeCSW+0x78>
          Di Device intends to send data to the host)
          (13) Ho < Do (Host expects to send data to the device,
          Device intends to receive data from the host)
          */

          status = BOT_CSW_PHASE_ERROR;
 8015a26:	2302      	movs	r3, #2
 8015a28:	73fb      	strb	r3, [r7, #15]
 8015a2a:	e001      	b.n	8015a30 <USBH_MSC_DecodeCSW+0x78>
    else
    {
      /* If the CSW Signature is not valid, We sall return the Phase Error to
      Upper Layers for Reset Recovery */

      status = BOT_CSW_PHASE_ERROR;
 8015a2c:	2302      	movs	r3, #2
 8015a2e:	73fb      	strb	r3, [r7, #15]
    }
  } /* CSW Length Check*/

  return status;
 8015a30:	7bfb      	ldrb	r3, [r7, #15]
}
 8015a32:	4618      	mov	r0, r3
 8015a34:	3710      	adds	r7, #16
 8015a36:	46bd      	mov	sp, r7
 8015a38:	bd80      	pop	{r7, pc}
 8015a3a:	bf00      	nop
 8015a3c:	53425355 	.word	0x53425355

08015a40 <USBH_MSC_SCSI_TestUnitReady>:
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_TestUnitReady(USBH_HandleTypeDef *phost,
                                               uint8_t lun)
{
 8015a40:	b580      	push	{r7, lr}
 8015a42:	b084      	sub	sp, #16
 8015a44:	af00      	add	r7, sp, #0
 8015a46:	6078      	str	r0, [r7, #4]
 8015a48:	460b      	mov	r3, r1
 8015a4a:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 8015a4c:	2302      	movs	r3, #2
 8015a4e:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8015a50:	687b      	ldr	r3, [r7, #4]
 8015a52:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 8015a56:	69db      	ldr	r3, [r3, #28]
 8015a58:	60bb      	str	r3, [r7, #8]

  switch (MSC_Handle->hbot.cmd_state)
 8015a5a:	68bb      	ldr	r3, [r7, #8]
 8015a5c:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8015a60:	2b01      	cmp	r3, #1
 8015a62:	d002      	beq.n	8015a6a <USBH_MSC_SCSI_TestUnitReady+0x2a>
 8015a64:	2b02      	cmp	r3, #2
 8015a66:	d021      	beq.n	8015aac <USBH_MSC_SCSI_TestUnitReady+0x6c>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 8015a68:	e028      	b.n	8015abc <USBH_MSC_SCSI_TestUnitReady+0x7c>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_MODE_TEST_UNIT_READY;
 8015a6a:	68bb      	ldr	r3, [r7, #8]
 8015a6c:	2200      	movs	r2, #0
 8015a6e:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 8015a70:	68bb      	ldr	r3, [r7, #8]
 8015a72:	2200      	movs	r2, #0
 8015a74:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8015a78:	68bb      	ldr	r3, [r7, #8]
 8015a7a:	220a      	movs	r2, #10
 8015a7c:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 8015a80:	68bb      	ldr	r3, [r7, #8]
 8015a82:	3363      	adds	r3, #99	; 0x63
 8015a84:	2210      	movs	r2, #16
 8015a86:	2100      	movs	r1, #0
 8015a88:	4618      	mov	r0, r3
 8015a8a:	f001 fe73 	bl	8017774 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_TEST_UNIT_READY;
 8015a8e:	68bb      	ldr	r3, [r7, #8]
 8015a90:	2200      	movs	r2, #0
 8015a92:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 8015a96:	68bb      	ldr	r3, [r7, #8]
 8015a98:	2201      	movs	r2, #1
 8015a9a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8015a9e:	68bb      	ldr	r3, [r7, #8]
 8015aa0:	2202      	movs	r2, #2
 8015aa2:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      error = USBH_BUSY;
 8015aa6:	2301      	movs	r3, #1
 8015aa8:	73fb      	strb	r3, [r7, #15]
      break;
 8015aaa:	e007      	b.n	8015abc <USBH_MSC_SCSI_TestUnitReady+0x7c>
      error = USBH_MSC_BOT_Process(phost, lun);
 8015aac:	78fb      	ldrb	r3, [r7, #3]
 8015aae:	4619      	mov	r1, r3
 8015ab0:	6878      	ldr	r0, [r7, #4]
 8015ab2:	f7ff fd87 	bl	80155c4 <USBH_MSC_BOT_Process>
 8015ab6:	4603      	mov	r3, r0
 8015ab8:	73fb      	strb	r3, [r7, #15]
      break;
 8015aba:	bf00      	nop
  }

  return error;
 8015abc:	7bfb      	ldrb	r3, [r7, #15]
}
 8015abe:	4618      	mov	r0, r3
 8015ac0:	3710      	adds	r7, #16
 8015ac2:	46bd      	mov	sp, r7
 8015ac4:	bd80      	pop	{r7, pc}

08015ac6 <USBH_MSC_SCSI_ReadCapacity>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_ReadCapacity(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_CapacityTypeDef *capacity)
{
 8015ac6:	b580      	push	{r7, lr}
 8015ac8:	b086      	sub	sp, #24
 8015aca:	af00      	add	r7, sp, #0
 8015acc:	60f8      	str	r0, [r7, #12]
 8015ace:	460b      	mov	r3, r1
 8015ad0:	607a      	str	r2, [r7, #4]
 8015ad2:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_BUSY ;
 8015ad4:	2301      	movs	r3, #1
 8015ad6:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8015ad8:	68fb      	ldr	r3, [r7, #12]
 8015ada:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 8015ade:	69db      	ldr	r3, [r3, #28]
 8015ae0:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 8015ae2:	693b      	ldr	r3, [r7, #16]
 8015ae4:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8015ae8:	2b01      	cmp	r3, #1
 8015aea:	d002      	beq.n	8015af2 <USBH_MSC_SCSI_ReadCapacity+0x2c>
 8015aec:	2b02      	cmp	r3, #2
 8015aee:	d027      	beq.n	8015b40 <USBH_MSC_SCSI_ReadCapacity+0x7a>
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
      }
      break;

    default:
      break;
 8015af0:	e05f      	b.n	8015bb2 <USBH_MSC_SCSI_ReadCapacity+0xec>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_READ_CAPACITY10;
 8015af2:	693b      	ldr	r3, [r7, #16]
 8015af4:	2208      	movs	r2, #8
 8015af6:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 8015af8:	693b      	ldr	r3, [r7, #16]
 8015afa:	2280      	movs	r2, #128	; 0x80
 8015afc:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8015b00:	693b      	ldr	r3, [r7, #16]
 8015b02:	220a      	movs	r2, #10
 8015b04:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 8015b08:	693b      	ldr	r3, [r7, #16]
 8015b0a:	3363      	adds	r3, #99	; 0x63
 8015b0c:	2210      	movs	r2, #16
 8015b0e:	2100      	movs	r1, #0
 8015b10:	4618      	mov	r0, r3
 8015b12:	f001 fe2f 	bl	8017774 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ_CAPACITY10;
 8015b16:	693b      	ldr	r3, [r7, #16]
 8015b18:	2225      	movs	r2, #37	; 0x25
 8015b1a:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 8015b1e:	693b      	ldr	r3, [r7, #16]
 8015b20:	2201      	movs	r2, #1
 8015b22:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8015b26:	693b      	ldr	r3, [r7, #16]
 8015b28:	2202      	movs	r2, #2
 8015b2a:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 8015b2e:	693b      	ldr	r3, [r7, #16]
 8015b30:	f103 0210 	add.w	r2, r3, #16
 8015b34:	693b      	ldr	r3, [r7, #16]
 8015b36:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 8015b3a:	2301      	movs	r3, #1
 8015b3c:	75fb      	strb	r3, [r7, #23]
      break;
 8015b3e:	e038      	b.n	8015bb2 <USBH_MSC_SCSI_ReadCapacity+0xec>
      error = USBH_MSC_BOT_Process(phost, lun);
 8015b40:	7afb      	ldrb	r3, [r7, #11]
 8015b42:	4619      	mov	r1, r3
 8015b44:	68f8      	ldr	r0, [r7, #12]
 8015b46:	f7ff fd3d 	bl	80155c4 <USBH_MSC_BOT_Process>
 8015b4a:	4603      	mov	r3, r0
 8015b4c:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 8015b4e:	7dfb      	ldrb	r3, [r7, #23]
 8015b50:	2b00      	cmp	r3, #0
 8015b52:	d12d      	bne.n	8015bb0 <USBH_MSC_SCSI_ReadCapacity+0xea>
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 8015b54:	693b      	ldr	r3, [r7, #16]
 8015b56:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8015b5a:	3303      	adds	r3, #3
 8015b5c:	781b      	ldrb	r3, [r3, #0]
 8015b5e:	461a      	mov	r2, r3
 8015b60:	693b      	ldr	r3, [r7, #16]
 8015b62:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8015b66:	3302      	adds	r3, #2
 8015b68:	781b      	ldrb	r3, [r3, #0]
 8015b6a:	021b      	lsls	r3, r3, #8
 8015b6c:	431a      	orrs	r2, r3
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 8015b6e:	693b      	ldr	r3, [r7, #16]
 8015b70:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8015b74:	3301      	adds	r3, #1
 8015b76:	781b      	ldrb	r3, [r3, #0]
 8015b78:	041b      	lsls	r3, r3, #16
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 8015b7a:	431a      	orrs	r2, r3
                              ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 8015b7c:	693b      	ldr	r3, [r7, #16]
 8015b7e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8015b82:	781b      	ldrb	r3, [r3, #0]
 8015b84:	061b      	lsls	r3, r3, #24
 8015b86:	431a      	orrs	r2, r3
        capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) | \
 8015b88:	687b      	ldr	r3, [r7, #4]
 8015b8a:	601a      	str	r2, [r3, #0]
        capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
 8015b8c:	693b      	ldr	r3, [r7, #16]
 8015b8e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8015b92:	3307      	adds	r3, #7
 8015b94:	781b      	ldrb	r3, [r3, #0]
 8015b96:	b29a      	uxth	r2, r3
 8015b98:	693b      	ldr	r3, [r7, #16]
 8015b9a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8015b9e:	3306      	adds	r3, #6
 8015ba0:	781b      	ldrb	r3, [r3, #0]
 8015ba2:	b29b      	uxth	r3, r3
 8015ba4:	021b      	lsls	r3, r3, #8
 8015ba6:	b29b      	uxth	r3, r3
 8015ba8:	4313      	orrs	r3, r2
 8015baa:	b29a      	uxth	r2, r3
 8015bac:	687b      	ldr	r3, [r7, #4]
 8015bae:	809a      	strh	r2, [r3, #4]
      break;
 8015bb0:	bf00      	nop
  }

  return error;
 8015bb2:	7dfb      	ldrb	r3, [r7, #23]
}
 8015bb4:	4618      	mov	r0, r3
 8015bb6:	3718      	adds	r7, #24
 8015bb8:	46bd      	mov	sp, r7
 8015bba:	bd80      	pop	{r7, pc}

08015bbc <USBH_MSC_SCSI_Inquiry>:
  * @param  capacity: pointer to the inquiry structure
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_Inquiry(USBH_HandleTypeDef *phost, uint8_t lun,
                                         SCSI_StdInquiryDataTypeDef *inquiry)
{
 8015bbc:	b580      	push	{r7, lr}
 8015bbe:	b086      	sub	sp, #24
 8015bc0:	af00      	add	r7, sp, #0
 8015bc2:	60f8      	str	r0, [r7, #12]
 8015bc4:	460b      	mov	r3, r1
 8015bc6:	607a      	str	r2, [r7, #4]
 8015bc8:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef error = USBH_FAIL;
 8015bca:	2302      	movs	r3, #2
 8015bcc:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8015bce:	68fb      	ldr	r3, [r7, #12]
 8015bd0:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 8015bd4:	69db      	ldr	r3, [r3, #28]
 8015bd6:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 8015bd8:	693b      	ldr	r3, [r7, #16]
 8015bda:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8015bde:	2b01      	cmp	r3, #1
 8015be0:	d002      	beq.n	8015be8 <USBH_MSC_SCSI_Inquiry+0x2c>
 8015be2:	2b02      	cmp	r3, #2
 8015be4:	d03d      	beq.n	8015c62 <USBH_MSC_SCSI_Inquiry+0xa6>
        USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
      }
      break;

    default:
      break;
 8015be6:	e089      	b.n	8015cfc <USBH_MSC_SCSI_Inquiry+0x140>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_INQUIRY;
 8015be8:	693b      	ldr	r3, [r7, #16]
 8015bea:	2224      	movs	r2, #36	; 0x24
 8015bec:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 8015bee:	693b      	ldr	r3, [r7, #16]
 8015bf0:	2280      	movs	r2, #128	; 0x80
 8015bf2:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8015bf6:	693b      	ldr	r3, [r7, #16]
 8015bf8:	220a      	movs	r2, #10
 8015bfa:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_LENGTH);
 8015bfe:	693b      	ldr	r3, [r7, #16]
 8015c00:	3363      	adds	r3, #99	; 0x63
 8015c02:	220a      	movs	r2, #10
 8015c04:	2100      	movs	r1, #0
 8015c06:	4618      	mov	r0, r3
 8015c08:	f001 fdb4 	bl	8017774 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_INQUIRY;
 8015c0c:	693b      	ldr	r3, [r7, #16]
 8015c0e:	2212      	movs	r2, #18
 8015c10:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 8015c14:	7afb      	ldrb	r3, [r7, #11]
 8015c16:	015b      	lsls	r3, r3, #5
 8015c18:	b2da      	uxtb	r2, r3
 8015c1a:	693b      	ldr	r3, [r7, #16]
 8015c1c:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
      MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 8015c20:	693b      	ldr	r3, [r7, #16]
 8015c22:	2200      	movs	r2, #0
 8015c24:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 8015c28:	693b      	ldr	r3, [r7, #16]
 8015c2a:	2200      	movs	r2, #0
 8015c2c:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = 0x24U;
 8015c30:	693b      	ldr	r3, [r7, #16]
 8015c32:	2224      	movs	r2, #36	; 0x24
 8015c34:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 8015c38:	693b      	ldr	r3, [r7, #16]
 8015c3a:	2200      	movs	r2, #0
 8015c3c:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 8015c40:	693b      	ldr	r3, [r7, #16]
 8015c42:	2201      	movs	r2, #1
 8015c44:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8015c48:	693b      	ldr	r3, [r7, #16]
 8015c4a:	2202      	movs	r2, #2
 8015c4c:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 8015c50:	693b      	ldr	r3, [r7, #16]
 8015c52:	f103 0210 	add.w	r2, r3, #16
 8015c56:	693b      	ldr	r3, [r7, #16]
 8015c58:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 8015c5c:	2301      	movs	r3, #1
 8015c5e:	75fb      	strb	r3, [r7, #23]
      break;
 8015c60:	e04c      	b.n	8015cfc <USBH_MSC_SCSI_Inquiry+0x140>
      error = USBH_MSC_BOT_Process(phost, lun);
 8015c62:	7afb      	ldrb	r3, [r7, #11]
 8015c64:	4619      	mov	r1, r3
 8015c66:	68f8      	ldr	r0, [r7, #12]
 8015c68:	f7ff fcac 	bl	80155c4 <USBH_MSC_BOT_Process>
 8015c6c:	4603      	mov	r3, r0
 8015c6e:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 8015c70:	7dfb      	ldrb	r3, [r7, #23]
 8015c72:	2b00      	cmp	r3, #0
 8015c74:	d141      	bne.n	8015cfa <USBH_MSC_SCSI_Inquiry+0x13e>
        USBH_memset(inquiry, 0, sizeof(SCSI_StdInquiryDataTypeDef));
 8015c76:	2222      	movs	r2, #34	; 0x22
 8015c78:	2100      	movs	r1, #0
 8015c7a:	6878      	ldr	r0, [r7, #4]
 8015c7c:	f001 fd7a 	bl	8017774 <memset>
        inquiry->DeviceType = MSC_Handle->hbot.pbuf[0] & 0x1FU;
 8015c80:	693b      	ldr	r3, [r7, #16]
 8015c82:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8015c86:	781b      	ldrb	r3, [r3, #0]
 8015c88:	f003 031f 	and.w	r3, r3, #31
 8015c8c:	b2da      	uxtb	r2, r3
 8015c8e:	687b      	ldr	r3, [r7, #4]
 8015c90:	705a      	strb	r2, [r3, #1]
        inquiry->PeripheralQualifier = MSC_Handle->hbot.pbuf[0] >> 5U;
 8015c92:	693b      	ldr	r3, [r7, #16]
 8015c94:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8015c98:	781b      	ldrb	r3, [r3, #0]
 8015c9a:	095b      	lsrs	r3, r3, #5
 8015c9c:	b2da      	uxtb	r2, r3
 8015c9e:	687b      	ldr	r3, [r7, #4]
 8015ca0:	701a      	strb	r2, [r3, #0]
        if (((uint32_t)MSC_Handle->hbot.pbuf[1] & 0x80U) == 0x80U)
 8015ca2:	693b      	ldr	r3, [r7, #16]
 8015ca4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8015ca8:	3301      	adds	r3, #1
 8015caa:	781b      	ldrb	r3, [r3, #0]
 8015cac:	b25b      	sxtb	r3, r3
 8015cae:	2b00      	cmp	r3, #0
 8015cb0:	da03      	bge.n	8015cba <USBH_MSC_SCSI_Inquiry+0xfe>
          inquiry->RemovableMedia = 1U;
 8015cb2:	687b      	ldr	r3, [r7, #4]
 8015cb4:	2201      	movs	r2, #1
 8015cb6:	709a      	strb	r2, [r3, #2]
 8015cb8:	e002      	b.n	8015cc0 <USBH_MSC_SCSI_Inquiry+0x104>
          inquiry->RemovableMedia = 0U;
 8015cba:	687b      	ldr	r3, [r7, #4]
 8015cbc:	2200      	movs	r2, #0
 8015cbe:	709a      	strb	r2, [r3, #2]
        USBH_memcpy(inquiry->vendor_id, &MSC_Handle->hbot.pbuf[8], 8U);
 8015cc0:	687b      	ldr	r3, [r7, #4]
 8015cc2:	1cd8      	adds	r0, r3, #3
 8015cc4:	693b      	ldr	r3, [r7, #16]
 8015cc6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8015cca:	3308      	adds	r3, #8
 8015ccc:	2208      	movs	r2, #8
 8015cce:	4619      	mov	r1, r3
 8015cd0:	f001 fd42 	bl	8017758 <memcpy>
        USBH_memcpy(inquiry->product_id, &MSC_Handle->hbot.pbuf[16], 16U);
 8015cd4:	687b      	ldr	r3, [r7, #4]
 8015cd6:	f103 000c 	add.w	r0, r3, #12
 8015cda:	693b      	ldr	r3, [r7, #16]
 8015cdc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8015ce0:	3310      	adds	r3, #16
 8015ce2:	2210      	movs	r2, #16
 8015ce4:	4619      	mov	r1, r3
 8015ce6:	f001 fd37 	bl	8017758 <memcpy>
        USBH_memcpy(inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
 8015cea:	687b      	ldr	r3, [r7, #4]
 8015cec:	331d      	adds	r3, #29
 8015cee:	693a      	ldr	r2, [r7, #16]
 8015cf0:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 8015cf4:	3220      	adds	r2, #32
 8015cf6:	6812      	ldr	r2, [r2, #0]
 8015cf8:	601a      	str	r2, [r3, #0]
      break;
 8015cfa:	bf00      	nop
  }

  return error;
 8015cfc:	7dfb      	ldrb	r3, [r7, #23]
}
 8015cfe:	4618      	mov	r0, r3
 8015d00:	3718      	adds	r7, #24
 8015d02:	46bd      	mov	sp, r7
 8015d04:	bd80      	pop	{r7, pc}

08015d06 <USBH_MSC_SCSI_RequestSense>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_RequestSense(USBH_HandleTypeDef *phost,
                                              uint8_t lun,
                                              SCSI_SenseTypeDef *sense_data)
{
 8015d06:	b580      	push	{r7, lr}
 8015d08:	b086      	sub	sp, #24
 8015d0a:	af00      	add	r7, sp, #0
 8015d0c:	60f8      	str	r0, [r7, #12]
 8015d0e:	460b      	mov	r3, r1
 8015d10:	607a      	str	r2, [r7, #4]
 8015d12:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 8015d14:	2302      	movs	r3, #2
 8015d16:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8015d18:	68fb      	ldr	r3, [r7, #12]
 8015d1a:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 8015d1e:	69db      	ldr	r3, [r3, #28]
 8015d20:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 8015d22:	693b      	ldr	r3, [r7, #16]
 8015d24:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8015d28:	2b01      	cmp	r3, #1
 8015d2a:	d002      	beq.n	8015d32 <USBH_MSC_SCSI_RequestSense+0x2c>
 8015d2c:	2b02      	cmp	r3, #2
 8015d2e:	d03d      	beq.n	8015dac <USBH_MSC_SCSI_RequestSense+0xa6>
        sense_data->ascq = MSC_Handle->hbot.pbuf[13];
      }
      break;

    default:
      break;
 8015d30:	e05d      	b.n	8015dee <USBH_MSC_SCSI_RequestSense+0xe8>
      MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_REQUEST_SENSE;
 8015d32:	693b      	ldr	r3, [r7, #16]
 8015d34:	220e      	movs	r2, #14
 8015d36:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 8015d38:	693b      	ldr	r3, [r7, #16]
 8015d3a:	2280      	movs	r2, #128	; 0x80
 8015d3c:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8015d40:	693b      	ldr	r3, [r7, #16]
 8015d42:	220a      	movs	r2, #10
 8015d44:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 8015d48:	693b      	ldr	r3, [r7, #16]
 8015d4a:	3363      	adds	r3, #99	; 0x63
 8015d4c:	2210      	movs	r2, #16
 8015d4e:	2100      	movs	r1, #0
 8015d50:	4618      	mov	r0, r3
 8015d52:	f001 fd0f 	bl	8017774 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_REQUEST_SENSE;
 8015d56:	693b      	ldr	r3, [r7, #16]
 8015d58:	2203      	movs	r2, #3
 8015d5a:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 8015d5e:	7afb      	ldrb	r3, [r7, #11]
 8015d60:	015b      	lsls	r3, r3, #5
 8015d62:	b2da      	uxtb	r2, r3
 8015d64:	693b      	ldr	r3, [r7, #16]
 8015d66:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
      MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 8015d6a:	693b      	ldr	r3, [r7, #16]
 8015d6c:	2200      	movs	r2, #0
 8015d6e:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 8015d72:	693b      	ldr	r3, [r7, #16]
 8015d74:	2200      	movs	r2, #0
 8015d76:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = DATA_LEN_REQUEST_SENSE;
 8015d7a:	693b      	ldr	r3, [r7, #16]
 8015d7c:	220e      	movs	r2, #14
 8015d7e:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 8015d82:	693b      	ldr	r3, [r7, #16]
 8015d84:	2200      	movs	r2, #0
 8015d86:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 8015d8a:	693b      	ldr	r3, [r7, #16]
 8015d8c:	2201      	movs	r2, #1
 8015d8e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8015d92:	693b      	ldr	r3, [r7, #16]
 8015d94:	2202      	movs	r2, #2
 8015d96:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 8015d9a:	693b      	ldr	r3, [r7, #16]
 8015d9c:	f103 0210 	add.w	r2, r3, #16
 8015da0:	693b      	ldr	r3, [r7, #16]
 8015da2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 8015da6:	2301      	movs	r3, #1
 8015da8:	75fb      	strb	r3, [r7, #23]
      break;
 8015daa:	e020      	b.n	8015dee <USBH_MSC_SCSI_RequestSense+0xe8>
      error = USBH_MSC_BOT_Process(phost, lun);
 8015dac:	7afb      	ldrb	r3, [r7, #11]
 8015dae:	4619      	mov	r1, r3
 8015db0:	68f8      	ldr	r0, [r7, #12]
 8015db2:	f7ff fc07 	bl	80155c4 <USBH_MSC_BOT_Process>
 8015db6:	4603      	mov	r3, r0
 8015db8:	75fb      	strb	r3, [r7, #23]
      if (error == USBH_OK)
 8015dba:	7dfb      	ldrb	r3, [r7, #23]
 8015dbc:	2b00      	cmp	r3, #0
 8015dbe:	d115      	bne.n	8015dec <USBH_MSC_SCSI_RequestSense+0xe6>
        sense_data->key  = MSC_Handle->hbot.pbuf[2] & 0x0FU;
 8015dc0:	693b      	ldr	r3, [r7, #16]
 8015dc2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8015dc6:	3302      	adds	r3, #2
 8015dc8:	781b      	ldrb	r3, [r3, #0]
 8015dca:	f003 030f 	and.w	r3, r3, #15
 8015dce:	b2da      	uxtb	r2, r3
 8015dd0:	687b      	ldr	r3, [r7, #4]
 8015dd2:	701a      	strb	r2, [r3, #0]
        sense_data->asc  = MSC_Handle->hbot.pbuf[12];
 8015dd4:	693b      	ldr	r3, [r7, #16]
 8015dd6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8015dda:	7b1a      	ldrb	r2, [r3, #12]
 8015ddc:	687b      	ldr	r3, [r7, #4]
 8015dde:	705a      	strb	r2, [r3, #1]
        sense_data->ascq = MSC_Handle->hbot.pbuf[13];
 8015de0:	693b      	ldr	r3, [r7, #16]
 8015de2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8015de6:	7b5a      	ldrb	r2, [r3, #13]
 8015de8:	687b      	ldr	r3, [r7, #4]
 8015dea:	709a      	strb	r2, [r3, #2]
      break;
 8015dec:	bf00      	nop
  }

  return error;
 8015dee:	7dfb      	ldrb	r3, [r7, #23]
}
 8015df0:	4618      	mov	r0, r3
 8015df2:	3718      	adds	r7, #24
 8015df4:	46bd      	mov	sp, r7
 8015df6:	bd80      	pop	{r7, pc}

08015df8 <USBH_MSC_SCSI_Write>:
USBH_StatusTypeDef USBH_MSC_SCSI_Write(USBH_HandleTypeDef *phost,
                                       uint8_t lun,
                                       uint32_t address,
                                       uint8_t *pbuf,
                                       uint32_t length)
{
 8015df8:	b580      	push	{r7, lr}
 8015dfa:	b086      	sub	sp, #24
 8015dfc:	af00      	add	r7, sp, #0
 8015dfe:	60f8      	str	r0, [r7, #12]
 8015e00:	607a      	str	r2, [r7, #4]
 8015e02:	603b      	str	r3, [r7, #0]
 8015e04:	460b      	mov	r3, r1
 8015e06:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 8015e08:	2302      	movs	r3, #2
 8015e0a:	75fb      	strb	r3, [r7, #23]

  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8015e0c:	68fb      	ldr	r3, [r7, #12]
 8015e0e:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 8015e12:	69db      	ldr	r3, [r3, #28]
 8015e14:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 8015e16:	693b      	ldr	r3, [r7, #16]
 8015e18:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8015e1c:	2b01      	cmp	r3, #1
 8015e1e:	d002      	beq.n	8015e26 <USBH_MSC_SCSI_Write+0x2e>
 8015e20:	2b02      	cmp	r3, #2
 8015e22:	d047      	beq.n	8015eb4 <USBH_MSC_SCSI_Write+0xbc>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 8015e24:	e04e      	b.n	8015ec4 <USBH_MSC_SCSI_Write+0xcc>
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 8015e26:	693b      	ldr	r3, [r7, #16]
 8015e28:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 8015e2c:	461a      	mov	r2, r3
 8015e2e:	6a3b      	ldr	r3, [r7, #32]
 8015e30:	fb03 f202 	mul.w	r2, r3, r2
 8015e34:	693b      	ldr	r3, [r7, #16]
 8015e36:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 8015e38:	693b      	ldr	r3, [r7, #16]
 8015e3a:	2200      	movs	r2, #0
 8015e3c:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8015e40:	693b      	ldr	r3, [r7, #16]
 8015e42:	220a      	movs	r2, #10
 8015e44:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 8015e48:	693b      	ldr	r3, [r7, #16]
 8015e4a:	3363      	adds	r3, #99	; 0x63
 8015e4c:	2210      	movs	r2, #16
 8015e4e:	2100      	movs	r1, #0
 8015e50:	4618      	mov	r0, r3
 8015e52:	f001 fc8f 	bl	8017774 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_WRITE10;
 8015e56:	693b      	ldr	r3, [r7, #16]
 8015e58:	222a      	movs	r2, #42	; 0x2a
 8015e5a:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t *)(void *)&address)[3]);
 8015e5e:	79fa      	ldrb	r2, [r7, #7]
 8015e60:	693b      	ldr	r3, [r7, #16]
 8015e62:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t *)(void *)&address)[2]);
 8015e66:	79ba      	ldrb	r2, [r7, #6]
 8015e68:	693b      	ldr	r3, [r7, #16]
 8015e6a:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t *)(void *)&address)[1]);
 8015e6e:	797a      	ldrb	r2, [r7, #5]
 8015e70:	693b      	ldr	r3, [r7, #16]
 8015e72:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t *)(void *)&address)[0]);
 8015e76:	1d3b      	adds	r3, r7, #4
 8015e78:	781a      	ldrb	r2, [r3, #0]
 8015e7a:	693b      	ldr	r3, [r7, #16]
 8015e7c:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 8015e80:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8015e84:	693b      	ldr	r3, [r7, #16]
 8015e86:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
      MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 8015e8a:	f107 0320 	add.w	r3, r7, #32
 8015e8e:	781a      	ldrb	r2, [r3, #0]
 8015e90:	693b      	ldr	r3, [r7, #16]
 8015e92:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 8015e96:	693b      	ldr	r3, [r7, #16]
 8015e98:	2201      	movs	r2, #1
 8015e9a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8015e9e:	693b      	ldr	r3, [r7, #16]
 8015ea0:	2202      	movs	r2, #2
 8015ea2:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 8015ea6:	693b      	ldr	r3, [r7, #16]
 8015ea8:	683a      	ldr	r2, [r7, #0]
 8015eaa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 8015eae:	2301      	movs	r3, #1
 8015eb0:	75fb      	strb	r3, [r7, #23]
      break;
 8015eb2:	e007      	b.n	8015ec4 <USBH_MSC_SCSI_Write+0xcc>
      error = USBH_MSC_BOT_Process(phost, lun);
 8015eb4:	7afb      	ldrb	r3, [r7, #11]
 8015eb6:	4619      	mov	r1, r3
 8015eb8:	68f8      	ldr	r0, [r7, #12]
 8015eba:	f7ff fb83 	bl	80155c4 <USBH_MSC_BOT_Process>
 8015ebe:	4603      	mov	r3, r0
 8015ec0:	75fb      	strb	r3, [r7, #23]
      break;
 8015ec2:	bf00      	nop
  }

  return error;
 8015ec4:	7dfb      	ldrb	r3, [r7, #23]
}
 8015ec6:	4618      	mov	r0, r3
 8015ec8:	3718      	adds	r7, #24
 8015eca:	46bd      	mov	sp, r7
 8015ecc:	bd80      	pop	{r7, pc}

08015ece <USBH_MSC_SCSI_Read>:
USBH_StatusTypeDef USBH_MSC_SCSI_Read(USBH_HandleTypeDef *phost,
                                      uint8_t lun,
                                      uint32_t address,
                                      uint8_t *pbuf,
                                      uint32_t length)
{
 8015ece:	b580      	push	{r7, lr}
 8015ed0:	b086      	sub	sp, #24
 8015ed2:	af00      	add	r7, sp, #0
 8015ed4:	60f8      	str	r0, [r7, #12]
 8015ed6:	607a      	str	r2, [r7, #4]
 8015ed8:	603b      	str	r3, [r7, #0]
 8015eda:	460b      	mov	r3, r1
 8015edc:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 8015ede:	2302      	movs	r3, #2
 8015ee0:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 8015ee2:	68fb      	ldr	r3, [r7, #12]
 8015ee4:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 8015ee8:	69db      	ldr	r3, [r3, #28]
 8015eea:	613b      	str	r3, [r7, #16]

  switch (MSC_Handle->hbot.cmd_state)
 8015eec:	693b      	ldr	r3, [r7, #16]
 8015eee:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 8015ef2:	2b01      	cmp	r3, #1
 8015ef4:	d002      	beq.n	8015efc <USBH_MSC_SCSI_Read+0x2e>
 8015ef6:	2b02      	cmp	r3, #2
 8015ef8:	d047      	beq.n	8015f8a <USBH_MSC_SCSI_Read+0xbc>
    case BOT_CMD_WAIT:
      error = USBH_MSC_BOT_Process(phost, lun);
      break;

    default:
      break;
 8015efa:	e04e      	b.n	8015f9a <USBH_MSC_SCSI_Read+0xcc>
      MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 8015efc:	693b      	ldr	r3, [r7, #16]
 8015efe:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 8015f02:	461a      	mov	r2, r3
 8015f04:	6a3b      	ldr	r3, [r7, #32]
 8015f06:	fb03 f202 	mul.w	r2, r3, r2
 8015f0a:	693b      	ldr	r3, [r7, #16]
 8015f0c:	65da      	str	r2, [r3, #92]	; 0x5c
      MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 8015f0e:	693b      	ldr	r3, [r7, #16]
 8015f10:	2280      	movs	r2, #128	; 0x80
 8015f12:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 8015f16:	693b      	ldr	r3, [r7, #16]
 8015f18:	220a      	movs	r2, #10
 8015f1a:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
      USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 8015f1e:	693b      	ldr	r3, [r7, #16]
 8015f20:	3363      	adds	r3, #99	; 0x63
 8015f22:	2210      	movs	r2, #16
 8015f24:	2100      	movs	r1, #0
 8015f26:	4618      	mov	r0, r3
 8015f28:	f001 fc24 	bl	8017774 <memset>
      MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ10;
 8015f2c:	693b      	ldr	r3, [r7, #16]
 8015f2e:	2228      	movs	r2, #40	; 0x28
 8015f30:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
      MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t *)(void *)&address)[3]);
 8015f34:	79fa      	ldrb	r2, [r7, #7]
 8015f36:	693b      	ldr	r3, [r7, #16]
 8015f38:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
      MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t *)(void *)&address)[2]);
 8015f3c:	79ba      	ldrb	r2, [r7, #6]
 8015f3e:	693b      	ldr	r3, [r7, #16]
 8015f40:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
      MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t *)(void *)&address)[1]);
 8015f44:	797a      	ldrb	r2, [r7, #5]
 8015f46:	693b      	ldr	r3, [r7, #16]
 8015f48:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
      MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t *)(void *)&address)[0]);
 8015f4c:	1d3b      	adds	r3, r7, #4
 8015f4e:	781a      	ldrb	r2, [r3, #0]
 8015f50:	693b      	ldr	r3, [r7, #16]
 8015f52:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
      MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 8015f56:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8015f5a:	693b      	ldr	r3, [r7, #16]
 8015f5c:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
      MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 8015f60:	f107 0320 	add.w	r3, r7, #32
 8015f64:	781a      	ldrb	r2, [r3, #0]
 8015f66:	693b      	ldr	r3, [r7, #16]
 8015f68:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 8015f6c:	693b      	ldr	r3, [r7, #16]
 8015f6e:	2201      	movs	r2, #1
 8015f70:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 8015f74:	693b      	ldr	r3, [r7, #16]
 8015f76:	2202      	movs	r2, #2
 8015f78:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      MSC_Handle->hbot.pbuf = pbuf;
 8015f7c:	693b      	ldr	r3, [r7, #16]
 8015f7e:	683a      	ldr	r2, [r7, #0]
 8015f80:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      error = USBH_BUSY;
 8015f84:	2301      	movs	r3, #1
 8015f86:	75fb      	strb	r3, [r7, #23]
      break;
 8015f88:	e007      	b.n	8015f9a <USBH_MSC_SCSI_Read+0xcc>
      error = USBH_MSC_BOT_Process(phost, lun);
 8015f8a:	7afb      	ldrb	r3, [r7, #11]
 8015f8c:	4619      	mov	r1, r3
 8015f8e:	68f8      	ldr	r0, [r7, #12]
 8015f90:	f7ff fb18 	bl	80155c4 <USBH_MSC_BOT_Process>
 8015f94:	4603      	mov	r3, r0
 8015f96:	75fb      	strb	r3, [r7, #23]
      break;
 8015f98:	bf00      	nop
  }

  return error;
 8015f9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8015f9c:	4618      	mov	r0, r3
 8015f9e:	3718      	adds	r7, #24
 8015fa0:	46bd      	mov	sp, r7
 8015fa2:	bd80      	pop	{r7, pc}

08015fa4 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 8015fa4:	b580      	push	{r7, lr}
 8015fa6:	b084      	sub	sp, #16
 8015fa8:	af00      	add	r7, sp, #0
 8015faa:	60f8      	str	r0, [r7, #12]
 8015fac:	60b9      	str	r1, [r7, #8]
 8015fae:	4613      	mov	r3, r2
 8015fb0:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8015fb2:	68fb      	ldr	r3, [r7, #12]
 8015fb4:	2b00      	cmp	r3, #0
 8015fb6:	d101      	bne.n	8015fbc <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8015fb8:	2302      	movs	r3, #2
 8015fba:	e029      	b.n	8016010 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8015fbc:	68fb      	ldr	r3, [r7, #12]
 8015fbe:	79fa      	ldrb	r2, [r7, #7]
 8015fc0:	f883 24cc 	strb.w	r2, [r3, #1228]	; 0x4cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8015fc4:	68fb      	ldr	r3, [r7, #12]
 8015fc6:	2200      	movs	r2, #0
 8015fc8:	f8c3 247c 	str.w	r2, [r3, #1148]	; 0x47c
  phost->ClassNumber = 0U;
 8015fcc:	68fb      	ldr	r3, [r7, #12]
 8015fce:	2200      	movs	r2, #0
 8015fd0:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 8015fd4:	68f8      	ldr	r0, [r7, #12]
 8015fd6:	f000 f81f 	bl	8016018 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8015fda:	68fb      	ldr	r3, [r7, #12]
 8015fdc:	2200      	movs	r2, #0
 8015fde:	f883 2423 	strb.w	r2, [r3, #1059]	; 0x423
  phost->device.is_connected = 0U;
 8015fe2:	68fb      	ldr	r3, [r7, #12]
 8015fe4:	2200      	movs	r2, #0
 8015fe6:	f883 2420 	strb.w	r2, [r3, #1056]	; 0x420
  phost->device.is_disconnected = 0U;
 8015fea:	68fb      	ldr	r3, [r7, #12]
 8015fec:	2200      	movs	r2, #0
 8015fee:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
  phost->device.is_ReEnumerated = 0U;
 8015ff2:	68fb      	ldr	r3, [r7, #12]
 8015ff4:	2200      	movs	r2, #0
 8015ff6:	f883 2422 	strb.w	r2, [r3, #1058]	; 0x422

  /* Assign User process */
  if (pUsrFunc != NULL)
 8015ffa:	68bb      	ldr	r3, [r7, #8]
 8015ffc:	2b00      	cmp	r3, #0
 8015ffe:	d003      	beq.n	8016008 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8016000:	68fb      	ldr	r3, [r7, #12]
 8016002:	68ba      	ldr	r2, [r7, #8]
 8016004:	f8c3 24d4 	str.w	r2, [r3, #1236]	; 0x4d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 8016008:	68f8      	ldr	r0, [r7, #12]
 801600a:	f7fe f903 	bl	8014214 <USBH_LL_Init>

  return USBH_OK;
 801600e:	2300      	movs	r3, #0
}
 8016010:	4618      	mov	r0, r3
 8016012:	3710      	adds	r7, #16
 8016014:	46bd      	mov	sp, r7
 8016016:	bd80      	pop	{r7, pc}

08016018 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8016018:	b480      	push	{r7}
 801601a:	b085      	sub	sp, #20
 801601c:	af00      	add	r7, sp, #0
 801601e:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8016020:	2300      	movs	r3, #0
 8016022:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8016024:	2300      	movs	r3, #0
 8016026:	60fb      	str	r3, [r7, #12]
 8016028:	e00a      	b.n	8016040 <DeInitStateMachine+0x28>
  {
    phost->Pipes[i] = 0U;
 801602a:	687a      	ldr	r2, [r7, #4]
 801602c:	68fb      	ldr	r3, [r7, #12]
 801602e:	f503 7390 	add.w	r3, r3, #288	; 0x120
 8016032:	009b      	lsls	r3, r3, #2
 8016034:	4413      	add	r3, r2
 8016036:	2200      	movs	r2, #0
 8016038:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 801603a:	68fb      	ldr	r3, [r7, #12]
 801603c:	3301      	adds	r3, #1
 801603e:	60fb      	str	r3, [r7, #12]
 8016040:	68fb      	ldr	r3, [r7, #12]
 8016042:	2b0e      	cmp	r3, #14
 8016044:	d9f1      	bls.n	801602a <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8016046:	2300      	movs	r3, #0
 8016048:	60fb      	str	r3, [r7, #12]
 801604a:	e009      	b.n	8016060 <DeInitStateMachine+0x48>
  {
    phost->device.Data[i] = 0U;
 801604c:	687a      	ldr	r2, [r7, #4]
 801604e:	68fb      	ldr	r3, [r7, #12]
 8016050:	4413      	add	r3, r2
 8016052:	f503 7307 	add.w	r3, r3, #540	; 0x21c
 8016056:	2200      	movs	r2, #0
 8016058:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 801605a:	68fb      	ldr	r3, [r7, #12]
 801605c:	3301      	adds	r3, #1
 801605e:	60fb      	str	r3, [r7, #12]
 8016060:	68fb      	ldr	r3, [r7, #12]
 8016062:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8016066:	d3f1      	bcc.n	801604c <DeInitStateMachine+0x34>
  }

  phost->gState = HOST_IDLE;
 8016068:	687b      	ldr	r3, [r7, #4]
 801606a:	2200      	movs	r2, #0
 801606c:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 801606e:	687b      	ldr	r3, [r7, #4]
 8016070:	2200      	movs	r2, #0
 8016072:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8016074:	687b      	ldr	r3, [r7, #4]
 8016076:	2201      	movs	r2, #1
 8016078:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 801607a:	687b      	ldr	r3, [r7, #4]
 801607c:	2200      	movs	r2, #0
 801607e:	f8c3 24c4 	str.w	r2, [r3, #1220]	; 0x4c4

  phost->Control.state = CTRL_SETUP;
 8016082:	687b      	ldr	r3, [r7, #4]
 8016084:	2201      	movs	r2, #1
 8016086:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8016088:	687b      	ldr	r3, [r7, #4]
 801608a:	2240      	movs	r2, #64	; 0x40
 801608c:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 801608e:	687b      	ldr	r3, [r7, #4]
 8016090:	2200      	movs	r2, #0
 8016092:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8016094:	687b      	ldr	r3, [r7, #4]
 8016096:	2200      	movs	r2, #0
 8016098:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
  phost->device.speed = USBH_SPEED_FULL;
 801609c:	687b      	ldr	r3, [r7, #4]
 801609e:	2201      	movs	r2, #1
 80160a0:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
  phost->device.RstCnt = 0U;
 80160a4:	687b      	ldr	r3, [r7, #4]
 80160a6:	2200      	movs	r2, #0
 80160a8:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
  phost->device.EnumCnt = 0U;
 80160ac:	687b      	ldr	r3, [r7, #4]
 80160ae:	2200      	movs	r2, #0
 80160b0:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e

  return USBH_OK;
 80160b4:	2300      	movs	r3, #0
}
 80160b6:	4618      	mov	r0, r3
 80160b8:	3714      	adds	r7, #20
 80160ba:	46bd      	mov	sp, r7
 80160bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80160c0:	4770      	bx	lr

080160c2 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 80160c2:	b480      	push	{r7}
 80160c4:	b085      	sub	sp, #20
 80160c6:	af00      	add	r7, sp, #0
 80160c8:	6078      	str	r0, [r7, #4]
 80160ca:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 80160cc:	2300      	movs	r3, #0
 80160ce:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 80160d0:	683b      	ldr	r3, [r7, #0]
 80160d2:	2b00      	cmp	r3, #0
 80160d4:	d017      	beq.n	8016106 <USBH_RegisterClass+0x44>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 80160d6:	687b      	ldr	r3, [r7, #4]
 80160d8:	f8d3 3480 	ldr.w	r3, [r3, #1152]	; 0x480
 80160dc:	2b00      	cmp	r3, #0
 80160de:	d10f      	bne.n	8016100 <USBH_RegisterClass+0x3e>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 80160e0:	687b      	ldr	r3, [r7, #4]
 80160e2:	f8d3 3480 	ldr.w	r3, [r3, #1152]	; 0x480
 80160e6:	1c59      	adds	r1, r3, #1
 80160e8:	687a      	ldr	r2, [r7, #4]
 80160ea:	f8c2 1480 	str.w	r1, [r2, #1152]	; 0x480
 80160ee:	687a      	ldr	r2, [r7, #4]
 80160f0:	f503 738f 	add.w	r3, r3, #286	; 0x11e
 80160f4:	6839      	ldr	r1, [r7, #0]
 80160f6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 80160fa:	2300      	movs	r3, #0
 80160fc:	73fb      	strb	r3, [r7, #15]
 80160fe:	e004      	b.n	801610a <USBH_RegisterClass+0x48>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8016100:	2302      	movs	r3, #2
 8016102:	73fb      	strb	r3, [r7, #15]
 8016104:	e001      	b.n	801610a <USBH_RegisterClass+0x48>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8016106:	2302      	movs	r3, #2
 8016108:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 801610a:	7bfb      	ldrb	r3, [r7, #15]
}
 801610c:	4618      	mov	r0, r3
 801610e:	3714      	adds	r7, #20
 8016110:	46bd      	mov	sp, r7
 8016112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016116:	4770      	bx	lr

08016118 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8016118:	b480      	push	{r7}
 801611a:	b085      	sub	sp, #20
 801611c:	af00      	add	r7, sp, #0
 801611e:	6078      	str	r0, [r7, #4]
 8016120:	460b      	mov	r3, r1
 8016122:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8016124:	2300      	movs	r3, #0
 8016126:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8016128:	687b      	ldr	r3, [r7, #4]
 801612a:	f893 343c 	ldrb.w	r3, [r3, #1084]	; 0x43c
 801612e:	78fa      	ldrb	r2, [r7, #3]
 8016130:	429a      	cmp	r2, r3
 8016132:	d204      	bcs.n	801613e <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8016134:	687b      	ldr	r3, [r7, #4]
 8016136:	78fa      	ldrb	r2, [r7, #3]
 8016138:	f883 2424 	strb.w	r2, [r3, #1060]	; 0x424
 801613c:	e001      	b.n	8016142 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 801613e:	2302      	movs	r3, #2
 8016140:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8016142:	7bfb      	ldrb	r3, [r7, #15]
}
 8016144:	4618      	mov	r0, r3
 8016146:	3714      	adds	r7, #20
 8016148:	46bd      	mov	sp, r7
 801614a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801614e:	4770      	bx	lr

08016150 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8016150:	b480      	push	{r7}
 8016152:	b087      	sub	sp, #28
 8016154:	af00      	add	r7, sp, #0
 8016156:	6078      	str	r0, [r7, #4]
 8016158:	4608      	mov	r0, r1
 801615a:	4611      	mov	r1, r2
 801615c:	461a      	mov	r2, r3
 801615e:	4603      	mov	r3, r0
 8016160:	70fb      	strb	r3, [r7, #3]
 8016162:	460b      	mov	r3, r1
 8016164:	70bb      	strb	r3, [r7, #2]
 8016166:	4613      	mov	r3, r2
 8016168:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 801616a:	2300      	movs	r3, #0
 801616c:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 801616e:	2300      	movs	r3, #0
 8016170:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8016172:	687b      	ldr	r3, [r7, #4]
 8016174:	f503 6387 	add.w	r3, r3, #1080	; 0x438
 8016178:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 801617a:	e025      	b.n	80161c8 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 801617c:	7dfb      	ldrb	r3, [r7, #23]
 801617e:	221a      	movs	r2, #26
 8016180:	fb02 f303 	mul.w	r3, r2, r3
 8016184:	3308      	adds	r3, #8
 8016186:	68fa      	ldr	r2, [r7, #12]
 8016188:	4413      	add	r3, r2
 801618a:	3302      	adds	r3, #2
 801618c:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 801618e:	693b      	ldr	r3, [r7, #16]
 8016190:	795b      	ldrb	r3, [r3, #5]
 8016192:	78fa      	ldrb	r2, [r7, #3]
 8016194:	429a      	cmp	r2, r3
 8016196:	d002      	beq.n	801619e <USBH_FindInterface+0x4e>
 8016198:	78fb      	ldrb	r3, [r7, #3]
 801619a:	2bff      	cmp	r3, #255	; 0xff
 801619c:	d111      	bne.n	80161c2 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 801619e:	693b      	ldr	r3, [r7, #16]
 80161a0:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80161a2:	78ba      	ldrb	r2, [r7, #2]
 80161a4:	429a      	cmp	r2, r3
 80161a6:	d002      	beq.n	80161ae <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80161a8:	78bb      	ldrb	r3, [r7, #2]
 80161aa:	2bff      	cmp	r3, #255	; 0xff
 80161ac:	d109      	bne.n	80161c2 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80161ae:	693b      	ldr	r3, [r7, #16]
 80161b0:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80161b2:	787a      	ldrb	r2, [r7, #1]
 80161b4:	429a      	cmp	r2, r3
 80161b6:	d002      	beq.n	80161be <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80161b8:	787b      	ldrb	r3, [r7, #1]
 80161ba:	2bff      	cmp	r3, #255	; 0xff
 80161bc:	d101      	bne.n	80161c2 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 80161be:	7dfb      	ldrb	r3, [r7, #23]
 80161c0:	e006      	b.n	80161d0 <USBH_FindInterface+0x80>
    }
    if_ix++;
 80161c2:	7dfb      	ldrb	r3, [r7, #23]
 80161c4:	3301      	adds	r3, #1
 80161c6:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80161c8:	7dfb      	ldrb	r3, [r7, #23]
 80161ca:	2b01      	cmp	r3, #1
 80161cc:	d9d6      	bls.n	801617c <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 80161ce:	23ff      	movs	r3, #255	; 0xff
}
 80161d0:	4618      	mov	r0, r3
 80161d2:	371c      	adds	r7, #28
 80161d4:	46bd      	mov	sp, r7
 80161d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80161da:	4770      	bx	lr

080161dc <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 80161dc:	b580      	push	{r7, lr}
 80161de:	b082      	sub	sp, #8
 80161e0:	af00      	add	r7, sp, #0
 80161e2:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 80161e4:	6878      	ldr	r0, [r7, #4]
 80161e6:	f7fe f863 	bl	80142b0 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 80161ea:	2101      	movs	r1, #1
 80161ec:	6878      	ldr	r0, [r7, #4]
 80161ee:	f7fe f99a 	bl	8014526 <USBH_LL_DriverVBUS>

  return USBH_OK;
 80161f2:	2300      	movs	r3, #0
}
 80161f4:	4618      	mov	r0, r3
 80161f6:	3708      	adds	r7, #8
 80161f8:	46bd      	mov	sp, r7
 80161fa:	bd80      	pop	{r7, pc}

080161fc <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 80161fc:	b580      	push	{r7, lr}
 80161fe:	b088      	sub	sp, #32
 8016200:	af04      	add	r7, sp, #16
 8016202:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8016204:	2302      	movs	r3, #2
 8016206:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8016208:	2300      	movs	r3, #0
 801620a:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 801620c:	687b      	ldr	r3, [r7, #4]
 801620e:	f893 3421 	ldrb.w	r3, [r3, #1057]	; 0x421
 8016212:	b2db      	uxtb	r3, r3
 8016214:	2b01      	cmp	r3, #1
 8016216:	d102      	bne.n	801621e <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8016218:	687b      	ldr	r3, [r7, #4]
 801621a:	2203      	movs	r2, #3
 801621c:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 801621e:	687b      	ldr	r3, [r7, #4]
 8016220:	781b      	ldrb	r3, [r3, #0]
 8016222:	b2db      	uxtb	r3, r3
 8016224:	2b0b      	cmp	r3, #11
 8016226:	f200 81b5 	bhi.w	8016594 <USBH_Process+0x398>
 801622a:	a201      	add	r2, pc, #4	; (adr r2, 8016230 <USBH_Process+0x34>)
 801622c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016230:	08016261 	.word	0x08016261
 8016234:	08016293 	.word	0x08016293
 8016238:	080162fb 	.word	0x080162fb
 801623c:	0801652f 	.word	0x0801652f
 8016240:	08016595 	.word	0x08016595
 8016244:	0801639f 	.word	0x0801639f
 8016248:	080164d5 	.word	0x080164d5
 801624c:	080163d5 	.word	0x080163d5
 8016250:	080163f5 	.word	0x080163f5
 8016254:	08016415 	.word	0x08016415
 8016258:	08016443 	.word	0x08016443
 801625c:	08016517 	.word	0x08016517
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 8016260:	687b      	ldr	r3, [r7, #4]
 8016262:	f893 3420 	ldrb.w	r3, [r3, #1056]	; 0x420
 8016266:	b2db      	uxtb	r3, r3
 8016268:	2b00      	cmp	r3, #0
 801626a:	f000 8195 	beq.w	8016598 <USBH_Process+0x39c>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 801626e:	687b      	ldr	r3, [r7, #4]
 8016270:	2201      	movs	r2, #1
 8016272:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8016274:	20c8      	movs	r0, #200	; 0xc8
 8016276:	f7fe f9c4 	bl	8014602 <USBH_Delay>
        USBH_LL_ResetPort(phost);
 801627a:	6878      	ldr	r0, [r7, #4]
 801627c:	f7fe f88a 	bl	8014394 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8016280:	687b      	ldr	r3, [r7, #4]
 8016282:	2200      	movs	r2, #0
 8016284:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
        phost->Timeout = 0U;
 8016288:	687b      	ldr	r3, [r7, #4]
 801628a:	2200      	movs	r2, #0
 801628c:	f8c3 24c8 	str.w	r2, [r3, #1224]	; 0x4c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8016290:	e182      	b.n	8016598 <USBH_Process+0x39c>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8016292:	687b      	ldr	r3, [r7, #4]
 8016294:	f893 3423 	ldrb.w	r3, [r3, #1059]	; 0x423
 8016298:	2b01      	cmp	r3, #1
 801629a:	d107      	bne.n	80162ac <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 801629c:	687b      	ldr	r3, [r7, #4]
 801629e:	2200      	movs	r2, #0
 80162a0:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
        phost->gState = HOST_DEV_ATTACHED;
 80162a4:	687b      	ldr	r3, [r7, #4]
 80162a6:	2202      	movs	r2, #2
 80162a8:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80162aa:	e184      	b.n	80165b6 <USBH_Process+0x3ba>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 80162ac:	687b      	ldr	r3, [r7, #4]
 80162ae:	f8d3 34c8 	ldr.w	r3, [r3, #1224]	; 0x4c8
 80162b2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80162b6:	d914      	bls.n	80162e2 <USBH_Process+0xe6>
          phost->device.RstCnt++;
 80162b8:	687b      	ldr	r3, [r7, #4]
 80162ba:	f893 341f 	ldrb.w	r3, [r3, #1055]	; 0x41f
 80162be:	3301      	adds	r3, #1
 80162c0:	b2da      	uxtb	r2, r3
 80162c2:	687b      	ldr	r3, [r7, #4]
 80162c4:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
          if (phost->device.RstCnt > 3U)
 80162c8:	687b      	ldr	r3, [r7, #4]
 80162ca:	f893 341f 	ldrb.w	r3, [r3, #1055]	; 0x41f
 80162ce:	2b03      	cmp	r3, #3
 80162d0:	d903      	bls.n	80162da <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 80162d2:	687b      	ldr	r3, [r7, #4]
 80162d4:	220d      	movs	r2, #13
 80162d6:	701a      	strb	r2, [r3, #0]
      break;
 80162d8:	e16d      	b.n	80165b6 <USBH_Process+0x3ba>
            phost->gState = HOST_IDLE;
 80162da:	687b      	ldr	r3, [r7, #4]
 80162dc:	2200      	movs	r2, #0
 80162de:	701a      	strb	r2, [r3, #0]
      break;
 80162e0:	e169      	b.n	80165b6 <USBH_Process+0x3ba>
          phost->Timeout += 10U;
 80162e2:	687b      	ldr	r3, [r7, #4]
 80162e4:	f8d3 34c8 	ldr.w	r3, [r3, #1224]	; 0x4c8
 80162e8:	f103 020a 	add.w	r2, r3, #10
 80162ec:	687b      	ldr	r3, [r7, #4]
 80162ee:	f8c3 24c8 	str.w	r2, [r3, #1224]	; 0x4c8
          USBH_Delay(10U);
 80162f2:	200a      	movs	r0, #10
 80162f4:	f7fe f985 	bl	8014602 <USBH_Delay>
      break;
 80162f8:	e15d      	b.n	80165b6 <USBH_Process+0x3ba>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 80162fa:	687b      	ldr	r3, [r7, #4]
 80162fc:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	; 0x4d4
 8016300:	2b00      	cmp	r3, #0
 8016302:	d005      	beq.n	8016310 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8016304:	687b      	ldr	r3, [r7, #4]
 8016306:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	; 0x4d4
 801630a:	2104      	movs	r1, #4
 801630c:	6878      	ldr	r0, [r7, #4]
 801630e:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8016310:	2064      	movs	r0, #100	; 0x64
 8016312:	f7fe f976 	bl	8014602 <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 8016316:	6878      	ldr	r0, [r7, #4]
 8016318:	f7fe f800 	bl	801431c <USBH_LL_GetSpeed>
 801631c:	4603      	mov	r3, r0
 801631e:	461a      	mov	r2, r3
 8016320:	687b      	ldr	r3, [r7, #4]
 8016322:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d

      phost->gState = HOST_ENUMERATION;
 8016326:	687b      	ldr	r3, [r7, #4]
 8016328:	2205      	movs	r2, #5
 801632a:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 801632c:	2100      	movs	r1, #0
 801632e:	6878      	ldr	r0, [r7, #4]
 8016330:	f001 f931 	bl	8017596 <USBH_AllocPipe>
 8016334:	4603      	mov	r3, r0
 8016336:	461a      	mov	r2, r3
 8016338:	687b      	ldr	r3, [r7, #4]
 801633a:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 801633c:	2180      	movs	r1, #128	; 0x80
 801633e:	6878      	ldr	r0, [r7, #4]
 8016340:	f001 f929 	bl	8017596 <USBH_AllocPipe>
 8016344:	4603      	mov	r3, r0
 8016346:	461a      	mov	r2, r3
 8016348:	687b      	ldr	r3, [r7, #4]
 801634a:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 801634c:	687b      	ldr	r3, [r7, #4]
 801634e:	7919      	ldrb	r1, [r3, #4]
 8016350:	687b      	ldr	r3, [r7, #4]
 8016352:	f893 041c 	ldrb.w	r0, [r3, #1052]	; 0x41c
 8016356:	687b      	ldr	r3, [r7, #4]
 8016358:	f893 341d 	ldrb.w	r3, [r3, #1053]	; 0x41d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 801635c:	687a      	ldr	r2, [r7, #4]
 801635e:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8016360:	b292      	uxth	r2, r2
 8016362:	9202      	str	r2, [sp, #8]
 8016364:	2200      	movs	r2, #0
 8016366:	9201      	str	r2, [sp, #4]
 8016368:	9300      	str	r3, [sp, #0]
 801636a:	4603      	mov	r3, r0
 801636c:	2280      	movs	r2, #128	; 0x80
 801636e:	6878      	ldr	r0, [r7, #4]
 8016370:	f001 f8e2 	bl	8017538 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8016374:	687b      	ldr	r3, [r7, #4]
 8016376:	7959      	ldrb	r1, [r3, #5]
 8016378:	687b      	ldr	r3, [r7, #4]
 801637a:	f893 041c 	ldrb.w	r0, [r3, #1052]	; 0x41c
 801637e:	687b      	ldr	r3, [r7, #4]
 8016380:	f893 341d 	ldrb.w	r3, [r3, #1053]	; 0x41d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8016384:	687a      	ldr	r2, [r7, #4]
 8016386:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8016388:	b292      	uxth	r2, r2
 801638a:	9202      	str	r2, [sp, #8]
 801638c:	2200      	movs	r2, #0
 801638e:	9201      	str	r2, [sp, #4]
 8016390:	9300      	str	r3, [sp, #0]
 8016392:	4603      	mov	r3, r0
 8016394:	2200      	movs	r2, #0
 8016396:	6878      	ldr	r0, [r7, #4]
 8016398:	f001 f8ce 	bl	8017538 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 801639c:	e10b      	b.n	80165b6 <USBH_Process+0x3ba>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 801639e:	6878      	ldr	r0, [r7, #4]
 80163a0:	f000 f90e 	bl	80165c0 <USBH_HandleEnum>
 80163a4:	4603      	mov	r3, r0
 80163a6:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 80163a8:	7bbb      	ldrb	r3, [r7, #14]
 80163aa:	b2db      	uxtb	r3, r3
 80163ac:	2b00      	cmp	r3, #0
 80163ae:	f040 80f5 	bne.w	801659c <USBH_Process+0x3a0>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 80163b2:	687b      	ldr	r3, [r7, #4]
 80163b4:	2200      	movs	r2, #0
 80163b6:	f883 2424 	strb.w	r2, [r3, #1060]	; 0x424

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 80163ba:	687b      	ldr	r3, [r7, #4]
 80163bc:	f893 3437 	ldrb.w	r3, [r3, #1079]	; 0x437
 80163c0:	2b01      	cmp	r3, #1
 80163c2:	d103      	bne.n	80163cc <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 80163c4:	687b      	ldr	r3, [r7, #4]
 80163c6:	2208      	movs	r2, #8
 80163c8:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 80163ca:	e0e7      	b.n	801659c <USBH_Process+0x3a0>
          phost->gState = HOST_INPUT;
 80163cc:	687b      	ldr	r3, [r7, #4]
 80163ce:	2207      	movs	r2, #7
 80163d0:	701a      	strb	r2, [r3, #0]
      break;
 80163d2:	e0e3      	b.n	801659c <USBH_Process+0x3a0>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 80163d4:	687b      	ldr	r3, [r7, #4]
 80163d6:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	; 0x4d4
 80163da:	2b00      	cmp	r3, #0
 80163dc:	f000 80e0 	beq.w	80165a0 <USBH_Process+0x3a4>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 80163e0:	687b      	ldr	r3, [r7, #4]
 80163e2:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	; 0x4d4
 80163e6:	2101      	movs	r1, #1
 80163e8:	6878      	ldr	r0, [r7, #4]
 80163ea:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 80163ec:	687b      	ldr	r3, [r7, #4]
 80163ee:	2208      	movs	r2, #8
 80163f0:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 80163f2:	e0d5      	b.n	80165a0 <USBH_Process+0x3a4>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 80163f4:	687b      	ldr	r3, [r7, #4]
 80163f6:	f893 343d 	ldrb.w	r3, [r3, #1085]	; 0x43d
 80163fa:	b29b      	uxth	r3, r3
 80163fc:	4619      	mov	r1, r3
 80163fe:	6878      	ldr	r0, [r7, #4]
 8016400:	f000 fc22 	bl	8016c48 <USBH_SetCfg>
 8016404:	4603      	mov	r3, r0
 8016406:	2b00      	cmp	r3, #0
 8016408:	f040 80cc 	bne.w	80165a4 <USBH_Process+0x3a8>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 801640c:	687b      	ldr	r3, [r7, #4]
 801640e:	2209      	movs	r2, #9
 8016410:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8016412:	e0c7      	b.n	80165a4 <USBH_Process+0x3a8>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 8016414:	687b      	ldr	r3, [r7, #4]
 8016416:	f893 343f 	ldrb.w	r3, [r3, #1087]	; 0x43f
 801641a:	f003 0320 	and.w	r3, r3, #32
 801641e:	2b00      	cmp	r3, #0
 8016420:	d00b      	beq.n	801643a <USBH_Process+0x23e>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 8016422:	2101      	movs	r1, #1
 8016424:	6878      	ldr	r0, [r7, #4]
 8016426:	f000 fc32 	bl	8016c8e <USBH_SetFeature>
 801642a:	4603      	mov	r3, r0
 801642c:	2b00      	cmp	r3, #0
 801642e:	f040 80bb 	bne.w	80165a8 <USBH_Process+0x3ac>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8016432:	687b      	ldr	r3, [r7, #4]
 8016434:	220a      	movs	r2, #10
 8016436:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8016438:	e0b6      	b.n	80165a8 <USBH_Process+0x3ac>
        phost->gState = HOST_CHECK_CLASS;
 801643a:	687b      	ldr	r3, [r7, #4]
 801643c:	220a      	movs	r2, #10
 801643e:	701a      	strb	r2, [r3, #0]
      break;
 8016440:	e0b2      	b.n	80165a8 <USBH_Process+0x3ac>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8016442:	687b      	ldr	r3, [r7, #4]
 8016444:	f8d3 3480 	ldr.w	r3, [r3, #1152]	; 0x480
 8016448:	2b00      	cmp	r3, #0
 801644a:	f000 80af 	beq.w	80165ac <USBH_Process+0x3b0>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 801644e:	687b      	ldr	r3, [r7, #4]
 8016450:	2200      	movs	r2, #0
 8016452:	f8c3 247c 	str.w	r2, [r3, #1148]	; 0x47c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8016456:	2300      	movs	r3, #0
 8016458:	73fb      	strb	r3, [r7, #15]
 801645a:	e018      	b.n	801648e <USBH_Process+0x292>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 801645c:	7bfa      	ldrb	r2, [r7, #15]
 801645e:	687b      	ldr	r3, [r7, #4]
 8016460:	f502 728f 	add.w	r2, r2, #286	; 0x11e
 8016464:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016468:	791a      	ldrb	r2, [r3, #4]
 801646a:	687b      	ldr	r3, [r7, #4]
 801646c:	f893 3447 	ldrb.w	r3, [r3, #1095]	; 0x447
 8016470:	429a      	cmp	r2, r3
 8016472:	d109      	bne.n	8016488 <USBH_Process+0x28c>
          {
            phost->pActiveClass = phost->pClass[idx];
 8016474:	7bfa      	ldrb	r2, [r7, #15]
 8016476:	687b      	ldr	r3, [r7, #4]
 8016478:	f502 728f 	add.w	r2, r2, #286	; 0x11e
 801647c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8016480:	687b      	ldr	r3, [r7, #4]
 8016482:	f8c3 247c 	str.w	r2, [r3, #1148]	; 0x47c
            break;
 8016486:	e005      	b.n	8016494 <USBH_Process+0x298>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8016488:	7bfb      	ldrb	r3, [r7, #15]
 801648a:	3301      	adds	r3, #1
 801648c:	73fb      	strb	r3, [r7, #15]
 801648e:	7bfb      	ldrb	r3, [r7, #15]
 8016490:	2b00      	cmp	r3, #0
 8016492:	d0e3      	beq.n	801645c <USBH_Process+0x260>
          }
        }

        if (phost->pActiveClass != NULL)
 8016494:	687b      	ldr	r3, [r7, #4]
 8016496:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 801649a:	2b00      	cmp	r3, #0
 801649c:	d016      	beq.n	80164cc <USBH_Process+0x2d0>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 801649e:	687b      	ldr	r3, [r7, #4]
 80164a0:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 80164a4:	689b      	ldr	r3, [r3, #8]
 80164a6:	6878      	ldr	r0, [r7, #4]
 80164a8:	4798      	blx	r3
 80164aa:	4603      	mov	r3, r0
 80164ac:	2b00      	cmp	r3, #0
 80164ae:	d109      	bne.n	80164c4 <USBH_Process+0x2c8>
          {
            phost->gState = HOST_CLASS_REQUEST;
 80164b0:	687b      	ldr	r3, [r7, #4]
 80164b2:	2206      	movs	r2, #6
 80164b4:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 80164b6:	687b      	ldr	r3, [r7, #4]
 80164b8:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	; 0x4d4
 80164bc:	2103      	movs	r1, #3
 80164be:	6878      	ldr	r0, [r7, #4]
 80164c0:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80164c2:	e073      	b.n	80165ac <USBH_Process+0x3b0>
            phost->gState = HOST_ABORT_STATE;
 80164c4:	687b      	ldr	r3, [r7, #4]
 80164c6:	220d      	movs	r2, #13
 80164c8:	701a      	strb	r2, [r3, #0]
      break;
 80164ca:	e06f      	b.n	80165ac <USBH_Process+0x3b0>
          phost->gState = HOST_ABORT_STATE;
 80164cc:	687b      	ldr	r3, [r7, #4]
 80164ce:	220d      	movs	r2, #13
 80164d0:	701a      	strb	r2, [r3, #0]
      break;
 80164d2:	e06b      	b.n	80165ac <USBH_Process+0x3b0>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 80164d4:	687b      	ldr	r3, [r7, #4]
 80164d6:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 80164da:	2b00      	cmp	r3, #0
 80164dc:	d017      	beq.n	801650e <USBH_Process+0x312>
      {
        status = phost->pActiveClass->Requests(phost);
 80164de:	687b      	ldr	r3, [r7, #4]
 80164e0:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 80164e4:	691b      	ldr	r3, [r3, #16]
 80164e6:	6878      	ldr	r0, [r7, #4]
 80164e8:	4798      	blx	r3
 80164ea:	4603      	mov	r3, r0
 80164ec:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80164ee:	7bbb      	ldrb	r3, [r7, #14]
 80164f0:	b2db      	uxtb	r3, r3
 80164f2:	2b00      	cmp	r3, #0
 80164f4:	d103      	bne.n	80164fe <USBH_Process+0x302>
        {
          phost->gState = HOST_CLASS;
 80164f6:	687b      	ldr	r3, [r7, #4]
 80164f8:	220b      	movs	r2, #11
 80164fa:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80164fc:	e058      	b.n	80165b0 <USBH_Process+0x3b4>
        else if (status == USBH_FAIL)
 80164fe:	7bbb      	ldrb	r3, [r7, #14]
 8016500:	b2db      	uxtb	r3, r3
 8016502:	2b02      	cmp	r3, #2
 8016504:	d154      	bne.n	80165b0 <USBH_Process+0x3b4>
          phost->gState = HOST_ABORT_STATE;
 8016506:	687b      	ldr	r3, [r7, #4]
 8016508:	220d      	movs	r2, #13
 801650a:	701a      	strb	r2, [r3, #0]
      break;
 801650c:	e050      	b.n	80165b0 <USBH_Process+0x3b4>
        phost->gState = HOST_ABORT_STATE;
 801650e:	687b      	ldr	r3, [r7, #4]
 8016510:	220d      	movs	r2, #13
 8016512:	701a      	strb	r2, [r3, #0]
      break;
 8016514:	e04c      	b.n	80165b0 <USBH_Process+0x3b4>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8016516:	687b      	ldr	r3, [r7, #4]
 8016518:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 801651c:	2b00      	cmp	r3, #0
 801651e:	d049      	beq.n	80165b4 <USBH_Process+0x3b8>
      {
        phost->pActiveClass->BgndProcess(phost);
 8016520:	687b      	ldr	r3, [r7, #4]
 8016522:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 8016526:	695b      	ldr	r3, [r3, #20]
 8016528:	6878      	ldr	r0, [r7, #4]
 801652a:	4798      	blx	r3
      }
      break;
 801652c:	e042      	b.n	80165b4 <USBH_Process+0x3b8>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 801652e:	687b      	ldr	r3, [r7, #4]
 8016530:	2200      	movs	r2, #0
 8016532:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421

      DeInitStateMachine(phost);
 8016536:	6878      	ldr	r0, [r7, #4]
 8016538:	f7ff fd6e 	bl	8016018 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 801653c:	687b      	ldr	r3, [r7, #4]
 801653e:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 8016542:	2b00      	cmp	r3, #0
 8016544:	d009      	beq.n	801655a <USBH_Process+0x35e>
      {
        phost->pActiveClass->DeInit(phost);
 8016546:	687b      	ldr	r3, [r7, #4]
 8016548:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 801654c:	68db      	ldr	r3, [r3, #12]
 801654e:	6878      	ldr	r0, [r7, #4]
 8016550:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8016552:	687b      	ldr	r3, [r7, #4]
 8016554:	2200      	movs	r2, #0
 8016556:	f8c3 247c 	str.w	r2, [r3, #1148]	; 0x47c
      }

      if (phost->pUser != NULL)
 801655a:	687b      	ldr	r3, [r7, #4]
 801655c:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	; 0x4d4
 8016560:	2b00      	cmp	r3, #0
 8016562:	d005      	beq.n	8016570 <USBH_Process+0x374>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8016564:	687b      	ldr	r3, [r7, #4]
 8016566:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	; 0x4d4
 801656a:	2105      	movs	r1, #5
 801656c:	6878      	ldr	r0, [r7, #4]
 801656e:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8016570:	687b      	ldr	r3, [r7, #4]
 8016572:	f893 3422 	ldrb.w	r3, [r3, #1058]	; 0x422
 8016576:	b2db      	uxtb	r3, r3
 8016578:	2b01      	cmp	r3, #1
 801657a:	d107      	bne.n	801658c <USBH_Process+0x390>
      {
        phost->device.is_ReEnumerated = 0U;
 801657c:	687b      	ldr	r3, [r7, #4]
 801657e:	2200      	movs	r2, #0
 8016580:	f883 2422 	strb.w	r2, [r3, #1058]	; 0x422

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 8016584:	6878      	ldr	r0, [r7, #4]
 8016586:	f7ff fe29 	bl	80161dc <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 801658a:	e014      	b.n	80165b6 <USBH_Process+0x3ba>
        USBH_LL_Start(phost);
 801658c:	6878      	ldr	r0, [r7, #4]
 801658e:	f7fd fe8f 	bl	80142b0 <USBH_LL_Start>
      break;
 8016592:	e010      	b.n	80165b6 <USBH_Process+0x3ba>

    case HOST_ABORT_STATE:
    default :
      break;
 8016594:	bf00      	nop
 8016596:	e00e      	b.n	80165b6 <USBH_Process+0x3ba>
      break;
 8016598:	bf00      	nop
 801659a:	e00c      	b.n	80165b6 <USBH_Process+0x3ba>
      break;
 801659c:	bf00      	nop
 801659e:	e00a      	b.n	80165b6 <USBH_Process+0x3ba>
    break;
 80165a0:	bf00      	nop
 80165a2:	e008      	b.n	80165b6 <USBH_Process+0x3ba>
      break;
 80165a4:	bf00      	nop
 80165a6:	e006      	b.n	80165b6 <USBH_Process+0x3ba>
      break;
 80165a8:	bf00      	nop
 80165aa:	e004      	b.n	80165b6 <USBH_Process+0x3ba>
      break;
 80165ac:	bf00      	nop
 80165ae:	e002      	b.n	80165b6 <USBH_Process+0x3ba>
      break;
 80165b0:	bf00      	nop
 80165b2:	e000      	b.n	80165b6 <USBH_Process+0x3ba>
      break;
 80165b4:	bf00      	nop
  }
  return USBH_OK;
 80165b6:	2300      	movs	r3, #0
}
 80165b8:	4618      	mov	r0, r3
 80165ba:	3710      	adds	r7, #16
 80165bc:	46bd      	mov	sp, r7
 80165be:	bd80      	pop	{r7, pc}

080165c0 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 80165c0:	b580      	push	{r7, lr}
 80165c2:	b088      	sub	sp, #32
 80165c4:	af04      	add	r7, sp, #16
 80165c6:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 80165c8:	2301      	movs	r3, #1
 80165ca:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 80165cc:	2301      	movs	r3, #1
 80165ce:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 80165d0:	687b      	ldr	r3, [r7, #4]
 80165d2:	785b      	ldrb	r3, [r3, #1]
 80165d4:	2b07      	cmp	r3, #7
 80165d6:	f200 81c1 	bhi.w	801695c <USBH_HandleEnum+0x39c>
 80165da:	a201      	add	r2, pc, #4	; (adr r2, 80165e0 <USBH_HandleEnum+0x20>)
 80165dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80165e0:	08016601 	.word	0x08016601
 80165e4:	080166bf 	.word	0x080166bf
 80165e8:	08016729 	.word	0x08016729
 80165ec:	080167b7 	.word	0x080167b7
 80165f0:	08016821 	.word	0x08016821
 80165f4:	08016891 	.word	0x08016891
 80165f8:	080168d7 	.word	0x080168d7
 80165fc:	0801691d 	.word	0x0801691d
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8016600:	2108      	movs	r1, #8
 8016602:	6878      	ldr	r0, [r7, #4]
 8016604:	f000 fa50 	bl	8016aa8 <USBH_Get_DevDesc>
 8016608:	4603      	mov	r3, r0
 801660a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 801660c:	7bbb      	ldrb	r3, [r7, #14]
 801660e:	2b00      	cmp	r3, #0
 8016610:	d130      	bne.n	8016674 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8016612:	687b      	ldr	r3, [r7, #4]
 8016614:	f893 242d 	ldrb.w	r2, [r3, #1069]	; 0x42d
 8016618:	687b      	ldr	r3, [r7, #4]
 801661a:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 801661c:	687b      	ldr	r3, [r7, #4]
 801661e:	2201      	movs	r2, #1
 8016620:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8016622:	687b      	ldr	r3, [r7, #4]
 8016624:	7919      	ldrb	r1, [r3, #4]
 8016626:	687b      	ldr	r3, [r7, #4]
 8016628:	f893 041c 	ldrb.w	r0, [r3, #1052]	; 0x41c
 801662c:	687b      	ldr	r3, [r7, #4]
 801662e:	f893 341d 	ldrb.w	r3, [r3, #1053]	; 0x41d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8016632:	687a      	ldr	r2, [r7, #4]
 8016634:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8016636:	b292      	uxth	r2, r2
 8016638:	9202      	str	r2, [sp, #8]
 801663a:	2200      	movs	r2, #0
 801663c:	9201      	str	r2, [sp, #4]
 801663e:	9300      	str	r3, [sp, #0]
 8016640:	4603      	mov	r3, r0
 8016642:	2280      	movs	r2, #128	; 0x80
 8016644:	6878      	ldr	r0, [r7, #4]
 8016646:	f000 ff77 	bl	8017538 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 801664a:	687b      	ldr	r3, [r7, #4]
 801664c:	7959      	ldrb	r1, [r3, #5]
 801664e:	687b      	ldr	r3, [r7, #4]
 8016650:	f893 041c 	ldrb.w	r0, [r3, #1052]	; 0x41c
 8016654:	687b      	ldr	r3, [r7, #4]
 8016656:	f893 341d 	ldrb.w	r3, [r3, #1053]	; 0x41d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 801665a:	687a      	ldr	r2, [r7, #4]
 801665c:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 801665e:	b292      	uxth	r2, r2
 8016660:	9202      	str	r2, [sp, #8]
 8016662:	2200      	movs	r2, #0
 8016664:	9201      	str	r2, [sp, #4]
 8016666:	9300      	str	r3, [sp, #0]
 8016668:	4603      	mov	r3, r0
 801666a:	2200      	movs	r2, #0
 801666c:	6878      	ldr	r0, [r7, #4]
 801666e:	f000 ff63 	bl	8017538 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8016672:	e175      	b.n	8016960 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8016674:	7bbb      	ldrb	r3, [r7, #14]
 8016676:	2b03      	cmp	r3, #3
 8016678:	f040 8172 	bne.w	8016960 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 801667c:	687b      	ldr	r3, [r7, #4]
 801667e:	f893 341e 	ldrb.w	r3, [r3, #1054]	; 0x41e
 8016682:	3301      	adds	r3, #1
 8016684:	b2da      	uxtb	r2, r3
 8016686:	687b      	ldr	r3, [r7, #4]
 8016688:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e
        if (phost->device.EnumCnt > 3U)
 801668c:	687b      	ldr	r3, [r7, #4]
 801668e:	f893 341e 	ldrb.w	r3, [r3, #1054]	; 0x41e
 8016692:	2b03      	cmp	r3, #3
 8016694:	d903      	bls.n	801669e <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 8016696:	687b      	ldr	r3, [r7, #4]
 8016698:	220d      	movs	r2, #13
 801669a:	701a      	strb	r2, [r3, #0]
      break;
 801669c:	e160      	b.n	8016960 <USBH_HandleEnum+0x3a0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 801669e:	687b      	ldr	r3, [r7, #4]
 80166a0:	795b      	ldrb	r3, [r3, #5]
 80166a2:	4619      	mov	r1, r3
 80166a4:	6878      	ldr	r0, [r7, #4]
 80166a6:	f000 ff98 	bl	80175da <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 80166aa:	687b      	ldr	r3, [r7, #4]
 80166ac:	791b      	ldrb	r3, [r3, #4]
 80166ae:	4619      	mov	r1, r3
 80166b0:	6878      	ldr	r0, [r7, #4]
 80166b2:	f000 ff92 	bl	80175da <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 80166b6:	687b      	ldr	r3, [r7, #4]
 80166b8:	2200      	movs	r2, #0
 80166ba:	701a      	strb	r2, [r3, #0]
      break;
 80166bc:	e150      	b.n	8016960 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 80166be:	2112      	movs	r1, #18
 80166c0:	6878      	ldr	r0, [r7, #4]
 80166c2:	f000 f9f1 	bl	8016aa8 <USBH_Get_DevDesc>
 80166c6:	4603      	mov	r3, r0
 80166c8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80166ca:	7bbb      	ldrb	r3, [r7, #14]
 80166cc:	2b00      	cmp	r3, #0
 80166ce:	d103      	bne.n	80166d8 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 80166d0:	687b      	ldr	r3, [r7, #4]
 80166d2:	2202      	movs	r2, #2
 80166d4:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80166d6:	e145      	b.n	8016964 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80166d8:	7bbb      	ldrb	r3, [r7, #14]
 80166da:	2b03      	cmp	r3, #3
 80166dc:	f040 8142 	bne.w	8016964 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 80166e0:	687b      	ldr	r3, [r7, #4]
 80166e2:	f893 341e 	ldrb.w	r3, [r3, #1054]	; 0x41e
 80166e6:	3301      	adds	r3, #1
 80166e8:	b2da      	uxtb	r2, r3
 80166ea:	687b      	ldr	r3, [r7, #4]
 80166ec:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e
        if (phost->device.EnumCnt > 3U)
 80166f0:	687b      	ldr	r3, [r7, #4]
 80166f2:	f893 341e 	ldrb.w	r3, [r3, #1054]	; 0x41e
 80166f6:	2b03      	cmp	r3, #3
 80166f8:	d903      	bls.n	8016702 <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 80166fa:	687b      	ldr	r3, [r7, #4]
 80166fc:	220d      	movs	r2, #13
 80166fe:	701a      	strb	r2, [r3, #0]
      break;
 8016700:	e130      	b.n	8016964 <USBH_HandleEnum+0x3a4>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 8016702:	687b      	ldr	r3, [r7, #4]
 8016704:	795b      	ldrb	r3, [r3, #5]
 8016706:	4619      	mov	r1, r3
 8016708:	6878      	ldr	r0, [r7, #4]
 801670a:	f000 ff66 	bl	80175da <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 801670e:	687b      	ldr	r3, [r7, #4]
 8016710:	791b      	ldrb	r3, [r3, #4]
 8016712:	4619      	mov	r1, r3
 8016714:	6878      	ldr	r0, [r7, #4]
 8016716:	f000 ff60 	bl	80175da <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 801671a:	687b      	ldr	r3, [r7, #4]
 801671c:	2200      	movs	r2, #0
 801671e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8016720:	687b      	ldr	r3, [r7, #4]
 8016722:	2200      	movs	r2, #0
 8016724:	701a      	strb	r2, [r3, #0]
      break;
 8016726:	e11d      	b.n	8016964 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8016728:	2101      	movs	r1, #1
 801672a:	6878      	ldr	r0, [r7, #4]
 801672c:	f000 fa68 	bl	8016c00 <USBH_SetAddress>
 8016730:	4603      	mov	r3, r0
 8016732:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8016734:	7bbb      	ldrb	r3, [r7, #14]
 8016736:	2b00      	cmp	r3, #0
 8016738:	d132      	bne.n	80167a0 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 801673a:	2002      	movs	r0, #2
 801673c:	f7fd ff61 	bl	8014602 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8016740:	687b      	ldr	r3, [r7, #4]
 8016742:	2201      	movs	r2, #1
 8016744:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8016748:	687b      	ldr	r3, [r7, #4]
 801674a:	2203      	movs	r2, #3
 801674c:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 801674e:	687b      	ldr	r3, [r7, #4]
 8016750:	7919      	ldrb	r1, [r3, #4]
 8016752:	687b      	ldr	r3, [r7, #4]
 8016754:	f893 041c 	ldrb.w	r0, [r3, #1052]	; 0x41c
 8016758:	687b      	ldr	r3, [r7, #4]
 801675a:	f893 341d 	ldrb.w	r3, [r3, #1053]	; 0x41d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 801675e:	687a      	ldr	r2, [r7, #4]
 8016760:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8016762:	b292      	uxth	r2, r2
 8016764:	9202      	str	r2, [sp, #8]
 8016766:	2200      	movs	r2, #0
 8016768:	9201      	str	r2, [sp, #4]
 801676a:	9300      	str	r3, [sp, #0]
 801676c:	4603      	mov	r3, r0
 801676e:	2280      	movs	r2, #128	; 0x80
 8016770:	6878      	ldr	r0, [r7, #4]
 8016772:	f000 fee1 	bl	8017538 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8016776:	687b      	ldr	r3, [r7, #4]
 8016778:	7959      	ldrb	r1, [r3, #5]
 801677a:	687b      	ldr	r3, [r7, #4]
 801677c:	f893 041c 	ldrb.w	r0, [r3, #1052]	; 0x41c
 8016780:	687b      	ldr	r3, [r7, #4]
 8016782:	f893 341d 	ldrb.w	r3, [r3, #1053]	; 0x41d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8016786:	687a      	ldr	r2, [r7, #4]
 8016788:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 801678a:	b292      	uxth	r2, r2
 801678c:	9202      	str	r2, [sp, #8]
 801678e:	2200      	movs	r2, #0
 8016790:	9201      	str	r2, [sp, #4]
 8016792:	9300      	str	r3, [sp, #0]
 8016794:	4603      	mov	r3, r0
 8016796:	2200      	movs	r2, #0
 8016798:	6878      	ldr	r0, [r7, #4]
 801679a:	f000 fecd 	bl	8017538 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 801679e:	e0e3      	b.n	8016968 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80167a0:	7bbb      	ldrb	r3, [r7, #14]
 80167a2:	2b03      	cmp	r3, #3
 80167a4:	f040 80e0 	bne.w	8016968 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 80167a8:	687b      	ldr	r3, [r7, #4]
 80167aa:	220d      	movs	r2, #13
 80167ac:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 80167ae:	687b      	ldr	r3, [r7, #4]
 80167b0:	2200      	movs	r2, #0
 80167b2:	705a      	strb	r2, [r3, #1]
      break;
 80167b4:	e0d8      	b.n	8016968 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 80167b6:	2109      	movs	r1, #9
 80167b8:	6878      	ldr	r0, [r7, #4]
 80167ba:	f000 f99d 	bl	8016af8 <USBH_Get_CfgDesc>
 80167be:	4603      	mov	r3, r0
 80167c0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80167c2:	7bbb      	ldrb	r3, [r7, #14]
 80167c4:	2b00      	cmp	r3, #0
 80167c6:	d103      	bne.n	80167d0 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 80167c8:	687b      	ldr	r3, [r7, #4]
 80167ca:	2204      	movs	r2, #4
 80167cc:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80167ce:	e0cd      	b.n	801696c <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80167d0:	7bbb      	ldrb	r3, [r7, #14]
 80167d2:	2b03      	cmp	r3, #3
 80167d4:	f040 80ca 	bne.w	801696c <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 80167d8:	687b      	ldr	r3, [r7, #4]
 80167da:	f893 341e 	ldrb.w	r3, [r3, #1054]	; 0x41e
 80167de:	3301      	adds	r3, #1
 80167e0:	b2da      	uxtb	r2, r3
 80167e2:	687b      	ldr	r3, [r7, #4]
 80167e4:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e
        if (phost->device.EnumCnt > 3U)
 80167e8:	687b      	ldr	r3, [r7, #4]
 80167ea:	f893 341e 	ldrb.w	r3, [r3, #1054]	; 0x41e
 80167ee:	2b03      	cmp	r3, #3
 80167f0:	d903      	bls.n	80167fa <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 80167f2:	687b      	ldr	r3, [r7, #4]
 80167f4:	220d      	movs	r2, #13
 80167f6:	701a      	strb	r2, [r3, #0]
      break;
 80167f8:	e0b8      	b.n	801696c <USBH_HandleEnum+0x3ac>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 80167fa:	687b      	ldr	r3, [r7, #4]
 80167fc:	795b      	ldrb	r3, [r3, #5]
 80167fe:	4619      	mov	r1, r3
 8016800:	6878      	ldr	r0, [r7, #4]
 8016802:	f000 feea 	bl	80175da <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8016806:	687b      	ldr	r3, [r7, #4]
 8016808:	791b      	ldrb	r3, [r3, #4]
 801680a:	4619      	mov	r1, r3
 801680c:	6878      	ldr	r0, [r7, #4]
 801680e:	f000 fee4 	bl	80175da <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8016812:	687b      	ldr	r3, [r7, #4]
 8016814:	2200      	movs	r2, #0
 8016816:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8016818:	687b      	ldr	r3, [r7, #4]
 801681a:	2200      	movs	r2, #0
 801681c:	701a      	strb	r2, [r3, #0]
      break;
 801681e:	e0a5      	b.n	801696c <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8016820:	687b      	ldr	r3, [r7, #4]
 8016822:	f8b3 343a 	ldrh.w	r3, [r3, #1082]	; 0x43a
 8016826:	4619      	mov	r1, r3
 8016828:	6878      	ldr	r0, [r7, #4]
 801682a:	f000 f965 	bl	8016af8 <USBH_Get_CfgDesc>
 801682e:	4603      	mov	r3, r0
 8016830:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8016832:	7bbb      	ldrb	r3, [r7, #14]
 8016834:	2b00      	cmp	r3, #0
 8016836:	d103      	bne.n	8016840 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8016838:	687b      	ldr	r3, [r7, #4]
 801683a:	2205      	movs	r2, #5
 801683c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 801683e:	e097      	b.n	8016970 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8016840:	7bbb      	ldrb	r3, [r7, #14]
 8016842:	2b03      	cmp	r3, #3
 8016844:	f040 8094 	bne.w	8016970 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 8016848:	687b      	ldr	r3, [r7, #4]
 801684a:	f893 341e 	ldrb.w	r3, [r3, #1054]	; 0x41e
 801684e:	3301      	adds	r3, #1
 8016850:	b2da      	uxtb	r2, r3
 8016852:	687b      	ldr	r3, [r7, #4]
 8016854:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e
        if (phost->device.EnumCnt > 3U)
 8016858:	687b      	ldr	r3, [r7, #4]
 801685a:	f893 341e 	ldrb.w	r3, [r3, #1054]	; 0x41e
 801685e:	2b03      	cmp	r3, #3
 8016860:	d903      	bls.n	801686a <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 8016862:	687b      	ldr	r3, [r7, #4]
 8016864:	220d      	movs	r2, #13
 8016866:	701a      	strb	r2, [r3, #0]
      break;
 8016868:	e082      	b.n	8016970 <USBH_HandleEnum+0x3b0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 801686a:	687b      	ldr	r3, [r7, #4]
 801686c:	795b      	ldrb	r3, [r3, #5]
 801686e:	4619      	mov	r1, r3
 8016870:	6878      	ldr	r0, [r7, #4]
 8016872:	f000 feb2 	bl	80175da <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8016876:	687b      	ldr	r3, [r7, #4]
 8016878:	791b      	ldrb	r3, [r3, #4]
 801687a:	4619      	mov	r1, r3
 801687c:	6878      	ldr	r0, [r7, #4]
 801687e:	f000 feac 	bl	80175da <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8016882:	687b      	ldr	r3, [r7, #4]
 8016884:	2200      	movs	r2, #0
 8016886:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8016888:	687b      	ldr	r3, [r7, #4]
 801688a:	2200      	movs	r2, #0
 801688c:	701a      	strb	r2, [r3, #0]
      break;
 801688e:	e06f      	b.n	8016970 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8016890:	687b      	ldr	r3, [r7, #4]
 8016892:	f893 3434 	ldrb.w	r3, [r3, #1076]	; 0x434
 8016896:	2b00      	cmp	r3, #0
 8016898:	d019      	beq.n	80168ce <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 801689a:	687b      	ldr	r3, [r7, #4]
 801689c:	f893 1434 	ldrb.w	r1, [r3, #1076]	; 0x434
                                        phost->device.Data, 0xFFU);
 80168a0:	687b      	ldr	r3, [r7, #4]
 80168a2:	f503 7207 	add.w	r2, r3, #540	; 0x21c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80168a6:	23ff      	movs	r3, #255	; 0xff
 80168a8:	6878      	ldr	r0, [r7, #4]
 80168aa:	f000 f949 	bl	8016b40 <USBH_Get_StringDesc>
 80168ae:	4603      	mov	r3, r0
 80168b0:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80168b2:	7bbb      	ldrb	r3, [r7, #14]
 80168b4:	2b00      	cmp	r3, #0
 80168b6:	d103      	bne.n	80168c0 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80168b8:	687b      	ldr	r3, [r7, #4]
 80168ba:	2206      	movs	r2, #6
 80168bc:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 80168be:	e059      	b.n	8016974 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80168c0:	7bbb      	ldrb	r3, [r7, #14]
 80168c2:	2b03      	cmp	r3, #3
 80168c4:	d156      	bne.n	8016974 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80168c6:	687b      	ldr	r3, [r7, #4]
 80168c8:	2206      	movs	r2, #6
 80168ca:	705a      	strb	r2, [r3, #1]
      break;
 80168cc:	e052      	b.n	8016974 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80168ce:	687b      	ldr	r3, [r7, #4]
 80168d0:	2206      	movs	r2, #6
 80168d2:	705a      	strb	r2, [r3, #1]
      break;
 80168d4:	e04e      	b.n	8016974 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 80168d6:	687b      	ldr	r3, [r7, #4]
 80168d8:	f893 3435 	ldrb.w	r3, [r3, #1077]	; 0x435
 80168dc:	2b00      	cmp	r3, #0
 80168de:	d019      	beq.n	8016914 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80168e0:	687b      	ldr	r3, [r7, #4]
 80168e2:	f893 1435 	ldrb.w	r1, [r3, #1077]	; 0x435
                                        phost->device.Data, 0xFFU);
 80168e6:	687b      	ldr	r3, [r7, #4]
 80168e8:	f503 7207 	add.w	r2, r3, #540	; 0x21c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80168ec:	23ff      	movs	r3, #255	; 0xff
 80168ee:	6878      	ldr	r0, [r7, #4]
 80168f0:	f000 f926 	bl	8016b40 <USBH_Get_StringDesc>
 80168f4:	4603      	mov	r3, r0
 80168f6:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80168f8:	7bbb      	ldrb	r3, [r7, #14]
 80168fa:	2b00      	cmp	r3, #0
 80168fc:	d103      	bne.n	8016906 <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80168fe:	687b      	ldr	r3, [r7, #4]
 8016900:	2207      	movs	r2, #7
 8016902:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8016904:	e038      	b.n	8016978 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8016906:	7bbb      	ldrb	r3, [r7, #14]
 8016908:	2b03      	cmp	r3, #3
 801690a:	d135      	bne.n	8016978 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 801690c:	687b      	ldr	r3, [r7, #4]
 801690e:	2207      	movs	r2, #7
 8016910:	705a      	strb	r2, [r3, #1]
      break;
 8016912:	e031      	b.n	8016978 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8016914:	687b      	ldr	r3, [r7, #4]
 8016916:	2207      	movs	r2, #7
 8016918:	705a      	strb	r2, [r3, #1]
      break;
 801691a:	e02d      	b.n	8016978 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 801691c:	687b      	ldr	r3, [r7, #4]
 801691e:	f893 3436 	ldrb.w	r3, [r3, #1078]	; 0x436
 8016922:	2b00      	cmp	r3, #0
 8016924:	d017      	beq.n	8016956 <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8016926:	687b      	ldr	r3, [r7, #4]
 8016928:	f893 1436 	ldrb.w	r1, [r3, #1078]	; 0x436
                                        phost->device.Data, 0xFFU);
 801692c:	687b      	ldr	r3, [r7, #4]
 801692e:	f503 7207 	add.w	r2, r3, #540	; 0x21c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8016932:	23ff      	movs	r3, #255	; 0xff
 8016934:	6878      	ldr	r0, [r7, #4]
 8016936:	f000 f903 	bl	8016b40 <USBH_Get_StringDesc>
 801693a:	4603      	mov	r3, r0
 801693c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 801693e:	7bbb      	ldrb	r3, [r7, #14]
 8016940:	2b00      	cmp	r3, #0
 8016942:	d102      	bne.n	801694a <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8016944:	2300      	movs	r3, #0
 8016946:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8016948:	e018      	b.n	801697c <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 801694a:	7bbb      	ldrb	r3, [r7, #14]
 801694c:	2b03      	cmp	r3, #3
 801694e:	d115      	bne.n	801697c <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 8016950:	2300      	movs	r3, #0
 8016952:	73fb      	strb	r3, [r7, #15]
      break;
 8016954:	e012      	b.n	801697c <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 8016956:	2300      	movs	r3, #0
 8016958:	73fb      	strb	r3, [r7, #15]
      break;
 801695a:	e00f      	b.n	801697c <USBH_HandleEnum+0x3bc>

    default:
      break;
 801695c:	bf00      	nop
 801695e:	e00e      	b.n	801697e <USBH_HandleEnum+0x3be>
      break;
 8016960:	bf00      	nop
 8016962:	e00c      	b.n	801697e <USBH_HandleEnum+0x3be>
      break;
 8016964:	bf00      	nop
 8016966:	e00a      	b.n	801697e <USBH_HandleEnum+0x3be>
      break;
 8016968:	bf00      	nop
 801696a:	e008      	b.n	801697e <USBH_HandleEnum+0x3be>
      break;
 801696c:	bf00      	nop
 801696e:	e006      	b.n	801697e <USBH_HandleEnum+0x3be>
      break;
 8016970:	bf00      	nop
 8016972:	e004      	b.n	801697e <USBH_HandleEnum+0x3be>
      break;
 8016974:	bf00      	nop
 8016976:	e002      	b.n	801697e <USBH_HandleEnum+0x3be>
      break;
 8016978:	bf00      	nop
 801697a:	e000      	b.n	801697e <USBH_HandleEnum+0x3be>
      break;
 801697c:	bf00      	nop
  }
  return Status;
 801697e:	7bfb      	ldrb	r3, [r7, #15]
}
 8016980:	4618      	mov	r0, r3
 8016982:	3710      	adds	r7, #16
 8016984:	46bd      	mov	sp, r7
 8016986:	bd80      	pop	{r7, pc}

08016988 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8016988:	b480      	push	{r7}
 801698a:	b083      	sub	sp, #12
 801698c:	af00      	add	r7, sp, #0
 801698e:	6078      	str	r0, [r7, #4]
 8016990:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8016992:	687b      	ldr	r3, [r7, #4]
 8016994:	683a      	ldr	r2, [r7, #0]
 8016996:	f8c3 24c4 	str.w	r2, [r3, #1220]	; 0x4c4
}
 801699a:	bf00      	nop
 801699c:	370c      	adds	r7, #12
 801699e:	46bd      	mov	sp, r7
 80169a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80169a4:	4770      	bx	lr

080169a6 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 80169a6:	b580      	push	{r7, lr}
 80169a8:	b082      	sub	sp, #8
 80169aa:	af00      	add	r7, sp, #0
 80169ac:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 80169ae:	687b      	ldr	r3, [r7, #4]
 80169b0:	f8d3 34c4 	ldr.w	r3, [r3, #1220]	; 0x4c4
 80169b4:	1c5a      	adds	r2, r3, #1
 80169b6:	687b      	ldr	r3, [r7, #4]
 80169b8:	f8c3 24c4 	str.w	r2, [r3, #1220]	; 0x4c4
  USBH_HandleSof(phost);
 80169bc:	6878      	ldr	r0, [r7, #4]
 80169be:	f000 f804 	bl	80169ca <USBH_HandleSof>
}
 80169c2:	bf00      	nop
 80169c4:	3708      	adds	r7, #8
 80169c6:	46bd      	mov	sp, r7
 80169c8:	bd80      	pop	{r7, pc}

080169ca <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 80169ca:	b580      	push	{r7, lr}
 80169cc:	b082      	sub	sp, #8
 80169ce:	af00      	add	r7, sp, #0
 80169d0:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 80169d2:	687b      	ldr	r3, [r7, #4]
 80169d4:	781b      	ldrb	r3, [r3, #0]
 80169d6:	b2db      	uxtb	r3, r3
 80169d8:	2b0b      	cmp	r3, #11
 80169da:	d10a      	bne.n	80169f2 <USBH_HandleSof+0x28>
 80169dc:	687b      	ldr	r3, [r7, #4]
 80169de:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 80169e2:	2b00      	cmp	r3, #0
 80169e4:	d005      	beq.n	80169f2 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 80169e6:	687b      	ldr	r3, [r7, #4]
 80169e8:	f8d3 347c 	ldr.w	r3, [r3, #1148]	; 0x47c
 80169ec:	699b      	ldr	r3, [r3, #24]
 80169ee:	6878      	ldr	r0, [r7, #4]
 80169f0:	4798      	blx	r3
  }
}
 80169f2:	bf00      	nop
 80169f4:	3708      	adds	r7, #8
 80169f6:	46bd      	mov	sp, r7
 80169f8:	bd80      	pop	{r7, pc}

080169fa <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 80169fa:	b480      	push	{r7}
 80169fc:	b083      	sub	sp, #12
 80169fe:	af00      	add	r7, sp, #0
 8016a00:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8016a02:	687b      	ldr	r3, [r7, #4]
 8016a04:	2201      	movs	r2, #1
 8016a06:	f883 2423 	strb.w	r2, [r3, #1059]	; 0x423
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
 8016a0a:	bf00      	nop
}
 8016a0c:	370c      	adds	r7, #12
 8016a0e:	46bd      	mov	sp, r7
 8016a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a14:	4770      	bx	lr

08016a16 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8016a16:	b480      	push	{r7}
 8016a18:	b083      	sub	sp, #12
 8016a1a:	af00      	add	r7, sp, #0
 8016a1c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8016a1e:	687b      	ldr	r3, [r7, #4]
 8016a20:	2200      	movs	r2, #0
 8016a22:	f883 2423 	strb.w	r2, [r3, #1059]	; 0x423

  return;
 8016a26:	bf00      	nop
}
 8016a28:	370c      	adds	r7, #12
 8016a2a:	46bd      	mov	sp, r7
 8016a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a30:	4770      	bx	lr

08016a32 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8016a32:	b480      	push	{r7}
 8016a34:	b083      	sub	sp, #12
 8016a36:	af00      	add	r7, sp, #0
 8016a38:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8016a3a:	687b      	ldr	r3, [r7, #4]
 8016a3c:	2201      	movs	r2, #1
 8016a3e:	f883 2420 	strb.w	r2, [r3, #1056]	; 0x420
  phost->device.is_disconnected = 0U;
 8016a42:	687b      	ldr	r3, [r7, #4]
 8016a44:	2200      	movs	r2, #0
 8016a46:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
  phost->device.is_ReEnumerated = 0U;
 8016a4a:	687b      	ldr	r3, [r7, #4]
 8016a4c:	2200      	movs	r2, #0
 8016a4e:	f883 2422 	strb.w	r2, [r3, #1058]	; 0x422
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8016a52:	2300      	movs	r3, #0
}
 8016a54:	4618      	mov	r0, r3
 8016a56:	370c      	adds	r7, #12
 8016a58:	46bd      	mov	sp, r7
 8016a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a5e:	4770      	bx	lr

08016a60 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8016a60:	b580      	push	{r7, lr}
 8016a62:	b082      	sub	sp, #8
 8016a64:	af00      	add	r7, sp, #0
 8016a66:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8016a68:	687b      	ldr	r3, [r7, #4]
 8016a6a:	2201      	movs	r2, #1
 8016a6c:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
  phost->device.is_connected = 0U;
 8016a70:	687b      	ldr	r3, [r7, #4]
 8016a72:	2200      	movs	r2, #0
 8016a74:	f883 2420 	strb.w	r2, [r3, #1056]	; 0x420
  phost->device.PortEnabled = 0U;
 8016a78:	687b      	ldr	r3, [r7, #4]
 8016a7a:	2200      	movs	r2, #0
 8016a7c:	f883 2423 	strb.w	r2, [r3, #1059]	; 0x423

  /* Stop Host */
  USBH_LL_Stop(phost);
 8016a80:	6878      	ldr	r0, [r7, #4]
 8016a82:	f7fd fc30 	bl	80142e6 <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 8016a86:	687b      	ldr	r3, [r7, #4]
 8016a88:	791b      	ldrb	r3, [r3, #4]
 8016a8a:	4619      	mov	r1, r3
 8016a8c:	6878      	ldr	r0, [r7, #4]
 8016a8e:	f000 fda4 	bl	80175da <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 8016a92:	687b      	ldr	r3, [r7, #4]
 8016a94:	795b      	ldrb	r3, [r3, #5]
 8016a96:	4619      	mov	r1, r3
 8016a98:	6878      	ldr	r0, [r7, #4]
 8016a9a:	f000 fd9e 	bl	80175da <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8016a9e:	2300      	movs	r3, #0
}
 8016aa0:	4618      	mov	r0, r3
 8016aa2:	3708      	adds	r7, #8
 8016aa4:	46bd      	mov	sp, r7
 8016aa6:	bd80      	pop	{r7, pc}

08016aa8 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 8016aa8:	b580      	push	{r7, lr}
 8016aaa:	b086      	sub	sp, #24
 8016aac:	af02      	add	r7, sp, #8
 8016aae:	6078      	str	r0, [r7, #4]
 8016ab0:	460b      	mov	r3, r1
 8016ab2:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 8016ab4:	687b      	ldr	r3, [r7, #4]
 8016ab6:	f503 7207 	add.w	r2, r3, #540	; 0x21c
  if ((status = USBH_GetDescriptor(phost,
 8016aba:	78fb      	ldrb	r3, [r7, #3]
 8016abc:	b29b      	uxth	r3, r3
 8016abe:	9300      	str	r3, [sp, #0]
 8016ac0:	4613      	mov	r3, r2
 8016ac2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8016ac6:	2100      	movs	r1, #0
 8016ac8:	6878      	ldr	r0, [r7, #4]
 8016aca:	f000 f864 	bl	8016b96 <USBH_GetDescriptor>
 8016ace:	4603      	mov	r3, r0
 8016ad0:	73fb      	strb	r3, [r7, #15]
 8016ad2:	7bfb      	ldrb	r3, [r7, #15]
 8016ad4:	2b00      	cmp	r3, #0
 8016ad6:	d10a      	bne.n	8016aee <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 8016ad8:	687b      	ldr	r3, [r7, #4]
 8016ada:	f203 4026 	addw	r0, r3, #1062	; 0x426
 8016ade:	687b      	ldr	r3, [r7, #4]
 8016ae0:	f503 7307 	add.w	r3, r3, #540	; 0x21c
 8016ae4:	78fa      	ldrb	r2, [r7, #3]
 8016ae6:	b292      	uxth	r2, r2
 8016ae8:	4619      	mov	r1, r3
 8016aea:	f000 f918 	bl	8016d1e <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 8016aee:	7bfb      	ldrb	r3, [r7, #15]
}
 8016af0:	4618      	mov	r0, r3
 8016af2:	3710      	adds	r7, #16
 8016af4:	46bd      	mov	sp, r7
 8016af6:	bd80      	pop	{r7, pc}

08016af8 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 8016af8:	b580      	push	{r7, lr}
 8016afa:	b086      	sub	sp, #24
 8016afc:	af02      	add	r7, sp, #8
 8016afe:	6078      	str	r0, [r7, #4]
 8016b00:	460b      	mov	r3, r1
 8016b02:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 8016b04:	687b      	ldr	r3, [r7, #4]
 8016b06:	331c      	adds	r3, #28
 8016b08:	60fb      	str	r3, [r7, #12]

  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8016b0a:	887b      	ldrh	r3, [r7, #2]
 8016b0c:	9300      	str	r3, [sp, #0]
 8016b0e:	68fb      	ldr	r3, [r7, #12]
 8016b10:	f44f 7200 	mov.w	r2, #512	; 0x200
 8016b14:	2100      	movs	r1, #0
 8016b16:	6878      	ldr	r0, [r7, #4]
 8016b18:	f000 f83d 	bl	8016b96 <USBH_GetDescriptor>
 8016b1c:	4603      	mov	r3, r0
 8016b1e:	72fb      	strb	r3, [r7, #11]
 8016b20:	7afb      	ldrb	r3, [r7, #11]
 8016b22:	2b00      	cmp	r3, #0
 8016b24:	d107      	bne.n	8016b36 <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 8016b26:	687b      	ldr	r3, [r7, #4]
 8016b28:	f503 6387 	add.w	r3, r3, #1080	; 0x438
 8016b2c:	887a      	ldrh	r2, [r7, #2]
 8016b2e:	68f9      	ldr	r1, [r7, #12]
 8016b30:	4618      	mov	r0, r3
 8016b32:	f000 f964 	bl	8016dfe <USBH_ParseCfgDesc>
  }

  return status;
 8016b36:	7afb      	ldrb	r3, [r7, #11]
}
 8016b38:	4618      	mov	r0, r3
 8016b3a:	3710      	adds	r7, #16
 8016b3c:	46bd      	mov	sp, r7
 8016b3e:	bd80      	pop	{r7, pc}

08016b40 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 8016b40:	b580      	push	{r7, lr}
 8016b42:	b088      	sub	sp, #32
 8016b44:	af02      	add	r7, sp, #8
 8016b46:	60f8      	str	r0, [r7, #12]
 8016b48:	607a      	str	r2, [r7, #4]
 8016b4a:	461a      	mov	r2, r3
 8016b4c:	460b      	mov	r3, r1
 8016b4e:	72fb      	strb	r3, [r7, #11]
 8016b50:	4613      	mov	r3, r2
 8016b52:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 8016b54:	7afb      	ldrb	r3, [r7, #11]
 8016b56:	b29b      	uxth	r3, r3
 8016b58:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8016b5c:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 8016b5e:	68fb      	ldr	r3, [r7, #12]
 8016b60:	f503 7107 	add.w	r1, r3, #540	; 0x21c
  if ((status = USBH_GetDescriptor(phost,
 8016b64:	893b      	ldrh	r3, [r7, #8]
 8016b66:	9300      	str	r3, [sp, #0]
 8016b68:	460b      	mov	r3, r1
 8016b6a:	2100      	movs	r1, #0
 8016b6c:	68f8      	ldr	r0, [r7, #12]
 8016b6e:	f000 f812 	bl	8016b96 <USBH_GetDescriptor>
 8016b72:	4603      	mov	r3, r0
 8016b74:	75fb      	strb	r3, [r7, #23]
 8016b76:	7dfb      	ldrb	r3, [r7, #23]
 8016b78:	2b00      	cmp	r3, #0
 8016b7a:	d107      	bne.n	8016b8c <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8016b7c:	68fb      	ldr	r3, [r7, #12]
 8016b7e:	f503 7307 	add.w	r3, r3, #540	; 0x21c
 8016b82:	893a      	ldrh	r2, [r7, #8]
 8016b84:	6879      	ldr	r1, [r7, #4]
 8016b86:	4618      	mov	r0, r3
 8016b88:	f000 fa37 	bl	8016ffa <USBH_ParseStringDesc>
  }

  return status;
 8016b8c:	7dfb      	ldrb	r3, [r7, #23]
}
 8016b8e:	4618      	mov	r0, r3
 8016b90:	3718      	adds	r7, #24
 8016b92:	46bd      	mov	sp, r7
 8016b94:	bd80      	pop	{r7, pc}

08016b96 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 8016b96:	b580      	push	{r7, lr}
 8016b98:	b084      	sub	sp, #16
 8016b9a:	af00      	add	r7, sp, #0
 8016b9c:	60f8      	str	r0, [r7, #12]
 8016b9e:	607b      	str	r3, [r7, #4]
 8016ba0:	460b      	mov	r3, r1
 8016ba2:	72fb      	strb	r3, [r7, #11]
 8016ba4:	4613      	mov	r3, r2
 8016ba6:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8016ba8:	68fb      	ldr	r3, [r7, #12]
 8016baa:	789b      	ldrb	r3, [r3, #2]
 8016bac:	2b01      	cmp	r3, #1
 8016bae:	d11c      	bne.n	8016bea <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8016bb0:	7afb      	ldrb	r3, [r7, #11]
 8016bb2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8016bb6:	b2da      	uxtb	r2, r3
 8016bb8:	68fb      	ldr	r3, [r7, #12]
 8016bba:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8016bbc:	68fb      	ldr	r3, [r7, #12]
 8016bbe:	2206      	movs	r2, #6
 8016bc0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8016bc2:	68fb      	ldr	r3, [r7, #12]
 8016bc4:	893a      	ldrh	r2, [r7, #8]
 8016bc6:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8016bc8:	893b      	ldrh	r3, [r7, #8]
 8016bca:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8016bce:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8016bd2:	d104      	bne.n	8016bde <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8016bd4:	68fb      	ldr	r3, [r7, #12]
 8016bd6:	f240 4209 	movw	r2, #1033	; 0x409
 8016bda:	829a      	strh	r2, [r3, #20]
 8016bdc:	e002      	b.n	8016be4 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8016bde:	68fb      	ldr	r3, [r7, #12]
 8016be0:	2200      	movs	r2, #0
 8016be2:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8016be4:	68fb      	ldr	r3, [r7, #12]
 8016be6:	8b3a      	ldrh	r2, [r7, #24]
 8016be8:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8016bea:	8b3b      	ldrh	r3, [r7, #24]
 8016bec:	461a      	mov	r2, r3
 8016bee:	6879      	ldr	r1, [r7, #4]
 8016bf0:	68f8      	ldr	r0, [r7, #12]
 8016bf2:	f000 fa50 	bl	8017096 <USBH_CtlReq>
 8016bf6:	4603      	mov	r3, r0
}
 8016bf8:	4618      	mov	r0, r3
 8016bfa:	3710      	adds	r7, #16
 8016bfc:	46bd      	mov	sp, r7
 8016bfe:	bd80      	pop	{r7, pc}

08016c00 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8016c00:	b580      	push	{r7, lr}
 8016c02:	b082      	sub	sp, #8
 8016c04:	af00      	add	r7, sp, #0
 8016c06:	6078      	str	r0, [r7, #4]
 8016c08:	460b      	mov	r3, r1
 8016c0a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8016c0c:	687b      	ldr	r3, [r7, #4]
 8016c0e:	789b      	ldrb	r3, [r3, #2]
 8016c10:	2b01      	cmp	r3, #1
 8016c12:	d10f      	bne.n	8016c34 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8016c14:	687b      	ldr	r3, [r7, #4]
 8016c16:	2200      	movs	r2, #0
 8016c18:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8016c1a:	687b      	ldr	r3, [r7, #4]
 8016c1c:	2205      	movs	r2, #5
 8016c1e:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8016c20:	78fb      	ldrb	r3, [r7, #3]
 8016c22:	b29a      	uxth	r2, r3
 8016c24:	687b      	ldr	r3, [r7, #4]
 8016c26:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8016c28:	687b      	ldr	r3, [r7, #4]
 8016c2a:	2200      	movs	r2, #0
 8016c2c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8016c2e:	687b      	ldr	r3, [r7, #4]
 8016c30:	2200      	movs	r2, #0
 8016c32:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8016c34:	2200      	movs	r2, #0
 8016c36:	2100      	movs	r1, #0
 8016c38:	6878      	ldr	r0, [r7, #4]
 8016c3a:	f000 fa2c 	bl	8017096 <USBH_CtlReq>
 8016c3e:	4603      	mov	r3, r0
}
 8016c40:	4618      	mov	r0, r3
 8016c42:	3708      	adds	r7, #8
 8016c44:	46bd      	mov	sp, r7
 8016c46:	bd80      	pop	{r7, pc}

08016c48 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8016c48:	b580      	push	{r7, lr}
 8016c4a:	b082      	sub	sp, #8
 8016c4c:	af00      	add	r7, sp, #0
 8016c4e:	6078      	str	r0, [r7, #4]
 8016c50:	460b      	mov	r3, r1
 8016c52:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8016c54:	687b      	ldr	r3, [r7, #4]
 8016c56:	789b      	ldrb	r3, [r3, #2]
 8016c58:	2b01      	cmp	r3, #1
 8016c5a:	d10e      	bne.n	8016c7a <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8016c5c:	687b      	ldr	r3, [r7, #4]
 8016c5e:	2200      	movs	r2, #0
 8016c60:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8016c62:	687b      	ldr	r3, [r7, #4]
 8016c64:	2209      	movs	r2, #9
 8016c66:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8016c68:	687b      	ldr	r3, [r7, #4]
 8016c6a:	887a      	ldrh	r2, [r7, #2]
 8016c6c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8016c6e:	687b      	ldr	r3, [r7, #4]
 8016c70:	2200      	movs	r2, #0
 8016c72:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8016c74:	687b      	ldr	r3, [r7, #4]
 8016c76:	2200      	movs	r2, #0
 8016c78:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8016c7a:	2200      	movs	r2, #0
 8016c7c:	2100      	movs	r1, #0
 8016c7e:	6878      	ldr	r0, [r7, #4]
 8016c80:	f000 fa09 	bl	8017096 <USBH_CtlReq>
 8016c84:	4603      	mov	r3, r0
}
 8016c86:	4618      	mov	r0, r3
 8016c88:	3708      	adds	r7, #8
 8016c8a:	46bd      	mov	sp, r7
 8016c8c:	bd80      	pop	{r7, pc}

08016c8e <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8016c8e:	b580      	push	{r7, lr}
 8016c90:	b082      	sub	sp, #8
 8016c92:	af00      	add	r7, sp, #0
 8016c94:	6078      	str	r0, [r7, #4]
 8016c96:	460b      	mov	r3, r1
 8016c98:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8016c9a:	687b      	ldr	r3, [r7, #4]
 8016c9c:	789b      	ldrb	r3, [r3, #2]
 8016c9e:	2b01      	cmp	r3, #1
 8016ca0:	d10f      	bne.n	8016cc2 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8016ca2:	687b      	ldr	r3, [r7, #4]
 8016ca4:	2200      	movs	r2, #0
 8016ca6:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8016ca8:	687b      	ldr	r3, [r7, #4]
 8016caa:	2203      	movs	r2, #3
 8016cac:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8016cae:	78fb      	ldrb	r3, [r7, #3]
 8016cb0:	b29a      	uxth	r2, r3
 8016cb2:	687b      	ldr	r3, [r7, #4]
 8016cb4:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8016cb6:	687b      	ldr	r3, [r7, #4]
 8016cb8:	2200      	movs	r2, #0
 8016cba:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8016cbc:	687b      	ldr	r3, [r7, #4]
 8016cbe:	2200      	movs	r2, #0
 8016cc0:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8016cc2:	2200      	movs	r2, #0
 8016cc4:	2100      	movs	r1, #0
 8016cc6:	6878      	ldr	r0, [r7, #4]
 8016cc8:	f000 f9e5 	bl	8017096 <USBH_CtlReq>
 8016ccc:	4603      	mov	r3, r0
}
 8016cce:	4618      	mov	r0, r3
 8016cd0:	3708      	adds	r7, #8
 8016cd2:	46bd      	mov	sp, r7
 8016cd4:	bd80      	pop	{r7, pc}

08016cd6 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8016cd6:	b580      	push	{r7, lr}
 8016cd8:	b082      	sub	sp, #8
 8016cda:	af00      	add	r7, sp, #0
 8016cdc:	6078      	str	r0, [r7, #4]
 8016cde:	460b      	mov	r3, r1
 8016ce0:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8016ce2:	687b      	ldr	r3, [r7, #4]
 8016ce4:	789b      	ldrb	r3, [r3, #2]
 8016ce6:	2b01      	cmp	r3, #1
 8016ce8:	d10f      	bne.n	8016d0a <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8016cea:	687b      	ldr	r3, [r7, #4]
 8016cec:	2202      	movs	r2, #2
 8016cee:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8016cf0:	687b      	ldr	r3, [r7, #4]
 8016cf2:	2201      	movs	r2, #1
 8016cf4:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8016cf6:	687b      	ldr	r3, [r7, #4]
 8016cf8:	2200      	movs	r2, #0
 8016cfa:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8016cfc:	78fb      	ldrb	r3, [r7, #3]
 8016cfe:	b29a      	uxth	r2, r3
 8016d00:	687b      	ldr	r3, [r7, #4]
 8016d02:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8016d04:	687b      	ldr	r3, [r7, #4]
 8016d06:	2200      	movs	r2, #0
 8016d08:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 8016d0a:	2200      	movs	r2, #0
 8016d0c:	2100      	movs	r1, #0
 8016d0e:	6878      	ldr	r0, [r7, #4]
 8016d10:	f000 f9c1 	bl	8017096 <USBH_CtlReq>
 8016d14:	4603      	mov	r3, r0
}
 8016d16:	4618      	mov	r0, r3
 8016d18:	3708      	adds	r7, #8
 8016d1a:	46bd      	mov	sp, r7
 8016d1c:	bd80      	pop	{r7, pc}

08016d1e <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 8016d1e:	b480      	push	{r7}
 8016d20:	b085      	sub	sp, #20
 8016d22:	af00      	add	r7, sp, #0
 8016d24:	60f8      	str	r0, [r7, #12]
 8016d26:	60b9      	str	r1, [r7, #8]
 8016d28:	4613      	mov	r3, r2
 8016d2a:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 8016d2c:	68bb      	ldr	r3, [r7, #8]
 8016d2e:	781a      	ldrb	r2, [r3, #0]
 8016d30:	68fb      	ldr	r3, [r7, #12]
 8016d32:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 8016d34:	68bb      	ldr	r3, [r7, #8]
 8016d36:	785a      	ldrb	r2, [r3, #1]
 8016d38:	68fb      	ldr	r3, [r7, #12]
 8016d3a:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 8016d3c:	68bb      	ldr	r3, [r7, #8]
 8016d3e:	3302      	adds	r3, #2
 8016d40:	781b      	ldrb	r3, [r3, #0]
 8016d42:	b29a      	uxth	r2, r3
 8016d44:	68bb      	ldr	r3, [r7, #8]
 8016d46:	3303      	adds	r3, #3
 8016d48:	781b      	ldrb	r3, [r3, #0]
 8016d4a:	b29b      	uxth	r3, r3
 8016d4c:	021b      	lsls	r3, r3, #8
 8016d4e:	b29b      	uxth	r3, r3
 8016d50:	4313      	orrs	r3, r2
 8016d52:	b29a      	uxth	r2, r3
 8016d54:	68fb      	ldr	r3, [r7, #12]
 8016d56:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 8016d58:	68bb      	ldr	r3, [r7, #8]
 8016d5a:	791a      	ldrb	r2, [r3, #4]
 8016d5c:	68fb      	ldr	r3, [r7, #12]
 8016d5e:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 8016d60:	68bb      	ldr	r3, [r7, #8]
 8016d62:	795a      	ldrb	r2, [r3, #5]
 8016d64:	68fb      	ldr	r3, [r7, #12]
 8016d66:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 8016d68:	68bb      	ldr	r3, [r7, #8]
 8016d6a:	799a      	ldrb	r2, [r3, #6]
 8016d6c:	68fb      	ldr	r3, [r7, #12]
 8016d6e:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 8016d70:	68bb      	ldr	r3, [r7, #8]
 8016d72:	79da      	ldrb	r2, [r3, #7]
 8016d74:	68fb      	ldr	r3, [r7, #12]
 8016d76:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 8016d78:	88fb      	ldrh	r3, [r7, #6]
 8016d7a:	2b08      	cmp	r3, #8
 8016d7c:	d939      	bls.n	8016df2 <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 8016d7e:	68bb      	ldr	r3, [r7, #8]
 8016d80:	3308      	adds	r3, #8
 8016d82:	781b      	ldrb	r3, [r3, #0]
 8016d84:	b29a      	uxth	r2, r3
 8016d86:	68bb      	ldr	r3, [r7, #8]
 8016d88:	3309      	adds	r3, #9
 8016d8a:	781b      	ldrb	r3, [r3, #0]
 8016d8c:	b29b      	uxth	r3, r3
 8016d8e:	021b      	lsls	r3, r3, #8
 8016d90:	b29b      	uxth	r3, r3
 8016d92:	4313      	orrs	r3, r2
 8016d94:	b29a      	uxth	r2, r3
 8016d96:	68fb      	ldr	r3, [r7, #12]
 8016d98:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 8016d9a:	68bb      	ldr	r3, [r7, #8]
 8016d9c:	330a      	adds	r3, #10
 8016d9e:	781b      	ldrb	r3, [r3, #0]
 8016da0:	b29a      	uxth	r2, r3
 8016da2:	68bb      	ldr	r3, [r7, #8]
 8016da4:	330b      	adds	r3, #11
 8016da6:	781b      	ldrb	r3, [r3, #0]
 8016da8:	b29b      	uxth	r3, r3
 8016daa:	021b      	lsls	r3, r3, #8
 8016dac:	b29b      	uxth	r3, r3
 8016dae:	4313      	orrs	r3, r2
 8016db0:	b29a      	uxth	r2, r3
 8016db2:	68fb      	ldr	r3, [r7, #12]
 8016db4:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 8016db6:	68bb      	ldr	r3, [r7, #8]
 8016db8:	330c      	adds	r3, #12
 8016dba:	781b      	ldrb	r3, [r3, #0]
 8016dbc:	b29a      	uxth	r2, r3
 8016dbe:	68bb      	ldr	r3, [r7, #8]
 8016dc0:	330d      	adds	r3, #13
 8016dc2:	781b      	ldrb	r3, [r3, #0]
 8016dc4:	b29b      	uxth	r3, r3
 8016dc6:	021b      	lsls	r3, r3, #8
 8016dc8:	b29b      	uxth	r3, r3
 8016dca:	4313      	orrs	r3, r2
 8016dcc:	b29a      	uxth	r2, r3
 8016dce:	68fb      	ldr	r3, [r7, #12]
 8016dd0:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 8016dd2:	68bb      	ldr	r3, [r7, #8]
 8016dd4:	7b9a      	ldrb	r2, [r3, #14]
 8016dd6:	68fb      	ldr	r3, [r7, #12]
 8016dd8:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 8016dda:	68bb      	ldr	r3, [r7, #8]
 8016ddc:	7bda      	ldrb	r2, [r3, #15]
 8016dde:	68fb      	ldr	r3, [r7, #12]
 8016de0:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 8016de2:	68bb      	ldr	r3, [r7, #8]
 8016de4:	7c1a      	ldrb	r2, [r3, #16]
 8016de6:	68fb      	ldr	r3, [r7, #12]
 8016de8:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 8016dea:	68bb      	ldr	r3, [r7, #8]
 8016dec:	7c5a      	ldrb	r2, [r3, #17]
 8016dee:	68fb      	ldr	r3, [r7, #12]
 8016df0:	745a      	strb	r2, [r3, #17]
  }
}
 8016df2:	bf00      	nop
 8016df4:	3714      	adds	r7, #20
 8016df6:	46bd      	mov	sp, r7
 8016df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016dfc:	4770      	bx	lr

08016dfe <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 8016dfe:	b580      	push	{r7, lr}
 8016e00:	b08a      	sub	sp, #40	; 0x28
 8016e02:	af00      	add	r7, sp, #0
 8016e04:	60f8      	str	r0, [r7, #12]
 8016e06:	60b9      	str	r1, [r7, #8]
 8016e08:	4613      	mov	r3, r2
 8016e0a:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 8016e0c:	68bb      	ldr	r3, [r7, #8]
 8016e0e:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8016e10:	2300      	movs	r3, #0
 8016e12:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 8016e16:	2300      	movs	r3, #0
 8016e18:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 8016e1c:	68bb      	ldr	r3, [r7, #8]
 8016e1e:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 8016e20:	68bb      	ldr	r3, [r7, #8]
 8016e22:	781a      	ldrb	r2, [r3, #0]
 8016e24:	68fb      	ldr	r3, [r7, #12]
 8016e26:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 8016e28:	68bb      	ldr	r3, [r7, #8]
 8016e2a:	785a      	ldrb	r2, [r3, #1]
 8016e2c:	68fb      	ldr	r3, [r7, #12]
 8016e2e:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 8016e30:	68bb      	ldr	r3, [r7, #8]
 8016e32:	3302      	adds	r3, #2
 8016e34:	781b      	ldrb	r3, [r3, #0]
 8016e36:	b29a      	uxth	r2, r3
 8016e38:	68bb      	ldr	r3, [r7, #8]
 8016e3a:	3303      	adds	r3, #3
 8016e3c:	781b      	ldrb	r3, [r3, #0]
 8016e3e:	b29b      	uxth	r3, r3
 8016e40:	021b      	lsls	r3, r3, #8
 8016e42:	b29b      	uxth	r3, r3
 8016e44:	4313      	orrs	r3, r2
 8016e46:	b29a      	uxth	r2, r3
 8016e48:	68fb      	ldr	r3, [r7, #12]
 8016e4a:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 8016e4c:	68bb      	ldr	r3, [r7, #8]
 8016e4e:	791a      	ldrb	r2, [r3, #4]
 8016e50:	68fb      	ldr	r3, [r7, #12]
 8016e52:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 8016e54:	68bb      	ldr	r3, [r7, #8]
 8016e56:	795a      	ldrb	r2, [r3, #5]
 8016e58:	68fb      	ldr	r3, [r7, #12]
 8016e5a:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 8016e5c:	68bb      	ldr	r3, [r7, #8]
 8016e5e:	799a      	ldrb	r2, [r3, #6]
 8016e60:	68fb      	ldr	r3, [r7, #12]
 8016e62:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 8016e64:	68bb      	ldr	r3, [r7, #8]
 8016e66:	79da      	ldrb	r2, [r3, #7]
 8016e68:	68fb      	ldr	r3, [r7, #12]
 8016e6a:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 8016e6c:	68bb      	ldr	r3, [r7, #8]
 8016e6e:	7a1a      	ldrb	r2, [r3, #8]
 8016e70:	68fb      	ldr	r3, [r7, #12]
 8016e72:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8016e74:	88fb      	ldrh	r3, [r7, #6]
 8016e76:	2b09      	cmp	r3, #9
 8016e78:	d95f      	bls.n	8016f3a <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 8016e7a:	2309      	movs	r3, #9
 8016e7c:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 8016e7e:	2300      	movs	r3, #0
 8016e80:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8016e82:	e051      	b.n	8016f28 <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8016e84:	f107 0316 	add.w	r3, r7, #22
 8016e88:	4619      	mov	r1, r3
 8016e8a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8016e8c:	f000 f8e8 	bl	8017060 <USBH_GetNextDesc>
 8016e90:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 8016e92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016e94:	785b      	ldrb	r3, [r3, #1]
 8016e96:	2b04      	cmp	r3, #4
 8016e98:	d146      	bne.n	8016f28 <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 8016e9a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8016e9e:	221a      	movs	r2, #26
 8016ea0:	fb02 f303 	mul.w	r3, r2, r3
 8016ea4:	3308      	adds	r3, #8
 8016ea6:	68fa      	ldr	r2, [r7, #12]
 8016ea8:	4413      	add	r3, r2
 8016eaa:	3302      	adds	r3, #2
 8016eac:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8016eae:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8016eb0:	69f8      	ldr	r0, [r7, #28]
 8016eb2:	f000 f846 	bl	8016f42 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8016eb6:	2300      	movs	r3, #0
 8016eb8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 8016ebc:	2300      	movs	r3, #0
 8016ebe:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8016ec0:	e022      	b.n	8016f08 <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8016ec2:	f107 0316 	add.w	r3, r7, #22
 8016ec6:	4619      	mov	r1, r3
 8016ec8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8016eca:	f000 f8c9 	bl	8017060 <USBH_GetNextDesc>
 8016ece:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 8016ed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016ed2:	785b      	ldrb	r3, [r3, #1]
 8016ed4:	2b05      	cmp	r3, #5
 8016ed6:	d117      	bne.n	8016f08 <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8016ed8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8016edc:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8016ee0:	3201      	adds	r2, #1
 8016ee2:	00d2      	lsls	r2, r2, #3
 8016ee4:	211a      	movs	r1, #26
 8016ee6:	fb01 f303 	mul.w	r3, r1, r3
 8016eea:	4413      	add	r3, r2
 8016eec:	3308      	adds	r3, #8
 8016eee:	68fa      	ldr	r2, [r7, #12]
 8016ef0:	4413      	add	r3, r2
 8016ef2:	3304      	adds	r3, #4
 8016ef4:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 8016ef6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8016ef8:	69b8      	ldr	r0, [r7, #24]
 8016efa:	f000 f851 	bl	8016fa0 <USBH_ParseEPDesc>
            ep_ix++;
 8016efe:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8016f02:	3301      	adds	r3, #1
 8016f04:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8016f08:	69fb      	ldr	r3, [r7, #28]
 8016f0a:	791b      	ldrb	r3, [r3, #4]
 8016f0c:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8016f10:	429a      	cmp	r2, r3
 8016f12:	d204      	bcs.n	8016f1e <USBH_ParseCfgDesc+0x120>
 8016f14:	68fb      	ldr	r3, [r7, #12]
 8016f16:	885a      	ldrh	r2, [r3, #2]
 8016f18:	8afb      	ldrh	r3, [r7, #22]
 8016f1a:	429a      	cmp	r2, r3
 8016f1c:	d8d1      	bhi.n	8016ec2 <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 8016f1e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8016f22:	3301      	adds	r3, #1
 8016f24:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8016f28:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8016f2c:	2b01      	cmp	r3, #1
 8016f2e:	d804      	bhi.n	8016f3a <USBH_ParseCfgDesc+0x13c>
 8016f30:	68fb      	ldr	r3, [r7, #12]
 8016f32:	885a      	ldrh	r2, [r3, #2]
 8016f34:	8afb      	ldrh	r3, [r7, #22]
 8016f36:	429a      	cmp	r2, r3
 8016f38:	d8a4      	bhi.n	8016e84 <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 8016f3a:	bf00      	nop
 8016f3c:	3728      	adds	r7, #40	; 0x28
 8016f3e:	46bd      	mov	sp, r7
 8016f40:	bd80      	pop	{r7, pc}

08016f42 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 8016f42:	b480      	push	{r7}
 8016f44:	b083      	sub	sp, #12
 8016f46:	af00      	add	r7, sp, #0
 8016f48:	6078      	str	r0, [r7, #4]
 8016f4a:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 8016f4c:	683b      	ldr	r3, [r7, #0]
 8016f4e:	781a      	ldrb	r2, [r3, #0]
 8016f50:	687b      	ldr	r3, [r7, #4]
 8016f52:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 8016f54:	683b      	ldr	r3, [r7, #0]
 8016f56:	785a      	ldrb	r2, [r3, #1]
 8016f58:	687b      	ldr	r3, [r7, #4]
 8016f5a:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 8016f5c:	683b      	ldr	r3, [r7, #0]
 8016f5e:	789a      	ldrb	r2, [r3, #2]
 8016f60:	687b      	ldr	r3, [r7, #4]
 8016f62:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 8016f64:	683b      	ldr	r3, [r7, #0]
 8016f66:	78da      	ldrb	r2, [r3, #3]
 8016f68:	687b      	ldr	r3, [r7, #4]
 8016f6a:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 8016f6c:	683b      	ldr	r3, [r7, #0]
 8016f6e:	791a      	ldrb	r2, [r3, #4]
 8016f70:	687b      	ldr	r3, [r7, #4]
 8016f72:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 8016f74:	683b      	ldr	r3, [r7, #0]
 8016f76:	795a      	ldrb	r2, [r3, #5]
 8016f78:	687b      	ldr	r3, [r7, #4]
 8016f7a:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 8016f7c:	683b      	ldr	r3, [r7, #0]
 8016f7e:	799a      	ldrb	r2, [r3, #6]
 8016f80:	687b      	ldr	r3, [r7, #4]
 8016f82:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 8016f84:	683b      	ldr	r3, [r7, #0]
 8016f86:	79da      	ldrb	r2, [r3, #7]
 8016f88:	687b      	ldr	r3, [r7, #4]
 8016f8a:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 8016f8c:	683b      	ldr	r3, [r7, #0]
 8016f8e:	7a1a      	ldrb	r2, [r3, #8]
 8016f90:	687b      	ldr	r3, [r7, #4]
 8016f92:	721a      	strb	r2, [r3, #8]
}
 8016f94:	bf00      	nop
 8016f96:	370c      	adds	r7, #12
 8016f98:	46bd      	mov	sp, r7
 8016f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f9e:	4770      	bx	lr

08016fa0 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 8016fa0:	b480      	push	{r7}
 8016fa2:	b083      	sub	sp, #12
 8016fa4:	af00      	add	r7, sp, #0
 8016fa6:	6078      	str	r0, [r7, #4]
 8016fa8:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 8016faa:	683b      	ldr	r3, [r7, #0]
 8016fac:	781a      	ldrb	r2, [r3, #0]
 8016fae:	687b      	ldr	r3, [r7, #4]
 8016fb0:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 8016fb2:	683b      	ldr	r3, [r7, #0]
 8016fb4:	785a      	ldrb	r2, [r3, #1]
 8016fb6:	687b      	ldr	r3, [r7, #4]
 8016fb8:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 8016fba:	683b      	ldr	r3, [r7, #0]
 8016fbc:	789a      	ldrb	r2, [r3, #2]
 8016fbe:	687b      	ldr	r3, [r7, #4]
 8016fc0:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 8016fc2:	683b      	ldr	r3, [r7, #0]
 8016fc4:	78da      	ldrb	r2, [r3, #3]
 8016fc6:	687b      	ldr	r3, [r7, #4]
 8016fc8:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 8016fca:	683b      	ldr	r3, [r7, #0]
 8016fcc:	3304      	adds	r3, #4
 8016fce:	781b      	ldrb	r3, [r3, #0]
 8016fd0:	b29a      	uxth	r2, r3
 8016fd2:	683b      	ldr	r3, [r7, #0]
 8016fd4:	3305      	adds	r3, #5
 8016fd6:	781b      	ldrb	r3, [r3, #0]
 8016fd8:	b29b      	uxth	r3, r3
 8016fda:	021b      	lsls	r3, r3, #8
 8016fdc:	b29b      	uxth	r3, r3
 8016fde:	4313      	orrs	r3, r2
 8016fe0:	b29a      	uxth	r2, r3
 8016fe2:	687b      	ldr	r3, [r7, #4]
 8016fe4:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 8016fe6:	683b      	ldr	r3, [r7, #0]
 8016fe8:	799a      	ldrb	r2, [r3, #6]
 8016fea:	687b      	ldr	r3, [r7, #4]
 8016fec:	719a      	strb	r2, [r3, #6]
}
 8016fee:	bf00      	nop
 8016ff0:	370c      	adds	r7, #12
 8016ff2:	46bd      	mov	sp, r7
 8016ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016ff8:	4770      	bx	lr

08016ffa <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8016ffa:	b480      	push	{r7}
 8016ffc:	b087      	sub	sp, #28
 8016ffe:	af00      	add	r7, sp, #0
 8017000:	60f8      	str	r0, [r7, #12]
 8017002:	60b9      	str	r1, [r7, #8]
 8017004:	4613      	mov	r3, r2
 8017006:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8017008:	68fb      	ldr	r3, [r7, #12]
 801700a:	3301      	adds	r3, #1
 801700c:	781b      	ldrb	r3, [r3, #0]
 801700e:	2b03      	cmp	r3, #3
 8017010:	d120      	bne.n	8017054 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8017012:	68fb      	ldr	r3, [r7, #12]
 8017014:	781b      	ldrb	r3, [r3, #0]
 8017016:	1e9a      	subs	r2, r3, #2
 8017018:	88fb      	ldrh	r3, [r7, #6]
 801701a:	4293      	cmp	r3, r2
 801701c:	bf28      	it	cs
 801701e:	4613      	movcs	r3, r2
 8017020:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8017022:	68fb      	ldr	r3, [r7, #12]
 8017024:	3302      	adds	r3, #2
 8017026:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8017028:	2300      	movs	r3, #0
 801702a:	82fb      	strh	r3, [r7, #22]
 801702c:	e00b      	b.n	8017046 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 801702e:	8afb      	ldrh	r3, [r7, #22]
 8017030:	68fa      	ldr	r2, [r7, #12]
 8017032:	4413      	add	r3, r2
 8017034:	781a      	ldrb	r2, [r3, #0]
 8017036:	68bb      	ldr	r3, [r7, #8]
 8017038:	701a      	strb	r2, [r3, #0]
      pdest++;
 801703a:	68bb      	ldr	r3, [r7, #8]
 801703c:	3301      	adds	r3, #1
 801703e:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8017040:	8afb      	ldrh	r3, [r7, #22]
 8017042:	3302      	adds	r3, #2
 8017044:	82fb      	strh	r3, [r7, #22]
 8017046:	8afa      	ldrh	r2, [r7, #22]
 8017048:	8abb      	ldrh	r3, [r7, #20]
 801704a:	429a      	cmp	r2, r3
 801704c:	d3ef      	bcc.n	801702e <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 801704e:	68bb      	ldr	r3, [r7, #8]
 8017050:	2200      	movs	r2, #0
 8017052:	701a      	strb	r2, [r3, #0]
  }
}
 8017054:	bf00      	nop
 8017056:	371c      	adds	r7, #28
 8017058:	46bd      	mov	sp, r7
 801705a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801705e:	4770      	bx	lr

08017060 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 8017060:	b480      	push	{r7}
 8017062:	b085      	sub	sp, #20
 8017064:	af00      	add	r7, sp, #0
 8017066:	6078      	str	r0, [r7, #4]
 8017068:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 801706a:	683b      	ldr	r3, [r7, #0]
 801706c:	881a      	ldrh	r2, [r3, #0]
 801706e:	687b      	ldr	r3, [r7, #4]
 8017070:	781b      	ldrb	r3, [r3, #0]
 8017072:	b29b      	uxth	r3, r3
 8017074:	4413      	add	r3, r2
 8017076:	b29a      	uxth	r2, r3
 8017078:	683b      	ldr	r3, [r7, #0]
 801707a:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 801707c:	687b      	ldr	r3, [r7, #4]
 801707e:	781b      	ldrb	r3, [r3, #0]
 8017080:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8017082:	687b      	ldr	r3, [r7, #4]
 8017084:	4413      	add	r3, r2
 8017086:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8017088:	68fb      	ldr	r3, [r7, #12]
}
 801708a:	4618      	mov	r0, r3
 801708c:	3714      	adds	r7, #20
 801708e:	46bd      	mov	sp, r7
 8017090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017094:	4770      	bx	lr

08017096 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8017096:	b580      	push	{r7, lr}
 8017098:	b086      	sub	sp, #24
 801709a:	af00      	add	r7, sp, #0
 801709c:	60f8      	str	r0, [r7, #12]
 801709e:	60b9      	str	r1, [r7, #8]
 80170a0:	4613      	mov	r3, r2
 80170a2:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 80170a4:	2301      	movs	r3, #1
 80170a6:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 80170a8:	68fb      	ldr	r3, [r7, #12]
 80170aa:	789b      	ldrb	r3, [r3, #2]
 80170ac:	2b01      	cmp	r3, #1
 80170ae:	d002      	beq.n	80170b6 <USBH_CtlReq+0x20>
 80170b0:	2b02      	cmp	r3, #2
 80170b2:	d00f      	beq.n	80170d4 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 80170b4:	e027      	b.n	8017106 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 80170b6:	68fb      	ldr	r3, [r7, #12]
 80170b8:	68ba      	ldr	r2, [r7, #8]
 80170ba:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 80170bc:	68fb      	ldr	r3, [r7, #12]
 80170be:	88fa      	ldrh	r2, [r7, #6]
 80170c0:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 80170c2:	68fb      	ldr	r3, [r7, #12]
 80170c4:	2201      	movs	r2, #1
 80170c6:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 80170c8:	68fb      	ldr	r3, [r7, #12]
 80170ca:	2202      	movs	r2, #2
 80170cc:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 80170ce:	2301      	movs	r3, #1
 80170d0:	75fb      	strb	r3, [r7, #23]
      break;
 80170d2:	e018      	b.n	8017106 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 80170d4:	68f8      	ldr	r0, [r7, #12]
 80170d6:	f000 f81b 	bl	8017110 <USBH_HandleControl>
 80170da:	4603      	mov	r3, r0
 80170dc:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 80170de:	7dfb      	ldrb	r3, [r7, #23]
 80170e0:	2b00      	cmp	r3, #0
 80170e2:	d002      	beq.n	80170ea <USBH_CtlReq+0x54>
 80170e4:	7dfb      	ldrb	r3, [r7, #23]
 80170e6:	2b03      	cmp	r3, #3
 80170e8:	d106      	bne.n	80170f8 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 80170ea:	68fb      	ldr	r3, [r7, #12]
 80170ec:	2201      	movs	r2, #1
 80170ee:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 80170f0:	68fb      	ldr	r3, [r7, #12]
 80170f2:	2200      	movs	r2, #0
 80170f4:	761a      	strb	r2, [r3, #24]
      break;
 80170f6:	e005      	b.n	8017104 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 80170f8:	7dfb      	ldrb	r3, [r7, #23]
 80170fa:	2b02      	cmp	r3, #2
 80170fc:	d102      	bne.n	8017104 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 80170fe:	68fb      	ldr	r3, [r7, #12]
 8017100:	2201      	movs	r2, #1
 8017102:	709a      	strb	r2, [r3, #2]
      break;
 8017104:	bf00      	nop
  }
  return status;
 8017106:	7dfb      	ldrb	r3, [r7, #23]
}
 8017108:	4618      	mov	r0, r3
 801710a:	3718      	adds	r7, #24
 801710c:	46bd      	mov	sp, r7
 801710e:	bd80      	pop	{r7, pc}

08017110 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8017110:	b580      	push	{r7, lr}
 8017112:	b086      	sub	sp, #24
 8017114:	af02      	add	r7, sp, #8
 8017116:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8017118:	2301      	movs	r3, #1
 801711a:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 801711c:	2300      	movs	r3, #0
 801711e:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8017120:	687b      	ldr	r3, [r7, #4]
 8017122:	7e1b      	ldrb	r3, [r3, #24]
 8017124:	3b01      	subs	r3, #1
 8017126:	2b0a      	cmp	r3, #10
 8017128:	f200 8156 	bhi.w	80173d8 <USBH_HandleControl+0x2c8>
 801712c:	a201      	add	r2, pc, #4	; (adr r2, 8017134 <USBH_HandleControl+0x24>)
 801712e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017132:	bf00      	nop
 8017134:	08017161 	.word	0x08017161
 8017138:	0801717b 	.word	0x0801717b
 801713c:	080171e5 	.word	0x080171e5
 8017140:	0801720b 	.word	0x0801720b
 8017144:	08017243 	.word	0x08017243
 8017148:	0801726d 	.word	0x0801726d
 801714c:	080172bf 	.word	0x080172bf
 8017150:	080172e1 	.word	0x080172e1
 8017154:	0801731d 	.word	0x0801731d
 8017158:	08017343 	.word	0x08017343
 801715c:	08017381 	.word	0x08017381
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8017160:	687b      	ldr	r3, [r7, #4]
 8017162:	f103 0110 	add.w	r1, r3, #16
 8017166:	687b      	ldr	r3, [r7, #4]
 8017168:	795b      	ldrb	r3, [r3, #5]
 801716a:	461a      	mov	r2, r3
 801716c:	6878      	ldr	r0, [r7, #4]
 801716e:	f000 f943 	bl	80173f8 <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8017172:	687b      	ldr	r3, [r7, #4]
 8017174:	2202      	movs	r2, #2
 8017176:	761a      	strb	r2, [r3, #24]
      break;
 8017178:	e139      	b.n	80173ee <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 801717a:	687b      	ldr	r3, [r7, #4]
 801717c:	795b      	ldrb	r3, [r3, #5]
 801717e:	4619      	mov	r1, r3
 8017180:	6878      	ldr	r0, [r7, #4]
 8017182:	f7fd f9bd 	bl	8014500 <USBH_LL_GetURBState>
 8017186:	4603      	mov	r3, r0
 8017188:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 801718a:	7bbb      	ldrb	r3, [r7, #14]
 801718c:	2b01      	cmp	r3, #1
 801718e:	d11e      	bne.n	80171ce <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8017190:	687b      	ldr	r3, [r7, #4]
 8017192:	7c1b      	ldrb	r3, [r3, #16]
 8017194:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8017198:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 801719a:	687b      	ldr	r3, [r7, #4]
 801719c:	8adb      	ldrh	r3, [r3, #22]
 801719e:	2b00      	cmp	r3, #0
 80171a0:	d00a      	beq.n	80171b8 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 80171a2:	7b7b      	ldrb	r3, [r7, #13]
 80171a4:	2b80      	cmp	r3, #128	; 0x80
 80171a6:	d103      	bne.n	80171b0 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 80171a8:	687b      	ldr	r3, [r7, #4]
 80171aa:	2203      	movs	r2, #3
 80171ac:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 80171ae:	e115      	b.n	80173dc <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 80171b0:	687b      	ldr	r3, [r7, #4]
 80171b2:	2205      	movs	r2, #5
 80171b4:	761a      	strb	r2, [r3, #24]
      break;
 80171b6:	e111      	b.n	80173dc <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 80171b8:	7b7b      	ldrb	r3, [r7, #13]
 80171ba:	2b80      	cmp	r3, #128	; 0x80
 80171bc:	d103      	bne.n	80171c6 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 80171be:	687b      	ldr	r3, [r7, #4]
 80171c0:	2209      	movs	r2, #9
 80171c2:	761a      	strb	r2, [r3, #24]
      break;
 80171c4:	e10a      	b.n	80173dc <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 80171c6:	687b      	ldr	r3, [r7, #4]
 80171c8:	2207      	movs	r2, #7
 80171ca:	761a      	strb	r2, [r3, #24]
      break;
 80171cc:	e106      	b.n	80173dc <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 80171ce:	7bbb      	ldrb	r3, [r7, #14]
 80171d0:	2b04      	cmp	r3, #4
 80171d2:	d003      	beq.n	80171dc <USBH_HandleControl+0xcc>
 80171d4:	7bbb      	ldrb	r3, [r7, #14]
 80171d6:	2b02      	cmp	r3, #2
 80171d8:	f040 8100 	bne.w	80173dc <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 80171dc:	687b      	ldr	r3, [r7, #4]
 80171de:	220b      	movs	r2, #11
 80171e0:	761a      	strb	r2, [r3, #24]
      break;
 80171e2:	e0fb      	b.n	80173dc <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 80171e4:	687b      	ldr	r3, [r7, #4]
 80171e6:	f8d3 34c4 	ldr.w	r3, [r3, #1220]	; 0x4c4
 80171ea:	b29a      	uxth	r2, r3
 80171ec:	687b      	ldr	r3, [r7, #4]
 80171ee:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 80171f0:	687b      	ldr	r3, [r7, #4]
 80171f2:	6899      	ldr	r1, [r3, #8]
 80171f4:	687b      	ldr	r3, [r7, #4]
 80171f6:	899a      	ldrh	r2, [r3, #12]
 80171f8:	687b      	ldr	r3, [r7, #4]
 80171fa:	791b      	ldrb	r3, [r3, #4]
 80171fc:	6878      	ldr	r0, [r7, #4]
 80171fe:	f000 f93a 	bl	8017476 <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8017202:	687b      	ldr	r3, [r7, #4]
 8017204:	2204      	movs	r2, #4
 8017206:	761a      	strb	r2, [r3, #24]
      break;
 8017208:	e0f1      	b.n	80173ee <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 801720a:	687b      	ldr	r3, [r7, #4]
 801720c:	791b      	ldrb	r3, [r3, #4]
 801720e:	4619      	mov	r1, r3
 8017210:	6878      	ldr	r0, [r7, #4]
 8017212:	f7fd f975 	bl	8014500 <USBH_LL_GetURBState>
 8017216:	4603      	mov	r3, r0
 8017218:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 801721a:	7bbb      	ldrb	r3, [r7, #14]
 801721c:	2b01      	cmp	r3, #1
 801721e:	d102      	bne.n	8017226 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8017220:	687b      	ldr	r3, [r7, #4]
 8017222:	2209      	movs	r2, #9
 8017224:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 8017226:	7bbb      	ldrb	r3, [r7, #14]
 8017228:	2b05      	cmp	r3, #5
 801722a:	d102      	bne.n	8017232 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 801722c:	2303      	movs	r3, #3
 801722e:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8017230:	e0d6      	b.n	80173e0 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 8017232:	7bbb      	ldrb	r3, [r7, #14]
 8017234:	2b04      	cmp	r3, #4
 8017236:	f040 80d3 	bne.w	80173e0 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 801723a:	687b      	ldr	r3, [r7, #4]
 801723c:	220b      	movs	r2, #11
 801723e:	761a      	strb	r2, [r3, #24]
      break;
 8017240:	e0ce      	b.n	80173e0 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8017242:	687b      	ldr	r3, [r7, #4]
 8017244:	6899      	ldr	r1, [r3, #8]
 8017246:	687b      	ldr	r3, [r7, #4]
 8017248:	899a      	ldrh	r2, [r3, #12]
 801724a:	687b      	ldr	r3, [r7, #4]
 801724c:	795b      	ldrb	r3, [r3, #5]
 801724e:	2001      	movs	r0, #1
 8017250:	9000      	str	r0, [sp, #0]
 8017252:	6878      	ldr	r0, [r7, #4]
 8017254:	f000 f8ea 	bl	801742c <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8017258:	687b      	ldr	r3, [r7, #4]
 801725a:	f8d3 34c4 	ldr.w	r3, [r3, #1220]	; 0x4c4
 801725e:	b29a      	uxth	r2, r3
 8017260:	687b      	ldr	r3, [r7, #4]
 8017262:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8017264:	687b      	ldr	r3, [r7, #4]
 8017266:	2206      	movs	r2, #6
 8017268:	761a      	strb	r2, [r3, #24]
      break;
 801726a:	e0c0      	b.n	80173ee <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 801726c:	687b      	ldr	r3, [r7, #4]
 801726e:	795b      	ldrb	r3, [r3, #5]
 8017270:	4619      	mov	r1, r3
 8017272:	6878      	ldr	r0, [r7, #4]
 8017274:	f7fd f944 	bl	8014500 <USBH_LL_GetURBState>
 8017278:	4603      	mov	r3, r0
 801727a:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 801727c:	7bbb      	ldrb	r3, [r7, #14]
 801727e:	2b01      	cmp	r3, #1
 8017280:	d103      	bne.n	801728a <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8017282:	687b      	ldr	r3, [r7, #4]
 8017284:	2207      	movs	r2, #7
 8017286:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8017288:	e0ac      	b.n	80173e4 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 801728a:	7bbb      	ldrb	r3, [r7, #14]
 801728c:	2b05      	cmp	r3, #5
 801728e:	d105      	bne.n	801729c <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 8017290:	687b      	ldr	r3, [r7, #4]
 8017292:	220c      	movs	r2, #12
 8017294:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8017296:	2303      	movs	r3, #3
 8017298:	73fb      	strb	r3, [r7, #15]
      break;
 801729a:	e0a3      	b.n	80173e4 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 801729c:	7bbb      	ldrb	r3, [r7, #14]
 801729e:	2b02      	cmp	r3, #2
 80172a0:	d103      	bne.n	80172aa <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 80172a2:	687b      	ldr	r3, [r7, #4]
 80172a4:	2205      	movs	r2, #5
 80172a6:	761a      	strb	r2, [r3, #24]
      break;
 80172a8:	e09c      	b.n	80173e4 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 80172aa:	7bbb      	ldrb	r3, [r7, #14]
 80172ac:	2b04      	cmp	r3, #4
 80172ae:	f040 8099 	bne.w	80173e4 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 80172b2:	687b      	ldr	r3, [r7, #4]
 80172b4:	220b      	movs	r2, #11
 80172b6:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 80172b8:	2302      	movs	r3, #2
 80172ba:	73fb      	strb	r3, [r7, #15]
      break;
 80172bc:	e092      	b.n	80173e4 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 80172be:	687b      	ldr	r3, [r7, #4]
 80172c0:	791b      	ldrb	r3, [r3, #4]
 80172c2:	2200      	movs	r2, #0
 80172c4:	2100      	movs	r1, #0
 80172c6:	6878      	ldr	r0, [r7, #4]
 80172c8:	f000 f8d5 	bl	8017476 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 80172cc:	687b      	ldr	r3, [r7, #4]
 80172ce:	f8d3 34c4 	ldr.w	r3, [r3, #1220]	; 0x4c4
 80172d2:	b29a      	uxth	r2, r3
 80172d4:	687b      	ldr	r3, [r7, #4]
 80172d6:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 80172d8:	687b      	ldr	r3, [r7, #4]
 80172da:	2208      	movs	r2, #8
 80172dc:	761a      	strb	r2, [r3, #24]

      break;
 80172de:	e086      	b.n	80173ee <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 80172e0:	687b      	ldr	r3, [r7, #4]
 80172e2:	791b      	ldrb	r3, [r3, #4]
 80172e4:	4619      	mov	r1, r3
 80172e6:	6878      	ldr	r0, [r7, #4]
 80172e8:	f7fd f90a 	bl	8014500 <USBH_LL_GetURBState>
 80172ec:	4603      	mov	r3, r0
 80172ee:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 80172f0:	7bbb      	ldrb	r3, [r7, #14]
 80172f2:	2b01      	cmp	r3, #1
 80172f4:	d105      	bne.n	8017302 <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 80172f6:	687b      	ldr	r3, [r7, #4]
 80172f8:	220d      	movs	r2, #13
 80172fa:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 80172fc:	2300      	movs	r3, #0
 80172fe:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8017300:	e072      	b.n	80173e8 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 8017302:	7bbb      	ldrb	r3, [r7, #14]
 8017304:	2b04      	cmp	r3, #4
 8017306:	d103      	bne.n	8017310 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 8017308:	687b      	ldr	r3, [r7, #4]
 801730a:	220b      	movs	r2, #11
 801730c:	761a      	strb	r2, [r3, #24]
      break;
 801730e:	e06b      	b.n	80173e8 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 8017310:	7bbb      	ldrb	r3, [r7, #14]
 8017312:	2b05      	cmp	r3, #5
 8017314:	d168      	bne.n	80173e8 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 8017316:	2303      	movs	r3, #3
 8017318:	73fb      	strb	r3, [r7, #15]
      break;
 801731a:	e065      	b.n	80173e8 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 801731c:	687b      	ldr	r3, [r7, #4]
 801731e:	795b      	ldrb	r3, [r3, #5]
 8017320:	2201      	movs	r2, #1
 8017322:	9200      	str	r2, [sp, #0]
 8017324:	2200      	movs	r2, #0
 8017326:	2100      	movs	r1, #0
 8017328:	6878      	ldr	r0, [r7, #4]
 801732a:	f000 f87f 	bl	801742c <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 801732e:	687b      	ldr	r3, [r7, #4]
 8017330:	f8d3 34c4 	ldr.w	r3, [r3, #1220]	; 0x4c4
 8017334:	b29a      	uxth	r2, r3
 8017336:	687b      	ldr	r3, [r7, #4]
 8017338:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 801733a:	687b      	ldr	r3, [r7, #4]
 801733c:	220a      	movs	r2, #10
 801733e:	761a      	strb	r2, [r3, #24]
      break;
 8017340:	e055      	b.n	80173ee <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8017342:	687b      	ldr	r3, [r7, #4]
 8017344:	795b      	ldrb	r3, [r3, #5]
 8017346:	4619      	mov	r1, r3
 8017348:	6878      	ldr	r0, [r7, #4]
 801734a:	f7fd f8d9 	bl	8014500 <USBH_LL_GetURBState>
 801734e:	4603      	mov	r3, r0
 8017350:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8017352:	7bbb      	ldrb	r3, [r7, #14]
 8017354:	2b01      	cmp	r3, #1
 8017356:	d105      	bne.n	8017364 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 8017358:	2300      	movs	r3, #0
 801735a:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 801735c:	687b      	ldr	r3, [r7, #4]
 801735e:	220d      	movs	r2, #13
 8017360:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8017362:	e043      	b.n	80173ec <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 8017364:	7bbb      	ldrb	r3, [r7, #14]
 8017366:	2b02      	cmp	r3, #2
 8017368:	d103      	bne.n	8017372 <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 801736a:	687b      	ldr	r3, [r7, #4]
 801736c:	2209      	movs	r2, #9
 801736e:	761a      	strb	r2, [r3, #24]
      break;
 8017370:	e03c      	b.n	80173ec <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 8017372:	7bbb      	ldrb	r3, [r7, #14]
 8017374:	2b04      	cmp	r3, #4
 8017376:	d139      	bne.n	80173ec <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 8017378:	687b      	ldr	r3, [r7, #4]
 801737a:	220b      	movs	r2, #11
 801737c:	761a      	strb	r2, [r3, #24]
      break;
 801737e:	e035      	b.n	80173ec <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8017380:	687b      	ldr	r3, [r7, #4]
 8017382:	7e5b      	ldrb	r3, [r3, #25]
 8017384:	3301      	adds	r3, #1
 8017386:	b2da      	uxtb	r2, r3
 8017388:	687b      	ldr	r3, [r7, #4]
 801738a:	765a      	strb	r2, [r3, #25]
 801738c:	687b      	ldr	r3, [r7, #4]
 801738e:	7e5b      	ldrb	r3, [r3, #25]
 8017390:	2b02      	cmp	r3, #2
 8017392:	d806      	bhi.n	80173a2 <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8017394:	687b      	ldr	r3, [r7, #4]
 8017396:	2201      	movs	r2, #1
 8017398:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 801739a:	687b      	ldr	r3, [r7, #4]
 801739c:	2201      	movs	r2, #1
 801739e:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 80173a0:	e025      	b.n	80173ee <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 80173a2:	687b      	ldr	r3, [r7, #4]
 80173a4:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	; 0x4d4
 80173a8:	2106      	movs	r1, #6
 80173aa:	6878      	ldr	r0, [r7, #4]
 80173ac:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 80173ae:	687b      	ldr	r3, [r7, #4]
 80173b0:	2200      	movs	r2, #0
 80173b2:	765a      	strb	r2, [r3, #25]
        USBH_FreePipe(phost, phost->Control.pipe_out);
 80173b4:	687b      	ldr	r3, [r7, #4]
 80173b6:	795b      	ldrb	r3, [r3, #5]
 80173b8:	4619      	mov	r1, r3
 80173ba:	6878      	ldr	r0, [r7, #4]
 80173bc:	f000 f90d 	bl	80175da <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 80173c0:	687b      	ldr	r3, [r7, #4]
 80173c2:	791b      	ldrb	r3, [r3, #4]
 80173c4:	4619      	mov	r1, r3
 80173c6:	6878      	ldr	r0, [r7, #4]
 80173c8:	f000 f907 	bl	80175da <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 80173cc:	687b      	ldr	r3, [r7, #4]
 80173ce:	2200      	movs	r2, #0
 80173d0:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 80173d2:	2302      	movs	r3, #2
 80173d4:	73fb      	strb	r3, [r7, #15]
      break;
 80173d6:	e00a      	b.n	80173ee <USBH_HandleControl+0x2de>

    default:
      break;
 80173d8:	bf00      	nop
 80173da:	e008      	b.n	80173ee <USBH_HandleControl+0x2de>
      break;
 80173dc:	bf00      	nop
 80173de:	e006      	b.n	80173ee <USBH_HandleControl+0x2de>
      break;
 80173e0:	bf00      	nop
 80173e2:	e004      	b.n	80173ee <USBH_HandleControl+0x2de>
      break;
 80173e4:	bf00      	nop
 80173e6:	e002      	b.n	80173ee <USBH_HandleControl+0x2de>
      break;
 80173e8:	bf00      	nop
 80173ea:	e000      	b.n	80173ee <USBH_HandleControl+0x2de>
      break;
 80173ec:	bf00      	nop
  }

  return status;
 80173ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80173f0:	4618      	mov	r0, r3
 80173f2:	3710      	adds	r7, #16
 80173f4:	46bd      	mov	sp, r7
 80173f6:	bd80      	pop	{r7, pc}

080173f8 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 80173f8:	b580      	push	{r7, lr}
 80173fa:	b088      	sub	sp, #32
 80173fc:	af04      	add	r7, sp, #16
 80173fe:	60f8      	str	r0, [r7, #12]
 8017400:	60b9      	str	r1, [r7, #8]
 8017402:	4613      	mov	r3, r2
 8017404:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8017406:	79f9      	ldrb	r1, [r7, #7]
 8017408:	2300      	movs	r3, #0
 801740a:	9303      	str	r3, [sp, #12]
 801740c:	2308      	movs	r3, #8
 801740e:	9302      	str	r3, [sp, #8]
 8017410:	68bb      	ldr	r3, [r7, #8]
 8017412:	9301      	str	r3, [sp, #4]
 8017414:	2300      	movs	r3, #0
 8017416:	9300      	str	r3, [sp, #0]
 8017418:	2300      	movs	r3, #0
 801741a:	2200      	movs	r2, #0
 801741c:	68f8      	ldr	r0, [r7, #12]
 801741e:	f7fd f83e 	bl	801449e <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 8017422:	2300      	movs	r3, #0
}
 8017424:	4618      	mov	r0, r3
 8017426:	3710      	adds	r7, #16
 8017428:	46bd      	mov	sp, r7
 801742a:	bd80      	pop	{r7, pc}

0801742c <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 801742c:	b580      	push	{r7, lr}
 801742e:	b088      	sub	sp, #32
 8017430:	af04      	add	r7, sp, #16
 8017432:	60f8      	str	r0, [r7, #12]
 8017434:	60b9      	str	r1, [r7, #8]
 8017436:	4611      	mov	r1, r2
 8017438:	461a      	mov	r2, r3
 801743a:	460b      	mov	r3, r1
 801743c:	80fb      	strh	r3, [r7, #6]
 801743e:	4613      	mov	r3, r2
 8017440:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8017442:	68fb      	ldr	r3, [r7, #12]
 8017444:	f893 341d 	ldrb.w	r3, [r3, #1053]	; 0x41d
 8017448:	2b00      	cmp	r3, #0
 801744a:	d001      	beq.n	8017450 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 801744c:	2300      	movs	r3, #0
 801744e:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8017450:	7979      	ldrb	r1, [r7, #5]
 8017452:	7e3b      	ldrb	r3, [r7, #24]
 8017454:	9303      	str	r3, [sp, #12]
 8017456:	88fb      	ldrh	r3, [r7, #6]
 8017458:	9302      	str	r3, [sp, #8]
 801745a:	68bb      	ldr	r3, [r7, #8]
 801745c:	9301      	str	r3, [sp, #4]
 801745e:	2301      	movs	r3, #1
 8017460:	9300      	str	r3, [sp, #0]
 8017462:	2300      	movs	r3, #0
 8017464:	2200      	movs	r2, #0
 8017466:	68f8      	ldr	r0, [r7, #12]
 8017468:	f7fd f819 	bl	801449e <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 801746c:	2300      	movs	r3, #0
}
 801746e:	4618      	mov	r0, r3
 8017470:	3710      	adds	r7, #16
 8017472:	46bd      	mov	sp, r7
 8017474:	bd80      	pop	{r7, pc}

08017476 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8017476:	b580      	push	{r7, lr}
 8017478:	b088      	sub	sp, #32
 801747a:	af04      	add	r7, sp, #16
 801747c:	60f8      	str	r0, [r7, #12]
 801747e:	60b9      	str	r1, [r7, #8]
 8017480:	4611      	mov	r1, r2
 8017482:	461a      	mov	r2, r3
 8017484:	460b      	mov	r3, r1
 8017486:	80fb      	strh	r3, [r7, #6]
 8017488:	4613      	mov	r3, r2
 801748a:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 801748c:	7979      	ldrb	r1, [r7, #5]
 801748e:	2300      	movs	r3, #0
 8017490:	9303      	str	r3, [sp, #12]
 8017492:	88fb      	ldrh	r3, [r7, #6]
 8017494:	9302      	str	r3, [sp, #8]
 8017496:	68bb      	ldr	r3, [r7, #8]
 8017498:	9301      	str	r3, [sp, #4]
 801749a:	2301      	movs	r3, #1
 801749c:	9300      	str	r3, [sp, #0]
 801749e:	2300      	movs	r3, #0
 80174a0:	2201      	movs	r2, #1
 80174a2:	68f8      	ldr	r0, [r7, #12]
 80174a4:	f7fc fffb 	bl	801449e <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 80174a8:	2300      	movs	r3, #0

}
 80174aa:	4618      	mov	r0, r3
 80174ac:	3710      	adds	r7, #16
 80174ae:	46bd      	mov	sp, r7
 80174b0:	bd80      	pop	{r7, pc}

080174b2 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 80174b2:	b580      	push	{r7, lr}
 80174b4:	b088      	sub	sp, #32
 80174b6:	af04      	add	r7, sp, #16
 80174b8:	60f8      	str	r0, [r7, #12]
 80174ba:	60b9      	str	r1, [r7, #8]
 80174bc:	4611      	mov	r1, r2
 80174be:	461a      	mov	r2, r3
 80174c0:	460b      	mov	r3, r1
 80174c2:	80fb      	strh	r3, [r7, #6]
 80174c4:	4613      	mov	r3, r2
 80174c6:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 80174c8:	68fb      	ldr	r3, [r7, #12]
 80174ca:	f893 341d 	ldrb.w	r3, [r3, #1053]	; 0x41d
 80174ce:	2b00      	cmp	r3, #0
 80174d0:	d001      	beq.n	80174d6 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 80174d2:	2300      	movs	r3, #0
 80174d4:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 80174d6:	7979      	ldrb	r1, [r7, #5]
 80174d8:	7e3b      	ldrb	r3, [r7, #24]
 80174da:	9303      	str	r3, [sp, #12]
 80174dc:	88fb      	ldrh	r3, [r7, #6]
 80174de:	9302      	str	r3, [sp, #8]
 80174e0:	68bb      	ldr	r3, [r7, #8]
 80174e2:	9301      	str	r3, [sp, #4]
 80174e4:	2301      	movs	r3, #1
 80174e6:	9300      	str	r3, [sp, #0]
 80174e8:	2302      	movs	r3, #2
 80174ea:	2200      	movs	r2, #0
 80174ec:	68f8      	ldr	r0, [r7, #12]
 80174ee:	f7fc ffd6 	bl	801449e <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 80174f2:	2300      	movs	r3, #0
}
 80174f4:	4618      	mov	r0, r3
 80174f6:	3710      	adds	r7, #16
 80174f8:	46bd      	mov	sp, r7
 80174fa:	bd80      	pop	{r7, pc}

080174fc <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 80174fc:	b580      	push	{r7, lr}
 80174fe:	b088      	sub	sp, #32
 8017500:	af04      	add	r7, sp, #16
 8017502:	60f8      	str	r0, [r7, #12]
 8017504:	60b9      	str	r1, [r7, #8]
 8017506:	4611      	mov	r1, r2
 8017508:	461a      	mov	r2, r3
 801750a:	460b      	mov	r3, r1
 801750c:	80fb      	strh	r3, [r7, #6]
 801750e:	4613      	mov	r3, r2
 8017510:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8017512:	7979      	ldrb	r1, [r7, #5]
 8017514:	2300      	movs	r3, #0
 8017516:	9303      	str	r3, [sp, #12]
 8017518:	88fb      	ldrh	r3, [r7, #6]
 801751a:	9302      	str	r3, [sp, #8]
 801751c:	68bb      	ldr	r3, [r7, #8]
 801751e:	9301      	str	r3, [sp, #4]
 8017520:	2301      	movs	r3, #1
 8017522:	9300      	str	r3, [sp, #0]
 8017524:	2302      	movs	r3, #2
 8017526:	2201      	movs	r2, #1
 8017528:	68f8      	ldr	r0, [r7, #12]
 801752a:	f7fc ffb8 	bl	801449e <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 801752e:	2300      	movs	r3, #0
}
 8017530:	4618      	mov	r0, r3
 8017532:	3710      	adds	r7, #16
 8017534:	46bd      	mov	sp, r7
 8017536:	bd80      	pop	{r7, pc}

08017538 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8017538:	b580      	push	{r7, lr}
 801753a:	b086      	sub	sp, #24
 801753c:	af04      	add	r7, sp, #16
 801753e:	6078      	str	r0, [r7, #4]
 8017540:	4608      	mov	r0, r1
 8017542:	4611      	mov	r1, r2
 8017544:	461a      	mov	r2, r3
 8017546:	4603      	mov	r3, r0
 8017548:	70fb      	strb	r3, [r7, #3]
 801754a:	460b      	mov	r3, r1
 801754c:	70bb      	strb	r3, [r7, #2]
 801754e:	4613      	mov	r3, r2
 8017550:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8017552:	7878      	ldrb	r0, [r7, #1]
 8017554:	78ba      	ldrb	r2, [r7, #2]
 8017556:	78f9      	ldrb	r1, [r7, #3]
 8017558:	8b3b      	ldrh	r3, [r7, #24]
 801755a:	9302      	str	r3, [sp, #8]
 801755c:	7d3b      	ldrb	r3, [r7, #20]
 801755e:	9301      	str	r3, [sp, #4]
 8017560:	7c3b      	ldrb	r3, [r7, #16]
 8017562:	9300      	str	r3, [sp, #0]
 8017564:	4603      	mov	r3, r0
 8017566:	6878      	ldr	r0, [r7, #4]
 8017568:	f7fc ff4b 	bl	8014402 <USBH_LL_OpenPipe>

  return USBH_OK;
 801756c:	2300      	movs	r3, #0
}
 801756e:	4618      	mov	r0, r3
 8017570:	3708      	adds	r7, #8
 8017572:	46bd      	mov	sp, r7
 8017574:	bd80      	pop	{r7, pc}

08017576 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8017576:	b580      	push	{r7, lr}
 8017578:	b082      	sub	sp, #8
 801757a:	af00      	add	r7, sp, #0
 801757c:	6078      	str	r0, [r7, #4]
 801757e:	460b      	mov	r3, r1
 8017580:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 8017582:	78fb      	ldrb	r3, [r7, #3]
 8017584:	4619      	mov	r1, r3
 8017586:	6878      	ldr	r0, [r7, #4]
 8017588:	f7fc ff6a 	bl	8014460 <USBH_LL_ClosePipe>

  return USBH_OK;
 801758c:	2300      	movs	r3, #0
}
 801758e:	4618      	mov	r0, r3
 8017590:	3708      	adds	r7, #8
 8017592:	46bd      	mov	sp, r7
 8017594:	bd80      	pop	{r7, pc}

08017596 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8017596:	b580      	push	{r7, lr}
 8017598:	b084      	sub	sp, #16
 801759a:	af00      	add	r7, sp, #0
 801759c:	6078      	str	r0, [r7, #4]
 801759e:	460b      	mov	r3, r1
 80175a0:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 80175a2:	6878      	ldr	r0, [r7, #4]
 80175a4:	f000 f839 	bl	801761a <USBH_GetFreePipe>
 80175a8:	4603      	mov	r3, r0
 80175aa:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 80175ac:	89fb      	ldrh	r3, [r7, #14]
 80175ae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80175b2:	4293      	cmp	r3, r2
 80175b4:	d00b      	beq.n	80175ce <USBH_AllocPipe+0x38>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 80175b6:	78fa      	ldrb	r2, [r7, #3]
 80175b8:	89fb      	ldrh	r3, [r7, #14]
 80175ba:	f003 030f 	and.w	r3, r3, #15
 80175be:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80175c2:	6879      	ldr	r1, [r7, #4]
 80175c4:	f503 7390 	add.w	r3, r3, #288	; 0x120
 80175c8:	009b      	lsls	r3, r3, #2
 80175ca:	440b      	add	r3, r1
 80175cc:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 80175ce:	89fb      	ldrh	r3, [r7, #14]
 80175d0:	b2db      	uxtb	r3, r3
}
 80175d2:	4618      	mov	r0, r3
 80175d4:	3710      	adds	r7, #16
 80175d6:	46bd      	mov	sp, r7
 80175d8:	bd80      	pop	{r7, pc}

080175da <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 80175da:	b480      	push	{r7}
 80175dc:	b083      	sub	sp, #12
 80175de:	af00      	add	r7, sp, #0
 80175e0:	6078      	str	r0, [r7, #4]
 80175e2:	460b      	mov	r3, r1
 80175e4:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 80175e6:	78fb      	ldrb	r3, [r7, #3]
 80175e8:	2b0a      	cmp	r3, #10
 80175ea:	d80f      	bhi.n	801760c <USBH_FreePipe+0x32>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 80175ec:	78fb      	ldrb	r3, [r7, #3]
 80175ee:	687a      	ldr	r2, [r7, #4]
 80175f0:	f503 7390 	add.w	r3, r3, #288	; 0x120
 80175f4:	009b      	lsls	r3, r3, #2
 80175f6:	4413      	add	r3, r2
 80175f8:	685a      	ldr	r2, [r3, #4]
 80175fa:	78fb      	ldrb	r3, [r7, #3]
 80175fc:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8017600:	6879      	ldr	r1, [r7, #4]
 8017602:	f503 7390 	add.w	r3, r3, #288	; 0x120
 8017606:	009b      	lsls	r3, r3, #2
 8017608:	440b      	add	r3, r1
 801760a:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 801760c:	2300      	movs	r3, #0
}
 801760e:	4618      	mov	r0, r3
 8017610:	370c      	adds	r7, #12
 8017612:	46bd      	mov	sp, r7
 8017614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017618:	4770      	bx	lr

0801761a <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 801761a:	b480      	push	{r7}
 801761c:	b085      	sub	sp, #20
 801761e:	af00      	add	r7, sp, #0
 8017620:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8017622:	2300      	movs	r3, #0
 8017624:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 8017626:	2300      	movs	r3, #0
 8017628:	73fb      	strb	r3, [r7, #15]
 801762a:	e010      	b.n	801764e <USBH_GetFreePipe+0x34>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 801762c:	7bfb      	ldrb	r3, [r7, #15]
 801762e:	687a      	ldr	r2, [r7, #4]
 8017630:	f503 7390 	add.w	r3, r3, #288	; 0x120
 8017634:	009b      	lsls	r3, r3, #2
 8017636:	4413      	add	r3, r2
 8017638:	685b      	ldr	r3, [r3, #4]
 801763a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 801763e:	2b00      	cmp	r3, #0
 8017640:	d102      	bne.n	8017648 <USBH_GetFreePipe+0x2e>
    {
      return (uint16_t)idx;
 8017642:	7bfb      	ldrb	r3, [r7, #15]
 8017644:	b29b      	uxth	r3, r3
 8017646:	e007      	b.n	8017658 <USBH_GetFreePipe+0x3e>
  for (idx = 0U ; idx < 11U ; idx++)
 8017648:	7bfb      	ldrb	r3, [r7, #15]
 801764a:	3301      	adds	r3, #1
 801764c:	73fb      	strb	r3, [r7, #15]
 801764e:	7bfb      	ldrb	r3, [r7, #15]
 8017650:	2b0a      	cmp	r3, #10
 8017652:	d9eb      	bls.n	801762c <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8017654:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8017658:	4618      	mov	r0, r3
 801765a:	3714      	adds	r7, #20
 801765c:	46bd      	mov	sp, r7
 801765e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017662:	4770      	bx	lr

08017664 <__assert_func>:
 8017664:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8017666:	4614      	mov	r4, r2
 8017668:	461a      	mov	r2, r3
 801766a:	4b09      	ldr	r3, [pc, #36]	; (8017690 <__assert_func+0x2c>)
 801766c:	681b      	ldr	r3, [r3, #0]
 801766e:	4605      	mov	r5, r0
 8017670:	68d8      	ldr	r0, [r3, #12]
 8017672:	b14c      	cbz	r4, 8017688 <__assert_func+0x24>
 8017674:	4b07      	ldr	r3, [pc, #28]	; (8017694 <__assert_func+0x30>)
 8017676:	9100      	str	r1, [sp, #0]
 8017678:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801767c:	4906      	ldr	r1, [pc, #24]	; (8017698 <__assert_func+0x34>)
 801767e:	462b      	mov	r3, r5
 8017680:	f000 f814 	bl	80176ac <fiprintf>
 8017684:	f002 f9b8 	bl	80199f8 <abort>
 8017688:	4b04      	ldr	r3, [pc, #16]	; (801769c <__assert_func+0x38>)
 801768a:	461c      	mov	r4, r3
 801768c:	e7f3      	b.n	8017676 <__assert_func+0x12>
 801768e:	bf00      	nop
 8017690:	20000058 	.word	0x20000058
 8017694:	08047f24 	.word	0x08047f24
 8017698:	08047f31 	.word	0x08047f31
 801769c:	08047f5f 	.word	0x08047f5f

080176a0 <__errno>:
 80176a0:	4b01      	ldr	r3, [pc, #4]	; (80176a8 <__errno+0x8>)
 80176a2:	6818      	ldr	r0, [r3, #0]
 80176a4:	4770      	bx	lr
 80176a6:	bf00      	nop
 80176a8:	20000058 	.word	0x20000058

080176ac <fiprintf>:
 80176ac:	b40e      	push	{r1, r2, r3}
 80176ae:	b503      	push	{r0, r1, lr}
 80176b0:	4601      	mov	r1, r0
 80176b2:	ab03      	add	r3, sp, #12
 80176b4:	4805      	ldr	r0, [pc, #20]	; (80176cc <fiprintf+0x20>)
 80176b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80176ba:	6800      	ldr	r0, [r0, #0]
 80176bc:	9301      	str	r3, [sp, #4]
 80176be:	f000 f96b 	bl	8017998 <_vfiprintf_r>
 80176c2:	b002      	add	sp, #8
 80176c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80176c8:	b003      	add	sp, #12
 80176ca:	4770      	bx	lr
 80176cc:	20000058 	.word	0x20000058

080176d0 <__libc_init_array>:
 80176d0:	b570      	push	{r4, r5, r6, lr}
 80176d2:	4d0d      	ldr	r5, [pc, #52]	; (8017708 <__libc_init_array+0x38>)
 80176d4:	4c0d      	ldr	r4, [pc, #52]	; (801770c <__libc_init_array+0x3c>)
 80176d6:	1b64      	subs	r4, r4, r5
 80176d8:	10a4      	asrs	r4, r4, #2
 80176da:	2600      	movs	r6, #0
 80176dc:	42a6      	cmp	r6, r4
 80176de:	d109      	bne.n	80176f4 <__libc_init_array+0x24>
 80176e0:	4d0b      	ldr	r5, [pc, #44]	; (8017710 <__libc_init_array+0x40>)
 80176e2:	4c0c      	ldr	r4, [pc, #48]	; (8017714 <__libc_init_array+0x44>)
 80176e4:	f004 fd58 	bl	801c198 <_init>
 80176e8:	1b64      	subs	r4, r4, r5
 80176ea:	10a4      	asrs	r4, r4, #2
 80176ec:	2600      	movs	r6, #0
 80176ee:	42a6      	cmp	r6, r4
 80176f0:	d105      	bne.n	80176fe <__libc_init_array+0x2e>
 80176f2:	bd70      	pop	{r4, r5, r6, pc}
 80176f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80176f8:	4798      	blx	r3
 80176fa:	3601      	adds	r6, #1
 80176fc:	e7ee      	b.n	80176dc <__libc_init_array+0xc>
 80176fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8017702:	4798      	blx	r3
 8017704:	3601      	adds	r6, #1
 8017706:	e7f2      	b.n	80176ee <__libc_init_array+0x1e>
 8017708:	080483d4 	.word	0x080483d4
 801770c:	080483d4 	.word	0x080483d4
 8017710:	080483d4 	.word	0x080483d4
 8017714:	080483d8 	.word	0x080483d8

08017718 <malloc>:
 8017718:	4b02      	ldr	r3, [pc, #8]	; (8017724 <malloc+0xc>)
 801771a:	4601      	mov	r1, r0
 801771c:	6818      	ldr	r0, [r3, #0]
 801771e:	f000 b89d 	b.w	801785c <_malloc_r>
 8017722:	bf00      	nop
 8017724:	20000058 	.word	0x20000058

08017728 <free>:
 8017728:	4b02      	ldr	r3, [pc, #8]	; (8017734 <free+0xc>)
 801772a:	4601      	mov	r1, r0
 801772c:	6818      	ldr	r0, [r3, #0]
 801772e:	f000 b829 	b.w	8017784 <_free_r>
 8017732:	bf00      	nop
 8017734:	20000058 	.word	0x20000058

08017738 <memcmp>:
 8017738:	b510      	push	{r4, lr}
 801773a:	3901      	subs	r1, #1
 801773c:	4402      	add	r2, r0
 801773e:	4290      	cmp	r0, r2
 8017740:	d101      	bne.n	8017746 <memcmp+0xe>
 8017742:	2000      	movs	r0, #0
 8017744:	e005      	b.n	8017752 <memcmp+0x1a>
 8017746:	7803      	ldrb	r3, [r0, #0]
 8017748:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801774c:	42a3      	cmp	r3, r4
 801774e:	d001      	beq.n	8017754 <memcmp+0x1c>
 8017750:	1b18      	subs	r0, r3, r4
 8017752:	bd10      	pop	{r4, pc}
 8017754:	3001      	adds	r0, #1
 8017756:	e7f2      	b.n	801773e <memcmp+0x6>

08017758 <memcpy>:
 8017758:	440a      	add	r2, r1
 801775a:	4291      	cmp	r1, r2
 801775c:	f100 33ff 	add.w	r3, r0, #4294967295
 8017760:	d100      	bne.n	8017764 <memcpy+0xc>
 8017762:	4770      	bx	lr
 8017764:	b510      	push	{r4, lr}
 8017766:	f811 4b01 	ldrb.w	r4, [r1], #1
 801776a:	f803 4f01 	strb.w	r4, [r3, #1]!
 801776e:	4291      	cmp	r1, r2
 8017770:	d1f9      	bne.n	8017766 <memcpy+0xe>
 8017772:	bd10      	pop	{r4, pc}

08017774 <memset>:
 8017774:	4402      	add	r2, r0
 8017776:	4603      	mov	r3, r0
 8017778:	4293      	cmp	r3, r2
 801777a:	d100      	bne.n	801777e <memset+0xa>
 801777c:	4770      	bx	lr
 801777e:	f803 1b01 	strb.w	r1, [r3], #1
 8017782:	e7f9      	b.n	8017778 <memset+0x4>

08017784 <_free_r>:
 8017784:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8017786:	2900      	cmp	r1, #0
 8017788:	d044      	beq.n	8017814 <_free_r+0x90>
 801778a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801778e:	9001      	str	r0, [sp, #4]
 8017790:	2b00      	cmp	r3, #0
 8017792:	f1a1 0404 	sub.w	r4, r1, #4
 8017796:	bfb8      	it	lt
 8017798:	18e4      	addlt	r4, r4, r3
 801779a:	f003 fd6d 	bl	801b278 <__malloc_lock>
 801779e:	4a1e      	ldr	r2, [pc, #120]	; (8017818 <_free_r+0x94>)
 80177a0:	9801      	ldr	r0, [sp, #4]
 80177a2:	6813      	ldr	r3, [r2, #0]
 80177a4:	b933      	cbnz	r3, 80177b4 <_free_r+0x30>
 80177a6:	6063      	str	r3, [r4, #4]
 80177a8:	6014      	str	r4, [r2, #0]
 80177aa:	b003      	add	sp, #12
 80177ac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80177b0:	f003 bd68 	b.w	801b284 <__malloc_unlock>
 80177b4:	42a3      	cmp	r3, r4
 80177b6:	d908      	bls.n	80177ca <_free_r+0x46>
 80177b8:	6825      	ldr	r5, [r4, #0]
 80177ba:	1961      	adds	r1, r4, r5
 80177bc:	428b      	cmp	r3, r1
 80177be:	bf01      	itttt	eq
 80177c0:	6819      	ldreq	r1, [r3, #0]
 80177c2:	685b      	ldreq	r3, [r3, #4]
 80177c4:	1949      	addeq	r1, r1, r5
 80177c6:	6021      	streq	r1, [r4, #0]
 80177c8:	e7ed      	b.n	80177a6 <_free_r+0x22>
 80177ca:	461a      	mov	r2, r3
 80177cc:	685b      	ldr	r3, [r3, #4]
 80177ce:	b10b      	cbz	r3, 80177d4 <_free_r+0x50>
 80177d0:	42a3      	cmp	r3, r4
 80177d2:	d9fa      	bls.n	80177ca <_free_r+0x46>
 80177d4:	6811      	ldr	r1, [r2, #0]
 80177d6:	1855      	adds	r5, r2, r1
 80177d8:	42a5      	cmp	r5, r4
 80177da:	d10b      	bne.n	80177f4 <_free_r+0x70>
 80177dc:	6824      	ldr	r4, [r4, #0]
 80177de:	4421      	add	r1, r4
 80177e0:	1854      	adds	r4, r2, r1
 80177e2:	42a3      	cmp	r3, r4
 80177e4:	6011      	str	r1, [r2, #0]
 80177e6:	d1e0      	bne.n	80177aa <_free_r+0x26>
 80177e8:	681c      	ldr	r4, [r3, #0]
 80177ea:	685b      	ldr	r3, [r3, #4]
 80177ec:	6053      	str	r3, [r2, #4]
 80177ee:	4421      	add	r1, r4
 80177f0:	6011      	str	r1, [r2, #0]
 80177f2:	e7da      	b.n	80177aa <_free_r+0x26>
 80177f4:	d902      	bls.n	80177fc <_free_r+0x78>
 80177f6:	230c      	movs	r3, #12
 80177f8:	6003      	str	r3, [r0, #0]
 80177fa:	e7d6      	b.n	80177aa <_free_r+0x26>
 80177fc:	6825      	ldr	r5, [r4, #0]
 80177fe:	1961      	adds	r1, r4, r5
 8017800:	428b      	cmp	r3, r1
 8017802:	bf04      	itt	eq
 8017804:	6819      	ldreq	r1, [r3, #0]
 8017806:	685b      	ldreq	r3, [r3, #4]
 8017808:	6063      	str	r3, [r4, #4]
 801780a:	bf04      	itt	eq
 801780c:	1949      	addeq	r1, r1, r5
 801780e:	6021      	streq	r1, [r4, #0]
 8017810:	6054      	str	r4, [r2, #4]
 8017812:	e7ca      	b.n	80177aa <_free_r+0x26>
 8017814:	b003      	add	sp, #12
 8017816:	bd30      	pop	{r4, r5, pc}
 8017818:	20005ca8 	.word	0x20005ca8

0801781c <sbrk_aligned>:
 801781c:	b570      	push	{r4, r5, r6, lr}
 801781e:	4e0e      	ldr	r6, [pc, #56]	; (8017858 <sbrk_aligned+0x3c>)
 8017820:	460c      	mov	r4, r1
 8017822:	6831      	ldr	r1, [r6, #0]
 8017824:	4605      	mov	r5, r0
 8017826:	b911      	cbnz	r1, 801782e <sbrk_aligned+0x12>
 8017828:	f001 f8ee 	bl	8018a08 <_sbrk_r>
 801782c:	6030      	str	r0, [r6, #0]
 801782e:	4621      	mov	r1, r4
 8017830:	4628      	mov	r0, r5
 8017832:	f001 f8e9 	bl	8018a08 <_sbrk_r>
 8017836:	1c43      	adds	r3, r0, #1
 8017838:	d00a      	beq.n	8017850 <sbrk_aligned+0x34>
 801783a:	1cc4      	adds	r4, r0, #3
 801783c:	f024 0403 	bic.w	r4, r4, #3
 8017840:	42a0      	cmp	r0, r4
 8017842:	d007      	beq.n	8017854 <sbrk_aligned+0x38>
 8017844:	1a21      	subs	r1, r4, r0
 8017846:	4628      	mov	r0, r5
 8017848:	f001 f8de 	bl	8018a08 <_sbrk_r>
 801784c:	3001      	adds	r0, #1
 801784e:	d101      	bne.n	8017854 <sbrk_aligned+0x38>
 8017850:	f04f 34ff 	mov.w	r4, #4294967295
 8017854:	4620      	mov	r0, r4
 8017856:	bd70      	pop	{r4, r5, r6, pc}
 8017858:	20005cac 	.word	0x20005cac

0801785c <_malloc_r>:
 801785c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017860:	1ccd      	adds	r5, r1, #3
 8017862:	f025 0503 	bic.w	r5, r5, #3
 8017866:	3508      	adds	r5, #8
 8017868:	2d0c      	cmp	r5, #12
 801786a:	bf38      	it	cc
 801786c:	250c      	movcc	r5, #12
 801786e:	2d00      	cmp	r5, #0
 8017870:	4607      	mov	r7, r0
 8017872:	db01      	blt.n	8017878 <_malloc_r+0x1c>
 8017874:	42a9      	cmp	r1, r5
 8017876:	d905      	bls.n	8017884 <_malloc_r+0x28>
 8017878:	230c      	movs	r3, #12
 801787a:	603b      	str	r3, [r7, #0]
 801787c:	2600      	movs	r6, #0
 801787e:	4630      	mov	r0, r6
 8017880:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017884:	4e2e      	ldr	r6, [pc, #184]	; (8017940 <_malloc_r+0xe4>)
 8017886:	f003 fcf7 	bl	801b278 <__malloc_lock>
 801788a:	6833      	ldr	r3, [r6, #0]
 801788c:	461c      	mov	r4, r3
 801788e:	bb34      	cbnz	r4, 80178de <_malloc_r+0x82>
 8017890:	4629      	mov	r1, r5
 8017892:	4638      	mov	r0, r7
 8017894:	f7ff ffc2 	bl	801781c <sbrk_aligned>
 8017898:	1c43      	adds	r3, r0, #1
 801789a:	4604      	mov	r4, r0
 801789c:	d14d      	bne.n	801793a <_malloc_r+0xde>
 801789e:	6834      	ldr	r4, [r6, #0]
 80178a0:	4626      	mov	r6, r4
 80178a2:	2e00      	cmp	r6, #0
 80178a4:	d140      	bne.n	8017928 <_malloc_r+0xcc>
 80178a6:	6823      	ldr	r3, [r4, #0]
 80178a8:	4631      	mov	r1, r6
 80178aa:	4638      	mov	r0, r7
 80178ac:	eb04 0803 	add.w	r8, r4, r3
 80178b0:	f001 f8aa 	bl	8018a08 <_sbrk_r>
 80178b4:	4580      	cmp	r8, r0
 80178b6:	d13a      	bne.n	801792e <_malloc_r+0xd2>
 80178b8:	6821      	ldr	r1, [r4, #0]
 80178ba:	3503      	adds	r5, #3
 80178bc:	1a6d      	subs	r5, r5, r1
 80178be:	f025 0503 	bic.w	r5, r5, #3
 80178c2:	3508      	adds	r5, #8
 80178c4:	2d0c      	cmp	r5, #12
 80178c6:	bf38      	it	cc
 80178c8:	250c      	movcc	r5, #12
 80178ca:	4629      	mov	r1, r5
 80178cc:	4638      	mov	r0, r7
 80178ce:	f7ff ffa5 	bl	801781c <sbrk_aligned>
 80178d2:	3001      	adds	r0, #1
 80178d4:	d02b      	beq.n	801792e <_malloc_r+0xd2>
 80178d6:	6823      	ldr	r3, [r4, #0]
 80178d8:	442b      	add	r3, r5
 80178da:	6023      	str	r3, [r4, #0]
 80178dc:	e00e      	b.n	80178fc <_malloc_r+0xa0>
 80178de:	6822      	ldr	r2, [r4, #0]
 80178e0:	1b52      	subs	r2, r2, r5
 80178e2:	d41e      	bmi.n	8017922 <_malloc_r+0xc6>
 80178e4:	2a0b      	cmp	r2, #11
 80178e6:	d916      	bls.n	8017916 <_malloc_r+0xba>
 80178e8:	1961      	adds	r1, r4, r5
 80178ea:	42a3      	cmp	r3, r4
 80178ec:	6025      	str	r5, [r4, #0]
 80178ee:	bf18      	it	ne
 80178f0:	6059      	strne	r1, [r3, #4]
 80178f2:	6863      	ldr	r3, [r4, #4]
 80178f4:	bf08      	it	eq
 80178f6:	6031      	streq	r1, [r6, #0]
 80178f8:	5162      	str	r2, [r4, r5]
 80178fa:	604b      	str	r3, [r1, #4]
 80178fc:	4638      	mov	r0, r7
 80178fe:	f104 060b 	add.w	r6, r4, #11
 8017902:	f003 fcbf 	bl	801b284 <__malloc_unlock>
 8017906:	f026 0607 	bic.w	r6, r6, #7
 801790a:	1d23      	adds	r3, r4, #4
 801790c:	1af2      	subs	r2, r6, r3
 801790e:	d0b6      	beq.n	801787e <_malloc_r+0x22>
 8017910:	1b9b      	subs	r3, r3, r6
 8017912:	50a3      	str	r3, [r4, r2]
 8017914:	e7b3      	b.n	801787e <_malloc_r+0x22>
 8017916:	6862      	ldr	r2, [r4, #4]
 8017918:	42a3      	cmp	r3, r4
 801791a:	bf0c      	ite	eq
 801791c:	6032      	streq	r2, [r6, #0]
 801791e:	605a      	strne	r2, [r3, #4]
 8017920:	e7ec      	b.n	80178fc <_malloc_r+0xa0>
 8017922:	4623      	mov	r3, r4
 8017924:	6864      	ldr	r4, [r4, #4]
 8017926:	e7b2      	b.n	801788e <_malloc_r+0x32>
 8017928:	4634      	mov	r4, r6
 801792a:	6876      	ldr	r6, [r6, #4]
 801792c:	e7b9      	b.n	80178a2 <_malloc_r+0x46>
 801792e:	230c      	movs	r3, #12
 8017930:	603b      	str	r3, [r7, #0]
 8017932:	4638      	mov	r0, r7
 8017934:	f003 fca6 	bl	801b284 <__malloc_unlock>
 8017938:	e7a1      	b.n	801787e <_malloc_r+0x22>
 801793a:	6025      	str	r5, [r4, #0]
 801793c:	e7de      	b.n	80178fc <_malloc_r+0xa0>
 801793e:	bf00      	nop
 8017940:	20005ca8 	.word	0x20005ca8

08017944 <__sfputc_r>:
 8017944:	6893      	ldr	r3, [r2, #8]
 8017946:	3b01      	subs	r3, #1
 8017948:	2b00      	cmp	r3, #0
 801794a:	b410      	push	{r4}
 801794c:	6093      	str	r3, [r2, #8]
 801794e:	da08      	bge.n	8017962 <__sfputc_r+0x1e>
 8017950:	6994      	ldr	r4, [r2, #24]
 8017952:	42a3      	cmp	r3, r4
 8017954:	db01      	blt.n	801795a <__sfputc_r+0x16>
 8017956:	290a      	cmp	r1, #10
 8017958:	d103      	bne.n	8017962 <__sfputc_r+0x1e>
 801795a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801795e:	f001 bf8b 	b.w	8019878 <__swbuf_r>
 8017962:	6813      	ldr	r3, [r2, #0]
 8017964:	1c58      	adds	r0, r3, #1
 8017966:	6010      	str	r0, [r2, #0]
 8017968:	7019      	strb	r1, [r3, #0]
 801796a:	4608      	mov	r0, r1
 801796c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8017970:	4770      	bx	lr

08017972 <__sfputs_r>:
 8017972:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017974:	4606      	mov	r6, r0
 8017976:	460f      	mov	r7, r1
 8017978:	4614      	mov	r4, r2
 801797a:	18d5      	adds	r5, r2, r3
 801797c:	42ac      	cmp	r4, r5
 801797e:	d101      	bne.n	8017984 <__sfputs_r+0x12>
 8017980:	2000      	movs	r0, #0
 8017982:	e007      	b.n	8017994 <__sfputs_r+0x22>
 8017984:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017988:	463a      	mov	r2, r7
 801798a:	4630      	mov	r0, r6
 801798c:	f7ff ffda 	bl	8017944 <__sfputc_r>
 8017990:	1c43      	adds	r3, r0, #1
 8017992:	d1f3      	bne.n	801797c <__sfputs_r+0xa>
 8017994:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08017998 <_vfiprintf_r>:
 8017998:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801799c:	460d      	mov	r5, r1
 801799e:	b09d      	sub	sp, #116	; 0x74
 80179a0:	4614      	mov	r4, r2
 80179a2:	4698      	mov	r8, r3
 80179a4:	4606      	mov	r6, r0
 80179a6:	b118      	cbz	r0, 80179b0 <_vfiprintf_r+0x18>
 80179a8:	6983      	ldr	r3, [r0, #24]
 80179aa:	b90b      	cbnz	r3, 80179b0 <_vfiprintf_r+0x18>
 80179ac:	f002 ffc0 	bl	801a930 <__sinit>
 80179b0:	4b89      	ldr	r3, [pc, #548]	; (8017bd8 <_vfiprintf_r+0x240>)
 80179b2:	429d      	cmp	r5, r3
 80179b4:	d11b      	bne.n	80179ee <_vfiprintf_r+0x56>
 80179b6:	6875      	ldr	r5, [r6, #4]
 80179b8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80179ba:	07d9      	lsls	r1, r3, #31
 80179bc:	d405      	bmi.n	80179ca <_vfiprintf_r+0x32>
 80179be:	89ab      	ldrh	r3, [r5, #12]
 80179c0:	059a      	lsls	r2, r3, #22
 80179c2:	d402      	bmi.n	80179ca <_vfiprintf_r+0x32>
 80179c4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80179c6:	f003 fbc4 	bl	801b152 <__retarget_lock_acquire_recursive>
 80179ca:	89ab      	ldrh	r3, [r5, #12]
 80179cc:	071b      	lsls	r3, r3, #28
 80179ce:	d501      	bpl.n	80179d4 <_vfiprintf_r+0x3c>
 80179d0:	692b      	ldr	r3, [r5, #16]
 80179d2:	b9eb      	cbnz	r3, 8017a10 <_vfiprintf_r+0x78>
 80179d4:	4629      	mov	r1, r5
 80179d6:	4630      	mov	r0, r6
 80179d8:	f001 ffa0 	bl	801991c <__swsetup_r>
 80179dc:	b1c0      	cbz	r0, 8017a10 <_vfiprintf_r+0x78>
 80179de:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80179e0:	07dc      	lsls	r4, r3, #31
 80179e2:	d50e      	bpl.n	8017a02 <_vfiprintf_r+0x6a>
 80179e4:	f04f 30ff 	mov.w	r0, #4294967295
 80179e8:	b01d      	add	sp, #116	; 0x74
 80179ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80179ee:	4b7b      	ldr	r3, [pc, #492]	; (8017bdc <_vfiprintf_r+0x244>)
 80179f0:	429d      	cmp	r5, r3
 80179f2:	d101      	bne.n	80179f8 <_vfiprintf_r+0x60>
 80179f4:	68b5      	ldr	r5, [r6, #8]
 80179f6:	e7df      	b.n	80179b8 <_vfiprintf_r+0x20>
 80179f8:	4b79      	ldr	r3, [pc, #484]	; (8017be0 <_vfiprintf_r+0x248>)
 80179fa:	429d      	cmp	r5, r3
 80179fc:	bf08      	it	eq
 80179fe:	68f5      	ldreq	r5, [r6, #12]
 8017a00:	e7da      	b.n	80179b8 <_vfiprintf_r+0x20>
 8017a02:	89ab      	ldrh	r3, [r5, #12]
 8017a04:	0598      	lsls	r0, r3, #22
 8017a06:	d4ed      	bmi.n	80179e4 <_vfiprintf_r+0x4c>
 8017a08:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8017a0a:	f003 fba3 	bl	801b154 <__retarget_lock_release_recursive>
 8017a0e:	e7e9      	b.n	80179e4 <_vfiprintf_r+0x4c>
 8017a10:	2300      	movs	r3, #0
 8017a12:	9309      	str	r3, [sp, #36]	; 0x24
 8017a14:	2320      	movs	r3, #32
 8017a16:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8017a1a:	f8cd 800c 	str.w	r8, [sp, #12]
 8017a1e:	2330      	movs	r3, #48	; 0x30
 8017a20:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8017be4 <_vfiprintf_r+0x24c>
 8017a24:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8017a28:	f04f 0901 	mov.w	r9, #1
 8017a2c:	4623      	mov	r3, r4
 8017a2e:	469a      	mov	sl, r3
 8017a30:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017a34:	b10a      	cbz	r2, 8017a3a <_vfiprintf_r+0xa2>
 8017a36:	2a25      	cmp	r2, #37	; 0x25
 8017a38:	d1f9      	bne.n	8017a2e <_vfiprintf_r+0x96>
 8017a3a:	ebba 0b04 	subs.w	fp, sl, r4
 8017a3e:	d00b      	beq.n	8017a58 <_vfiprintf_r+0xc0>
 8017a40:	465b      	mov	r3, fp
 8017a42:	4622      	mov	r2, r4
 8017a44:	4629      	mov	r1, r5
 8017a46:	4630      	mov	r0, r6
 8017a48:	f7ff ff93 	bl	8017972 <__sfputs_r>
 8017a4c:	3001      	adds	r0, #1
 8017a4e:	f000 80aa 	beq.w	8017ba6 <_vfiprintf_r+0x20e>
 8017a52:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8017a54:	445a      	add	r2, fp
 8017a56:	9209      	str	r2, [sp, #36]	; 0x24
 8017a58:	f89a 3000 	ldrb.w	r3, [sl]
 8017a5c:	2b00      	cmp	r3, #0
 8017a5e:	f000 80a2 	beq.w	8017ba6 <_vfiprintf_r+0x20e>
 8017a62:	2300      	movs	r3, #0
 8017a64:	f04f 32ff 	mov.w	r2, #4294967295
 8017a68:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017a6c:	f10a 0a01 	add.w	sl, sl, #1
 8017a70:	9304      	str	r3, [sp, #16]
 8017a72:	9307      	str	r3, [sp, #28]
 8017a74:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8017a78:	931a      	str	r3, [sp, #104]	; 0x68
 8017a7a:	4654      	mov	r4, sl
 8017a7c:	2205      	movs	r2, #5
 8017a7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017a82:	4858      	ldr	r0, [pc, #352]	; (8017be4 <_vfiprintf_r+0x24c>)
 8017a84:	f7e8 fbac 	bl	80001e0 <memchr>
 8017a88:	9a04      	ldr	r2, [sp, #16]
 8017a8a:	b9d8      	cbnz	r0, 8017ac4 <_vfiprintf_r+0x12c>
 8017a8c:	06d1      	lsls	r1, r2, #27
 8017a8e:	bf44      	itt	mi
 8017a90:	2320      	movmi	r3, #32
 8017a92:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8017a96:	0713      	lsls	r3, r2, #28
 8017a98:	bf44      	itt	mi
 8017a9a:	232b      	movmi	r3, #43	; 0x2b
 8017a9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8017aa0:	f89a 3000 	ldrb.w	r3, [sl]
 8017aa4:	2b2a      	cmp	r3, #42	; 0x2a
 8017aa6:	d015      	beq.n	8017ad4 <_vfiprintf_r+0x13c>
 8017aa8:	9a07      	ldr	r2, [sp, #28]
 8017aaa:	4654      	mov	r4, sl
 8017aac:	2000      	movs	r0, #0
 8017aae:	f04f 0c0a 	mov.w	ip, #10
 8017ab2:	4621      	mov	r1, r4
 8017ab4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8017ab8:	3b30      	subs	r3, #48	; 0x30
 8017aba:	2b09      	cmp	r3, #9
 8017abc:	d94e      	bls.n	8017b5c <_vfiprintf_r+0x1c4>
 8017abe:	b1b0      	cbz	r0, 8017aee <_vfiprintf_r+0x156>
 8017ac0:	9207      	str	r2, [sp, #28]
 8017ac2:	e014      	b.n	8017aee <_vfiprintf_r+0x156>
 8017ac4:	eba0 0308 	sub.w	r3, r0, r8
 8017ac8:	fa09 f303 	lsl.w	r3, r9, r3
 8017acc:	4313      	orrs	r3, r2
 8017ace:	9304      	str	r3, [sp, #16]
 8017ad0:	46a2      	mov	sl, r4
 8017ad2:	e7d2      	b.n	8017a7a <_vfiprintf_r+0xe2>
 8017ad4:	9b03      	ldr	r3, [sp, #12]
 8017ad6:	1d19      	adds	r1, r3, #4
 8017ad8:	681b      	ldr	r3, [r3, #0]
 8017ada:	9103      	str	r1, [sp, #12]
 8017adc:	2b00      	cmp	r3, #0
 8017ade:	bfbb      	ittet	lt
 8017ae0:	425b      	neglt	r3, r3
 8017ae2:	f042 0202 	orrlt.w	r2, r2, #2
 8017ae6:	9307      	strge	r3, [sp, #28]
 8017ae8:	9307      	strlt	r3, [sp, #28]
 8017aea:	bfb8      	it	lt
 8017aec:	9204      	strlt	r2, [sp, #16]
 8017aee:	7823      	ldrb	r3, [r4, #0]
 8017af0:	2b2e      	cmp	r3, #46	; 0x2e
 8017af2:	d10c      	bne.n	8017b0e <_vfiprintf_r+0x176>
 8017af4:	7863      	ldrb	r3, [r4, #1]
 8017af6:	2b2a      	cmp	r3, #42	; 0x2a
 8017af8:	d135      	bne.n	8017b66 <_vfiprintf_r+0x1ce>
 8017afa:	9b03      	ldr	r3, [sp, #12]
 8017afc:	1d1a      	adds	r2, r3, #4
 8017afe:	681b      	ldr	r3, [r3, #0]
 8017b00:	9203      	str	r2, [sp, #12]
 8017b02:	2b00      	cmp	r3, #0
 8017b04:	bfb8      	it	lt
 8017b06:	f04f 33ff 	movlt.w	r3, #4294967295
 8017b0a:	3402      	adds	r4, #2
 8017b0c:	9305      	str	r3, [sp, #20]
 8017b0e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8017bf4 <_vfiprintf_r+0x25c>
 8017b12:	7821      	ldrb	r1, [r4, #0]
 8017b14:	2203      	movs	r2, #3
 8017b16:	4650      	mov	r0, sl
 8017b18:	f7e8 fb62 	bl	80001e0 <memchr>
 8017b1c:	b140      	cbz	r0, 8017b30 <_vfiprintf_r+0x198>
 8017b1e:	2340      	movs	r3, #64	; 0x40
 8017b20:	eba0 000a 	sub.w	r0, r0, sl
 8017b24:	fa03 f000 	lsl.w	r0, r3, r0
 8017b28:	9b04      	ldr	r3, [sp, #16]
 8017b2a:	4303      	orrs	r3, r0
 8017b2c:	3401      	adds	r4, #1
 8017b2e:	9304      	str	r3, [sp, #16]
 8017b30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017b34:	482c      	ldr	r0, [pc, #176]	; (8017be8 <_vfiprintf_r+0x250>)
 8017b36:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8017b3a:	2206      	movs	r2, #6
 8017b3c:	f7e8 fb50 	bl	80001e0 <memchr>
 8017b40:	2800      	cmp	r0, #0
 8017b42:	d03f      	beq.n	8017bc4 <_vfiprintf_r+0x22c>
 8017b44:	4b29      	ldr	r3, [pc, #164]	; (8017bec <_vfiprintf_r+0x254>)
 8017b46:	bb1b      	cbnz	r3, 8017b90 <_vfiprintf_r+0x1f8>
 8017b48:	9b03      	ldr	r3, [sp, #12]
 8017b4a:	3307      	adds	r3, #7
 8017b4c:	f023 0307 	bic.w	r3, r3, #7
 8017b50:	3308      	adds	r3, #8
 8017b52:	9303      	str	r3, [sp, #12]
 8017b54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017b56:	443b      	add	r3, r7
 8017b58:	9309      	str	r3, [sp, #36]	; 0x24
 8017b5a:	e767      	b.n	8017a2c <_vfiprintf_r+0x94>
 8017b5c:	fb0c 3202 	mla	r2, ip, r2, r3
 8017b60:	460c      	mov	r4, r1
 8017b62:	2001      	movs	r0, #1
 8017b64:	e7a5      	b.n	8017ab2 <_vfiprintf_r+0x11a>
 8017b66:	2300      	movs	r3, #0
 8017b68:	3401      	adds	r4, #1
 8017b6a:	9305      	str	r3, [sp, #20]
 8017b6c:	4619      	mov	r1, r3
 8017b6e:	f04f 0c0a 	mov.w	ip, #10
 8017b72:	4620      	mov	r0, r4
 8017b74:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017b78:	3a30      	subs	r2, #48	; 0x30
 8017b7a:	2a09      	cmp	r2, #9
 8017b7c:	d903      	bls.n	8017b86 <_vfiprintf_r+0x1ee>
 8017b7e:	2b00      	cmp	r3, #0
 8017b80:	d0c5      	beq.n	8017b0e <_vfiprintf_r+0x176>
 8017b82:	9105      	str	r1, [sp, #20]
 8017b84:	e7c3      	b.n	8017b0e <_vfiprintf_r+0x176>
 8017b86:	fb0c 2101 	mla	r1, ip, r1, r2
 8017b8a:	4604      	mov	r4, r0
 8017b8c:	2301      	movs	r3, #1
 8017b8e:	e7f0      	b.n	8017b72 <_vfiprintf_r+0x1da>
 8017b90:	ab03      	add	r3, sp, #12
 8017b92:	9300      	str	r3, [sp, #0]
 8017b94:	462a      	mov	r2, r5
 8017b96:	4b16      	ldr	r3, [pc, #88]	; (8017bf0 <_vfiprintf_r+0x258>)
 8017b98:	a904      	add	r1, sp, #16
 8017b9a:	4630      	mov	r0, r6
 8017b9c:	f000 f8cc 	bl	8017d38 <_printf_float>
 8017ba0:	4607      	mov	r7, r0
 8017ba2:	1c78      	adds	r0, r7, #1
 8017ba4:	d1d6      	bne.n	8017b54 <_vfiprintf_r+0x1bc>
 8017ba6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8017ba8:	07d9      	lsls	r1, r3, #31
 8017baa:	d405      	bmi.n	8017bb8 <_vfiprintf_r+0x220>
 8017bac:	89ab      	ldrh	r3, [r5, #12]
 8017bae:	059a      	lsls	r2, r3, #22
 8017bb0:	d402      	bmi.n	8017bb8 <_vfiprintf_r+0x220>
 8017bb2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8017bb4:	f003 face 	bl	801b154 <__retarget_lock_release_recursive>
 8017bb8:	89ab      	ldrh	r3, [r5, #12]
 8017bba:	065b      	lsls	r3, r3, #25
 8017bbc:	f53f af12 	bmi.w	80179e4 <_vfiprintf_r+0x4c>
 8017bc0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8017bc2:	e711      	b.n	80179e8 <_vfiprintf_r+0x50>
 8017bc4:	ab03      	add	r3, sp, #12
 8017bc6:	9300      	str	r3, [sp, #0]
 8017bc8:	462a      	mov	r2, r5
 8017bca:	4b09      	ldr	r3, [pc, #36]	; (8017bf0 <_vfiprintf_r+0x258>)
 8017bcc:	a904      	add	r1, sp, #16
 8017bce:	4630      	mov	r0, r6
 8017bd0:	f000 fb56 	bl	8018280 <_printf_i>
 8017bd4:	e7e4      	b.n	8017ba0 <_vfiprintf_r+0x208>
 8017bd6:	bf00      	nop
 8017bd8:	080481b4 	.word	0x080481b4
 8017bdc:	080481d4 	.word	0x080481d4
 8017be0:	08048194 	.word	0x08048194
 8017be4:	08047f64 	.word	0x08047f64
 8017be8:	08047f6e 	.word	0x08047f6e
 8017bec:	08017d39 	.word	0x08017d39
 8017bf0:	08017973 	.word	0x08017973
 8017bf4:	08047f6a 	.word	0x08047f6a

08017bf8 <__cvt>:
 8017bf8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8017bfc:	ec55 4b10 	vmov	r4, r5, d0
 8017c00:	2d00      	cmp	r5, #0
 8017c02:	460e      	mov	r6, r1
 8017c04:	4619      	mov	r1, r3
 8017c06:	462b      	mov	r3, r5
 8017c08:	bfbb      	ittet	lt
 8017c0a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8017c0e:	461d      	movlt	r5, r3
 8017c10:	2300      	movge	r3, #0
 8017c12:	232d      	movlt	r3, #45	; 0x2d
 8017c14:	700b      	strb	r3, [r1, #0]
 8017c16:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8017c18:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8017c1c:	4691      	mov	r9, r2
 8017c1e:	f023 0820 	bic.w	r8, r3, #32
 8017c22:	bfbc      	itt	lt
 8017c24:	4622      	movlt	r2, r4
 8017c26:	4614      	movlt	r4, r2
 8017c28:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8017c2c:	d005      	beq.n	8017c3a <__cvt+0x42>
 8017c2e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8017c32:	d100      	bne.n	8017c36 <__cvt+0x3e>
 8017c34:	3601      	adds	r6, #1
 8017c36:	2102      	movs	r1, #2
 8017c38:	e000      	b.n	8017c3c <__cvt+0x44>
 8017c3a:	2103      	movs	r1, #3
 8017c3c:	ab03      	add	r3, sp, #12
 8017c3e:	9301      	str	r3, [sp, #4]
 8017c40:	ab02      	add	r3, sp, #8
 8017c42:	9300      	str	r3, [sp, #0]
 8017c44:	ec45 4b10 	vmov	d0, r4, r5
 8017c48:	4653      	mov	r3, sl
 8017c4a:	4632      	mov	r2, r6
 8017c4c:	f001 ff68 	bl	8019b20 <_dtoa_r>
 8017c50:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8017c54:	4607      	mov	r7, r0
 8017c56:	d102      	bne.n	8017c5e <__cvt+0x66>
 8017c58:	f019 0f01 	tst.w	r9, #1
 8017c5c:	d022      	beq.n	8017ca4 <__cvt+0xac>
 8017c5e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8017c62:	eb07 0906 	add.w	r9, r7, r6
 8017c66:	d110      	bne.n	8017c8a <__cvt+0x92>
 8017c68:	783b      	ldrb	r3, [r7, #0]
 8017c6a:	2b30      	cmp	r3, #48	; 0x30
 8017c6c:	d10a      	bne.n	8017c84 <__cvt+0x8c>
 8017c6e:	2200      	movs	r2, #0
 8017c70:	2300      	movs	r3, #0
 8017c72:	4620      	mov	r0, r4
 8017c74:	4629      	mov	r1, r5
 8017c76:	f7e8 ff27 	bl	8000ac8 <__aeabi_dcmpeq>
 8017c7a:	b918      	cbnz	r0, 8017c84 <__cvt+0x8c>
 8017c7c:	f1c6 0601 	rsb	r6, r6, #1
 8017c80:	f8ca 6000 	str.w	r6, [sl]
 8017c84:	f8da 3000 	ldr.w	r3, [sl]
 8017c88:	4499      	add	r9, r3
 8017c8a:	2200      	movs	r2, #0
 8017c8c:	2300      	movs	r3, #0
 8017c8e:	4620      	mov	r0, r4
 8017c90:	4629      	mov	r1, r5
 8017c92:	f7e8 ff19 	bl	8000ac8 <__aeabi_dcmpeq>
 8017c96:	b108      	cbz	r0, 8017c9c <__cvt+0xa4>
 8017c98:	f8cd 900c 	str.w	r9, [sp, #12]
 8017c9c:	2230      	movs	r2, #48	; 0x30
 8017c9e:	9b03      	ldr	r3, [sp, #12]
 8017ca0:	454b      	cmp	r3, r9
 8017ca2:	d307      	bcc.n	8017cb4 <__cvt+0xbc>
 8017ca4:	9b03      	ldr	r3, [sp, #12]
 8017ca6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8017ca8:	1bdb      	subs	r3, r3, r7
 8017caa:	4638      	mov	r0, r7
 8017cac:	6013      	str	r3, [r2, #0]
 8017cae:	b004      	add	sp, #16
 8017cb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017cb4:	1c59      	adds	r1, r3, #1
 8017cb6:	9103      	str	r1, [sp, #12]
 8017cb8:	701a      	strb	r2, [r3, #0]
 8017cba:	e7f0      	b.n	8017c9e <__cvt+0xa6>

08017cbc <__exponent>:
 8017cbc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8017cbe:	4603      	mov	r3, r0
 8017cc0:	2900      	cmp	r1, #0
 8017cc2:	bfb8      	it	lt
 8017cc4:	4249      	neglt	r1, r1
 8017cc6:	f803 2b02 	strb.w	r2, [r3], #2
 8017cca:	bfb4      	ite	lt
 8017ccc:	222d      	movlt	r2, #45	; 0x2d
 8017cce:	222b      	movge	r2, #43	; 0x2b
 8017cd0:	2909      	cmp	r1, #9
 8017cd2:	7042      	strb	r2, [r0, #1]
 8017cd4:	dd2a      	ble.n	8017d2c <__exponent+0x70>
 8017cd6:	f10d 0407 	add.w	r4, sp, #7
 8017cda:	46a4      	mov	ip, r4
 8017cdc:	270a      	movs	r7, #10
 8017cde:	46a6      	mov	lr, r4
 8017ce0:	460a      	mov	r2, r1
 8017ce2:	fb91 f6f7 	sdiv	r6, r1, r7
 8017ce6:	fb07 1516 	mls	r5, r7, r6, r1
 8017cea:	3530      	adds	r5, #48	; 0x30
 8017cec:	2a63      	cmp	r2, #99	; 0x63
 8017cee:	f104 34ff 	add.w	r4, r4, #4294967295
 8017cf2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8017cf6:	4631      	mov	r1, r6
 8017cf8:	dcf1      	bgt.n	8017cde <__exponent+0x22>
 8017cfa:	3130      	adds	r1, #48	; 0x30
 8017cfc:	f1ae 0502 	sub.w	r5, lr, #2
 8017d00:	f804 1c01 	strb.w	r1, [r4, #-1]
 8017d04:	1c44      	adds	r4, r0, #1
 8017d06:	4629      	mov	r1, r5
 8017d08:	4561      	cmp	r1, ip
 8017d0a:	d30a      	bcc.n	8017d22 <__exponent+0x66>
 8017d0c:	f10d 0209 	add.w	r2, sp, #9
 8017d10:	eba2 020e 	sub.w	r2, r2, lr
 8017d14:	4565      	cmp	r5, ip
 8017d16:	bf88      	it	hi
 8017d18:	2200      	movhi	r2, #0
 8017d1a:	4413      	add	r3, r2
 8017d1c:	1a18      	subs	r0, r3, r0
 8017d1e:	b003      	add	sp, #12
 8017d20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017d22:	f811 2b01 	ldrb.w	r2, [r1], #1
 8017d26:	f804 2f01 	strb.w	r2, [r4, #1]!
 8017d2a:	e7ed      	b.n	8017d08 <__exponent+0x4c>
 8017d2c:	2330      	movs	r3, #48	; 0x30
 8017d2e:	3130      	adds	r1, #48	; 0x30
 8017d30:	7083      	strb	r3, [r0, #2]
 8017d32:	70c1      	strb	r1, [r0, #3]
 8017d34:	1d03      	adds	r3, r0, #4
 8017d36:	e7f1      	b.n	8017d1c <__exponent+0x60>

08017d38 <_printf_float>:
 8017d38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017d3c:	ed2d 8b02 	vpush	{d8}
 8017d40:	b08d      	sub	sp, #52	; 0x34
 8017d42:	460c      	mov	r4, r1
 8017d44:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8017d48:	4616      	mov	r6, r2
 8017d4a:	461f      	mov	r7, r3
 8017d4c:	4605      	mov	r5, r0
 8017d4e:	f003 f9fb 	bl	801b148 <_localeconv_r>
 8017d52:	f8d0 a000 	ldr.w	sl, [r0]
 8017d56:	4650      	mov	r0, sl
 8017d58:	f7e8 fa3a 	bl	80001d0 <strlen>
 8017d5c:	2300      	movs	r3, #0
 8017d5e:	930a      	str	r3, [sp, #40]	; 0x28
 8017d60:	6823      	ldr	r3, [r4, #0]
 8017d62:	9305      	str	r3, [sp, #20]
 8017d64:	f8d8 3000 	ldr.w	r3, [r8]
 8017d68:	f894 b018 	ldrb.w	fp, [r4, #24]
 8017d6c:	3307      	adds	r3, #7
 8017d6e:	f023 0307 	bic.w	r3, r3, #7
 8017d72:	f103 0208 	add.w	r2, r3, #8
 8017d76:	f8c8 2000 	str.w	r2, [r8]
 8017d7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017d7e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8017d82:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8017d86:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8017d8a:	9307      	str	r3, [sp, #28]
 8017d8c:	f8cd 8018 	str.w	r8, [sp, #24]
 8017d90:	ee08 0a10 	vmov	s16, r0
 8017d94:	4b9f      	ldr	r3, [pc, #636]	; (8018014 <_printf_float+0x2dc>)
 8017d96:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8017d9a:	f04f 32ff 	mov.w	r2, #4294967295
 8017d9e:	f7e8 fec5 	bl	8000b2c <__aeabi_dcmpun>
 8017da2:	bb88      	cbnz	r0, 8017e08 <_printf_float+0xd0>
 8017da4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8017da8:	4b9a      	ldr	r3, [pc, #616]	; (8018014 <_printf_float+0x2dc>)
 8017daa:	f04f 32ff 	mov.w	r2, #4294967295
 8017dae:	f7e8 fe9f 	bl	8000af0 <__aeabi_dcmple>
 8017db2:	bb48      	cbnz	r0, 8017e08 <_printf_float+0xd0>
 8017db4:	2200      	movs	r2, #0
 8017db6:	2300      	movs	r3, #0
 8017db8:	4640      	mov	r0, r8
 8017dba:	4649      	mov	r1, r9
 8017dbc:	f7e8 fe8e 	bl	8000adc <__aeabi_dcmplt>
 8017dc0:	b110      	cbz	r0, 8017dc8 <_printf_float+0x90>
 8017dc2:	232d      	movs	r3, #45	; 0x2d
 8017dc4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8017dc8:	4b93      	ldr	r3, [pc, #588]	; (8018018 <_printf_float+0x2e0>)
 8017dca:	4894      	ldr	r0, [pc, #592]	; (801801c <_printf_float+0x2e4>)
 8017dcc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8017dd0:	bf94      	ite	ls
 8017dd2:	4698      	movls	r8, r3
 8017dd4:	4680      	movhi	r8, r0
 8017dd6:	2303      	movs	r3, #3
 8017dd8:	6123      	str	r3, [r4, #16]
 8017dda:	9b05      	ldr	r3, [sp, #20]
 8017ddc:	f023 0204 	bic.w	r2, r3, #4
 8017de0:	6022      	str	r2, [r4, #0]
 8017de2:	f04f 0900 	mov.w	r9, #0
 8017de6:	9700      	str	r7, [sp, #0]
 8017de8:	4633      	mov	r3, r6
 8017dea:	aa0b      	add	r2, sp, #44	; 0x2c
 8017dec:	4621      	mov	r1, r4
 8017dee:	4628      	mov	r0, r5
 8017df0:	f000 f9d8 	bl	80181a4 <_printf_common>
 8017df4:	3001      	adds	r0, #1
 8017df6:	f040 8090 	bne.w	8017f1a <_printf_float+0x1e2>
 8017dfa:	f04f 30ff 	mov.w	r0, #4294967295
 8017dfe:	b00d      	add	sp, #52	; 0x34
 8017e00:	ecbd 8b02 	vpop	{d8}
 8017e04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017e08:	4642      	mov	r2, r8
 8017e0a:	464b      	mov	r3, r9
 8017e0c:	4640      	mov	r0, r8
 8017e0e:	4649      	mov	r1, r9
 8017e10:	f7e8 fe8c 	bl	8000b2c <__aeabi_dcmpun>
 8017e14:	b140      	cbz	r0, 8017e28 <_printf_float+0xf0>
 8017e16:	464b      	mov	r3, r9
 8017e18:	2b00      	cmp	r3, #0
 8017e1a:	bfbc      	itt	lt
 8017e1c:	232d      	movlt	r3, #45	; 0x2d
 8017e1e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8017e22:	487f      	ldr	r0, [pc, #508]	; (8018020 <_printf_float+0x2e8>)
 8017e24:	4b7f      	ldr	r3, [pc, #508]	; (8018024 <_printf_float+0x2ec>)
 8017e26:	e7d1      	b.n	8017dcc <_printf_float+0x94>
 8017e28:	6863      	ldr	r3, [r4, #4]
 8017e2a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8017e2e:	9206      	str	r2, [sp, #24]
 8017e30:	1c5a      	adds	r2, r3, #1
 8017e32:	d13f      	bne.n	8017eb4 <_printf_float+0x17c>
 8017e34:	2306      	movs	r3, #6
 8017e36:	6063      	str	r3, [r4, #4]
 8017e38:	9b05      	ldr	r3, [sp, #20]
 8017e3a:	6861      	ldr	r1, [r4, #4]
 8017e3c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8017e40:	2300      	movs	r3, #0
 8017e42:	9303      	str	r3, [sp, #12]
 8017e44:	ab0a      	add	r3, sp, #40	; 0x28
 8017e46:	e9cd b301 	strd	fp, r3, [sp, #4]
 8017e4a:	ab09      	add	r3, sp, #36	; 0x24
 8017e4c:	ec49 8b10 	vmov	d0, r8, r9
 8017e50:	9300      	str	r3, [sp, #0]
 8017e52:	6022      	str	r2, [r4, #0]
 8017e54:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8017e58:	4628      	mov	r0, r5
 8017e5a:	f7ff fecd 	bl	8017bf8 <__cvt>
 8017e5e:	9b06      	ldr	r3, [sp, #24]
 8017e60:	9909      	ldr	r1, [sp, #36]	; 0x24
 8017e62:	2b47      	cmp	r3, #71	; 0x47
 8017e64:	4680      	mov	r8, r0
 8017e66:	d108      	bne.n	8017e7a <_printf_float+0x142>
 8017e68:	1cc8      	adds	r0, r1, #3
 8017e6a:	db02      	blt.n	8017e72 <_printf_float+0x13a>
 8017e6c:	6863      	ldr	r3, [r4, #4]
 8017e6e:	4299      	cmp	r1, r3
 8017e70:	dd41      	ble.n	8017ef6 <_printf_float+0x1be>
 8017e72:	f1ab 0b02 	sub.w	fp, fp, #2
 8017e76:	fa5f fb8b 	uxtb.w	fp, fp
 8017e7a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8017e7e:	d820      	bhi.n	8017ec2 <_printf_float+0x18a>
 8017e80:	3901      	subs	r1, #1
 8017e82:	465a      	mov	r2, fp
 8017e84:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8017e88:	9109      	str	r1, [sp, #36]	; 0x24
 8017e8a:	f7ff ff17 	bl	8017cbc <__exponent>
 8017e8e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8017e90:	1813      	adds	r3, r2, r0
 8017e92:	2a01      	cmp	r2, #1
 8017e94:	4681      	mov	r9, r0
 8017e96:	6123      	str	r3, [r4, #16]
 8017e98:	dc02      	bgt.n	8017ea0 <_printf_float+0x168>
 8017e9a:	6822      	ldr	r2, [r4, #0]
 8017e9c:	07d2      	lsls	r2, r2, #31
 8017e9e:	d501      	bpl.n	8017ea4 <_printf_float+0x16c>
 8017ea0:	3301      	adds	r3, #1
 8017ea2:	6123      	str	r3, [r4, #16]
 8017ea4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8017ea8:	2b00      	cmp	r3, #0
 8017eaa:	d09c      	beq.n	8017de6 <_printf_float+0xae>
 8017eac:	232d      	movs	r3, #45	; 0x2d
 8017eae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8017eb2:	e798      	b.n	8017de6 <_printf_float+0xae>
 8017eb4:	9a06      	ldr	r2, [sp, #24]
 8017eb6:	2a47      	cmp	r2, #71	; 0x47
 8017eb8:	d1be      	bne.n	8017e38 <_printf_float+0x100>
 8017eba:	2b00      	cmp	r3, #0
 8017ebc:	d1bc      	bne.n	8017e38 <_printf_float+0x100>
 8017ebe:	2301      	movs	r3, #1
 8017ec0:	e7b9      	b.n	8017e36 <_printf_float+0xfe>
 8017ec2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8017ec6:	d118      	bne.n	8017efa <_printf_float+0x1c2>
 8017ec8:	2900      	cmp	r1, #0
 8017eca:	6863      	ldr	r3, [r4, #4]
 8017ecc:	dd0b      	ble.n	8017ee6 <_printf_float+0x1ae>
 8017ece:	6121      	str	r1, [r4, #16]
 8017ed0:	b913      	cbnz	r3, 8017ed8 <_printf_float+0x1a0>
 8017ed2:	6822      	ldr	r2, [r4, #0]
 8017ed4:	07d0      	lsls	r0, r2, #31
 8017ed6:	d502      	bpl.n	8017ede <_printf_float+0x1a6>
 8017ed8:	3301      	adds	r3, #1
 8017eda:	440b      	add	r3, r1
 8017edc:	6123      	str	r3, [r4, #16]
 8017ede:	65a1      	str	r1, [r4, #88]	; 0x58
 8017ee0:	f04f 0900 	mov.w	r9, #0
 8017ee4:	e7de      	b.n	8017ea4 <_printf_float+0x16c>
 8017ee6:	b913      	cbnz	r3, 8017eee <_printf_float+0x1b6>
 8017ee8:	6822      	ldr	r2, [r4, #0]
 8017eea:	07d2      	lsls	r2, r2, #31
 8017eec:	d501      	bpl.n	8017ef2 <_printf_float+0x1ba>
 8017eee:	3302      	adds	r3, #2
 8017ef0:	e7f4      	b.n	8017edc <_printf_float+0x1a4>
 8017ef2:	2301      	movs	r3, #1
 8017ef4:	e7f2      	b.n	8017edc <_printf_float+0x1a4>
 8017ef6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8017efa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017efc:	4299      	cmp	r1, r3
 8017efe:	db05      	blt.n	8017f0c <_printf_float+0x1d4>
 8017f00:	6823      	ldr	r3, [r4, #0]
 8017f02:	6121      	str	r1, [r4, #16]
 8017f04:	07d8      	lsls	r0, r3, #31
 8017f06:	d5ea      	bpl.n	8017ede <_printf_float+0x1a6>
 8017f08:	1c4b      	adds	r3, r1, #1
 8017f0a:	e7e7      	b.n	8017edc <_printf_float+0x1a4>
 8017f0c:	2900      	cmp	r1, #0
 8017f0e:	bfd4      	ite	le
 8017f10:	f1c1 0202 	rsble	r2, r1, #2
 8017f14:	2201      	movgt	r2, #1
 8017f16:	4413      	add	r3, r2
 8017f18:	e7e0      	b.n	8017edc <_printf_float+0x1a4>
 8017f1a:	6823      	ldr	r3, [r4, #0]
 8017f1c:	055a      	lsls	r2, r3, #21
 8017f1e:	d407      	bmi.n	8017f30 <_printf_float+0x1f8>
 8017f20:	6923      	ldr	r3, [r4, #16]
 8017f22:	4642      	mov	r2, r8
 8017f24:	4631      	mov	r1, r6
 8017f26:	4628      	mov	r0, r5
 8017f28:	47b8      	blx	r7
 8017f2a:	3001      	adds	r0, #1
 8017f2c:	d12c      	bne.n	8017f88 <_printf_float+0x250>
 8017f2e:	e764      	b.n	8017dfa <_printf_float+0xc2>
 8017f30:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8017f34:	f240 80e0 	bls.w	80180f8 <_printf_float+0x3c0>
 8017f38:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8017f3c:	2200      	movs	r2, #0
 8017f3e:	2300      	movs	r3, #0
 8017f40:	f7e8 fdc2 	bl	8000ac8 <__aeabi_dcmpeq>
 8017f44:	2800      	cmp	r0, #0
 8017f46:	d034      	beq.n	8017fb2 <_printf_float+0x27a>
 8017f48:	4a37      	ldr	r2, [pc, #220]	; (8018028 <_printf_float+0x2f0>)
 8017f4a:	2301      	movs	r3, #1
 8017f4c:	4631      	mov	r1, r6
 8017f4e:	4628      	mov	r0, r5
 8017f50:	47b8      	blx	r7
 8017f52:	3001      	adds	r0, #1
 8017f54:	f43f af51 	beq.w	8017dfa <_printf_float+0xc2>
 8017f58:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8017f5c:	429a      	cmp	r2, r3
 8017f5e:	db02      	blt.n	8017f66 <_printf_float+0x22e>
 8017f60:	6823      	ldr	r3, [r4, #0]
 8017f62:	07d8      	lsls	r0, r3, #31
 8017f64:	d510      	bpl.n	8017f88 <_printf_float+0x250>
 8017f66:	ee18 3a10 	vmov	r3, s16
 8017f6a:	4652      	mov	r2, sl
 8017f6c:	4631      	mov	r1, r6
 8017f6e:	4628      	mov	r0, r5
 8017f70:	47b8      	blx	r7
 8017f72:	3001      	adds	r0, #1
 8017f74:	f43f af41 	beq.w	8017dfa <_printf_float+0xc2>
 8017f78:	f04f 0800 	mov.w	r8, #0
 8017f7c:	f104 091a 	add.w	r9, r4, #26
 8017f80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017f82:	3b01      	subs	r3, #1
 8017f84:	4543      	cmp	r3, r8
 8017f86:	dc09      	bgt.n	8017f9c <_printf_float+0x264>
 8017f88:	6823      	ldr	r3, [r4, #0]
 8017f8a:	079b      	lsls	r3, r3, #30
 8017f8c:	f100 8105 	bmi.w	801819a <_printf_float+0x462>
 8017f90:	68e0      	ldr	r0, [r4, #12]
 8017f92:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8017f94:	4298      	cmp	r0, r3
 8017f96:	bfb8      	it	lt
 8017f98:	4618      	movlt	r0, r3
 8017f9a:	e730      	b.n	8017dfe <_printf_float+0xc6>
 8017f9c:	2301      	movs	r3, #1
 8017f9e:	464a      	mov	r2, r9
 8017fa0:	4631      	mov	r1, r6
 8017fa2:	4628      	mov	r0, r5
 8017fa4:	47b8      	blx	r7
 8017fa6:	3001      	adds	r0, #1
 8017fa8:	f43f af27 	beq.w	8017dfa <_printf_float+0xc2>
 8017fac:	f108 0801 	add.w	r8, r8, #1
 8017fb0:	e7e6      	b.n	8017f80 <_printf_float+0x248>
 8017fb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017fb4:	2b00      	cmp	r3, #0
 8017fb6:	dc39      	bgt.n	801802c <_printf_float+0x2f4>
 8017fb8:	4a1b      	ldr	r2, [pc, #108]	; (8018028 <_printf_float+0x2f0>)
 8017fba:	2301      	movs	r3, #1
 8017fbc:	4631      	mov	r1, r6
 8017fbe:	4628      	mov	r0, r5
 8017fc0:	47b8      	blx	r7
 8017fc2:	3001      	adds	r0, #1
 8017fc4:	f43f af19 	beq.w	8017dfa <_printf_float+0xc2>
 8017fc8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8017fcc:	4313      	orrs	r3, r2
 8017fce:	d102      	bne.n	8017fd6 <_printf_float+0x29e>
 8017fd0:	6823      	ldr	r3, [r4, #0]
 8017fd2:	07d9      	lsls	r1, r3, #31
 8017fd4:	d5d8      	bpl.n	8017f88 <_printf_float+0x250>
 8017fd6:	ee18 3a10 	vmov	r3, s16
 8017fda:	4652      	mov	r2, sl
 8017fdc:	4631      	mov	r1, r6
 8017fde:	4628      	mov	r0, r5
 8017fe0:	47b8      	blx	r7
 8017fe2:	3001      	adds	r0, #1
 8017fe4:	f43f af09 	beq.w	8017dfa <_printf_float+0xc2>
 8017fe8:	f04f 0900 	mov.w	r9, #0
 8017fec:	f104 0a1a 	add.w	sl, r4, #26
 8017ff0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017ff2:	425b      	negs	r3, r3
 8017ff4:	454b      	cmp	r3, r9
 8017ff6:	dc01      	bgt.n	8017ffc <_printf_float+0x2c4>
 8017ff8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017ffa:	e792      	b.n	8017f22 <_printf_float+0x1ea>
 8017ffc:	2301      	movs	r3, #1
 8017ffe:	4652      	mov	r2, sl
 8018000:	4631      	mov	r1, r6
 8018002:	4628      	mov	r0, r5
 8018004:	47b8      	blx	r7
 8018006:	3001      	adds	r0, #1
 8018008:	f43f aef7 	beq.w	8017dfa <_printf_float+0xc2>
 801800c:	f109 0901 	add.w	r9, r9, #1
 8018010:	e7ee      	b.n	8017ff0 <_printf_float+0x2b8>
 8018012:	bf00      	nop
 8018014:	7fefffff 	.word	0x7fefffff
 8018018:	08047f75 	.word	0x08047f75
 801801c:	08047f79 	.word	0x08047f79
 8018020:	08047f81 	.word	0x08047f81
 8018024:	08047f7d 	.word	0x08047f7d
 8018028:	08047f85 	.word	0x08047f85
 801802c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801802e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8018030:	429a      	cmp	r2, r3
 8018032:	bfa8      	it	ge
 8018034:	461a      	movge	r2, r3
 8018036:	2a00      	cmp	r2, #0
 8018038:	4691      	mov	r9, r2
 801803a:	dc37      	bgt.n	80180ac <_printf_float+0x374>
 801803c:	f04f 0b00 	mov.w	fp, #0
 8018040:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8018044:	f104 021a 	add.w	r2, r4, #26
 8018048:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801804a:	9305      	str	r3, [sp, #20]
 801804c:	eba3 0309 	sub.w	r3, r3, r9
 8018050:	455b      	cmp	r3, fp
 8018052:	dc33      	bgt.n	80180bc <_printf_float+0x384>
 8018054:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8018058:	429a      	cmp	r2, r3
 801805a:	db3b      	blt.n	80180d4 <_printf_float+0x39c>
 801805c:	6823      	ldr	r3, [r4, #0]
 801805e:	07da      	lsls	r2, r3, #31
 8018060:	d438      	bmi.n	80180d4 <_printf_float+0x39c>
 8018062:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8018064:	9a05      	ldr	r2, [sp, #20]
 8018066:	9909      	ldr	r1, [sp, #36]	; 0x24
 8018068:	1a9a      	subs	r2, r3, r2
 801806a:	eba3 0901 	sub.w	r9, r3, r1
 801806e:	4591      	cmp	r9, r2
 8018070:	bfa8      	it	ge
 8018072:	4691      	movge	r9, r2
 8018074:	f1b9 0f00 	cmp.w	r9, #0
 8018078:	dc35      	bgt.n	80180e6 <_printf_float+0x3ae>
 801807a:	f04f 0800 	mov.w	r8, #0
 801807e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8018082:	f104 0a1a 	add.w	sl, r4, #26
 8018086:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801808a:	1a9b      	subs	r3, r3, r2
 801808c:	eba3 0309 	sub.w	r3, r3, r9
 8018090:	4543      	cmp	r3, r8
 8018092:	f77f af79 	ble.w	8017f88 <_printf_float+0x250>
 8018096:	2301      	movs	r3, #1
 8018098:	4652      	mov	r2, sl
 801809a:	4631      	mov	r1, r6
 801809c:	4628      	mov	r0, r5
 801809e:	47b8      	blx	r7
 80180a0:	3001      	adds	r0, #1
 80180a2:	f43f aeaa 	beq.w	8017dfa <_printf_float+0xc2>
 80180a6:	f108 0801 	add.w	r8, r8, #1
 80180aa:	e7ec      	b.n	8018086 <_printf_float+0x34e>
 80180ac:	4613      	mov	r3, r2
 80180ae:	4631      	mov	r1, r6
 80180b0:	4642      	mov	r2, r8
 80180b2:	4628      	mov	r0, r5
 80180b4:	47b8      	blx	r7
 80180b6:	3001      	adds	r0, #1
 80180b8:	d1c0      	bne.n	801803c <_printf_float+0x304>
 80180ba:	e69e      	b.n	8017dfa <_printf_float+0xc2>
 80180bc:	2301      	movs	r3, #1
 80180be:	4631      	mov	r1, r6
 80180c0:	4628      	mov	r0, r5
 80180c2:	9205      	str	r2, [sp, #20]
 80180c4:	47b8      	blx	r7
 80180c6:	3001      	adds	r0, #1
 80180c8:	f43f ae97 	beq.w	8017dfa <_printf_float+0xc2>
 80180cc:	9a05      	ldr	r2, [sp, #20]
 80180ce:	f10b 0b01 	add.w	fp, fp, #1
 80180d2:	e7b9      	b.n	8018048 <_printf_float+0x310>
 80180d4:	ee18 3a10 	vmov	r3, s16
 80180d8:	4652      	mov	r2, sl
 80180da:	4631      	mov	r1, r6
 80180dc:	4628      	mov	r0, r5
 80180de:	47b8      	blx	r7
 80180e0:	3001      	adds	r0, #1
 80180e2:	d1be      	bne.n	8018062 <_printf_float+0x32a>
 80180e4:	e689      	b.n	8017dfa <_printf_float+0xc2>
 80180e6:	9a05      	ldr	r2, [sp, #20]
 80180e8:	464b      	mov	r3, r9
 80180ea:	4442      	add	r2, r8
 80180ec:	4631      	mov	r1, r6
 80180ee:	4628      	mov	r0, r5
 80180f0:	47b8      	blx	r7
 80180f2:	3001      	adds	r0, #1
 80180f4:	d1c1      	bne.n	801807a <_printf_float+0x342>
 80180f6:	e680      	b.n	8017dfa <_printf_float+0xc2>
 80180f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80180fa:	2a01      	cmp	r2, #1
 80180fc:	dc01      	bgt.n	8018102 <_printf_float+0x3ca>
 80180fe:	07db      	lsls	r3, r3, #31
 8018100:	d538      	bpl.n	8018174 <_printf_float+0x43c>
 8018102:	2301      	movs	r3, #1
 8018104:	4642      	mov	r2, r8
 8018106:	4631      	mov	r1, r6
 8018108:	4628      	mov	r0, r5
 801810a:	47b8      	blx	r7
 801810c:	3001      	adds	r0, #1
 801810e:	f43f ae74 	beq.w	8017dfa <_printf_float+0xc2>
 8018112:	ee18 3a10 	vmov	r3, s16
 8018116:	4652      	mov	r2, sl
 8018118:	4631      	mov	r1, r6
 801811a:	4628      	mov	r0, r5
 801811c:	47b8      	blx	r7
 801811e:	3001      	adds	r0, #1
 8018120:	f43f ae6b 	beq.w	8017dfa <_printf_float+0xc2>
 8018124:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8018128:	2200      	movs	r2, #0
 801812a:	2300      	movs	r3, #0
 801812c:	f7e8 fccc 	bl	8000ac8 <__aeabi_dcmpeq>
 8018130:	b9d8      	cbnz	r0, 801816a <_printf_float+0x432>
 8018132:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8018134:	f108 0201 	add.w	r2, r8, #1
 8018138:	3b01      	subs	r3, #1
 801813a:	4631      	mov	r1, r6
 801813c:	4628      	mov	r0, r5
 801813e:	47b8      	blx	r7
 8018140:	3001      	adds	r0, #1
 8018142:	d10e      	bne.n	8018162 <_printf_float+0x42a>
 8018144:	e659      	b.n	8017dfa <_printf_float+0xc2>
 8018146:	2301      	movs	r3, #1
 8018148:	4652      	mov	r2, sl
 801814a:	4631      	mov	r1, r6
 801814c:	4628      	mov	r0, r5
 801814e:	47b8      	blx	r7
 8018150:	3001      	adds	r0, #1
 8018152:	f43f ae52 	beq.w	8017dfa <_printf_float+0xc2>
 8018156:	f108 0801 	add.w	r8, r8, #1
 801815a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801815c:	3b01      	subs	r3, #1
 801815e:	4543      	cmp	r3, r8
 8018160:	dcf1      	bgt.n	8018146 <_printf_float+0x40e>
 8018162:	464b      	mov	r3, r9
 8018164:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8018168:	e6dc      	b.n	8017f24 <_printf_float+0x1ec>
 801816a:	f04f 0800 	mov.w	r8, #0
 801816e:	f104 0a1a 	add.w	sl, r4, #26
 8018172:	e7f2      	b.n	801815a <_printf_float+0x422>
 8018174:	2301      	movs	r3, #1
 8018176:	4642      	mov	r2, r8
 8018178:	e7df      	b.n	801813a <_printf_float+0x402>
 801817a:	2301      	movs	r3, #1
 801817c:	464a      	mov	r2, r9
 801817e:	4631      	mov	r1, r6
 8018180:	4628      	mov	r0, r5
 8018182:	47b8      	blx	r7
 8018184:	3001      	adds	r0, #1
 8018186:	f43f ae38 	beq.w	8017dfa <_printf_float+0xc2>
 801818a:	f108 0801 	add.w	r8, r8, #1
 801818e:	68e3      	ldr	r3, [r4, #12]
 8018190:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8018192:	1a5b      	subs	r3, r3, r1
 8018194:	4543      	cmp	r3, r8
 8018196:	dcf0      	bgt.n	801817a <_printf_float+0x442>
 8018198:	e6fa      	b.n	8017f90 <_printf_float+0x258>
 801819a:	f04f 0800 	mov.w	r8, #0
 801819e:	f104 0919 	add.w	r9, r4, #25
 80181a2:	e7f4      	b.n	801818e <_printf_float+0x456>

080181a4 <_printf_common>:
 80181a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80181a8:	4616      	mov	r6, r2
 80181aa:	4699      	mov	r9, r3
 80181ac:	688a      	ldr	r2, [r1, #8]
 80181ae:	690b      	ldr	r3, [r1, #16]
 80181b0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80181b4:	4293      	cmp	r3, r2
 80181b6:	bfb8      	it	lt
 80181b8:	4613      	movlt	r3, r2
 80181ba:	6033      	str	r3, [r6, #0]
 80181bc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80181c0:	4607      	mov	r7, r0
 80181c2:	460c      	mov	r4, r1
 80181c4:	b10a      	cbz	r2, 80181ca <_printf_common+0x26>
 80181c6:	3301      	adds	r3, #1
 80181c8:	6033      	str	r3, [r6, #0]
 80181ca:	6823      	ldr	r3, [r4, #0]
 80181cc:	0699      	lsls	r1, r3, #26
 80181ce:	bf42      	ittt	mi
 80181d0:	6833      	ldrmi	r3, [r6, #0]
 80181d2:	3302      	addmi	r3, #2
 80181d4:	6033      	strmi	r3, [r6, #0]
 80181d6:	6825      	ldr	r5, [r4, #0]
 80181d8:	f015 0506 	ands.w	r5, r5, #6
 80181dc:	d106      	bne.n	80181ec <_printf_common+0x48>
 80181de:	f104 0a19 	add.w	sl, r4, #25
 80181e2:	68e3      	ldr	r3, [r4, #12]
 80181e4:	6832      	ldr	r2, [r6, #0]
 80181e6:	1a9b      	subs	r3, r3, r2
 80181e8:	42ab      	cmp	r3, r5
 80181ea:	dc26      	bgt.n	801823a <_printf_common+0x96>
 80181ec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80181f0:	1e13      	subs	r3, r2, #0
 80181f2:	6822      	ldr	r2, [r4, #0]
 80181f4:	bf18      	it	ne
 80181f6:	2301      	movne	r3, #1
 80181f8:	0692      	lsls	r2, r2, #26
 80181fa:	d42b      	bmi.n	8018254 <_printf_common+0xb0>
 80181fc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8018200:	4649      	mov	r1, r9
 8018202:	4638      	mov	r0, r7
 8018204:	47c0      	blx	r8
 8018206:	3001      	adds	r0, #1
 8018208:	d01e      	beq.n	8018248 <_printf_common+0xa4>
 801820a:	6823      	ldr	r3, [r4, #0]
 801820c:	68e5      	ldr	r5, [r4, #12]
 801820e:	6832      	ldr	r2, [r6, #0]
 8018210:	f003 0306 	and.w	r3, r3, #6
 8018214:	2b04      	cmp	r3, #4
 8018216:	bf08      	it	eq
 8018218:	1aad      	subeq	r5, r5, r2
 801821a:	68a3      	ldr	r3, [r4, #8]
 801821c:	6922      	ldr	r2, [r4, #16]
 801821e:	bf0c      	ite	eq
 8018220:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8018224:	2500      	movne	r5, #0
 8018226:	4293      	cmp	r3, r2
 8018228:	bfc4      	itt	gt
 801822a:	1a9b      	subgt	r3, r3, r2
 801822c:	18ed      	addgt	r5, r5, r3
 801822e:	2600      	movs	r6, #0
 8018230:	341a      	adds	r4, #26
 8018232:	42b5      	cmp	r5, r6
 8018234:	d11a      	bne.n	801826c <_printf_common+0xc8>
 8018236:	2000      	movs	r0, #0
 8018238:	e008      	b.n	801824c <_printf_common+0xa8>
 801823a:	2301      	movs	r3, #1
 801823c:	4652      	mov	r2, sl
 801823e:	4649      	mov	r1, r9
 8018240:	4638      	mov	r0, r7
 8018242:	47c0      	blx	r8
 8018244:	3001      	adds	r0, #1
 8018246:	d103      	bne.n	8018250 <_printf_common+0xac>
 8018248:	f04f 30ff 	mov.w	r0, #4294967295
 801824c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018250:	3501      	adds	r5, #1
 8018252:	e7c6      	b.n	80181e2 <_printf_common+0x3e>
 8018254:	18e1      	adds	r1, r4, r3
 8018256:	1c5a      	adds	r2, r3, #1
 8018258:	2030      	movs	r0, #48	; 0x30
 801825a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801825e:	4422      	add	r2, r4
 8018260:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8018264:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8018268:	3302      	adds	r3, #2
 801826a:	e7c7      	b.n	80181fc <_printf_common+0x58>
 801826c:	2301      	movs	r3, #1
 801826e:	4622      	mov	r2, r4
 8018270:	4649      	mov	r1, r9
 8018272:	4638      	mov	r0, r7
 8018274:	47c0      	blx	r8
 8018276:	3001      	adds	r0, #1
 8018278:	d0e6      	beq.n	8018248 <_printf_common+0xa4>
 801827a:	3601      	adds	r6, #1
 801827c:	e7d9      	b.n	8018232 <_printf_common+0x8e>
	...

08018280 <_printf_i>:
 8018280:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8018284:	7e0f      	ldrb	r7, [r1, #24]
 8018286:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8018288:	2f78      	cmp	r7, #120	; 0x78
 801828a:	4691      	mov	r9, r2
 801828c:	4680      	mov	r8, r0
 801828e:	460c      	mov	r4, r1
 8018290:	469a      	mov	sl, r3
 8018292:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8018296:	d807      	bhi.n	80182a8 <_printf_i+0x28>
 8018298:	2f62      	cmp	r7, #98	; 0x62
 801829a:	d80a      	bhi.n	80182b2 <_printf_i+0x32>
 801829c:	2f00      	cmp	r7, #0
 801829e:	f000 80d8 	beq.w	8018452 <_printf_i+0x1d2>
 80182a2:	2f58      	cmp	r7, #88	; 0x58
 80182a4:	f000 80a3 	beq.w	80183ee <_printf_i+0x16e>
 80182a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80182ac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80182b0:	e03a      	b.n	8018328 <_printf_i+0xa8>
 80182b2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80182b6:	2b15      	cmp	r3, #21
 80182b8:	d8f6      	bhi.n	80182a8 <_printf_i+0x28>
 80182ba:	a101      	add	r1, pc, #4	; (adr r1, 80182c0 <_printf_i+0x40>)
 80182bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80182c0:	08018319 	.word	0x08018319
 80182c4:	0801832d 	.word	0x0801832d
 80182c8:	080182a9 	.word	0x080182a9
 80182cc:	080182a9 	.word	0x080182a9
 80182d0:	080182a9 	.word	0x080182a9
 80182d4:	080182a9 	.word	0x080182a9
 80182d8:	0801832d 	.word	0x0801832d
 80182dc:	080182a9 	.word	0x080182a9
 80182e0:	080182a9 	.word	0x080182a9
 80182e4:	080182a9 	.word	0x080182a9
 80182e8:	080182a9 	.word	0x080182a9
 80182ec:	08018439 	.word	0x08018439
 80182f0:	0801835d 	.word	0x0801835d
 80182f4:	0801841b 	.word	0x0801841b
 80182f8:	080182a9 	.word	0x080182a9
 80182fc:	080182a9 	.word	0x080182a9
 8018300:	0801845b 	.word	0x0801845b
 8018304:	080182a9 	.word	0x080182a9
 8018308:	0801835d 	.word	0x0801835d
 801830c:	080182a9 	.word	0x080182a9
 8018310:	080182a9 	.word	0x080182a9
 8018314:	08018423 	.word	0x08018423
 8018318:	682b      	ldr	r3, [r5, #0]
 801831a:	1d1a      	adds	r2, r3, #4
 801831c:	681b      	ldr	r3, [r3, #0]
 801831e:	602a      	str	r2, [r5, #0]
 8018320:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8018324:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8018328:	2301      	movs	r3, #1
 801832a:	e0a3      	b.n	8018474 <_printf_i+0x1f4>
 801832c:	6820      	ldr	r0, [r4, #0]
 801832e:	6829      	ldr	r1, [r5, #0]
 8018330:	0606      	lsls	r6, r0, #24
 8018332:	f101 0304 	add.w	r3, r1, #4
 8018336:	d50a      	bpl.n	801834e <_printf_i+0xce>
 8018338:	680e      	ldr	r6, [r1, #0]
 801833a:	602b      	str	r3, [r5, #0]
 801833c:	2e00      	cmp	r6, #0
 801833e:	da03      	bge.n	8018348 <_printf_i+0xc8>
 8018340:	232d      	movs	r3, #45	; 0x2d
 8018342:	4276      	negs	r6, r6
 8018344:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8018348:	485e      	ldr	r0, [pc, #376]	; (80184c4 <_printf_i+0x244>)
 801834a:	230a      	movs	r3, #10
 801834c:	e019      	b.n	8018382 <_printf_i+0x102>
 801834e:	680e      	ldr	r6, [r1, #0]
 8018350:	602b      	str	r3, [r5, #0]
 8018352:	f010 0f40 	tst.w	r0, #64	; 0x40
 8018356:	bf18      	it	ne
 8018358:	b236      	sxthne	r6, r6
 801835a:	e7ef      	b.n	801833c <_printf_i+0xbc>
 801835c:	682b      	ldr	r3, [r5, #0]
 801835e:	6820      	ldr	r0, [r4, #0]
 8018360:	1d19      	adds	r1, r3, #4
 8018362:	6029      	str	r1, [r5, #0]
 8018364:	0601      	lsls	r1, r0, #24
 8018366:	d501      	bpl.n	801836c <_printf_i+0xec>
 8018368:	681e      	ldr	r6, [r3, #0]
 801836a:	e002      	b.n	8018372 <_printf_i+0xf2>
 801836c:	0646      	lsls	r6, r0, #25
 801836e:	d5fb      	bpl.n	8018368 <_printf_i+0xe8>
 8018370:	881e      	ldrh	r6, [r3, #0]
 8018372:	4854      	ldr	r0, [pc, #336]	; (80184c4 <_printf_i+0x244>)
 8018374:	2f6f      	cmp	r7, #111	; 0x6f
 8018376:	bf0c      	ite	eq
 8018378:	2308      	moveq	r3, #8
 801837a:	230a      	movne	r3, #10
 801837c:	2100      	movs	r1, #0
 801837e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8018382:	6865      	ldr	r5, [r4, #4]
 8018384:	60a5      	str	r5, [r4, #8]
 8018386:	2d00      	cmp	r5, #0
 8018388:	bfa2      	ittt	ge
 801838a:	6821      	ldrge	r1, [r4, #0]
 801838c:	f021 0104 	bicge.w	r1, r1, #4
 8018390:	6021      	strge	r1, [r4, #0]
 8018392:	b90e      	cbnz	r6, 8018398 <_printf_i+0x118>
 8018394:	2d00      	cmp	r5, #0
 8018396:	d04d      	beq.n	8018434 <_printf_i+0x1b4>
 8018398:	4615      	mov	r5, r2
 801839a:	fbb6 f1f3 	udiv	r1, r6, r3
 801839e:	fb03 6711 	mls	r7, r3, r1, r6
 80183a2:	5dc7      	ldrb	r7, [r0, r7]
 80183a4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80183a8:	4637      	mov	r7, r6
 80183aa:	42bb      	cmp	r3, r7
 80183ac:	460e      	mov	r6, r1
 80183ae:	d9f4      	bls.n	801839a <_printf_i+0x11a>
 80183b0:	2b08      	cmp	r3, #8
 80183b2:	d10b      	bne.n	80183cc <_printf_i+0x14c>
 80183b4:	6823      	ldr	r3, [r4, #0]
 80183b6:	07de      	lsls	r6, r3, #31
 80183b8:	d508      	bpl.n	80183cc <_printf_i+0x14c>
 80183ba:	6923      	ldr	r3, [r4, #16]
 80183bc:	6861      	ldr	r1, [r4, #4]
 80183be:	4299      	cmp	r1, r3
 80183c0:	bfde      	ittt	le
 80183c2:	2330      	movle	r3, #48	; 0x30
 80183c4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80183c8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80183cc:	1b52      	subs	r2, r2, r5
 80183ce:	6122      	str	r2, [r4, #16]
 80183d0:	f8cd a000 	str.w	sl, [sp]
 80183d4:	464b      	mov	r3, r9
 80183d6:	aa03      	add	r2, sp, #12
 80183d8:	4621      	mov	r1, r4
 80183da:	4640      	mov	r0, r8
 80183dc:	f7ff fee2 	bl	80181a4 <_printf_common>
 80183e0:	3001      	adds	r0, #1
 80183e2:	d14c      	bne.n	801847e <_printf_i+0x1fe>
 80183e4:	f04f 30ff 	mov.w	r0, #4294967295
 80183e8:	b004      	add	sp, #16
 80183ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80183ee:	4835      	ldr	r0, [pc, #212]	; (80184c4 <_printf_i+0x244>)
 80183f0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80183f4:	6829      	ldr	r1, [r5, #0]
 80183f6:	6823      	ldr	r3, [r4, #0]
 80183f8:	f851 6b04 	ldr.w	r6, [r1], #4
 80183fc:	6029      	str	r1, [r5, #0]
 80183fe:	061d      	lsls	r5, r3, #24
 8018400:	d514      	bpl.n	801842c <_printf_i+0x1ac>
 8018402:	07df      	lsls	r7, r3, #31
 8018404:	bf44      	itt	mi
 8018406:	f043 0320 	orrmi.w	r3, r3, #32
 801840a:	6023      	strmi	r3, [r4, #0]
 801840c:	b91e      	cbnz	r6, 8018416 <_printf_i+0x196>
 801840e:	6823      	ldr	r3, [r4, #0]
 8018410:	f023 0320 	bic.w	r3, r3, #32
 8018414:	6023      	str	r3, [r4, #0]
 8018416:	2310      	movs	r3, #16
 8018418:	e7b0      	b.n	801837c <_printf_i+0xfc>
 801841a:	6823      	ldr	r3, [r4, #0]
 801841c:	f043 0320 	orr.w	r3, r3, #32
 8018420:	6023      	str	r3, [r4, #0]
 8018422:	2378      	movs	r3, #120	; 0x78
 8018424:	4828      	ldr	r0, [pc, #160]	; (80184c8 <_printf_i+0x248>)
 8018426:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801842a:	e7e3      	b.n	80183f4 <_printf_i+0x174>
 801842c:	0659      	lsls	r1, r3, #25
 801842e:	bf48      	it	mi
 8018430:	b2b6      	uxthmi	r6, r6
 8018432:	e7e6      	b.n	8018402 <_printf_i+0x182>
 8018434:	4615      	mov	r5, r2
 8018436:	e7bb      	b.n	80183b0 <_printf_i+0x130>
 8018438:	682b      	ldr	r3, [r5, #0]
 801843a:	6826      	ldr	r6, [r4, #0]
 801843c:	6961      	ldr	r1, [r4, #20]
 801843e:	1d18      	adds	r0, r3, #4
 8018440:	6028      	str	r0, [r5, #0]
 8018442:	0635      	lsls	r5, r6, #24
 8018444:	681b      	ldr	r3, [r3, #0]
 8018446:	d501      	bpl.n	801844c <_printf_i+0x1cc>
 8018448:	6019      	str	r1, [r3, #0]
 801844a:	e002      	b.n	8018452 <_printf_i+0x1d2>
 801844c:	0670      	lsls	r0, r6, #25
 801844e:	d5fb      	bpl.n	8018448 <_printf_i+0x1c8>
 8018450:	8019      	strh	r1, [r3, #0]
 8018452:	2300      	movs	r3, #0
 8018454:	6123      	str	r3, [r4, #16]
 8018456:	4615      	mov	r5, r2
 8018458:	e7ba      	b.n	80183d0 <_printf_i+0x150>
 801845a:	682b      	ldr	r3, [r5, #0]
 801845c:	1d1a      	adds	r2, r3, #4
 801845e:	602a      	str	r2, [r5, #0]
 8018460:	681d      	ldr	r5, [r3, #0]
 8018462:	6862      	ldr	r2, [r4, #4]
 8018464:	2100      	movs	r1, #0
 8018466:	4628      	mov	r0, r5
 8018468:	f7e7 feba 	bl	80001e0 <memchr>
 801846c:	b108      	cbz	r0, 8018472 <_printf_i+0x1f2>
 801846e:	1b40      	subs	r0, r0, r5
 8018470:	6060      	str	r0, [r4, #4]
 8018472:	6863      	ldr	r3, [r4, #4]
 8018474:	6123      	str	r3, [r4, #16]
 8018476:	2300      	movs	r3, #0
 8018478:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801847c:	e7a8      	b.n	80183d0 <_printf_i+0x150>
 801847e:	6923      	ldr	r3, [r4, #16]
 8018480:	462a      	mov	r2, r5
 8018482:	4649      	mov	r1, r9
 8018484:	4640      	mov	r0, r8
 8018486:	47d0      	blx	sl
 8018488:	3001      	adds	r0, #1
 801848a:	d0ab      	beq.n	80183e4 <_printf_i+0x164>
 801848c:	6823      	ldr	r3, [r4, #0]
 801848e:	079b      	lsls	r3, r3, #30
 8018490:	d413      	bmi.n	80184ba <_printf_i+0x23a>
 8018492:	68e0      	ldr	r0, [r4, #12]
 8018494:	9b03      	ldr	r3, [sp, #12]
 8018496:	4298      	cmp	r0, r3
 8018498:	bfb8      	it	lt
 801849a:	4618      	movlt	r0, r3
 801849c:	e7a4      	b.n	80183e8 <_printf_i+0x168>
 801849e:	2301      	movs	r3, #1
 80184a0:	4632      	mov	r2, r6
 80184a2:	4649      	mov	r1, r9
 80184a4:	4640      	mov	r0, r8
 80184a6:	47d0      	blx	sl
 80184a8:	3001      	adds	r0, #1
 80184aa:	d09b      	beq.n	80183e4 <_printf_i+0x164>
 80184ac:	3501      	adds	r5, #1
 80184ae:	68e3      	ldr	r3, [r4, #12]
 80184b0:	9903      	ldr	r1, [sp, #12]
 80184b2:	1a5b      	subs	r3, r3, r1
 80184b4:	42ab      	cmp	r3, r5
 80184b6:	dcf2      	bgt.n	801849e <_printf_i+0x21e>
 80184b8:	e7eb      	b.n	8018492 <_printf_i+0x212>
 80184ba:	2500      	movs	r5, #0
 80184bc:	f104 0619 	add.w	r6, r4, #25
 80184c0:	e7f5      	b.n	80184ae <_printf_i+0x22e>
 80184c2:	bf00      	nop
 80184c4:	08047f87 	.word	0x08047f87
 80184c8:	08047f98 	.word	0x08047f98

080184cc <_scanf_float>:
 80184cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80184d0:	b087      	sub	sp, #28
 80184d2:	4617      	mov	r7, r2
 80184d4:	9303      	str	r3, [sp, #12]
 80184d6:	688b      	ldr	r3, [r1, #8]
 80184d8:	1e5a      	subs	r2, r3, #1
 80184da:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80184de:	bf83      	ittte	hi
 80184e0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80184e4:	195b      	addhi	r3, r3, r5
 80184e6:	9302      	strhi	r3, [sp, #8]
 80184e8:	2300      	movls	r3, #0
 80184ea:	bf86      	itte	hi
 80184ec:	f240 135d 	movwhi	r3, #349	; 0x15d
 80184f0:	608b      	strhi	r3, [r1, #8]
 80184f2:	9302      	strls	r3, [sp, #8]
 80184f4:	680b      	ldr	r3, [r1, #0]
 80184f6:	468b      	mov	fp, r1
 80184f8:	2500      	movs	r5, #0
 80184fa:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80184fe:	f84b 3b1c 	str.w	r3, [fp], #28
 8018502:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8018506:	4680      	mov	r8, r0
 8018508:	460c      	mov	r4, r1
 801850a:	465e      	mov	r6, fp
 801850c:	46aa      	mov	sl, r5
 801850e:	46a9      	mov	r9, r5
 8018510:	9501      	str	r5, [sp, #4]
 8018512:	68a2      	ldr	r2, [r4, #8]
 8018514:	b152      	cbz	r2, 801852c <_scanf_float+0x60>
 8018516:	683b      	ldr	r3, [r7, #0]
 8018518:	781b      	ldrb	r3, [r3, #0]
 801851a:	2b4e      	cmp	r3, #78	; 0x4e
 801851c:	d864      	bhi.n	80185e8 <_scanf_float+0x11c>
 801851e:	2b40      	cmp	r3, #64	; 0x40
 8018520:	d83c      	bhi.n	801859c <_scanf_float+0xd0>
 8018522:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8018526:	b2c8      	uxtb	r0, r1
 8018528:	280e      	cmp	r0, #14
 801852a:	d93a      	bls.n	80185a2 <_scanf_float+0xd6>
 801852c:	f1b9 0f00 	cmp.w	r9, #0
 8018530:	d003      	beq.n	801853a <_scanf_float+0x6e>
 8018532:	6823      	ldr	r3, [r4, #0]
 8018534:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8018538:	6023      	str	r3, [r4, #0]
 801853a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801853e:	f1ba 0f01 	cmp.w	sl, #1
 8018542:	f200 8113 	bhi.w	801876c <_scanf_float+0x2a0>
 8018546:	455e      	cmp	r6, fp
 8018548:	f200 8105 	bhi.w	8018756 <_scanf_float+0x28a>
 801854c:	2501      	movs	r5, #1
 801854e:	4628      	mov	r0, r5
 8018550:	b007      	add	sp, #28
 8018552:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018556:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 801855a:	2a0d      	cmp	r2, #13
 801855c:	d8e6      	bhi.n	801852c <_scanf_float+0x60>
 801855e:	a101      	add	r1, pc, #4	; (adr r1, 8018564 <_scanf_float+0x98>)
 8018560:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8018564:	080186a3 	.word	0x080186a3
 8018568:	0801852d 	.word	0x0801852d
 801856c:	0801852d 	.word	0x0801852d
 8018570:	0801852d 	.word	0x0801852d
 8018574:	08018703 	.word	0x08018703
 8018578:	080186db 	.word	0x080186db
 801857c:	0801852d 	.word	0x0801852d
 8018580:	0801852d 	.word	0x0801852d
 8018584:	080186b1 	.word	0x080186b1
 8018588:	0801852d 	.word	0x0801852d
 801858c:	0801852d 	.word	0x0801852d
 8018590:	0801852d 	.word	0x0801852d
 8018594:	0801852d 	.word	0x0801852d
 8018598:	08018669 	.word	0x08018669
 801859c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80185a0:	e7db      	b.n	801855a <_scanf_float+0x8e>
 80185a2:	290e      	cmp	r1, #14
 80185a4:	d8c2      	bhi.n	801852c <_scanf_float+0x60>
 80185a6:	a001      	add	r0, pc, #4	; (adr r0, 80185ac <_scanf_float+0xe0>)
 80185a8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80185ac:	0801865b 	.word	0x0801865b
 80185b0:	0801852d 	.word	0x0801852d
 80185b4:	0801865b 	.word	0x0801865b
 80185b8:	080186ef 	.word	0x080186ef
 80185bc:	0801852d 	.word	0x0801852d
 80185c0:	08018609 	.word	0x08018609
 80185c4:	08018645 	.word	0x08018645
 80185c8:	08018645 	.word	0x08018645
 80185cc:	08018645 	.word	0x08018645
 80185d0:	08018645 	.word	0x08018645
 80185d4:	08018645 	.word	0x08018645
 80185d8:	08018645 	.word	0x08018645
 80185dc:	08018645 	.word	0x08018645
 80185e0:	08018645 	.word	0x08018645
 80185e4:	08018645 	.word	0x08018645
 80185e8:	2b6e      	cmp	r3, #110	; 0x6e
 80185ea:	d809      	bhi.n	8018600 <_scanf_float+0x134>
 80185ec:	2b60      	cmp	r3, #96	; 0x60
 80185ee:	d8b2      	bhi.n	8018556 <_scanf_float+0x8a>
 80185f0:	2b54      	cmp	r3, #84	; 0x54
 80185f2:	d077      	beq.n	80186e4 <_scanf_float+0x218>
 80185f4:	2b59      	cmp	r3, #89	; 0x59
 80185f6:	d199      	bne.n	801852c <_scanf_float+0x60>
 80185f8:	2d07      	cmp	r5, #7
 80185fa:	d197      	bne.n	801852c <_scanf_float+0x60>
 80185fc:	2508      	movs	r5, #8
 80185fe:	e029      	b.n	8018654 <_scanf_float+0x188>
 8018600:	2b74      	cmp	r3, #116	; 0x74
 8018602:	d06f      	beq.n	80186e4 <_scanf_float+0x218>
 8018604:	2b79      	cmp	r3, #121	; 0x79
 8018606:	e7f6      	b.n	80185f6 <_scanf_float+0x12a>
 8018608:	6821      	ldr	r1, [r4, #0]
 801860a:	05c8      	lsls	r0, r1, #23
 801860c:	d51a      	bpl.n	8018644 <_scanf_float+0x178>
 801860e:	9b02      	ldr	r3, [sp, #8]
 8018610:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8018614:	6021      	str	r1, [r4, #0]
 8018616:	f109 0901 	add.w	r9, r9, #1
 801861a:	b11b      	cbz	r3, 8018624 <_scanf_float+0x158>
 801861c:	3b01      	subs	r3, #1
 801861e:	3201      	adds	r2, #1
 8018620:	9302      	str	r3, [sp, #8]
 8018622:	60a2      	str	r2, [r4, #8]
 8018624:	68a3      	ldr	r3, [r4, #8]
 8018626:	3b01      	subs	r3, #1
 8018628:	60a3      	str	r3, [r4, #8]
 801862a:	6923      	ldr	r3, [r4, #16]
 801862c:	3301      	adds	r3, #1
 801862e:	6123      	str	r3, [r4, #16]
 8018630:	687b      	ldr	r3, [r7, #4]
 8018632:	3b01      	subs	r3, #1
 8018634:	2b00      	cmp	r3, #0
 8018636:	607b      	str	r3, [r7, #4]
 8018638:	f340 8084 	ble.w	8018744 <_scanf_float+0x278>
 801863c:	683b      	ldr	r3, [r7, #0]
 801863e:	3301      	adds	r3, #1
 8018640:	603b      	str	r3, [r7, #0]
 8018642:	e766      	b.n	8018512 <_scanf_float+0x46>
 8018644:	eb1a 0f05 	cmn.w	sl, r5
 8018648:	f47f af70 	bne.w	801852c <_scanf_float+0x60>
 801864c:	6822      	ldr	r2, [r4, #0]
 801864e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8018652:	6022      	str	r2, [r4, #0]
 8018654:	f806 3b01 	strb.w	r3, [r6], #1
 8018658:	e7e4      	b.n	8018624 <_scanf_float+0x158>
 801865a:	6822      	ldr	r2, [r4, #0]
 801865c:	0610      	lsls	r0, r2, #24
 801865e:	f57f af65 	bpl.w	801852c <_scanf_float+0x60>
 8018662:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8018666:	e7f4      	b.n	8018652 <_scanf_float+0x186>
 8018668:	f1ba 0f00 	cmp.w	sl, #0
 801866c:	d10e      	bne.n	801868c <_scanf_float+0x1c0>
 801866e:	f1b9 0f00 	cmp.w	r9, #0
 8018672:	d10e      	bne.n	8018692 <_scanf_float+0x1c6>
 8018674:	6822      	ldr	r2, [r4, #0]
 8018676:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 801867a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 801867e:	d108      	bne.n	8018692 <_scanf_float+0x1c6>
 8018680:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8018684:	6022      	str	r2, [r4, #0]
 8018686:	f04f 0a01 	mov.w	sl, #1
 801868a:	e7e3      	b.n	8018654 <_scanf_float+0x188>
 801868c:	f1ba 0f02 	cmp.w	sl, #2
 8018690:	d055      	beq.n	801873e <_scanf_float+0x272>
 8018692:	2d01      	cmp	r5, #1
 8018694:	d002      	beq.n	801869c <_scanf_float+0x1d0>
 8018696:	2d04      	cmp	r5, #4
 8018698:	f47f af48 	bne.w	801852c <_scanf_float+0x60>
 801869c:	3501      	adds	r5, #1
 801869e:	b2ed      	uxtb	r5, r5
 80186a0:	e7d8      	b.n	8018654 <_scanf_float+0x188>
 80186a2:	f1ba 0f01 	cmp.w	sl, #1
 80186a6:	f47f af41 	bne.w	801852c <_scanf_float+0x60>
 80186aa:	f04f 0a02 	mov.w	sl, #2
 80186ae:	e7d1      	b.n	8018654 <_scanf_float+0x188>
 80186b0:	b97d      	cbnz	r5, 80186d2 <_scanf_float+0x206>
 80186b2:	f1b9 0f00 	cmp.w	r9, #0
 80186b6:	f47f af3c 	bne.w	8018532 <_scanf_float+0x66>
 80186ba:	6822      	ldr	r2, [r4, #0]
 80186bc:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80186c0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80186c4:	f47f af39 	bne.w	801853a <_scanf_float+0x6e>
 80186c8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80186cc:	6022      	str	r2, [r4, #0]
 80186ce:	2501      	movs	r5, #1
 80186d0:	e7c0      	b.n	8018654 <_scanf_float+0x188>
 80186d2:	2d03      	cmp	r5, #3
 80186d4:	d0e2      	beq.n	801869c <_scanf_float+0x1d0>
 80186d6:	2d05      	cmp	r5, #5
 80186d8:	e7de      	b.n	8018698 <_scanf_float+0x1cc>
 80186da:	2d02      	cmp	r5, #2
 80186dc:	f47f af26 	bne.w	801852c <_scanf_float+0x60>
 80186e0:	2503      	movs	r5, #3
 80186e2:	e7b7      	b.n	8018654 <_scanf_float+0x188>
 80186e4:	2d06      	cmp	r5, #6
 80186e6:	f47f af21 	bne.w	801852c <_scanf_float+0x60>
 80186ea:	2507      	movs	r5, #7
 80186ec:	e7b2      	b.n	8018654 <_scanf_float+0x188>
 80186ee:	6822      	ldr	r2, [r4, #0]
 80186f0:	0591      	lsls	r1, r2, #22
 80186f2:	f57f af1b 	bpl.w	801852c <_scanf_float+0x60>
 80186f6:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80186fa:	6022      	str	r2, [r4, #0]
 80186fc:	f8cd 9004 	str.w	r9, [sp, #4]
 8018700:	e7a8      	b.n	8018654 <_scanf_float+0x188>
 8018702:	6822      	ldr	r2, [r4, #0]
 8018704:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8018708:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 801870c:	d006      	beq.n	801871c <_scanf_float+0x250>
 801870e:	0550      	lsls	r0, r2, #21
 8018710:	f57f af0c 	bpl.w	801852c <_scanf_float+0x60>
 8018714:	f1b9 0f00 	cmp.w	r9, #0
 8018718:	f43f af0f 	beq.w	801853a <_scanf_float+0x6e>
 801871c:	0591      	lsls	r1, r2, #22
 801871e:	bf58      	it	pl
 8018720:	9901      	ldrpl	r1, [sp, #4]
 8018722:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8018726:	bf58      	it	pl
 8018728:	eba9 0101 	subpl.w	r1, r9, r1
 801872c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8018730:	bf58      	it	pl
 8018732:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8018736:	6022      	str	r2, [r4, #0]
 8018738:	f04f 0900 	mov.w	r9, #0
 801873c:	e78a      	b.n	8018654 <_scanf_float+0x188>
 801873e:	f04f 0a03 	mov.w	sl, #3
 8018742:	e787      	b.n	8018654 <_scanf_float+0x188>
 8018744:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8018748:	4639      	mov	r1, r7
 801874a:	4640      	mov	r0, r8
 801874c:	4798      	blx	r3
 801874e:	2800      	cmp	r0, #0
 8018750:	f43f aedf 	beq.w	8018512 <_scanf_float+0x46>
 8018754:	e6ea      	b.n	801852c <_scanf_float+0x60>
 8018756:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801875a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801875e:	463a      	mov	r2, r7
 8018760:	4640      	mov	r0, r8
 8018762:	4798      	blx	r3
 8018764:	6923      	ldr	r3, [r4, #16]
 8018766:	3b01      	subs	r3, #1
 8018768:	6123      	str	r3, [r4, #16]
 801876a:	e6ec      	b.n	8018546 <_scanf_float+0x7a>
 801876c:	1e6b      	subs	r3, r5, #1
 801876e:	2b06      	cmp	r3, #6
 8018770:	d825      	bhi.n	80187be <_scanf_float+0x2f2>
 8018772:	2d02      	cmp	r5, #2
 8018774:	d836      	bhi.n	80187e4 <_scanf_float+0x318>
 8018776:	455e      	cmp	r6, fp
 8018778:	f67f aee8 	bls.w	801854c <_scanf_float+0x80>
 801877c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8018780:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8018784:	463a      	mov	r2, r7
 8018786:	4640      	mov	r0, r8
 8018788:	4798      	blx	r3
 801878a:	6923      	ldr	r3, [r4, #16]
 801878c:	3b01      	subs	r3, #1
 801878e:	6123      	str	r3, [r4, #16]
 8018790:	e7f1      	b.n	8018776 <_scanf_float+0x2aa>
 8018792:	9802      	ldr	r0, [sp, #8]
 8018794:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8018798:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 801879c:	9002      	str	r0, [sp, #8]
 801879e:	463a      	mov	r2, r7
 80187a0:	4640      	mov	r0, r8
 80187a2:	4798      	blx	r3
 80187a4:	6923      	ldr	r3, [r4, #16]
 80187a6:	3b01      	subs	r3, #1
 80187a8:	6123      	str	r3, [r4, #16]
 80187aa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80187ae:	fa5f fa8a 	uxtb.w	sl, sl
 80187b2:	f1ba 0f02 	cmp.w	sl, #2
 80187b6:	d1ec      	bne.n	8018792 <_scanf_float+0x2c6>
 80187b8:	3d03      	subs	r5, #3
 80187ba:	b2ed      	uxtb	r5, r5
 80187bc:	1b76      	subs	r6, r6, r5
 80187be:	6823      	ldr	r3, [r4, #0]
 80187c0:	05da      	lsls	r2, r3, #23
 80187c2:	d52f      	bpl.n	8018824 <_scanf_float+0x358>
 80187c4:	055b      	lsls	r3, r3, #21
 80187c6:	d510      	bpl.n	80187ea <_scanf_float+0x31e>
 80187c8:	455e      	cmp	r6, fp
 80187ca:	f67f aebf 	bls.w	801854c <_scanf_float+0x80>
 80187ce:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80187d2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80187d6:	463a      	mov	r2, r7
 80187d8:	4640      	mov	r0, r8
 80187da:	4798      	blx	r3
 80187dc:	6923      	ldr	r3, [r4, #16]
 80187de:	3b01      	subs	r3, #1
 80187e0:	6123      	str	r3, [r4, #16]
 80187e2:	e7f1      	b.n	80187c8 <_scanf_float+0x2fc>
 80187e4:	46aa      	mov	sl, r5
 80187e6:	9602      	str	r6, [sp, #8]
 80187e8:	e7df      	b.n	80187aa <_scanf_float+0x2de>
 80187ea:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80187ee:	6923      	ldr	r3, [r4, #16]
 80187f0:	2965      	cmp	r1, #101	; 0x65
 80187f2:	f103 33ff 	add.w	r3, r3, #4294967295
 80187f6:	f106 35ff 	add.w	r5, r6, #4294967295
 80187fa:	6123      	str	r3, [r4, #16]
 80187fc:	d00c      	beq.n	8018818 <_scanf_float+0x34c>
 80187fe:	2945      	cmp	r1, #69	; 0x45
 8018800:	d00a      	beq.n	8018818 <_scanf_float+0x34c>
 8018802:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8018806:	463a      	mov	r2, r7
 8018808:	4640      	mov	r0, r8
 801880a:	4798      	blx	r3
 801880c:	6923      	ldr	r3, [r4, #16]
 801880e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8018812:	3b01      	subs	r3, #1
 8018814:	1eb5      	subs	r5, r6, #2
 8018816:	6123      	str	r3, [r4, #16]
 8018818:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801881c:	463a      	mov	r2, r7
 801881e:	4640      	mov	r0, r8
 8018820:	4798      	blx	r3
 8018822:	462e      	mov	r6, r5
 8018824:	6825      	ldr	r5, [r4, #0]
 8018826:	f015 0510 	ands.w	r5, r5, #16
 801882a:	d159      	bne.n	80188e0 <_scanf_float+0x414>
 801882c:	7035      	strb	r5, [r6, #0]
 801882e:	6823      	ldr	r3, [r4, #0]
 8018830:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8018834:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8018838:	d11b      	bne.n	8018872 <_scanf_float+0x3a6>
 801883a:	9b01      	ldr	r3, [sp, #4]
 801883c:	454b      	cmp	r3, r9
 801883e:	eba3 0209 	sub.w	r2, r3, r9
 8018842:	d123      	bne.n	801888c <_scanf_float+0x3c0>
 8018844:	2200      	movs	r2, #0
 8018846:	4659      	mov	r1, fp
 8018848:	4640      	mov	r0, r8
 801884a:	f000 ff8b 	bl	8019764 <_strtod_r>
 801884e:	6822      	ldr	r2, [r4, #0]
 8018850:	9b03      	ldr	r3, [sp, #12]
 8018852:	f012 0f02 	tst.w	r2, #2
 8018856:	ec57 6b10 	vmov	r6, r7, d0
 801885a:	681b      	ldr	r3, [r3, #0]
 801885c:	d021      	beq.n	80188a2 <_scanf_float+0x3d6>
 801885e:	9903      	ldr	r1, [sp, #12]
 8018860:	1d1a      	adds	r2, r3, #4
 8018862:	600a      	str	r2, [r1, #0]
 8018864:	681b      	ldr	r3, [r3, #0]
 8018866:	e9c3 6700 	strd	r6, r7, [r3]
 801886a:	68e3      	ldr	r3, [r4, #12]
 801886c:	3301      	adds	r3, #1
 801886e:	60e3      	str	r3, [r4, #12]
 8018870:	e66d      	b.n	801854e <_scanf_float+0x82>
 8018872:	9b04      	ldr	r3, [sp, #16]
 8018874:	2b00      	cmp	r3, #0
 8018876:	d0e5      	beq.n	8018844 <_scanf_float+0x378>
 8018878:	9905      	ldr	r1, [sp, #20]
 801887a:	230a      	movs	r3, #10
 801887c:	462a      	mov	r2, r5
 801887e:	3101      	adds	r1, #1
 8018880:	4640      	mov	r0, r8
 8018882:	f000 fff7 	bl	8019874 <_strtol_r>
 8018886:	9b04      	ldr	r3, [sp, #16]
 8018888:	9e05      	ldr	r6, [sp, #20]
 801888a:	1ac2      	subs	r2, r0, r3
 801888c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8018890:	429e      	cmp	r6, r3
 8018892:	bf28      	it	cs
 8018894:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8018898:	4912      	ldr	r1, [pc, #72]	; (80188e4 <_scanf_float+0x418>)
 801889a:	4630      	mov	r0, r6
 801889c:	f000 f8fe 	bl	8018a9c <siprintf>
 80188a0:	e7d0      	b.n	8018844 <_scanf_float+0x378>
 80188a2:	9903      	ldr	r1, [sp, #12]
 80188a4:	f012 0f04 	tst.w	r2, #4
 80188a8:	f103 0204 	add.w	r2, r3, #4
 80188ac:	600a      	str	r2, [r1, #0]
 80188ae:	d1d9      	bne.n	8018864 <_scanf_float+0x398>
 80188b0:	f8d3 8000 	ldr.w	r8, [r3]
 80188b4:	ee10 2a10 	vmov	r2, s0
 80188b8:	ee10 0a10 	vmov	r0, s0
 80188bc:	463b      	mov	r3, r7
 80188be:	4639      	mov	r1, r7
 80188c0:	f7e8 f934 	bl	8000b2c <__aeabi_dcmpun>
 80188c4:	b128      	cbz	r0, 80188d2 <_scanf_float+0x406>
 80188c6:	4808      	ldr	r0, [pc, #32]	; (80188e8 <_scanf_float+0x41c>)
 80188c8:	f000 f8ae 	bl	8018a28 <nanf>
 80188cc:	ed88 0a00 	vstr	s0, [r8]
 80188d0:	e7cb      	b.n	801886a <_scanf_float+0x39e>
 80188d2:	4630      	mov	r0, r6
 80188d4:	4639      	mov	r1, r7
 80188d6:	f7e8 f987 	bl	8000be8 <__aeabi_d2f>
 80188da:	f8c8 0000 	str.w	r0, [r8]
 80188de:	e7c4      	b.n	801886a <_scanf_float+0x39e>
 80188e0:	2500      	movs	r5, #0
 80188e2:	e634      	b.n	801854e <_scanf_float+0x82>
 80188e4:	08047fa9 	.word	0x08047fa9
 80188e8:	08047f5f 	.word	0x08047f5f

080188ec <iprintf>:
 80188ec:	b40f      	push	{r0, r1, r2, r3}
 80188ee:	4b0a      	ldr	r3, [pc, #40]	; (8018918 <iprintf+0x2c>)
 80188f0:	b513      	push	{r0, r1, r4, lr}
 80188f2:	681c      	ldr	r4, [r3, #0]
 80188f4:	b124      	cbz	r4, 8018900 <iprintf+0x14>
 80188f6:	69a3      	ldr	r3, [r4, #24]
 80188f8:	b913      	cbnz	r3, 8018900 <iprintf+0x14>
 80188fa:	4620      	mov	r0, r4
 80188fc:	f002 f818 	bl	801a930 <__sinit>
 8018900:	ab05      	add	r3, sp, #20
 8018902:	9a04      	ldr	r2, [sp, #16]
 8018904:	68a1      	ldr	r1, [r4, #8]
 8018906:	9301      	str	r3, [sp, #4]
 8018908:	4620      	mov	r0, r4
 801890a:	f7ff f845 	bl	8017998 <_vfiprintf_r>
 801890e:	b002      	add	sp, #8
 8018910:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018914:	b004      	add	sp, #16
 8018916:	4770      	bx	lr
 8018918:	20000058 	.word	0x20000058

0801891c <_puts_r>:
 801891c:	b570      	push	{r4, r5, r6, lr}
 801891e:	460e      	mov	r6, r1
 8018920:	4605      	mov	r5, r0
 8018922:	b118      	cbz	r0, 801892c <_puts_r+0x10>
 8018924:	6983      	ldr	r3, [r0, #24]
 8018926:	b90b      	cbnz	r3, 801892c <_puts_r+0x10>
 8018928:	f002 f802 	bl	801a930 <__sinit>
 801892c:	69ab      	ldr	r3, [r5, #24]
 801892e:	68ac      	ldr	r4, [r5, #8]
 8018930:	b913      	cbnz	r3, 8018938 <_puts_r+0x1c>
 8018932:	4628      	mov	r0, r5
 8018934:	f001 fffc 	bl	801a930 <__sinit>
 8018938:	4b2c      	ldr	r3, [pc, #176]	; (80189ec <_puts_r+0xd0>)
 801893a:	429c      	cmp	r4, r3
 801893c:	d120      	bne.n	8018980 <_puts_r+0x64>
 801893e:	686c      	ldr	r4, [r5, #4]
 8018940:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8018942:	07db      	lsls	r3, r3, #31
 8018944:	d405      	bmi.n	8018952 <_puts_r+0x36>
 8018946:	89a3      	ldrh	r3, [r4, #12]
 8018948:	0598      	lsls	r0, r3, #22
 801894a:	d402      	bmi.n	8018952 <_puts_r+0x36>
 801894c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801894e:	f002 fc00 	bl	801b152 <__retarget_lock_acquire_recursive>
 8018952:	89a3      	ldrh	r3, [r4, #12]
 8018954:	0719      	lsls	r1, r3, #28
 8018956:	d51d      	bpl.n	8018994 <_puts_r+0x78>
 8018958:	6923      	ldr	r3, [r4, #16]
 801895a:	b1db      	cbz	r3, 8018994 <_puts_r+0x78>
 801895c:	3e01      	subs	r6, #1
 801895e:	68a3      	ldr	r3, [r4, #8]
 8018960:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8018964:	3b01      	subs	r3, #1
 8018966:	60a3      	str	r3, [r4, #8]
 8018968:	bb39      	cbnz	r1, 80189ba <_puts_r+0x9e>
 801896a:	2b00      	cmp	r3, #0
 801896c:	da38      	bge.n	80189e0 <_puts_r+0xc4>
 801896e:	4622      	mov	r2, r4
 8018970:	210a      	movs	r1, #10
 8018972:	4628      	mov	r0, r5
 8018974:	f000 ff80 	bl	8019878 <__swbuf_r>
 8018978:	3001      	adds	r0, #1
 801897a:	d011      	beq.n	80189a0 <_puts_r+0x84>
 801897c:	250a      	movs	r5, #10
 801897e:	e011      	b.n	80189a4 <_puts_r+0x88>
 8018980:	4b1b      	ldr	r3, [pc, #108]	; (80189f0 <_puts_r+0xd4>)
 8018982:	429c      	cmp	r4, r3
 8018984:	d101      	bne.n	801898a <_puts_r+0x6e>
 8018986:	68ac      	ldr	r4, [r5, #8]
 8018988:	e7da      	b.n	8018940 <_puts_r+0x24>
 801898a:	4b1a      	ldr	r3, [pc, #104]	; (80189f4 <_puts_r+0xd8>)
 801898c:	429c      	cmp	r4, r3
 801898e:	bf08      	it	eq
 8018990:	68ec      	ldreq	r4, [r5, #12]
 8018992:	e7d5      	b.n	8018940 <_puts_r+0x24>
 8018994:	4621      	mov	r1, r4
 8018996:	4628      	mov	r0, r5
 8018998:	f000 ffc0 	bl	801991c <__swsetup_r>
 801899c:	2800      	cmp	r0, #0
 801899e:	d0dd      	beq.n	801895c <_puts_r+0x40>
 80189a0:	f04f 35ff 	mov.w	r5, #4294967295
 80189a4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80189a6:	07da      	lsls	r2, r3, #31
 80189a8:	d405      	bmi.n	80189b6 <_puts_r+0x9a>
 80189aa:	89a3      	ldrh	r3, [r4, #12]
 80189ac:	059b      	lsls	r3, r3, #22
 80189ae:	d402      	bmi.n	80189b6 <_puts_r+0x9a>
 80189b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80189b2:	f002 fbcf 	bl	801b154 <__retarget_lock_release_recursive>
 80189b6:	4628      	mov	r0, r5
 80189b8:	bd70      	pop	{r4, r5, r6, pc}
 80189ba:	2b00      	cmp	r3, #0
 80189bc:	da04      	bge.n	80189c8 <_puts_r+0xac>
 80189be:	69a2      	ldr	r2, [r4, #24]
 80189c0:	429a      	cmp	r2, r3
 80189c2:	dc06      	bgt.n	80189d2 <_puts_r+0xb6>
 80189c4:	290a      	cmp	r1, #10
 80189c6:	d004      	beq.n	80189d2 <_puts_r+0xb6>
 80189c8:	6823      	ldr	r3, [r4, #0]
 80189ca:	1c5a      	adds	r2, r3, #1
 80189cc:	6022      	str	r2, [r4, #0]
 80189ce:	7019      	strb	r1, [r3, #0]
 80189d0:	e7c5      	b.n	801895e <_puts_r+0x42>
 80189d2:	4622      	mov	r2, r4
 80189d4:	4628      	mov	r0, r5
 80189d6:	f000 ff4f 	bl	8019878 <__swbuf_r>
 80189da:	3001      	adds	r0, #1
 80189dc:	d1bf      	bne.n	801895e <_puts_r+0x42>
 80189de:	e7df      	b.n	80189a0 <_puts_r+0x84>
 80189e0:	6823      	ldr	r3, [r4, #0]
 80189e2:	250a      	movs	r5, #10
 80189e4:	1c5a      	adds	r2, r3, #1
 80189e6:	6022      	str	r2, [r4, #0]
 80189e8:	701d      	strb	r5, [r3, #0]
 80189ea:	e7db      	b.n	80189a4 <_puts_r+0x88>
 80189ec:	080481b4 	.word	0x080481b4
 80189f0:	080481d4 	.word	0x080481d4
 80189f4:	08048194 	.word	0x08048194

080189f8 <puts>:
 80189f8:	4b02      	ldr	r3, [pc, #8]	; (8018a04 <puts+0xc>)
 80189fa:	4601      	mov	r1, r0
 80189fc:	6818      	ldr	r0, [r3, #0]
 80189fe:	f7ff bf8d 	b.w	801891c <_puts_r>
 8018a02:	bf00      	nop
 8018a04:	20000058 	.word	0x20000058

08018a08 <_sbrk_r>:
 8018a08:	b538      	push	{r3, r4, r5, lr}
 8018a0a:	4d06      	ldr	r5, [pc, #24]	; (8018a24 <_sbrk_r+0x1c>)
 8018a0c:	2300      	movs	r3, #0
 8018a0e:	4604      	mov	r4, r0
 8018a10:	4608      	mov	r0, r1
 8018a12:	602b      	str	r3, [r5, #0]
 8018a14:	f7e8 fc46 	bl	80012a4 <_sbrk>
 8018a18:	1c43      	adds	r3, r0, #1
 8018a1a:	d102      	bne.n	8018a22 <_sbrk_r+0x1a>
 8018a1c:	682b      	ldr	r3, [r5, #0]
 8018a1e:	b103      	cbz	r3, 8018a22 <_sbrk_r+0x1a>
 8018a20:	6023      	str	r3, [r4, #0]
 8018a22:	bd38      	pop	{r3, r4, r5, pc}
 8018a24:	20005cb4 	.word	0x20005cb4

08018a28 <nanf>:
 8018a28:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8018a30 <nanf+0x8>
 8018a2c:	4770      	bx	lr
 8018a2e:	bf00      	nop
 8018a30:	7fc00000 	.word	0x7fc00000

08018a34 <sniprintf>:
 8018a34:	b40c      	push	{r2, r3}
 8018a36:	b530      	push	{r4, r5, lr}
 8018a38:	4b17      	ldr	r3, [pc, #92]	; (8018a98 <sniprintf+0x64>)
 8018a3a:	1e0c      	subs	r4, r1, #0
 8018a3c:	681d      	ldr	r5, [r3, #0]
 8018a3e:	b09d      	sub	sp, #116	; 0x74
 8018a40:	da08      	bge.n	8018a54 <sniprintf+0x20>
 8018a42:	238b      	movs	r3, #139	; 0x8b
 8018a44:	602b      	str	r3, [r5, #0]
 8018a46:	f04f 30ff 	mov.w	r0, #4294967295
 8018a4a:	b01d      	add	sp, #116	; 0x74
 8018a4c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8018a50:	b002      	add	sp, #8
 8018a52:	4770      	bx	lr
 8018a54:	f44f 7302 	mov.w	r3, #520	; 0x208
 8018a58:	f8ad 3014 	strh.w	r3, [sp, #20]
 8018a5c:	bf14      	ite	ne
 8018a5e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8018a62:	4623      	moveq	r3, r4
 8018a64:	9304      	str	r3, [sp, #16]
 8018a66:	9307      	str	r3, [sp, #28]
 8018a68:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8018a6c:	9002      	str	r0, [sp, #8]
 8018a6e:	9006      	str	r0, [sp, #24]
 8018a70:	f8ad 3016 	strh.w	r3, [sp, #22]
 8018a74:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8018a76:	ab21      	add	r3, sp, #132	; 0x84
 8018a78:	a902      	add	r1, sp, #8
 8018a7a:	4628      	mov	r0, r5
 8018a7c:	9301      	str	r3, [sp, #4]
 8018a7e:	f003 f969 	bl	801bd54 <_svfiprintf_r>
 8018a82:	1c43      	adds	r3, r0, #1
 8018a84:	bfbc      	itt	lt
 8018a86:	238b      	movlt	r3, #139	; 0x8b
 8018a88:	602b      	strlt	r3, [r5, #0]
 8018a8a:	2c00      	cmp	r4, #0
 8018a8c:	d0dd      	beq.n	8018a4a <sniprintf+0x16>
 8018a8e:	9b02      	ldr	r3, [sp, #8]
 8018a90:	2200      	movs	r2, #0
 8018a92:	701a      	strb	r2, [r3, #0]
 8018a94:	e7d9      	b.n	8018a4a <sniprintf+0x16>
 8018a96:	bf00      	nop
 8018a98:	20000058 	.word	0x20000058

08018a9c <siprintf>:
 8018a9c:	b40e      	push	{r1, r2, r3}
 8018a9e:	b500      	push	{lr}
 8018aa0:	b09c      	sub	sp, #112	; 0x70
 8018aa2:	ab1d      	add	r3, sp, #116	; 0x74
 8018aa4:	9002      	str	r0, [sp, #8]
 8018aa6:	9006      	str	r0, [sp, #24]
 8018aa8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8018aac:	4809      	ldr	r0, [pc, #36]	; (8018ad4 <siprintf+0x38>)
 8018aae:	9107      	str	r1, [sp, #28]
 8018ab0:	9104      	str	r1, [sp, #16]
 8018ab2:	4909      	ldr	r1, [pc, #36]	; (8018ad8 <siprintf+0x3c>)
 8018ab4:	f853 2b04 	ldr.w	r2, [r3], #4
 8018ab8:	9105      	str	r1, [sp, #20]
 8018aba:	6800      	ldr	r0, [r0, #0]
 8018abc:	9301      	str	r3, [sp, #4]
 8018abe:	a902      	add	r1, sp, #8
 8018ac0:	f003 f948 	bl	801bd54 <_svfiprintf_r>
 8018ac4:	9b02      	ldr	r3, [sp, #8]
 8018ac6:	2200      	movs	r2, #0
 8018ac8:	701a      	strb	r2, [r3, #0]
 8018aca:	b01c      	add	sp, #112	; 0x70
 8018acc:	f85d eb04 	ldr.w	lr, [sp], #4
 8018ad0:	b003      	add	sp, #12
 8018ad2:	4770      	bx	lr
 8018ad4:	20000058 	.word	0x20000058
 8018ad8:	ffff0208 	.word	0xffff0208

08018adc <strchr>:
 8018adc:	b2c9      	uxtb	r1, r1
 8018ade:	4603      	mov	r3, r0
 8018ae0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8018ae4:	b11a      	cbz	r2, 8018aee <strchr+0x12>
 8018ae6:	428a      	cmp	r2, r1
 8018ae8:	d1f9      	bne.n	8018ade <strchr+0x2>
 8018aea:	4618      	mov	r0, r3
 8018aec:	4770      	bx	lr
 8018aee:	2900      	cmp	r1, #0
 8018af0:	bf18      	it	ne
 8018af2:	2300      	movne	r3, #0
 8018af4:	e7f9      	b.n	8018aea <strchr+0xe>

08018af6 <strrchr>:
 8018af6:	b538      	push	{r3, r4, r5, lr}
 8018af8:	4603      	mov	r3, r0
 8018afa:	460c      	mov	r4, r1
 8018afc:	b969      	cbnz	r1, 8018b1a <strrchr+0x24>
 8018afe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018b02:	f7ff bfeb 	b.w	8018adc <strchr>
 8018b06:	1c43      	adds	r3, r0, #1
 8018b08:	4605      	mov	r5, r0
 8018b0a:	4621      	mov	r1, r4
 8018b0c:	4618      	mov	r0, r3
 8018b0e:	f7ff ffe5 	bl	8018adc <strchr>
 8018b12:	2800      	cmp	r0, #0
 8018b14:	d1f7      	bne.n	8018b06 <strrchr+0x10>
 8018b16:	4628      	mov	r0, r5
 8018b18:	bd38      	pop	{r3, r4, r5, pc}
 8018b1a:	2500      	movs	r5, #0
 8018b1c:	e7f5      	b.n	8018b0a <strrchr+0x14>

08018b1e <sulp>:
 8018b1e:	b570      	push	{r4, r5, r6, lr}
 8018b20:	4604      	mov	r4, r0
 8018b22:	460d      	mov	r5, r1
 8018b24:	ec45 4b10 	vmov	d0, r4, r5
 8018b28:	4616      	mov	r6, r2
 8018b2a:	f002 ff23 	bl	801b974 <__ulp>
 8018b2e:	ec51 0b10 	vmov	r0, r1, d0
 8018b32:	b17e      	cbz	r6, 8018b54 <sulp+0x36>
 8018b34:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8018b38:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8018b3c:	2b00      	cmp	r3, #0
 8018b3e:	dd09      	ble.n	8018b54 <sulp+0x36>
 8018b40:	051b      	lsls	r3, r3, #20
 8018b42:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8018b46:	2400      	movs	r4, #0
 8018b48:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8018b4c:	4622      	mov	r2, r4
 8018b4e:	462b      	mov	r3, r5
 8018b50:	f7e7 fd52 	bl	80005f8 <__aeabi_dmul>
 8018b54:	bd70      	pop	{r4, r5, r6, pc}
	...

08018b58 <_strtod_l>:
 8018b58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018b5c:	ed2d 8b02 	vpush	{d8}
 8018b60:	b09d      	sub	sp, #116	; 0x74
 8018b62:	461f      	mov	r7, r3
 8018b64:	2300      	movs	r3, #0
 8018b66:	9318      	str	r3, [sp, #96]	; 0x60
 8018b68:	4ba2      	ldr	r3, [pc, #648]	; (8018df4 <_strtod_l+0x29c>)
 8018b6a:	9213      	str	r2, [sp, #76]	; 0x4c
 8018b6c:	681b      	ldr	r3, [r3, #0]
 8018b6e:	9305      	str	r3, [sp, #20]
 8018b70:	4604      	mov	r4, r0
 8018b72:	4618      	mov	r0, r3
 8018b74:	4688      	mov	r8, r1
 8018b76:	f7e7 fb2b 	bl	80001d0 <strlen>
 8018b7a:	f04f 0a00 	mov.w	sl, #0
 8018b7e:	4605      	mov	r5, r0
 8018b80:	f04f 0b00 	mov.w	fp, #0
 8018b84:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8018b88:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8018b8a:	781a      	ldrb	r2, [r3, #0]
 8018b8c:	2a2b      	cmp	r2, #43	; 0x2b
 8018b8e:	d04e      	beq.n	8018c2e <_strtod_l+0xd6>
 8018b90:	d83b      	bhi.n	8018c0a <_strtod_l+0xb2>
 8018b92:	2a0d      	cmp	r2, #13
 8018b94:	d834      	bhi.n	8018c00 <_strtod_l+0xa8>
 8018b96:	2a08      	cmp	r2, #8
 8018b98:	d834      	bhi.n	8018c04 <_strtod_l+0xac>
 8018b9a:	2a00      	cmp	r2, #0
 8018b9c:	d03e      	beq.n	8018c1c <_strtod_l+0xc4>
 8018b9e:	2300      	movs	r3, #0
 8018ba0:	930a      	str	r3, [sp, #40]	; 0x28
 8018ba2:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8018ba4:	7833      	ldrb	r3, [r6, #0]
 8018ba6:	2b30      	cmp	r3, #48	; 0x30
 8018ba8:	f040 80b0 	bne.w	8018d0c <_strtod_l+0x1b4>
 8018bac:	7873      	ldrb	r3, [r6, #1]
 8018bae:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8018bb2:	2b58      	cmp	r3, #88	; 0x58
 8018bb4:	d168      	bne.n	8018c88 <_strtod_l+0x130>
 8018bb6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8018bb8:	9301      	str	r3, [sp, #4]
 8018bba:	ab18      	add	r3, sp, #96	; 0x60
 8018bbc:	9702      	str	r7, [sp, #8]
 8018bbe:	9300      	str	r3, [sp, #0]
 8018bc0:	4a8d      	ldr	r2, [pc, #564]	; (8018df8 <_strtod_l+0x2a0>)
 8018bc2:	ab19      	add	r3, sp, #100	; 0x64
 8018bc4:	a917      	add	r1, sp, #92	; 0x5c
 8018bc6:	4620      	mov	r0, r4
 8018bc8:	f001 ffb6 	bl	801ab38 <__gethex>
 8018bcc:	f010 0707 	ands.w	r7, r0, #7
 8018bd0:	4605      	mov	r5, r0
 8018bd2:	d005      	beq.n	8018be0 <_strtod_l+0x88>
 8018bd4:	2f06      	cmp	r7, #6
 8018bd6:	d12c      	bne.n	8018c32 <_strtod_l+0xda>
 8018bd8:	3601      	adds	r6, #1
 8018bda:	2300      	movs	r3, #0
 8018bdc:	9617      	str	r6, [sp, #92]	; 0x5c
 8018bde:	930a      	str	r3, [sp, #40]	; 0x28
 8018be0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8018be2:	2b00      	cmp	r3, #0
 8018be4:	f040 8590 	bne.w	8019708 <_strtod_l+0xbb0>
 8018be8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8018bea:	b1eb      	cbz	r3, 8018c28 <_strtod_l+0xd0>
 8018bec:	4652      	mov	r2, sl
 8018bee:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8018bf2:	ec43 2b10 	vmov	d0, r2, r3
 8018bf6:	b01d      	add	sp, #116	; 0x74
 8018bf8:	ecbd 8b02 	vpop	{d8}
 8018bfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018c00:	2a20      	cmp	r2, #32
 8018c02:	d1cc      	bne.n	8018b9e <_strtod_l+0x46>
 8018c04:	3301      	adds	r3, #1
 8018c06:	9317      	str	r3, [sp, #92]	; 0x5c
 8018c08:	e7be      	b.n	8018b88 <_strtod_l+0x30>
 8018c0a:	2a2d      	cmp	r2, #45	; 0x2d
 8018c0c:	d1c7      	bne.n	8018b9e <_strtod_l+0x46>
 8018c0e:	2201      	movs	r2, #1
 8018c10:	920a      	str	r2, [sp, #40]	; 0x28
 8018c12:	1c5a      	adds	r2, r3, #1
 8018c14:	9217      	str	r2, [sp, #92]	; 0x5c
 8018c16:	785b      	ldrb	r3, [r3, #1]
 8018c18:	2b00      	cmp	r3, #0
 8018c1a:	d1c2      	bne.n	8018ba2 <_strtod_l+0x4a>
 8018c1c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8018c1e:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8018c22:	2b00      	cmp	r3, #0
 8018c24:	f040 856e 	bne.w	8019704 <_strtod_l+0xbac>
 8018c28:	4652      	mov	r2, sl
 8018c2a:	465b      	mov	r3, fp
 8018c2c:	e7e1      	b.n	8018bf2 <_strtod_l+0x9a>
 8018c2e:	2200      	movs	r2, #0
 8018c30:	e7ee      	b.n	8018c10 <_strtod_l+0xb8>
 8018c32:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8018c34:	b13a      	cbz	r2, 8018c46 <_strtod_l+0xee>
 8018c36:	2135      	movs	r1, #53	; 0x35
 8018c38:	a81a      	add	r0, sp, #104	; 0x68
 8018c3a:	f002 ffa6 	bl	801bb8a <__copybits>
 8018c3e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8018c40:	4620      	mov	r0, r4
 8018c42:	f002 fb65 	bl	801b310 <_Bfree>
 8018c46:	3f01      	subs	r7, #1
 8018c48:	2f04      	cmp	r7, #4
 8018c4a:	d806      	bhi.n	8018c5a <_strtod_l+0x102>
 8018c4c:	e8df f007 	tbb	[pc, r7]
 8018c50:	1714030a 	.word	0x1714030a
 8018c54:	0a          	.byte	0x0a
 8018c55:	00          	.byte	0x00
 8018c56:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8018c5a:	0728      	lsls	r0, r5, #28
 8018c5c:	d5c0      	bpl.n	8018be0 <_strtod_l+0x88>
 8018c5e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8018c62:	e7bd      	b.n	8018be0 <_strtod_l+0x88>
 8018c64:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8018c68:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8018c6a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8018c6e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8018c72:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8018c76:	e7f0      	b.n	8018c5a <_strtod_l+0x102>
 8018c78:	f8df b180 	ldr.w	fp, [pc, #384]	; 8018dfc <_strtod_l+0x2a4>
 8018c7c:	e7ed      	b.n	8018c5a <_strtod_l+0x102>
 8018c7e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8018c82:	f04f 3aff 	mov.w	sl, #4294967295
 8018c86:	e7e8      	b.n	8018c5a <_strtod_l+0x102>
 8018c88:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8018c8a:	1c5a      	adds	r2, r3, #1
 8018c8c:	9217      	str	r2, [sp, #92]	; 0x5c
 8018c8e:	785b      	ldrb	r3, [r3, #1]
 8018c90:	2b30      	cmp	r3, #48	; 0x30
 8018c92:	d0f9      	beq.n	8018c88 <_strtod_l+0x130>
 8018c94:	2b00      	cmp	r3, #0
 8018c96:	d0a3      	beq.n	8018be0 <_strtod_l+0x88>
 8018c98:	2301      	movs	r3, #1
 8018c9a:	f04f 0900 	mov.w	r9, #0
 8018c9e:	9304      	str	r3, [sp, #16]
 8018ca0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8018ca2:	9308      	str	r3, [sp, #32]
 8018ca4:	f8cd 901c 	str.w	r9, [sp, #28]
 8018ca8:	464f      	mov	r7, r9
 8018caa:	220a      	movs	r2, #10
 8018cac:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8018cae:	7806      	ldrb	r6, [r0, #0]
 8018cb0:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8018cb4:	b2d9      	uxtb	r1, r3
 8018cb6:	2909      	cmp	r1, #9
 8018cb8:	d92a      	bls.n	8018d10 <_strtod_l+0x1b8>
 8018cba:	9905      	ldr	r1, [sp, #20]
 8018cbc:	462a      	mov	r2, r5
 8018cbe:	f003 f9da 	bl	801c076 <strncmp>
 8018cc2:	b398      	cbz	r0, 8018d2c <_strtod_l+0x1d4>
 8018cc4:	2000      	movs	r0, #0
 8018cc6:	4632      	mov	r2, r6
 8018cc8:	463d      	mov	r5, r7
 8018cca:	9005      	str	r0, [sp, #20]
 8018ccc:	4603      	mov	r3, r0
 8018cce:	2a65      	cmp	r2, #101	; 0x65
 8018cd0:	d001      	beq.n	8018cd6 <_strtod_l+0x17e>
 8018cd2:	2a45      	cmp	r2, #69	; 0x45
 8018cd4:	d118      	bne.n	8018d08 <_strtod_l+0x1b0>
 8018cd6:	b91d      	cbnz	r5, 8018ce0 <_strtod_l+0x188>
 8018cd8:	9a04      	ldr	r2, [sp, #16]
 8018cda:	4302      	orrs	r2, r0
 8018cdc:	d09e      	beq.n	8018c1c <_strtod_l+0xc4>
 8018cde:	2500      	movs	r5, #0
 8018ce0:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8018ce4:	f108 0201 	add.w	r2, r8, #1
 8018ce8:	9217      	str	r2, [sp, #92]	; 0x5c
 8018cea:	f898 2001 	ldrb.w	r2, [r8, #1]
 8018cee:	2a2b      	cmp	r2, #43	; 0x2b
 8018cf0:	d075      	beq.n	8018dde <_strtod_l+0x286>
 8018cf2:	2a2d      	cmp	r2, #45	; 0x2d
 8018cf4:	d07b      	beq.n	8018dee <_strtod_l+0x296>
 8018cf6:	f04f 0c00 	mov.w	ip, #0
 8018cfa:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8018cfe:	2909      	cmp	r1, #9
 8018d00:	f240 8082 	bls.w	8018e08 <_strtod_l+0x2b0>
 8018d04:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8018d08:	2600      	movs	r6, #0
 8018d0a:	e09d      	b.n	8018e48 <_strtod_l+0x2f0>
 8018d0c:	2300      	movs	r3, #0
 8018d0e:	e7c4      	b.n	8018c9a <_strtod_l+0x142>
 8018d10:	2f08      	cmp	r7, #8
 8018d12:	bfd8      	it	le
 8018d14:	9907      	ldrle	r1, [sp, #28]
 8018d16:	f100 0001 	add.w	r0, r0, #1
 8018d1a:	bfda      	itte	le
 8018d1c:	fb02 3301 	mlale	r3, r2, r1, r3
 8018d20:	9307      	strle	r3, [sp, #28]
 8018d22:	fb02 3909 	mlagt	r9, r2, r9, r3
 8018d26:	3701      	adds	r7, #1
 8018d28:	9017      	str	r0, [sp, #92]	; 0x5c
 8018d2a:	e7bf      	b.n	8018cac <_strtod_l+0x154>
 8018d2c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8018d2e:	195a      	adds	r2, r3, r5
 8018d30:	9217      	str	r2, [sp, #92]	; 0x5c
 8018d32:	5d5a      	ldrb	r2, [r3, r5]
 8018d34:	2f00      	cmp	r7, #0
 8018d36:	d037      	beq.n	8018da8 <_strtod_l+0x250>
 8018d38:	9005      	str	r0, [sp, #20]
 8018d3a:	463d      	mov	r5, r7
 8018d3c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8018d40:	2b09      	cmp	r3, #9
 8018d42:	d912      	bls.n	8018d6a <_strtod_l+0x212>
 8018d44:	2301      	movs	r3, #1
 8018d46:	e7c2      	b.n	8018cce <_strtod_l+0x176>
 8018d48:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8018d4a:	1c5a      	adds	r2, r3, #1
 8018d4c:	9217      	str	r2, [sp, #92]	; 0x5c
 8018d4e:	785a      	ldrb	r2, [r3, #1]
 8018d50:	3001      	adds	r0, #1
 8018d52:	2a30      	cmp	r2, #48	; 0x30
 8018d54:	d0f8      	beq.n	8018d48 <_strtod_l+0x1f0>
 8018d56:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8018d5a:	2b08      	cmp	r3, #8
 8018d5c:	f200 84d9 	bhi.w	8019712 <_strtod_l+0xbba>
 8018d60:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8018d62:	9005      	str	r0, [sp, #20]
 8018d64:	2000      	movs	r0, #0
 8018d66:	9308      	str	r3, [sp, #32]
 8018d68:	4605      	mov	r5, r0
 8018d6a:	3a30      	subs	r2, #48	; 0x30
 8018d6c:	f100 0301 	add.w	r3, r0, #1
 8018d70:	d014      	beq.n	8018d9c <_strtod_l+0x244>
 8018d72:	9905      	ldr	r1, [sp, #20]
 8018d74:	4419      	add	r1, r3
 8018d76:	9105      	str	r1, [sp, #20]
 8018d78:	462b      	mov	r3, r5
 8018d7a:	eb00 0e05 	add.w	lr, r0, r5
 8018d7e:	210a      	movs	r1, #10
 8018d80:	4573      	cmp	r3, lr
 8018d82:	d113      	bne.n	8018dac <_strtod_l+0x254>
 8018d84:	182b      	adds	r3, r5, r0
 8018d86:	2b08      	cmp	r3, #8
 8018d88:	f105 0501 	add.w	r5, r5, #1
 8018d8c:	4405      	add	r5, r0
 8018d8e:	dc1c      	bgt.n	8018dca <_strtod_l+0x272>
 8018d90:	9907      	ldr	r1, [sp, #28]
 8018d92:	230a      	movs	r3, #10
 8018d94:	fb03 2301 	mla	r3, r3, r1, r2
 8018d98:	9307      	str	r3, [sp, #28]
 8018d9a:	2300      	movs	r3, #0
 8018d9c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8018d9e:	1c51      	adds	r1, r2, #1
 8018da0:	9117      	str	r1, [sp, #92]	; 0x5c
 8018da2:	7852      	ldrb	r2, [r2, #1]
 8018da4:	4618      	mov	r0, r3
 8018da6:	e7c9      	b.n	8018d3c <_strtod_l+0x1e4>
 8018da8:	4638      	mov	r0, r7
 8018daa:	e7d2      	b.n	8018d52 <_strtod_l+0x1fa>
 8018dac:	2b08      	cmp	r3, #8
 8018dae:	dc04      	bgt.n	8018dba <_strtod_l+0x262>
 8018db0:	9e07      	ldr	r6, [sp, #28]
 8018db2:	434e      	muls	r6, r1
 8018db4:	9607      	str	r6, [sp, #28]
 8018db6:	3301      	adds	r3, #1
 8018db8:	e7e2      	b.n	8018d80 <_strtod_l+0x228>
 8018dba:	f103 0c01 	add.w	ip, r3, #1
 8018dbe:	f1bc 0f10 	cmp.w	ip, #16
 8018dc2:	bfd8      	it	le
 8018dc4:	fb01 f909 	mulle.w	r9, r1, r9
 8018dc8:	e7f5      	b.n	8018db6 <_strtod_l+0x25e>
 8018dca:	2d10      	cmp	r5, #16
 8018dcc:	bfdc      	itt	le
 8018dce:	230a      	movle	r3, #10
 8018dd0:	fb03 2909 	mlale	r9, r3, r9, r2
 8018dd4:	e7e1      	b.n	8018d9a <_strtod_l+0x242>
 8018dd6:	2300      	movs	r3, #0
 8018dd8:	9305      	str	r3, [sp, #20]
 8018dda:	2301      	movs	r3, #1
 8018ddc:	e77c      	b.n	8018cd8 <_strtod_l+0x180>
 8018dde:	f04f 0c00 	mov.w	ip, #0
 8018de2:	f108 0202 	add.w	r2, r8, #2
 8018de6:	9217      	str	r2, [sp, #92]	; 0x5c
 8018de8:	f898 2002 	ldrb.w	r2, [r8, #2]
 8018dec:	e785      	b.n	8018cfa <_strtod_l+0x1a2>
 8018dee:	f04f 0c01 	mov.w	ip, #1
 8018df2:	e7f6      	b.n	8018de2 <_strtod_l+0x28a>
 8018df4:	0804825c 	.word	0x0804825c
 8018df8:	08047fb0 	.word	0x08047fb0
 8018dfc:	7ff00000 	.word	0x7ff00000
 8018e00:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8018e02:	1c51      	adds	r1, r2, #1
 8018e04:	9117      	str	r1, [sp, #92]	; 0x5c
 8018e06:	7852      	ldrb	r2, [r2, #1]
 8018e08:	2a30      	cmp	r2, #48	; 0x30
 8018e0a:	d0f9      	beq.n	8018e00 <_strtod_l+0x2a8>
 8018e0c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8018e10:	2908      	cmp	r1, #8
 8018e12:	f63f af79 	bhi.w	8018d08 <_strtod_l+0x1b0>
 8018e16:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8018e1a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8018e1c:	9206      	str	r2, [sp, #24]
 8018e1e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8018e20:	1c51      	adds	r1, r2, #1
 8018e22:	9117      	str	r1, [sp, #92]	; 0x5c
 8018e24:	7852      	ldrb	r2, [r2, #1]
 8018e26:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8018e2a:	2e09      	cmp	r6, #9
 8018e2c:	d937      	bls.n	8018e9e <_strtod_l+0x346>
 8018e2e:	9e06      	ldr	r6, [sp, #24]
 8018e30:	1b89      	subs	r1, r1, r6
 8018e32:	2908      	cmp	r1, #8
 8018e34:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8018e38:	dc02      	bgt.n	8018e40 <_strtod_l+0x2e8>
 8018e3a:	4576      	cmp	r6, lr
 8018e3c:	bfa8      	it	ge
 8018e3e:	4676      	movge	r6, lr
 8018e40:	f1bc 0f00 	cmp.w	ip, #0
 8018e44:	d000      	beq.n	8018e48 <_strtod_l+0x2f0>
 8018e46:	4276      	negs	r6, r6
 8018e48:	2d00      	cmp	r5, #0
 8018e4a:	d14d      	bne.n	8018ee8 <_strtod_l+0x390>
 8018e4c:	9904      	ldr	r1, [sp, #16]
 8018e4e:	4301      	orrs	r1, r0
 8018e50:	f47f aec6 	bne.w	8018be0 <_strtod_l+0x88>
 8018e54:	2b00      	cmp	r3, #0
 8018e56:	f47f aee1 	bne.w	8018c1c <_strtod_l+0xc4>
 8018e5a:	2a69      	cmp	r2, #105	; 0x69
 8018e5c:	d027      	beq.n	8018eae <_strtod_l+0x356>
 8018e5e:	dc24      	bgt.n	8018eaa <_strtod_l+0x352>
 8018e60:	2a49      	cmp	r2, #73	; 0x49
 8018e62:	d024      	beq.n	8018eae <_strtod_l+0x356>
 8018e64:	2a4e      	cmp	r2, #78	; 0x4e
 8018e66:	f47f aed9 	bne.w	8018c1c <_strtod_l+0xc4>
 8018e6a:	499f      	ldr	r1, [pc, #636]	; (80190e8 <_strtod_l+0x590>)
 8018e6c:	a817      	add	r0, sp, #92	; 0x5c
 8018e6e:	f002 f8bb 	bl	801afe8 <__match>
 8018e72:	2800      	cmp	r0, #0
 8018e74:	f43f aed2 	beq.w	8018c1c <_strtod_l+0xc4>
 8018e78:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8018e7a:	781b      	ldrb	r3, [r3, #0]
 8018e7c:	2b28      	cmp	r3, #40	; 0x28
 8018e7e:	d12d      	bne.n	8018edc <_strtod_l+0x384>
 8018e80:	499a      	ldr	r1, [pc, #616]	; (80190ec <_strtod_l+0x594>)
 8018e82:	aa1a      	add	r2, sp, #104	; 0x68
 8018e84:	a817      	add	r0, sp, #92	; 0x5c
 8018e86:	f002 f8c3 	bl	801b010 <__hexnan>
 8018e8a:	2805      	cmp	r0, #5
 8018e8c:	d126      	bne.n	8018edc <_strtod_l+0x384>
 8018e8e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8018e90:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8018e94:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8018e98:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8018e9c:	e6a0      	b.n	8018be0 <_strtod_l+0x88>
 8018e9e:	210a      	movs	r1, #10
 8018ea0:	fb01 2e0e 	mla	lr, r1, lr, r2
 8018ea4:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8018ea8:	e7b9      	b.n	8018e1e <_strtod_l+0x2c6>
 8018eaa:	2a6e      	cmp	r2, #110	; 0x6e
 8018eac:	e7db      	b.n	8018e66 <_strtod_l+0x30e>
 8018eae:	4990      	ldr	r1, [pc, #576]	; (80190f0 <_strtod_l+0x598>)
 8018eb0:	a817      	add	r0, sp, #92	; 0x5c
 8018eb2:	f002 f899 	bl	801afe8 <__match>
 8018eb6:	2800      	cmp	r0, #0
 8018eb8:	f43f aeb0 	beq.w	8018c1c <_strtod_l+0xc4>
 8018ebc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8018ebe:	498d      	ldr	r1, [pc, #564]	; (80190f4 <_strtod_l+0x59c>)
 8018ec0:	3b01      	subs	r3, #1
 8018ec2:	a817      	add	r0, sp, #92	; 0x5c
 8018ec4:	9317      	str	r3, [sp, #92]	; 0x5c
 8018ec6:	f002 f88f 	bl	801afe8 <__match>
 8018eca:	b910      	cbnz	r0, 8018ed2 <_strtod_l+0x37a>
 8018ecc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8018ece:	3301      	adds	r3, #1
 8018ed0:	9317      	str	r3, [sp, #92]	; 0x5c
 8018ed2:	f8df b230 	ldr.w	fp, [pc, #560]	; 8019104 <_strtod_l+0x5ac>
 8018ed6:	f04f 0a00 	mov.w	sl, #0
 8018eda:	e681      	b.n	8018be0 <_strtod_l+0x88>
 8018edc:	4886      	ldr	r0, [pc, #536]	; (80190f8 <_strtod_l+0x5a0>)
 8018ede:	f003 f83b 	bl	801bf58 <nan>
 8018ee2:	ec5b ab10 	vmov	sl, fp, d0
 8018ee6:	e67b      	b.n	8018be0 <_strtod_l+0x88>
 8018ee8:	9b05      	ldr	r3, [sp, #20]
 8018eea:	9807      	ldr	r0, [sp, #28]
 8018eec:	1af3      	subs	r3, r6, r3
 8018eee:	2f00      	cmp	r7, #0
 8018ef0:	bf08      	it	eq
 8018ef2:	462f      	moveq	r7, r5
 8018ef4:	2d10      	cmp	r5, #16
 8018ef6:	9306      	str	r3, [sp, #24]
 8018ef8:	46a8      	mov	r8, r5
 8018efa:	bfa8      	it	ge
 8018efc:	f04f 0810 	movge.w	r8, #16
 8018f00:	f7e7 fb00 	bl	8000504 <__aeabi_ui2d>
 8018f04:	2d09      	cmp	r5, #9
 8018f06:	4682      	mov	sl, r0
 8018f08:	468b      	mov	fp, r1
 8018f0a:	dd13      	ble.n	8018f34 <_strtod_l+0x3dc>
 8018f0c:	4b7b      	ldr	r3, [pc, #492]	; (80190fc <_strtod_l+0x5a4>)
 8018f0e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8018f12:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8018f16:	f7e7 fb6f 	bl	80005f8 <__aeabi_dmul>
 8018f1a:	4682      	mov	sl, r0
 8018f1c:	4648      	mov	r0, r9
 8018f1e:	468b      	mov	fp, r1
 8018f20:	f7e7 faf0 	bl	8000504 <__aeabi_ui2d>
 8018f24:	4602      	mov	r2, r0
 8018f26:	460b      	mov	r3, r1
 8018f28:	4650      	mov	r0, sl
 8018f2a:	4659      	mov	r1, fp
 8018f2c:	f7e7 f9ae 	bl	800028c <__adddf3>
 8018f30:	4682      	mov	sl, r0
 8018f32:	468b      	mov	fp, r1
 8018f34:	2d0f      	cmp	r5, #15
 8018f36:	dc38      	bgt.n	8018faa <_strtod_l+0x452>
 8018f38:	9b06      	ldr	r3, [sp, #24]
 8018f3a:	2b00      	cmp	r3, #0
 8018f3c:	f43f ae50 	beq.w	8018be0 <_strtod_l+0x88>
 8018f40:	dd24      	ble.n	8018f8c <_strtod_l+0x434>
 8018f42:	2b16      	cmp	r3, #22
 8018f44:	dc0b      	bgt.n	8018f5e <_strtod_l+0x406>
 8018f46:	496d      	ldr	r1, [pc, #436]	; (80190fc <_strtod_l+0x5a4>)
 8018f48:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8018f4c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8018f50:	4652      	mov	r2, sl
 8018f52:	465b      	mov	r3, fp
 8018f54:	f7e7 fb50 	bl	80005f8 <__aeabi_dmul>
 8018f58:	4682      	mov	sl, r0
 8018f5a:	468b      	mov	fp, r1
 8018f5c:	e640      	b.n	8018be0 <_strtod_l+0x88>
 8018f5e:	9a06      	ldr	r2, [sp, #24]
 8018f60:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8018f64:	4293      	cmp	r3, r2
 8018f66:	db20      	blt.n	8018faa <_strtod_l+0x452>
 8018f68:	4c64      	ldr	r4, [pc, #400]	; (80190fc <_strtod_l+0x5a4>)
 8018f6a:	f1c5 050f 	rsb	r5, r5, #15
 8018f6e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8018f72:	4652      	mov	r2, sl
 8018f74:	465b      	mov	r3, fp
 8018f76:	e9d1 0100 	ldrd	r0, r1, [r1]
 8018f7a:	f7e7 fb3d 	bl	80005f8 <__aeabi_dmul>
 8018f7e:	9b06      	ldr	r3, [sp, #24]
 8018f80:	1b5d      	subs	r5, r3, r5
 8018f82:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8018f86:	e9d4 2300 	ldrd	r2, r3, [r4]
 8018f8a:	e7e3      	b.n	8018f54 <_strtod_l+0x3fc>
 8018f8c:	9b06      	ldr	r3, [sp, #24]
 8018f8e:	3316      	adds	r3, #22
 8018f90:	db0b      	blt.n	8018faa <_strtod_l+0x452>
 8018f92:	9b05      	ldr	r3, [sp, #20]
 8018f94:	1b9e      	subs	r6, r3, r6
 8018f96:	4b59      	ldr	r3, [pc, #356]	; (80190fc <_strtod_l+0x5a4>)
 8018f98:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8018f9c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8018fa0:	4650      	mov	r0, sl
 8018fa2:	4659      	mov	r1, fp
 8018fa4:	f7e7 fc52 	bl	800084c <__aeabi_ddiv>
 8018fa8:	e7d6      	b.n	8018f58 <_strtod_l+0x400>
 8018faa:	9b06      	ldr	r3, [sp, #24]
 8018fac:	eba5 0808 	sub.w	r8, r5, r8
 8018fb0:	4498      	add	r8, r3
 8018fb2:	f1b8 0f00 	cmp.w	r8, #0
 8018fb6:	dd74      	ble.n	80190a2 <_strtod_l+0x54a>
 8018fb8:	f018 030f 	ands.w	r3, r8, #15
 8018fbc:	d00a      	beq.n	8018fd4 <_strtod_l+0x47c>
 8018fbe:	494f      	ldr	r1, [pc, #316]	; (80190fc <_strtod_l+0x5a4>)
 8018fc0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8018fc4:	4652      	mov	r2, sl
 8018fc6:	465b      	mov	r3, fp
 8018fc8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8018fcc:	f7e7 fb14 	bl	80005f8 <__aeabi_dmul>
 8018fd0:	4682      	mov	sl, r0
 8018fd2:	468b      	mov	fp, r1
 8018fd4:	f038 080f 	bics.w	r8, r8, #15
 8018fd8:	d04f      	beq.n	801907a <_strtod_l+0x522>
 8018fda:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8018fde:	dd22      	ble.n	8019026 <_strtod_l+0x4ce>
 8018fe0:	2500      	movs	r5, #0
 8018fe2:	462e      	mov	r6, r5
 8018fe4:	9507      	str	r5, [sp, #28]
 8018fe6:	9505      	str	r5, [sp, #20]
 8018fe8:	2322      	movs	r3, #34	; 0x22
 8018fea:	f8df b118 	ldr.w	fp, [pc, #280]	; 8019104 <_strtod_l+0x5ac>
 8018fee:	6023      	str	r3, [r4, #0]
 8018ff0:	f04f 0a00 	mov.w	sl, #0
 8018ff4:	9b07      	ldr	r3, [sp, #28]
 8018ff6:	2b00      	cmp	r3, #0
 8018ff8:	f43f adf2 	beq.w	8018be0 <_strtod_l+0x88>
 8018ffc:	9918      	ldr	r1, [sp, #96]	; 0x60
 8018ffe:	4620      	mov	r0, r4
 8019000:	f002 f986 	bl	801b310 <_Bfree>
 8019004:	9905      	ldr	r1, [sp, #20]
 8019006:	4620      	mov	r0, r4
 8019008:	f002 f982 	bl	801b310 <_Bfree>
 801900c:	4631      	mov	r1, r6
 801900e:	4620      	mov	r0, r4
 8019010:	f002 f97e 	bl	801b310 <_Bfree>
 8019014:	9907      	ldr	r1, [sp, #28]
 8019016:	4620      	mov	r0, r4
 8019018:	f002 f97a 	bl	801b310 <_Bfree>
 801901c:	4629      	mov	r1, r5
 801901e:	4620      	mov	r0, r4
 8019020:	f002 f976 	bl	801b310 <_Bfree>
 8019024:	e5dc      	b.n	8018be0 <_strtod_l+0x88>
 8019026:	4b36      	ldr	r3, [pc, #216]	; (8019100 <_strtod_l+0x5a8>)
 8019028:	9304      	str	r3, [sp, #16]
 801902a:	2300      	movs	r3, #0
 801902c:	ea4f 1828 	mov.w	r8, r8, asr #4
 8019030:	4650      	mov	r0, sl
 8019032:	4659      	mov	r1, fp
 8019034:	4699      	mov	r9, r3
 8019036:	f1b8 0f01 	cmp.w	r8, #1
 801903a:	dc21      	bgt.n	8019080 <_strtod_l+0x528>
 801903c:	b10b      	cbz	r3, 8019042 <_strtod_l+0x4ea>
 801903e:	4682      	mov	sl, r0
 8019040:	468b      	mov	fp, r1
 8019042:	4b2f      	ldr	r3, [pc, #188]	; (8019100 <_strtod_l+0x5a8>)
 8019044:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8019048:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 801904c:	4652      	mov	r2, sl
 801904e:	465b      	mov	r3, fp
 8019050:	e9d9 0100 	ldrd	r0, r1, [r9]
 8019054:	f7e7 fad0 	bl	80005f8 <__aeabi_dmul>
 8019058:	4b2a      	ldr	r3, [pc, #168]	; (8019104 <_strtod_l+0x5ac>)
 801905a:	460a      	mov	r2, r1
 801905c:	400b      	ands	r3, r1
 801905e:	492a      	ldr	r1, [pc, #168]	; (8019108 <_strtod_l+0x5b0>)
 8019060:	428b      	cmp	r3, r1
 8019062:	4682      	mov	sl, r0
 8019064:	d8bc      	bhi.n	8018fe0 <_strtod_l+0x488>
 8019066:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 801906a:	428b      	cmp	r3, r1
 801906c:	bf86      	itte	hi
 801906e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 801910c <_strtod_l+0x5b4>
 8019072:	f04f 3aff 	movhi.w	sl, #4294967295
 8019076:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 801907a:	2300      	movs	r3, #0
 801907c:	9304      	str	r3, [sp, #16]
 801907e:	e084      	b.n	801918a <_strtod_l+0x632>
 8019080:	f018 0f01 	tst.w	r8, #1
 8019084:	d005      	beq.n	8019092 <_strtod_l+0x53a>
 8019086:	9b04      	ldr	r3, [sp, #16]
 8019088:	e9d3 2300 	ldrd	r2, r3, [r3]
 801908c:	f7e7 fab4 	bl	80005f8 <__aeabi_dmul>
 8019090:	2301      	movs	r3, #1
 8019092:	9a04      	ldr	r2, [sp, #16]
 8019094:	3208      	adds	r2, #8
 8019096:	f109 0901 	add.w	r9, r9, #1
 801909a:	ea4f 0868 	mov.w	r8, r8, asr #1
 801909e:	9204      	str	r2, [sp, #16]
 80190a0:	e7c9      	b.n	8019036 <_strtod_l+0x4de>
 80190a2:	d0ea      	beq.n	801907a <_strtod_l+0x522>
 80190a4:	f1c8 0800 	rsb	r8, r8, #0
 80190a8:	f018 020f 	ands.w	r2, r8, #15
 80190ac:	d00a      	beq.n	80190c4 <_strtod_l+0x56c>
 80190ae:	4b13      	ldr	r3, [pc, #76]	; (80190fc <_strtod_l+0x5a4>)
 80190b0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80190b4:	4650      	mov	r0, sl
 80190b6:	4659      	mov	r1, fp
 80190b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80190bc:	f7e7 fbc6 	bl	800084c <__aeabi_ddiv>
 80190c0:	4682      	mov	sl, r0
 80190c2:	468b      	mov	fp, r1
 80190c4:	ea5f 1828 	movs.w	r8, r8, asr #4
 80190c8:	d0d7      	beq.n	801907a <_strtod_l+0x522>
 80190ca:	f1b8 0f1f 	cmp.w	r8, #31
 80190ce:	dd1f      	ble.n	8019110 <_strtod_l+0x5b8>
 80190d0:	2500      	movs	r5, #0
 80190d2:	462e      	mov	r6, r5
 80190d4:	9507      	str	r5, [sp, #28]
 80190d6:	9505      	str	r5, [sp, #20]
 80190d8:	2322      	movs	r3, #34	; 0x22
 80190da:	f04f 0a00 	mov.w	sl, #0
 80190de:	f04f 0b00 	mov.w	fp, #0
 80190e2:	6023      	str	r3, [r4, #0]
 80190e4:	e786      	b.n	8018ff4 <_strtod_l+0x49c>
 80190e6:	bf00      	nop
 80190e8:	08047f82 	.word	0x08047f82
 80190ec:	08047fc4 	.word	0x08047fc4
 80190f0:	08047f7a 	.word	0x08047f7a
 80190f4:	08048104 	.word	0x08048104
 80190f8:	08047f5f 	.word	0x08047f5f
 80190fc:	080482f8 	.word	0x080482f8
 8019100:	080482d0 	.word	0x080482d0
 8019104:	7ff00000 	.word	0x7ff00000
 8019108:	7ca00000 	.word	0x7ca00000
 801910c:	7fefffff 	.word	0x7fefffff
 8019110:	f018 0310 	ands.w	r3, r8, #16
 8019114:	bf18      	it	ne
 8019116:	236a      	movne	r3, #106	; 0x6a
 8019118:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 80194c8 <_strtod_l+0x970>
 801911c:	9304      	str	r3, [sp, #16]
 801911e:	4650      	mov	r0, sl
 8019120:	4659      	mov	r1, fp
 8019122:	2300      	movs	r3, #0
 8019124:	f018 0f01 	tst.w	r8, #1
 8019128:	d004      	beq.n	8019134 <_strtod_l+0x5dc>
 801912a:	e9d9 2300 	ldrd	r2, r3, [r9]
 801912e:	f7e7 fa63 	bl	80005f8 <__aeabi_dmul>
 8019132:	2301      	movs	r3, #1
 8019134:	ea5f 0868 	movs.w	r8, r8, asr #1
 8019138:	f109 0908 	add.w	r9, r9, #8
 801913c:	d1f2      	bne.n	8019124 <_strtod_l+0x5cc>
 801913e:	b10b      	cbz	r3, 8019144 <_strtod_l+0x5ec>
 8019140:	4682      	mov	sl, r0
 8019142:	468b      	mov	fp, r1
 8019144:	9b04      	ldr	r3, [sp, #16]
 8019146:	b1c3      	cbz	r3, 801917a <_strtod_l+0x622>
 8019148:	f3cb 520a 	ubfx	r2, fp, #20, #11
 801914c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8019150:	2b00      	cmp	r3, #0
 8019152:	4659      	mov	r1, fp
 8019154:	dd11      	ble.n	801917a <_strtod_l+0x622>
 8019156:	2b1f      	cmp	r3, #31
 8019158:	f340 8124 	ble.w	80193a4 <_strtod_l+0x84c>
 801915c:	2b34      	cmp	r3, #52	; 0x34
 801915e:	bfde      	ittt	le
 8019160:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8019164:	f04f 33ff 	movle.w	r3, #4294967295
 8019168:	fa03 f202 	lslle.w	r2, r3, r2
 801916c:	f04f 0a00 	mov.w	sl, #0
 8019170:	bfcc      	ite	gt
 8019172:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8019176:	ea02 0b01 	andle.w	fp, r2, r1
 801917a:	2200      	movs	r2, #0
 801917c:	2300      	movs	r3, #0
 801917e:	4650      	mov	r0, sl
 8019180:	4659      	mov	r1, fp
 8019182:	f7e7 fca1 	bl	8000ac8 <__aeabi_dcmpeq>
 8019186:	2800      	cmp	r0, #0
 8019188:	d1a2      	bne.n	80190d0 <_strtod_l+0x578>
 801918a:	9b07      	ldr	r3, [sp, #28]
 801918c:	9300      	str	r3, [sp, #0]
 801918e:	9908      	ldr	r1, [sp, #32]
 8019190:	462b      	mov	r3, r5
 8019192:	463a      	mov	r2, r7
 8019194:	4620      	mov	r0, r4
 8019196:	f002 f923 	bl	801b3e0 <__s2b>
 801919a:	9007      	str	r0, [sp, #28]
 801919c:	2800      	cmp	r0, #0
 801919e:	f43f af1f 	beq.w	8018fe0 <_strtod_l+0x488>
 80191a2:	9b05      	ldr	r3, [sp, #20]
 80191a4:	1b9e      	subs	r6, r3, r6
 80191a6:	9b06      	ldr	r3, [sp, #24]
 80191a8:	2b00      	cmp	r3, #0
 80191aa:	bfb4      	ite	lt
 80191ac:	4633      	movlt	r3, r6
 80191ae:	2300      	movge	r3, #0
 80191b0:	930c      	str	r3, [sp, #48]	; 0x30
 80191b2:	9b06      	ldr	r3, [sp, #24]
 80191b4:	2500      	movs	r5, #0
 80191b6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80191ba:	9312      	str	r3, [sp, #72]	; 0x48
 80191bc:	462e      	mov	r6, r5
 80191be:	9b07      	ldr	r3, [sp, #28]
 80191c0:	4620      	mov	r0, r4
 80191c2:	6859      	ldr	r1, [r3, #4]
 80191c4:	f002 f864 	bl	801b290 <_Balloc>
 80191c8:	9005      	str	r0, [sp, #20]
 80191ca:	2800      	cmp	r0, #0
 80191cc:	f43f af0c 	beq.w	8018fe8 <_strtod_l+0x490>
 80191d0:	9b07      	ldr	r3, [sp, #28]
 80191d2:	691a      	ldr	r2, [r3, #16]
 80191d4:	3202      	adds	r2, #2
 80191d6:	f103 010c 	add.w	r1, r3, #12
 80191da:	0092      	lsls	r2, r2, #2
 80191dc:	300c      	adds	r0, #12
 80191de:	f7fe fabb 	bl	8017758 <memcpy>
 80191e2:	ec4b ab10 	vmov	d0, sl, fp
 80191e6:	aa1a      	add	r2, sp, #104	; 0x68
 80191e8:	a919      	add	r1, sp, #100	; 0x64
 80191ea:	4620      	mov	r0, r4
 80191ec:	f002 fc3e 	bl	801ba6c <__d2b>
 80191f0:	ec4b ab18 	vmov	d8, sl, fp
 80191f4:	9018      	str	r0, [sp, #96]	; 0x60
 80191f6:	2800      	cmp	r0, #0
 80191f8:	f43f aef6 	beq.w	8018fe8 <_strtod_l+0x490>
 80191fc:	2101      	movs	r1, #1
 80191fe:	4620      	mov	r0, r4
 8019200:	f002 f988 	bl	801b514 <__i2b>
 8019204:	4606      	mov	r6, r0
 8019206:	2800      	cmp	r0, #0
 8019208:	f43f aeee 	beq.w	8018fe8 <_strtod_l+0x490>
 801920c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801920e:	9904      	ldr	r1, [sp, #16]
 8019210:	2b00      	cmp	r3, #0
 8019212:	bfab      	itete	ge
 8019214:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8019216:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8019218:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 801921a:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 801921e:	bfac      	ite	ge
 8019220:	eb03 0902 	addge.w	r9, r3, r2
 8019224:	1ad7      	sublt	r7, r2, r3
 8019226:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8019228:	eba3 0801 	sub.w	r8, r3, r1
 801922c:	4490      	add	r8, r2
 801922e:	4ba1      	ldr	r3, [pc, #644]	; (80194b4 <_strtod_l+0x95c>)
 8019230:	f108 38ff 	add.w	r8, r8, #4294967295
 8019234:	4598      	cmp	r8, r3
 8019236:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 801923a:	f280 80c7 	bge.w	80193cc <_strtod_l+0x874>
 801923e:	eba3 0308 	sub.w	r3, r3, r8
 8019242:	2b1f      	cmp	r3, #31
 8019244:	eba2 0203 	sub.w	r2, r2, r3
 8019248:	f04f 0101 	mov.w	r1, #1
 801924c:	f300 80b1 	bgt.w	80193b2 <_strtod_l+0x85a>
 8019250:	fa01 f303 	lsl.w	r3, r1, r3
 8019254:	930d      	str	r3, [sp, #52]	; 0x34
 8019256:	2300      	movs	r3, #0
 8019258:	9308      	str	r3, [sp, #32]
 801925a:	eb09 0802 	add.w	r8, r9, r2
 801925e:	9b04      	ldr	r3, [sp, #16]
 8019260:	45c1      	cmp	r9, r8
 8019262:	4417      	add	r7, r2
 8019264:	441f      	add	r7, r3
 8019266:	464b      	mov	r3, r9
 8019268:	bfa8      	it	ge
 801926a:	4643      	movge	r3, r8
 801926c:	42bb      	cmp	r3, r7
 801926e:	bfa8      	it	ge
 8019270:	463b      	movge	r3, r7
 8019272:	2b00      	cmp	r3, #0
 8019274:	bfc2      	ittt	gt
 8019276:	eba8 0803 	subgt.w	r8, r8, r3
 801927a:	1aff      	subgt	r7, r7, r3
 801927c:	eba9 0903 	subgt.w	r9, r9, r3
 8019280:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8019282:	2b00      	cmp	r3, #0
 8019284:	dd17      	ble.n	80192b6 <_strtod_l+0x75e>
 8019286:	4631      	mov	r1, r6
 8019288:	461a      	mov	r2, r3
 801928a:	4620      	mov	r0, r4
 801928c:	f002 fa02 	bl	801b694 <__pow5mult>
 8019290:	4606      	mov	r6, r0
 8019292:	2800      	cmp	r0, #0
 8019294:	f43f aea8 	beq.w	8018fe8 <_strtod_l+0x490>
 8019298:	4601      	mov	r1, r0
 801929a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 801929c:	4620      	mov	r0, r4
 801929e:	f002 f94f 	bl	801b540 <__multiply>
 80192a2:	900b      	str	r0, [sp, #44]	; 0x2c
 80192a4:	2800      	cmp	r0, #0
 80192a6:	f43f ae9f 	beq.w	8018fe8 <_strtod_l+0x490>
 80192aa:	9918      	ldr	r1, [sp, #96]	; 0x60
 80192ac:	4620      	mov	r0, r4
 80192ae:	f002 f82f 	bl	801b310 <_Bfree>
 80192b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80192b4:	9318      	str	r3, [sp, #96]	; 0x60
 80192b6:	f1b8 0f00 	cmp.w	r8, #0
 80192ba:	f300 808c 	bgt.w	80193d6 <_strtod_l+0x87e>
 80192be:	9b06      	ldr	r3, [sp, #24]
 80192c0:	2b00      	cmp	r3, #0
 80192c2:	dd08      	ble.n	80192d6 <_strtod_l+0x77e>
 80192c4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80192c6:	9905      	ldr	r1, [sp, #20]
 80192c8:	4620      	mov	r0, r4
 80192ca:	f002 f9e3 	bl	801b694 <__pow5mult>
 80192ce:	9005      	str	r0, [sp, #20]
 80192d0:	2800      	cmp	r0, #0
 80192d2:	f43f ae89 	beq.w	8018fe8 <_strtod_l+0x490>
 80192d6:	2f00      	cmp	r7, #0
 80192d8:	dd08      	ble.n	80192ec <_strtod_l+0x794>
 80192da:	9905      	ldr	r1, [sp, #20]
 80192dc:	463a      	mov	r2, r7
 80192de:	4620      	mov	r0, r4
 80192e0:	f002 fa32 	bl	801b748 <__lshift>
 80192e4:	9005      	str	r0, [sp, #20]
 80192e6:	2800      	cmp	r0, #0
 80192e8:	f43f ae7e 	beq.w	8018fe8 <_strtod_l+0x490>
 80192ec:	f1b9 0f00 	cmp.w	r9, #0
 80192f0:	dd08      	ble.n	8019304 <_strtod_l+0x7ac>
 80192f2:	4631      	mov	r1, r6
 80192f4:	464a      	mov	r2, r9
 80192f6:	4620      	mov	r0, r4
 80192f8:	f002 fa26 	bl	801b748 <__lshift>
 80192fc:	4606      	mov	r6, r0
 80192fe:	2800      	cmp	r0, #0
 8019300:	f43f ae72 	beq.w	8018fe8 <_strtod_l+0x490>
 8019304:	9a05      	ldr	r2, [sp, #20]
 8019306:	9918      	ldr	r1, [sp, #96]	; 0x60
 8019308:	4620      	mov	r0, r4
 801930a:	f002 faa9 	bl	801b860 <__mdiff>
 801930e:	4605      	mov	r5, r0
 8019310:	2800      	cmp	r0, #0
 8019312:	f43f ae69 	beq.w	8018fe8 <_strtod_l+0x490>
 8019316:	68c3      	ldr	r3, [r0, #12]
 8019318:	930b      	str	r3, [sp, #44]	; 0x2c
 801931a:	2300      	movs	r3, #0
 801931c:	60c3      	str	r3, [r0, #12]
 801931e:	4631      	mov	r1, r6
 8019320:	f002 fa82 	bl	801b828 <__mcmp>
 8019324:	2800      	cmp	r0, #0
 8019326:	da60      	bge.n	80193ea <_strtod_l+0x892>
 8019328:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801932a:	ea53 030a 	orrs.w	r3, r3, sl
 801932e:	f040 8082 	bne.w	8019436 <_strtod_l+0x8de>
 8019332:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8019336:	2b00      	cmp	r3, #0
 8019338:	d17d      	bne.n	8019436 <_strtod_l+0x8de>
 801933a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801933e:	0d1b      	lsrs	r3, r3, #20
 8019340:	051b      	lsls	r3, r3, #20
 8019342:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8019346:	d976      	bls.n	8019436 <_strtod_l+0x8de>
 8019348:	696b      	ldr	r3, [r5, #20]
 801934a:	b913      	cbnz	r3, 8019352 <_strtod_l+0x7fa>
 801934c:	692b      	ldr	r3, [r5, #16]
 801934e:	2b01      	cmp	r3, #1
 8019350:	dd71      	ble.n	8019436 <_strtod_l+0x8de>
 8019352:	4629      	mov	r1, r5
 8019354:	2201      	movs	r2, #1
 8019356:	4620      	mov	r0, r4
 8019358:	f002 f9f6 	bl	801b748 <__lshift>
 801935c:	4631      	mov	r1, r6
 801935e:	4605      	mov	r5, r0
 8019360:	f002 fa62 	bl	801b828 <__mcmp>
 8019364:	2800      	cmp	r0, #0
 8019366:	dd66      	ble.n	8019436 <_strtod_l+0x8de>
 8019368:	9904      	ldr	r1, [sp, #16]
 801936a:	4a53      	ldr	r2, [pc, #332]	; (80194b8 <_strtod_l+0x960>)
 801936c:	465b      	mov	r3, fp
 801936e:	2900      	cmp	r1, #0
 8019370:	f000 8081 	beq.w	8019476 <_strtod_l+0x91e>
 8019374:	ea02 010b 	and.w	r1, r2, fp
 8019378:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 801937c:	dc7b      	bgt.n	8019476 <_strtod_l+0x91e>
 801937e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8019382:	f77f aea9 	ble.w	80190d8 <_strtod_l+0x580>
 8019386:	4b4d      	ldr	r3, [pc, #308]	; (80194bc <_strtod_l+0x964>)
 8019388:	4650      	mov	r0, sl
 801938a:	4659      	mov	r1, fp
 801938c:	2200      	movs	r2, #0
 801938e:	f7e7 f933 	bl	80005f8 <__aeabi_dmul>
 8019392:	460b      	mov	r3, r1
 8019394:	4303      	orrs	r3, r0
 8019396:	bf08      	it	eq
 8019398:	2322      	moveq	r3, #34	; 0x22
 801939a:	4682      	mov	sl, r0
 801939c:	468b      	mov	fp, r1
 801939e:	bf08      	it	eq
 80193a0:	6023      	streq	r3, [r4, #0]
 80193a2:	e62b      	b.n	8018ffc <_strtod_l+0x4a4>
 80193a4:	f04f 32ff 	mov.w	r2, #4294967295
 80193a8:	fa02 f303 	lsl.w	r3, r2, r3
 80193ac:	ea03 0a0a 	and.w	sl, r3, sl
 80193b0:	e6e3      	b.n	801917a <_strtod_l+0x622>
 80193b2:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 80193b6:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 80193ba:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 80193be:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 80193c2:	fa01 f308 	lsl.w	r3, r1, r8
 80193c6:	9308      	str	r3, [sp, #32]
 80193c8:	910d      	str	r1, [sp, #52]	; 0x34
 80193ca:	e746      	b.n	801925a <_strtod_l+0x702>
 80193cc:	2300      	movs	r3, #0
 80193ce:	9308      	str	r3, [sp, #32]
 80193d0:	2301      	movs	r3, #1
 80193d2:	930d      	str	r3, [sp, #52]	; 0x34
 80193d4:	e741      	b.n	801925a <_strtod_l+0x702>
 80193d6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80193d8:	4642      	mov	r2, r8
 80193da:	4620      	mov	r0, r4
 80193dc:	f002 f9b4 	bl	801b748 <__lshift>
 80193e0:	9018      	str	r0, [sp, #96]	; 0x60
 80193e2:	2800      	cmp	r0, #0
 80193e4:	f47f af6b 	bne.w	80192be <_strtod_l+0x766>
 80193e8:	e5fe      	b.n	8018fe8 <_strtod_l+0x490>
 80193ea:	465f      	mov	r7, fp
 80193ec:	d16e      	bne.n	80194cc <_strtod_l+0x974>
 80193ee:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80193f0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80193f4:	b342      	cbz	r2, 8019448 <_strtod_l+0x8f0>
 80193f6:	4a32      	ldr	r2, [pc, #200]	; (80194c0 <_strtod_l+0x968>)
 80193f8:	4293      	cmp	r3, r2
 80193fa:	d128      	bne.n	801944e <_strtod_l+0x8f6>
 80193fc:	9b04      	ldr	r3, [sp, #16]
 80193fe:	4651      	mov	r1, sl
 8019400:	b1eb      	cbz	r3, 801943e <_strtod_l+0x8e6>
 8019402:	4b2d      	ldr	r3, [pc, #180]	; (80194b8 <_strtod_l+0x960>)
 8019404:	403b      	ands	r3, r7
 8019406:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 801940a:	f04f 32ff 	mov.w	r2, #4294967295
 801940e:	d819      	bhi.n	8019444 <_strtod_l+0x8ec>
 8019410:	0d1b      	lsrs	r3, r3, #20
 8019412:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8019416:	fa02 f303 	lsl.w	r3, r2, r3
 801941a:	4299      	cmp	r1, r3
 801941c:	d117      	bne.n	801944e <_strtod_l+0x8f6>
 801941e:	4b29      	ldr	r3, [pc, #164]	; (80194c4 <_strtod_l+0x96c>)
 8019420:	429f      	cmp	r7, r3
 8019422:	d102      	bne.n	801942a <_strtod_l+0x8d2>
 8019424:	3101      	adds	r1, #1
 8019426:	f43f addf 	beq.w	8018fe8 <_strtod_l+0x490>
 801942a:	4b23      	ldr	r3, [pc, #140]	; (80194b8 <_strtod_l+0x960>)
 801942c:	403b      	ands	r3, r7
 801942e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8019432:	f04f 0a00 	mov.w	sl, #0
 8019436:	9b04      	ldr	r3, [sp, #16]
 8019438:	2b00      	cmp	r3, #0
 801943a:	d1a4      	bne.n	8019386 <_strtod_l+0x82e>
 801943c:	e5de      	b.n	8018ffc <_strtod_l+0x4a4>
 801943e:	f04f 33ff 	mov.w	r3, #4294967295
 8019442:	e7ea      	b.n	801941a <_strtod_l+0x8c2>
 8019444:	4613      	mov	r3, r2
 8019446:	e7e8      	b.n	801941a <_strtod_l+0x8c2>
 8019448:	ea53 030a 	orrs.w	r3, r3, sl
 801944c:	d08c      	beq.n	8019368 <_strtod_l+0x810>
 801944e:	9b08      	ldr	r3, [sp, #32]
 8019450:	b1db      	cbz	r3, 801948a <_strtod_l+0x932>
 8019452:	423b      	tst	r3, r7
 8019454:	d0ef      	beq.n	8019436 <_strtod_l+0x8de>
 8019456:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8019458:	9a04      	ldr	r2, [sp, #16]
 801945a:	4650      	mov	r0, sl
 801945c:	4659      	mov	r1, fp
 801945e:	b1c3      	cbz	r3, 8019492 <_strtod_l+0x93a>
 8019460:	f7ff fb5d 	bl	8018b1e <sulp>
 8019464:	4602      	mov	r2, r0
 8019466:	460b      	mov	r3, r1
 8019468:	ec51 0b18 	vmov	r0, r1, d8
 801946c:	f7e6 ff0e 	bl	800028c <__adddf3>
 8019470:	4682      	mov	sl, r0
 8019472:	468b      	mov	fp, r1
 8019474:	e7df      	b.n	8019436 <_strtod_l+0x8de>
 8019476:	4013      	ands	r3, r2
 8019478:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 801947c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8019480:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8019484:	f04f 3aff 	mov.w	sl, #4294967295
 8019488:	e7d5      	b.n	8019436 <_strtod_l+0x8de>
 801948a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801948c:	ea13 0f0a 	tst.w	r3, sl
 8019490:	e7e0      	b.n	8019454 <_strtod_l+0x8fc>
 8019492:	f7ff fb44 	bl	8018b1e <sulp>
 8019496:	4602      	mov	r2, r0
 8019498:	460b      	mov	r3, r1
 801949a:	ec51 0b18 	vmov	r0, r1, d8
 801949e:	f7e6 fef3 	bl	8000288 <__aeabi_dsub>
 80194a2:	2200      	movs	r2, #0
 80194a4:	2300      	movs	r3, #0
 80194a6:	4682      	mov	sl, r0
 80194a8:	468b      	mov	fp, r1
 80194aa:	f7e7 fb0d 	bl	8000ac8 <__aeabi_dcmpeq>
 80194ae:	2800      	cmp	r0, #0
 80194b0:	d0c1      	beq.n	8019436 <_strtod_l+0x8de>
 80194b2:	e611      	b.n	80190d8 <_strtod_l+0x580>
 80194b4:	fffffc02 	.word	0xfffffc02
 80194b8:	7ff00000 	.word	0x7ff00000
 80194bc:	39500000 	.word	0x39500000
 80194c0:	000fffff 	.word	0x000fffff
 80194c4:	7fefffff 	.word	0x7fefffff
 80194c8:	08047fd8 	.word	0x08047fd8
 80194cc:	4631      	mov	r1, r6
 80194ce:	4628      	mov	r0, r5
 80194d0:	f002 fb28 	bl	801bb24 <__ratio>
 80194d4:	ec59 8b10 	vmov	r8, r9, d0
 80194d8:	ee10 0a10 	vmov	r0, s0
 80194dc:	2200      	movs	r2, #0
 80194de:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80194e2:	4649      	mov	r1, r9
 80194e4:	f7e7 fb04 	bl	8000af0 <__aeabi_dcmple>
 80194e8:	2800      	cmp	r0, #0
 80194ea:	d07a      	beq.n	80195e2 <_strtod_l+0xa8a>
 80194ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80194ee:	2b00      	cmp	r3, #0
 80194f0:	d04a      	beq.n	8019588 <_strtod_l+0xa30>
 80194f2:	4b95      	ldr	r3, [pc, #596]	; (8019748 <_strtod_l+0xbf0>)
 80194f4:	2200      	movs	r2, #0
 80194f6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80194fa:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8019748 <_strtod_l+0xbf0>
 80194fe:	f04f 0800 	mov.w	r8, #0
 8019502:	4b92      	ldr	r3, [pc, #584]	; (801974c <_strtod_l+0xbf4>)
 8019504:	403b      	ands	r3, r7
 8019506:	930d      	str	r3, [sp, #52]	; 0x34
 8019508:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801950a:	4b91      	ldr	r3, [pc, #580]	; (8019750 <_strtod_l+0xbf8>)
 801950c:	429a      	cmp	r2, r3
 801950e:	f040 80b0 	bne.w	8019672 <_strtod_l+0xb1a>
 8019512:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8019516:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 801951a:	ec4b ab10 	vmov	d0, sl, fp
 801951e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8019522:	f002 fa27 	bl	801b974 <__ulp>
 8019526:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801952a:	ec53 2b10 	vmov	r2, r3, d0
 801952e:	f7e7 f863 	bl	80005f8 <__aeabi_dmul>
 8019532:	4652      	mov	r2, sl
 8019534:	465b      	mov	r3, fp
 8019536:	f7e6 fea9 	bl	800028c <__adddf3>
 801953a:	460b      	mov	r3, r1
 801953c:	4983      	ldr	r1, [pc, #524]	; (801974c <_strtod_l+0xbf4>)
 801953e:	4a85      	ldr	r2, [pc, #532]	; (8019754 <_strtod_l+0xbfc>)
 8019540:	4019      	ands	r1, r3
 8019542:	4291      	cmp	r1, r2
 8019544:	4682      	mov	sl, r0
 8019546:	d960      	bls.n	801960a <_strtod_l+0xab2>
 8019548:	ee18 3a90 	vmov	r3, s17
 801954c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8019550:	4293      	cmp	r3, r2
 8019552:	d104      	bne.n	801955e <_strtod_l+0xa06>
 8019554:	ee18 3a10 	vmov	r3, s16
 8019558:	3301      	adds	r3, #1
 801955a:	f43f ad45 	beq.w	8018fe8 <_strtod_l+0x490>
 801955e:	f8df b200 	ldr.w	fp, [pc, #512]	; 8019760 <_strtod_l+0xc08>
 8019562:	f04f 3aff 	mov.w	sl, #4294967295
 8019566:	9918      	ldr	r1, [sp, #96]	; 0x60
 8019568:	4620      	mov	r0, r4
 801956a:	f001 fed1 	bl	801b310 <_Bfree>
 801956e:	9905      	ldr	r1, [sp, #20]
 8019570:	4620      	mov	r0, r4
 8019572:	f001 fecd 	bl	801b310 <_Bfree>
 8019576:	4631      	mov	r1, r6
 8019578:	4620      	mov	r0, r4
 801957a:	f001 fec9 	bl	801b310 <_Bfree>
 801957e:	4629      	mov	r1, r5
 8019580:	4620      	mov	r0, r4
 8019582:	f001 fec5 	bl	801b310 <_Bfree>
 8019586:	e61a      	b.n	80191be <_strtod_l+0x666>
 8019588:	f1ba 0f00 	cmp.w	sl, #0
 801958c:	d11b      	bne.n	80195c6 <_strtod_l+0xa6e>
 801958e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8019592:	b9f3      	cbnz	r3, 80195d2 <_strtod_l+0xa7a>
 8019594:	4b6c      	ldr	r3, [pc, #432]	; (8019748 <_strtod_l+0xbf0>)
 8019596:	2200      	movs	r2, #0
 8019598:	4640      	mov	r0, r8
 801959a:	4649      	mov	r1, r9
 801959c:	f7e7 fa9e 	bl	8000adc <__aeabi_dcmplt>
 80195a0:	b9d0      	cbnz	r0, 80195d8 <_strtod_l+0xa80>
 80195a2:	4640      	mov	r0, r8
 80195a4:	4649      	mov	r1, r9
 80195a6:	4b6c      	ldr	r3, [pc, #432]	; (8019758 <_strtod_l+0xc00>)
 80195a8:	2200      	movs	r2, #0
 80195aa:	f7e7 f825 	bl	80005f8 <__aeabi_dmul>
 80195ae:	4680      	mov	r8, r0
 80195b0:	4689      	mov	r9, r1
 80195b2:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80195b6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 80195ba:	9315      	str	r3, [sp, #84]	; 0x54
 80195bc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80195c0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80195c4:	e79d      	b.n	8019502 <_strtod_l+0x9aa>
 80195c6:	f1ba 0f01 	cmp.w	sl, #1
 80195ca:	d102      	bne.n	80195d2 <_strtod_l+0xa7a>
 80195cc:	2f00      	cmp	r7, #0
 80195ce:	f43f ad83 	beq.w	80190d8 <_strtod_l+0x580>
 80195d2:	4b62      	ldr	r3, [pc, #392]	; (801975c <_strtod_l+0xc04>)
 80195d4:	2200      	movs	r2, #0
 80195d6:	e78e      	b.n	80194f6 <_strtod_l+0x99e>
 80195d8:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8019758 <_strtod_l+0xc00>
 80195dc:	f04f 0800 	mov.w	r8, #0
 80195e0:	e7e7      	b.n	80195b2 <_strtod_l+0xa5a>
 80195e2:	4b5d      	ldr	r3, [pc, #372]	; (8019758 <_strtod_l+0xc00>)
 80195e4:	4640      	mov	r0, r8
 80195e6:	4649      	mov	r1, r9
 80195e8:	2200      	movs	r2, #0
 80195ea:	f7e7 f805 	bl	80005f8 <__aeabi_dmul>
 80195ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80195f0:	4680      	mov	r8, r0
 80195f2:	4689      	mov	r9, r1
 80195f4:	b933      	cbnz	r3, 8019604 <_strtod_l+0xaac>
 80195f6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80195fa:	900e      	str	r0, [sp, #56]	; 0x38
 80195fc:	930f      	str	r3, [sp, #60]	; 0x3c
 80195fe:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8019602:	e7dd      	b.n	80195c0 <_strtod_l+0xa68>
 8019604:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8019608:	e7f9      	b.n	80195fe <_strtod_l+0xaa6>
 801960a:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 801960e:	9b04      	ldr	r3, [sp, #16]
 8019610:	2b00      	cmp	r3, #0
 8019612:	d1a8      	bne.n	8019566 <_strtod_l+0xa0e>
 8019614:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8019618:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801961a:	0d1b      	lsrs	r3, r3, #20
 801961c:	051b      	lsls	r3, r3, #20
 801961e:	429a      	cmp	r2, r3
 8019620:	d1a1      	bne.n	8019566 <_strtod_l+0xa0e>
 8019622:	4640      	mov	r0, r8
 8019624:	4649      	mov	r1, r9
 8019626:	f7e7 fb47 	bl	8000cb8 <__aeabi_d2lz>
 801962a:	f7e6 ffb7 	bl	800059c <__aeabi_l2d>
 801962e:	4602      	mov	r2, r0
 8019630:	460b      	mov	r3, r1
 8019632:	4640      	mov	r0, r8
 8019634:	4649      	mov	r1, r9
 8019636:	f7e6 fe27 	bl	8000288 <__aeabi_dsub>
 801963a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801963c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8019640:	ea43 030a 	orr.w	r3, r3, sl
 8019644:	4313      	orrs	r3, r2
 8019646:	4680      	mov	r8, r0
 8019648:	4689      	mov	r9, r1
 801964a:	d055      	beq.n	80196f8 <_strtod_l+0xba0>
 801964c:	a336      	add	r3, pc, #216	; (adr r3, 8019728 <_strtod_l+0xbd0>)
 801964e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019652:	f7e7 fa43 	bl	8000adc <__aeabi_dcmplt>
 8019656:	2800      	cmp	r0, #0
 8019658:	f47f acd0 	bne.w	8018ffc <_strtod_l+0x4a4>
 801965c:	a334      	add	r3, pc, #208	; (adr r3, 8019730 <_strtod_l+0xbd8>)
 801965e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019662:	4640      	mov	r0, r8
 8019664:	4649      	mov	r1, r9
 8019666:	f7e7 fa57 	bl	8000b18 <__aeabi_dcmpgt>
 801966a:	2800      	cmp	r0, #0
 801966c:	f43f af7b 	beq.w	8019566 <_strtod_l+0xa0e>
 8019670:	e4c4      	b.n	8018ffc <_strtod_l+0x4a4>
 8019672:	9b04      	ldr	r3, [sp, #16]
 8019674:	b333      	cbz	r3, 80196c4 <_strtod_l+0xb6c>
 8019676:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8019678:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 801967c:	d822      	bhi.n	80196c4 <_strtod_l+0xb6c>
 801967e:	a32e      	add	r3, pc, #184	; (adr r3, 8019738 <_strtod_l+0xbe0>)
 8019680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019684:	4640      	mov	r0, r8
 8019686:	4649      	mov	r1, r9
 8019688:	f7e7 fa32 	bl	8000af0 <__aeabi_dcmple>
 801968c:	b1a0      	cbz	r0, 80196b8 <_strtod_l+0xb60>
 801968e:	4649      	mov	r1, r9
 8019690:	4640      	mov	r0, r8
 8019692:	f7e7 fa89 	bl	8000ba8 <__aeabi_d2uiz>
 8019696:	2801      	cmp	r0, #1
 8019698:	bf38      	it	cc
 801969a:	2001      	movcc	r0, #1
 801969c:	f7e6 ff32 	bl	8000504 <__aeabi_ui2d>
 80196a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80196a2:	4680      	mov	r8, r0
 80196a4:	4689      	mov	r9, r1
 80196a6:	bb23      	cbnz	r3, 80196f2 <_strtod_l+0xb9a>
 80196a8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80196ac:	9010      	str	r0, [sp, #64]	; 0x40
 80196ae:	9311      	str	r3, [sp, #68]	; 0x44
 80196b0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80196b4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80196b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80196ba:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80196bc:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80196c0:	1a9b      	subs	r3, r3, r2
 80196c2:	9309      	str	r3, [sp, #36]	; 0x24
 80196c4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80196c8:	eeb0 0a48 	vmov.f32	s0, s16
 80196cc:	eef0 0a68 	vmov.f32	s1, s17
 80196d0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80196d4:	f002 f94e 	bl	801b974 <__ulp>
 80196d8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80196dc:	ec53 2b10 	vmov	r2, r3, d0
 80196e0:	f7e6 ff8a 	bl	80005f8 <__aeabi_dmul>
 80196e4:	ec53 2b18 	vmov	r2, r3, d8
 80196e8:	f7e6 fdd0 	bl	800028c <__adddf3>
 80196ec:	4682      	mov	sl, r0
 80196ee:	468b      	mov	fp, r1
 80196f0:	e78d      	b.n	801960e <_strtod_l+0xab6>
 80196f2:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 80196f6:	e7db      	b.n	80196b0 <_strtod_l+0xb58>
 80196f8:	a311      	add	r3, pc, #68	; (adr r3, 8019740 <_strtod_l+0xbe8>)
 80196fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80196fe:	f7e7 f9ed 	bl	8000adc <__aeabi_dcmplt>
 8019702:	e7b2      	b.n	801966a <_strtod_l+0xb12>
 8019704:	2300      	movs	r3, #0
 8019706:	930a      	str	r3, [sp, #40]	; 0x28
 8019708:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801970a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801970c:	6013      	str	r3, [r2, #0]
 801970e:	f7ff ba6b 	b.w	8018be8 <_strtod_l+0x90>
 8019712:	2a65      	cmp	r2, #101	; 0x65
 8019714:	f43f ab5f 	beq.w	8018dd6 <_strtod_l+0x27e>
 8019718:	2a45      	cmp	r2, #69	; 0x45
 801971a:	f43f ab5c 	beq.w	8018dd6 <_strtod_l+0x27e>
 801971e:	2301      	movs	r3, #1
 8019720:	f7ff bb94 	b.w	8018e4c <_strtod_l+0x2f4>
 8019724:	f3af 8000 	nop.w
 8019728:	94a03595 	.word	0x94a03595
 801972c:	3fdfffff 	.word	0x3fdfffff
 8019730:	35afe535 	.word	0x35afe535
 8019734:	3fe00000 	.word	0x3fe00000
 8019738:	ffc00000 	.word	0xffc00000
 801973c:	41dfffff 	.word	0x41dfffff
 8019740:	94a03595 	.word	0x94a03595
 8019744:	3fcfffff 	.word	0x3fcfffff
 8019748:	3ff00000 	.word	0x3ff00000
 801974c:	7ff00000 	.word	0x7ff00000
 8019750:	7fe00000 	.word	0x7fe00000
 8019754:	7c9fffff 	.word	0x7c9fffff
 8019758:	3fe00000 	.word	0x3fe00000
 801975c:	bff00000 	.word	0xbff00000
 8019760:	7fefffff 	.word	0x7fefffff

08019764 <_strtod_r>:
 8019764:	4b01      	ldr	r3, [pc, #4]	; (801976c <_strtod_r+0x8>)
 8019766:	f7ff b9f7 	b.w	8018b58 <_strtod_l>
 801976a:	bf00      	nop
 801976c:	200000c0 	.word	0x200000c0

08019770 <_strtol_l.constprop.0>:
 8019770:	2b01      	cmp	r3, #1
 8019772:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019776:	d001      	beq.n	801977c <_strtol_l.constprop.0+0xc>
 8019778:	2b24      	cmp	r3, #36	; 0x24
 801977a:	d906      	bls.n	801978a <_strtol_l.constprop.0+0x1a>
 801977c:	f7fd ff90 	bl	80176a0 <__errno>
 8019780:	2316      	movs	r3, #22
 8019782:	6003      	str	r3, [r0, #0]
 8019784:	2000      	movs	r0, #0
 8019786:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801978a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8019870 <_strtol_l.constprop.0+0x100>
 801978e:	460d      	mov	r5, r1
 8019790:	462e      	mov	r6, r5
 8019792:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019796:	f814 700c 	ldrb.w	r7, [r4, ip]
 801979a:	f017 0708 	ands.w	r7, r7, #8
 801979e:	d1f7      	bne.n	8019790 <_strtol_l.constprop.0+0x20>
 80197a0:	2c2d      	cmp	r4, #45	; 0x2d
 80197a2:	d132      	bne.n	801980a <_strtol_l.constprop.0+0x9a>
 80197a4:	782c      	ldrb	r4, [r5, #0]
 80197a6:	2701      	movs	r7, #1
 80197a8:	1cb5      	adds	r5, r6, #2
 80197aa:	2b00      	cmp	r3, #0
 80197ac:	d05b      	beq.n	8019866 <_strtol_l.constprop.0+0xf6>
 80197ae:	2b10      	cmp	r3, #16
 80197b0:	d109      	bne.n	80197c6 <_strtol_l.constprop.0+0x56>
 80197b2:	2c30      	cmp	r4, #48	; 0x30
 80197b4:	d107      	bne.n	80197c6 <_strtol_l.constprop.0+0x56>
 80197b6:	782c      	ldrb	r4, [r5, #0]
 80197b8:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80197bc:	2c58      	cmp	r4, #88	; 0x58
 80197be:	d14d      	bne.n	801985c <_strtol_l.constprop.0+0xec>
 80197c0:	786c      	ldrb	r4, [r5, #1]
 80197c2:	2310      	movs	r3, #16
 80197c4:	3502      	adds	r5, #2
 80197c6:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80197ca:	f108 38ff 	add.w	r8, r8, #4294967295
 80197ce:	f04f 0c00 	mov.w	ip, #0
 80197d2:	fbb8 f9f3 	udiv	r9, r8, r3
 80197d6:	4666      	mov	r6, ip
 80197d8:	fb03 8a19 	mls	sl, r3, r9, r8
 80197dc:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 80197e0:	f1be 0f09 	cmp.w	lr, #9
 80197e4:	d816      	bhi.n	8019814 <_strtol_l.constprop.0+0xa4>
 80197e6:	4674      	mov	r4, lr
 80197e8:	42a3      	cmp	r3, r4
 80197ea:	dd24      	ble.n	8019836 <_strtol_l.constprop.0+0xc6>
 80197ec:	f1bc 0f00 	cmp.w	ip, #0
 80197f0:	db1e      	blt.n	8019830 <_strtol_l.constprop.0+0xc0>
 80197f2:	45b1      	cmp	r9, r6
 80197f4:	d31c      	bcc.n	8019830 <_strtol_l.constprop.0+0xc0>
 80197f6:	d101      	bne.n	80197fc <_strtol_l.constprop.0+0x8c>
 80197f8:	45a2      	cmp	sl, r4
 80197fa:	db19      	blt.n	8019830 <_strtol_l.constprop.0+0xc0>
 80197fc:	fb06 4603 	mla	r6, r6, r3, r4
 8019800:	f04f 0c01 	mov.w	ip, #1
 8019804:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019808:	e7e8      	b.n	80197dc <_strtol_l.constprop.0+0x6c>
 801980a:	2c2b      	cmp	r4, #43	; 0x2b
 801980c:	bf04      	itt	eq
 801980e:	782c      	ldrbeq	r4, [r5, #0]
 8019810:	1cb5      	addeq	r5, r6, #2
 8019812:	e7ca      	b.n	80197aa <_strtol_l.constprop.0+0x3a>
 8019814:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8019818:	f1be 0f19 	cmp.w	lr, #25
 801981c:	d801      	bhi.n	8019822 <_strtol_l.constprop.0+0xb2>
 801981e:	3c37      	subs	r4, #55	; 0x37
 8019820:	e7e2      	b.n	80197e8 <_strtol_l.constprop.0+0x78>
 8019822:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8019826:	f1be 0f19 	cmp.w	lr, #25
 801982a:	d804      	bhi.n	8019836 <_strtol_l.constprop.0+0xc6>
 801982c:	3c57      	subs	r4, #87	; 0x57
 801982e:	e7db      	b.n	80197e8 <_strtol_l.constprop.0+0x78>
 8019830:	f04f 3cff 	mov.w	ip, #4294967295
 8019834:	e7e6      	b.n	8019804 <_strtol_l.constprop.0+0x94>
 8019836:	f1bc 0f00 	cmp.w	ip, #0
 801983a:	da05      	bge.n	8019848 <_strtol_l.constprop.0+0xd8>
 801983c:	2322      	movs	r3, #34	; 0x22
 801983e:	6003      	str	r3, [r0, #0]
 8019840:	4646      	mov	r6, r8
 8019842:	b942      	cbnz	r2, 8019856 <_strtol_l.constprop.0+0xe6>
 8019844:	4630      	mov	r0, r6
 8019846:	e79e      	b.n	8019786 <_strtol_l.constprop.0+0x16>
 8019848:	b107      	cbz	r7, 801984c <_strtol_l.constprop.0+0xdc>
 801984a:	4276      	negs	r6, r6
 801984c:	2a00      	cmp	r2, #0
 801984e:	d0f9      	beq.n	8019844 <_strtol_l.constprop.0+0xd4>
 8019850:	f1bc 0f00 	cmp.w	ip, #0
 8019854:	d000      	beq.n	8019858 <_strtol_l.constprop.0+0xe8>
 8019856:	1e69      	subs	r1, r5, #1
 8019858:	6011      	str	r1, [r2, #0]
 801985a:	e7f3      	b.n	8019844 <_strtol_l.constprop.0+0xd4>
 801985c:	2430      	movs	r4, #48	; 0x30
 801985e:	2b00      	cmp	r3, #0
 8019860:	d1b1      	bne.n	80197c6 <_strtol_l.constprop.0+0x56>
 8019862:	2308      	movs	r3, #8
 8019864:	e7af      	b.n	80197c6 <_strtol_l.constprop.0+0x56>
 8019866:	2c30      	cmp	r4, #48	; 0x30
 8019868:	d0a5      	beq.n	80197b6 <_strtol_l.constprop.0+0x46>
 801986a:	230a      	movs	r3, #10
 801986c:	e7ab      	b.n	80197c6 <_strtol_l.constprop.0+0x56>
 801986e:	bf00      	nop
 8019870:	08048001 	.word	0x08048001

08019874 <_strtol_r>:
 8019874:	f7ff bf7c 	b.w	8019770 <_strtol_l.constprop.0>

08019878 <__swbuf_r>:
 8019878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801987a:	460e      	mov	r6, r1
 801987c:	4614      	mov	r4, r2
 801987e:	4605      	mov	r5, r0
 8019880:	b118      	cbz	r0, 801988a <__swbuf_r+0x12>
 8019882:	6983      	ldr	r3, [r0, #24]
 8019884:	b90b      	cbnz	r3, 801988a <__swbuf_r+0x12>
 8019886:	f001 f853 	bl	801a930 <__sinit>
 801988a:	4b21      	ldr	r3, [pc, #132]	; (8019910 <__swbuf_r+0x98>)
 801988c:	429c      	cmp	r4, r3
 801988e:	d12b      	bne.n	80198e8 <__swbuf_r+0x70>
 8019890:	686c      	ldr	r4, [r5, #4]
 8019892:	69a3      	ldr	r3, [r4, #24]
 8019894:	60a3      	str	r3, [r4, #8]
 8019896:	89a3      	ldrh	r3, [r4, #12]
 8019898:	071a      	lsls	r2, r3, #28
 801989a:	d52f      	bpl.n	80198fc <__swbuf_r+0x84>
 801989c:	6923      	ldr	r3, [r4, #16]
 801989e:	b36b      	cbz	r3, 80198fc <__swbuf_r+0x84>
 80198a0:	6923      	ldr	r3, [r4, #16]
 80198a2:	6820      	ldr	r0, [r4, #0]
 80198a4:	1ac0      	subs	r0, r0, r3
 80198a6:	6963      	ldr	r3, [r4, #20]
 80198a8:	b2f6      	uxtb	r6, r6
 80198aa:	4283      	cmp	r3, r0
 80198ac:	4637      	mov	r7, r6
 80198ae:	dc04      	bgt.n	80198ba <__swbuf_r+0x42>
 80198b0:	4621      	mov	r1, r4
 80198b2:	4628      	mov	r0, r5
 80198b4:	f000 ffa8 	bl	801a808 <_fflush_r>
 80198b8:	bb30      	cbnz	r0, 8019908 <__swbuf_r+0x90>
 80198ba:	68a3      	ldr	r3, [r4, #8]
 80198bc:	3b01      	subs	r3, #1
 80198be:	60a3      	str	r3, [r4, #8]
 80198c0:	6823      	ldr	r3, [r4, #0]
 80198c2:	1c5a      	adds	r2, r3, #1
 80198c4:	6022      	str	r2, [r4, #0]
 80198c6:	701e      	strb	r6, [r3, #0]
 80198c8:	6963      	ldr	r3, [r4, #20]
 80198ca:	3001      	adds	r0, #1
 80198cc:	4283      	cmp	r3, r0
 80198ce:	d004      	beq.n	80198da <__swbuf_r+0x62>
 80198d0:	89a3      	ldrh	r3, [r4, #12]
 80198d2:	07db      	lsls	r3, r3, #31
 80198d4:	d506      	bpl.n	80198e4 <__swbuf_r+0x6c>
 80198d6:	2e0a      	cmp	r6, #10
 80198d8:	d104      	bne.n	80198e4 <__swbuf_r+0x6c>
 80198da:	4621      	mov	r1, r4
 80198dc:	4628      	mov	r0, r5
 80198de:	f000 ff93 	bl	801a808 <_fflush_r>
 80198e2:	b988      	cbnz	r0, 8019908 <__swbuf_r+0x90>
 80198e4:	4638      	mov	r0, r7
 80198e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80198e8:	4b0a      	ldr	r3, [pc, #40]	; (8019914 <__swbuf_r+0x9c>)
 80198ea:	429c      	cmp	r4, r3
 80198ec:	d101      	bne.n	80198f2 <__swbuf_r+0x7a>
 80198ee:	68ac      	ldr	r4, [r5, #8]
 80198f0:	e7cf      	b.n	8019892 <__swbuf_r+0x1a>
 80198f2:	4b09      	ldr	r3, [pc, #36]	; (8019918 <__swbuf_r+0xa0>)
 80198f4:	429c      	cmp	r4, r3
 80198f6:	bf08      	it	eq
 80198f8:	68ec      	ldreq	r4, [r5, #12]
 80198fa:	e7ca      	b.n	8019892 <__swbuf_r+0x1a>
 80198fc:	4621      	mov	r1, r4
 80198fe:	4628      	mov	r0, r5
 8019900:	f000 f80c 	bl	801991c <__swsetup_r>
 8019904:	2800      	cmp	r0, #0
 8019906:	d0cb      	beq.n	80198a0 <__swbuf_r+0x28>
 8019908:	f04f 37ff 	mov.w	r7, #4294967295
 801990c:	e7ea      	b.n	80198e4 <__swbuf_r+0x6c>
 801990e:	bf00      	nop
 8019910:	080481b4 	.word	0x080481b4
 8019914:	080481d4 	.word	0x080481d4
 8019918:	08048194 	.word	0x08048194

0801991c <__swsetup_r>:
 801991c:	4b32      	ldr	r3, [pc, #200]	; (80199e8 <__swsetup_r+0xcc>)
 801991e:	b570      	push	{r4, r5, r6, lr}
 8019920:	681d      	ldr	r5, [r3, #0]
 8019922:	4606      	mov	r6, r0
 8019924:	460c      	mov	r4, r1
 8019926:	b125      	cbz	r5, 8019932 <__swsetup_r+0x16>
 8019928:	69ab      	ldr	r3, [r5, #24]
 801992a:	b913      	cbnz	r3, 8019932 <__swsetup_r+0x16>
 801992c:	4628      	mov	r0, r5
 801992e:	f000 ffff 	bl	801a930 <__sinit>
 8019932:	4b2e      	ldr	r3, [pc, #184]	; (80199ec <__swsetup_r+0xd0>)
 8019934:	429c      	cmp	r4, r3
 8019936:	d10f      	bne.n	8019958 <__swsetup_r+0x3c>
 8019938:	686c      	ldr	r4, [r5, #4]
 801993a:	89a3      	ldrh	r3, [r4, #12]
 801993c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8019940:	0719      	lsls	r1, r3, #28
 8019942:	d42c      	bmi.n	801999e <__swsetup_r+0x82>
 8019944:	06dd      	lsls	r5, r3, #27
 8019946:	d411      	bmi.n	801996c <__swsetup_r+0x50>
 8019948:	2309      	movs	r3, #9
 801994a:	6033      	str	r3, [r6, #0]
 801994c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8019950:	81a3      	strh	r3, [r4, #12]
 8019952:	f04f 30ff 	mov.w	r0, #4294967295
 8019956:	e03e      	b.n	80199d6 <__swsetup_r+0xba>
 8019958:	4b25      	ldr	r3, [pc, #148]	; (80199f0 <__swsetup_r+0xd4>)
 801995a:	429c      	cmp	r4, r3
 801995c:	d101      	bne.n	8019962 <__swsetup_r+0x46>
 801995e:	68ac      	ldr	r4, [r5, #8]
 8019960:	e7eb      	b.n	801993a <__swsetup_r+0x1e>
 8019962:	4b24      	ldr	r3, [pc, #144]	; (80199f4 <__swsetup_r+0xd8>)
 8019964:	429c      	cmp	r4, r3
 8019966:	bf08      	it	eq
 8019968:	68ec      	ldreq	r4, [r5, #12]
 801996a:	e7e6      	b.n	801993a <__swsetup_r+0x1e>
 801996c:	0758      	lsls	r0, r3, #29
 801996e:	d512      	bpl.n	8019996 <__swsetup_r+0x7a>
 8019970:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8019972:	b141      	cbz	r1, 8019986 <__swsetup_r+0x6a>
 8019974:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8019978:	4299      	cmp	r1, r3
 801997a:	d002      	beq.n	8019982 <__swsetup_r+0x66>
 801997c:	4630      	mov	r0, r6
 801997e:	f7fd ff01 	bl	8017784 <_free_r>
 8019982:	2300      	movs	r3, #0
 8019984:	6363      	str	r3, [r4, #52]	; 0x34
 8019986:	89a3      	ldrh	r3, [r4, #12]
 8019988:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801998c:	81a3      	strh	r3, [r4, #12]
 801998e:	2300      	movs	r3, #0
 8019990:	6063      	str	r3, [r4, #4]
 8019992:	6923      	ldr	r3, [r4, #16]
 8019994:	6023      	str	r3, [r4, #0]
 8019996:	89a3      	ldrh	r3, [r4, #12]
 8019998:	f043 0308 	orr.w	r3, r3, #8
 801999c:	81a3      	strh	r3, [r4, #12]
 801999e:	6923      	ldr	r3, [r4, #16]
 80199a0:	b94b      	cbnz	r3, 80199b6 <__swsetup_r+0x9a>
 80199a2:	89a3      	ldrh	r3, [r4, #12]
 80199a4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80199a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80199ac:	d003      	beq.n	80199b6 <__swsetup_r+0x9a>
 80199ae:	4621      	mov	r1, r4
 80199b0:	4630      	mov	r0, r6
 80199b2:	f001 fbf5 	bl	801b1a0 <__smakebuf_r>
 80199b6:	89a0      	ldrh	r0, [r4, #12]
 80199b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80199bc:	f010 0301 	ands.w	r3, r0, #1
 80199c0:	d00a      	beq.n	80199d8 <__swsetup_r+0xbc>
 80199c2:	2300      	movs	r3, #0
 80199c4:	60a3      	str	r3, [r4, #8]
 80199c6:	6963      	ldr	r3, [r4, #20]
 80199c8:	425b      	negs	r3, r3
 80199ca:	61a3      	str	r3, [r4, #24]
 80199cc:	6923      	ldr	r3, [r4, #16]
 80199ce:	b943      	cbnz	r3, 80199e2 <__swsetup_r+0xc6>
 80199d0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80199d4:	d1ba      	bne.n	801994c <__swsetup_r+0x30>
 80199d6:	bd70      	pop	{r4, r5, r6, pc}
 80199d8:	0781      	lsls	r1, r0, #30
 80199da:	bf58      	it	pl
 80199dc:	6963      	ldrpl	r3, [r4, #20]
 80199de:	60a3      	str	r3, [r4, #8]
 80199e0:	e7f4      	b.n	80199cc <__swsetup_r+0xb0>
 80199e2:	2000      	movs	r0, #0
 80199e4:	e7f7      	b.n	80199d6 <__swsetup_r+0xba>
 80199e6:	bf00      	nop
 80199e8:	20000058 	.word	0x20000058
 80199ec:	080481b4 	.word	0x080481b4
 80199f0:	080481d4 	.word	0x080481d4
 80199f4:	08048194 	.word	0x08048194

080199f8 <abort>:
 80199f8:	b508      	push	{r3, lr}
 80199fa:	2006      	movs	r0, #6
 80199fc:	f002 fadc 	bl	801bfb8 <raise>
 8019a00:	2001      	movs	r0, #1
 8019a02:	f7e7 fbd8 	bl	80011b6 <_exit>

08019a06 <quorem>:
 8019a06:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019a0a:	6903      	ldr	r3, [r0, #16]
 8019a0c:	690c      	ldr	r4, [r1, #16]
 8019a0e:	42a3      	cmp	r3, r4
 8019a10:	4607      	mov	r7, r0
 8019a12:	f2c0 8081 	blt.w	8019b18 <quorem+0x112>
 8019a16:	3c01      	subs	r4, #1
 8019a18:	f101 0814 	add.w	r8, r1, #20
 8019a1c:	f100 0514 	add.w	r5, r0, #20
 8019a20:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8019a24:	9301      	str	r3, [sp, #4]
 8019a26:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8019a2a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8019a2e:	3301      	adds	r3, #1
 8019a30:	429a      	cmp	r2, r3
 8019a32:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8019a36:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8019a3a:	fbb2 f6f3 	udiv	r6, r2, r3
 8019a3e:	d331      	bcc.n	8019aa4 <quorem+0x9e>
 8019a40:	f04f 0e00 	mov.w	lr, #0
 8019a44:	4640      	mov	r0, r8
 8019a46:	46ac      	mov	ip, r5
 8019a48:	46f2      	mov	sl, lr
 8019a4a:	f850 2b04 	ldr.w	r2, [r0], #4
 8019a4e:	b293      	uxth	r3, r2
 8019a50:	fb06 e303 	mla	r3, r6, r3, lr
 8019a54:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8019a58:	b29b      	uxth	r3, r3
 8019a5a:	ebaa 0303 	sub.w	r3, sl, r3
 8019a5e:	f8dc a000 	ldr.w	sl, [ip]
 8019a62:	0c12      	lsrs	r2, r2, #16
 8019a64:	fa13 f38a 	uxtah	r3, r3, sl
 8019a68:	fb06 e202 	mla	r2, r6, r2, lr
 8019a6c:	9300      	str	r3, [sp, #0]
 8019a6e:	9b00      	ldr	r3, [sp, #0]
 8019a70:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8019a74:	b292      	uxth	r2, r2
 8019a76:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8019a7a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8019a7e:	f8bd 3000 	ldrh.w	r3, [sp]
 8019a82:	4581      	cmp	r9, r0
 8019a84:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8019a88:	f84c 3b04 	str.w	r3, [ip], #4
 8019a8c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8019a90:	d2db      	bcs.n	8019a4a <quorem+0x44>
 8019a92:	f855 300b 	ldr.w	r3, [r5, fp]
 8019a96:	b92b      	cbnz	r3, 8019aa4 <quorem+0x9e>
 8019a98:	9b01      	ldr	r3, [sp, #4]
 8019a9a:	3b04      	subs	r3, #4
 8019a9c:	429d      	cmp	r5, r3
 8019a9e:	461a      	mov	r2, r3
 8019aa0:	d32e      	bcc.n	8019b00 <quorem+0xfa>
 8019aa2:	613c      	str	r4, [r7, #16]
 8019aa4:	4638      	mov	r0, r7
 8019aa6:	f001 febf 	bl	801b828 <__mcmp>
 8019aaa:	2800      	cmp	r0, #0
 8019aac:	db24      	blt.n	8019af8 <quorem+0xf2>
 8019aae:	3601      	adds	r6, #1
 8019ab0:	4628      	mov	r0, r5
 8019ab2:	f04f 0c00 	mov.w	ip, #0
 8019ab6:	f858 2b04 	ldr.w	r2, [r8], #4
 8019aba:	f8d0 e000 	ldr.w	lr, [r0]
 8019abe:	b293      	uxth	r3, r2
 8019ac0:	ebac 0303 	sub.w	r3, ip, r3
 8019ac4:	0c12      	lsrs	r2, r2, #16
 8019ac6:	fa13 f38e 	uxtah	r3, r3, lr
 8019aca:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8019ace:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8019ad2:	b29b      	uxth	r3, r3
 8019ad4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8019ad8:	45c1      	cmp	r9, r8
 8019ada:	f840 3b04 	str.w	r3, [r0], #4
 8019ade:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8019ae2:	d2e8      	bcs.n	8019ab6 <quorem+0xb0>
 8019ae4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8019ae8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8019aec:	b922      	cbnz	r2, 8019af8 <quorem+0xf2>
 8019aee:	3b04      	subs	r3, #4
 8019af0:	429d      	cmp	r5, r3
 8019af2:	461a      	mov	r2, r3
 8019af4:	d30a      	bcc.n	8019b0c <quorem+0x106>
 8019af6:	613c      	str	r4, [r7, #16]
 8019af8:	4630      	mov	r0, r6
 8019afa:	b003      	add	sp, #12
 8019afc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019b00:	6812      	ldr	r2, [r2, #0]
 8019b02:	3b04      	subs	r3, #4
 8019b04:	2a00      	cmp	r2, #0
 8019b06:	d1cc      	bne.n	8019aa2 <quorem+0x9c>
 8019b08:	3c01      	subs	r4, #1
 8019b0a:	e7c7      	b.n	8019a9c <quorem+0x96>
 8019b0c:	6812      	ldr	r2, [r2, #0]
 8019b0e:	3b04      	subs	r3, #4
 8019b10:	2a00      	cmp	r2, #0
 8019b12:	d1f0      	bne.n	8019af6 <quorem+0xf0>
 8019b14:	3c01      	subs	r4, #1
 8019b16:	e7eb      	b.n	8019af0 <quorem+0xea>
 8019b18:	2000      	movs	r0, #0
 8019b1a:	e7ee      	b.n	8019afa <quorem+0xf4>
 8019b1c:	0000      	movs	r0, r0
	...

08019b20 <_dtoa_r>:
 8019b20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019b24:	ed2d 8b04 	vpush	{d8-d9}
 8019b28:	ec57 6b10 	vmov	r6, r7, d0
 8019b2c:	b093      	sub	sp, #76	; 0x4c
 8019b2e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8019b30:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8019b34:	9106      	str	r1, [sp, #24]
 8019b36:	ee10 aa10 	vmov	sl, s0
 8019b3a:	4604      	mov	r4, r0
 8019b3c:	9209      	str	r2, [sp, #36]	; 0x24
 8019b3e:	930c      	str	r3, [sp, #48]	; 0x30
 8019b40:	46bb      	mov	fp, r7
 8019b42:	b975      	cbnz	r5, 8019b62 <_dtoa_r+0x42>
 8019b44:	2010      	movs	r0, #16
 8019b46:	f7fd fde7 	bl	8017718 <malloc>
 8019b4a:	4602      	mov	r2, r0
 8019b4c:	6260      	str	r0, [r4, #36]	; 0x24
 8019b4e:	b920      	cbnz	r0, 8019b5a <_dtoa_r+0x3a>
 8019b50:	4ba7      	ldr	r3, [pc, #668]	; (8019df0 <_dtoa_r+0x2d0>)
 8019b52:	21ea      	movs	r1, #234	; 0xea
 8019b54:	48a7      	ldr	r0, [pc, #668]	; (8019df4 <_dtoa_r+0x2d4>)
 8019b56:	f7fd fd85 	bl	8017664 <__assert_func>
 8019b5a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8019b5e:	6005      	str	r5, [r0, #0]
 8019b60:	60c5      	str	r5, [r0, #12]
 8019b62:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8019b64:	6819      	ldr	r1, [r3, #0]
 8019b66:	b151      	cbz	r1, 8019b7e <_dtoa_r+0x5e>
 8019b68:	685a      	ldr	r2, [r3, #4]
 8019b6a:	604a      	str	r2, [r1, #4]
 8019b6c:	2301      	movs	r3, #1
 8019b6e:	4093      	lsls	r3, r2
 8019b70:	608b      	str	r3, [r1, #8]
 8019b72:	4620      	mov	r0, r4
 8019b74:	f001 fbcc 	bl	801b310 <_Bfree>
 8019b78:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8019b7a:	2200      	movs	r2, #0
 8019b7c:	601a      	str	r2, [r3, #0]
 8019b7e:	1e3b      	subs	r3, r7, #0
 8019b80:	bfaa      	itet	ge
 8019b82:	2300      	movge	r3, #0
 8019b84:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8019b88:	f8c8 3000 	strge.w	r3, [r8]
 8019b8c:	4b9a      	ldr	r3, [pc, #616]	; (8019df8 <_dtoa_r+0x2d8>)
 8019b8e:	bfbc      	itt	lt
 8019b90:	2201      	movlt	r2, #1
 8019b92:	f8c8 2000 	strlt.w	r2, [r8]
 8019b96:	ea33 030b 	bics.w	r3, r3, fp
 8019b9a:	d11b      	bne.n	8019bd4 <_dtoa_r+0xb4>
 8019b9c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8019b9e:	f242 730f 	movw	r3, #9999	; 0x270f
 8019ba2:	6013      	str	r3, [r2, #0]
 8019ba4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8019ba8:	4333      	orrs	r3, r6
 8019baa:	f000 8592 	beq.w	801a6d2 <_dtoa_r+0xbb2>
 8019bae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8019bb0:	b963      	cbnz	r3, 8019bcc <_dtoa_r+0xac>
 8019bb2:	4b92      	ldr	r3, [pc, #584]	; (8019dfc <_dtoa_r+0x2dc>)
 8019bb4:	e022      	b.n	8019bfc <_dtoa_r+0xdc>
 8019bb6:	4b92      	ldr	r3, [pc, #584]	; (8019e00 <_dtoa_r+0x2e0>)
 8019bb8:	9301      	str	r3, [sp, #4]
 8019bba:	3308      	adds	r3, #8
 8019bbc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8019bbe:	6013      	str	r3, [r2, #0]
 8019bc0:	9801      	ldr	r0, [sp, #4]
 8019bc2:	b013      	add	sp, #76	; 0x4c
 8019bc4:	ecbd 8b04 	vpop	{d8-d9}
 8019bc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019bcc:	4b8b      	ldr	r3, [pc, #556]	; (8019dfc <_dtoa_r+0x2dc>)
 8019bce:	9301      	str	r3, [sp, #4]
 8019bd0:	3303      	adds	r3, #3
 8019bd2:	e7f3      	b.n	8019bbc <_dtoa_r+0x9c>
 8019bd4:	2200      	movs	r2, #0
 8019bd6:	2300      	movs	r3, #0
 8019bd8:	4650      	mov	r0, sl
 8019bda:	4659      	mov	r1, fp
 8019bdc:	f7e6 ff74 	bl	8000ac8 <__aeabi_dcmpeq>
 8019be0:	ec4b ab19 	vmov	d9, sl, fp
 8019be4:	4680      	mov	r8, r0
 8019be6:	b158      	cbz	r0, 8019c00 <_dtoa_r+0xe0>
 8019be8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8019bea:	2301      	movs	r3, #1
 8019bec:	6013      	str	r3, [r2, #0]
 8019bee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8019bf0:	2b00      	cmp	r3, #0
 8019bf2:	f000 856b 	beq.w	801a6cc <_dtoa_r+0xbac>
 8019bf6:	4883      	ldr	r0, [pc, #524]	; (8019e04 <_dtoa_r+0x2e4>)
 8019bf8:	6018      	str	r0, [r3, #0]
 8019bfa:	1e43      	subs	r3, r0, #1
 8019bfc:	9301      	str	r3, [sp, #4]
 8019bfe:	e7df      	b.n	8019bc0 <_dtoa_r+0xa0>
 8019c00:	ec4b ab10 	vmov	d0, sl, fp
 8019c04:	aa10      	add	r2, sp, #64	; 0x40
 8019c06:	a911      	add	r1, sp, #68	; 0x44
 8019c08:	4620      	mov	r0, r4
 8019c0a:	f001 ff2f 	bl	801ba6c <__d2b>
 8019c0e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8019c12:	ee08 0a10 	vmov	s16, r0
 8019c16:	2d00      	cmp	r5, #0
 8019c18:	f000 8084 	beq.w	8019d24 <_dtoa_r+0x204>
 8019c1c:	ee19 3a90 	vmov	r3, s19
 8019c20:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8019c24:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8019c28:	4656      	mov	r6, sl
 8019c2a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8019c2e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8019c32:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8019c36:	4b74      	ldr	r3, [pc, #464]	; (8019e08 <_dtoa_r+0x2e8>)
 8019c38:	2200      	movs	r2, #0
 8019c3a:	4630      	mov	r0, r6
 8019c3c:	4639      	mov	r1, r7
 8019c3e:	f7e6 fb23 	bl	8000288 <__aeabi_dsub>
 8019c42:	a365      	add	r3, pc, #404	; (adr r3, 8019dd8 <_dtoa_r+0x2b8>)
 8019c44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019c48:	f7e6 fcd6 	bl	80005f8 <__aeabi_dmul>
 8019c4c:	a364      	add	r3, pc, #400	; (adr r3, 8019de0 <_dtoa_r+0x2c0>)
 8019c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019c52:	f7e6 fb1b 	bl	800028c <__adddf3>
 8019c56:	4606      	mov	r6, r0
 8019c58:	4628      	mov	r0, r5
 8019c5a:	460f      	mov	r7, r1
 8019c5c:	f7e6 fc62 	bl	8000524 <__aeabi_i2d>
 8019c60:	a361      	add	r3, pc, #388	; (adr r3, 8019de8 <_dtoa_r+0x2c8>)
 8019c62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019c66:	f7e6 fcc7 	bl	80005f8 <__aeabi_dmul>
 8019c6a:	4602      	mov	r2, r0
 8019c6c:	460b      	mov	r3, r1
 8019c6e:	4630      	mov	r0, r6
 8019c70:	4639      	mov	r1, r7
 8019c72:	f7e6 fb0b 	bl	800028c <__adddf3>
 8019c76:	4606      	mov	r6, r0
 8019c78:	460f      	mov	r7, r1
 8019c7a:	f7e6 ff6d 	bl	8000b58 <__aeabi_d2iz>
 8019c7e:	2200      	movs	r2, #0
 8019c80:	9000      	str	r0, [sp, #0]
 8019c82:	2300      	movs	r3, #0
 8019c84:	4630      	mov	r0, r6
 8019c86:	4639      	mov	r1, r7
 8019c88:	f7e6 ff28 	bl	8000adc <__aeabi_dcmplt>
 8019c8c:	b150      	cbz	r0, 8019ca4 <_dtoa_r+0x184>
 8019c8e:	9800      	ldr	r0, [sp, #0]
 8019c90:	f7e6 fc48 	bl	8000524 <__aeabi_i2d>
 8019c94:	4632      	mov	r2, r6
 8019c96:	463b      	mov	r3, r7
 8019c98:	f7e6 ff16 	bl	8000ac8 <__aeabi_dcmpeq>
 8019c9c:	b910      	cbnz	r0, 8019ca4 <_dtoa_r+0x184>
 8019c9e:	9b00      	ldr	r3, [sp, #0]
 8019ca0:	3b01      	subs	r3, #1
 8019ca2:	9300      	str	r3, [sp, #0]
 8019ca4:	9b00      	ldr	r3, [sp, #0]
 8019ca6:	2b16      	cmp	r3, #22
 8019ca8:	d85a      	bhi.n	8019d60 <_dtoa_r+0x240>
 8019caa:	9a00      	ldr	r2, [sp, #0]
 8019cac:	4b57      	ldr	r3, [pc, #348]	; (8019e0c <_dtoa_r+0x2ec>)
 8019cae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8019cb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019cb6:	ec51 0b19 	vmov	r0, r1, d9
 8019cba:	f7e6 ff0f 	bl	8000adc <__aeabi_dcmplt>
 8019cbe:	2800      	cmp	r0, #0
 8019cc0:	d050      	beq.n	8019d64 <_dtoa_r+0x244>
 8019cc2:	9b00      	ldr	r3, [sp, #0]
 8019cc4:	3b01      	subs	r3, #1
 8019cc6:	9300      	str	r3, [sp, #0]
 8019cc8:	2300      	movs	r3, #0
 8019cca:	930b      	str	r3, [sp, #44]	; 0x2c
 8019ccc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8019cce:	1b5d      	subs	r5, r3, r5
 8019cd0:	1e6b      	subs	r3, r5, #1
 8019cd2:	9305      	str	r3, [sp, #20]
 8019cd4:	bf45      	ittet	mi
 8019cd6:	f1c5 0301 	rsbmi	r3, r5, #1
 8019cda:	9304      	strmi	r3, [sp, #16]
 8019cdc:	2300      	movpl	r3, #0
 8019cde:	2300      	movmi	r3, #0
 8019ce0:	bf4c      	ite	mi
 8019ce2:	9305      	strmi	r3, [sp, #20]
 8019ce4:	9304      	strpl	r3, [sp, #16]
 8019ce6:	9b00      	ldr	r3, [sp, #0]
 8019ce8:	2b00      	cmp	r3, #0
 8019cea:	db3d      	blt.n	8019d68 <_dtoa_r+0x248>
 8019cec:	9b05      	ldr	r3, [sp, #20]
 8019cee:	9a00      	ldr	r2, [sp, #0]
 8019cf0:	920a      	str	r2, [sp, #40]	; 0x28
 8019cf2:	4413      	add	r3, r2
 8019cf4:	9305      	str	r3, [sp, #20]
 8019cf6:	2300      	movs	r3, #0
 8019cf8:	9307      	str	r3, [sp, #28]
 8019cfa:	9b06      	ldr	r3, [sp, #24]
 8019cfc:	2b09      	cmp	r3, #9
 8019cfe:	f200 8089 	bhi.w	8019e14 <_dtoa_r+0x2f4>
 8019d02:	2b05      	cmp	r3, #5
 8019d04:	bfc4      	itt	gt
 8019d06:	3b04      	subgt	r3, #4
 8019d08:	9306      	strgt	r3, [sp, #24]
 8019d0a:	9b06      	ldr	r3, [sp, #24]
 8019d0c:	f1a3 0302 	sub.w	r3, r3, #2
 8019d10:	bfcc      	ite	gt
 8019d12:	2500      	movgt	r5, #0
 8019d14:	2501      	movle	r5, #1
 8019d16:	2b03      	cmp	r3, #3
 8019d18:	f200 8087 	bhi.w	8019e2a <_dtoa_r+0x30a>
 8019d1c:	e8df f003 	tbb	[pc, r3]
 8019d20:	59383a2d 	.word	0x59383a2d
 8019d24:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8019d28:	441d      	add	r5, r3
 8019d2a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8019d2e:	2b20      	cmp	r3, #32
 8019d30:	bfc1      	itttt	gt
 8019d32:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8019d36:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8019d3a:	fa0b f303 	lslgt.w	r3, fp, r3
 8019d3e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8019d42:	bfda      	itte	le
 8019d44:	f1c3 0320 	rsble	r3, r3, #32
 8019d48:	fa06 f003 	lslle.w	r0, r6, r3
 8019d4c:	4318      	orrgt	r0, r3
 8019d4e:	f7e6 fbd9 	bl	8000504 <__aeabi_ui2d>
 8019d52:	2301      	movs	r3, #1
 8019d54:	4606      	mov	r6, r0
 8019d56:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8019d5a:	3d01      	subs	r5, #1
 8019d5c:	930e      	str	r3, [sp, #56]	; 0x38
 8019d5e:	e76a      	b.n	8019c36 <_dtoa_r+0x116>
 8019d60:	2301      	movs	r3, #1
 8019d62:	e7b2      	b.n	8019cca <_dtoa_r+0x1aa>
 8019d64:	900b      	str	r0, [sp, #44]	; 0x2c
 8019d66:	e7b1      	b.n	8019ccc <_dtoa_r+0x1ac>
 8019d68:	9b04      	ldr	r3, [sp, #16]
 8019d6a:	9a00      	ldr	r2, [sp, #0]
 8019d6c:	1a9b      	subs	r3, r3, r2
 8019d6e:	9304      	str	r3, [sp, #16]
 8019d70:	4253      	negs	r3, r2
 8019d72:	9307      	str	r3, [sp, #28]
 8019d74:	2300      	movs	r3, #0
 8019d76:	930a      	str	r3, [sp, #40]	; 0x28
 8019d78:	e7bf      	b.n	8019cfa <_dtoa_r+0x1da>
 8019d7a:	2300      	movs	r3, #0
 8019d7c:	9308      	str	r3, [sp, #32]
 8019d7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019d80:	2b00      	cmp	r3, #0
 8019d82:	dc55      	bgt.n	8019e30 <_dtoa_r+0x310>
 8019d84:	2301      	movs	r3, #1
 8019d86:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8019d8a:	461a      	mov	r2, r3
 8019d8c:	9209      	str	r2, [sp, #36]	; 0x24
 8019d8e:	e00c      	b.n	8019daa <_dtoa_r+0x28a>
 8019d90:	2301      	movs	r3, #1
 8019d92:	e7f3      	b.n	8019d7c <_dtoa_r+0x25c>
 8019d94:	2300      	movs	r3, #0
 8019d96:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8019d98:	9308      	str	r3, [sp, #32]
 8019d9a:	9b00      	ldr	r3, [sp, #0]
 8019d9c:	4413      	add	r3, r2
 8019d9e:	9302      	str	r3, [sp, #8]
 8019da0:	3301      	adds	r3, #1
 8019da2:	2b01      	cmp	r3, #1
 8019da4:	9303      	str	r3, [sp, #12]
 8019da6:	bfb8      	it	lt
 8019da8:	2301      	movlt	r3, #1
 8019daa:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8019dac:	2200      	movs	r2, #0
 8019dae:	6042      	str	r2, [r0, #4]
 8019db0:	2204      	movs	r2, #4
 8019db2:	f102 0614 	add.w	r6, r2, #20
 8019db6:	429e      	cmp	r6, r3
 8019db8:	6841      	ldr	r1, [r0, #4]
 8019dba:	d93d      	bls.n	8019e38 <_dtoa_r+0x318>
 8019dbc:	4620      	mov	r0, r4
 8019dbe:	f001 fa67 	bl	801b290 <_Balloc>
 8019dc2:	9001      	str	r0, [sp, #4]
 8019dc4:	2800      	cmp	r0, #0
 8019dc6:	d13b      	bne.n	8019e40 <_dtoa_r+0x320>
 8019dc8:	4b11      	ldr	r3, [pc, #68]	; (8019e10 <_dtoa_r+0x2f0>)
 8019dca:	4602      	mov	r2, r0
 8019dcc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8019dd0:	e6c0      	b.n	8019b54 <_dtoa_r+0x34>
 8019dd2:	2301      	movs	r3, #1
 8019dd4:	e7df      	b.n	8019d96 <_dtoa_r+0x276>
 8019dd6:	bf00      	nop
 8019dd8:	636f4361 	.word	0x636f4361
 8019ddc:	3fd287a7 	.word	0x3fd287a7
 8019de0:	8b60c8b3 	.word	0x8b60c8b3
 8019de4:	3fc68a28 	.word	0x3fc68a28
 8019de8:	509f79fb 	.word	0x509f79fb
 8019dec:	3fd34413 	.word	0x3fd34413
 8019df0:	0804810e 	.word	0x0804810e
 8019df4:	08048125 	.word	0x08048125
 8019df8:	7ff00000 	.word	0x7ff00000
 8019dfc:	0804810a 	.word	0x0804810a
 8019e00:	08048101 	.word	0x08048101
 8019e04:	08047f86 	.word	0x08047f86
 8019e08:	3ff80000 	.word	0x3ff80000
 8019e0c:	080482f8 	.word	0x080482f8
 8019e10:	08048180 	.word	0x08048180
 8019e14:	2501      	movs	r5, #1
 8019e16:	2300      	movs	r3, #0
 8019e18:	9306      	str	r3, [sp, #24]
 8019e1a:	9508      	str	r5, [sp, #32]
 8019e1c:	f04f 33ff 	mov.w	r3, #4294967295
 8019e20:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8019e24:	2200      	movs	r2, #0
 8019e26:	2312      	movs	r3, #18
 8019e28:	e7b0      	b.n	8019d8c <_dtoa_r+0x26c>
 8019e2a:	2301      	movs	r3, #1
 8019e2c:	9308      	str	r3, [sp, #32]
 8019e2e:	e7f5      	b.n	8019e1c <_dtoa_r+0x2fc>
 8019e30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019e32:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8019e36:	e7b8      	b.n	8019daa <_dtoa_r+0x28a>
 8019e38:	3101      	adds	r1, #1
 8019e3a:	6041      	str	r1, [r0, #4]
 8019e3c:	0052      	lsls	r2, r2, #1
 8019e3e:	e7b8      	b.n	8019db2 <_dtoa_r+0x292>
 8019e40:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8019e42:	9a01      	ldr	r2, [sp, #4]
 8019e44:	601a      	str	r2, [r3, #0]
 8019e46:	9b03      	ldr	r3, [sp, #12]
 8019e48:	2b0e      	cmp	r3, #14
 8019e4a:	f200 809d 	bhi.w	8019f88 <_dtoa_r+0x468>
 8019e4e:	2d00      	cmp	r5, #0
 8019e50:	f000 809a 	beq.w	8019f88 <_dtoa_r+0x468>
 8019e54:	9b00      	ldr	r3, [sp, #0]
 8019e56:	2b00      	cmp	r3, #0
 8019e58:	dd32      	ble.n	8019ec0 <_dtoa_r+0x3a0>
 8019e5a:	4ab7      	ldr	r2, [pc, #732]	; (801a138 <_dtoa_r+0x618>)
 8019e5c:	f003 030f 	and.w	r3, r3, #15
 8019e60:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8019e64:	e9d3 8900 	ldrd	r8, r9, [r3]
 8019e68:	9b00      	ldr	r3, [sp, #0]
 8019e6a:	05d8      	lsls	r0, r3, #23
 8019e6c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8019e70:	d516      	bpl.n	8019ea0 <_dtoa_r+0x380>
 8019e72:	4bb2      	ldr	r3, [pc, #712]	; (801a13c <_dtoa_r+0x61c>)
 8019e74:	ec51 0b19 	vmov	r0, r1, d9
 8019e78:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8019e7c:	f7e6 fce6 	bl	800084c <__aeabi_ddiv>
 8019e80:	f007 070f 	and.w	r7, r7, #15
 8019e84:	4682      	mov	sl, r0
 8019e86:	468b      	mov	fp, r1
 8019e88:	2503      	movs	r5, #3
 8019e8a:	4eac      	ldr	r6, [pc, #688]	; (801a13c <_dtoa_r+0x61c>)
 8019e8c:	b957      	cbnz	r7, 8019ea4 <_dtoa_r+0x384>
 8019e8e:	4642      	mov	r2, r8
 8019e90:	464b      	mov	r3, r9
 8019e92:	4650      	mov	r0, sl
 8019e94:	4659      	mov	r1, fp
 8019e96:	f7e6 fcd9 	bl	800084c <__aeabi_ddiv>
 8019e9a:	4682      	mov	sl, r0
 8019e9c:	468b      	mov	fp, r1
 8019e9e:	e028      	b.n	8019ef2 <_dtoa_r+0x3d2>
 8019ea0:	2502      	movs	r5, #2
 8019ea2:	e7f2      	b.n	8019e8a <_dtoa_r+0x36a>
 8019ea4:	07f9      	lsls	r1, r7, #31
 8019ea6:	d508      	bpl.n	8019eba <_dtoa_r+0x39a>
 8019ea8:	4640      	mov	r0, r8
 8019eaa:	4649      	mov	r1, r9
 8019eac:	e9d6 2300 	ldrd	r2, r3, [r6]
 8019eb0:	f7e6 fba2 	bl	80005f8 <__aeabi_dmul>
 8019eb4:	3501      	adds	r5, #1
 8019eb6:	4680      	mov	r8, r0
 8019eb8:	4689      	mov	r9, r1
 8019eba:	107f      	asrs	r7, r7, #1
 8019ebc:	3608      	adds	r6, #8
 8019ebe:	e7e5      	b.n	8019e8c <_dtoa_r+0x36c>
 8019ec0:	f000 809b 	beq.w	8019ffa <_dtoa_r+0x4da>
 8019ec4:	9b00      	ldr	r3, [sp, #0]
 8019ec6:	4f9d      	ldr	r7, [pc, #628]	; (801a13c <_dtoa_r+0x61c>)
 8019ec8:	425e      	negs	r6, r3
 8019eca:	4b9b      	ldr	r3, [pc, #620]	; (801a138 <_dtoa_r+0x618>)
 8019ecc:	f006 020f 	and.w	r2, r6, #15
 8019ed0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8019ed4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019ed8:	ec51 0b19 	vmov	r0, r1, d9
 8019edc:	f7e6 fb8c 	bl	80005f8 <__aeabi_dmul>
 8019ee0:	1136      	asrs	r6, r6, #4
 8019ee2:	4682      	mov	sl, r0
 8019ee4:	468b      	mov	fp, r1
 8019ee6:	2300      	movs	r3, #0
 8019ee8:	2502      	movs	r5, #2
 8019eea:	2e00      	cmp	r6, #0
 8019eec:	d17a      	bne.n	8019fe4 <_dtoa_r+0x4c4>
 8019eee:	2b00      	cmp	r3, #0
 8019ef0:	d1d3      	bne.n	8019e9a <_dtoa_r+0x37a>
 8019ef2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8019ef4:	2b00      	cmp	r3, #0
 8019ef6:	f000 8082 	beq.w	8019ffe <_dtoa_r+0x4de>
 8019efa:	4b91      	ldr	r3, [pc, #580]	; (801a140 <_dtoa_r+0x620>)
 8019efc:	2200      	movs	r2, #0
 8019efe:	4650      	mov	r0, sl
 8019f00:	4659      	mov	r1, fp
 8019f02:	f7e6 fdeb 	bl	8000adc <__aeabi_dcmplt>
 8019f06:	2800      	cmp	r0, #0
 8019f08:	d079      	beq.n	8019ffe <_dtoa_r+0x4de>
 8019f0a:	9b03      	ldr	r3, [sp, #12]
 8019f0c:	2b00      	cmp	r3, #0
 8019f0e:	d076      	beq.n	8019ffe <_dtoa_r+0x4de>
 8019f10:	9b02      	ldr	r3, [sp, #8]
 8019f12:	2b00      	cmp	r3, #0
 8019f14:	dd36      	ble.n	8019f84 <_dtoa_r+0x464>
 8019f16:	9b00      	ldr	r3, [sp, #0]
 8019f18:	4650      	mov	r0, sl
 8019f1a:	4659      	mov	r1, fp
 8019f1c:	1e5f      	subs	r7, r3, #1
 8019f1e:	2200      	movs	r2, #0
 8019f20:	4b88      	ldr	r3, [pc, #544]	; (801a144 <_dtoa_r+0x624>)
 8019f22:	f7e6 fb69 	bl	80005f8 <__aeabi_dmul>
 8019f26:	9e02      	ldr	r6, [sp, #8]
 8019f28:	4682      	mov	sl, r0
 8019f2a:	468b      	mov	fp, r1
 8019f2c:	3501      	adds	r5, #1
 8019f2e:	4628      	mov	r0, r5
 8019f30:	f7e6 faf8 	bl	8000524 <__aeabi_i2d>
 8019f34:	4652      	mov	r2, sl
 8019f36:	465b      	mov	r3, fp
 8019f38:	f7e6 fb5e 	bl	80005f8 <__aeabi_dmul>
 8019f3c:	4b82      	ldr	r3, [pc, #520]	; (801a148 <_dtoa_r+0x628>)
 8019f3e:	2200      	movs	r2, #0
 8019f40:	f7e6 f9a4 	bl	800028c <__adddf3>
 8019f44:	46d0      	mov	r8, sl
 8019f46:	46d9      	mov	r9, fp
 8019f48:	4682      	mov	sl, r0
 8019f4a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8019f4e:	2e00      	cmp	r6, #0
 8019f50:	d158      	bne.n	801a004 <_dtoa_r+0x4e4>
 8019f52:	4b7e      	ldr	r3, [pc, #504]	; (801a14c <_dtoa_r+0x62c>)
 8019f54:	2200      	movs	r2, #0
 8019f56:	4640      	mov	r0, r8
 8019f58:	4649      	mov	r1, r9
 8019f5a:	f7e6 f995 	bl	8000288 <__aeabi_dsub>
 8019f5e:	4652      	mov	r2, sl
 8019f60:	465b      	mov	r3, fp
 8019f62:	4680      	mov	r8, r0
 8019f64:	4689      	mov	r9, r1
 8019f66:	f7e6 fdd7 	bl	8000b18 <__aeabi_dcmpgt>
 8019f6a:	2800      	cmp	r0, #0
 8019f6c:	f040 8295 	bne.w	801a49a <_dtoa_r+0x97a>
 8019f70:	4652      	mov	r2, sl
 8019f72:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8019f76:	4640      	mov	r0, r8
 8019f78:	4649      	mov	r1, r9
 8019f7a:	f7e6 fdaf 	bl	8000adc <__aeabi_dcmplt>
 8019f7e:	2800      	cmp	r0, #0
 8019f80:	f040 8289 	bne.w	801a496 <_dtoa_r+0x976>
 8019f84:	ec5b ab19 	vmov	sl, fp, d9
 8019f88:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8019f8a:	2b00      	cmp	r3, #0
 8019f8c:	f2c0 8148 	blt.w	801a220 <_dtoa_r+0x700>
 8019f90:	9a00      	ldr	r2, [sp, #0]
 8019f92:	2a0e      	cmp	r2, #14
 8019f94:	f300 8144 	bgt.w	801a220 <_dtoa_r+0x700>
 8019f98:	4b67      	ldr	r3, [pc, #412]	; (801a138 <_dtoa_r+0x618>)
 8019f9a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8019f9e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8019fa2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019fa4:	2b00      	cmp	r3, #0
 8019fa6:	f280 80d5 	bge.w	801a154 <_dtoa_r+0x634>
 8019faa:	9b03      	ldr	r3, [sp, #12]
 8019fac:	2b00      	cmp	r3, #0
 8019fae:	f300 80d1 	bgt.w	801a154 <_dtoa_r+0x634>
 8019fb2:	f040 826f 	bne.w	801a494 <_dtoa_r+0x974>
 8019fb6:	4b65      	ldr	r3, [pc, #404]	; (801a14c <_dtoa_r+0x62c>)
 8019fb8:	2200      	movs	r2, #0
 8019fba:	4640      	mov	r0, r8
 8019fbc:	4649      	mov	r1, r9
 8019fbe:	f7e6 fb1b 	bl	80005f8 <__aeabi_dmul>
 8019fc2:	4652      	mov	r2, sl
 8019fc4:	465b      	mov	r3, fp
 8019fc6:	f7e6 fd9d 	bl	8000b04 <__aeabi_dcmpge>
 8019fca:	9e03      	ldr	r6, [sp, #12]
 8019fcc:	4637      	mov	r7, r6
 8019fce:	2800      	cmp	r0, #0
 8019fd0:	f040 8245 	bne.w	801a45e <_dtoa_r+0x93e>
 8019fd4:	9d01      	ldr	r5, [sp, #4]
 8019fd6:	2331      	movs	r3, #49	; 0x31
 8019fd8:	f805 3b01 	strb.w	r3, [r5], #1
 8019fdc:	9b00      	ldr	r3, [sp, #0]
 8019fde:	3301      	adds	r3, #1
 8019fe0:	9300      	str	r3, [sp, #0]
 8019fe2:	e240      	b.n	801a466 <_dtoa_r+0x946>
 8019fe4:	07f2      	lsls	r2, r6, #31
 8019fe6:	d505      	bpl.n	8019ff4 <_dtoa_r+0x4d4>
 8019fe8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8019fec:	f7e6 fb04 	bl	80005f8 <__aeabi_dmul>
 8019ff0:	3501      	adds	r5, #1
 8019ff2:	2301      	movs	r3, #1
 8019ff4:	1076      	asrs	r6, r6, #1
 8019ff6:	3708      	adds	r7, #8
 8019ff8:	e777      	b.n	8019eea <_dtoa_r+0x3ca>
 8019ffa:	2502      	movs	r5, #2
 8019ffc:	e779      	b.n	8019ef2 <_dtoa_r+0x3d2>
 8019ffe:	9f00      	ldr	r7, [sp, #0]
 801a000:	9e03      	ldr	r6, [sp, #12]
 801a002:	e794      	b.n	8019f2e <_dtoa_r+0x40e>
 801a004:	9901      	ldr	r1, [sp, #4]
 801a006:	4b4c      	ldr	r3, [pc, #304]	; (801a138 <_dtoa_r+0x618>)
 801a008:	4431      	add	r1, r6
 801a00a:	910d      	str	r1, [sp, #52]	; 0x34
 801a00c:	9908      	ldr	r1, [sp, #32]
 801a00e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 801a012:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801a016:	2900      	cmp	r1, #0
 801a018:	d043      	beq.n	801a0a2 <_dtoa_r+0x582>
 801a01a:	494d      	ldr	r1, [pc, #308]	; (801a150 <_dtoa_r+0x630>)
 801a01c:	2000      	movs	r0, #0
 801a01e:	f7e6 fc15 	bl	800084c <__aeabi_ddiv>
 801a022:	4652      	mov	r2, sl
 801a024:	465b      	mov	r3, fp
 801a026:	f7e6 f92f 	bl	8000288 <__aeabi_dsub>
 801a02a:	9d01      	ldr	r5, [sp, #4]
 801a02c:	4682      	mov	sl, r0
 801a02e:	468b      	mov	fp, r1
 801a030:	4649      	mov	r1, r9
 801a032:	4640      	mov	r0, r8
 801a034:	f7e6 fd90 	bl	8000b58 <__aeabi_d2iz>
 801a038:	4606      	mov	r6, r0
 801a03a:	f7e6 fa73 	bl	8000524 <__aeabi_i2d>
 801a03e:	4602      	mov	r2, r0
 801a040:	460b      	mov	r3, r1
 801a042:	4640      	mov	r0, r8
 801a044:	4649      	mov	r1, r9
 801a046:	f7e6 f91f 	bl	8000288 <__aeabi_dsub>
 801a04a:	3630      	adds	r6, #48	; 0x30
 801a04c:	f805 6b01 	strb.w	r6, [r5], #1
 801a050:	4652      	mov	r2, sl
 801a052:	465b      	mov	r3, fp
 801a054:	4680      	mov	r8, r0
 801a056:	4689      	mov	r9, r1
 801a058:	f7e6 fd40 	bl	8000adc <__aeabi_dcmplt>
 801a05c:	2800      	cmp	r0, #0
 801a05e:	d163      	bne.n	801a128 <_dtoa_r+0x608>
 801a060:	4642      	mov	r2, r8
 801a062:	464b      	mov	r3, r9
 801a064:	4936      	ldr	r1, [pc, #216]	; (801a140 <_dtoa_r+0x620>)
 801a066:	2000      	movs	r0, #0
 801a068:	f7e6 f90e 	bl	8000288 <__aeabi_dsub>
 801a06c:	4652      	mov	r2, sl
 801a06e:	465b      	mov	r3, fp
 801a070:	f7e6 fd34 	bl	8000adc <__aeabi_dcmplt>
 801a074:	2800      	cmp	r0, #0
 801a076:	f040 80b5 	bne.w	801a1e4 <_dtoa_r+0x6c4>
 801a07a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801a07c:	429d      	cmp	r5, r3
 801a07e:	d081      	beq.n	8019f84 <_dtoa_r+0x464>
 801a080:	4b30      	ldr	r3, [pc, #192]	; (801a144 <_dtoa_r+0x624>)
 801a082:	2200      	movs	r2, #0
 801a084:	4650      	mov	r0, sl
 801a086:	4659      	mov	r1, fp
 801a088:	f7e6 fab6 	bl	80005f8 <__aeabi_dmul>
 801a08c:	4b2d      	ldr	r3, [pc, #180]	; (801a144 <_dtoa_r+0x624>)
 801a08e:	4682      	mov	sl, r0
 801a090:	468b      	mov	fp, r1
 801a092:	4640      	mov	r0, r8
 801a094:	4649      	mov	r1, r9
 801a096:	2200      	movs	r2, #0
 801a098:	f7e6 faae 	bl	80005f8 <__aeabi_dmul>
 801a09c:	4680      	mov	r8, r0
 801a09e:	4689      	mov	r9, r1
 801a0a0:	e7c6      	b.n	801a030 <_dtoa_r+0x510>
 801a0a2:	4650      	mov	r0, sl
 801a0a4:	4659      	mov	r1, fp
 801a0a6:	f7e6 faa7 	bl	80005f8 <__aeabi_dmul>
 801a0aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801a0ac:	9d01      	ldr	r5, [sp, #4]
 801a0ae:	930f      	str	r3, [sp, #60]	; 0x3c
 801a0b0:	4682      	mov	sl, r0
 801a0b2:	468b      	mov	fp, r1
 801a0b4:	4649      	mov	r1, r9
 801a0b6:	4640      	mov	r0, r8
 801a0b8:	f7e6 fd4e 	bl	8000b58 <__aeabi_d2iz>
 801a0bc:	4606      	mov	r6, r0
 801a0be:	f7e6 fa31 	bl	8000524 <__aeabi_i2d>
 801a0c2:	3630      	adds	r6, #48	; 0x30
 801a0c4:	4602      	mov	r2, r0
 801a0c6:	460b      	mov	r3, r1
 801a0c8:	4640      	mov	r0, r8
 801a0ca:	4649      	mov	r1, r9
 801a0cc:	f7e6 f8dc 	bl	8000288 <__aeabi_dsub>
 801a0d0:	f805 6b01 	strb.w	r6, [r5], #1
 801a0d4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801a0d6:	429d      	cmp	r5, r3
 801a0d8:	4680      	mov	r8, r0
 801a0da:	4689      	mov	r9, r1
 801a0dc:	f04f 0200 	mov.w	r2, #0
 801a0e0:	d124      	bne.n	801a12c <_dtoa_r+0x60c>
 801a0e2:	4b1b      	ldr	r3, [pc, #108]	; (801a150 <_dtoa_r+0x630>)
 801a0e4:	4650      	mov	r0, sl
 801a0e6:	4659      	mov	r1, fp
 801a0e8:	f7e6 f8d0 	bl	800028c <__adddf3>
 801a0ec:	4602      	mov	r2, r0
 801a0ee:	460b      	mov	r3, r1
 801a0f0:	4640      	mov	r0, r8
 801a0f2:	4649      	mov	r1, r9
 801a0f4:	f7e6 fd10 	bl	8000b18 <__aeabi_dcmpgt>
 801a0f8:	2800      	cmp	r0, #0
 801a0fa:	d173      	bne.n	801a1e4 <_dtoa_r+0x6c4>
 801a0fc:	4652      	mov	r2, sl
 801a0fe:	465b      	mov	r3, fp
 801a100:	4913      	ldr	r1, [pc, #76]	; (801a150 <_dtoa_r+0x630>)
 801a102:	2000      	movs	r0, #0
 801a104:	f7e6 f8c0 	bl	8000288 <__aeabi_dsub>
 801a108:	4602      	mov	r2, r0
 801a10a:	460b      	mov	r3, r1
 801a10c:	4640      	mov	r0, r8
 801a10e:	4649      	mov	r1, r9
 801a110:	f7e6 fce4 	bl	8000adc <__aeabi_dcmplt>
 801a114:	2800      	cmp	r0, #0
 801a116:	f43f af35 	beq.w	8019f84 <_dtoa_r+0x464>
 801a11a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 801a11c:	1e6b      	subs	r3, r5, #1
 801a11e:	930f      	str	r3, [sp, #60]	; 0x3c
 801a120:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801a124:	2b30      	cmp	r3, #48	; 0x30
 801a126:	d0f8      	beq.n	801a11a <_dtoa_r+0x5fa>
 801a128:	9700      	str	r7, [sp, #0]
 801a12a:	e049      	b.n	801a1c0 <_dtoa_r+0x6a0>
 801a12c:	4b05      	ldr	r3, [pc, #20]	; (801a144 <_dtoa_r+0x624>)
 801a12e:	f7e6 fa63 	bl	80005f8 <__aeabi_dmul>
 801a132:	4680      	mov	r8, r0
 801a134:	4689      	mov	r9, r1
 801a136:	e7bd      	b.n	801a0b4 <_dtoa_r+0x594>
 801a138:	080482f8 	.word	0x080482f8
 801a13c:	080482d0 	.word	0x080482d0
 801a140:	3ff00000 	.word	0x3ff00000
 801a144:	40240000 	.word	0x40240000
 801a148:	401c0000 	.word	0x401c0000
 801a14c:	40140000 	.word	0x40140000
 801a150:	3fe00000 	.word	0x3fe00000
 801a154:	9d01      	ldr	r5, [sp, #4]
 801a156:	4656      	mov	r6, sl
 801a158:	465f      	mov	r7, fp
 801a15a:	4642      	mov	r2, r8
 801a15c:	464b      	mov	r3, r9
 801a15e:	4630      	mov	r0, r6
 801a160:	4639      	mov	r1, r7
 801a162:	f7e6 fb73 	bl	800084c <__aeabi_ddiv>
 801a166:	f7e6 fcf7 	bl	8000b58 <__aeabi_d2iz>
 801a16a:	4682      	mov	sl, r0
 801a16c:	f7e6 f9da 	bl	8000524 <__aeabi_i2d>
 801a170:	4642      	mov	r2, r8
 801a172:	464b      	mov	r3, r9
 801a174:	f7e6 fa40 	bl	80005f8 <__aeabi_dmul>
 801a178:	4602      	mov	r2, r0
 801a17a:	460b      	mov	r3, r1
 801a17c:	4630      	mov	r0, r6
 801a17e:	4639      	mov	r1, r7
 801a180:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 801a184:	f7e6 f880 	bl	8000288 <__aeabi_dsub>
 801a188:	f805 6b01 	strb.w	r6, [r5], #1
 801a18c:	9e01      	ldr	r6, [sp, #4]
 801a18e:	9f03      	ldr	r7, [sp, #12]
 801a190:	1bae      	subs	r6, r5, r6
 801a192:	42b7      	cmp	r7, r6
 801a194:	4602      	mov	r2, r0
 801a196:	460b      	mov	r3, r1
 801a198:	d135      	bne.n	801a206 <_dtoa_r+0x6e6>
 801a19a:	f7e6 f877 	bl	800028c <__adddf3>
 801a19e:	4642      	mov	r2, r8
 801a1a0:	464b      	mov	r3, r9
 801a1a2:	4606      	mov	r6, r0
 801a1a4:	460f      	mov	r7, r1
 801a1a6:	f7e6 fcb7 	bl	8000b18 <__aeabi_dcmpgt>
 801a1aa:	b9d0      	cbnz	r0, 801a1e2 <_dtoa_r+0x6c2>
 801a1ac:	4642      	mov	r2, r8
 801a1ae:	464b      	mov	r3, r9
 801a1b0:	4630      	mov	r0, r6
 801a1b2:	4639      	mov	r1, r7
 801a1b4:	f7e6 fc88 	bl	8000ac8 <__aeabi_dcmpeq>
 801a1b8:	b110      	cbz	r0, 801a1c0 <_dtoa_r+0x6a0>
 801a1ba:	f01a 0f01 	tst.w	sl, #1
 801a1be:	d110      	bne.n	801a1e2 <_dtoa_r+0x6c2>
 801a1c0:	4620      	mov	r0, r4
 801a1c2:	ee18 1a10 	vmov	r1, s16
 801a1c6:	f001 f8a3 	bl	801b310 <_Bfree>
 801a1ca:	2300      	movs	r3, #0
 801a1cc:	9800      	ldr	r0, [sp, #0]
 801a1ce:	702b      	strb	r3, [r5, #0]
 801a1d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801a1d2:	3001      	adds	r0, #1
 801a1d4:	6018      	str	r0, [r3, #0]
 801a1d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801a1d8:	2b00      	cmp	r3, #0
 801a1da:	f43f acf1 	beq.w	8019bc0 <_dtoa_r+0xa0>
 801a1de:	601d      	str	r5, [r3, #0]
 801a1e0:	e4ee      	b.n	8019bc0 <_dtoa_r+0xa0>
 801a1e2:	9f00      	ldr	r7, [sp, #0]
 801a1e4:	462b      	mov	r3, r5
 801a1e6:	461d      	mov	r5, r3
 801a1e8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801a1ec:	2a39      	cmp	r2, #57	; 0x39
 801a1ee:	d106      	bne.n	801a1fe <_dtoa_r+0x6de>
 801a1f0:	9a01      	ldr	r2, [sp, #4]
 801a1f2:	429a      	cmp	r2, r3
 801a1f4:	d1f7      	bne.n	801a1e6 <_dtoa_r+0x6c6>
 801a1f6:	9901      	ldr	r1, [sp, #4]
 801a1f8:	2230      	movs	r2, #48	; 0x30
 801a1fa:	3701      	adds	r7, #1
 801a1fc:	700a      	strb	r2, [r1, #0]
 801a1fe:	781a      	ldrb	r2, [r3, #0]
 801a200:	3201      	adds	r2, #1
 801a202:	701a      	strb	r2, [r3, #0]
 801a204:	e790      	b.n	801a128 <_dtoa_r+0x608>
 801a206:	4ba6      	ldr	r3, [pc, #664]	; (801a4a0 <_dtoa_r+0x980>)
 801a208:	2200      	movs	r2, #0
 801a20a:	f7e6 f9f5 	bl	80005f8 <__aeabi_dmul>
 801a20e:	2200      	movs	r2, #0
 801a210:	2300      	movs	r3, #0
 801a212:	4606      	mov	r6, r0
 801a214:	460f      	mov	r7, r1
 801a216:	f7e6 fc57 	bl	8000ac8 <__aeabi_dcmpeq>
 801a21a:	2800      	cmp	r0, #0
 801a21c:	d09d      	beq.n	801a15a <_dtoa_r+0x63a>
 801a21e:	e7cf      	b.n	801a1c0 <_dtoa_r+0x6a0>
 801a220:	9a08      	ldr	r2, [sp, #32]
 801a222:	2a00      	cmp	r2, #0
 801a224:	f000 80d7 	beq.w	801a3d6 <_dtoa_r+0x8b6>
 801a228:	9a06      	ldr	r2, [sp, #24]
 801a22a:	2a01      	cmp	r2, #1
 801a22c:	f300 80ba 	bgt.w	801a3a4 <_dtoa_r+0x884>
 801a230:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801a232:	2a00      	cmp	r2, #0
 801a234:	f000 80b2 	beq.w	801a39c <_dtoa_r+0x87c>
 801a238:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801a23c:	9e07      	ldr	r6, [sp, #28]
 801a23e:	9d04      	ldr	r5, [sp, #16]
 801a240:	9a04      	ldr	r2, [sp, #16]
 801a242:	441a      	add	r2, r3
 801a244:	9204      	str	r2, [sp, #16]
 801a246:	9a05      	ldr	r2, [sp, #20]
 801a248:	2101      	movs	r1, #1
 801a24a:	441a      	add	r2, r3
 801a24c:	4620      	mov	r0, r4
 801a24e:	9205      	str	r2, [sp, #20]
 801a250:	f001 f960 	bl	801b514 <__i2b>
 801a254:	4607      	mov	r7, r0
 801a256:	2d00      	cmp	r5, #0
 801a258:	dd0c      	ble.n	801a274 <_dtoa_r+0x754>
 801a25a:	9b05      	ldr	r3, [sp, #20]
 801a25c:	2b00      	cmp	r3, #0
 801a25e:	dd09      	ble.n	801a274 <_dtoa_r+0x754>
 801a260:	42ab      	cmp	r3, r5
 801a262:	9a04      	ldr	r2, [sp, #16]
 801a264:	bfa8      	it	ge
 801a266:	462b      	movge	r3, r5
 801a268:	1ad2      	subs	r2, r2, r3
 801a26a:	9204      	str	r2, [sp, #16]
 801a26c:	9a05      	ldr	r2, [sp, #20]
 801a26e:	1aed      	subs	r5, r5, r3
 801a270:	1ad3      	subs	r3, r2, r3
 801a272:	9305      	str	r3, [sp, #20]
 801a274:	9b07      	ldr	r3, [sp, #28]
 801a276:	b31b      	cbz	r3, 801a2c0 <_dtoa_r+0x7a0>
 801a278:	9b08      	ldr	r3, [sp, #32]
 801a27a:	2b00      	cmp	r3, #0
 801a27c:	f000 80af 	beq.w	801a3de <_dtoa_r+0x8be>
 801a280:	2e00      	cmp	r6, #0
 801a282:	dd13      	ble.n	801a2ac <_dtoa_r+0x78c>
 801a284:	4639      	mov	r1, r7
 801a286:	4632      	mov	r2, r6
 801a288:	4620      	mov	r0, r4
 801a28a:	f001 fa03 	bl	801b694 <__pow5mult>
 801a28e:	ee18 2a10 	vmov	r2, s16
 801a292:	4601      	mov	r1, r0
 801a294:	4607      	mov	r7, r0
 801a296:	4620      	mov	r0, r4
 801a298:	f001 f952 	bl	801b540 <__multiply>
 801a29c:	ee18 1a10 	vmov	r1, s16
 801a2a0:	4680      	mov	r8, r0
 801a2a2:	4620      	mov	r0, r4
 801a2a4:	f001 f834 	bl	801b310 <_Bfree>
 801a2a8:	ee08 8a10 	vmov	s16, r8
 801a2ac:	9b07      	ldr	r3, [sp, #28]
 801a2ae:	1b9a      	subs	r2, r3, r6
 801a2b0:	d006      	beq.n	801a2c0 <_dtoa_r+0x7a0>
 801a2b2:	ee18 1a10 	vmov	r1, s16
 801a2b6:	4620      	mov	r0, r4
 801a2b8:	f001 f9ec 	bl	801b694 <__pow5mult>
 801a2bc:	ee08 0a10 	vmov	s16, r0
 801a2c0:	2101      	movs	r1, #1
 801a2c2:	4620      	mov	r0, r4
 801a2c4:	f001 f926 	bl	801b514 <__i2b>
 801a2c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a2ca:	2b00      	cmp	r3, #0
 801a2cc:	4606      	mov	r6, r0
 801a2ce:	f340 8088 	ble.w	801a3e2 <_dtoa_r+0x8c2>
 801a2d2:	461a      	mov	r2, r3
 801a2d4:	4601      	mov	r1, r0
 801a2d6:	4620      	mov	r0, r4
 801a2d8:	f001 f9dc 	bl	801b694 <__pow5mult>
 801a2dc:	9b06      	ldr	r3, [sp, #24]
 801a2de:	2b01      	cmp	r3, #1
 801a2e0:	4606      	mov	r6, r0
 801a2e2:	f340 8081 	ble.w	801a3e8 <_dtoa_r+0x8c8>
 801a2e6:	f04f 0800 	mov.w	r8, #0
 801a2ea:	6933      	ldr	r3, [r6, #16]
 801a2ec:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 801a2f0:	6918      	ldr	r0, [r3, #16]
 801a2f2:	f001 f8bf 	bl	801b474 <__hi0bits>
 801a2f6:	f1c0 0020 	rsb	r0, r0, #32
 801a2fa:	9b05      	ldr	r3, [sp, #20]
 801a2fc:	4418      	add	r0, r3
 801a2fe:	f010 001f 	ands.w	r0, r0, #31
 801a302:	f000 8092 	beq.w	801a42a <_dtoa_r+0x90a>
 801a306:	f1c0 0320 	rsb	r3, r0, #32
 801a30a:	2b04      	cmp	r3, #4
 801a30c:	f340 808a 	ble.w	801a424 <_dtoa_r+0x904>
 801a310:	f1c0 001c 	rsb	r0, r0, #28
 801a314:	9b04      	ldr	r3, [sp, #16]
 801a316:	4403      	add	r3, r0
 801a318:	9304      	str	r3, [sp, #16]
 801a31a:	9b05      	ldr	r3, [sp, #20]
 801a31c:	4403      	add	r3, r0
 801a31e:	4405      	add	r5, r0
 801a320:	9305      	str	r3, [sp, #20]
 801a322:	9b04      	ldr	r3, [sp, #16]
 801a324:	2b00      	cmp	r3, #0
 801a326:	dd07      	ble.n	801a338 <_dtoa_r+0x818>
 801a328:	ee18 1a10 	vmov	r1, s16
 801a32c:	461a      	mov	r2, r3
 801a32e:	4620      	mov	r0, r4
 801a330:	f001 fa0a 	bl	801b748 <__lshift>
 801a334:	ee08 0a10 	vmov	s16, r0
 801a338:	9b05      	ldr	r3, [sp, #20]
 801a33a:	2b00      	cmp	r3, #0
 801a33c:	dd05      	ble.n	801a34a <_dtoa_r+0x82a>
 801a33e:	4631      	mov	r1, r6
 801a340:	461a      	mov	r2, r3
 801a342:	4620      	mov	r0, r4
 801a344:	f001 fa00 	bl	801b748 <__lshift>
 801a348:	4606      	mov	r6, r0
 801a34a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801a34c:	2b00      	cmp	r3, #0
 801a34e:	d06e      	beq.n	801a42e <_dtoa_r+0x90e>
 801a350:	ee18 0a10 	vmov	r0, s16
 801a354:	4631      	mov	r1, r6
 801a356:	f001 fa67 	bl	801b828 <__mcmp>
 801a35a:	2800      	cmp	r0, #0
 801a35c:	da67      	bge.n	801a42e <_dtoa_r+0x90e>
 801a35e:	9b00      	ldr	r3, [sp, #0]
 801a360:	3b01      	subs	r3, #1
 801a362:	ee18 1a10 	vmov	r1, s16
 801a366:	9300      	str	r3, [sp, #0]
 801a368:	220a      	movs	r2, #10
 801a36a:	2300      	movs	r3, #0
 801a36c:	4620      	mov	r0, r4
 801a36e:	f000 fff1 	bl	801b354 <__multadd>
 801a372:	9b08      	ldr	r3, [sp, #32]
 801a374:	ee08 0a10 	vmov	s16, r0
 801a378:	2b00      	cmp	r3, #0
 801a37a:	f000 81b1 	beq.w	801a6e0 <_dtoa_r+0xbc0>
 801a37e:	2300      	movs	r3, #0
 801a380:	4639      	mov	r1, r7
 801a382:	220a      	movs	r2, #10
 801a384:	4620      	mov	r0, r4
 801a386:	f000 ffe5 	bl	801b354 <__multadd>
 801a38a:	9b02      	ldr	r3, [sp, #8]
 801a38c:	2b00      	cmp	r3, #0
 801a38e:	4607      	mov	r7, r0
 801a390:	f300 808e 	bgt.w	801a4b0 <_dtoa_r+0x990>
 801a394:	9b06      	ldr	r3, [sp, #24]
 801a396:	2b02      	cmp	r3, #2
 801a398:	dc51      	bgt.n	801a43e <_dtoa_r+0x91e>
 801a39a:	e089      	b.n	801a4b0 <_dtoa_r+0x990>
 801a39c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801a39e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801a3a2:	e74b      	b.n	801a23c <_dtoa_r+0x71c>
 801a3a4:	9b03      	ldr	r3, [sp, #12]
 801a3a6:	1e5e      	subs	r6, r3, #1
 801a3a8:	9b07      	ldr	r3, [sp, #28]
 801a3aa:	42b3      	cmp	r3, r6
 801a3ac:	bfbf      	itttt	lt
 801a3ae:	9b07      	ldrlt	r3, [sp, #28]
 801a3b0:	9607      	strlt	r6, [sp, #28]
 801a3b2:	1af2      	sublt	r2, r6, r3
 801a3b4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 801a3b6:	bfb6      	itet	lt
 801a3b8:	189b      	addlt	r3, r3, r2
 801a3ba:	1b9e      	subge	r6, r3, r6
 801a3bc:	930a      	strlt	r3, [sp, #40]	; 0x28
 801a3be:	9b03      	ldr	r3, [sp, #12]
 801a3c0:	bfb8      	it	lt
 801a3c2:	2600      	movlt	r6, #0
 801a3c4:	2b00      	cmp	r3, #0
 801a3c6:	bfb7      	itett	lt
 801a3c8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 801a3cc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 801a3d0:	1a9d      	sublt	r5, r3, r2
 801a3d2:	2300      	movlt	r3, #0
 801a3d4:	e734      	b.n	801a240 <_dtoa_r+0x720>
 801a3d6:	9e07      	ldr	r6, [sp, #28]
 801a3d8:	9d04      	ldr	r5, [sp, #16]
 801a3da:	9f08      	ldr	r7, [sp, #32]
 801a3dc:	e73b      	b.n	801a256 <_dtoa_r+0x736>
 801a3de:	9a07      	ldr	r2, [sp, #28]
 801a3e0:	e767      	b.n	801a2b2 <_dtoa_r+0x792>
 801a3e2:	9b06      	ldr	r3, [sp, #24]
 801a3e4:	2b01      	cmp	r3, #1
 801a3e6:	dc18      	bgt.n	801a41a <_dtoa_r+0x8fa>
 801a3e8:	f1ba 0f00 	cmp.w	sl, #0
 801a3ec:	d115      	bne.n	801a41a <_dtoa_r+0x8fa>
 801a3ee:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801a3f2:	b993      	cbnz	r3, 801a41a <_dtoa_r+0x8fa>
 801a3f4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801a3f8:	0d1b      	lsrs	r3, r3, #20
 801a3fa:	051b      	lsls	r3, r3, #20
 801a3fc:	b183      	cbz	r3, 801a420 <_dtoa_r+0x900>
 801a3fe:	9b04      	ldr	r3, [sp, #16]
 801a400:	3301      	adds	r3, #1
 801a402:	9304      	str	r3, [sp, #16]
 801a404:	9b05      	ldr	r3, [sp, #20]
 801a406:	3301      	adds	r3, #1
 801a408:	9305      	str	r3, [sp, #20]
 801a40a:	f04f 0801 	mov.w	r8, #1
 801a40e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a410:	2b00      	cmp	r3, #0
 801a412:	f47f af6a 	bne.w	801a2ea <_dtoa_r+0x7ca>
 801a416:	2001      	movs	r0, #1
 801a418:	e76f      	b.n	801a2fa <_dtoa_r+0x7da>
 801a41a:	f04f 0800 	mov.w	r8, #0
 801a41e:	e7f6      	b.n	801a40e <_dtoa_r+0x8ee>
 801a420:	4698      	mov	r8, r3
 801a422:	e7f4      	b.n	801a40e <_dtoa_r+0x8ee>
 801a424:	f43f af7d 	beq.w	801a322 <_dtoa_r+0x802>
 801a428:	4618      	mov	r0, r3
 801a42a:	301c      	adds	r0, #28
 801a42c:	e772      	b.n	801a314 <_dtoa_r+0x7f4>
 801a42e:	9b03      	ldr	r3, [sp, #12]
 801a430:	2b00      	cmp	r3, #0
 801a432:	dc37      	bgt.n	801a4a4 <_dtoa_r+0x984>
 801a434:	9b06      	ldr	r3, [sp, #24]
 801a436:	2b02      	cmp	r3, #2
 801a438:	dd34      	ble.n	801a4a4 <_dtoa_r+0x984>
 801a43a:	9b03      	ldr	r3, [sp, #12]
 801a43c:	9302      	str	r3, [sp, #8]
 801a43e:	9b02      	ldr	r3, [sp, #8]
 801a440:	b96b      	cbnz	r3, 801a45e <_dtoa_r+0x93e>
 801a442:	4631      	mov	r1, r6
 801a444:	2205      	movs	r2, #5
 801a446:	4620      	mov	r0, r4
 801a448:	f000 ff84 	bl	801b354 <__multadd>
 801a44c:	4601      	mov	r1, r0
 801a44e:	4606      	mov	r6, r0
 801a450:	ee18 0a10 	vmov	r0, s16
 801a454:	f001 f9e8 	bl	801b828 <__mcmp>
 801a458:	2800      	cmp	r0, #0
 801a45a:	f73f adbb 	bgt.w	8019fd4 <_dtoa_r+0x4b4>
 801a45e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a460:	9d01      	ldr	r5, [sp, #4]
 801a462:	43db      	mvns	r3, r3
 801a464:	9300      	str	r3, [sp, #0]
 801a466:	f04f 0800 	mov.w	r8, #0
 801a46a:	4631      	mov	r1, r6
 801a46c:	4620      	mov	r0, r4
 801a46e:	f000 ff4f 	bl	801b310 <_Bfree>
 801a472:	2f00      	cmp	r7, #0
 801a474:	f43f aea4 	beq.w	801a1c0 <_dtoa_r+0x6a0>
 801a478:	f1b8 0f00 	cmp.w	r8, #0
 801a47c:	d005      	beq.n	801a48a <_dtoa_r+0x96a>
 801a47e:	45b8      	cmp	r8, r7
 801a480:	d003      	beq.n	801a48a <_dtoa_r+0x96a>
 801a482:	4641      	mov	r1, r8
 801a484:	4620      	mov	r0, r4
 801a486:	f000 ff43 	bl	801b310 <_Bfree>
 801a48a:	4639      	mov	r1, r7
 801a48c:	4620      	mov	r0, r4
 801a48e:	f000 ff3f 	bl	801b310 <_Bfree>
 801a492:	e695      	b.n	801a1c0 <_dtoa_r+0x6a0>
 801a494:	2600      	movs	r6, #0
 801a496:	4637      	mov	r7, r6
 801a498:	e7e1      	b.n	801a45e <_dtoa_r+0x93e>
 801a49a:	9700      	str	r7, [sp, #0]
 801a49c:	4637      	mov	r7, r6
 801a49e:	e599      	b.n	8019fd4 <_dtoa_r+0x4b4>
 801a4a0:	40240000 	.word	0x40240000
 801a4a4:	9b08      	ldr	r3, [sp, #32]
 801a4a6:	2b00      	cmp	r3, #0
 801a4a8:	f000 80ca 	beq.w	801a640 <_dtoa_r+0xb20>
 801a4ac:	9b03      	ldr	r3, [sp, #12]
 801a4ae:	9302      	str	r3, [sp, #8]
 801a4b0:	2d00      	cmp	r5, #0
 801a4b2:	dd05      	ble.n	801a4c0 <_dtoa_r+0x9a0>
 801a4b4:	4639      	mov	r1, r7
 801a4b6:	462a      	mov	r2, r5
 801a4b8:	4620      	mov	r0, r4
 801a4ba:	f001 f945 	bl	801b748 <__lshift>
 801a4be:	4607      	mov	r7, r0
 801a4c0:	f1b8 0f00 	cmp.w	r8, #0
 801a4c4:	d05b      	beq.n	801a57e <_dtoa_r+0xa5e>
 801a4c6:	6879      	ldr	r1, [r7, #4]
 801a4c8:	4620      	mov	r0, r4
 801a4ca:	f000 fee1 	bl	801b290 <_Balloc>
 801a4ce:	4605      	mov	r5, r0
 801a4d0:	b928      	cbnz	r0, 801a4de <_dtoa_r+0x9be>
 801a4d2:	4b87      	ldr	r3, [pc, #540]	; (801a6f0 <_dtoa_r+0xbd0>)
 801a4d4:	4602      	mov	r2, r0
 801a4d6:	f240 21ea 	movw	r1, #746	; 0x2ea
 801a4da:	f7ff bb3b 	b.w	8019b54 <_dtoa_r+0x34>
 801a4de:	693a      	ldr	r2, [r7, #16]
 801a4e0:	3202      	adds	r2, #2
 801a4e2:	0092      	lsls	r2, r2, #2
 801a4e4:	f107 010c 	add.w	r1, r7, #12
 801a4e8:	300c      	adds	r0, #12
 801a4ea:	f7fd f935 	bl	8017758 <memcpy>
 801a4ee:	2201      	movs	r2, #1
 801a4f0:	4629      	mov	r1, r5
 801a4f2:	4620      	mov	r0, r4
 801a4f4:	f001 f928 	bl	801b748 <__lshift>
 801a4f8:	9b01      	ldr	r3, [sp, #4]
 801a4fa:	f103 0901 	add.w	r9, r3, #1
 801a4fe:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 801a502:	4413      	add	r3, r2
 801a504:	9305      	str	r3, [sp, #20]
 801a506:	f00a 0301 	and.w	r3, sl, #1
 801a50a:	46b8      	mov	r8, r7
 801a50c:	9304      	str	r3, [sp, #16]
 801a50e:	4607      	mov	r7, r0
 801a510:	4631      	mov	r1, r6
 801a512:	ee18 0a10 	vmov	r0, s16
 801a516:	f7ff fa76 	bl	8019a06 <quorem>
 801a51a:	4641      	mov	r1, r8
 801a51c:	9002      	str	r0, [sp, #8]
 801a51e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 801a522:	ee18 0a10 	vmov	r0, s16
 801a526:	f001 f97f 	bl	801b828 <__mcmp>
 801a52a:	463a      	mov	r2, r7
 801a52c:	9003      	str	r0, [sp, #12]
 801a52e:	4631      	mov	r1, r6
 801a530:	4620      	mov	r0, r4
 801a532:	f001 f995 	bl	801b860 <__mdiff>
 801a536:	68c2      	ldr	r2, [r0, #12]
 801a538:	f109 3bff 	add.w	fp, r9, #4294967295
 801a53c:	4605      	mov	r5, r0
 801a53e:	bb02      	cbnz	r2, 801a582 <_dtoa_r+0xa62>
 801a540:	4601      	mov	r1, r0
 801a542:	ee18 0a10 	vmov	r0, s16
 801a546:	f001 f96f 	bl	801b828 <__mcmp>
 801a54a:	4602      	mov	r2, r0
 801a54c:	4629      	mov	r1, r5
 801a54e:	4620      	mov	r0, r4
 801a550:	9207      	str	r2, [sp, #28]
 801a552:	f000 fedd 	bl	801b310 <_Bfree>
 801a556:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 801a55a:	ea43 0102 	orr.w	r1, r3, r2
 801a55e:	9b04      	ldr	r3, [sp, #16]
 801a560:	430b      	orrs	r3, r1
 801a562:	464d      	mov	r5, r9
 801a564:	d10f      	bne.n	801a586 <_dtoa_r+0xa66>
 801a566:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 801a56a:	d02a      	beq.n	801a5c2 <_dtoa_r+0xaa2>
 801a56c:	9b03      	ldr	r3, [sp, #12]
 801a56e:	2b00      	cmp	r3, #0
 801a570:	dd02      	ble.n	801a578 <_dtoa_r+0xa58>
 801a572:	9b02      	ldr	r3, [sp, #8]
 801a574:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 801a578:	f88b a000 	strb.w	sl, [fp]
 801a57c:	e775      	b.n	801a46a <_dtoa_r+0x94a>
 801a57e:	4638      	mov	r0, r7
 801a580:	e7ba      	b.n	801a4f8 <_dtoa_r+0x9d8>
 801a582:	2201      	movs	r2, #1
 801a584:	e7e2      	b.n	801a54c <_dtoa_r+0xa2c>
 801a586:	9b03      	ldr	r3, [sp, #12]
 801a588:	2b00      	cmp	r3, #0
 801a58a:	db04      	blt.n	801a596 <_dtoa_r+0xa76>
 801a58c:	9906      	ldr	r1, [sp, #24]
 801a58e:	430b      	orrs	r3, r1
 801a590:	9904      	ldr	r1, [sp, #16]
 801a592:	430b      	orrs	r3, r1
 801a594:	d122      	bne.n	801a5dc <_dtoa_r+0xabc>
 801a596:	2a00      	cmp	r2, #0
 801a598:	ddee      	ble.n	801a578 <_dtoa_r+0xa58>
 801a59a:	ee18 1a10 	vmov	r1, s16
 801a59e:	2201      	movs	r2, #1
 801a5a0:	4620      	mov	r0, r4
 801a5a2:	f001 f8d1 	bl	801b748 <__lshift>
 801a5a6:	4631      	mov	r1, r6
 801a5a8:	ee08 0a10 	vmov	s16, r0
 801a5ac:	f001 f93c 	bl	801b828 <__mcmp>
 801a5b0:	2800      	cmp	r0, #0
 801a5b2:	dc03      	bgt.n	801a5bc <_dtoa_r+0xa9c>
 801a5b4:	d1e0      	bne.n	801a578 <_dtoa_r+0xa58>
 801a5b6:	f01a 0f01 	tst.w	sl, #1
 801a5ba:	d0dd      	beq.n	801a578 <_dtoa_r+0xa58>
 801a5bc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 801a5c0:	d1d7      	bne.n	801a572 <_dtoa_r+0xa52>
 801a5c2:	2339      	movs	r3, #57	; 0x39
 801a5c4:	f88b 3000 	strb.w	r3, [fp]
 801a5c8:	462b      	mov	r3, r5
 801a5ca:	461d      	mov	r5, r3
 801a5cc:	3b01      	subs	r3, #1
 801a5ce:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801a5d2:	2a39      	cmp	r2, #57	; 0x39
 801a5d4:	d071      	beq.n	801a6ba <_dtoa_r+0xb9a>
 801a5d6:	3201      	adds	r2, #1
 801a5d8:	701a      	strb	r2, [r3, #0]
 801a5da:	e746      	b.n	801a46a <_dtoa_r+0x94a>
 801a5dc:	2a00      	cmp	r2, #0
 801a5de:	dd07      	ble.n	801a5f0 <_dtoa_r+0xad0>
 801a5e0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 801a5e4:	d0ed      	beq.n	801a5c2 <_dtoa_r+0xaa2>
 801a5e6:	f10a 0301 	add.w	r3, sl, #1
 801a5ea:	f88b 3000 	strb.w	r3, [fp]
 801a5ee:	e73c      	b.n	801a46a <_dtoa_r+0x94a>
 801a5f0:	9b05      	ldr	r3, [sp, #20]
 801a5f2:	f809 ac01 	strb.w	sl, [r9, #-1]
 801a5f6:	4599      	cmp	r9, r3
 801a5f8:	d047      	beq.n	801a68a <_dtoa_r+0xb6a>
 801a5fa:	ee18 1a10 	vmov	r1, s16
 801a5fe:	2300      	movs	r3, #0
 801a600:	220a      	movs	r2, #10
 801a602:	4620      	mov	r0, r4
 801a604:	f000 fea6 	bl	801b354 <__multadd>
 801a608:	45b8      	cmp	r8, r7
 801a60a:	ee08 0a10 	vmov	s16, r0
 801a60e:	f04f 0300 	mov.w	r3, #0
 801a612:	f04f 020a 	mov.w	r2, #10
 801a616:	4641      	mov	r1, r8
 801a618:	4620      	mov	r0, r4
 801a61a:	d106      	bne.n	801a62a <_dtoa_r+0xb0a>
 801a61c:	f000 fe9a 	bl	801b354 <__multadd>
 801a620:	4680      	mov	r8, r0
 801a622:	4607      	mov	r7, r0
 801a624:	f109 0901 	add.w	r9, r9, #1
 801a628:	e772      	b.n	801a510 <_dtoa_r+0x9f0>
 801a62a:	f000 fe93 	bl	801b354 <__multadd>
 801a62e:	4639      	mov	r1, r7
 801a630:	4680      	mov	r8, r0
 801a632:	2300      	movs	r3, #0
 801a634:	220a      	movs	r2, #10
 801a636:	4620      	mov	r0, r4
 801a638:	f000 fe8c 	bl	801b354 <__multadd>
 801a63c:	4607      	mov	r7, r0
 801a63e:	e7f1      	b.n	801a624 <_dtoa_r+0xb04>
 801a640:	9b03      	ldr	r3, [sp, #12]
 801a642:	9302      	str	r3, [sp, #8]
 801a644:	9d01      	ldr	r5, [sp, #4]
 801a646:	ee18 0a10 	vmov	r0, s16
 801a64a:	4631      	mov	r1, r6
 801a64c:	f7ff f9db 	bl	8019a06 <quorem>
 801a650:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 801a654:	9b01      	ldr	r3, [sp, #4]
 801a656:	f805 ab01 	strb.w	sl, [r5], #1
 801a65a:	1aea      	subs	r2, r5, r3
 801a65c:	9b02      	ldr	r3, [sp, #8]
 801a65e:	4293      	cmp	r3, r2
 801a660:	dd09      	ble.n	801a676 <_dtoa_r+0xb56>
 801a662:	ee18 1a10 	vmov	r1, s16
 801a666:	2300      	movs	r3, #0
 801a668:	220a      	movs	r2, #10
 801a66a:	4620      	mov	r0, r4
 801a66c:	f000 fe72 	bl	801b354 <__multadd>
 801a670:	ee08 0a10 	vmov	s16, r0
 801a674:	e7e7      	b.n	801a646 <_dtoa_r+0xb26>
 801a676:	9b02      	ldr	r3, [sp, #8]
 801a678:	2b00      	cmp	r3, #0
 801a67a:	bfc8      	it	gt
 801a67c:	461d      	movgt	r5, r3
 801a67e:	9b01      	ldr	r3, [sp, #4]
 801a680:	bfd8      	it	le
 801a682:	2501      	movle	r5, #1
 801a684:	441d      	add	r5, r3
 801a686:	f04f 0800 	mov.w	r8, #0
 801a68a:	ee18 1a10 	vmov	r1, s16
 801a68e:	2201      	movs	r2, #1
 801a690:	4620      	mov	r0, r4
 801a692:	f001 f859 	bl	801b748 <__lshift>
 801a696:	4631      	mov	r1, r6
 801a698:	ee08 0a10 	vmov	s16, r0
 801a69c:	f001 f8c4 	bl	801b828 <__mcmp>
 801a6a0:	2800      	cmp	r0, #0
 801a6a2:	dc91      	bgt.n	801a5c8 <_dtoa_r+0xaa8>
 801a6a4:	d102      	bne.n	801a6ac <_dtoa_r+0xb8c>
 801a6a6:	f01a 0f01 	tst.w	sl, #1
 801a6aa:	d18d      	bne.n	801a5c8 <_dtoa_r+0xaa8>
 801a6ac:	462b      	mov	r3, r5
 801a6ae:	461d      	mov	r5, r3
 801a6b0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801a6b4:	2a30      	cmp	r2, #48	; 0x30
 801a6b6:	d0fa      	beq.n	801a6ae <_dtoa_r+0xb8e>
 801a6b8:	e6d7      	b.n	801a46a <_dtoa_r+0x94a>
 801a6ba:	9a01      	ldr	r2, [sp, #4]
 801a6bc:	429a      	cmp	r2, r3
 801a6be:	d184      	bne.n	801a5ca <_dtoa_r+0xaaa>
 801a6c0:	9b00      	ldr	r3, [sp, #0]
 801a6c2:	3301      	adds	r3, #1
 801a6c4:	9300      	str	r3, [sp, #0]
 801a6c6:	2331      	movs	r3, #49	; 0x31
 801a6c8:	7013      	strb	r3, [r2, #0]
 801a6ca:	e6ce      	b.n	801a46a <_dtoa_r+0x94a>
 801a6cc:	4b09      	ldr	r3, [pc, #36]	; (801a6f4 <_dtoa_r+0xbd4>)
 801a6ce:	f7ff ba95 	b.w	8019bfc <_dtoa_r+0xdc>
 801a6d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801a6d4:	2b00      	cmp	r3, #0
 801a6d6:	f47f aa6e 	bne.w	8019bb6 <_dtoa_r+0x96>
 801a6da:	4b07      	ldr	r3, [pc, #28]	; (801a6f8 <_dtoa_r+0xbd8>)
 801a6dc:	f7ff ba8e 	b.w	8019bfc <_dtoa_r+0xdc>
 801a6e0:	9b02      	ldr	r3, [sp, #8]
 801a6e2:	2b00      	cmp	r3, #0
 801a6e4:	dcae      	bgt.n	801a644 <_dtoa_r+0xb24>
 801a6e6:	9b06      	ldr	r3, [sp, #24]
 801a6e8:	2b02      	cmp	r3, #2
 801a6ea:	f73f aea8 	bgt.w	801a43e <_dtoa_r+0x91e>
 801a6ee:	e7a9      	b.n	801a644 <_dtoa_r+0xb24>
 801a6f0:	08048180 	.word	0x08048180
 801a6f4:	08047f85 	.word	0x08047f85
 801a6f8:	08048101 	.word	0x08048101

0801a6fc <__sflush_r>:
 801a6fc:	898a      	ldrh	r2, [r1, #12]
 801a6fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a702:	4605      	mov	r5, r0
 801a704:	0710      	lsls	r0, r2, #28
 801a706:	460c      	mov	r4, r1
 801a708:	d458      	bmi.n	801a7bc <__sflush_r+0xc0>
 801a70a:	684b      	ldr	r3, [r1, #4]
 801a70c:	2b00      	cmp	r3, #0
 801a70e:	dc05      	bgt.n	801a71c <__sflush_r+0x20>
 801a710:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801a712:	2b00      	cmp	r3, #0
 801a714:	dc02      	bgt.n	801a71c <__sflush_r+0x20>
 801a716:	2000      	movs	r0, #0
 801a718:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a71c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801a71e:	2e00      	cmp	r6, #0
 801a720:	d0f9      	beq.n	801a716 <__sflush_r+0x1a>
 801a722:	2300      	movs	r3, #0
 801a724:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801a728:	682f      	ldr	r7, [r5, #0]
 801a72a:	602b      	str	r3, [r5, #0]
 801a72c:	d032      	beq.n	801a794 <__sflush_r+0x98>
 801a72e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801a730:	89a3      	ldrh	r3, [r4, #12]
 801a732:	075a      	lsls	r2, r3, #29
 801a734:	d505      	bpl.n	801a742 <__sflush_r+0x46>
 801a736:	6863      	ldr	r3, [r4, #4]
 801a738:	1ac0      	subs	r0, r0, r3
 801a73a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801a73c:	b10b      	cbz	r3, 801a742 <__sflush_r+0x46>
 801a73e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801a740:	1ac0      	subs	r0, r0, r3
 801a742:	2300      	movs	r3, #0
 801a744:	4602      	mov	r2, r0
 801a746:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801a748:	6a21      	ldr	r1, [r4, #32]
 801a74a:	4628      	mov	r0, r5
 801a74c:	47b0      	blx	r6
 801a74e:	1c43      	adds	r3, r0, #1
 801a750:	89a3      	ldrh	r3, [r4, #12]
 801a752:	d106      	bne.n	801a762 <__sflush_r+0x66>
 801a754:	6829      	ldr	r1, [r5, #0]
 801a756:	291d      	cmp	r1, #29
 801a758:	d82c      	bhi.n	801a7b4 <__sflush_r+0xb8>
 801a75a:	4a2a      	ldr	r2, [pc, #168]	; (801a804 <__sflush_r+0x108>)
 801a75c:	40ca      	lsrs	r2, r1
 801a75e:	07d6      	lsls	r6, r2, #31
 801a760:	d528      	bpl.n	801a7b4 <__sflush_r+0xb8>
 801a762:	2200      	movs	r2, #0
 801a764:	6062      	str	r2, [r4, #4]
 801a766:	04d9      	lsls	r1, r3, #19
 801a768:	6922      	ldr	r2, [r4, #16]
 801a76a:	6022      	str	r2, [r4, #0]
 801a76c:	d504      	bpl.n	801a778 <__sflush_r+0x7c>
 801a76e:	1c42      	adds	r2, r0, #1
 801a770:	d101      	bne.n	801a776 <__sflush_r+0x7a>
 801a772:	682b      	ldr	r3, [r5, #0]
 801a774:	b903      	cbnz	r3, 801a778 <__sflush_r+0x7c>
 801a776:	6560      	str	r0, [r4, #84]	; 0x54
 801a778:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801a77a:	602f      	str	r7, [r5, #0]
 801a77c:	2900      	cmp	r1, #0
 801a77e:	d0ca      	beq.n	801a716 <__sflush_r+0x1a>
 801a780:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801a784:	4299      	cmp	r1, r3
 801a786:	d002      	beq.n	801a78e <__sflush_r+0x92>
 801a788:	4628      	mov	r0, r5
 801a78a:	f7fc fffb 	bl	8017784 <_free_r>
 801a78e:	2000      	movs	r0, #0
 801a790:	6360      	str	r0, [r4, #52]	; 0x34
 801a792:	e7c1      	b.n	801a718 <__sflush_r+0x1c>
 801a794:	6a21      	ldr	r1, [r4, #32]
 801a796:	2301      	movs	r3, #1
 801a798:	4628      	mov	r0, r5
 801a79a:	47b0      	blx	r6
 801a79c:	1c41      	adds	r1, r0, #1
 801a79e:	d1c7      	bne.n	801a730 <__sflush_r+0x34>
 801a7a0:	682b      	ldr	r3, [r5, #0]
 801a7a2:	2b00      	cmp	r3, #0
 801a7a4:	d0c4      	beq.n	801a730 <__sflush_r+0x34>
 801a7a6:	2b1d      	cmp	r3, #29
 801a7a8:	d001      	beq.n	801a7ae <__sflush_r+0xb2>
 801a7aa:	2b16      	cmp	r3, #22
 801a7ac:	d101      	bne.n	801a7b2 <__sflush_r+0xb6>
 801a7ae:	602f      	str	r7, [r5, #0]
 801a7b0:	e7b1      	b.n	801a716 <__sflush_r+0x1a>
 801a7b2:	89a3      	ldrh	r3, [r4, #12]
 801a7b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801a7b8:	81a3      	strh	r3, [r4, #12]
 801a7ba:	e7ad      	b.n	801a718 <__sflush_r+0x1c>
 801a7bc:	690f      	ldr	r7, [r1, #16]
 801a7be:	2f00      	cmp	r7, #0
 801a7c0:	d0a9      	beq.n	801a716 <__sflush_r+0x1a>
 801a7c2:	0793      	lsls	r3, r2, #30
 801a7c4:	680e      	ldr	r6, [r1, #0]
 801a7c6:	bf08      	it	eq
 801a7c8:	694b      	ldreq	r3, [r1, #20]
 801a7ca:	600f      	str	r7, [r1, #0]
 801a7cc:	bf18      	it	ne
 801a7ce:	2300      	movne	r3, #0
 801a7d0:	eba6 0807 	sub.w	r8, r6, r7
 801a7d4:	608b      	str	r3, [r1, #8]
 801a7d6:	f1b8 0f00 	cmp.w	r8, #0
 801a7da:	dd9c      	ble.n	801a716 <__sflush_r+0x1a>
 801a7dc:	6a21      	ldr	r1, [r4, #32]
 801a7de:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801a7e0:	4643      	mov	r3, r8
 801a7e2:	463a      	mov	r2, r7
 801a7e4:	4628      	mov	r0, r5
 801a7e6:	47b0      	blx	r6
 801a7e8:	2800      	cmp	r0, #0
 801a7ea:	dc06      	bgt.n	801a7fa <__sflush_r+0xfe>
 801a7ec:	89a3      	ldrh	r3, [r4, #12]
 801a7ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801a7f2:	81a3      	strh	r3, [r4, #12]
 801a7f4:	f04f 30ff 	mov.w	r0, #4294967295
 801a7f8:	e78e      	b.n	801a718 <__sflush_r+0x1c>
 801a7fa:	4407      	add	r7, r0
 801a7fc:	eba8 0800 	sub.w	r8, r8, r0
 801a800:	e7e9      	b.n	801a7d6 <__sflush_r+0xda>
 801a802:	bf00      	nop
 801a804:	20400001 	.word	0x20400001

0801a808 <_fflush_r>:
 801a808:	b538      	push	{r3, r4, r5, lr}
 801a80a:	690b      	ldr	r3, [r1, #16]
 801a80c:	4605      	mov	r5, r0
 801a80e:	460c      	mov	r4, r1
 801a810:	b913      	cbnz	r3, 801a818 <_fflush_r+0x10>
 801a812:	2500      	movs	r5, #0
 801a814:	4628      	mov	r0, r5
 801a816:	bd38      	pop	{r3, r4, r5, pc}
 801a818:	b118      	cbz	r0, 801a822 <_fflush_r+0x1a>
 801a81a:	6983      	ldr	r3, [r0, #24]
 801a81c:	b90b      	cbnz	r3, 801a822 <_fflush_r+0x1a>
 801a81e:	f000 f887 	bl	801a930 <__sinit>
 801a822:	4b14      	ldr	r3, [pc, #80]	; (801a874 <_fflush_r+0x6c>)
 801a824:	429c      	cmp	r4, r3
 801a826:	d11b      	bne.n	801a860 <_fflush_r+0x58>
 801a828:	686c      	ldr	r4, [r5, #4]
 801a82a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a82e:	2b00      	cmp	r3, #0
 801a830:	d0ef      	beq.n	801a812 <_fflush_r+0xa>
 801a832:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801a834:	07d0      	lsls	r0, r2, #31
 801a836:	d404      	bmi.n	801a842 <_fflush_r+0x3a>
 801a838:	0599      	lsls	r1, r3, #22
 801a83a:	d402      	bmi.n	801a842 <_fflush_r+0x3a>
 801a83c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801a83e:	f000 fc88 	bl	801b152 <__retarget_lock_acquire_recursive>
 801a842:	4628      	mov	r0, r5
 801a844:	4621      	mov	r1, r4
 801a846:	f7ff ff59 	bl	801a6fc <__sflush_r>
 801a84a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801a84c:	07da      	lsls	r2, r3, #31
 801a84e:	4605      	mov	r5, r0
 801a850:	d4e0      	bmi.n	801a814 <_fflush_r+0xc>
 801a852:	89a3      	ldrh	r3, [r4, #12]
 801a854:	059b      	lsls	r3, r3, #22
 801a856:	d4dd      	bmi.n	801a814 <_fflush_r+0xc>
 801a858:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801a85a:	f000 fc7b 	bl	801b154 <__retarget_lock_release_recursive>
 801a85e:	e7d9      	b.n	801a814 <_fflush_r+0xc>
 801a860:	4b05      	ldr	r3, [pc, #20]	; (801a878 <_fflush_r+0x70>)
 801a862:	429c      	cmp	r4, r3
 801a864:	d101      	bne.n	801a86a <_fflush_r+0x62>
 801a866:	68ac      	ldr	r4, [r5, #8]
 801a868:	e7df      	b.n	801a82a <_fflush_r+0x22>
 801a86a:	4b04      	ldr	r3, [pc, #16]	; (801a87c <_fflush_r+0x74>)
 801a86c:	429c      	cmp	r4, r3
 801a86e:	bf08      	it	eq
 801a870:	68ec      	ldreq	r4, [r5, #12]
 801a872:	e7da      	b.n	801a82a <_fflush_r+0x22>
 801a874:	080481b4 	.word	0x080481b4
 801a878:	080481d4 	.word	0x080481d4
 801a87c:	08048194 	.word	0x08048194

0801a880 <std>:
 801a880:	2300      	movs	r3, #0
 801a882:	b510      	push	{r4, lr}
 801a884:	4604      	mov	r4, r0
 801a886:	e9c0 3300 	strd	r3, r3, [r0]
 801a88a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801a88e:	6083      	str	r3, [r0, #8]
 801a890:	8181      	strh	r1, [r0, #12]
 801a892:	6643      	str	r3, [r0, #100]	; 0x64
 801a894:	81c2      	strh	r2, [r0, #14]
 801a896:	6183      	str	r3, [r0, #24]
 801a898:	4619      	mov	r1, r3
 801a89a:	2208      	movs	r2, #8
 801a89c:	305c      	adds	r0, #92	; 0x5c
 801a89e:	f7fc ff69 	bl	8017774 <memset>
 801a8a2:	4b05      	ldr	r3, [pc, #20]	; (801a8b8 <std+0x38>)
 801a8a4:	6263      	str	r3, [r4, #36]	; 0x24
 801a8a6:	4b05      	ldr	r3, [pc, #20]	; (801a8bc <std+0x3c>)
 801a8a8:	62a3      	str	r3, [r4, #40]	; 0x28
 801a8aa:	4b05      	ldr	r3, [pc, #20]	; (801a8c0 <std+0x40>)
 801a8ac:	62e3      	str	r3, [r4, #44]	; 0x2c
 801a8ae:	4b05      	ldr	r3, [pc, #20]	; (801a8c4 <std+0x44>)
 801a8b0:	6224      	str	r4, [r4, #32]
 801a8b2:	6323      	str	r3, [r4, #48]	; 0x30
 801a8b4:	bd10      	pop	{r4, pc}
 801a8b6:	bf00      	nop
 801a8b8:	0801bff1 	.word	0x0801bff1
 801a8bc:	0801c013 	.word	0x0801c013
 801a8c0:	0801c04b 	.word	0x0801c04b
 801a8c4:	0801c06f 	.word	0x0801c06f

0801a8c8 <_cleanup_r>:
 801a8c8:	4901      	ldr	r1, [pc, #4]	; (801a8d0 <_cleanup_r+0x8>)
 801a8ca:	f000 b8af 	b.w	801aa2c <_fwalk_reent>
 801a8ce:	bf00      	nop
 801a8d0:	0801a809 	.word	0x0801a809

0801a8d4 <__sfmoreglue>:
 801a8d4:	b570      	push	{r4, r5, r6, lr}
 801a8d6:	2268      	movs	r2, #104	; 0x68
 801a8d8:	1e4d      	subs	r5, r1, #1
 801a8da:	4355      	muls	r5, r2
 801a8dc:	460e      	mov	r6, r1
 801a8de:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801a8e2:	f7fc ffbb 	bl	801785c <_malloc_r>
 801a8e6:	4604      	mov	r4, r0
 801a8e8:	b140      	cbz	r0, 801a8fc <__sfmoreglue+0x28>
 801a8ea:	2100      	movs	r1, #0
 801a8ec:	e9c0 1600 	strd	r1, r6, [r0]
 801a8f0:	300c      	adds	r0, #12
 801a8f2:	60a0      	str	r0, [r4, #8]
 801a8f4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801a8f8:	f7fc ff3c 	bl	8017774 <memset>
 801a8fc:	4620      	mov	r0, r4
 801a8fe:	bd70      	pop	{r4, r5, r6, pc}

0801a900 <__sfp_lock_acquire>:
 801a900:	4801      	ldr	r0, [pc, #4]	; (801a908 <__sfp_lock_acquire+0x8>)
 801a902:	f000 bc26 	b.w	801b152 <__retarget_lock_acquire_recursive>
 801a906:	bf00      	nop
 801a908:	20005cb1 	.word	0x20005cb1

0801a90c <__sfp_lock_release>:
 801a90c:	4801      	ldr	r0, [pc, #4]	; (801a914 <__sfp_lock_release+0x8>)
 801a90e:	f000 bc21 	b.w	801b154 <__retarget_lock_release_recursive>
 801a912:	bf00      	nop
 801a914:	20005cb1 	.word	0x20005cb1

0801a918 <__sinit_lock_acquire>:
 801a918:	4801      	ldr	r0, [pc, #4]	; (801a920 <__sinit_lock_acquire+0x8>)
 801a91a:	f000 bc1a 	b.w	801b152 <__retarget_lock_acquire_recursive>
 801a91e:	bf00      	nop
 801a920:	20005cb2 	.word	0x20005cb2

0801a924 <__sinit_lock_release>:
 801a924:	4801      	ldr	r0, [pc, #4]	; (801a92c <__sinit_lock_release+0x8>)
 801a926:	f000 bc15 	b.w	801b154 <__retarget_lock_release_recursive>
 801a92a:	bf00      	nop
 801a92c:	20005cb2 	.word	0x20005cb2

0801a930 <__sinit>:
 801a930:	b510      	push	{r4, lr}
 801a932:	4604      	mov	r4, r0
 801a934:	f7ff fff0 	bl	801a918 <__sinit_lock_acquire>
 801a938:	69a3      	ldr	r3, [r4, #24]
 801a93a:	b11b      	cbz	r3, 801a944 <__sinit+0x14>
 801a93c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a940:	f7ff bff0 	b.w	801a924 <__sinit_lock_release>
 801a944:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801a948:	6523      	str	r3, [r4, #80]	; 0x50
 801a94a:	4b13      	ldr	r3, [pc, #76]	; (801a998 <__sinit+0x68>)
 801a94c:	4a13      	ldr	r2, [pc, #76]	; (801a99c <__sinit+0x6c>)
 801a94e:	681b      	ldr	r3, [r3, #0]
 801a950:	62a2      	str	r2, [r4, #40]	; 0x28
 801a952:	42a3      	cmp	r3, r4
 801a954:	bf04      	itt	eq
 801a956:	2301      	moveq	r3, #1
 801a958:	61a3      	streq	r3, [r4, #24]
 801a95a:	4620      	mov	r0, r4
 801a95c:	f000 f820 	bl	801a9a0 <__sfp>
 801a960:	6060      	str	r0, [r4, #4]
 801a962:	4620      	mov	r0, r4
 801a964:	f000 f81c 	bl	801a9a0 <__sfp>
 801a968:	60a0      	str	r0, [r4, #8]
 801a96a:	4620      	mov	r0, r4
 801a96c:	f000 f818 	bl	801a9a0 <__sfp>
 801a970:	2200      	movs	r2, #0
 801a972:	60e0      	str	r0, [r4, #12]
 801a974:	2104      	movs	r1, #4
 801a976:	6860      	ldr	r0, [r4, #4]
 801a978:	f7ff ff82 	bl	801a880 <std>
 801a97c:	68a0      	ldr	r0, [r4, #8]
 801a97e:	2201      	movs	r2, #1
 801a980:	2109      	movs	r1, #9
 801a982:	f7ff ff7d 	bl	801a880 <std>
 801a986:	68e0      	ldr	r0, [r4, #12]
 801a988:	2202      	movs	r2, #2
 801a98a:	2112      	movs	r1, #18
 801a98c:	f7ff ff78 	bl	801a880 <std>
 801a990:	2301      	movs	r3, #1
 801a992:	61a3      	str	r3, [r4, #24]
 801a994:	e7d2      	b.n	801a93c <__sinit+0xc>
 801a996:	bf00      	nop
 801a998:	08047f60 	.word	0x08047f60
 801a99c:	0801a8c9 	.word	0x0801a8c9

0801a9a0 <__sfp>:
 801a9a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a9a2:	4607      	mov	r7, r0
 801a9a4:	f7ff ffac 	bl	801a900 <__sfp_lock_acquire>
 801a9a8:	4b1e      	ldr	r3, [pc, #120]	; (801aa24 <__sfp+0x84>)
 801a9aa:	681e      	ldr	r6, [r3, #0]
 801a9ac:	69b3      	ldr	r3, [r6, #24]
 801a9ae:	b913      	cbnz	r3, 801a9b6 <__sfp+0x16>
 801a9b0:	4630      	mov	r0, r6
 801a9b2:	f7ff ffbd 	bl	801a930 <__sinit>
 801a9b6:	3648      	adds	r6, #72	; 0x48
 801a9b8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801a9bc:	3b01      	subs	r3, #1
 801a9be:	d503      	bpl.n	801a9c8 <__sfp+0x28>
 801a9c0:	6833      	ldr	r3, [r6, #0]
 801a9c2:	b30b      	cbz	r3, 801aa08 <__sfp+0x68>
 801a9c4:	6836      	ldr	r6, [r6, #0]
 801a9c6:	e7f7      	b.n	801a9b8 <__sfp+0x18>
 801a9c8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801a9cc:	b9d5      	cbnz	r5, 801aa04 <__sfp+0x64>
 801a9ce:	4b16      	ldr	r3, [pc, #88]	; (801aa28 <__sfp+0x88>)
 801a9d0:	60e3      	str	r3, [r4, #12]
 801a9d2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801a9d6:	6665      	str	r5, [r4, #100]	; 0x64
 801a9d8:	f000 fbba 	bl	801b150 <__retarget_lock_init_recursive>
 801a9dc:	f7ff ff96 	bl	801a90c <__sfp_lock_release>
 801a9e0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801a9e4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801a9e8:	6025      	str	r5, [r4, #0]
 801a9ea:	61a5      	str	r5, [r4, #24]
 801a9ec:	2208      	movs	r2, #8
 801a9ee:	4629      	mov	r1, r5
 801a9f0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801a9f4:	f7fc febe 	bl	8017774 <memset>
 801a9f8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801a9fc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801aa00:	4620      	mov	r0, r4
 801aa02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801aa04:	3468      	adds	r4, #104	; 0x68
 801aa06:	e7d9      	b.n	801a9bc <__sfp+0x1c>
 801aa08:	2104      	movs	r1, #4
 801aa0a:	4638      	mov	r0, r7
 801aa0c:	f7ff ff62 	bl	801a8d4 <__sfmoreglue>
 801aa10:	4604      	mov	r4, r0
 801aa12:	6030      	str	r0, [r6, #0]
 801aa14:	2800      	cmp	r0, #0
 801aa16:	d1d5      	bne.n	801a9c4 <__sfp+0x24>
 801aa18:	f7ff ff78 	bl	801a90c <__sfp_lock_release>
 801aa1c:	230c      	movs	r3, #12
 801aa1e:	603b      	str	r3, [r7, #0]
 801aa20:	e7ee      	b.n	801aa00 <__sfp+0x60>
 801aa22:	bf00      	nop
 801aa24:	08047f60 	.word	0x08047f60
 801aa28:	ffff0001 	.word	0xffff0001

0801aa2c <_fwalk_reent>:
 801aa2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801aa30:	4606      	mov	r6, r0
 801aa32:	4688      	mov	r8, r1
 801aa34:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801aa38:	2700      	movs	r7, #0
 801aa3a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801aa3e:	f1b9 0901 	subs.w	r9, r9, #1
 801aa42:	d505      	bpl.n	801aa50 <_fwalk_reent+0x24>
 801aa44:	6824      	ldr	r4, [r4, #0]
 801aa46:	2c00      	cmp	r4, #0
 801aa48:	d1f7      	bne.n	801aa3a <_fwalk_reent+0xe>
 801aa4a:	4638      	mov	r0, r7
 801aa4c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801aa50:	89ab      	ldrh	r3, [r5, #12]
 801aa52:	2b01      	cmp	r3, #1
 801aa54:	d907      	bls.n	801aa66 <_fwalk_reent+0x3a>
 801aa56:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801aa5a:	3301      	adds	r3, #1
 801aa5c:	d003      	beq.n	801aa66 <_fwalk_reent+0x3a>
 801aa5e:	4629      	mov	r1, r5
 801aa60:	4630      	mov	r0, r6
 801aa62:	47c0      	blx	r8
 801aa64:	4307      	orrs	r7, r0
 801aa66:	3568      	adds	r5, #104	; 0x68
 801aa68:	e7e9      	b.n	801aa3e <_fwalk_reent+0x12>

0801aa6a <rshift>:
 801aa6a:	6903      	ldr	r3, [r0, #16]
 801aa6c:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801aa70:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801aa74:	ea4f 1261 	mov.w	r2, r1, asr #5
 801aa78:	f100 0414 	add.w	r4, r0, #20
 801aa7c:	dd45      	ble.n	801ab0a <rshift+0xa0>
 801aa7e:	f011 011f 	ands.w	r1, r1, #31
 801aa82:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801aa86:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801aa8a:	d10c      	bne.n	801aaa6 <rshift+0x3c>
 801aa8c:	f100 0710 	add.w	r7, r0, #16
 801aa90:	4629      	mov	r1, r5
 801aa92:	42b1      	cmp	r1, r6
 801aa94:	d334      	bcc.n	801ab00 <rshift+0x96>
 801aa96:	1a9b      	subs	r3, r3, r2
 801aa98:	009b      	lsls	r3, r3, #2
 801aa9a:	1eea      	subs	r2, r5, #3
 801aa9c:	4296      	cmp	r6, r2
 801aa9e:	bf38      	it	cc
 801aaa0:	2300      	movcc	r3, #0
 801aaa2:	4423      	add	r3, r4
 801aaa4:	e015      	b.n	801aad2 <rshift+0x68>
 801aaa6:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801aaaa:	f1c1 0820 	rsb	r8, r1, #32
 801aaae:	40cf      	lsrs	r7, r1
 801aab0:	f105 0e04 	add.w	lr, r5, #4
 801aab4:	46a1      	mov	r9, r4
 801aab6:	4576      	cmp	r6, lr
 801aab8:	46f4      	mov	ip, lr
 801aaba:	d815      	bhi.n	801aae8 <rshift+0x7e>
 801aabc:	1a9a      	subs	r2, r3, r2
 801aabe:	0092      	lsls	r2, r2, #2
 801aac0:	3a04      	subs	r2, #4
 801aac2:	3501      	adds	r5, #1
 801aac4:	42ae      	cmp	r6, r5
 801aac6:	bf38      	it	cc
 801aac8:	2200      	movcc	r2, #0
 801aaca:	18a3      	adds	r3, r4, r2
 801aacc:	50a7      	str	r7, [r4, r2]
 801aace:	b107      	cbz	r7, 801aad2 <rshift+0x68>
 801aad0:	3304      	adds	r3, #4
 801aad2:	1b1a      	subs	r2, r3, r4
 801aad4:	42a3      	cmp	r3, r4
 801aad6:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801aada:	bf08      	it	eq
 801aadc:	2300      	moveq	r3, #0
 801aade:	6102      	str	r2, [r0, #16]
 801aae0:	bf08      	it	eq
 801aae2:	6143      	streq	r3, [r0, #20]
 801aae4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801aae8:	f8dc c000 	ldr.w	ip, [ip]
 801aaec:	fa0c fc08 	lsl.w	ip, ip, r8
 801aaf0:	ea4c 0707 	orr.w	r7, ip, r7
 801aaf4:	f849 7b04 	str.w	r7, [r9], #4
 801aaf8:	f85e 7b04 	ldr.w	r7, [lr], #4
 801aafc:	40cf      	lsrs	r7, r1
 801aafe:	e7da      	b.n	801aab6 <rshift+0x4c>
 801ab00:	f851 cb04 	ldr.w	ip, [r1], #4
 801ab04:	f847 cf04 	str.w	ip, [r7, #4]!
 801ab08:	e7c3      	b.n	801aa92 <rshift+0x28>
 801ab0a:	4623      	mov	r3, r4
 801ab0c:	e7e1      	b.n	801aad2 <rshift+0x68>

0801ab0e <__hexdig_fun>:
 801ab0e:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 801ab12:	2b09      	cmp	r3, #9
 801ab14:	d802      	bhi.n	801ab1c <__hexdig_fun+0xe>
 801ab16:	3820      	subs	r0, #32
 801ab18:	b2c0      	uxtb	r0, r0
 801ab1a:	4770      	bx	lr
 801ab1c:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 801ab20:	2b05      	cmp	r3, #5
 801ab22:	d801      	bhi.n	801ab28 <__hexdig_fun+0x1a>
 801ab24:	3847      	subs	r0, #71	; 0x47
 801ab26:	e7f7      	b.n	801ab18 <__hexdig_fun+0xa>
 801ab28:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 801ab2c:	2b05      	cmp	r3, #5
 801ab2e:	d801      	bhi.n	801ab34 <__hexdig_fun+0x26>
 801ab30:	3827      	subs	r0, #39	; 0x27
 801ab32:	e7f1      	b.n	801ab18 <__hexdig_fun+0xa>
 801ab34:	2000      	movs	r0, #0
 801ab36:	4770      	bx	lr

0801ab38 <__gethex>:
 801ab38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ab3c:	ed2d 8b02 	vpush	{d8}
 801ab40:	b089      	sub	sp, #36	; 0x24
 801ab42:	ee08 0a10 	vmov	s16, r0
 801ab46:	9304      	str	r3, [sp, #16]
 801ab48:	4bb4      	ldr	r3, [pc, #720]	; (801ae1c <__gethex+0x2e4>)
 801ab4a:	681b      	ldr	r3, [r3, #0]
 801ab4c:	9301      	str	r3, [sp, #4]
 801ab4e:	4618      	mov	r0, r3
 801ab50:	468b      	mov	fp, r1
 801ab52:	4690      	mov	r8, r2
 801ab54:	f7e5 fb3c 	bl	80001d0 <strlen>
 801ab58:	9b01      	ldr	r3, [sp, #4]
 801ab5a:	f8db 2000 	ldr.w	r2, [fp]
 801ab5e:	4403      	add	r3, r0
 801ab60:	4682      	mov	sl, r0
 801ab62:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 801ab66:	9305      	str	r3, [sp, #20]
 801ab68:	1c93      	adds	r3, r2, #2
 801ab6a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 801ab6e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 801ab72:	32fe      	adds	r2, #254	; 0xfe
 801ab74:	18d1      	adds	r1, r2, r3
 801ab76:	461f      	mov	r7, r3
 801ab78:	f813 0b01 	ldrb.w	r0, [r3], #1
 801ab7c:	9100      	str	r1, [sp, #0]
 801ab7e:	2830      	cmp	r0, #48	; 0x30
 801ab80:	d0f8      	beq.n	801ab74 <__gethex+0x3c>
 801ab82:	f7ff ffc4 	bl	801ab0e <__hexdig_fun>
 801ab86:	4604      	mov	r4, r0
 801ab88:	2800      	cmp	r0, #0
 801ab8a:	d13a      	bne.n	801ac02 <__gethex+0xca>
 801ab8c:	9901      	ldr	r1, [sp, #4]
 801ab8e:	4652      	mov	r2, sl
 801ab90:	4638      	mov	r0, r7
 801ab92:	f001 fa70 	bl	801c076 <strncmp>
 801ab96:	4605      	mov	r5, r0
 801ab98:	2800      	cmp	r0, #0
 801ab9a:	d168      	bne.n	801ac6e <__gethex+0x136>
 801ab9c:	f817 000a 	ldrb.w	r0, [r7, sl]
 801aba0:	eb07 060a 	add.w	r6, r7, sl
 801aba4:	f7ff ffb3 	bl	801ab0e <__hexdig_fun>
 801aba8:	2800      	cmp	r0, #0
 801abaa:	d062      	beq.n	801ac72 <__gethex+0x13a>
 801abac:	4633      	mov	r3, r6
 801abae:	7818      	ldrb	r0, [r3, #0]
 801abb0:	2830      	cmp	r0, #48	; 0x30
 801abb2:	461f      	mov	r7, r3
 801abb4:	f103 0301 	add.w	r3, r3, #1
 801abb8:	d0f9      	beq.n	801abae <__gethex+0x76>
 801abba:	f7ff ffa8 	bl	801ab0e <__hexdig_fun>
 801abbe:	2301      	movs	r3, #1
 801abc0:	fab0 f480 	clz	r4, r0
 801abc4:	0964      	lsrs	r4, r4, #5
 801abc6:	4635      	mov	r5, r6
 801abc8:	9300      	str	r3, [sp, #0]
 801abca:	463a      	mov	r2, r7
 801abcc:	4616      	mov	r6, r2
 801abce:	3201      	adds	r2, #1
 801abd0:	7830      	ldrb	r0, [r6, #0]
 801abd2:	f7ff ff9c 	bl	801ab0e <__hexdig_fun>
 801abd6:	2800      	cmp	r0, #0
 801abd8:	d1f8      	bne.n	801abcc <__gethex+0x94>
 801abda:	9901      	ldr	r1, [sp, #4]
 801abdc:	4652      	mov	r2, sl
 801abde:	4630      	mov	r0, r6
 801abe0:	f001 fa49 	bl	801c076 <strncmp>
 801abe4:	b980      	cbnz	r0, 801ac08 <__gethex+0xd0>
 801abe6:	b94d      	cbnz	r5, 801abfc <__gethex+0xc4>
 801abe8:	eb06 050a 	add.w	r5, r6, sl
 801abec:	462a      	mov	r2, r5
 801abee:	4616      	mov	r6, r2
 801abf0:	3201      	adds	r2, #1
 801abf2:	7830      	ldrb	r0, [r6, #0]
 801abf4:	f7ff ff8b 	bl	801ab0e <__hexdig_fun>
 801abf8:	2800      	cmp	r0, #0
 801abfa:	d1f8      	bne.n	801abee <__gethex+0xb6>
 801abfc:	1bad      	subs	r5, r5, r6
 801abfe:	00ad      	lsls	r5, r5, #2
 801ac00:	e004      	b.n	801ac0c <__gethex+0xd4>
 801ac02:	2400      	movs	r4, #0
 801ac04:	4625      	mov	r5, r4
 801ac06:	e7e0      	b.n	801abca <__gethex+0x92>
 801ac08:	2d00      	cmp	r5, #0
 801ac0a:	d1f7      	bne.n	801abfc <__gethex+0xc4>
 801ac0c:	7833      	ldrb	r3, [r6, #0]
 801ac0e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801ac12:	2b50      	cmp	r3, #80	; 0x50
 801ac14:	d13b      	bne.n	801ac8e <__gethex+0x156>
 801ac16:	7873      	ldrb	r3, [r6, #1]
 801ac18:	2b2b      	cmp	r3, #43	; 0x2b
 801ac1a:	d02c      	beq.n	801ac76 <__gethex+0x13e>
 801ac1c:	2b2d      	cmp	r3, #45	; 0x2d
 801ac1e:	d02e      	beq.n	801ac7e <__gethex+0x146>
 801ac20:	1c71      	adds	r1, r6, #1
 801ac22:	f04f 0900 	mov.w	r9, #0
 801ac26:	7808      	ldrb	r0, [r1, #0]
 801ac28:	f7ff ff71 	bl	801ab0e <__hexdig_fun>
 801ac2c:	1e43      	subs	r3, r0, #1
 801ac2e:	b2db      	uxtb	r3, r3
 801ac30:	2b18      	cmp	r3, #24
 801ac32:	d82c      	bhi.n	801ac8e <__gethex+0x156>
 801ac34:	f1a0 0210 	sub.w	r2, r0, #16
 801ac38:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801ac3c:	f7ff ff67 	bl	801ab0e <__hexdig_fun>
 801ac40:	1e43      	subs	r3, r0, #1
 801ac42:	b2db      	uxtb	r3, r3
 801ac44:	2b18      	cmp	r3, #24
 801ac46:	d91d      	bls.n	801ac84 <__gethex+0x14c>
 801ac48:	f1b9 0f00 	cmp.w	r9, #0
 801ac4c:	d000      	beq.n	801ac50 <__gethex+0x118>
 801ac4e:	4252      	negs	r2, r2
 801ac50:	4415      	add	r5, r2
 801ac52:	f8cb 1000 	str.w	r1, [fp]
 801ac56:	b1e4      	cbz	r4, 801ac92 <__gethex+0x15a>
 801ac58:	9b00      	ldr	r3, [sp, #0]
 801ac5a:	2b00      	cmp	r3, #0
 801ac5c:	bf14      	ite	ne
 801ac5e:	2700      	movne	r7, #0
 801ac60:	2706      	moveq	r7, #6
 801ac62:	4638      	mov	r0, r7
 801ac64:	b009      	add	sp, #36	; 0x24
 801ac66:	ecbd 8b02 	vpop	{d8}
 801ac6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ac6e:	463e      	mov	r6, r7
 801ac70:	4625      	mov	r5, r4
 801ac72:	2401      	movs	r4, #1
 801ac74:	e7ca      	b.n	801ac0c <__gethex+0xd4>
 801ac76:	f04f 0900 	mov.w	r9, #0
 801ac7a:	1cb1      	adds	r1, r6, #2
 801ac7c:	e7d3      	b.n	801ac26 <__gethex+0xee>
 801ac7e:	f04f 0901 	mov.w	r9, #1
 801ac82:	e7fa      	b.n	801ac7a <__gethex+0x142>
 801ac84:	230a      	movs	r3, #10
 801ac86:	fb03 0202 	mla	r2, r3, r2, r0
 801ac8a:	3a10      	subs	r2, #16
 801ac8c:	e7d4      	b.n	801ac38 <__gethex+0x100>
 801ac8e:	4631      	mov	r1, r6
 801ac90:	e7df      	b.n	801ac52 <__gethex+0x11a>
 801ac92:	1bf3      	subs	r3, r6, r7
 801ac94:	3b01      	subs	r3, #1
 801ac96:	4621      	mov	r1, r4
 801ac98:	2b07      	cmp	r3, #7
 801ac9a:	dc0b      	bgt.n	801acb4 <__gethex+0x17c>
 801ac9c:	ee18 0a10 	vmov	r0, s16
 801aca0:	f000 faf6 	bl	801b290 <_Balloc>
 801aca4:	4604      	mov	r4, r0
 801aca6:	b940      	cbnz	r0, 801acba <__gethex+0x182>
 801aca8:	4b5d      	ldr	r3, [pc, #372]	; (801ae20 <__gethex+0x2e8>)
 801acaa:	4602      	mov	r2, r0
 801acac:	21de      	movs	r1, #222	; 0xde
 801acae:	485d      	ldr	r0, [pc, #372]	; (801ae24 <__gethex+0x2ec>)
 801acb0:	f7fc fcd8 	bl	8017664 <__assert_func>
 801acb4:	3101      	adds	r1, #1
 801acb6:	105b      	asrs	r3, r3, #1
 801acb8:	e7ee      	b.n	801ac98 <__gethex+0x160>
 801acba:	f100 0914 	add.w	r9, r0, #20
 801acbe:	f04f 0b00 	mov.w	fp, #0
 801acc2:	f1ca 0301 	rsb	r3, sl, #1
 801acc6:	f8cd 9008 	str.w	r9, [sp, #8]
 801acca:	f8cd b000 	str.w	fp, [sp]
 801acce:	9306      	str	r3, [sp, #24]
 801acd0:	42b7      	cmp	r7, r6
 801acd2:	d340      	bcc.n	801ad56 <__gethex+0x21e>
 801acd4:	9802      	ldr	r0, [sp, #8]
 801acd6:	9b00      	ldr	r3, [sp, #0]
 801acd8:	f840 3b04 	str.w	r3, [r0], #4
 801acdc:	eba0 0009 	sub.w	r0, r0, r9
 801ace0:	1080      	asrs	r0, r0, #2
 801ace2:	0146      	lsls	r6, r0, #5
 801ace4:	6120      	str	r0, [r4, #16]
 801ace6:	4618      	mov	r0, r3
 801ace8:	f000 fbc4 	bl	801b474 <__hi0bits>
 801acec:	1a30      	subs	r0, r6, r0
 801acee:	f8d8 6000 	ldr.w	r6, [r8]
 801acf2:	42b0      	cmp	r0, r6
 801acf4:	dd63      	ble.n	801adbe <__gethex+0x286>
 801acf6:	1b87      	subs	r7, r0, r6
 801acf8:	4639      	mov	r1, r7
 801acfa:	4620      	mov	r0, r4
 801acfc:	f000 ff68 	bl	801bbd0 <__any_on>
 801ad00:	4682      	mov	sl, r0
 801ad02:	b1a8      	cbz	r0, 801ad30 <__gethex+0x1f8>
 801ad04:	1e7b      	subs	r3, r7, #1
 801ad06:	1159      	asrs	r1, r3, #5
 801ad08:	f003 021f 	and.w	r2, r3, #31
 801ad0c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 801ad10:	f04f 0a01 	mov.w	sl, #1
 801ad14:	fa0a f202 	lsl.w	r2, sl, r2
 801ad18:	420a      	tst	r2, r1
 801ad1a:	d009      	beq.n	801ad30 <__gethex+0x1f8>
 801ad1c:	4553      	cmp	r3, sl
 801ad1e:	dd05      	ble.n	801ad2c <__gethex+0x1f4>
 801ad20:	1eb9      	subs	r1, r7, #2
 801ad22:	4620      	mov	r0, r4
 801ad24:	f000 ff54 	bl	801bbd0 <__any_on>
 801ad28:	2800      	cmp	r0, #0
 801ad2a:	d145      	bne.n	801adb8 <__gethex+0x280>
 801ad2c:	f04f 0a02 	mov.w	sl, #2
 801ad30:	4639      	mov	r1, r7
 801ad32:	4620      	mov	r0, r4
 801ad34:	f7ff fe99 	bl	801aa6a <rshift>
 801ad38:	443d      	add	r5, r7
 801ad3a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801ad3e:	42ab      	cmp	r3, r5
 801ad40:	da4c      	bge.n	801addc <__gethex+0x2a4>
 801ad42:	ee18 0a10 	vmov	r0, s16
 801ad46:	4621      	mov	r1, r4
 801ad48:	f000 fae2 	bl	801b310 <_Bfree>
 801ad4c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801ad4e:	2300      	movs	r3, #0
 801ad50:	6013      	str	r3, [r2, #0]
 801ad52:	27a3      	movs	r7, #163	; 0xa3
 801ad54:	e785      	b.n	801ac62 <__gethex+0x12a>
 801ad56:	1e73      	subs	r3, r6, #1
 801ad58:	9a05      	ldr	r2, [sp, #20]
 801ad5a:	9303      	str	r3, [sp, #12]
 801ad5c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801ad60:	4293      	cmp	r3, r2
 801ad62:	d019      	beq.n	801ad98 <__gethex+0x260>
 801ad64:	f1bb 0f20 	cmp.w	fp, #32
 801ad68:	d107      	bne.n	801ad7a <__gethex+0x242>
 801ad6a:	9b02      	ldr	r3, [sp, #8]
 801ad6c:	9a00      	ldr	r2, [sp, #0]
 801ad6e:	f843 2b04 	str.w	r2, [r3], #4
 801ad72:	9302      	str	r3, [sp, #8]
 801ad74:	2300      	movs	r3, #0
 801ad76:	9300      	str	r3, [sp, #0]
 801ad78:	469b      	mov	fp, r3
 801ad7a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 801ad7e:	f7ff fec6 	bl	801ab0e <__hexdig_fun>
 801ad82:	9b00      	ldr	r3, [sp, #0]
 801ad84:	f000 000f 	and.w	r0, r0, #15
 801ad88:	fa00 f00b 	lsl.w	r0, r0, fp
 801ad8c:	4303      	orrs	r3, r0
 801ad8e:	9300      	str	r3, [sp, #0]
 801ad90:	f10b 0b04 	add.w	fp, fp, #4
 801ad94:	9b03      	ldr	r3, [sp, #12]
 801ad96:	e00d      	b.n	801adb4 <__gethex+0x27c>
 801ad98:	9b03      	ldr	r3, [sp, #12]
 801ad9a:	9a06      	ldr	r2, [sp, #24]
 801ad9c:	4413      	add	r3, r2
 801ad9e:	42bb      	cmp	r3, r7
 801ada0:	d3e0      	bcc.n	801ad64 <__gethex+0x22c>
 801ada2:	4618      	mov	r0, r3
 801ada4:	9901      	ldr	r1, [sp, #4]
 801ada6:	9307      	str	r3, [sp, #28]
 801ada8:	4652      	mov	r2, sl
 801adaa:	f001 f964 	bl	801c076 <strncmp>
 801adae:	9b07      	ldr	r3, [sp, #28]
 801adb0:	2800      	cmp	r0, #0
 801adb2:	d1d7      	bne.n	801ad64 <__gethex+0x22c>
 801adb4:	461e      	mov	r6, r3
 801adb6:	e78b      	b.n	801acd0 <__gethex+0x198>
 801adb8:	f04f 0a03 	mov.w	sl, #3
 801adbc:	e7b8      	b.n	801ad30 <__gethex+0x1f8>
 801adbe:	da0a      	bge.n	801add6 <__gethex+0x29e>
 801adc0:	1a37      	subs	r7, r6, r0
 801adc2:	4621      	mov	r1, r4
 801adc4:	ee18 0a10 	vmov	r0, s16
 801adc8:	463a      	mov	r2, r7
 801adca:	f000 fcbd 	bl	801b748 <__lshift>
 801adce:	1bed      	subs	r5, r5, r7
 801add0:	4604      	mov	r4, r0
 801add2:	f100 0914 	add.w	r9, r0, #20
 801add6:	f04f 0a00 	mov.w	sl, #0
 801adda:	e7ae      	b.n	801ad3a <__gethex+0x202>
 801addc:	f8d8 0004 	ldr.w	r0, [r8, #4]
 801ade0:	42a8      	cmp	r0, r5
 801ade2:	dd72      	ble.n	801aeca <__gethex+0x392>
 801ade4:	1b45      	subs	r5, r0, r5
 801ade6:	42ae      	cmp	r6, r5
 801ade8:	dc36      	bgt.n	801ae58 <__gethex+0x320>
 801adea:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801adee:	2b02      	cmp	r3, #2
 801adf0:	d02a      	beq.n	801ae48 <__gethex+0x310>
 801adf2:	2b03      	cmp	r3, #3
 801adf4:	d02c      	beq.n	801ae50 <__gethex+0x318>
 801adf6:	2b01      	cmp	r3, #1
 801adf8:	d11c      	bne.n	801ae34 <__gethex+0x2fc>
 801adfa:	42ae      	cmp	r6, r5
 801adfc:	d11a      	bne.n	801ae34 <__gethex+0x2fc>
 801adfe:	2e01      	cmp	r6, #1
 801ae00:	d112      	bne.n	801ae28 <__gethex+0x2f0>
 801ae02:	9a04      	ldr	r2, [sp, #16]
 801ae04:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801ae08:	6013      	str	r3, [r2, #0]
 801ae0a:	2301      	movs	r3, #1
 801ae0c:	6123      	str	r3, [r4, #16]
 801ae0e:	f8c9 3000 	str.w	r3, [r9]
 801ae12:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801ae14:	2762      	movs	r7, #98	; 0x62
 801ae16:	601c      	str	r4, [r3, #0]
 801ae18:	e723      	b.n	801ac62 <__gethex+0x12a>
 801ae1a:	bf00      	nop
 801ae1c:	0804825c 	.word	0x0804825c
 801ae20:	08048180 	.word	0x08048180
 801ae24:	080481f4 	.word	0x080481f4
 801ae28:	1e71      	subs	r1, r6, #1
 801ae2a:	4620      	mov	r0, r4
 801ae2c:	f000 fed0 	bl	801bbd0 <__any_on>
 801ae30:	2800      	cmp	r0, #0
 801ae32:	d1e6      	bne.n	801ae02 <__gethex+0x2ca>
 801ae34:	ee18 0a10 	vmov	r0, s16
 801ae38:	4621      	mov	r1, r4
 801ae3a:	f000 fa69 	bl	801b310 <_Bfree>
 801ae3e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801ae40:	2300      	movs	r3, #0
 801ae42:	6013      	str	r3, [r2, #0]
 801ae44:	2750      	movs	r7, #80	; 0x50
 801ae46:	e70c      	b.n	801ac62 <__gethex+0x12a>
 801ae48:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801ae4a:	2b00      	cmp	r3, #0
 801ae4c:	d1f2      	bne.n	801ae34 <__gethex+0x2fc>
 801ae4e:	e7d8      	b.n	801ae02 <__gethex+0x2ca>
 801ae50:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801ae52:	2b00      	cmp	r3, #0
 801ae54:	d1d5      	bne.n	801ae02 <__gethex+0x2ca>
 801ae56:	e7ed      	b.n	801ae34 <__gethex+0x2fc>
 801ae58:	1e6f      	subs	r7, r5, #1
 801ae5a:	f1ba 0f00 	cmp.w	sl, #0
 801ae5e:	d131      	bne.n	801aec4 <__gethex+0x38c>
 801ae60:	b127      	cbz	r7, 801ae6c <__gethex+0x334>
 801ae62:	4639      	mov	r1, r7
 801ae64:	4620      	mov	r0, r4
 801ae66:	f000 feb3 	bl	801bbd0 <__any_on>
 801ae6a:	4682      	mov	sl, r0
 801ae6c:	117b      	asrs	r3, r7, #5
 801ae6e:	2101      	movs	r1, #1
 801ae70:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 801ae74:	f007 071f 	and.w	r7, r7, #31
 801ae78:	fa01 f707 	lsl.w	r7, r1, r7
 801ae7c:	421f      	tst	r7, r3
 801ae7e:	4629      	mov	r1, r5
 801ae80:	4620      	mov	r0, r4
 801ae82:	bf18      	it	ne
 801ae84:	f04a 0a02 	orrne.w	sl, sl, #2
 801ae88:	1b76      	subs	r6, r6, r5
 801ae8a:	f7ff fdee 	bl	801aa6a <rshift>
 801ae8e:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801ae92:	2702      	movs	r7, #2
 801ae94:	f1ba 0f00 	cmp.w	sl, #0
 801ae98:	d048      	beq.n	801af2c <__gethex+0x3f4>
 801ae9a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801ae9e:	2b02      	cmp	r3, #2
 801aea0:	d015      	beq.n	801aece <__gethex+0x396>
 801aea2:	2b03      	cmp	r3, #3
 801aea4:	d017      	beq.n	801aed6 <__gethex+0x39e>
 801aea6:	2b01      	cmp	r3, #1
 801aea8:	d109      	bne.n	801aebe <__gethex+0x386>
 801aeaa:	f01a 0f02 	tst.w	sl, #2
 801aeae:	d006      	beq.n	801aebe <__gethex+0x386>
 801aeb0:	f8d9 0000 	ldr.w	r0, [r9]
 801aeb4:	ea4a 0a00 	orr.w	sl, sl, r0
 801aeb8:	f01a 0f01 	tst.w	sl, #1
 801aebc:	d10e      	bne.n	801aedc <__gethex+0x3a4>
 801aebe:	f047 0710 	orr.w	r7, r7, #16
 801aec2:	e033      	b.n	801af2c <__gethex+0x3f4>
 801aec4:	f04f 0a01 	mov.w	sl, #1
 801aec8:	e7d0      	b.n	801ae6c <__gethex+0x334>
 801aeca:	2701      	movs	r7, #1
 801aecc:	e7e2      	b.n	801ae94 <__gethex+0x35c>
 801aece:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801aed0:	f1c3 0301 	rsb	r3, r3, #1
 801aed4:	9315      	str	r3, [sp, #84]	; 0x54
 801aed6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801aed8:	2b00      	cmp	r3, #0
 801aeda:	d0f0      	beq.n	801aebe <__gethex+0x386>
 801aedc:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801aee0:	f104 0314 	add.w	r3, r4, #20
 801aee4:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801aee8:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801aeec:	f04f 0c00 	mov.w	ip, #0
 801aef0:	4618      	mov	r0, r3
 801aef2:	f853 2b04 	ldr.w	r2, [r3], #4
 801aef6:	f1b2 3fff 	cmp.w	r2, #4294967295
 801aefa:	d01c      	beq.n	801af36 <__gethex+0x3fe>
 801aefc:	3201      	adds	r2, #1
 801aefe:	6002      	str	r2, [r0, #0]
 801af00:	2f02      	cmp	r7, #2
 801af02:	f104 0314 	add.w	r3, r4, #20
 801af06:	d13f      	bne.n	801af88 <__gethex+0x450>
 801af08:	f8d8 2000 	ldr.w	r2, [r8]
 801af0c:	3a01      	subs	r2, #1
 801af0e:	42b2      	cmp	r2, r6
 801af10:	d10a      	bne.n	801af28 <__gethex+0x3f0>
 801af12:	1171      	asrs	r1, r6, #5
 801af14:	2201      	movs	r2, #1
 801af16:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801af1a:	f006 061f 	and.w	r6, r6, #31
 801af1e:	fa02 f606 	lsl.w	r6, r2, r6
 801af22:	421e      	tst	r6, r3
 801af24:	bf18      	it	ne
 801af26:	4617      	movne	r7, r2
 801af28:	f047 0720 	orr.w	r7, r7, #32
 801af2c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801af2e:	601c      	str	r4, [r3, #0]
 801af30:	9b04      	ldr	r3, [sp, #16]
 801af32:	601d      	str	r5, [r3, #0]
 801af34:	e695      	b.n	801ac62 <__gethex+0x12a>
 801af36:	4299      	cmp	r1, r3
 801af38:	f843 cc04 	str.w	ip, [r3, #-4]
 801af3c:	d8d8      	bhi.n	801aef0 <__gethex+0x3b8>
 801af3e:	68a3      	ldr	r3, [r4, #8]
 801af40:	459b      	cmp	fp, r3
 801af42:	db19      	blt.n	801af78 <__gethex+0x440>
 801af44:	6861      	ldr	r1, [r4, #4]
 801af46:	ee18 0a10 	vmov	r0, s16
 801af4a:	3101      	adds	r1, #1
 801af4c:	f000 f9a0 	bl	801b290 <_Balloc>
 801af50:	4681      	mov	r9, r0
 801af52:	b918      	cbnz	r0, 801af5c <__gethex+0x424>
 801af54:	4b1a      	ldr	r3, [pc, #104]	; (801afc0 <__gethex+0x488>)
 801af56:	4602      	mov	r2, r0
 801af58:	2184      	movs	r1, #132	; 0x84
 801af5a:	e6a8      	b.n	801acae <__gethex+0x176>
 801af5c:	6922      	ldr	r2, [r4, #16]
 801af5e:	3202      	adds	r2, #2
 801af60:	f104 010c 	add.w	r1, r4, #12
 801af64:	0092      	lsls	r2, r2, #2
 801af66:	300c      	adds	r0, #12
 801af68:	f7fc fbf6 	bl	8017758 <memcpy>
 801af6c:	4621      	mov	r1, r4
 801af6e:	ee18 0a10 	vmov	r0, s16
 801af72:	f000 f9cd 	bl	801b310 <_Bfree>
 801af76:	464c      	mov	r4, r9
 801af78:	6923      	ldr	r3, [r4, #16]
 801af7a:	1c5a      	adds	r2, r3, #1
 801af7c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801af80:	6122      	str	r2, [r4, #16]
 801af82:	2201      	movs	r2, #1
 801af84:	615a      	str	r2, [r3, #20]
 801af86:	e7bb      	b.n	801af00 <__gethex+0x3c8>
 801af88:	6922      	ldr	r2, [r4, #16]
 801af8a:	455a      	cmp	r2, fp
 801af8c:	dd0b      	ble.n	801afa6 <__gethex+0x46e>
 801af8e:	2101      	movs	r1, #1
 801af90:	4620      	mov	r0, r4
 801af92:	f7ff fd6a 	bl	801aa6a <rshift>
 801af96:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801af9a:	3501      	adds	r5, #1
 801af9c:	42ab      	cmp	r3, r5
 801af9e:	f6ff aed0 	blt.w	801ad42 <__gethex+0x20a>
 801afa2:	2701      	movs	r7, #1
 801afa4:	e7c0      	b.n	801af28 <__gethex+0x3f0>
 801afa6:	f016 061f 	ands.w	r6, r6, #31
 801afaa:	d0fa      	beq.n	801afa2 <__gethex+0x46a>
 801afac:	4453      	add	r3, sl
 801afae:	f1c6 0620 	rsb	r6, r6, #32
 801afb2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801afb6:	f000 fa5d 	bl	801b474 <__hi0bits>
 801afba:	42b0      	cmp	r0, r6
 801afbc:	dbe7      	blt.n	801af8e <__gethex+0x456>
 801afbe:	e7f0      	b.n	801afa2 <__gethex+0x46a>
 801afc0:	08048180 	.word	0x08048180

0801afc4 <L_shift>:
 801afc4:	f1c2 0208 	rsb	r2, r2, #8
 801afc8:	0092      	lsls	r2, r2, #2
 801afca:	b570      	push	{r4, r5, r6, lr}
 801afcc:	f1c2 0620 	rsb	r6, r2, #32
 801afd0:	6843      	ldr	r3, [r0, #4]
 801afd2:	6804      	ldr	r4, [r0, #0]
 801afd4:	fa03 f506 	lsl.w	r5, r3, r6
 801afd8:	432c      	orrs	r4, r5
 801afda:	40d3      	lsrs	r3, r2
 801afdc:	6004      	str	r4, [r0, #0]
 801afde:	f840 3f04 	str.w	r3, [r0, #4]!
 801afe2:	4288      	cmp	r0, r1
 801afe4:	d3f4      	bcc.n	801afd0 <L_shift+0xc>
 801afe6:	bd70      	pop	{r4, r5, r6, pc}

0801afe8 <__match>:
 801afe8:	b530      	push	{r4, r5, lr}
 801afea:	6803      	ldr	r3, [r0, #0]
 801afec:	3301      	adds	r3, #1
 801afee:	f811 4b01 	ldrb.w	r4, [r1], #1
 801aff2:	b914      	cbnz	r4, 801affa <__match+0x12>
 801aff4:	6003      	str	r3, [r0, #0]
 801aff6:	2001      	movs	r0, #1
 801aff8:	bd30      	pop	{r4, r5, pc}
 801affa:	f813 2b01 	ldrb.w	r2, [r3], #1
 801affe:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 801b002:	2d19      	cmp	r5, #25
 801b004:	bf98      	it	ls
 801b006:	3220      	addls	r2, #32
 801b008:	42a2      	cmp	r2, r4
 801b00a:	d0f0      	beq.n	801afee <__match+0x6>
 801b00c:	2000      	movs	r0, #0
 801b00e:	e7f3      	b.n	801aff8 <__match+0x10>

0801b010 <__hexnan>:
 801b010:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b014:	680b      	ldr	r3, [r1, #0]
 801b016:	115e      	asrs	r6, r3, #5
 801b018:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801b01c:	f013 031f 	ands.w	r3, r3, #31
 801b020:	b087      	sub	sp, #28
 801b022:	bf18      	it	ne
 801b024:	3604      	addne	r6, #4
 801b026:	2500      	movs	r5, #0
 801b028:	1f37      	subs	r7, r6, #4
 801b02a:	4690      	mov	r8, r2
 801b02c:	6802      	ldr	r2, [r0, #0]
 801b02e:	9301      	str	r3, [sp, #4]
 801b030:	4682      	mov	sl, r0
 801b032:	f846 5c04 	str.w	r5, [r6, #-4]
 801b036:	46b9      	mov	r9, r7
 801b038:	463c      	mov	r4, r7
 801b03a:	9502      	str	r5, [sp, #8]
 801b03c:	46ab      	mov	fp, r5
 801b03e:	7851      	ldrb	r1, [r2, #1]
 801b040:	1c53      	adds	r3, r2, #1
 801b042:	9303      	str	r3, [sp, #12]
 801b044:	b341      	cbz	r1, 801b098 <__hexnan+0x88>
 801b046:	4608      	mov	r0, r1
 801b048:	9205      	str	r2, [sp, #20]
 801b04a:	9104      	str	r1, [sp, #16]
 801b04c:	f7ff fd5f 	bl	801ab0e <__hexdig_fun>
 801b050:	2800      	cmp	r0, #0
 801b052:	d14f      	bne.n	801b0f4 <__hexnan+0xe4>
 801b054:	9904      	ldr	r1, [sp, #16]
 801b056:	9a05      	ldr	r2, [sp, #20]
 801b058:	2920      	cmp	r1, #32
 801b05a:	d818      	bhi.n	801b08e <__hexnan+0x7e>
 801b05c:	9b02      	ldr	r3, [sp, #8]
 801b05e:	459b      	cmp	fp, r3
 801b060:	dd13      	ble.n	801b08a <__hexnan+0x7a>
 801b062:	454c      	cmp	r4, r9
 801b064:	d206      	bcs.n	801b074 <__hexnan+0x64>
 801b066:	2d07      	cmp	r5, #7
 801b068:	dc04      	bgt.n	801b074 <__hexnan+0x64>
 801b06a:	462a      	mov	r2, r5
 801b06c:	4649      	mov	r1, r9
 801b06e:	4620      	mov	r0, r4
 801b070:	f7ff ffa8 	bl	801afc4 <L_shift>
 801b074:	4544      	cmp	r4, r8
 801b076:	d950      	bls.n	801b11a <__hexnan+0x10a>
 801b078:	2300      	movs	r3, #0
 801b07a:	f1a4 0904 	sub.w	r9, r4, #4
 801b07e:	f844 3c04 	str.w	r3, [r4, #-4]
 801b082:	f8cd b008 	str.w	fp, [sp, #8]
 801b086:	464c      	mov	r4, r9
 801b088:	461d      	mov	r5, r3
 801b08a:	9a03      	ldr	r2, [sp, #12]
 801b08c:	e7d7      	b.n	801b03e <__hexnan+0x2e>
 801b08e:	2929      	cmp	r1, #41	; 0x29
 801b090:	d156      	bne.n	801b140 <__hexnan+0x130>
 801b092:	3202      	adds	r2, #2
 801b094:	f8ca 2000 	str.w	r2, [sl]
 801b098:	f1bb 0f00 	cmp.w	fp, #0
 801b09c:	d050      	beq.n	801b140 <__hexnan+0x130>
 801b09e:	454c      	cmp	r4, r9
 801b0a0:	d206      	bcs.n	801b0b0 <__hexnan+0xa0>
 801b0a2:	2d07      	cmp	r5, #7
 801b0a4:	dc04      	bgt.n	801b0b0 <__hexnan+0xa0>
 801b0a6:	462a      	mov	r2, r5
 801b0a8:	4649      	mov	r1, r9
 801b0aa:	4620      	mov	r0, r4
 801b0ac:	f7ff ff8a 	bl	801afc4 <L_shift>
 801b0b0:	4544      	cmp	r4, r8
 801b0b2:	d934      	bls.n	801b11e <__hexnan+0x10e>
 801b0b4:	f1a8 0204 	sub.w	r2, r8, #4
 801b0b8:	4623      	mov	r3, r4
 801b0ba:	f853 1b04 	ldr.w	r1, [r3], #4
 801b0be:	f842 1f04 	str.w	r1, [r2, #4]!
 801b0c2:	429f      	cmp	r7, r3
 801b0c4:	d2f9      	bcs.n	801b0ba <__hexnan+0xaa>
 801b0c6:	1b3b      	subs	r3, r7, r4
 801b0c8:	f023 0303 	bic.w	r3, r3, #3
 801b0cc:	3304      	adds	r3, #4
 801b0ce:	3401      	adds	r4, #1
 801b0d0:	3e03      	subs	r6, #3
 801b0d2:	42b4      	cmp	r4, r6
 801b0d4:	bf88      	it	hi
 801b0d6:	2304      	movhi	r3, #4
 801b0d8:	4443      	add	r3, r8
 801b0da:	2200      	movs	r2, #0
 801b0dc:	f843 2b04 	str.w	r2, [r3], #4
 801b0e0:	429f      	cmp	r7, r3
 801b0e2:	d2fb      	bcs.n	801b0dc <__hexnan+0xcc>
 801b0e4:	683b      	ldr	r3, [r7, #0]
 801b0e6:	b91b      	cbnz	r3, 801b0f0 <__hexnan+0xe0>
 801b0e8:	4547      	cmp	r7, r8
 801b0ea:	d127      	bne.n	801b13c <__hexnan+0x12c>
 801b0ec:	2301      	movs	r3, #1
 801b0ee:	603b      	str	r3, [r7, #0]
 801b0f0:	2005      	movs	r0, #5
 801b0f2:	e026      	b.n	801b142 <__hexnan+0x132>
 801b0f4:	3501      	adds	r5, #1
 801b0f6:	2d08      	cmp	r5, #8
 801b0f8:	f10b 0b01 	add.w	fp, fp, #1
 801b0fc:	dd06      	ble.n	801b10c <__hexnan+0xfc>
 801b0fe:	4544      	cmp	r4, r8
 801b100:	d9c3      	bls.n	801b08a <__hexnan+0x7a>
 801b102:	2300      	movs	r3, #0
 801b104:	f844 3c04 	str.w	r3, [r4, #-4]
 801b108:	2501      	movs	r5, #1
 801b10a:	3c04      	subs	r4, #4
 801b10c:	6822      	ldr	r2, [r4, #0]
 801b10e:	f000 000f 	and.w	r0, r0, #15
 801b112:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 801b116:	6022      	str	r2, [r4, #0]
 801b118:	e7b7      	b.n	801b08a <__hexnan+0x7a>
 801b11a:	2508      	movs	r5, #8
 801b11c:	e7b5      	b.n	801b08a <__hexnan+0x7a>
 801b11e:	9b01      	ldr	r3, [sp, #4]
 801b120:	2b00      	cmp	r3, #0
 801b122:	d0df      	beq.n	801b0e4 <__hexnan+0xd4>
 801b124:	f04f 32ff 	mov.w	r2, #4294967295
 801b128:	f1c3 0320 	rsb	r3, r3, #32
 801b12c:	fa22 f303 	lsr.w	r3, r2, r3
 801b130:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801b134:	401a      	ands	r2, r3
 801b136:	f846 2c04 	str.w	r2, [r6, #-4]
 801b13a:	e7d3      	b.n	801b0e4 <__hexnan+0xd4>
 801b13c:	3f04      	subs	r7, #4
 801b13e:	e7d1      	b.n	801b0e4 <__hexnan+0xd4>
 801b140:	2004      	movs	r0, #4
 801b142:	b007      	add	sp, #28
 801b144:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801b148 <_localeconv_r>:
 801b148:	4800      	ldr	r0, [pc, #0]	; (801b14c <_localeconv_r+0x4>)
 801b14a:	4770      	bx	lr
 801b14c:	200001b0 	.word	0x200001b0

0801b150 <__retarget_lock_init_recursive>:
 801b150:	4770      	bx	lr

0801b152 <__retarget_lock_acquire_recursive>:
 801b152:	4770      	bx	lr

0801b154 <__retarget_lock_release_recursive>:
 801b154:	4770      	bx	lr

0801b156 <__swhatbuf_r>:
 801b156:	b570      	push	{r4, r5, r6, lr}
 801b158:	460e      	mov	r6, r1
 801b15a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b15e:	2900      	cmp	r1, #0
 801b160:	b096      	sub	sp, #88	; 0x58
 801b162:	4614      	mov	r4, r2
 801b164:	461d      	mov	r5, r3
 801b166:	da08      	bge.n	801b17a <__swhatbuf_r+0x24>
 801b168:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 801b16c:	2200      	movs	r2, #0
 801b16e:	602a      	str	r2, [r5, #0]
 801b170:	061a      	lsls	r2, r3, #24
 801b172:	d410      	bmi.n	801b196 <__swhatbuf_r+0x40>
 801b174:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801b178:	e00e      	b.n	801b198 <__swhatbuf_r+0x42>
 801b17a:	466a      	mov	r2, sp
 801b17c:	f000 ffbe 	bl	801c0fc <_fstat_r>
 801b180:	2800      	cmp	r0, #0
 801b182:	dbf1      	blt.n	801b168 <__swhatbuf_r+0x12>
 801b184:	9a01      	ldr	r2, [sp, #4]
 801b186:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801b18a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801b18e:	425a      	negs	r2, r3
 801b190:	415a      	adcs	r2, r3
 801b192:	602a      	str	r2, [r5, #0]
 801b194:	e7ee      	b.n	801b174 <__swhatbuf_r+0x1e>
 801b196:	2340      	movs	r3, #64	; 0x40
 801b198:	2000      	movs	r0, #0
 801b19a:	6023      	str	r3, [r4, #0]
 801b19c:	b016      	add	sp, #88	; 0x58
 801b19e:	bd70      	pop	{r4, r5, r6, pc}

0801b1a0 <__smakebuf_r>:
 801b1a0:	898b      	ldrh	r3, [r1, #12]
 801b1a2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801b1a4:	079d      	lsls	r5, r3, #30
 801b1a6:	4606      	mov	r6, r0
 801b1a8:	460c      	mov	r4, r1
 801b1aa:	d507      	bpl.n	801b1bc <__smakebuf_r+0x1c>
 801b1ac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801b1b0:	6023      	str	r3, [r4, #0]
 801b1b2:	6123      	str	r3, [r4, #16]
 801b1b4:	2301      	movs	r3, #1
 801b1b6:	6163      	str	r3, [r4, #20]
 801b1b8:	b002      	add	sp, #8
 801b1ba:	bd70      	pop	{r4, r5, r6, pc}
 801b1bc:	ab01      	add	r3, sp, #4
 801b1be:	466a      	mov	r2, sp
 801b1c0:	f7ff ffc9 	bl	801b156 <__swhatbuf_r>
 801b1c4:	9900      	ldr	r1, [sp, #0]
 801b1c6:	4605      	mov	r5, r0
 801b1c8:	4630      	mov	r0, r6
 801b1ca:	f7fc fb47 	bl	801785c <_malloc_r>
 801b1ce:	b948      	cbnz	r0, 801b1e4 <__smakebuf_r+0x44>
 801b1d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b1d4:	059a      	lsls	r2, r3, #22
 801b1d6:	d4ef      	bmi.n	801b1b8 <__smakebuf_r+0x18>
 801b1d8:	f023 0303 	bic.w	r3, r3, #3
 801b1dc:	f043 0302 	orr.w	r3, r3, #2
 801b1e0:	81a3      	strh	r3, [r4, #12]
 801b1e2:	e7e3      	b.n	801b1ac <__smakebuf_r+0xc>
 801b1e4:	4b0d      	ldr	r3, [pc, #52]	; (801b21c <__smakebuf_r+0x7c>)
 801b1e6:	62b3      	str	r3, [r6, #40]	; 0x28
 801b1e8:	89a3      	ldrh	r3, [r4, #12]
 801b1ea:	6020      	str	r0, [r4, #0]
 801b1ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801b1f0:	81a3      	strh	r3, [r4, #12]
 801b1f2:	9b00      	ldr	r3, [sp, #0]
 801b1f4:	6163      	str	r3, [r4, #20]
 801b1f6:	9b01      	ldr	r3, [sp, #4]
 801b1f8:	6120      	str	r0, [r4, #16]
 801b1fa:	b15b      	cbz	r3, 801b214 <__smakebuf_r+0x74>
 801b1fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801b200:	4630      	mov	r0, r6
 801b202:	f000 ff8d 	bl	801c120 <_isatty_r>
 801b206:	b128      	cbz	r0, 801b214 <__smakebuf_r+0x74>
 801b208:	89a3      	ldrh	r3, [r4, #12]
 801b20a:	f023 0303 	bic.w	r3, r3, #3
 801b20e:	f043 0301 	orr.w	r3, r3, #1
 801b212:	81a3      	strh	r3, [r4, #12]
 801b214:	89a0      	ldrh	r0, [r4, #12]
 801b216:	4305      	orrs	r5, r0
 801b218:	81a5      	strh	r5, [r4, #12]
 801b21a:	e7cd      	b.n	801b1b8 <__smakebuf_r+0x18>
 801b21c:	0801a8c9 	.word	0x0801a8c9

0801b220 <__ascii_mbtowc>:
 801b220:	b082      	sub	sp, #8
 801b222:	b901      	cbnz	r1, 801b226 <__ascii_mbtowc+0x6>
 801b224:	a901      	add	r1, sp, #4
 801b226:	b142      	cbz	r2, 801b23a <__ascii_mbtowc+0x1a>
 801b228:	b14b      	cbz	r3, 801b23e <__ascii_mbtowc+0x1e>
 801b22a:	7813      	ldrb	r3, [r2, #0]
 801b22c:	600b      	str	r3, [r1, #0]
 801b22e:	7812      	ldrb	r2, [r2, #0]
 801b230:	1e10      	subs	r0, r2, #0
 801b232:	bf18      	it	ne
 801b234:	2001      	movne	r0, #1
 801b236:	b002      	add	sp, #8
 801b238:	4770      	bx	lr
 801b23a:	4610      	mov	r0, r2
 801b23c:	e7fb      	b.n	801b236 <__ascii_mbtowc+0x16>
 801b23e:	f06f 0001 	mvn.w	r0, #1
 801b242:	e7f8      	b.n	801b236 <__ascii_mbtowc+0x16>

0801b244 <memmove>:
 801b244:	4288      	cmp	r0, r1
 801b246:	b510      	push	{r4, lr}
 801b248:	eb01 0402 	add.w	r4, r1, r2
 801b24c:	d902      	bls.n	801b254 <memmove+0x10>
 801b24e:	4284      	cmp	r4, r0
 801b250:	4623      	mov	r3, r4
 801b252:	d807      	bhi.n	801b264 <memmove+0x20>
 801b254:	1e43      	subs	r3, r0, #1
 801b256:	42a1      	cmp	r1, r4
 801b258:	d008      	beq.n	801b26c <memmove+0x28>
 801b25a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801b25e:	f803 2f01 	strb.w	r2, [r3, #1]!
 801b262:	e7f8      	b.n	801b256 <memmove+0x12>
 801b264:	4402      	add	r2, r0
 801b266:	4601      	mov	r1, r0
 801b268:	428a      	cmp	r2, r1
 801b26a:	d100      	bne.n	801b26e <memmove+0x2a>
 801b26c:	bd10      	pop	{r4, pc}
 801b26e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801b272:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801b276:	e7f7      	b.n	801b268 <memmove+0x24>

0801b278 <__malloc_lock>:
 801b278:	4801      	ldr	r0, [pc, #4]	; (801b280 <__malloc_lock+0x8>)
 801b27a:	f7ff bf6a 	b.w	801b152 <__retarget_lock_acquire_recursive>
 801b27e:	bf00      	nop
 801b280:	20005cb0 	.word	0x20005cb0

0801b284 <__malloc_unlock>:
 801b284:	4801      	ldr	r0, [pc, #4]	; (801b28c <__malloc_unlock+0x8>)
 801b286:	f7ff bf65 	b.w	801b154 <__retarget_lock_release_recursive>
 801b28a:	bf00      	nop
 801b28c:	20005cb0 	.word	0x20005cb0

0801b290 <_Balloc>:
 801b290:	b570      	push	{r4, r5, r6, lr}
 801b292:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801b294:	4604      	mov	r4, r0
 801b296:	460d      	mov	r5, r1
 801b298:	b976      	cbnz	r6, 801b2b8 <_Balloc+0x28>
 801b29a:	2010      	movs	r0, #16
 801b29c:	f7fc fa3c 	bl	8017718 <malloc>
 801b2a0:	4602      	mov	r2, r0
 801b2a2:	6260      	str	r0, [r4, #36]	; 0x24
 801b2a4:	b920      	cbnz	r0, 801b2b0 <_Balloc+0x20>
 801b2a6:	4b18      	ldr	r3, [pc, #96]	; (801b308 <_Balloc+0x78>)
 801b2a8:	4818      	ldr	r0, [pc, #96]	; (801b30c <_Balloc+0x7c>)
 801b2aa:	2166      	movs	r1, #102	; 0x66
 801b2ac:	f7fc f9da 	bl	8017664 <__assert_func>
 801b2b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801b2b4:	6006      	str	r6, [r0, #0]
 801b2b6:	60c6      	str	r6, [r0, #12]
 801b2b8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801b2ba:	68f3      	ldr	r3, [r6, #12]
 801b2bc:	b183      	cbz	r3, 801b2e0 <_Balloc+0x50>
 801b2be:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801b2c0:	68db      	ldr	r3, [r3, #12]
 801b2c2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801b2c6:	b9b8      	cbnz	r0, 801b2f8 <_Balloc+0x68>
 801b2c8:	2101      	movs	r1, #1
 801b2ca:	fa01 f605 	lsl.w	r6, r1, r5
 801b2ce:	1d72      	adds	r2, r6, #5
 801b2d0:	0092      	lsls	r2, r2, #2
 801b2d2:	4620      	mov	r0, r4
 801b2d4:	f000 fc9d 	bl	801bc12 <_calloc_r>
 801b2d8:	b160      	cbz	r0, 801b2f4 <_Balloc+0x64>
 801b2da:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801b2de:	e00e      	b.n	801b2fe <_Balloc+0x6e>
 801b2e0:	2221      	movs	r2, #33	; 0x21
 801b2e2:	2104      	movs	r1, #4
 801b2e4:	4620      	mov	r0, r4
 801b2e6:	f000 fc94 	bl	801bc12 <_calloc_r>
 801b2ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801b2ec:	60f0      	str	r0, [r6, #12]
 801b2ee:	68db      	ldr	r3, [r3, #12]
 801b2f0:	2b00      	cmp	r3, #0
 801b2f2:	d1e4      	bne.n	801b2be <_Balloc+0x2e>
 801b2f4:	2000      	movs	r0, #0
 801b2f6:	bd70      	pop	{r4, r5, r6, pc}
 801b2f8:	6802      	ldr	r2, [r0, #0]
 801b2fa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801b2fe:	2300      	movs	r3, #0
 801b300:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801b304:	e7f7      	b.n	801b2f6 <_Balloc+0x66>
 801b306:	bf00      	nop
 801b308:	0804810e 	.word	0x0804810e
 801b30c:	08048270 	.word	0x08048270

0801b310 <_Bfree>:
 801b310:	b570      	push	{r4, r5, r6, lr}
 801b312:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801b314:	4605      	mov	r5, r0
 801b316:	460c      	mov	r4, r1
 801b318:	b976      	cbnz	r6, 801b338 <_Bfree+0x28>
 801b31a:	2010      	movs	r0, #16
 801b31c:	f7fc f9fc 	bl	8017718 <malloc>
 801b320:	4602      	mov	r2, r0
 801b322:	6268      	str	r0, [r5, #36]	; 0x24
 801b324:	b920      	cbnz	r0, 801b330 <_Bfree+0x20>
 801b326:	4b09      	ldr	r3, [pc, #36]	; (801b34c <_Bfree+0x3c>)
 801b328:	4809      	ldr	r0, [pc, #36]	; (801b350 <_Bfree+0x40>)
 801b32a:	218a      	movs	r1, #138	; 0x8a
 801b32c:	f7fc f99a 	bl	8017664 <__assert_func>
 801b330:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801b334:	6006      	str	r6, [r0, #0]
 801b336:	60c6      	str	r6, [r0, #12]
 801b338:	b13c      	cbz	r4, 801b34a <_Bfree+0x3a>
 801b33a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 801b33c:	6862      	ldr	r2, [r4, #4]
 801b33e:	68db      	ldr	r3, [r3, #12]
 801b340:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801b344:	6021      	str	r1, [r4, #0]
 801b346:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801b34a:	bd70      	pop	{r4, r5, r6, pc}
 801b34c:	0804810e 	.word	0x0804810e
 801b350:	08048270 	.word	0x08048270

0801b354 <__multadd>:
 801b354:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b358:	690d      	ldr	r5, [r1, #16]
 801b35a:	4607      	mov	r7, r0
 801b35c:	460c      	mov	r4, r1
 801b35e:	461e      	mov	r6, r3
 801b360:	f101 0c14 	add.w	ip, r1, #20
 801b364:	2000      	movs	r0, #0
 801b366:	f8dc 3000 	ldr.w	r3, [ip]
 801b36a:	b299      	uxth	r1, r3
 801b36c:	fb02 6101 	mla	r1, r2, r1, r6
 801b370:	0c1e      	lsrs	r6, r3, #16
 801b372:	0c0b      	lsrs	r3, r1, #16
 801b374:	fb02 3306 	mla	r3, r2, r6, r3
 801b378:	b289      	uxth	r1, r1
 801b37a:	3001      	adds	r0, #1
 801b37c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801b380:	4285      	cmp	r5, r0
 801b382:	f84c 1b04 	str.w	r1, [ip], #4
 801b386:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801b38a:	dcec      	bgt.n	801b366 <__multadd+0x12>
 801b38c:	b30e      	cbz	r6, 801b3d2 <__multadd+0x7e>
 801b38e:	68a3      	ldr	r3, [r4, #8]
 801b390:	42ab      	cmp	r3, r5
 801b392:	dc19      	bgt.n	801b3c8 <__multadd+0x74>
 801b394:	6861      	ldr	r1, [r4, #4]
 801b396:	4638      	mov	r0, r7
 801b398:	3101      	adds	r1, #1
 801b39a:	f7ff ff79 	bl	801b290 <_Balloc>
 801b39e:	4680      	mov	r8, r0
 801b3a0:	b928      	cbnz	r0, 801b3ae <__multadd+0x5a>
 801b3a2:	4602      	mov	r2, r0
 801b3a4:	4b0c      	ldr	r3, [pc, #48]	; (801b3d8 <__multadd+0x84>)
 801b3a6:	480d      	ldr	r0, [pc, #52]	; (801b3dc <__multadd+0x88>)
 801b3a8:	21b5      	movs	r1, #181	; 0xb5
 801b3aa:	f7fc f95b 	bl	8017664 <__assert_func>
 801b3ae:	6922      	ldr	r2, [r4, #16]
 801b3b0:	3202      	adds	r2, #2
 801b3b2:	f104 010c 	add.w	r1, r4, #12
 801b3b6:	0092      	lsls	r2, r2, #2
 801b3b8:	300c      	adds	r0, #12
 801b3ba:	f7fc f9cd 	bl	8017758 <memcpy>
 801b3be:	4621      	mov	r1, r4
 801b3c0:	4638      	mov	r0, r7
 801b3c2:	f7ff ffa5 	bl	801b310 <_Bfree>
 801b3c6:	4644      	mov	r4, r8
 801b3c8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801b3cc:	3501      	adds	r5, #1
 801b3ce:	615e      	str	r6, [r3, #20]
 801b3d0:	6125      	str	r5, [r4, #16]
 801b3d2:	4620      	mov	r0, r4
 801b3d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b3d8:	08048180 	.word	0x08048180
 801b3dc:	08048270 	.word	0x08048270

0801b3e0 <__s2b>:
 801b3e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b3e4:	460c      	mov	r4, r1
 801b3e6:	4615      	mov	r5, r2
 801b3e8:	461f      	mov	r7, r3
 801b3ea:	2209      	movs	r2, #9
 801b3ec:	3308      	adds	r3, #8
 801b3ee:	4606      	mov	r6, r0
 801b3f0:	fb93 f3f2 	sdiv	r3, r3, r2
 801b3f4:	2100      	movs	r1, #0
 801b3f6:	2201      	movs	r2, #1
 801b3f8:	429a      	cmp	r2, r3
 801b3fa:	db09      	blt.n	801b410 <__s2b+0x30>
 801b3fc:	4630      	mov	r0, r6
 801b3fe:	f7ff ff47 	bl	801b290 <_Balloc>
 801b402:	b940      	cbnz	r0, 801b416 <__s2b+0x36>
 801b404:	4602      	mov	r2, r0
 801b406:	4b19      	ldr	r3, [pc, #100]	; (801b46c <__s2b+0x8c>)
 801b408:	4819      	ldr	r0, [pc, #100]	; (801b470 <__s2b+0x90>)
 801b40a:	21ce      	movs	r1, #206	; 0xce
 801b40c:	f7fc f92a 	bl	8017664 <__assert_func>
 801b410:	0052      	lsls	r2, r2, #1
 801b412:	3101      	adds	r1, #1
 801b414:	e7f0      	b.n	801b3f8 <__s2b+0x18>
 801b416:	9b08      	ldr	r3, [sp, #32]
 801b418:	6143      	str	r3, [r0, #20]
 801b41a:	2d09      	cmp	r5, #9
 801b41c:	f04f 0301 	mov.w	r3, #1
 801b420:	6103      	str	r3, [r0, #16]
 801b422:	dd16      	ble.n	801b452 <__s2b+0x72>
 801b424:	f104 0909 	add.w	r9, r4, #9
 801b428:	46c8      	mov	r8, r9
 801b42a:	442c      	add	r4, r5
 801b42c:	f818 3b01 	ldrb.w	r3, [r8], #1
 801b430:	4601      	mov	r1, r0
 801b432:	3b30      	subs	r3, #48	; 0x30
 801b434:	220a      	movs	r2, #10
 801b436:	4630      	mov	r0, r6
 801b438:	f7ff ff8c 	bl	801b354 <__multadd>
 801b43c:	45a0      	cmp	r8, r4
 801b43e:	d1f5      	bne.n	801b42c <__s2b+0x4c>
 801b440:	f1a5 0408 	sub.w	r4, r5, #8
 801b444:	444c      	add	r4, r9
 801b446:	1b2d      	subs	r5, r5, r4
 801b448:	1963      	adds	r3, r4, r5
 801b44a:	42bb      	cmp	r3, r7
 801b44c:	db04      	blt.n	801b458 <__s2b+0x78>
 801b44e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b452:	340a      	adds	r4, #10
 801b454:	2509      	movs	r5, #9
 801b456:	e7f6      	b.n	801b446 <__s2b+0x66>
 801b458:	f814 3b01 	ldrb.w	r3, [r4], #1
 801b45c:	4601      	mov	r1, r0
 801b45e:	3b30      	subs	r3, #48	; 0x30
 801b460:	220a      	movs	r2, #10
 801b462:	4630      	mov	r0, r6
 801b464:	f7ff ff76 	bl	801b354 <__multadd>
 801b468:	e7ee      	b.n	801b448 <__s2b+0x68>
 801b46a:	bf00      	nop
 801b46c:	08048180 	.word	0x08048180
 801b470:	08048270 	.word	0x08048270

0801b474 <__hi0bits>:
 801b474:	0c03      	lsrs	r3, r0, #16
 801b476:	041b      	lsls	r3, r3, #16
 801b478:	b9d3      	cbnz	r3, 801b4b0 <__hi0bits+0x3c>
 801b47a:	0400      	lsls	r0, r0, #16
 801b47c:	2310      	movs	r3, #16
 801b47e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801b482:	bf04      	itt	eq
 801b484:	0200      	lsleq	r0, r0, #8
 801b486:	3308      	addeq	r3, #8
 801b488:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 801b48c:	bf04      	itt	eq
 801b48e:	0100      	lsleq	r0, r0, #4
 801b490:	3304      	addeq	r3, #4
 801b492:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801b496:	bf04      	itt	eq
 801b498:	0080      	lsleq	r0, r0, #2
 801b49a:	3302      	addeq	r3, #2
 801b49c:	2800      	cmp	r0, #0
 801b49e:	db05      	blt.n	801b4ac <__hi0bits+0x38>
 801b4a0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801b4a4:	f103 0301 	add.w	r3, r3, #1
 801b4a8:	bf08      	it	eq
 801b4aa:	2320      	moveq	r3, #32
 801b4ac:	4618      	mov	r0, r3
 801b4ae:	4770      	bx	lr
 801b4b0:	2300      	movs	r3, #0
 801b4b2:	e7e4      	b.n	801b47e <__hi0bits+0xa>

0801b4b4 <__lo0bits>:
 801b4b4:	6803      	ldr	r3, [r0, #0]
 801b4b6:	f013 0207 	ands.w	r2, r3, #7
 801b4ba:	4601      	mov	r1, r0
 801b4bc:	d00b      	beq.n	801b4d6 <__lo0bits+0x22>
 801b4be:	07da      	lsls	r2, r3, #31
 801b4c0:	d423      	bmi.n	801b50a <__lo0bits+0x56>
 801b4c2:	0798      	lsls	r0, r3, #30
 801b4c4:	bf49      	itett	mi
 801b4c6:	085b      	lsrmi	r3, r3, #1
 801b4c8:	089b      	lsrpl	r3, r3, #2
 801b4ca:	2001      	movmi	r0, #1
 801b4cc:	600b      	strmi	r3, [r1, #0]
 801b4ce:	bf5c      	itt	pl
 801b4d0:	600b      	strpl	r3, [r1, #0]
 801b4d2:	2002      	movpl	r0, #2
 801b4d4:	4770      	bx	lr
 801b4d6:	b298      	uxth	r0, r3
 801b4d8:	b9a8      	cbnz	r0, 801b506 <__lo0bits+0x52>
 801b4da:	0c1b      	lsrs	r3, r3, #16
 801b4dc:	2010      	movs	r0, #16
 801b4de:	b2da      	uxtb	r2, r3
 801b4e0:	b90a      	cbnz	r2, 801b4e6 <__lo0bits+0x32>
 801b4e2:	3008      	adds	r0, #8
 801b4e4:	0a1b      	lsrs	r3, r3, #8
 801b4e6:	071a      	lsls	r2, r3, #28
 801b4e8:	bf04      	itt	eq
 801b4ea:	091b      	lsreq	r3, r3, #4
 801b4ec:	3004      	addeq	r0, #4
 801b4ee:	079a      	lsls	r2, r3, #30
 801b4f0:	bf04      	itt	eq
 801b4f2:	089b      	lsreq	r3, r3, #2
 801b4f4:	3002      	addeq	r0, #2
 801b4f6:	07da      	lsls	r2, r3, #31
 801b4f8:	d403      	bmi.n	801b502 <__lo0bits+0x4e>
 801b4fa:	085b      	lsrs	r3, r3, #1
 801b4fc:	f100 0001 	add.w	r0, r0, #1
 801b500:	d005      	beq.n	801b50e <__lo0bits+0x5a>
 801b502:	600b      	str	r3, [r1, #0]
 801b504:	4770      	bx	lr
 801b506:	4610      	mov	r0, r2
 801b508:	e7e9      	b.n	801b4de <__lo0bits+0x2a>
 801b50a:	2000      	movs	r0, #0
 801b50c:	4770      	bx	lr
 801b50e:	2020      	movs	r0, #32
 801b510:	4770      	bx	lr
	...

0801b514 <__i2b>:
 801b514:	b510      	push	{r4, lr}
 801b516:	460c      	mov	r4, r1
 801b518:	2101      	movs	r1, #1
 801b51a:	f7ff feb9 	bl	801b290 <_Balloc>
 801b51e:	4602      	mov	r2, r0
 801b520:	b928      	cbnz	r0, 801b52e <__i2b+0x1a>
 801b522:	4b05      	ldr	r3, [pc, #20]	; (801b538 <__i2b+0x24>)
 801b524:	4805      	ldr	r0, [pc, #20]	; (801b53c <__i2b+0x28>)
 801b526:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801b52a:	f7fc f89b 	bl	8017664 <__assert_func>
 801b52e:	2301      	movs	r3, #1
 801b530:	6144      	str	r4, [r0, #20]
 801b532:	6103      	str	r3, [r0, #16]
 801b534:	bd10      	pop	{r4, pc}
 801b536:	bf00      	nop
 801b538:	08048180 	.word	0x08048180
 801b53c:	08048270 	.word	0x08048270

0801b540 <__multiply>:
 801b540:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b544:	4691      	mov	r9, r2
 801b546:	690a      	ldr	r2, [r1, #16]
 801b548:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801b54c:	429a      	cmp	r2, r3
 801b54e:	bfb8      	it	lt
 801b550:	460b      	movlt	r3, r1
 801b552:	460c      	mov	r4, r1
 801b554:	bfbc      	itt	lt
 801b556:	464c      	movlt	r4, r9
 801b558:	4699      	movlt	r9, r3
 801b55a:	6927      	ldr	r7, [r4, #16]
 801b55c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801b560:	68a3      	ldr	r3, [r4, #8]
 801b562:	6861      	ldr	r1, [r4, #4]
 801b564:	eb07 060a 	add.w	r6, r7, sl
 801b568:	42b3      	cmp	r3, r6
 801b56a:	b085      	sub	sp, #20
 801b56c:	bfb8      	it	lt
 801b56e:	3101      	addlt	r1, #1
 801b570:	f7ff fe8e 	bl	801b290 <_Balloc>
 801b574:	b930      	cbnz	r0, 801b584 <__multiply+0x44>
 801b576:	4602      	mov	r2, r0
 801b578:	4b44      	ldr	r3, [pc, #272]	; (801b68c <__multiply+0x14c>)
 801b57a:	4845      	ldr	r0, [pc, #276]	; (801b690 <__multiply+0x150>)
 801b57c:	f240 115d 	movw	r1, #349	; 0x15d
 801b580:	f7fc f870 	bl	8017664 <__assert_func>
 801b584:	f100 0514 	add.w	r5, r0, #20
 801b588:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801b58c:	462b      	mov	r3, r5
 801b58e:	2200      	movs	r2, #0
 801b590:	4543      	cmp	r3, r8
 801b592:	d321      	bcc.n	801b5d8 <__multiply+0x98>
 801b594:	f104 0314 	add.w	r3, r4, #20
 801b598:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 801b59c:	f109 0314 	add.w	r3, r9, #20
 801b5a0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 801b5a4:	9202      	str	r2, [sp, #8]
 801b5a6:	1b3a      	subs	r2, r7, r4
 801b5a8:	3a15      	subs	r2, #21
 801b5aa:	f022 0203 	bic.w	r2, r2, #3
 801b5ae:	3204      	adds	r2, #4
 801b5b0:	f104 0115 	add.w	r1, r4, #21
 801b5b4:	428f      	cmp	r7, r1
 801b5b6:	bf38      	it	cc
 801b5b8:	2204      	movcc	r2, #4
 801b5ba:	9201      	str	r2, [sp, #4]
 801b5bc:	9a02      	ldr	r2, [sp, #8]
 801b5be:	9303      	str	r3, [sp, #12]
 801b5c0:	429a      	cmp	r2, r3
 801b5c2:	d80c      	bhi.n	801b5de <__multiply+0x9e>
 801b5c4:	2e00      	cmp	r6, #0
 801b5c6:	dd03      	ble.n	801b5d0 <__multiply+0x90>
 801b5c8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801b5cc:	2b00      	cmp	r3, #0
 801b5ce:	d05a      	beq.n	801b686 <__multiply+0x146>
 801b5d0:	6106      	str	r6, [r0, #16]
 801b5d2:	b005      	add	sp, #20
 801b5d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b5d8:	f843 2b04 	str.w	r2, [r3], #4
 801b5dc:	e7d8      	b.n	801b590 <__multiply+0x50>
 801b5de:	f8b3 a000 	ldrh.w	sl, [r3]
 801b5e2:	f1ba 0f00 	cmp.w	sl, #0
 801b5e6:	d024      	beq.n	801b632 <__multiply+0xf2>
 801b5e8:	f104 0e14 	add.w	lr, r4, #20
 801b5ec:	46a9      	mov	r9, r5
 801b5ee:	f04f 0c00 	mov.w	ip, #0
 801b5f2:	f85e 2b04 	ldr.w	r2, [lr], #4
 801b5f6:	f8d9 1000 	ldr.w	r1, [r9]
 801b5fa:	fa1f fb82 	uxth.w	fp, r2
 801b5fe:	b289      	uxth	r1, r1
 801b600:	fb0a 110b 	mla	r1, sl, fp, r1
 801b604:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 801b608:	f8d9 2000 	ldr.w	r2, [r9]
 801b60c:	4461      	add	r1, ip
 801b60e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801b612:	fb0a c20b 	mla	r2, sl, fp, ip
 801b616:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801b61a:	b289      	uxth	r1, r1
 801b61c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 801b620:	4577      	cmp	r7, lr
 801b622:	f849 1b04 	str.w	r1, [r9], #4
 801b626:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801b62a:	d8e2      	bhi.n	801b5f2 <__multiply+0xb2>
 801b62c:	9a01      	ldr	r2, [sp, #4]
 801b62e:	f845 c002 	str.w	ip, [r5, r2]
 801b632:	9a03      	ldr	r2, [sp, #12]
 801b634:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801b638:	3304      	adds	r3, #4
 801b63a:	f1b9 0f00 	cmp.w	r9, #0
 801b63e:	d020      	beq.n	801b682 <__multiply+0x142>
 801b640:	6829      	ldr	r1, [r5, #0]
 801b642:	f104 0c14 	add.w	ip, r4, #20
 801b646:	46ae      	mov	lr, r5
 801b648:	f04f 0a00 	mov.w	sl, #0
 801b64c:	f8bc b000 	ldrh.w	fp, [ip]
 801b650:	f8be 2002 	ldrh.w	r2, [lr, #2]
 801b654:	fb09 220b 	mla	r2, r9, fp, r2
 801b658:	4492      	add	sl, r2
 801b65a:	b289      	uxth	r1, r1
 801b65c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 801b660:	f84e 1b04 	str.w	r1, [lr], #4
 801b664:	f85c 2b04 	ldr.w	r2, [ip], #4
 801b668:	f8be 1000 	ldrh.w	r1, [lr]
 801b66c:	0c12      	lsrs	r2, r2, #16
 801b66e:	fb09 1102 	mla	r1, r9, r2, r1
 801b672:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 801b676:	4567      	cmp	r7, ip
 801b678:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801b67c:	d8e6      	bhi.n	801b64c <__multiply+0x10c>
 801b67e:	9a01      	ldr	r2, [sp, #4]
 801b680:	50a9      	str	r1, [r5, r2]
 801b682:	3504      	adds	r5, #4
 801b684:	e79a      	b.n	801b5bc <__multiply+0x7c>
 801b686:	3e01      	subs	r6, #1
 801b688:	e79c      	b.n	801b5c4 <__multiply+0x84>
 801b68a:	bf00      	nop
 801b68c:	08048180 	.word	0x08048180
 801b690:	08048270 	.word	0x08048270

0801b694 <__pow5mult>:
 801b694:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b698:	4615      	mov	r5, r2
 801b69a:	f012 0203 	ands.w	r2, r2, #3
 801b69e:	4606      	mov	r6, r0
 801b6a0:	460f      	mov	r7, r1
 801b6a2:	d007      	beq.n	801b6b4 <__pow5mult+0x20>
 801b6a4:	4c25      	ldr	r4, [pc, #148]	; (801b73c <__pow5mult+0xa8>)
 801b6a6:	3a01      	subs	r2, #1
 801b6a8:	2300      	movs	r3, #0
 801b6aa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801b6ae:	f7ff fe51 	bl	801b354 <__multadd>
 801b6b2:	4607      	mov	r7, r0
 801b6b4:	10ad      	asrs	r5, r5, #2
 801b6b6:	d03d      	beq.n	801b734 <__pow5mult+0xa0>
 801b6b8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801b6ba:	b97c      	cbnz	r4, 801b6dc <__pow5mult+0x48>
 801b6bc:	2010      	movs	r0, #16
 801b6be:	f7fc f82b 	bl	8017718 <malloc>
 801b6c2:	4602      	mov	r2, r0
 801b6c4:	6270      	str	r0, [r6, #36]	; 0x24
 801b6c6:	b928      	cbnz	r0, 801b6d4 <__pow5mult+0x40>
 801b6c8:	4b1d      	ldr	r3, [pc, #116]	; (801b740 <__pow5mult+0xac>)
 801b6ca:	481e      	ldr	r0, [pc, #120]	; (801b744 <__pow5mult+0xb0>)
 801b6cc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 801b6d0:	f7fb ffc8 	bl	8017664 <__assert_func>
 801b6d4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801b6d8:	6004      	str	r4, [r0, #0]
 801b6da:	60c4      	str	r4, [r0, #12]
 801b6dc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801b6e0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801b6e4:	b94c      	cbnz	r4, 801b6fa <__pow5mult+0x66>
 801b6e6:	f240 2171 	movw	r1, #625	; 0x271
 801b6ea:	4630      	mov	r0, r6
 801b6ec:	f7ff ff12 	bl	801b514 <__i2b>
 801b6f0:	2300      	movs	r3, #0
 801b6f2:	f8c8 0008 	str.w	r0, [r8, #8]
 801b6f6:	4604      	mov	r4, r0
 801b6f8:	6003      	str	r3, [r0, #0]
 801b6fa:	f04f 0900 	mov.w	r9, #0
 801b6fe:	07eb      	lsls	r3, r5, #31
 801b700:	d50a      	bpl.n	801b718 <__pow5mult+0x84>
 801b702:	4639      	mov	r1, r7
 801b704:	4622      	mov	r2, r4
 801b706:	4630      	mov	r0, r6
 801b708:	f7ff ff1a 	bl	801b540 <__multiply>
 801b70c:	4639      	mov	r1, r7
 801b70e:	4680      	mov	r8, r0
 801b710:	4630      	mov	r0, r6
 801b712:	f7ff fdfd 	bl	801b310 <_Bfree>
 801b716:	4647      	mov	r7, r8
 801b718:	106d      	asrs	r5, r5, #1
 801b71a:	d00b      	beq.n	801b734 <__pow5mult+0xa0>
 801b71c:	6820      	ldr	r0, [r4, #0]
 801b71e:	b938      	cbnz	r0, 801b730 <__pow5mult+0x9c>
 801b720:	4622      	mov	r2, r4
 801b722:	4621      	mov	r1, r4
 801b724:	4630      	mov	r0, r6
 801b726:	f7ff ff0b 	bl	801b540 <__multiply>
 801b72a:	6020      	str	r0, [r4, #0]
 801b72c:	f8c0 9000 	str.w	r9, [r0]
 801b730:	4604      	mov	r4, r0
 801b732:	e7e4      	b.n	801b6fe <__pow5mult+0x6a>
 801b734:	4638      	mov	r0, r7
 801b736:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b73a:	bf00      	nop
 801b73c:	080483c0 	.word	0x080483c0
 801b740:	0804810e 	.word	0x0804810e
 801b744:	08048270 	.word	0x08048270

0801b748 <__lshift>:
 801b748:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b74c:	460c      	mov	r4, r1
 801b74e:	6849      	ldr	r1, [r1, #4]
 801b750:	6923      	ldr	r3, [r4, #16]
 801b752:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801b756:	68a3      	ldr	r3, [r4, #8]
 801b758:	4607      	mov	r7, r0
 801b75a:	4691      	mov	r9, r2
 801b75c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801b760:	f108 0601 	add.w	r6, r8, #1
 801b764:	42b3      	cmp	r3, r6
 801b766:	db0b      	blt.n	801b780 <__lshift+0x38>
 801b768:	4638      	mov	r0, r7
 801b76a:	f7ff fd91 	bl	801b290 <_Balloc>
 801b76e:	4605      	mov	r5, r0
 801b770:	b948      	cbnz	r0, 801b786 <__lshift+0x3e>
 801b772:	4602      	mov	r2, r0
 801b774:	4b2a      	ldr	r3, [pc, #168]	; (801b820 <__lshift+0xd8>)
 801b776:	482b      	ldr	r0, [pc, #172]	; (801b824 <__lshift+0xdc>)
 801b778:	f240 11d9 	movw	r1, #473	; 0x1d9
 801b77c:	f7fb ff72 	bl	8017664 <__assert_func>
 801b780:	3101      	adds	r1, #1
 801b782:	005b      	lsls	r3, r3, #1
 801b784:	e7ee      	b.n	801b764 <__lshift+0x1c>
 801b786:	2300      	movs	r3, #0
 801b788:	f100 0114 	add.w	r1, r0, #20
 801b78c:	f100 0210 	add.w	r2, r0, #16
 801b790:	4618      	mov	r0, r3
 801b792:	4553      	cmp	r3, sl
 801b794:	db37      	blt.n	801b806 <__lshift+0xbe>
 801b796:	6920      	ldr	r0, [r4, #16]
 801b798:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801b79c:	f104 0314 	add.w	r3, r4, #20
 801b7a0:	f019 091f 	ands.w	r9, r9, #31
 801b7a4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801b7a8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 801b7ac:	d02f      	beq.n	801b80e <__lshift+0xc6>
 801b7ae:	f1c9 0e20 	rsb	lr, r9, #32
 801b7b2:	468a      	mov	sl, r1
 801b7b4:	f04f 0c00 	mov.w	ip, #0
 801b7b8:	681a      	ldr	r2, [r3, #0]
 801b7ba:	fa02 f209 	lsl.w	r2, r2, r9
 801b7be:	ea42 020c 	orr.w	r2, r2, ip
 801b7c2:	f84a 2b04 	str.w	r2, [sl], #4
 801b7c6:	f853 2b04 	ldr.w	r2, [r3], #4
 801b7ca:	4298      	cmp	r0, r3
 801b7cc:	fa22 fc0e 	lsr.w	ip, r2, lr
 801b7d0:	d8f2      	bhi.n	801b7b8 <__lshift+0x70>
 801b7d2:	1b03      	subs	r3, r0, r4
 801b7d4:	3b15      	subs	r3, #21
 801b7d6:	f023 0303 	bic.w	r3, r3, #3
 801b7da:	3304      	adds	r3, #4
 801b7dc:	f104 0215 	add.w	r2, r4, #21
 801b7e0:	4290      	cmp	r0, r2
 801b7e2:	bf38      	it	cc
 801b7e4:	2304      	movcc	r3, #4
 801b7e6:	f841 c003 	str.w	ip, [r1, r3]
 801b7ea:	f1bc 0f00 	cmp.w	ip, #0
 801b7ee:	d001      	beq.n	801b7f4 <__lshift+0xac>
 801b7f0:	f108 0602 	add.w	r6, r8, #2
 801b7f4:	3e01      	subs	r6, #1
 801b7f6:	4638      	mov	r0, r7
 801b7f8:	612e      	str	r6, [r5, #16]
 801b7fa:	4621      	mov	r1, r4
 801b7fc:	f7ff fd88 	bl	801b310 <_Bfree>
 801b800:	4628      	mov	r0, r5
 801b802:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b806:	f842 0f04 	str.w	r0, [r2, #4]!
 801b80a:	3301      	adds	r3, #1
 801b80c:	e7c1      	b.n	801b792 <__lshift+0x4a>
 801b80e:	3904      	subs	r1, #4
 801b810:	f853 2b04 	ldr.w	r2, [r3], #4
 801b814:	f841 2f04 	str.w	r2, [r1, #4]!
 801b818:	4298      	cmp	r0, r3
 801b81a:	d8f9      	bhi.n	801b810 <__lshift+0xc8>
 801b81c:	e7ea      	b.n	801b7f4 <__lshift+0xac>
 801b81e:	bf00      	nop
 801b820:	08048180 	.word	0x08048180
 801b824:	08048270 	.word	0x08048270

0801b828 <__mcmp>:
 801b828:	b530      	push	{r4, r5, lr}
 801b82a:	6902      	ldr	r2, [r0, #16]
 801b82c:	690c      	ldr	r4, [r1, #16]
 801b82e:	1b12      	subs	r2, r2, r4
 801b830:	d10e      	bne.n	801b850 <__mcmp+0x28>
 801b832:	f100 0314 	add.w	r3, r0, #20
 801b836:	3114      	adds	r1, #20
 801b838:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 801b83c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801b840:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801b844:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801b848:	42a5      	cmp	r5, r4
 801b84a:	d003      	beq.n	801b854 <__mcmp+0x2c>
 801b84c:	d305      	bcc.n	801b85a <__mcmp+0x32>
 801b84e:	2201      	movs	r2, #1
 801b850:	4610      	mov	r0, r2
 801b852:	bd30      	pop	{r4, r5, pc}
 801b854:	4283      	cmp	r3, r0
 801b856:	d3f3      	bcc.n	801b840 <__mcmp+0x18>
 801b858:	e7fa      	b.n	801b850 <__mcmp+0x28>
 801b85a:	f04f 32ff 	mov.w	r2, #4294967295
 801b85e:	e7f7      	b.n	801b850 <__mcmp+0x28>

0801b860 <__mdiff>:
 801b860:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b864:	460c      	mov	r4, r1
 801b866:	4606      	mov	r6, r0
 801b868:	4611      	mov	r1, r2
 801b86a:	4620      	mov	r0, r4
 801b86c:	4690      	mov	r8, r2
 801b86e:	f7ff ffdb 	bl	801b828 <__mcmp>
 801b872:	1e05      	subs	r5, r0, #0
 801b874:	d110      	bne.n	801b898 <__mdiff+0x38>
 801b876:	4629      	mov	r1, r5
 801b878:	4630      	mov	r0, r6
 801b87a:	f7ff fd09 	bl	801b290 <_Balloc>
 801b87e:	b930      	cbnz	r0, 801b88e <__mdiff+0x2e>
 801b880:	4b3a      	ldr	r3, [pc, #232]	; (801b96c <__mdiff+0x10c>)
 801b882:	4602      	mov	r2, r0
 801b884:	f240 2132 	movw	r1, #562	; 0x232
 801b888:	4839      	ldr	r0, [pc, #228]	; (801b970 <__mdiff+0x110>)
 801b88a:	f7fb feeb 	bl	8017664 <__assert_func>
 801b88e:	2301      	movs	r3, #1
 801b890:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801b894:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b898:	bfa4      	itt	ge
 801b89a:	4643      	movge	r3, r8
 801b89c:	46a0      	movge	r8, r4
 801b89e:	4630      	mov	r0, r6
 801b8a0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801b8a4:	bfa6      	itte	ge
 801b8a6:	461c      	movge	r4, r3
 801b8a8:	2500      	movge	r5, #0
 801b8aa:	2501      	movlt	r5, #1
 801b8ac:	f7ff fcf0 	bl	801b290 <_Balloc>
 801b8b0:	b920      	cbnz	r0, 801b8bc <__mdiff+0x5c>
 801b8b2:	4b2e      	ldr	r3, [pc, #184]	; (801b96c <__mdiff+0x10c>)
 801b8b4:	4602      	mov	r2, r0
 801b8b6:	f44f 7110 	mov.w	r1, #576	; 0x240
 801b8ba:	e7e5      	b.n	801b888 <__mdiff+0x28>
 801b8bc:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801b8c0:	6926      	ldr	r6, [r4, #16]
 801b8c2:	60c5      	str	r5, [r0, #12]
 801b8c4:	f104 0914 	add.w	r9, r4, #20
 801b8c8:	f108 0514 	add.w	r5, r8, #20
 801b8cc:	f100 0e14 	add.w	lr, r0, #20
 801b8d0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 801b8d4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 801b8d8:	f108 0210 	add.w	r2, r8, #16
 801b8dc:	46f2      	mov	sl, lr
 801b8de:	2100      	movs	r1, #0
 801b8e0:	f859 3b04 	ldr.w	r3, [r9], #4
 801b8e4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801b8e8:	fa1f f883 	uxth.w	r8, r3
 801b8ec:	fa11 f18b 	uxtah	r1, r1, fp
 801b8f0:	0c1b      	lsrs	r3, r3, #16
 801b8f2:	eba1 0808 	sub.w	r8, r1, r8
 801b8f6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801b8fa:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801b8fe:	fa1f f888 	uxth.w	r8, r8
 801b902:	1419      	asrs	r1, r3, #16
 801b904:	454e      	cmp	r6, r9
 801b906:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801b90a:	f84a 3b04 	str.w	r3, [sl], #4
 801b90e:	d8e7      	bhi.n	801b8e0 <__mdiff+0x80>
 801b910:	1b33      	subs	r3, r6, r4
 801b912:	3b15      	subs	r3, #21
 801b914:	f023 0303 	bic.w	r3, r3, #3
 801b918:	3304      	adds	r3, #4
 801b91a:	3415      	adds	r4, #21
 801b91c:	42a6      	cmp	r6, r4
 801b91e:	bf38      	it	cc
 801b920:	2304      	movcc	r3, #4
 801b922:	441d      	add	r5, r3
 801b924:	4473      	add	r3, lr
 801b926:	469e      	mov	lr, r3
 801b928:	462e      	mov	r6, r5
 801b92a:	4566      	cmp	r6, ip
 801b92c:	d30e      	bcc.n	801b94c <__mdiff+0xec>
 801b92e:	f10c 0203 	add.w	r2, ip, #3
 801b932:	1b52      	subs	r2, r2, r5
 801b934:	f022 0203 	bic.w	r2, r2, #3
 801b938:	3d03      	subs	r5, #3
 801b93a:	45ac      	cmp	ip, r5
 801b93c:	bf38      	it	cc
 801b93e:	2200      	movcc	r2, #0
 801b940:	441a      	add	r2, r3
 801b942:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801b946:	b17b      	cbz	r3, 801b968 <__mdiff+0x108>
 801b948:	6107      	str	r7, [r0, #16]
 801b94a:	e7a3      	b.n	801b894 <__mdiff+0x34>
 801b94c:	f856 8b04 	ldr.w	r8, [r6], #4
 801b950:	fa11 f288 	uxtah	r2, r1, r8
 801b954:	1414      	asrs	r4, r2, #16
 801b956:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 801b95a:	b292      	uxth	r2, r2
 801b95c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 801b960:	f84e 2b04 	str.w	r2, [lr], #4
 801b964:	1421      	asrs	r1, r4, #16
 801b966:	e7e0      	b.n	801b92a <__mdiff+0xca>
 801b968:	3f01      	subs	r7, #1
 801b96a:	e7ea      	b.n	801b942 <__mdiff+0xe2>
 801b96c:	08048180 	.word	0x08048180
 801b970:	08048270 	.word	0x08048270

0801b974 <__ulp>:
 801b974:	b082      	sub	sp, #8
 801b976:	ed8d 0b00 	vstr	d0, [sp]
 801b97a:	9b01      	ldr	r3, [sp, #4]
 801b97c:	4912      	ldr	r1, [pc, #72]	; (801b9c8 <__ulp+0x54>)
 801b97e:	4019      	ands	r1, r3
 801b980:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 801b984:	2900      	cmp	r1, #0
 801b986:	dd05      	ble.n	801b994 <__ulp+0x20>
 801b988:	2200      	movs	r2, #0
 801b98a:	460b      	mov	r3, r1
 801b98c:	ec43 2b10 	vmov	d0, r2, r3
 801b990:	b002      	add	sp, #8
 801b992:	4770      	bx	lr
 801b994:	4249      	negs	r1, r1
 801b996:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 801b99a:	ea4f 5021 	mov.w	r0, r1, asr #20
 801b99e:	f04f 0200 	mov.w	r2, #0
 801b9a2:	f04f 0300 	mov.w	r3, #0
 801b9a6:	da04      	bge.n	801b9b2 <__ulp+0x3e>
 801b9a8:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 801b9ac:	fa41 f300 	asr.w	r3, r1, r0
 801b9b0:	e7ec      	b.n	801b98c <__ulp+0x18>
 801b9b2:	f1a0 0114 	sub.w	r1, r0, #20
 801b9b6:	291e      	cmp	r1, #30
 801b9b8:	bfda      	itte	le
 801b9ba:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 801b9be:	fa20 f101 	lsrle.w	r1, r0, r1
 801b9c2:	2101      	movgt	r1, #1
 801b9c4:	460a      	mov	r2, r1
 801b9c6:	e7e1      	b.n	801b98c <__ulp+0x18>
 801b9c8:	7ff00000 	.word	0x7ff00000

0801b9cc <__b2d>:
 801b9cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b9ce:	6905      	ldr	r5, [r0, #16]
 801b9d0:	f100 0714 	add.w	r7, r0, #20
 801b9d4:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 801b9d8:	1f2e      	subs	r6, r5, #4
 801b9da:	f855 4c04 	ldr.w	r4, [r5, #-4]
 801b9de:	4620      	mov	r0, r4
 801b9e0:	f7ff fd48 	bl	801b474 <__hi0bits>
 801b9e4:	f1c0 0320 	rsb	r3, r0, #32
 801b9e8:	280a      	cmp	r0, #10
 801b9ea:	f8df c07c 	ldr.w	ip, [pc, #124]	; 801ba68 <__b2d+0x9c>
 801b9ee:	600b      	str	r3, [r1, #0]
 801b9f0:	dc14      	bgt.n	801ba1c <__b2d+0x50>
 801b9f2:	f1c0 0e0b 	rsb	lr, r0, #11
 801b9f6:	fa24 f10e 	lsr.w	r1, r4, lr
 801b9fa:	42b7      	cmp	r7, r6
 801b9fc:	ea41 030c 	orr.w	r3, r1, ip
 801ba00:	bf34      	ite	cc
 801ba02:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801ba06:	2100      	movcs	r1, #0
 801ba08:	3015      	adds	r0, #21
 801ba0a:	fa04 f000 	lsl.w	r0, r4, r0
 801ba0e:	fa21 f10e 	lsr.w	r1, r1, lr
 801ba12:	ea40 0201 	orr.w	r2, r0, r1
 801ba16:	ec43 2b10 	vmov	d0, r2, r3
 801ba1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801ba1c:	42b7      	cmp	r7, r6
 801ba1e:	bf3a      	itte	cc
 801ba20:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801ba24:	f1a5 0608 	subcc.w	r6, r5, #8
 801ba28:	2100      	movcs	r1, #0
 801ba2a:	380b      	subs	r0, #11
 801ba2c:	d017      	beq.n	801ba5e <__b2d+0x92>
 801ba2e:	f1c0 0c20 	rsb	ip, r0, #32
 801ba32:	fa04 f500 	lsl.w	r5, r4, r0
 801ba36:	42be      	cmp	r6, r7
 801ba38:	fa21 f40c 	lsr.w	r4, r1, ip
 801ba3c:	ea45 0504 	orr.w	r5, r5, r4
 801ba40:	bf8c      	ite	hi
 801ba42:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 801ba46:	2400      	movls	r4, #0
 801ba48:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 801ba4c:	fa01 f000 	lsl.w	r0, r1, r0
 801ba50:	fa24 f40c 	lsr.w	r4, r4, ip
 801ba54:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 801ba58:	ea40 0204 	orr.w	r2, r0, r4
 801ba5c:	e7db      	b.n	801ba16 <__b2d+0x4a>
 801ba5e:	ea44 030c 	orr.w	r3, r4, ip
 801ba62:	460a      	mov	r2, r1
 801ba64:	e7d7      	b.n	801ba16 <__b2d+0x4a>
 801ba66:	bf00      	nop
 801ba68:	3ff00000 	.word	0x3ff00000

0801ba6c <__d2b>:
 801ba6c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801ba70:	4689      	mov	r9, r1
 801ba72:	2101      	movs	r1, #1
 801ba74:	ec57 6b10 	vmov	r6, r7, d0
 801ba78:	4690      	mov	r8, r2
 801ba7a:	f7ff fc09 	bl	801b290 <_Balloc>
 801ba7e:	4604      	mov	r4, r0
 801ba80:	b930      	cbnz	r0, 801ba90 <__d2b+0x24>
 801ba82:	4602      	mov	r2, r0
 801ba84:	4b25      	ldr	r3, [pc, #148]	; (801bb1c <__d2b+0xb0>)
 801ba86:	4826      	ldr	r0, [pc, #152]	; (801bb20 <__d2b+0xb4>)
 801ba88:	f240 310a 	movw	r1, #778	; 0x30a
 801ba8c:	f7fb fdea 	bl	8017664 <__assert_func>
 801ba90:	f3c7 550a 	ubfx	r5, r7, #20, #11
 801ba94:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801ba98:	bb35      	cbnz	r5, 801bae8 <__d2b+0x7c>
 801ba9a:	2e00      	cmp	r6, #0
 801ba9c:	9301      	str	r3, [sp, #4]
 801ba9e:	d028      	beq.n	801baf2 <__d2b+0x86>
 801baa0:	4668      	mov	r0, sp
 801baa2:	9600      	str	r6, [sp, #0]
 801baa4:	f7ff fd06 	bl	801b4b4 <__lo0bits>
 801baa8:	9900      	ldr	r1, [sp, #0]
 801baaa:	b300      	cbz	r0, 801baee <__d2b+0x82>
 801baac:	9a01      	ldr	r2, [sp, #4]
 801baae:	f1c0 0320 	rsb	r3, r0, #32
 801bab2:	fa02 f303 	lsl.w	r3, r2, r3
 801bab6:	430b      	orrs	r3, r1
 801bab8:	40c2      	lsrs	r2, r0
 801baba:	6163      	str	r3, [r4, #20]
 801babc:	9201      	str	r2, [sp, #4]
 801babe:	9b01      	ldr	r3, [sp, #4]
 801bac0:	61a3      	str	r3, [r4, #24]
 801bac2:	2b00      	cmp	r3, #0
 801bac4:	bf14      	ite	ne
 801bac6:	2202      	movne	r2, #2
 801bac8:	2201      	moveq	r2, #1
 801baca:	6122      	str	r2, [r4, #16]
 801bacc:	b1d5      	cbz	r5, 801bb04 <__d2b+0x98>
 801bace:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801bad2:	4405      	add	r5, r0
 801bad4:	f8c9 5000 	str.w	r5, [r9]
 801bad8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801badc:	f8c8 0000 	str.w	r0, [r8]
 801bae0:	4620      	mov	r0, r4
 801bae2:	b003      	add	sp, #12
 801bae4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801bae8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801baec:	e7d5      	b.n	801ba9a <__d2b+0x2e>
 801baee:	6161      	str	r1, [r4, #20]
 801baf0:	e7e5      	b.n	801babe <__d2b+0x52>
 801baf2:	a801      	add	r0, sp, #4
 801baf4:	f7ff fcde 	bl	801b4b4 <__lo0bits>
 801baf8:	9b01      	ldr	r3, [sp, #4]
 801bafa:	6163      	str	r3, [r4, #20]
 801bafc:	2201      	movs	r2, #1
 801bafe:	6122      	str	r2, [r4, #16]
 801bb00:	3020      	adds	r0, #32
 801bb02:	e7e3      	b.n	801bacc <__d2b+0x60>
 801bb04:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801bb08:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801bb0c:	f8c9 0000 	str.w	r0, [r9]
 801bb10:	6918      	ldr	r0, [r3, #16]
 801bb12:	f7ff fcaf 	bl	801b474 <__hi0bits>
 801bb16:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801bb1a:	e7df      	b.n	801badc <__d2b+0x70>
 801bb1c:	08048180 	.word	0x08048180
 801bb20:	08048270 	.word	0x08048270

0801bb24 <__ratio>:
 801bb24:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bb28:	4688      	mov	r8, r1
 801bb2a:	4669      	mov	r1, sp
 801bb2c:	4681      	mov	r9, r0
 801bb2e:	f7ff ff4d 	bl	801b9cc <__b2d>
 801bb32:	a901      	add	r1, sp, #4
 801bb34:	4640      	mov	r0, r8
 801bb36:	ec55 4b10 	vmov	r4, r5, d0
 801bb3a:	f7ff ff47 	bl	801b9cc <__b2d>
 801bb3e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801bb42:	f8d8 2010 	ldr.w	r2, [r8, #16]
 801bb46:	eba3 0c02 	sub.w	ip, r3, r2
 801bb4a:	e9dd 3200 	ldrd	r3, r2, [sp]
 801bb4e:	1a9b      	subs	r3, r3, r2
 801bb50:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 801bb54:	ec51 0b10 	vmov	r0, r1, d0
 801bb58:	2b00      	cmp	r3, #0
 801bb5a:	bfd6      	itet	le
 801bb5c:	460a      	movle	r2, r1
 801bb5e:	462a      	movgt	r2, r5
 801bb60:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801bb64:	468b      	mov	fp, r1
 801bb66:	462f      	mov	r7, r5
 801bb68:	bfd4      	ite	le
 801bb6a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 801bb6e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801bb72:	4620      	mov	r0, r4
 801bb74:	ee10 2a10 	vmov	r2, s0
 801bb78:	465b      	mov	r3, fp
 801bb7a:	4639      	mov	r1, r7
 801bb7c:	f7e4 fe66 	bl	800084c <__aeabi_ddiv>
 801bb80:	ec41 0b10 	vmov	d0, r0, r1
 801bb84:	b003      	add	sp, #12
 801bb86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801bb8a <__copybits>:
 801bb8a:	3901      	subs	r1, #1
 801bb8c:	b570      	push	{r4, r5, r6, lr}
 801bb8e:	1149      	asrs	r1, r1, #5
 801bb90:	6914      	ldr	r4, [r2, #16]
 801bb92:	3101      	adds	r1, #1
 801bb94:	f102 0314 	add.w	r3, r2, #20
 801bb98:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801bb9c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801bba0:	1f05      	subs	r5, r0, #4
 801bba2:	42a3      	cmp	r3, r4
 801bba4:	d30c      	bcc.n	801bbc0 <__copybits+0x36>
 801bba6:	1aa3      	subs	r3, r4, r2
 801bba8:	3b11      	subs	r3, #17
 801bbaa:	f023 0303 	bic.w	r3, r3, #3
 801bbae:	3211      	adds	r2, #17
 801bbb0:	42a2      	cmp	r2, r4
 801bbb2:	bf88      	it	hi
 801bbb4:	2300      	movhi	r3, #0
 801bbb6:	4418      	add	r0, r3
 801bbb8:	2300      	movs	r3, #0
 801bbba:	4288      	cmp	r0, r1
 801bbbc:	d305      	bcc.n	801bbca <__copybits+0x40>
 801bbbe:	bd70      	pop	{r4, r5, r6, pc}
 801bbc0:	f853 6b04 	ldr.w	r6, [r3], #4
 801bbc4:	f845 6f04 	str.w	r6, [r5, #4]!
 801bbc8:	e7eb      	b.n	801bba2 <__copybits+0x18>
 801bbca:	f840 3b04 	str.w	r3, [r0], #4
 801bbce:	e7f4      	b.n	801bbba <__copybits+0x30>

0801bbd0 <__any_on>:
 801bbd0:	f100 0214 	add.w	r2, r0, #20
 801bbd4:	6900      	ldr	r0, [r0, #16]
 801bbd6:	114b      	asrs	r3, r1, #5
 801bbd8:	4298      	cmp	r0, r3
 801bbda:	b510      	push	{r4, lr}
 801bbdc:	db11      	blt.n	801bc02 <__any_on+0x32>
 801bbde:	dd0a      	ble.n	801bbf6 <__any_on+0x26>
 801bbe0:	f011 011f 	ands.w	r1, r1, #31
 801bbe4:	d007      	beq.n	801bbf6 <__any_on+0x26>
 801bbe6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801bbea:	fa24 f001 	lsr.w	r0, r4, r1
 801bbee:	fa00 f101 	lsl.w	r1, r0, r1
 801bbf2:	428c      	cmp	r4, r1
 801bbf4:	d10b      	bne.n	801bc0e <__any_on+0x3e>
 801bbf6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801bbfa:	4293      	cmp	r3, r2
 801bbfc:	d803      	bhi.n	801bc06 <__any_on+0x36>
 801bbfe:	2000      	movs	r0, #0
 801bc00:	bd10      	pop	{r4, pc}
 801bc02:	4603      	mov	r3, r0
 801bc04:	e7f7      	b.n	801bbf6 <__any_on+0x26>
 801bc06:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801bc0a:	2900      	cmp	r1, #0
 801bc0c:	d0f5      	beq.n	801bbfa <__any_on+0x2a>
 801bc0e:	2001      	movs	r0, #1
 801bc10:	e7f6      	b.n	801bc00 <__any_on+0x30>

0801bc12 <_calloc_r>:
 801bc12:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801bc14:	fba1 2402 	umull	r2, r4, r1, r2
 801bc18:	b94c      	cbnz	r4, 801bc2e <_calloc_r+0x1c>
 801bc1a:	4611      	mov	r1, r2
 801bc1c:	9201      	str	r2, [sp, #4]
 801bc1e:	f7fb fe1d 	bl	801785c <_malloc_r>
 801bc22:	9a01      	ldr	r2, [sp, #4]
 801bc24:	4605      	mov	r5, r0
 801bc26:	b930      	cbnz	r0, 801bc36 <_calloc_r+0x24>
 801bc28:	4628      	mov	r0, r5
 801bc2a:	b003      	add	sp, #12
 801bc2c:	bd30      	pop	{r4, r5, pc}
 801bc2e:	220c      	movs	r2, #12
 801bc30:	6002      	str	r2, [r0, #0]
 801bc32:	2500      	movs	r5, #0
 801bc34:	e7f8      	b.n	801bc28 <_calloc_r+0x16>
 801bc36:	4621      	mov	r1, r4
 801bc38:	f7fb fd9c 	bl	8017774 <memset>
 801bc3c:	e7f4      	b.n	801bc28 <_calloc_r+0x16>

0801bc3e <_realloc_r>:
 801bc3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bc42:	4680      	mov	r8, r0
 801bc44:	4614      	mov	r4, r2
 801bc46:	460e      	mov	r6, r1
 801bc48:	b921      	cbnz	r1, 801bc54 <_realloc_r+0x16>
 801bc4a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801bc4e:	4611      	mov	r1, r2
 801bc50:	f7fb be04 	b.w	801785c <_malloc_r>
 801bc54:	b92a      	cbnz	r2, 801bc62 <_realloc_r+0x24>
 801bc56:	f7fb fd95 	bl	8017784 <_free_r>
 801bc5a:	4625      	mov	r5, r4
 801bc5c:	4628      	mov	r0, r5
 801bc5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801bc62:	f000 fa7f 	bl	801c164 <_malloc_usable_size_r>
 801bc66:	4284      	cmp	r4, r0
 801bc68:	4607      	mov	r7, r0
 801bc6a:	d802      	bhi.n	801bc72 <_realloc_r+0x34>
 801bc6c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801bc70:	d812      	bhi.n	801bc98 <_realloc_r+0x5a>
 801bc72:	4621      	mov	r1, r4
 801bc74:	4640      	mov	r0, r8
 801bc76:	f7fb fdf1 	bl	801785c <_malloc_r>
 801bc7a:	4605      	mov	r5, r0
 801bc7c:	2800      	cmp	r0, #0
 801bc7e:	d0ed      	beq.n	801bc5c <_realloc_r+0x1e>
 801bc80:	42bc      	cmp	r4, r7
 801bc82:	4622      	mov	r2, r4
 801bc84:	4631      	mov	r1, r6
 801bc86:	bf28      	it	cs
 801bc88:	463a      	movcs	r2, r7
 801bc8a:	f7fb fd65 	bl	8017758 <memcpy>
 801bc8e:	4631      	mov	r1, r6
 801bc90:	4640      	mov	r0, r8
 801bc92:	f7fb fd77 	bl	8017784 <_free_r>
 801bc96:	e7e1      	b.n	801bc5c <_realloc_r+0x1e>
 801bc98:	4635      	mov	r5, r6
 801bc9a:	e7df      	b.n	801bc5c <_realloc_r+0x1e>

0801bc9c <__ssputs_r>:
 801bc9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801bca0:	688e      	ldr	r6, [r1, #8]
 801bca2:	429e      	cmp	r6, r3
 801bca4:	4682      	mov	sl, r0
 801bca6:	460c      	mov	r4, r1
 801bca8:	4690      	mov	r8, r2
 801bcaa:	461f      	mov	r7, r3
 801bcac:	d838      	bhi.n	801bd20 <__ssputs_r+0x84>
 801bcae:	898a      	ldrh	r2, [r1, #12]
 801bcb0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801bcb4:	d032      	beq.n	801bd1c <__ssputs_r+0x80>
 801bcb6:	6825      	ldr	r5, [r4, #0]
 801bcb8:	6909      	ldr	r1, [r1, #16]
 801bcba:	eba5 0901 	sub.w	r9, r5, r1
 801bcbe:	6965      	ldr	r5, [r4, #20]
 801bcc0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801bcc4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801bcc8:	3301      	adds	r3, #1
 801bcca:	444b      	add	r3, r9
 801bccc:	106d      	asrs	r5, r5, #1
 801bcce:	429d      	cmp	r5, r3
 801bcd0:	bf38      	it	cc
 801bcd2:	461d      	movcc	r5, r3
 801bcd4:	0553      	lsls	r3, r2, #21
 801bcd6:	d531      	bpl.n	801bd3c <__ssputs_r+0xa0>
 801bcd8:	4629      	mov	r1, r5
 801bcda:	f7fb fdbf 	bl	801785c <_malloc_r>
 801bcde:	4606      	mov	r6, r0
 801bce0:	b950      	cbnz	r0, 801bcf8 <__ssputs_r+0x5c>
 801bce2:	230c      	movs	r3, #12
 801bce4:	f8ca 3000 	str.w	r3, [sl]
 801bce8:	89a3      	ldrh	r3, [r4, #12]
 801bcea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801bcee:	81a3      	strh	r3, [r4, #12]
 801bcf0:	f04f 30ff 	mov.w	r0, #4294967295
 801bcf4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801bcf8:	6921      	ldr	r1, [r4, #16]
 801bcfa:	464a      	mov	r2, r9
 801bcfc:	f7fb fd2c 	bl	8017758 <memcpy>
 801bd00:	89a3      	ldrh	r3, [r4, #12]
 801bd02:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801bd06:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801bd0a:	81a3      	strh	r3, [r4, #12]
 801bd0c:	6126      	str	r6, [r4, #16]
 801bd0e:	6165      	str	r5, [r4, #20]
 801bd10:	444e      	add	r6, r9
 801bd12:	eba5 0509 	sub.w	r5, r5, r9
 801bd16:	6026      	str	r6, [r4, #0]
 801bd18:	60a5      	str	r5, [r4, #8]
 801bd1a:	463e      	mov	r6, r7
 801bd1c:	42be      	cmp	r6, r7
 801bd1e:	d900      	bls.n	801bd22 <__ssputs_r+0x86>
 801bd20:	463e      	mov	r6, r7
 801bd22:	6820      	ldr	r0, [r4, #0]
 801bd24:	4632      	mov	r2, r6
 801bd26:	4641      	mov	r1, r8
 801bd28:	f7ff fa8c 	bl	801b244 <memmove>
 801bd2c:	68a3      	ldr	r3, [r4, #8]
 801bd2e:	1b9b      	subs	r3, r3, r6
 801bd30:	60a3      	str	r3, [r4, #8]
 801bd32:	6823      	ldr	r3, [r4, #0]
 801bd34:	4433      	add	r3, r6
 801bd36:	6023      	str	r3, [r4, #0]
 801bd38:	2000      	movs	r0, #0
 801bd3a:	e7db      	b.n	801bcf4 <__ssputs_r+0x58>
 801bd3c:	462a      	mov	r2, r5
 801bd3e:	f7ff ff7e 	bl	801bc3e <_realloc_r>
 801bd42:	4606      	mov	r6, r0
 801bd44:	2800      	cmp	r0, #0
 801bd46:	d1e1      	bne.n	801bd0c <__ssputs_r+0x70>
 801bd48:	6921      	ldr	r1, [r4, #16]
 801bd4a:	4650      	mov	r0, sl
 801bd4c:	f7fb fd1a 	bl	8017784 <_free_r>
 801bd50:	e7c7      	b.n	801bce2 <__ssputs_r+0x46>
	...

0801bd54 <_svfiprintf_r>:
 801bd54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bd58:	4698      	mov	r8, r3
 801bd5a:	898b      	ldrh	r3, [r1, #12]
 801bd5c:	061b      	lsls	r3, r3, #24
 801bd5e:	b09d      	sub	sp, #116	; 0x74
 801bd60:	4607      	mov	r7, r0
 801bd62:	460d      	mov	r5, r1
 801bd64:	4614      	mov	r4, r2
 801bd66:	d50e      	bpl.n	801bd86 <_svfiprintf_r+0x32>
 801bd68:	690b      	ldr	r3, [r1, #16]
 801bd6a:	b963      	cbnz	r3, 801bd86 <_svfiprintf_r+0x32>
 801bd6c:	2140      	movs	r1, #64	; 0x40
 801bd6e:	f7fb fd75 	bl	801785c <_malloc_r>
 801bd72:	6028      	str	r0, [r5, #0]
 801bd74:	6128      	str	r0, [r5, #16]
 801bd76:	b920      	cbnz	r0, 801bd82 <_svfiprintf_r+0x2e>
 801bd78:	230c      	movs	r3, #12
 801bd7a:	603b      	str	r3, [r7, #0]
 801bd7c:	f04f 30ff 	mov.w	r0, #4294967295
 801bd80:	e0d1      	b.n	801bf26 <_svfiprintf_r+0x1d2>
 801bd82:	2340      	movs	r3, #64	; 0x40
 801bd84:	616b      	str	r3, [r5, #20]
 801bd86:	2300      	movs	r3, #0
 801bd88:	9309      	str	r3, [sp, #36]	; 0x24
 801bd8a:	2320      	movs	r3, #32
 801bd8c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801bd90:	f8cd 800c 	str.w	r8, [sp, #12]
 801bd94:	2330      	movs	r3, #48	; 0x30
 801bd96:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 801bf40 <_svfiprintf_r+0x1ec>
 801bd9a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801bd9e:	f04f 0901 	mov.w	r9, #1
 801bda2:	4623      	mov	r3, r4
 801bda4:	469a      	mov	sl, r3
 801bda6:	f813 2b01 	ldrb.w	r2, [r3], #1
 801bdaa:	b10a      	cbz	r2, 801bdb0 <_svfiprintf_r+0x5c>
 801bdac:	2a25      	cmp	r2, #37	; 0x25
 801bdae:	d1f9      	bne.n	801bda4 <_svfiprintf_r+0x50>
 801bdb0:	ebba 0b04 	subs.w	fp, sl, r4
 801bdb4:	d00b      	beq.n	801bdce <_svfiprintf_r+0x7a>
 801bdb6:	465b      	mov	r3, fp
 801bdb8:	4622      	mov	r2, r4
 801bdba:	4629      	mov	r1, r5
 801bdbc:	4638      	mov	r0, r7
 801bdbe:	f7ff ff6d 	bl	801bc9c <__ssputs_r>
 801bdc2:	3001      	adds	r0, #1
 801bdc4:	f000 80aa 	beq.w	801bf1c <_svfiprintf_r+0x1c8>
 801bdc8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801bdca:	445a      	add	r2, fp
 801bdcc:	9209      	str	r2, [sp, #36]	; 0x24
 801bdce:	f89a 3000 	ldrb.w	r3, [sl]
 801bdd2:	2b00      	cmp	r3, #0
 801bdd4:	f000 80a2 	beq.w	801bf1c <_svfiprintf_r+0x1c8>
 801bdd8:	2300      	movs	r3, #0
 801bdda:	f04f 32ff 	mov.w	r2, #4294967295
 801bdde:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801bde2:	f10a 0a01 	add.w	sl, sl, #1
 801bde6:	9304      	str	r3, [sp, #16]
 801bde8:	9307      	str	r3, [sp, #28]
 801bdea:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801bdee:	931a      	str	r3, [sp, #104]	; 0x68
 801bdf0:	4654      	mov	r4, sl
 801bdf2:	2205      	movs	r2, #5
 801bdf4:	f814 1b01 	ldrb.w	r1, [r4], #1
 801bdf8:	4851      	ldr	r0, [pc, #324]	; (801bf40 <_svfiprintf_r+0x1ec>)
 801bdfa:	f7e4 f9f1 	bl	80001e0 <memchr>
 801bdfe:	9a04      	ldr	r2, [sp, #16]
 801be00:	b9d8      	cbnz	r0, 801be3a <_svfiprintf_r+0xe6>
 801be02:	06d0      	lsls	r0, r2, #27
 801be04:	bf44      	itt	mi
 801be06:	2320      	movmi	r3, #32
 801be08:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801be0c:	0711      	lsls	r1, r2, #28
 801be0e:	bf44      	itt	mi
 801be10:	232b      	movmi	r3, #43	; 0x2b
 801be12:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801be16:	f89a 3000 	ldrb.w	r3, [sl]
 801be1a:	2b2a      	cmp	r3, #42	; 0x2a
 801be1c:	d015      	beq.n	801be4a <_svfiprintf_r+0xf6>
 801be1e:	9a07      	ldr	r2, [sp, #28]
 801be20:	4654      	mov	r4, sl
 801be22:	2000      	movs	r0, #0
 801be24:	f04f 0c0a 	mov.w	ip, #10
 801be28:	4621      	mov	r1, r4
 801be2a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801be2e:	3b30      	subs	r3, #48	; 0x30
 801be30:	2b09      	cmp	r3, #9
 801be32:	d94e      	bls.n	801bed2 <_svfiprintf_r+0x17e>
 801be34:	b1b0      	cbz	r0, 801be64 <_svfiprintf_r+0x110>
 801be36:	9207      	str	r2, [sp, #28]
 801be38:	e014      	b.n	801be64 <_svfiprintf_r+0x110>
 801be3a:	eba0 0308 	sub.w	r3, r0, r8
 801be3e:	fa09 f303 	lsl.w	r3, r9, r3
 801be42:	4313      	orrs	r3, r2
 801be44:	9304      	str	r3, [sp, #16]
 801be46:	46a2      	mov	sl, r4
 801be48:	e7d2      	b.n	801bdf0 <_svfiprintf_r+0x9c>
 801be4a:	9b03      	ldr	r3, [sp, #12]
 801be4c:	1d19      	adds	r1, r3, #4
 801be4e:	681b      	ldr	r3, [r3, #0]
 801be50:	9103      	str	r1, [sp, #12]
 801be52:	2b00      	cmp	r3, #0
 801be54:	bfbb      	ittet	lt
 801be56:	425b      	neglt	r3, r3
 801be58:	f042 0202 	orrlt.w	r2, r2, #2
 801be5c:	9307      	strge	r3, [sp, #28]
 801be5e:	9307      	strlt	r3, [sp, #28]
 801be60:	bfb8      	it	lt
 801be62:	9204      	strlt	r2, [sp, #16]
 801be64:	7823      	ldrb	r3, [r4, #0]
 801be66:	2b2e      	cmp	r3, #46	; 0x2e
 801be68:	d10c      	bne.n	801be84 <_svfiprintf_r+0x130>
 801be6a:	7863      	ldrb	r3, [r4, #1]
 801be6c:	2b2a      	cmp	r3, #42	; 0x2a
 801be6e:	d135      	bne.n	801bedc <_svfiprintf_r+0x188>
 801be70:	9b03      	ldr	r3, [sp, #12]
 801be72:	1d1a      	adds	r2, r3, #4
 801be74:	681b      	ldr	r3, [r3, #0]
 801be76:	9203      	str	r2, [sp, #12]
 801be78:	2b00      	cmp	r3, #0
 801be7a:	bfb8      	it	lt
 801be7c:	f04f 33ff 	movlt.w	r3, #4294967295
 801be80:	3402      	adds	r4, #2
 801be82:	9305      	str	r3, [sp, #20]
 801be84:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 801bf50 <_svfiprintf_r+0x1fc>
 801be88:	7821      	ldrb	r1, [r4, #0]
 801be8a:	2203      	movs	r2, #3
 801be8c:	4650      	mov	r0, sl
 801be8e:	f7e4 f9a7 	bl	80001e0 <memchr>
 801be92:	b140      	cbz	r0, 801bea6 <_svfiprintf_r+0x152>
 801be94:	2340      	movs	r3, #64	; 0x40
 801be96:	eba0 000a 	sub.w	r0, r0, sl
 801be9a:	fa03 f000 	lsl.w	r0, r3, r0
 801be9e:	9b04      	ldr	r3, [sp, #16]
 801bea0:	4303      	orrs	r3, r0
 801bea2:	3401      	adds	r4, #1
 801bea4:	9304      	str	r3, [sp, #16]
 801bea6:	f814 1b01 	ldrb.w	r1, [r4], #1
 801beaa:	4826      	ldr	r0, [pc, #152]	; (801bf44 <_svfiprintf_r+0x1f0>)
 801beac:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801beb0:	2206      	movs	r2, #6
 801beb2:	f7e4 f995 	bl	80001e0 <memchr>
 801beb6:	2800      	cmp	r0, #0
 801beb8:	d038      	beq.n	801bf2c <_svfiprintf_r+0x1d8>
 801beba:	4b23      	ldr	r3, [pc, #140]	; (801bf48 <_svfiprintf_r+0x1f4>)
 801bebc:	bb1b      	cbnz	r3, 801bf06 <_svfiprintf_r+0x1b2>
 801bebe:	9b03      	ldr	r3, [sp, #12]
 801bec0:	3307      	adds	r3, #7
 801bec2:	f023 0307 	bic.w	r3, r3, #7
 801bec6:	3308      	adds	r3, #8
 801bec8:	9303      	str	r3, [sp, #12]
 801beca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801becc:	4433      	add	r3, r6
 801bece:	9309      	str	r3, [sp, #36]	; 0x24
 801bed0:	e767      	b.n	801bda2 <_svfiprintf_r+0x4e>
 801bed2:	fb0c 3202 	mla	r2, ip, r2, r3
 801bed6:	460c      	mov	r4, r1
 801bed8:	2001      	movs	r0, #1
 801beda:	e7a5      	b.n	801be28 <_svfiprintf_r+0xd4>
 801bedc:	2300      	movs	r3, #0
 801bede:	3401      	adds	r4, #1
 801bee0:	9305      	str	r3, [sp, #20]
 801bee2:	4619      	mov	r1, r3
 801bee4:	f04f 0c0a 	mov.w	ip, #10
 801bee8:	4620      	mov	r0, r4
 801beea:	f810 2b01 	ldrb.w	r2, [r0], #1
 801beee:	3a30      	subs	r2, #48	; 0x30
 801bef0:	2a09      	cmp	r2, #9
 801bef2:	d903      	bls.n	801befc <_svfiprintf_r+0x1a8>
 801bef4:	2b00      	cmp	r3, #0
 801bef6:	d0c5      	beq.n	801be84 <_svfiprintf_r+0x130>
 801bef8:	9105      	str	r1, [sp, #20]
 801befa:	e7c3      	b.n	801be84 <_svfiprintf_r+0x130>
 801befc:	fb0c 2101 	mla	r1, ip, r1, r2
 801bf00:	4604      	mov	r4, r0
 801bf02:	2301      	movs	r3, #1
 801bf04:	e7f0      	b.n	801bee8 <_svfiprintf_r+0x194>
 801bf06:	ab03      	add	r3, sp, #12
 801bf08:	9300      	str	r3, [sp, #0]
 801bf0a:	462a      	mov	r2, r5
 801bf0c:	4b0f      	ldr	r3, [pc, #60]	; (801bf4c <_svfiprintf_r+0x1f8>)
 801bf0e:	a904      	add	r1, sp, #16
 801bf10:	4638      	mov	r0, r7
 801bf12:	f7fb ff11 	bl	8017d38 <_printf_float>
 801bf16:	1c42      	adds	r2, r0, #1
 801bf18:	4606      	mov	r6, r0
 801bf1a:	d1d6      	bne.n	801beca <_svfiprintf_r+0x176>
 801bf1c:	89ab      	ldrh	r3, [r5, #12]
 801bf1e:	065b      	lsls	r3, r3, #25
 801bf20:	f53f af2c 	bmi.w	801bd7c <_svfiprintf_r+0x28>
 801bf24:	9809      	ldr	r0, [sp, #36]	; 0x24
 801bf26:	b01d      	add	sp, #116	; 0x74
 801bf28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bf2c:	ab03      	add	r3, sp, #12
 801bf2e:	9300      	str	r3, [sp, #0]
 801bf30:	462a      	mov	r2, r5
 801bf32:	4b06      	ldr	r3, [pc, #24]	; (801bf4c <_svfiprintf_r+0x1f8>)
 801bf34:	a904      	add	r1, sp, #16
 801bf36:	4638      	mov	r0, r7
 801bf38:	f7fc f9a2 	bl	8018280 <_printf_i>
 801bf3c:	e7eb      	b.n	801bf16 <_svfiprintf_r+0x1c2>
 801bf3e:	bf00      	nop
 801bf40:	08047f64 	.word	0x08047f64
 801bf44:	08047f6e 	.word	0x08047f6e
 801bf48:	08017d39 	.word	0x08017d39
 801bf4c:	0801bc9d 	.word	0x0801bc9d
 801bf50:	08047f6a 	.word	0x08047f6a
 801bf54:	00000000 	.word	0x00000000

0801bf58 <nan>:
 801bf58:	ed9f 0b01 	vldr	d0, [pc, #4]	; 801bf60 <nan+0x8>
 801bf5c:	4770      	bx	lr
 801bf5e:	bf00      	nop
 801bf60:	00000000 	.word	0x00000000
 801bf64:	7ff80000 	.word	0x7ff80000

0801bf68 <_raise_r>:
 801bf68:	291f      	cmp	r1, #31
 801bf6a:	b538      	push	{r3, r4, r5, lr}
 801bf6c:	4604      	mov	r4, r0
 801bf6e:	460d      	mov	r5, r1
 801bf70:	d904      	bls.n	801bf7c <_raise_r+0x14>
 801bf72:	2316      	movs	r3, #22
 801bf74:	6003      	str	r3, [r0, #0]
 801bf76:	f04f 30ff 	mov.w	r0, #4294967295
 801bf7a:	bd38      	pop	{r3, r4, r5, pc}
 801bf7c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801bf7e:	b112      	cbz	r2, 801bf86 <_raise_r+0x1e>
 801bf80:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801bf84:	b94b      	cbnz	r3, 801bf9a <_raise_r+0x32>
 801bf86:	4620      	mov	r0, r4
 801bf88:	f000 f830 	bl	801bfec <_getpid_r>
 801bf8c:	462a      	mov	r2, r5
 801bf8e:	4601      	mov	r1, r0
 801bf90:	4620      	mov	r0, r4
 801bf92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801bf96:	f000 b817 	b.w	801bfc8 <_kill_r>
 801bf9a:	2b01      	cmp	r3, #1
 801bf9c:	d00a      	beq.n	801bfb4 <_raise_r+0x4c>
 801bf9e:	1c59      	adds	r1, r3, #1
 801bfa0:	d103      	bne.n	801bfaa <_raise_r+0x42>
 801bfa2:	2316      	movs	r3, #22
 801bfa4:	6003      	str	r3, [r0, #0]
 801bfa6:	2001      	movs	r0, #1
 801bfa8:	e7e7      	b.n	801bf7a <_raise_r+0x12>
 801bfaa:	2400      	movs	r4, #0
 801bfac:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801bfb0:	4628      	mov	r0, r5
 801bfb2:	4798      	blx	r3
 801bfb4:	2000      	movs	r0, #0
 801bfb6:	e7e0      	b.n	801bf7a <_raise_r+0x12>

0801bfb8 <raise>:
 801bfb8:	4b02      	ldr	r3, [pc, #8]	; (801bfc4 <raise+0xc>)
 801bfba:	4601      	mov	r1, r0
 801bfbc:	6818      	ldr	r0, [r3, #0]
 801bfbe:	f7ff bfd3 	b.w	801bf68 <_raise_r>
 801bfc2:	bf00      	nop
 801bfc4:	20000058 	.word	0x20000058

0801bfc8 <_kill_r>:
 801bfc8:	b538      	push	{r3, r4, r5, lr}
 801bfca:	4d07      	ldr	r5, [pc, #28]	; (801bfe8 <_kill_r+0x20>)
 801bfcc:	2300      	movs	r3, #0
 801bfce:	4604      	mov	r4, r0
 801bfd0:	4608      	mov	r0, r1
 801bfd2:	4611      	mov	r1, r2
 801bfd4:	602b      	str	r3, [r5, #0]
 801bfd6:	f7e5 f8de 	bl	8001196 <_kill>
 801bfda:	1c43      	adds	r3, r0, #1
 801bfdc:	d102      	bne.n	801bfe4 <_kill_r+0x1c>
 801bfde:	682b      	ldr	r3, [r5, #0]
 801bfe0:	b103      	cbz	r3, 801bfe4 <_kill_r+0x1c>
 801bfe2:	6023      	str	r3, [r4, #0]
 801bfe4:	bd38      	pop	{r3, r4, r5, pc}
 801bfe6:	bf00      	nop
 801bfe8:	20005cb4 	.word	0x20005cb4

0801bfec <_getpid_r>:
 801bfec:	f7e5 b8cb 	b.w	8001186 <_getpid>

0801bff0 <__sread>:
 801bff0:	b510      	push	{r4, lr}
 801bff2:	460c      	mov	r4, r1
 801bff4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801bff8:	f000 f8bc 	bl	801c174 <_read_r>
 801bffc:	2800      	cmp	r0, #0
 801bffe:	bfab      	itete	ge
 801c000:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801c002:	89a3      	ldrhlt	r3, [r4, #12]
 801c004:	181b      	addge	r3, r3, r0
 801c006:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801c00a:	bfac      	ite	ge
 801c00c:	6563      	strge	r3, [r4, #84]	; 0x54
 801c00e:	81a3      	strhlt	r3, [r4, #12]
 801c010:	bd10      	pop	{r4, pc}

0801c012 <__swrite>:
 801c012:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c016:	461f      	mov	r7, r3
 801c018:	898b      	ldrh	r3, [r1, #12]
 801c01a:	05db      	lsls	r3, r3, #23
 801c01c:	4605      	mov	r5, r0
 801c01e:	460c      	mov	r4, r1
 801c020:	4616      	mov	r6, r2
 801c022:	d505      	bpl.n	801c030 <__swrite+0x1e>
 801c024:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c028:	2302      	movs	r3, #2
 801c02a:	2200      	movs	r2, #0
 801c02c:	f000 f888 	bl	801c140 <_lseek_r>
 801c030:	89a3      	ldrh	r3, [r4, #12]
 801c032:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801c036:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801c03a:	81a3      	strh	r3, [r4, #12]
 801c03c:	4632      	mov	r2, r6
 801c03e:	463b      	mov	r3, r7
 801c040:	4628      	mov	r0, r5
 801c042:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801c046:	f000 b837 	b.w	801c0b8 <_write_r>

0801c04a <__sseek>:
 801c04a:	b510      	push	{r4, lr}
 801c04c:	460c      	mov	r4, r1
 801c04e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c052:	f000 f875 	bl	801c140 <_lseek_r>
 801c056:	1c43      	adds	r3, r0, #1
 801c058:	89a3      	ldrh	r3, [r4, #12]
 801c05a:	bf15      	itete	ne
 801c05c:	6560      	strne	r0, [r4, #84]	; 0x54
 801c05e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801c062:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801c066:	81a3      	strheq	r3, [r4, #12]
 801c068:	bf18      	it	ne
 801c06a:	81a3      	strhne	r3, [r4, #12]
 801c06c:	bd10      	pop	{r4, pc}

0801c06e <__sclose>:
 801c06e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c072:	f000 b833 	b.w	801c0dc <_close_r>

0801c076 <strncmp>:
 801c076:	b510      	push	{r4, lr}
 801c078:	b17a      	cbz	r2, 801c09a <strncmp+0x24>
 801c07a:	4603      	mov	r3, r0
 801c07c:	3901      	subs	r1, #1
 801c07e:	1884      	adds	r4, r0, r2
 801c080:	f813 0b01 	ldrb.w	r0, [r3], #1
 801c084:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 801c088:	4290      	cmp	r0, r2
 801c08a:	d101      	bne.n	801c090 <strncmp+0x1a>
 801c08c:	42a3      	cmp	r3, r4
 801c08e:	d101      	bne.n	801c094 <strncmp+0x1e>
 801c090:	1a80      	subs	r0, r0, r2
 801c092:	bd10      	pop	{r4, pc}
 801c094:	2800      	cmp	r0, #0
 801c096:	d1f3      	bne.n	801c080 <strncmp+0xa>
 801c098:	e7fa      	b.n	801c090 <strncmp+0x1a>
 801c09a:	4610      	mov	r0, r2
 801c09c:	e7f9      	b.n	801c092 <strncmp+0x1c>

0801c09e <__ascii_wctomb>:
 801c09e:	b149      	cbz	r1, 801c0b4 <__ascii_wctomb+0x16>
 801c0a0:	2aff      	cmp	r2, #255	; 0xff
 801c0a2:	bf85      	ittet	hi
 801c0a4:	238a      	movhi	r3, #138	; 0x8a
 801c0a6:	6003      	strhi	r3, [r0, #0]
 801c0a8:	700a      	strbls	r2, [r1, #0]
 801c0aa:	f04f 30ff 	movhi.w	r0, #4294967295
 801c0ae:	bf98      	it	ls
 801c0b0:	2001      	movls	r0, #1
 801c0b2:	4770      	bx	lr
 801c0b4:	4608      	mov	r0, r1
 801c0b6:	4770      	bx	lr

0801c0b8 <_write_r>:
 801c0b8:	b538      	push	{r3, r4, r5, lr}
 801c0ba:	4d07      	ldr	r5, [pc, #28]	; (801c0d8 <_write_r+0x20>)
 801c0bc:	4604      	mov	r4, r0
 801c0be:	4608      	mov	r0, r1
 801c0c0:	4611      	mov	r1, r2
 801c0c2:	2200      	movs	r2, #0
 801c0c4:	602a      	str	r2, [r5, #0]
 801c0c6:	461a      	mov	r2, r3
 801c0c8:	f7e5 f89c 	bl	8001204 <_write>
 801c0cc:	1c43      	adds	r3, r0, #1
 801c0ce:	d102      	bne.n	801c0d6 <_write_r+0x1e>
 801c0d0:	682b      	ldr	r3, [r5, #0]
 801c0d2:	b103      	cbz	r3, 801c0d6 <_write_r+0x1e>
 801c0d4:	6023      	str	r3, [r4, #0]
 801c0d6:	bd38      	pop	{r3, r4, r5, pc}
 801c0d8:	20005cb4 	.word	0x20005cb4

0801c0dc <_close_r>:
 801c0dc:	b538      	push	{r3, r4, r5, lr}
 801c0de:	4d06      	ldr	r5, [pc, #24]	; (801c0f8 <_close_r+0x1c>)
 801c0e0:	2300      	movs	r3, #0
 801c0e2:	4604      	mov	r4, r0
 801c0e4:	4608      	mov	r0, r1
 801c0e6:	602b      	str	r3, [r5, #0]
 801c0e8:	f7e5 f8a8 	bl	800123c <_close>
 801c0ec:	1c43      	adds	r3, r0, #1
 801c0ee:	d102      	bne.n	801c0f6 <_close_r+0x1a>
 801c0f0:	682b      	ldr	r3, [r5, #0]
 801c0f2:	b103      	cbz	r3, 801c0f6 <_close_r+0x1a>
 801c0f4:	6023      	str	r3, [r4, #0]
 801c0f6:	bd38      	pop	{r3, r4, r5, pc}
 801c0f8:	20005cb4 	.word	0x20005cb4

0801c0fc <_fstat_r>:
 801c0fc:	b538      	push	{r3, r4, r5, lr}
 801c0fe:	4d07      	ldr	r5, [pc, #28]	; (801c11c <_fstat_r+0x20>)
 801c100:	2300      	movs	r3, #0
 801c102:	4604      	mov	r4, r0
 801c104:	4608      	mov	r0, r1
 801c106:	4611      	mov	r1, r2
 801c108:	602b      	str	r3, [r5, #0]
 801c10a:	f7e5 f8a3 	bl	8001254 <_fstat>
 801c10e:	1c43      	adds	r3, r0, #1
 801c110:	d102      	bne.n	801c118 <_fstat_r+0x1c>
 801c112:	682b      	ldr	r3, [r5, #0]
 801c114:	b103      	cbz	r3, 801c118 <_fstat_r+0x1c>
 801c116:	6023      	str	r3, [r4, #0]
 801c118:	bd38      	pop	{r3, r4, r5, pc}
 801c11a:	bf00      	nop
 801c11c:	20005cb4 	.word	0x20005cb4

0801c120 <_isatty_r>:
 801c120:	b538      	push	{r3, r4, r5, lr}
 801c122:	4d06      	ldr	r5, [pc, #24]	; (801c13c <_isatty_r+0x1c>)
 801c124:	2300      	movs	r3, #0
 801c126:	4604      	mov	r4, r0
 801c128:	4608      	mov	r0, r1
 801c12a:	602b      	str	r3, [r5, #0]
 801c12c:	f7e5 f8a2 	bl	8001274 <_isatty>
 801c130:	1c43      	adds	r3, r0, #1
 801c132:	d102      	bne.n	801c13a <_isatty_r+0x1a>
 801c134:	682b      	ldr	r3, [r5, #0]
 801c136:	b103      	cbz	r3, 801c13a <_isatty_r+0x1a>
 801c138:	6023      	str	r3, [r4, #0]
 801c13a:	bd38      	pop	{r3, r4, r5, pc}
 801c13c:	20005cb4 	.word	0x20005cb4

0801c140 <_lseek_r>:
 801c140:	b538      	push	{r3, r4, r5, lr}
 801c142:	4d07      	ldr	r5, [pc, #28]	; (801c160 <_lseek_r+0x20>)
 801c144:	4604      	mov	r4, r0
 801c146:	4608      	mov	r0, r1
 801c148:	4611      	mov	r1, r2
 801c14a:	2200      	movs	r2, #0
 801c14c:	602a      	str	r2, [r5, #0]
 801c14e:	461a      	mov	r2, r3
 801c150:	f7e5 f89b 	bl	800128a <_lseek>
 801c154:	1c43      	adds	r3, r0, #1
 801c156:	d102      	bne.n	801c15e <_lseek_r+0x1e>
 801c158:	682b      	ldr	r3, [r5, #0]
 801c15a:	b103      	cbz	r3, 801c15e <_lseek_r+0x1e>
 801c15c:	6023      	str	r3, [r4, #0]
 801c15e:	bd38      	pop	{r3, r4, r5, pc}
 801c160:	20005cb4 	.word	0x20005cb4

0801c164 <_malloc_usable_size_r>:
 801c164:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801c168:	1f18      	subs	r0, r3, #4
 801c16a:	2b00      	cmp	r3, #0
 801c16c:	bfbc      	itt	lt
 801c16e:	580b      	ldrlt	r3, [r1, r0]
 801c170:	18c0      	addlt	r0, r0, r3
 801c172:	4770      	bx	lr

0801c174 <_read_r>:
 801c174:	b538      	push	{r3, r4, r5, lr}
 801c176:	4d07      	ldr	r5, [pc, #28]	; (801c194 <_read_r+0x20>)
 801c178:	4604      	mov	r4, r0
 801c17a:	4608      	mov	r0, r1
 801c17c:	4611      	mov	r1, r2
 801c17e:	2200      	movs	r2, #0
 801c180:	602a      	str	r2, [r5, #0]
 801c182:	461a      	mov	r2, r3
 801c184:	f7e5 f821 	bl	80011ca <_read>
 801c188:	1c43      	adds	r3, r0, #1
 801c18a:	d102      	bne.n	801c192 <_read_r+0x1e>
 801c18c:	682b      	ldr	r3, [r5, #0]
 801c18e:	b103      	cbz	r3, 801c192 <_read_r+0x1e>
 801c190:	6023      	str	r3, [r4, #0]
 801c192:	bd38      	pop	{r3, r4, r5, pc}
 801c194:	20005cb4 	.word	0x20005cb4

0801c198 <_init>:
 801c198:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c19a:	bf00      	nop
 801c19c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801c19e:	bc08      	pop	{r3}
 801c1a0:	469e      	mov	lr, r3
 801c1a2:	4770      	bx	lr

0801c1a4 <_fini>:
 801c1a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c1a6:	bf00      	nop
 801c1a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801c1aa:	bc08      	pop	{r3}
 801c1ac:	469e      	mov	lr, r3
 801c1ae:	4770      	bx	lr
