Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Nov 13 12:47:33 2020
| Host         : DESKTOP-0FF260C running 64-bit major release  (build 9200)
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu2cgsfvc784-1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   |  7272 |     0 |     47232 | 15.40 |
|   LUT as Logic             |  6595 |     0 |     47232 | 13.96 |
|   LUT as Memory            |   677 |     0 |     28800 |  2.35 |
|     LUT as Distributed RAM |    48 |     0 |           |       |
|     LUT as Shift Register  |   629 |     0 |           |       |
| CLB Registers              | 11178 |     0 |     94464 | 11.83 |
|   Register as Flip Flop    | 11178 |     0 |     94464 | 11.83 |
|   Register as Latch        |     0 |     0 |     94464 |  0.00 |
| CARRY8                     |   101 |     0 |      8820 |  1.15 |
| F7 Muxes                   |    27 |     0 |     35280 |  0.08 |
| F8 Muxes                   |     0 |     0 |     17640 |  0.00 |
| F9 Muxes                   |     0 |     0 |      8820 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 40    |          Yes |           - |          Set |
| 215   |          Yes |           - |        Reset |
| 217   |          Yes |         Set |            - |
| 10716 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  1713 |     0 |      8820 | 19.42 |
|   CLBL                                     |  1106 |     0 |           |       |
|   CLBM                                     |   607 |     0 |           |       |
| LUT as Logic                               |  6595 |     0 |     47232 | 13.96 |
|   using O5 output only                     |   316 |       |           |       |
|   using O6 output only                     |  4777 |       |           |       |
|   using O5 and O6                          |  1502 |       |           |       |
| LUT as Memory                              |   677 |     0 |     28800 |  2.35 |
|   LUT as Distributed RAM                   |    48 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     0 |       |           |       |
|     using O5 and O6                        |    48 |       |           |       |
|   LUT as Shift Register                    |   629 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   291 |       |           |       |
|     using O5 and O6                        |   338 |       |           |       |
| CLB Registers                              | 11178 |     0 |     94464 | 11.83 |
|   Register driven from within the CLB      |  5670 |       |           |       |
|   Register driven from outside the CLB     |  5508 |       |           |       |
|     LUT in front of the register is unused |  3688 |       |           |       |
|     LUT in front of the register is used   |  1820 |       |           |       |
| Unique Control Sets                        |   588 |       |     17640 |  3.33 |
+--------------------------------------------+-------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   19 |     0 |       150 | 12.67 |
|   RAMB36/FIFO*    |   18 |     0 |       150 | 12.00 |
|     FIFO36E2 only |   10 |       |           |       |
|     RAMB36E2 only |    8 |       |           |       |
|   RAMB18          |    2 |     0 |       300 |  0.67 |
|     RAMB18E2 only |    2 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       240 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   30 |    30 |       252 | 11.90 |
| HPIOB_M          |    0 |     0 |        72 |  0.00 |
| HPIOB_S          |    0 |     0 |        72 |  0.00 |
| HDIOB_M          |   14 |    14 |        48 | 29.17 |
|   INPUT          |    9 |       |           |       |
|   OUTPUT         |    1 |       |           |       |
|   BIDIR          |    4 |       |           |       |
| HDIOB_S          |   16 |    16 |        48 | 33.33 |
|   INPUT          |   13 |       |           |       |
|   OUTPUT         |    1 |       |           |       |
|   BIDIR          |    2 |       |           |       |
| HPIOB_SNGL       |    0 |     0 |        12 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       156 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |        12 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    5 |     0 |       196 |  2.55 |
|   BUFGCE             |    3 |     0 |        88 |  3.41 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    2 |     0 |        72 |  2.78 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+--------+
| Site Type | Used | Fixed | Available |  Util% |
+-----------+------+-------+-----------+--------+
| PS8       |    1 |     0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |         1 |   0.00 |
+-----------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 10716 |            Register |
| LUT6     |  2188 |                 CLB |
| LUT3     |  1819 |                 CLB |
| LUT5     |  1370 |                 CLB |
| LUT4     |  1311 |                 CLB |
| LUT2     |  1269 |                 CLB |
| SRL16E   |   686 |                 CLB |
| SRLC32E  |   277 |                 CLB |
| FDSE     |   217 |            Register |
| FDCE     |   215 |            Register |
| LUT1     |   140 |                 CLB |
| CARRY8   |   101 |                 CLB |
| RAMD32   |    84 |                 CLB |
| FDPE     |    40 |            Register |
| INBUF    |    28 |                 I/O |
| IBUFCTRL |    28 |              Others |
| MUXF7    |    27 |                 CLB |
| RAMS32   |    12 |                 CLB |
| FIFO36E2 |    10 |           Block Ram |
| RAMB36E2 |     8 |           Block Ram |
| OBUFT    |     6 |                 I/O |
| SRLC16E  |     4 |                 CLB |
| BUFGCE   |     3 |               Clock |
| RAMB18E2 |     2 |           Block Ram |
| OBUF     |     2 |                 I/O |
| BUFG_PS  |     2 |               Clock |
| PS8      |     1 |            Advanced |
| BSCANE2  |     1 |       Configuration |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------------+------+
|              Ref Name              | Used |
+------------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0       |    1 |
| design_1_xbar_1                    |    1 |
| design_1_xbar_0                    |    1 |
| design_1_rst_ps8_0_99M_0           |    1 |
| design_1_rst_ps8_0_150M_0          |    1 |
| design_1_cmos_rst_0                |    1 |
| design_1_axis_subset_converter_1_0 |    1 |
| design_1_axis_subset_converter_0_0 |    1 |
| design_1_axi_vdma_1_0              |    1 |
| design_1_axi_vdma_0_0              |    1 |
| design_1_auto_us_1                 |    1 |
| design_1_auto_us_0                 |    1 |
| design_1_auto_pc_0                 |    1 |
| design_1_alinx_ov5640_1_0          |    1 |
| design_1_alinx_ov5640_0_0          |    1 |
| dbg_hub                            |    1 |
+------------------------------------+------+


