SIM             = icarus
WAVE            = True
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/serial_in_parallel_out_8bit.sv
TOPLEVEL        = sipo_top
MODULE          = test_sipo
PYTHONPATH      = /src
HASH            = 14-rtl-modification-of-sipo-to-support-the-crc-generation
