
---------- Begin Simulation Statistics ----------
simSeconds                                   0.032997                       # Number of seconds simulated (Second)
simTicks                                  32997387423                       # Number of ticks simulated (Tick)
finalTick                                7045158086967                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   7541.20                       # Real time elapsed on the host (Second)
hostTickRate                                  4375617                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   71685068                       # Number of bytes of host memory used (Byte)
simInsts                                    499029982                       # Number of instructions simulated (Count)
simOps                                      541345076                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    66174                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      71785                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.dcache.demandHits::switch_cpus0.data     20689462                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total         20689462                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::switch_cpus0.data     20689500                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total        20689500                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::switch_cpus0.data      4300745                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        4300745                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::switch_cpus0.data      4300769                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       4300769                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::switch_cpus0.data 156880315329                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 156880315329                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::switch_cpus0.data 156880315329                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 156880315329                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::switch_cpus0.data     24990207                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     24990207                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::switch_cpus0.data     24990269                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     24990269                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::switch_cpus0.data     0.172097                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.172097                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::switch_cpus0.data     0.172098                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.172098                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::switch_cpus0.data 36477.474328                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.demandAvgMissLatency::total 36477.474328                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMissLatency::switch_cpus0.data 36477.270769                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMissLatency::total 36477.270769                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.blockedCycles::no_mshrs      7999239                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs      1188727                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs      6.729248                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.unusedPrefetches           1924522                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu0.dcache.writebacks::writebacks      5079423                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total          5079423                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::switch_cpus0.data      1273784                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      1273784                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::switch_cpus0.data      1273784                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      1273784                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::switch_cpus0.data      3026961                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total      3026961                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.dcache.prefetcher.prefetchers      4263375                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::switch_cpus0.data      3026984                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total      7290359                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrUncacheable::switch_cpus0.data           27                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.dcache.overallMshrUncacheable::total           27                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.dcache.demandMshrMissLatency::switch_cpus0.data  61532423612                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total  61532423612                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.dcache.prefetcher.prefetchers 148095230655                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::switch_cpus0.data  61533794618                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total 209629025273                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrUncacheableLatency::switch_cpus0.data       677586                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.dcache.overallMshrUncacheableLatency::total       677586                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::switch_cpus0.data     0.121126                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.121126                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.dcache.prefetcher.prefetchers          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::switch_cpus0.data     0.121127                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.291728                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::switch_cpus0.data 20328.119065                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 20328.119065                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers 34736.618443                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::switch_cpus0.data 20328.417533                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 28754.280176                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrUncacheableLatency::switch_cpus0.data 25095.777778                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrUncacheableLatency::total 25095.777778                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu0.dcache.replacements               6532494                       # number of replacements (Count)
system.cpu0.dcache.HardPFReq.mshrMisses::cpu0.dcache.prefetcher.prefetchers      4263375                       # number of HardPFReq MSHR misses (Count)
system.cpu0.dcache.HardPFReq.mshrMisses::total      4263375                       # number of HardPFReq MSHR misses (Count)
system.cpu0.dcache.HardPFReq.mshrMissLatency::cpu0.dcache.prefetcher.prefetchers 148095230655                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.HardPFReq.mshrMissLatency::total 148095230655                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.HardPFReq.mshrMissRate::cpu0.dcache.prefetcher.prefetchers          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu0.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu0.dcache.HardPFReq.avgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers 34736.618443                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.HardPFReq.avgMshrMissLatency::total 34736.618443                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.hits::switch_cpus0.data           38                       # number of LoadLockedReq hits (Count)
system.cpu0.dcache.LoadLockedReq.hits::total           38                       # number of LoadLockedReq hits (Count)
system.cpu0.dcache.LoadLockedReq.misses::switch_cpus0.data           33                       # number of LoadLockedReq misses (Count)
system.cpu0.dcache.LoadLockedReq.misses::total           33                       # number of LoadLockedReq misses (Count)
system.cpu0.dcache.LoadLockedReq.missLatency::switch_cpus0.data      1888614                       # number of LoadLockedReq miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.missLatency::total      1888614                       # number of LoadLockedReq miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.accesses::switch_cpus0.data           71                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu0.dcache.LoadLockedReq.accesses::total           71                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu0.dcache.LoadLockedReq.missRate::switch_cpus0.data     0.464789                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.missRate::total     0.464789                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.avgMissLatency::switch_cpus0.data 57230.727273                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.avgMissLatency::total 57230.727273                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.mshrHits::switch_cpus0.data           24                       # number of LoadLockedReq MSHR hits (Count)
system.cpu0.dcache.LoadLockedReq.mshrHits::total           24                       # number of LoadLockedReq MSHR hits (Count)
system.cpu0.dcache.LoadLockedReq.mshrMisses::switch_cpus0.data            9                       # number of LoadLockedReq MSHR misses (Count)
system.cpu0.dcache.LoadLockedReq.mshrMisses::total            9                       # number of LoadLockedReq MSHR misses (Count)
system.cpu0.dcache.LoadLockedReq.mshrMissLatency::switch_cpus0.data       512967                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.mshrMissLatency::total       512967                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.mshrMissRate::switch_cpus0.data     0.126761                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.mshrMissRate::total     0.126761                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.avgMshrMissLatency::switch_cpus0.data 56996.333333                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.avgMshrMissLatency::total 56996.333333                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.hits::switch_cpus0.data     13315380                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total       13315380                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::switch_cpus0.data      1365944                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      1365944                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::switch_cpus0.data 109331766180                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total 109331766180                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::switch_cpus0.data     14681324                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total     14681324                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::switch_cpus0.data     0.093040                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.093040                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::switch_cpus0.data 80041.177515                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 80041.177515                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::switch_cpus0.data      1186555                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      1186555                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::switch_cpus0.data       179389                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total       179389                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrUncacheable::switch_cpus0.data           18                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.dcache.ReadReq.mshrUncacheable::total           18                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::switch_cpus0.data  17314279710                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total  17314279710                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrUncacheableLatency::switch_cpus0.data       677586                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.dcache.ReadReq.mshrUncacheableLatency::total       677586                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::switch_cpus0.data     0.012219                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.012219                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::switch_cpus0.data 96518.068053                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 96518.068053                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus0.data 37643.666667                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrUncacheableLatency::total 37643.666667                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.dcache.SoftPFExReq.hits::switch_cpus0.data           38                       # number of SoftPFExReq hits (Count)
system.cpu0.dcache.SoftPFExReq.hits::total           38                       # number of SoftPFExReq hits (Count)
system.cpu0.dcache.SoftPFExReq.misses::switch_cpus0.data           24                       # number of SoftPFExReq misses (Count)
system.cpu0.dcache.SoftPFExReq.misses::total           24                       # number of SoftPFExReq misses (Count)
system.cpu0.dcache.SoftPFExReq.accesses::switch_cpus0.data           62                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFExReq.accesses::total           62                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFExReq.missRate::switch_cpus0.data     0.387097                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu0.dcache.SoftPFExReq.missRate::total     0.387097                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu0.dcache.SoftPFExReq.mshrMisses::switch_cpus0.data           23                       # number of SoftPFExReq MSHR misses (Count)
system.cpu0.dcache.SoftPFExReq.mshrMisses::total           23                       # number of SoftPFExReq MSHR misses (Count)
system.cpu0.dcache.SoftPFExReq.mshrMissLatency::switch_cpus0.data      1371006                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFExReq.mshrMissLatency::total      1371006                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFExReq.mshrMissRate::switch_cpus0.data     0.370968                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu0.dcache.SoftPFExReq.mshrMissRate::total     0.370968                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu0.dcache.SoftPFExReq.avgMshrMissLatency::switch_cpus0.data 59608.956522                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFExReq.avgMshrMissLatency::total 59608.956522                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.hits::switch_cpus0.data           56                       # number of StoreCondReq hits (Count)
system.cpu0.dcache.StoreCondReq.hits::total           56                       # number of StoreCondReq hits (Count)
system.cpu0.dcache.StoreCondReq.misses::switch_cpus0.data            8                       # number of StoreCondReq misses (Count)
system.cpu0.dcache.StoreCondReq.misses::total            8                       # number of StoreCondReq misses (Count)
system.cpu0.dcache.StoreCondReq.missLatency::switch_cpus0.data       183729                       # number of StoreCondReq miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.missLatency::total       183729                       # number of StoreCondReq miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.accesses::switch_cpus0.data           64                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu0.dcache.StoreCondReq.accesses::total           64                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu0.dcache.StoreCondReq.missRate::switch_cpus0.data     0.125000                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.missRate::total     0.125000                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.avgMissLatency::switch_cpus0.data 22966.125000                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.avgMissLatency::total 22966.125000                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.mshrMisses::switch_cpus0.data            8                       # number of StoreCondReq MSHR misses (Count)
system.cpu0.dcache.StoreCondReq.mshrMisses::total            8                       # number of StoreCondReq MSHR misses (Count)
system.cpu0.dcache.StoreCondReq.mshrMissLatency::switch_cpus0.data       183729                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.mshrMissLatency::total       183729                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.mshrMissRate::switch_cpus0.data     0.125000                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.mshrMissRate::total     0.125000                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.avgMshrMissLatency::switch_cpus0.data 22966.125000                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.avgMshrMissLatency::total 22966.125000                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::switch_cpus0.data      7374082                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total       7374082                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::switch_cpus0.data      2934801                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total      2934801                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::switch_cpus0.data  47548549149                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total  47548549149                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::switch_cpus0.data     10308883                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total     10308883                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::switch_cpus0.data     0.284687                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.284687                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::switch_cpus0.data 16201.626328                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 16201.626328                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::switch_cpus0.data        87229                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total        87229                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::switch_cpus0.data      2847572                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total      2847572                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrUncacheable::switch_cpus0.data            9                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.dcache.WriteReq.mshrUncacheable::total            9                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::switch_cpus0.data  44218143902                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total  44218143902                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::switch_cpus0.data     0.276225                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.276225                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::switch_cpus0.data 15528.367290                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 15528.367290                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu0.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.prefetcher.prefetchers.pfIssued      5626353                       # number of hwpf issued (Count)
system.cpu0.dcache.prefetcher.prefetchers.pfIdentified     10440282                       # number of prefetch candidates identified (Count)
system.cpu0.dcache.prefetcher.prefetchers.pfBufferHit      3420109                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu0.dcache.prefetcher.prefetchers.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu0.dcache.prefetcher.prefetchers.pfRemovedFull       861309                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu0.dcache.prefetcher.prefetchers.pfSpanPage       111882                       # number of prefetches that crossed the page (Count)
system.cpu0.dcache.prefetcher.prefetchers.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse         1023.999923                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs            28191917                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs           6533520                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs              4.314966                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.dcache.prefetcher.prefetchers   678.800871                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.occupancies::switch_cpus0.data   345.199052                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.dcache.prefetcher.prefetchers     0.662891                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::switch_cpus0.data     0.337108                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1022          694                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.occupanciesTaskId::1024          330                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1022::0          682                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1022::1           12                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0          321                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1            8                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1022     0.677734                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.ratioOccsTaskId::1024     0.322266                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses         106494112                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses        106494112                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu0.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu0.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu0.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu0.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu0.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu0.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu0.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu0.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu0.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu0.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu0.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu0.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu0.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu0.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu0.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu0.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu0.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu0.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu0.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu0.icache.demandHits::switch_cpus0.inst      6693657                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total          6693657                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::switch_cpus0.inst      6693657                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total         6693657                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::switch_cpus0.inst         1392                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           1392                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::switch_cpus0.inst         1392                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          1392                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::switch_cpus0.inst     37512930                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total     37512930                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::switch_cpus0.inst     37512930                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total     37512930                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::switch_cpus0.inst      6695049                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total      6695049                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::switch_cpus0.inst      6695049                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total      6695049                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::switch_cpus0.inst     0.000208                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000208                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::switch_cpus0.inst     0.000208                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000208                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::switch_cpus0.inst 26948.943966                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.demandAvgMissLatency::total 26948.943966                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMissLatency::switch_cpus0.inst 26948.943966                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMissLatency::total 26948.943966                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         1037                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             1037                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::switch_cpus0.inst           92                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total           92                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::switch_cpus0.inst           92                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total           92                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::switch_cpus0.inst         1300                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         1300                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::switch_cpus0.inst         1300                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         1300                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::switch_cpus0.inst     33891585                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total     33891585                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::switch_cpus0.inst     33891585                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total     33891585                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::switch_cpus0.inst     0.000194                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000194                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::switch_cpus0.inst     0.000194                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000194                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::switch_cpus0.inst 26070.450000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 26070.450000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMshrMissLatency::switch_cpus0.inst 26070.450000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 26070.450000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.replacements                  1037                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::switch_cpus0.inst      6693657                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total        6693657                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::switch_cpus0.inst         1392                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         1392                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::switch_cpus0.inst     37512930                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total     37512930                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::switch_cpus0.inst      6695049                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total      6695049                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::switch_cpus0.inst     0.000208                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000208                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::switch_cpus0.inst 26948.943966                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 26948.943966                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::switch_cpus0.inst           92                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total           92                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::switch_cpus0.inst         1300                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         1300                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::switch_cpus0.inst     33891585                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total     33891585                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::switch_cpus0.inst     0.000194                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000194                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::switch_cpus0.inst 26070.450000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 26070.450000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          383.645412                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs             7362274                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              1447                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           5087.957153                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst     1.470758                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.occupancies::switch_cpus0.inst   382.174654                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.002873                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::switch_cpus0.inst     0.746435                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.749307                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          410                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::2           71                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::3          130                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          209                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.800781                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses          26781496                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses         26781496                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.demandHits::cpu0.dcache.prefetcher.prefetchers      2001969                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::switch_cpus0.inst          895                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::switch_cpus0.data      1607043                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::switch_cpus0.mmu.dtb.walker       141850                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::switch_cpus0.mmu.itb.walker           85                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::total         3751842                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.overallHits::cpu0.dcache.prefetcher.prefetchers      2001969                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::switch_cpus0.inst          895                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::switch_cpus0.data      1607043                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::switch_cpus0.mmu.dtb.walker       141850                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::switch_cpus0.mmu.itb.walker           85                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::total        3751842                       # number of overall hits (Count)
system.cpu0.l2cache.demandMisses::cpu0.dcache.prefetcher.prefetchers      2261406                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::switch_cpus0.inst          405                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::switch_cpus0.data       662061                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::switch_cpus0.mmu.dtb.walker         6336                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::switch_cpus0.mmu.itb.walker           32                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::total       2930240                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.overallMisses::cpu0.dcache.prefetcher.prefetchers      2261406                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::switch_cpus0.inst          405                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::switch_cpus0.data       662061                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::switch_cpus0.mmu.dtb.walker         6336                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::switch_cpus0.mmu.itb.walker           32                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::total      2930240                       # number of overall misses (Count)
system.cpu0.l2cache.demandMissLatency::cpu0.dcache.prefetcher.prefetchers 136907202581                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::switch_cpus0.inst     28711683                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::switch_cpus0.data  47166133014                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::switch_cpus0.mmu.dtb.walker    371999628                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::switch_cpus0.mmu.itb.walker      2104284                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::total 184476151190                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::cpu0.dcache.prefetcher.prefetchers 136907202581                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::switch_cpus0.inst     28711683                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::switch_cpus0.data  47166133014                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::switch_cpus0.mmu.dtb.walker    371999628                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::switch_cpus0.mmu.itb.walker      2104284                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::total 184476151190                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.demandAccesses::cpu0.dcache.prefetcher.prefetchers      4263375                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::switch_cpus0.inst         1300                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::switch_cpus0.data      2269104                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::switch_cpus0.mmu.dtb.walker       148186                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::switch_cpus0.mmu.itb.walker          117                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::total      6682082                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu0.dcache.prefetcher.prefetchers      4263375                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::switch_cpus0.inst         1300                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::switch_cpus0.data      2269104                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::switch_cpus0.mmu.dtb.walker       148186                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::switch_cpus0.mmu.itb.walker          117                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::total      6682082                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.demandMissRate::cpu0.dcache.prefetcher.prefetchers     0.530426                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::switch_cpus0.inst     0.311538                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::switch_cpus0.data     0.291772                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::switch_cpus0.mmu.dtb.walker     0.042757                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::switch_cpus0.mmu.itb.walker     0.273504                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::total     0.438522                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu0.dcache.prefetcher.prefetchers     0.530426                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::switch_cpus0.inst     0.311538                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::switch_cpus0.data     0.291772                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::switch_cpus0.mmu.dtb.walker     0.042757                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::switch_cpus0.mmu.itb.walker     0.273504                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::total     0.438522                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.demandAvgMissLatency::cpu0.dcache.prefetcher.prefetchers 60540.744378                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMissLatency::switch_cpus0.inst 70893.044444                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMissLatency::switch_cpus0.data 71241.370529                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMissLatency::switch_cpus0.mmu.dtb.walker 58712.062500                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMissLatency::switch_cpus0.mmu.itb.walker 65758.875000                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMissLatency::total 62955.986946                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMissLatency::cpu0.dcache.prefetcher.prefetchers 60540.744378                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMissLatency::switch_cpus0.inst 70893.044444                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMissLatency::switch_cpus0.data 71241.370529                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMissLatency::switch_cpus0.mmu.dtb.walker 58712.062500                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMissLatency::switch_cpus0.mmu.itb.walker 65758.875000                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMissLatency::total 62955.986946                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.blockedCycles::no_mshrs            6                       # number of cycles access was blocked (Cycle)
system.cpu0.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2cache.blockedCauses::no_mshrs            1                       # number of times access was blocked (Count)
system.cpu0.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.l2cache.avgBlocked::no_mshrs            6                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2cache.unusedPrefetches             1313                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu0.l2cache.writebacks::writebacks      2350925                       # number of writebacks (Count)
system.cpu0.l2cache.writebacks::total         2350925                       # number of writebacks (Count)
system.cpu0.l2cache.demandMshrHits::cpu0.dcache.prefetcher.prefetchers        98565                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.l2cache.demandMshrHits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.l2cache.demandMshrHits::switch_cpus0.data        19804                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.l2cache.demandMshrHits::total       118373                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.l2cache.overallMshrHits::cpu0.dcache.prefetcher.prefetchers        98565                       # number of overall MSHR hits (Count)
system.cpu0.l2cache.overallMshrHits::switch_cpus0.inst            4                       # number of overall MSHR hits (Count)
system.cpu0.l2cache.overallMshrHits::switch_cpus0.data        19804                       # number of overall MSHR hits (Count)
system.cpu0.l2cache.overallMshrHits::total       118373                       # number of overall MSHR hits (Count)
system.cpu0.l2cache.demandMshrMisses::cpu0.dcache.prefetcher.prefetchers      2162841                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::switch_cpus0.inst          401                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::switch_cpus0.data       642257                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::switch_cpus0.mmu.dtb.walker         6336                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::switch_cpus0.mmu.itb.walker           32                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::total      2811867                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu0.dcache.prefetcher.prefetchers      2162841                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu0.l2cache.prefetcher.prefetchers       332760                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::switch_cpus0.inst          401                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::switch_cpus0.data       642257                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::switch_cpus0.mmu.dtb.walker         6336                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::switch_cpus0.mmu.itb.walker           32                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::total      3144627                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrUncacheable::switch_cpus0.data           27                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.l2cache.overallMshrUncacheable::total           27                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.l2cache.demandMshrMissLatency::cpu0.dcache.prefetcher.prefetchers 130240123032                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::switch_cpus0.inst     28544061                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::switch_cpus0.data  45584446089                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::switch_cpus0.mmu.dtb.walker    371999628                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::switch_cpus0.mmu.itb.walker      2104284                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::total 176227217094                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu0.dcache.prefetcher.prefetchers 130240123032                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers  25624491803                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::switch_cpus0.inst     28544061                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::switch_cpus0.data  45584446089                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::switch_cpus0.mmu.dtb.walker    371999628                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::switch_cpus0.mmu.itb.walker      2104284                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::total 201851708897                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrUncacheableLatency::switch_cpus0.data       648102                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.l2cache.overallMshrUncacheableLatency::total       648102                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.l2cache.demandMshrMissRate::cpu0.dcache.prefetcher.prefetchers     0.507307                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::switch_cpus0.inst     0.308462                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::switch_cpus0.data     0.283044                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::switch_cpus0.mmu.dtb.walker     0.042757                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::switch_cpus0.mmu.itb.walker     0.273504                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::total     0.420807                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu0.dcache.prefetcher.prefetchers     0.507307                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu0.l2cache.prefetcher.prefetchers          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::switch_cpus0.inst     0.308462                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::switch_cpus0.data     0.283044                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::switch_cpus0.mmu.dtb.walker     0.042757                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::switch_cpus0.mmu.itb.walker     0.273504                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::total     0.470606                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.demandAvgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers 60217.150975                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::switch_cpus0.inst 71182.197007                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::switch_cpus0.data 70975.397838                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::switch_cpus0.mmu.dtb.walker 58712.062500                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::switch_cpus0.mmu.itb.walker 65758.875000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::total 62672.671607                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers 60217.150975                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers 77005.925601                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::switch_cpus0.inst 71182.197007                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::switch_cpus0.data 70975.397838                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::switch_cpus0.mmu.dtb.walker 58712.062500                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::switch_cpus0.mmu.itb.walker 65758.875000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::total 64189.396357                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrUncacheableLatency::switch_cpus0.data 24003.777778                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrUncacheableLatency::total 24003.777778                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu0.l2cache.replacements              3145301                       # number of replacements (Count)
system.cpu0.l2cache.CleanEvict.mshrMisses::writebacks           41                       # number of CleanEvict MSHR misses (Count)
system.cpu0.l2cache.CleanEvict.mshrMisses::total           41                       # number of CleanEvict MSHR misses (Count)
system.cpu0.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu0.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu0.l2cache.HardPFReq.mshrMisses::cpu0.l2cache.prefetcher.prefetchers       332760                       # number of HardPFReq MSHR misses (Count)
system.cpu0.l2cache.HardPFReq.mshrMisses::total       332760                       # number of HardPFReq MSHR misses (Count)
system.cpu0.l2cache.HardPFReq.mshrMissLatency::cpu0.l2cache.prefetcher.prefetchers  25624491803                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu0.l2cache.HardPFReq.mshrMissLatency::total  25624491803                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu0.l2cache.HardPFReq.mshrMissRate::cpu0.l2cache.prefetcher.prefetchers          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu0.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu0.l2cache.HardPFReq.avgMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers 77005.925601                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.HardPFReq.avgMshrMissLatency::total 77005.925601                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.InvalidateReq.hits::switch_cpus0.data            4                       # number of InvalidateReq hits (Count)
system.cpu0.l2cache.InvalidateReq.hits::total            4                       # number of InvalidateReq hits (Count)
system.cpu0.l2cache.InvalidateReq.misses::switch_cpus0.data           10                       # number of InvalidateReq misses (Count)
system.cpu0.l2cache.InvalidateReq.misses::total           10                       # number of InvalidateReq misses (Count)
system.cpu0.l2cache.InvalidateReq.missLatency::switch_cpus0.data        26754                       # number of InvalidateReq miss ticks (Tick)
system.cpu0.l2cache.InvalidateReq.missLatency::total        26754                       # number of InvalidateReq miss ticks (Tick)
system.cpu0.l2cache.InvalidateReq.accesses::switch_cpus0.data           14                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu0.l2cache.InvalidateReq.accesses::total           14                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu0.l2cache.InvalidateReq.missRate::switch_cpus0.data     0.714286                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.missRate::total     0.714286                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.avgMissLatency::switch_cpus0.data  2675.400000                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu0.l2cache.InvalidateReq.avgMissLatency::total  2675.400000                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu0.l2cache.InvalidateReq.mshrMisses::switch_cpus0.data           10                       # number of InvalidateReq MSHR misses (Count)
system.cpu0.l2cache.InvalidateReq.mshrMisses::total           10                       # number of InvalidateReq MSHR misses (Count)
system.cpu0.l2cache.InvalidateReq.mshrMissLatency::switch_cpus0.data       219765                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu0.l2cache.InvalidateReq.mshrMissLatency::total       219765                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu0.l2cache.InvalidateReq.mshrMissRate::switch_cpus0.data     0.714286                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.mshrMissRate::total     0.714286                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.avgMshrMissLatency::switch_cpus0.data 21976.500000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.InvalidateReq.avgMshrMissLatency::total 21976.500000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.hits::switch_cpus0.inst          895                       # number of ReadCleanReq hits (Count)
system.cpu0.l2cache.ReadCleanReq.hits::total          895                       # number of ReadCleanReq hits (Count)
system.cpu0.l2cache.ReadCleanReq.misses::switch_cpus0.inst          405                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.misses::total          405                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.missLatency::switch_cpus0.inst     28711683                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.missLatency::total     28711683                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.accesses::switch_cpus0.inst         1300                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.accesses::total         1300                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.missRate::switch_cpus0.inst     0.311538                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.missRate::total     0.311538                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.avgMissLatency::switch_cpus0.inst 70893.044444                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.avgMissLatency::total 70893.044444                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.mshrHits::switch_cpus0.inst            4                       # number of ReadCleanReq MSHR hits (Count)
system.cpu0.l2cache.ReadCleanReq.mshrHits::total            4                       # number of ReadCleanReq MSHR hits (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMisses::switch_cpus0.inst          401                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMisses::total          401                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMissLatency::switch_cpus0.inst     28544061                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.mshrMissLatency::total     28544061                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.mshrMissRate::switch_cpus0.inst     0.308462                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.mshrMissRate::total     0.308462                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.avgMshrMissLatency::switch_cpus0.inst 71182.197007                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.avgMshrMissLatency::total 71182.197007                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.hits::cpu0.dcache.prefetcher.prefetchers           54                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.hits::switch_cpus0.data      1580800                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.hits::total      1580854                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.misses::cpu0.dcache.prefetcher.prefetchers           54                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.misses::switch_cpus0.data       508906                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.misses::total       508960                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.missLatency::cpu0.dcache.prefetcher.prefetchers      1683045                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.missLatency::switch_cpus0.data  30262247379                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.missLatency::total  30263930424                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.accesses::cpu0.dcache.prefetcher.prefetchers          108                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.accesses::switch_cpus0.data      2089706                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.accesses::total      2089814                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.missRate::cpu0.dcache.prefetcher.prefetchers     0.500000                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.missRate::switch_cpus0.data     0.243530                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.missRate::total     0.243543                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.avgMissLatency::cpu0.dcache.prefetcher.prefetchers 31167.500000                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMissLatency::switch_cpus0.data 59465.298855                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMissLatency::total 59462.296495                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.mshrHits::cpu0.dcache.prefetcher.prefetchers            1                       # number of ReadExReq MSHR hits (Count)
system.cpu0.l2cache.ReadExReq.mshrHits::switch_cpus0.data         5649                       # number of ReadExReq MSHR hits (Count)
system.cpu0.l2cache.ReadExReq.mshrHits::total         5650                       # number of ReadExReq MSHR hits (Count)
system.cpu0.l2cache.ReadExReq.mshrMisses::cpu0.dcache.prefetcher.prefetchers           53                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMisses::switch_cpus0.data       503257                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMisses::total       503310                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::cpu0.dcache.prefetcher.prefetchers      1676220                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::switch_cpus0.data  29903343288                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::total  29905019508                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissRate::cpu0.dcache.prefetcher.prefetchers     0.490741                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.mshrMissRate::switch_cpus0.data     0.240827                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.mshrMissRate::total     0.240840                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers 31626.792453                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::switch_cpus0.data 59419.627125                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::total 59416.700459                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.hits::switch_cpus0.mmu.dtb.walker       141850                       # number of ReadReq hits (Count)
system.cpu0.l2cache.ReadReq.hits::switch_cpus0.mmu.itb.walker           85                       # number of ReadReq hits (Count)
system.cpu0.l2cache.ReadReq.hits::total        141935                       # number of ReadReq hits (Count)
system.cpu0.l2cache.ReadReq.misses::switch_cpus0.mmu.dtb.walker         6336                       # number of ReadReq misses (Count)
system.cpu0.l2cache.ReadReq.misses::switch_cpus0.mmu.itb.walker           32                       # number of ReadReq misses (Count)
system.cpu0.l2cache.ReadReq.misses::total         6368                       # number of ReadReq misses (Count)
system.cpu0.l2cache.ReadReq.missLatency::switch_cpus0.mmu.dtb.walker    371999628                       # number of ReadReq miss ticks (Tick)
system.cpu0.l2cache.ReadReq.missLatency::switch_cpus0.mmu.itb.walker      2104284                       # number of ReadReq miss ticks (Tick)
system.cpu0.l2cache.ReadReq.missLatency::total    374103912                       # number of ReadReq miss ticks (Tick)
system.cpu0.l2cache.ReadReq.accesses::switch_cpus0.mmu.dtb.walker       148186                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadReq.accesses::switch_cpus0.mmu.itb.walker          117                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadReq.accesses::total       148303                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadReq.missRate::switch_cpus0.mmu.dtb.walker     0.042757                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.missRate::switch_cpus0.mmu.itb.walker     0.273504                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.missRate::total     0.042939                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.avgMissLatency::switch_cpus0.mmu.dtb.walker 58712.062500                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMissLatency::switch_cpus0.mmu.itb.walker 65758.875000                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMissLatency::total 58747.473618                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.mshrMisses::switch_cpus0.mmu.dtb.walker         6336                       # number of ReadReq MSHR misses (Count)
system.cpu0.l2cache.ReadReq.mshrMisses::switch_cpus0.mmu.itb.walker           32                       # number of ReadReq MSHR misses (Count)
system.cpu0.l2cache.ReadReq.mshrMisses::total         6368                       # number of ReadReq MSHR misses (Count)
system.cpu0.l2cache.ReadReq.mshrUncacheable::switch_cpus0.data           18                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.l2cache.ReadReq.mshrUncacheable::total           18                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.l2cache.ReadReq.mshrMissLatency::switch_cpus0.mmu.dtb.walker    371999628                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrMissLatency::switch_cpus0.mmu.itb.walker      2104284                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrMissLatency::total    374103912                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrUncacheableLatency::switch_cpus0.data       648102                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrUncacheableLatency::total       648102                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrMissRate::switch_cpus0.mmu.dtb.walker     0.042757                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.mshrMissRate::switch_cpus0.mmu.itb.walker     0.273504                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.mshrMissRate::total     0.042939                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.avgMshrMissLatency::switch_cpus0.mmu.dtb.walker 58712.062500                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMshrMissLatency::switch_cpus0.mmu.itb.walker 65758.875000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMshrMissLatency::total 58747.473618                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMshrUncacheableLatency::switch_cpus0.data 36005.666667                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMshrUncacheableLatency::total 36005.666667                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.hits::cpu0.dcache.prefetcher.prefetchers      2001915                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.hits::switch_cpus0.data        26243                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.hits::total      2028158                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.misses::cpu0.dcache.prefetcher.prefetchers      2261352                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.misses::switch_cpus0.data       153155                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.misses::total      2414507                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.missLatency::cpu0.dcache.prefetcher.prefetchers 136905519536                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.missLatency::switch_cpus0.data  16903885635                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.missLatency::total 153809405171                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.accesses::cpu0.dcache.prefetcher.prefetchers      4263267                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.accesses::switch_cpus0.data       179398                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.accesses::total      4442665                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.missRate::cpu0.dcache.prefetcher.prefetchers     0.530427                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.missRate::switch_cpus0.data     0.853716                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.missRate::total     0.543482                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::cpu0.dcache.prefetcher.prefetchers 60541.445797                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::switch_cpus0.data 110371.098789                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::total 63702.198905                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.mshrHits::cpu0.dcache.prefetcher.prefetchers        98564                       # number of ReadSharedReq MSHR hits (Count)
system.cpu0.l2cache.ReadSharedReq.mshrHits::switch_cpus0.data        14155                       # number of ReadSharedReq MSHR hits (Count)
system.cpu0.l2cache.ReadSharedReq.mshrHits::total       112719                       # number of ReadSharedReq MSHR hits (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMisses::cpu0.dcache.prefetcher.prefetchers      2162788                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMisses::switch_cpus0.data       139000                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMisses::total      2301788                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::cpu0.dcache.prefetcher.prefetchers 130238446812                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::switch_cpus0.data  15681102801                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::total 145919549613                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::cpu0.dcache.prefetcher.prefetchers     0.507308                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::switch_cpus0.data     0.774814                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::total     0.518110                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers 60217.851593                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::switch_cpus0.data 112813.689216                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::total 63394.000496                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.SCUpgradeReq.misses::switch_cpus0.data            8                       # number of SCUpgradeReq misses (Count)
system.cpu0.l2cache.SCUpgradeReq.misses::total            8                       # number of SCUpgradeReq misses (Count)
system.cpu0.l2cache.SCUpgradeReq.missLatency::switch_cpus0.data       170625                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu0.l2cache.SCUpgradeReq.missLatency::total       170625                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu0.l2cache.SCUpgradeReq.accesses::switch_cpus0.data            8                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.SCUpgradeReq.accesses::total            8                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.SCUpgradeReq.missRate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu0.l2cache.SCUpgradeReq.missRate::total            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu0.l2cache.SCUpgradeReq.avgMissLatency::switch_cpus0.data 21328.125000                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.SCUpgradeReq.avgMissLatency::total 21328.125000                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.SCUpgradeReq.mshrMisses::switch_cpus0.data            8                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu0.l2cache.SCUpgradeReq.mshrMisses::total            8                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu0.l2cache.SCUpgradeReq.mshrMissLatency::switch_cpus0.data       170625                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.SCUpgradeReq.mshrMissLatency::total       170625                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.SCUpgradeReq.mshrMissRate::switch_cpus0.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu0.l2cache.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu0.l2cache.SCUpgradeReq.avgMshrMissLatency::switch_cpus0.data 21328.125000                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.SCUpgradeReq.avgMshrMissLatency::total 21328.125000                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.hits::switch_cpus0.data       772255                       # number of UpgradeReq hits (Count)
system.cpu0.l2cache.UpgradeReq.hits::total       772255                       # number of UpgradeReq hits (Count)
system.cpu0.l2cache.UpgradeReq.misses::switch_cpus0.data           73                       # number of UpgradeReq misses (Count)
system.cpu0.l2cache.UpgradeReq.misses::total           73                       # number of UpgradeReq misses (Count)
system.cpu0.l2cache.UpgradeReq.missLatency::switch_cpus0.data      1471197                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.missLatency::total      1471197                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.accesses::switch_cpus0.data       772328                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.accesses::total       772328                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.missRate::switch_cpus0.data     0.000095                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.missRate::total     0.000095                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.avgMissLatency::switch_cpus0.data 20153.383562                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.avgMissLatency::total 20153.383562                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.mshrMisses::switch_cpus0.data           73                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2cache.UpgradeReq.mshrMisses::total           73                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2cache.UpgradeReq.mshrMissLatency::switch_cpus0.data      1471197                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.mshrMissLatency::total      1471197                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.mshrMissRate::switch_cpus0.data     0.000095                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.mshrMissRate::total     0.000095                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.avgMshrMissLatency::switch_cpus0.data 20153.383562                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.avgMshrMissLatency::total 20153.383562                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.WriteReq.mshrUncacheable::switch_cpus0.data            9                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.l2cache.WriteReq.mshrUncacheable::total            9                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.l2cache.WritebackClean.hits::writebacks         1037                       # number of WritebackClean hits (Count)
system.cpu0.l2cache.WritebackClean.hits::total         1037                       # number of WritebackClean hits (Count)
system.cpu0.l2cache.WritebackClean.accesses::writebacks         1037                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackClean.accesses::total         1037                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackDirty.hits::writebacks      5079422                       # number of WritebackDirty hits (Count)
system.cpu0.l2cache.WritebackDirty.hits::total      5079422                       # number of WritebackDirty hits (Count)
system.cpu0.l2cache.WritebackDirty.accesses::writebacks      5079422                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackDirty.accesses::total      5079422                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.prefetcher.pfIssued             0                       # number of hwpf issued (Count)
system.cpu0.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.prefetcher.prefetchers.pfIssued       643079                       # number of hwpf issued (Count)
system.cpu0.l2cache.prefetcher.prefetchers.pfIdentified       654864                       # number of prefetch candidates identified (Count)
system.cpu0.l2cache.prefetcher.prefetchers.pfBufferHit          228                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu0.l2cache.prefetcher.prefetchers.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu0.l2cache.prefetcher.prefetchers.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu0.l2cache.prefetcher.prefetchers.pfSpanPage        17384                       # number of prefetches that crossed the page (Count)
system.cpu0.l2cache.prefetcher.prefetchers.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.tags.tagsInUse       32767.994003                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.l2cache.tags.totalRefs           14353261                       # Total number of references to valid blocks. (Count)
system.cpu0.l2cache.tags.sampledRefs          3178081                       # Sample count of references to valid blocks. (Count)
system.cpu0.l2cache.tags.avgRefs             4.516330                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.l2cache.tags.warmupTick                 0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.l2cache.tags.occupancies::writebacks     9.119298                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.dcache.prefetcher.prefetchers 22630.560197                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.l2cache.prefetcher.prefetchers  3368.068533                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.mmu.dtb.walker     1.177206                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::switch_cpus0.inst     3.707788                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::switch_cpus0.data  6689.651522                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::switch_cpus0.mmu.dtb.walker    65.402552                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::switch_cpus0.mmu.itb.walker     0.306906                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.avgOccs::writebacks     0.000278                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.dcache.prefetcher.prefetchers     0.690630                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.l2cache.prefetcher.prefetchers     0.102785                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.mmu.dtb.walker     0.000036                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::switch_cpus0.inst     0.000113                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::switch_cpus0.data     0.204152                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::switch_cpus0.mmu.dtb.walker     0.001996                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::switch_cpus0.mmu.itb.walker     0.000009                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::total      1.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.occupanciesTaskId::1022        24920                       # Occupied blocks per task id (Count)
system.cpu0.l2cache.tags.occupanciesTaskId::1023           52                       # Occupied blocks per task id (Count)
system.cpu0.l2cache.tags.occupanciesTaskId::1024         7796                       # Occupied blocks per task id (Count)
system.cpu0.l2cache.tags.ageTaskId_1022::0          612                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1022::1         5076                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1022::2        19232                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1023::0            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1023::1           12                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1023::2           36                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1023::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1023::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::0          150                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::1         1562                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::2         6084                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ratioOccsTaskId::1022     0.760498                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.l2cache.tags.ratioOccsTaskId::1023     0.001587                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.l2cache.tags.ratioOccsTaskId::1024     0.237915                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.l2cache.tags.tagAccesses        115048937                       # Number of tag accesses (Count)
system.cpu0.l2cache.tags.dataAccesses       115048937                       # Number of data accesses (Count)
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.dtb.instHits                        0                       # ITB inst hits (Count)
system.cpu0.mmu.dtb.instMisses                      0                       # ITB inst misses (Count)
system.cpu0.mmu.dtb.readHits                        0                       # DTB read hits (Count)
system.cpu0.mmu.dtb.readMisses                      0                       # DTB read misses (Count)
system.cpu0.mmu.dtb.writeHits                       0                       # DTB write hits (Count)
system.cpu0.mmu.dtb.writeMisses                     0                       # DTB write misses (Count)
system.cpu0.mmu.dtb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.dtb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.dtb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.dtb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.dtb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.dtb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.dtb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu0.mmu.dtb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
system.cpu0.mmu.dtb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu0.mmu.dtb.permsFaults                     0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu0.mmu.dtb.readAccesses                    0                       # DTB read accesses (Count)
system.cpu0.mmu.dtb.writeAccesses                   0                       # DTB write accesses (Count)
system.cpu0.mmu.dtb.instAccesses                    0                       # ITB inst accesses (Count)
system.cpu0.mmu.dtb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.dtb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.dtb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.dtb.walker.walks                    0                       # Table walker walks requested (Count)
system.cpu0.mmu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.instHits                        0                       # ITB inst hits (Count)
system.cpu0.mmu.itb.instMisses                      0                       # ITB inst misses (Count)
system.cpu0.mmu.itb.readHits                        0                       # DTB read hits (Count)
system.cpu0.mmu.itb.readMisses                      0                       # DTB read misses (Count)
system.cpu0.mmu.itb.writeHits                       0                       # DTB write hits (Count)
system.cpu0.mmu.itb.writeMisses                     0                       # DTB write misses (Count)
system.cpu0.mmu.itb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.itb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.itb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.itb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.itb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.itb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu0.mmu.itb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
system.cpu0.mmu.itb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu0.mmu.itb.permsFaults                     0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu0.mmu.itb.readAccesses                    0                       # DTB read accesses (Count)
system.cpu0.mmu.itb.writeAccesses                   0                       # DTB write accesses (Count)
system.cpu0.mmu.itb.instAccesses                    0                       # ITB inst accesses (Count)
system.cpu0.mmu.itb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.itb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.itb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.walker.walks                    0                       # Table walker walks requested (Count)
system.cpu0.mmu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::OFF  35971403933                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.toL2Bus.transDist::ReadReq         148321                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadResp       4592452                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WriteReq             9                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WriteResp            9                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WritebackDirty      7430347                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WritebackClean         1037                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::CleanEvict      2249439                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::HardPFReq       473440                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeReq       772331                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::SCUpgradeReq            8                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeResp       772336                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadExReq      2089819                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadExResp      2089816                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadCleanReq         1300                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadSharedReq      4446621                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::InvalidateReq           14                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::InvalidateResp           14                       # Transaction distribution (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         3637                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     21142373                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.mmu.itb.walker.dma::system.cpu0.l2cache.cpu_side_port          234                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.mmu.dtb.walker.dma::system.cpu0.l2cache.cpu_side_port       296372                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount::total          21442616                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktSize_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port       149568                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    743172524                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize_system.cpu0.mmu.itb.walker.dma::system.cpu0.l2cache.cpu_side_port          936                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize_system.cpu0.mmu.dtb.walker.dma::system.cpu0.l2cache.cpu_side_port      1185488                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize::total          744508516                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.snoops                    3624861                       # Total snoops (Count)
system.cpu0.toL2Bus.snoopTraffic            150469696                       # Total snoop traffic (Byte)
system.cpu0.toL2Bus.snoopFanout::samples     11079156                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::mean        0.000704                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::stdev       0.026558                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::0           11071369     99.93%     99.93% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::1               7776      0.07%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::2                 11      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::max_value            2                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::total       11079156                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.toL2Bus.reqLayer0.occupancy    7180922638                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.reqLayer0.utilization          0.2                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer0.occupancy      1174860                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer1.occupancy   6140239556                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer1.utilization          0.2                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer2.occupancy        72586                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer3.occupancy     88182020                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.snoopLayer0.occupancy       134324                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.snoop_filter.totRequests     13839659                       # Total number of requests made to the snoop filter. (Count)
system.cpu0.toL2Bus.snoop_filter.hitSingleRequests      7305867                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.hitMultiRequests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.totSnoops         7778                       # Total number of snoops made to the snoop filter. (Count)
system.cpu0.toL2Bus.snoop_filter.hitSingleSnoops         7767                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.hitMultiSnoops           11                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu1.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.dcache.demandHits::switch_cpus1.data     36321796                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total         36321796                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::switch_cpus1.data     36340245                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total        36340245                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::switch_cpus1.data      3359471                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total        3359471                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::switch_cpus1.data      3359614                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total       3359614                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::switch_cpus1.data  21423794367                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total  21423794367                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::switch_cpus1.data  21423794367                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total  21423794367                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::switch_cpus1.data     39681267                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total     39681267                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::switch_cpus1.data     39699859                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total     39699859                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::switch_cpus1.data     0.084661                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.084661                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::switch_cpus1.data     0.084625                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.084625                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::switch_cpus1.data  6377.133295                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.demandAvgMissLatency::total  6377.133295                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMissLatency::switch_cpus1.data  6376.861856                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMissLatency::total  6376.861856                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.blockedCycles::no_mshrs       186929                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets        67270                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs        12920                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets         1157                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     14.468189                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets    58.141746                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.unusedPrefetches           1430961                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu1.dcache.writebacks::writebacks       860904                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total           860904                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::switch_cpus1.data      2266360                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total      2266360                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::switch_cpus1.data      2266360                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total      2266360                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::switch_cpus1.data      1093111                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total      1093111                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.dcache.prefetcher.prefetchers      2319610                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::switch_cpus1.data      1093249                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total      3412859                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrUncacheable::switch_cpus1.data           27                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.dcache.overallMshrUncacheable::total           27                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.dcache.demandMshrMissLatency::switch_cpus1.data   7954677602                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total   7954677602                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.dcache.prefetcher.prefetchers  17712040911                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::switch_cpus1.data   7957225784                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total  25669266695                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrUncacheableLatency::switch_cpus1.data       657930                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu1.dcache.overallMshrUncacheableLatency::total       657930                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::switch_cpus1.data     0.027547                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.027547                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.dcache.prefetcher.prefetchers          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::switch_cpus1.data     0.027538                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.085967                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::switch_cpus1.data  7277.099583                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total  7277.099583                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers  7635.783994                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::switch_cpus1.data  7278.511834                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total  7521.338179                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrUncacheableLatency::switch_cpus1.data 24367.777778                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrUncacheableLatency::total 24367.777778                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu1.dcache.replacements               3412716                       # number of replacements (Count)
system.cpu1.dcache.HardPFReq.mshrMisses::cpu1.dcache.prefetcher.prefetchers      2319610                       # number of HardPFReq MSHR misses (Count)
system.cpu1.dcache.HardPFReq.mshrMisses::total      2319610                       # number of HardPFReq MSHR misses (Count)
system.cpu1.dcache.HardPFReq.mshrMissLatency::cpu1.dcache.prefetcher.prefetchers  17712040911                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.HardPFReq.mshrMissLatency::total  17712040911                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.HardPFReq.mshrMissRate::cpu1.dcache.prefetcher.prefetchers          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu1.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu1.dcache.HardPFReq.avgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers  7635.783994                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.HardPFReq.avgMshrMissLatency::total  7635.783994                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.hits::switch_cpus1.data         1714                       # number of LoadLockedReq hits (Count)
system.cpu1.dcache.LoadLockedReq.hits::total         1714                       # number of LoadLockedReq hits (Count)
system.cpu1.dcache.LoadLockedReq.misses::switch_cpus1.data          469                       # number of LoadLockedReq misses (Count)
system.cpu1.dcache.LoadLockedReq.misses::total          469                       # number of LoadLockedReq misses (Count)
system.cpu1.dcache.LoadLockedReq.missLatency::switch_cpus1.data      4109196                       # number of LoadLockedReq miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.missLatency::total      4109196                       # number of LoadLockedReq miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.accesses::switch_cpus1.data         2183                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu1.dcache.LoadLockedReq.accesses::total         2183                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu1.dcache.LoadLockedReq.missRate::switch_cpus1.data     0.214842                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.missRate::total     0.214842                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.avgMissLatency::switch_cpus1.data  8761.611940                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.avgMissLatency::total  8761.611940                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.mshrHits::switch_cpus1.data          135                       # number of LoadLockedReq MSHR hits (Count)
system.cpu1.dcache.LoadLockedReq.mshrHits::total          135                       # number of LoadLockedReq MSHR hits (Count)
system.cpu1.dcache.LoadLockedReq.mshrMisses::switch_cpus1.data          334                       # number of LoadLockedReq MSHR misses (Count)
system.cpu1.dcache.LoadLockedReq.mshrMisses::total          334                       # number of LoadLockedReq MSHR misses (Count)
system.cpu1.dcache.LoadLockedReq.mshrMissLatency::switch_cpus1.data      1790334                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.mshrMissLatency::total      1790334                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.mshrMissRate::switch_cpus1.data     0.153000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.mshrMissRate::total     0.153000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.avgMshrMissLatency::switch_cpus1.data  5360.281437                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.avgMshrMissLatency::total  5360.281437                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.hits::switch_cpus1.data     30397974                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total       30397974                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::switch_cpus1.data      3172128                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total      3172128                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::switch_cpus1.data  19387913454                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total  19387913454                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::switch_cpus1.data     33570102                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total     33570102                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::switch_cpus1.data     0.094493                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.094493                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::switch_cpus1.data  6111.958110                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total  6111.958110                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::switch_cpus1.data      2140571                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total      2140571                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::switch_cpus1.data      1031557                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total      1031557                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrUncacheable::switch_cpus1.data           18                       # number of ReadReq MSHR uncacheable (Count)
system.cpu1.dcache.ReadReq.mshrUncacheable::total           18                       # number of ReadReq MSHR uncacheable (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::switch_cpus1.data   7372177722                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total   7372177722                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrUncacheableLatency::switch_cpus1.data       657930                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu1.dcache.ReadReq.mshrUncacheableLatency::total       657930                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::switch_cpus1.data     0.030728                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.030728                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::switch_cpus1.data  7146.650861                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total  7146.650861                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus1.data 36551.666667                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrUncacheableLatency::total 36551.666667                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu1.dcache.SoftPFExReq.hits::switch_cpus1.data         1417                       # number of SoftPFExReq hits (Count)
system.cpu1.dcache.SoftPFExReq.hits::total         1417                       # number of SoftPFExReq hits (Count)
system.cpu1.dcache.SoftPFExReq.misses::switch_cpus1.data          134                       # number of SoftPFExReq misses (Count)
system.cpu1.dcache.SoftPFExReq.misses::total          134                       # number of SoftPFExReq misses (Count)
system.cpu1.dcache.SoftPFExReq.accesses::switch_cpus1.data         1551                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFExReq.accesses::total         1551                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFExReq.missRate::switch_cpus1.data     0.086396                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu1.dcache.SoftPFExReq.missRate::total     0.086396                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu1.dcache.SoftPFExReq.mshrMisses::switch_cpus1.data          133                       # number of SoftPFExReq MSHR misses (Count)
system.cpu1.dcache.SoftPFExReq.mshrMisses::total          133                       # number of SoftPFExReq MSHR misses (Count)
system.cpu1.dcache.SoftPFExReq.mshrMissLatency::switch_cpus1.data      2244879                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFExReq.mshrMissLatency::total      2244879                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFExReq.mshrMissRate::switch_cpus1.data     0.085751                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu1.dcache.SoftPFExReq.mshrMissRate::total     0.085751                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu1.dcache.SoftPFExReq.avgMshrMissLatency::switch_cpus1.data 16878.789474                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SoftPFExReq.avgMshrMissLatency::total 16878.789474                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SoftPFReq.hits::switch_cpus1.data        17032                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.hits::total        17032                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.misses::switch_cpus1.data            9                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.misses::total            9                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.accesses::switch_cpus1.data        17041                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.accesses::total        17041                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.missRate::switch_cpus1.data     0.000528                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.missRate::total     0.000528                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.mshrMisses::switch_cpus1.data            5                       # number of SoftPFReq MSHR misses (Count)
system.cpu1.dcache.SoftPFReq.mshrMisses::total            5                       # number of SoftPFReq MSHR misses (Count)
system.cpu1.dcache.SoftPFReq.mshrMissLatency::switch_cpus1.data       303303                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFReq.mshrMissLatency::total       303303                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFReq.mshrMissRate::switch_cpus1.data     0.000293                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.mshrMissRate::total     0.000293                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus1.data 60660.600000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SoftPFReq.avgMshrMissLatency::total 60660.600000                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.hits::switch_cpus1.data         2071                       # number of StoreCondReq hits (Count)
system.cpu1.dcache.StoreCondReq.hits::total         2071                       # number of StoreCondReq hits (Count)
system.cpu1.dcache.StoreCondReq.misses::switch_cpus1.data            1                       # number of StoreCondReq misses (Count)
system.cpu1.dcache.StoreCondReq.misses::total            1                       # number of StoreCondReq misses (Count)
system.cpu1.dcache.StoreCondReq.missLatency::switch_cpus1.data        26208                       # number of StoreCondReq miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.missLatency::total        26208                       # number of StoreCondReq miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.accesses::switch_cpus1.data         2072                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu1.dcache.StoreCondReq.accesses::total         2072                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu1.dcache.StoreCondReq.missRate::switch_cpus1.data     0.000483                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.missRate::total     0.000483                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.avgMissLatency::switch_cpus1.data        26208                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.avgMissLatency::total        26208                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.mshrMisses::switch_cpus1.data            1                       # number of StoreCondReq MSHR misses (Count)
system.cpu1.dcache.StoreCondReq.mshrMisses::total            1                       # number of StoreCondReq MSHR misses (Count)
system.cpu1.dcache.StoreCondReq.mshrMissLatency::switch_cpus1.data        26208                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.mshrMissLatency::total        26208                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.mshrMissRate::switch_cpus1.data     0.000483                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.mshrMissRate::total     0.000483                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.avgMshrMissLatency::switch_cpus1.data        26208                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.avgMshrMissLatency::total        26208                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteLineReq.hits::switch_cpus1.data            1                       # number of WriteLineReq hits (Count)
system.cpu1.dcache.WriteLineReq.hits::total            1                       # number of WriteLineReq hits (Count)
system.cpu1.dcache.WriteLineReq.misses::switch_cpus1.data        11647                       # number of WriteLineReq misses (Count)
system.cpu1.dcache.WriteLineReq.misses::total        11647                       # number of WriteLineReq misses (Count)
system.cpu1.dcache.WriteLineReq.missLatency::switch_cpus1.data    387444115                       # number of WriteLineReq miss ticks (Tick)
system.cpu1.dcache.WriteLineReq.missLatency::total    387444115                       # number of WriteLineReq miss ticks (Tick)
system.cpu1.dcache.WriteLineReq.accesses::switch_cpus1.data        11648                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteLineReq.accesses::total        11648                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteLineReq.missRate::switch_cpus1.data     0.999914                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu1.dcache.WriteLineReq.missRate::total     0.999914                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu1.dcache.WriteLineReq.avgMissLatency::switch_cpus1.data 33265.571821                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteLineReq.avgMissLatency::total 33265.571821                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteLineReq.mshrHits::switch_cpus1.data          968                       # number of WriteLineReq MSHR hits (Count)
system.cpu1.dcache.WriteLineReq.mshrHits::total          968                       # number of WriteLineReq MSHR hits (Count)
system.cpu1.dcache.WriteLineReq.mshrMisses::switch_cpus1.data        10679                       # number of WriteLineReq MSHR misses (Count)
system.cpu1.dcache.WriteLineReq.mshrMisses::total        10679                       # number of WriteLineReq MSHR misses (Count)
system.cpu1.dcache.WriteLineReq.mshrMissLatency::switch_cpus1.data    281262136                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteLineReq.mshrMissLatency::total    281262136                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteLineReq.mshrMissRate::switch_cpus1.data     0.916810                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu1.dcache.WriteLineReq.mshrMissRate::total     0.916810                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu1.dcache.WriteLineReq.avgMshrMissLatency::switch_cpus1.data 26337.872085                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteLineReq.avgMshrMissLatency::total 26337.872085                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::switch_cpus1.data      5923821                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total       5923821                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::switch_cpus1.data       175696                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total       175696                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::switch_cpus1.data   1648436798                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total   1648436798                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::switch_cpus1.data      6099517                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      6099517                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::switch_cpus1.data     0.028805                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.028805                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::switch_cpus1.data  9382.324003                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total  9382.324003                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrHits::switch_cpus1.data       124821                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrHits::total       124821                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrMisses::switch_cpus1.data        50875                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total        50875                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrUncacheable::switch_cpus1.data            9                       # number of WriteReq MSHR uncacheable (Count)
system.cpu1.dcache.WriteReq.mshrUncacheable::total            9                       # number of WriteReq MSHR uncacheable (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::switch_cpus1.data    301237744                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total    301237744                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::switch_cpus1.data     0.008341                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.008341                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::switch_cpus1.data  5921.135017                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total  5921.135017                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu1.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.prefetcher.prefetchers.pfIssued      3098082                       # number of hwpf issued (Count)
system.cpu1.dcache.prefetcher.prefetchers.pfIdentified      5147282                       # number of prefetch candidates identified (Count)
system.cpu1.dcache.prefetcher.prefetchers.pfBufferHit      1463126                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu1.dcache.prefetcher.prefetchers.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu1.dcache.prefetcher.prefetchers.pfRemovedFull         3117                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu1.dcache.prefetcher.prefetchers.pfSpanPage        55152                       # number of prefetches that crossed the page (Count)
system.cpu1.dcache.prefetcher.prefetchers.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse         1023.992751                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs            39808390                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs           3413789                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             11.661058                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.dcache.prefetcher.prefetchers   579.044904                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.occupancies::switch_cpus1.data   444.947847                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.dcache.prefetcher.prefetchers     0.565474                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::switch_cpus1.data     0.434519                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.999993                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1022          485                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.occupanciesTaskId::1024          539                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1022::0          296                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1022::1          189                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::0          295                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::1          242                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1022     0.473633                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.526367                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses         162229221                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses        162229221                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu1.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu1.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu1.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu1.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu1.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu1.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu1.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu1.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu1.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu1.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu1.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu1.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu1.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu1.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu1.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu1.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu1.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu1.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu1.icache.demandHits::switch_cpus1.inst     15209773                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total         15209773                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::switch_cpus1.inst     15209773                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total        15209773                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::switch_cpus1.inst      1166568                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total        1166568                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::switch_cpus1.inst      1166568                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total       1166568                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::switch_cpus1.inst   6081582507                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total   6081582507                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::switch_cpus1.inst   6081582507                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total   6081582507                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::switch_cpus1.inst     16376341                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total     16376341                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::switch_cpus1.inst     16376341                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total     16376341                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::switch_cpus1.inst     0.071235                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.071235                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::switch_cpus1.inst     0.071235                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.071235                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::switch_cpus1.inst  5213.225896                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.demandAvgMissLatency::total  5213.225896                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMissLatency::switch_cpus1.inst  5213.225896                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMissLatency::total  5213.225896                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks      1139886                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total          1139886                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::switch_cpus1.inst        26682                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total        26682                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::switch_cpus1.inst        26682                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total        26682                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::switch_cpus1.inst      1139886                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total      1139886                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::switch_cpus1.inst      1139886                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total      1139886                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::switch_cpus1.inst   6004773684                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total   6004773684                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::switch_cpus1.inst   6004773684                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total   6004773684                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::switch_cpus1.inst     0.069606                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.069606                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::switch_cpus1.inst     0.069606                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.069606                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::switch_cpus1.inst  5267.872124                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total  5267.872124                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMshrMissLatency::switch_cpus1.inst  5267.872124                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total  5267.872124                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.replacements               1139886                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::switch_cpus1.inst     15209773                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total       15209773                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::switch_cpus1.inst      1166568                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total      1166568                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::switch_cpus1.inst   6081582507                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total   6081582507                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::switch_cpus1.inst     16376341                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total     16376341                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::switch_cpus1.inst     0.071235                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.071235                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::switch_cpus1.inst  5213.225896                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total  5213.225896                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::switch_cpus1.inst        26682                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total        26682                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::switch_cpus1.inst      1139886                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total      1139886                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::switch_cpus1.inst   6004773684                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total   6004773684                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::switch_cpus1.inst     0.069606                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.069606                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::switch_cpus1.inst  5267.872124                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total  5267.872124                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse                 512                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs            16364157                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs           1140398                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs             14.349514                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::switch_cpus1.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::switch_cpus1.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total              1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::0          433                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::1           44                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::2           32                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses          66645250                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses         66645250                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.demandHits::cpu1.dcache.prefetcher.prefetchers      2277347                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::switch_cpus1.inst      1137772                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::switch_cpus1.data      1071082                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::switch_cpus1.mmu.dtb.walker      1490526                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::switch_cpus1.mmu.itb.walker       651661                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::total         6628388                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.overallHits::cpu1.dcache.prefetcher.prefetchers      2277347                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::switch_cpus1.inst      1137772                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::switch_cpus1.data      1071082                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::switch_cpus1.mmu.dtb.walker      1490526                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::switch_cpus1.mmu.itb.walker       651661                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::total        6628388                       # number of overall hits (Count)
system.cpu1.l2cache.demandMisses::cpu1.dcache.prefetcher.prefetchers        42256                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::switch_cpus1.inst         2114                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::switch_cpus1.data         9643                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::switch_cpus1.mmu.dtb.walker         2513                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::switch_cpus1.mmu.itb.walker           49                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::total         56575                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.overallMisses::cpu1.dcache.prefetcher.prefetchers        42256                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::switch_cpus1.inst         2114                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::switch_cpus1.data         9643                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::switch_cpus1.mmu.dtb.walker         2513                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::switch_cpus1.mmu.itb.walker           49                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::total        56575                       # number of overall misses (Count)
system.cpu1.l2cache.demandMissLatency::cpu1.dcache.prefetcher.prefetchers   4796094502                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::switch_cpus1.inst    211215732                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::switch_cpus1.data   1081286934                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::switch_cpus1.mmu.dtb.walker    289856658                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::switch_cpus1.mmu.itb.walker      5497128                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::total   6383950954                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::cpu1.dcache.prefetcher.prefetchers   4796094502                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::switch_cpus1.inst    211215732                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::switch_cpus1.data   1081286934                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::switch_cpus1.mmu.dtb.walker    289856658                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::switch_cpus1.mmu.itb.walker      5497128                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::total   6383950954                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.demandAccesses::cpu1.dcache.prefetcher.prefetchers      2319603                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::switch_cpus1.inst      1139886                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::switch_cpus1.data      1080725                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::switch_cpus1.mmu.dtb.walker      1493039                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::switch_cpus1.mmu.itb.walker       651710                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::total      6684963                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::cpu1.dcache.prefetcher.prefetchers      2319603                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::switch_cpus1.inst      1139886                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::switch_cpus1.data      1080725                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::switch_cpus1.mmu.dtb.walker      1493039                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::switch_cpus1.mmu.itb.walker       651710                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::total      6684963                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.demandMissRate::cpu1.dcache.prefetcher.prefetchers     0.018217                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::switch_cpus1.inst     0.001855                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::switch_cpus1.data     0.008923                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::switch_cpus1.mmu.dtb.walker     0.001683                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::switch_cpus1.mmu.itb.walker     0.000075                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::total     0.008463                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.overallMissRate::cpu1.dcache.prefetcher.prefetchers     0.018217                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::switch_cpus1.inst     0.001855                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::switch_cpus1.data     0.008923                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::switch_cpus1.mmu.dtb.walker     0.001683                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::switch_cpus1.mmu.itb.walker     0.000075                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::total     0.008463                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.demandAvgMissLatency::cpu1.dcache.prefetcher.prefetchers 113500.911161                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMissLatency::switch_cpus1.inst 99912.834437                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMissLatency::switch_cpus1.data 112131.798610                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMissLatency::switch_cpus1.mmu.dtb.walker 115342.880223                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMissLatency::switch_cpus1.mmu.itb.walker 112186.285714                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMissLatency::total 112840.494105                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMissLatency::cpu1.dcache.prefetcher.prefetchers 113500.911161                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMissLatency::switch_cpus1.inst 99912.834437                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMissLatency::switch_cpus1.data 112131.798610                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMissLatency::switch_cpus1.mmu.dtb.walker 115342.880223                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMissLatency::switch_cpus1.mmu.itb.walker 112186.285714                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMissLatency::total 112840.494105                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.blockedCycles::no_mshrs          192                       # number of cycles access was blocked (Cycle)
system.cpu1.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2cache.blockedCauses::no_mshrs            1                       # number of times access was blocked (Count)
system.cpu1.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.l2cache.avgBlocked::no_mshrs          192                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2cache.unusedPrefetches             7115                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu1.l2cache.writebacks::writebacks        11128                       # number of writebacks (Count)
system.cpu1.l2cache.writebacks::total           11128                       # number of writebacks (Count)
system.cpu1.l2cache.demandMshrHits::cpu1.dcache.prefetcher.prefetchers         3178                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.l2cache.demandMshrHits::switch_cpus1.inst           65                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.l2cache.demandMshrHits::switch_cpus1.data          282                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.l2cache.demandMshrHits::total         3525                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.l2cache.overallMshrHits::cpu1.dcache.prefetcher.prefetchers         3178                       # number of overall MSHR hits (Count)
system.cpu1.l2cache.overallMshrHits::switch_cpus1.inst           65                       # number of overall MSHR hits (Count)
system.cpu1.l2cache.overallMshrHits::switch_cpus1.data          282                       # number of overall MSHR hits (Count)
system.cpu1.l2cache.overallMshrHits::total         3525                       # number of overall MSHR hits (Count)
system.cpu1.l2cache.demandMshrMisses::cpu1.dcache.prefetcher.prefetchers        39078                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::switch_cpus1.inst         2049                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::switch_cpus1.data         9361                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::switch_cpus1.mmu.dtb.walker         2513                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::switch_cpus1.mmu.itb.walker           49                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::total        53050                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::cpu1.dcache.prefetcher.prefetchers        39078                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::cpu1.l2cache.prefetcher.prefetchers        14990                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::switch_cpus1.inst         2049                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::switch_cpus1.data         9361                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::switch_cpus1.mmu.dtb.walker         2513                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::switch_cpus1.mmu.itb.walker           49                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::total        68040                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrUncacheable::switch_cpus1.data           27                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.l2cache.overallMshrUncacheable::total           27                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.l2cache.demandMshrMissLatency::cpu1.dcache.prefetcher.prefetchers   4496668763                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::switch_cpus1.inst    206747268                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::switch_cpus1.data   1058558865                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::switch_cpus1.mmu.dtb.walker    289856658                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::switch_cpus1.mmu.itb.walker      5497128                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::total   6057328682                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::cpu1.dcache.prefetcher.prefetchers   4496668763                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers   1563675348                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::switch_cpus1.inst    206747268                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::switch_cpus1.data   1058558865                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::switch_cpus1.mmu.dtb.walker    289856658                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::switch_cpus1.mmu.itb.walker      5497128                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::total   7621004030                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrUncacheableLatency::switch_cpus1.data       628446                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu1.l2cache.overallMshrUncacheableLatency::total       628446                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu1.l2cache.demandMshrMissRate::cpu1.dcache.prefetcher.prefetchers     0.016847                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::switch_cpus1.inst     0.001798                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::switch_cpus1.data     0.008662                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::switch_cpus1.mmu.dtb.walker     0.001683                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::switch_cpus1.mmu.itb.walker     0.000075                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::total     0.007936                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::cpu1.dcache.prefetcher.prefetchers     0.016847                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::cpu1.l2cache.prefetcher.prefetchers          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::switch_cpus1.inst     0.001798                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::switch_cpus1.data     0.008662                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::switch_cpus1.mmu.dtb.walker     0.001683                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::switch_cpus1.mmu.itb.walker     0.000075                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::total     0.010178                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.demandAvgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers 115069.060929                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::switch_cpus1.inst 100901.546120                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::switch_cpus1.data 113081.814443                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::switch_cpus1.mmu.dtb.walker 115342.880223                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::switch_cpus1.mmu.itb.walker 112186.285714                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::total 114181.502017                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers 115069.060929                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers 104314.566244                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::switch_cpus1.inst 100901.546120                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::switch_cpus1.data 113081.814443                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::switch_cpus1.mmu.dtb.walker 115342.880223                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::switch_cpus1.mmu.itb.walker 112186.285714                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::total 112007.701793                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrUncacheableLatency::switch_cpus1.data 23275.777778                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrUncacheableLatency::total 23275.777778                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu1.l2cache.replacements                67443                       # number of replacements (Count)
system.cpu1.l2cache.HardPFReq.mshrMisses::cpu1.l2cache.prefetcher.prefetchers        14990                       # number of HardPFReq MSHR misses (Count)
system.cpu1.l2cache.HardPFReq.mshrMisses::total        14990                       # number of HardPFReq MSHR misses (Count)
system.cpu1.l2cache.HardPFReq.mshrMissLatency::cpu1.l2cache.prefetcher.prefetchers   1563675348                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu1.l2cache.HardPFReq.mshrMissLatency::total   1563675348                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu1.l2cache.HardPFReq.mshrMissRate::cpu1.l2cache.prefetcher.prefetchers          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu1.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu1.l2cache.HardPFReq.avgMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers 104314.566244                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.HardPFReq.avgMshrMissLatency::total 104314.566244                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.InvalidateReq.hits::cpu1.dcache.prefetcher.prefetchers            1                       # number of InvalidateReq hits (Count)
system.cpu1.l2cache.InvalidateReq.hits::switch_cpus1.data         1786                       # number of InvalidateReq hits (Count)
system.cpu1.l2cache.InvalidateReq.hits::total         1787                       # number of InvalidateReq hits (Count)
system.cpu1.l2cache.InvalidateReq.misses::cpu1.dcache.prefetcher.prefetchers            6                       # number of InvalidateReq misses (Count)
system.cpu1.l2cache.InvalidateReq.misses::switch_cpus1.data        10708                       # number of InvalidateReq misses (Count)
system.cpu1.l2cache.InvalidateReq.misses::total        10714                       # number of InvalidateReq misses (Count)
system.cpu1.l2cache.InvalidateReq.missLatency::switch_cpus1.data     14839461                       # number of InvalidateReq miss ticks (Tick)
system.cpu1.l2cache.InvalidateReq.missLatency::total     14839461                       # number of InvalidateReq miss ticks (Tick)
system.cpu1.l2cache.InvalidateReq.accesses::cpu1.dcache.prefetcher.prefetchers            7                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu1.l2cache.InvalidateReq.accesses::switch_cpus1.data        12494                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu1.l2cache.InvalidateReq.accesses::total        12501                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu1.l2cache.InvalidateReq.missRate::cpu1.dcache.prefetcher.prefetchers     0.857143                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.missRate::switch_cpus1.data     0.857051                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.missRate::total     0.857051                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.avgMissLatency::switch_cpus1.data  1385.829380                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu1.l2cache.InvalidateReq.avgMissLatency::total  1385.053295                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu1.l2cache.InvalidateReq.mshrHits::cpu1.dcache.prefetcher.prefetchers            1                       # number of InvalidateReq MSHR hits (Count)
system.cpu1.l2cache.InvalidateReq.mshrHits::switch_cpus1.data          133                       # number of InvalidateReq MSHR hits (Count)
system.cpu1.l2cache.InvalidateReq.mshrHits::total          134                       # number of InvalidateReq MSHR hits (Count)
system.cpu1.l2cache.InvalidateReq.mshrMisses::cpu1.dcache.prefetcher.prefetchers            5                       # number of InvalidateReq MSHR misses (Count)
system.cpu1.l2cache.InvalidateReq.mshrMisses::switch_cpus1.data        10575                       # number of InvalidateReq MSHR misses (Count)
system.cpu1.l2cache.InvalidateReq.mshrMisses::total        10580                       # number of InvalidateReq MSHR misses (Count)
system.cpu1.l2cache.InvalidateReq.mshrMissLatency::cpu1.dcache.prefetcher.prefetchers       133497                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu1.l2cache.InvalidateReq.mshrMissLatency::switch_cpus1.data    244621104                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu1.l2cache.InvalidateReq.mshrMissLatency::total    244754601                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu1.l2cache.InvalidateReq.mshrMissRate::cpu1.dcache.prefetcher.prefetchers     0.714286                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.mshrMissRate::switch_cpus1.data     0.846406                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.mshrMissRate::total     0.846332                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.avgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers 26699.400000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.InvalidateReq.avgMshrMissLatency::switch_cpus1.data 23132.019291                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.InvalidateReq.avgMshrMissLatency::total 23133.705198                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.hits::switch_cpus1.inst      1137772                       # number of ReadCleanReq hits (Count)
system.cpu1.l2cache.ReadCleanReq.hits::total      1137772                       # number of ReadCleanReq hits (Count)
system.cpu1.l2cache.ReadCleanReq.misses::switch_cpus1.inst         2114                       # number of ReadCleanReq misses (Count)
system.cpu1.l2cache.ReadCleanReq.misses::total         2114                       # number of ReadCleanReq misses (Count)
system.cpu1.l2cache.ReadCleanReq.missLatency::switch_cpus1.inst    211215732                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.missLatency::total    211215732                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.accesses::switch_cpus1.inst      1139886                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.accesses::total      1139886                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.missRate::switch_cpus1.inst     0.001855                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.missRate::total     0.001855                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.avgMissLatency::switch_cpus1.inst 99912.834437                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.avgMissLatency::total 99912.834437                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.mshrHits::switch_cpus1.inst           65                       # number of ReadCleanReq MSHR hits (Count)
system.cpu1.l2cache.ReadCleanReq.mshrHits::total           65                       # number of ReadCleanReq MSHR hits (Count)
system.cpu1.l2cache.ReadCleanReq.mshrMisses::switch_cpus1.inst         2049                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2cache.ReadCleanReq.mshrMisses::total         2049                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2cache.ReadCleanReq.mshrMissLatency::switch_cpus1.inst    206747268                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.mshrMissLatency::total    206747268                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.mshrMissRate::switch_cpus1.inst     0.001798                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.mshrMissRate::total     0.001798                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.avgMshrMissLatency::switch_cpus1.inst 100901.546120                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.avgMshrMissLatency::total 100901.546120                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.hits::cpu1.dcache.prefetcher.prefetchers            6                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.hits::switch_cpus1.data        48388                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.hits::total        48394                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.misses::switch_cpus1.data          445                       # number of ReadExReq misses (Count)
system.cpu1.l2cache.ReadExReq.misses::total          445                       # number of ReadExReq misses (Count)
system.cpu1.l2cache.ReadExReq.missLatency::switch_cpus1.data     36081591                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.missLatency::total     36081591                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.accesses::cpu1.dcache.prefetcher.prefetchers            6                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.accesses::switch_cpus1.data        48833                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.accesses::total        48839                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.missRate::switch_cpus1.data     0.009113                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.missRate::total     0.009112                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.avgMissLatency::switch_cpus1.data 81082.226966                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMissLatency::total 81082.226966                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.mshrHits::switch_cpus1.data           10                       # number of ReadExReq MSHR hits (Count)
system.cpu1.l2cache.ReadExReq.mshrHits::total           10                       # number of ReadExReq MSHR hits (Count)
system.cpu1.l2cache.ReadExReq.mshrMisses::switch_cpus1.data          435                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2cache.ReadExReq.mshrMisses::total          435                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2cache.ReadExReq.mshrMissLatency::switch_cpus1.data     35204442                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.mshrMissLatency::total     35204442                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.mshrMissRate::switch_cpus1.data     0.008908                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.mshrMissRate::total     0.008907                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.avgMshrMissLatency::switch_cpus1.data 80929.751724                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMshrMissLatency::total 80929.751724                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.hits::switch_cpus1.mmu.dtb.walker      1490526                       # number of ReadReq hits (Count)
system.cpu1.l2cache.ReadReq.hits::switch_cpus1.mmu.itb.walker       651661                       # number of ReadReq hits (Count)
system.cpu1.l2cache.ReadReq.hits::total       2142187                       # number of ReadReq hits (Count)
system.cpu1.l2cache.ReadReq.misses::switch_cpus1.mmu.dtb.walker         2513                       # number of ReadReq misses (Count)
system.cpu1.l2cache.ReadReq.misses::switch_cpus1.mmu.itb.walker           49                       # number of ReadReq misses (Count)
system.cpu1.l2cache.ReadReq.misses::total         2562                       # number of ReadReq misses (Count)
system.cpu1.l2cache.ReadReq.missLatency::switch_cpus1.mmu.dtb.walker    289856658                       # number of ReadReq miss ticks (Tick)
system.cpu1.l2cache.ReadReq.missLatency::switch_cpus1.mmu.itb.walker      5497128                       # number of ReadReq miss ticks (Tick)
system.cpu1.l2cache.ReadReq.missLatency::total    295353786                       # number of ReadReq miss ticks (Tick)
system.cpu1.l2cache.ReadReq.accesses::switch_cpus1.mmu.dtb.walker      1493039                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadReq.accesses::switch_cpus1.mmu.itb.walker       651710                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadReq.accesses::total      2144749                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadReq.missRate::switch_cpus1.mmu.dtb.walker     0.001683                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.missRate::switch_cpus1.mmu.itb.walker     0.000075                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.missRate::total     0.001195                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.avgMissLatency::switch_cpus1.mmu.dtb.walker 115342.880223                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMissLatency::switch_cpus1.mmu.itb.walker 112186.285714                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMissLatency::total 115282.508197                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.mshrMisses::switch_cpus1.mmu.dtb.walker         2513                       # number of ReadReq MSHR misses (Count)
system.cpu1.l2cache.ReadReq.mshrMisses::switch_cpus1.mmu.itb.walker           49                       # number of ReadReq MSHR misses (Count)
system.cpu1.l2cache.ReadReq.mshrMisses::total         2562                       # number of ReadReq MSHR misses (Count)
system.cpu1.l2cache.ReadReq.mshrUncacheable::switch_cpus1.data           18                       # number of ReadReq MSHR uncacheable (Count)
system.cpu1.l2cache.ReadReq.mshrUncacheable::total           18                       # number of ReadReq MSHR uncacheable (Count)
system.cpu1.l2cache.ReadReq.mshrMissLatency::switch_cpus1.mmu.dtb.walker    289856658                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadReq.mshrMissLatency::switch_cpus1.mmu.itb.walker      5497128                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadReq.mshrMissLatency::total    295353786                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadReq.mshrUncacheableLatency::switch_cpus1.data       628446                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu1.l2cache.ReadReq.mshrUncacheableLatency::total       628446                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu1.l2cache.ReadReq.mshrMissRate::switch_cpus1.mmu.dtb.walker     0.001683                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.mshrMissRate::switch_cpus1.mmu.itb.walker     0.000075                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.mshrMissRate::total     0.001195                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.avgMshrMissLatency::switch_cpus1.mmu.dtb.walker 115342.880223                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMshrMissLatency::switch_cpus1.mmu.itb.walker 112186.285714                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMshrMissLatency::total 115282.508197                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMshrUncacheableLatency::switch_cpus1.data 34913.666667                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMshrUncacheableLatency::total 34913.666667                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.hits::cpu1.dcache.prefetcher.prefetchers      2277341                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.hits::switch_cpus1.data      1022694                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.hits::total      3300035                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.misses::cpu1.dcache.prefetcher.prefetchers        42256                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.misses::switch_cpus1.data         9198                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.misses::total        51454                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.missLatency::cpu1.dcache.prefetcher.prefetchers   4796094502                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.missLatency::switch_cpus1.data   1045205343                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.missLatency::total   5841299845                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.accesses::cpu1.dcache.prefetcher.prefetchers      2319597                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.accesses::switch_cpus1.data      1031892                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.accesses::total      3351489                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.missRate::cpu1.dcache.prefetcher.prefetchers     0.018217                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.missRate::switch_cpus1.data     0.008914                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.missRate::total     0.015353                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::cpu1.dcache.prefetcher.prefetchers 113500.911161                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::switch_cpus1.data 113633.979452                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::total 113524.698663                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.mshrHits::cpu1.dcache.prefetcher.prefetchers         3178                       # number of ReadSharedReq MSHR hits (Count)
system.cpu1.l2cache.ReadSharedReq.mshrHits::switch_cpus1.data          272                       # number of ReadSharedReq MSHR hits (Count)
system.cpu1.l2cache.ReadSharedReq.mshrHits::total         3450                       # number of ReadSharedReq MSHR hits (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMisses::cpu1.dcache.prefetcher.prefetchers        39078                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMisses::switch_cpus1.data         8926                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMisses::total        48004                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::cpu1.dcache.prefetcher.prefetchers   4496668763                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::switch_cpus1.data   1023354423                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::total   5520023186                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::cpu1.dcache.prefetcher.prefetchers     0.016847                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::switch_cpus1.data     0.008650                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::total     0.014323                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers 115069.060929                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::switch_cpus1.data 114648.714206                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::total 114990.900467                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.SCUpgradeReq.misses::switch_cpus1.data            1                       # number of SCUpgradeReq misses (Count)
system.cpu1.l2cache.SCUpgradeReq.misses::total            1                       # number of SCUpgradeReq misses (Count)
system.cpu1.l2cache.SCUpgradeReq.missLatency::switch_cpus1.data        24570                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu1.l2cache.SCUpgradeReq.missLatency::total        24570                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu1.l2cache.SCUpgradeReq.accesses::switch_cpus1.data            1                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.SCUpgradeReq.accesses::total            1                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.SCUpgradeReq.missRate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu1.l2cache.SCUpgradeReq.missRate::total            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu1.l2cache.SCUpgradeReq.avgMissLatency::switch_cpus1.data        24570                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.SCUpgradeReq.avgMissLatency::total        24570                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.SCUpgradeReq.mshrMisses::switch_cpus1.data            1                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu1.l2cache.SCUpgradeReq.mshrMisses::total            1                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu1.l2cache.SCUpgradeReq.mshrMissLatency::switch_cpus1.data        24570                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.SCUpgradeReq.mshrMissLatency::total        24570                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.SCUpgradeReq.mshrMissRate::switch_cpus1.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu1.l2cache.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu1.l2cache.SCUpgradeReq.avgMshrMissLatency::switch_cpus1.data        24570                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.SCUpgradeReq.avgMshrMissLatency::total        24570                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.hits::switch_cpus1.data          348                       # number of UpgradeReq hits (Count)
system.cpu1.l2cache.UpgradeReq.hits::total          348                       # number of UpgradeReq hits (Count)
system.cpu1.l2cache.UpgradeReq.misses::switch_cpus1.data           60                       # number of UpgradeReq misses (Count)
system.cpu1.l2cache.UpgradeReq.misses::total           60                       # number of UpgradeReq misses (Count)
system.cpu1.l2cache.UpgradeReq.missLatency::switch_cpus1.data      1047774                       # number of UpgradeReq miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.missLatency::total      1047774                       # number of UpgradeReq miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.accesses::switch_cpus1.data          408                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.UpgradeReq.accesses::total          408                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.UpgradeReq.missRate::switch_cpus1.data     0.147059                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.missRate::total     0.147059                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.avgMissLatency::switch_cpus1.data 17462.900000                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.avgMissLatency::total 17462.900000                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.mshrMisses::switch_cpus1.data           60                       # number of UpgradeReq MSHR misses (Count)
system.cpu1.l2cache.UpgradeReq.mshrMisses::total           60                       # number of UpgradeReq MSHR misses (Count)
system.cpu1.l2cache.UpgradeReq.mshrMissLatency::switch_cpus1.data      1047774                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.mshrMissLatency::total      1047774                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.mshrMissRate::switch_cpus1.data     0.147059                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.mshrMissRate::total     0.147059                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.avgMshrMissLatency::switch_cpus1.data 17462.900000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.avgMshrMissLatency::total 17462.900000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.WriteReq.mshrUncacheable::switch_cpus1.data            9                       # number of WriteReq MSHR uncacheable (Count)
system.cpu1.l2cache.WriteReq.mshrUncacheable::total            9                       # number of WriteReq MSHR uncacheable (Count)
system.cpu1.l2cache.WritebackClean.hits::writebacks      1139865                       # number of WritebackClean hits (Count)
system.cpu1.l2cache.WritebackClean.hits::total      1139865                       # number of WritebackClean hits (Count)
system.cpu1.l2cache.WritebackClean.accesses::writebacks      1139865                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackClean.accesses::total      1139865                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackDirty.hits::writebacks       860903                       # number of WritebackDirty hits (Count)
system.cpu1.l2cache.WritebackDirty.hits::total       860903                       # number of WritebackDirty hits (Count)
system.cpu1.l2cache.WritebackDirty.accesses::writebacks       860903                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackDirty.accesses::total       860903                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.prefetcher.pfIssued             0                       # number of hwpf issued (Count)
system.cpu1.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.prefetcher.prefetchers.pfIssued        26007                       # number of hwpf issued (Count)
system.cpu1.l2cache.prefetcher.prefetchers.pfIdentified        27522                       # number of prefetch candidates identified (Count)
system.cpu1.l2cache.prefetcher.prefetchers.pfBufferHit           11                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu1.l2cache.prefetcher.prefetchers.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu1.l2cache.prefetcher.prefetchers.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu1.l2cache.prefetcher.prefetchers.pfSpanPage          716                       # number of prefetches that crossed the page (Count)
system.cpu1.l2cache.prefetcher.prefetchers.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.tags.tagsInUse       30785.266690                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.l2cache.tags.totalRefs           12117772                       # Total number of references to valid blocks. (Count)
system.cpu1.l2cache.tags.sampledRefs           102210                       # Sample count of references to valid blocks. (Count)
system.cpu1.l2cache.tags.avgRefs           118.557597                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.l2cache.tags.warmupTick                 0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.l2cache.tags.occupancies::writebacks  4190.412189                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.inst            1                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.data            2                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.dcache.prefetcher.prefetchers 15460.109926                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.l2cache.prefetcher.prefetchers  5027.155706                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.mmu.dtb.walker            2                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.mmu.itb.walker            3                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::switch_cpus1.inst  1021.433203                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::switch_cpus1.data  4212.451784                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::switch_cpus1.mmu.dtb.walker   762.624159                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::switch_cpus1.mmu.itb.walker   103.079722                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.avgOccs::writebacks     0.127881                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.inst     0.000031                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.data     0.000061                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.dcache.prefetcher.prefetchers     0.471805                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.l2cache.prefetcher.prefetchers     0.153417                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.mmu.dtb.walker     0.000061                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.mmu.itb.walker     0.000092                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::switch_cpus1.inst     0.031172                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::switch_cpus1.data     0.128554                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::switch_cpus1.mmu.dtb.walker     0.023273                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::switch_cpus1.mmu.itb.walker     0.003146                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::total      0.939492                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.occupanciesTaskId::1022        20326                       # Occupied blocks per task id (Count)
system.cpu1.l2cache.tags.occupanciesTaskId::1023          854                       # Occupied blocks per task id (Count)
system.cpu1.l2cache.tags.occupanciesTaskId::1024        11507                       # Occupied blocks per task id (Count)
system.cpu1.l2cache.tags.ageTaskId_1022::0            4                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1022::1          211                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1022::2         1619                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1022::3         5840                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1022::4        12652                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1023::1            9                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1023::2           59                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1023::3          275                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1023::4          511                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::1          107                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::2          642                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::3         3215                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::4         7542                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ratioOccsTaskId::1022     0.620300                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.l2cache.tags.ratioOccsTaskId::1023     0.026062                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.l2cache.tags.ratioOccsTaskId::1024     0.351166                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.l2cache.tags.tagAccesses         90084097                       # Number of tag accesses (Count)
system.cpu1.l2cache.tags.dataAccesses        90084097                       # Number of data accesses (Count)
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.dtb.instHits                        0                       # ITB inst hits (Count)
system.cpu1.mmu.dtb.instMisses                      0                       # ITB inst misses (Count)
system.cpu1.mmu.dtb.readHits                        0                       # DTB read hits (Count)
system.cpu1.mmu.dtb.readMisses                      0                       # DTB read misses (Count)
system.cpu1.mmu.dtb.writeHits                       0                       # DTB write hits (Count)
system.cpu1.mmu.dtb.writeMisses                     0                       # DTB write misses (Count)
system.cpu1.mmu.dtb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.dtb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.dtb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.dtb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.dtb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.dtb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.dtb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu1.mmu.dtb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
system.cpu1.mmu.dtb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu1.mmu.dtb.permsFaults                     0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu1.mmu.dtb.readAccesses                    0                       # DTB read accesses (Count)
system.cpu1.mmu.dtb.writeAccesses                   0                       # DTB write accesses (Count)
system.cpu1.mmu.dtb.instAccesses                    0                       # ITB inst accesses (Count)
system.cpu1.mmu.dtb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.dtb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.dtb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.dtb.walker.walks                    0                       # Table walker walks requested (Count)
system.cpu1.mmu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.instHits                        0                       # ITB inst hits (Count)
system.cpu1.mmu.itb.instMisses                      0                       # ITB inst misses (Count)
system.cpu1.mmu.itb.readHits                        0                       # DTB read hits (Count)
system.cpu1.mmu.itb.readMisses                      0                       # DTB read misses (Count)
system.cpu1.mmu.itb.writeHits                       0                       # DTB write hits (Count)
system.cpu1.mmu.itb.writeMisses                     0                       # DTB write misses (Count)
system.cpu1.mmu.itb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.itb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.itb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.itb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.itb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.itb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu1.mmu.itb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
system.cpu1.mmu.itb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu1.mmu.itb.permsFaults                     0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu1.mmu.itb.readAccesses                    0                       # DTB read accesses (Count)
system.cpu1.mmu.itb.writeAccesses                   0                       # DTB write accesses (Count)
system.cpu1.mmu.itb.instAccesses                    0                       # ITB inst accesses (Count)
system.cpu1.mmu.itb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.itb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.itb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.walker.walks                    0                       # Table walker walks requested (Count)
system.cpu1.mmu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::OFF  35971403933                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.toL2Bus.transDist::ReadReq        2148625                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadResp       6640008                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WriteReq             9                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WriteResp            9                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WritebackDirty       872129                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WritebackClean      1139886                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::CleanEvict      2667609                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::HardPFReq        22160                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::UpgradeReq          547                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::SCUpgradeReq            9                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::UpgradeResp          410                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadExReq        48860                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadExResp        48842                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadCleanReq      1139886                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadSharedReq      3358273                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::InvalidateReq        12502                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::InvalidateResp        12501                       # Transaction distribution (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port      3419658                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     10239257                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.mmu.itb.walker.dma::system.cpu1.l2cache.cpu_side_port      1303420                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.mmu.dtb.walker.dma::system.cpu1.l2cache.cpu_side_port      2989936                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount::total          17952271                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktSize_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port    145905408                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    272719596                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize_system.cpu1.mmu.itb.walker.dma::system.cpu1.l2cache.cpu_side_port      5213680                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize_system.cpu1.mmu.dtb.walker.dma::system.cpu1.l2cache.cpu_side_port     11944312                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize::total          435782996                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.snoops                     160006                       # Total snoops (Count)
system.cpu1.toL2Bus.snoopTraffic               750032                       # Total snoop traffic (Byte)
system.cpu1.toL2Bus.snoopFanout::samples      6857895                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::mean        0.016131                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::stdev       0.125981                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::0            6747267     98.39%     98.39% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::1             110628      1.61%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::total        6857895                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.toL2Bus.reqLayer0.occupancy    4299644880                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.reqLayer0.utilization          0.1                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer0.occupancy    935879680                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer1.occupancy   2803844338                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer1.utilization          0.1                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer2.occupancy    356565287                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer3.occupancy    825985350                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.snoopLayer0.occupancy         9554                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.snoop_filter.totRequests      9211748                       # Total number of requests made to the snoop filter. (Count)
system.cpu1.toL2Bus.snoop_filter.hitSingleRequests      4659097                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.hitMultiRequests           36                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.totSnoops         4569                       # Total number of snoops made to the snoop filter. (Count)
system.cpu1.toL2Bus.snoop_filter.hitSingleSnoops         4569                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu2.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.dcache.demandHits::switch_cpus2.data     37395089                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total         37395089                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::switch_cpus2.data     37395130                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total        37395130                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::switch_cpus2.data      4367589                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total        4367589                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::switch_cpus2.data      4367600                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total       4367600                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::switch_cpus2.data 153129913043                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total 153129913043                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::switch_cpus2.data 153129913043                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total 153129913043                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::switch_cpus2.data     41762678                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total     41762678                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::switch_cpus2.data     41762730                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total     41762730                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::switch_cpus2.data     0.104581                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.104581                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::switch_cpus2.data     0.104581                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.104581                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::switch_cpus2.data 35060.513488                       # average overall miss latency ((Cycle/Count))
system.cpu2.dcache.demandAvgMissLatency::total 35060.513488                       # average overall miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMissLatency::switch_cpus2.data 35060.425186                       # average overall miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMissLatency::total 35060.425186                       # average overall miss latency ((Cycle/Count))
system.cpu2.dcache.blockedCycles::no_mshrs       941782                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets          248                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs        33350                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets           11                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs     28.239340                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets    22.545455                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.unusedPrefetches            434411                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu2.dcache.writebacks::writebacks      2215591                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total          2215591                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrHits::switch_cpus2.data      3702929                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.demandMshrHits::total      3702929                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::switch_cpus2.data      3702929                       # number of overall MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::total      3702929                       # number of overall MSHR hits (Count)
system.cpu2.dcache.demandMshrMisses::switch_cpus2.data       664660                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total       664660                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu2.dcache.prefetcher.prefetchers      3489384                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::switch_cpus2.data       664671                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total      4154055                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrUncacheable::switch_cpus2.data           29                       # number of overall MSHR uncacheable misses (Count)
system.cpu2.dcache.overallMshrUncacheable::total           29                       # number of overall MSHR uncacheable misses (Count)
system.cpu2.dcache.demandMshrMissLatency::switch_cpus2.data  17933122504                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total  17933122504                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu2.dcache.prefetcher.prefetchers 123481551920                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::switch_cpus2.data  17934415978                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total 141415967898                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrUncacheableLatency::switch_cpus2.data       736554                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu2.dcache.overallMshrUncacheableLatency::total       736554                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::switch_cpus2.data     0.015915                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.015915                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu2.dcache.prefetcher.prefetchers          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::switch_cpus2.data     0.015915                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.099468                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::switch_cpus2.data 26980.896254                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 26980.896254                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers 35387.779597                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::switch_cpus2.data 26982.395769                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 34042.873264                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMshrUncacheableLatency::switch_cpus2.data 25398.413793                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMshrUncacheableLatency::total 25398.413793                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu2.dcache.replacements               4142694                       # number of replacements (Count)
system.cpu2.dcache.HardPFReq.mshrMisses::cpu2.dcache.prefetcher.prefetchers      3489384                       # number of HardPFReq MSHR misses (Count)
system.cpu2.dcache.HardPFReq.mshrMisses::total      3489384                       # number of HardPFReq MSHR misses (Count)
system.cpu2.dcache.HardPFReq.mshrMissLatency::cpu2.dcache.prefetcher.prefetchers 123481551920                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu2.dcache.HardPFReq.mshrMissLatency::total 123481551920                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu2.dcache.HardPFReq.mshrMissRate::cpu2.dcache.prefetcher.prefetchers          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu2.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu2.dcache.HardPFReq.avgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers 35387.779597                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.HardPFReq.avgMshrMissLatency::total 35387.779597                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LoadLockedReq.hits::switch_cpus2.data           42                       # number of LoadLockedReq hits (Count)
system.cpu2.dcache.LoadLockedReq.hits::total           42                       # number of LoadLockedReq hits (Count)
system.cpu2.dcache.LoadLockedReq.misses::switch_cpus2.data           12                       # number of LoadLockedReq misses (Count)
system.cpu2.dcache.LoadLockedReq.misses::total           12                       # number of LoadLockedReq misses (Count)
system.cpu2.dcache.LoadLockedReq.missLatency::switch_cpus2.data      1432431                       # number of LoadLockedReq miss ticks (Tick)
system.cpu2.dcache.LoadLockedReq.missLatency::total      1432431                       # number of LoadLockedReq miss ticks (Tick)
system.cpu2.dcache.LoadLockedReq.accesses::switch_cpus2.data           54                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu2.dcache.LoadLockedReq.accesses::total           54                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu2.dcache.LoadLockedReq.missRate::switch_cpus2.data     0.222222                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu2.dcache.LoadLockedReq.missRate::total     0.222222                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu2.dcache.LoadLockedReq.avgMissLatency::switch_cpus2.data 119369.250000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu2.dcache.LoadLockedReq.avgMissLatency::total 119369.250000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu2.dcache.LoadLockedReq.mshrHits::switch_cpus2.data           12                       # number of LoadLockedReq MSHR hits (Count)
system.cpu2.dcache.LoadLockedReq.mshrHits::total           12                       # number of LoadLockedReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.hits::switch_cpus2.data     27881438                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total       27881438                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::switch_cpus2.data      3069119                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total      3069119                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::switch_cpus2.data 129051903435                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total 129051903435                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::switch_cpus2.data     30950557                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total     30950557                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::switch_cpus2.data     0.099162                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.099162                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::switch_cpus2.data 42048.517322                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 42048.517322                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrHits::switch_cpus2.data      2596879                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrHits::total      2596879                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrMisses::switch_cpus2.data       472240                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total       472240                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrUncacheable::switch_cpus2.data           20                       # number of ReadReq MSHR uncacheable (Count)
system.cpu2.dcache.ReadReq.mshrUncacheable::total           20                       # number of ReadReq MSHR uncacheable (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::switch_cpus2.data  15666954303                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total  15666954303                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrUncacheableLatency::switch_cpus2.data       736554                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu2.dcache.ReadReq.mshrUncacheableLatency::total       736554                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::switch_cpus2.data     0.015258                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.015258                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::switch_cpus2.data 33175.830728                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 33175.830728                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus2.data 36827.700000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrUncacheableLatency::total 36827.700000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu2.dcache.SoftPFExReq.hits::switch_cpus2.data           41                       # number of SoftPFExReq hits (Count)
system.cpu2.dcache.SoftPFExReq.hits::total           41                       # number of SoftPFExReq hits (Count)
system.cpu2.dcache.SoftPFExReq.misses::switch_cpus2.data           11                       # number of SoftPFExReq misses (Count)
system.cpu2.dcache.SoftPFExReq.misses::total           11                       # number of SoftPFExReq misses (Count)
system.cpu2.dcache.SoftPFExReq.accesses::switch_cpus2.data           52                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFExReq.accesses::total           52                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFExReq.missRate::switch_cpus2.data     0.211538                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu2.dcache.SoftPFExReq.missRate::total     0.211538                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu2.dcache.SoftPFExReq.mshrMisses::switch_cpus2.data           11                       # number of SoftPFExReq MSHR misses (Count)
system.cpu2.dcache.SoftPFExReq.mshrMisses::total           11                       # number of SoftPFExReq MSHR misses (Count)
system.cpu2.dcache.SoftPFExReq.mshrMissLatency::switch_cpus2.data      1293474                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu2.dcache.SoftPFExReq.mshrMissLatency::total      1293474                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu2.dcache.SoftPFExReq.mshrMissRate::switch_cpus2.data     0.211538                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu2.dcache.SoftPFExReq.mshrMissRate::total     0.211538                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu2.dcache.SoftPFExReq.avgMshrMissLatency::switch_cpus2.data 117588.545455                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.SoftPFExReq.avgMshrMissLatency::total 117588.545455                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondReq.hits::switch_cpus2.data           45                       # number of StoreCondReq hits (Count)
system.cpu2.dcache.StoreCondReq.hits::total           45                       # number of StoreCondReq hits (Count)
system.cpu2.dcache.StoreCondReq.accesses::switch_cpus2.data           45                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu2.dcache.StoreCondReq.accesses::total           45                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteLineReq.hits::switch_cpus2.data          685                       # number of WriteLineReq hits (Count)
system.cpu2.dcache.WriteLineReq.hits::total          685                       # number of WriteLineReq hits (Count)
system.cpu2.dcache.WriteLineReq.misses::switch_cpus2.data         6101                       # number of WriteLineReq misses (Count)
system.cpu2.dcache.WriteLineReq.misses::total         6101                       # number of WriteLineReq misses (Count)
system.cpu2.dcache.WriteLineReq.missLatency::switch_cpus2.data     35941386                       # number of WriteLineReq miss ticks (Tick)
system.cpu2.dcache.WriteLineReq.missLatency::total     35941386                       # number of WriteLineReq miss ticks (Tick)
system.cpu2.dcache.WriteLineReq.accesses::switch_cpus2.data         6786                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteLineReq.accesses::total         6786                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteLineReq.missRate::switch_cpus2.data     0.899057                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu2.dcache.WriteLineReq.missRate::total     0.899057                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu2.dcache.WriteLineReq.avgMissLatency::switch_cpus2.data  5891.064743                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteLineReq.avgMissLatency::total  5891.064743                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteLineReq.mshrHits::switch_cpus2.data          605                       # number of WriteLineReq MSHR hits (Count)
system.cpu2.dcache.WriteLineReq.mshrHits::total          605                       # number of WriteLineReq MSHR hits (Count)
system.cpu2.dcache.WriteLineReq.mshrMisses::switch_cpus2.data         5496                       # number of WriteLineReq MSHR misses (Count)
system.cpu2.dcache.WriteLineReq.mshrMisses::total         5496                       # number of WriteLineReq MSHR misses (Count)
system.cpu2.dcache.WriteLineReq.mshrMissLatency::switch_cpus2.data     33026023                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteLineReq.mshrMissLatency::total     33026023                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteLineReq.mshrMissRate::switch_cpus2.data     0.809903                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu2.dcache.WriteLineReq.mshrMissRate::total     0.809903                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu2.dcache.WriteLineReq.avgMshrMissLatency::switch_cpus2.data  6009.101710                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteLineReq.avgMshrMissLatency::total  6009.101710                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::switch_cpus2.data      9512966                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total       9512966                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::switch_cpus2.data      1292369                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total      1292369                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::switch_cpus2.data  24042068222                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total  24042068222                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::switch_cpus2.data     10805335                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total     10805335                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::switch_cpus2.data     0.119605                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.119605                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::switch_cpus2.data 18603.098822                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 18603.098822                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrHits::switch_cpus2.data      1105445                       # number of WriteReq MSHR hits (Count)
system.cpu2.dcache.WriteReq.mshrHits::total      1105445                       # number of WriteReq MSHR hits (Count)
system.cpu2.dcache.WriteReq.mshrMisses::switch_cpus2.data       186924                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total       186924                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrUncacheable::switch_cpus2.data            9                       # number of WriteReq MSHR uncacheable (Count)
system.cpu2.dcache.WriteReq.mshrUncacheable::total            9                       # number of WriteReq MSHR uncacheable (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::switch_cpus2.data   2233142178                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total   2233142178                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::switch_cpus2.data     0.017299                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.017299                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::switch_cpus2.data 11946.792162                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 11946.792162                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu2.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.prefetcher.prefetchers.pfIssued      3950961                       # number of hwpf issued (Count)
system.cpu2.dcache.prefetcher.prefetchers.pfIdentified      6366694                       # number of prefetch candidates identified (Count)
system.cpu2.dcache.prefetcher.prefetchers.pfBufferHit      1897982                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu2.dcache.prefetcher.prefetchers.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu2.dcache.prefetcher.prefetchers.pfRemovedFull        21029                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu2.dcache.prefetcher.prefetchers.pfSpanPage        67732                       # number of prefetches that crossed the page (Count)
system.cpu2.dcache.prefetcher.prefetchers.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse         1023.994582                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs            41599560                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs           4143758                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs             10.039090                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.dcache.prefetcher.prefetchers   863.806390                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.occupancies::switch_cpus2.data   160.188193                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.dcache.prefetcher.prefetchers     0.843561                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::switch_cpus2.data     0.156434                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.999995                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1022          890                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.occupanciesTaskId::1024          134                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1022::0          442                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1022::1          448                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::0           58                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::1           75                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1022     0.869141                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.130859                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses         171194050                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses        171194050                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu2.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu2.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu2.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu2.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu2.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu2.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu2.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu2.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu2.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu2.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu2.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu2.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu2.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu2.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu2.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu2.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu2.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu2.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu2.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu2.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu2.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu2.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu2.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu2.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu2.icache.demandHits::switch_cpus2.inst     12046144                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total         12046144                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::switch_cpus2.inst     12046144                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total        12046144                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::switch_cpus2.inst         1604                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total           1604                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::switch_cpus2.inst         1604                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total          1604                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::switch_cpus2.inst     53905488                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total     53905488                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::switch_cpus2.inst     53905488                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total     53905488                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::switch_cpus2.inst     12047748                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total     12047748                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::switch_cpus2.inst     12047748                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total     12047748                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::switch_cpus2.inst     0.000133                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.000133                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::switch_cpus2.inst     0.000133                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.000133                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::switch_cpus2.inst 33606.912718                       # average overall miss latency ((Cycle/Count))
system.cpu2.icache.demandAvgMissLatency::total 33606.912718                       # average overall miss latency ((Cycle/Count))
system.cpu2.icache.overallAvgMissLatency::switch_cpus2.inst 33606.912718                       # average overall miss latency ((Cycle/Count))
system.cpu2.icache.overallAvgMissLatency::total 33606.912718                       # average overall miss latency ((Cycle/Count))
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks         1255                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total             1255                       # number of writebacks (Count)
system.cpu2.icache.demandMshrHits::switch_cpus2.inst           92                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.demandMshrHits::total           92                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.overallMshrHits::switch_cpus2.inst           92                       # number of overall MSHR hits (Count)
system.cpu2.icache.overallMshrHits::total           92                       # number of overall MSHR hits (Count)
system.cpu2.icache.demandMshrMisses::switch_cpus2.inst         1512                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total         1512                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::switch_cpus2.inst         1512                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total         1512                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::switch_cpus2.inst     49084581                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total     49084581                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::switch_cpus2.inst     49084581                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total     49084581                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::switch_cpus2.inst     0.000126                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.000126                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::switch_cpus2.inst     0.000126                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.000126                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::switch_cpus2.inst 32463.347222                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 32463.347222                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.icache.overallAvgMshrMissLatency::switch_cpus2.inst 32463.347222                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 32463.347222                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.icache.replacements                  1255                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::switch_cpus2.inst     12046144                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total       12046144                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::switch_cpus2.inst         1604                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total         1604                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::switch_cpus2.inst     53905488                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total     53905488                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::switch_cpus2.inst     12047748                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total     12047748                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::switch_cpus2.inst     0.000133                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.000133                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::switch_cpus2.inst 33606.912718                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total 33606.912718                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrHits::switch_cpus2.inst           92                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrHits::total           92                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrMisses::switch_cpus2.inst         1512                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total         1512                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::switch_cpus2.inst     49084581                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total     49084581                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::switch_cpus2.inst     0.000126                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.000126                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::switch_cpus2.inst 32463.347222                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 32463.347222                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse          470.960705                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs            12949252                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs              1743                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs           7429.289730                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst     1.126546                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.occupancies::switch_cpus2.inst   469.834159                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.002200                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::switch_cpus2.inst     0.917645                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.919845                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024          488                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::2           89                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::3          107                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::4          292                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.953125                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses          48192504                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses         48192504                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.l2cache.demandHits::cpu2.dcache.prefetcher.prefetchers      2550886                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.demandHits::switch_cpus2.inst         1013                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.demandHits::switch_cpus2.data       518070                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.demandHits::switch_cpus2.mmu.dtb.walker       340249                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.demandHits::switch_cpus2.mmu.itb.walker          156                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.demandHits::total         3410374                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.overallHits::cpu2.dcache.prefetcher.prefetchers      2550886                       # number of overall hits (Count)
system.cpu2.l2cache.overallHits::switch_cpus2.inst         1013                       # number of overall hits (Count)
system.cpu2.l2cache.overallHits::switch_cpus2.data       518070                       # number of overall hits (Count)
system.cpu2.l2cache.overallHits::switch_cpus2.mmu.dtb.walker       340249                       # number of overall hits (Count)
system.cpu2.l2cache.overallHits::switch_cpus2.mmu.itb.walker          156                       # number of overall hits (Count)
system.cpu2.l2cache.overallHits::total        3410374                       # number of overall hits (Count)
system.cpu2.l2cache.demandMisses::cpu2.dcache.prefetcher.prefetchers       938480                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::switch_cpus2.inst          499                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::switch_cpus2.data       119002                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::switch_cpus2.mmu.dtb.walker         6447                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::switch_cpus2.mmu.itb.walker           46                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::total       1064474                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.overallMisses::cpu2.dcache.prefetcher.prefetchers       938480                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::switch_cpus2.inst          499                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::switch_cpus2.data       119002                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::switch_cpus2.mmu.dtb.walker         6447                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::switch_cpus2.mmu.itb.walker           46                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::total      1064474                       # number of overall misses (Count)
system.cpu2.l2cache.demandMissLatency::cpu2.dcache.prefetcher.prefetchers 108827715123                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::switch_cpus2.inst     43046640                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::switch_cpus2.data  14254082388                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::switch_cpus2.mmu.dtb.walker    683904039                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::switch_cpus2.mmu.itb.walker      3910179                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::total 123812658369                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::cpu2.dcache.prefetcher.prefetchers 108827715123                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::switch_cpus2.inst     43046640                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::switch_cpus2.data  14254082388                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::switch_cpus2.mmu.dtb.walker    683904039                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::switch_cpus2.mmu.itb.walker      3910179                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::total 123812658369                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.demandAccesses::cpu2.dcache.prefetcher.prefetchers      3489366                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::switch_cpus2.inst         1512                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::switch_cpus2.data       637072                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::switch_cpus2.mmu.dtb.walker       346696                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::switch_cpus2.mmu.itb.walker          202                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::total      4474848                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::cpu2.dcache.prefetcher.prefetchers      3489366                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::switch_cpus2.inst         1512                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::switch_cpus2.data       637072                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::switch_cpus2.mmu.dtb.walker       346696                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::switch_cpus2.mmu.itb.walker          202                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::total      4474848                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.demandMissRate::cpu2.dcache.prefetcher.prefetchers     0.268954                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::switch_cpus2.inst     0.330026                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::switch_cpus2.data     0.186795                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::switch_cpus2.mmu.dtb.walker     0.018596                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::switch_cpus2.mmu.itb.walker     0.227723                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::total     0.237879                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.overallMissRate::cpu2.dcache.prefetcher.prefetchers     0.268954                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::switch_cpus2.inst     0.330026                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::switch_cpus2.data     0.186795                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::switch_cpus2.mmu.dtb.walker     0.018596                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::switch_cpus2.mmu.itb.walker     0.227723                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::total     0.237879                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.demandAvgMissLatency::cpu2.dcache.prefetcher.prefetchers 115961.677524                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMissLatency::switch_cpus2.inst 86265.811623                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMissLatency::switch_cpus2.data 119780.191829                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMissLatency::switch_cpus2.mmu.dtb.walker 106080.973941                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMissLatency::switch_cpus2.mmu.itb.walker 85003.891304                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMissLatency::total 116313.464086                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMissLatency::cpu2.dcache.prefetcher.prefetchers 115961.677524                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMissLatency::switch_cpus2.inst 86265.811623                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMissLatency::switch_cpus2.data 119780.191829                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMissLatency::switch_cpus2.mmu.dtb.walker 106080.973941                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMissLatency::switch_cpus2.mmu.itb.walker 85003.891304                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMissLatency::total 116313.464086                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.blockedCycles::no_mshrs          194                       # number of cycles access was blocked (Cycle)
system.cpu2.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.l2cache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu2.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.l2cache.avgBlocked::no_mshrs           97                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.l2cache.unusedPrefetches             3743                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu2.l2cache.writebacks::writebacks       244071                       # number of writebacks (Count)
system.cpu2.l2cache.writebacks::total          244071                       # number of writebacks (Count)
system.cpu2.l2cache.demandMshrHits::cpu2.dcache.prefetcher.prefetchers         4258                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.l2cache.demandMshrHits::switch_cpus2.inst           25                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.l2cache.demandMshrHits::switch_cpus2.data          879                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.l2cache.demandMshrHits::total         5162                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.l2cache.overallMshrHits::cpu2.dcache.prefetcher.prefetchers         4258                       # number of overall MSHR hits (Count)
system.cpu2.l2cache.overallMshrHits::switch_cpus2.inst           25                       # number of overall MSHR hits (Count)
system.cpu2.l2cache.overallMshrHits::switch_cpus2.data          879                       # number of overall MSHR hits (Count)
system.cpu2.l2cache.overallMshrHits::total         5162                       # number of overall MSHR hits (Count)
system.cpu2.l2cache.demandMshrMisses::cpu2.dcache.prefetcher.prefetchers       934222                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::switch_cpus2.inst          474                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::switch_cpus2.data       118123                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::switch_cpus2.mmu.dtb.walker         6447                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::switch_cpus2.mmu.itb.walker           46                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::total      1059312                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::cpu2.dcache.prefetcher.prefetchers       934222                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::cpu2.l2cache.prefetcher.prefetchers        14726                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::switch_cpus2.inst          474                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::switch_cpus2.data       118123                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::switch_cpus2.mmu.dtb.walker         6447                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::switch_cpus2.mmu.itb.walker           46                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::total      1074038                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrUncacheable::switch_cpus2.data           29                       # number of overall MSHR uncacheable misses (Count)
system.cpu2.l2cache.overallMshrUncacheable::total           29                       # number of overall MSHR uncacheable misses (Count)
system.cpu2.l2cache.demandMshrMissLatency::cpu2.dcache.prefetcher.prefetchers 108488528877                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::switch_cpus2.inst     41401542                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::switch_cpus2.data  14181961248                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::switch_cpus2.mmu.dtb.walker    683904039                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::switch_cpus2.mmu.itb.walker      3910179                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::total 123399705885                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::cpu2.dcache.prefetcher.prefetchers 108488528877                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers   1411986773                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::switch_cpus2.inst     41401542                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::switch_cpus2.data  14181961248                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::switch_cpus2.mmu.dtb.walker    683904039                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::switch_cpus2.mmu.itb.walker      3910179                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::total 124811692658                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrUncacheableLatency::switch_cpus2.data       703794                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu2.l2cache.overallMshrUncacheableLatency::total       703794                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu2.l2cache.demandMshrMissRate::cpu2.dcache.prefetcher.prefetchers     0.267734                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::switch_cpus2.inst     0.313492                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::switch_cpus2.data     0.185415                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::switch_cpus2.mmu.dtb.walker     0.018596                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::switch_cpus2.mmu.itb.walker     0.227723                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::total     0.236726                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::cpu2.dcache.prefetcher.prefetchers     0.267734                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::cpu2.l2cache.prefetcher.prefetchers          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::switch_cpus2.inst     0.313492                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::switch_cpus2.data     0.185415                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::switch_cpus2.mmu.dtb.walker     0.018596                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::switch_cpus2.mmu.itb.walker     0.227723                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::total     0.240017                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.demandAvgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers 116127.139884                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::switch_cpus2.inst 87345.025316                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::switch_cpus2.data 120060.963978                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::switch_cpus2.mmu.dtb.walker 106080.973941                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::switch_cpus2.mmu.itb.walker 85003.891304                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::total 116490.425753                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers 116127.139884                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers 95883.931346                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::switch_cpus2.inst 87345.025316                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::switch_cpus2.data 120060.963978                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::switch_cpus2.mmu.dtb.walker 106080.973941                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::switch_cpus2.mmu.itb.walker 85003.891304                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::total 116207.892698                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrUncacheableLatency::switch_cpus2.data 24268.758621                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrUncacheableLatency::total 24268.758621                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu2.l2cache.replacements              1074978                       # number of replacements (Count)
system.cpu2.l2cache.HardPFReq.mshrMisses::cpu2.l2cache.prefetcher.prefetchers        14726                       # number of HardPFReq MSHR misses (Count)
system.cpu2.l2cache.HardPFReq.mshrMisses::total        14726                       # number of HardPFReq MSHR misses (Count)
system.cpu2.l2cache.HardPFReq.mshrMissLatency::cpu2.l2cache.prefetcher.prefetchers   1411986773                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu2.l2cache.HardPFReq.mshrMissLatency::total   1411986773                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu2.l2cache.HardPFReq.mshrMissRate::cpu2.l2cache.prefetcher.prefetchers          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu2.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu2.l2cache.HardPFReq.avgMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers 95883.931346                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.HardPFReq.avgMshrMissLatency::total 95883.931346                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.InvalidateReq.hits::cpu2.dcache.prefetcher.prefetchers           17                       # number of InvalidateReq hits (Count)
system.cpu2.l2cache.InvalidateReq.hits::switch_cpus2.data        16418                       # number of InvalidateReq hits (Count)
system.cpu2.l2cache.InvalidateReq.hits::total        16435                       # number of InvalidateReq hits (Count)
system.cpu2.l2cache.InvalidateReq.misses::cpu2.dcache.prefetcher.prefetchers            1                       # number of InvalidateReq misses (Count)
system.cpu2.l2cache.InvalidateReq.misses::switch_cpus2.data          158                       # number of InvalidateReq misses (Count)
system.cpu2.l2cache.InvalidateReq.misses::total          159                       # number of InvalidateReq misses (Count)
system.cpu2.l2cache.InvalidateReq.missLatency::switch_cpus2.data       515697                       # number of InvalidateReq miss ticks (Tick)
system.cpu2.l2cache.InvalidateReq.missLatency::total       515697                       # number of InvalidateReq miss ticks (Tick)
system.cpu2.l2cache.InvalidateReq.accesses::cpu2.dcache.prefetcher.prefetchers           18                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu2.l2cache.InvalidateReq.accesses::switch_cpus2.data        16576                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu2.l2cache.InvalidateReq.accesses::total        16594                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu2.l2cache.InvalidateReq.missRate::cpu2.dcache.prefetcher.prefetchers     0.055556                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu2.l2cache.InvalidateReq.missRate::switch_cpus2.data     0.009532                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu2.l2cache.InvalidateReq.missRate::total     0.009582                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu2.l2cache.InvalidateReq.avgMissLatency::switch_cpus2.data  3263.905063                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu2.l2cache.InvalidateReq.avgMissLatency::total  3243.377358                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu2.l2cache.InvalidateReq.mshrHits::switch_cpus2.data           10                       # number of InvalidateReq MSHR hits (Count)
system.cpu2.l2cache.InvalidateReq.mshrHits::total           10                       # number of InvalidateReq MSHR hits (Count)
system.cpu2.l2cache.InvalidateReq.mshrMisses::cpu2.dcache.prefetcher.prefetchers            1                       # number of InvalidateReq MSHR misses (Count)
system.cpu2.l2cache.InvalidateReq.mshrMisses::switch_cpus2.data          148                       # number of InvalidateReq MSHR misses (Count)
system.cpu2.l2cache.InvalidateReq.mshrMisses::total          149                       # number of InvalidateReq MSHR misses (Count)
system.cpu2.l2cache.InvalidateReq.mshrMissLatency::cpu2.dcache.prefetcher.prefetchers        22113                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu2.l2cache.InvalidateReq.mshrMissLatency::switch_cpus2.data      2826642                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu2.l2cache.InvalidateReq.mshrMissLatency::total      2848755                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu2.l2cache.InvalidateReq.mshrMissRate::cpu2.dcache.prefetcher.prefetchers     0.055556                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu2.l2cache.InvalidateReq.mshrMissRate::switch_cpus2.data     0.008929                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu2.l2cache.InvalidateReq.mshrMissRate::total     0.008979                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu2.l2cache.InvalidateReq.avgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers        22113                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.InvalidateReq.avgMshrMissLatency::switch_cpus2.data 19098.932432                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.InvalidateReq.avgMshrMissLatency::total 19119.161074                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadCleanReq.hits::switch_cpus2.inst         1013                       # number of ReadCleanReq hits (Count)
system.cpu2.l2cache.ReadCleanReq.hits::total         1013                       # number of ReadCleanReq hits (Count)
system.cpu2.l2cache.ReadCleanReq.misses::switch_cpus2.inst          499                       # number of ReadCleanReq misses (Count)
system.cpu2.l2cache.ReadCleanReq.misses::total          499                       # number of ReadCleanReq misses (Count)
system.cpu2.l2cache.ReadCleanReq.missLatency::switch_cpus2.inst     43046640                       # number of ReadCleanReq miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.missLatency::total     43046640                       # number of ReadCleanReq miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.accesses::switch_cpus2.inst         1512                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadCleanReq.accesses::total         1512                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadCleanReq.missRate::switch_cpus2.inst     0.330026                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.missRate::total     0.330026                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.avgMissLatency::switch_cpus2.inst 86265.811623                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadCleanReq.avgMissLatency::total 86265.811623                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadCleanReq.mshrHits::switch_cpus2.inst           25                       # number of ReadCleanReq MSHR hits (Count)
system.cpu2.l2cache.ReadCleanReq.mshrHits::total           25                       # number of ReadCleanReq MSHR hits (Count)
system.cpu2.l2cache.ReadCleanReq.mshrMisses::switch_cpus2.inst          474                       # number of ReadCleanReq MSHR misses (Count)
system.cpu2.l2cache.ReadCleanReq.mshrMisses::total          474                       # number of ReadCleanReq MSHR misses (Count)
system.cpu2.l2cache.ReadCleanReq.mshrMissLatency::switch_cpus2.inst     41401542                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.mshrMissLatency::total     41401542                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.mshrMissRate::switch_cpus2.inst     0.313492                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.mshrMissRate::total     0.313492                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.avgMshrMissLatency::switch_cpus2.inst 87345.025316                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadCleanReq.avgMshrMissLatency::total 87345.025316                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.hits::cpu2.dcache.prefetcher.prefetchers          238                       # number of ReadExReq hits (Count)
system.cpu2.l2cache.ReadExReq.hits::switch_cpus2.data       154696                       # number of ReadExReq hits (Count)
system.cpu2.l2cache.ReadExReq.hits::total       154934                       # number of ReadExReq hits (Count)
system.cpu2.l2cache.ReadExReq.misses::cpu2.dcache.prefetcher.prefetchers            4                       # number of ReadExReq misses (Count)
system.cpu2.l2cache.ReadExReq.misses::switch_cpus2.data        10137                       # number of ReadExReq misses (Count)
system.cpu2.l2cache.ReadExReq.misses::total        10141                       # number of ReadExReq misses (Count)
system.cpu2.l2cache.ReadExReq.missLatency::cpu2.dcache.prefetcher.prefetchers       129948                       # number of ReadExReq miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.missLatency::switch_cpus2.data   1114701042                       # number of ReadExReq miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.missLatency::total   1114830990                       # number of ReadExReq miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.accesses::cpu2.dcache.prefetcher.prefetchers          242                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadExReq.accesses::switch_cpus2.data       164833                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadExReq.accesses::total       165075                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadExReq.missRate::cpu2.dcache.prefetcher.prefetchers     0.016529                       # miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.missRate::switch_cpus2.data     0.061499                       # miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.missRate::total     0.061433                       # miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.avgMissLatency::cpu2.dcache.prefetcher.prefetchers        32487                       # average ReadExReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.avgMissLatency::switch_cpus2.data 109963.602841                       # average ReadExReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.avgMissLatency::total 109933.043092                       # average ReadExReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.mshrHits::switch_cpus2.data          232                       # number of ReadExReq MSHR hits (Count)
system.cpu2.l2cache.ReadExReq.mshrHits::total          232                       # number of ReadExReq MSHR hits (Count)
system.cpu2.l2cache.ReadExReq.mshrMisses::cpu2.dcache.prefetcher.prefetchers            4                       # number of ReadExReq MSHR misses (Count)
system.cpu2.l2cache.ReadExReq.mshrMisses::switch_cpus2.data         9905                       # number of ReadExReq MSHR misses (Count)
system.cpu2.l2cache.ReadExReq.mshrMisses::total         9909                       # number of ReadExReq MSHR misses (Count)
system.cpu2.l2cache.ReadExReq.mshrMissLatency::cpu2.dcache.prefetcher.prefetchers       129948                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.mshrMissLatency::switch_cpus2.data   1096764669                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.mshrMissLatency::total   1096894617                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.mshrMissRate::cpu2.dcache.prefetcher.prefetchers     0.016529                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.mshrMissRate::switch_cpus2.data     0.060091                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.mshrMissRate::total     0.060027                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.avgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers        32487                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.avgMshrMissLatency::switch_cpus2.data 110728.386572                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.avgMshrMissLatency::total 110696.802604                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.hits::switch_cpus2.mmu.dtb.walker       340249                       # number of ReadReq hits (Count)
system.cpu2.l2cache.ReadReq.hits::switch_cpus2.mmu.itb.walker          156                       # number of ReadReq hits (Count)
system.cpu2.l2cache.ReadReq.hits::total        340405                       # number of ReadReq hits (Count)
system.cpu2.l2cache.ReadReq.misses::switch_cpus2.mmu.dtb.walker         6447                       # number of ReadReq misses (Count)
system.cpu2.l2cache.ReadReq.misses::switch_cpus2.mmu.itb.walker           46                       # number of ReadReq misses (Count)
system.cpu2.l2cache.ReadReq.misses::total         6493                       # number of ReadReq misses (Count)
system.cpu2.l2cache.ReadReq.missLatency::switch_cpus2.mmu.dtb.walker    683904039                       # number of ReadReq miss ticks (Tick)
system.cpu2.l2cache.ReadReq.missLatency::switch_cpus2.mmu.itb.walker      3910179                       # number of ReadReq miss ticks (Tick)
system.cpu2.l2cache.ReadReq.missLatency::total    687814218                       # number of ReadReq miss ticks (Tick)
system.cpu2.l2cache.ReadReq.accesses::switch_cpus2.mmu.dtb.walker       346696                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadReq.accesses::switch_cpus2.mmu.itb.walker          202                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadReq.accesses::total       346898                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadReq.missRate::switch_cpus2.mmu.dtb.walker     0.018596                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.missRate::switch_cpus2.mmu.itb.walker     0.227723                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.missRate::total     0.018717                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.avgMissLatency::switch_cpus2.mmu.dtb.walker 106080.973941                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMissLatency::switch_cpus2.mmu.itb.walker 85003.891304                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMissLatency::total 105931.652241                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.mshrMisses::switch_cpus2.mmu.dtb.walker         6447                       # number of ReadReq MSHR misses (Count)
system.cpu2.l2cache.ReadReq.mshrMisses::switch_cpus2.mmu.itb.walker           46                       # number of ReadReq MSHR misses (Count)
system.cpu2.l2cache.ReadReq.mshrMisses::total         6493                       # number of ReadReq MSHR misses (Count)
system.cpu2.l2cache.ReadReq.mshrUncacheable::switch_cpus2.data           20                       # number of ReadReq MSHR uncacheable (Count)
system.cpu2.l2cache.ReadReq.mshrUncacheable::total           20                       # number of ReadReq MSHR uncacheable (Count)
system.cpu2.l2cache.ReadReq.mshrMissLatency::switch_cpus2.mmu.dtb.walker    683904039                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadReq.mshrMissLatency::switch_cpus2.mmu.itb.walker      3910179                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadReq.mshrMissLatency::total    687814218                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadReq.mshrUncacheableLatency::switch_cpus2.data       703794                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu2.l2cache.ReadReq.mshrUncacheableLatency::total       703794                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu2.l2cache.ReadReq.mshrMissRate::switch_cpus2.mmu.dtb.walker     0.018596                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.mshrMissRate::switch_cpus2.mmu.itb.walker     0.227723                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.mshrMissRate::total     0.018717                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.avgMshrMissLatency::switch_cpus2.mmu.dtb.walker 106080.973941                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMshrMissLatency::switch_cpus2.mmu.itb.walker 85003.891304                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMshrMissLatency::total 105931.652241                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMshrUncacheableLatency::switch_cpus2.data 35189.700000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMshrUncacheableLatency::total 35189.700000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.hits::cpu2.dcache.prefetcher.prefetchers      2550648                       # number of ReadSharedReq hits (Count)
system.cpu2.l2cache.ReadSharedReq.hits::switch_cpus2.data       363374                       # number of ReadSharedReq hits (Count)
system.cpu2.l2cache.ReadSharedReq.hits::total      2914022                       # number of ReadSharedReq hits (Count)
system.cpu2.l2cache.ReadSharedReq.misses::cpu2.dcache.prefetcher.prefetchers       938476                       # number of ReadSharedReq misses (Count)
system.cpu2.l2cache.ReadSharedReq.misses::switch_cpus2.data       108865                       # number of ReadSharedReq misses (Count)
system.cpu2.l2cache.ReadSharedReq.misses::total      1047341                       # number of ReadSharedReq misses (Count)
system.cpu2.l2cache.ReadSharedReq.missLatency::cpu2.dcache.prefetcher.prefetchers 108827585175                       # number of ReadSharedReq miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.missLatency::switch_cpus2.data  13139381346                       # number of ReadSharedReq miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.missLatency::total 121966966521                       # number of ReadSharedReq miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.accesses::cpu2.dcache.prefetcher.prefetchers      3489124                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadSharedReq.accesses::switch_cpus2.data       472239                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadSharedReq.accesses::total      3961363                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadSharedReq.missRate::cpu2.dcache.prefetcher.prefetchers     0.268972                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.missRate::switch_cpus2.data     0.230529                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.missRate::total     0.264389                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.avgMissLatency::cpu2.dcache.prefetcher.prefetchers 115962.033313                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.avgMissLatency::switch_cpus2.data 120694.266716                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.avgMissLatency::total 116453.921427                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.mshrHits::cpu2.dcache.prefetcher.prefetchers         4258                       # number of ReadSharedReq MSHR hits (Count)
system.cpu2.l2cache.ReadSharedReq.mshrHits::switch_cpus2.data          647                       # number of ReadSharedReq MSHR hits (Count)
system.cpu2.l2cache.ReadSharedReq.mshrHits::total         4905                       # number of ReadSharedReq MSHR hits (Count)
system.cpu2.l2cache.ReadSharedReq.mshrMisses::cpu2.dcache.prefetcher.prefetchers       934218                       # number of ReadSharedReq MSHR misses (Count)
system.cpu2.l2cache.ReadSharedReq.mshrMisses::switch_cpus2.data       108218                       # number of ReadSharedReq MSHR misses (Count)
system.cpu2.l2cache.ReadSharedReq.mshrMisses::total      1042436                       # number of ReadSharedReq MSHR misses (Count)
system.cpu2.l2cache.ReadSharedReq.mshrMissLatency::cpu2.dcache.prefetcher.prefetchers 108488398929                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.mshrMissLatency::switch_cpus2.data  13085196579                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.mshrMissLatency::total 121573595508                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.mshrMissRate::cpu2.dcache.prefetcher.prefetchers     0.267751                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.mshrMissRate::switch_cpus2.data     0.229159                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.mshrMissRate::total     0.263151                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.avgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers 116127.498003                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.avgMshrMissLatency::switch_cpus2.data 120915.158098                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.avgMshrMissLatency::total 116624.517484                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.UpgradeReq.hits::switch_cpus2.data        11625                       # number of UpgradeReq hits (Count)
system.cpu2.l2cache.UpgradeReq.hits::total        11625                       # number of UpgradeReq hits (Count)
system.cpu2.l2cache.UpgradeReq.accesses::switch_cpus2.data        11625                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu2.l2cache.UpgradeReq.accesses::total        11625                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu2.l2cache.WriteReq.mshrUncacheable::switch_cpus2.data            9                       # number of WriteReq MSHR uncacheable (Count)
system.cpu2.l2cache.WriteReq.mshrUncacheable::total            9                       # number of WriteReq MSHR uncacheable (Count)
system.cpu2.l2cache.WritebackClean.hits::writebacks         1254                       # number of WritebackClean hits (Count)
system.cpu2.l2cache.WritebackClean.hits::total         1254                       # number of WritebackClean hits (Count)
system.cpu2.l2cache.WritebackClean.accesses::writebacks         1254                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu2.l2cache.WritebackClean.accesses::total         1254                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu2.l2cache.WritebackDirty.hits::writebacks      2215591                       # number of WritebackDirty hits (Count)
system.cpu2.l2cache.WritebackDirty.hits::total      2215591                       # number of WritebackDirty hits (Count)
system.cpu2.l2cache.WritebackDirty.accesses::writebacks      2215591                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu2.l2cache.WritebackDirty.accesses::total      2215591                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.l2cache.prefetcher.pfIssued             0                       # number of hwpf issued (Count)
system.cpu2.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.l2cache.prefetcher.prefetchers.pfIssued        18597                       # number of hwpf issued (Count)
system.cpu2.l2cache.prefetcher.prefetchers.pfIdentified        19723                       # number of prefetch candidates identified (Count)
system.cpu2.l2cache.prefetcher.prefetchers.pfBufferHit           10                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu2.l2cache.prefetcher.prefetchers.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu2.l2cache.prefetcher.prefetchers.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu2.l2cache.prefetcher.prefetchers.pfSpanPage          637                       # number of prefetches that crossed the page (Count)
system.cpu2.l2cache.prefetcher.prefetchers.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.l2cache.tags.tagsInUse       32766.385577                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.l2cache.tags.totalRefs            9187755                       # Total number of references to valid blocks. (Count)
system.cpu2.l2cache.tags.sampledRefs          1124258                       # Sample count of references to valid blocks. (Count)
system.cpu2.l2cache.tags.avgRefs             8.172283                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.l2cache.tags.warmupTick                 0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.l2cache.tags.occupancies::writebacks   445.678917                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu2.data     0.088188                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu2.dcache.prefetcher.prefetchers 27712.567586                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu2.l2cache.prefetcher.prefetchers   671.155822                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu2.mmu.dtb.walker     1.179242                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu2.mmu.itb.walker            2                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::switch_cpus2.inst    10.575144                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::switch_cpus2.data  3659.230648                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::switch_cpus2.mmu.dtb.walker   262.675525                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::switch_cpus2.mmu.itb.walker     1.234506                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.avgOccs::writebacks     0.013601                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu2.data     0.000003                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu2.dcache.prefetcher.prefetchers     0.845720                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu2.l2cache.prefetcher.prefetchers     0.020482                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu2.mmu.dtb.walker     0.000036                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu2.mmu.itb.walker     0.000061                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::switch_cpus2.inst     0.000323                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::switch_cpus2.data     0.111671                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::switch_cpus2.mmu.dtb.walker     0.008016                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::switch_cpus2.mmu.itb.walker     0.000038                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::total      0.999951                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.occupanciesTaskId::1022        28572                       # Occupied blocks per task id (Count)
system.cpu2.l2cache.tags.occupanciesTaskId::1023          394                       # Occupied blocks per task id (Count)
system.cpu2.l2cache.tags.occupanciesTaskId::1024         3802                       # Occupied blocks per task id (Count)
system.cpu2.l2cache.tags.ageTaskId_1022::0          171                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1022::1         2052                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1022::2        18385                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1022::3         7958                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1022::4            6                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1023::1           13                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1023::2          149                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1023::3          223                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1023::4            9                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1024::0           20                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1024::1          260                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1024::2         2282                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1024::3         1224                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1024::4           16                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ratioOccsTaskId::1022     0.871948                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.l2cache.tags.ratioOccsTaskId::1023     0.012024                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.l2cache.tags.ratioOccsTaskId::1024     0.116028                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.l2cache.tags.tagAccesses         70267563                       # Number of tag accesses (Count)
system.cpu2.l2cache.tags.dataAccesses        70267563                       # Number of data accesses (Count)
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.dtb.instHits                        0                       # ITB inst hits (Count)
system.cpu2.mmu.dtb.instMisses                      0                       # ITB inst misses (Count)
system.cpu2.mmu.dtb.readHits                        0                       # DTB read hits (Count)
system.cpu2.mmu.dtb.readMisses                      0                       # DTB read misses (Count)
system.cpu2.mmu.dtb.writeHits                       0                       # DTB write hits (Count)
system.cpu2.mmu.dtb.writeMisses                     0                       # DTB write misses (Count)
system.cpu2.mmu.dtb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.dtb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu2.mmu.dtb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu2.mmu.dtb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu2.mmu.dtb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu2.mmu.dtb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.dtb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu2.mmu.dtb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
system.cpu2.mmu.dtb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu2.mmu.dtb.permsFaults                     0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu2.mmu.dtb.readAccesses                    0                       # DTB read accesses (Count)
system.cpu2.mmu.dtb.writeAccesses                   0                       # DTB write accesses (Count)
system.cpu2.mmu.dtb.instAccesses                    0                       # ITB inst accesses (Count)
system.cpu2.mmu.dtb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.dtb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.dtb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.dtb.walker.walks                    0                       # Table walker walks requested (Count)
system.cpu2.mmu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.instHits                        0                       # ITB inst hits (Count)
system.cpu2.mmu.itb.instMisses                      0                       # ITB inst misses (Count)
system.cpu2.mmu.itb.readHits                        0                       # DTB read hits (Count)
system.cpu2.mmu.itb.readMisses                      0                       # DTB read misses (Count)
system.cpu2.mmu.itb.writeHits                       0                       # DTB write hits (Count)
system.cpu2.mmu.itb.writeMisses                     0                       # DTB write misses (Count)
system.cpu2.mmu.itb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.itb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu2.mmu.itb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu2.mmu.itb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu2.mmu.itb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu2.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.itb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu2.mmu.itb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
system.cpu2.mmu.itb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu2.mmu.itb.permsFaults                     0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu2.mmu.itb.readAccesses                    0                       # DTB read accesses (Count)
system.cpu2.mmu.itb.writeAccesses                   0                       # DTB write accesses (Count)
system.cpu2.mmu.itb.instAccesses                    0                       # ITB inst accesses (Count)
system.cpu2.mmu.itb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.itb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.itb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.walker.walks                    0                       # Table walker walks requested (Count)
system.cpu2.mmu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::OFF  35971403933                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.toL2Bus.transDist::ReadReq         346918                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadResp       4309790                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::WriteReq             9                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::WriteResp            9                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::WritebackDirty      2459705                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::WritebackClean         1255                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::CleanEvict      2863163                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::HardPFReq        22463                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::UpgradeReq        11700                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::UpgradeResp        11625                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadExReq       165078                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadExResp       165076                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadCleanReq         1512                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadSharedReq      3966177                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::InvalidateReq        16595                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::InvalidateResp        16594                       # Transaction distribution (Count)
system.cpu2.toL2Bus.pktCount_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         4279                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktCount_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     12452064                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktCount_system.cpu2.mmu.itb.walker.dma::system.cpu2.l2cache.cpu_side_port          404                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktCount_system.cpu2.mmu.dtb.walker.dma::system.cpu2.l2cache.cpu_side_port       693392                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktCount::total          13150139                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktSize_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port       177088                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.pktSize_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    405889844                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.pktSize_system.cpu2.mmu.itb.walker.dma::system.cpu2.l2cache.cpu_side_port         1616                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.pktSize_system.cpu2.mmu.dtb.walker.dma::system.cpu2.l2cache.cpu_side_port      2773568                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.pktSize::total          408842116                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.snoops                    1207533                       # Total snoops (Count)
system.cpu2.toL2Bus.snoopTraffic             15623488                       # Total snoop traffic (Byte)
system.cpu2.toL2Bus.snoopFanout::samples      5710626                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::mean        0.001483                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::stdev       0.038516                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::0            5702163     99.85%     99.85% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::1               8456      0.15%    100.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::2                  7      0.00%    100.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::max_value            2                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::total        5710626                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.toL2Bus.reqLayer0.occupancy    3871011794                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.reqLayer0.utilization          0.1                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.respLayer0.occupancy      1380040                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.respLayer1.occupancy   3643498767                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.respLayer1.utilization          0.1                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.respLayer2.occupancy       123076                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.respLayer3.occupancy    198511375                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.snoopLayer0.occupancy         2457                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.snoop_filter.totRequests      8300120                       # Total number of requests made to the snoop filter. (Count)
system.cpu2.toL2Bus.snoop_filter.hitSingleRequests      4155869                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu2.toL2Bus.snoop_filter.hitMultiRequests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu2.toL2Bus.snoop_filter.totSnoops         8456                       # Total number of snoops made to the snoop filter. (Count)
system.cpu2.toL2Bus.snoop_filter.hitSingleSnoops         8449                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu2.toL2Bus.snoop_filter.hitMultiSnoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu3.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.dcache.demandHits::switch_cpus3.data     43781503                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total         43781503                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::switch_cpus3.data     43820112                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total        43820112                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::switch_cpus3.data      1836508                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total        1836508                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::switch_cpus3.data      1837985                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total       1837985                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::switch_cpus3.data  68723162585                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total  68723162585                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::switch_cpus3.data  68723162585                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total  68723162585                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::switch_cpus3.data     45618011                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total     45618011                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::switch_cpus3.data     45658097                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total     45658097                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::switch_cpus3.data     0.040258                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.040258                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::switch_cpus3.data     0.040255                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.040255                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::switch_cpus3.data 37420.562603                       # average overall miss latency ((Cycle/Count))
system.cpu3.dcache.demandAvgMissLatency::total 37420.562603                       # average overall miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMissLatency::switch_cpus3.data 37390.491536                       # average overall miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMissLatency::total 37390.491536                       # average overall miss latency ((Cycle/Count))
system.cpu3.dcache.blockedCycles::no_mshrs      3925363                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs       125067                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs     31.386081                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.unusedPrefetches            288071                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu3.dcache.writebacks::writebacks      1444858                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total          1444858                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrHits::switch_cpus3.data      1329141                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.demandMshrHits::total      1329141                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::switch_cpus3.data      1329141                       # number of overall MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::total      1329141                       # number of overall MSHR hits (Count)
system.cpu3.dcache.demandMshrMisses::switch_cpus3.data       507367                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total       507367                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu3.dcache.prefetcher.prefetchers      1241800                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::switch_cpus3.data       508075                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total      1749875                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrUncacheable::switch_cpus3.data           27                       # number of overall MSHR uncacheable misses (Count)
system.cpu3.dcache.overallMshrUncacheable::total           27                       # number of overall MSHR uncacheable misses (Count)
system.cpu3.dcache.demandMshrMissLatency::switch_cpus3.data  19275356278                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total  19275356278                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu3.dcache.prefetcher.prefetchers  46715781019                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::switch_cpus3.data  19283480758                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total  65999261777                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrUncacheableLatency::switch_cpus3.data       651378                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu3.dcache.overallMshrUncacheableLatency::total       651378                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::switch_cpus3.data     0.011122                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.011122                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu3.dcache.prefetcher.prefetchers          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::switch_cpus3.data     0.011128                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.038326                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::switch_cpus3.data 37990.953842                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total 37990.953842                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers 37619.408133                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::switch_cpus3.data 37954.004346                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total 37716.557912                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMshrUncacheableLatency::switch_cpus3.data 24125.111111                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMshrUncacheableLatency::total 24125.111111                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu3.dcache.replacements               1748161                       # number of replacements (Count)
system.cpu3.dcache.HardPFReq.mshrMisses::cpu3.dcache.prefetcher.prefetchers      1241800                       # number of HardPFReq MSHR misses (Count)
system.cpu3.dcache.HardPFReq.mshrMisses::total      1241800                       # number of HardPFReq MSHR misses (Count)
system.cpu3.dcache.HardPFReq.mshrMissLatency::cpu3.dcache.prefetcher.prefetchers  46715781019                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu3.dcache.HardPFReq.mshrMissLatency::total  46715781019                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu3.dcache.HardPFReq.mshrMissRate::cpu3.dcache.prefetcher.prefetchers          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu3.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu3.dcache.HardPFReq.avgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers 37619.408133                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.HardPFReq.avgMshrMissLatency::total 37619.408133                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LoadLockedReq.hits::switch_cpus3.data          989                       # number of LoadLockedReq hits (Count)
system.cpu3.dcache.LoadLockedReq.hits::total          989                       # number of LoadLockedReq hits (Count)
system.cpu3.dcache.LoadLockedReq.misses::switch_cpus3.data          202                       # number of LoadLockedReq misses (Count)
system.cpu3.dcache.LoadLockedReq.misses::total          202                       # number of LoadLockedReq misses (Count)
system.cpu3.dcache.LoadLockedReq.missLatency::switch_cpus3.data      3530709                       # number of LoadLockedReq miss ticks (Tick)
system.cpu3.dcache.LoadLockedReq.missLatency::total      3530709                       # number of LoadLockedReq miss ticks (Tick)
system.cpu3.dcache.LoadLockedReq.accesses::switch_cpus3.data         1191                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu3.dcache.LoadLockedReq.accesses::total         1191                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu3.dcache.LoadLockedReq.missRate::switch_cpus3.data     0.169605                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu3.dcache.LoadLockedReq.missRate::total     0.169605                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu3.dcache.LoadLockedReq.avgMissLatency::switch_cpus3.data 17478.757426                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu3.dcache.LoadLockedReq.avgMissLatency::total 17478.757426                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu3.dcache.LoadLockedReq.mshrHits::switch_cpus3.data          126                       # number of LoadLockedReq MSHR hits (Count)
system.cpu3.dcache.LoadLockedReq.mshrHits::total          126                       # number of LoadLockedReq MSHR hits (Count)
system.cpu3.dcache.LoadLockedReq.mshrMisses::switch_cpus3.data           76                       # number of LoadLockedReq MSHR misses (Count)
system.cpu3.dcache.LoadLockedReq.mshrMisses::total           76                       # number of LoadLockedReq MSHR misses (Count)
system.cpu3.dcache.LoadLockedReq.mshrMissLatency::switch_cpus3.data       719628                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu3.dcache.LoadLockedReq.mshrMissLatency::total       719628                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu3.dcache.LoadLockedReq.mshrMissRate::switch_cpus3.data     0.063812                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu3.dcache.LoadLockedReq.mshrMissRate::total     0.063812                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu3.dcache.LoadLockedReq.avgMshrMissLatency::switch_cpus3.data  9468.789474                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LoadLockedReq.avgMshrMissLatency::total  9468.789474                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.hits::switch_cpus3.data     28007393                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total       28007393                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::switch_cpus3.data       793238                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total       793238                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::switch_cpus3.data  34223996898                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total  34223996898                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::switch_cpus3.data     28800631                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total     28800631                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::switch_cpus3.data     0.027542                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.027542                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::switch_cpus3.data 43144.676501                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total 43144.676501                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrHits::switch_cpus3.data       533915                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrHits::total       533915                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrMisses::switch_cpus3.data       259323                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total       259323                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrUncacheable::switch_cpus3.data           18                       # number of ReadReq MSHR uncacheable (Count)
system.cpu3.dcache.ReadReq.mshrUncacheable::total           18                       # number of ReadReq MSHR uncacheable (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::switch_cpus3.data  10971139998                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total  10971139998                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrUncacheableLatency::switch_cpus3.data       651378                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu3.dcache.ReadReq.mshrUncacheableLatency::total       651378                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::switch_cpus3.data     0.009004                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.009004                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::switch_cpus3.data 42306.852836                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total 42306.852836                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus3.data 36187.666667                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrUncacheableLatency::total 36187.666667                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu3.dcache.SoftPFExReq.hits::switch_cpus3.data          841                       # number of SoftPFExReq hits (Count)
system.cpu3.dcache.SoftPFExReq.hits::total          841                       # number of SoftPFExReq hits (Count)
system.cpu3.dcache.SoftPFExReq.misses::switch_cpus3.data          124                       # number of SoftPFExReq misses (Count)
system.cpu3.dcache.SoftPFExReq.misses::total          124                       # number of SoftPFExReq misses (Count)
system.cpu3.dcache.SoftPFExReq.accesses::switch_cpus3.data          965                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFExReq.accesses::total          965                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFExReq.missRate::switch_cpus3.data     0.128497                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu3.dcache.SoftPFExReq.missRate::total     0.128497                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu3.dcache.SoftPFExReq.mshrMisses::switch_cpus3.data           88                       # number of SoftPFExReq MSHR misses (Count)
system.cpu3.dcache.SoftPFExReq.mshrMisses::total           88                       # number of SoftPFExReq MSHR misses (Count)
system.cpu3.dcache.SoftPFExReq.mshrMissLatency::switch_cpus3.data      2181270                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu3.dcache.SoftPFExReq.mshrMissLatency::total      2181270                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu3.dcache.SoftPFExReq.mshrMissRate::switch_cpus3.data     0.091192                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu3.dcache.SoftPFExReq.mshrMissRate::total     0.091192                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu3.dcache.SoftPFExReq.avgMshrMissLatency::switch_cpus3.data 24787.159091                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SoftPFExReq.avgMshrMissLatency::total 24787.159091                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SoftPFReq.hits::switch_cpus3.data        37768                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.hits::total        37768                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.misses::switch_cpus3.data         1353                       # number of SoftPFReq misses (Count)
system.cpu3.dcache.SoftPFReq.misses::total         1353                       # number of SoftPFReq misses (Count)
system.cpu3.dcache.SoftPFReq.accesses::switch_cpus3.data        39121                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFReq.accesses::total        39121                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFReq.missRate::switch_cpus3.data     0.034585                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.missRate::total     0.034585                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.mshrMisses::switch_cpus3.data          620                       # number of SoftPFReq MSHR misses (Count)
system.cpu3.dcache.SoftPFReq.mshrMisses::total          620                       # number of SoftPFReq MSHR misses (Count)
system.cpu3.dcache.SoftPFReq.mshrMissLatency::switch_cpus3.data      5943210                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu3.dcache.SoftPFReq.mshrMissLatency::total      5943210                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu3.dcache.SoftPFReq.mshrMissRate::switch_cpus3.data     0.015848                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.mshrMissRate::total     0.015848                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus3.data  9585.822581                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SoftPFReq.avgMshrMissLatency::total  9585.822581                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.StoreCondReq.hits::switch_cpus3.data         1142                       # number of StoreCondReq hits (Count)
system.cpu3.dcache.StoreCondReq.hits::total         1142                       # number of StoreCondReq hits (Count)
system.cpu3.dcache.StoreCondReq.misses::switch_cpus3.data            2                       # number of StoreCondReq misses (Count)
system.cpu3.dcache.StoreCondReq.misses::total            2                       # number of StoreCondReq misses (Count)
system.cpu3.dcache.StoreCondReq.missLatency::switch_cpus3.data         9828                       # number of StoreCondReq miss ticks (Tick)
system.cpu3.dcache.StoreCondReq.missLatency::total         9828                       # number of StoreCondReq miss ticks (Tick)
system.cpu3.dcache.StoreCondReq.accesses::switch_cpus3.data         1144                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu3.dcache.StoreCondReq.accesses::total         1144                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu3.dcache.StoreCondReq.missRate::switch_cpus3.data     0.001748                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu3.dcache.StoreCondReq.missRate::total     0.001748                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu3.dcache.StoreCondReq.avgMissLatency::switch_cpus3.data         4914                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu3.dcache.StoreCondReq.avgMissLatency::total         4914                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu3.dcache.StoreCondReq.mshrMisses::switch_cpus3.data            2                       # number of StoreCondReq MSHR misses (Count)
system.cpu3.dcache.StoreCondReq.mshrMisses::total            2                       # number of StoreCondReq MSHR misses (Count)
system.cpu3.dcache.StoreCondReq.mshrMissLatency::switch_cpus3.data         9828                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu3.dcache.StoreCondReq.mshrMissLatency::total         9828                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu3.dcache.StoreCondReq.mshrMissRate::switch_cpus3.data     0.001748                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu3.dcache.StoreCondReq.mshrMissRate::total     0.001748                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu3.dcache.StoreCondReq.avgMshrMissLatency::switch_cpus3.data         4914                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.StoreCondReq.avgMshrMissLatency::total         4914                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteLineReq.hits::switch_cpus3.data        29149                       # number of WriteLineReq hits (Count)
system.cpu3.dcache.WriteLineReq.hits::total        29149                       # number of WriteLineReq hits (Count)
system.cpu3.dcache.WriteLineReq.misses::switch_cpus3.data        16942                       # number of WriteLineReq misses (Count)
system.cpu3.dcache.WriteLineReq.misses::total        16942                       # number of WriteLineReq misses (Count)
system.cpu3.dcache.WriteLineReq.missLatency::switch_cpus3.data    463345503                       # number of WriteLineReq miss ticks (Tick)
system.cpu3.dcache.WriteLineReq.missLatency::total    463345503                       # number of WriteLineReq miss ticks (Tick)
system.cpu3.dcache.WriteLineReq.accesses::switch_cpus3.data        46091                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteLineReq.accesses::total        46091                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteLineReq.missRate::switch_cpus3.data     0.367577                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu3.dcache.WriteLineReq.missRate::total     0.367577                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu3.dcache.WriteLineReq.avgMissLatency::switch_cpus3.data 27348.925924                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteLineReq.avgMissLatency::total 27348.925924                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteLineReq.mshrHits::switch_cpus3.data         4995                       # number of WriteLineReq MSHR hits (Count)
system.cpu3.dcache.WriteLineReq.mshrHits::total         4995                       # number of WriteLineReq MSHR hits (Count)
system.cpu3.dcache.WriteLineReq.mshrMisses::switch_cpus3.data        11947                       # number of WriteLineReq MSHR misses (Count)
system.cpu3.dcache.WriteLineReq.mshrMisses::total        11947                       # number of WriteLineReq MSHR misses (Count)
system.cpu3.dcache.WriteLineReq.mshrMissLatency::switch_cpus3.data    222339481                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteLineReq.mshrMissLatency::total    222339481                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteLineReq.mshrMissRate::switch_cpus3.data     0.259205                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu3.dcache.WriteLineReq.mshrMissRate::total     0.259205                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu3.dcache.WriteLineReq.avgMshrMissLatency::switch_cpus3.data 18610.486398                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteLineReq.avgMshrMissLatency::total 18610.486398                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.hits::switch_cpus3.data     15744961                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total      15744961                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::switch_cpus3.data      1026328                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total      1026328                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::switch_cpus3.data  34035820184                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total  34035820184                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::switch_cpus3.data     16771289                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total     16771289                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::switch_cpus3.data     0.061196                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.061196                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::switch_cpus3.data 33162.712295                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 33162.712295                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrHits::switch_cpus3.data       790231                       # number of WriteReq MSHR hits (Count)
system.cpu3.dcache.WriteReq.mshrHits::total       790231                       # number of WriteReq MSHR hits (Count)
system.cpu3.dcache.WriteReq.mshrMisses::switch_cpus3.data       236097                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total       236097                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrUncacheable::switch_cpus3.data            9                       # number of WriteReq MSHR uncacheable (Count)
system.cpu3.dcache.WriteReq.mshrUncacheable::total            9                       # number of WriteReq MSHR uncacheable (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::switch_cpus3.data   8081876799                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total   8081876799                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::switch_cpus3.data     0.014077                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.014077                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::switch_cpus3.data 34231.171082                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total 34231.171082                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu3.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.prefetcher.prefetchers.pfIssued      1848440                       # number of hwpf issued (Count)
system.cpu3.dcache.prefetcher.prefetchers.pfIdentified      4159488                       # number of prefetch candidates identified (Count)
system.cpu3.dcache.prefetcher.prefetchers.pfBufferHit      1261633                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu3.dcache.prefetcher.prefetchers.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu3.dcache.prefetcher.prefetchers.pfRemovedFull       788463                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu3.dcache.prefetcher.prefetchers.pfSpanPage        46244                       # number of prefetches that crossed the page (Count)
system.cpu3.dcache.prefetcher.prefetchers.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse         1023.593745                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs            47487621                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs           1749231                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs             27.147713                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.dcache.prefetcher.prefetchers   591.522163                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.occupancies::switch_cpus3.data   432.071582                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.dcache.prefetcher.prefetchers     0.577658                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::switch_cpus3.data     0.421945                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.999603                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1022          798                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.occupanciesTaskId::1024          226                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1022::0          381                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1022::1          417                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::0          100                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::1          121                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::2            3                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1022     0.779297                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.220703                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses         184389954                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses        184389954                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu3.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu3.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu3.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu3.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu3.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu3.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu3.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu3.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu3.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu3.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu3.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu3.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu3.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu3.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu3.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu3.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu3.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu3.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu3.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu3.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu3.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu3.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu3.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu3.icache.demandHits::switch_cpus3.inst     16393419                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total         16393419                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::switch_cpus3.inst     16393419                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total        16393419                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::switch_cpus3.inst       272303                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total         272303                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::switch_cpus3.inst       272303                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total        272303                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::switch_cpus3.inst   1731773862                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total   1731773862                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::switch_cpus3.inst   1731773862                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total   1731773862                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::switch_cpus3.inst     16665722                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total     16665722                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::switch_cpus3.inst     16665722                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total     16665722                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::switch_cpus3.inst     0.016339                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.016339                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::switch_cpus3.inst     0.016339                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.016339                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::switch_cpus3.inst  6359.731116                       # average overall miss latency ((Cycle/Count))
system.cpu3.icache.demandAvgMissLatency::total  6359.731116                       # average overall miss latency ((Cycle/Count))
system.cpu3.icache.overallAvgMissLatency::switch_cpus3.inst  6359.731116                       # average overall miss latency ((Cycle/Count))
system.cpu3.icache.overallAvgMissLatency::total  6359.731116                       # average overall miss latency ((Cycle/Count))
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.writebacks::writebacks       268932                       # number of writebacks (Count)
system.cpu3.icache.writebacks::total           268932                       # number of writebacks (Count)
system.cpu3.icache.demandMshrHits::switch_cpus3.inst         3316                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.demandMshrHits::total         3316                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.overallMshrHits::switch_cpus3.inst         3316                       # number of overall MSHR hits (Count)
system.cpu3.icache.overallMshrHits::total         3316                       # number of overall MSHR hits (Count)
system.cpu3.icache.demandMshrMisses::switch_cpus3.inst       268987                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total       268987                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::switch_cpus3.inst       268987                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total       268987                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::switch_cpus3.inst   1635236421                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total   1635236421                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::switch_cpus3.inst   1635236421                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total   1635236421                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::switch_cpus3.inst     0.016140                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.016140                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::switch_cpus3.inst     0.016140                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.016140                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::switch_cpus3.inst  6079.239595                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total  6079.239595                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.icache.overallAvgMshrMissLatency::switch_cpus3.inst  6079.239595                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total  6079.239595                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.icache.replacements                268932                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::switch_cpus3.inst     16393419                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total       16393419                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::switch_cpus3.inst       272303                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total       272303                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::switch_cpus3.inst   1731773862                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total   1731773862                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::switch_cpus3.inst     16665722                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total     16665722                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::switch_cpus3.inst     0.016339                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.016339                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::switch_cpus3.inst  6359.731116                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total  6359.731116                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrHits::switch_cpus3.inst         3316                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrHits::total         3316                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrMisses::switch_cpus3.inst       268987                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total       268987                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::switch_cpus3.inst   1635236421                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total   1635236421                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::switch_cpus3.inst     0.016140                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.016140                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::switch_cpus3.inst  6079.239595                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total  6079.239595                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse          508.012976                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs            18901415                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs            269444                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs             70.149697                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst     0.945885                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.occupancies::switch_cpus3.inst   507.067091                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst     0.001847                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::switch_cpus3.inst     0.990365                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.992213                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::2          396                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::3          116                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses          66931875                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses         66931875                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.l2cache.demandHits::cpu3.dcache.prefetcher.prefetchers       945781                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.demandHits::switch_cpus3.inst       266478                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.demandHits::switch_cpus3.data       359319                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.demandHits::switch_cpus3.mmu.dtb.walker       736055                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.demandHits::switch_cpus3.mmu.itb.walker         2664                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.demandHits::total         2310297                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.overallHits::cpu3.dcache.prefetcher.prefetchers       945781                       # number of overall hits (Count)
system.cpu3.l2cache.overallHits::switch_cpus3.inst       266478                       # number of overall hits (Count)
system.cpu3.l2cache.overallHits::switch_cpus3.data       359319                       # number of overall hits (Count)
system.cpu3.l2cache.overallHits::switch_cpus3.mmu.dtb.walker       736055                       # number of overall hits (Count)
system.cpu3.l2cache.overallHits::switch_cpus3.mmu.itb.walker         2664                       # number of overall hits (Count)
system.cpu3.l2cache.overallHits::total        2310297                       # number of overall hits (Count)
system.cpu3.l2cache.demandMisses::cpu3.dcache.prefetcher.prefetchers       295951                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::switch_cpus3.inst         2509                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::switch_cpus3.data       118842                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::switch_cpus3.mmu.dtb.walker         1365                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::switch_cpus3.mmu.itb.walker          233                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::total        418900                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.overallMisses::cpu3.dcache.prefetcher.prefetchers       295951                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::switch_cpus3.inst         2509                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::switch_cpus3.data       118842                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::switch_cpus3.mmu.dtb.walker         1365                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::switch_cpus3.mmu.itb.walker          233                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::total       418900                       # number of overall misses (Count)
system.cpu3.l2cache.demandMissLatency::cpu3.dcache.prefetcher.prefetchers  41287425208                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.demandMissLatency::switch_cpus3.inst    275426151                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.demandMissLatency::switch_cpus3.data  16439990648                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.demandMissLatency::switch_cpus3.mmu.dtb.walker    155812020                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.demandMissLatency::switch_cpus3.mmu.itb.walker     24908247                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.demandMissLatency::total  58183562274                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::cpu3.dcache.prefetcher.prefetchers  41287425208                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::switch_cpus3.inst    275426151                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::switch_cpus3.data  16439990648                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::switch_cpus3.mmu.dtb.walker    155812020                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::switch_cpus3.mmu.itb.walker     24908247                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::total  58183562274                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.demandAccesses::cpu3.dcache.prefetcher.prefetchers      1241732                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::switch_cpus3.inst       268987                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::switch_cpus3.data       478161                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::switch_cpus3.mmu.dtb.walker       737420                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::switch_cpus3.mmu.itb.walker         2897                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::total      2729197                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::cpu3.dcache.prefetcher.prefetchers      1241732                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::switch_cpus3.inst       268987                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::switch_cpus3.data       478161                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::switch_cpus3.mmu.dtb.walker       737420                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::switch_cpus3.mmu.itb.walker         2897                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::total      2729197                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.demandMissRate::cpu3.dcache.prefetcher.prefetchers     0.238337                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::switch_cpus3.inst     0.009328                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::switch_cpus3.data     0.248540                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::switch_cpus3.mmu.dtb.walker     0.001851                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::switch_cpus3.mmu.itb.walker     0.080428                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::total     0.153488                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.overallMissRate::cpu3.dcache.prefetcher.prefetchers     0.238337                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::switch_cpus3.inst     0.009328                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::switch_cpus3.data     0.248540                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::switch_cpus3.mmu.dtb.walker     0.001851                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::switch_cpus3.mmu.itb.walker     0.080428                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::total     0.153488                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.demandAvgMissLatency::cpu3.dcache.prefetcher.prefetchers 139507.638792                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMissLatency::switch_cpus3.inst 109775.269430                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMissLatency::switch_cpus3.data 138334.853402                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMissLatency::switch_cpus3.mmu.dtb.walker       114148                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMissLatency::switch_cpus3.mmu.itb.walker 106902.347639                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMissLatency::total 138896.066541                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMissLatency::cpu3.dcache.prefetcher.prefetchers 139507.638792                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMissLatency::switch_cpus3.inst 109775.269430                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMissLatency::switch_cpus3.data 138334.853402                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMissLatency::switch_cpus3.mmu.dtb.walker       114148                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMissLatency::switch_cpus3.mmu.itb.walker 106902.347639                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMissLatency::total 138896.066541                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.blockedCycles::no_mshrs         5225                       # number of cycles access was blocked (Cycle)
system.cpu3.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.l2cache.blockedCauses::no_mshrs           83                       # number of times access was blocked (Count)
system.cpu3.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.l2cache.avgBlocked::no_mshrs    62.951807                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.l2cache.unusedPrefetches             3977                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu3.l2cache.writebacks::writebacks       290813                       # number of writebacks (Count)
system.cpu3.l2cache.writebacks::total          290813                       # number of writebacks (Count)
system.cpu3.l2cache.demandMshrHits::cpu3.dcache.prefetcher.prefetchers         9435                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.l2cache.demandMshrHits::switch_cpus3.inst          127                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.l2cache.demandMshrHits::switch_cpus3.data         2149                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.l2cache.demandMshrHits::switch_cpus3.mmu.dtb.walker            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.l2cache.demandMshrHits::switch_cpus3.mmu.itb.walker            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.l2cache.demandMshrHits::total        11713                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.l2cache.overallMshrHits::cpu3.dcache.prefetcher.prefetchers         9435                       # number of overall MSHR hits (Count)
system.cpu3.l2cache.overallMshrHits::switch_cpus3.inst          127                       # number of overall MSHR hits (Count)
system.cpu3.l2cache.overallMshrHits::switch_cpus3.data         2149                       # number of overall MSHR hits (Count)
system.cpu3.l2cache.overallMshrHits::switch_cpus3.mmu.dtb.walker            1                       # number of overall MSHR hits (Count)
system.cpu3.l2cache.overallMshrHits::switch_cpus3.mmu.itb.walker            1                       # number of overall MSHR hits (Count)
system.cpu3.l2cache.overallMshrHits::total        11713                       # number of overall MSHR hits (Count)
system.cpu3.l2cache.demandMshrMisses::cpu3.dcache.prefetcher.prefetchers       286516                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.demandMshrMisses::switch_cpus3.inst         2382                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.demandMshrMisses::switch_cpus3.data       116693                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.demandMshrMisses::switch_cpus3.mmu.dtb.walker         1364                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.demandMshrMisses::switch_cpus3.mmu.itb.walker          232                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.demandMshrMisses::total       407187                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::cpu3.dcache.prefetcher.prefetchers       286516                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::cpu3.l2cache.prefetcher.prefetchers        36921                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::switch_cpus3.inst         2382                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::switch_cpus3.data       116693                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::switch_cpus3.mmu.dtb.walker         1364                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::switch_cpus3.mmu.itb.walker          232                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::total       444108                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrUncacheable::switch_cpus3.data           27                       # number of overall MSHR uncacheable misses (Count)
system.cpu3.l2cache.overallMshrUncacheable::total           27                       # number of overall MSHR uncacheable misses (Count)
system.cpu3.l2cache.demandMshrMissLatency::cpu3.dcache.prefetcher.prefetchers  40402338388                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissLatency::switch_cpus3.inst    266163534                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissLatency::switch_cpus3.data  16225041641                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissLatency::switch_cpus3.mmu.dtb.walker    155671152                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissLatency::switch_cpus3.mmu.itb.walker     24799593                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissLatency::total  57074014308                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::cpu3.dcache.prefetcher.prefetchers  40402338388                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers   4466829807                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::switch_cpus3.inst    266163534                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::switch_cpus3.data  16225041641                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::switch_cpus3.mmu.dtb.walker    155671152                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::switch_cpus3.mmu.itb.walker     24799593                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::total  61540844115                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrUncacheableLatency::switch_cpus3.data       621894                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu3.l2cache.overallMshrUncacheableLatency::total       621894                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu3.l2cache.demandMshrMissRate::cpu3.dcache.prefetcher.prefetchers     0.230739                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.demandMshrMissRate::switch_cpus3.inst     0.008855                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.demandMshrMissRate::switch_cpus3.data     0.244045                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.demandMshrMissRate::switch_cpus3.mmu.dtb.walker     0.001850                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.demandMshrMissRate::switch_cpus3.mmu.itb.walker     0.080083                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.demandMshrMissRate::total     0.149197                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::cpu3.dcache.prefetcher.prefetchers     0.230739                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::cpu3.l2cache.prefetcher.prefetchers          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::switch_cpus3.inst     0.008855                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::switch_cpus3.data     0.244045                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::switch_cpus3.mmu.dtb.walker     0.001850                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::switch_cpus3.mmu.itb.walker     0.080083                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::total     0.162725                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.demandAvgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers 141012.503274                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMshrMissLatency::switch_cpus3.inst 111739.518892                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMshrMissLatency::switch_cpus3.data 139040.402089                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMshrMissLatency::switch_cpus3.mmu.dtb.walker 114128.410557                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMshrMissLatency::switch_cpus3.mmu.itb.walker 106894.797414                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMshrMissLatency::total 140166.592519                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers 141012.503274                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers 120983.445925                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::switch_cpus3.inst 111739.518892                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::switch_cpus3.data 139040.402089                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::switch_cpus3.mmu.dtb.walker 114128.410557                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::switch_cpus3.mmu.itb.walker 106894.797414                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::total 138571.798110                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrUncacheableLatency::switch_cpus3.data 23033.111111                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrUncacheableLatency::total 23033.111111                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu3.l2cache.replacements               424877                       # number of replacements (Count)
system.cpu3.l2cache.CleanEvict.mshrMisses::writebacks            6                       # number of CleanEvict MSHR misses (Count)
system.cpu3.l2cache.CleanEvict.mshrMisses::total            6                       # number of CleanEvict MSHR misses (Count)
system.cpu3.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu3.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu3.l2cache.HardPFReq.mshrMisses::cpu3.l2cache.prefetcher.prefetchers        36921                       # number of HardPFReq MSHR misses (Count)
system.cpu3.l2cache.HardPFReq.mshrMisses::total        36921                       # number of HardPFReq MSHR misses (Count)
system.cpu3.l2cache.HardPFReq.mshrMissLatency::cpu3.l2cache.prefetcher.prefetchers   4466829807                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu3.l2cache.HardPFReq.mshrMissLatency::total   4466829807                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu3.l2cache.HardPFReq.mshrMissRate::cpu3.l2cache.prefetcher.prefetchers          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu3.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu3.l2cache.HardPFReq.avgMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers 120983.445925                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.HardPFReq.avgMshrMissLatency::total 120983.445925                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.InvalidateReq.hits::cpu3.dcache.prefetcher.prefetchers           62                       # number of InvalidateReq hits (Count)
system.cpu3.l2cache.InvalidateReq.hits::switch_cpus3.data        18945                       # number of InvalidateReq hits (Count)
system.cpu3.l2cache.InvalidateReq.hits::total        19007                       # number of InvalidateReq hits (Count)
system.cpu3.l2cache.InvalidateReq.misses::cpu3.dcache.prefetcher.prefetchers            6                       # number of InvalidateReq misses (Count)
system.cpu3.l2cache.InvalidateReq.misses::switch_cpus3.data         9957                       # number of InvalidateReq misses (Count)
system.cpu3.l2cache.InvalidateReq.misses::total         9963                       # number of InvalidateReq misses (Count)
system.cpu3.l2cache.InvalidateReq.missLatency::switch_cpus3.data     20588568                       # number of InvalidateReq miss ticks (Tick)
system.cpu3.l2cache.InvalidateReq.missLatency::total     20588568                       # number of InvalidateReq miss ticks (Tick)
system.cpu3.l2cache.InvalidateReq.accesses::cpu3.dcache.prefetcher.prefetchers           68                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu3.l2cache.InvalidateReq.accesses::switch_cpus3.data        28902                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu3.l2cache.InvalidateReq.accesses::total        28970                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu3.l2cache.InvalidateReq.missRate::cpu3.dcache.prefetcher.prefetchers     0.088235                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu3.l2cache.InvalidateReq.missRate::switch_cpus3.data     0.344509                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu3.l2cache.InvalidateReq.missRate::total     0.343907                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu3.l2cache.InvalidateReq.avgMissLatency::switch_cpus3.data  2067.748117                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu3.l2cache.InvalidateReq.avgMissLatency::total  2066.502861                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu3.l2cache.InvalidateReq.mshrHits::switch_cpus3.data          208                       # number of InvalidateReq MSHR hits (Count)
system.cpu3.l2cache.InvalidateReq.mshrHits::total          208                       # number of InvalidateReq MSHR hits (Count)
system.cpu3.l2cache.InvalidateReq.mshrMisses::cpu3.dcache.prefetcher.prefetchers            6                       # number of InvalidateReq MSHR misses (Count)
system.cpu3.l2cache.InvalidateReq.mshrMisses::switch_cpus3.data         9749                       # number of InvalidateReq MSHR misses (Count)
system.cpu3.l2cache.InvalidateReq.mshrMisses::total         9755                       # number of InvalidateReq MSHR misses (Count)
system.cpu3.l2cache.InvalidateReq.mshrMissLatency::cpu3.dcache.prefetcher.prefetchers       133224                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu3.l2cache.InvalidateReq.mshrMissLatency::switch_cpus3.data    222080859                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu3.l2cache.InvalidateReq.mshrMissLatency::total    222214083                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu3.l2cache.InvalidateReq.mshrMissRate::cpu3.dcache.prefetcher.prefetchers     0.088235                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu3.l2cache.InvalidateReq.mshrMissRate::switch_cpus3.data     0.337312                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu3.l2cache.InvalidateReq.mshrMissRate::total     0.336728                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu3.l2cache.InvalidateReq.avgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers        22204                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.InvalidateReq.avgMshrMissLatency::switch_cpus3.data 22779.860396                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.InvalidateReq.avgMshrMissLatency::total 22779.506202                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadCleanReq.hits::switch_cpus3.inst       266478                       # number of ReadCleanReq hits (Count)
system.cpu3.l2cache.ReadCleanReq.hits::total       266478                       # number of ReadCleanReq hits (Count)
system.cpu3.l2cache.ReadCleanReq.misses::switch_cpus3.inst         2509                       # number of ReadCleanReq misses (Count)
system.cpu3.l2cache.ReadCleanReq.misses::total         2509                       # number of ReadCleanReq misses (Count)
system.cpu3.l2cache.ReadCleanReq.missLatency::switch_cpus3.inst    275426151                       # number of ReadCleanReq miss ticks (Tick)
system.cpu3.l2cache.ReadCleanReq.missLatency::total    275426151                       # number of ReadCleanReq miss ticks (Tick)
system.cpu3.l2cache.ReadCleanReq.accesses::switch_cpus3.inst       268987                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadCleanReq.accesses::total       268987                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadCleanReq.missRate::switch_cpus3.inst     0.009328                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu3.l2cache.ReadCleanReq.missRate::total     0.009328                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu3.l2cache.ReadCleanReq.avgMissLatency::switch_cpus3.inst 109775.269430                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadCleanReq.avgMissLatency::total 109775.269430                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadCleanReq.mshrHits::switch_cpus3.inst          127                       # number of ReadCleanReq MSHR hits (Count)
system.cpu3.l2cache.ReadCleanReq.mshrHits::total          127                       # number of ReadCleanReq MSHR hits (Count)
system.cpu3.l2cache.ReadCleanReq.mshrMisses::switch_cpus3.inst         2382                       # number of ReadCleanReq MSHR misses (Count)
system.cpu3.l2cache.ReadCleanReq.mshrMisses::total         2382                       # number of ReadCleanReq MSHR misses (Count)
system.cpu3.l2cache.ReadCleanReq.mshrMissLatency::switch_cpus3.inst    266163534                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadCleanReq.mshrMissLatency::total    266163534                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadCleanReq.mshrMissRate::switch_cpus3.inst     0.008855                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu3.l2cache.ReadCleanReq.mshrMissRate::total     0.008855                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu3.l2cache.ReadCleanReq.avgMshrMissLatency::switch_cpus3.inst 111739.518892                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadCleanReq.avgMshrMissLatency::total 111739.518892                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.hits::cpu3.dcache.prefetcher.prefetchers          463                       # number of ReadExReq hits (Count)
system.cpu3.l2cache.ReadExReq.hits::switch_cpus3.data       169614                       # number of ReadExReq hits (Count)
system.cpu3.l2cache.ReadExReq.hits::total       170077                       # number of ReadExReq hits (Count)
system.cpu3.l2cache.ReadExReq.misses::cpu3.dcache.prefetcher.prefetchers           42                       # number of ReadExReq misses (Count)
system.cpu3.l2cache.ReadExReq.misses::switch_cpus3.data        48633                       # number of ReadExReq misses (Count)
system.cpu3.l2cache.ReadExReq.misses::total        48675                       # number of ReadExReq misses (Count)
system.cpu3.l2cache.ReadExReq.missLatency::cpu3.dcache.prefetcher.prefetchers      5345613                       # number of ReadExReq miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.missLatency::switch_cpus3.data   6739344879                       # number of ReadExReq miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.missLatency::total   6744690492                       # number of ReadExReq miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.accesses::cpu3.dcache.prefetcher.prefetchers          505                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadExReq.accesses::switch_cpus3.data       218247                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadExReq.accesses::total       218752                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadExReq.missRate::cpu3.dcache.prefetcher.prefetchers     0.083168                       # miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.missRate::switch_cpus3.data     0.222835                       # miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.missRate::total     0.222512                       # miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.avgMissLatency::cpu3.dcache.prefetcher.prefetchers 127276.500000                       # average ReadExReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.avgMissLatency::switch_cpus3.data 138575.553205                       # average ReadExReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.avgMissLatency::total 138565.803636                       # average ReadExReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.mshrHits::cpu3.dcache.prefetcher.prefetchers            6                       # number of ReadExReq MSHR hits (Count)
system.cpu3.l2cache.ReadExReq.mshrHits::switch_cpus3.data          977                       # number of ReadExReq MSHR hits (Count)
system.cpu3.l2cache.ReadExReq.mshrHits::total          983                       # number of ReadExReq MSHR hits (Count)
system.cpu3.l2cache.ReadExReq.mshrMisses::cpu3.dcache.prefetcher.prefetchers           36                       # number of ReadExReq MSHR misses (Count)
system.cpu3.l2cache.ReadExReq.mshrMisses::switch_cpus3.data        47656                       # number of ReadExReq MSHR misses (Count)
system.cpu3.l2cache.ReadExReq.mshrMisses::total        47692                       # number of ReadExReq MSHR misses (Count)
system.cpu3.l2cache.ReadExReq.mshrMissLatency::cpu3.dcache.prefetcher.prefetchers      4756752                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.mshrMissLatency::switch_cpus3.data   6636454728                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.mshrMissLatency::total   6641211480                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.mshrMissRate::cpu3.dcache.prefetcher.prefetchers     0.071287                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.mshrMissRate::switch_cpus3.data     0.218358                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.mshrMissRate::total     0.218019                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.avgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers       132132                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.avgMshrMissLatency::switch_cpus3.data 139257.485479                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.avgMshrMissLatency::total 139252.106852                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.hits::switch_cpus3.mmu.dtb.walker       736055                       # number of ReadReq hits (Count)
system.cpu3.l2cache.ReadReq.hits::switch_cpus3.mmu.itb.walker         2664                       # number of ReadReq hits (Count)
system.cpu3.l2cache.ReadReq.hits::total        738719                       # number of ReadReq hits (Count)
system.cpu3.l2cache.ReadReq.misses::switch_cpus3.mmu.dtb.walker         1365                       # number of ReadReq misses (Count)
system.cpu3.l2cache.ReadReq.misses::switch_cpus3.mmu.itb.walker          233                       # number of ReadReq misses (Count)
system.cpu3.l2cache.ReadReq.misses::total         1598                       # number of ReadReq misses (Count)
system.cpu3.l2cache.ReadReq.missLatency::switch_cpus3.mmu.dtb.walker    155812020                       # number of ReadReq miss ticks (Tick)
system.cpu3.l2cache.ReadReq.missLatency::switch_cpus3.mmu.itb.walker     24908247                       # number of ReadReq miss ticks (Tick)
system.cpu3.l2cache.ReadReq.missLatency::total    180720267                       # number of ReadReq miss ticks (Tick)
system.cpu3.l2cache.ReadReq.accesses::switch_cpus3.mmu.dtb.walker       737420                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadReq.accesses::switch_cpus3.mmu.itb.walker         2897                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadReq.accesses::total       740317                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadReq.missRate::switch_cpus3.mmu.dtb.walker     0.001851                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.l2cache.ReadReq.missRate::switch_cpus3.mmu.itb.walker     0.080428                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.l2cache.ReadReq.missRate::total     0.002159                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.l2cache.ReadReq.avgMissLatency::switch_cpus3.mmu.dtb.walker       114148                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.avgMissLatency::switch_cpus3.mmu.itb.walker 106902.347639                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.avgMissLatency::total 113091.531289                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.mshrHits::switch_cpus3.mmu.dtb.walker            1                       # number of ReadReq MSHR hits (Count)
system.cpu3.l2cache.ReadReq.mshrHits::switch_cpus3.mmu.itb.walker            1                       # number of ReadReq MSHR hits (Count)
system.cpu3.l2cache.ReadReq.mshrHits::total            2                       # number of ReadReq MSHR hits (Count)
system.cpu3.l2cache.ReadReq.mshrMisses::switch_cpus3.mmu.dtb.walker         1364                       # number of ReadReq MSHR misses (Count)
system.cpu3.l2cache.ReadReq.mshrMisses::switch_cpus3.mmu.itb.walker          232                       # number of ReadReq MSHR misses (Count)
system.cpu3.l2cache.ReadReq.mshrMisses::total         1596                       # number of ReadReq MSHR misses (Count)
system.cpu3.l2cache.ReadReq.mshrUncacheable::switch_cpus3.data           18                       # number of ReadReq MSHR uncacheable (Count)
system.cpu3.l2cache.ReadReq.mshrUncacheable::total           18                       # number of ReadReq MSHR uncacheable (Count)
system.cpu3.l2cache.ReadReq.mshrMissLatency::switch_cpus3.mmu.dtb.walker    155671152                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadReq.mshrMissLatency::switch_cpus3.mmu.itb.walker     24799593                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadReq.mshrMissLatency::total    180470745                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadReq.mshrUncacheableLatency::switch_cpus3.data       621894                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu3.l2cache.ReadReq.mshrUncacheableLatency::total       621894                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu3.l2cache.ReadReq.mshrMissRate::switch_cpus3.mmu.dtb.walker     0.001850                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.l2cache.ReadReq.mshrMissRate::switch_cpus3.mmu.itb.walker     0.080083                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.l2cache.ReadReq.mshrMissRate::total     0.002156                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.l2cache.ReadReq.avgMshrMissLatency::switch_cpus3.mmu.dtb.walker 114128.410557                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.avgMshrMissLatency::switch_cpus3.mmu.itb.walker 106894.797414                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.avgMshrMissLatency::total 113076.907895                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.avgMshrUncacheableLatency::switch_cpus3.data 34549.666667                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.avgMshrUncacheableLatency::total 34549.666667                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.hits::cpu3.dcache.prefetcher.prefetchers       945318                       # number of ReadSharedReq hits (Count)
system.cpu3.l2cache.ReadSharedReq.hits::switch_cpus3.data       189705                       # number of ReadSharedReq hits (Count)
system.cpu3.l2cache.ReadSharedReq.hits::total      1135023                       # number of ReadSharedReq hits (Count)
system.cpu3.l2cache.ReadSharedReq.misses::cpu3.dcache.prefetcher.prefetchers       295909                       # number of ReadSharedReq misses (Count)
system.cpu3.l2cache.ReadSharedReq.misses::switch_cpus3.data        70209                       # number of ReadSharedReq misses (Count)
system.cpu3.l2cache.ReadSharedReq.misses::total       366118                       # number of ReadSharedReq misses (Count)
system.cpu3.l2cache.ReadSharedReq.missLatency::cpu3.dcache.prefetcher.prefetchers  41282079595                       # number of ReadSharedReq miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.missLatency::switch_cpus3.data   9700645769                       # number of ReadSharedReq miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.missLatency::total  50982725364                       # number of ReadSharedReq miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.accesses::cpu3.dcache.prefetcher.prefetchers      1241227                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadSharedReq.accesses::switch_cpus3.data       259914                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadSharedReq.accesses::total      1501141                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadSharedReq.missRate::cpu3.dcache.prefetcher.prefetchers     0.238400                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.missRate::switch_cpus3.data     0.270124                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.missRate::total     0.243893                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.avgMissLatency::cpu3.dcache.prefetcher.prefetchers 139509.374825                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.avgMissLatency::switch_cpus3.data 138168.123303                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.avgMissLatency::total 139252.168328                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.mshrHits::cpu3.dcache.prefetcher.prefetchers         9429                       # number of ReadSharedReq MSHR hits (Count)
system.cpu3.l2cache.ReadSharedReq.mshrHits::switch_cpus3.data         1172                       # number of ReadSharedReq MSHR hits (Count)
system.cpu3.l2cache.ReadSharedReq.mshrHits::total        10601                       # number of ReadSharedReq MSHR hits (Count)
system.cpu3.l2cache.ReadSharedReq.mshrMisses::cpu3.dcache.prefetcher.prefetchers       286480                       # number of ReadSharedReq MSHR misses (Count)
system.cpu3.l2cache.ReadSharedReq.mshrMisses::switch_cpus3.data        69037                       # number of ReadSharedReq MSHR misses (Count)
system.cpu3.l2cache.ReadSharedReq.mshrMisses::total       355517                       # number of ReadSharedReq MSHR misses (Count)
system.cpu3.l2cache.ReadSharedReq.mshrMissLatency::cpu3.dcache.prefetcher.prefetchers  40397581636                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.mshrMissLatency::switch_cpus3.data   9588586913                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.mshrMissLatency::total  49986168549                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.mshrMissRate::cpu3.dcache.prefetcher.prefetchers     0.230804                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.mshrMissRate::switch_cpus3.data     0.265615                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.mshrMissRate::total     0.236831                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.avgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers 141013.619226                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.avgMshrMissLatency::switch_cpus3.data 138890.550183                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.avgMshrMissLatency::total 140601.345502                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.SCUpgradeReq.hits::switch_cpus3.data            2                       # number of SCUpgradeReq hits (Count)
system.cpu3.l2cache.SCUpgradeReq.hits::total            2                       # number of SCUpgradeReq hits (Count)
system.cpu3.l2cache.SCUpgradeReq.accesses::switch_cpus3.data            2                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu3.l2cache.SCUpgradeReq.accesses::total            2                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu3.l2cache.UpgradeReq.hits::switch_cpus3.data         1190                       # number of UpgradeReq hits (Count)
system.cpu3.l2cache.UpgradeReq.hits::total         1190                       # number of UpgradeReq hits (Count)
system.cpu3.l2cache.UpgradeReq.misses::switch_cpus3.data           46                       # number of UpgradeReq misses (Count)
system.cpu3.l2cache.UpgradeReq.misses::total           46                       # number of UpgradeReq misses (Count)
system.cpu3.l2cache.UpgradeReq.missLatency::switch_cpus3.data       727272                       # number of UpgradeReq miss ticks (Tick)
system.cpu3.l2cache.UpgradeReq.missLatency::total       727272                       # number of UpgradeReq miss ticks (Tick)
system.cpu3.l2cache.UpgradeReq.accesses::switch_cpus3.data         1236                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu3.l2cache.UpgradeReq.accesses::total         1236                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu3.l2cache.UpgradeReq.missRate::switch_cpus3.data     0.037217                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu3.l2cache.UpgradeReq.missRate::total     0.037217                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu3.l2cache.UpgradeReq.avgMissLatency::switch_cpus3.data 15810.260870                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu3.l2cache.UpgradeReq.avgMissLatency::total 15810.260870                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu3.l2cache.UpgradeReq.mshrMisses::switch_cpus3.data           46                       # number of UpgradeReq MSHR misses (Count)
system.cpu3.l2cache.UpgradeReq.mshrMisses::total           46                       # number of UpgradeReq MSHR misses (Count)
system.cpu3.l2cache.UpgradeReq.mshrMissLatency::switch_cpus3.data       727272                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu3.l2cache.UpgradeReq.mshrMissLatency::total       727272                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu3.l2cache.UpgradeReq.mshrMissRate::switch_cpus3.data     0.037217                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu3.l2cache.UpgradeReq.mshrMissRate::total     0.037217                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu3.l2cache.UpgradeReq.avgMshrMissLatency::switch_cpus3.data 15810.260870                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.UpgradeReq.avgMshrMissLatency::total 15810.260870                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.WriteReq.mshrUncacheable::switch_cpus3.data            9                       # number of WriteReq MSHR uncacheable (Count)
system.cpu3.l2cache.WriteReq.mshrUncacheable::total            9                       # number of WriteReq MSHR uncacheable (Count)
system.cpu3.l2cache.WritebackClean.hits::writebacks       264234                       # number of WritebackClean hits (Count)
system.cpu3.l2cache.WritebackClean.hits::total       264234                       # number of WritebackClean hits (Count)
system.cpu3.l2cache.WritebackClean.accesses::writebacks       264234                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu3.l2cache.WritebackClean.accesses::total       264234                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu3.l2cache.WritebackDirty.hits::writebacks      1444858                       # number of WritebackDirty hits (Count)
system.cpu3.l2cache.WritebackDirty.hits::total      1444858                       # number of WritebackDirty hits (Count)
system.cpu3.l2cache.WritebackDirty.accesses::writebacks      1444858                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu3.l2cache.WritebackDirty.accesses::total      1444858                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.l2cache.prefetcher.pfIssued             0                       # number of hwpf issued (Count)
system.cpu3.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.l2cache.prefetcher.prefetchers.pfIssued        46420                       # number of hwpf issued (Count)
system.cpu3.l2cache.prefetcher.prefetchers.pfIdentified        49237                       # number of prefetch candidates identified (Count)
system.cpu3.l2cache.prefetcher.prefetchers.pfBufferHit           14                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu3.l2cache.prefetcher.prefetchers.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu3.l2cache.prefetcher.prefetchers.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu3.l2cache.prefetcher.prefetchers.pfSpanPage         1277                       # number of prefetches that crossed the page (Count)
system.cpu3.l2cache.prefetcher.prefetchers.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.l2cache.tags.tagsInUse       24975.371258                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.l2cache.tags.totalRefs            4792636                       # Total number of references to valid blocks. (Count)
system.cpu3.l2cache.tags.sampledRefs           476994                       # Sample count of references to valid blocks. (Count)
system.cpu3.l2cache.tags.avgRefs            10.047581                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.l2cache.tags.warmupTick                 0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.l2cache.tags.occupancies::writebacks  1607.475566                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::cpu3.inst     1.619290                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::cpu3.data     0.918354                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::cpu3.dcache.prefetcher.prefetchers 14340.940887                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::cpu3.l2cache.prefetcher.prefetchers  3633.608648                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::cpu3.mmu.dtb.walker     0.463630                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::cpu3.mmu.itb.walker     1.925490                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::switch_cpus3.inst   395.226380                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::switch_cpus3.data  4818.392404                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::switch_cpus3.mmu.dtb.walker   146.700209                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::switch_cpus3.mmu.itb.walker    28.100399                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.avgOccs::writebacks     0.049056                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::cpu3.inst     0.000049                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::cpu3.data     0.000028                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::cpu3.dcache.prefetcher.prefetchers     0.437651                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::cpu3.l2cache.prefetcher.prefetchers     0.110889                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::cpu3.mmu.dtb.walker     0.000014                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::cpu3.mmu.itb.walker     0.000059                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::switch_cpus3.inst     0.012061                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::switch_cpus3.data     0.147046                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::switch_cpus3.mmu.dtb.walker     0.004477                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::switch_cpus3.mmu.itb.walker     0.000858                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::total      0.762188                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.occupanciesTaskId::1022        26504                       # Occupied blocks per task id (Count)
system.cpu3.l2cache.tags.occupanciesTaskId::1023          132                       # Occupied blocks per task id (Count)
system.cpu3.l2cache.tags.occupanciesTaskId::1024         6132                       # Occupied blocks per task id (Count)
system.cpu3.l2cache.tags.ageTaskId_1022::0          400                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1022::1         3801                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1022::2        21732                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1022::3          571                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1023::0            1                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1023::1            9                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1023::2          116                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1023::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1023::4            3                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1024::0           86                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1024::1          868                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1024::2         5140                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1024::3           38                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ratioOccsTaskId::1022     0.808838                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.l2cache.tags.ratioOccsTaskId::1023     0.004028                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.l2cache.tags.ratioOccsTaskId::1024     0.187134                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.l2cache.tags.tagAccesses         38643665                       # Number of tag accesses (Count)
system.cpu3.l2cache.tags.dataAccesses        38643665                       # Number of data accesses (Count)
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.dtb.instHits                        0                       # ITB inst hits (Count)
system.cpu3.mmu.dtb.instMisses                      0                       # ITB inst misses (Count)
system.cpu3.mmu.dtb.readHits                        0                       # DTB read hits (Count)
system.cpu3.mmu.dtb.readMisses                      0                       # DTB read misses (Count)
system.cpu3.mmu.dtb.writeHits                       0                       # DTB write hits (Count)
system.cpu3.mmu.dtb.writeMisses                     0                       # DTB write misses (Count)
system.cpu3.mmu.dtb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.dtb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu3.mmu.dtb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu3.mmu.dtb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu3.mmu.dtb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu3.mmu.dtb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.dtb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu3.mmu.dtb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
system.cpu3.mmu.dtb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu3.mmu.dtb.permsFaults                     0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu3.mmu.dtb.readAccesses                    0                       # DTB read accesses (Count)
system.cpu3.mmu.dtb.writeAccesses                   0                       # DTB write accesses (Count)
system.cpu3.mmu.dtb.instAccesses                    0                       # ITB inst accesses (Count)
system.cpu3.mmu.dtb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.dtb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.dtb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.dtb.walker.walks                    0                       # Table walker walks requested (Count)
system.cpu3.mmu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.instHits                        0                       # ITB inst hits (Count)
system.cpu3.mmu.itb.instMisses                      0                       # ITB inst misses (Count)
system.cpu3.mmu.itb.readHits                        0                       # DTB read hits (Count)
system.cpu3.mmu.itb.readMisses                      0                       # DTB read misses (Count)
system.cpu3.mmu.itb.writeHits                       0                       # DTB write hits (Count)
system.cpu3.mmu.itb.writeMisses                     0                       # DTB write misses (Count)
system.cpu3.mmu.itb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.itb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu3.mmu.itb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu3.mmu.itb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu3.mmu.itb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu3.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.itb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu3.mmu.itb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
system.cpu3.mmu.itb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu3.mmu.itb.permsFaults                     0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu3.mmu.itb.readAccesses                    0                       # DTB read accesses (Count)
system.cpu3.mmu.itb.writeAccesses                   0                       # DTB write accesses (Count)
system.cpu3.mmu.itb.instAccesses                    0                       # ITB inst accesses (Count)
system.cpu3.mmu.itb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.itb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.itb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.walker.walks                    0                       # Table walker walks requested (Count)
system.cpu3.mmu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::OFF  35971403933                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.toL2Bus.transDist::ReadReq         740918                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadResp       2511051                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::WriteReq             9                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::WriteResp            9                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::WritebackDirty      1735760                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::WritebackClean       268932                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::CleanEvict       591763                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::HardPFReq        56908                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::UpgradeReq         1370                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::SCUpgradeReq            7                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::UpgradeResp         1238                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadExReq       218767                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadExResp       218754                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadCleanReq       268987                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadSharedReq      1504417                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::InvalidateReq        28971                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::InvalidateResp        28970                       # Transaction distribution (Count)
system.cpu3.toL2Bus.pktCount_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port       806906                       # Packet count per connected requestor and responder (Count)
system.cpu3.toL2Bus.pktCount_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      5248424                       # Packet count per connected requestor and responder (Count)
system.cpu3.toL2Bus.pktCount_system.cpu3.mmu.itb.walker.dma::system.cpu3.l2cache.cpu_side_port         5794                       # Packet count per connected requestor and responder (Count)
system.cpu3.toL2Bus.pktCount_system.cpu3.mmu.dtb.walker.dma::system.cpu3.l2cache.cpu_side_port      1475423                       # Packet count per connected requestor and responder (Count)
system.cpu3.toL2Bus.pktCount::total           7536547                       # Packet count per connected requestor and responder (Count)
system.cpu3.toL2Bus.pktSize_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port     34426816                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu3.toL2Bus.pktSize_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    202544620                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu3.toL2Bus.pktSize_system.cpu3.mmu.itb.walker.dma::system.cpu3.l2cache.cpu_side_port        23176                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu3.toL2Bus.pktSize_system.cpu3.mmu.dtb.walker.dma::system.cpu3.l2cache.cpu_side_port      5899360                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu3.toL2Bus.pktSize::total          242893972                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu3.toL2Bus.snoops                     640294                       # Total snoops (Count)
system.cpu3.toL2Bus.snoopTraffic             18623032                       # Total snoop traffic (Byte)
system.cpu3.toL2Bus.snoopFanout::samples      3399766                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::mean        0.014662                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::stdev       0.120247                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::0            3349937     98.53%     98.53% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::1              49809      1.47%    100.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::2                 20      0.00%    100.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::max_value            2                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::total        3399766                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.toL2Bus.reqLayer0.occupancy    2345429219                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.reqLayer0.utilization          0.1                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.respLayer0.occupancy    221521822                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.respLayer1.occupancy   1526386643                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.respLayer2.occupancy      1648946                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.respLayer3.occupancy    404472511                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.snoopLayer0.occupancy         8190                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.snoop_filter.totRequests      4073042                       # Total number of requests made to the snoop filter. (Count)
system.cpu3.toL2Bus.snoop_filter.hitSingleRequests      2055812                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu3.toL2Bus.snoop_filter.hitMultiRequests         5321                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu3.toL2Bus.snoop_filter.totSnoops         7674                       # Total number of snoops made to the snoop filter. (Count)
system.cpu3.toL2Bus.snoop_filter.hitSingleSnoops         7654                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu3.toL2Bus.snoop_filter.hitMultiSnoops           20                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_clk_domain.clock                       273                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.demandHits::cpu0.dcache.prefetcher.prefetchers      1178036                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu0.l2cache.prefetcher.prefetchers       105419                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.dcache.prefetcher.prefetchers         5283                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.l2cache.prefetcher.prefetchers         1615                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu2.dcache.prefetcher.prefetchers        54798                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu2.l2cache.prefetcher.prefetchers         2494                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu3.dcache.prefetcher.prefetchers         2583                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu3.l2cache.prefetcher.prefetchers         1749                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus0.inst           185                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus0.data        262193                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus0.mmu.dtb.walker         3141                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus0.mmu.itb.walker           13                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus1.inst           410                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus1.data          1481                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus1.mmu.dtb.walker          224                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus1.mmu.itb.walker            1                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus2.inst           139                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus2.data          6518                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus2.mmu.dtb.walker          285                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus2.mmu.itb.walker            6                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus3.inst           412                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus3.data           788                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus3.mmu.dtb.walker          108                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus3.mmu.itb.walker           26                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                   1627907                       # number of demand (read+write) hits (Count)
system.l3.overallHits::cpu0.dcache.prefetcher.prefetchers      1178036                       # number of overall hits (Count)
system.l3.overallHits::cpu0.l2cache.prefetcher.prefetchers       105419                       # number of overall hits (Count)
system.l3.overallHits::cpu1.dcache.prefetcher.prefetchers         5283                       # number of overall hits (Count)
system.l3.overallHits::cpu1.l2cache.prefetcher.prefetchers         1615                       # number of overall hits (Count)
system.l3.overallHits::cpu2.dcache.prefetcher.prefetchers        54798                       # number of overall hits (Count)
system.l3.overallHits::cpu2.l2cache.prefetcher.prefetchers         2494                       # number of overall hits (Count)
system.l3.overallHits::cpu3.dcache.prefetcher.prefetchers         2583                       # number of overall hits (Count)
system.l3.overallHits::cpu3.l2cache.prefetcher.prefetchers         1749                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus0.inst          185                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus0.data       262193                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus0.mmu.dtb.walker         3141                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus0.mmu.itb.walker           13                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus1.inst          410                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus1.data         1481                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus1.mmu.dtb.walker          224                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus1.mmu.itb.walker            1                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus2.inst          139                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus2.data         6518                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus2.mmu.dtb.walker          285                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus2.mmu.itb.walker            6                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus3.inst          412                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus3.data          788                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus3.mmu.dtb.walker          108                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus3.mmu.itb.walker           26                       # number of overall hits (Count)
system.l3.overallHits::total                  1627907                       # number of overall hits (Count)
system.l3.demandMisses::cpu0.dcache.prefetcher.prefetchers       986062                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu0.l2cache.prefetcher.prefetchers       225729                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.dcache.prefetcher.prefetchers        33862                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.l2cache.prefetcher.prefetchers        13203                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu2.dcache.prefetcher.prefetchers       879487                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu2.l2cache.prefetcher.prefetchers        12008                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu3.dcache.prefetcher.prefetchers       284127                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu3.l2cache.prefetcher.prefetchers        34889                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus0.inst          216                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus0.data       380215                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus0.mmu.dtb.walker         3195                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus0.mmu.itb.walker           19                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus1.inst         1639                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus1.data         7842                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus1.mmu.dtb.walker         2289                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus1.mmu.itb.walker           48                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus2.inst          335                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus2.data       111577                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus2.mmu.dtb.walker         6162                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus2.mmu.itb.walker           40                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus3.inst         1970                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus3.data       115848                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus3.mmu.dtb.walker         1256                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus3.mmu.itb.walker          206                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                 3102224                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::cpu0.dcache.prefetcher.prefetchers       986062                       # number of overall misses (Count)
system.l3.overallMisses::cpu0.l2cache.prefetcher.prefetchers       225729                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.dcache.prefetcher.prefetchers        33862                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.l2cache.prefetcher.prefetchers        13203                       # number of overall misses (Count)
system.l3.overallMisses::cpu2.dcache.prefetcher.prefetchers       879487                       # number of overall misses (Count)
system.l3.overallMisses::cpu2.l2cache.prefetcher.prefetchers        12008                       # number of overall misses (Count)
system.l3.overallMisses::cpu3.dcache.prefetcher.prefetchers       284127                       # number of overall misses (Count)
system.l3.overallMisses::cpu3.l2cache.prefetcher.prefetchers        34889                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus0.inst          216                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus0.data       380215                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus0.mmu.dtb.walker         3195                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus0.mmu.itb.walker           19                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus1.inst         1639                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus1.data         7842                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus1.mmu.dtb.walker         2289                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus1.mmu.itb.walker           48                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus2.inst          335                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus2.data       111577                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus2.mmu.dtb.walker         6162                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus2.mmu.itb.walker           40                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus3.inst         1970                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus3.data       115848                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus3.mmu.dtb.walker         1256                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus3.mmu.itb.walker          206                       # number of overall misses (Count)
system.l3.overallMisses::total                3102224                       # number of overall misses (Count)
system.l3.demandMissLatency::cpu0.dcache.prefetcher.prefetchers 110928810394                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu0.l2cache.prefetcher.prefetchers  24547286806                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.dcache.prefetcher.prefetchers   4286676268                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.l2cache.prefetcher.prefetchers   1541625623                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu2.dcache.prefetcher.prefetchers 104105373809                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu2.l2cache.prefetcher.prefetchers   1381689563                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu3.dcache.prefetcher.prefetchers  39151589230                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu3.l2cache.prefetcher.prefetchers   4429675673                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus0.inst     24617502                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus0.data  40844901445                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus0.mmu.dtb.walker    320403174                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus0.mmu.itb.walker      1828008                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus1.inst    194783343                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus1.data   1006361315                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus1.mmu.dtb.walker    276814514                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus1.mmu.itb.walker      5294835                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus2.inst     37788387                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus2.data  13654146506                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus2.mmu.dtb.walker    656025736                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus2.mmu.itb.walker      3666390                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus3.inst    251594108                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus3.data  15754007113                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus3.mmu.dtb.walker    149136658                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus3.mmu.itb.walker     23571318                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total       363577667718                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::cpu0.dcache.prefetcher.prefetchers 110928810394                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu0.l2cache.prefetcher.prefetchers  24547286806                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.dcache.prefetcher.prefetchers   4286676268                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.l2cache.prefetcher.prefetchers   1541625623                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu2.dcache.prefetcher.prefetchers 104105373809                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu2.l2cache.prefetcher.prefetchers   1381689563                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu3.dcache.prefetcher.prefetchers  39151589230                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu3.l2cache.prefetcher.prefetchers   4429675673                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus0.inst     24617502                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus0.data  40844901445                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus0.mmu.dtb.walker    320403174                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus0.mmu.itb.walker      1828008                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus1.inst    194783343                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus1.data   1006361315                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus1.mmu.dtb.walker    276814514                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus1.mmu.itb.walker      5294835                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus2.inst     37788387                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus2.data  13654146506                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus2.mmu.dtb.walker    656025736                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus2.mmu.itb.walker      3666390                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus3.inst    251594108                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus3.data  15754007113                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus3.mmu.dtb.walker    149136658                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus3.mmu.itb.walker     23571318                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total      363577667718                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::cpu0.dcache.prefetcher.prefetchers      2164098                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu0.l2cache.prefetcher.prefetchers       331148                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.dcache.prefetcher.prefetchers        39145                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.l2cache.prefetcher.prefetchers        14818                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu2.dcache.prefetcher.prefetchers       934285                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu2.l2cache.prefetcher.prefetchers        14502                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu3.dcache.prefetcher.prefetchers       286710                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu3.l2cache.prefetcher.prefetchers        36638                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus0.inst          401                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus0.data       642408                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus0.mmu.dtb.walker         6336                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus0.mmu.itb.walker           32                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus1.inst         2049                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus1.data         9323                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus1.mmu.dtb.walker         2513                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus1.mmu.itb.walker           49                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus2.inst          474                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus2.data       118095                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus2.mmu.dtb.walker         6447                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus2.mmu.itb.walker           46                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus3.inst         2382                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus3.data       116636                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus3.mmu.dtb.walker         1364                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus3.mmu.itb.walker          232                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total               4730131                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.dcache.prefetcher.prefetchers      2164098                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.l2cache.prefetcher.prefetchers       331148                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.dcache.prefetcher.prefetchers        39145                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.l2cache.prefetcher.prefetchers        14818                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu2.dcache.prefetcher.prefetchers       934285                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu2.l2cache.prefetcher.prefetchers        14502                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu3.dcache.prefetcher.prefetchers       286710                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu3.l2cache.prefetcher.prefetchers        36638                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus0.inst          401                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus0.data       642408                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus0.mmu.dtb.walker         6336                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus0.mmu.itb.walker           32                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus1.inst         2049                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus1.data         9323                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus1.mmu.dtb.walker         2513                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus1.mmu.itb.walker           49                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus2.inst          474                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus2.data       118095                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus2.mmu.dtb.walker         6447                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus2.mmu.itb.walker           46                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus3.inst         2382                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus3.data       116636                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus3.mmu.dtb.walker         1364                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus3.mmu.itb.walker          232                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total              4730131                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::cpu0.dcache.prefetcher.prefetchers     0.455646                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu0.l2cache.prefetcher.prefetchers     0.681656                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.dcache.prefetcher.prefetchers     0.865040                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.l2cache.prefetcher.prefetchers     0.891011                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu2.dcache.prefetcher.prefetchers     0.941348                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu2.l2cache.prefetcher.prefetchers     0.828024                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu3.dcache.prefetcher.prefetchers     0.990991                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu3.l2cache.prefetcher.prefetchers     0.952263                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus0.inst     0.538653                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus0.data     0.591859                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus0.mmu.dtb.walker     0.504261                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus0.mmu.itb.walker     0.593750                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus1.inst     0.799902                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus1.data     0.841146                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus1.mmu.dtb.walker     0.910864                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus1.mmu.itb.walker     0.979592                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus2.inst     0.706751                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus2.data     0.944807                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus2.mmu.dtb.walker     0.955793                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus2.mmu.itb.walker     0.869565                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus3.inst     0.827036                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus3.data     0.993244                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus3.mmu.dtb.walker     0.920821                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus3.mmu.itb.walker     0.887931                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.655843                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::cpu0.dcache.prefetcher.prefetchers     0.455646                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu0.l2cache.prefetcher.prefetchers     0.681656                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.dcache.prefetcher.prefetchers     0.865040                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.l2cache.prefetcher.prefetchers     0.891011                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu2.dcache.prefetcher.prefetchers     0.941348                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu2.l2cache.prefetcher.prefetchers     0.828024                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu3.dcache.prefetcher.prefetchers     0.990991                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu3.l2cache.prefetcher.prefetchers     0.952263                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus0.inst     0.538653                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus0.data     0.591859                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus0.mmu.dtb.walker     0.504261                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus0.mmu.itb.walker     0.593750                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus1.inst     0.799902                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus1.data     0.841146                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus1.mmu.dtb.walker     0.910864                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus1.mmu.itb.walker     0.979592                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus2.inst     0.706751                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus2.data     0.944807                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus2.mmu.dtb.walker     0.955793                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus2.mmu.itb.walker     0.869565                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus3.inst     0.827036                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus3.data     0.993244                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus3.mmu.dtb.walker     0.920821                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus3.mmu.itb.walker     0.887931                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.655843                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::cpu0.dcache.prefetcher.prefetchers 112496.790662                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu0.l2cache.prefetcher.prefetchers 108746.713121                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu1.dcache.prefetcher.prefetchers 126592.530506                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu1.l2cache.prefetcher.prefetchers 116763.282815                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu2.dcache.prefetcher.prefetchers 118370.565806                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu2.l2cache.prefetcher.prefetchers 115064.087525                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu3.dcache.prefetcher.prefetchers 137796.088475                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu3.l2cache.prefetcher.prefetchers 126964.821950                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus0.inst 113969.916667                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus0.data 107425.802362                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus0.mmu.dtb.walker 100282.683568                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus0.mmu.itb.walker 96210.947368                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus1.inst 118842.796217                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus1.data 128329.675465                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus1.mmu.dtb.walker 120932.509393                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus1.mmu.itb.walker 110309.062500                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus2.inst 112801.155224                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus2.data 122374.203519                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus2.mmu.dtb.walker 106463.118468                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus2.mmu.itb.walker 91659.750000                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus3.inst 127712.745178                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus3.data 135988.598103                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus3.mmu.dtb.walker 118739.377389                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus3.mmu.itb.walker 114423.873786                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::total    117199.037761                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu0.dcache.prefetcher.prefetchers 112496.790662                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu0.l2cache.prefetcher.prefetchers 108746.713121                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu1.dcache.prefetcher.prefetchers 126592.530506                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu1.l2cache.prefetcher.prefetchers 116763.282815                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu2.dcache.prefetcher.prefetchers 118370.565806                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu2.l2cache.prefetcher.prefetchers 115064.087525                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu3.dcache.prefetcher.prefetchers 137796.088475                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu3.l2cache.prefetcher.prefetchers 126964.821950                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus0.inst 113969.916667                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus0.data 107425.802362                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus0.mmu.dtb.walker 100282.683568                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus0.mmu.itb.walker 96210.947368                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus1.inst 118842.796217                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus1.data 128329.675465                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus1.mmu.dtb.walker 120932.509393                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus1.mmu.itb.walker 110309.062500                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus2.inst 112801.155224                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus2.data 122374.203519                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus2.mmu.dtb.walker 106463.118468                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus2.mmu.itb.walker 91659.750000                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus3.inst 127712.745178                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus3.data 135988.598103                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus3.mmu.dtb.walker 118739.377389                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus3.mmu.itb.walker 114423.873786                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::total   117199.037761                       # average overall miss latency ((Cycle/Count))
system.l3.blockedCycles::no_mshrs              125149                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs                5111                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs              24.486206                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.writebacks::writebacks              1298324                       # number of writebacks (Count)
system.l3.writebacks::total                   1298324                       # number of writebacks (Count)
system.l3.demandMshrHits::cpu0.l2cache.prefetcher.prefetchers          116                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu1.dcache.prefetcher.prefetchers            3                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu1.l2cache.prefetcher.prefetchers           92                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu2.dcache.prefetcher.prefetchers            2                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu2.l2cache.prefetcher.prefetchers          151                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu3.l2cache.prefetcher.prefetchers          119                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus0.inst           16                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus0.data           58                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus0.mmu.dtb.walker           35                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus1.inst           39                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus1.data            7                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus1.mmu.itb.walker            3                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus2.inst           29                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus2.data           63                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus2.mmu.dtb.walker           16                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus2.mmu.itb.walker            2                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus3.inst           54                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus3.data           18                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus3.mmu.dtb.walker            7                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus3.mmu.itb.walker            4                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::total                   834                       # number of demand (read+write) MSHR hits (Count)
system.l3.overallMshrHits::cpu0.l2cache.prefetcher.prefetchers          116                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu1.dcache.prefetcher.prefetchers            3                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu1.l2cache.prefetcher.prefetchers           92                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu2.dcache.prefetcher.prefetchers            2                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu2.l2cache.prefetcher.prefetchers          151                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu3.l2cache.prefetcher.prefetchers          119                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus0.inst           16                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus0.data           58                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus0.mmu.dtb.walker           35                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus1.inst           39                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus1.data            7                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus1.mmu.itb.walker            3                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus2.inst           29                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus2.data           63                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus2.mmu.dtb.walker           16                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus2.mmu.itb.walker            2                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus3.inst           54                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus3.data           18                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus3.mmu.dtb.walker            7                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus3.mmu.itb.walker            4                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::total                  834                       # number of overall MSHR hits (Count)
system.l3.demandMshrMisses::cpu0.dcache.prefetcher.prefetchers       986062                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu0.l2cache.prefetcher.prefetchers       225613                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.dcache.prefetcher.prefetchers        33859                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.l2cache.prefetcher.prefetchers        13111                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu2.dcache.prefetcher.prefetchers       879485                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu2.l2cache.prefetcher.prefetchers        11857                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu3.dcache.prefetcher.prefetchers       284127                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu3.l2cache.prefetcher.prefetchers        34770                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus0.inst          200                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus0.data       380157                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus0.mmu.dtb.walker         3160                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus0.mmu.itb.walker           19                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus1.inst         1600                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus1.data         7835                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus1.mmu.dtb.walker         2289                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus1.mmu.itb.walker           45                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus2.inst          306                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus2.data       111514                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus2.mmu.dtb.walker         6146                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus2.mmu.itb.walker           38                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus3.inst         1916                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus3.data       115830                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus3.mmu.dtb.walker         1249                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus3.mmu.itb.walker          202                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total             3101390                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.dcache.prefetcher.prefetchers       986062                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.l2cache.prefetcher.prefetchers       225613                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.dcache.prefetcher.prefetchers        33859                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.l2cache.prefetcher.prefetchers        13111                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu2.dcache.prefetcher.prefetchers       879485                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu2.l2cache.prefetcher.prefetchers        11857                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu3.dcache.prefetcher.prefetchers       284127                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu3.l2cache.prefetcher.prefetchers        34770                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus0.inst          200                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus0.data       380157                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus0.mmu.dtb.walker         3160                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus0.mmu.itb.walker           19                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus1.inst         1600                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus1.data         7835                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus1.mmu.dtb.walker         2289                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus1.mmu.itb.walker           45                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus2.inst          306                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus2.data       111514                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus2.mmu.dtb.walker         6146                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus2.mmu.itb.walker           38                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus3.inst         1916                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus3.data       115830                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus3.mmu.dtb.walker         1249                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus3.mmu.itb.walker          202                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total            3101390                       # number of overall MSHR misses (Count)
system.l3.overallMshrUncacheable::switch_cpus0.data           27                       # number of overall MSHR uncacheable misses (Count)
system.l3.overallMshrUncacheable::switch_cpus1.data           27                       # number of overall MSHR uncacheable misses (Count)
system.l3.overallMshrUncacheable::switch_cpus2.data           29                       # number of overall MSHR uncacheable misses (Count)
system.l3.overallMshrUncacheable::switch_cpus3.data           27                       # number of overall MSHR uncacheable misses (Count)
system.l3.overallMshrUncacheable::total           110                       # number of overall MSHR uncacheable misses (Count)
system.l3.demandMshrMissLatency::cpu0.dcache.prefetcher.prefetchers 110794459276                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers  24507937914                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.dcache.prefetcher.prefetchers   4282027508                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers   1531092992                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu2.dcache.prefetcher.prefetchers 103985658841                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers   1366295114                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu3.dcache.prefetcher.prefetchers  39112948524                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers   4415141615                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus0.inst     23306856                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus0.data  40788418690                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus0.mmu.dtb.walker    317901111                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus0.mmu.itb.walker      1825088                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus1.inst    190590983                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus1.data   1004584660                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus1.mmu.dtb.walker    276498405                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus1.mmu.itb.walker      5063138                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus2.inst     34837305                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus2.data  13632871943                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus2.mmu.dtb.walker    653880588                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus2.mmu.itb.walker      3572970                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus3.inst    246424959                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus3.data  15736597144                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus3.mmu.dtb.walker    148649616                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus3.mmu.itb.walker     23226971                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total   363083812211                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.dcache.prefetcher.prefetchers 110794459276                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers  24507937914                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.dcache.prefetcher.prefetchers   4282027508                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers   1531092992                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu2.dcache.prefetcher.prefetchers 103985658841                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers   1366295114                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu3.dcache.prefetcher.prefetchers  39112948524                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers   4415141615                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus0.inst     23306856                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus0.data  40788418690                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus0.mmu.dtb.walker    317901111                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus0.mmu.itb.walker      1825088                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus1.inst    190590983                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus1.data   1004584660                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus1.mmu.dtb.walker    276498405                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus1.mmu.itb.walker      5063138                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus2.inst     34837305                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus2.data  13632871943                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus2.mmu.dtb.walker    653880588                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus2.mmu.itb.walker      3572970                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus3.inst    246424959                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus3.data  15736597144                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus3.mmu.dtb.walker    148649616                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus3.mmu.itb.walker     23226971                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total  363083812211                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrUncacheableLatency::switch_cpus0.data       556916                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.overallMshrUncacheableLatency::switch_cpus1.data       536973                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.overallMshrUncacheableLatency::switch_cpus2.data       603364                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.overallMshrUncacheableLatency::switch_cpus3.data       530263                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.overallMshrUncacheableLatency::total      2227516                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.demandMshrMissRate::cpu0.dcache.prefetcher.prefetchers     0.455646                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu0.l2cache.prefetcher.prefetchers     0.681306                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.dcache.prefetcher.prefetchers     0.864964                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.l2cache.prefetcher.prefetchers     0.884802                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu2.dcache.prefetcher.prefetchers     0.941346                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu2.l2cache.prefetcher.prefetchers     0.817611                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu3.dcache.prefetcher.prefetchers     0.990991                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu3.l2cache.prefetcher.prefetchers     0.949015                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus0.inst     0.498753                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus0.data     0.591769                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus0.mmu.dtb.walker     0.498737                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus0.mmu.itb.walker     0.593750                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus1.inst     0.780869                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus1.data     0.840395                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus1.mmu.dtb.walker     0.910864                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus1.mmu.itb.walker     0.918367                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus2.inst     0.645570                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus2.data     0.944274                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus2.mmu.dtb.walker     0.953312                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus2.mmu.itb.walker     0.826087                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus3.inst     0.804366                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus3.data     0.993090                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus3.mmu.dtb.walker     0.915689                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus3.mmu.itb.walker     0.870690                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.655667                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.dcache.prefetcher.prefetchers     0.455646                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.l2cache.prefetcher.prefetchers     0.681306                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.dcache.prefetcher.prefetchers     0.864964                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.l2cache.prefetcher.prefetchers     0.884802                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu2.dcache.prefetcher.prefetchers     0.941346                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu2.l2cache.prefetcher.prefetchers     0.817611                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu3.dcache.prefetcher.prefetchers     0.990991                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu3.l2cache.prefetcher.prefetchers     0.949015                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus0.inst     0.498753                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus0.data     0.591769                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus0.mmu.dtb.walker     0.498737                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus0.mmu.itb.walker     0.593750                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus1.inst     0.780869                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus1.data     0.840395                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus1.mmu.dtb.walker     0.910864                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus1.mmu.itb.walker     0.918367                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus2.inst     0.645570                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus2.data     0.944274                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus2.mmu.dtb.walker     0.953312                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus2.mmu.itb.walker     0.826087                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus3.inst     0.804366                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus3.data     0.993090                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus3.mmu.dtb.walker     0.915689                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus3.mmu.itb.walker     0.870690                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         0.655667                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers 112360.540489                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers 108628.216964                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers 126466.449334                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers 116779.268706                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers 118234.715590                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers 115231.096736                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers 137660.090467                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers 126981.352171                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus0.inst 116534.280000                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus0.data 107293.614717                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus0.mmu.dtb.walker 100601.617405                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus0.mmu.itb.walker 96057.263158                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus1.inst 119119.364375                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus1.data 128217.569879                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus1.mmu.dtb.walker 120794.410223                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus1.mmu.itb.walker 112514.177778                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus2.inst 113847.401961                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus2.data 122252.559706                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus2.mmu.dtb.walker 106391.244387                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus2.mmu.itb.walker 94025.526316                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus3.inst 128614.279228                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus3.data 135859.424536                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus3.mmu.dtb.walker 119014.904724                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus3.mmu.itb.walker 114985.004950                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::total 117071.317123                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers 112360.540489                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers 108628.216964                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers 126466.449334                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers 116779.268706                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers 118234.715590                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers 115231.096736                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers 137660.090467                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers 126981.352171                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus0.inst 116534.280000                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus0.data 107293.614717                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus0.mmu.dtb.walker 100601.617405                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus0.mmu.itb.walker 96057.263158                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus1.inst 119119.364375                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus1.data 128217.569879                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus1.mmu.dtb.walker 120794.410223                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus1.mmu.itb.walker 112514.177778                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus2.inst 113847.401961                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus2.data 122252.559706                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus2.mmu.dtb.walker 106391.244387                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus2.mmu.itb.walker 94025.526316                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus3.inst 128614.279228                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus3.data 135859.424536                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus3.mmu.dtb.walker 119014.904724                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus3.mmu.itb.walker 114985.004950                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::total 117071.317123                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::switch_cpus0.data 20626.518519                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::switch_cpus1.data 19887.888889                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::switch_cpus2.data 20805.655172                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::switch_cpus3.data 19639.370370                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::total 20250.145455                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.replacements                        3226295                       # number of replacements (Count)
system.l3.CleanEvict.mshrMisses::writebacks       184860                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMisses::total         184860                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.InvalidateReq.hits::switch_cpus1.data            2                       # number of InvalidateReq hits (Count)
system.l3.InvalidateReq.hits::switch_cpus2.data           67                       # number of InvalidateReq hits (Count)
system.l3.InvalidateReq.hits::switch_cpus3.data           54                       # number of InvalidateReq hits (Count)
system.l3.InvalidateReq.hits::total               123                       # number of InvalidateReq hits (Count)
system.l3.InvalidateReq.misses::cpu1.dcache.prefetcher.prefetchers            6                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.misses::cpu2.dcache.prefetcher.prefetchers            1                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.misses::cpu3.dcache.prefetcher.prefetchers            6                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.misses::switch_cpus0.data           10                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.misses::switch_cpus1.data        10573                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.misses::switch_cpus2.data           81                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.misses::switch_cpus3.data         9700                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.misses::total           20377                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.missLatency::switch_cpus0.data        22659                       # number of InvalidateReq miss ticks (Tick)
system.l3.InvalidateReq.missLatency::total        22659                       # number of InvalidateReq miss ticks (Tick)
system.l3.InvalidateReq.accesses::cpu1.dcache.prefetcher.prefetchers            6                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.accesses::cpu2.dcache.prefetcher.prefetchers            1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.accesses::cpu3.dcache.prefetcher.prefetchers            6                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.accesses::switch_cpus0.data           10                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.accesses::switch_cpus1.data        10575                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.accesses::switch_cpus2.data          148                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.accesses::switch_cpus3.data         9754                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.accesses::total         20500                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.missRate::cpu1.dcache.prefetcher.prefetchers            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.missRate::cpu2.dcache.prefetcher.prefetchers            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.missRate::cpu3.dcache.prefetcher.prefetchers            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.missRate::switch_cpus0.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.missRate::switch_cpus1.data     0.999811                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.missRate::switch_cpus2.data     0.547297                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.missRate::switch_cpus3.data     0.994464                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.missRate::total      0.994000                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.avgMissLatency::switch_cpus0.data  2265.900000                       # average InvalidateReq miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMissLatency::total     1.111989                       # average InvalidateReq miss latency ((Tick/Count))
system.l3.InvalidateReq.mshrMisses::cpu1.dcache.prefetcher.prefetchers            6                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMisses::cpu2.dcache.prefetcher.prefetchers            1                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMisses::cpu3.dcache.prefetcher.prefetchers            6                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMisses::switch_cpus0.data           10                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMisses::switch_cpus1.data        10573                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMisses::switch_cpus2.data           81                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMisses::switch_cpus3.data         9700                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMisses::total        20377                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMissLatency::cpu1.dcache.prefetcher.prefetchers       112993                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissLatency::cpu2.dcache.prefetcher.prefetchers        18020                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissLatency::cpu3.dcache.prefetcher.prefetchers       106818                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissLatency::switch_cpus0.data       179788                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissLatency::switch_cpus1.data    198064140                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissLatency::switch_cpus2.data      1576903                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissLatency::switch_cpus3.data    181131509                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissLatency::total    381190171                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissRate::cpu1.dcache.prefetcher.prefetchers            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMissRate::cpu2.dcache.prefetcher.prefetchers            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMissRate::cpu3.dcache.prefetcher.prefetchers            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMissRate::switch_cpus0.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMissRate::switch_cpus1.data     0.999811                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMissRate::switch_cpus2.data     0.547297                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMissRate::switch_cpus3.data     0.994464                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMissRate::total     0.994000                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.avgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers 18832.166667                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers        18020                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers        17803                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMshrMissLatency::switch_cpus0.data 17978.800000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMshrMissLatency::switch_cpus1.data 18733.012390                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMshrMissLatency::switch_cpus2.data 19467.938272                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMshrMissLatency::switch_cpus3.data 18673.351443                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMshrMissLatency::total 18706.883791                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.hits::cpu0.dcache.prefetcher.prefetchers           42                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::cpu2.dcache.prefetcher.prefetchers            3                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::switch_cpus0.data       261921                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::switch_cpus1.data          162                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::switch_cpus2.data         1187                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::switch_cpus3.data          282                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::total                263597                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.misses::cpu0.dcache.prefetcher.prefetchers           11                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::cpu2.dcache.prefetcher.prefetchers            1                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::cpu3.dcache.prefetcher.prefetchers           36                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::switch_cpus0.data       241314                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::switch_cpus1.data          248                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::switch_cpus2.data         8720                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::switch_cpus3.data        47349                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::total              297679                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.missLatency::cpu0.dcache.prefetcher.prefetchers      1113021                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::cpu2.dcache.prefetcher.prefetchers        88725                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::cpu3.dcache.prefetcher.prefetchers      4613700                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::switch_cpus0.data  25707134029                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::switch_cpus1.data     31849818                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::switch_cpus2.data   1047580169                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::switch_cpus3.data   6443952246                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::total    33236331708                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.accesses::cpu0.dcache.prefetcher.prefetchers           53                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu2.dcache.prefetcher.prefetchers            4                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu3.dcache.prefetcher.prefetchers           36                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::switch_cpus0.data       503235                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::switch_cpus1.data          410                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::switch_cpus2.data         9907                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::switch_cpus3.data        47631                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total            561276                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.missRate::cpu0.dcache.prefetcher.prefetchers     0.207547                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::cpu2.dcache.prefetcher.prefetchers     0.250000                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::cpu3.dcache.prefetcher.prefetchers            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::switch_cpus0.data     0.479525                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::switch_cpus1.data     0.604878                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::switch_cpus2.data     0.880186                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::switch_cpus3.data     0.994079                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::total          0.530361                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMissLatency::cpu0.dcache.prefetcher.prefetchers 101183.727273                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::cpu2.dcache.prefetcher.prefetchers        88725                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::cpu3.dcache.prefetcher.prefetchers 128158.333333                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::switch_cpus0.data 106529.807757                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::switch_cpus1.data 128426.685484                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::switch_cpus2.data 120135.340482                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::switch_cpus3.data 136094.790724                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::total 111651.583444                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.mshrMisses::cpu0.dcache.prefetcher.prefetchers           11                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::cpu2.dcache.prefetcher.prefetchers            1                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::cpu3.dcache.prefetcher.prefetchers           36                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::switch_cpus0.data       241314                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::switch_cpus1.data          248                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::switch_cpus2.data         8720                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::switch_cpus3.data        47349                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::total          297679                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMissLatency::cpu0.dcache.prefetcher.prefetchers      1111312                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::cpu2.dcache.prefetcher.prefetchers        88510                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::cpu3.dcache.prefetcher.prefetchers      4608883                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::switch_cpus0.data  25674291416                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::switch_cpus1.data     31814652                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::switch_cpus2.data   1046403457                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::switch_cpus3.data   6437481270                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::total  33195799500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissRate::cpu0.dcache.prefetcher.prefetchers     0.207547                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::cpu2.dcache.prefetcher.prefetchers     0.250000                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::cpu3.dcache.prefetcher.prefetchers            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::switch_cpus0.data     0.479525                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::switch_cpus1.data     0.604878                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::switch_cpus2.data     0.880186                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::switch_cpus3.data     0.994079                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::total      0.530361                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers 101028.363636                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers        88510                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers 128024.527778                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::switch_cpus0.data 106393.708678                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::switch_cpus1.data 128284.887097                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::switch_cpus2.data 120000.396445                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::switch_cpus3.data 135958.125198                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::total 111515.422653                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadReq.mshrUncacheable::switch_cpus0.data           18                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheable::switch_cpus1.data           18                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheable::switch_cpus2.data           20                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheable::switch_cpus3.data           18                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheable::total           74                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheableLatency::switch_cpus0.data       556916                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.mshrUncacheableLatency::switch_cpus1.data       536973                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.mshrUncacheableLatency::switch_cpus2.data       603364                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.mshrUncacheableLatency::switch_cpus3.data       530263                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.mshrUncacheableLatency::total      2227516                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.avgMshrUncacheableLatency::switch_cpus0.data 30939.777778                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadReq.avgMshrUncacheableLatency::switch_cpus1.data 29831.833333                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadReq.avgMshrUncacheableLatency::switch_cpus2.data 30168.200000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadReq.avgMshrUncacheableLatency::switch_cpus3.data 29459.055556                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadReq.avgMshrUncacheableLatency::total 30101.567568                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadSharedReq.hits::cpu0.dcache.prefetcher.prefetchers      1177994                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu0.l2cache.prefetcher.prefetchers       105419                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.dcache.prefetcher.prefetchers         5283                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.l2cache.prefetcher.prefetchers         1615                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu2.dcache.prefetcher.prefetchers        54795                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu2.l2cache.prefetcher.prefetchers         2494                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu3.dcache.prefetcher.prefetchers         2583                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu3.l2cache.prefetcher.prefetchers         1749                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus0.inst          185                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus0.data          272                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus0.mmu.dtb.walker         3141                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus0.mmu.itb.walker           13                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus1.inst          410                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus1.data         1319                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus1.mmu.dtb.walker          224                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus1.mmu.itb.walker            1                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus2.inst          139                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus2.data         5331                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus2.mmu.dtb.walker          285                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus2.mmu.itb.walker            6                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus3.inst          412                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus3.data          506                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus3.mmu.dtb.walker          108                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus3.mmu.itb.walker           26                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::total           1364310                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.misses::cpu0.dcache.prefetcher.prefetchers       986051                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu0.l2cache.prefetcher.prefetchers       225729                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.dcache.prefetcher.prefetchers        33862                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.l2cache.prefetcher.prefetchers        13203                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu2.dcache.prefetcher.prefetchers       879486                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu2.l2cache.prefetcher.prefetchers        12008                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu3.dcache.prefetcher.prefetchers       284091                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu3.l2cache.prefetcher.prefetchers        34889                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus0.inst          216                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus0.data       138901                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus0.mmu.dtb.walker         3195                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus0.mmu.itb.walker           19                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus1.inst         1639                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus1.data         7594                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus1.mmu.dtb.walker         2289                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus1.mmu.itb.walker           48                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus2.inst          335                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus2.data       102857                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus2.mmu.dtb.walker         6162                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus2.mmu.itb.walker           40                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus3.inst         1970                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus3.data        68499                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus3.mmu.dtb.walker         1256                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus3.mmu.itb.walker          206                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::total         2804545                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.missLatency::cpu0.dcache.prefetcher.prefetchers 110927697373                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu0.l2cache.prefetcher.prefetchers  24547286806                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.dcache.prefetcher.prefetchers   4286676268                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.l2cache.prefetcher.prefetchers   1541625623                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu2.dcache.prefetcher.prefetchers 104105285084                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu2.l2cache.prefetcher.prefetchers   1381689563                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu3.dcache.prefetcher.prefetchers  39146975530                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu3.l2cache.prefetcher.prefetchers   4429675673                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus0.inst     24617502                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus0.data  15137767416                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus0.mmu.dtb.walker    320403174                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus0.mmu.itb.walker      1828008                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus1.inst    194783343                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus1.data    974511497                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus1.mmu.dtb.walker    276814514                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus1.mmu.itb.walker      5294835                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus2.inst     37788387                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus2.data  12606566337                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus2.mmu.dtb.walker    656025736                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus2.mmu.itb.walker      3666390                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus3.inst    251594108                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus3.data   9310054867                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus3.mmu.dtb.walker    149136658                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus3.mmu.itb.walker     23571318                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::total 330341336010                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.accesses::cpu0.dcache.prefetcher.prefetchers      2164045                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu0.l2cache.prefetcher.prefetchers       331148                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.dcache.prefetcher.prefetchers        39145                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.l2cache.prefetcher.prefetchers        14818                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu2.dcache.prefetcher.prefetchers       934281                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu2.l2cache.prefetcher.prefetchers        14502                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu3.dcache.prefetcher.prefetchers       286674                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu3.l2cache.prefetcher.prefetchers        36638                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus0.inst          401                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus0.data       139173                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus0.mmu.dtb.walker         6336                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus0.mmu.itb.walker           32                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus1.inst         2049                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus1.data         8913                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus1.mmu.dtb.walker         2513                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus1.mmu.itb.walker           49                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus2.inst          474                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus2.data       108188                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus2.mmu.dtb.walker         6447                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus2.mmu.itb.walker           46                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus3.inst         2382                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus3.data        69005                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus3.mmu.dtb.walker         1364                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus3.mmu.itb.walker          232                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::total       4168855                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.missRate::cpu0.dcache.prefetcher.prefetchers     0.455652                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu0.l2cache.prefetcher.prefetchers     0.681656                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.dcache.prefetcher.prefetchers     0.865040                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.l2cache.prefetcher.prefetchers     0.891011                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu2.dcache.prefetcher.prefetchers     0.941351                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu2.l2cache.prefetcher.prefetchers     0.828024                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu3.dcache.prefetcher.prefetchers     0.990990                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu3.l2cache.prefetcher.prefetchers     0.952263                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus0.inst     0.538653                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus0.data     0.998046                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus0.mmu.dtb.walker     0.504261                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus0.mmu.itb.walker     0.593750                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus1.inst     0.799902                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus1.data     0.852014                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus1.mmu.dtb.walker     0.910864                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus1.mmu.itb.walker     0.979592                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus2.inst     0.706751                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus2.data     0.950725                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus2.mmu.dtb.walker     0.955793                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus2.mmu.itb.walker     0.869565                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus3.inst     0.827036                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus3.data     0.992667                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus3.mmu.dtb.walker     0.920821                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus3.mmu.itb.walker     0.887931                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::total      0.672737                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMissLatency::cpu0.dcache.prefetcher.prefetchers 112496.916866                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu0.l2cache.prefetcher.prefetchers 108746.713121                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.dcache.prefetcher.prefetchers 126592.530506                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.l2cache.prefetcher.prefetchers 116763.282815                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu2.dcache.prefetcher.prefetchers 118370.599514                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu2.l2cache.prefetcher.prefetchers 115064.087525                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu3.dcache.prefetcher.prefetchers 137797.309770                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu3.l2cache.prefetcher.prefetchers 126964.821950                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus0.inst 113969.916667                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus0.data 108982.422128                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus0.mmu.dtb.walker 100282.683568                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus0.mmu.itb.walker 96210.947368                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus1.inst 118842.796217                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus1.data 128326.507374                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus1.mmu.dtb.walker 120932.509393                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus1.mmu.itb.walker 110309.062500                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus2.inst 112801.155224                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus2.data 122564.009615                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus2.mmu.dtb.walker 106463.118468                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus2.mmu.itb.walker 91659.750000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus3.inst 127712.745178                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus3.data 135915.193901                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus3.mmu.dtb.walker 118739.377389                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus3.mmu.itb.walker 114423.873786                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::total 117787.853648                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.mshrHits::cpu0.l2cache.prefetcher.prefetchers          116                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu1.dcache.prefetcher.prefetchers            3                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu1.l2cache.prefetcher.prefetchers           92                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu2.dcache.prefetcher.prefetchers            2                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu2.l2cache.prefetcher.prefetchers          151                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu3.l2cache.prefetcher.prefetchers          119                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus0.inst           16                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus0.data           58                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus0.mmu.dtb.walker           35                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus1.inst           39                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus1.data            7                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus1.mmu.itb.walker            3                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus2.inst           29                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus2.data           63                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus2.mmu.dtb.walker           16                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus2.mmu.itb.walker            2                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus3.inst           54                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus3.data           18                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus3.mmu.dtb.walker            7                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus3.mmu.itb.walker            4                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::total           834                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.dcache.prefetcher.prefetchers       986051                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.l2cache.prefetcher.prefetchers       225613                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.dcache.prefetcher.prefetchers        33859                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.l2cache.prefetcher.prefetchers        13111                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu2.dcache.prefetcher.prefetchers       879484                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu2.l2cache.prefetcher.prefetchers        11857                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu3.dcache.prefetcher.prefetchers       284091                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu3.l2cache.prefetcher.prefetchers        34770                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus0.inst          200                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus0.data       138843                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus0.mmu.dtb.walker         3160                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus0.mmu.itb.walker           19                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus1.inst         1600                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus1.data         7587                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus1.mmu.dtb.walker         2289                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus1.mmu.itb.walker           45                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus2.inst          306                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus2.data       102794                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus2.mmu.dtb.walker         6146                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus2.mmu.itb.walker           38                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus3.inst         1916                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus3.data        68481                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus3.mmu.dtb.walker         1249                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus3.mmu.itb.walker          202                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::total      2803711                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.dcache.prefetcher.prefetchers 110793347964                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.l2cache.prefetcher.prefetchers  24507937914                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.dcache.prefetcher.prefetchers   4282027508                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.l2cache.prefetcher.prefetchers   1531092992                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu2.dcache.prefetcher.prefetchers 103985570331                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu2.l2cache.prefetcher.prefetchers   1366295114                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu3.dcache.prefetcher.prefetchers  39108339641                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu3.l2cache.prefetcher.prefetchers   4415141615                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus0.inst     23306856                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus0.data  15114127274                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus0.mmu.dtb.walker    317901111                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus0.mmu.itb.walker      1825088                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus1.inst    190590983                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus1.data    972770008                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus1.mmu.dtb.walker    276498405                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus1.mmu.itb.walker      5063138                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus2.inst     34837305                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus2.data  12586468486                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus2.mmu.dtb.walker    653880588                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus2.mmu.itb.walker      3572970                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus3.inst    246424959                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus3.data   9299115874                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus3.mmu.dtb.walker    148649616                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus3.mmu.itb.walker     23226971                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::total 329888012711                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissRate::cpu0.dcache.prefetcher.prefetchers     0.455652                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu0.l2cache.prefetcher.prefetchers     0.681306                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.dcache.prefetcher.prefetchers     0.864964                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.l2cache.prefetcher.prefetchers     0.884802                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu2.dcache.prefetcher.prefetchers     0.941348                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu2.l2cache.prefetcher.prefetchers     0.817611                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu3.dcache.prefetcher.prefetchers     0.990990                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu3.l2cache.prefetcher.prefetchers     0.949015                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus0.inst     0.498753                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus0.data     0.997629                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus0.mmu.dtb.walker     0.498737                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus0.mmu.itb.walker     0.593750                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus1.inst     0.780869                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus1.data     0.851229                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus1.mmu.dtb.walker     0.910864                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus1.mmu.itb.walker     0.918367                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus2.inst     0.645570                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus2.data     0.950142                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus2.mmu.dtb.walker     0.953312                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus2.mmu.itb.walker     0.826087                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus3.inst     0.804366                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus3.data     0.992406                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus3.mmu.dtb.walker     0.915689                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus3.mmu.itb.walker     0.870690                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::total     0.672537                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers 112360.666907                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers 108628.216964                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers 126466.449334                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers 116779.268706                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers 118234.749388                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers 115231.096736                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers 137661.311485                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers 126981.352171                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus0.inst 116534.280000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus0.data 108857.682951                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus0.mmu.dtb.walker 100601.617405                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus0.mmu.itb.walker 96057.263158                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus1.inst 119119.364375                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus1.data 128215.369448                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus1.mmu.dtb.walker 120794.410223                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus1.mmu.itb.walker 112514.177778                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus2.inst 113847.401961                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus2.data 122443.610386                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus2.mmu.dtb.walker 106391.244387                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus2.mmu.itb.walker 94025.526316                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus3.inst 128614.279228                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus3.data 135791.181116                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus3.mmu.dtb.walker 119014.904724                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus3.mmu.itb.walker 114985.004950                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::total 117661.204279                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.SCUpgradeReq.hits::switch_cpus0.data            3                       # number of SCUpgradeReq hits (Count)
system.l3.SCUpgradeReq.hits::total                  3                       # number of SCUpgradeReq hits (Count)
system.l3.SCUpgradeReq.misses::switch_cpus0.data            5                       # number of SCUpgradeReq misses (Count)
system.l3.SCUpgradeReq.misses::switch_cpus1.data            1                       # number of SCUpgradeReq misses (Count)
system.l3.SCUpgradeReq.misses::total                6                       # number of SCUpgradeReq misses (Count)
system.l3.SCUpgradeReq.missLatency::switch_cpus0.data       104832                       # number of SCUpgradeReq miss ticks (Tick)
system.l3.SCUpgradeReq.missLatency::total       104832                       # number of SCUpgradeReq miss ticks (Tick)
system.l3.SCUpgradeReq.accesses::switch_cpus0.data            8                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l3.SCUpgradeReq.accesses::switch_cpus1.data            1                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l3.SCUpgradeReq.accesses::total              9                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l3.SCUpgradeReq.missRate::switch_cpus0.data     0.625000                       # miss rate for SCUpgradeReq accesses (Ratio)
system.l3.SCUpgradeReq.missRate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.l3.SCUpgradeReq.missRate::total       0.666667                       # miss rate for SCUpgradeReq accesses (Ratio)
system.l3.SCUpgradeReq.avgMissLatency::switch_cpus0.data 20966.400000                       # average SCUpgradeReq miss latency ((Tick/Count))
system.l3.SCUpgradeReq.avgMissLatency::total        17472                       # average SCUpgradeReq miss latency ((Tick/Count))
system.l3.SCUpgradeReq.mshrMisses::switch_cpus0.data            5                       # number of SCUpgradeReq MSHR misses (Count)
system.l3.SCUpgradeReq.mshrMisses::switch_cpus1.data            1                       # number of SCUpgradeReq MSHR misses (Count)
system.l3.SCUpgradeReq.mshrMisses::total            6                       # number of SCUpgradeReq MSHR misses (Count)
system.l3.SCUpgradeReq.mshrMissLatency::switch_cpus0.data       104548                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.l3.SCUpgradeReq.mshrMissLatency::switch_cpus1.data        20431                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.l3.SCUpgradeReq.mshrMissLatency::total       124979                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.l3.SCUpgradeReq.mshrMissRate::switch_cpus0.data     0.625000                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.l3.SCUpgradeReq.mshrMissRate::switch_cpus1.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.l3.SCUpgradeReq.mshrMissRate::total     0.666667                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.l3.SCUpgradeReq.avgMshrMissLatency::switch_cpus0.data 20909.600000                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.l3.SCUpgradeReq.avgMshrMissLatency::switch_cpus1.data        20431                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.l3.SCUpgradeReq.avgMshrMissLatency::total 20829.833333                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.hits::switch_cpus0.data           54                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::switch_cpus1.data            3                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::switch_cpus3.data            4                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::total                   61                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.misses::switch_cpus0.data           37                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.misses::switch_cpus1.data           44                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.misses::switch_cpus3.data           30                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.misses::total                111                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.missLatency::switch_cpus0.data       820092                       # number of UpgradeReq miss ticks (Tick)
system.l3.UpgradeReq.missLatency::switch_cpus1.data       409227                       # number of UpgradeReq miss ticks (Tick)
system.l3.UpgradeReq.missLatency::switch_cpus3.data       516516                       # number of UpgradeReq miss ticks (Tick)
system.l3.UpgradeReq.missLatency::total       1745835                       # number of UpgradeReq miss ticks (Tick)
system.l3.UpgradeReq.accesses::switch_cpus0.data           91                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::switch_cpus1.data           47                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::switch_cpus3.data           34                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::total              172                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.missRate::switch_cpus0.data     0.406593                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.missRate::switch_cpus1.data     0.936170                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.missRate::switch_cpus3.data     0.882353                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.missRate::total         0.645349                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.avgMissLatency::switch_cpus0.data 22164.648649                       # average UpgradeReq miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMissLatency::switch_cpus1.data  9300.613636                       # average UpgradeReq miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMissLatency::switch_cpus3.data 17217.200000                       # average UpgradeReq miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMissLatency::total 15728.243243                       # average UpgradeReq miss latency ((Tick/Count))
system.l3.UpgradeReq.mshrMisses::switch_cpus0.data           37                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMisses::switch_cpus1.data           44                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMisses::switch_cpus3.data           30                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMisses::total            111                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMissLatency::switch_cpus0.data       815684                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissLatency::switch_cpus1.data       895553                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissLatency::switch_cpus3.data       617323                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissLatency::total      2328560                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissRate::switch_cpus0.data     0.406593                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.mshrMissRate::switch_cpus1.data     0.936170                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.mshrMissRate::switch_cpus3.data     0.882353                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.mshrMissRate::total     0.645349                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.avgMshrMissLatency::switch_cpus0.data 22045.513514                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMshrMissLatency::switch_cpus1.data 20353.477273                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMshrMissLatency::switch_cpus3.data 20577.433333                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMshrMissLatency::total 20978.018018                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.WriteReq.mshrUncacheable::switch_cpus0.data            9                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WriteReq.mshrUncacheable::switch_cpus1.data            9                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WriteReq.mshrUncacheable::switch_cpus2.data            9                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WriteReq.mshrUncacheable::switch_cpus3.data            9                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WriteReq.mshrUncacheable::total           36                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WritebackDirty.hits::writebacks      2896937                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.hits::total          2896937                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.accesses::writebacks      2896937                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.WritebackDirty.accesses::total      2896937                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                 262106.243913                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                      9876538                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                    3488563                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                       2.831119                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::writebacks    6122.374828                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.data        0.020980                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.dcache.prefetcher.prefetchers 92009.954083                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.l2cache.prefetcher.prefetchers 20719.123135                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.mmu.dtb.walker     0.011998                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.dcache.prefetcher.prefetchers  1925.432042                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.l2cache.prefetcher.prefetchers   767.450823                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.mmu.itb.walker     0.003036                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.data        0.024764                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.dcache.prefetcher.prefetchers 66208.714440                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.l2cache.prefetcher.prefetchers   892.581287                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.mmu.dtb.walker     0.052992                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.mmu.itb.walker     0.013410                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu3.dcache.prefetcher.prefetchers 15036.558118                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu3.l2cache.prefetcher.prefetchers  1981.446108                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus0.inst    11.439822                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus0.data 39509.957527                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus0.mmu.dtb.walker   302.288177                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus0.mmu.itb.walker     1.065269                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus1.inst    90.580948                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus1.data   448.473024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus1.mmu.dtb.walker   132.867381                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus1.mmu.itb.walker     2.340738                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus2.inst    16.658356                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus2.data  8447.730533                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus2.mmu.dtb.walker   441.660530                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus2.mmu.itb.walker     2.083049                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus3.inst    99.920354                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus3.data  6853.453725                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus3.mmu.dtb.walker    70.732515                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus3.mmu.itb.walker    11.229919                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::writebacks           0.023355                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.data            0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.dcache.prefetcher.prefetchers     0.350990                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.l2cache.prefetcher.prefetchers     0.079037                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.mmu.dtb.walker     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.dcache.prefetcher.prefetchers     0.007345                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.l2cache.prefetcher.prefetchers     0.002928                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.mmu.itb.walker     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.data            0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.dcache.prefetcher.prefetchers     0.252566                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.l2cache.prefetcher.prefetchers     0.003405                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.mmu.dtb.walker     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.mmu.itb.walker     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu3.dcache.prefetcher.prefetchers     0.057360                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu3.l2cache.prefetcher.prefetchers     0.007559                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus0.inst     0.000044                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus0.data     0.150719                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus0.mmu.dtb.walker     0.001153                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus0.mmu.itb.walker     0.000004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus1.inst     0.000346                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus1.data     0.001711                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus1.mmu.dtb.walker     0.000507                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus1.mmu.itb.walker     0.000009                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus2.inst     0.000064                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus2.data     0.032226                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus2.mmu.dtb.walker     0.001685                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus2.mmu.itb.walker     0.000008                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus3.inst     0.000381                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus3.data     0.026144                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus3.mmu.dtb.walker     0.000270                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus3.mmu.itb.walker     0.000043                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.999856                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1022         207854                       # Occupied blocks per task id (Count)
system.l3.tags.occupanciesTaskId::1023            839                       # Occupied blocks per task id (Count)
system.l3.tags.occupanciesTaskId::1024          53451                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1022::0                  919                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1022::1                 9216                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1022::2                87760                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1022::3               109952                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1022::4                    7                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1023::0                    2                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1023::1                   35                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1023::2                  401                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1023::3                  400                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1023::4                    1                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::0                  208                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::1                 2257                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::2                19324                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::3                31662                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1022         0.792900                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.ratioOccsTaskId::1023         0.003201                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.ratioOccsTaskId::1024         0.203899                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                  154444774                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                 154444774                       # Number of data accesses (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   1298324.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_cpu0.dcache.prefetcher.prefetchers::samples    985935.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.l2cache.prefetcher.prefetchers::samples    225593.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.dcache.prefetcher.prefetchers::samples     33857.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.l2cache.prefetcher.prefetchers::samples     13111.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu2.dcache.prefetcher.prefetchers::samples    879485.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu2.l2cache.prefetcher.prefetchers::samples     11857.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu3.dcache.prefetcher.prefetchers::samples    284118.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu3.l2cache.prefetcher.prefetchers::samples     34769.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.inst::samples       200.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.data::samples    380107.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.mmu.dtb.walker::samples      3160.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.mmu.itb.walker::samples        19.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus1.inst::samples      1600.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus1.data::samples      7834.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus1.mmu.dtb.walker::samples      2289.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus1.mmu.itb.walker::samples        45.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus2.inst::samples       306.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus2.data::samples    111514.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus2.mmu.dtb.walker::samples      6146.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus2.mmu.itb.walker::samples        38.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus3.inst::samples      1916.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus3.data::samples    115823.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus3.mmu.dtb.walker::samples      1249.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus3.mmu.itb.walker::samples       202.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000029919422                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        79659                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        79659                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             4842846                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            1228284                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     3101387                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    1298324                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   3101387                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  1298324                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    214                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       8.83                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      60.57                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               3101387                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              1298324                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  165260                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  210409                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  242402                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  256592                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                  258067                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                  258216                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                  255302                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                  236508                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                  207067                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                  181083                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                 158494                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                 136900                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                 116349                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                  95631                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                  78401                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                  62972                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                  46014                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                  34701                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                  26321                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                  20182                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                  15464                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                  11857                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                   9064                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                   6637                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                   4428                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                   2805                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                   1774                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                   1035                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                    593                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                    340                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                    200                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                    105                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                   3111                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   4311                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                  11938                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                  22338                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                  34180                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                  46298                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                  57641                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                  67170                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                  74628                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                  80655                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                  85744                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                  88943                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                  89426                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                  87019                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                  83767                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                  82751                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                  81095                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                  79888                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                  22791                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                  17800                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                  14544                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                  12154                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                  10204                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                   8682                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                   7586                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                   6715                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                   6084                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                   5590                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                   5096                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                   4556                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                   4196                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                   4058                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                   3727                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                   3574                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                   3288                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                   3257                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                   3107                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                   3016                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                   2932                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                   2832                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                   2695                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                   2605                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                   2559                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                   2506                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                   2521                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                   2408                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                   2454                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                   2551                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                   2623                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                   2770                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                   2797                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                   2871                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                   2977                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                  3072                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                  3077                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                  3161                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                  3001                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                  2880                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                  2764                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                  2543                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                  2438                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                  2500                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                  1075                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                   329                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                   188                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                    94                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                    60                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                    36                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                    21                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                    18                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                    13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        79659                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      38.930541                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     34.781642                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     18.175933                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-3             167      0.21%      0.21% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4-7             379      0.48%      0.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8-11           1191      1.50%      2.18% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12-15          2544      3.19%      5.37% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-19          4856      6.10%     11.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20-23          6239      7.83%     19.30% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-27          7319      9.19%     28.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28-31          7882      9.89%     38.38% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-35          7931      9.96%     48.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36-39          7440      9.34%     57.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40-43          6581      8.26%     65.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::44-47          5794      7.27%     73.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-51          4717      5.92%     79.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::52-55          3836      4.82%     83.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::56-59          3034      3.81%     87.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::60-63          2280      2.86%     90.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-67          1845      2.32%     92.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::68-71          1396      1.75%     94.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::72-75          1076      1.35%     96.04% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::76-79           783      0.98%     97.03% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-83           606      0.76%     97.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::84-87           434      0.54%     98.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::88-91           335      0.42%     98.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::92-95           251      0.32%     99.07% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-99           151      0.19%     99.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::100-103          144      0.18%     99.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::104-107          102      0.13%     99.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::108-111           77      0.10%     99.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::112-115           63      0.08%     99.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::116-119           33      0.04%     99.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::120-123           39      0.05%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::124-127           33      0.04%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-131           21      0.03%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::132-135           17      0.02%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::136-139           15      0.02%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::140-143            9      0.01%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::144-147            7      0.01%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::148-151            8      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::152-155            3      0.00%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::156-159            3      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-163            3      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::164-167            6      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::172-175            4      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::176-179            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::188-191            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-195            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::200-203            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         79659                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        79659                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.298472                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.262789                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.197801                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            72970     91.60%     91.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17             1150      1.44%     93.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             1553      1.95%     95.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19             1255      1.58%     96.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20              953      1.20%     97.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21              631      0.79%     98.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22              412      0.52%     99.08% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23              268      0.34%     99.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24              183      0.23%     99.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25              107      0.13%     99.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26               67      0.08%     99.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27               50      0.06%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28               26      0.03%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::29               15      0.02%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30                8      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::31                6      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32                2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::33                2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::34                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         79659                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   13696                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               198488768                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             83092736                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              6015287375.80140686                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              2518161057.26243925                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   32997362000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                       7499.89                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu0.dcache.prefetcher.prefetchers     63099840                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu0.l2cache.prefetcher.prefetchers     14437952                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.dcache.prefetcher.prefetchers      2166848                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.l2cache.prefetcher.prefetchers       839104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu2.dcache.prefetcher.prefetchers     56286784                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu2.l2cache.prefetcher.prefetchers       758848                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu3.dcache.prefetcher.prefetchers     18183552                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu3.l2cache.prefetcher.prefetchers      2225216                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus0.inst        12800                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus0.data     24326848                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus0.mmu.dtb.walker       202240                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus0.mmu.itb.walker         1216                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus1.inst       102400                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus1.data       501376                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus1.mmu.dtb.walker       146496                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus1.mmu.itb.walker         2880                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus2.inst        19584                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus2.data      7136832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus2.mmu.dtb.walker       393344                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus2.mmu.itb.walker         2432                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus3.inst       122624                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus3.data      7412672                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus3.mmu.dtb.walker        79936                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus3.mmu.itb.walker        12928                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     83093312                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu0.dcache.prefetcher.prefetchers 1912267755.962335348129                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu0.l2cache.prefetcher.prefetchers 437548337.234007477760                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.dcache.prefetcher.prefetchers 65667259.417321421206                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.l2cache.prefetcher.prefetchers 25429407.160129401833                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu2.dcache.prefetcher.prefetchers 1705795167.309721946716                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu2.l2cache.prefetcher.prefetchers 22997214.605877071619                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu3.dcache.prefetcher.prefetchers 551060354.169906616211                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu3.l2cache.prefetcher.prefetchers 67436126.729504927993                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus0.inst 387909.498285857670                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus0.data 737235578.324712514877                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus0.mmu.dtb.walker 6128970.072916551493                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus0.mmu.itb.walker 36851.402337156476                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus1.inst 3103275.986286861356                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus1.data 15194415.047857046127                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus1.mmu.dtb.walker 4439624.207881641574                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus1.mmu.itb.walker 87279.637114317971                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus2.inst 593501.532377362251                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus2.data 216284759.411754250526                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus2.mmu.dtb.walker 11920458.882324406877                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus2.mmu.itb.walker 73702.804674312953                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus3.inst 3716172.993578516413                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus3.data 224644209.099814474583                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus3.mmu.dtb.walker 2422494.816795181017                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus3.mmu.itb.walker 391788.593268716242                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 2518178513.189862251282                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu0.dcache.prefetcher.prefetchers       986063                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu0.l2cache.prefetcher.prefetchers       225613                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.dcache.prefetcher.prefetchers        33859                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.l2cache.prefetcher.prefetchers        13111                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu2.dcache.prefetcher.prefetchers       879485                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu2.l2cache.prefetcher.prefetchers        11857                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu3.dcache.prefetcher.prefetchers       284127                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu3.l2cache.prefetcher.prefetchers        34770                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus0.inst          200                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus0.data       380157                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus0.mmu.dtb.walker         3160                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus0.mmu.itb.walker           19                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus1.inst         1600                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus1.data         7834                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus1.mmu.dtb.walker         2289                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus1.mmu.itb.walker           45                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus2.inst          306                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus2.data       111514                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus2.mmu.dtb.walker         6146                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus2.mmu.itb.walker           38                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus3.inst         1916                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus3.data       115827                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus3.mmu.dtb.walker         1249                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus3.mmu.itb.walker          202                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      1298324                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu0.dcache.prefetcher.prefetchers  67339248518                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu0.l2cache.prefetcher.prefetchers  14664992073                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.dcache.prefetcher.prefetchers   2670080846                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.l2cache.prefetcher.prefetchers    928604200                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu2.dcache.prefetcher.prefetchers  64170411778                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu2.l2cache.prefetcher.prefetchers    831070285                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu3.dcache.prefetcher.prefetchers  25456840469                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu3.l2cache.prefetcher.prefetchers   2758503791                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.inst     14163593                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.data  24345193970                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.mmu.dtb.walker    186257707                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.mmu.itb.walker       976845                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus1.inst    115353038                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus1.data    623645702                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus1.mmu.dtb.walker    168176077                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus1.mmu.itb.walker      3081180                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus2.inst     20905948                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus2.data   8529604351                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus2.mmu.dtb.walker    394331157                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus2.mmu.itb.walker      1922607                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus3.inst    154907132                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus3.data  10060308109                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus3.mmu.dtb.walker     91629710                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus3.mmu.itb.walker     13904342                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 2013534358736                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu0.dcache.prefetcher.prefetchers     68291.02                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu0.l2cache.prefetcher.prefetchers     65000.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.dcache.prefetcher.prefetchers     78858.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.l2cache.prefetcher.prefetchers     70826.34                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu2.dcache.prefetcher.prefetchers     72963.62                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu2.l2cache.prefetcher.prefetchers     70091.11                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu3.dcache.prefetcher.prefetchers     89596.70                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu3.l2cache.prefetcher.prefetchers     79335.74                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.inst     70817.96                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.data     64039.84                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.mmu.dtb.walker     58942.31                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.mmu.itb.walker     51412.89                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus1.inst     72095.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus1.data     79607.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus1.mmu.dtb.walker     73471.42                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus1.mmu.itb.walker     68470.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus2.inst     68320.09                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus2.data     76489.09                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus2.mmu.dtb.walker     64160.62                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus2.mmu.itb.walker     50594.92                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus3.inst     80849.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus3.data     86856.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus3.mmu.dtb.walker     73362.46                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus3.mmu.itb.walker     68833.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1550872.02                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.dcache.prefetcher.prefetchers     63108096                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.l2cache.prefetcher.prefetchers     14439232                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.dcache.prefetcher.prefetchers      2166976                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.l2cache.prefetcher.prefetchers       839104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.dcache.prefetcher.prefetchers     56286784                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.l2cache.prefetcher.prefetchers       758848                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.dcache.prefetcher.prefetchers     18184128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.l2cache.prefetcher.prefetchers      2225280                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus0.inst        12800                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus0.data     24330048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus0.mmu.dtb.walker       202240                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus0.mmu.itb.walker         1216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus1.inst       102400                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus1.data       501376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus1.mmu.dtb.walker       146496                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus1.mmu.itb.walker         2880                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus2.inst        19584                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus2.data      7136832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus2.mmu.dtb.walker       393344                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus2.mmu.itb.walker         2432                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus3.inst       122624                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus3.data      7412928                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus3.mmu.dtb.walker        79936                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus3.mmu.itb.walker        12928                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      198488512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus0.inst        12800                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus1.inst       102400                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus2.inst        19584                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus3.inst       122624                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       257408                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     83092736                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     83092736                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.dcache.prefetcher.prefetchers       986064                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.l2cache.prefetcher.prefetchers       225613                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.dcache.prefetcher.prefetchers        33859                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.l2cache.prefetcher.prefetchers        13111                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.dcache.prefetcher.prefetchers       879481                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.l2cache.prefetcher.prefetchers        11857                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.dcache.prefetcher.prefetchers       284127                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.l2cache.prefetcher.prefetchers        34770                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus0.inst          200                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus0.data       380157                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus0.mmu.dtb.walker         3160                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus0.mmu.itb.walker           19                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus1.inst         1600                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus1.data         7834                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus1.mmu.dtb.walker         2289                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus1.mmu.itb.walker           45                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus2.inst          306                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus2.data       111513                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus2.mmu.dtb.walker         6146                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus2.mmu.itb.walker           38                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus3.inst         1916                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus3.data       115827                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus3.mmu.dtb.walker         1249                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus3.mmu.itb.walker          202                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         3101383                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      1298324                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        1298324                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.dcache.prefetcher.prefetchers   1912517958                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.l2cache.prefetcher.prefetchers    437587128                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.dcache.prefetcher.prefetchers     65671139                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.l2cache.prefetcher.prefetchers     25429407                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.dcache.prefetcher.prefetchers   1705795167                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.l2cache.prefetcher.prefetchers     22997215                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.dcache.prefetcher.prefetchers    551077810                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.l2cache.prefetcher.prefetchers     67438066                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus0.inst       387909                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus0.data    737332556                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus0.mmu.dtb.walker      6128970                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus0.mmu.itb.walker        36851                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus1.inst      3103276                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus1.data     15194415                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus1.mmu.dtb.walker      4439624                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus1.mmu.itb.walker        87280                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus2.inst       593502                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus2.data    216284759                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus2.mmu.dtb.walker     11920459                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus2.mmu.itb.walker        73703                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus3.inst      3716173                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus3.data    224651967                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus3.mmu.dtb.walker      2422495                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus3.mmu.itb.walker       391789                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        6015279618                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus0.inst       387909                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus1.inst      3103276                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus2.inst       593502                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus3.inst      3716173                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       7800860                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   2518161057                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       2518161057                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   2518161057                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.dcache.prefetcher.prefetchers   1912517958                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.l2cache.prefetcher.prefetchers    437587128                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.dcache.prefetcher.prefetchers     65671139                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.l2cache.prefetcher.prefetchers     25429407                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.dcache.prefetcher.prefetchers   1705795167                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.l2cache.prefetcher.prefetchers     22997215                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.dcache.prefetcher.prefetchers    551077810                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.l2cache.prefetcher.prefetchers     67438066                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.inst       387909                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.data    737332556                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.mmu.dtb.walker      6128970                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.mmu.itb.walker        36851                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus1.inst      3103276                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus1.data     15194415                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus1.mmu.dtb.walker      4439624                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus1.mmu.itb.walker        87280                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus2.inst       593502                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus2.data    216284759                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus2.mmu.dtb.walker     11920459                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus2.mmu.itb.walker        73703                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus3.inst      3716173                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus3.data    224651967                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus3.mmu.dtb.walker      2422495                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus3.mmu.itb.walker       391789                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       8533440675                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              3101168                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             1298333                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        96791                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        95143                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        92526                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        92396                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        92380                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        89856                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        94538                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        96447                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        96217                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        97754                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       102216                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        97179                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        95770                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        96567                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        96286                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        97097                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16       100740                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17        96805                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18       100797                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19       101743                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20       102652                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21       102226                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22       101620                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23        98885                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24        95659                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25        91441                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26        91513                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27        99870                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28        98278                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29        99612                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30        94464                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31        95700                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        40793                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        39548                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        39263                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        39283                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        38621                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        38822                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        39897                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        39798                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        40135                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        39280                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        41711                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        40525                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        39852                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        39847                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        38982                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        39749                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16        41699                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17        39875                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18        40482                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19        41373                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20        42571                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21        42775                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22        42301                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23        41826                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24        41491                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25        40182                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        39496                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27        42248                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28        41644                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29        42491                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30        40699                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31        41074                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            169298482772                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           10333091776                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       223544113428                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                54591.84                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           72083.84                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             2633720                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             877978                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            84.93                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           67.62                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       887821                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   317.147894                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   210.414510                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   286.959936                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       232262     26.16%     26.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       239503     26.98%     53.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383       123939     13.96%     67.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        78816      8.88%     75.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        69967      7.88%     83.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        38432      4.33%     88.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        27286      3.07%     91.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023        18265      2.06%     93.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        59351      6.69%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       887821                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             198474752                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrls.dram.bytesWritten           83093312                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrls.dram.avgRdBW             6014.862615                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             2518.178513                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   44.43                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               31.32                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              13.11                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               79.82                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    671905490.256000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    1186160603.896798                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   4195650484.233603                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  1500904557.935998                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2864951674.754358                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 15429347485.322418                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 120980436.460802                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  25969900732.859947                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   787.028997                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    230117291                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1483650000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  31290867442                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    712759582.080001                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    1258286541.976800                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   4312673672.227183                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  1562390993.519997                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2864951674.754358                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 15452243119.403950                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 105161262.662402                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  26268466846.624752                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   796.077172                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    184968581                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1483650000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  31335976314                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                   74                       # Transaction distribution (Count)
system.membus.transDist::ReadResp             2803778                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                  36                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                 36                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       1298324                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           1797853                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               164                       # Transaction distribution (Count)
system.membus.transDist::SCUpgradeReq               6                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             297682                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            297676                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        2803712                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq          20377                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.realview.gic.pio          220                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port      9319498                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::total      9319718                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 9319718                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.realview.gic.pio          440                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port    281581056                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::total    281581496                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                281581496                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                               56                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            3122051                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  3122051    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              3122051                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer11.occupancy             197342                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer11.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer14.occupancy        12888790519                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer14.utilization              0.4                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        15761712047                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        6218118                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      3100351                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pci_ide.disks.IdeDisk.dmaReadTxs             0                       # Number of DMA read transactions (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
system.pci_ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
system.pci_ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
system.pci_ide.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.numCycles               120869551                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus0.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus0.instsAdded              104780914                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus0.nonSpecInstsAdded             697                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus0.instsIssued             109592906                       # Number of instructions issued (Count)
system.switch_cpus0.squashedInstsIssued          4672                       # Number of squashed instructions issued (Count)
system.switch_cpus0.squashedInstsExamined       425019                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus0.squashedOperandsExamined       828406                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus0.squashedNonSpecRemoved          114                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus0.numIssuedDist::samples    120806356                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::mean      0.907178                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::stdev     1.757196                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::0         87288120     72.25%     72.25% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::1          6292069      5.21%     77.46% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::2          8229536      6.81%     84.28% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::3          4998373      4.14%     88.41% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::4          5622427      4.65%     93.07% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::5          3398744      2.81%     95.88% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::6          3292051      2.73%     98.61% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::7           869376      0.72%     99.32% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::8           815660      0.68%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::total    120806356                       # Number of insts issued each cycle (Count)
system.switch_cpus0.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntAlu            114      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntMult            66      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntDiv            432      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatAdd      1732574      8.02%      8.03% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatCmp            0      0.00%      8.03% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatCvt            0      0.00%      8.03% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMult     13528782     62.66%     70.69% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMultAcc            0      0.00%     70.69% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatDiv      3142971     14.56%     85.24% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMisc      1950952      9.04%     94.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatSqrt            0      0.00%     94.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAdd             0      0.00%     94.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAddAcc            0      0.00%     94.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAlu             0      0.00%     94.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdCmp             0      0.00%     94.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdCvt             0      0.00%     94.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMisc            0      0.00%     94.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMult            0      0.00%     94.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMultAcc            0      0.00%     94.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShift            0      0.00%     94.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShiftAcc            0      0.00%     94.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdDiv             0      0.00%     94.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSqrt            0      0.00%     94.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatAdd            0      0.00%     94.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatAlu            0      0.00%     94.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatCmp            0      0.00%     94.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatCvt            0      0.00%     94.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatDiv            0      0.00%     94.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMisc            0      0.00%     94.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMult            0      0.00%     94.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMultAcc            0      0.00%     94.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatSqrt            0      0.00%     94.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceAdd            0      0.00%     94.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceAlu            0      0.00%     94.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceCmp            0      0.00%     94.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatReduceAdd            0      0.00%     94.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatReduceCmp            0      0.00%     94.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAes             0      0.00%     94.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAesMix            0      0.00%     94.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha1Hash            0      0.00%     94.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha1Hash2            0      0.00%     94.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha256Hash            0      0.00%     94.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha256Hash2            0      0.00%     94.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShaSigma2            0      0.00%     94.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShaSigma3            0      0.00%     94.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdPredAlu            0      0.00%     94.28% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::MemRead       1155126      5.35%     99.63% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::MemWrite        80330      0.37%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statIssuedInstType_0::No_OpClass            9      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntAlu      5274224      4.81%      4.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntMult          425      0.00%      4.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntDiv          104      0.00%      4.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatAdd     41331990     37.71%     42.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatCmp            0      0.00%     42.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatCvt            0      0.00%     42.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMult     24982450     22.80%     65.32% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.32% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatDiv       814616      0.74%     66.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMisc      6551723      5.98%     72.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatSqrt            0      0.00%     72.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAdd            0      0.00%     72.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAddAcc            0      0.00%     72.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAlu            0      0.00%     72.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdCmp            0      0.00%     72.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdCvt            0      0.00%     72.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMisc            0      0.00%     72.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMult            0      0.00%     72.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMultAcc            0      0.00%     72.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShift            0      0.00%     72.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     72.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdDiv            0      0.00%     72.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSqrt            0      0.00%     72.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatAdd            0      0.00%     72.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatCvt            0      0.00%     72.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     72.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     72.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMult            0      0.00%     72.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     72.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     72.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     72.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     72.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     72.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     72.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     72.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAes            0      0.00%     72.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAesMix            0      0.00%     72.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     72.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     72.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     72.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     72.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     72.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     72.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdPredAlu            0      0.00%     72.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::MemRead     20262188     18.49%     90.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::MemWrite     10375177      9.47%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::total    109592906                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.issueRate                0.906704                       # Inst issue rate ((Count/Cycle))
system.switch_cpus0.fuBusy                   21591347                       # FU busy when requested (Count)
system.switch_cpus0.fuBusyRate               0.197014                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus0.intInstQueueReads       137874239                       # Number of integer instruction queue reads (Count)
system.switch_cpus0.intInstQueueWrites        7333825                       # Number of integer instruction queue writes (Count)
system.switch_cpus0.intInstQueueWakeupAccesses      7217708                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus0.fpInstQueueReads                0                       # Number of floating instruction queue reads (Count)
system.switch_cpus0.fpInstQueueWrites               0                       # Number of floating instruction queue writes (Count)
system.switch_cpus0.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus0.vecInstQueueReads       223713952                       # Number of vector instruction queue reads (Count)
system.switch_cpus0.vecInstQueueWrites       97873267                       # Number of vector instruction queue writes (Count)
system.switch_cpus0.vecInstQueueWakeupAccesses     97354268                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus0.intAluAccesses            8711976                       # Number of integer alu accesses (Count)
system.switch_cpus0.fpAluAccesses                   0                       # Number of floating point alu accesses (Count)
system.switch_cpus0.vecAluAccesses          122472268                       # Number of vector alu accesses (Count)
system.switch_cpus0.idleCycles                      0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus0.squashCycles                 7213                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus0.blockCycles              35932395                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus0.unblockCycles             5813823                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus0.dispatchedInsts         104781871                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus0.dispSquashedInsts             264                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus0.dispLoadInsts            15323059                       # Number of dispatched load instructions (Count)
system.switch_cpus0.dispStoreInsts           10368828                       # Number of dispatched store instructions (Count)
system.switch_cpus0.dispNonSpecInsts              407                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus0.iqFullEvents               428178                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus0.lsqFullEvents             5224367                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus0.memOrderViolationEvents          463                       # Number of memory order violations (Count)
system.switch_cpus0.predictedTakenIncorrect         1242                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus0.predictedNotTakenIncorrect         5507                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus0.branchMispredicts            6749                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus0.numInsts                109434851                       # Number of executed instructions (Count)
system.switch_cpus0.numLoadInsts             20149297                       # Number of load instructions executed (Count)
system.switch_cpus0.numSquashedInsts             7077                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus0.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus0.numNop                        260                       # Number of nop insts executed (Count)
system.switch_cpus0.numRefs                  30483009                       # Number of memory reference insts executed (Count)
system.switch_cpus0.numBranches                911872                       # Number of branches executed (Count)
system.switch_cpus0.numStoreInsts            10333712                       # Number of stores executed (Count)
system.switch_cpus0.numRate                  0.905396                       # Inst execution rate ((Count/Cycle))
system.switch_cpus0.instsToCommit           104574712                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus0.writebackCount          104571976                       # Cumulative count of insts written-back (Count)
system.switch_cpus0.producerInst             84904017                       # Number of instructions producing a value (Count)
system.switch_cpus0.consumerInst            117931514                       # Number of instructions consuming a value (Count)
system.switch_cpus0.wbRate                   0.865164                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus0.wbFanout                 0.719943                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus0.timesIdled                    495                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus0.idleCycles                  63195                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus0.committedInsts           99999996                       # Number of Instructions Simulated (Count)
system.switch_cpus0.committedOps            104356571                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus0.cpi                      1.208696                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus0.totalCpi                 1.208696                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus0.ipc                      0.827338                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus0.totalIpc                 0.827338                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus0.intRegfileReads          35865280                       # Number of integer regfile reads (Count)
system.switch_cpus0.intRegfileWrites          5498907                       # Number of integer regfile writes (Count)
system.switch_cpus0.vecRegfileReads         148723365                       # number of vector regfile reads (Count)
system.switch_cpus0.vecRegfileWrites         88936551                       # number of vector regfile writes (Count)
system.switch_cpus0.ccRegfileReads             949299                       # number of cc regfile reads (Count)
system.switch_cpus0.ccRegfileWrites            949413                       # number of cc regfile writes (Count)
system.switch_cpus0.miscRegfileReads        999381129                       # number of misc regfile reads (Count)
system.switch_cpus0.miscRegfileWrites        67070589                       # number of misc regfile writes (Count)
system.switch_cpus0.MemDepUnit__0.insertedLoads     15323059                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__0.insertedStores     10368828                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__0.conflictingLoads      1079472                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__0.conflictingStores       514614                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.branchPred.lookups         919509                       # Number of BP lookups (Count)
system.switch_cpus0.branchPred.condPredicted       911162                       # Number of conditional branches predicted (Count)
system.switch_cpus0.branchPred.condIncorrect         7106                       # Number of conditional branches incorrect (Count)
system.switch_cpus0.branchPred.BTBLookups       318109                       # Number of BTB lookups (Count)
system.switch_cpus0.branchPred.BTBHits         316878                       # Number of BTB hits (Count)
system.switch_cpus0.branchPred.BTBHitRatio     0.996130                       # BTB Hit Ratio (Ratio)
system.switch_cpus0.branchPred.RASUsed           3563                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus0.branchPred.RASIncorrect           36                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus0.branchPred.indirectLookups          241                       # Number of indirect predictor lookups. (Count)
system.switch_cpus0.branchPred.indirectHits          143                       # Number of indirect target hits. (Count)
system.switch_cpus0.branchPred.indirectMisses           98                       # Number of indirect misses. (Count)
system.switch_cpus0.branchPred.indirectMispredicted           54                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus0.commit.commitSquashedInsts       428596                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus0.commit.commitNonSpecStalls          583                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus0.commit.branchMispredicts         6700                       # The number of times a branch was mispredicted (Count)
system.switch_cpus0.commit.numCommittedDist::samples    120749384                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::mean     0.864243                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::stdev     2.238500                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::0    100826252     83.50%     83.50% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::1      2958478      2.45%     85.95% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::2      1961875      1.62%     87.58% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::3      1592266      1.32%     88.89% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::4      1409124      1.17%     90.06% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::5      1814610      1.50%     91.56% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::6      1419656      1.18%     92.74% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::7       666722      0.55%     93.29% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::8      8100401      6.71%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::total    120749384                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.instsCommitted    100000195                       # Number of instructions committed (Count)
system.switch_cpus0.commit.opsCommitted     104356770                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus0.commit.memRefs           25549446                       # Number of memory references committed (Count)
system.switch_cpus0.commit.loads             15240490                       # Number of loads committed (Count)
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus0.commit.membars                382                       # Number of memory barriers committed (Count)
system.switch_cpus0.commit.branches            907859                       # Number of branches committed (Count)
system.switch_cpus0.commit.vectorInstructions     97210810                       # Number of committed Vector instructions. (Count)
system.switch_cpus0.commit.floating                 0                       # Number of committed floating point instructions. (Count)
system.switch_cpus0.commit.integer           29638951                       # Number of committed integer instructions. (Count)
system.switch_cpus0.commit.functionCalls         2260                       # Number of function calls committed. (Count)
system.switch_cpus0.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntAlu      5219996      5.00%      5.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntMult          334      0.00%      5.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntDiv           64      0.00%      5.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatAdd     41273862     39.55%     44.55% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     44.55% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     44.55% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMult     24981529     23.94%     68.49% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     68.49% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatDiv       814614      0.78%     69.27% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMisc      6516925      6.24%     75.52% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     75.52% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     75.52% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     75.52% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAlu            0      0.00%     75.52% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     75.52% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     75.52% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     75.52% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     75.52% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.52% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     75.52% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.52% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     75.52% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     75.52% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     75.52% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.52% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     75.52% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     75.52% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     75.52% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     75.52% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     75.52% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.52% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.52% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.52% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.52% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.52% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.52% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.52% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     75.52% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     75.52% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.52% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.52% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.52% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.52% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.52% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.52% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.52% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::MemRead     15240490     14.60%     90.12% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::MemWrite     10308956      9.88%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::total    104356770                       # Class of committed instruction (Count)
system.switch_cpus0.commit.commitEligibleSamples      8100401                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus0.decode.idleCycles        10054820                       # Number of cycles decode is idle (Cycle)
system.switch_cpus0.decode.blockedCycles     97138075                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus0.decode.runCycles          9631696                       # Number of cycles decode is running (Cycle)
system.switch_cpus0.decode.unblockCycles      3974552                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus0.decode.squashCycles          7213                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus0.decode.branchResolved       315433                       # Number of times decode resolved a branch (Count)
system.switch_cpus0.decode.branchMispred          407                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus0.decode.decodedInsts     104840607                       # Number of instructions handled by decode (Count)
system.switch_cpus0.decode.squashedInsts         1630                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus0.fetch.icacheStallCycles     20128132                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus0.fetch.insts             100582262                       # Number of instructions fetch has processed (Count)
system.switch_cpus0.fetch.branches             919509                       # Number of branches that fetch encountered (Count)
system.switch_cpus0.fetch.predictedBranches       320584                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus0.fetch.cycles            100666140                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus0.fetch.squashCycles          15238                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus0.fetch.tlbCycles              1269                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus0.fetch.miscStallCycles         2230                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus0.fetch.pendingTrapStallCycles          426                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus0.fetch.pendingQuiesceStallCycles          540                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus0.fetch.cacheLines          6695049                       # Number of cache lines fetched (Count)
system.switch_cpus0.fetch.icacheSquashes         1674                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus0.fetch.tlbSquashes              23                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus0.fetch.nisnDist::samples    120806356                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::mean     0.869287                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::stdev     2.453831                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::0       107088830     88.65%     88.65% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::1           10426      0.01%     88.65% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::2           49267      0.04%     88.69% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::3           10004      0.01%     88.70% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::4          548852      0.45%     89.16% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::5          281469      0.23%     89.39% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::6          629059      0.52%     89.91% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::7            8291      0.01%     89.92% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::8        12180158     10.08%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::total    120806356                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.branchRate         0.007607                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus0.fetch.rate               0.832156                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus0.lsq0.forwLoads             636608                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus0.lsq0.squashedLoads          82584                       # Number of loads squashed (Count)
system.switch_cpus0.lsq0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus0.lsq0.memOrderViolation          463                       # Number of memory ordering violations (Count)
system.switch_cpus0.lsq0.squashedStores         59877                       # Number of stores squashed (Count)
system.switch_cpus0.lsq0.rescheduledLoads          165                       # Number of loads that were rescheduled (Count)
system.switch_cpus0.lsq0.blockedByCache       1057218                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus0.mmu.dtb.instHits                0                       # ITB inst hits (Count)
system.switch_cpus0.mmu.dtb.instMisses              0                       # ITB inst misses (Count)
system.switch_cpus0.mmu.dtb.readHits         15321522                       # DTB read hits (Count)
system.switch_cpus0.mmu.dtb.readMisses         111662                       # DTB read misses (Count)
system.switch_cpus0.mmu.dtb.writeHits        10333735                       # DTB write hits (Count)
system.switch_cpus0.mmu.dtb.writeMisses         39321                       # DTB write misses (Count)
system.switch_cpus0.mmu.dtb.inserts             49393                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus0.mmu.dtb.flushTlb                0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus0.mmu.dtb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus0.mmu.dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus0.mmu.dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus0.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus0.mmu.dtb.alignFaults             0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus0.mmu.dtb.prefetchFaults           26                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus0.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus0.mmu.dtb.permsFaults            15                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus0.mmu.dtb.readAccesses     15433184                       # DTB read accesses (Count)
system.switch_cpus0.mmu.dtb.writeAccesses     10373056                       # DTB write accesses (Count)
system.switch_cpus0.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus0.mmu.dtb.hits             25655257                       # Total TLB (inst and data) hits (Count)
system.switch_cpus0.mmu.dtb.misses             150983                       # Total TLB (inst and data) misses (Count)
system.switch_cpus0.mmu.dtb.accesses         25806240                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.dtb.walker.walks       150983                       # Table walker walks requested (Count)
system.switch_cpus0.mmu.dtb.walker.walksLongDescriptor       150983                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus0.mmu.dtb.walker.walksLongTerminatedAtLevel::Level1           18                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus0.mmu.dtb.walker.walksLongTerminatedAtLevel::Level3        49375                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus0.mmu.dtb.walker.squashedBefore       101559                       # Table walks squashed before starting (Count)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::samples        49424                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::mean    23.182685                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::stdev  1396.008084                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::0-8191        49406     99.96%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::8192-16383            4      0.01%     99.97% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::16384-24575            2      0.00%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::24576-32767            1      0.00%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::65536-73727            2      0.00%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::73728-81919            1      0.00%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::81920-90111            2      0.00%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::90112-98303            3      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::98304-106495            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::106496-114687            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::114688-122879            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::total        49424                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::samples       150904                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::mean 23535.778946                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::gmean 15482.306815                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::stdev 35697.204261                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::0-65535       134770     89.31%     89.31% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::65536-131071        13082      8.67%     97.98% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::131072-196607         2405      1.59%     99.57% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::196608-262143          344      0.23%     99.80% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::262144-327679           22      0.01%     99.81% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::327680-393215          107      0.07%     99.88% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::393216-458751          114      0.08%     99.96% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::458752-524287           45      0.03%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::524288-589823           15      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::total       150904                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::samples  32996654691                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::mean     0.925258                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::stdev     0.944270                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::0-1  32746579320     99.24%     99.24% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::2-3     12271350      0.04%     99.28% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::4-5     56359212      0.17%     99.45% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::6-7      9729447      0.03%     99.48% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::8-9     55106142      0.17%     99.65% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::10-11      5008458      0.02%     99.66% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::12-13     51747150      0.16%     99.82% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::14-15     49426377      0.15%     99.97% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::16-17      2044497      0.01%     99.97% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::18-19      1470105      0.00%     99.98% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::20-21       870051      0.00%     99.98% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::22-23       846846      0.00%     99.98% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::24-25      1143324      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::26-27      1150695      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::28-29      2186184      0.01%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::30-31       715533      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::total  32996654691                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pageSizes::4KiB        49375     99.96%     99.96% # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.dtb.walker.pageSizes::1GiB           18      0.04%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.dtb.walker.pageSizes::total        49393                       # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.dtb.walker.requestOrigin_Requested::Data       150983                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.walker.requestOrigin_Requested::total       150983                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.walker.requestOrigin_Completed::Data        49393                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.walker.requestOrigin_Completed::total        49393                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.walker.requestOrigin::total       200376                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.itb.instHits          6695075                       # ITB inst hits (Count)
system.switch_cpus0.mmu.itb.instMisses             50                       # ITB inst misses (Count)
system.switch_cpus0.mmu.itb.readHits                0                       # DTB read hits (Count)
system.switch_cpus0.mmu.itb.readMisses              0                       # DTB read misses (Count)
system.switch_cpus0.mmu.itb.writeHits               0                       # DTB write hits (Count)
system.switch_cpus0.mmu.itb.writeMisses             0                       # DTB write misses (Count)
system.switch_cpus0.mmu.itb.inserts                36                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus0.mmu.itb.flushTlb                0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus0.mmu.itb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus0.mmu.itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus0.mmu.itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus0.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus0.mmu.itb.alignFaults             0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus0.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus0.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus0.mmu.itb.permsFaults            13                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus0.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus0.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus0.mmu.itb.instAccesses      6695125                       # ITB inst accesses (Count)
system.switch_cpus0.mmu.itb.hits              6695075                       # Total TLB (inst and data) hits (Count)
system.switch_cpus0.mmu.itb.misses                 50                       # Total TLB (inst and data) misses (Count)
system.switch_cpus0.mmu.itb.accesses          6695125                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.itb.walker.walks           50                       # Table walker walks requested (Count)
system.switch_cpus0.mmu.itb.walker.walksLongDescriptor           49                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus0.mmu.itb.walker.walksLongTerminatedAtLevel::Level3           36                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus0.mmu.itb.walker.squashedBefore            5                       # Table walks squashed before starting (Count)
system.switch_cpus0.mmu.itb.walker.walkWaitTime::samples           45                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkWaitTime::mean 11563.066667                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkWaitTime::stdev 47789.894103                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkWaitTime::0-16383           42     93.33%     93.33% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkWaitTime::65536-81919            1      2.22%     95.56% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkWaitTime::196608-212991            1      2.22%     97.78% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkWaitTime::245760-262143            1      2.22%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkWaitTime::total           45                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::samples           40                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::mean 48710.025000                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::gmean 27460.889206                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::stdev 63277.374645                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::0-32767           29     72.50%     72.50% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::65536-98303            5     12.50%     85.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::98304-131071            3      7.50%     92.50% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::131072-163839            1      2.50%     95.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::262144-294911            2      5.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::total           40                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.pendingWalks::samples  -2925056197                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb.walker.pendingWalks::mean     1.000841                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb.walker.pendingWalks::gmean          inf                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb.walker.pendingWalks::0      2461095     -0.08%     -0.08% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb.walker.pendingWalks::1  -2927517292    100.08%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb.walker.pendingWalks::total  -2925056197                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb.walker.pageSizes::4KiB           36    100.00%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.itb.walker.pageSizes::total           36                       # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.walker.requestOrigin_Requested::Inst           49                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.walker.requestOrigin_Requested::total           49                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.walker.requestOrigin_Completed::Inst           36                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.walker.requestOrigin_Completed::total           36                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.walker.requestOrigin::total           85                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  35971413933                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.rename.squashCycles          7213                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus0.rename.idleCycles        11643684                       # Number of cycles rename is idle (Cycle)
system.switch_cpus0.rename.blockCycles       44286326                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus0.rename.serializeStallCycles       237765                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus0.rename.runCycles         11936339                       # Number of cycles rename is running (Cycle)
system.switch_cpus0.rename.unblockCycles     52695029                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus0.rename.renamedInsts     104799114                       # Number of instructions processed by rename (Count)
system.switch_cpus0.rename.ROBFullEvents        18305                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus0.rename.IQFullEvents       7064798                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus0.rename.LQFullEvents        844663                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus0.rename.SQFullEvents      43905839                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus0.rename.renamedOperands    162822863                       # Number of destination operands rename has renamed (Count)
system.switch_cpus0.rename.lookups          443278102                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus0.rename.intLookups        30983448                       # Number of integer rename lookups (Count)
system.switch_cpus0.rename.vecLookups       148980608                       # Number of vector rename lookups (Count)
system.switch_cpus0.rename.committedMaps    162248494                       # Number of HB maps that are committed (Count)
system.switch_cpus0.rename.undoneMaps          574328                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus0.rename.serializing           2600                       # count of serializing insts renamed (Count)
system.switch_cpus0.rename.tempSerializing          402                       # count of temporary serializing insts renamed (Count)
system.switch_cpus0.rename.skidInsts         21713754                       # count of insts added to the skid buffer (Count)
system.switch_cpus0.rob.reads               217434132                       # The number of ROB reads (Count)
system.switch_cpus0.rob.writes              209627724                       # The number of ROB writes (Count)
system.switch_cpus0.thread_0.numInsts        99999996                       # Number of Instructions committed (Count)
system.switch_cpus0.thread_0.numOps         104356571                       # Number of Ops committed (Count)
system.switch_cpus0.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus1.numCycles               120869807                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus1.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus1.instsAdded              122350997                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus1.nonSpecInstsAdded            7475                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus1.instsIssued             120562337                       # Number of instructions issued (Count)
system.switch_cpus1.squashedInstsIssued        127363                       # Number of squashed instructions issued (Count)
system.switch_cpus1.squashedInstsExamined     21230009                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus1.squashedOperandsExamined      7484070                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus1.squashedNonSpecRemoved         1145                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus1.numIssuedDist::samples    117822912                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::mean      1.023250                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::stdev     1.686211                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::0         72915225     61.89%     61.89% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::1         15776364     13.39%     75.28% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::2          8356702      7.09%     82.37% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::3          8276642      7.02%     89.39% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::4          4398646      3.73%     93.13% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::5          4913335      4.17%     97.30% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::6          1831310      1.55%     98.85% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::7           743980      0.63%     99.48% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::8           610708      0.52%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::total    117822912                       # Number of insts issued each cycle (Count)
system.switch_cpus1.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntAlu         272412     29.21%     29.21% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntMult            42      0.00%     29.22% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntDiv            379      0.04%     29.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatAdd            0      0.00%     29.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatCmp            0      0.00%     29.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatCvt            0      0.00%     29.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMult            0      0.00%     29.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMultAcc            0      0.00%     29.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatDiv            0      0.00%     29.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMisc            0      0.00%     29.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatSqrt            0      0.00%     29.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAdd             0      0.00%     29.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAddAcc            0      0.00%     29.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAlu             0      0.00%     29.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdCmp             0      0.00%     29.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdCvt             0      0.00%     29.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMisc            0      0.00%     29.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMult            0      0.00%     29.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMultAcc            0      0.00%     29.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShift            0      0.00%     29.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShiftAcc            0      0.00%     29.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdDiv             0      0.00%     29.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSqrt            0      0.00%     29.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatAdd            0      0.00%     29.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatAlu            0      0.00%     29.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatCmp            0      0.00%     29.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatCvt            0      0.00%     29.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatDiv            0      0.00%     29.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMisc            0      0.00%     29.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMult            0      0.00%     29.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMultAcc            0      0.00%     29.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatSqrt            0      0.00%     29.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceAdd            0      0.00%     29.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceAlu            0      0.00%     29.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceCmp            0      0.00%     29.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatReduceAdd            0      0.00%     29.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatReduceCmp            0      0.00%     29.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAes             0      0.00%     29.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAesMix            0      0.00%     29.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha1Hash            0      0.00%     29.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha1Hash2            0      0.00%     29.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha256Hash            0      0.00%     29.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha256Hash2            0      0.00%     29.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShaSigma2            0      0.00%     29.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShaSigma3            0      0.00%     29.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdPredAlu            0      0.00%     29.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::MemRead        298334     31.99%     61.25% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::MemWrite       361383     38.75%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statIssuedInstType_0::No_OpClass         2093      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntAlu     77904211     64.62%     64.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntMult       239229      0.20%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntDiv        23435      0.02%     64.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatAdd            0      0.00%     64.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatCmp            0      0.00%     64.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatCvt          509      0.00%     64.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMult          302      0.00%     64.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMultAcc           35      0.00%     64.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatDiv            0      0.00%     64.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMisc        43268      0.04%     64.87% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatSqrt            0      0.00%     64.87% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAdd            0      0.00%     64.87% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.87% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAlu            0      0.00%     64.87% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdCmp            0      0.00%     64.87% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdCvt            0      0.00%     64.87% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMisc         3114      0.00%     64.88% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMult            0      0.00%     64.88% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.88% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShift            0      0.00%     64.88% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.88% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdDiv            0      0.00%     64.88% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSqrt            0      0.00%     64.88% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.88% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.88% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.88% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.88% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.88% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.88% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.88% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.88% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.88% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.88% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.88% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.88% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.88% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.88% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAes            0      0.00%     64.88% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAesMix            0      0.00%     64.88% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.88% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.88% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.88% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.88% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.88% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.88% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.88% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::MemRead     35534818     29.47%     94.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::MemWrite      6811323      5.65%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::total    120562337                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.issueRate                0.997456                       # Inst issue rate ((Count/Cycle))
system.switch_cpus1.fuBusy                     932550                       # FU busy when requested (Count)
system.switch_cpus1.fuBusyRate               0.007735                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus1.intInstQueueReads       359608253                       # Number of integer instruction queue reads (Count)
system.switch_cpus1.intInstQueueWrites      143384986                       # Number of integer instruction queue writes (Count)
system.switch_cpus1.intInstQueueWakeupAccesses    116470713                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus1.fpInstQueueReads                0                       # Number of floating instruction queue reads (Count)
system.switch_cpus1.fpInstQueueWrites               0                       # Number of floating instruction queue writes (Count)
system.switch_cpus1.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus1.vecInstQueueReads          399248                       # Number of vector instruction queue reads (Count)
system.switch_cpus1.vecInstQueueWrites         206950                       # Number of vector instruction queue writes (Count)
system.switch_cpus1.vecInstQueueWakeupAccesses       189369                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus1.intAluAccesses          121285580                       # Number of integer alu accesses (Count)
system.switch_cpus1.fpAluAccesses                   0                       # Number of floating point alu accesses (Count)
system.switch_cpus1.vecAluAccesses             207214                       # Number of vector alu accesses (Count)
system.switch_cpus1.idleCycles                      0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus1.squashCycles               940773                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus1.blockCycles               6535514                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus1.unblockCycles             5532751                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus1.dispatchedInsts         122376696                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus1.dispSquashedInsts          155152                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus1.dispLoadInsts            34751346                       # Number of dispatched load instructions (Count)
system.switch_cpus1.dispStoreInsts            6769241                       # Number of dispatched store instructions (Count)
system.switch_cpus1.dispNonSpecInsts             6286                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus1.iqFullEvents               326991                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus1.lsqFullEvents             5107539                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus1.memOrderViolationEvents         3677                       # Number of memory order violations (Count)
system.switch_cpus1.predictedTakenIncorrect       377647                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus1.predictedNotTakenIncorrect       689437                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus1.branchMispredicts         1067084                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus1.numInsts                118651626                       # Number of executed instructions (Count)
system.switch_cpus1.numLoadInsts             34137970                       # Number of load instructions executed (Count)
system.switch_cpus1.numSquashedInsts           572987                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus1.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus1.numNop                      18224                       # Number of nop insts executed (Count)
system.switch_cpus1.numRefs                  40737688                       # Number of memory reference insts executed (Count)
system.switch_cpus1.numBranches              29859232                       # Number of branches executed (Count)
system.switch_cpus1.numStoreInsts             6599718                       # Number of stores executed (Count)
system.switch_cpus1.numRate                  0.981648                       # Inst execution rate ((Count/Cycle))
system.switch_cpus1.instsToCommit           116874159                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus1.writebackCount          116660082                       # Cumulative count of insts written-back (Count)
system.switch_cpus1.producerInst             63760316                       # Number of instructions producing a value (Count)
system.switch_cpus1.consumerInst            108278172                       # Number of instructions consuming a value (Count)
system.switch_cpus1.wbRate                   0.965171                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus1.wbFanout                 0.588857                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus1.timesIdled                 248005                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus1.idleCycles                3046895                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus1.committedInsts           81903334                       # Number of Instructions Simulated (Count)
system.switch_cpus1.committedOps            101128450                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus1.cpi                      1.475762                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus1.totalCpi                 1.475762                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus1.ipc                      0.677616                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus1.totalIpc                 0.677616                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus1.intRegfileReads         131829114                       # Number of integer regfile reads (Count)
system.switch_cpus1.intRegfileWrites         82390193                       # Number of integer regfile writes (Count)
system.switch_cpus1.vecRegfileReads             90967                       # number of vector regfile reads (Count)
system.switch_cpus1.vecRegfileWrites           111807                       # number of vector regfile writes (Count)
system.switch_cpus1.ccRegfileReads           31882855                       # number of cc regfile reads (Count)
system.switch_cpus1.ccRegfileWrites          32207760                       # number of cc regfile writes (Count)
system.switch_cpus1.miscRegfileReads        789997908                       # number of misc regfile reads (Count)
system.switch_cpus1.miscRegfileWrites           13069                       # number of misc regfile writes (Count)
system.switch_cpus1.MemDepUnit__0.insertedLoads     34751346                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__0.insertedStores      6769241                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__0.conflictingLoads       152272                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__0.conflictingStores       265008                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.branchPred.lookups       33711008                       # Number of BP lookups (Count)
system.switch_cpus1.branchPred.condPredicted     29901614                       # Number of conditional branches predicted (Count)
system.switch_cpus1.branchPred.condIncorrect      1023281                       # Number of conditional branches incorrect (Count)
system.switch_cpus1.branchPred.BTBLookups     16193858                       # Number of BTB lookups (Count)
system.switch_cpus1.branchPred.BTBHits       15881173                       # Number of BTB hits (Count)
system.switch_cpus1.branchPred.BTBHitRatio     0.980691                       # BTB Hit Ratio (Ratio)
system.switch_cpus1.branchPred.RASUsed        1161844                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus1.branchPred.RASIncorrect         9924                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus1.branchPred.indirectLookups      1157634                       # Number of indirect predictor lookups. (Count)
system.switch_cpus1.branchPred.indirectHits       861254                       # Number of indirect target hits. (Count)
system.switch_cpus1.branchPred.indirectMisses       296380                       # Number of indirect misses. (Count)
system.switch_cpus1.branchPred.indirectMispredicted        72294                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus1.commit.commitSquashedInsts     21272100                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus1.commit.commitNonSpecStalls         6330                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus1.commit.branchMispredicts       937446                       # The number of times a branch was mispredicted (Count)
system.switch_cpus1.commit.numCommittedDist::samples    114556185                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::mean     0.882858                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::stdev     1.883617                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::0     78897541     68.87%     68.87% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::1     14447513     12.61%     81.48% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::2      8835086      7.71%     89.20% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::3      4339045      3.79%     92.98% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::4      1039055      0.91%     93.89% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::5       434231      0.38%     94.27% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::6       932519      0.81%     95.08% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::7       970068      0.85%     95.93% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::8      4661127      4.07%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::total    114556185                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.instsCommitted     81911685                       # Number of instructions committed (Count)
system.switch_cpus1.commit.opsCommitted     101136801                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus1.commit.memRefs           35052721                       # Number of memory references committed (Count)
system.switch_cpus1.commit.loads             28943191                       # Number of loads committed (Count)
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus1.commit.membars               2459                       # Number of memory barriers committed (Count)
system.switch_cpus1.commit.branches          25732750                       # Number of branches committed (Count)
system.switch_cpus1.commit.vectorInstructions       176680                       # Number of committed Vector instructions. (Count)
system.switch_cpus1.commit.floating                 0                       # Number of committed floating point instructions. (Count)
system.switch_cpus1.commit.integer           92286701                       # Number of committed integer instructions. (Count)
system.switch_cpus1.commit.functionCalls       990169                       # Number of function calls committed. (Count)
system.switch_cpus1.commit.committedInstType_0::No_OpClass           21      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntAlu     65789683     65.05%     65.05% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntMult       231781      0.23%     65.28% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntDiv        22034      0.02%     65.30% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     65.30% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     65.30% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatCvt           70      0.00%     65.30% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     65.30% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc           35      0.00%     65.30% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     65.30% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMisc        37763      0.04%     65.34% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     65.34% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     65.34% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.34% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     65.34% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     65.34% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     65.34% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMisc         2693      0.00%     65.34% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     65.34% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.34% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     65.34% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.34% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     65.34% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     65.34% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.34% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.34% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.34% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.34% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.34% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.34% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.34% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.34% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.34% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.34% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.34% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.34% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.34% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.34% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     65.34% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     65.34% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.34% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.34% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.34% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.34% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.34% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.34% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.34% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::MemRead     28943191     28.62%     93.96% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::MemWrite      6109530      6.04%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::total    101136801                       # Class of committed instruction (Count)
system.switch_cpus1.commit.commitEligibleSamples      4661127                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus1.decode.idleCycles        63802750                       # Number of cycles decode is idle (Cycle)
system.switch_cpus1.decode.blockedCycles     26571835                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus1.decode.runCycles         25002521                       # Number of cycles decode is running (Cycle)
system.switch_cpus1.decode.unblockCycles      1505033                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus1.decode.squashCycles        940773                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus1.decode.branchResolved     15522628                       # Number of times decode resolved a branch (Count)
system.switch_cpus1.decode.branchMispred        88242                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus1.decode.decodedInsts     126937586                       # Number of instructions handled by decode (Count)
system.switch_cpus1.decode.squashedInsts       258750                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus1.fetch.icacheStallCycles     63100983                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus1.fetch.insts             106819627                       # Number of instructions fetch has processed (Count)
system.switch_cpus1.fetch.branches           33711008                       # Number of branches that fetch encountered (Count)
system.switch_cpus1.fetch.predictedBranches     17904271                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus1.fetch.cycles             45209974                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus1.fetch.squashCycles        2057068                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus1.fetch.tlbCycles           8449367                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus1.fetch.miscStallCycles          288                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus1.fetch.pendingTrapStallCycles        18374                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus1.fetch.pendingQuiesceStallCycles        15392                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus1.fetch.cacheLines         16376341                       # Number of cache lines fetched (Count)
system.switch_cpus1.fetch.icacheSquashes       737920                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus1.fetch.tlbSquashes           29917                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus1.fetch.nisnDist::samples    117822912                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::mean     1.113366                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::stdev     2.225189                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::0        87393833     74.17%     74.17% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::1         2026986      1.72%     75.89% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::2         4691313      3.98%     79.88% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::3         9478452      8.04%     87.92% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::4         2041491      1.73%     89.65% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::5         4026475      3.42%     93.07% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::6          838628      0.71%     93.78% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::7          600924      0.51%     94.29% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::8         6724810      5.71%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::total    117822912                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.branchRate         0.278903                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus1.fetch.rate               0.883758                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus1.lsq0.forwLoads             208113                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus1.lsq0.squashedLoads        5808149                       # Number of loads squashed (Count)
system.switch_cpus1.lsq0.ignoredResponses         2843                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus1.lsq0.memOrderViolation         3677                       # Number of memory ordering violations (Count)
system.switch_cpus1.lsq0.squashedStores        659715                       # Number of stores squashed (Count)
system.switch_cpus1.lsq0.rescheduledLoads       345997                       # Number of loads that were rescheduled (Count)
system.switch_cpus1.lsq0.blockedByCache         12371                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus1.mmu.dtb.instHits                0                       # ITB inst hits (Count)
system.switch_cpus1.mmu.dtb.instMisses              0                       # ITB inst misses (Count)
system.switch_cpus1.mmu.dtb.readHits         34165426                       # DTB read hits (Count)
system.switch_cpus1.mmu.dtb.readMisses        1154282                       # DTB read misses (Count)
system.switch_cpus1.mmu.dtb.writeHits         6605832                       # DTB write hits (Count)
system.switch_cpus1.mmu.dtb.writeMisses        189354                       # DTB write misses (Count)
system.switch_cpus1.mmu.dtb.inserts            492841                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus1.mmu.dtb.flushTlb                0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus1.mmu.dtb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus1.mmu.dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus1.mmu.dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus1.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus1.mmu.dtb.alignFaults             0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus1.mmu.dtb.prefetchFaults          445                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus1.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus1.mmu.dtb.permsFaults           355                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus1.mmu.dtb.readAccesses     35319708                       # DTB read accesses (Count)
system.switch_cpus1.mmu.dtb.writeAccesses      6795186                       # DTB write accesses (Count)
system.switch_cpus1.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus1.mmu.dtb.hits             40771258                       # Total TLB (inst and data) hits (Count)
system.switch_cpus1.mmu.dtb.misses            1343636                       # Total TLB (inst and data) misses (Count)
system.switch_cpus1.mmu.dtb.accesses         42114894                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.dtb.walker.walks      1343636                       # Table walker walks requested (Count)
system.switch_cpus1.mmu.dtb.walker.walksLongDescriptor      1343634                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus1.mmu.dtb.walker.walksLongTerminatedAtLevel::Level1          561                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus1.mmu.dtb.walker.walksLongTerminatedAtLevel::Level2          361                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus1.mmu.dtb.walker.walksLongTerminatedAtLevel::Level3       491919                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus1.mmu.dtb.walker.squashedBefore       831464                       # Table walks squashed before starting (Count)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::samples       512172                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::mean  4804.720473                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::stdev 24491.115084                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::0-131071       509344     99.45%     99.45% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::131072-262143         1769      0.35%     99.79% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::262144-393215          630      0.12%     99.92% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::393216-524287          225      0.04%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::524288-655359           98      0.02%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::655360-786431           54      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::786432-917503           27      0.01%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::917504-1.04858e+06           15      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::1.04858e+06-1.17965e+06           10      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::total       512172                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::samples      1260879                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::mean 15031.499356                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::gmean 12681.548773                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::stdev 21065.845014                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::0-131071      1255187     99.55%     99.55% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::131072-262143         3716      0.29%     99.84% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::262144-393215         1158      0.09%     99.94% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::393216-524287          443      0.04%     99.97% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::524288-655359          196      0.02%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::655360-786431          100      0.01%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::786432-917503           35      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::917504-1.04858e+06           26      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::1.04858e+06-1.17965e+06           18      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::total      1260879                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::samples  32997211065                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::mean     0.711659                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::stdev     1.556971                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::0-3  31887877749     96.64%     96.64% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::4-7    745743180      2.26%     98.90% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::8-11    188858124      0.57%     99.47% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::12-15    144524289      0.44%     99.91% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::16-19     22135659      0.07%     99.98% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::20-23      2953041      0.01%     99.98% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::24-27      1660113      0.01%     99.99% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::28-31      3333876      0.01%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::32-35       125034      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::total  32997211065                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pageSizes::4KiB       491919     99.81%     99.81% # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.dtb.walker.pageSizes::2MiB          361      0.07%     99.89% # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.dtb.walker.pageSizes::1GiB          561      0.11%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.dtb.walker.pageSizes::total       492841                       # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.dtb.walker.requestOrigin_Requested::Data      1343634                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.walker.requestOrigin_Requested::total      1343634                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.walker.requestOrigin_Completed::Data       492841                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.walker.requestOrigin_Completed::total       492841                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.walker.requestOrigin::total      1836475                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.itb.instHits         16404421                       # ITB inst hits (Count)
system.switch_cpus1.mmu.itb.instMisses         225972                       # ITB inst misses (Count)
system.switch_cpus1.mmu.itb.readHits                0                       # DTB read hits (Count)
system.switch_cpus1.mmu.itb.readMisses              0                       # DTB read misses (Count)
system.switch_cpus1.mmu.itb.writeHits               0                       # DTB write hits (Count)
system.switch_cpus1.mmu.itb.writeMisses             0                       # DTB write misses (Count)
system.switch_cpus1.mmu.itb.inserts            215712                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus1.mmu.itb.flushTlb                0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus1.mmu.itb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus1.mmu.itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus1.mmu.itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus1.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus1.mmu.itb.alignFaults             0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus1.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus1.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus1.mmu.itb.permsFaults           222                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus1.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus1.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus1.mmu.itb.instAccesses     16630393                       # ITB inst accesses (Count)
system.switch_cpus1.mmu.itb.hits             16404421                       # Total TLB (inst and data) hits (Count)
system.switch_cpus1.mmu.itb.misses             225972                       # Total TLB (inst and data) misses (Count)
system.switch_cpus1.mmu.itb.accesses         16630393                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.itb.walker.walks       225972                       # Table walker walks requested (Count)
system.switch_cpus1.mmu.itb.walker.walksLongDescriptor       225915                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus1.mmu.itb.walker.walksLongTerminatedAtLevel::Level2          190                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus1.mmu.itb.walker.walksLongTerminatedAtLevel::Level3       215522                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus1.mmu.itb.walker.squashedBefore         6081                       # Table walks squashed before starting (Count)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::samples       219891                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::mean   234.968389                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::stdev  1737.574825                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::0-16383       219798     99.96%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::16384-32767           75      0.03%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::32768-49151            2      0.00%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::49152-65535            3      0.00%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::65536-81919            1      0.00%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::81920-98303            4      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::98304-114687            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::114688-131071            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::131072-147455            5      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::147456-163839            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::total       219891                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::samples       221736                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::mean 12665.912910                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::gmean 12424.101749                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::stdev  2811.219440                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::0-32767       221662     99.97%     99.97% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::32768-65535           13      0.01%     99.97% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::65536-98303           14      0.01%     99.98% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::98304-131071           30      0.01%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::131072-163839           10      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::163840-196607            5      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::196608-229375            1      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::458752-491519            1      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::total       221736                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.pendingWalks::samples  32995092585                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb.walker.pendingWalks::mean     0.589982                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb.walker.pendingWalks::stdev     0.492229                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb.walker.pendingWalks::0  13534396239     41.02%     41.02% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb.walker.pendingWalks::1  19455312240     58.96%     99.98% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb.walker.pendingWalks::2      5069610      0.02%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb.walker.pendingWalks::3       196287      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb.walker.pendingWalks::4       118209      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb.walker.pendingWalks::total  32995092585                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb.walker.pageSizes::4KiB       215522     99.91%     99.91% # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.itb.walker.pageSizes::2MiB          190      0.09%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.itb.walker.pageSizes::total       215712                       # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.walker.requestOrigin_Requested::Inst       225915                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.walker.requestOrigin_Requested::total       225915                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.walker.requestOrigin_Completed::Inst       215712                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.walker.requestOrigin_Completed::total       215712                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.walker.requestOrigin::total       441627                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  35971413933                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.rename.squashCycles        940773                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus1.rename.idleCycles        65015130                       # Number of cycles rename is idle (Cycle)
system.switch_cpus1.rename.blockCycles       13190402                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus1.rename.serializeStallCycles      2675530                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus1.rename.runCycles         25051044                       # Number of cycles rename is running (Cycle)
system.switch_cpus1.rename.unblockCycles     10950033                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus1.rename.renamedInsts     124794352                       # Number of instructions processed by rename (Count)
system.switch_cpus1.rename.ROBFullEvents        24354                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus1.rename.IQFullEvents       3444995                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus1.rename.LQFullEvents       8482118                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus1.rename.SQFullEvents        330735                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus1.rename.renamedOperands    122850494                       # Number of destination operands rename has renamed (Count)
system.switch_cpus1.rename.lookups          172248601                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus1.rename.intLookups       136976521                       # Number of integer rename lookups (Count)
system.switch_cpus1.rename.vecLookups           93270                       # Number of vector rename lookups (Count)
system.switch_cpus1.rename.committedMaps     99636655                       # Number of HB maps that are committed (Count)
system.switch_cpus1.rename.undoneMaps        23213837                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus1.rename.serializing          80765                       # count of serializing insts renamed (Count)
system.switch_cpus1.rename.tempSerializing         6102                       # count of temporary serializing insts renamed (Count)
system.switch_cpus1.rename.skidInsts          9259012                       # count of insts added to the skid buffer (Count)
system.switch_cpus1.rob.reads               232300917                       # The number of ROB reads (Count)
system.switch_cpus1.rob.writes              248098831                       # The number of ROB writes (Count)
system.switch_cpus1.thread_0.numInsts        81903334                       # Number of Instructions committed (Count)
system.switch_cpus1.thread_0.numOps         101128450                       # Number of Ops committed (Count)
system.switch_cpus1.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus2.numCycles               120869551                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus2.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus2.instsAdded              129256532                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus2.nonSpecInstsAdded             500                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus2.instsIssued             130080661                       # Number of instructions issued (Count)
system.switch_cpus2.squashedInstsIssued          3006                       # Number of squashed instructions issued (Count)
system.switch_cpus2.squashedInstsExamined       278731                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus2.squashedOperandsExamined       680846                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus2.squashedNonSpecRemoved           76                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus2.numIssuedDist::samples    120777393                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::mean      1.077028                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::stdev     1.693100                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::0         72330086     59.89%     59.89% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::1         15492705     12.83%     72.71% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::2         10088341      8.35%     81.07% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::3          9831861      8.14%     89.21% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::4          6524694      5.40%     94.61% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::5          2586745      2.14%     96.75% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::6          2180498      1.81%     98.56% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::7          1139502      0.94%     99.50% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::8           602961      0.50%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::total    120777393                       # Number of insts issued each cycle (Count)
system.switch_cpus2.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntAlu          37814      1.33%      1.33% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntMult           128      0.00%      1.33% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntDiv            531      0.02%      1.35% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatAdd        10264      0.36%      1.71% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatCmp        18026      0.63%      2.35% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatCvt           44      0.00%      2.35% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMult        65236      2.29%      4.64% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMultAcc         3461      0.12%      4.76% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatDiv      2113993     74.28%     79.05% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMisc        10897      0.38%     79.43% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatSqrt            0      0.00%     79.43% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAdd            15      0.00%     79.43% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAddAcc            0      0.00%     79.43% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAlu             0      0.00%     79.43% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdCmp             0      0.00%     79.43% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdCvt             0      0.00%     79.43% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMisc          134      0.00%     79.43% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMult            0      0.00%     79.43% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMultAcc            0      0.00%     79.43% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShift            0      0.00%     79.43% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShiftAcc            0      0.00%     79.43% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdDiv             0      0.00%     79.43% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSqrt            0      0.00%     79.43% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatAdd           78      0.00%     79.44% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatAlu            0      0.00%     79.44% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatCmp            0      0.00%     79.44% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatCvt            0      0.00%     79.44% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatDiv            0      0.00%     79.44% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMisc            0      0.00%     79.44% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMult            0      0.00%     79.44% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMultAcc            9      0.00%     79.44% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatSqrt            0      0.00%     79.44% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceAdd            0      0.00%     79.44% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceAlu            0      0.00%     79.44% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceCmp            0      0.00%     79.44% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatReduceAdd            0      0.00%     79.44% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatReduceCmp            0      0.00%     79.44% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAes             0      0.00%     79.44% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAesMix            0      0.00%     79.44% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha1Hash            0      0.00%     79.44% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha1Hash2            0      0.00%     79.44% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha256Hash            0      0.00%     79.44% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha256Hash2            0      0.00%     79.44% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShaSigma2            0      0.00%     79.44% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShaSigma3            0      0.00%     79.44% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdPredAlu            0      0.00%     79.44% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::MemRead        551883     19.39%     98.83% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::MemWrite        33284      1.17%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statIssuedInstType_0::No_OpClass            7      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntAlu     47500670     36.52%     36.52% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntMult        66953      0.05%     36.57% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntDiv          112      0.00%     36.57% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatAdd      7396024      5.69%     42.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatCmp      4764674      3.66%     45.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatCvt      3176452      2.44%     48.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMult      8705168      6.69%     55.05% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMultAcc      5378562      4.13%     59.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatDiv       396804      0.31%     59.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMisc       789883      0.61%     60.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatSqrt            0      0.00%     60.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAdd      2130806      1.64%     61.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAddAcc            0      0.00%     61.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAlu       227838      0.18%     61.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdCmp            0      0.00%     61.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdCvt            0      0.00%     61.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMisc      2134869      1.64%     63.55% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMult            0      0.00%     63.55% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMultAcc            0      0.00%     63.55% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShift            0      0.00%     63.55% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     63.55% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdDiv            0      0.00%     63.55% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSqrt            0      0.00%     63.55% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatAdd      1479067      1.14%     64.69% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.69% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.69% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.69% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatDiv       227838      0.18%     64.86% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.86% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMult      1862837      1.43%     66.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMultAcc      1407160      1.08%     67.38% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     67.38% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     67.38% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     67.38% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     67.38% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     67.38% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     67.38% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAes            0      0.00%     67.38% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAesMix            0      0.00%     67.38% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     67.38% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     67.38% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     67.38% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     67.38% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     67.38% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     67.38% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdPredAlu            0      0.00%     67.38% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::MemRead     31469178     24.19%     91.57% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::MemWrite     10965759      8.43%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::total    130080661                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.issueRate                1.076207                       # Inst issue rate ((Count/Cycle))
system.switch_cpus2.fuBusy                    2845797                       # FU busy when requested (Count)
system.switch_cpus2.fuBusyRate               0.021877                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus2.intInstQueueReads       217081755                       # Number of integer instruction queue reads (Count)
system.switch_cpus2.intInstQueueWrites       48246345                       # Number of integer instruction queue writes (Count)
system.switch_cpus2.intInstQueueWakeupAccesses     48057694                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus2.fpInstQueueReads                0                       # Number of floating instruction queue reads (Count)
system.switch_cpus2.fpInstQueueWrites               0                       # Number of floating instruction queue writes (Count)
system.switch_cpus2.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus2.vecInstQueueReads       166705763                       # Number of vector instruction queue reads (Count)
system.switch_cpus2.vecInstQueueWrites       81290245                       # Number of vector instruction queue writes (Count)
system.switch_cpus2.vecInstQueueWakeupAccesses     81000183                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus2.intAluAccesses           48184731                       # Number of integer alu accesses (Count)
system.switch_cpus2.fpAluAccesses                   0                       # Number of floating point alu accesses (Count)
system.switch_cpus2.vecAluAccesses           84741720                       # Number of vector alu accesses (Count)
system.switch_cpus2.idleCycles                      0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus2.squashCycles                36936                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus2.blockCycles              24208914                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus2.unblockCycles            14489794                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus2.dispatchedInsts         129257735                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus2.dispSquashedInsts           47349                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus2.dispLoadInsts            30710789                       # Number of dispatched load instructions (Count)
system.switch_cpus2.dispStoreInsts           10848266                       # Number of dispatched store instructions (Count)
system.switch_cpus2.dispNonSpecInsts              378                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus2.iqFullEvents               121026                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus2.lsqFullEvents            14280133                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus2.memOrderViolationEvents          828                       # Number of memory order violations (Count)
system.switch_cpus2.predictedTakenIncorrect        39917                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus2.predictedNotTakenIncorrect          571                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus2.branchMispredicts           40488                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus2.numInsts                129305686                       # Number of executed instructions (Count)
system.switch_cpus2.numLoadInsts             30869193                       # Number of load instructions executed (Count)
system.switch_cpus2.numSquashedInsts            59753                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus2.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus2.numNop                        703                       # Number of nop insts executed (Count)
system.switch_cpus2.numRefs                  41682976                       # Number of memory reference insts executed (Count)
system.switch_cpus2.numBranches               7066303                       # Number of branches executed (Count)
system.switch_cpus2.numStoreInsts            10813783                       # Number of stores executed (Count)
system.switch_cpus2.numRate                  1.069795                       # Inst execution rate ((Count/Cycle))
system.switch_cpus2.instsToCommit           129058804                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus2.writebackCount          129057877                       # Cumulative count of insts written-back (Count)
system.switch_cpus2.producerInst             91827079                       # Number of instructions producing a value (Count)
system.switch_cpus2.consumerInst            142944371                       # Number of instructions consuming a value (Count)
system.switch_cpus2.wbRate                   1.067745                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus2.wbFanout                 0.642397                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus2.timesIdled                    622                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus2.idleCycles                  92158                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus2.committedInsts          123424205                       # Number of Instructions Simulated (Count)
system.switch_cpus2.committedOps            128978296                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus2.cpi                      0.979302                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus2.totalCpi                 0.979302                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus2.ipc                      1.021136                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus2.totalIpc                 1.021136                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus2.intRegfileReads         137272447                       # Number of integer regfile reads (Count)
system.switch_cpus2.intRegfileWrites         40904263                       # Number of integer regfile writes (Count)
system.switch_cpus2.vecRegfileReads         102368958                       # number of vector regfile reads (Count)
system.switch_cpus2.vecRegfileWrites         68420195                       # number of vector regfile writes (Count)
system.switch_cpus2.ccRegfileReads           45027678                       # number of cc regfile reads (Count)
system.switch_cpus2.ccRegfileWrites          49807238                       # number of cc regfile writes (Count)
system.switch_cpus2.miscRegfileReads       1092789113                       # number of misc regfile reads (Count)
system.switch_cpus2.miscRegfileWrites        31617012                       # number of misc regfile writes (Count)
system.switch_cpus2.MemDepUnit__0.insertedLoads     30710789                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__0.insertedStores     10848266                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__0.conflictingLoads      1825735                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__0.conflictingStores      1629643                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.branchPred.lookups        7147694                       # Number of BP lookups (Count)
system.switch_cpus2.branchPred.condPredicted      7137293                       # Number of conditional branches predicted (Count)
system.switch_cpus2.branchPred.condIncorrect        36406                       # Number of conditional branches incorrect (Count)
system.switch_cpus2.branchPred.BTBLookups      7055232                       # Number of BTB lookups (Count)
system.switch_cpus2.branchPred.BTBHits        7053955                       # Number of BTB hits (Count)
system.switch_cpus2.branchPred.BTBHitRatio     0.999819                       # BTB Hit Ratio (Ratio)
system.switch_cpus2.branchPred.RASUsed           3345                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus2.branchPred.RASIncorrect           31                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus2.branchPred.indirectLookups          805                       # Number of indirect predictor lookups. (Count)
system.switch_cpus2.branchPred.indirectHits          376                       # Number of indirect target hits. (Count)
system.switch_cpus2.branchPred.indirectMisses          429                       # Number of indirect misses. (Count)
system.switch_cpus2.branchPred.indirectMispredicted           74                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus2.commit.commitSquashedInsts       279245                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus2.commit.commitNonSpecStalls          424                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus2.commit.branchMispredicts        36066                       # The number of times a branch was mispredicted (Count)
system.switch_cpus2.commit.numCommittedDist::samples    120717564                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::mean     1.068436                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::stdev     2.382234                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::0     90056992     74.60%     74.60% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::1     10429160      8.64%     83.24% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::2      3373073      2.79%     86.03% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::3      1669345      1.38%     87.42% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::4      1866017      1.55%     88.96% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::5      1277766      1.06%     90.02% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::6      1263949      1.05%     91.07% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::7       891085      0.74%     91.81% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::8      9890177      8.19%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::total    120717564                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.instsCommitted    123424853                       # Number of instructions committed (Count)
system.switch_cpus2.commit.opsCommitted     128978944                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus2.commit.memRefs           41428804                       # Number of memory references committed (Count)
system.switch_cpus2.commit.loads             30616629                       # Number of loads committed (Count)
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus2.commit.membars                218                       # Number of memory barriers committed (Count)
system.switch_cpus2.commit.branches           7054588                       # Number of branches committed (Count)
system.switch_cpus2.commit.vectorInstructions     80996524                       # Number of committed Vector instructions. (Count)
system.switch_cpus2.commit.floating                 0                       # Number of committed floating point instructions. (Count)
system.switch_cpus2.commit.integer           81869578                       # Number of committed integer instructions. (Count)
system.switch_cpus2.commit.functionCalls         2257                       # Number of function calls committed. (Count)
system.switch_cpus2.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntAlu     47407169     36.76%     36.76% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntMult        66593      0.05%     36.81% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntDiv           54      0.00%     36.81% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatAdd      7395362      5.73%     42.54% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatCmp      4764672      3.69%     46.24% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatCvt      3176448      2.46%     48.70% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMult      8704492      6.75%     55.45% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc      5378276      4.17%     59.62% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatDiv       396804      0.31%     59.92% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMisc       789862      0.61%     60.54% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     60.54% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAdd      2130806      1.65%     62.19% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.19% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAlu       227838      0.18%     62.37% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     62.37% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     62.37% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMisc      2134864      1.66%     64.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     64.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     64.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     64.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     64.02% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd      1479066      1.15%     65.17% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.17% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.17% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.17% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv       227838      0.18%     65.34% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.34% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult      1862836      1.44%     66.79% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc      1407160      1.09%     67.88% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.88% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.88% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.88% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.88% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.88% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.88% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     67.88% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     67.88% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.88% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.88% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.88% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.88% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.88% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.88% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.88% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::MemRead     30616629     23.74%     91.62% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::MemWrite     10812175      8.38%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::total    128978944                       # Class of committed instruction (Count)
system.switch_cpus2.commit.commitEligibleSamples      9890177                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus2.decode.idleCycles        32188617                       # Number of cycles decode is idle (Cycle)
system.switch_cpus2.decode.blockedCycles     67894953                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus2.decode.runCycles         18045033                       # Number of cycles decode is running (Cycle)
system.switch_cpus2.decode.unblockCycles      2611854                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus2.decode.squashCycles         36936                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus2.decode.branchResolved      7007899                       # Number of times decode resolved a branch (Count)
system.switch_cpus2.decode.branchMispred          344                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus2.decode.decodedInsts     129504803                       # Number of instructions handled by decode (Count)
system.switch_cpus2.decode.squashedInsts         1508                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus2.fetch.icacheStallCycles     36191213                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus2.fetch.insts             124422892                       # Number of instructions fetch has processed (Count)
system.switch_cpus2.fetch.branches            7147694                       # Number of branches that fetch encountered (Count)
system.switch_cpus2.fetch.predictedBranches      7057676                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus2.fetch.cycles             84536906                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus2.fetch.squashCycles          74552                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus2.fetch.tlbCycles              6193                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus2.fetch.miscStallCycles         3673                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus2.fetch.pendingTrapStallCycles          311                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus2.fetch.pendingQuiesceStallCycles         1821                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus2.fetch.cacheLines         12047748                       # Number of cache lines fetched (Count)
system.switch_cpus2.fetch.icacheSquashes        12991                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus2.fetch.tlbSquashes              27                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus2.fetch.nisnDist::samples    120777393                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::mean     1.076505                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::stdev     2.519089                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::0        98952078     81.93%     81.93% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::1          608386      0.50%     82.43% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::2         3443147      2.85%     85.28% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::3         1482187      1.23%     86.51% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::4          899871      0.75%     87.26% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::5          728220      0.60%     87.86% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::6         2346599      1.94%     89.80% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::7         1779244      1.47%     91.28% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::8        10537661      8.72%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::total    120777393                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.branchRate         0.059136                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus2.fetch.rate               1.029398                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus2.lsq0.forwLoads               9759                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus2.lsq0.squashedLoads          94160                       # Number of loads squashed (Count)
system.switch_cpus2.lsq0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus2.lsq0.memOrderViolation          828                       # Number of memory ordering violations (Count)
system.switch_cpus2.lsq0.squashedStores         36091                       # Number of stores squashed (Count)
system.switch_cpus2.lsq0.rescheduledLoads          135                       # Number of loads that were rescheduled (Count)
system.switch_cpus2.lsq0.blockedByCache         29402                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus2.mmu.dtb.instHits                0                       # ITB inst hits (Count)
system.switch_cpus2.mmu.dtb.instMisses              0                       # ITB inst misses (Count)
system.switch_cpus2.mmu.dtb.readHits         30961182                       # DTB read hits (Count)
system.switch_cpus2.mmu.dtb.readMisses         565419                       # DTB read misses (Count)
system.switch_cpus2.mmu.dtb.writeHits        10813783                       # DTB write hits (Count)
system.switch_cpus2.mmu.dtb.writeMisses        151541                       # DTB write misses (Count)
system.switch_cpus2.mmu.dtb.inserts            115556                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus2.mmu.dtb.flushTlb                0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus2.mmu.dtb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus2.mmu.dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus2.mmu.dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus2.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus2.mmu.dtb.alignFaults             0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus2.mmu.dtb.prefetchFaults           19                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus2.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus2.mmu.dtb.permsFaults            29                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus2.mmu.dtb.readAccesses     31526601                       # DTB read accesses (Count)
system.switch_cpus2.mmu.dtb.writeAccesses     10965324                       # DTB write accesses (Count)
system.switch_cpus2.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus2.mmu.dtb.hits             41774965                       # Total TLB (inst and data) hits (Count)
system.switch_cpus2.mmu.dtb.misses             716960                       # Total TLB (inst and data) misses (Count)
system.switch_cpus2.mmu.dtb.accesses         42491925                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.dtb.walker.walks       716960                       # Table walker walks requested (Count)
system.switch_cpus2.mmu.dtb.walker.walksLongDescriptor       716960                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus2.mmu.dtb.walker.walksLongTerminatedAtLevel::Level1           18                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus2.mmu.dtb.walker.walksLongTerminatedAtLevel::Level3       115538                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus2.mmu.dtb.walker.squashedBefore       601351                       # Table walks squashed before starting (Count)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::samples       115609                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::mean  8081.606657                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::stdev 24154.481168                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::0-65535       112505     97.32%     97.32% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::65536-131071         2221      1.92%     99.24% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::131072-196607          648      0.56%     99.80% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::196608-262143          113      0.10%     99.89% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::262144-327679           42      0.04%     99.93% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::327680-393215           24      0.02%     99.95% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::393216-458751           30      0.03%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::458752-524287           17      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::524288-589823            5      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::589824-655359            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::655360-720895            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::total       115609                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::samples       715363                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::mean 25512.705850                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::gmean 14251.545910                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::stdev 41246.588324                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::0-65535       645177     90.19%     90.19% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::65536-131071        49222      6.88%     97.07% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::131072-196607        16143      2.26%     99.33% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::196608-262143         2249      0.31%     99.64% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::262144-327679          638      0.09%     99.73% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::327680-393215          553      0.08%     99.81% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::393216-458751          588      0.08%     99.89% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::458752-524287          414      0.06%     99.95% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::524288-589823          261      0.04%     99.98% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::589824-655359           39      0.01%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::655360-720895           79      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::total       715363                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::samples  32997214341                       # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::mean     0.602604                       # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::stdev     2.733380                       # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::0-3  31646236440     95.91%     95.91% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::4-7    590182320      1.79%     97.69% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::8-11    290079153      0.88%     98.57% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::12-15    163172373      0.49%     99.07% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::16-19    122375253      0.37%     99.44% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::20-23     47352669      0.14%     99.58% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::24-27     28632240      0.09%     99.67% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::28-31    104364351      0.32%     99.99% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::32-35      4610697      0.01%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::36-39       208845      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::total  32997214341                       # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pageSizes::4KiB       115538     99.98%     99.98% # Table walker page sizes translated (Count)
system.switch_cpus2.mmu.dtb.walker.pageSizes::1GiB           18      0.02%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus2.mmu.dtb.walker.pageSizes::total       115556                       # Table walker page sizes translated (Count)
system.switch_cpus2.mmu.dtb.walker.requestOrigin_Requested::Data       716960                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.walker.requestOrigin_Requested::total       716960                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.walker.requestOrigin_Completed::Data       115556                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.walker.requestOrigin_Completed::total       115556                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.walker.requestOrigin::total       832516                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.itb.instHits         12047784                       # ITB inst hits (Count)
system.switch_cpus2.mmu.itb.instMisses             76                       # ITB inst misses (Count)
system.switch_cpus2.mmu.itb.readHits                0                       # DTB read hits (Count)
system.switch_cpus2.mmu.itb.readMisses              0                       # DTB read misses (Count)
system.switch_cpus2.mmu.itb.writeHits               0                       # DTB write hits (Count)
system.switch_cpus2.mmu.itb.writeMisses             0                       # DTB write misses (Count)
system.switch_cpus2.mmu.itb.inserts                67                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus2.mmu.itb.flushTlb                0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus2.mmu.itb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus2.mmu.itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus2.mmu.itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus2.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus2.mmu.itb.alignFaults             0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus2.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus2.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus2.mmu.itb.permsFaults            10                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus2.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus2.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus2.mmu.itb.instAccesses     12047860                       # ITB inst accesses (Count)
system.switch_cpus2.mmu.itb.hits             12047784                       # Total TLB (inst and data) hits (Count)
system.switch_cpus2.mmu.itb.misses                 76                       # Total TLB (inst and data) misses (Count)
system.switch_cpus2.mmu.itb.accesses         12047860                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.itb.walker.walks           76                       # Table walker walks requested (Count)
system.switch_cpus2.mmu.itb.walker.walksLongDescriptor           76                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus2.mmu.itb.walker.walksLongTerminatedAtLevel::Level3           67                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus2.mmu.itb.walker.squashedBefore            8                       # Table walks squashed before starting (Count)
system.switch_cpus2.mmu.itb.walker.walkWaitTime::samples           68                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkWaitTime::mean  4548.661765                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkWaitTime::stdev 18918.264706                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkWaitTime::0-8191           64     94.12%     94.12% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkWaitTime::40960-49151            1      1.47%     95.59% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkWaitTime::49152-57343            1      1.47%     97.06% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkWaitTime::81920-90111            1      1.47%     98.53% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkWaitTime::106496-114687            1      1.47%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkWaitTime::total           68                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::samples           75                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::mean 70408.520000                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::gmean 42497.182213                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::stdev 62679.968534                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::0-32767           33     44.00%     44.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::32768-65535            3      4.00%     48.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::65536-98303           10     13.33%     61.33% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::98304-131071           21     28.00%     89.33% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::131072-163839            4      5.33%     94.67% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::196608-229375            2      2.67%     97.33% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::229376-262143            1      1.33%     98.67% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::262144-294911            1      1.33%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::total           75                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.pendingWalks::samples  -1536932636                       # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.itb.walker.pendingWalks::mean     1.001222                       # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.itb.walker.pendingWalks::gmean          inf                       # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.itb.walker.pendingWalks::0      2073981     -0.13%     -0.13% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.itb.walker.pendingWalks::1  -1539136292    100.14%    100.01% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.itb.walker.pendingWalks::2        63609     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.itb.walker.pendingWalks::3        66066     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.itb.walker.pendingWalks::total  -1536932636                       # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.itb.walker.pageSizes::4KiB           67    100.00%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus2.mmu.itb.walker.pageSizes::total           67                       # Table walker page sizes translated (Count)
system.switch_cpus2.mmu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.walker.requestOrigin_Requested::Inst           76                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.walker.requestOrigin_Requested::total           76                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.walker.requestOrigin_Completed::Inst           67                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.walker.requestOrigin_Completed::total           67                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.walker.requestOrigin::total          143                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  35971413933                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.rename.squashCycles         36936                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus2.rename.idleCycles        32848161                       # Number of cycles rename is idle (Cycle)
system.switch_cpus2.rename.blockCycles       40728739                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus2.rename.serializeStallCycles       282809                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus2.rename.runCycles         19931460                       # Number of cycles rename is running (Cycle)
system.switch_cpus2.rename.unblockCycles     26949288                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus2.rename.renamedInsts     129411934                       # Number of instructions processed by rename (Count)
system.switch_cpus2.rename.ROBFullEvents       144771                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus2.rename.IQFullEvents       1433289                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus2.rename.LQFullEvents      22077725                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus2.rename.SQFullEvents       3100903                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus2.rename.renamedOperands    191159631                       # Number of destination operands rename has renamed (Count)
system.switch_cpus2.rename.lookups          467228386                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus2.rename.intLookups       136230293                       # Number of integer rename lookups (Count)
system.switch_cpus2.rename.vecLookups       102376447                       # Number of vector rename lookups (Count)
system.switch_cpus2.rename.committedMaps    190633678                       # Number of HB maps that are committed (Count)
system.switch_cpus2.rename.undoneMaps          525943                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus2.rename.serializing           2686                       # count of serializing insts renamed (Count)
system.switch_cpus2.rename.tempSerializing          372                       # count of temporary serializing insts renamed (Count)
system.switch_cpus2.rename.skidInsts         11993917                       # count of insts added to the skid buffer (Count)
system.switch_cpus2.rob.reads               240085341                       # The number of ROB reads (Count)
system.switch_cpus2.rob.writes              258576233                       # The number of ROB writes (Count)
system.switch_cpus2.thread_0.numInsts       123424205                       # Number of Instructions committed (Count)
system.switch_cpus2.thread_0.numOps         128978296                       # Number of Ops committed (Count)
system.switch_cpus2.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus3.numCycles               120869556                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus3.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus3.instsAdded              160254972                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus3.nonSpecInstsAdded            4063                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus3.instsIssued             159715961                       # Number of instructions issued (Count)
system.switch_cpus3.squashedInstsIssued        102490                       # Number of squashed instructions issued (Count)
system.switch_cpus3.squashedInstsExamined      4842589                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus3.squashedOperandsExamined      6932507                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus3.squashedNonSpecRemoved          258                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus3.numIssuedDist::samples    120189524                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::mean      1.328868                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::stdev     1.784799                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::0         58198649     48.42%     48.42% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::1         21680041     18.04%     66.46% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::2         15582617     12.97%     79.43% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::3          9058847      7.54%     86.96% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::4          6821340      5.68%     92.64% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::5          4269136      3.55%     96.19% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::6          2083753      1.73%     97.92% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::7          1400541      1.17%     99.09% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::8          1094600      0.91%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::total    120189524                       # Number of insts issued each cycle (Count)
system.switch_cpus3.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntAlu         163014      0.60%      0.60% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntMult          3265      0.01%      0.61% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntDiv            411      0.00%      0.61% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatAdd         9850      0.04%      0.65% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatCmp         3720      0.01%      0.66% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatCvt          180      0.00%      0.66% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMult     10165448     37.16%     37.82% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMultAcc      1644890      6.01%     43.83% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatDiv      8083405     29.55%     73.39% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMisc      5463500     19.97%     93.36% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatSqrt       183992      0.67%     94.03% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAdd             0      0.00%     94.03% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAddAcc            0      0.00%     94.03% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAlu          4603      0.02%     94.05% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdCmp             0      0.00%     94.05% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdCvt             0      0.00%     94.05% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMisc            1      0.00%     94.05% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMult            0      0.00%     94.05% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMultAcc            0      0.00%     94.05% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShift            0      0.00%     94.05% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShiftAcc            0      0.00%     94.05% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdDiv             0      0.00%     94.05% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSqrt            0      0.00%     94.05% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatAdd         1244      0.00%     94.05% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatAlu            0      0.00%     94.05% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatCmp            0      0.00%     94.05% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatCvt            0      0.00%     94.05% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatDiv          227      0.00%     94.05% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMisc            0      0.00%     94.05% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMult          718      0.00%     94.06% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMultAcc         6774      0.02%     94.08% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatSqrt            3      0.00%     94.08% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceAdd            0      0.00%     94.08% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceAlu            0      0.00%     94.08% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceCmp            0      0.00%     94.08% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatReduceAdd            0      0.00%     94.08% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatReduceCmp            0      0.00%     94.08% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAes             0      0.00%     94.08% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAesMix            0      0.00%     94.08% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha1Hash            0      0.00%     94.08% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha1Hash2            0      0.00%     94.08% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha256Hash            0      0.00%     94.08% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha256Hash2            0      0.00%     94.08% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShaSigma2            0      0.00%     94.08% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShaSigma3            0      0.00%     94.08% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdPredAlu            0      0.00%     94.08% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::MemRead       1151108      4.21%     98.29% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::MemWrite       468098      1.71%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statIssuedInstType_0::No_OpClass          801      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntAlu     69671861     43.62%     43.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntMult       117526      0.07%     43.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntDiv           79      0.00%     43.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatAdd      5278580      3.30%     47.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatCmp      2630303      1.65%     48.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatCvt      3968137      2.48%     51.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMult      8584151      5.37%     56.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMultAcc      7389466      4.63%     61.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatDiv      2849888      1.78%     62.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMisc      9741908      6.10%     69.02% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatSqrt       103866      0.07%     69.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAdd           60      0.00%     69.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAddAcc            0      0.00%     69.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAlu       172639      0.11%     69.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdCmp            0      0.00%     69.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdCvt            0      0.00%     69.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMisc        92196      0.06%     69.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMult            0      0.00%     69.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShift            0      0.00%     69.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdDiv            0      0.00%     69.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSqrt            0      0.00%     69.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatAdd       569664      0.36%     69.61% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     69.61% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     69.61% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     69.61% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatDiv       327074      0.20%     69.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMult       871039      0.55%     70.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMultAcc       726165      0.45%     70.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatSqrt         1020      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAes            0      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAesMix            0      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdPredAlu            0      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::MemRead     29346525     18.37%     89.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::MemWrite     17273013     10.81%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::total    159715961                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.issueRate                1.321391                       # Inst issue rate ((Count/Cycle))
system.switch_cpus3.fuBusy                   27354451                       # FU busy when requested (Count)
system.switch_cpus3.fuBusyRate               0.171269                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus3.intInstQueueReads       299885352                       # Number of integer instruction queue reads (Count)
system.switch_cpus3.intInstQueueWrites       92912885                       # Number of integer instruction queue writes (Count)
system.switch_cpus3.intInstQueueWakeupAccesses     88513088                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus3.fpInstQueueReads                0                       # Number of floating instruction queue reads (Count)
system.switch_cpus3.fpInstQueueWrites               0                       # Number of floating instruction queue writes (Count)
system.switch_cpus3.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus3.vecInstQueueReads       167193038                       # Number of vector instruction queue reads (Count)
system.switch_cpus3.vecInstQueueWrites       72201396                       # Number of vector instruction queue writes (Count)
system.switch_cpus3.vecInstQueueWakeupAccesses     69371126                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus3.intAluAccesses           90332535                       # Number of integer alu accesses (Count)
system.switch_cpus3.fpAluAccesses                   0                       # Number of floating point alu accesses (Count)
system.switch_cpus3.vecAluAccesses           96737076                       # Number of vector alu accesses (Count)
system.switch_cpus3.idleCycles                      0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus3.squashCycles               280861                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus3.blockCycles               4441699                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus3.unblockCycles            10875303                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus3.dispatchedInsts         160312476                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus3.dispSquashedInsts          278671                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus3.dispLoadInsts            28655924                       # Number of dispatched load instructions (Count)
system.switch_cpus3.dispStoreInsts           17358615                       # Number of dispatched store instructions (Count)
system.switch_cpus3.dispNonSpecInsts             3442                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus3.iqFullEvents               214454                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus3.lsqFullEvents            10529133                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus3.memOrderViolationEvents        12687                       # Number of memory order violations (Count)
system.switch_cpus3.predictedTakenIncorrect       171466                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus3.predictedNotTakenIncorrect       124141                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus3.branchMispredicts          295607                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus3.numInsts                158733384                       # Number of executed instructions (Count)
system.switch_cpus3.numLoadInsts             28889092                       # Number of load instructions executed (Count)
system.switch_cpus3.numSquashedInsts           434740                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus3.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus3.numNop                      53441                       # Number of nop insts executed (Count)
system.switch_cpus3.numRefs                  45879025                       # Number of memory reference insts executed (Count)
system.switch_cpus3.numBranches              15963618                       # Number of branches executed (Count)
system.switch_cpus3.numStoreInsts            16989933                       # Number of stores executed (Count)
system.switch_cpus3.numRate                  1.313262                       # Inst execution rate ((Count/Cycle))
system.switch_cpus3.instsToCommit           157920657                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus3.writebackCount          157884214                       # Cumulative count of insts written-back (Count)
system.switch_cpus3.producerInst            107566478                       # Number of instructions producing a value (Count)
system.switch_cpus3.consumerInst            167212745                       # Number of instructions consuming a value (Count)
system.switch_cpus3.wbRate                   1.306236                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus3.wbFanout                 0.643291                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus3.timesIdled                  13141                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus3.idleCycles                 680032                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus3.committedInsts          146134497                       # Number of Instructions Simulated (Count)
system.switch_cpus3.committedOps            155416553                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus3.cpi                      0.827112                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus3.totalCpi                 0.827112                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus3.ipc                      1.209027                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus3.totalIpc                 1.209027                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus3.intRegfileReads         148222942                       # Number of integer regfile reads (Count)
system.switch_cpus3.intRegfileWrites         69061936                       # Number of integer regfile writes (Count)
system.switch_cpus3.vecRegfileReads          85727156                       # number of vector regfile reads (Count)
system.switch_cpus3.vecRegfileWrites         57630627                       # number of vector regfile writes (Count)
system.switch_cpus3.ccRegfileReads           37926336                       # number of cc regfile reads (Count)
system.switch_cpus3.ccRegfileWrites          40745048                       # number of cc regfile writes (Count)
system.switch_cpus3.miscRegfileReads       1160471025                       # number of misc regfile reads (Count)
system.switch_cpus3.miscRegfileWrites        33620951                       # number of misc regfile writes (Count)
system.switch_cpus3.MemDepUnit__0.insertedLoads     28655924                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__0.insertedStores     17358615                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__0.conflictingLoads      1132286                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__0.conflictingStores      1560052                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.branchPred.lookups       16834020                       # Number of BP lookups (Count)
system.switch_cpus3.branchPred.condPredicted     12622641                       # Number of conditional branches predicted (Count)
system.switch_cpus3.branchPred.condIncorrect       286409                       # Number of conditional branches incorrect (Count)
system.switch_cpus3.branchPred.BTBLookups      8195920                       # Number of BTB lookups (Count)
system.switch_cpus3.branchPred.BTBHits        8138952                       # Number of BTB hits (Count)
system.switch_cpus3.branchPred.BTBHitRatio     0.993049                       # BTB Hit Ratio (Ratio)
system.switch_cpus3.branchPred.RASUsed        1132886                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus3.branchPred.RASIncorrect          320                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus3.branchPred.indirectLookups      1083718                       # Number of indirect predictor lookups. (Count)
system.switch_cpus3.branchPred.indirectHits      1042802                       # Number of indirect target hits. (Count)
system.switch_cpus3.branchPred.indirectMisses        40916                       # Number of indirect misses. (Count)
system.switch_cpus3.branchPred.indirectMispredicted         3552                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus3.commit.commitSquashedInsts      4851920                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus3.commit.commitNonSpecStalls         3805                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus3.commit.branchMispredicts       269007                       # The number of times a branch was mispredicted (Count)
system.switch_cpus3.commit.numCommittedDist::samples    119413791                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::mean     1.301941                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::stdev     2.518457                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::0     81721516     68.44%     68.44% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::1     11260140      9.43%     77.87% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::2      4881823      4.09%     81.95% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::3      3787363      3.17%     85.12% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::4      2391729      2.00%     87.13% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::5      2013456      1.69%     88.81% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::6      1310755      1.10%     89.91% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::7       790919      0.66%     90.57% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::8     11256090      9.43%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::total    119413791                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.instsCommitted    146187698                       # Number of instructions committed (Count)
system.switch_cpus3.commit.opsCommitted     155469754                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus3.commit.memRefs           44330831                       # Number of memory references committed (Count)
system.switch_cpus3.commit.loads             27606308                       # Number of loads committed (Count)
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus3.commit.membars               1404                       # Number of memory barriers committed (Count)
system.switch_cpus3.commit.branches          15655782                       # Number of branches committed (Count)
system.switch_cpus3.commit.vectorInstructions     68935030                       # Number of committed Vector instructions. (Count)
system.switch_cpus3.commit.floating                 0                       # Number of committed floating point instructions. (Count)
system.switch_cpus3.commit.integer          106408505                       # Number of committed integer instructions. (Count)
system.switch_cpus3.commit.functionCalls      1095488                       # Number of function calls committed. (Count)
system.switch_cpus3.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntAlu     67987756     43.73%     43.73% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntMult       107123      0.07%     43.80% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntDiv           55      0.00%     43.80% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatAdd      5237315      3.37%     47.17% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatCmp      2593501      1.67%     48.84% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatCvt      3952012      2.54%     51.38% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMult      8541132      5.49%     56.87% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc      7376305      4.74%     61.62% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatDiv      2827419      1.82%     63.44% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMisc      9667116      6.22%     69.65% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatSqrt       103497      0.07%     69.72% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAdd           60      0.00%     69.72% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.72% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAlu       169044      0.11%     69.83% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     69.83% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     69.83% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMisc        88871      0.06%     69.89% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     69.89% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.89% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     69.89% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.89% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     69.89% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     69.89% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd       564698      0.36%     70.25% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.25% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     70.25% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     70.25% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv       326651      0.21%     70.46% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.46% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult       869564      0.56%     71.02% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc       725784      0.47%     71.49% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt         1020      0.00%     71.49% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     71.49% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     71.49% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     71.49% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     71.49% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     71.49% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     71.49% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     71.49% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     71.49% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     71.49% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     71.49% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     71.49% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     71.49% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     71.49% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     71.49% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::MemRead     27606308     17.76%     89.24% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::MemWrite     16724523     10.76%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::total    155469754                       # Class of committed instruction (Count)
system.switch_cpus3.commit.commitEligibleSamples     11256090                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus3.decode.idleCycles        40928136                       # Number of cycles decode is idle (Cycle)
system.switch_cpus3.decode.blockedCycles     52248565                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus3.decode.runCycles         23289762                       # Number of cycles decode is running (Cycle)
system.switch_cpus3.decode.unblockCycles      3442200                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus3.decode.squashCycles        280861                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus3.decode.branchResolved      7968012                       # Number of times decode resolved a branch (Count)
system.switch_cpus3.decode.branchMispred        18221                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus3.decode.decodedInsts     162564868                       # Number of instructions handled by decode (Count)
system.switch_cpus3.decode.squashedInsts        73065                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus3.fetch.icacheStallCycles     53997757                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus3.fetch.insts             155161591                       # Number of instructions fetch has processed (Count)
system.switch_cpus3.fetch.branches           16834020                       # Number of branches that fetch encountered (Count)
system.switch_cpus3.fetch.predictedBranches     10314640                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus3.fetch.cycles             65813988                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus3.fetch.squashCycles         598096                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus3.fetch.tlbCycles             59846                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus3.fetch.miscStallCycles         1238                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus3.fetch.pendingTrapStallCycles        15513                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus3.fetch.pendingQuiesceStallCycles         2134                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus3.fetch.cacheLines         16665722                       # Number of cache lines fetched (Count)
system.switch_cpus3.fetch.icacheSquashes       155064                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus3.fetch.tlbSquashes             340                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus3.fetch.nisnDist::samples    120189524                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::mean     1.372312                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::stdev     2.736193                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::0        90979232     75.70%     75.70% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::1         2447106      2.04%     77.73% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::2         2973426      2.47%     80.21% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::3         2384990      1.98%     82.19% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::4         2736008      2.28%     84.47% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::5         1996306      1.66%     86.13% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::6         1698700      1.41%     87.54% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::7         1519213      1.26%     88.81% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::8        13454543     11.19%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::total    120189524                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.branchRate         0.139274                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus3.fetch.rate               1.283711                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus3.lsq0.forwLoads             310044                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus3.lsq0.squashedLoads        1049624                       # Number of loads squashed (Count)
system.switch_cpus3.lsq0.ignoredResponses          227                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus3.lsq0.memOrderViolation        12687                       # Number of memory ordering violations (Count)
system.switch_cpus3.lsq0.squashedStores        634093                       # Number of stores squashed (Count)
system.switch_cpus3.lsq0.rescheduledLoads        37789                       # Number of loads that were rescheduled (Count)
system.switch_cpus3.lsq0.blockedByCache        117497                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus3.mmu.dtb.instHits                0                       # ITB inst hits (Count)
system.switch_cpus3.mmu.dtb.instMisses              0                       # ITB inst misses (Count)
system.switch_cpus3.mmu.dtb.readHits         29208391                       # DTB read hits (Count)
system.switch_cpus3.mmu.dtb.readMisses         337628                       # DTB read misses (Count)
system.switch_cpus3.mmu.dtb.writeHits        17083993                       # DTB write hits (Count)
system.switch_cpus3.mmu.dtb.writeMisses        215911                       # DTB write misses (Count)
system.switch_cpus3.mmu.dtb.inserts            244887                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus3.mmu.dtb.flushTlb                0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus3.mmu.dtb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus3.mmu.dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus3.mmu.dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus3.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus3.mmu.dtb.alignFaults             0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus3.mmu.dtb.prefetchFaults          675                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus3.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus3.mmu.dtb.permsFaults           186                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus3.mmu.dtb.readAccesses     29546019                       # DTB read accesses (Count)
system.switch_cpus3.mmu.dtb.writeAccesses     17299904                       # DTB write accesses (Count)
system.switch_cpus3.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus3.mmu.dtb.hits             46292384                       # Total TLB (inst and data) hits (Count)
system.switch_cpus3.mmu.dtb.misses             553539                       # Total TLB (inst and data) misses (Count)
system.switch_cpus3.mmu.dtb.accesses         46845923                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.mmu.dtb.walker.walks       553539                       # Table walker walks requested (Count)
system.switch_cpus3.mmu.dtb.walker.walksLongDescriptor       553530                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus3.mmu.dtb.walker.walksLongTerminatedAtLevel::Level1           83                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus3.mmu.dtb.walker.walksLongTerminatedAtLevel::Level2           62                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus3.mmu.dtb.walker.walksLongTerminatedAtLevel::Level3       244742                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus3.mmu.dtb.walker.squashedBefore       304345                       # Table walks squashed before starting (Count)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::samples       249194                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::mean 48536.016778                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::stdev 51039.284028                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::0-131071       232278     93.21%     93.21% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::131072-262143        16763      6.73%     99.94% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::262144-393215           82      0.03%     99.97% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::393216-524287           30      0.01%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::524288-655359            9      0.00%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::655360-786431            8      0.00%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::786432-917503            6      0.00%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::917504-1.04858e+06            5      0.00%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::1.04858e+06-1.17965e+06            8      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::1.17965e+06-1.31072e+06            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::1.31072e+06-1.44179e+06            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::total       249194                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::samples       539146                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::mean 43745.523524                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::gmean 24395.139554                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::stdev 49089.658964                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::0-131071       507848     94.19%     94.19% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::131072-262143        30401      5.64%     99.83% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::262144-393215          520      0.10%     99.93% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::393216-524287          201      0.04%     99.97% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::524288-655359          107      0.02%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::655360-786431           30      0.01%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::786432-917503            9      0.00%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::917504-1.04858e+06            4      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::1.04858e+06-1.17965e+06           13      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::1.17965e+06-1.31072e+06            9      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::1.31072e+06-1.44179e+06            2      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::1.44179e+06-1.57286e+06            2      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::total       539146                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::samples  33020235339                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::mean     1.049733                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::stdev     2.577959                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::0-3  30863086800     93.47%     93.47% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::4-7    774633951      2.35%     95.81% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::8-11    732189822      2.22%     98.03% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::12-15    459563559      1.39%     99.42% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::16-19    156597714      0.47%     99.90% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::20-23     18597033      0.06%     99.95% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::24-27      7926828      0.02%     99.98% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::28-31      6182631      0.02%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::32-35      1457001      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::total  33020235339                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pageSizes::4KiB       244742     99.94%     99.94% # Table walker page sizes translated (Count)
system.switch_cpus3.mmu.dtb.walker.pageSizes::2MiB           62      0.03%     99.97% # Table walker page sizes translated (Count)
system.switch_cpus3.mmu.dtb.walker.pageSizes::1GiB           83      0.03%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus3.mmu.dtb.walker.pageSizes::total       244887                       # Table walker page sizes translated (Count)
system.switch_cpus3.mmu.dtb.walker.requestOrigin_Requested::Data       553530                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.walker.requestOrigin_Requested::total       553530                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.walker.requestOrigin_Completed::Data       244887                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.walker.requestOrigin_Completed::total       244887                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.walker.requestOrigin::total       798417                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.mmu.itb.instHits         16666070                       # ITB inst hits (Count)
system.switch_cpus3.mmu.itb.instMisses           1661                       # ITB inst misses (Count)
system.switch_cpus3.mmu.itb.readHits                0                       # DTB read hits (Count)
system.switch_cpus3.mmu.itb.readMisses              0                       # DTB read misses (Count)
system.switch_cpus3.mmu.itb.writeHits               0                       # DTB write hits (Count)
system.switch_cpus3.mmu.itb.writeMisses             0                       # DTB write misses (Count)
system.switch_cpus3.mmu.itb.inserts               659                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus3.mmu.itb.flushTlb                0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus3.mmu.itb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus3.mmu.itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus3.mmu.itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus3.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus3.mmu.itb.alignFaults             0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus3.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus3.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus3.mmu.itb.permsFaults           118                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus3.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus3.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus3.mmu.itb.instAccesses     16667731                       # ITB inst accesses (Count)
system.switch_cpus3.mmu.itb.hits             16666070                       # Total TLB (inst and data) hits (Count)
system.switch_cpus3.mmu.itb.misses               1661                       # Total TLB (inst and data) misses (Count)
system.switch_cpus3.mmu.itb.accesses         16667731                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.mmu.itb.walker.walks         1661                       # Table walker walks requested (Count)
system.switch_cpus3.mmu.itb.walker.walksLongDescriptor         1657                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus3.mmu.itb.walker.walksLongTerminatedAtLevel::Level2            2                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus3.mmu.itb.walker.walksLongTerminatedAtLevel::Level3          657                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus3.mmu.itb.walker.squashedBefore           80                       # Table walks squashed before starting (Count)
system.switch_cpus3.mmu.itb.walker.walkWaitTime::samples         1581                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkWaitTime::mean  1535.258065                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkWaitTime::stdev 20265.276824                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkWaitTime::0-65535         1569     99.24%     99.24% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkWaitTime::65536-131071            8      0.51%     99.75% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkWaitTime::131072-196607            2      0.13%     99.87% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkWaitTime::393216-458751            1      0.06%     99.94% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkWaitTime::524288-589823            1      0.06%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkWaitTime::total         1581                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::samples          735                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::mean 52814.171429                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::gmean 25039.827710                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::stdev 78041.187017                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::0-65535          511     69.52%     69.52% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::65536-131071          145     19.73%     89.25% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::131072-196607           54      7.35%     96.60% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::196608-262143           10      1.36%     97.96% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::262144-327679            4      0.54%     98.50% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::327680-393215            2      0.27%     98.78% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::393216-458751            2      0.27%     99.05% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::458752-524287            5      0.68%     99.73% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::524288-589823            1      0.14%     99.86% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::589824-655359            1      0.14%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::total          735                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.pendingWalks::samples   5201582960                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.itb.walker.pendingWalks::mean     0.983418                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.itb.walker.pendingWalks::stdev     0.132558                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.itb.walker.pendingWalks::0     88379928      1.70%      1.70% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.itb.walker.pendingWalks::1   5111969891     98.28%     99.98% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.itb.walker.pendingWalks::2       519246      0.01%     99.99% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.itb.walker.pendingWalks::3       616980      0.01%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.itb.walker.pendingWalks::4        12558      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.itb.walker.pendingWalks::5        84357      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.itb.walker.pendingWalks::total   5201582960                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.itb.walker.pageSizes::4KiB          657     99.70%     99.70% # Table walker page sizes translated (Count)
system.switch_cpus3.mmu.itb.walker.pageSizes::2MiB            2      0.30%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus3.mmu.itb.walker.pageSizes::total          659                       # Table walker page sizes translated (Count)
system.switch_cpus3.mmu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.walker.requestOrigin_Requested::Inst         1657                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.walker.requestOrigin_Requested::total         1657                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.walker.requestOrigin_Completed::Inst          659                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.walker.requestOrigin_Completed::total          659                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.walker.requestOrigin::total         2316                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  35971413933                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.rename.squashCycles        280861                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus3.rename.idleCycles        42699073                       # Number of cycles rename is idle (Cycle)
system.switch_cpus3.rename.blockCycles       20719074                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus3.rename.serializeStallCycles      7219431                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus3.rename.runCycles         24699240                       # Number of cycles rename is running (Cycle)
system.switch_cpus3.rename.unblockCycles     24571845                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus3.rename.renamedInsts     161699556                       # Number of instructions processed by rename (Count)
system.switch_cpus3.rename.ROBFullEvents       551349                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus3.rename.IQFullEvents       7702409                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus3.rename.LQFullEvents       9418463                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus3.rename.SQFullEvents       7077596                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus3.rename.renamedOperands    205777943                       # Number of destination operands rename has renamed (Count)
system.switch_cpus3.rename.lookups          452293306                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus3.rename.intLookups       150220134                       # Number of integer rename lookups (Count)
system.switch_cpus3.rename.vecLookups        87447682                       # Number of vector rename lookups (Count)
system.switch_cpus3.rename.committedMaps    198244960                       # Number of HB maps that are committed (Count)
system.switch_cpus3.rename.undoneMaps         7533147                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus3.rename.serializing         219092                       # count of serializing insts renamed (Count)
system.switch_cpus3.rename.tempSerializing         3409                       # count of temporary serializing insts renamed (Count)
system.switch_cpus3.rename.skidInsts         23052109                       # count of insts added to the skid buffer (Count)
system.switch_cpus3.rob.reads               268477442                       # The number of ROB reads (Count)
system.switch_cpus3.rob.writes              321420128                       # The number of ROB writes (Count)
system.switch_cpus3.thread_0.numInsts       146134497                       # Number of Instructions committed (Count)
system.switch_cpus3.thread_0.numOps         155416553                       # Number of Ops committed (Count)
system.switch_cpus3.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.tol3bus.transDist::ReadReq                  74                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadResp            4169223                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteReq                 36                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteResp                36                       # Transaction distribution (Count)
system.tol3bus.transDist::WritebackDirty      4195261                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanEvict          3739597                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeReq              221                       # Transaction distribution (Count)
system.tol3bus.transDist::SCUpgradeReq              9                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeResp             230                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExReq            561309                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExResp           561310                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadSharedReq       4169155                       # Transaction distribution (Count)
system.tol3bus.transDist::InvalidateReq         20500                       # Transaction distribution (Count)
system.tol3bus.transDist::InvalidateResp        20500                       # Transaction distribution (Count)
system.tol3bus.pktCount_system.cpu0.l2cache.mem_side_port::system.l3.cpu_side_port      9433327                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount_system.cpu1.l2cache.mem_side_port::system.l3.cpu_side_port       224639                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount_system.cpu2.l2cache.mem_side_port::system.l3.cpu_side_port      3221884                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount_system.cpu3.l2cache.mem_side_port::system.l3.cpu_side_port      1330934                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount::total               14210784                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktSize_system.cpu0.l2cache.mem_side_port::system.l3.cpu_side_port    351702572                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize_system.cpu1.l2cache.mem_side_port::system.l3.cpu_side_port      5057708                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize_system.cpu2.l2cache.mem_side_port::system.l3.cpu_side_port     84346676                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize_system.cpu3.l2cache.mem_side_port::system.l3.cpu_side_port     47025516                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize::total               488132472                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.snoops                         3226677                       # Total snoops (Count)
system.tol3bus.snoopTraffic                  83114048                       # Total snoop traffic (Byte)
system.tol3bus.snoopFanout::samples           7979886                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::mean             0.042669                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::stdev            0.215624                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::0                 7655095     95.93%     95.93% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::1                  315029      3.95%     99.88% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::2                    4701      0.06%     99.94% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::3                    4181      0.05%     99.99% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::4                     880      0.01%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::max_value               4                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::total             7979886                       # Request fanout histogram (Count)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 7045158086967                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.reqLayer0.occupancy         4198251536                       # Layer occupancy (ticks) (Tick)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol3bus.respLayer0.occupancy        2577901491                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (Ratio)
system.tol3bus.respLayer1.occupancy          59078553                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer2.occupancy         885679299                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer3.occupancy         368739525                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.snoop_filter.totRequests       9464298                       # Total number of requests made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleRequests      4705439                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiRequests        15070                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.snoop_filter.totSnoops          315119                       # Total number of snoops made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleSnoops       311597                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiSnoops         3522                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
