<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/alexivanov/Desktop/UNI/FPGA/Lab 7/Lab 7/impl/gwsynthesis/Lab 7.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/Users/alexivanov/Desktop/UNI/FPGA/Lab 7/Lab 7/src/Lab 7.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/Users/alexivanov/Desktop/UNI/FPGA/Lab 7/Lab 7/src/Lab 7.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Dec 26 14:21:37 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1119</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1786</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>13</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>14</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>26</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>n219_13</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>n219_s8/F </td>
</tr>
<tr>
<td>3</td>
<td>spi_master_inst/n102_3</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>spi_master_inst/n102_s0/F </td>
</tr>
<tr>
<td>4</td>
<td>spi_master_inst/n145_8</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>spi_master_inst/n145_s4/F </td>
</tr>
<tr>
<td>5</td>
<td>spi_master_inst/n213_19</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>spi_master_inst/n213_s14/F </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>233.452(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of n219_13!</h4>
<h4>No timing paths to get frequency of spi_master_inst/n102_3!</h4>
<h4>No timing paths to get frequency of spi_master_inst/n145_8!</h4>
<h4>No timing paths to get frequency of spi_master_inst/n213_19!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n219_13</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n219_13</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>spi_master_inst/n102_3</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>spi_master_inst/n102_3</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>spi_master_inst/n145_8</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>spi_master_inst/n145_8</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>spi_master_inst/n213_19</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>spi_master_inst/n213_19</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-7.685</td>
<td>spi_master_inst/fsm_state_1_s0/Q</td>
<td>fsm_next_state_0_s0/D</td>
<td>clk:[R]</td>
<td>n219_13:[F]</td>
<td>0.186</td>
<td>4.603</td>
<td>3.198</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-7.135</td>
<td>spi_master_inst/fsm_state_1_s0/Q</td>
<td>fsm_next_state_1_s0/D</td>
<td>clk:[R]</td>
<td>n219_13:[F]</td>
<td>0.186</td>
<td>4.603</td>
<td>2.648</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-6.904</td>
<td>spi_master_inst/current_bit_index_0_s3/Q</td>
<td>spi_master_inst/spi_mosi_s1/CE</td>
<td>clk:[R]</td>
<td>spi_master_inst/n213_19:[R]</td>
<td>0.001</td>
<td>3.399</td>
<td>3.436</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-6.584</td>
<td>spi_master_inst/fsm_state_1_s0/Q</td>
<td>spi_master_inst/current_bit_sample_s0/CE</td>
<td>clk:[R]</td>
<td>spi_master_inst/n102_3:[F]</td>
<td>0.186</td>
<td>4.603</td>
<td>2.097</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-6.480</td>
<td>spi_master_inst/current_bit_index_0_s3/Q</td>
<td>spi_master_inst/current_bit_sample_s0/D</td>
<td>clk:[R]</td>
<td>spi_master_inst/n102_3:[F]</td>
<td>0.186</td>
<td>4.603</td>
<td>1.994</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-5.581</td>
<td>spi_master_inst/current_bit_index_0_s3/Q</td>
<td>spi_master_inst/input_register_3_s0/CE</td>
<td>clk:[R]</td>
<td>spi_master_inst/n145_8:[F]</td>
<td>0.186</td>
<td>3.005</td>
<td>2.692</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-5.560</td>
<td>spi_master_inst/current_bit_index_0_s3/Q</td>
<td>spi_master_inst/input_register_7_s0/CE</td>
<td>clk:[R]</td>
<td>spi_master_inst/n145_8:[F]</td>
<td>0.186</td>
<td>3.005</td>
<td>2.671</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-5.502</td>
<td>fsm_state_0_s0/Q</td>
<td>fsm_next_state_2_s0/D</td>
<td>clk:[R]</td>
<td>n219_13:[F]</td>
<td>0.186</td>
<td>4.603</td>
<td>1.015</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-5.194</td>
<td>spi_master_inst/current_bit_index_0_s3/Q</td>
<td>spi_master_inst/input_register_1_s0/CE</td>
<td>clk:[R]</td>
<td>spi_master_inst/n145_8:[F]</td>
<td>0.186</td>
<td>3.005</td>
<td>2.304</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-5.173</td>
<td>spi_master_inst/current_bit_index_0_s3/Q</td>
<td>spi_master_inst/input_register_5_s0/CE</td>
<td>clk:[R]</td>
<td>spi_master_inst/n145_8:[F]</td>
<td>0.186</td>
<td>3.005</td>
<td>2.283</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-5.030</td>
<td>spi_master_inst/current_bit_index_0_s3/Q</td>
<td>spi_master_inst/input_register_0_s0/CE</td>
<td>clk:[R]</td>
<td>spi_master_inst/n145_8:[F]</td>
<td>0.186</td>
<td>3.005</td>
<td>2.140</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-5.022</td>
<td>spi_master_inst/current_bit_index_0_s3/Q</td>
<td>spi_master_inst/input_register_2_s0/CE</td>
<td>clk:[R]</td>
<td>spi_master_inst/n145_8:[F]</td>
<td>0.186</td>
<td>3.005</td>
<td>2.133</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-5.002</td>
<td>spi_master_inst/current_bit_index_0_s3/Q</td>
<td>spi_master_inst/input_register_6_s0/CE</td>
<td>clk:[R]</td>
<td>spi_master_inst/n145_8:[F]</td>
<td>0.186</td>
<td>3.005</td>
<td>2.113</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-5.002</td>
<td>spi_master_inst/current_bit_index_0_s3/Q</td>
<td>spi_master_inst/input_register_4_s0/CE</td>
<td>clk:[R]</td>
<td>spi_master_inst/n145_8:[F]</td>
<td>0.186</td>
<td>3.005</td>
<td>2.113</td>
</tr>
<tr>
<td>15</td>
<td>1.954</td>
<td>spi_master_inst/input_register_6_s0/Q</td>
<td>spi_master_inst/rx_data_reg_6_s0/D</td>
<td>spi_master_inst/n145_8:[F]</td>
<td>clk:[R]</td>
<td>0.184</td>
<td>-3.005</td>
<td>1.165</td>
</tr>
<tr>
<td>16</td>
<td>2.157</td>
<td>spi_master_inst/current_bit_index_3_s5/I2</td>
<td>spi_master_inst/current_bit_index_1_s1/CE</td>
<td>spi_master_inst/n145_8:[F]</td>
<td>clk:[R]</td>
<td>0.184</td>
<td>-6.501</td>
<td>4.458</td>
</tr>
<tr>
<td>17</td>
<td>2.157</td>
<td>spi_master_inst/current_bit_index_3_s5/I2</td>
<td>spi_master_inst/current_bit_index_2_s1/CE</td>
<td>spi_master_inst/n145_8:[F]</td>
<td>clk:[R]</td>
<td>0.184</td>
<td>-6.501</td>
<td>4.458</td>
</tr>
<tr>
<td>18</td>
<td>2.163</td>
<td>spi_master_inst/current_bit_index_3_s5/I2</td>
<td>spi_master_inst/current_bit_index_3_s1/CE</td>
<td>spi_master_inst/n145_8:[F]</td>
<td>clk:[R]</td>
<td>0.184</td>
<td>-6.501</td>
<td>4.452</td>
</tr>
<tr>
<td>19</td>
<td>2.270</td>
<td>spi_master_inst/input_register_3_s0/Q</td>
<td>spi_master_inst/rx_data_reg_3_s0/D</td>
<td>spi_master_inst/n145_8:[F]</td>
<td>clk:[R]</td>
<td>0.184</td>
<td>-3.005</td>
<td>0.849</td>
</tr>
<tr>
<td>20</td>
<td>2.347</td>
<td>spi_master_inst/input_register_7_s0/Q</td>
<td>spi_master_inst/rx_data_reg_7_s0/D</td>
<td>spi_master_inst/n145_8:[F]</td>
<td>clk:[R]</td>
<td>0.184</td>
<td>-3.005</td>
<td>0.772</td>
</tr>
<tr>
<td>21</td>
<td>2.347</td>
<td>spi_master_inst/input_register_5_s0/Q</td>
<td>spi_master_inst/rx_data_reg_5_s0/D</td>
<td>spi_master_inst/n145_8:[F]</td>
<td>clk:[R]</td>
<td>0.184</td>
<td>-3.005</td>
<td>0.772</td>
</tr>
<tr>
<td>22</td>
<td>2.347</td>
<td>spi_master_inst/input_register_4_s0/Q</td>
<td>spi_master_inst/rx_data_reg_4_s0/D</td>
<td>spi_master_inst/n145_8:[F]</td>
<td>clk:[R]</td>
<td>0.184</td>
<td>-3.005</td>
<td>0.772</td>
</tr>
<tr>
<td>23</td>
<td>2.347</td>
<td>spi_master_inst/input_register_2_s0/Q</td>
<td>spi_master_inst/rx_data_reg_2_s0/D</td>
<td>spi_master_inst/n145_8:[F]</td>
<td>clk:[R]</td>
<td>0.184</td>
<td>-3.005</td>
<td>0.772</td>
</tr>
<tr>
<td>24</td>
<td>2.347</td>
<td>spi_master_inst/input_register_0_s0/Q</td>
<td>spi_master_inst/rx_data_reg_0_s0/D</td>
<td>spi_master_inst/n145_8:[F]</td>
<td>clk:[R]</td>
<td>0.184</td>
<td>-3.005</td>
<td>0.772</td>
</tr>
<tr>
<td>25</td>
<td>2.363</td>
<td>spi_master_inst/input_register_1_s0/Q</td>
<td>spi_master_inst/rx_data_reg_1_s0/D</td>
<td>spi_master_inst/n145_8:[F]</td>
<td>clk:[R]</td>
<td>0.184</td>
<td>-3.005</td>
<td>0.756</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.636</td>
<td>fsm_next_state_0_s0/Q</td>
<td>fsm_state_0_s0/D</td>
<td>n219_13:[F]</td>
<td>clk:[R]</td>
<td>-0.186</td>
<td>-3.326</td>
<td>0.550</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.631</td>
<td>fsm_next_state_1_s0/Q</td>
<td>fsm_state_1_s0/D</td>
<td>n219_13:[F]</td>
<td>clk:[R]</td>
<td>-0.186</td>
<td>-3.326</td>
<td>0.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.631</td>
<td>fsm_next_state_2_s0/Q</td>
<td>fsm_state_2_s0/D</td>
<td>n219_13:[F]</td>
<td>clk:[R]</td>
<td>-0.186</td>
<td>-3.326</td>
<td>0.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.342</td>
<td>spi_master_inst/rx_data_reg_7_s0/CE</td>
<td>spi_master_inst/rx_data_reg_7_s0/CE</td>
<td>spi_master_inst/n213_19:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-4.638</td>
<td>2.340</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.342</td>
<td>spi_master_inst/rx_data_reg_6_s0/CE</td>
<td>spi_master_inst/rx_data_reg_6_s0/CE</td>
<td>spi_master_inst/n213_19:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-4.638</td>
<td>2.340</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.342</td>
<td>spi_master_inst/rx_data_reg_5_s0/CE</td>
<td>spi_master_inst/rx_data_reg_5_s0/CE</td>
<td>spi_master_inst/n213_19:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-4.638</td>
<td>2.340</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.342</td>
<td>spi_master_inst/rx_data_reg_1_s0/CE</td>
<td>spi_master_inst/rx_data_reg_1_s0/CE</td>
<td>spi_master_inst/n213_19:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-4.638</td>
<td>2.340</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-2.342</td>
<td>spi_master_inst/rx_data_reg_0_s0/CE</td>
<td>spi_master_inst/rx_data_reg_0_s0/CE</td>
<td>spi_master_inst/n213_19:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-4.638</td>
<td>2.340</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-2.339</td>
<td>spi_master_inst/rx_data_reg_4_s0/CE</td>
<td>spi_master_inst/rx_data_reg_4_s0/CE</td>
<td>spi_master_inst/n213_19:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-4.638</td>
<td>2.343</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-2.339</td>
<td>spi_master_inst/rx_data_reg_3_s0/CE</td>
<td>spi_master_inst/rx_data_reg_3_s0/CE</td>
<td>spi_master_inst/n213_19:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-4.638</td>
<td>2.343</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-2.339</td>
<td>spi_master_inst/rx_data_reg_2_s0/CE</td>
<td>spi_master_inst/rx_data_reg_2_s0/CE</td>
<td>spi_master_inst/n213_19:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-4.638</td>
<td>2.343</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-2.095</td>
<td>spi_master_inst/n128_s4/I3</td>
<td>spi_master_inst/current_bit_index_0_s3/D</td>
<td>spi_master_inst/n145_8:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-4.638</td>
<td>2.587</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-2.037</td>
<td>spi_master_inst/n125_s1/I2</td>
<td>spi_master_inst/current_bit_index_3_s1/D</td>
<td>spi_master_inst/n145_8:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-4.638</td>
<td>2.645</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.982</td>
<td>spi_master_inst/n127_s1/I2</td>
<td>spi_master_inst/current_bit_index_1_s1/D</td>
<td>spi_master_inst/n145_8:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-4.638</td>
<td>2.701</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.982</td>
<td>spi_master_inst/n126_s1/I3</td>
<td>spi_master_inst/current_bit_index_2_s1/D</td>
<td>spi_master_inst/n145_8:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-4.638</td>
<td>2.701</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.768</td>
<td>spi_master_inst/current_bit_index_3_s5/I2</td>
<td>spi_master_inst/current_bit_index_3_s1/CE</td>
<td>spi_master_inst/n145_8:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-4.638</td>
<td>2.915</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.763</td>
<td>spi_master_inst/current_bit_index_3_s5/I2</td>
<td>spi_master_inst/current_bit_index_1_s1/CE</td>
<td>spi_master_inst/n145_8:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-4.638</td>
<td>2.920</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-1.763</td>
<td>spi_master_inst/current_bit_index_3_s5/I2</td>
<td>spi_master_inst/current_bit_index_2_s1/CE</td>
<td>spi_master_inst/n145_8:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-4.638</td>
<td>2.920</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-1.607</td>
<td>spi_master_inst/input_register_1_s0/Q</td>
<td>spi_master_inst/rx_data_reg_1_s0/D</td>
<td>spi_master_inst/n145_8:[F]</td>
<td>clk:[R]</td>
<td>-0.186</td>
<td>-2.297</td>
<td>0.550</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-1.602</td>
<td>spi_master_inst/input_register_7_s0/Q</td>
<td>spi_master_inst/rx_data_reg_7_s0/D</td>
<td>spi_master_inst/n145_8:[F]</td>
<td>clk:[R]</td>
<td>-0.186</td>
<td>-2.297</td>
<td>0.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-1.602</td>
<td>spi_master_inst/input_register_5_s0/Q</td>
<td>spi_master_inst/rx_data_reg_5_s0/D</td>
<td>spi_master_inst/n145_8:[F]</td>
<td>clk:[R]</td>
<td>-0.186</td>
<td>-2.297</td>
<td>0.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-1.602</td>
<td>spi_master_inst/input_register_4_s0/Q</td>
<td>spi_master_inst/rx_data_reg_4_s0/D</td>
<td>spi_master_inst/n145_8:[F]</td>
<td>clk:[R]</td>
<td>-0.186</td>
<td>-2.297</td>
<td>0.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-1.602</td>
<td>spi_master_inst/input_register_2_s0/Q</td>
<td>spi_master_inst/rx_data_reg_2_s0/D</td>
<td>spi_master_inst/n145_8:[F]</td>
<td>clk:[R]</td>
<td>-0.186</td>
<td>-2.297</td>
<td>0.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-1.602</td>
<td>spi_master_inst/input_register_0_s0/Q</td>
<td>spi_master_inst/rx_data_reg_0_s0/D</td>
<td>spi_master_inst/n145_8:[F]</td>
<td>clk:[R]</td>
<td>-0.186</td>
<td>-2.297</td>
<td>0.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-1.597</td>
<td>spi_master_inst/input_register_3_s0/Q</td>
<td>spi_master_inst/rx_data_reg_3_s0/D</td>
<td>spi_master_inst/n145_8:[F]</td>
<td>clk:[R]</td>
<td>-0.186</td>
<td>-2.297</td>
<td>0.560</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>14.670</td>
<td>15.670</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>ms_timer_reg_16_s0</td>
</tr>
<tr>
<td>2</td>
<td>14.670</td>
<td>15.670</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>ms_timer_reg_14_s0</td>
</tr>
<tr>
<td>3</td>
<td>14.670</td>
<td>15.670</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>ms_timer_reg_12_s0</td>
</tr>
<tr>
<td>4</td>
<td>14.670</td>
<td>15.670</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>ms_timer_reg_8_s0</td>
</tr>
<tr>
<td>5</td>
<td>14.670</td>
<td>15.670</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>ms_timer_reg_0_s0</td>
</tr>
<tr>
<td>6</td>
<td>14.670</td>
<td>15.670</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>ADC_value_reg_12_s0</td>
</tr>
<tr>
<td>7</td>
<td>14.670</td>
<td>15.670</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>DAC_value_reg_15_s1</td>
</tr>
<tr>
<td>8</td>
<td>14.670</td>
<td>15.670</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>cordic_inst/u_cordic/[0].U/x_1_10_s0</td>
</tr>
<tr>
<td>9</td>
<td>14.670</td>
<td>15.670</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>cordic_inst/u_cordic/[2].U/y_1_1_s0</td>
</tr>
<tr>
<td>10</td>
<td>14.670</td>
<td>15.670</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>cordic_inst/u_cordic/[7].U/z_1_14_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>824.514</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/fsm_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fsm_next_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n219_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>819.044</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>885</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>821.315</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[0][A]</td>
<td>spi_master_inst/fsm_state_1_s0/CLK</td>
</tr>
<tr>
<td>821.547</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R11C45[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/fsm_state_1_s0/Q</td>
</tr>
<tr>
<td>822.202</td>
<td>0.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[1][A]</td>
<td>n298_s2/I1</td>
</tr>
<tr>
<td>822.772</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C43[1][A]</td>
<td style=" background: #97FFFF;">n298_s2/F</td>
</tr>
<tr>
<td>822.951</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[3][A]</td>
<td>n224_s23/I1</td>
</tr>
<tr>
<td>823.500</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C43[3][A]</td>
<td style=" background: #97FFFF;">n224_s23/F</td>
</tr>
<tr>
<td>823.501</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[3][B]</td>
<td>n224_s22/I2</td>
</tr>
<tr>
<td>823.963</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C43[3][B]</td>
<td style=" background: #97FFFF;">n224_s22/F</td>
</tr>
<tr>
<td>823.965</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[1][B]</td>
<td>n224_s24/I1</td>
</tr>
<tr>
<td>824.514</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C43[1][B]</td>
<td style=" background: #97FFFF;">n224_s24/F</td>
</tr>
<tr>
<td>824.514</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[1][B]</td>
<td style=" font-weight:bold;">fsm_next_state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n219_13</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R14C45[1][B]</td>
<td>n219_s8/F</td>
</tr>
<tr>
<td>816.898</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[1][B]</td>
<td>fsm_next_state_0_s0/G</td>
</tr>
<tr>
<td>816.864</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fsm_next_state_0_s0</td>
</tr>
<tr>
<td>816.829</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C43[1][B]</td>
<td>fsm_next_state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.603</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.130, 66.594%; route: 0.836, 26.152%; tC2Q: 0.232, 7.253%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.898, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>823.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/fsm_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fsm_next_state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n219_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>819.044</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>885</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>821.315</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[0][A]</td>
<td>spi_master_inst/fsm_state_1_s0/CLK</td>
</tr>
<tr>
<td>821.547</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R11C45[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/fsm_state_1_s0/Q</td>
</tr>
<tr>
<td>822.202</td>
<td>0.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[1][A]</td>
<td>n298_s2/I1</td>
</tr>
<tr>
<td>822.772</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C43[1][A]</td>
<td style=" background: #97FFFF;">n298_s2/F</td>
</tr>
<tr>
<td>822.951</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[2][A]</td>
<td>n221_s14/I1</td>
</tr>
<tr>
<td>823.500</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C43[2][A]</td>
<td style=" background: #97FFFF;">n221_s14/F</td>
</tr>
<tr>
<td>823.501</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[1][A]</td>
<td>n221_s13/I1</td>
</tr>
<tr>
<td>823.963</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C43[1][A]</td>
<td style=" background: #97FFFF;">n221_s13/F</td>
</tr>
<tr>
<td>823.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[1][A]</td>
<td style=" font-weight:bold;">fsm_next_state_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n219_13</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R14C45[1][B]</td>
<td>n219_s8/F</td>
</tr>
<tr>
<td>816.898</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[1][A]</td>
<td>fsm_next_state_1_s0/G</td>
</tr>
<tr>
<td>816.864</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fsm_next_state_1_s0</td>
</tr>
<tr>
<td>816.829</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C43[1][A]</td>
<td>fsm_next_state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.603</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.581, 59.702%; route: 0.835, 31.537%; tC2Q: 0.232, 8.761%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.898, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1009.936</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.032</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/current_bit_index_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/spi_mosi_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/n213_19:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1004.229</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>885</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.500</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[2][A]</td>
<td>spi_master_inst/current_bit_index_0_s3/CLK</td>
</tr>
<tr>
<td>1006.732</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R11C45[2][A]</td>
<td style=" font-weight:bold;">spi_master_inst/current_bit_index_0_s3/Q</td>
</tr>
<tr>
<td>1007.907</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[3][A]</td>
<td>spi_master_inst/n96_s1/I0</td>
</tr>
<tr>
<td>1008.456</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C40[3][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n96_s1/F</td>
</tr>
<tr>
<td>1009.936</td>
<td>1.481</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR42[B]</td>
<td style=" font-weight:bold;">spi_master_inst/spi_mosi_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n213_19</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R11C45[0][B]</td>
<td>spi_master_inst/n213_s14/F</td>
</tr>
<tr>
<td>1003.102</td>
<td>3.102</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR42[B]</td>
<td>spi_master_inst/spi_mosi_s1/G</td>
</tr>
<tr>
<td>1003.067</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/spi_mosi_s1</td>
</tr>
<tr>
<td>1003.032</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR42[B]</td>
<td>spi_master_inst/spi_mosi_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.399</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 15.977%; route: 2.655, 77.271%; tC2Q: 0.232, 6.752%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.102, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.584</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>823.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/fsm_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/current_bit_sample_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/n102_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>819.044</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>885</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>821.315</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[0][A]</td>
<td>spi_master_inst/fsm_state_1_s0/CLK</td>
</tr>
<tr>
<td>821.547</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R11C45[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/fsm_state_1_s0/Q</td>
</tr>
<tr>
<td>822.507</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[3][A]</td>
<td>spi_master_inst/n97_s1/I0</td>
</tr>
<tr>
<td>823.056</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C39[3][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n97_s1/F</td>
</tr>
<tr>
<td>823.412</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td style=" font-weight:bold;">spi_master_inst/current_bit_sample_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n102_3</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>R12C44[3][A]</td>
<td>spi_master_inst/n102_s0/F</td>
</tr>
<tr>
<td>816.898</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td>spi_master_inst/current_bit_sample_s0/G</td>
</tr>
<tr>
<td>816.864</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/current_bit_sample_s0</td>
</tr>
<tr>
<td>816.829</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C40[2][B]</td>
<td>spi_master_inst/current_bit_sample_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.603</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 26.176%; route: 1.316, 62.762%; tC2Q: 0.232, 11.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.898, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>823.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/current_bit_index_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/current_bit_sample_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/n102_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>819.044</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>885</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>821.315</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[2][A]</td>
<td>spi_master_inst/current_bit_index_0_s3/CLK</td>
</tr>
<tr>
<td>821.547</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R11C45[2][A]</td>
<td style=" font-weight:bold;">spi_master_inst/current_bit_index_0_s3/Q</td>
</tr>
<tr>
<td>822.722</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td>spi_master_inst/n106_s27/I2</td>
</tr>
<tr>
<td>823.093</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n106_s27/F</td>
</tr>
<tr>
<td>823.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td>spi_master_inst/n106_s23/I1</td>
</tr>
<tr>
<td>823.196</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n106_s23/O</td>
</tr>
<tr>
<td>823.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td>spi_master_inst/n106_s21/I1</td>
</tr>
<tr>
<td>823.299</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n106_s21/O</td>
</tr>
<tr>
<td>823.309</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td style=" font-weight:bold;">spi_master_inst/current_bit_sample_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n102_3</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>R12C44[3][A]</td>
<td>spi_master_inst/n102_s0/F</td>
</tr>
<tr>
<td>816.898</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C40[2][B]</td>
<td>spi_master_inst/current_bit_sample_s0/G</td>
</tr>
<tr>
<td>816.864</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/current_bit_sample_s0</td>
</tr>
<tr>
<td>816.829</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C40[2][B]</td>
<td>spi_master_inst/current_bit_sample_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.603</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.577, 28.941%; route: 1.185, 59.422%; tC2Q: 0.232, 11.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.898, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.581</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>824.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>818.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/current_bit_index_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/input_register_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/n145_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>819.044</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>885</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>821.315</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[2][A]</td>
<td>spi_master_inst/current_bit_index_0_s3/CLK</td>
</tr>
<tr>
<td>821.547</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R11C45[2][A]</td>
<td style=" font-weight:bold;">spi_master_inst/current_bit_index_0_s3/Q</td>
</tr>
<tr>
<td>822.714</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td>spi_master_inst/n163_s1/I2</td>
</tr>
<tr>
<td>823.284</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C39[1][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n163_s1/F</td>
</tr>
<tr>
<td>824.007</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/input_register_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n145_8</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>13</td>
<td>R12C44[0][A]</td>
<td>spi_master_inst/n145_s4/F</td>
</tr>
<tr>
<td>818.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[1][A]</td>
<td>spi_master_inst/input_register_3_s0/G</td>
</tr>
<tr>
<td>818.461</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/input_register_3_s0</td>
</tr>
<tr>
<td>818.426</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C39[1][A]</td>
<td>spi_master_inst/input_register_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 21.173%; route: 1.890, 70.210%; tC2Q: 0.232, 8.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>823.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>818.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/current_bit_index_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/input_register_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/n145_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>819.044</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>885</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>821.315</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[2][A]</td>
<td>spi_master_inst/current_bit_index_0_s3/CLK</td>
</tr>
<tr>
<td>821.547</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R11C45[2][A]</td>
<td style=" font-weight:bold;">spi_master_inst/current_bit_index_0_s3/Q</td>
</tr>
<tr>
<td>822.714</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[3][A]</td>
<td>spi_master_inst/n155_s1/I3</td>
</tr>
<tr>
<td>823.263</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C38[3][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n155_s1/F</td>
</tr>
<tr>
<td>823.986</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td style=" font-weight:bold;">spi_master_inst/input_register_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n145_8</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>13</td>
<td>R12C44[0][A]</td>
<td>spi_master_inst/n145_s4/F</td>
</tr>
<tr>
<td>818.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td>spi_master_inst/input_register_7_s0/G</td>
</tr>
<tr>
<td>818.461</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/input_register_7_s0</td>
</tr>
<tr>
<td>818.426</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C38[2][A]</td>
<td>spi_master_inst/input_register_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 20.553%; route: 1.890, 70.762%; tC2Q: 0.232, 8.685%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>822.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>fsm_state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fsm_next_state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n219_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>819.044</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>885</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>821.315</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[2][B]</td>
<td>fsm_state_0_s0/CLK</td>
</tr>
<tr>
<td>821.547</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R14C43[2][B]</td>
<td style=" font-weight:bold;">fsm_state_0_s0/Q</td>
</tr>
<tr>
<td>821.959</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td>n218_s4/I2</td>
</tr>
<tr>
<td>822.330</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td style=" background: #97FFFF;">n218_s4/F</td>
</tr>
<tr>
<td>822.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td style=" font-weight:bold;">fsm_next_state_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n219_13</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R14C45[1][B]</td>
<td>n219_s8/F</td>
</tr>
<tr>
<td>816.898</td>
<td>1.898</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td>fsm_next_state_2_s0/G</td>
</tr>
<tr>
<td>816.864</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fsm_next_state_2_s0</td>
</tr>
<tr>
<td>816.829</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C44[0][A]</td>
<td>fsm_next_state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.603</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 36.543%; route: 0.412, 40.605%; tC2Q: 0.232, 22.852%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.898, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>823.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>818.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/current_bit_index_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/input_register_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/n145_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>819.044</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>885</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>821.315</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[2][A]</td>
<td>spi_master_inst/current_bit_index_0_s3/CLK</td>
</tr>
<tr>
<td>821.547</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R11C45[2][A]</td>
<td style=" font-weight:bold;">spi_master_inst/current_bit_index_0_s3/Q</td>
</tr>
<tr>
<td>822.722</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[1][B]</td>
<td>spi_master_inst/n167_s1/I3</td>
</tr>
<tr>
<td>823.292</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C40[1][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n167_s1/F</td>
</tr>
<tr>
<td>823.620</td>
<td>0.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[2][A]</td>
<td style=" font-weight:bold;">spi_master_inst/input_register_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n145_8</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>13</td>
<td>R12C44[0][A]</td>
<td>spi_master_inst/n145_s4/F</td>
</tr>
<tr>
<td>818.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[2][A]</td>
<td>spi_master_inst/input_register_1_s0/G</td>
</tr>
<tr>
<td>818.461</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/input_register_1_s0</td>
</tr>
<tr>
<td>818.426</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C41[2][A]</td>
<td>spi_master_inst/input_register_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 24.736%; route: 1.502, 65.197%; tC2Q: 0.232, 10.068%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.173</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>823.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>818.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/current_bit_index_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/input_register_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/n145_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>819.044</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>885</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>821.315</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[2][A]</td>
<td>spi_master_inst/current_bit_index_0_s3/CLK</td>
</tr>
<tr>
<td>821.547</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R11C45[2][A]</td>
<td style=" font-weight:bold;">spi_master_inst/current_bit_index_0_s3/Q</td>
</tr>
<tr>
<td>822.722</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[3][B]</td>
<td>spi_master_inst/n159_s1/I3</td>
</tr>
<tr>
<td>823.271</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C40[3][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n159_s1/F</td>
</tr>
<tr>
<td>823.599</td>
<td>0.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/input_register_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n145_8</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>13</td>
<td>R12C44[0][A]</td>
<td>spi_master_inst/n145_s4/F</td>
</tr>
<tr>
<td>818.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>spi_master_inst/input_register_5_s0/G</td>
</tr>
<tr>
<td>818.461</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/input_register_5_s0</td>
</tr>
<tr>
<td>818.426</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>spi_master_inst/input_register_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 24.043%; route: 1.502, 65.796%; tC2Q: 0.232, 10.160%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>823.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>818.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/current_bit_index_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/input_register_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/n145_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>819.044</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>885</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>821.315</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[2][A]</td>
<td>spi_master_inst/current_bit_index_0_s3/CLK</td>
</tr>
<tr>
<td>821.547</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R11C45[2][A]</td>
<td style=" font-weight:bold;">spi_master_inst/current_bit_index_0_s3/Q</td>
</tr>
<tr>
<td>822.722</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[0][B]</td>
<td>spi_master_inst/n169_s1/I0</td>
</tr>
<tr>
<td>823.271</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C40[0][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n169_s1/F</td>
</tr>
<tr>
<td>823.456</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/input_register_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n145_8</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>13</td>
<td>R12C44[0][A]</td>
<td>spi_master_inst/n145_s4/F</td>
</tr>
<tr>
<td>818.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[1][A]</td>
<td>spi_master_inst/input_register_0_s0/G</td>
</tr>
<tr>
<td>818.461</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/input_register_0_s0</td>
</tr>
<tr>
<td>818.426</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C41[1][A]</td>
<td>spi_master_inst/input_register_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 25.648%; route: 1.359, 63.513%; tC2Q: 0.232, 10.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>823.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>818.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/current_bit_index_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/input_register_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/n145_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>819.044</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>885</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>821.315</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[2][A]</td>
<td>spi_master_inst/current_bit_index_0_s3/CLK</td>
</tr>
<tr>
<td>821.547</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R11C45[2][A]</td>
<td style=" font-weight:bold;">spi_master_inst/current_bit_index_0_s3/Q</td>
</tr>
<tr>
<td>822.714</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[0][B]</td>
<td>spi_master_inst/n165_s1/I0</td>
</tr>
<tr>
<td>823.263</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C39[0][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n165_s1/F</td>
</tr>
<tr>
<td>823.448</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/input_register_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n145_8</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>13</td>
<td>R12C44[0][A]</td>
<td>spi_master_inst/n145_s4/F</td>
</tr>
<tr>
<td>818.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[0][A]</td>
<td>spi_master_inst/input_register_2_s0/G</td>
</tr>
<tr>
<td>818.461</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/input_register_2_s0</td>
</tr>
<tr>
<td>818.426</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C40[0][A]</td>
<td>spi_master_inst/input_register_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 25.743%; route: 1.352, 63.379%; tC2Q: 0.232, 10.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.002</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>823.428</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>818.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/current_bit_index_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/input_register_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/n145_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>819.044</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>885</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>821.315</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[2][A]</td>
<td>spi_master_inst/current_bit_index_0_s3/CLK</td>
</tr>
<tr>
<td>821.547</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R11C45[2][A]</td>
<td style=" font-weight:bold;">spi_master_inst/current_bit_index_0_s3/Q</td>
</tr>
<tr>
<td>822.714</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[2][B]</td>
<td>spi_master_inst/n157_s1/I0</td>
</tr>
<tr>
<td>823.284</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C38[2][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n157_s1/F</td>
</tr>
<tr>
<td>823.428</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/input_register_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n145_8</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>13</td>
<td>R12C44[0][A]</td>
<td>spi_master_inst/n145_s4/F</td>
</tr>
<tr>
<td>818.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>spi_master_inst/input_register_6_s0/G</td>
</tr>
<tr>
<td>818.461</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/input_register_6_s0</td>
</tr>
<tr>
<td>818.426</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>spi_master_inst/input_register_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 26.978%; route: 1.311, 62.042%; tC2Q: 0.232, 10.980%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.002</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>823.428</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>818.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/current_bit_index_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/input_register_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/n145_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>819.044</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>885</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>821.315</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[2][A]</td>
<td>spi_master_inst/current_bit_index_0_s3/CLK</td>
</tr>
<tr>
<td>821.547</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R11C45[2][A]</td>
<td style=" font-weight:bold;">spi_master_inst/current_bit_index_0_s3/Q</td>
</tr>
<tr>
<td>822.714</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[2][B]</td>
<td>spi_master_inst/n161_s1/I0</td>
</tr>
<tr>
<td>823.284</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C39[2][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n161_s1/F</td>
</tr>
<tr>
<td>823.428</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[2][A]</td>
<td style=" font-weight:bold;">spi_master_inst/input_register_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n145_8</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>13</td>
<td>R12C44[0][A]</td>
<td>spi_master_inst/n145_s4/F</td>
</tr>
<tr>
<td>818.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[2][A]</td>
<td>spi_master_inst/input_register_4_s0/G</td>
</tr>
<tr>
<td>818.461</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/input_register_4_s0</td>
</tr>
<tr>
<td>818.426</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C39[2][A]</td>
<td>spi_master_inst/input_register_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 26.978%; route: 1.311, 62.042%; tC2Q: 0.232, 10.980%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.954</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1189.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1191.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/input_register_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/rx_data_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/n145_8:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n145_8</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>13</td>
<td>R12C44[0][A]</td>
<td>spi_master_inst/n145_s4/F</td>
</tr>
<tr>
<td>1188.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>spi_master_inst/input_register_6_s0/G</td>
</tr>
<tr>
<td>1188.728</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/input_register_6_s0/Q</td>
</tr>
<tr>
<td>1189.661</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/rx_data_reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1189.414</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>885</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1191.685</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>spi_master_inst/rx_data_reg_6_s0/CLK</td>
</tr>
<tr>
<td>1191.650</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/rx_data_reg_6_s0</td>
</tr>
<tr>
<td>1191.615</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>spi_master_inst/rx_data_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.933, 80.084%; tC2Q: 0.232, 19.916%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.157</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1189.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1191.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/current_bit_index_3_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/current_bit_index_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/n145_8:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n145_8</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>13</td>
<td>R12C44[0][A]</td>
<td>spi_master_inst/n145_s4/F</td>
</tr>
<tr>
<td>1188.662</td>
<td>3.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[3][A]</td>
<td style=" font-weight:bold;">spi_master_inst/current_bit_index_3_s5/I2</td>
</tr>
<tr>
<td>1189.124</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C39[3][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/current_bit_index_3_s5/F</td>
</tr>
<tr>
<td>1189.458</td>
<td>0.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/current_bit_index_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1189.414</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>885</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1191.685</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td>spi_master_inst/current_bit_index_1_s1/CLK</td>
</tr>
<tr>
<td>1191.650</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/current_bit_index_1_s1</td>
</tr>
<tr>
<td>1191.615</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C37[1][A]</td>
<td>spi_master_inst/current_bit_index_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.501</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.462, 10.364%; route: 0.334, 7.487%; tC2Q: 3.662, 82.148%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.157</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1189.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1191.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/current_bit_index_3_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/current_bit_index_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/n145_8:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n145_8</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>13</td>
<td>R12C44[0][A]</td>
<td>spi_master_inst/n145_s4/F</td>
</tr>
<tr>
<td>1188.662</td>
<td>3.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[3][A]</td>
<td style=" font-weight:bold;">spi_master_inst/current_bit_index_3_s5/I2</td>
</tr>
<tr>
<td>1189.124</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C39[3][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/current_bit_index_3_s5/F</td>
</tr>
<tr>
<td>1189.458</td>
<td>0.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/current_bit_index_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1189.414</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>885</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1191.685</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td>spi_master_inst/current_bit_index_2_s1/CLK</td>
</tr>
<tr>
<td>1191.650</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/current_bit_index_2_s1</td>
</tr>
<tr>
<td>1191.615</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C37[0][B]</td>
<td>spi_master_inst/current_bit_index_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.501</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.462, 10.364%; route: 0.334, 7.487%; tC2Q: 3.662, 82.148%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1189.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1191.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/current_bit_index_3_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/current_bit_index_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/n145_8:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n145_8</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>13</td>
<td>R12C44[0][A]</td>
<td>spi_master_inst/n145_s4/F</td>
</tr>
<tr>
<td>1188.662</td>
<td>3.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[3][A]</td>
<td style=" font-weight:bold;">spi_master_inst/current_bit_index_3_s5/I2</td>
</tr>
<tr>
<td>1189.124</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C39[3][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/current_bit_index_3_s5/F</td>
</tr>
<tr>
<td>1189.452</td>
<td>0.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/current_bit_index_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1189.414</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>885</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1191.685</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>spi_master_inst/current_bit_index_3_s1/CLK</td>
</tr>
<tr>
<td>1191.650</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/current_bit_index_3_s1</td>
</tr>
<tr>
<td>1191.615</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>spi_master_inst/current_bit_index_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.501</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.462, 10.378%; route: 0.328, 7.365%; tC2Q: 3.662, 82.257%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1189.345</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1191.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/input_register_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/rx_data_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/n145_8:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n145_8</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>13</td>
<td>R12C44[0][A]</td>
<td>spi_master_inst/n145_s4/F</td>
</tr>
<tr>
<td>1188.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[1][A]</td>
<td>spi_master_inst/input_register_3_s0/G</td>
</tr>
<tr>
<td>1188.728</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R12C39[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/input_register_3_s0/Q</td>
</tr>
<tr>
<td>1189.345</td>
<td>0.617</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[2][A]</td>
<td style=" font-weight:bold;">spi_master_inst/rx_data_reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1189.414</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>885</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1191.685</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[2][A]</td>
<td>spi_master_inst/rx_data_reg_3_s0/CLK</td>
</tr>
<tr>
<td>1191.650</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/rx_data_reg_3_s0</td>
</tr>
<tr>
<td>1191.615</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C40[2][A]</td>
<td>spi_master_inst/rx_data_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.617, 72.674%; tC2Q: 0.232, 27.326%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1189.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1191.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/input_register_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/rx_data_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/n145_8:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n145_8</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>13</td>
<td>R12C44[0][A]</td>
<td>spi_master_inst/n145_s4/F</td>
</tr>
<tr>
<td>1188.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td>spi_master_inst/input_register_7_s0/G</td>
</tr>
<tr>
<td>1188.728</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td style=" font-weight:bold;">spi_master_inst/input_register_7_s0/Q</td>
</tr>
<tr>
<td>1189.268</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/rx_data_reg_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1189.414</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>885</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1191.685</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][A]</td>
<td>spi_master_inst/rx_data_reg_7_s0/CLK</td>
</tr>
<tr>
<td>1191.650</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/rx_data_reg_7_s0</td>
</tr>
<tr>
<td>1191.615</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C39[0][A]</td>
<td>spi_master_inst/rx_data_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.540, 69.961%; tC2Q: 0.232, 30.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1189.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1191.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/input_register_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/rx_data_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/n145_8:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n145_8</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>13</td>
<td>R12C44[0][A]</td>
<td>spi_master_inst/n145_s4/F</td>
</tr>
<tr>
<td>1188.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>spi_master_inst/input_register_5_s0/G</td>
</tr>
<tr>
<td>1188.728</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/input_register_5_s0/Q</td>
</tr>
<tr>
<td>1189.268</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/rx_data_reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1189.414</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>885</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1191.685</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[1][A]</td>
<td>spi_master_inst/rx_data_reg_5_s0/CLK</td>
</tr>
<tr>
<td>1191.650</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/rx_data_reg_5_s0</td>
</tr>
<tr>
<td>1191.615</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C41[1][A]</td>
<td>spi_master_inst/rx_data_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.540, 69.961%; tC2Q: 0.232, 30.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1189.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1191.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/input_register_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/rx_data_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/n145_8:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n145_8</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>13</td>
<td>R12C44[0][A]</td>
<td>spi_master_inst/n145_s4/F</td>
</tr>
<tr>
<td>1188.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[2][A]</td>
<td>spi_master_inst/input_register_4_s0/G</td>
</tr>
<tr>
<td>1188.728</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R12C39[2][A]</td>
<td style=" font-weight:bold;">spi_master_inst/input_register_4_s0/Q</td>
</tr>
<tr>
<td>1189.268</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[2][B]</td>
<td style=" font-weight:bold;">spi_master_inst/rx_data_reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1189.414</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>885</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1191.685</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[2][B]</td>
<td>spi_master_inst/rx_data_reg_4_s0/CLK</td>
</tr>
<tr>
<td>1191.650</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/rx_data_reg_4_s0</td>
</tr>
<tr>
<td>1191.615</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C40[2][B]</td>
<td>spi_master_inst/rx_data_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.540, 69.961%; tC2Q: 0.232, 30.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1189.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1191.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/input_register_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/rx_data_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/n145_8:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n145_8</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>13</td>
<td>R12C44[0][A]</td>
<td>spi_master_inst/n145_s4/F</td>
</tr>
<tr>
<td>1188.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[0][A]</td>
<td>spi_master_inst/input_register_2_s0/G</td>
</tr>
<tr>
<td>1188.728</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R12C40[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/input_register_2_s0/Q</td>
</tr>
<tr>
<td>1189.268</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/rx_data_reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1189.414</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>885</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1191.685</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td>spi_master_inst/rx_data_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1191.650</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/rx_data_reg_2_s0</td>
</tr>
<tr>
<td>1191.615</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C40[1][A]</td>
<td>spi_master_inst/rx_data_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.540, 69.961%; tC2Q: 0.232, 30.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1189.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1191.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/input_register_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/rx_data_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/n145_8:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n145_8</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>13</td>
<td>R12C44[0][A]</td>
<td>spi_master_inst/n145_s4/F</td>
</tr>
<tr>
<td>1188.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[1][A]</td>
<td>spi_master_inst/input_register_0_s0/G</td>
</tr>
<tr>
<td>1188.728</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R12C41[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/input_register_0_s0/Q</td>
</tr>
<tr>
<td>1189.268</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[1][B]</td>
<td style=" font-weight:bold;">spi_master_inst/rx_data_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1189.414</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>885</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1191.685</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[1][B]</td>
<td>spi_master_inst/rx_data_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1191.650</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/rx_data_reg_0_s0</td>
</tr>
<tr>
<td>1191.615</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C41[1][B]</td>
<td>spi_master_inst/rx_data_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.540, 69.961%; tC2Q: 0.232, 30.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1189.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1191.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/input_register_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/rx_data_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/n145_8:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n145_8</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>13</td>
<td>R12C44[0][A]</td>
<td>spi_master_inst/n145_s4/F</td>
</tr>
<tr>
<td>1188.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[2][A]</td>
<td>spi_master_inst/input_register_1_s0/G</td>
</tr>
<tr>
<td>1188.728</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R12C41[2][A]</td>
<td style=" font-weight:bold;">spi_master_inst/input_register_1_s0/Q</td>
</tr>
<tr>
<td>1189.252</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/rx_data_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1189.414</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>885</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1191.685</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][B]</td>
<td>spi_master_inst/rx_data_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1191.650</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/rx_data_reg_1_s0</td>
</tr>
<tr>
<td>1191.615</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C41[0][B]</td>
<td>spi_master_inst/rx_data_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.524, 69.317%; tC2Q: 0.232, 30.683%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.636</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>816.862</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>819.497</td>
</tr>
<tr>
<td class="label">From</td>
<td>fsm_next_state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fsm_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n219_13:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n219_13</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R14C45[1][B]</td>
<td>n219_s8/F</td>
</tr>
<tr>
<td>816.312</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[1][B]</td>
<td>fsm_next_state_0_s0/G</td>
</tr>
<tr>
<td>816.513</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R14C43[1][B]</td>
<td style=" font-weight:bold;">fsm_next_state_0_s0/Q</td>
</tr>
<tr>
<td>816.862</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[2][B]</td>
<td style=" font-weight:bold;">fsm_state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>817.940</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>885</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>819.452</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[2][B]</td>
<td>fsm_state_0_s0/CLK</td>
</tr>
<tr>
<td>819.487</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fsm_state_0_s0</td>
</tr>
<tr>
<td>819.498</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C43[2][B]</td>
<td>fsm_state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.326</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.312, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.349, 63.453%; tC2Q: 0.201, 36.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.631</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>816.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>819.497</td>
</tr>
<tr>
<td class="label">From</td>
<td>fsm_next_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fsm_state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n219_13:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n219_13</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R14C45[1][B]</td>
<td>n219_s8/F</td>
</tr>
<tr>
<td>816.312</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C43[1][A]</td>
<td>fsm_next_state_1_s0/G</td>
</tr>
<tr>
<td>816.513</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R14C43[1][A]</td>
<td style=" font-weight:bold;">fsm_next_state_1_s0/Q</td>
</tr>
<tr>
<td>816.867</td>
<td>0.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td style=" font-weight:bold;">fsm_state_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>817.940</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>885</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>819.452</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[2][A]</td>
<td>fsm_state_1_s0/CLK</td>
</tr>
<tr>
<td>819.487</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fsm_state_1_s0</td>
</tr>
<tr>
<td>819.498</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C44[2][A]</td>
<td>fsm_state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.326</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.312, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.354, 63.777%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.631</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>816.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>819.497</td>
</tr>
<tr>
<td class="label">From</td>
<td>fsm_next_state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fsm_state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n219_13:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n219_13</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R14C45[1][B]</td>
<td>n219_s8/F</td>
</tr>
<tr>
<td>816.312</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td>fsm_next_state_2_s0/G</td>
</tr>
<tr>
<td>816.513</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td style=" font-weight:bold;">fsm_next_state_2_s0/Q</td>
</tr>
<tr>
<td>816.867</td>
<td>0.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C45[0][B]</td>
<td style=" font-weight:bold;">fsm_state_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>817.940</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>885</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>819.452</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[0][B]</td>
<td>fsm_state_2_s0/CLK</td>
</tr>
<tr>
<td>819.487</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fsm_state_2_s0</td>
</tr>
<tr>
<td>819.498</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C45[0][B]</td>
<td>fsm_state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.326</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.312, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.354, 63.777%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/rx_data_reg_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/rx_data_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/n213_19:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n213_19</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R11C45[0][B]</td>
<td>spi_master_inst/n213_s14/F</td>
</tr>
<tr>
<td>1002.340</td>
<td>2.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/rx_data_reg_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1003.125</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>885</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1004.637</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][A]</td>
<td>spi_master_inst/rx_data_reg_7_s0/CLK</td>
</tr>
<tr>
<td>1004.672</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/rx_data_reg_7_s0</td>
</tr>
<tr>
<td>1004.683</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C39[0][A]</td>
<td>spi_master_inst/rx_data_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.340, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/rx_data_reg_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/rx_data_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/n213_19:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n213_19</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R11C45[0][B]</td>
<td>spi_master_inst/n213_s14/F</td>
</tr>
<tr>
<td>1002.340</td>
<td>2.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/rx_data_reg_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1003.125</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>885</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1004.637</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>spi_master_inst/rx_data_reg_6_s0/CLK</td>
</tr>
<tr>
<td>1004.672</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/rx_data_reg_6_s0</td>
</tr>
<tr>
<td>1004.683</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>spi_master_inst/rx_data_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.340, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/rx_data_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/rx_data_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/n213_19:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n213_19</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R11C45[0][B]</td>
<td>spi_master_inst/n213_s14/F</td>
</tr>
<tr>
<td>1002.340</td>
<td>2.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/rx_data_reg_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1003.125</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>885</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1004.637</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[1][A]</td>
<td>spi_master_inst/rx_data_reg_5_s0/CLK</td>
</tr>
<tr>
<td>1004.672</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/rx_data_reg_5_s0</td>
</tr>
<tr>
<td>1004.683</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C41[1][A]</td>
<td>spi_master_inst/rx_data_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.340, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/rx_data_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/rx_data_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/n213_19:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n213_19</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R11C45[0][B]</td>
<td>spi_master_inst/n213_s14/F</td>
</tr>
<tr>
<td>1002.340</td>
<td>2.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/rx_data_reg_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1003.125</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>885</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1004.637</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][B]</td>
<td>spi_master_inst/rx_data_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1004.672</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/rx_data_reg_1_s0</td>
</tr>
<tr>
<td>1004.683</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C41[0][B]</td>
<td>spi_master_inst/rx_data_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.340, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/rx_data_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/rx_data_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/n213_19:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n213_19</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R11C45[0][B]</td>
<td>spi_master_inst/n213_s14/F</td>
</tr>
<tr>
<td>1002.340</td>
<td>2.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[1][B]</td>
<td style=" font-weight:bold;">spi_master_inst/rx_data_reg_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1003.125</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>885</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1004.637</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[1][B]</td>
<td>spi_master_inst/rx_data_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1004.672</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/rx_data_reg_0_s0</td>
</tr>
<tr>
<td>1004.683</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C41[1][B]</td>
<td>spi_master_inst/rx_data_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.340, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/rx_data_reg_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/rx_data_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/n213_19:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n213_19</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R11C45[0][B]</td>
<td>spi_master_inst/n213_s14/F</td>
</tr>
<tr>
<td>1002.343</td>
<td>2.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[2][B]</td>
<td style=" font-weight:bold;">spi_master_inst/rx_data_reg_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1003.125</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>885</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1004.637</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[2][B]</td>
<td>spi_master_inst/rx_data_reg_4_s0/CLK</td>
</tr>
<tr>
<td>1004.672</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/rx_data_reg_4_s0</td>
</tr>
<tr>
<td>1004.683</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C40[2][B]</td>
<td>spi_master_inst/rx_data_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.343, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/rx_data_reg_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/rx_data_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/n213_19:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n213_19</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R11C45[0][B]</td>
<td>spi_master_inst/n213_s14/F</td>
</tr>
<tr>
<td>1002.343</td>
<td>2.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[2][A]</td>
<td style=" font-weight:bold;">spi_master_inst/rx_data_reg_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1003.125</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>885</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1004.637</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[2][A]</td>
<td>spi_master_inst/rx_data_reg_3_s0/CLK</td>
</tr>
<tr>
<td>1004.672</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/rx_data_reg_3_s0</td>
</tr>
<tr>
<td>1004.683</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C40[2][A]</td>
<td>spi_master_inst/rx_data_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.343, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/rx_data_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/rx_data_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/n213_19:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n213_19</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R11C45[0][B]</td>
<td>spi_master_inst/n213_s14/F</td>
</tr>
<tr>
<td>1002.343</td>
<td>2.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/rx_data_reg_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1003.125</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>885</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1004.637</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td>spi_master_inst/rx_data_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1004.672</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/rx_data_reg_2_s0</td>
</tr>
<tr>
<td>1004.683</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C40[1][A]</td>
<td>spi_master_inst/rx_data_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.343, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.095</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.587</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/n128_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/current_bit_index_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/n145_8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n145_8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R12C44[0][A]</td>
<td>spi_master_inst/n145_s4/F</td>
</tr>
<tr>
<td>1002.355</td>
<td>2.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[2][A]</td>
<td style=" font-weight:bold;">spi_master_inst/n128_s4/I3</td>
</tr>
<tr>
<td>1002.587</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C45[2][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n128_s4/F</td>
</tr>
<tr>
<td>1002.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C45[2][A]</td>
<td style=" font-weight:bold;">spi_master_inst/current_bit_index_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1003.125</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>885</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1004.637</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C45[2][A]</td>
<td>spi_master_inst/current_bit_index_0_s3/CLK</td>
</tr>
<tr>
<td>1004.672</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/current_bit_index_0_s3</td>
</tr>
<tr>
<td>1004.683</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C45[2][A]</td>
<td>spi_master_inst/current_bit_index_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 8.967%; route: 0.000, 0.000%; tC2Q: 2.355, 91.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.645</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/n125_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/current_bit_index_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/n145_8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n145_8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R12C44[0][A]</td>
<td>spi_master_inst/n145_s4/F</td>
</tr>
<tr>
<td>1002.355</td>
<td>2.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/n125_s1/I2</td>
</tr>
<tr>
<td>1002.645</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n125_s1/F</td>
</tr>
<tr>
<td>1002.645</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/current_bit_index_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1003.125</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>885</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1004.637</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>spi_master_inst/current_bit_index_3_s1/CLK</td>
</tr>
<tr>
<td>1004.672</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/current_bit_index_3_s1</td>
</tr>
<tr>
<td>1004.683</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>spi_master_inst/current_bit_index_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 10.963%; route: 0.000, 0.000%; tC2Q: 2.355, 89.037%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.701</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/n127_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/current_bit_index_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/n145_8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n145_8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R12C44[0][A]</td>
<td>spi_master_inst/n145_s4/F</td>
</tr>
<tr>
<td>1002.357</td>
<td>2.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/n127_s1/I2</td>
</tr>
<tr>
<td>1002.701</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n127_s1/F</td>
</tr>
<tr>
<td>1002.701</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/current_bit_index_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1003.125</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>885</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1004.637</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td>spi_master_inst/current_bit_index_1_s1/CLK</td>
</tr>
<tr>
<td>1004.672</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/current_bit_index_1_s1</td>
</tr>
<tr>
<td>1004.683</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C37[1][A]</td>
<td>spi_master_inst/current_bit_index_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 12.738%; route: 0.000, 0.000%; tC2Q: 2.357, 87.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.982</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.701</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/n126_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/current_bit_index_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/n145_8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n145_8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R12C44[0][A]</td>
<td>spi_master_inst/n145_s4/F</td>
</tr>
<tr>
<td>1002.357</td>
<td>2.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/n126_s1/I3</td>
</tr>
<tr>
<td>1002.701</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n126_s1/F</td>
</tr>
<tr>
<td>1002.701</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/current_bit_index_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1003.125</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>885</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1004.637</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td>spi_master_inst/current_bit_index_2_s1/CLK</td>
</tr>
<tr>
<td>1004.672</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/current_bit_index_2_s1</td>
</tr>
<tr>
<td>1004.683</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C37[0][B]</td>
<td>spi_master_inst/current_bit_index_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 12.738%; route: 0.000, 0.000%; tC2Q: 2.357, 87.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.915</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/current_bit_index_3_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/current_bit_index_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/n145_8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n145_8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R12C44[0][A]</td>
<td>spi_master_inst/n145_s4/F</td>
</tr>
<tr>
<td>1002.355</td>
<td>2.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[3][A]</td>
<td style=" font-weight:bold;">spi_master_inst/current_bit_index_3_s5/I2</td>
</tr>
<tr>
<td>1002.665</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R12C39[3][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/current_bit_index_3_s5/F</td>
</tr>
<tr>
<td>1002.915</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/current_bit_index_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1003.125</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>885</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1004.637</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>spi_master_inst/current_bit_index_3_s1/CLK</td>
</tr>
<tr>
<td>1004.672</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/current_bit_index_3_s1</td>
</tr>
<tr>
<td>1004.683</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>spi_master_inst/current_bit_index_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 10.636%; route: 0.249, 8.551%; tC2Q: 2.355, 80.813%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/current_bit_index_3_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/current_bit_index_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/n145_8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n145_8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R12C44[0][A]</td>
<td>spi_master_inst/n145_s4/F</td>
</tr>
<tr>
<td>1002.355</td>
<td>2.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[3][A]</td>
<td style=" font-weight:bold;">spi_master_inst/current_bit_index_3_s5/I2</td>
</tr>
<tr>
<td>1002.665</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R12C39[3][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/current_bit_index_3_s5/F</td>
</tr>
<tr>
<td>1002.920</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/current_bit_index_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1003.125</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>885</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1004.637</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[1][A]</td>
<td>spi_master_inst/current_bit_index_1_s1/CLK</td>
</tr>
<tr>
<td>1004.672</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/current_bit_index_1_s1</td>
</tr>
<tr>
<td>1004.683</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C37[1][A]</td>
<td>spi_master_inst/current_bit_index_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 10.618%; route: 0.254, 8.707%; tC2Q: 2.355, 80.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/current_bit_index_3_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/current_bit_index_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/n145_8:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n145_8</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R12C44[0][A]</td>
<td>spi_master_inst/n145_s4/F</td>
</tr>
<tr>
<td>1002.355</td>
<td>2.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[3][A]</td>
<td style=" font-weight:bold;">spi_master_inst/current_bit_index_3_s5/I2</td>
</tr>
<tr>
<td>1002.665</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R12C39[3][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/current_bit_index_3_s5/F</td>
</tr>
<tr>
<td>1002.920</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/current_bit_index_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1003.125</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>885</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1004.637</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td>spi_master_inst/current_bit_index_2_s1/CLK</td>
</tr>
<tr>
<td>1004.672</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/current_bit_index_2_s1</td>
</tr>
<tr>
<td>1004.683</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C37[0][B]</td>
<td>spi_master_inst/current_bit_index_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 10.618%; route: 0.254, 8.707%; tC2Q: 2.355, 80.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>817.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>819.497</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/input_register_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/rx_data_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/n145_8:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n145_8</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>13</td>
<td>R12C44[0][A]</td>
<td>spi_master_inst/n145_s4/F</td>
</tr>
<tr>
<td>817.341</td>
<td>2.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[2][A]</td>
<td>spi_master_inst/input_register_1_s0/G</td>
</tr>
<tr>
<td>817.542</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R12C41[2][A]</td>
<td style=" font-weight:bold;">spi_master_inst/input_register_1_s0/Q</td>
</tr>
<tr>
<td>817.891</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/rx_data_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>817.940</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>885</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>819.452</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][B]</td>
<td>spi_master_inst/rx_data_reg_1_s0/CLK</td>
</tr>
<tr>
<td>819.487</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/rx_data_reg_1_s0</td>
</tr>
<tr>
<td>819.498</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C41[0][B]</td>
<td>spi_master_inst/rx_data_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.297</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.341, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.349, 63.453%; tC2Q: 0.201, 36.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>817.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>819.497</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/input_register_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/rx_data_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/n145_8:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n145_8</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>13</td>
<td>R12C44[0][A]</td>
<td>spi_master_inst/n145_s4/F</td>
</tr>
<tr>
<td>817.341</td>
<td>2.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td>spi_master_inst/input_register_7_s0/G</td>
</tr>
<tr>
<td>817.542</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R12C38[2][A]</td>
<td style=" font-weight:bold;">spi_master_inst/input_register_7_s0/Q</td>
</tr>
<tr>
<td>817.895</td>
<td>0.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/rx_data_reg_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>817.940</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>885</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>819.452</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][A]</td>
<td>spi_master_inst/rx_data_reg_7_s0/CLK</td>
</tr>
<tr>
<td>819.487</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/rx_data_reg_7_s0</td>
</tr>
<tr>
<td>819.498</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C39[0][A]</td>
<td>spi_master_inst/rx_data_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.297</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.341, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.354, 63.777%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>817.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>819.497</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/input_register_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/rx_data_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/n145_8:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n145_8</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>13</td>
<td>R12C44[0][A]</td>
<td>spi_master_inst/n145_s4/F</td>
</tr>
<tr>
<td>817.341</td>
<td>2.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>spi_master_inst/input_register_5_s0/G</td>
</tr>
<tr>
<td>817.542</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/input_register_5_s0/Q</td>
</tr>
<tr>
<td>817.895</td>
<td>0.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/rx_data_reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>817.940</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>885</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>819.452</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[1][A]</td>
<td>spi_master_inst/rx_data_reg_5_s0/CLK</td>
</tr>
<tr>
<td>819.487</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/rx_data_reg_5_s0</td>
</tr>
<tr>
<td>819.498</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C41[1][A]</td>
<td>spi_master_inst/rx_data_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.297</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.341, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.354, 63.777%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>817.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>819.497</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/input_register_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/rx_data_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/n145_8:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n145_8</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>13</td>
<td>R12C44[0][A]</td>
<td>spi_master_inst/n145_s4/F</td>
</tr>
<tr>
<td>817.341</td>
<td>2.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[2][A]</td>
<td>spi_master_inst/input_register_4_s0/G</td>
</tr>
<tr>
<td>817.542</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R12C39[2][A]</td>
<td style=" font-weight:bold;">spi_master_inst/input_register_4_s0/Q</td>
</tr>
<tr>
<td>817.895</td>
<td>0.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[2][B]</td>
<td style=" font-weight:bold;">spi_master_inst/rx_data_reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>817.940</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>885</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>819.452</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[2][B]</td>
<td>spi_master_inst/rx_data_reg_4_s0/CLK</td>
</tr>
<tr>
<td>819.487</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/rx_data_reg_4_s0</td>
</tr>
<tr>
<td>819.498</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C40[2][B]</td>
<td>spi_master_inst/rx_data_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.297</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.341, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.354, 63.777%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>817.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>819.497</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/input_register_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/rx_data_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/n145_8:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n145_8</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>13</td>
<td>R12C44[0][A]</td>
<td>spi_master_inst/n145_s4/F</td>
</tr>
<tr>
<td>817.341</td>
<td>2.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[0][A]</td>
<td>spi_master_inst/input_register_2_s0/G</td>
</tr>
<tr>
<td>817.542</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R12C40[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/input_register_2_s0/Q</td>
</tr>
<tr>
<td>817.895</td>
<td>0.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/rx_data_reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>817.940</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>885</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>819.452</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[1][A]</td>
<td>spi_master_inst/rx_data_reg_2_s0/CLK</td>
</tr>
<tr>
<td>819.487</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/rx_data_reg_2_s0</td>
</tr>
<tr>
<td>819.498</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C40[1][A]</td>
<td>spi_master_inst/rx_data_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.297</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.341, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.354, 63.777%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>817.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>819.497</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/input_register_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/rx_data_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/n145_8:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n145_8</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>13</td>
<td>R12C44[0][A]</td>
<td>spi_master_inst/n145_s4/F</td>
</tr>
<tr>
<td>817.341</td>
<td>2.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[1][A]</td>
<td>spi_master_inst/input_register_0_s0/G</td>
</tr>
<tr>
<td>817.542</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R12C41[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/input_register_0_s0/Q</td>
</tr>
<tr>
<td>817.895</td>
<td>0.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C41[1][B]</td>
<td style=" font-weight:bold;">spi_master_inst/rx_data_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>817.940</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>885</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>819.452</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[1][B]</td>
<td>spi_master_inst/rx_data_reg_0_s0/CLK</td>
</tr>
<tr>
<td>819.487</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/rx_data_reg_0_s0</td>
</tr>
<tr>
<td>819.498</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C41[1][B]</td>
<td>spi_master_inst/rx_data_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.297</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.341, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.354, 63.777%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>817.901</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>819.497</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/input_register_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/rx_data_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/n145_8:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n145_8</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>13</td>
<td>R12C44[0][A]</td>
<td>spi_master_inst/n145_s4/F</td>
</tr>
<tr>
<td>817.341</td>
<td>2.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[1][A]</td>
<td>spi_master_inst/input_register_3_s0/G</td>
</tr>
<tr>
<td>817.543</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R12C39[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/input_register_3_s0/Q</td>
</tr>
<tr>
<td>817.901</td>
<td>0.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[2][A]</td>
<td style=" font-weight:bold;">spi_master_inst/rx_data_reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>817.940</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>885</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>819.452</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[2][A]</td>
<td>spi_master_inst/rx_data_reg_3_s0/CLK</td>
</tr>
<tr>
<td>819.487</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/rx_data_reg_3_s0</td>
</tr>
<tr>
<td>819.498</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C40[2][A]</td>
<td>spi_master_inst/rx_data_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.297</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.341, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.358, 63.943%; tC2Q: 0.202, 36.057%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.670</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.670</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ms_timer_reg_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>ms_timer_reg_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.171</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>ms_timer_reg_16_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.670</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.670</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ms_timer_reg_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>ms_timer_reg_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.171</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>ms_timer_reg_14_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.670</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.670</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ms_timer_reg_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>ms_timer_reg_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.171</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>ms_timer_reg_12_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.670</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.670</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ms_timer_reg_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>ms_timer_reg_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.171</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>ms_timer_reg_8_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.670</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.670</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ms_timer_reg_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>ms_timer_reg_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.171</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>ms_timer_reg_0_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.670</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.670</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ADC_value_reg_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>ADC_value_reg_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.171</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>ADC_value_reg_12_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.670</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.670</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DAC_value_reg_15_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>DAC_value_reg_15_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.171</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>DAC_value_reg_15_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.670</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.670</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cordic_inst/u_cordic/[0].U/x_1_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>cordic_inst/u_cordic/[0].U/x_1_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.171</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>cordic_inst/u_cordic/[0].U/x_1_10_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.670</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.670</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cordic_inst/u_cordic/[2].U/y_1_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>cordic_inst/u_cordic/[2].U/y_1_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.171</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>cordic_inst/u_cordic/[2].U/y_1_1_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.670</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.670</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cordic_inst/u_cordic/[7].U/z_1_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>cordic_inst/u_cordic/[7].U/z_1_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.171</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>cordic_inst/u_cordic/[7].U/z_1_14_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>885</td>
<td>clk_d</td>
<td>-7.685</td>
<td>2.274</td>
</tr>
<tr>
<td>37</td>
<td>z[3][16]</td>
<td>33.713</td>
<td>1.727</td>
</tr>
<tr>
<td>37</td>
<td>z[4][16]</td>
<td>33.040</td>
<td>1.997</td>
</tr>
<tr>
<td>37</td>
<td>z[1][16]</td>
<td>33.143</td>
<td>2.302</td>
</tr>
<tr>
<td>37</td>
<td>z[2][16]</td>
<td>33.153</td>
<td>1.776</td>
</tr>
<tr>
<td>36</td>
<td>z[14][16]</td>
<td>32.903</td>
<td>1.817</td>
</tr>
<tr>
<td>36</td>
<td>theta[16]</td>
<td>33.004</td>
<td>2.185</td>
</tr>
<tr>
<td>35</td>
<td>z[13][16]</td>
<td>33.493</td>
<td>1.330</td>
</tr>
<tr>
<td>34</td>
<td>z[12][16]</td>
<td>33.365</td>
<td>1.280</td>
</tr>
<tr>
<td>33</td>
<td>z[11][16]</td>
<td>33.385</td>
<td>2.235</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R15C40</td>
<td>86.11%</td>
</tr>
<tr>
<td>R31C43</td>
<td>86.11%</td>
</tr>
<tr>
<td>R36C37</td>
<td>86.11%</td>
</tr>
<tr>
<td>R26C36</td>
<td>86.11%</td>
</tr>
<tr>
<td>R27C37</td>
<td>86.11%</td>
</tr>
<tr>
<td>R39C39</td>
<td>86.11%</td>
</tr>
<tr>
<td>R40C39</td>
<td>86.11%</td>
</tr>
<tr>
<td>R17C44</td>
<td>84.72%</td>
</tr>
<tr>
<td>R30C42</td>
<td>84.72%</td>
</tr>
<tr>
<td>R31C41</td>
<td>84.72%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37.037 -waveform {0 18.518} [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
