{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1653867922495 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "miniproject EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"miniproject\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1653867922592 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653867922625 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653867922625 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll0:inst1\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"altpll0:inst1\|altpll:altpll_component\|altpll0_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst1\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for altpll0:inst1\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll0_altpll.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/db/altpll0_altpll.v" 50 -1 0 } } { "" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/" { { 0 { 0 ""} 0 624 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1653867922666 ""}  } { { "db/altpll0_altpll.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/db/altpll0_altpll.v" 50 -1 0 } } { "" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/" { { 0 { 0 ""} 0 624 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1653867922666 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1653867922746 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1653867922970 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1653867922970 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1653867922970 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1653867922970 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/" { { 0 { 0 ""} 0 9524 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1653867922974 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/" { { 0 { 0 ""} 0 9526 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1653867922974 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/" { { 0 { 0 ""} 0 9528 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1653867922974 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/" { { 0 { 0 ""} 0 9530 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1653867922974 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1653867922974 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1653867922977 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1653867922981 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "82 " "TimeQuest Timing Analyzer is analyzing 82 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1653867924133 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "miniproject.sdc " "Synopsys Design Constraints File file not found: 'miniproject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1653867924135 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1653867924137 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1653867924148 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|character_address\[4\]~42  from: datad  to: combout " "Cell: inst3\|character_address\[4\]~42  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1653867924156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|font_row\[2\]~6  from: datad  to: combout " "Cell: inst3\|font_row\[2\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1653867924156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|checkCollison~0  from: datac  to: combout " "Cell: inst6\|checkCollison~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1653867924156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|lives\[0\]~2  from: datac  to: combout " "Cell: inst6\|lives\[0\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1653867924156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|lives\[10\]~42  from: datac  to: combout " "Cell: inst6\|lives\[10\]~42  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1653867924156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|lives\[11\]~46  from: datac  to: combout " "Cell: inst6\|lives\[11\]~46  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1653867924156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|lives\[12\]~50  from: datac  to: combout " "Cell: inst6\|lives\[12\]~50  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1653867924156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|lives\[13\]~54  from: datac  to: combout " "Cell: inst6\|lives\[13\]~54  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1653867924156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|lives\[14\]~58  from: datac  to: combout " "Cell: inst6\|lives\[14\]~58  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1653867924156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|lives\[15\]~62  from: datac  to: combout " "Cell: inst6\|lives\[15\]~62  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1653867924156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|lives\[16\]~66  from: datac  to: combout " "Cell: inst6\|lives\[16\]~66  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1653867924156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|lives\[17\]~70  from: datac  to: combout " "Cell: inst6\|lives\[17\]~70  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1653867924156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|lives\[18\]~74  from: datac  to: combout " "Cell: inst6\|lives\[18\]~74  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1653867924156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|lives\[19\]~78  from: datac  to: combout " "Cell: inst6\|lives\[19\]~78  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1653867924156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|lives\[1\]~6  from: datac  to: combout " "Cell: inst6\|lives\[1\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1653867924156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|lives\[20\]~82  from: datac  to: combout " "Cell: inst6\|lives\[20\]~82  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1653867924156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|lives\[21\]~86  from: datac  to: combout " "Cell: inst6\|lives\[21\]~86  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1653867924156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|lives\[22\]~90  from: datac  to: combout " "Cell: inst6\|lives\[22\]~90  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1653867924156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|lives\[23\]~94  from: datac  to: combout " "Cell: inst6\|lives\[23\]~94  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1653867924156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|lives\[24\]~98  from: datac  to: combout " "Cell: inst6\|lives\[24\]~98  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1653867924156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|lives\[25\]~102  from: datac  to: combout " "Cell: inst6\|lives\[25\]~102  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1653867924156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|lives\[26\]~106  from: datac  to: combout " "Cell: inst6\|lives\[26\]~106  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1653867924156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|lives\[27\]~110  from: datac  to: combout " "Cell: inst6\|lives\[27\]~110  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1653867924156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|lives\[28\]~114  from: datac  to: combout " "Cell: inst6\|lives\[28\]~114  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1653867924156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|lives\[29\]~118  from: datac  to: combout " "Cell: inst6\|lives\[29\]~118  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1653867924156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|lives\[2\]~10  from: datac  to: combout " "Cell: inst6\|lives\[2\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1653867924156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|lives\[30\]~122  from: datac  to: combout " "Cell: inst6\|lives\[30\]~122  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1653867924156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|lives\[31\]~126  from: datac  to: combout " "Cell: inst6\|lives\[31\]~126  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1653867924156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|lives\[3\]~14  from: datac  to: combout " "Cell: inst6\|lives\[3\]~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1653867924156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|lives\[4\]~18  from: datac  to: combout " "Cell: inst6\|lives\[4\]~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1653867924156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|lives\[5\]~22  from: datac  to: combout " "Cell: inst6\|lives\[5\]~22  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1653867924156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|lives\[6\]~26  from: datac  to: combout " "Cell: inst6\|lives\[6\]~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1653867924156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|lives\[7\]~30  from: datac  to: combout " "Cell: inst6\|lives\[7\]~30  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1653867924156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|lives\[8\]~34  from: datac  to: combout " "Cell: inst6\|lives\[8\]~34  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1653867924156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst6\|lives\[9\]~38  from: datac  to: combout " "Cell: inst6\|lives\[9\]~38  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1653867924156 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1653867924156 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1653867924167 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1653867924167 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1653867924168 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst1\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node altpll0:inst1\|altpll:altpll_component\|altpll0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1653867924297 ""}  } { { "db/altpll0_altpll.v" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/db/altpll0_altpll.v" 92 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|altpll0_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/" { { 0 { 0 ""} 0 624 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653867924297 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_SYNC:inst8\|vert_sync_out  " "Automatically promoted node VGA_SYNC:inst8\|vert_sync_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1653867924298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "collision:inst6\|checkCollison~1 " "Destination node collision:inst6\|checkCollison~1" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { collision:inst6|checkCollison~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/" { { 0 { 0 ""} 0 3957 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1653867924298 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vert_sync_out~output " "Destination node vert_sync_out~output" {  } { { "flappyBirdFinal.bdf" "" { Schematic "//files.auckland.ac.nz/myhome/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/flappyBirdFinal.bdf" { { 400 984 1160 416 "vert_sync_out" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vert_sync_out~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/" { { 0 { 0 ""} 0 9501 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1653867924298 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1653867924298 ""}  } { { "../miniproject files/MiniprojectResources/vga_sync.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/vga_sync.vhd" 11 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:inst8|vert_sync_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/" { { 0 { 0 ""} 0 710 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653867924298 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MOUSE:inst2\|MOUSE_CLK_FILTER  " "Automatically promoted node MOUSE:inst2\|MOUSE_CLK_FILTER " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1653867924301 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOUSE:inst2\|MOUSE_CLK_FILTER~1 " "Destination node MOUSE:inst2\|MOUSE_CLK_FILTER~1" {  } { { "../miniproject files/MiniprojectResources/mouse.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/mouse.vhd" 40 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:inst2|MOUSE_CLK_FILTER~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/" { { 0 { 0 ""} 0 3922 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1653867924301 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOUSE:inst2\|MOUSE_CLK_FILTER~2 " "Destination node MOUSE:inst2\|MOUSE_CLK_FILTER~2" {  } { { "../miniproject files/MiniprojectResources/mouse.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/mouse.vhd" 40 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:inst2|MOUSE_CLK_FILTER~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/" { { 0 { 0 ""} 0 3923 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1653867924301 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOUSE:inst2\|MOUSE_CLK_FILTER~3 " "Destination node MOUSE:inst2\|MOUSE_CLK_FILTER~3" {  } { { "../miniproject files/MiniprojectResources/mouse.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/mouse.vhd" 40 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:inst2|MOUSE_CLK_FILTER~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/" { { 0 { 0 ""} 0 3924 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1653867924301 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1653867924301 ""}  } { { "../miniproject files/MiniprojectResources/mouse.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/mouse.vhd" 40 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:inst2|MOUSE_CLK_FILTER } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/" { { 0 { 0 ""} 0 549 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653867924301 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "textToDisplay:inst3\|LessThan3~62  " "Automatically promoted node textToDisplay:inst3\|LessThan3~62 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1653867924303 ""}  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 81 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { textToDisplay:inst3|LessThan3~62 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/" { { 0 { 0 ""} 0 8308 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653867924303 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "textToDisplay:inst3\|font_row\[2\]~6  " "Automatically promoted node textToDisplay:inst3\|font_row\[2\]~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1653867924305 ""}  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 57 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { textToDisplay:inst3|font_row[2]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/" { { 0 { 0 ""} 0 3841 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653867924305 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "textToDisplay:inst3\|character_address\[4\]~42  " "Automatically promoted node textToDisplay:inst3\|character_address\[4\]~42 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1653867924305 ""}  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 57 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { textToDisplay:inst3|character_address[4]~42 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/" { { 0 { 0 ""} 0 3886 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653867924305 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "collision:inst6\|checkCollison~0  " "Automatically promoted node collision:inst6\|checkCollison~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1653867924306 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipes:inst32\|pipe_on~6 " "Destination node pipes:inst32\|pipe_on~6" {  } { { "../miniproject files/MiniprojectResources/pipes.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/pipes.vhd" 13 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipes:inst32|pipe_on~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/" { { 0 { 0 ""} 0 3674 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1653867924306 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Priority:inst5\|tempRedOut\[0\]~2 " "Destination node Priority:inst5\|tempRedOut\[0\]~2" {  } { { "../miniproject files/MiniprojectResources/priority.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/priority.vhd" 27 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Priority:inst5|tempRedOut[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/" { { 0 { 0 ""} 0 3473 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1653867924306 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Priority:inst5\|tempRedOut\[0\]~3 " "Destination node Priority:inst5\|tempRedOut\[0\]~3" {  } { { "../miniproject files/MiniprojectResources/priority.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/priority.vhd" 27 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Priority:inst5|tempRedOut[0]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/" { { 0 { 0 ""} 0 3476 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1653867924306 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Priority:inst5\|tempRedOut\[0\]~5 " "Destination node Priority:inst5\|tempRedOut\[0\]~5" {  } { { "../miniproject files/MiniprojectResources/priority.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/priority.vhd" 27 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Priority:inst5|tempRedOut[0]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/" { { 0 { 0 ""} 0 3533 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1653867924306 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bouncy_ball:inst7\|ball_on~2 " "Destination node bouncy_ball:inst7\|ball_on~2" {  } { { "../miniproject files/MiniprojectResources/bouncy_ball.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/bouncy_ball.vhd" 13 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bouncy_ball:inst7|ball_on~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/" { { 0 { 0 ""} 0 3668 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1653867924306 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Priority:inst5\|tempRedOut\[0\]~8 " "Destination node Priority:inst5\|tempRedOut\[0\]~8" {  } { { "../miniproject files/MiniprojectResources/priority.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/priority.vhd" 27 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Priority:inst5|tempRedOut[0]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/" { { 0 { 0 ""} 0 3540 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1653867924306 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "textToDisplay:inst3\|font_col\[0\]~14 " "Destination node textToDisplay:inst3\|font_col\[0\]~14" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 57 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { textToDisplay:inst3|font_col[0]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/" { { 0 { 0 ""} 0 3829 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1653867924306 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "textToDisplay:inst3\|character_address\[4\]~23 " "Destination node textToDisplay:inst3\|character_address\[4\]~23" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 57 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { textToDisplay:inst3|character_address[4]~23 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/" { { 0 { 0 ""} 0 3833 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1653867924306 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "textToDisplay:inst3\|font_row\[2\]~4 " "Destination node textToDisplay:inst3\|font_row\[2\]~4" {  } { { "../miniproject files/MiniprojectResources/textToDisplay.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/textToDisplay.vhd" 57 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { textToDisplay:inst3|font_row[2]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/" { { 0 { 0 ""} 0 3836 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1653867924306 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "collision:inst6\|lives\[0\]~2 " "Destination node collision:inst6\|lives\[0\]~2" {  } { { "../miniproject files/MiniprojectResources/collision.vhd" "" { Text "//files.auckland.ac.nz/myhome/Documents/GitHub/Compsys305-Mini-Project/miniproject files/MiniprojectResources/collision.vhd" 38 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { collision:inst6|lives[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/" { { 0 { 0 ""} 0 3165 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1653867924306 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1653867924306 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1653867924306 ""}  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { collision:inst6|checkCollison~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/" { { 0 { 0 ""} 0 3746 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1653867924306 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1653867924984 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1653867924986 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1653867924986 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653867924988 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653867924990 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1653867924992 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1653867924992 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1653867924993 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1653867925175 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1653867925178 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1653867925178 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[0\] " "Node \"seg0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1653867925231 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[1\] " "Node \"seg0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1653867925231 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[2\] " "Node \"seg0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1653867925231 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[3\] " "Node \"seg0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1653867925231 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[4\] " "Node \"seg0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1653867925231 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[5\] " "Node \"seg0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1653867925231 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[6\] " "Node \"seg0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1653867925231 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0_dec " "Node \"seg0_dec\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg0_dec" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1653867925231 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[0\] " "Node \"seg1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1653867925231 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[1\] " "Node \"seg1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1653867925231 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[2\] " "Node \"seg1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1653867925231 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[3\] " "Node \"seg1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1653867925231 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[4\] " "Node \"seg1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1653867925231 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[5\] " "Node \"seg1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1653867925231 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[6\] " "Node \"seg1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1653867925231 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1_dec " "Node \"seg1_dec\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg1_dec" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1653867925231 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw0 " "Node \"sw0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1653867925231 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw1 " "Node \"sw1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1653867925231 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw2 " "Node \"sw2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1653867925231 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw3 " "Node \"sw3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1653867925231 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw4 " "Node \"sw4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1653867925231 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw5 " "Node \"sw5\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1653867925231 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw6 " "Node \"sw6\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1653867925231 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw7 " "Node \"sw7\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1653867925231 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw8 " "Node \"sw8\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1653867925231 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw9 " "Node \"sw9\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1653867925231 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1653867925231 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653867925236 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1653867926211 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653867927465 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1653867927491 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1653867935823 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653867935824 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1653867936656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "9e+02 ns 3.0% " "9e+02 ns of routing delay (approximately 3.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1653867940447 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "//files.auckland.ac.nz/myhome/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1653867940949 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1653867940949 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:13 " "Fitter routing operations ending: elapsed time is 00:00:13" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653867949840 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1653867949842 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1653867949842 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "5.27 " "Total time spent on timing analysis during the Fitter is 5.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1653867949945 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653867950017 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653867950480 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653867950546 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653867950869 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653867951614 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1653867952338 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/Documents/GitHub/Compsys305-Mini-Project/Quartus Files/output_files/miniproject.fit.smsg " "Generated suppressed messages file /Documents/GitHub/Compsys305-Mini-Project/Quartus Files/output_files/miniproject.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1653867952664 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5542 " "Peak virtual memory: 5542 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1653867954667 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 30 11:45:54 2022 " "Processing ended: Mon May 30 11:45:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1653867954667 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1653867954667 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1653867954667 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1653867954667 ""}
