// Seed: 971280400
module module_0 (
    output supply0 id_0,
    output supply1 id_1,
    input  supply0 id_2
);
  wire id_4;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input uwire id_2,
    input uwire id_3,
    input wire id_4,
    output uwire id_5,
    input wand id_6,
    input wor id_7,
    input tri1 id_8,
    input supply1 id_9,
    input wire id_10,
    input supply0 id_11,
    output supply0 id_12,
    output wire id_13,
    input tri1 id_14,
    input supply0 id_15,
    output wire id_16
    , id_26,
    input uwire id_17,
    input tri id_18,
    output wand id_19,
    input wor id_20,
    input wire id_21,
    input tri0 id_22,
    input wand id_23,
    input wand id_24
);
  assign id_13 = id_9;
  module_0(
      id_5, id_12, id_4
  );
  wire id_27;
  always @* id_5 = 1;
endmodule
