# Overview
**VSDBabySoC** is a simple SoC integrating the RISC-V processor (rvmyth), a PLL and a DAC. This project focusses on IP core integration and validating the design through pre-synthesis and post-synthesis simulations.

## Project Structure
- src/include/  - Contains header files (*.vh) with macros/parameters
- src/module/   - Contains verilog source files for SoC modules
- output/       - stores compiled outputs and simulated results

## Tools Required
- **Icarus Verilog** for compilation
- **Gtkwave** for viewing waveforms

## Module Descriptions
### **1. vsdbabysoc.v (Top-Level SoC Module)**
https://github.com/manili/VSDBabySoC/
- This is the top-level module that integrates the rvmyth, PLL and DAC modules.
- Inputs:
   - reset: Resets RISC-V core
   - VCO_IN, ENb_CP, ENb_VCO, REF: PLL control signals
   - VREFH: DAC reference voltage
- Outputs:
   - OUT: DAC analog output
   - RV_DAC: A 10-bit bus from RISC-V core to DAC
   - CLK: Clock generated by PLL
 
### **2. rvmyth.v (RISC-V Core)**
https://github.com/kunalg123/rvmyth/
- This module is a simple RISC-V based processor and outputs a 10-bit digital signal to be converted by DAC.
- Inputs:
   - reset: Initializes or Resets the processor 
   - CLK: Clock signal generated by PLL
- Outputs:
   - OUT: 10-bit digital data for DAC

### **3. avsdpll.v (PLL Module)**
https://github.com/lakshmi-sathi/avsdpll_1v8.git
- This is the top-level module that integrates the rvmyth, PLL and DAC modules.
- Inputs:
   - VCO_IN, ENb_CP, ENb_VCO, REF: PLL control/refernce signals
- Outputs:
   - CLK: Stable clock for core and module

### **4. avsddac.v (DAC Module)**
https://github.com/vsdip/rvmyth_avsddac_interface.git
- This is the top-level module that integrates the rvmyth, PLL and DAC modules.
- Inputs:
   - D: 10-bit digital input from processor
   - VREFH: DAC Reference voltage
- Outputs:
   - OUT: analog output signal
   
## Testbench (testbench.v)
- It is a test module
- Verifies **vsdbabysoc** functionality
- Handles **signal initialization, clock generation** and **waveform dumping**

### <ins>**Waveform Output**</ins>
- pre_synth_sim.vcd (pre-synthesis)
- post_synth_sim.vcd (post-synthesis)

### <ins>**Simulation Steps**</ins>
- Initialize the signals
- Generate clock/reset
- Run pre/post-synthesis simulation
- Dump waveforms to .vcd files

## Pre-Synthesis Simulation
<img width="700" height="402" alt="image" src="https://github.com/user-attachments/assets/ae712481-0e29-4728-81cb-687f7b053914" />

<img width="700" height="200" alt="image" src="https://github.com/user-attachments/assets/967bde09-8398-416e-a239-e4a32c62d464" />

<img width="700" height="300" alt="image" src="https://github.com/user-attachments/assets/dca20f2f-2d04-496b-bf73-230b5ba98952" />



<img width="700" height="300" alt="image" src="https://github.com/user-attachments/assets/777877cc-44ac-475f-b79e-b08220c38869" />
<img width="700" height="300" alt="image" src="https://github.com/user-attachments/assets/50e4bcfc-93f5-40b2-a0e7-0de4dbfbc42e" />

<img width="700" height="300" alt="image" src="https://github.com/user-attachments/assets/0161520c-3fa5-4ba6-91c5-0d94c5788cc3" />
<img width="700" height="300" alt="image" src="https://github.com/user-attachments/assets/6b38d63a-23e1-4527-a916-d9c25d37f59b" />


<img width="700" height="300" alt="image" src="https://github.com/user-attachments/assets/783bf95c-efdc-4f30-9de9-3e98f153c4d0" />
<img width="700" height="300" alt="image" src="https://github.com/user-attachments/assets/9aca3407-4663-41dc-bc24-3aeaa5bc43c8" />

## RVMYTH Simulation
<img width="700" height="300" alt="image" src="https://github.com/user-attachments/assets/f6ca9f90-aeeb-471d-8c86-c570a7eb1918" />

- clk: It is a continuous square wave.
- reset: when reset=1, all internal registers in rvmyth are cleared.
- out[9:0]: This is a 10-bit output bus typically connected to DAC input or some test output port. After reset goes low we can see small changes in digital value.
- The wavy green pattern is not analog it's the digital 10-bit value plotted as an analog like trace in gtkwave.
- 

  
