//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29288209
// Unknown Toolkit Version
// Based on LLVM 3.4svn
//

.version 7.1
.target sm_35, texmode_independent
.address_size 64

	// .globl	DynamicKernel_nop_fsum_fsub_fsum_fmul_fdiv_Power

.entry DynamicKernel_nop_fsum_fsub_fsum_fmul_fdiv_Power(
	.param .u64 .ptr .global .align 8 DynamicKernel_nop_fsum_fsub_fsum_fmul_fdiv_Power_param_0,
	.param .u64 .ptr .global .align 8 DynamicKernel_nop_fsum_fsub_fsum_fmul_fdiv_Power_param_1,
	.param .u64 .ptr .global .align 8 DynamicKernel_nop_fsum_fsub_fsum_fmul_fdiv_Power_param_2,
	.param .u64 .ptr .global .align 8 DynamicKernel_nop_fsum_fsub_fsum_fmul_fdiv_Power_param_3,
	.param .u64 .ptr .global .align 8 DynamicKernel_nop_fsum_fsub_fsum_fmul_fdiv_Power_param_4,
	.param .u64 .ptr .global .align 8 DynamicKernel_nop_fsum_fsub_fsum_fmul_fdiv_Power_param_5,
	.param .u64 .ptr .global .align 8 DynamicKernel_nop_fsum_fsub_fsum_fmul_fdiv_Power_param_6,
	.param .f64 DynamicKernel_nop_fsum_fsub_fsum_fmul_fdiv_Power_param_7
)
{
	.reg .pred 	%p<135>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<56>;
	.reg .f64 	%fd<350>;
	.reg .b64 	%rd<41>;


	ld.param.u64 	%rd12, [DynamicKernel_nop_fsum_fsub_fsum_fmul_fdiv_Power_param_6];
	mov.b32	%r19, %envreg3;
	mov.u32 	%r20, %ctaid.x;
	mov.u32 	%r21, %ntid.x;
	mad.lo.s32 	%r22, %r20, %r21, %r19;
	mov.u32 	%r23, %tid.x;
	add.s32 	%r1, %r22, %r23;
	mov.f64 	%fd326, 0d7FFFFFFFE0000000;
	setp.gt.s32	%p1, %r1, 4;
	@%p1 bra 	BB0_2;

	mul.wide.s32 	%rd13, %r1, 8;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.f64 	%fd326, [%rd14];

BB0_2:
	abs.f64 	%fd78, %fd326;
	setp.gtu.f64	%p2, %fd78, 0d7FF0000000000000;
	or.pred  	%p4, %p2, %p1;
	selp.f64	%fd3, 0d0000000000000000, %fd326, %p4;
	setp.eq.f64	%p5, %fd3, 0d3FF0000000000000;
	mov.f64 	%fd331, 0d3FF0000000000000;
	@%p5 bra 	BB0_28;

	abs.f64 	%fd4, %fd3;
	setp.gtu.f64	%p6, %fd4, 0d7FF0000000000000;
	@%p6 bra 	BB0_27;
	bra.uni 	BB0_4;

BB0_27:
	add.f64 	%fd331, %fd3, 0d3FFCAC083126E979;
	bra.uni 	BB0_28;

BB0_4:
	setp.eq.f64	%p7, %fd3, 0d7FF0000000000000;
	@%p7 bra 	BB0_26;
	bra.uni 	BB0_5;

BB0_26:
	mov.f64 	%fd265, 0d3FFCAC083126E979;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r44}, %fd265;
	}
	setp.gt.s32	%p24, %r44, -1;
	selp.f64	%fd331, 0d7FF0000000000000, 0d0000000000000000, %p24;
	bra.uni 	BB0_28;

BB0_5:
	mov.f64 	%fd79, 0d3FFCAC083126E979;
	mov.f64 	%fd80, 0d3FE0000000000000;
	mul.rn.f64 	%fd81, %fd80, %fd79;
	cvt.rzi.f64.f64	%fd82, %fd81;
	mov.f64 	%fd83, 0d4000000000000000;
	mul.rn.f64 	%fd84, %fd83, %fd82;
	sub.f64 	%fd85, %fd79, %fd84;
	abs.f64 	%fd5, %fd85;
	setp.eq.f64	%p8, %fd3, 0d0000000000000000;
	@%p8 bra 	BB0_25;
	bra.uni 	BB0_6;

BB0_25:
	setp.eq.f64	%p23, %fd5, 0d3FF0000000000000;
	selp.f64	%fd331, %fd3, 0d0000000000000000, %p23;
	bra.uni 	BB0_28;

BB0_6:
	setp.eq.f64	%p9, %fd3, 0dFFF0000000000000;
	@%p9 bra 	BB0_23;
	bra.uni 	BB0_7;

BB0_23:
	neg.f64 	%fd331, %fd3;
	setp.neu.f64	%p22, %fd5, 0d3FF0000000000000;
	@%p22 bra 	BB0_28;

	mov.b64 	 %rd17, %fd331;
	xor.b64  	%rd18, %rd17, -9223372036854775808;
	mov.b64 	 %fd331, %rd18;
	bra.uni 	BB0_28;

BB0_7:
	setp.geu.f64	%p10, %fd3, 0d0000000000000000;
	@%p10 bra 	BB0_9;

	cvt.rzi.f64.f64	%fd88, %fd79;
	setp.neu.f64	%p11, %fd88, 0d3FFCAC083126E979;
	mov.f64 	%fd331, 0dFFF8000000000000;
	@%p11 bra 	BB0_28;

BB0_9:
	// inline asm
	{ 
	.reg 	.b32 lo; 
	mov.b64 	{lo, %r52}, %fd4; 
	}
	// inline asm
	// inline asm
	{ 
	.reg 	.b32 hi; 
	mov.b64 	{%r51, hi}, %fd4; 
	}
	// inline asm
	bfe.u32 	%r53, %r52, 20, 11;
	setp.ne.s32	%p12, %r53, 0;
	@%p12 bra 	BB0_11;

	mov.f64 	%fd93, 0d4350000000000000;
	mul.rn.f64 	%fd92, %fd4, %fd93;
	// inline asm
	{ 
	.reg 	.b32 lo; 
	mov.b64 	{lo, %r52}, %fd92; 
	}
	// inline asm
	// inline asm
	{ 
	.reg 	.b32 hi; 
	mov.b64 	{%r51, hi}, %fd92; 
	}
	// inline asm
	bfe.u32 	%r28, %r52, 20, 11;
	add.s32 	%r53, %r28, -54;

BB0_11:
	add.s32 	%r54, %r53, -1023;
	and.b32  	%r31, %r52, -2146435073;
	or.b32  	%r30, %r31, 1072693248;
	// inline asm
	mov.b64 	%fd327, {%r51, %r30};
	// inline asm
	setp.lt.u32	%p13, %r30, 1073127583;
	@%p13 bra 	BB0_13;

	// inline asm
	{ 
	.reg 	.b32 hi; 
	mov.b64 	{%r32, hi}, %fd327; 
	}
	// inline asm
	// inline asm
	{ 
	.reg 	.b32 lo; 
	mov.b64 	{lo, %r33}, %fd327; 
	}
	// inline asm
	add.s32 	%r35, %r33, -1048576;
	// inline asm
	mov.b64 	%fd327, {%r32, %r35};
	// inline asm
	add.s32 	%r54, %r53, -1022;

BB0_13:
	add.f64 	%fd182, %fd327, 0d3FF0000000000000;
	rcp.rn.f64 	%fd183, %fd182;
	add.f64 	%fd124, %fd327, 0dBFF0000000000000;
	mul.rn.f64 	%fd184, %fd124, %fd183;
	add.f64 	%fd172, %fd184, %fd184;
	mul.rn.f64 	%fd120, %fd172, %fd172;
	mov.f64 	%fd99, 0d3EB0F5FF7D2CAFE2;
	mov.f64 	%fd101, 0d3ED0F5D241AD3B5A;
	// inline asm
	fma.rn.f64 	%fd98, %fd99, %fd120, %fd101;
	// inline asm
	mov.f64 	%fd105, 0d3EF3B20A75488A3F;
	// inline asm
	fma.rn.f64 	%fd102, %fd98, %fd120, %fd105;
	// inline asm
	mov.f64 	%fd109, 0d3F1745CDE4FAECD5;
	// inline asm
	fma.rn.f64 	%fd106, %fd102, %fd120, %fd109;
	// inline asm
	mov.f64 	%fd113, 0d3F3C71C7258A578B;
	// inline asm
	fma.rn.f64 	%fd110, %fd106, %fd120, %fd113;
	// inline asm
	mov.f64 	%fd117, 0d3F6249249242B910;
	// inline asm
	fma.rn.f64 	%fd114, %fd110, %fd120, %fd117;
	// inline asm
	mov.f64 	%fd121, 0d3F89999999999DFB;
	// inline asm
	fma.rn.f64 	%fd118, %fd114, %fd120, %fd121;
	// inline asm
	mul.rn.f64 	%fd185, %fd118, %fd120;
	sub.f64 	%fd186, %fd124, %fd172;
	mul.rn.f64 	%fd125, %fd83, %fd186;
	neg.f64 	%fd123, %fd172;
	// inline asm
	fma.rn.f64 	%fd122, %fd123, %fd124, %fd125;
	// inline asm
	mul.rn.f64 	%fd168, %fd183, %fd122;
	add.f64 	%fd188, %fd185, 0d3FB5555555555555;
	mov.f64 	%fd189, 0d3FB5555555555555;
	sub.f64 	%fd190, %fd189, %fd188;
	add.f64 	%fd191, %fd185, %fd190;
	add.f64 	%fd192, %fd191, 0d0000000000000000;
	add.f64 	%fd193, %fd192, 0dBC46A4CB00B9E7B0;
	add.f64 	%fd135, %fd188, %fd193;
	sub.f64 	%fd194, %fd188, %fd135;
	add.f64 	%fd139, %fd193, %fd194;
	mul.rn.f64 	%fd195, %fd135, %fd172;
	neg.f64 	%fd129, %fd195;
	// inline asm
	fma.rn.f64 	%fd126, %fd135, %fd172, %fd129;
	// inline asm
	// inline asm
	fma.rn.f64 	%fd130, %fd139, %fd168, %fd126;
	// inline asm
	// inline asm
	fma.rn.f64 	%fd134, %fd135, %fd168, %fd130;
	// inline asm
	// inline asm
	fma.rn.f64 	%fd138, %fd139, %fd172, %fd134;
	// inline asm
	add.f64 	%fd151, %fd195, %fd138;
	sub.f64 	%fd196, %fd195, %fd151;
	add.f64 	%fd155, %fd138, %fd196;
	mul.rn.f64 	%fd197, %fd151, %fd172;
	neg.f64 	%fd145, %fd197;
	// inline asm
	fma.rn.f64 	%fd142, %fd151, %fd172, %fd145;
	// inline asm
	// inline asm
	fma.rn.f64 	%fd146, %fd155, %fd168, %fd142;
	// inline asm
	// inline asm
	fma.rn.f64 	%fd150, %fd151, %fd168, %fd146;
	// inline asm
	// inline asm
	fma.rn.f64 	%fd154, %fd155, %fd172, %fd150;
	// inline asm
	add.f64 	%fd167, %fd197, %fd154;
	sub.f64 	%fd198, %fd197, %fd167;
	add.f64 	%fd171, %fd154, %fd198;
	mul.rn.f64 	%fd199, %fd167, %fd172;
	neg.f64 	%fd161, %fd199;
	// inline asm
	fma.rn.f64 	%fd158, %fd167, %fd172, %fd161;
	// inline asm
	// inline asm
	fma.rn.f64 	%fd162, %fd171, %fd168, %fd158;
	// inline asm
	// inline asm
	fma.rn.f64 	%fd166, %fd167, %fd168, %fd162;
	// inline asm
	// inline asm
	fma.rn.f64 	%fd170, %fd171, %fd172, %fd166;
	// inline asm
	add.f64 	%fd200, %fd199, %fd170;
	sub.f64 	%fd201, %fd199, %fd200;
	add.f64 	%fd202, %fd170, %fd201;
	add.f64 	%fd203, %fd172, %fd200;
	sub.f64 	%fd204, %fd172, %fd203;
	add.f64 	%fd205, %fd200, %fd204;
	add.f64 	%fd206, %fd202, %fd205;
	add.f64 	%fd207, %fd168, %fd206;
	add.f64 	%fd208, %fd203, %fd207;
	sub.f64 	%fd209, %fd203, %fd208;
	add.f64 	%fd210, %fd207, %fd209;
	cvt.rn.f64.s32	%fd211, %r54;
	mov.f64 	%fd212, 0d3FE62E42FEFA3000;
	mul.rn.f64 	%fd213, %fd211, %fd212;
	mov.f64 	%fd214, 0d3D53DE6AF278ECE6;
	mul.rn.f64 	%fd215, %fd211, %fd214;
	add.f64 	%fd216, %fd213, %fd208;
	sub.f64 	%fd217, %fd213, %fd216;
	add.f64 	%fd218, %fd208, %fd217;
	add.f64 	%fd219, %fd210, %fd218;
	add.f64 	%fd220, %fd215, %fd219;
	add.f64 	%fd175, %fd216, %fd220;
	sub.f64 	%fd221, %fd216, %fd175;
	add.f64 	%fd179, %fd220, %fd221;
	mul.rn.f64 	%fd222, %fd175, %fd79;
	neg.f64 	%fd177, %fd222;
	// inline asm
	fma.rn.f64 	%fd174, %fd175, %fd79, %fd177;
	// inline asm
	// inline asm
	fma.rn.f64 	%fd178, %fd179, %fd79, %fd174;
	// inline asm
	add.f64 	%fd9, %fd222, %fd178;
	sub.f64 	%fd223, %fd222, %fd9;
	add.f64 	%fd10, %fd178, %fd223;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r14}, %fd9;
	}
	mov.b32 	 %f1, %r14;
	abs.f32 	%f2, %f1;
	setp.lt.f32	%p14, %f2, 0f40874911;
	@%p14 bra 	BB0_15;
	bra.uni 	BB0_14;

BB0_15:
	mov.f64 	%fd227, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd228, %fd9, %fd227;
	mov.f64 	%fd229, 0d4338000000000000;
	add.rn.f64 	%fd230, %fd228, %fd229;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r15, %temp}, %fd230;
	}
	mov.f64 	%fd231, 0dC338000000000000;
	add.rn.f64 	%fd232, %fd230, %fd231;
	mov.f64 	%fd233, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd234, %fd232, %fd233, %fd9;
	mov.f64 	%fd235, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd236, %fd232, %fd235, %fd234;
	mov.f64 	%fd237, 0d3E928AF3FCA213EA;
	mov.f64 	%fd238, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd239, %fd238, %fd236, %fd237;
	mov.f64 	%fd240, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd241, %fd239, %fd236, %fd240;
	mov.f64 	%fd242, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd243, %fd241, %fd236, %fd242;
	mov.f64 	%fd244, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd245, %fd243, %fd236, %fd244;
	mov.f64 	%fd246, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd247, %fd245, %fd236, %fd246;
	mov.f64 	%fd248, 0d3F81111111122322;
	fma.rn.f64 	%fd249, %fd247, %fd236, %fd248;
	mov.f64 	%fd250, 0d3FA55555555502A1;
	fma.rn.f64 	%fd251, %fd249, %fd236, %fd250;
	mov.f64 	%fd252, 0d3FC5555555555511;
	fma.rn.f64 	%fd253, %fd251, %fd236, %fd252;
	mov.f64 	%fd254, 0d3FE000000000000B;
	fma.rn.f64 	%fd255, %fd253, %fd236, %fd254;
	mov.f64 	%fd256, 0d3FF0000000000000;
	fma.rn.f64 	%fd257, %fd255, %fd236, %fd256;
	fma.rn.f64 	%fd328, %fd257, %fd236, %fd256;
	abs.s32 	%r36, %r15;
	setp.lt.s32	%p17, %r36, 1023;
	@%p17 bra 	BB0_17;
	bra.uni 	BB0_16;

BB0_17:
	shl.b32 	%r42, %r15, 20;
	add.s32 	%r55, %r42, 1072693248;
	bra.uni 	BB0_18;

BB0_14:
	setp.lt.s32	%p15, %r14, 0;
	selp.f64	%fd224, 0d0000000000000000, 0d7FF0000000000000, %p15;
	abs.f64 	%fd225, %fd9;
	setp.gtu.f64	%p16, %fd225, 0d7FF0000000000000;
	add.f64 	%fd226, %fd9, %fd9;
	selp.f64	%fd331, %fd226, %fd224, %p16;
	bra.uni 	BB0_19;

BB0_16:
	add.s32 	%r37, %r15, 2046;
	shl.b32 	%r38, %r37, 19;
	and.b32  	%r39, %r38, -1048576;
	shl.b32 	%r40, %r37, 20;
	sub.s32 	%r55, %r40, %r39;
	mov.u32 	%r41, 0;
	mov.b64 	%fd258, {%r41, %r39};
	mul.f64 	%fd328, %fd328, %fd258;

BB0_18:
	mov.u32 	%r43, 0;
	mov.b64 	%fd259, {%r43, %r55};
	mul.f64 	%fd331, %fd328, %fd259;

BB0_19:
	abs.f64 	%fd260, %fd331;
	setp.eq.f64	%p18, %fd260, 0d7FF0000000000000;
	@%p18 bra 	BB0_21;

	// inline asm
	fma.rn.f64 	%fd331, %fd331, %fd10, %fd331;
	// inline asm

BB0_21:
	setp.neu.f64	%p19, %fd5, 0d3FF0000000000000;
	or.pred  	%p21, %p10, %p19;
	@%p21 bra 	BB0_28;

	mov.b64 	 %rd15, %fd331;
	xor.b64  	%rd16, %rd15, -9223372036854775808;
	mov.b64 	 %fd331, %rd16;

BB0_28:
	mov.b32	%r50, %envreg3;
	mov.u32 	%r49, %ntid.x;
	mov.u32 	%r48, %ctaid.x;
	mov.u32 	%r47, %tid.x;
	mad.lo.s32 	%r46, %r48, %r49, %r50;
	add.s32 	%r45, %r46, %r47;
	ld.param.u64 	%rd35, [DynamicKernel_nop_fsum_fsub_fsum_fmul_fdiv_Power_param_5];
	add.f64 	%fd26, %fd331, 0d0000000000000000;
	mul.wide.s32 	%rd19, %r45, 8;
	add.s64 	%rd1, %rd35, %rd19;
	mov.f64 	%fd332, 0d7FFFFFFFE0000000;
	@%p1 bra 	BB0_30;

	ld.global.f64 	%fd332, [%rd1];

BB0_30:
	abs.f64 	%fd268, %fd332;
	setp.gtu.f64	%p26, %fd268, 0d7FF0000000000000;
	mov.f64 	%fd341, 0d0000000000000000;
	@%p26 bra 	BB0_57;

	mov.f64 	%fd334, 0d7FFFFFFFE0000000;
	mov.f64 	%fd333, %fd334;
	@%p1 bra 	BB0_33;

	ld.global.f64 	%fd333, [%rd1];

BB0_33:
	ld.param.u64 	%rd36, [DynamicKernel_nop_fsum_fsub_fsum_fmul_fdiv_Power_param_4];
	add.s64 	%rd2, %rd36, %rd19;
	@%p1 bra 	BB0_35;

	ld.global.f64 	%fd334, [%rd2];

BB0_35:
	abs.f64 	%fd272, %fd334;
	setp.gtu.f64	%p29, %fd272, 0d7FF0000000000000;
	mov.f64 	%fd271, 0d7FF8000000000214;
	@%p29 bra 	BB0_36;
	bra.uni 	BB0_37;

BB0_36:
	mov.f64 	%fd340, %fd271;
	bra.uni 	BB0_56;

BB0_37:
	mov.f64 	%fd336, 0d7FFFFFFFE0000000;
	mov.f64 	%fd34, %fd336;
	@%p1 bra 	BB0_39;

	ld.global.f64 	%fd34, [%rd2];

BB0_39:
	ld.param.u64 	%rd37, [DynamicKernel_nop_fsum_fsub_fsum_fmul_fdiv_Power_param_3];
	add.s64 	%rd3, %rd37, %rd19;
	@%p1 bra 	BB0_41;

	ld.global.f64 	%fd336, [%rd3];

BB0_41:
	abs.f64 	%fd275, %fd336;
	setp.le.f64	%p32, %fd275, 0d7FF0000000000000;
	@%p32 bra 	BB0_47;

	mov.f64 	%fd337, 0d7FFFFFFFE0000000;
	@%p1 bra 	BB0_44;

	ld.global.f64 	%fd337, [%rd2];

BB0_44:
	abs.f64 	%fd277, %fd337;
	setp.gtu.f64	%p34, %fd277, 0d7FF0000000000000;
	@%p34 bra 	BB0_47;

	mov.f64 	%fd340, 0d0000000000000000;
	@%p1 bra 	BB0_56;

	ld.global.f64 	%fd280, [%rd2];
	setp.neu.f64	%p36, %fd280, 0d0000000000000000;
	@%p36 bra 	BB0_56;

BB0_47:
	mov.f64 	%fd338, 0d7FFFFFFFE0000000;
	@%p1 bra 	BB0_49;

	ld.global.f64 	%fd338, [%rd3];

BB0_49:
	abs.f64 	%fd282, %fd338;
	setp.gtu.f64	%p38, %fd282, 0d7FF0000000000000;
	@%p38 bra 	BB0_54;
	bra.uni 	BB0_50;

BB0_54:
	setp.eq.f64	%p41, %fd34, 0d0000000000000000;
	mov.f64 	%fd340, %fd271;
	@%p41 bra 	BB0_56;

	rcp.rn.f64 	%fd340, %fd34;
	bra.uni 	BB0_56;

BB0_50:
	setp.eq.f64	%p39, %fd34, 0d0000000000000000;
	mov.f64 	%fd340, %fd271;
	@%p39 bra 	BB0_56;

	mov.f64 	%fd339, 0d7FFFFFFFE0000000;
	@%p1 bra 	BB0_53;

	ld.global.f64 	%fd339, [%rd3];

BB0_53:
	div.rn.f64 	%fd340, %fd339, %fd34;

BB0_56:
	mul.f64 	%fd341, %fd333, %fd340;

BB0_57:
	ld.param.u64 	%rd38, [DynamicKernel_nop_fsum_fsub_fsum_fmul_fdiv_Power_param_2];
	add.s64 	%rd4, %rd38, %rd19;
	mov.f64 	%fd342, 0d7FFFFFFFE0000000;
	@%p1 bra 	BB0_59;

	ld.global.f64 	%fd342, [%rd4];

BB0_59:
	abs.f64 	%fd288, %fd342;
	setp.gtu.f64	%p43, %fd288, 0d7FF0000000000000;
	mov.f64 	%fd53, 0d0000000000000000;
	@%p43 bra 	BB0_63;

	mov.f64 	%fd343, 0d7FFFFFFFE0000000;
	@%p1 bra 	BB0_62;

	ld.global.f64 	%fd343, [%rd4];

BB0_62:
	add.f64 	%fd53, %fd343, 0d0000000000000000;

BB0_63:
	ld.param.u64 	%rd39, [DynamicKernel_nop_fsum_fsub_fsum_fmul_fdiv_Power_param_1];
	add.s64 	%rd5, %rd39, %rd19;
	mov.f64 	%fd345, 0d7FFFFFFFE0000000;
	@%p1 bra 	BB0_65;

	ld.global.f64 	%fd345, [%rd5];

BB0_65:
	abs.f64 	%fd291, %fd345;
	setp.gtu.f64	%p46, %fd291, 0d7FF0000000000000;
	@%p46 bra 	BB0_79;
	bra.uni 	BB0_66;

BB0_79:
	add.f64 	%fd347, %fd53, 0d0000000000000000;
	bra.uni 	BB0_80;

BB0_66:
	mov.f64 	%fd346, 0d7FFFFFFFE0000000;
	@%p1 bra 	BB0_68;

	ld.global.f64 	%fd346, [%rd5];

BB0_68:
	setp.gt.f64	%p48, %fd53, 0d0000000000000000;
	setp.lt.f64	%p49, %fd346, 0d0000000000000000;
	and.pred  	%p50, %p49, %p48;
	@%p50 bra 	BB0_70;

	setp.lt.f64	%p51, %fd53, 0d0000000000000000;
	setp.gt.f64	%p52, %fd346, 0d0000000000000000;
	and.pred  	%p53, %p51, %p52;
	@!%p53 bra 	BB0_78;
	bra.uni 	BB0_70;

BB0_70:
	neg.f64 	%fd58, %fd53;
	setp.eq.f64	%p54, %fd346, %fd58;
	mov.f64 	%fd347, 0d0000000000000000;
	@%p54 bra 	BB0_80;

	setp.eq.f64	%p55, %fd346, 0d0000000000000000;
	setp.eq.f64	%p56, %fd53, 0d8000000000000000;
	or.pred  	%p57, %p55, %p56;
	@%p57 bra 	BB0_78;

	add.f64 	%fd294, %fd53, %fd346;
	abs.f64 	%fd59, %fd294;
	abs.f64 	%fd295, %fd59;
	setp.geu.f64	%p58, %fd295, 0d7FF0000000000000;
	@%p58 bra 	BB0_78;

	abs.f64 	%fd60, %fd346;
	mul.f64 	%fd296, %fd60, 0d3D30000000000000;
	setp.gt.f64	%p59, %fd59, %fd296;
	@%p59 bra 	BB0_78;

	abs.f64 	%fd61, %fd58;
	mul.f64 	%fd297, %fd61, 0d3D30000000000000;
	setp.gt.f64	%p60, %fd59, %fd297;
	@%p60 bra 	BB0_78;

	mov.b64 	 %rd24, %fd59;
	setp.lt.s64	%p61, %rd24, 9007199254740992;
	setp.le.f64	%p62, %fd59, 0d001FFFFFFFFFFFFF;
	and.pred  	%p63, %p61, %p62;
	@!%p63 bra 	BB0_77;
	bra.uni 	BB0_76;

BB0_76:
	mov.b64 	 %rd25, %fd60;
	setp.lt.s64	%p64, %rd25, 9007199254740992;
	setp.le.f64	%p65, %fd60, 0d001FFFFFFFFFFFFF;
	and.pred  	%p66, %p64, %p65;
	@%p66 bra 	BB0_103;
	bra.uni 	BB0_77;

BB0_103:
	mov.b64 	 %rd26, %fd61;
	setp.lt.s64	%p70, %rd26, 9007199254740992;
	setp.le.f64	%p71, %fd61, 0d001FFFFFFFFFFFFF;
	and.pred  	%p72, %p71, %p70;
	mul.f64 	%fd302, %fd60, 0d3CF0000000000000;
	setp.geu.f64	%p73, %fd59, %fd302;
	or.pred  	%p74, %p72, %p73;
	mul.f64 	%fd303, %fd61, 0d3CF0000000000000;
	setp.geu.f64	%p75, %fd59, %fd303;
	or.pred  	%p76, %p75, %p74;
	@!%p76 bra 	BB0_80;
	bra.uni 	BB0_78;

BB0_77:
	mul.f64 	%fd299, %fd60, 0d3CF0000000000000;
	setp.geu.f64	%p67, %fd59, %fd299;
	mul.f64 	%fd300, %fd61, 0d3CF0000000000000;
	setp.geu.f64	%p68, %fd59, %fd300;
	or.pred  	%p69, %p67, %p68;
	@%p69 bra 	BB0_78;
	bra.uni 	BB0_80;

BB0_78:
	add.f64 	%fd347, %fd53, %fd346;

BB0_80:
	setp.lt.f64	%p77, %fd341, 0d0000000000000000;
	setp.lt.f64	%p78, %fd347, 0d0000000000000000;
	and.pred  	%p79, %p78, %p77;
	@%p79 bra 	BB0_82;

	setp.gt.f64	%p80, %fd347, 0d0000000000000000;
	setp.gt.f64	%p81, %fd341, 0d0000000000000000;
	and.pred  	%p82, %p80, %p81;
	@!%p82 bra 	BB0_90;
	bra.uni 	BB0_82;

BB0_82:
	setp.eq.f64	%p83, %fd347, %fd341;
	mov.f64 	%fd348, 0d0000000000000000;
	@%p83 bra 	BB0_91;

	setp.eq.f64	%p84, %fd347, 0d0000000000000000;
	setp.eq.f64	%p85, %fd341, 0d0000000000000000;
	or.pred  	%p86, %p84, %p85;
	@%p86 bra 	BB0_90;

	sub.f64 	%fd305, %fd347, %fd341;
	abs.f64 	%fd65, %fd305;
	abs.f64 	%fd306, %fd65;
	setp.geu.f64	%p87, %fd306, 0d7FF0000000000000;
	@%p87 bra 	BB0_90;

	abs.f64 	%fd66, %fd347;
	mul.f64 	%fd307, %fd66, 0d3D30000000000000;
	setp.gt.f64	%p88, %fd65, %fd307;
	@%p88 bra 	BB0_90;

	abs.f64 	%fd67, %fd341;
	mul.f64 	%fd308, %fd67, 0d3D30000000000000;
	setp.gt.f64	%p89, %fd65, %fd308;
	@%p89 bra 	BB0_90;

	mov.b64 	 %rd27, %fd65;
	setp.lt.s64	%p90, %rd27, 9007199254740992;
	setp.le.f64	%p91, %fd65, 0d001FFFFFFFFFFFFF;
	and.pred  	%p92, %p90, %p91;
	@!%p92 bra 	BB0_89;
	bra.uni 	BB0_88;

BB0_88:
	mov.b64 	 %rd28, %fd66;
	setp.lt.s64	%p93, %rd28, 9007199254740992;
	setp.le.f64	%p94, %fd66, 0d001FFFFFFFFFFFFF;
	and.pred  	%p95, %p93, %p94;
	@%p95 bra 	BB0_104;
	bra.uni 	BB0_89;

BB0_104:
	mov.b64 	 %rd29, %fd67;
	setp.lt.s64	%p99, %rd29, 9007199254740992;
	setp.le.f64	%p100, %fd67, 0d001FFFFFFFFFFFFF;
	and.pred  	%p101, %p100, %p99;
	mul.f64 	%fd313, %fd66, 0d3CF0000000000000;
	setp.geu.f64	%p102, %fd65, %fd313;
	or.pred  	%p103, %p101, %p102;
	mul.f64 	%fd314, %fd67, 0d3CF0000000000000;
	setp.geu.f64	%p104, %fd65, %fd314;
	or.pred  	%p105, %p104, %p103;
	@!%p105 bra 	BB0_91;
	bra.uni 	BB0_90;

BB0_89:
	mul.f64 	%fd310, %fd66, 0d3CF0000000000000;
	setp.geu.f64	%p96, %fd65, %fd310;
	mul.f64 	%fd311, %fd67, 0d3CF0000000000000;
	setp.geu.f64	%p97, %fd65, %fd311;
	or.pred  	%p98, %p96, %p97;
	@%p98 bra 	BB0_90;
	bra.uni 	BB0_91;

BB0_90:
	sub.f64 	%fd348, %fd347, %fd341;

BB0_91:
	setp.gt.f64	%p106, %fd26, 0d0000000000000000;
	setp.lt.f64	%p107, %fd348, 0d0000000000000000;
	and.pred  	%p108, %p107, %p106;
	@%p108 bra 	BB0_93;

	setp.lt.f64	%p109, %fd26, 0d0000000000000000;
	setp.gt.f64	%p110, %fd348, 0d0000000000000000;
	and.pred  	%p111, %p109, %p110;
	@!%p111 bra 	BB0_101;
	bra.uni 	BB0_93;

BB0_93:
	neg.f64 	%fd70, %fd26;
	setp.eq.f64	%p112, %fd348, %fd70;
	mov.f64 	%fd349, 0d0000000000000000;
	@%p112 bra 	BB0_102;

	setp.eq.f64	%p113, %fd348, 0d0000000000000000;
	setp.eq.f64	%p114, %fd26, 0d8000000000000000;
	or.pred  	%p115, %p113, %p114;
	@%p115 bra 	BB0_101;

	add.f64 	%fd316, %fd26, %fd348;
	abs.f64 	%fd71, %fd316;
	abs.f64 	%fd317, %fd71;
	setp.geu.f64	%p116, %fd317, 0d7FF0000000000000;
	@%p116 bra 	BB0_101;

	abs.f64 	%fd72, %fd348;
	mul.f64 	%fd318, %fd72, 0d3D30000000000000;
	setp.gt.f64	%p117, %fd71, %fd318;
	@%p117 bra 	BB0_101;

	abs.f64 	%fd73, %fd70;
	mul.f64 	%fd319, %fd73, 0d3D30000000000000;
	setp.gt.f64	%p118, %fd71, %fd319;
	@%p118 bra 	BB0_101;

	mov.b64 	 %rd30, %fd71;
	setp.lt.s64	%p119, %rd30, 9007199254740992;
	setp.le.f64	%p120, %fd71, 0d001FFFFFFFFFFFFF;
	and.pred  	%p121, %p119, %p120;
	@!%p121 bra 	BB0_100;
	bra.uni 	BB0_99;

BB0_99:
	mov.b64 	 %rd31, %fd72;
	setp.lt.s64	%p122, %rd31, 9007199254740992;
	setp.le.f64	%p123, %fd72, 0d001FFFFFFFFFFFFF;
	and.pred  	%p124, %p122, %p123;
	@%p124 bra 	BB0_105;
	bra.uni 	BB0_100;

BB0_105:
	mov.b64 	 %rd32, %fd73;
	setp.lt.s64	%p128, %rd32, 9007199254740992;
	setp.le.f64	%p129, %fd73, 0d001FFFFFFFFFFFFF;
	and.pred  	%p130, %p129, %p128;
	mul.f64 	%fd324, %fd72, 0d3CF0000000000000;
	setp.geu.f64	%p131, %fd71, %fd324;
	or.pred  	%p132, %p130, %p131;
	mul.f64 	%fd325, %fd73, 0d3CF0000000000000;
	setp.geu.f64	%p133, %fd71, %fd325;
	or.pred  	%p134, %p133, %p132;
	@!%p134 bra 	BB0_102;
	bra.uni 	BB0_101;

BB0_100:
	mul.f64 	%fd321, %fd72, 0d3CF0000000000000;
	setp.geu.f64	%p125, %fd71, %fd321;
	mul.f64 	%fd322, %fd73, 0d3CF0000000000000;
	setp.geu.f64	%p126, %fd71, %fd322;
	or.pred  	%p127, %p125, %p126;
	@%p127 bra 	BB0_101;
	bra.uni 	BB0_102;

BB0_101:
	add.f64 	%fd349, %fd26, %fd348;

BB0_102:
	ld.param.u64 	%rd40, [DynamicKernel_nop_fsum_fsub_fsum_fmul_fdiv_Power_param_0];
	add.s64 	%rd34, %rd40, %rd19;
	st.global.f64 	[%rd34], %fd349;
	ret;
}


  