{
   "ActiveEmotionalView":"Color Coded",
   "Addressing View_Layers":"/processing_system7_0_FCLK_RESET0_N:false|/proc_sys_reset_0_peripheral_aresetn:false|/processing_system7_0_FCLK_CLK0:false|/adc_clk_p_in_1:false|/adc_clk_n_in_1:false|/axi_dma_mm2s_introut:false|/axi_dma_s2mm_introut:false|",
   "Addressing View_ScaleFactor":"0.790646",
   "Addressing View_TopLeft":"-396,-133",
   "Color Coded_ExpandedHierarchyInLayout":"",
   "Color Coded_Layout":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 threadsafe
#  -string -flagsOSRD
preplace port FIXED_IO -pg 1 -lvl 6 -x 1890 -y 410 -defaultsOSRD
preplace port DDR -pg 1 -lvl 6 -x 1890 -y 380 -defaultsOSRD
preplace port port-id_adc_cdcs_out -pg 1 -lvl 6 -x 1890 -y 90 -defaultsOSRD
preplace portBus adc_dat_a_in -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace portBus adc_dat_b_in -pg 1 -lvl 0 -x 0 -y 400 -defaultsOSRD
preplace portBus adc_clk_source -pg 1 -lvl 6 -x 1890 -y 60 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -x 190 -y 480 -swap {7 9 2 3 4 0 5 6 8 1} -defaultsOSRD -pinDir slowest_sync_clk right -pinY slowest_sync_clk 100R -pinDir ext_reset_in right -pinY ext_reset_in 300R -pinDir aux_reset_in left -pinY aux_reset_in 20L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 40L -pinDir dcm_locked left -pinY dcm_locked 60L -pinDir mb_reset right -pinY mb_reset 20R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 60R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 80R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 120R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 40R
preplace inst processing_system7_0 -pg 1 -lvl 5 -x 1660 -y 360 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 69 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 30 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 112 110 111} -defaultsOSRD -pinDir DDR right -pinY DDR 20R -pinDir FIXED_IO right -pinY FIXED_IO 50R -pinDir S_AXI_HP0_FIFO_CTRL right -pinY S_AXI_HP0_FIFO_CTRL 70R -pinDir M_AXI_GP0 left -pinY M_AXI_GP0 120L -pinDir S_AXI_HP0 left -pinY S_AXI_HP0 20L -pinDir M_AXI_GP0_ACLK left -pinY M_AXI_GP0_ACLK 140L -pinDir S_AXI_HP0_ACLK left -pinY S_AXI_HP0_ACLK 160L -pinBusDir IRQ_F2P left -pinBusY IRQ_F2P 480L -pinDir FCLK_CLK0 left -pinY FCLK_CLK0 180L -pinDir FCLK_RESET0_N left -pinY FCLK_RESET0_N 420L
preplace inst axi_dma -pg 1 -lvl 3 -x 840 -y 540 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 47 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 17 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 91 92 93 94 90 95 96 97 98} -defaultsOSRD -pinDir S_AXI_LITE left -pinY S_AXI_LITE 20L -pinDir M_AXI_SG right -pinY M_AXI_SG 40R -pinDir M_AXI_MM2S right -pinY M_AXI_MM2S 20R -pinDir M_AXI_S2MM right -pinY M_AXI_S2MM 60R -pinDir M_AXIS_MM2S right -pinY M_AXIS_MM2S 80R -pinDir S_AXIS_S2MM right -pinY S_AXIS_S2MM 100R -pinDir s_axi_lite_aclk left -pinY s_axi_lite_aclk 60L -pinDir m_axi_sg_aclk left -pinY m_axi_sg_aclk 80L -pinDir m_axi_mm2s_aclk left -pinY m_axi_mm2s_aclk 100L -pinDir m_axi_s2mm_aclk left -pinY m_axi_s2mm_aclk 120L -pinDir axi_resetn left -pinY axi_resetn 40L -pinDir mm2s_prmry_reset_out_n right -pinY mm2s_prmry_reset_out_n 120R -pinDir s2mm_prmry_reset_out_n right -pinY s2mm_prmry_reset_out_n 140R -pinDir mm2s_introut right -pinY mm2s_introut 160R -pinDir s2mm_introut right -pinY s2mm_introut 180R
preplace inst adc_to_axis_0 -pg 1 -lvl 5 -x 1660 -y 40 -swap {0 1 2 3 4 8 6 7 5} -defaultsOSRD -pinDir m_axis left -pinY m_axis 20L -pinBusDir adc_dat_a_in left -pinBusY adc_dat_a_in 40L -pinBusDir adc_dat_b_in left -pinBusY adc_dat_b_in 200L -pinDir adc_clk left -pinY adc_clk 240L -pinBusDir adc_clk_source right -pinBusY adc_clk_source 20R -pinDir adc_cdcs_out right -pinY adc_cdcs_out 50R -pinDir adc_rst_in left -pinY adc_rst_in 220L
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -x 500 -y 460 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 59 56 60 57 61 58} -defaultsOSRD -pinDir S00_AXI right -pinY S00_AXI 20R -pinDir M00_AXI right -pinY M00_AXI 100R -pinDir ACLK left -pinY ACLK 80L -pinDir ARESETN left -pinY ARESETN 20L -pinDir S00_ACLK left -pinY S00_ACLK 100L -pinDir S00_ARESETN left -pinY S00_ARESETN 40L -pinDir M00_ACLK left -pinY M00_ACLK 120L -pinDir M00_ARESETN left -pinY M00_ARESETN 60L
preplace inst xlconcat_0 -pg 1 -lvl 4 -x 1220 -y 820 -defaultsOSRD -pinBusDir In0 left -pinBusY In0 20L -pinBusDir In1 left -pinBusY In1 40L -pinBusDir dout right -pinBusY dout 20R
preplace inst axi_interconnect_0 -pg 1 -lvl 4 -x 1220 -y 120 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 105 100 106 101 107 102 108 103 109 104} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 20L -pinDir M00_AXI right -pinY M00_AXI 260R -pinDir S01_AXI left -pinY S01_AXI 40L -pinDir S02_AXI left -pinY S02_AXI 60L -pinDir ACLK left -pinY ACLK 180L -pinDir ARESETN left -pinY ARESETN 80L -pinDir S00_ACLK left -pinY S00_ACLK 200L -pinDir S00_ARESETN left -pinY S00_ARESETN 100L -pinDir M00_ACLK left -pinY M00_ACLK 220L -pinDir M00_ARESETN left -pinY M00_ARESETN 120L -pinDir S01_ACLK left -pinY S01_ACLK 240L -pinDir S01_ARESETN left -pinY S01_ARESETN 140L -pinDir S02_ACLK left -pinY S02_ACLK 260L -pinDir S02_ARESETN left -pinY S02_ARESETN 160L
preplace netloc adc_dat_a_in_1 1 0 5 NJ 80 NJ 80 NJ 80 NJ 80 NJ
preplace netloc adc_dat_b_in_1 1 0 5 NJ 400 NJ 400 640J 440 NJ 440 1360J
preplace netloc adc_to_axis_0_adc_cdcs_out 1 5 1 NJ 90
preplace netloc adc_to_axis_0_adc_clk_source 1 5 1 NJ 60
preplace netloc axi_dma_mm2s_introut 1 3 1 1080 700n
preplace netloc axi_dma_s2mm_introut 1 3 1 1000 720n
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 4 360 420 660 420 1080 460 1400
preplace netloc processing_system7_0_FCLK_CLK0 1 1 4 360 640 680 500 1060 500 1450
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 4 NJ 780 NJ 780 NJ 780 N
preplace netloc xlconcat_0_dout 1 4 1 N 840
preplace netloc S00_AXI_1 1 3 1 1000 140n
preplace netloc S02_AXI_1 1 3 1 1040 180n
preplace netloc axi_dma_M_AXI_SG 1 3 1 1020 160n
preplace netloc axi_interconnect_0_M00_AXI 1 4 1 N 380
preplace netloc processing_system7_0_DDR 1 5 1 NJ 380
preplace netloc processing_system7_0_FIXED_IO 1 5 1 NJ 410
preplace netloc processing_system7_0_M_AXI_GP0 1 2 3 N 480 NJ 480 NJ
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 N 560
preplace netloc adc_to_axis_0_m_axis 1 3 2 NJ 640 1380
levelinfo -pg 1 0 190 500 840 1220 1660 1890
pagesize -pg 1 -db -bbox -sgen -170 0 2060 920
",
   "Color Coded_ScaleFactor":"0.996127",
   "Color Coded_TopLeft":"501,450",
   "Default View_ScaleFactor":"0.301573",
   "Default View_TopLeft":"-667,3",
   "Display-PortTypeClock":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.705862",
   "Grouping and No Loops_TopLeft":"-643,3",
   "Interfaces View_Layers":"/processing_system7_0_FCLK_RESET0_N:false|/processing_system7_0_FCLK_CLK0:false|/adc_clk_p_in_1:false|/proc_sys_reset_0_peripheral_aresetn:false|/adc_clk_n_in_1:false|",
   "Interfaces View_ScaleFactor":"0.982906",
   "Interfaces View_TopLeft":"-3,-142",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layers":"/processing_system7_0_FCLK_RESET0_N:true|/processing_system7_0_FCLK_CLK0:true|/adc_clk_p_in_1:true|/proc_sys_reset_0_peripheral_aresetn:true|/adc_clk_n_in_1:true|/axi_dma_mm2s_introut:true|/axi_dma_s2mm_introut:true|",
   "No Loops_Layout":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 threadsafe
#  -string -flagsOSRD
preplace port FIXED_IO -pg 1 -lvl 6 -x 1910 -y 410 -defaultsOSRD
preplace port DDR -pg 1 -lvl 6 -x 1910 -y 380 -defaultsOSRD
preplace port port-id_adc_cdcs_out -pg 1 -lvl 6 -x 1910 -y 90 -defaultsOSRD
preplace portBus adc_dat_a_in -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace portBus adc_dat_b_in -pg 1 -lvl 0 -x 0 -y 420 -defaultsOSRD
preplace portBus adc_clk_source -pg 1 -lvl 6 -x 1910 -y 60 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -x 190 -y 520 -swap {5 9 2 3 4 0 1 6 7 8} -defaultsOSRD -pinDir slowest_sync_clk right -pinY slowest_sync_clk 60R -pinDir ext_reset_in right -pinY ext_reset_in 260R -pinDir aux_reset_in left -pinY aux_reset_in 20L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 40L -pinDir dcm_locked left -pinY dcm_locked 60L -pinDir mb_reset right -pinY mb_reset 20R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 40R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 80R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 100R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 120R
preplace inst processing_system7_0 -pg 1 -lvl 5 -x 1680 -y 360 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 69 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 30 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 112 110 111} -defaultsOSRD -pinDir DDR right -pinY DDR 20R -pinDir FIXED_IO right -pinY FIXED_IO 50R -pinDir S_AXI_HP0_FIFO_CTRL right -pinY S_AXI_HP0_FIFO_CTRL 70R -pinDir M_AXI_GP0 left -pinY M_AXI_GP0 120L -pinDir S_AXI_HP0 left -pinY S_AXI_HP0 20L -pinDir M_AXI_GP0_ACLK left -pinY M_AXI_GP0_ACLK 140L -pinDir S_AXI_HP0_ACLK left -pinY S_AXI_HP0_ACLK 160L -pinBusDir IRQ_F2P left -pinBusY IRQ_F2P 480L -pinDir FCLK_CLK0 left -pinY FCLK_CLK0 180L -pinDir FCLK_RESET0_N left -pinY FCLK_RESET0_N 420L
preplace inst axi_dma -pg 1 -lvl 3 -x 860 -y 540 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 47 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 17 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 91 92 93 94 90 95 96 97 98} -defaultsOSRD -pinDir S_AXI_LITE left -pinY S_AXI_LITE 20L -pinDir M_AXI_SG right -pinY M_AXI_SG 40R -pinDir M_AXI_MM2S right -pinY M_AXI_MM2S 20R -pinDir M_AXI_S2MM right -pinY M_AXI_S2MM 60R -pinDir M_AXIS_MM2S right -pinY M_AXIS_MM2S 80R -pinDir S_AXIS_S2MM right -pinY S_AXIS_S2MM 100R -pinDir s_axi_lite_aclk left -pinY s_axi_lite_aclk 60L -pinDir m_axi_sg_aclk left -pinY m_axi_sg_aclk 80L -pinDir m_axi_mm2s_aclk left -pinY m_axi_mm2s_aclk 100L -pinDir m_axi_s2mm_aclk left -pinY m_axi_s2mm_aclk 120L -pinDir axi_resetn left -pinY axi_resetn 40L -pinDir mm2s_prmry_reset_out_n right -pinY mm2s_prmry_reset_out_n 120R -pinDir s2mm_prmry_reset_out_n right -pinY s2mm_prmry_reset_out_n 140R -pinDir mm2s_introut right -pinY mm2s_introut 160R -pinDir s2mm_introut right -pinY s2mm_introut 180R
preplace inst adc_to_axis_0 -pg 1 -lvl 5 -x 1680 -y 40 -swap {0 1 2 3 4 8 6 7 5} -defaultsOSRD -pinDir m_axis left -pinY m_axis 20L -pinBusDir adc_dat_a_in left -pinBusY adc_dat_a_in 40L -pinBusDir adc_dat_b_in left -pinBusY adc_dat_b_in 200L -pinDir adc_clk left -pinY adc_clk 240L -pinBusDir adc_clk_source right -pinBusY adc_clk_source 20R -pinDir adc_cdcs_out right -pinY adc_cdcs_out 50R -pinDir adc_rst_in left -pinY adc_rst_in 220L
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -x 520 -y 460 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 59 57 60 58 61} -defaultsOSRD -pinDir S00_AXI right -pinY S00_AXI 20R -pinDir M00_AXI right -pinY M00_AXI 100R -pinDir ACLK left -pinY ACLK 20L -pinDir ARESETN left -pinY ARESETN 80L -pinDir S00_ACLK left -pinY S00_ACLK 40L -pinDir S00_ARESETN left -pinY S00_ARESETN 100L -pinDir M00_ACLK left -pinY M00_ACLK 60L -pinDir M00_ARESETN left -pinY M00_ARESETN 120L
preplace inst xlconcat_0 -pg 1 -lvl 4 -x 1240 -y 820 -defaultsOSRD -pinBusDir In0 left -pinBusY In0 20L -pinBusDir In1 left -pinBusY In1 40L -pinBusDir dout right -pinBusY dout 20R
preplace inst axi_interconnect_0 -pg 1 -lvl 4 -x 1240 -y 120 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 105 100 106 101 107 102 108 103 109 104} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 20L -pinDir M00_AXI right -pinY M00_AXI 260R -pinDir S01_AXI left -pinY S01_AXI 40L -pinDir S02_AXI left -pinY S02_AXI 60L -pinDir ACLK left -pinY ACLK 180L -pinDir ARESETN left -pinY ARESETN 80L -pinDir S00_ACLK left -pinY S00_ACLK 200L -pinDir S00_ARESETN left -pinY S00_ARESETN 100L -pinDir M00_ACLK left -pinY M00_ACLK 220L -pinDir M00_ARESETN left -pinY M00_ARESETN 120L -pinDir S01_ACLK left -pinY S01_ACLK 240L -pinDir S01_ARESETN left -pinY S01_ARESETN 140L -pinDir S02_ACLK left -pinY S02_ACLK 260L -pinDir S02_ARESETN left -pinY S02_ARESETN 160L
preplace netloc adc_dat_a_in_1 1 0 5 NJ 80 NJ 80 NJ 80 NJ 80 NJ
preplace netloc adc_dat_b_in_1 1 0 5 NJ 420 NJ 420 660J 440 NJ 440 1410J
preplace netloc adc_to_axis_0_adc_cdcs_out 1 5 1 NJ 90
preplace netloc adc_to_axis_0_adc_clk_source 1 5 1 NJ 60
preplace netloc axi_dma_mm2s_introut 1 3 1 1100 700n
preplace netloc axi_dma_s2mm_introut 1 3 1 1020 720n
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 4 380 640 680 420 1100 460 1450
preplace netloc processing_system7_0_FCLK_CLK0 1 1 4 360 660 700 500 1080 500 1470
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 4 N 780 NJ 780 NJ 780 NJ
preplace netloc xlconcat_0_dout 1 4 1 N 840
preplace netloc S00_AXI_1 1 3 1 1020 140n
preplace netloc S02_AXI_1 1 3 1 1060 180n
preplace netloc axi_dma_M_AXI_SG 1 3 1 1040 160n
preplace netloc axi_interconnect_0_M00_AXI 1 4 1 N 380
preplace netloc processing_system7_0_DDR 1 5 1 NJ 380
preplace netloc processing_system7_0_FIXED_IO 1 5 1 NJ 410
preplace netloc processing_system7_0_M_AXI_GP0 1 2 3 N 480 NJ 480 NJ
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 N 560
preplace netloc adc_to_axis_0_m_axis 1 3 2 NJ 640 1430
levelinfo -pg 1 0 190 520 860 1240 1680 1910
pagesize -pg 1 -db -bbox -sgen -170 0 2080 920
",
   "No Loops_ScaleFactor":"0.378556",
   "No Loops_TopLeft":"-1117,3",
   "Reduced Jogs_ExpandedHierarchyInLayout":"",
   "Reduced Jogs_Layers":"/adc_clk_p_in_1:true|/adc_clk_n_in_1:true|/processing_system7_0_FCLK_RESET0_N:true|/processing_system7_0_FCLK_CLK0:true|/proc_sys_reset_0_peripheral_aresetn:true|",
   "Reduced Jogs_Layout":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0
#  -string -flagsOSRD
preplace port FIXED_IO -pg 1 -lvl 6 -x 2100 -y 250 -defaultsOSRD
preplace port DDR -pg 1 -lvl 6 -x 2100 -y 280 -defaultsOSRD
preplace port port-id_adc_clk_p_in -pg 1 -lvl 0 -x 0 -y 690 -defaultsOSRD
preplace port port-id_adc_clk_n_in -pg 1 -lvl 0 -x 0 -y 590 -defaultsOSRD
preplace port port-id_adc_cdcs_out -pg 1 -lvl 6 -x 2100 -y 630 -defaultsOSRD
preplace portBus adc_dat_a_in -pg 1 -lvl 0 -x 0 -y 630 -defaultsOSRD
preplace portBus adc_dat_b_in -pg 1 -lvl 0 -x 0 -y 660 -defaultsOSRD
preplace portBus adc_clk_source -pg 1 -lvl 6 -x 2100 -y 600 -defaultsOSRD
preplace portBus led_out -pg 1 -lvl 6 -x 2100 -y 660 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 4 -x 1510 -y 320 -defaultsOSRD -pinY slowest_sync_clk 20L -pinY ext_reset_in 40L -pinY aux_reset_in 60L -pinY mb_debug_sys_rst 80L -pinY dcm_locked 100L -pinY mb_reset 20R -pinBusY bus_struct_reset 40R -pinBusY peripheral_reset 60R -pinBusY interconnect_aresetn 80R -pinBusY peripheral_aresetn 100R
preplace inst processing_system7_0 -pg 1 -lvl 2 -x 630 -y 50 -swap {30 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 0 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 111 110} -defaultsOSRD -pinY DDR 230R -pinY FIXED_IO 200R -pinY S_AXI_HP0_FIFO_CTRL 20L -pinY M_AXI_GP0 20R -pinY S_AXI_HP0 40L -pinY M_AXI_GP0_ACLK 80L -pinY S_AXI_HP0_ACLK 330L -pinY FCLK_CLK0 330R -pinY FCLK_RESET0_N 310R
preplace inst top_0 -pg 1 -lvl 3 -x 1130 -y 560 -swap {0 1 2 4 5 3 6 10 9 7 8} -defaultsOSRD -pinY adc_in 20L -pinY adc_in.adc_clk_p_in 40L -pinY adc_in.adc_clk_n_in 60L -pinBusY adc_dat_a_in 100L -pinBusY adc_dat_b_in 120L -pinY adc_rst_in 80L -pinBusY adc_clk_source 20R -pinY adc_cdcs_out 100R -pinBusY led_out 80R -pinBusY adc_dat_a_out 40R -pinBusY adc_dat_b_out 60R
preplace inst axis_data_fifo_0 -pg 1 -lvl 1 -x 220 -y 170 -swap {0 1 2 3 4 5 6 7 9 8} -defaultsOSRD -pinY S_AXIS 20L -pinY S_AXIS.s_axis_tdata 40L -pinY S_AXIS.s_axis_tready 60L -pinY S_AXIS.s_axis_tvalid 80L -pinY M_AXIS 20R -pinY s_axis_aresetn 120L -pinY s_axis_aclk 100L
preplace inst axi_dma -pg 1 -lvl 3 -x 1130 -y 70 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 42 41 43 44} -defaultsOSRD -pinY S_AXI_LITE 20L -pinY M_AXI_S2MM 20R -pinY S_AXIS_S2MM 40L -pinY s_axi_lite_aclk 60L -pinY m_axi_s2mm_aclk 100L -pinY axi_resetn 80L -pinY s2mm_prmry_reset_out_n 40R -pinY s2mm_introut 60R
preplace inst axi_mem_intercon -pg 1 -lvl 5 -x 1900 -y 70 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 37 34 38 35 39 36} -defaultsOSRD -pinY S00_AXI 20L -pinY M00_AXI 140R -pinY ACLK 100L -pinY ARESETN 40L -pinY S00_ACLK 120L -pinY S00_ARESETN 60L -pinY M00_ACLK 140L -pinY M00_ARESETN 80L
preplace inst adc_to_axis_0 -pg 1 -lvl 4 -x 1510 -y 560 -swap {0 1 2 4 3} -defaultsOSRD -pinY m_axis 20R -pinBusY adc_a_dat 40L -pinBusY adc_b_dat 20L
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 0 5 90 380 350J 480 920 380 1300J 500 1720
preplace netloc processing_system7_0_FCLK_CLK0 1 0 5 30 460 380 500 860 340 1340J 480 1740
preplace netloc processing_system7_0_FCLK_RESET0_N 1 2 2 N 360 NJ
preplace netloc adc_dat_b_in_1 1 0 3 40J 1240 350J 950 960J
preplace netloc adc_clk_p_in_1 1 0 3 20J 1260 390J 970 840J
preplace netloc adc_clk_n_in_1 1 0 3 60J 1280 410J 990 940J
preplace netloc top_0_adc_clk_source 1 3 3 1340 520 1760J 640 2040J
preplace netloc top_0_adc_cdcs_out 1 3 3 1300 680 NJ 680 2080J
preplace netloc top_0_led_out 1 3 3 1340 660 NJ 660 NJ
preplace netloc adc_dat_a_in_1 1 0 3 80J 900 410J 930 880J
preplace netloc top_0_adc_dat_a_out 1 3 1 N 600
preplace netloc processing_system7_0_DDR 1 2 4 920 320 1340J 280 1680J 310 2080J
preplace netloc processing_system7_0_FIXED_IO 1 2 4 880 300 1320J 250 1760J 270 2060J
preplace netloc axis_data_fifo_0_M_AXIS 1 1 2 400 440 840J
preplace netloc axi_dma_M_AXI_S2MM 1 3 2 1300J 70 1760J
preplace netloc axi_mem_intercon_M00_AXI 1 1 5 420J 460 900J 250 1300J 140 1700J 290 2040
levelinfo -pg 1 0 220 630 1130 1510 1900 2100
pagesize -pg 1 -db -bbox -sgen -430 -70 2290 1290
",
   "Reduced Jogs_ScaleFactor":"0.690883",
   "Reduced Jogs_TopLeft":"-166,-107",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0
#  -string -flagsOSRD
preplace port FIXED_IO -pg 1 -lvl 7 -x 2100 -y 780 -defaultsOSRD
preplace port DDR -pg 1 -lvl 7 -x 2100 -y 750 -defaultsOSRD
preplace port port-id_adc_clk_p_in -pg 1 -lvl 0 -x 0 -y 70 -defaultsOSRD
preplace port port-id_adc_clk_n_in -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace port port-id_adc_cdcs_out -pg 1 -lvl 7 -x 2100 -y 80 -defaultsOSRD
preplace portBus adc_dat_a_in -pg 1 -lvl 0 -x 0 -y 130 -defaultsOSRD
preplace portBus adc_dat_b_in -pg 1 -lvl 0 -x 0 -y 160 -defaultsOSRD
preplace portBus adc_clk_source -pg 1 -lvl 7 -x 2100 -y 50 -defaultsOSRD
preplace portBus led_out -pg 1 -lvl 7 -x 2100 -y 110 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -x 210 -y 610 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 6 -x 1850 -y 800 -defaultsOSRD
preplace inst top_0 -pg 1 -lvl 6 -x 1850 -y 110 -swap {0 1 2 4 5 3 6 7 8 9 10 11} -defaultsOSRD
preplace inst axis_data_fifo_0 -pg 1 -lvl 3 -x 810 -y 630 -defaultsOSRD
preplace inst axi_dma -pg 1 -lvl 4 -x 1160 -y 650 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 5 -x 1500 -y 530 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 39 37 40 38 41} -defaultsOSRD
preplace inst adc_to_axis_0 -pg 1 -lvl 1 -x 210 -y 310 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 3 -x 810 -y 1030 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 59 56 60 57 61 58} -defaultsOSRD
preplace inst axis_clock_converter_0 -pg 1 -lvl 2 -x 530 -y 610 -defaultsOSRD
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 5 400 710 650 500 970 410 1360 120 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 0 7 30 710 410 720 660 710 980 890 1350 890 1640 900 2060
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 7 40 510 NJ 510 NJ 510 950J 900 1360J 700 NJ 700 2070
preplace netloc adc_dat_b_in_1 1 0 6 NJ 160 NJ 160 NJ 160 NJ 160 NJ 160 NJ
preplace netloc adc_clk_p_in_1 1 0 6 NJ 70 NJ 70 NJ 70 NJ 70 NJ 70 1640J
preplace netloc adc_clk_n_in_1 1 0 6 NJ 100 NJ 100 NJ 100 NJ 100 NJ 100 NJ
preplace netloc top_0_adc_clk_source 1 6 1 2080J 50n
preplace netloc top_0_adc_cdcs_out 1 6 1 NJ 80
preplace netloc top_0_led_out 1 6 1 2080J 100n
preplace netloc adc_dat_a_in_1 1 0 6 NJ 130 NJ 130 NJ 130 NJ 130 NJ 130 1640J
preplace netloc top_0_adc_dat_a_out 1 0 7 40 230 NJ 230 NJ 230 NJ 230 NJ 230 NJ 230 2060
preplace netloc top_0_adc_dat_b_out 1 0 7 20 400 NJ 400 NJ 400 NJ 400 1340J 650 NJ 650 2080
preplace netloc top_0_adc_clk_out 1 0 7 40 390 390 220 NJ 220 NJ 220 NJ 220 NJ 220 2070
preplace netloc processing_system7_0_DDR 1 6 1 2080J 750n
preplace netloc processing_system7_0_FIXED_IO 1 6 1 NJ 780
preplace netloc axis_data_fifo_0_M_AXIS 1 3 1 N 630
preplace netloc axi_dma_M_AXI_S2MM 1 4 1 N 470
preplace netloc axi_mem_intercon_M00_AXI 1 5 1 1640 530n
preplace netloc processing_system7_0_M_AXI_GP0 1 2 5 670 910 NJ 910 NJ 910 NJ 910 2080
preplace netloc ps7_0_axi_periph_M00_AXI 1 3 1 960 610n
preplace netloc adc_to_axis_0_m_axis 1 1 1 380 310n
preplace netloc axis_clock_converter_0_M_AXIS 1 2 1 N 610
levelinfo -pg 1 0 210 530 810 1160 1500 1850 2100
pagesize -pg 1 -db -bbox -sgen -170 0 2270 1150
"
}
{
   "da_axi4_cnt":"19",
   "da_axi4_s2mm_cnt":"5",
   "da_board_cnt":"1",
   "da_clkrst_cnt":"22",
   "da_ps7_cnt":"1"
}
