[View]
Entity=suphawkA_intf_testbench_tb
Architecture=TB_ARCHITECTURE
TopLevelType=1
[file:.\..\..\..\..\src\FPA\suphawkA\HDL\compil_suphawkA.do]
Enabled=1
[file:.\..\..\..\..\src\FPA\suphawkA\HDL\FPA_define.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\suphawkA\HDL\suphawkA_clks_gen.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\suphawkA\HDL\suphawkA_detector_ctrler.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\suphawkA\HDL\suphawkA_diag_data_gen.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\suphawkA\HDL\suphawkA_dig_data_reg.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\suphawkA\HDL\suphawkA_dval_gen.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\suphawkA\HDL\suphawkA_mux_ctrl_reg.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\suphawkA\HDL\suphawkA_readout_ctrler.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\suphawkA\HDL\suphawkA_sync_flag_gen.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\suphawkA\HDL\suphawkA_windowing_ctrl_reg.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\suphawkA\HDL\suphawkA_windowing_data_reg.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fpa_common_pkg.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Utilities\sync_reset.vhd]
Enabled=1
[file:.\src\TestBench\suphawka_readout_ctrler_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\suphawka_readout_ctrler_TB_runtest.do]
Enabled=1
[file:.\src\suphawka_hw_ctrl_tb.bde]
Enabled=1
[file:.\compile\suphawka_hw_ctrl_tb.vhd]
Generated=TRUE
Enabled=1
[file:.\src\TestBench\suphawka_hw_ctrl_tb_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\suphawka_hw_ctrl_tb_TB_runtest.do]
Enabled=1
[file:.\src\FPA\suphawkA\HDL\compil_suphawkA.do]
Enabled=1
[file:.\src\FPA\suphawkA\HDL\FPA_define.vhd]
Enabled=1
[file:.\src\FPA\suphawkA\HDL\suphawkA_clks_gen.vhd]
Enabled=1
[file:.\src\FPA\suphawkA\HDL\suphawkA_detector_ctrler.vhd]
Enabled=1
[file:.\src\FPA\suphawkA\HDL\suphawkA_diag_data_gen.vhd]
Enabled=1
[file:.\src\FPA\suphawkA\HDL\suphawkA_dig_data_reg.vhd]
Enabled=1
[file:.\src\FPA\suphawkA\HDL\suphawkA_dval_gen.vhd]
Enabled=1
[file:.\src\FPA\suphawkA\HDL\suphawkA_mux_ctrl_reg.vhd]
Enabled=1
[file:.\src\FPA\suphawkA\HDL\suphawkA_readout_ctrler.vhd]
Enabled=1
[file:.\src\FPA\suphawkA\HDL\suphawkA_sync_flag_gen.vhd]
Enabled=1
[file:.\src\FPA\suphawkA\HDL\suphawkA_windowing_ctrl_reg.vhd]
Enabled=1
[file:.\src\FPA\suphawkA\HDL\suphawkA_windowing_data_reg.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fpa_common_pkg.vhd]
Enabled=1
[file:.\..\Common_HDL\Utilities\sync_reset.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_real_mode_dval_gen.vhd]
Enabled=1
[file:.\src\TestBench\suphawkA_dummy.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_real_mode_dval_gen.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_hw_driver_ctrler.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\suphawkA\HDL\suphawkA_hw_driver.bde]
Enabled=1
[file:.\..\..\..\..\src\FPA\suphawkA\HDL\suphawkA_intf.bde]
Enabled=1
[file:.\..\..\..\..\src\FPA\suphawkA\HDL\suphawkA_prog_ctrler.bde]
Enabled=1
[file:.\..\..\..\..\src\FPA\suphawkA\HDL\suphawkA_digio_map.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\suphawkA\HDL\suphawkA_mblaze_intf.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\suphawkA\HDL\suphawkA_spi_tx_check.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\suphawkA\HDL\proxy_define.vhd]
Enabled=1
[file:.\compile\suphawkA_hw_driver.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\suphawkA_prog_ctrler.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\suphawkA_intf.vhd]
Generated=TRUE
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_hw_driver_ctrler.vhd]
Enabled=1
[file:.\src\FPA\suphawkA\HDL\suphawkA_hw_driver.bde]
Enabled=1
[file:.\src\FPA\suphawkA\HDL\suphawkA_intf.bde]
Enabled=1
[file:.\src\FPA\suphawkA\HDL\suphawkA_prog_ctrler.bde]
Enabled=1
[file:.\src\FPA\suphawkA\HDL\suphawkA_digio_map.vhd]
Enabled=1
[file:.\src\FPA\suphawkA\HDL\suphawkA_mblaze_intf.vhd]
Enabled=1
[file:.\src\FPA\suphawkA\HDL\suphawkA_spi_tx_check.vhd]
Enabled=1
[file:.\src\FPA\suphawkA\HDL\proxy_define.vhd]
Enabled=1
[file:.\src\scorpiomwA_intf.bde]
Enabled=1
[file:.\compile\scorpiomwA_intf.vhd]
Generated=TRUE
Enabled=1
[file:.\src\digio_dummy.vhd]
Enabled=1
[file:.\src\flexV_dummy.vhd]
Enabled=1
[file:.\src\fpa_temp_dummy.vhd]
Enabled=1
[file:.\src\suphawkA_intf_testbench.bde]
Enabled=1
[file:.\src\suphawkA_intf_testbench_TB.vhd]
Enabled=1
[file:.\src\suphawkA_intf_testbench_TB_runtest.do]
Enabled=1
[file:.\compile\suphawkA_intf_testbench.vhd]
Generated=TRUE
Enabled=1
[file:.\src\suphawka_intf_testbench_pkg.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\suphawkA\HDL\suphawkA_elcorr_refs_ctrl.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\ad5648_driver.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\adc_brd_define.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\adc_brd_id_reader.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\adc_brd_switch_ctrl.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_analog_chain_corr.bak]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_analog_chain_corr.bde]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_chn_diversity_ctrler.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_data_ctrl.bak]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_data_ctrl.bde]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_data_ctrl_16chn.bak]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_data_ctrl_16chn.bde]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_data_ctrl_map.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_data_dispatcher.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_data_mux.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_diag_data_gen.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_dval_gen.bde]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_elec_ref_calc.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_elec_ref_ctrler.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_elec_ref_proc.bak]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_elec_ref_proc.bde]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_faked_data_gen.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_flow_mux.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_high_saturation.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_hsample_proc.bde]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_int_signal_gen.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_line_sync_mode_dval_gen.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_low_saturation.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_pixel_reorder.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_quad_add.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_quad_div.bak]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_quad_div.bde]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_quad_mult.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_quad_subtract.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_real_data_gen.bak]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_real_data_gen.bde]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_sample_counter.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_sample_demux.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_sample_mean.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_sample_selector.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_sample_sum.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_saturation_ctrl.bak]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_saturation_ctrl.bde]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_services.bde]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_services_ctrl.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_services_sadc.bde]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_single_div_ip_wrapper.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_vsample_proc.bde]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\brd_id_reader.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\compil_fastrd_common.do]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\compil_fpa_common.do]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\concat_1_to_8.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\dfpa_hardw_stat_gen.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fastrd_clk_mem_ctrler.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fastrd_clks_memory.bde]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fastrd_raw_area_gen.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fastrd_stretching_area_gen.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fastrd_user_area_gen.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fastrd_waste_area_gen.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fastrd_wdow_info_rate_core.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fastrd_wdow_info_rate_ctrler.bde]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fastrd_wdow_mem.bde]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fastrd_wdow_mem_input_ctler.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fastrd_wdow_mem_output_ctler.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fleg_brd_define.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fleG_dac_spi_feeder.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fleg_prog_ctler_kernel.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fleG_prog_ctrler.bde]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\flex_brd_id_reader.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fpa_diag_line_gen.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fpa_intf_sequencer.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fpa_pixel_rate_configurator.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fpa_pixel_rate_ctrler.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fpa_pixel_rate_module.bak]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fpa_pixel_rate_module.bde]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fpa_status_gen.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fpa_trig_controller.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\frm_in_progress_gen.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\LL_ext_sync_flow.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\LL8_ext_fifo8.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\LL8_ext_to_spi_tx.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\monitoring_adc_ctrl.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\signal_filter.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\spi_mux_ctler.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\spi_mux_ctler_sadc.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\uart_block_tel2000.bde]
Enabled=1
[file:.\compile\afpa_services.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\afpa_saturation_ctrl.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\afpa_data_ctrl_16chn.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\afpa_quad_div.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\afpa_elec_ref_proc.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\afpa_analog_chain_corr.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\afpa_real_data_gen.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\afpa_dval_gen.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\afpa_hsample_proc.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\afpa_vsample_proc.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\afpa_data_ctrl.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\afpa_services_sadc.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\fleG_prog_ctrler.vhd]
Generated=TRUE
Enabled=1
[file:.\src\FPA\suphawkA\HDL\suphawkA_elcorr_refs_ctrl.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\ad5648_driver.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\adc_brd_define.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\adc_brd_id_reader.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\adc_brd_switch_ctrl.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_analog_chain_corr.bde]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_chn_diversity_ctrler.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_data_ctrl.bde]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_data_ctrl_16chn.bde]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_data_ctrl_map.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_data_dispatcher.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_data_mux.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_diag_data_gen.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_dval_gen.bde]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_elec_ref_calc.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_elec_ref_ctrler.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_elec_ref_proc.bde]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_faked_data_gen.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_flow_mux.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_high_saturation.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_hsample_proc.bde]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_int_signal_gen.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_line_sync_mode_dval_gen.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_low_saturation.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_pixel_reorder.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_quad_add.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_quad_div.bde]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_quad_mult.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_quad_subtract.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_real_data_gen.bde]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_sample_counter.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_sample_demux.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_sample_mean.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_sample_selector.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_sample_sum.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_saturation_ctrl.bak]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_saturation_ctrl.bde]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_services.bde]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_services_ctrl.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_services_sadc.bde]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_single_div_ip_wrapper.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_vsample_proc.bde]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\brd_id_reader.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\compil_fastrd_common.do]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\compil_fpa_common.do]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\concat_1_to_8.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\dfpa_hardw_stat_gen.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fastrd_clk_mem_ctrler.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fastrd_clks_memory.bde]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fastrd_raw_area_gen.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fastrd_stretching_area_gen.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fastrd_user_area_gen.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fastrd_waste_area_gen.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fastrd_wdow_info_rate_core.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fastrd_wdow_info_rate_ctrler.bde]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fastrd_wdow_mem.bde]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fastrd_wdow_mem_input_ctler.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fastrd_wdow_mem_output_ctler.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fleg_brd_define.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fleG_dac_spi_feeder.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fleg_prog_ctler_kernel.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fleG_prog_ctrler.bde]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\flex_brd_id_reader.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fpa_diag_line_gen.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fpa_intf_sequencer.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fpa_pixel_rate_configurator.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fpa_pixel_rate_ctrler.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fpa_pixel_rate_module.bde]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fpa_status_gen.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fpa_trig_controller.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\frm_in_progress_gen.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\LL_ext_sync_flow.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\LL8_ext_fifo8.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\LL8_ext_to_spi_tx.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\monitoring_adc_ctrl.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\signal_filter.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\spi_mux_ctler.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\spi_mux_ctler_sadc.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\uart_block_tel2000.bde]
Enabled=1
[file:.\..\src\FPA\suphawkA\HDL\suphawkA_readout_ctrler.bde]
Enabled=1
[file:.\compile\suphawkA_readout_ctrler.vhd]
Generated=TRUE
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fastrd2\fastrd2_user_area_gen.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fastrd2\fastrd2_user_area_gen.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\suphawkA\HDL\suphawkA_readout_ctrler.bde]
Enabled=1
[file:.\..\..\..\..\src\FPA\suphawkA\HDL\suphawkA_readout_kernel.vhd]
Enabled=1
[file:.\src\FPA\suphawkA\HDL\suphawkA_readout_ctrler.bde]
Enabled=1
[file:.\src\FPA\suphawkA\HDL\suphawkA_readout_kernel.vhd]
Enabled=1
