;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 14/08/2019 10:48:00 a. m.
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0xF000EF16  	GOTO        44
0x0004	0x0000      	NOP
0x0006	0x0000      	NOP
0x0008	0xF000EF00  	GOTO        0
0x000C	0x0000      	NOP
0x000E	0x0000      	NOP
0x0010	0x0000      	NOP
0x0012	0x0000      	NOP
0x0014	0x0000      	NOP
0x0016	0x0000      	NOP
0x0018	0xD7F3      	BRA         0
___CC2DW:
;__Lib_System.c,21 :: 		
;__Lib_System.c,23 :: 		
_CC2DL_Loop1:
;__Lib_System.c,24 :: 		
0x001C	0x0009      	TBLRD*+
;__Lib_System.c,25 :: 		
0x001E	0xFFE6CFF5  	MOVFF       TABLAT, POSTINC1
;__Lib_System.c,26 :: 		
0x0022	0x0600      	DECF        R0, 1, 0
;__Lib_System.c,27 :: 		
0x0024	0xE1FB      	BNZ         _CC2DL_Loop1
;__Lib_System.c,28 :: 		
0x0026	0x0601      	DECF        R1, 1, 0
;__Lib_System.c,29 :: 		
0x0028	0xE1F9      	BNZ         _CC2DL_Loop1
;__Lib_System.c,31 :: 		
L_end___CC2DW:
0x002A	0x0012      	RETURN      0
; end of ___CC2DW
_main:
;g_SLEEP_1.c,147 :: 		void main()
;g_SLEEP_1.c,152 :: 		TRISD=0;
0x002C	0x6A95      	CLRF        TRISD 
;g_SLEEP_1.c,154 :: 		TRISA=0;                         // Set PORTA.0 as output
0x002E	0x6A92      	CLRF        TRISA 
;g_SLEEP_1.c,155 :: 		TRISB=1;                         // Set PORTB.0 as input
0x0030	0x0E01      	MOVLW       1
0x0032	0x6E93      	MOVWF       TRISB 
;g_SLEEP_1.c,156 :: 		OSCCON=0x00;                     //Internal osc. freq. 8MHz with IDLEN=0,  enabling IDLEN enables sleep mode    (72)
0x0034	0x6AD3      	CLRF        OSCCON 
;g_SLEEP_1.c,157 :: 		INTCON2=0x40;                    // INT0 rising edge interrupt selected
0x0036	0x0E40      	MOVLW       64
0x0038	0x6EF1      	MOVWF       INTCON2 
;g_SLEEP_1.c,158 :: 		INTCON=0x00;                        //Clear INT0 interrupt flag
0x003A	0x6AF2      	CLRF        INTCON 
;g_SLEEP_1.c,159 :: 		INTCON=1;                        // Enable INTOIF interrupt
0x003C	0x0E01      	MOVLW       1
0x003E	0x6EF2      	MOVWF       INTCON 
;g_SLEEP_1.c,160 :: 		INTCON=0b00010011;               // Enable global interrupt, High and Low, flag nad mismatch reading port b
0x0040	0x0E13      	MOVLW       19
0x0042	0x6EF2      	MOVWF       INTCON 
;g_SLEEP_1.c,162 :: 		flag = 0;
0x0044	0x6A15      	CLRF        _flag 
0x0046	0x6A16      	CLRF        _flag+1 
;g_SLEEP_1.c,163 :: 		PORTA= 0b0000010;                     //Turn OFF led initially      PORTA0B1= 1;
0x0048	0x0E02      	MOVLW       2
0x004A	0x6E80      	MOVWF       PORTA 
;g_SLEEP_1.c,164 :: 		while(!flag)
L_main7:
0x004C	0x5015      	MOVF        _flag, 0 
0x004E	0x1016      	IORWF       _flag+1, 0 
0x0050	0xE110      	BNZ         L_main8
;g_SLEEP_1.c,166 :: 		LED = ~LED;                 // Blink LED continuously
0x0052	0x1E89      	COMF        LATA, 1 
;g_SLEEP_1.c,167 :: 		delay_ms(300);
0x0054	0x0E08      	MOVLW       8
0x0056	0x6E0B      	MOVWF       R11, 0
0x0058	0x0E9D      	MOVLW       157
0x005A	0x6E0C      	MOVWF       R12, 0
0x005C	0x0E05      	MOVLW       5
0x005E	0x6E0D      	MOVWF       R13, 0
L_main9:
0x0060	0x2E0D      	DECFSZ      R13, 1, 0
0x0062	0xD7FE      	BRA         L_main9
0x0064	0x2E0C      	DECFSZ      R12, 1, 0
0x0066	0xD7FC      	BRA         L_main9
0x0068	0x2E0B      	DECFSZ      R11, 1, 0
0x006A	0xD7FA      	BRA         L_main9
0x006C	0x0000      	NOP
0x006E	0x0000      	NOP
;g_SLEEP_1.c,168 :: 		}
0x0070	0xD7ED      	BRA         L_main7
L_main8:
;g_SLEEP_1.c,170 :: 		INTCON.TMR0IF=0;
0x0072	0x94F2      	BCF         INTCON, 2 
;g_SLEEP_1.c,171 :: 		}
L_end_main:
0x0074	0xD7FF      	BRA         $+0
; end of _main
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x001C      [16]    ___CC2DW
0x002C      [74]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [1]    UART1_Init_tmp_L0
0x0000       [1]    R0
0x0001       [1]    UART1_Read___tmp_UART1_Read_L0
0x0001       [1]    R1
0x0001       [2]    MSdelay_i_L0
0x0002       [2]    memset_pp_L0
0x0002       [2]    memcpy_dd_L0
0x0002       [2]    memchr_s_L0
0x0002       [2]    strlen_cp_L0
0x0002       [1]    R2
0x0003       [1]    R3
0x0003       [2]    Ltrim_original_L0
0x0003       [2]    MSdelay_j_L0
0x0003       [2]    memmove_tt_L0
0x0004       [1]    R4
0x0004       [2]    strcpy_cp_L0
0x0004       [2]    strcat_cp_L0
0x0004       [2]    memcpy_ss_L0
0x0004       [2]    strncat_cp_L0
0x0004       [2]    strncpy_cp_L0
0x0005       [2]    LongWordToHex_input_half_L0
0x0005       [2]    Ltrim_p_L0
0x0005       [2]    LongIntToHex_input_half_L0
0x0005       [1]    R5
0x0005       [2]    memmove_ff_L0
0x0006       [1]    R6
0x0007       [1]    R7
0x0008       [1]    R8
0x0009       [1]    R9
0x000A       [1]    R10
0x000B       [1]    R11
0x000C       [1]    R12
0x000D       [1]    R13
0x000E       [1]    R14
0x000F       [1]    R15
0x0010       [1]    R16
0x0011       [1]    R17
0x0012       [1]    R18
0x0013       [1]    R19
0x0014       [1]    R20
0x0015       [2]    _flag
0x0F80       [1]    PORTA
0x0F89       [1]    LATA
0x0F92       [1]    TRISA
0x0F93       [1]    TRISB
0x0F95       [1]    TRISD
0x0FD3       [1]    OSCCON
0x0FD8       [1]    STATUS
0x0FD9       [1]    FSR2L
0x0FDA       [1]    FSR2H
0x0FDE       [1]    POSTINC2
0x0FE0       [1]    BSR
0x0FE1       [1]    FSR1L
0x0FE2       [1]    FSR1H
0x0FE4       [1]    PREINC1
0x0FE6       [1]    POSTINC1
0x0FE7       [1]    INDF1
0x0FE8       [1]    WREG
0x0FE9       [1]    FSR0L
0x0FEA       [1]    FSR0H
0x0FEE       [1]    POSTINC0
0x0FF1       [1]    INTCON2
0x0FF2       [1]    INTCON
0x0FF3       [1]    PRODL
0x0FF4       [1]    PRODH
0x0FF5       [1]    TABLAT
0x0FF6       [1]    TBLPTRL
0x0FF7       [1]    TBLPTRH
0x0FF8       [1]    TBLPTRU
