_HiStOrY_V2_
set\040Reset\0401\012
cycle\012
get\040R.r\012
get\040R.a\012
get\040R.d[0]\012
cycle\012
get\040Src_Z\012
get\040Src_Z.a\012
get\040Src_Z.r\012
set\040Reset\0400\012
cycle\012
get\040R.r\012
get\040R.a\012
set\040Cycle\0400\012
set\040Reset\0401\012
cycle\012
source\040test_accum.scr\012
cycle\012
get\040Src_Z.d[0]\012
get\040B_out.d[0]\012
set\040Reset\0400\012
cycle\012
get\040R>r\012
get\040R.r\012
source\040test_accum.scr\012
get\040R.r\012
get\040Mrg.r\012
get\040Src_Z.r\012
source\040test_accum.scr\012
get\040src.R.r\012
get\040add.R.r\012
get\040ibuff.R\012
get\040ibuff.R.r\012
set\040Reset\0400\012
set\040Reset\0401\012
cycle\012
cycle\012
\012
\012
\012
\012
\012
\012
\012
\012
\012
\012
\012
\012
\012
\012
\012
\012
\012
get\040Src_Z\012
get\040Src_Z.R.r\012
get\040Src_Z.r\012
set\040Reset\0401\012
cycle\012
get\040Src_Z.d[0]\012
get\040Src_Z.r[0]\012
get\040Src_Z.r\012
get\040Src_Z.a\012
get\040Sum.a\012
get\040Sum.r\012
get\040Sum.d[0]\012
get\040Mrg.d[0]\012
get\040Mrg.a\012
get\040Mrg.r\012
get\040Y.a\012
get\040Y.r\012
get\040Y.d[0]\012
get\040B_out.d[0]\012
get\040B_out.a\012
get\040B_out.r\012
source\040test_accum.cmd\012
cycle\012
get\040L.r\012
get\040Y.d[0]\012
get\040L.d[1]\012
set\040Reset\0400\012
cycle\012
get\040R.d[0]\012
get\040R.a\012
get\040R.r\012
set\040Reset\0401\012
cycle\012
source\040test_accum.cmd\012
source\040test_accum.cmd\012
set\040L.d[0]\012
set\040L.d[0]\0400\012
set\040L.d[0]\040l\012
ls\012
set\040Reset\0401\012
cycle\012
get\040L.a\012
get\040L.r\012
get\040C.a\012
get\040C.r\012
get\040R.r\012
get\040R.a\012
set\040L.r\0401\012
set\040C.r\0401\012
set\040C.d[0]\0400\012
seset\040L.d[0]\0401\012
get\040R.d[0]\012
set\040L.d[0]\0401\012
cycle\012
set\040Reset\0400\012
cycle\012
get\040R.r\012
source\040test_accum.cmd\012
cycle\012
get\040R.a\012
get\040R.r\012
set\040Reset\0400\012
get\040R>r\012
get\040R.r\012
get\040L.r\012
get\040C.r\012
set\040Reset\0400\012
get\040R>r\012
get\040R.r\012
get\040R.a\012
get\040L.r\012
get\040R.d[0]\012
cycle\012
get\040R.r\012
get\040C.d[0]\012
get\040R.d[0]\012
get\040C.a\012
get\040L.a\012
get\040L.r\012
get\040C.r\012
get\040L.d[0]\012
get\040Src_Z.d[0]\012
get\040B_out.d[0]\012
get\040Y.d[0]\012
get\040Mrg.d[0]\012
set\040Reset\0401\012
cycle\012
get\040Y.d[0]\012
get\040B_out.d[0]\012
get\040Mrg.d[0]\012
get\040Sum.d[0]\012
set\040Reset\0400\012
get\040L.d[0]\012
get\040B_out.d[0]\012
cycle\012
get\040B_out.d[0]\012
set\040Reset\0401\012
cycle\012
status\040X\012
source\040test_accum.cmd\012
set\040Reset\0400\012
cycle\012
get\040R.r\012
get\040Src_Z.d[0]\012
get\040L.d[0]\012
get\040B_out.d[0]\012
source\040test_accum.cmd\012
set\040Reset\0400\012
yccle\012
cycle\012
get\040R.d[0]\012
get\040B_out.d[0]\012
ls\012
status\040X\012
set\040Reset\0401\012
cycle\012
cycle\012
source\040test_accum.cmd\012
ls\012
cycle\012
get\040B_out.d[0]\012
get\040R.r\012
cycle\012
get\040Reset\012
set\040Reset\0400\012
cycle\012
get\040R.r\012
get\040R.d[0]\012
get\040L.a\012
get\040C.a\012
get\040Src_Z.d[0]\012
get\040Y.d[0]\012
get\040Y.r\012
get\040Y.a\012
source\040test_accum.cmd\012
cycle\012
get\040R.r\012
get\040L.d[0]\012
get\040L.d[1]\012
get\040Y.d[0]\012
get\040C.d[0]\012
get\040C.a\012
get\040C.r\012
get\040L.r\012
get\040L.a\012
get\040R.r\012
get\040R.a\012
cycle\012
set\040Reset\0400\012
cycle\012
get\040R>r\012
get\040R.r\012
get\040R.d[0]\012
ls\012
set\040Reset\0401\012
ls\012
cycle\012
get\040L.a\012
get\040Src_Z.a\012
get\040Src_Z.r\012
get\040Src_Z.d[0]\012
set\040Src_Z.a\0400\012
cycle\012
get\040Src_z.r\012
get\040Src_Z.r\012
set\040Reset\0400\012
cycle\012
get\040Src_Z.r\012
get\040Src_Z.d[0]\012
set\040Reset\0401\012
cycle\012
set\040Reset\0400\012
set\040Reset\0401\012
cycle\012
ls\012
get\040\012
get\040Src_Z.a\012
get\040Src_Z.r\012
get\040B_out.r\012
get\040B_out.a\012
set\040B_out.a\0400\012
get\040B_out.d[0]\012
cycle\012
set\040Reset\0400\012
cycle\012
get\040B_out.d[0]\012
get\040B_out.r\012
get\040B_out.a\012
cycle\012
source\040test_accum.cmd\012
get\040L.d[0]\012
source\040test_accum.cmd\012
get\040L.d[0]\012
get\040L.a\012
get\040L.r\012
get\040B_out.r\012
get\040B_out.a\012
get\040B_out.d[0]\012
get\040B_out.d[1]\012
get\040L.d[0]\012
get\040L.d[1]\012
cycle\012
get\040Sum.d[0]\012
get\040Sum.d[1]\012
get\040Sum.r\012
get\040Sum.a\012
set\040Sum.a\0400\012
cycle\012
get\040Sum.d[0]\012
cycle\012
set\040Reset\0400\012
cycle\012
get\040Sum.d[0]\012
get\040B_out.d[0]\012
get\040B_out.r\012
get\040B_out.a\012
cd\040..\012
set\040Reset\0401\012
cycle\012
get\040Src_Z.a\012
get\040Reset\012
set\040Reset\0401\012
cycle\012
get\040Src_Z.a\012
get\040Src_Z.r\012
set\040Src_Z.r\0401\012
set\040Src_Z.r\0400\012
cycle\012
get\040Src_Z.r\012
get\040Src_Z.a\012
get\040Src_Z.d[0]\012
get\040Src2.R.d[0]\012
get\040Src2.R.r\012
get\040Src2.r\012
get\040Src2.R\012
get\040Src2.R.a\012
get\040src2.R.a\012
get\040src2.R.r\012
get\040src2.R.d[0]\012
get\040Sum.a\012
get\040Sum.r\012
get\040Sum.d[0]\012
set\040Sum.a\0400\012
cycle\012
set\040Reset\0400\012
cycle\012
get\040Sum.r\012
get\040Sum.a\012
get\040Sum.d[0]\012
get\040src.R\012
get\040src.R.a\012
get\040src.R.d\012
get\040src.R.d[0]\012
get\040src.R.r\012
set\040Reset\012
set\040Reset\0401\012
cycle\012
get\040Src_Z.a\012
get\040Src_Z.r\012
get\040Src_Z.d[0]\012
get\040src2.R.d[0]\012
get\040src2.R.a\012
get\040src2.R.r\012
set\040src2.R.a\012
set\040src2.R.r\0401\012
set\040Src_Z.r\0401\012
get\040Sum.a\012
get\040Sum.r\012
get\040Sum.d[0]\012
cycle\012
set\040Reset\0400\012
cycle\012
get\040Sum.r\012
set\040Reset\0401\012
cycle\012
get\040Src_Z.a\012
get\040Src_Z.r\012
get\040Src_Z.d[0]\012
src2.R.d[0]\012
get\040src2.R.d[0]\012
get\040src2.R.a\012
get\040src2.R.r\012
get\040Sum.a\012
get\040Sum.r\012
get\040Sum.d[0]\012
set\040Sum.a\0400\012
set\040src2.R.r\0401\012
set\040Src_Z.r\0401\012
cycle\012
set\040Reset\0400\012
cycle\012
get\040Sum.a\012
get\040Sum.r\012
get\040Sum.d[0]\012
Src_Z.a\012
get\040Src_Z.a\012
get\040Src_Z.r\012
get\040Src_Z.d[0]\012
source\040test.cmd\012
get\040Src_Z.a\012
get\040Src_Z.r\012
get\040Src_Z.d[0]\012
source\040test.cmd\012
get\040Reset\012
set\040Reset\0400\012
cycle\012
get\040R.a\012
get\040R.r\012
source\040test.cmd\012
get\040B_out.r\012
get\040B_out.d[0]\012
get\040B_out.a\012
set\040Reset\0400\012
cycle\012
get\040R.r\012
get\040R.a\012
get\040R.d[0]\012
get\040L.d[0]\012
get\040L.d[1]\012
get\040B_out.d[0]\012
get\040B_out.d[1]\012
get\040B_out.a\012
get\040B_out.r\012
get\040L.r\012
get\040L.a\012
get\040tmp_arr[0]\012
get\040R.tmp_arr[0]\012
get\040add.tmp_arr[0]\012
\012
\012
\012
get\040add.tmp_arr[0]\012
get\040add.in1[0]\012
get\040add.L1.d[0]\012
source\040test.cmd\012
get\040add.L.a\012
source\040test.cmd\012
source\040test.cmd\012
set\040Reset\0401\012
cycle\012
get\040L.a\012
source\040test.cmd\012
get\040R.[1]\012
get\040R.d[1]\012
source\040test.cmd\012
source\040test_accum.cmd\012
set\040Reset\0400\012
cycle\012
get\040R.a\012
get\040R.r\012
get\040R.d[0]\012
source\040test.cmd\012
source\040test.cmd\012
get\040add.L1.a\012
get\040add.pu;se\012
get\040add.pulse\012
source\040test.cmd\012
source\040test.cmd\012
get\040Src_Z.a\012
get\040Src_Z.d[0]\012
get\040Src_Z.r\012
get\040B_out.r\012
get\040B_out.d\012
get\040B_out.d[0]\012
get\040B_out.r\012
set\040Reset\0400\012
cycle\012
get\040B_out.a\012
get\040B_out.d[0]\012
get\040Reset\012
set\040Reset\0401\012
cycle\012
get\040B_out\012
get\040B_out.d\012
get\040B_out.d[0]\012
get\040B_out.r\012
get\040B_out.a\012
get\040L.r\012
get\040L.a\012
get\040R.a\012
set\040Reset\0400\012
cycle\012
get\040R.d[0]\012
source\040test.cmd\012
get\040B_out.d\012
get\040B_out.d[0]\012
source\040test.cmd\012
get\040R.d[1]\012
get\040R.d[2]\012
get\040B_out.d[0]\012
get\040B_out.d[1]\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
get\040R.d[0]\012
source\040test.cmd\012
get\040R.d[2]\012
exit\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
get\040Mrg.d[0]\012
get\040Mrg.d[1]\012
get\040Mrg.d[2]\012
source\040test.cmd\012
get\040Mrg.d[1]\012
get\040Mrg.d[2]\012
get\040Mrg.d[2]\012
get\040Y.d[0]\012
get\040Mrg.a\012
get\040Mrg.r\012
source\040test.cmd\012
source\040test.cmd\012
get\040Y.a\012
get\040Y.r\012
get\040Y.a\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
set\040Reset\0401\012
cycle\012
get\040Y.a\012
get\040Y.d\012
get\040Y.d[0]\012
get\040Y.r\012
get\040ibuff.L.a\012
get\040ibuff.L.r\012
get\040ibuff.L.d[0]\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
get\040B_out.d[0]\012
get\040B_out.d[0]\012
source\040test.cmd\012
source\040test_accum.scr\012
ls\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
set\040C.d[0]\0400\012
cycle\012
get\040R.d[1]\012
get\040R.d[1]\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
mode\040reset\012
set\040Reset\0401\012
cycle\012
set\040C.d[0]\012
set\040C.d[0]\0400\012
\040set\040L.d[0]\0401\012
set\040L.r\0401\012
cycle\012
mode\040run\012
set\040Y.a\0400\012
cycle\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
source\040test.cmd\012
\012
\012
\012
\012
source\040test_accum.txt\012
source\040test_accum.txt\012
