
---------- Begin Simulation Statistics ----------
simSeconds                                   0.002375                       # Number of seconds simulated (Second)
simTicks                                   2374925000                       # Number of ticks simulated (Tick)
finalTick                                  3365157000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     20.82                       # Real time elapsed on the host (Second)
hostTickRate                                114085968                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     680116                       # Number of bytes of host memory used (Byte)
simInsts                                      7311417                       # Number of instructions simulated (Count)
simOps                                        8489946                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   351221                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     407834                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          4749850                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         6595739                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        6846302                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     30                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                32278                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             21289                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples             4745759                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.442615                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.256736                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   2896465     61.03%     61.03% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    339486      7.15%     68.19% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    316644      6.67%     74.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    297464      6.27%     81.13% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    323128      6.81%     87.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    184626      3.89%     91.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    109839      2.31%     94.14% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    118396      2.49%     96.63% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    159711      3.37%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               4745759                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    2809      0.98%      0.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                  52531     18.42%     19.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     19.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                 177437     62.22%     81.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     81.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     81.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     81.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     81.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     81.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     81.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     81.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     81.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     81.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     81.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     81.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     81.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     81.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     81.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     81.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     81.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     81.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     81.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     81.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     81.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     81.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     81.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     81.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     81.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     81.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     81.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     81.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     81.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     81.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     81.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     81.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     81.62% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  52372     18.36%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    45      0.02%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       340736      4.98%      4.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       2330656     34.04%     39.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     39.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     39.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     39.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     39.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     39.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     39.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     39.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     39.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     39.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     39.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd       916598     13.39%     52.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     52.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu      1752190     25.59%     78.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     78.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        53824      0.79%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1394673     20.37%     99.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite        57625      0.84%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        6846302                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.441372                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              285194                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.041657                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  9607655                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 2443366                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         2424637                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                  9115931                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                 4184664                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses         4164594                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     2432919                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                     4357841                       # Number of vector alu accesses (Count)
system.cpu.numInsts                           6846215                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1394642                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                        86                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   3                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1452256                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                          14530                       # Number of branches executed (Count)
system.cpu.numStoreInsts                        57614                       # Number of stores executed (Count)
system.cpu.numRate                           1.441354                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                              37                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            4091                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     5654039                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       6563470                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.840081                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.840081                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.190362                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.190362                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    4695507                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   2202830                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                    9948145                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                     1021980                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    1022166                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   8166769                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        1138730                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores         57759                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads         1417                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        11252                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                   14633                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted             14574                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               485                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                14094                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                    9                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                   14084                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999290                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       1                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups              45                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               45                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            1                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           29089                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               483                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      4741682                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.384207                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.925261                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         3757733     79.25%     79.25% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          116563      2.46%     81.71% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           15921      0.34%     82.04% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3            2166      0.05%     82.09% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           52328      1.10%     83.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           39512      0.83%     84.03% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           13994      0.30%     84.32% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           29989      0.63%     84.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          713476     15.05%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      4741682                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              5654039                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                6563470                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1190799                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1133321                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                      14403                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions          4156118                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     3544581                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       340184      5.18%      5.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      2314358     35.26%     40.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            1      0.00%     40.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     40.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     40.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     40.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     40.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     40.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     40.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     40.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     40.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     40.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd       915008     13.94%     54.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     54.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu      1749296     26.65%     81.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     81.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     81.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        53824      0.82%     81.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     81.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1133321     17.27%     99.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        57478      0.88%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      6563470                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        713476                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        1034471                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           1034471                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       1034471                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          1034471                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       160254                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          160254                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       160254                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         160254                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  13072700486                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  13072700486                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  13072700486                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  13072700486                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      1194725                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       1194725                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      1194725                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      1194725                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.134135                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.134135                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.134135                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.134135                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 81574.877919                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 81574.877919                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 81574.877919                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 81574.877919                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs      2007223                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        39082                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      51.359270                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        26908                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             26908                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        80378                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         80378                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        80378                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        80378                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        79876                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        79876                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        79876                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        79876                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   6616241986                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   6616241986                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   6616241986                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   6616241986                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.066857                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.066857                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.066857                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.066857                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 82831.413516                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 82831.413516                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 82831.413516                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 82831.413516                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  79873                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      1003904                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         1003904                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       133343                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        133343                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  10842151500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  10842151500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      1137247                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      1137247                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.117251                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.117251                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 81310.241258                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 81310.241258                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        80378                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        80378                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        52965                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        52965                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   4412604000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   4412604000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.046573                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.046573                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 83311.696403                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 83311.696403                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data        30567                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total          30567                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        26911                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        26911                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   2230548986                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   2230548986                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data        57478                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total        57478                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.468197                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.468197                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 82886.142693                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 82886.142693                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        26911                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        26911                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   2203637986                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   2203637986                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.468197                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.468197                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 81886.142693                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 81886.142693                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3365157000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               639921                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              79873                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               8.011731                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          328                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          683                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            4858773                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           4858773                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3365157000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   217674                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               3652091                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    584163                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                291184                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    647                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                14042                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     2                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                6600402                       # Number of instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             371358                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        5705345                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                       14633                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches              14085                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       4373752                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1298                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    369712                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                     9                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            4745759                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.395487                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.875613                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  3744362     78.90%     78.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      771      0.02%     78.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   135175      2.85%     81.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                     1365      0.03%     81.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    62496      1.32%     83.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    14728      0.31%     83.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   135249      2.85%     86.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      593      0.01%     86.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   651020     13.72%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              4745759                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.003081                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.201163                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         369672                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            369672                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        369672                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           369672                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst           40                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total              40                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst           40                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total             40                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst      3083000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      3083000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst      3083000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      3083000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       369712                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        369712                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       369712                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       369712                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000108                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000108                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000108                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000108                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst        77075                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total        77075                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst        77075                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total        77075                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks           38                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                38                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst            3                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total             3                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst            3                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total            3                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst           37                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total           37                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst           37                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total           37                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      2872000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      2872000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      2872000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      2872000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000100                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000100                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000100                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000100                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 77621.621622                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 77621.621622                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 77621.621622                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 77621.621622                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                     38                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       369672                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          369672                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst           40                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total            40                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst      3083000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      3083000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       369712                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       369712                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000108                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000108                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst        77075                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total        77075                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst            3                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total            3                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst           37                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total           37                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      2872000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      2872000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000100                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000100                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 77621.621622                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 77621.621622                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3365157000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                 5827                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                 38                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             153.342105                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::3          256                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            1478886                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           1478886                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3365157000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       647                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    1856182                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   107433                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                6595743                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                    8                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  1138730                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                   57759                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     66340                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    16942                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             12                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            475                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect           10                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  485                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  6590159                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 6589231                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   4187150                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   5538514                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.387250                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.756006                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                         592                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    5408                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  12                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    291                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                13455                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  39067                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1133321                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             39.065983                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            79.819800                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 867214     76.52%     76.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                11852      1.05%     77.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 8569      0.76%     78.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  357      0.03%     78.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 2254      0.20%     78.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 1516      0.13%     78.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 1318      0.12%     78.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 2024      0.18%     78.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 3866      0.34%     79.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 3125      0.28%     79.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              42771      3.77%     83.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              26497      2.34%     85.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                435      0.04%     85.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              10201      0.90%     86.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              71155      6.28%     92.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               7792      0.69%     93.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               8845      0.78%     94.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               8385      0.74%     95.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1192      0.11%     95.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               4056      0.36%     95.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               2043      0.18%     95.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                572      0.05%     95.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                333      0.03%     95.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                439      0.04%     95.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249              23394      2.06%     97.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               1821      0.16%     98.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                582      0.05%     98.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               5911      0.52%     98.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                524      0.05%     98.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               1059      0.09%     98.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            13219      1.17%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1183                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1133321                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   3365157000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   3365157000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   3365157000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   3365157000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   3365157000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    647                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   329109                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 3026093                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    713783                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                676127                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                6598115                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 83627                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 445089                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  37744                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   2720                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             7889442                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    18660002                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  4444025                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                  5534007                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps               7846598                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    42848                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1863198                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         10618750                       # The number of ROB reads (Count)
system.cpu.rob.writes                        13189353                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  5654039                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    6563470                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandMisses::cpu.inst                   37                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                79876                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   79913                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                  37                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               79876                       # number of overall misses (Count)
system.l2.overallMisses::total                  79913                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst         2814500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      6496363000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         6499177500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst        2814500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     6496363000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        6499177500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                 37                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              79876                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 79913                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                37                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             79876                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                79913                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total                     1                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total                    1                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 76067.567568                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 81330.599930                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    81328.163127                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 76067.567568                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 81330.599930                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   81328.163127                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                26051                       # number of writebacks (Count)
system.l2.writebacks::total                     26051                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst               37                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            79876                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               79913                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst              37                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           79876                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              79913                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst      2434500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   5697633000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     5700067500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst      2434500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   5697633000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    5700067500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total                 1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total                1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 65797.297297                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 71330.975512                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 71328.413400                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 65797.297297                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 71330.975512                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 71328.413400                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          79974                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           63                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             63                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.misses::cpu.inst            37                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total               37                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst      2814500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total      2814500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst           37                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total             37                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 76067.567568                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 76067.567568                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst           37                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total           37                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst      2434500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      2434500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 65797.297297                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 65797.297297                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::cpu.data            26911                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               26911                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   2163248000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     2163248000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          26911                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             26911                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 80385.269964                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 80385.269964                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        26911                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           26911                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   1894138000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   1894138000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 70385.269964                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 70385.269964                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.misses::cpu.data        52965                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           52965                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   4333115000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   4333115000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        52965                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         52965                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total             1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 81810.912867                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 81810.912867                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        52965                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        52965                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   3803495000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   3803495000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 71811.479279                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 71811.479279                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks           38                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total               38                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks           38                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total           38                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        26908                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            26908                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        26908                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        26908                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3365157000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       163692                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      79974                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.046815                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       5.911000                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        21.962853                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      4068.126148                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.001443                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.005362                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.993195                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  328                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 3010                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  758                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    1358566                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   1358566                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3365157000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     26051.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples        37.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     79875.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000105816500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         1617                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         1618                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              180820                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              24452                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       79912                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      26051                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     79912                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    26051                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.40                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      26.53                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 79912                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                26051                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   27034                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   28066                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   22472                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    2338                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     53                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     73                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    554                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   1512                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   1598                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   1629                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   1620                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   1625                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   1652                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   1625                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   1657                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   1750                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   1665                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   1667                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   2191                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   1644                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   1888                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   1636                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         1618                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      49.445612                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     45.219640                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     31.600530                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-31            241     14.89%     14.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-63          1236     76.39%     91.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-95            80      4.94%     96.23% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-127           30      1.85%     98.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-159            8      0.49%     98.58% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-191            4      0.25%     98.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-223            3      0.19%     99.01% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::224-255           13      0.80%     99.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-415            1      0.06%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::416-447            1      0.06%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::544-575            1      0.06%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          1618                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         1617                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.104515                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.097135                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.516640                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             1538     95.11%     95.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               19      1.18%     96.29% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               44      2.72%     99.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                8      0.49%     99.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                2      0.12%     99.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                6      0.37%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          1617                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 5114368                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              1667264                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              2153486110.08768702                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              702028064.04412770                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    2374930000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      22412.82                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst         2368                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      5112000                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      1666752                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 997084.118445845670                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 2152489025.969241142273                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 701812478.288788080215                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst           37                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        79875                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        26051                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst       855000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   2404560000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks  59332598500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     23108.11                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     30104.04                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   2277555.51                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst         2432                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      5112000                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        5114432                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         2432                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         2432                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      1667264                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      1667264                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst           38                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        79875                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           79913                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        26051                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          26051                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        1024032                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     2152489026                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        2153513058                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      1024032                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1024032                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    702028064                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        702028064                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    702028064                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       1024032                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    2152489026                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2855541122                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                79912                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               26043                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         5158                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         5122                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         5120                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         5120                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         4548                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         4096                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         5116                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         4667                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         5120                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         5120                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         5120                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         5120                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         5120                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         5125                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         5120                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         5120                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         1991                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          905                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         2441                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         1051                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         1199                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         1921                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         1025                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         1495                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         1933                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         2011                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          475                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         2433                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         2486                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         2449                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         2100                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               907065000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             399560000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         2405415000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                11350.80                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           30100.80                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               73950                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              23755                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            92.54                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           91.21                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         8251                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   821.885347                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   710.598635                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   311.472443                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          149      1.81%      1.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          512      6.21%      8.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          451      5.47%     13.48% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          398      4.82%     18.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          443      5.37%     23.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          318      3.85%     27.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          417      5.05%     32.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          353      4.28%     36.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5210     63.14%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         8251                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               5114368                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten            1666752                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             2153.486110                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              701.812478                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   22.31                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               16.82                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               5.48                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               92.21                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3365157000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        28131600                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        14937120                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      278167260                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy      62775720                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 187465200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    768651840                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    265109760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    1605238500                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   675.911239                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    678135000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF     79300000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1618594500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        30816240                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        16379220                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      292540080                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy      73158300                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 187465200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    768584010                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    265165920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    1634108970                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   688.067611                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    677728000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF     79300000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1618999000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3365157000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               53000                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         26051                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             53650                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              26911                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             26911                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          53001                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       239524                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  239524                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      6781568                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  6781568                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              79912                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    79912    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                79912                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3365157000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           283171500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          412863500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         159613                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        79701                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              53000                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        52959                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean           38                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           106888                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             26911                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            26911                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq             37                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         52965                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          113                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       239622                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 239735                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         4864                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6833984                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 6838848                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           79974                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   1667264                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            159887                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.002101                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.045794                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  159551     99.79%     99.79% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     336      0.21%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              159887                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3365157000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          106858000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy             57000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         119809500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        159824                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        79911                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             336                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          336                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000027                       # Number of seconds simulated (Second)
simTicks                                     27231000                       # Number of ticks simulated (Tick)
finalTick                                  3392388000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.10                       # Real time elapsed on the host (Second)
hostTickRate                                280687277                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681140                       # Number of bytes of host memory used (Byte)
simInsts                                      7321488                       # Number of instructions simulated (Count)
simOps                                        8501950                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 75368768                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   87508666                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                            54462                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                           20849                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      254                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                          18236                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     59                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                 9124                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              5318                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  99                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples               34825                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.523647                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.399443                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     28474     81.76%     81.76% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                      2192      6.29%     88.06% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      1328      3.81%     91.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                       807      2.32%     94.19% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                       665      1.91%     96.10% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                       498      1.43%     97.53% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                       427      1.23%     98.75% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       217      0.62%     99.38% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       217      0.62%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                 34825                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     103     18.76%     18.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     18.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     18.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     18.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     18.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     18.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     18.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     18.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     18.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     18.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     18.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     18.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     18.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     18.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     18.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     18.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     18.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     18.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     18.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     18.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     18.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     18.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     18.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     18.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     18.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     18.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     18.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     18.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     18.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     18.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     18.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     18.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     18.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     18.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     18.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     18.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     18.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     18.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     18.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     18.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     18.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     18.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     18.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     18.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     18.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     18.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    257     46.81%     65.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   189     34.43%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          441      2.42%      2.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu         11471     62.90%     65.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           35      0.19%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            16      0.09%     65.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     65.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     65.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     65.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     65.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     65.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     65.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     65.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     65.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     65.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     65.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     65.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc           13      0.07%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead         4203     23.05%     88.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         2057     11.28%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total          18236                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.334839                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 549                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.030105                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                    71311                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                   29918                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses           16672                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                      595                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                     322                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses             264                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                       18018                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                         326                       # Number of vector alu accesses (Count)
system.cpu.numInsts                             17913                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                          4095                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       324                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                  66                       # Number of nop insts executed (Count)
system.cpu.numRefs                               6114                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                           3103                       # Number of branches executed (Count)
system.cpu.numStoreInsts                         2019                       # Number of stores executed (Count)
system.cpu.numRate                           0.328908                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             166                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           19637                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                       10071                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                         12004                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               5.407805                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          5.407805                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.184918                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.184918                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                      18561                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                     11790                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                        264                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                        2826                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                       2913                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                      2249                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      152                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads           4592                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          2284                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          564                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          134                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                    5273                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted              3717                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               367                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                 1905                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  226                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    1614                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.847244                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     407                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  9                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             586                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 17                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              569                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           82                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts            9345                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             155                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               639                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples        33015                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.363986                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.348978                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           29421     89.11%     89.11% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            1327      4.02%     93.13% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2             605      1.83%     94.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3             295      0.89%     95.86% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4             359      1.09%     96.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             187      0.57%     97.51% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             123      0.37%     97.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7              98      0.30%     98.18% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8             600      1.82%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total        33015                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted                10084                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                  12017                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                        4187                       # Number of memory references committed (Count)
system.cpu.commit.loads                          2640                       # Number of loads committed (Count)
system.cpu.commit.amos                             76                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          76                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                       2189                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions              250                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                       11213                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   199                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           76      0.63%      0.63% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu         7702     64.09%     64.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           31      0.26%     64.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           11      0.09%     65.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     65.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     65.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     65.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     65.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     65.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     65.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     65.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     65.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     65.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     65.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     65.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           10      0.08%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead         2640     21.97%     87.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         1547     12.87%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total        12017                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples           600                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data           4507                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total              4507                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data          4507                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total             4507                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data          727                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total             727                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data          727                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total            727                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data     61925989                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total     61925989                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data     61925989                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total     61925989                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data         5234                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total          5234                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data         5234                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total         5234                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.138900                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.138900                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.138900                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.138900                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 85180.177442                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 85180.177442                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 85180.177442                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 85180.177442                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         2760                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           50                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      55.200000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks          115                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total               115                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          399                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           399                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          399                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          399                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data          328                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total          328                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data          328                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total          328                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data     30632498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total     30632498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data     30632498                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total     30632498                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.062667                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.062667                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.062667                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.062667                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 93391.762195                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 93391.762195                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 93391.762195                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 93391.762195                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                    334                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data         3110                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total            3110                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          653                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           653                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     57574500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     57574500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data         3763                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total         3763                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.173532                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.173532                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 88169.218989                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 88169.218989                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          345                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          345                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          308                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          308                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     28990500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     28990500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.081850                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.081850                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data        94125                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total        94125                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           73                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              73                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       263000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       263000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           76                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           76                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.039474                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.039474                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data 87666.666667                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total 87666.666667                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       260000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       260000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.039474                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.039474                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data 86666.666667                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total 86666.666667                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data         1397                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total           1397                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           74                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           74                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      4351489                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      4351489                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data         1471                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total         1471                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.050306                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.050306                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 58803.905405                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 58803.905405                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           54                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           54                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           20                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           20                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data      1641998                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total      1641998                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.013596                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.013596                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 82099.900000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 82099.900000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     27231000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               533996                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               1358                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             393.222386                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           93                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          921                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses              21574                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses             21574                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     27231000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                     8127                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 21754                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                      3895                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                   383                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    666                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 1513                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    86                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                  23387                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   298                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles               7675                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                          22863                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                        5273                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches               2038                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                         23634                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1498                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  366                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2388                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                      3002                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   199                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples              34825                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.754803                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.097533                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    29959     86.03%     86.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      424      1.22%     87.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      490      1.41%     88.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      467      1.34%     89.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      463      1.33%     91.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      538      1.54%     92.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      314      0.90%     93.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      305      0.88%     94.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                     1865      5.36%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total                34825                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.096820                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.419797                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst           2719                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total              2719                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst          2719                       # number of overall hits (Count)
system.cpu.icache.overallHits::total             2719                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          283                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             283                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          283                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            283                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     22815499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     22815499                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     22815499                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     22815499                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst         3002                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total          3002                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst         3002                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total         3002                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.094270                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.094270                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.094270                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.094270                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 80620.137809                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 80620.137809                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 80620.137809                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 80620.137809                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          166                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            3                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      55.333333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          222                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               222                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           60                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            60                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           60                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           60                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          223                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          223                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          223                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          223                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     17727499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     17727499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     17727499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     17727499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.074284                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.074284                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.074284                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.074284                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 79495.511211                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 79495.511211                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 79495.511211                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 79495.511211                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    222                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst         2719                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total            2719                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          283                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           283                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     22815499                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     22815499                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst         3002                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total         3002                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.094270                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.094270                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 80620.137809                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 80620.137809                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           60                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           60                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          223                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          223                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     17727499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     17727499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.074284                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.074284                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 79495.511211                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 79495.511211                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     27231000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               445630                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                478                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             932.280335                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           77                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          103                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           76                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses              12230                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses             12230                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     27231000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       666                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       6385                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     1044                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                  21169                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   78                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                     4592                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                    2284                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   254                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        63                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                      934                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             13                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect             85                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          643                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  728                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                    17423                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                   16936                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                      8850                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                     14817                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.310969                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.597287                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                         157                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    1957                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  13                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    739                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   53                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     44                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples               2640                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             32.267803                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            73.004813                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                   2197     83.22%     83.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   14      0.53%     83.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                    9      0.34%     84.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                    3      0.11%     84.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    2      0.08%     84.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    1      0.04%     84.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    1      0.04%     84.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  3      0.11%     84.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  3      0.11%     84.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 27      1.02%     85.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                116      4.39%     90.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 35      1.33%     91.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 12      0.45%     91.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 26      0.98%     92.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  8      0.30%     93.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  8      0.30%     93.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                120      4.55%     97.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 26      0.98%     98.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  3      0.11%     99.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  1      0.04%     99.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  3      0.11%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  1      0.04%     99.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  1      0.04%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  3      0.11%     99.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  1      0.04%     99.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               16      0.61%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              692                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                 2640                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     27231000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     27231000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     27231000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  2                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     27231000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON     27231000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    666                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                     8388                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    8490                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           9542                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                      3939                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  3800                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                  22421                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                     8                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    552                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1408                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   1820                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands               20518                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                       30151                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                    23457                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                      239                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps                 11166                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                     9371                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      37                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  11                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                      1776                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                            53556                       # The number of ROB reads (Count)
system.cpu.rob.writes                           44350                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                    10071                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                      12004                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     3                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     21                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                      1                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                        22                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    21                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                     1                       # number of overall hits (Count)
system.l2.overallHits::total                       22                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  202                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                  328                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                     530                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 202                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                 328                       # number of overall misses (Count)
system.l2.overallMisses::total                    530                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        17164500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data        30303500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total           47468000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       17164500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data       30303500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total          47468000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                223                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data                329                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                   552                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               223                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data               329                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                  552                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.905830                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.996960                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.960145                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.905830                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.996960                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.960145                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 84972.772277                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 92388.719512                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    89562.264151                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 84972.772277                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 92388.719512                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   89562.264151                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                  235                       # number of writebacks (Count)
system.l2.writebacks::total                       235                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              202                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data              328                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                 530                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             202                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data             328                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total                530                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     15154500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data     26993500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total       42148000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     15154500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data     26993500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total      42148000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.905830                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.996960                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.960145                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.905830                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.996960                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.960145                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 75022.277228                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 82297.256098                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 79524.528302                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 75022.277228                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 82297.256098                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 79524.528302                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                            712                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks            3                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total              3                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.misses::cpu.data            2                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total               2                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data            2                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total             2                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data            2                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total            2                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data        37000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total        37000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data        18500                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total        18500                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst              21                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 21                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           202                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              202                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     17164500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     17164500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          223                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            223                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.905830                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.905830                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 84972.772277                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 84972.772277                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          202                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          202                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     15154500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     15154500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.905830                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.905830                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 75022.277228                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 75022.277228                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::cpu.data               21                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                  21                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data      1804500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total        1804500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data             21                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                21                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 85928.571429                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 85928.571429                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data           21                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total              21                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data      1594500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total      1594500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 75928.571429                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 75928.571429                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data              1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                 1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data          307                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             307                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data     28499000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     28499000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data          308                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           308                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.996753                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.996753                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 92830.618893                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 92830.618893                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data          307                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          307                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data     25399000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     25399000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.996753                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.996753                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 82732.899023                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 82732.899023                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          222                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              222                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          222                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          222                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks          115                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total              115                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks          115                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total          115                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     27231000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                         8288                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       4808                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.723794                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      92.533678                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        95.441082                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3908.025240                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.022591                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.023301                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.954108                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  223                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 2887                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  986                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                       9592                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                      9592                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     27231000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples       235.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       201.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples       329.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000018178750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           14                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           13                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                1205                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                223                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                         530                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        235                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                       530                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      235                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.82                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.77                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                   530                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  235                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                     280                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     158                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      59                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      24                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     17                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           13                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      39.384615                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     36.994313                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     14.239256                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20-23             2     15.38%     15.38% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-27             1      7.69%     23.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28-31             3     23.08%     46.15% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40-43             1      7.69%     53.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::44-47             2     15.38%     69.23% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-51             1      7.69%     76.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::52-55             1      7.69%     84.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::56-59             1      7.69%     92.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-67             1      7.69%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            13                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           14                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean             17                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.940473                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.519109                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16                9     64.29%     64.29% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18                3     21.43%     85.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                2     14.29%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            14                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                   33920                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                15040                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1245639161.25004578                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              552311703.57313359                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                      27133500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      35468.63                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        12864                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data        21056                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        15104                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 472402776.247658908367                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 773236385.002386927605                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 554661966.141529917717                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          201                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data          329                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          235                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      6858750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     13211000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks    655488500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     34123.13                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     40155.02                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   2789312.77                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        12864                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data        21056                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total          33920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        12864                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        12864                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        15040                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        15040                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          201                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data          329                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total             530                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          235                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            235                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst      472402776                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      773236385                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1245639161                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst    472402776                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     472402776                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    552311704                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        552311704                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    552311704                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst     472402776                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     773236385                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1797950865                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                  530                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 236                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0           31                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1           18                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2           18                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3           73                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4           29                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5           38                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6           19                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7           26                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8           20                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9           38                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10           75                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           36                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12           21                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13           41                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14           18                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15           29                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            6                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            6                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           54                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           37                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7           43                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           36                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           12                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           14                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           18                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                10132250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               2650000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           20069750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                19117.45                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           37867.45                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                 326                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                190                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            61.51                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           80.51                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          240                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   192.533333                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   131.329038                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   202.892512                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          113     47.08%     47.08% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255           65     27.08%     74.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           26     10.83%     85.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           12      5.00%     90.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           10      4.17%     94.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767            5      2.08%     96.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            2      0.83%     97.08% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            6      2.50%     99.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151            1      0.42%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          240                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                 33920                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              15104                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1245.639161                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              554.661966                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   14.06                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                9.73                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               4.33                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               67.36                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     27231000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy          949620                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          493350                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        1799280                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy        772560                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1843920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy     12337080                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy        67680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy      18263490                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   670.687452                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE        93250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF       780000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     26357750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy          842520                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy          417450                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        1984920                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy        469800                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1843920.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy     12319980                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy        82080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy      17960670                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   659.567038                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE       130750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF       780000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     26320250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     27231000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 511                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           235                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               478                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 21                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                21                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            509                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              2                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         1777                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    1777                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port        49088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    49088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                532                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      532    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                  532                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     27231000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             2317500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            2863500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           1245                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          713                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp                533                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty          350                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          222                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict              696                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                21                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               21                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            223                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq           308                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq             2                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp            2                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          667                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port          999                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                   1666                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        28416                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        28608                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                   57024                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                             712                       # Total snoops (Count)
system.tol2bus.snoopTraffic                     15040                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples              1266                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000790                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.028105                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    1265     99.92%     99.92% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                       1      0.08%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                1266                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     27231000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy             892000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            333000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy            499000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests          1110                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests          556                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               1                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
