{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635070075158 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635070075158 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 24 18:07:54 2021 " "Processing started: Sun Oct 24 18:07:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635070075158 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635070075158 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mux5to1 -c Mux5to1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mux5to1 -c Mux5to1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635070075158 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635070075879 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635070075879 ""}
{ "Error" "EVRFX_VERI_PORT_IS_ALREADY_DECLARED" "m0 Mux5to1.v(9) " "Verilog HDL Module Declaration error at Mux5to1.v(9): port \"m0\" is declared more than once" {  } { { "Mux5to1.v" "" { Text "D:/Quartus_Project/2_Lab1.2/Mux5to1.v" 9 0 0 } }  } 0 10134 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1635070088240 ""}
{ "Error" "EVRFX_VERI_PORT_IS_ALREADY_DECLARED" "m1 Mux5to1.v(10) " "Verilog HDL Module Declaration error at Mux5to1.v(10): port \"m1\" is declared more than once" {  } { { "Mux5to1.v" "" { Text "D:/Quartus_Project/2_Lab1.2/Mux5to1.v" 10 0 0 } }  } 0 10134 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1635070088240 ""}
{ "Error" "EVRFX_VERI_PORT_IS_ALREADY_DECLARED" "m2 Mux5to1.v(11) " "Verilog HDL Module Declaration error at Mux5to1.v(11): port \"m2\" is declared more than once" {  } { { "Mux5to1.v" "" { Text "D:/Quartus_Project/2_Lab1.2/Mux5to1.v" 11 0 0 } }  } 0 10134 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1635070088240 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Mux5to1 Mux5to1.v(2) " "Ignored design unit \"Mux5to1\" at Mux5to1.v(2) due to previous errors" {  } { { "Mux5to1.v" "" { Text "D:/Quartus_Project/2_Lab1.2/Mux5to1.v" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1635070088241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5to1.v 0 0 " "Found 0 design units, including 0 entities, in source file mux5to1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635070088241 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4698 " "Peak virtual memory: 4698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635070088381 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 24 18:08:08 2021 " "Processing ended: Sun Oct 24 18:08:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635070088381 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635070088381 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635070088381 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635070088381 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635070089183 ""}
