{:input (genetic.representation/genetic-representation "../mediumcorpus/56541.D1CD4CC3.blif"), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\nmodule presynth(wire0_34, wire1_35, wire2_8_36, wire3_16, wire4_32);\n  wire \\:missing_edge ;\n  input wire0_34;\n  wire wire0_34;\n  wire wire10_17;\n  wire wire10_21;\n  wire wire10_27;\n  wire wire11_12_23;\n  wire wire11_12_24;\n  wire wire11_19;\n  wire wire12_20;\n  wire wire13_14_29;\n  wire wire13_14_30;\n  wire wire13_25;\n  wire wire14_26;\n  wire wire17_31;\n  wire wire18_22_29;\n  wire wire18_33;\n  wire wire19_21;\n  input wire1_35;\n  wire wire1_35;\n  wire wire20_22;\n  wire wire23_34;\n  wire wire24_35;\n  wire wire25_27;\n  wire wire26_28;\n  wire wire28_32;\n  input wire2_8_36;\n  wire wire2_8_36;\n  wire wire30_36;\n  output wire3_16;\n  wire wire3_16;\n  output wire4_32;\n  wire wire4_32;\n  wire wire5;\n  wire wire6;\n  wire wire7;\n  wire wire8_15;\n  wire wire8_33;\n  wire wire9_15;\n  wire wire9_16;\n  wire wire9_31;\n  assign wire8_15 = 4'h8 >> { wire2_8_36, wire8_33 };\n  assign wire9_16 = 4'he >> { wire9_15, wire9_31 };\n  assign wire10_17 = 4'he >> { wire10_27, wire10_21 };\n  assign wire11_19 = 4'h8 >> { wire11_12_24, wire11_12_23 };\n  assign wire12_20 = 4'h6 >> { wire11_12_24, wire11_12_23 };\n  assign wire13_25 = 4'h8 >> { wire13_14_30, wire13_14_29 };\n  assign wire14_26 = 4'h6 >> { wire13_14_30, wire13_14_29 };\n  assign wire5 = 1'h0;\n  assign wire6 = 1'h1;\n  assign wire7 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire30_36 = wire2_8_36;\n  assign wire24_35 = wire1_35;\n  assign wire23_34 = wire0_34;\n  assign wire8_33 = wire18_33;\n  assign wire4_32 = wire28_32;\n  assign wire9_31 = wire17_31;\n  assign wire13_14_30 = wire30_36;\n  assign wire13_14_29 = wire18_22_29;\n  assign wire28_32 = wire26_28;\n  assign wire10_27 = wire25_27;\n  assign wire26_28 = wire14_26;\n  assign wire25_27 = wire13_25;\n  assign wire11_12_24 = wire24_35;\n  assign wire11_12_23 = wire23_34;\n  assign wire18_22_29 = wire20_22;\n  assign wire10_21 = wire19_21;\n  assign wire20_22 = wire12_20;\n  assign wire19_21 = wire11_19;\n  assign wire18_33 = wire18_22_29;\n  assign wire17_31 = wire10_17;\n  assign wire3_16 = wire9_16;\n  assign wire9_15 = wire8_15;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\n(* src = \"/dev/shm/fuzzmount37B880B5/600324A4.v:3.1-78.10\" *)\nmodule postsynth(wire0_34, wire1_35, wire2_8_36, wire3_16, wire4_32);\n  wire _0_;\n  wire _1_;\n  wire _2_;\n  (* src = \"/dev/shm/fuzzmount37B880B5/600324A4.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/dev/shm/fuzzmount37B880B5/600324A4.v:5.9-5.17\" *)\n  input wire0_34;\n  wire wire0_34;\n  (* src = \"/dev/shm/fuzzmount37B880B5/600324A4.v:10.8-10.20\" *)\n  wire wire11_12_23;\n  (* src = \"/dev/shm/fuzzmount37B880B5/600324A4.v:11.8-11.20\" *)\n  wire wire11_12_24;\n  (* src = \"/dev/shm/fuzzmount37B880B5/600324A4.v:15.8-15.20\" *)\n  wire wire13_14_30;\n  (* src = \"/dev/shm/fuzzmount37B880B5/600324A4.v:17.8-17.17\" *)\n  wire wire14_26;\n  (* src = \"/dev/shm/fuzzmount37B880B5/600324A4.v:22.9-22.17\" *)\n  input wire1_35;\n  wire wire1_35;\n  (* src = \"/dev/shm/fuzzmount37B880B5/600324A4.v:25.8-25.17\" *)\n  wire wire23_34;\n  (* src = \"/dev/shm/fuzzmount37B880B5/600324A4.v:26.8-26.17\" *)\n  wire wire24_35;\n  (* src = \"/dev/shm/fuzzmount37B880B5/600324A4.v:28.8-28.17\" *)\n  wire wire26_28;\n  (* src = \"/dev/shm/fuzzmount37B880B5/600324A4.v:29.8-29.17\" *)\n  wire wire28_32;\n  (* src = \"/dev/shm/fuzzmount37B880B5/600324A4.v:30.9-30.19\" *)\n  input wire2_8_36;\n  wire wire2_8_36;\n  (* src = \"/dev/shm/fuzzmount37B880B5/600324A4.v:32.8-32.17\" *)\n  wire wire30_36;\n  (* src = \"/dev/shm/fuzzmount37B880B5/600324A4.v:33.10-33.18\" *)\n  output wire3_16;\n  wire wire3_16;\n  (* src = \"/dev/shm/fuzzmount37B880B5/600324A4.v:35.10-35.18\" *)\n  output wire4_32;\n  wire wire4_32;\n  (* src = \"/dev/shm/fuzzmount37B880B5/600324A4.v:37.8-37.13\" *)\n  wire wire5;\n  (* src = \"/dev/shm/fuzzmount37B880B5/600324A4.v:38.8-38.13\" *)\n  wire wire6;\n  (* src = \"/dev/shm/fuzzmount37B880B5/600324A4.v:39.8-39.13\" *)\n  wire wire7;\n  (* src = \"/dev/shm/fuzzmount37B880B5/600324A4.v:43.8-43.16\" *)\n  wire wire9_16;\n  assign _0_ = ~(wire1_35 ^ wire0_34);\n  assign _1_ = wire2_8_36 & ~(_0_);\n  assign _2_ = wire1_35 & wire0_34;\n  assign wire3_16 = _2_ | _1_;\n  assign wire4_32 = ~(_0_ ^ wire2_8_36);\n  assign \\:missing_edge  = 1'h0;\n  assign wire11_12_23 = wire0_34;\n  assign wire11_12_24 = wire1_35;\n  assign wire13_14_30 = wire2_8_36;\n  assign wire14_26 = wire4_32;\n  assign wire23_34 = wire0_34;\n  assign wire24_35 = wire1_35;\n  assign wire26_28 = wire4_32;\n  assign wire28_32 = wire4_32;\n  assign wire30_36 = wire2_8_36;\n  assign wire5 = 1'h0;\n  assign wire6 = 1'h1;\n  assign wire7 = 1'h0;\n  assign wire9_16 = wire3_16;\nendmodule\n", :proof {:exit 2, :out "", :err "python3.7: can't open file '../SymbiYosys/sbysrc/sby.py': [Errno 2] No such file or directory\n"}}}