

================================================================
== Synthesis Summary Report of 'fde_ip'
================================================================
+ General Information: 
    * Date:           Wed Nov 22 20:46:37 2023
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        fde_ip
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------+--------+-------+---------+--------+----------+---------+------+----------+-----------+----+-----------+-----------+-----+
    |         Modules         |  Issue |       | Latency | Latency| Iteration|         | Trip |          |           |    |           |           |     |
    |         & Loops         |  Type  | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|   BRAM    | DSP|     FF    |    LUT    | URAM|
    +-------------------------+--------+-------+---------+--------+----------+---------+------+----------+-----------+----+-----------+-----------+-----+
    |+ fde_ip                 |  Timing|  -3.19|        -|       -|         -|        -|     -|        no|  128 (45%)|   -|  2897 (2%)|  4211 (7%)|    -|
    | o VITIS_LOOP_46_2       |      II|   7.30|        -|       -|         7|        7|     -|       yes|          -|   -|          -|          -|    -|
    |  + fetch                |       -|   4.05|        1|  10.000|         -|        2|     -|       yes|          -|   -|    2 (~0%)|   14 (~0%)|    -|
    |  + decode               |       -|   2.93|        1|  10.000|         -|        2|     -|       yes|          -|   -|   75 (~0%)|   90 (~0%)|    -|
    |  + execute              |       -|   0.94|        3|  30.000|         -|        4|     -|       yes|          -|   -|  1528 (1%)|  3455 (6%)|    -|
    |  + running_cond_update  |       -|   3.77|        0|   0.000|         -|        1|     -|       yes|          -|   -|          -|   64 (~0%)|    -|
    +-------------------------+--------+-------+---------+--------+----------+---------+------+----------+-----------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+-------------------+
| Interface     | Data Width | Address Width | Offset | Register | Resource Estimate |
+---------------+------------+---------------+--------+----------+-------------------+
| s_axi_control | 32         | 19            | 16     | 0        | BRAM=128          |
+---------------+------------+---------------+--------+----------+-------------------+

* S_AXILITE Registers
+---------------+---------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register            | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+---------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL                | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER                | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER              | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR              | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | start_pc            | 0x10   | 32    | W      | Data signal of start_pc          |                                                                      |
| s_axi_control | nb_instruction      | 0x18   | 32    | R      | Data signal of nb_instruction    |                                                                      |
| s_axi_control | nb_instruction_ctrl | 0x1c   | 32    | R      | Control signal of nb_instruction | 0=nb_instruction_ap_vld                                              |
+---------------+---------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------------+-----------+---------------+
| Argument       | Direction | Datatype      |
+----------------+-----------+---------------+
| start_pc       | in        | unsigned int  |
| code_ram       | in        | unsigned int* |
| nb_instruction | out       | unsigned int* |
+----------------+-----------+---------------+

* SW-to-HW Mapping
+----------------+---------------+----------+-----------------------------------------------+
| Argument       | HW Interface  | HW Type  | HW Info                                       |
+----------------+---------------+----------+-----------------------------------------------+
| start_pc       | s_axi_control | register | name=start_pc offset=0x10 range=32            |
| code_ram       | s_axi_control | memory   | name=code_ram offset=262144 range=262144      |
| nb_instruction | s_axi_control | register | name=nb_instruction offset=0x18 range=32      |
| nb_instruction | s_axi_control | register | name=nb_instruction_ctrl offset=0x1c range=32 |
+----------------+---------------+----------+-----------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.


================================================================
== Bind Op Report
================================================================
+-------------------------+-----+--------+-----------+-----+--------+---------+
| Name                    | DSP | Pragma | Variable  | Op  | Impl   | Latency |
+-------------------------+-----+--------+-----------+-----+--------+---------+
| + fde_ip                | 0   |        |           |     |        |         |
|  + execute              | 0   |        |           |     |        |         |
|    npc4_fu_4318_p2      |     |        | npc4      | add | fabric | 0       |
|    result_2_fu_4330_p2  |     |        | result_2  | add | fabric | 0       |
|    result_16_fu_4442_p2 |     |        | result_16 | add | fabric | 0       |
|    result_4_fu_4479_p2  |     |        | result_4  | sub | fabric | 0       |
|    result_5_fu_4483_p2  |     |        | result_5  | add | fabric | 0       |
|    grp_fu_3999_p2       |     |        | add_ln162 | add | fabric | 0       |
|    grp_fu_4006_p2       |     |        | add_ln159 | add | fabric | 0       |
|    grp_fu_4006_p2       |     |        | add_ln156 | add | fabric | 0       |
|    grp_fu_3999_p2       |     |        | add_ln155 | add | fabric | 0       |
|    grp_fu_4006_p2       |     |        | add_ln151 | add | fabric | 0       |
|    add_ln147_fu_4528_p2 |     |        | add_ln147 | add | fabric | 0       |
|    grp_fu_4006_p2       |     |        | add_ln148 | add | fabric | 0       |
|    grp_fu_4006_p2       |     |        | add_ln142 | add | fabric | 0       |
|    grp_fu_4006_p2       |     |        | add_ln165 | add | fabric | 0       |
+-------------------------+-----+--------+-----------+-----+--------+---------+


================================================================
== Storage Report
================================================================
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |           |           |      |      |        |          |      |         | Banks            |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + fde_ip          |           |           | 128  | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface | s_axilite | 128  |      |        |          |      |         |                  |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+----------------------------------+-----------------------------------------+
| Type            | Options                          | Location                                |
+-----------------+----------------------------------+-----------------------------------------+
| inline          |                                  | decode.cpp:8 in decode_instruction      |
| inline          |                                  | decode.cpp:20 in decode_immediate       |
| inline          | off                              | decode.cpp:43 in decode                 |
| inline          |                                  | execute.cpp:17 in read_reg              |
| inline          |                                  | execute.cpp:25 in write_reg             |
| inline          |                                  | execute.cpp:35 in compute_branch_result |
| inline          |                                  | execute.cpp:52 in compute_op_result     |
| inline          |                                  | execute.cpp:92 in compute_result        |
| inline          |                                  | execute.cpp:138 in compute_next_pc      |
| inline          | off                              | execute.cpp:175 in execute              |
| inline          | off                              | fde_ip.cpp:20 in running_cond_update    |
| inline          | off                              | fde_ip.cpp:25 in statistic_update       |
| interface       | s_axilite port=start_pc          | fde_ip.cpp:32 in fde_ip, start_pc       |
| interface       | s_axilite port=code_ram          | fde_ip.cpp:33 in fde_ip, code_ram       |
| interface       | s_axilite port=nb_instruction    | fde_ip.cpp:34 in fde_ip, nb_instruction |
| interface       | s_axilite port=return            | fde_ip.cpp:35 in fde_ip, return         |
| array_partition | variable=reg_file dim=1 complete | fde_ip.cpp:38 in fde_ip, reg_file       |
| pipeline        | II=6                             | fde_ip.cpp:47 in fde_ip                 |
| inline          | off                              | fetch.cpp:14 in fetch                   |
| inline          |                                  | immediate.cpp:4 in i_immediate          |
| inline          |                                  | immediate.cpp:11 in s_immediate         |
| inline          |                                  | immediate.cpp:18 in b_immediate         |
| inline          |                                  | immediate.cpp:25 in u_immediate         |
| inline          |                                  | immediate.cpp:33 in j_immediate         |
| inline          |                                  | type.cpp:5 in type_00                   |
| inline          |                                  | type.cpp:19 in type_01                  |
| inline          |                                  | type.cpp:33 in type_10                  |
| inline          |                                  | type.cpp:47 in type_11                  |
| inline          |                                  | type.cpp:61 in type                     |
+-----------------+----------------------------------+-----------------------------------------+


