Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/Project/fifo/tb_fifo_isim_beh.exe -prj D:/Project/fifo/tb_fifo_beh.prj work.tb_fifo work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Project/fifo/counter.v" into library work
Analyzing Verilog file "D:/Project/fifo/fifo.v" into library work
Analyzing Verilog file "D:/Project/fifo/tb_fifo.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module FDP
Compiling module FDC
Compiling module counter(WIDTH=2)
Compiling module fifo(WIDTH=3,BUF_WIDTH=2)
Compiling module tb_fifo
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable D:/Project/fifo/tb_fifo_isim_beh.exe
Fuse Memory Usage: 29456 KB
Fuse CPU Usage: 311 ms
