--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml logibone_test.twx logibone_test.ncd -o logibone_test.twr
logibone_test.pcf -ucf logibone_ra3.ucf

Design file:              logibone_test.ncd
Physical constraint file: logibone_test.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.21 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PER_CLK50 = PERIOD TIMEGRP "clk50_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.010ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.990ns (334.448MHz) (Tdcmper_CLKOUT)
  Physical resource: pll0/dcm_sp_inst/CLK2X
  Logical resource: pll0/dcm_sp_inst/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: pll0/clk2x
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll0/dcm_sp_inst/CLKIN
  Logical resource: pll0/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll0/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll0/dcm_sp_inst/CLKIN
  Logical resource: pll0/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll0/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PER_CLK100 = PERIOD TIMEGRP "clk100_grp" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 136 paths analyzed, 52 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Paths for end point gpmc2wishbone/address_bridge_15 (SLICE_X20Y48.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_bridge_0 (FF)
  Destination:          gpmc2wishbone/address_bridge_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.467ns (Levels of Logic = 4)
  Clock Path Skew:      0.040ns (0.668 - 0.628)
  Source Clock:         GPMC_CLK_BUFGP falling at 10.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_bridge_0 to gpmc2wishbone/address_bridge_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y45.AQ      Tcko                  0.525   gpmc2wishbone/address_bridge<3>
                                                       gpmc2wishbone/address_bridge_0
    SLICE_X20Y45.A3      net (fanout=2)        0.960   gpmc2wishbone/address_bridge<0>
    SLICE_X20Y45.COUT    Topcya                0.474   gpmc2wishbone/address_bridge<3>
                                                       gpmc2wishbone/Mcount_address_bridge_lut<0>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<3>
    SLICE_X20Y46.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<3>
    SLICE_X20Y46.COUT    Tbyp                  0.093   gpmc2wishbone/address_bridge<7>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X20Y47.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X20Y47.COUT    Tbyp                  0.093   gpmc2wishbone/address_bridge<11>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X20Y48.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X20Y48.CLK     Tcinck                0.313   gpmc2wishbone/address_bridge<15>
                                                       gpmc2wishbone/Mcount_address_bridge_xor<15>
                                                       gpmc2wishbone/address_bridge_15
    -------------------------------------------------  ---------------------------
    Total                                      2.467ns (1.498ns logic, 0.969ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_bridge_4 (FF)
  Destination:          gpmc2wishbone/address_bridge_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.935ns (Levels of Logic = 3)
  Clock Path Skew:      0.038ns (0.668 - 0.630)
  Source Clock:         GPMC_CLK_BUFGP falling at 10.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_bridge_4 to gpmc2wishbone/address_bridge_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.AQ      Tcko                  0.525   gpmc2wishbone/address_bridge<7>
                                                       gpmc2wishbone/address_bridge_4
    SLICE_X20Y46.A4      net (fanout=2)        0.524   gpmc2wishbone/address_bridge<4>
    SLICE_X20Y46.COUT    Topcya                0.474   gpmc2wishbone/address_bridge<7>
                                                       gpmc2wishbone/Mcount_address_bridge_lut<4>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X20Y47.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X20Y47.COUT    Tbyp                  0.093   gpmc2wishbone/address_bridge<11>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X20Y48.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X20Y48.CLK     Tcinck                0.313   gpmc2wishbone/address_bridge<15>
                                                       gpmc2wishbone/Mcount_address_bridge_xor<15>
                                                       gpmc2wishbone/address_bridge_15
    -------------------------------------------------  ---------------------------
    Total                                      1.935ns (1.405ns logic, 0.530ns route)
                                                       (72.6% logic, 27.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_bridge_3 (FF)
  Destination:          gpmc2wishbone/address_bridge_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.799ns (Levels of Logic = 4)
  Clock Path Skew:      0.040ns (0.668 - 0.628)
  Source Clock:         GPMC_CLK_BUFGP falling at 10.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_bridge_3 to gpmc2wishbone/address_bridge_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y45.DQ      Tcko                  0.525   gpmc2wishbone/address_bridge<3>
                                                       gpmc2wishbone/address_bridge_3
    SLICE_X20Y45.D5      net (fanout=2)        0.454   gpmc2wishbone/address_bridge<3>
    SLICE_X20Y45.COUT    Topcyd                0.312   gpmc2wishbone/address_bridge<3>
                                                       gpmc2wishbone/Mcount_address_bridge_lut<3>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<3>
    SLICE_X20Y46.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<3>
    SLICE_X20Y46.COUT    Tbyp                  0.093   gpmc2wishbone/address_bridge<7>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X20Y47.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X20Y47.COUT    Tbyp                  0.093   gpmc2wishbone/address_bridge<11>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X20Y48.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X20Y48.CLK     Tcinck                0.313   gpmc2wishbone/address_bridge<15>
                                                       gpmc2wishbone/Mcount_address_bridge_xor<15>
                                                       gpmc2wishbone/address_bridge_15
    -------------------------------------------------  ---------------------------
    Total                                      1.799ns (1.336ns logic, 0.463ns route)
                                                       (74.3% logic, 25.7% route)

--------------------------------------------------------------------------------

Paths for end point gpmc2wishbone/address_bridge_13 (SLICE_X20Y48.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_bridge_0 (FF)
  Destination:          gpmc2wishbone/address_bridge_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.457ns (Levels of Logic = 4)
  Clock Path Skew:      0.040ns (0.668 - 0.628)
  Source Clock:         GPMC_CLK_BUFGP falling at 10.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_bridge_0 to gpmc2wishbone/address_bridge_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y45.AQ      Tcko                  0.525   gpmc2wishbone/address_bridge<3>
                                                       gpmc2wishbone/address_bridge_0
    SLICE_X20Y45.A3      net (fanout=2)        0.960   gpmc2wishbone/address_bridge<0>
    SLICE_X20Y45.COUT    Topcya                0.474   gpmc2wishbone/address_bridge<3>
                                                       gpmc2wishbone/Mcount_address_bridge_lut<0>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<3>
    SLICE_X20Y46.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<3>
    SLICE_X20Y46.COUT    Tbyp                  0.093   gpmc2wishbone/address_bridge<7>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X20Y47.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X20Y47.COUT    Tbyp                  0.093   gpmc2wishbone/address_bridge<11>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X20Y48.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X20Y48.CLK     Tcinck                0.303   gpmc2wishbone/address_bridge<15>
                                                       gpmc2wishbone/Mcount_address_bridge_xor<15>
                                                       gpmc2wishbone/address_bridge_13
    -------------------------------------------------  ---------------------------
    Total                                      2.457ns (1.488ns logic, 0.969ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_bridge_4 (FF)
  Destination:          gpmc2wishbone/address_bridge_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.925ns (Levels of Logic = 3)
  Clock Path Skew:      0.038ns (0.668 - 0.630)
  Source Clock:         GPMC_CLK_BUFGP falling at 10.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_bridge_4 to gpmc2wishbone/address_bridge_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.AQ      Tcko                  0.525   gpmc2wishbone/address_bridge<7>
                                                       gpmc2wishbone/address_bridge_4
    SLICE_X20Y46.A4      net (fanout=2)        0.524   gpmc2wishbone/address_bridge<4>
    SLICE_X20Y46.COUT    Topcya                0.474   gpmc2wishbone/address_bridge<7>
                                                       gpmc2wishbone/Mcount_address_bridge_lut<4>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X20Y47.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X20Y47.COUT    Tbyp                  0.093   gpmc2wishbone/address_bridge<11>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X20Y48.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X20Y48.CLK     Tcinck                0.303   gpmc2wishbone/address_bridge<15>
                                                       gpmc2wishbone/Mcount_address_bridge_xor<15>
                                                       gpmc2wishbone/address_bridge_13
    -------------------------------------------------  ---------------------------
    Total                                      1.925ns (1.395ns logic, 0.530ns route)
                                                       (72.5% logic, 27.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_bridge_3 (FF)
  Destination:          gpmc2wishbone/address_bridge_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.789ns (Levels of Logic = 4)
  Clock Path Skew:      0.040ns (0.668 - 0.628)
  Source Clock:         GPMC_CLK_BUFGP falling at 10.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_bridge_3 to gpmc2wishbone/address_bridge_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y45.DQ      Tcko                  0.525   gpmc2wishbone/address_bridge<3>
                                                       gpmc2wishbone/address_bridge_3
    SLICE_X20Y45.D5      net (fanout=2)        0.454   gpmc2wishbone/address_bridge<3>
    SLICE_X20Y45.COUT    Topcyd                0.312   gpmc2wishbone/address_bridge<3>
                                                       gpmc2wishbone/Mcount_address_bridge_lut<3>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<3>
    SLICE_X20Y46.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<3>
    SLICE_X20Y46.COUT    Tbyp                  0.093   gpmc2wishbone/address_bridge<7>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X20Y47.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X20Y47.COUT    Tbyp                  0.093   gpmc2wishbone/address_bridge<11>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X20Y48.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X20Y48.CLK     Tcinck                0.303   gpmc2wishbone/address_bridge<15>
                                                       gpmc2wishbone/Mcount_address_bridge_xor<15>
                                                       gpmc2wishbone/address_bridge_13
    -------------------------------------------------  ---------------------------
    Total                                      1.789ns (1.326ns logic, 0.463ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------

Paths for end point gpmc2wishbone/address_bridge_14 (SLICE_X20Y48.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_bridge_0 (FF)
  Destination:          gpmc2wishbone/address_bridge_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.426ns (Levels of Logic = 4)
  Clock Path Skew:      0.040ns (0.668 - 0.628)
  Source Clock:         GPMC_CLK_BUFGP falling at 10.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_bridge_0 to gpmc2wishbone/address_bridge_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y45.AQ      Tcko                  0.525   gpmc2wishbone/address_bridge<3>
                                                       gpmc2wishbone/address_bridge_0
    SLICE_X20Y45.A3      net (fanout=2)        0.960   gpmc2wishbone/address_bridge<0>
    SLICE_X20Y45.COUT    Topcya                0.474   gpmc2wishbone/address_bridge<3>
                                                       gpmc2wishbone/Mcount_address_bridge_lut<0>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<3>
    SLICE_X20Y46.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<3>
    SLICE_X20Y46.COUT    Tbyp                  0.093   gpmc2wishbone/address_bridge<7>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X20Y47.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X20Y47.COUT    Tbyp                  0.093   gpmc2wishbone/address_bridge<11>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X20Y48.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X20Y48.CLK     Tcinck                0.272   gpmc2wishbone/address_bridge<15>
                                                       gpmc2wishbone/Mcount_address_bridge_xor<15>
                                                       gpmc2wishbone/address_bridge_14
    -------------------------------------------------  ---------------------------
    Total                                      2.426ns (1.457ns logic, 0.969ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_bridge_4 (FF)
  Destination:          gpmc2wishbone/address_bridge_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.894ns (Levels of Logic = 3)
  Clock Path Skew:      0.038ns (0.668 - 0.630)
  Source Clock:         GPMC_CLK_BUFGP falling at 10.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_bridge_4 to gpmc2wishbone/address_bridge_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.AQ      Tcko                  0.525   gpmc2wishbone/address_bridge<7>
                                                       gpmc2wishbone/address_bridge_4
    SLICE_X20Y46.A4      net (fanout=2)        0.524   gpmc2wishbone/address_bridge<4>
    SLICE_X20Y46.COUT    Topcya                0.474   gpmc2wishbone/address_bridge<7>
                                                       gpmc2wishbone/Mcount_address_bridge_lut<4>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X20Y47.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X20Y47.COUT    Tbyp                  0.093   gpmc2wishbone/address_bridge<11>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X20Y48.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X20Y48.CLK     Tcinck                0.272   gpmc2wishbone/address_bridge<15>
                                                       gpmc2wishbone/Mcount_address_bridge_xor<15>
                                                       gpmc2wishbone/address_bridge_14
    -------------------------------------------------  ---------------------------
    Total                                      1.894ns (1.364ns logic, 0.530ns route)
                                                       (72.0% logic, 28.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_bridge_3 (FF)
  Destination:          gpmc2wishbone/address_bridge_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.758ns (Levels of Logic = 4)
  Clock Path Skew:      0.040ns (0.668 - 0.628)
  Source Clock:         GPMC_CLK_BUFGP falling at 10.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_bridge_3 to gpmc2wishbone/address_bridge_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y45.DQ      Tcko                  0.525   gpmc2wishbone/address_bridge<3>
                                                       gpmc2wishbone/address_bridge_3
    SLICE_X20Y45.D5      net (fanout=2)        0.454   gpmc2wishbone/address_bridge<3>
    SLICE_X20Y45.COUT    Topcyd                0.312   gpmc2wishbone/address_bridge<3>
                                                       gpmc2wishbone/Mcount_address_bridge_lut<3>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<3>
    SLICE_X20Y46.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<3>
    SLICE_X20Y46.COUT    Tbyp                  0.093   gpmc2wishbone/address_bridge<7>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X20Y47.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<7>
    SLICE_X20Y47.COUT    Tbyp                  0.093   gpmc2wishbone/address_bridge<11>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X20Y48.CIN     net (fanout=1)        0.003   gpmc2wishbone/Mcount_address_bridge_cy<11>
    SLICE_X20Y48.CLK     Tcinck                0.272   gpmc2wishbone/address_bridge<15>
                                                       gpmc2wishbone/Mcount_address_bridge_xor<15>
                                                       gpmc2wishbone/address_bridge_14
    -------------------------------------------------  ---------------------------
    Total                                      1.758ns (1.295ns logic, 0.463ns route)
                                                       (73.7% logic, 26.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PER_CLK100 = PERIOD TIMEGRP "clk100_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point gpmc2wishbone/address_bridge_15 (SLICE_X20Y48.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.525ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gpmc2wishbone/address_bridge_15 (FF)
  Destination:          gpmc2wishbone/address_bridge_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.525ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         GPMC_CLK_BUFGP falling at 30.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gpmc2wishbone/address_bridge_15 to gpmc2wishbone/address_bridge_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y48.DQ      Tcko                  0.234   gpmc2wishbone/address_bridge<15>
                                                       gpmc2wishbone/address_bridge_15
    SLICE_X20Y48.D6      net (fanout=2)        0.027   gpmc2wishbone/address_bridge<15>
    SLICE_X20Y48.CLK     Tah         (-Th)    -0.264   gpmc2wishbone/address_bridge<15>
                                                       gpmc2wishbone/Mcount_address_bridge_lut<15>
                                                       gpmc2wishbone/Mcount_address_bridge_xor<15>
                                                       gpmc2wishbone/address_bridge_15
    -------------------------------------------------  ---------------------------
    Total                                      0.525ns (0.498ns logic, 0.027ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point gpmc2wishbone/address_bridge_1 (SLICE_X20Y45.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gpmc2wishbone/address_bridge_1 (FF)
  Destination:          gpmc2wishbone/address_bridge_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.536ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         GPMC_CLK_BUFGP falling at 30.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gpmc2wishbone/address_bridge_1 to gpmc2wishbone/address_bridge_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y45.BQ      Tcko                  0.234   gpmc2wishbone/address_bridge<3>
                                                       gpmc2wishbone/address_bridge_1
    SLICE_X20Y45.B5      net (fanout=2)        0.065   gpmc2wishbone/address_bridge<1>
    SLICE_X20Y45.CLK     Tah         (-Th)    -0.237   gpmc2wishbone/address_bridge<3>
                                                       gpmc2wishbone/Mcount_address_bridge_lut<1>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<3>
                                                       gpmc2wishbone/address_bridge_1
    -------------------------------------------------  ---------------------------
    Total                                      0.536ns (0.471ns logic, 0.065ns route)
                                                       (87.9% logic, 12.1% route)

--------------------------------------------------------------------------------

Paths for end point gpmc2wishbone/address_bridge_5 (SLICE_X20Y46.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gpmc2wishbone/address_bridge_5 (FF)
  Destination:          gpmc2wishbone/address_bridge_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.536ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         GPMC_CLK_BUFGP falling at 30.000ns
  Destination Clock:    GPMC_CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gpmc2wishbone/address_bridge_5 to gpmc2wishbone/address_bridge_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y46.BQ      Tcko                  0.234   gpmc2wishbone/address_bridge<7>
                                                       gpmc2wishbone/address_bridge_5
    SLICE_X20Y46.B5      net (fanout=2)        0.065   gpmc2wishbone/address_bridge<5>
    SLICE_X20Y46.CLK     Tah         (-Th)    -0.237   gpmc2wishbone/address_bridge<7>
                                                       gpmc2wishbone/Mcount_address_bridge_lut<5>
                                                       gpmc2wishbone/Mcount_address_bridge_cy<7>
                                                       gpmc2wishbone/address_bridge_5
    -------------------------------------------------  ---------------------------
    Total                                      0.536ns (0.471ns logic, 0.065ns route)
                                                       (87.9% logic, 12.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PER_CLK100 = PERIOD TIMEGRP "clk100_grp" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: GPMC_CLK_BUFGP/BUFG/I0
  Logical resource: GPMC_CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: GPMC_CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: gpmc2wishbone/readdata<10>/CLK0
  Logical resource: gpmc2wishbone/readdata_10/CK0
  Location pin: OLOGIC_X12Y58.CLK0
  Clock network: GPMC_CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: gpmc2wishbone/readdata<11>/CLK0
  Logical resource: gpmc2wishbone/readdata_11/CK0
  Location pin: OLOGIC_X12Y34.CLK0
  Clock network: GPMC_CLK_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll0_clk2x = PERIOD TIMEGRP "pll0_clk2x" TS_PER_CLK50 / 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11369 paths analyzed, 2501 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.451ns.
--------------------------------------------------------------------------------

Paths for end point gpio2/output_0 (SLICE_X12Y30.CE), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_7 (FF)
  Destination:          gpio2/output_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.185ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.687 - 0.718)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_7 to gpio2/output_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y43.DQ      Tcko                  0.525   gpmc2wishbone/address<7>
                                                       gpmc2wishbone/address_7
    SLICE_X18Y33.C1      net (fanout=5)        2.328   gpmc2wishbone/address<7>
    SLICE_X18Y33.C       Tilo                  0.235   intercon0/wbs_readdata<12>LogicTrst1
                                                       intercon0/cs_vector<0><15>1
    SLICE_X10Y15.D6      net (fanout=22)       2.185   intercon0/cs_vector<0><15>1
    SLICE_X10Y15.D       Tilo                  0.235   intercon0/wbm_strobe<2>1
                                                       intercon0/wbm_strobe<2>1_1
    SLICE_X8Y15.A4       net (fanout=1)        0.513   intercon0/wbm_strobe<2>1
    SLICE_X8Y15.A        Tilo                  0.254   gpio2/_n0059_inv
                                                       gpio2/_n0059_inv211
    SLICE_X12Y30.CE      net (fanout=2)        1.597   gpio2/_n0059_inv
    SLICE_X12Y30.CLK     Tceck                 0.313   gpio2/output<3>
                                                       gpio2/output_0
    -------------------------------------------------  ---------------------------
    Total                                      8.185ns (1.562ns logic, 6.623ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_12 (FF)
  Destination:          gpio2/output_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.037ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.687 - 0.716)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_12 to gpio2/output_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y37.AQ      Tcko                  0.430   gpmc2wishbone/address<15>
                                                       gpmc2wishbone/address_12
    SLICE_X21Y37.A4      net (fanout=21)       0.930   gpmc2wishbone/address<12>
    SLICE_X21Y37.A       Tilo                  0.259   gpmc2wishbone/address<15>
                                                       intercon0/cs_vector<0><15>1_SW0
    SLICE_X18Y33.C6      net (fanout=2)        1.086   N8
    SLICE_X18Y33.C       Tilo                  0.235   intercon0/wbs_readdata<12>LogicTrst1
                                                       intercon0/cs_vector<0><15>1
    SLICE_X10Y15.D6      net (fanout=22)       2.185   intercon0/cs_vector<0><15>1
    SLICE_X10Y15.D       Tilo                  0.235   intercon0/wbm_strobe<2>1
                                                       intercon0/wbm_strobe<2>1_1
    SLICE_X8Y15.A4       net (fanout=1)        0.513   intercon0/wbm_strobe<2>1
    SLICE_X8Y15.A        Tilo                  0.254   gpio2/_n0059_inv
                                                       gpio2/_n0059_inv211
    SLICE_X12Y30.CE      net (fanout=2)        1.597   gpio2/_n0059_inv
    SLICE_X12Y30.CLK     Tceck                 0.313   gpio2/output<3>
                                                       gpio2/output_0
    -------------------------------------------------  ---------------------------
    Total                                      8.037ns (1.726ns logic, 6.311ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_10 (FF)
  Destination:          gpio2/output_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.961ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.687 - 0.716)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_10 to gpio2/output_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y37.CMUX    Tshcko                0.518   gpmc2wishbone/address<15>
                                                       gpmc2wishbone/address_10
    SLICE_X21Y37.A1      net (fanout=4)        0.766   gpmc2wishbone/address<10>
    SLICE_X21Y37.A       Tilo                  0.259   gpmc2wishbone/address<15>
                                                       intercon0/cs_vector<0><15>1_SW0
    SLICE_X18Y33.C6      net (fanout=2)        1.086   N8
    SLICE_X18Y33.C       Tilo                  0.235   intercon0/wbs_readdata<12>LogicTrst1
                                                       intercon0/cs_vector<0><15>1
    SLICE_X10Y15.D6      net (fanout=22)       2.185   intercon0/cs_vector<0><15>1
    SLICE_X10Y15.D       Tilo                  0.235   intercon0/wbm_strobe<2>1
                                                       intercon0/wbm_strobe<2>1_1
    SLICE_X8Y15.A4       net (fanout=1)        0.513   intercon0/wbm_strobe<2>1
    SLICE_X8Y15.A        Tilo                  0.254   gpio2/_n0059_inv
                                                       gpio2/_n0059_inv211
    SLICE_X12Y30.CE      net (fanout=2)        1.597   gpio2/_n0059_inv
    SLICE_X12Y30.CLK     Tceck                 0.313   gpio2/output<3>
                                                       gpio2/output_0
    -------------------------------------------------  ---------------------------
    Total                                      7.961ns (1.814ns logic, 6.147ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Paths for end point gpio2/output_2 (SLICE_X12Y30.CE), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_7 (FF)
  Destination:          gpio2/output_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.141ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.687 - 0.718)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_7 to gpio2/output_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y43.DQ      Tcko                  0.525   gpmc2wishbone/address<7>
                                                       gpmc2wishbone/address_7
    SLICE_X18Y33.C1      net (fanout=5)        2.328   gpmc2wishbone/address<7>
    SLICE_X18Y33.C       Tilo                  0.235   intercon0/wbs_readdata<12>LogicTrst1
                                                       intercon0/cs_vector<0><15>1
    SLICE_X10Y15.D6      net (fanout=22)       2.185   intercon0/cs_vector<0><15>1
    SLICE_X10Y15.D       Tilo                  0.235   intercon0/wbm_strobe<2>1
                                                       intercon0/wbm_strobe<2>1_1
    SLICE_X8Y15.A4       net (fanout=1)        0.513   intercon0/wbm_strobe<2>1
    SLICE_X8Y15.A        Tilo                  0.254   gpio2/_n0059_inv
                                                       gpio2/_n0059_inv211
    SLICE_X12Y30.CE      net (fanout=2)        1.597   gpio2/_n0059_inv
    SLICE_X12Y30.CLK     Tceck                 0.269   gpio2/output<3>
                                                       gpio2/output_2
    -------------------------------------------------  ---------------------------
    Total                                      8.141ns (1.518ns logic, 6.623ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_12 (FF)
  Destination:          gpio2/output_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.993ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.687 - 0.716)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_12 to gpio2/output_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y37.AQ      Tcko                  0.430   gpmc2wishbone/address<15>
                                                       gpmc2wishbone/address_12
    SLICE_X21Y37.A4      net (fanout=21)       0.930   gpmc2wishbone/address<12>
    SLICE_X21Y37.A       Tilo                  0.259   gpmc2wishbone/address<15>
                                                       intercon0/cs_vector<0><15>1_SW0
    SLICE_X18Y33.C6      net (fanout=2)        1.086   N8
    SLICE_X18Y33.C       Tilo                  0.235   intercon0/wbs_readdata<12>LogicTrst1
                                                       intercon0/cs_vector<0><15>1
    SLICE_X10Y15.D6      net (fanout=22)       2.185   intercon0/cs_vector<0><15>1
    SLICE_X10Y15.D       Tilo                  0.235   intercon0/wbm_strobe<2>1
                                                       intercon0/wbm_strobe<2>1_1
    SLICE_X8Y15.A4       net (fanout=1)        0.513   intercon0/wbm_strobe<2>1
    SLICE_X8Y15.A        Tilo                  0.254   gpio2/_n0059_inv
                                                       gpio2/_n0059_inv211
    SLICE_X12Y30.CE      net (fanout=2)        1.597   gpio2/_n0059_inv
    SLICE_X12Y30.CLK     Tceck                 0.269   gpio2/output<3>
                                                       gpio2/output_2
    -------------------------------------------------  ---------------------------
    Total                                      7.993ns (1.682ns logic, 6.311ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_10 (FF)
  Destination:          gpio2/output_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.917ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.687 - 0.716)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_10 to gpio2/output_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y37.CMUX    Tshcko                0.518   gpmc2wishbone/address<15>
                                                       gpmc2wishbone/address_10
    SLICE_X21Y37.A1      net (fanout=4)        0.766   gpmc2wishbone/address<10>
    SLICE_X21Y37.A       Tilo                  0.259   gpmc2wishbone/address<15>
                                                       intercon0/cs_vector<0><15>1_SW0
    SLICE_X18Y33.C6      net (fanout=2)        1.086   N8
    SLICE_X18Y33.C       Tilo                  0.235   intercon0/wbs_readdata<12>LogicTrst1
                                                       intercon0/cs_vector<0><15>1
    SLICE_X10Y15.D6      net (fanout=22)       2.185   intercon0/cs_vector<0><15>1
    SLICE_X10Y15.D       Tilo                  0.235   intercon0/wbm_strobe<2>1
                                                       intercon0/wbm_strobe<2>1_1
    SLICE_X8Y15.A4       net (fanout=1)        0.513   intercon0/wbm_strobe<2>1
    SLICE_X8Y15.A        Tilo                  0.254   gpio2/_n0059_inv
                                                       gpio2/_n0059_inv211
    SLICE_X12Y30.CE      net (fanout=2)        1.597   gpio2/_n0059_inv
    SLICE_X12Y30.CLK     Tceck                 0.269   gpio2/output<3>
                                                       gpio2/output_2
    -------------------------------------------------  ---------------------------
    Total                                      7.917ns (1.770ns logic, 6.147ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Paths for end point gpio2/output_3 (SLICE_X12Y30.CE), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_7 (FF)
  Destination:          gpio2/output_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.138ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.687 - 0.718)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_7 to gpio2/output_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y43.DQ      Tcko                  0.525   gpmc2wishbone/address<7>
                                                       gpmc2wishbone/address_7
    SLICE_X18Y33.C1      net (fanout=5)        2.328   gpmc2wishbone/address<7>
    SLICE_X18Y33.C       Tilo                  0.235   intercon0/wbs_readdata<12>LogicTrst1
                                                       intercon0/cs_vector<0><15>1
    SLICE_X10Y15.D6      net (fanout=22)       2.185   intercon0/cs_vector<0><15>1
    SLICE_X10Y15.D       Tilo                  0.235   intercon0/wbm_strobe<2>1
                                                       intercon0/wbm_strobe<2>1_1
    SLICE_X8Y15.A4       net (fanout=1)        0.513   intercon0/wbm_strobe<2>1
    SLICE_X8Y15.A        Tilo                  0.254   gpio2/_n0059_inv
                                                       gpio2/_n0059_inv211
    SLICE_X12Y30.CE      net (fanout=2)        1.597   gpio2/_n0059_inv
    SLICE_X12Y30.CLK     Tceck                 0.266   gpio2/output<3>
                                                       gpio2/output_3
    -------------------------------------------------  ---------------------------
    Total                                      8.138ns (1.515ns logic, 6.623ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_12 (FF)
  Destination:          gpio2/output_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.990ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.687 - 0.716)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_12 to gpio2/output_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y37.AQ      Tcko                  0.430   gpmc2wishbone/address<15>
                                                       gpmc2wishbone/address_12
    SLICE_X21Y37.A4      net (fanout=21)       0.930   gpmc2wishbone/address<12>
    SLICE_X21Y37.A       Tilo                  0.259   gpmc2wishbone/address<15>
                                                       intercon0/cs_vector<0><15>1_SW0
    SLICE_X18Y33.C6      net (fanout=2)        1.086   N8
    SLICE_X18Y33.C       Tilo                  0.235   intercon0/wbs_readdata<12>LogicTrst1
                                                       intercon0/cs_vector<0><15>1
    SLICE_X10Y15.D6      net (fanout=22)       2.185   intercon0/cs_vector<0><15>1
    SLICE_X10Y15.D       Tilo                  0.235   intercon0/wbm_strobe<2>1
                                                       intercon0/wbm_strobe<2>1_1
    SLICE_X8Y15.A4       net (fanout=1)        0.513   intercon0/wbm_strobe<2>1
    SLICE_X8Y15.A        Tilo                  0.254   gpio2/_n0059_inv
                                                       gpio2/_n0059_inv211
    SLICE_X12Y30.CE      net (fanout=2)        1.597   gpio2/_n0059_inv
    SLICE_X12Y30.CLK     Tceck                 0.266   gpio2/output<3>
                                                       gpio2/output_3
    -------------------------------------------------  ---------------------------
    Total                                      7.990ns (1.679ns logic, 6.311ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gpmc2wishbone/address_10 (FF)
  Destination:          gpio2/output_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.914ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.687 - 0.716)
  Source Clock:         clk_100Mhz rising at 0.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gpmc2wishbone/address_10 to gpio2/output_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y37.CMUX    Tshcko                0.518   gpmc2wishbone/address<15>
                                                       gpmc2wishbone/address_10
    SLICE_X21Y37.A1      net (fanout=4)        0.766   gpmc2wishbone/address<10>
    SLICE_X21Y37.A       Tilo                  0.259   gpmc2wishbone/address<15>
                                                       intercon0/cs_vector<0><15>1_SW0
    SLICE_X18Y33.C6      net (fanout=2)        1.086   N8
    SLICE_X18Y33.C       Tilo                  0.235   intercon0/wbs_readdata<12>LogicTrst1
                                                       intercon0/cs_vector<0><15>1
    SLICE_X10Y15.D6      net (fanout=22)       2.185   intercon0/cs_vector<0><15>1
    SLICE_X10Y15.D       Tilo                  0.235   intercon0/wbm_strobe<2>1
                                                       intercon0/wbm_strobe<2>1_1
    SLICE_X8Y15.A4       net (fanout=1)        0.513   intercon0/wbm_strobe<2>1
    SLICE_X8Y15.A        Tilo                  0.254   gpio2/_n0059_inv
                                                       gpio2/_n0059_inv211
    SLICE_X12Y30.CE      net (fanout=2)        1.597   gpio2/_n0059_inv
    SLICE_X12Y30.CLK     Tceck                 0.266   gpio2/output<3>
                                                       gpio2/output_3
    -------------------------------------------------  ---------------------------
    Total                                      7.914ns (1.767ns logic, 6.147ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll0_clk2x = PERIOD TIMEGRP "pll0_clk2x" TS_PER_CLK50 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_SDRAM_Controller/Mshreg_state_FSM_FFd12 (SLICE_X0Y45.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.349ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SDRAM_Controller/state_FSM_FFd14 (FF)
  Destination:          Inst_SDRAM_Controller/Mshreg_state_FSM_FFd12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.350ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.043 - 0.042)
  Source Clock:         clk_100Mhz rising at 10.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SDRAM_Controller/state_FSM_FFd14 to Inst_SDRAM_Controller/Mshreg_state_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y46.AQ       Tcko                  0.198   Inst_SDRAM_Controller/pending_refresh
                                                       Inst_SDRAM_Controller/state_FSM_FFd14
    SLICE_X0Y45.AI       net (fanout=2)        0.122   Inst_SDRAM_Controller/state_FSM_FFd13-In
    SLICE_X0Y45.CLK      Tdh         (-Th)    -0.030   Inst_SDRAM_Controller/state_FSM_FFd18
                                                       Inst_SDRAM_Controller/Mshreg_state_FSM_FFd12
    -------------------------------------------------  ---------------------------
    Total                                      0.350ns (0.228ns logic, 0.122ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SDRAM_Controller/Mshreg_state_FSM_FFd14-In (SLICE_X0Y45.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.383ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SDRAM_Controller/state_FSM_FFd17 (FF)
  Destination:          Inst_SDRAM_Controller/Mshreg_state_FSM_FFd14-In (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.384ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.043 - 0.042)
  Source Clock:         clk_100Mhz rising at 10.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SDRAM_Controller/state_FSM_FFd17 to Inst_SDRAM_Controller/Mshreg_state_FSM_FFd14-In
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y46.DMUX     Tshcko                0.244   Inst_SDRAM_Controller/pending_refresh
                                                       Inst_SDRAM_Controller/state_FSM_FFd17
    SLICE_X0Y45.BI       net (fanout=1)        0.111   Inst_SDRAM_Controller/state_FSM_FFd16-In
    SLICE_X0Y45.CLK      Tdh         (-Th)    -0.029   Inst_SDRAM_Controller/state_FSM_FFd18
                                                       Inst_SDRAM_Controller/Mshreg_state_FSM_FFd14-In
    -------------------------------------------------  ---------------------------
    Total                                      0.384ns (0.273ns logic, 0.111ns route)
                                                       (71.1% logic, 28.9% route)

--------------------------------------------------------------------------------

Paths for end point reg0/reg_in_d_3_4 (SLICE_X2Y15.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.394ns (requirement - (clock path skew + uncertainty - data path))
  Source:               debug_long_register_116 (FF)
  Destination:          reg0/reg_in_d_3_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clk_100Mhz rising at 10.000ns
  Destination Clock:    clk_100Mhz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: debug_long_register_116 to reg0/reg_in_d_3_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y15.AQ       Tcko                  0.198   debug_long_register<119>
                                                       debug_long_register_116
    SLICE_X2Y15.AX       net (fanout=1)        0.150   debug_long_register<116>
    SLICE_X2Y15.CLK      Tckdi       (-Th)    -0.048   reg0/reg_in_d_3<7>
                                                       reg0/reg_in_d_3_4
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.246ns logic, 0.150ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll0_clk2x = PERIOD TIMEGRP "pll0_clk2x" TS_PER_CLK50 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mem_0/ram0/Mram_RAM1/CLKA
  Logical resource: mem_0/ram0/Mram_RAM1/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: clk_100Mhz
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: mem_0/ram0/Mram_RAM1/CLKB
  Logical resource: mem_0/ram0/Mram_RAM1/CLKB
  Location pin: RAMB16_X1Y18.CLKB
  Clock network: clk_100Mhz
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: mem_0/ram0/Mram_RAM2/CLKA
  Logical resource: mem_0/ram0/Mram_RAM2/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: clk_100Mhz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_PER_CLK50
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PER_CLK50                   |     20.000ns|      8.000ns|     16.902ns|            0|            0|            0|        11369|
| TS_pll0_clk2x                 |     10.000ns|      8.451ns|          N/A|            0|            0|        11369|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock GPMC_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
GPMC_CLK       |         |         |         |    2.462|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock OSC_FPGA
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC_FPGA       |    8.451|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 11505 paths, 0 nets, and 3705 connections

Design statistics:
   Minimum period:   8.451ns{1}   (Maximum frequency: 118.329MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jan 29 16:19:31 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 228 MB



