

================================================================
== Vivado HLS Report for 'arp_server'
================================================================
* Date:           Thu Aug  5 18:55:55 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        ARP_hls_prj
* Solution:       ultrascale_plus
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.10 ns | 3.337 ns |   0.20 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        7|        7| 23.359 ns | 23.359 ns |    1|    1| dataflow |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 10, States = { 1 2 3 4 5 6 7 8 9 10 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%networkMask_V_c44 = alloca i32, align 4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:365]   --->   Operation 11 'alloca' 'networkMask_V_c44' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 81> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%gatewayIP_V_c43 = alloca i32, align 4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:364]   --->   Operation 12 'alloca' 'gatewayIP_V_c43' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 81> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%myIpAddress_V_c42 = alloca i32, align 4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:363]   --->   Operation 13 'alloca' 'myIpAddress_V_c42' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 81> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%myIpAddress_V_c41 = alloca i32, align 4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:363]   --->   Operation 14 'alloca' 'myIpAddress_V_c41' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 81> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%networkMask_V_c = alloca i32, align 4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:365]   --->   Operation 15 'alloca' 'networkMask_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 81> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%gatewayIP_V_c = alloca i32, align 4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:364]   --->   Operation 16 'alloca' 'gatewayIP_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 81> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%myIpAddress_V_c40 = alloca i32, align 4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:363]   --->   Operation 17 'alloca' 'myIpAddress_V_c40' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 81> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%myIpAddress_V_c = alloca i32, align 4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:363]   --->   Operation 18 'alloca' 'myIpAddress_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 81> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%myMacAddress_V_c = alloca i48, align 8" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:362]   --->   Operation 19 'alloca' 'myMacAddress_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 81> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 1.45>
ST_2 : Operation 20 [1/1] (1.45ns)   --->   "call fastcc void @arp_server.entry174(i48* %myMacAddress_V, i32* %myIpAddress_V, i32* %gatewayIP_V, i32* %networkMask_V, i48* %myMacAddress_V_c, i32* %myIpAddress_V_c, i32* %myIpAddress_V_c40, i32* %gatewayIP_V_c, i32* %networkMask_V_c)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:369]   --->   Operation 20 'call' <Predicate = true> <Delay = 1.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.98>
ST_3 : Operation 21 [2/2] (0.98ns)   --->   "call fastcc void @arp_pkg_receiver(i512* %arpDataIn_V_data_V, i64* %arpDataIn_V_keep_V, i1* %arpDataIn_V_last_V, i32* nocapture %myIpAddress_V_c40, i32* %myIpAddress_V_c41) noinline" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:411]   --->   Operation 21 'call' <Predicate = true> <Delay = 0.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 22 [1/2] (0.00ns)   --->   "call fastcc void @arp_pkg_receiver(i512* %arpDataIn_V_data_V, i64* %arpDataIn_V_keep_V, i1* %arpDataIn_V_last_V, i32* nocapture %myIpAddress_V_c40, i32* %myIpAddress_V_c41) noinline" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:411]   --->   Operation 22 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.72>
ST_5 : Operation 23 [3/3] (0.72ns)   --->   "call fastcc void @genARPDiscovery(i32* %macIpEncode_req_V_V, i56* %macIpEncode_rsp_V, i1* %arp_scan_V, i32* %myIpAddress_V_c)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:403]   --->   Operation 23 'call' <Predicate = true> <Delay = 0.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 24 [3/3] (0.00ns)   --->   "call fastcc void @arp_pkg_sender(i512* %arpDataOut_V_data_V, i64* %arpDataOut_V_keep_V, i1* %arpDataOut_V_last_V, i48* nocapture %myMacAddress_V_c, i32* nocapture %myIpAddress_V_c41, i32* nocapture %gatewayIP_V_c, i32* nocapture %networkMask_V_c, i32* %myIpAddress_V_c42, i32* %gatewayIP_V_c43, i32* %networkMask_V_c44) noinline" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:417]   --->   Operation 24 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 25 [2/3] (0.00ns)   --->   "call fastcc void @genARPDiscovery(i32* %macIpEncode_req_V_V, i56* %macIpEncode_rsp_V, i1* %arp_scan_V, i32* %myIpAddress_V_c)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:403]   --->   Operation 25 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 26 [2/3] (0.00ns)   --->   "call fastcc void @arp_pkg_sender(i512* %arpDataOut_V_data_V, i64* %arpDataOut_V_keep_V, i1* %arpDataOut_V_last_V, i48* nocapture %myMacAddress_V_c, i32* nocapture %myIpAddress_V_c41, i32* nocapture %gatewayIP_V_c, i32* nocapture %networkMask_V_c, i32* %myIpAddress_V_c42, i32* %gatewayIP_V_c43, i32* %networkMask_V_c44) noinline" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:417]   --->   Operation 26 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 27 [1/3] (0.00ns)   --->   "call fastcc void @genARPDiscovery(i32* %macIpEncode_req_V_V, i56* %macIpEncode_rsp_V, i1* %arp_scan_V, i32* %myIpAddress_V_c)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:403]   --->   Operation 27 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 28 [1/3] (0.00ns)   --->   "call fastcc void @arp_pkg_sender(i512* %arpDataOut_V_data_V, i64* %arpDataOut_V_keep_V, i1* %arpDataOut_V_last_V, i48* nocapture %myMacAddress_V_c, i32* nocapture %myIpAddress_V_c41, i32* nocapture %gatewayIP_V_c, i32* nocapture %networkMask_V_c, i32* %myIpAddress_V_c42, i32* %gatewayIP_V_c43, i32* %networkMask_V_c44) noinline" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:417]   --->   Operation 28 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 29 [3/3] (0.00ns)   --->   "call fastcc void @arp_table([256 x i48]* %arpTable_macAddress_V, [256 x i32]* %arpTable_ipAddress_V, [256 x i1]* %arpTable_valid_V, i32* nocapture %myIpAddress_V_c42, i32* nocapture %gatewayIP_V_c43, i32* nocapture %networkMask_V_c44) noinline" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:426]   --->   Operation 29 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 30 [2/3] (0.00ns)   --->   "call fastcc void @arp_table([256 x i48]* %arpTable_macAddress_V, [256 x i32]* %arpTable_ipAddress_V, [256 x i1]* %arpTable_valid_V, i32* nocapture %myIpAddress_V_c42, i32* nocapture %gatewayIP_V_c43, i32* nocapture %networkMask_V_c44) noinline" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:426]   --->   Operation 30 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:369]   --->   Operation 31 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 32 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @arpReplyFifo_OC_V_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, i192* @arpReplyFifo_V, i192* @arpReplyFifo_V)"   --->   Operation 32 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i192* @arpReplyFifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 34 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @arpRequestFifo_OC_V_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, i32* @arpRequestFifo_V_V, i32* @arpRequestFifo_V_V)"   --->   Operation 34 'specchannel' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @arpRequestFifo_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @arpTableInsertFifo_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, i81* @arpTableInsertFifo_V, i81* @arpTableInsertFifo_V)"   --->   Operation 36 'specchannel' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i81* @arpTableInsertFifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @macIpEncode_i_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, i32* @macIpEncode_i_V_V, i32* @macIpEncode_i_V_V)"   --->   Operation 38 'specchannel' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @macIpEncode_i_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @macIpEncode_rsp_i_OC, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, i49* @macIpEncode_rsp_i_V, i49* @macIpEncode_rsp_i_V)"   --->   Operation 40 'specchannel' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i49* @macIpEncode_rsp_i_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i56* %macIpEncode_rsp_V), !map !199"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %arpDataIn_V_data_V), !map !206"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %arpDataIn_V_keep_V), !map !210"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %arpDataIn_V_last_V), !map !214"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %macIpEncode_req_V_V), !map !218"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %arpDataOut_V_data_V), !map !222"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %arpDataOut_V_keep_V), !map !226"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %arpDataOut_V_last_V), !map !230"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x i48]* %arpTable_macAddress_V), !map !234"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %arpTable_ipAddress_V), !map !240"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x i1]* %arpTable_valid_V), !map !244"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %arp_scan_V), !map !248"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i48* %myMacAddress_V), !map !252"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %myIpAddress_V), !map !256"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %gatewayIP_V), !map !260"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %networkMask_V), !map !264"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @arp_server_str) nounwind"   --->   Operation 58 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str23, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:368]   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i48* %myMacAddress_V, [8 x i8]* @p_str24, i32 1, i32 1, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:371]   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %myIpAddress_V, [8 x i8]* @p_str24, i32 1, i32 1, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:372]   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %gatewayIP_V, [8 x i8]* @p_str24, i32 1, i32 1, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:373]   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %networkMask_V, [8 x i8]* @p_str24, i32 1, i32 1, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:374]   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %arpDataIn_V_data_V, i64* %arpDataIn_V_keep_V, i1* %arpDataIn_V_last_V, [5 x i8]* @p_str25, i32 1, i32 1, [5 x i8]* @p_str26, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:377]   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %arpDataOut_V_data_V, i64* %arpDataOut_V_keep_V, i1* %arpDataOut_V_last_V, [5 x i8]* @p_str25, i32 1, i32 1, [5 x i8]* @p_str26, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:378]   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %macIpEncode_req_V_V, [5 x i8]* @p_str25, i32 1, i32 1, [5 x i8]* @p_str26, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:379]   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i56* %macIpEncode_rsp_V, [5 x i8]* @p_str25, i32 1, i32 1, [5 x i8]* @p_str26, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:380]   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %arp_scan_V, [10 x i8]* @p_str27, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [10 x i8]* @p_str27, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:382]   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i48]* %arpTable_macAddress_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:383]   --->   Operation 69 'specmemcore' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i32]* %arpTable_ipAddress_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:383]   --->   Operation 70 'specmemcore' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecMemCore([256 x i1]* %arpTable_valid_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:383]   --->   Operation 71 'specmemcore' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([256 x i48]* %arpTable_macAddress_V, [256 x i32]* %arpTable_ipAddress_V, [256 x i1]* %arpTable_valid_V, [10 x i8]* @p_str27, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [10 x i8]* @p_str27, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:383]   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @myMacAddress_OC_V_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i48* %myMacAddress_V_c, i48* %myMacAddress_V_c)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:362]   --->   Operation 73 'specchannel' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i48* %myMacAddress_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:362]   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @myIpAddress_OC_V_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %myIpAddress_V_c, i32* %myIpAddress_V_c)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:363]   --->   Operation 75 'specchannel' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %myIpAddress_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:363]   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @myIpAddress_OC_V_c40, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %myIpAddress_V_c40, i32* %myIpAddress_V_c40)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:363]   --->   Operation 77 'specchannel' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %myIpAddress_V_c40, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:363]   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @gatewayIP_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i32* %gatewayIP_V_c, i32* %gatewayIP_V_c)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:364]   --->   Operation 79 'specchannel' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %gatewayIP_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:364]   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @networkMask_OC_V_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i32* %networkMask_V_c, i32* %networkMask_V_c)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:365]   --->   Operation 81 'specchannel' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %networkMask_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:365]   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @myIpAddress_OC_V_c41, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %myIpAddress_V_c41, i32* %myIpAddress_V_c41)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:363]   --->   Operation 83 'specchannel' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %myIpAddress_V_c41, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:363]   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @myIpAddress_OC_V_c42, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %myIpAddress_V_c42, i32* %myIpAddress_V_c42)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:363]   --->   Operation 85 'specchannel' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %myIpAddress_V_c42, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:363]   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @gatewayIP_OC_V_c43_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %gatewayIP_V_c43, i32* %gatewayIP_V_c43)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:364]   --->   Operation 87 'specchannel' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %gatewayIP_V_c43, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:364]   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @networkMask_OC_V_c44, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %networkMask_V_c44, i32* %networkMask_V_c44)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:365]   --->   Operation 89 'specchannel' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %networkMask_V_c44, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:365]   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/3] (0.00ns)   --->   "call fastcc void @arp_table([256 x i48]* %arpTable_macAddress_V, [256 x i32]* %arpTable_ipAddress_V, [256 x i1]* %arpTable_valid_V, i32* nocapture %myIpAddress_V_c42, i32* nocapture %gatewayIP_V_c43, i32* nocapture %networkMask_V_c44) noinline" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:426]   --->   Operation 91 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "ret void" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:435]   --->   Operation 92 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.1ns, clock uncertainty: 0.2ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 1.45ns
The critical path consists of the following:
	'call' operation ('call_ln369', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:369) to 'arp_server.entry174' [109]  (1.45 ns)

 <State 3>: 0.981ns
The critical path consists of the following:
	'call' operation ('call_ln411', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:411) to 'arp_pkg_receiver' [113]  (0.981 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0.725ns
The critical path consists of the following:
	'call' operation ('call_ln403', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/arp_server/arp_server.cpp:403) to 'genARPDiscovery' [110]  (0.725 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
