module wideexpr_00745(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (ctrl[3]?((ctrl[1]?{({2'b00,u7,4'b0011})<<<($signed(6'sb100001)),(s1)+($signed(6'b001010))}:{((2'sb10)+(s5))|({s3}),((s7)+(s3))<<<((s7)<(2'sb10)),$signed({4'sb0111,3'b110,s7,u7})}))<<(((-((u5)^(5'b01001)))&((ctrl[3]?4'sb0000:$signed(6'sb111001))))>>((((ctrl[1]?s7:6'sb101000))&((3'sb000)>>>(s3)))<<<((ctrl[5]?1'sb0:s7)))):$signed($signed((ctrl[2]?(s0)&(-(4'b0011)):+((ctrl[0]?3'sb100:u2))))));
  assign y1 = 6'sb000010;
  assign y2 = (((s4)+(((s6)^($signed(4'sb1001)))>>>(s3)))-((ctrl[5]?5'sb01010:((ctrl[1]?(1'sb1)>>(($signed(~|(4'b1000)))|(6'sb100110)):(ctrl[4]?s4:s7)))<<(s5))))>>(-($signed(s7)));
  assign y3 = $signed((((5'sb00101)-((ctrl[0]?s3:s7)))>>((+(|((s5)^~(s0))))^((+(3'sb011))<<<((ctrl[1]?(u0)+(s1):(4'b0100)<(s6))))))!=(($signed((((ctrl[1]?s2:s5))|($signed(1'b1)))^($signed((s0)<(4'sb0000)))))-((ctrl[6]?s3:$signed((ctrl[1]?(ctrl[4]?3'sb001:1'sb1):2'sb11))))));
  assign y4 = $signed(~({3'sb101,1'sb0,1'sb1,(4'sb0101)>>((-(5'sb10010))>>(s4))}));
  assign y5 = ((+($signed((ctrl[4]?+({$signed(3'sb011),u1,6'sb011110,+(s1)}):u0))))>>>(s7))>>>((ctrl[3]?$unsigned({s7,{1{$signed($unsigned($signed(4'sb0110)))}},s5,+(s3)}):{2{s1}}));
  assign y6 = {4{6'sb100111}};
  assign y7 = (s2)<<(2'sb11);
endmodule
