// Seed: 2856869018
module module_0 (
    input supply0 id_0,
    output uwire id_1
    , id_7,
    input tri id_2,
    output supply1 id_3,
    input wire id_4,
    output wire id_5
    , id_8
);
  assign id_7 = id_0;
  tri id_9 = 1;
  function id_10;
    logic [7:0][1] id_11;
    input id_12;
    $display(id_0);
  endfunction
  wire id_13;
  wire id_14;
  assign module_1.id_0 = 0;
  assign id_10 = 1;
  logic [7:0][1 : 1 'b0] id_15, id_16;
  generate
    wire id_17;
  endgenerate
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    input tri0 id_2,
    output wire id_3,
    input wor id_4,
    output supply0 id_5
);
  supply1 id_7;
  assign id_7 = 1;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_4,
      id_0,
      id_2,
      id_0
  );
  wire id_8;
endmodule
