$date
	Sun May 26 23:50:52 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module adder_tb $end
$scope module adder_tb $end
$var wire 32 ! A [31:0] $end
$var wire 32 " B [31:0] $end
$var wire 32 # Q [31:0] $end
$var parameter 32 $ WIDTH $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 $
$end
#0
$dumpvars
b11 #
b10 "
b1 !
$end
#20
b1 "
b11110010001100 #
b11110010001011 !
#40
b111010100110000000 "
b1010111111001000000 #
b11101010011000000 !
#60
b1000000000000000000000000000000 "
b10000000000000000000000000000000 #
b1000000000000000000000000000000 !
#80
