<?xml version="1.0" encoding="UTF-8"?>
<model fullName="sub" name="sub" subtype="Subsystem" synthesizable="true" type="SubSystem" checksum="383961799" modelLocation="D:\dspb_serum\sub.slx" modelDate="2020-03-19"><clockdomain export="false" name="Clock" InitialClockValue="1" Period="20 ns" PhaseDelay="0 fs" ResetLatency="0" ResetRegisterCascadeDepth="0" SimulationStartCycle="5" Reset="aclr" ResetType="ACTIVE_LOW" ClockName="Clock"/><block><simulinkBlock fullName="sub/Clock" name="Clock_1" subtype="S-Function" synthesizable="false" type="SimulinkBlock"><generic name="ClockPeriodUnit" value="ns"/><generic name="ClockPeriod" value="20"/><generic name="ResetLatency" value="0"/><generic name="Export" value="off"/><generic name="PhaseOffset" value="0"/><generic name="ResetType" value="Active Low"/><generic name="Reset" value="aclr"/><generic name="SampleTime" value="1/50000000"/><generic name="ResetRegisterCascadeDepth" value="0"/><generic name="SimulationStartCycle" value="5"/></simulinkBlock></block><block><interfaceBlock fullName="sub/HEX33" name="HEX33" subtype="com.altera.dspbuilder.blockset.iobus.Output" synthesizable="true" type="InterfaceBlock" entityName="wire" isStart="true"><connectionPoint name="HEX33" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="input" type="wire" implicit="none"/><connectionPoint name="HEX33_simulink" index="0" clockdomain="Clock" bwl="-1" bwr="0" dataType="simulink" direction="output" type="simulink" implicit="none"/><ioFile portname="HEX33" filename="sub_HEX33.capture"/></interfaceBlock></block><block><simulinkBlock fullName="sub/Quartus Prime Pinout Assignments" name="Quartus_Prime_Pinout_Assignments" subtype="S-Function" synthesizable="false" type="SimulinkBlock"><annotation name="knownblock" value="pinassignment"/><generic name="QuartusIIAssignmentName" value="HEX33"/><generic name="QuartusIIAssignmentValue" value="PIN_N24"/></simulinkBlock></block><block><simulinkBlock fullName="sub/Signal Compiler" name="Signal_Compiler" subtype="S-Function" synthesizable="false" type="SimulinkBlock"><generic name="MAX10_ProgrammingMode" value="Internal Flash (SDM) Single Boot"/><generic name="ExportDir" value="D:\intelFPGA\16.1\quartus\dsp_builder"/><generic name="DeviceFamily" value="Cyclone IV GX"/><generic name="DisableEarlyHDLGeneration" value="off"/><generic name="UseBoardBlock" value="off"/><generic name="StpClock" value="Clock"/><generic name="SignalTapDepth" value="128"/><generic name="StpUseDefaultClock" value="on"/><generic name="DeviceName" value="EP4CGX150DF31C7"/><generic name="EnableSignalTap" value="off"/></simulinkBlock></block><block><simulinkBlock fullName="sub/Terminator" name="Terminator" subtype="Terminator" synthesizable="false" type="SimulinkBlock"><connectionPoint name="in0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/></simulinkBlock></block><block><simulinkBlock fullName="sub/To Workspace" name="To_Workspace" subtype="ToWorkspace" synthesizable="false" type="SimulinkBlock"><connectionPoint name="in0" index="0" clockdomain="" bwl="-1" bwr="0" dataType="simulink" direction="input" type="simulink" implicit="none"/><generic name="Save2DSignal" value="2-D array (concatenate along first dimension)"/><generic name="FixptAsFi" value="on"/><generic name="MaxDataPoints" value="inf"/><generic name="SaveFormat" value="Array"/><generic name="VariableName" value="simout"/><generic name="SampleTime" value="-1"/><generic name="Decimation" value="1"/></simulinkBlock></block><block><libraryBlock fullName="sub/VCC" name="VCC" subtype="com.altera.dspbuilder.blockset.iobus.VCC" synthesizable="true" type="LibraryBlock" entityName="alt_dspbuilder_vcc"><connectionPoint name="output" index="0" clockdomain="Clock" bwl="1" bwr="0" dataType="bit" direction="output" type="wire" implicit="none"/></libraryBlock></block><signal name="HEX33_HEX33_simulink_Terminator_in0" type="wire"><src block="HEX33" port="HEX33_simulink"/><dst block="Terminator" port="in0"/></signal><signal name="VCC_output_HEX33_HEX33" type="wire"><src block="VCC" port="output"/><dst block="HEX33" port="HEX33"/></signal><version numbers="16 1" longstring="16.1 Build 196 10/24/2016" shortstring="16.1" date="2020-03-19"/></model>