// Seed: 1077883754
module module_0 (
    input  tri1 id_0,
    output wor  id_1,
    output tri  id_2
    , id_6,
    output wand id_3,
    input  wire id_4
);
  wire id_7;
  assign id_6 = id_0;
endmodule
module module_1 (
    input  wor   id_0,
    input  wire  id_1,
    input  uwire id_2,
    input  wor   id_3,
    input  tri   id_4,
    output uwire id_5,
    input  tri0  id_6
);
  wor id_8, id_9, id_10;
  module_0(
      id_6, id_5, id_5, id_5, id_4
  );
  assign id_8 = 1;
  id_11(
      .id_0(1),
      .id_1(1),
      .id_2(1 <= ""),
      .id_3(1),
      .id_4(1),
      .id_5(1),
      .id_6(id_8 == 1),
      .id_7(id_5),
      .id_8("")
  );
  wire id_12;
endmodule
