/** @file

  @copyright
  INTEL CONFIDENTIAL
  Copyright 2019 - 2020 Intel Corporation. <BR>

  The source code contained or described herein and all documents related to the
  source code ("Material") are owned by Intel Corporation or its suppliers or
  licensors. Title to the Material remains with Intel Corporation or its suppliers
  and licensors. The Material may contain trade secrets and proprietary    and
  confidential information of Intel Corporation and its suppliers and licensors,
  and is protected by worldwide copyright and trade secret laws and treaty
  provisions. No part of the Material may be used, copied, reproduced, modified,
  published, uploaded, posted, transmitted, distributed, or disclosed in any way
  without Intel's prior express written permission.

  No license under any patent, copyright, trade secret or other intellectual
  property right is granted to or conferred upon you by disclosure or delivery
  of the Materials, either expressly, by implication, inducement, estoppel or
  otherwise. Any license under such intellectual property rights must be
  express and approved by Intel in writing.

  Unless otherwise agreed by Intel in writing, you may not remove or alter
  this notice or any other notice embedded in Materials by Intel or
  Intel's suppliers or licensors in any way.
**/

// ====================================================================================================
// B2P_Mailbox.h
//
// This file is autogenerated by mailboxgen.rb - DO NOT MODIFY
//
// This script takes XML source files and produces fmasm/fminc/rb/html/verilog header/C header outputs
// ====================================================================================================
// VERSION_0.1
// ====================================================================================================

#define MAILBOX_BIOS_CMD_ZERO                                                                           0x0
#define MAILBOX_BIOS_CMD_ZERO_INTERFACE_COMMAND_LSB                                                     0x0
#define MAILBOX_BIOS_CMD_ZERO_INTERFACE_COMMAND_MSB                                                     0x7
#define MAILBOX_BIOS_CMD_ZERO_INTERFACE_COMMAND_RANGE                                                   0x8
#define MAILBOX_BIOS_CMD_ZERO_INTERFACE_COMMAND_MASK                                                    0xff
#define MAILBOX_BIOS_CMD_VR_INTERFACE                                                                   0x4
#define MAILBOX_BIOS_CMD_VR_INTERFACE_INTERFACE_VR_ID_LSB                                               0x8
#define MAILBOX_BIOS_CMD_VR_INTERFACE_INTERFACE_VR_ID_MSB                                               0xc
#define MAILBOX_BIOS_CMD_VR_INTERFACE_INTERFACE_VR_ID_RANGE                                             0x5
#define MAILBOX_BIOS_CMD_VR_INTERFACE_INTERFACE_VR_ID_MASK                                              0x1f00
#define MAILBOX_BIOS_CMD_VR_INTERFACE_INTERFACE_VR_ID_DRAM0_VR_ADDR                                     0x10
#define MAILBOX_BIOS_CMD_VR_INTERFACE_INTERFACE_VR_ID_DRAM1_VR_ADDR                                     0x12
#define MAILBOX_BIOS_CMD_VR_INTERFACE_INTERFACE_VR_ID_DRAM2_VR_ADDR                                     0x14
#define MAILBOX_BIOS_CMD_VR_INTERFACE_INTERFACE_VR_ID_DRAM3_VR_ADDR                                     0x16
#define MAILBOX_BIOS_CMD_VR_INTERFACE_INTERFACE_COMMAND_LSB                                             0x0
#define MAILBOX_BIOS_CMD_VR_INTERFACE_INTERFACE_COMMAND_MSB                                             0x7
#define MAILBOX_BIOS_CMD_VR_INTERFACE_INTERFACE_COMMAND_RANGE                                           0x8
#define MAILBOX_BIOS_CMD_VR_INTERFACE_INTERFACE_COMMAND_MASK                                            0xff
#define MAILBOX_BIOS_CMD_VR_INTERFACE_DATA_LOCK_LSB                                                     0x1f
#define MAILBOX_BIOS_CMD_VR_INTERFACE_DATA_LOCK_MSB                                                     0x1f
#define MAILBOX_BIOS_CMD_VR_INTERFACE_DATA_LOCK_RANGE                                                   0x1
#define MAILBOX_BIOS_CMD_VR_INTERFACE_DATA_LOCK_MASK                                                    0x80000000
#define MAILBOX_BIOS_CMD_VR_INTERFACE_DATA_REGISTER_ADDRESS_LSB                                         0x10
#define MAILBOX_BIOS_CMD_VR_INTERFACE_DATA_REGISTER_ADDRESS_MSB                                         0x17
#define MAILBOX_BIOS_CMD_VR_INTERFACE_DATA_REGISTER_ADDRESS_RANGE                                       0x8
#define MAILBOX_BIOS_CMD_VR_INTERFACE_DATA_REGISTER_ADDRESS_MASK                                        0xff0000
#define MAILBOX_BIOS_CMD_VR_INTERFACE_DATA_REGISTER_ADDRESS_VR_MODE_12                                  0x1
#define MAILBOX_BIOS_CMD_VR_INTERFACE_DATA_REGISTER_ADDRESS_VR_MODE_12_5                                0x2
#define MAILBOX_BIOS_CMD_VR_INTERFACE_DATA_REGISTER_ADDRESS_VR_MODE_13_10                               0x4
#define MAILBOX_BIOS_CMD_VR_INTERFACE_DATA_REGISTER_ADDRESS_VR_MODE_13_5                                0x7
#define MAILBOX_BIOS_CMD_VR_INTERFACE_DATA_VID_DATA_LSB                                                 0x8
#define MAILBOX_BIOS_CMD_VR_INTERFACE_DATA_VID_DATA_MSB                                                 0xf
#define MAILBOX_BIOS_CMD_VR_INTERFACE_DATA_VID_DATA_RANGE                                               0x8
#define MAILBOX_BIOS_CMD_VR_INTERFACE_DATA_VID_DATA_MASK                                                0xff00
#define MAILBOX_BIOS_CMD_VR_INTERFACE_DATA_VR_COMMAND_LSB                                               0x0
#define MAILBOX_BIOS_CMD_VR_INTERFACE_DATA_VR_COMMAND_MSB                                               0x4
#define MAILBOX_BIOS_CMD_VR_INTERFACE_DATA_VR_COMMAND_RANGE                                             0x5
#define MAILBOX_BIOS_CMD_VR_INTERFACE_DATA_VR_COMMAND_MASK                                              0x1f
#define MAILBOX_BIOS_CMD_VR_INTERFACE_DATA_RESERVED0_LSB                                                0x5
#define MAILBOX_BIOS_CMD_VR_INTERFACE_DATA_RESERVED0_MSB                                                0x7
#define MAILBOX_BIOS_CMD_VR_INTERFACE_DATA_RESERVED0_RANGE                                              0x3
#define MAILBOX_BIOS_CMD_VR_INTERFACE_DATA_RESERVED0_MASK                                               0xe0
#define MAILBOX_BIOS_CMD_VR_INTERFACE_DATA_RESERVED1_LSB                                                0x18
#define MAILBOX_BIOS_CMD_VR_INTERFACE_DATA_RESERVED1_MSB                                                0x1e
#define MAILBOX_BIOS_CMD_VR_INTERFACE_DATA_RESERVED1_RANGE                                              0x7
#define MAILBOX_BIOS_CMD_VR_INTERFACE_DATA_RESERVED1_MASK                                               0x7f000000
#define MAILBOX_BIOS_CMD_READ_PCU_MISC_CONFIG                                                           0x5
#define MAILBOX_BIOS_CMD_READ_PCU_MISC_CONFIG_INTERFACE_COMMAND_LSB                                     0x0
#define MAILBOX_BIOS_CMD_READ_PCU_MISC_CONFIG_INTERFACE_COMMAND_MSB                                     0x7
#define MAILBOX_BIOS_CMD_READ_PCU_MISC_CONFIG_INTERFACE_COMMAND_RANGE                                   0x8
#define MAILBOX_BIOS_CMD_READ_PCU_MISC_CONFIG_INTERFACE_COMMAND_MASK                                    0xff
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG                                                          0x6
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_INTERFACE_COMMAND_LSB                                    0x0
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_INTERFACE_COMMAND_MSB                                    0x7
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_INTERFACE_COMMAND_RANGE                                  0x8
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_INTERFACE_COMMAND_MASK                                   0xff
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_MCT_DISABLE_LSB                                     0x0
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_MCT_DISABLE_MSB                                     0x0
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_MCT_DISABLE_RANGE                                   0x1
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_MCT_DISABLE_MASK                                    0x1
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_PL2_SAFETY_NET_ENABLE_LSB                           0x1
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_PL2_SAFETY_NET_ENABLE_MSB                           0x1
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_PL2_SAFETY_NET_ENABLE_RANGE                         0x1
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_PL2_SAFETY_NET_ENABLE_MASK                          0x2
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_EFF_PWR_BAL_DIS_LSB                                 0x2
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_EFF_PWR_BAL_DIS_MSB                                 0x2
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_EFF_PWR_BAL_DIS_RANGE                               0x1
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_EFF_PWR_BAL_DIS_MASK                                0x4
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_FCT_DISABLE_LSB                                     0x3
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_FCT_DISABLE_MSB                                     0x3
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_FCT_DISABLE_RANGE                                   0x1
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_FCT_DISABLE_MASK                                    0x8
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_APS_ROCKET_DISABLE_LSB                              0x8
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_APS_ROCKET_DISABLE_MSB                              0x8
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_APS_ROCKET_DISABLE_RANGE                            0x1
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_APS_ROCKET_DISABLE_MASK                             0x100
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_CORE_SCALABILITY_DISABLE_LSB                        0x9
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_CORE_SCALABILITY_DISABLE_MSB                        0x9
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_CORE_SCALABILITY_DISABLE_RANGE                      0x1
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_CORE_SCALABILITY_DISABLE_MASK                       0x200
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_PPO_BUDGET_DISABLE_LSB                              0xa
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_PPO_BUDGET_DISABLE_MSB                              0xa
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_PPO_BUDGET_DISABLE_RANGE                            0x1
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_PPO_BUDGET_DISABLE_MASK                             0x400
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_ENHANCED_PMAX_ENABLE_LSB                            0xb
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_ENHANCED_PMAX_ENABLE_MSB                            0xb
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_ENHANCED_PMAX_ENABLE_RANGE                          0x1
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_ENHANCED_PMAX_ENABLE_MASK                           0x800
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_IERR_ADR_FIX_ENABLE_LSB                             0xc
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_IERR_ADR_FIX_ENABLE_MSB                             0xc
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_IERR_ADR_FIX_ENABLE_RANGE                           0x1
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_IERR_ADR_FIX_ENABLE_MASK                            0x1000
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_IERR_ADR_FIX_ENABLE_DISABLE                         0x0
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_IERR_ADR_FIX_ENABLE_ENABLE                          0x1
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_ACP_DISABLE_LSB                                     0xd
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_ACP_DISABLE_MSB                                     0xd
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_ACP_DISABLE_RANGE                                   0x1
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_ACP_DISABLE_MASK                                    0x2000
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_DISABLE_PCODE_RCOMP_LSB                             0x13
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_DISABLE_PCODE_RCOMP_MSB                             0x14
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_DISABLE_PCODE_RCOMP_RANGE                           0x2
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_DISABLE_PCODE_RCOMP_MASK                            0x180000
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_LEGACY_CDYN_TURBO_RATIO_LIMIT_MODE_ENABLE_LSB       0x15
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_LEGACY_CDYN_TURBO_RATIO_LIMIT_MODE_ENABLE_MSB       0x15
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_LEGACY_CDYN_TURBO_RATIO_LIMIT_MODE_ENABLE_RANGE     0x1
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_LEGACY_CDYN_TURBO_RATIO_LIMIT_MODE_ENABLE_MASK      0x200000
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_IIO_DYNAMIC_L1_DISABLE_LSB                          0x16
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_IIO_DYNAMIC_L1_DISABLE_MSB                          0x16
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_IIO_DYNAMIC_L1_DISABLE_RANGE                        0x1
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_IIO_DYNAMIC_L1_DISABLE_MASK                         0x400000
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_PMAX_DISABLE_LSB                                    0x17
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_PMAX_DISABLE_MSB                                    0x17
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_PMAX_DISABLE_RANGE                                  0x1
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_PMAX_DISABLE_MASK                                   0x800000
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_DISABLE_TSOD_POLLING_TIMEOUT_LSB                    0x18
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_DISABLE_TSOD_POLLING_TIMEOUT_MSB                    0x18
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_DISABLE_TSOD_POLLING_TIMEOUT_RANGE                  0x1
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_DISABLE_TSOD_POLLING_TIMEOUT_MASK                   0x1000000
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_LIMIT_PA_TO_46_LSB                                  0x19
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_LIMIT_PA_TO_46_MSB                                  0x19
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_LIMIT_PA_TO_46_RANGE                                0x1
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_LIMIT_PA_TO_46_MASK                                 0x2000000
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_E2E_PARITY_ENABLE_LSB                               0x1a
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_E2E_PARITY_ENABLE_MSB                               0x1a
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_E2E_PARITY_ENABLE_RANGE                             0x1
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_E2E_PARITY_ENABLE_MASK                              0x4000000
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_PCIE_DRAM_HOTPLUG_DISABLE_LSB                       0x1b
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_PCIE_DRAM_HOTPLUG_DISABLE_MSB                       0x1b
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_PCIE_DRAM_HOTPLUG_DISABLE_RANGE                     0x1
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_PCIE_DRAM_HOTPLUG_DISABLE_MASK                      0x8000000
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_VROD_LSB                                            0x1d
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_VROD_MSB                                            0x1d
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_VROD_RANGE                                          0x1
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_VROD_MASK                                           0x20000000
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_SPD_LSB                                             0x1e
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_SPD_MSB                                             0x1e
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_SPD_RANGE                                           0x1
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_SPD_MASK                                            0x40000000
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_RESERVED0_LSB                                       0x4
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_RESERVED0_MSB                                       0x7
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_RESERVED0_RANGE                                     0x4
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_RESERVED0_MASK                                      0xf0
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_RESERVED1_LSB                                       0xe
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_RESERVED1_MSB                                       0x12
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_RESERVED1_RANGE                                     0x5
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_RESERVED1_MASK                                      0x7c000
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_RESERVED2_LSB                                       0x1c
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_RESERVED2_MSB                                       0x1c
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_RESERVED2_RANGE                                     0x1
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_RESERVED2_MASK                                      0x10000000
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_RESERVED3_LSB                                       0x1f
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_RESERVED3_MSB                                       0x1f
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_RESERVED3_RANGE                                     0x1
#define MAILBOX_BIOS_CMD_WRITE_PCU_MISC_CONFIG_DATA_RESERVED3_MASK                                      0x80000000
#define MAILBOX_BIOS_CMD_SVID_VR_HANDLER                                                                0x7
#define MAILBOX_BIOS_CMD_SVID_VR_HANDLER_INTERFACE_SUB_COMMAND_LSB                                      0x8
#define MAILBOX_BIOS_CMD_SVID_VR_HANDLER_INTERFACE_SUB_COMMAND_MSB                                      0xf
#define MAILBOX_BIOS_CMD_SVID_VR_HANDLER_INTERFACE_SUB_COMMAND_RANGE                                    0x8
#define MAILBOX_BIOS_CMD_SVID_VR_HANDLER_INTERFACE_SUB_COMMAND_MASK                                     0xff00
#define MAILBOX_BIOS_CMD_SVID_VR_HANDLER_INTERFACE_SUB_COMMAND_GET_ACDC_LOADLINE                        0x1
#define MAILBOX_BIOS_CMD_SVID_VR_HANDLER_INTERFACE_SUB_COMMAND_SET_ACDC_LOADLINE                        0x2
#define MAILBOX_BIOS_CMD_SVID_VR_HANDLER_INTERFACE_SUB_COMMAND_GET_MAX_ICC                              0x5
#define MAILBOX_BIOS_CMD_SVID_VR_HANDLER_INTERFACE_SUB_COMMAND_SET_MAX_ICC                              0x6
#define MAILBOX_BIOS_CMD_SVID_VR_HANDLER_INTERFACE_SUB_COMMAND_SET_IMON_ENABLE                          0x10
#define MAILBOX_BIOS_CMD_SVID_VR_HANDLER_INTERFACE_SUB_COMMAND_SET_IMON_CONFIG                          0x4
#define MAILBOX_BIOS_CMD_SVID_VR_HANDLER_INTERFACE_SUB_COMMAND_GET_IMON_CONFIG                          0x14
#define MAILBOX_BIOS_CMD_SVID_VR_HANDLER_INTERFACE_PARAM2_LSB                                           0x10
#define MAILBOX_BIOS_CMD_SVID_VR_HANDLER_INTERFACE_PARAM2_MSB                                           0x14
#define MAILBOX_BIOS_CMD_SVID_VR_HANDLER_INTERFACE_PARAM2_RANGE                                         0x5
#define MAILBOX_BIOS_CMD_SVID_VR_HANDLER_INTERFACE_PARAM2_MASK                                          0x1f0000
#define MAILBOX_BIOS_CMD_SVID_VR_HANDLER_INTERFACE_COMMAND_LSB                                          0x0
#define MAILBOX_BIOS_CMD_SVID_VR_HANDLER_INTERFACE_COMMAND_MSB                                          0x7
#define MAILBOX_BIOS_CMD_SVID_VR_HANDLER_INTERFACE_COMMAND_RANGE                                        0x8
#define MAILBOX_BIOS_CMD_SVID_VR_HANDLER_INTERFACE_COMMAND_MASK                                         0xff
#define MAILBOX_BIOS_CMD_SVID_VR_HANDLER_DATA_DATA_LSB                                                  0x0
#define MAILBOX_BIOS_CMD_SVID_VR_HANDLER_DATA_DATA_MSB                                                  0x1f
#define MAILBOX_BIOS_CMD_SVID_VR_HANDLER_DATA_DATA_RANGE                                                0x20
#define MAILBOX_BIOS_CMD_SVID_VR_HANDLER_DATA_DATA_MASK                                                 0xffffffff
#define MAILBOX_BIOS_CMD_MISC_WORKAROUND_ENABLE                                                         0x7c
#define MAILBOX_BIOS_CMD_MISC_WORKAROUND_ENABLE_INTERFACE_COMMAND_LSB                                   0x0
#define MAILBOX_BIOS_CMD_MISC_WORKAROUND_ENABLE_INTERFACE_COMMAND_MSB                                   0x7
#define MAILBOX_BIOS_CMD_MISC_WORKAROUND_ENABLE_INTERFACE_COMMAND_RANGE                                 0x8
#define MAILBOX_BIOS_CMD_MISC_WORKAROUND_ENABLE_INTERFACE_COMMAND_MASK                                  0xff
#define MAILBOX_BIOS_CMD_MISC_WORKAROUND_ENABLE_DATA_WA_INDEX_LSB                                       0x0
#define MAILBOX_BIOS_CMD_MISC_WORKAROUND_ENABLE_DATA_WA_INDEX_MSB                                       0x7
#define MAILBOX_BIOS_CMD_MISC_WORKAROUND_ENABLE_DATA_WA_INDEX_RANGE                                     0x8
#define MAILBOX_BIOS_CMD_MISC_WORKAROUND_ENABLE_DATA_WA_INDEX_MASK                                      0xff
#define MAILBOX_BIOS_CMD_MISC_WORKAROUND_ENABLE_DATA_WA_PARAM1_LSB                                      0x8
#define MAILBOX_BIOS_CMD_MISC_WORKAROUND_ENABLE_DATA_WA_PARAM1_MSB                                      0xf
#define MAILBOX_BIOS_CMD_MISC_WORKAROUND_ENABLE_DATA_WA_PARAM1_RANGE                                    0x8
#define MAILBOX_BIOS_CMD_MISC_WORKAROUND_ENABLE_DATA_WA_PARAM1_MASK                                     0xff00
#define MAILBOX_BIOS_CMD_MISC_WORKAROUND_ENABLE_DATA_WA_PARAM2_LSB                                      0x10
#define MAILBOX_BIOS_CMD_MISC_WORKAROUND_ENABLE_DATA_WA_PARAM2_MSB                                      0x17
#define MAILBOX_BIOS_CMD_MISC_WORKAROUND_ENABLE_DATA_WA_PARAM2_RANGE                                    0x8
#define MAILBOX_BIOS_CMD_MISC_WORKAROUND_ENABLE_DATA_WA_PARAM2_MASK                                     0xff0000
#define MAILBOX_BIOS_CMD_MISC_WORKAROUND_ENABLE_DATA_RESERVED0_LSB                                      0x18
#define MAILBOX_BIOS_CMD_MISC_WORKAROUND_ENABLE_DATA_RESERVED0_MSB                                      0x1f
#define MAILBOX_BIOS_CMD_MISC_WORKAROUND_ENABLE_DATA_RESERVED0_RANGE                                    0x8
#define MAILBOX_BIOS_CMD_MISC_WORKAROUND_ENABLE_DATA_RESERVED0_MASK                                     0xff000000
#define MAILBOX_BIOS_CMD_GV_PTRSEP_OVERRIDE                                                             0x7d
#define MAILBOX_BIOS_CMD_GV_PTRSEP_OVERRIDE_INTERFACE_BGF_ID_LSB                                        0x8
#define MAILBOX_BIOS_CMD_GV_PTRSEP_OVERRIDE_INTERFACE_BGF_ID_MSB                                        0xa
#define MAILBOX_BIOS_CMD_GV_PTRSEP_OVERRIDE_INTERFACE_BGF_ID_RANGE                                      0x3
#define MAILBOX_BIOS_CMD_GV_PTRSEP_OVERRIDE_INTERFACE_BGF_ID_MASK                                       0x700
#define MAILBOX_BIOS_CMD_GV_PTRSEP_OVERRIDE_INTERFACE_BGF_ID_M3KTI_KTI                                  0x0
#define MAILBOX_BIOS_CMD_GV_PTRSEP_OVERRIDE_INTERFACE_BGF_ID_M2PCIE_PCIE                                0x1
#define MAILBOX_BIOS_CMD_GV_PTRSEP_OVERRIDE_INTERFACE_BGF_ID_M2MEM_MC_133                               0x2
#define MAILBOX_BIOS_CMD_GV_PTRSEP_OVERRIDE_INTERFACE_BGF_ID_M2MEM_MC_100                               0x3
#define MAILBOX_BIOS_CMD_GV_PTRSEP_OVERRIDE_INTERFACE_BGF_ID_R3KTI                                      0x4
#define MAILBOX_BIOS_CMD_GV_PTRSEP_OVERRIDE_INTERFACE_COMMAND_LSB                                       0x0
#define MAILBOX_BIOS_CMD_GV_PTRSEP_OVERRIDE_INTERFACE_COMMAND_MSB                                       0x7
#define MAILBOX_BIOS_CMD_GV_PTRSEP_OVERRIDE_INTERFACE_COMMAND_RANGE                                     0x8
#define MAILBOX_BIOS_CMD_GV_PTRSEP_OVERRIDE_INTERFACE_COMMAND_MASK                                      0xff
#define MAILBOX_BIOS_CMD_GV_PTRSEP_OVERRIDE_DATA_GV_SEP_LSB                                             0x0
#define MAILBOX_BIOS_CMD_GV_PTRSEP_OVERRIDE_DATA_GV_SEP_MSB                                             0x2
#define MAILBOX_BIOS_CMD_GV_PTRSEP_OVERRIDE_DATA_GV_SEP_RANGE                                           0x3
#define MAILBOX_BIOS_CMD_GV_PTRSEP_OVERRIDE_DATA_GV_SEP_MASK                                            0x7
#define MAILBOX_BIOS_CMD_GV_PTRSEP_OVERRIDE_DATA_NON_GV_SEP_LSB                                         0x3
#define MAILBOX_BIOS_CMD_GV_PTRSEP_OVERRIDE_DATA_NON_GV_SEP_MSB                                         0x5
#define MAILBOX_BIOS_CMD_GV_PTRSEP_OVERRIDE_DATA_NON_GV_SEP_RANGE                                       0x3
#define MAILBOX_BIOS_CMD_GV_PTRSEP_OVERRIDE_DATA_NON_GV_SEP_MASK                                        0x38
#define MAILBOX_BIOS_CMD_GV_PTRSEP_OVERRIDE_DATA_RESERVED0_LSB                                          0x6
#define MAILBOX_BIOS_CMD_GV_PTRSEP_OVERRIDE_DATA_RESERVED0_MSB                                          0x1f
#define MAILBOX_BIOS_CMD_GV_PTRSEP_OVERRIDE_DATA_RESERVED0_RANGE                                        0x1a
#define MAILBOX_BIOS_CMD_GV_PTRSEP_OVERRIDE_DATA_RESERVED0_MASK                                         0xffffffc0
#define MAILBOX_BIOS_CMD_MASK_FW_AGENT                                                                  0x7e
#define MAILBOX_BIOS_CMD_MASK_FW_AGENT_INTERFACE_LINK_ID_LSB                                            0x8
#define MAILBOX_BIOS_CMD_MASK_FW_AGENT_INTERFACE_LINK_ID_MSB                                            0xa
#define MAILBOX_BIOS_CMD_MASK_FW_AGENT_INTERFACE_LINK_ID_RANGE                                          0x3
#define MAILBOX_BIOS_CMD_MASK_FW_AGENT_INTERFACE_LINK_ID_MASK                                           0x700
#define MAILBOX_BIOS_CMD_MASK_FW_AGENT_INTERFACE_COMMAND_LSB                                            0x0
#define MAILBOX_BIOS_CMD_MASK_FW_AGENT_INTERFACE_COMMAND_MSB                                            0x7
#define MAILBOX_BIOS_CMD_MASK_FW_AGENT_INTERFACE_COMMAND_RANGE                                          0x8
#define MAILBOX_BIOS_CMD_MASK_FW_AGENT_INTERFACE_COMMAND_MASK                                           0xff
#define MAILBOX_BIOS_CMD_CONFIG_TDP                                                                     0x7f
#define MAILBOX_BIOS_CMD_CONFIG_TDP_INTERFACE_SUB_COMMAND_LSB                                           0x8
#define MAILBOX_BIOS_CMD_CONFIG_TDP_INTERFACE_SUB_COMMAND_MSB                                           0xf
#define MAILBOX_BIOS_CMD_CONFIG_TDP_INTERFACE_SUB_COMMAND_RANGE                                         0x8
#define MAILBOX_BIOS_CMD_CONFIG_TDP_INTERFACE_SUB_COMMAND_MASK                                          0xff00
#define MAILBOX_BIOS_CMD_CONFIG_TDP_INTERFACE_SUB_COMMAND_GET_LEVELS_INFO                               0x0
#define MAILBOX_BIOS_CMD_CONFIG_TDP_INTERFACE_SUB_COMMAND_GET_CONFIG_TDP_CONTROL                        0x1
#define MAILBOX_BIOS_CMD_CONFIG_TDP_INTERFACE_SUB_COMMAND_SET_CONFIG_TDP_CONTROL                        0x2
#define MAILBOX_BIOS_CMD_CONFIG_TDP_INTERFACE_SUB_COMMAND_GET_TDP_INFO                                  0x3
#define MAILBOX_BIOS_CMD_CONFIG_TDP_INTERFACE_SUB_COMMAND_GET_PWR_INFO                                  0x4
#define MAILBOX_BIOS_CMD_CONFIG_TDP_INTERFACE_SUB_COMMAND_GET_TJMAX_INFO                                0x5
#define MAILBOX_BIOS_CMD_CONFIG_TDP_INTERFACE_SUB_COMMAND_GET_CORE_MASK                                 0x6
#define MAILBOX_BIOS_CMD_CONFIG_TDP_INTERFACE_SUB_COMMAND_GET_TURBO_LIMIT                               0x7
#define MAILBOX_BIOS_CMD_CONFIG_TDP_INTERFACE_SUB_COMMAND_SET_LEVEL                                     0x8
#define MAILBOX_BIOS_CMD_CONFIG_TDP_INTERFACE_SUB_COMMAND_GET_UNCORE_P0_P1_INFO                         0x9
#define MAILBOX_BIOS_CMD_CONFIG_TDP_INTERFACE_SUB_COMMAND_GET_P1_INFO                                   0xa
#define MAILBOX_BIOS_CMD_CONFIG_TDP_INTERFACE_SUB_COMMAND_GET_MEM_FREQ                                  0xb
#define MAILBOX_BIOS_CMD_CONFIG_TDP_INTERFACE_SUB_COMMAND_GET_FACT_HP_TURBO_LIMIT_NUMCORES              0x10
#define MAILBOX_BIOS_CMD_CONFIG_TDP_INTERFACE_SUB_COMMAND_GET_FACT_HP_TURBO_LIMIT_RATIOS                0x11
#define MAILBOX_BIOS_CMD_CONFIG_TDP_INTERFACE_SUB_COMMAND_GET_FACT_LP_CLIPPING_RATIO                    0x12
#define MAILBOX_BIOS_CMD_CONFIG_TDP_INTERFACE_SUB_COMMAND_PBF_GET_CORE_MASK_INFO                        0x20
#define MAILBOX_BIOS_CMD_CONFIG_TDP_INTERFACE_SUB_COMMAND_PBF_GET_P1HI_P1LO_INFO                        0x21
#define MAILBOX_BIOS_CMD_CONFIG_TDP_INTERFACE_SUB_COMMAND_PBF_GET_TJ_MAX_TCONTROL_INFO                  0x22
#define MAILBOX_BIOS_CMD_CONFIG_TDP_INTERFACE_SUB_COMMAND_PBF_GET_TDP_INFO                              0x23
#define MAILBOX_BIOS_CMD_CONFIG_TDP_INTERFACE_COMMAND_LSB                                               0x0
#define MAILBOX_BIOS_CMD_CONFIG_TDP_INTERFACE_COMMAND_MSB                                               0x7
#define MAILBOX_BIOS_CMD_CONFIG_TDP_INTERFACE_COMMAND_RANGE                                             0x8
#define MAILBOX_BIOS_CMD_CONFIG_TDP_INTERFACE_COMMAND_MASK                                              0xff
#define MAILBOX_BIOS_CMD_CONFIG_TDP_DATA_DATA_LSB                                                       0x0
#define MAILBOX_BIOS_CMD_CONFIG_TDP_DATA_DATA_MSB                                                       0x1f
#define MAILBOX_BIOS_CMD_CONFIG_TDP_DATA_DATA_RANGE                                                     0x20
#define MAILBOX_BIOS_CMD_CONFIG_TDP_DATA_DATA_MASK                                                      0xffffffff
#define MAILBOX_BIOS_CMD_VDD_RAMP                                                                       0x80
#define MAILBOX_BIOS_CMD_VDD_RAMP_INTERFACE_ADDR_LSB                                                    0x8
#define MAILBOX_BIOS_CMD_VDD_RAMP_INTERFACE_ADDR_MSB                                                    0xf
#define MAILBOX_BIOS_CMD_VDD_RAMP_INTERFACE_ADDR_RANGE                                                  0x8
#define MAILBOX_BIOS_CMD_VDD_RAMP_INTERFACE_ADDR_MASK                                                   0xff00
#define MAILBOX_BIOS_CMD_VDD_RAMP_INTERFACE_ADDR_DRAM0_VR_ADDR                                          0x10
#define MAILBOX_BIOS_CMD_VDD_RAMP_INTERFACE_ADDR_DRAM1_VR_ADDR                                          0x12
#define MAILBOX_BIOS_CMD_VDD_RAMP_INTERFACE_COMMAND_LSB                                                 0x0
#define MAILBOX_BIOS_CMD_VDD_RAMP_INTERFACE_COMMAND_MSB                                                 0x7
#define MAILBOX_BIOS_CMD_VDD_RAMP_INTERFACE_COMMAND_RANGE                                               0x8
#define MAILBOX_BIOS_CMD_VDD_RAMP_INTERFACE_COMMAND_MASK                                                0xff
#define MAILBOX_BIOS_CMD_VDD_RAMP_DATA_SVID_DATA_LSB                                                    0x0
#define MAILBOX_BIOS_CMD_VDD_RAMP_DATA_SVID_DATA_MSB                                                    0x7
#define MAILBOX_BIOS_CMD_VDD_RAMP_DATA_SVID_DATA_RANGE                                                  0x8
#define MAILBOX_BIOS_CMD_VDD_RAMP_DATA_SVID_DATA_MASK                                                   0xff
#define MAILBOX_BIOS_CMD_VDD_RAMP_DATA_SVID_DATA_120V_RAMP_ENCODING_VR12                                0xbf
#define MAILBOX_BIOS_CMD_VDD_RAMP_DATA_SVID_DATA_120V_RAMP_ENCODING_VR12_5                              0x47
#define MAILBOX_BIOS_CMD_VDD_RAMP_DATA_SVID_DATA_120V_RAMP_ENCODING_VR13_5                              0xbf
#define MAILBOX_BIOS_CMD_VDD_RAMP_DATA_SVID_DATA_120V_RAMP_ENCODING_VR13_10                             0x47
#define MAILBOX_BIOS_CMD_VDD_RAMP_DATA_WRITE_OFFSET_LSB                                                 0x1f
#define MAILBOX_BIOS_CMD_VDD_RAMP_DATA_WRITE_OFFSET_MSB                                                 0x1f
#define MAILBOX_BIOS_CMD_VDD_RAMP_DATA_WRITE_OFFSET_RANGE                                               0x1
#define MAILBOX_BIOS_CMD_VDD_RAMP_DATA_WRITE_OFFSET_MASK                                                0x80000000
#define MAILBOX_BIOS_CMD_VDD_RAMP_DATA_RESERVED0_LSB                                                    0x8
#define MAILBOX_BIOS_CMD_VDD_RAMP_DATA_RESERVED0_MSB                                                    0x1e
#define MAILBOX_BIOS_CMD_VDD_RAMP_DATA_RESERVED0_RANGE                                                  0x17
#define MAILBOX_BIOS_CMD_VDD_RAMP_DATA_RESERVED0_MASK                                                   0x7fffff00
#define MAILBOX_BIOS_CMD_RAS_QUIESCE_UNQUIESCE                                                          0x81
#define MAILBOX_BIOS_CMD_RAS_QUIESCE_UNQUIESCE_INTERFACE_SUB_COMMAND_LSB                                0x8
#define MAILBOX_BIOS_CMD_RAS_QUIESCE_UNQUIESCE_INTERFACE_SUB_COMMAND_MSB                                0xb
#define MAILBOX_BIOS_CMD_RAS_QUIESCE_UNQUIESCE_INTERFACE_SUB_COMMAND_RANGE                              0x4
#define MAILBOX_BIOS_CMD_RAS_QUIESCE_UNQUIESCE_INTERFACE_SUB_COMMAND_MASK                               0xf00
#define MAILBOX_BIOS_CMD_RAS_QUIESCE_UNQUIESCE_INTERFACE_SUB_COMMAND_SPARE_ENABLE                       0x1
#define MAILBOX_BIOS_CMD_RAS_QUIESCE_UNQUIESCE_INTERFACE_SUB_COMMAND_MC_FAILOVER_PROG                   0x2
#define MAILBOX_BIOS_CMD_RAS_QUIESCE_UNQUIESCE_INTERFACE_MC_INDEX_LSB                                   0xc
#define MAILBOX_BIOS_CMD_RAS_QUIESCE_UNQUIESCE_INTERFACE_MC_INDEX_MSB                                   0xf
#define MAILBOX_BIOS_CMD_RAS_QUIESCE_UNQUIESCE_INTERFACE_MC_INDEX_RANGE                                 0x4
#define MAILBOX_BIOS_CMD_RAS_QUIESCE_UNQUIESCE_INTERFACE_MC_INDEX_MASK                                  0xf000
#define MAILBOX_BIOS_CMD_RAS_QUIESCE_UNQUIESCE_INTERFACE_CHAN_INDEX_LSB                                 0x10
#define MAILBOX_BIOS_CMD_RAS_QUIESCE_UNQUIESCE_INTERFACE_CHAN_INDEX_MSB                                 0x13
#define MAILBOX_BIOS_CMD_RAS_QUIESCE_UNQUIESCE_INTERFACE_CHAN_INDEX_RANGE                               0x4
#define MAILBOX_BIOS_CMD_RAS_QUIESCE_UNQUIESCE_INTERFACE_CHAN_INDEX_MASK                                0xf0000
#define MAILBOX_BIOS_CMD_RAS_QUIESCE_UNQUIESCE_INTERFACE_DDR_FAILED_CHANNEL_LSB                         0x14
#define MAILBOX_BIOS_CMD_RAS_QUIESCE_UNQUIESCE_INTERFACE_DDR_FAILED_CHANNEL_MSB                         0x16
#define MAILBOX_BIOS_CMD_RAS_QUIESCE_UNQUIESCE_INTERFACE_DDR_FAILED_CHANNEL_RANGE                       0x3
#define MAILBOX_BIOS_CMD_RAS_QUIESCE_UNQUIESCE_INTERFACE_DDR_FAILED_CHANNEL_MASK                        0x700000
#define MAILBOX_BIOS_CMD_RAS_QUIESCE_UNQUIESCE_INTERFACE_MC_MIRROR_ENABLE_LSB                           0x17
#define MAILBOX_BIOS_CMD_RAS_QUIESCE_UNQUIESCE_INTERFACE_MC_MIRROR_ENABLE_MSB                           0x17
#define MAILBOX_BIOS_CMD_RAS_QUIESCE_UNQUIESCE_INTERFACE_MC_MIRROR_ENABLE_RANGE                         0x1
#define MAILBOX_BIOS_CMD_RAS_QUIESCE_UNQUIESCE_INTERFACE_MC_MIRROR_ENABLE_MASK                          0x800000
#define MAILBOX_BIOS_CMD_RAS_QUIESCE_UNQUIESCE_INTERFACE_DDR_SELECT_LSB                                 0x18
#define MAILBOX_BIOS_CMD_RAS_QUIESCE_UNQUIESCE_INTERFACE_DDR_SELECT_MSB                                 0x18
#define MAILBOX_BIOS_CMD_RAS_QUIESCE_UNQUIESCE_INTERFACE_DDR_SELECT_RANGE                               0x1
#define MAILBOX_BIOS_CMD_RAS_QUIESCE_UNQUIESCE_INTERFACE_DDR_SELECT_MASK                                0x1000000
#define MAILBOX_BIOS_CMD_RAS_QUIESCE_UNQUIESCE_INTERFACE_COMMAND_LSB                                    0x0
#define MAILBOX_BIOS_CMD_RAS_QUIESCE_UNQUIESCE_INTERFACE_COMMAND_MSB                                    0x7
#define MAILBOX_BIOS_CMD_RAS_QUIESCE_UNQUIESCE_INTERFACE_COMMAND_RANGE                                  0x8
#define MAILBOX_BIOS_CMD_RAS_QUIESCE_UNQUIESCE_INTERFACE_COMMAND_MASK                                   0xff
#define MAILBOX_BIOS_CMD_SET_PMAX_APP_COLD_AVX3                                                         0x85
#define MAILBOX_BIOS_CMD_SET_PMAX_APP_COLD_AVX3_INTERFACE_COMMAND_LSB                                   0x0
#define MAILBOX_BIOS_CMD_SET_PMAX_APP_COLD_AVX3_INTERFACE_COMMAND_MSB                                   0x7
#define MAILBOX_BIOS_CMD_SET_PMAX_APP_COLD_AVX3_INTERFACE_COMMAND_RANGE                                 0x8
#define MAILBOX_BIOS_CMD_SET_PMAX_APP_COLD_AVX3_INTERFACE_COMMAND_MASK                                  0xff
#define MAILBOX_BIOS_CMD_SET_PMAX_APP_COLD_AVX3_DATA_TEMP_THRESH_LSB                                    0x0
#define MAILBOX_BIOS_CMD_SET_PMAX_APP_COLD_AVX3_DATA_TEMP_THRESH_MSB                                    0x7
#define MAILBOX_BIOS_CMD_SET_PMAX_APP_COLD_AVX3_DATA_TEMP_THRESH_RANGE                                  0x8
#define MAILBOX_BIOS_CMD_SET_PMAX_APP_COLD_AVX3_DATA_TEMP_THRESH_MASK                                   0xff
#define MAILBOX_BIOS_CMD_SET_PMAX_APP_COLD_AVX3_DATA_FREQ_OFFSET_LSB                                    0x8
#define MAILBOX_BIOS_CMD_SET_PMAX_APP_COLD_AVX3_DATA_FREQ_OFFSET_MSB                                    0xf
#define MAILBOX_BIOS_CMD_SET_PMAX_APP_COLD_AVX3_DATA_FREQ_OFFSET_RANGE                                  0x8
#define MAILBOX_BIOS_CMD_SET_PMAX_APP_COLD_AVX3_DATA_FREQ_OFFSET_MASK                                   0xff00
#define MAILBOX_BIOS_CMD_SET_PMAX_APP_COLD_AVX3_DATA_RESERVED0_LSB                                      0x10
#define MAILBOX_BIOS_CMD_SET_PMAX_APP_COLD_AVX3_DATA_RESERVED0_MSB                                      0x1f
#define MAILBOX_BIOS_CMD_SET_PMAX_APP_COLD_AVX3_DATA_RESERVED0_RANGE                                    0x10
#define MAILBOX_BIOS_CMD_SET_PMAX_APP_COLD_AVX3_DATA_RESERVED0_MASK                                     0xffff0000
#define MAILBOX_BIOS_CMD_ACTIVE_VR_MASK                                                                 0x87
#define MAILBOX_BIOS_CMD_ACTIVE_VR_MASK_INTERFACE_COMMAND_LSB                                           0x0
#define MAILBOX_BIOS_CMD_ACTIVE_VR_MASK_INTERFACE_COMMAND_MSB                                           0x7
#define MAILBOX_BIOS_CMD_ACTIVE_VR_MASK_INTERFACE_COMMAND_RANGE                                         0x8
#define MAILBOX_BIOS_CMD_ACTIVE_VR_MASK_INTERFACE_COMMAND_MASK                                          0xff
#define MAILBOX_BIOS_CMD_SET_UPI_FREQ                                                                   0x88
#define MAILBOX_BIOS_CMD_SET_UPI_FREQ_INTERFACE_LINK_INSTANCE_ID_LSB                                    0x8
#define MAILBOX_BIOS_CMD_SET_UPI_FREQ_INTERFACE_LINK_INSTANCE_ID_MSB                                    0xa
#define MAILBOX_BIOS_CMD_SET_UPI_FREQ_INTERFACE_LINK_INSTANCE_ID_RANGE                                  0x3
#define MAILBOX_BIOS_CMD_SET_UPI_FREQ_INTERFACE_LINK_INSTANCE_ID_MASK                                   0x700
#define MAILBOX_BIOS_CMD_SET_UPI_FREQ_INTERFACE_TRIGGER_LSB                                             0xb
#define MAILBOX_BIOS_CMD_SET_UPI_FREQ_INTERFACE_TRIGGER_MSB                                             0xb
#define MAILBOX_BIOS_CMD_SET_UPI_FREQ_INTERFACE_TRIGGER_RANGE                                           0x1
#define MAILBOX_BIOS_CMD_SET_UPI_FREQ_INTERFACE_TRIGGER_MASK                                            0x800
#define MAILBOX_BIOS_CMD_SET_UPI_FREQ_INTERFACE_MODE_LSB                                                0xc
#define MAILBOX_BIOS_CMD_SET_UPI_FREQ_INTERFACE_MODE_MSB                                                0xc
#define MAILBOX_BIOS_CMD_SET_UPI_FREQ_INTERFACE_MODE_RANGE                                              0x1
#define MAILBOX_BIOS_CMD_SET_UPI_FREQ_INTERFACE_MODE_MASK                                               0x1000
#define MAILBOX_BIOS_CMD_SET_UPI_FREQ_INTERFACE_COMMAND_LSB                                             0x0
#define MAILBOX_BIOS_CMD_SET_UPI_FREQ_INTERFACE_COMMAND_MSB                                             0x7
#define MAILBOX_BIOS_CMD_SET_UPI_FREQ_INTERFACE_COMMAND_RANGE                                           0x8
#define MAILBOX_BIOS_CMD_SET_UPI_FREQ_INTERFACE_COMMAND_MASK                                            0xff
#define MAILBOX_BIOS_CMD_SET_UPI_FREQ_DATA_RATIO_ENCODING_LSB                                           0x0
#define MAILBOX_BIOS_CMD_SET_UPI_FREQ_DATA_RATIO_ENCODING_MSB                                           0xf
#define MAILBOX_BIOS_CMD_SET_UPI_FREQ_DATA_RATIO_ENCODING_RANGE                                         0x10
#define MAILBOX_BIOS_CMD_SET_UPI_FREQ_DATA_RATIO_ENCODING_MASK                                          0xffff
#define MAILBOX_BIOS_CMD_SET_UPI_FREQ_DATA_RESERVED0_LSB                                                0x10
#define MAILBOX_BIOS_CMD_SET_UPI_FREQ_DATA_RESERVED0_MSB                                                0x1f
#define MAILBOX_BIOS_CMD_SET_UPI_FREQ_DATA_RESERVED0_RANGE                                              0x10
#define MAILBOX_BIOS_CMD_SET_UPI_FREQ_DATA_RESERVED0_MASK                                               0xffff0000
#define MAILBOX_BIOS_CMD_READ_UPI_FREQ                                                                  0x89
#define MAILBOX_BIOS_CMD_READ_UPI_FREQ_INTERFACE_LINK_ID_LSB                                            0x8
#define MAILBOX_BIOS_CMD_READ_UPI_FREQ_INTERFACE_LINK_ID_MSB                                            0xa
#define MAILBOX_BIOS_CMD_READ_UPI_FREQ_INTERFACE_LINK_ID_RANGE                                          0x3
#define MAILBOX_BIOS_CMD_READ_UPI_FREQ_INTERFACE_LINK_ID_MASK                                           0x700
#define MAILBOX_BIOS_CMD_READ_UPI_FREQ_INTERFACE_COMMAND_LSB                                            0x0
#define MAILBOX_BIOS_CMD_READ_UPI_FREQ_INTERFACE_COMMAND_MSB                                            0x7
#define MAILBOX_BIOS_CMD_READ_UPI_FREQ_INTERFACE_COMMAND_RANGE                                          0x8
#define MAILBOX_BIOS_CMD_READ_UPI_FREQ_INTERFACE_COMMAND_MASK                                           0xff
#define MAILBOX_BIOS_CMD_QUIESCE_PECI                                                                   0x8c
#define MAILBOX_BIOS_CMD_QUIESCE_PECI_INTERFACE_COMMAND_LSB                                             0x0
#define MAILBOX_BIOS_CMD_QUIESCE_PECI_INTERFACE_COMMAND_MSB                                             0x7
#define MAILBOX_BIOS_CMD_QUIESCE_PECI_INTERFACE_COMMAND_RANGE                                           0x8
#define MAILBOX_BIOS_CMD_QUIESCE_PECI_INTERFACE_COMMAND_MASK                                            0xff
#define MAILBOX_BIOS_CMD_UNQUIESCE_PECI                                                                 0x8d
#define MAILBOX_BIOS_CMD_UNQUIESCE_PECI_INTERFACE_COMMAND_LSB                                           0x0
#define MAILBOX_BIOS_CMD_UNQUIESCE_PECI_INTERFACE_COMMAND_MSB                                           0x7
#define MAILBOX_BIOS_CMD_UNQUIESCE_PECI_INTERFACE_COMMAND_RANGE                                         0x8
#define MAILBOX_BIOS_CMD_UNQUIESCE_PECI_INTERFACE_COMMAND_MASK                                          0xff
#define MAILBOX_BIOS_CMD_WRITE_PKGC_SA_PS_CRITERIA                                                      0x8e
#define MAILBOX_BIOS_CMD_WRITE_PKGC_SA_PS_CRITERIA_INTERFACE_LOGICAL_IP_TYPE_LSB                        0xc
#define MAILBOX_BIOS_CMD_WRITE_PKGC_SA_PS_CRITERIA_INTERFACE_LOGICAL_IP_TYPE_MSB                        0x13
#define MAILBOX_BIOS_CMD_WRITE_PKGC_SA_PS_CRITERIA_INTERFACE_LOGICAL_IP_TYPE_RANGE                      0x8
#define MAILBOX_BIOS_CMD_WRITE_PKGC_SA_PS_CRITERIA_INTERFACE_LOGICAL_IP_TYPE_MASK                       0xff000
#define MAILBOX_BIOS_CMD_WRITE_PKGC_SA_PS_CRITERIA_INTERFACE_INSTANCE_NUM_LSB                           0x8
#define MAILBOX_BIOS_CMD_WRITE_PKGC_SA_PS_CRITERIA_INTERFACE_INSTANCE_NUM_MSB                           0xb
#define MAILBOX_BIOS_CMD_WRITE_PKGC_SA_PS_CRITERIA_INTERFACE_INSTANCE_NUM_RANGE                         0x4
#define MAILBOX_BIOS_CMD_WRITE_PKGC_SA_PS_CRITERIA_INTERFACE_INSTANCE_NUM_MASK                          0xf00
#define MAILBOX_BIOS_CMD_WRITE_PKGC_SA_PS_CRITERIA_INTERFACE_COMMAND_LSB                                0x0
#define MAILBOX_BIOS_CMD_WRITE_PKGC_SA_PS_CRITERIA_INTERFACE_COMMAND_MSB                                0x7
#define MAILBOX_BIOS_CMD_WRITE_PKGC_SA_PS_CRITERIA_INTERFACE_COMMAND_RANGE                              0x8
#define MAILBOX_BIOS_CMD_WRITE_PKGC_SA_PS_CRITERIA_INTERFACE_COMMAND_MASK                               0xff
#define MAILBOX_BIOS_CMD_WRITE_PKGC_SA_PS_CRITERIA_DATA_BIOS_PKGC_ALLOWED_PS_MASK_LSB                   0x0
#define MAILBOX_BIOS_CMD_WRITE_PKGC_SA_PS_CRITERIA_DATA_BIOS_PKGC_ALLOWED_PS_MASK_MSB                   0x7
#define MAILBOX_BIOS_CMD_WRITE_PKGC_SA_PS_CRITERIA_DATA_BIOS_PKGC_ALLOWED_PS_MASK_RANGE                 0x8
#define MAILBOX_BIOS_CMD_WRITE_PKGC_SA_PS_CRITERIA_DATA_BIOS_PKGC_ALLOWED_PS_MASK_MASK                  0xff
#define MAILBOX_BIOS_CMD_WRITE_PKGC_SA_PS_CRITERIA_DATA_BIOS_PKGC_CRITERIA_PS_MASK_LSB                  0x8
#define MAILBOX_BIOS_CMD_WRITE_PKGC_SA_PS_CRITERIA_DATA_BIOS_PKGC_CRITERIA_PS_MASK_MSB                  0xf
#define MAILBOX_BIOS_CMD_WRITE_PKGC_SA_PS_CRITERIA_DATA_BIOS_PKGC_CRITERIA_PS_MASK_RANGE                0x8
#define MAILBOX_BIOS_CMD_WRITE_PKGC_SA_PS_CRITERIA_DATA_BIOS_PKGC_CRITERIA_PS_MASK_MASK                 0xff00
#define MAILBOX_BIOS_CMD_WRITE_PKGC_SA_PS_CRITERIA_DATA_RESERVED0_LSB                                   0x10
#define MAILBOX_BIOS_CMD_WRITE_PKGC_SA_PS_CRITERIA_DATA_RESERVED0_MSB                                   0x1f
#define MAILBOX_BIOS_CMD_WRITE_PKGC_SA_PS_CRITERIA_DATA_RESERVED0_RANGE                                 0x10
#define MAILBOX_BIOS_CMD_WRITE_PKGC_SA_PS_CRITERIA_DATA_RESERVED0_MASK                                  0xffff0000
#define MAILBOX_BIOS_CMD_SYNCHRONIZE_TSC_FOR_HOT_ADD                                                    0x8f
#define MAILBOX_BIOS_CMD_SYNCHRONIZE_TSC_FOR_HOT_ADD_INTERFACE_COMMAND_LSB                              0x0
#define MAILBOX_BIOS_CMD_SYNCHRONIZE_TSC_FOR_HOT_ADD_INTERFACE_COMMAND_MSB                              0x7
#define MAILBOX_BIOS_CMD_SYNCHRONIZE_TSC_FOR_HOT_ADD_INTERFACE_COMMAND_RANGE                            0x8
#define MAILBOX_BIOS_CMD_SYNCHRONIZE_TSC_FOR_HOT_ADD_INTERFACE_COMMAND_MASK                             0xff
#define MAILBOX_BIOS_CMD_SYNCHRONIZE_TSC_FOR_HOT_ADD_DATA_VALUE_LSB                                     0x0
#define MAILBOX_BIOS_CMD_SYNCHRONIZE_TSC_FOR_HOT_ADD_DATA_VALUE_MSB                                     0x0
#define MAILBOX_BIOS_CMD_SYNCHRONIZE_TSC_FOR_HOT_ADD_DATA_VALUE_RANGE                                   0x1
#define MAILBOX_BIOS_CMD_SYNCHRONIZE_TSC_FOR_HOT_ADD_DATA_VALUE_MASK                                    0x1
#define MAILBOX_BIOS_CMD_SYNCHRONIZE_TSC_FOR_HOT_ADD_DATA_RESERVED0_LSB                                 0x1
#define MAILBOX_BIOS_CMD_SYNCHRONIZE_TSC_FOR_HOT_ADD_DATA_RESERVED0_MSB                                 0x1f
#define MAILBOX_BIOS_CMD_SYNCHRONIZE_TSC_FOR_HOT_ADD_DATA_RESERVED0_RANGE                               0x1f
#define MAILBOX_BIOS_CMD_SYNCHRONIZE_TSC_FOR_HOT_ADD_DATA_RESERVED0_MASK                                0xfffffffe
#define MAILBOX_BIOS_CMD_READ_PM_CONFIG                                                                 0x94
#define MAILBOX_BIOS_CMD_READ_PM_CONFIG_INTERFACE_SUB_COMMAND_LSB                                       0x8
#define MAILBOX_BIOS_CMD_READ_PM_CONFIG_INTERFACE_SUB_COMMAND_MSB                                       0xf
#define MAILBOX_BIOS_CMD_READ_PM_CONFIG_INTERFACE_SUB_COMMAND_RANGE                                     0x8
#define MAILBOX_BIOS_CMD_READ_PM_CONFIG_INTERFACE_SUB_COMMAND_MASK                                      0xff00
#define MAILBOX_BIOS_CMD_READ_PM_CONFIG_INTERFACE_SUB_COMMAND_GPSS_TIMER                                0x0
#define MAILBOX_BIOS_CMD_READ_PM_CONFIG_INTERFACE_SUB_COMMAND_UFS_RAPL_SCALING                          0x1
#define MAILBOX_BIOS_CMD_READ_PM_CONFIG_INTERFACE_SUB_COMMAND_MIN_ICCP_LEVEL                            0x2
#define MAILBOX_BIOS_CMD_READ_PM_CONFIG_INTERFACE_COMMAND_LSB                                           0x0
#define MAILBOX_BIOS_CMD_READ_PM_CONFIG_INTERFACE_COMMAND_MSB                                           0x7
#define MAILBOX_BIOS_CMD_READ_PM_CONFIG_INTERFACE_COMMAND_RANGE                                         0x8
#define MAILBOX_BIOS_CMD_READ_PM_CONFIG_INTERFACE_COMMAND_MASK                                          0xff
#define MAILBOX_BIOS_CMD_READ_PM_CONFIG_DATA_GPSS_TIMER_VALUE_LSB                                       0x0
#define MAILBOX_BIOS_CMD_READ_PM_CONFIG_DATA_GPSS_TIMER_VALUE_MSB                                       0x13
#define MAILBOX_BIOS_CMD_READ_PM_CONFIG_DATA_GPSS_TIMER_VALUE_RANGE                                     0x14
#define MAILBOX_BIOS_CMD_READ_PM_CONFIG_DATA_GPSS_TIMER_VALUE_MASK                                      0xfffff
#define MAILBOX_BIOS_CMD_READ_PM_CONFIG_DATA_GPSS_TIMER_RESERVED0_LSB                                   0x14
#define MAILBOX_BIOS_CMD_READ_PM_CONFIG_DATA_GPSS_TIMER_RESERVED0_MSB                                   0x1f
#define MAILBOX_BIOS_CMD_READ_PM_CONFIG_DATA_GPSS_TIMER_RESERVED0_RANGE                                 0xc
#define MAILBOX_BIOS_CMD_READ_PM_CONFIG_DATA_GPSS_TIMER_RESERVED0_MASK                                  0xfff00000
#define MAILBOX_BIOS_CMD_READ_PM_CONFIG_DATA_UFS_RAPL_SCALING_UFS_RAPL_SCALE_FACTOR_LSB                 0x8
#define MAILBOX_BIOS_CMD_READ_PM_CONFIG_DATA_UFS_RAPL_SCALING_UFS_RAPL_SCALE_FACTOR_MSB                 0xf
#define MAILBOX_BIOS_CMD_READ_PM_CONFIG_DATA_UFS_RAPL_SCALING_UFS_RAPL_SCALE_FACTOR_RANGE               0x8
#define MAILBOX_BIOS_CMD_READ_PM_CONFIG_DATA_UFS_RAPL_SCALING_UFS_RAPL_SCALE_FACTOR_MASK                0xff00
#define MAILBOX_BIOS_CMD_READ_PM_CONFIG_DATA_UFS_RAPL_SCALING_UFS_RAPL_ANCHOR_LSB                       0x0
#define MAILBOX_BIOS_CMD_READ_PM_CONFIG_DATA_UFS_RAPL_SCALING_UFS_RAPL_ANCHOR_MSB                       0x7
#define MAILBOX_BIOS_CMD_READ_PM_CONFIG_DATA_UFS_RAPL_SCALING_UFS_RAPL_ANCHOR_RANGE                     0x8
#define MAILBOX_BIOS_CMD_READ_PM_CONFIG_DATA_UFS_RAPL_SCALING_UFS_RAPL_ANCHOR_MASK                      0xff
#define MAILBOX_BIOS_CMD_READ_PM_CONFIG_DATA_UFS_RAPL_SCALING_RESERVED0_LSB                             0x10
#define MAILBOX_BIOS_CMD_READ_PM_CONFIG_DATA_UFS_RAPL_SCALING_RESERVED0_MSB                             0x1f
#define MAILBOX_BIOS_CMD_READ_PM_CONFIG_DATA_UFS_RAPL_SCALING_RESERVED0_RANGE                           0x10
#define MAILBOX_BIOS_CMD_READ_PM_CONFIG_DATA_UFS_RAPL_SCALING_RESERVED0_MASK                            0xffff0000
#define MAILBOX_BIOS_CMD_READ_PM_CONFIG_DATA_MIN_ICCP_LEVEL_LEVEL_LSB                                   0x0
#define MAILBOX_BIOS_CMD_READ_PM_CONFIG_DATA_MIN_ICCP_LEVEL_LEVEL_MSB                                   0x7
#define MAILBOX_BIOS_CMD_READ_PM_CONFIG_DATA_MIN_ICCP_LEVEL_LEVEL_RANGE                                 0x8
#define MAILBOX_BIOS_CMD_READ_PM_CONFIG_DATA_MIN_ICCP_LEVEL_LEVEL_MASK                                  0xff
#define MAILBOX_BIOS_CMD_READ_PM_CONFIG_DATA_MIN_ICCP_LEVEL_RESERVED0_LSB                               0x8
#define MAILBOX_BIOS_CMD_READ_PM_CONFIG_DATA_MIN_ICCP_LEVEL_RESERVED0_MSB                               0x1f
#define MAILBOX_BIOS_CMD_READ_PM_CONFIG_DATA_MIN_ICCP_LEVEL_RESERVED0_RANGE                             0x18
#define MAILBOX_BIOS_CMD_READ_PM_CONFIG_DATA_MIN_ICCP_LEVEL_RESERVED0_MASK                              0xffffff00
#define MAILBOX_BIOS_CMD_WRITE_PM_CONFIG                                                                0x95
#define MAILBOX_BIOS_CMD_WRITE_PM_CONFIG_INTERFACE_SUB_COMMAND_LSB                                      0x8
#define MAILBOX_BIOS_CMD_WRITE_PM_CONFIG_INTERFACE_SUB_COMMAND_MSB                                      0xf
#define MAILBOX_BIOS_CMD_WRITE_PM_CONFIG_INTERFACE_SUB_COMMAND_RANGE                                    0x8
#define MAILBOX_BIOS_CMD_WRITE_PM_CONFIG_INTERFACE_SUB_COMMAND_MASK                                     0xff00
#define MAILBOX_BIOS_CMD_WRITE_PM_CONFIG_INTERFACE_SUB_COMMAND_GPSS_TIMER                               0x0
#define MAILBOX_BIOS_CMD_WRITE_PM_CONFIG_INTERFACE_SUB_COMMAND_UFS_RAPL_SCALING                         0x1
#define MAILBOX_BIOS_CMD_WRITE_PM_CONFIG_INTERFACE_SUB_COMMAND_MIN_ICCP_LEVEL                           0x2
#define MAILBOX_BIOS_CMD_WRITE_PM_CONFIG_INTERFACE_COMMAND_LSB                                          0x0
#define MAILBOX_BIOS_CMD_WRITE_PM_CONFIG_INTERFACE_COMMAND_MSB                                          0x7
#define MAILBOX_BIOS_CMD_WRITE_PM_CONFIG_INTERFACE_COMMAND_RANGE                                        0x8
#define MAILBOX_BIOS_CMD_WRITE_PM_CONFIG_INTERFACE_COMMAND_MASK                                         0xff
#define MAILBOX_BIOS_CMD_WRITE_PM_CONFIG_DATA_GPSS_TIMER_VALUE_LSB                                      0x0
#define MAILBOX_BIOS_CMD_WRITE_PM_CONFIG_DATA_GPSS_TIMER_VALUE_MSB                                      0x13
#define MAILBOX_BIOS_CMD_WRITE_PM_CONFIG_DATA_GPSS_TIMER_VALUE_RANGE                                    0x14
#define MAILBOX_BIOS_CMD_WRITE_PM_CONFIG_DATA_GPSS_TIMER_VALUE_MASK                                     0xfffff
#define MAILBOX_BIOS_CMD_WRITE_PM_CONFIG_DATA_GPSS_TIMER_RESERVED0_LSB                                  0x14
#define MAILBOX_BIOS_CMD_WRITE_PM_CONFIG_DATA_GPSS_TIMER_RESERVED0_MSB                                  0x1f
#define MAILBOX_BIOS_CMD_WRITE_PM_CONFIG_DATA_GPSS_TIMER_RESERVED0_RANGE                                0xc
#define MAILBOX_BIOS_CMD_WRITE_PM_CONFIG_DATA_GPSS_TIMER_RESERVED0_MASK                                 0xfff00000
#define MAILBOX_BIOS_CMD_WRITE_PM_CONFIG_DATA_UFS_RAPL_SCALING_UFS_RAPL_SCALE_FACTOR_LSB                0x8
#define MAILBOX_BIOS_CMD_WRITE_PM_CONFIG_DATA_UFS_RAPL_SCALING_UFS_RAPL_SCALE_FACTOR_MSB                0xf
#define MAILBOX_BIOS_CMD_WRITE_PM_CONFIG_DATA_UFS_RAPL_SCALING_UFS_RAPL_SCALE_FACTOR_RANGE              0x8
#define MAILBOX_BIOS_CMD_WRITE_PM_CONFIG_DATA_UFS_RAPL_SCALING_UFS_RAPL_SCALE_FACTOR_MASK               0xff00
#define MAILBOX_BIOS_CMD_WRITE_PM_CONFIG_DATA_UFS_RAPL_SCALING_UFS_RAPL_ANCHOR_LSB                      0x0
#define MAILBOX_BIOS_CMD_WRITE_PM_CONFIG_DATA_UFS_RAPL_SCALING_UFS_RAPL_ANCHOR_MSB                      0x7
#define MAILBOX_BIOS_CMD_WRITE_PM_CONFIG_DATA_UFS_RAPL_SCALING_UFS_RAPL_ANCHOR_RANGE                    0x8
#define MAILBOX_BIOS_CMD_WRITE_PM_CONFIG_DATA_UFS_RAPL_SCALING_UFS_RAPL_ANCHOR_MASK                     0xff
#define MAILBOX_BIOS_CMD_WRITE_PM_CONFIG_DATA_UFS_RAPL_SCALING_RESERVED0_LSB                            0x10
#define MAILBOX_BIOS_CMD_WRITE_PM_CONFIG_DATA_UFS_RAPL_SCALING_RESERVED0_MSB                            0x1f
#define MAILBOX_BIOS_CMD_WRITE_PM_CONFIG_DATA_UFS_RAPL_SCALING_RESERVED0_RANGE                          0x10
#define MAILBOX_BIOS_CMD_WRITE_PM_CONFIG_DATA_UFS_RAPL_SCALING_RESERVED0_MASK                           0xffff0000
#define MAILBOX_BIOS_CMD_WRITE_PM_CONFIG_DATA_MIN_ICCP_LEVEL_LEVEL_LSB                                  0x0
#define MAILBOX_BIOS_CMD_WRITE_PM_CONFIG_DATA_MIN_ICCP_LEVEL_LEVEL_MSB                                  0x7
#define MAILBOX_BIOS_CMD_WRITE_PM_CONFIG_DATA_MIN_ICCP_LEVEL_LEVEL_RANGE                                0x8
#define MAILBOX_BIOS_CMD_WRITE_PM_CONFIG_DATA_MIN_ICCP_LEVEL_LEVEL_MASK                                 0xff
#define MAILBOX_BIOS_CMD_WRITE_PM_CONFIG_DATA_MIN_ICCP_LEVEL_RESERVED0_LSB                              0x8
#define MAILBOX_BIOS_CMD_WRITE_PM_CONFIG_DATA_MIN_ICCP_LEVEL_RESERVED0_MSB                              0x1f
#define MAILBOX_BIOS_CMD_WRITE_PM_CONFIG_DATA_MIN_ICCP_LEVEL_RESERVED0_RANGE                            0x18
#define MAILBOX_BIOS_CMD_WRITE_PM_CONFIG_DATA_MIN_ICCP_LEVEL_RESERVED0_MASK                             0xffffff00
#define MAILBOX_BIOS_CMD_RAS_START                                                                      0x9a
#define MAILBOX_BIOS_CMD_RAS_START_INTERFACE_COMMAND_LSB                                                0x0
#define MAILBOX_BIOS_CMD_RAS_START_INTERFACE_COMMAND_MSB                                                0x7
#define MAILBOX_BIOS_CMD_RAS_START_INTERFACE_COMMAND_RANGE                                              0x8
#define MAILBOX_BIOS_CMD_RAS_START_INTERFACE_COMMAND_MASK                                               0xff
#define MAILBOX_BIOS_CMD_RAS_START_DATA_MEM_HOT_ADD_LSB                                                 0x0
#define MAILBOX_BIOS_CMD_RAS_START_DATA_MEM_HOT_ADD_MSB                                                 0x0
#define MAILBOX_BIOS_CMD_RAS_START_DATA_MEM_HOT_ADD_RANGE                                               0x1
#define MAILBOX_BIOS_CMD_RAS_START_DATA_MEM_HOT_ADD_MASK                                                0x1
#define MAILBOX_BIOS_CMD_RAS_START_DATA_SOC_HOT_ADD_LSB                                                 0x1
#define MAILBOX_BIOS_CMD_RAS_START_DATA_SOC_HOT_ADD_MSB                                                 0x1
#define MAILBOX_BIOS_CMD_RAS_START_DATA_SOC_HOT_ADD_RANGE                                               0x1
#define MAILBOX_BIOS_CMD_RAS_START_DATA_SOC_HOT_ADD_MASK                                                0x2
#define MAILBOX_BIOS_CMD_RAS_START_DATA_RESERVED0_LSB                                                   0x2
#define MAILBOX_BIOS_CMD_RAS_START_DATA_RESERVED0_MSB                                                   0x1f
#define MAILBOX_BIOS_CMD_RAS_START_DATA_RESERVED0_RANGE                                                 0x1e
#define MAILBOX_BIOS_CMD_RAS_START_DATA_RESERVED0_MASK                                                  0xfffffffc
#define MAILBOX_BIOS_CMD_RAS_EXIT                                                                       0x9b
#define MAILBOX_BIOS_CMD_RAS_EXIT_INTERFACE_COMMAND_LSB                                                 0x0
#define MAILBOX_BIOS_CMD_RAS_EXIT_INTERFACE_COMMAND_MSB                                                 0x7
#define MAILBOX_BIOS_CMD_RAS_EXIT_INTERFACE_COMMAND_RANGE                                               0x8
#define MAILBOX_BIOS_CMD_RAS_EXIT_INTERFACE_COMMAND_MASK                                                0xff
#define MAILBOX_BIOS_CMD_FAST_RAPL_NSTRIKE_PL2_DUTY_CYCLE                                               0x9d
#define MAILBOX_BIOS_CMD_FAST_RAPL_NSTRIKE_PL2_DUTY_CYCLE_INTERFACE_COMMAND_LSB                         0x0
#define MAILBOX_BIOS_CMD_FAST_RAPL_NSTRIKE_PL2_DUTY_CYCLE_INTERFACE_COMMAND_MSB                         0x7
#define MAILBOX_BIOS_CMD_FAST_RAPL_NSTRIKE_PL2_DUTY_CYCLE_INTERFACE_COMMAND_RANGE                       0x8
#define MAILBOX_BIOS_CMD_FAST_RAPL_NSTRIKE_PL2_DUTY_CYCLE_INTERFACE_COMMAND_MASK                        0xff
#define MAILBOX_BIOS_CMD_FAST_RAPL_NSTRIKE_PL2_DUTY_CYCLE_DATA_DUTY_CYCLE_LSB                           0x0
#define MAILBOX_BIOS_CMD_FAST_RAPL_NSTRIKE_PL2_DUTY_CYCLE_DATA_DUTY_CYCLE_MSB                           0x7
#define MAILBOX_BIOS_CMD_FAST_RAPL_NSTRIKE_PL2_DUTY_CYCLE_DATA_DUTY_CYCLE_RANGE                         0x8
#define MAILBOX_BIOS_CMD_FAST_RAPL_NSTRIKE_PL2_DUTY_CYCLE_DATA_DUTY_CYCLE_MASK                          0xff
#define MAILBOX_BIOS_CMD_FAST_RAPL_NSTRIKE_PL2_DUTY_CYCLE_DATA_RESERVED0_LSB                            0x8
#define MAILBOX_BIOS_CMD_FAST_RAPL_NSTRIKE_PL2_DUTY_CYCLE_DATA_RESERVED0_MSB                            0x1f
#define MAILBOX_BIOS_CMD_FAST_RAPL_NSTRIKE_PL2_DUTY_CYCLE_DATA_RESERVED0_RANGE                          0x18
#define MAILBOX_BIOS_CMD_FAST_RAPL_NSTRIKE_PL2_DUTY_CYCLE_DATA_RESERVED0_MASK                           0xffffff00
#define MAILBOX_BIOS_CMD_DISABLE_DRAM_PM                                                                0x9e
#define MAILBOX_BIOS_CMD_DISABLE_DRAM_PM_INTERFACE_COMMAND_LSB                                          0x0
#define MAILBOX_BIOS_CMD_DISABLE_DRAM_PM_INTERFACE_COMMAND_MSB                                          0x7
#define MAILBOX_BIOS_CMD_DISABLE_DRAM_PM_INTERFACE_COMMAND_RANGE                                        0x8
#define MAILBOX_BIOS_CMD_DISABLE_DRAM_PM_INTERFACE_COMMAND_MASK                                         0xff
#define MAILBOX_BIOS_CMD_DISABLE_DRAM_PM_DATA_MC_DISABLE_BIT_VECTOR_LSB                                 0x0
#define MAILBOX_BIOS_CMD_DISABLE_DRAM_PM_DATA_MC_DISABLE_BIT_VECTOR_MSB                                 0x7
#define MAILBOX_BIOS_CMD_DISABLE_DRAM_PM_DATA_MC_DISABLE_BIT_VECTOR_RANGE                               0x8
#define MAILBOX_BIOS_CMD_DISABLE_DRAM_PM_DATA_MC_DISABLE_BIT_VECTOR_MASK                                0xff
#define MAILBOX_BIOS_CMD_DISABLE_DRAM_PM_DATA_RESERVED0_LSB                                             0x8
#define MAILBOX_BIOS_CMD_DISABLE_DRAM_PM_DATA_RESERVED0_MSB                                             0x1f
#define MAILBOX_BIOS_CMD_DISABLE_DRAM_PM_DATA_RESERVED0_RANGE                                           0x18
#define MAILBOX_BIOS_CMD_DISABLE_DRAM_PM_DATA_RESERVED0_MASK                                            0xffffff00
#define MAILBOX_BIOS_CMD_ENABLE_DRAM_PM                                                                 0x9f
#define MAILBOX_BIOS_CMD_ENABLE_DRAM_PM_INTERFACE_COMMAND_LSB                                           0x0
#define MAILBOX_BIOS_CMD_ENABLE_DRAM_PM_INTERFACE_COMMAND_MSB                                           0x7
#define MAILBOX_BIOS_CMD_ENABLE_DRAM_PM_INTERFACE_COMMAND_RANGE                                         0x8
#define MAILBOX_BIOS_CMD_ENABLE_DRAM_PM_INTERFACE_COMMAND_MASK                                          0xff
#define MAILBOX_BIOS_CMD_ENABLE_DRAM_PM_DATA_MC_ENABLE_BIT_VECTOR_LSB                                   0x0
#define MAILBOX_BIOS_CMD_ENABLE_DRAM_PM_DATA_MC_ENABLE_BIT_VECTOR_MSB                                   0x7
#define MAILBOX_BIOS_CMD_ENABLE_DRAM_PM_DATA_MC_ENABLE_BIT_VECTOR_RANGE                                 0x8
#define MAILBOX_BIOS_CMD_ENABLE_DRAM_PM_DATA_MC_ENABLE_BIT_VECTOR_MASK                                  0xff
#define MAILBOX_BIOS_CMD_ENABLE_DRAM_PM_DATA_RESERVED0_LSB                                              0x8
#define MAILBOX_BIOS_CMD_ENABLE_DRAM_PM_DATA_RESERVED0_MSB                                              0x1f
#define MAILBOX_BIOS_CMD_ENABLE_DRAM_PM_DATA_RESERVED0_RANGE                                            0x18
#define MAILBOX_BIOS_CMD_ENABLE_DRAM_PM_DATA_RESERVED0_MASK                                             0xffffff00
#define MAILBOX_BIOS_CMD_READ_DRAM_PM_ENABLED                                                           0xa0
#define MAILBOX_BIOS_CMD_READ_DRAM_PM_ENABLED_INTERFACE_COMMAND_LSB                                     0x0
#define MAILBOX_BIOS_CMD_READ_DRAM_PM_ENABLED_INTERFACE_COMMAND_MSB                                     0x7
#define MAILBOX_BIOS_CMD_READ_DRAM_PM_ENABLED_INTERFACE_COMMAND_RANGE                                   0x8
#define MAILBOX_BIOS_CMD_READ_DRAM_PM_ENABLED_INTERFACE_COMMAND_MASK                                    0xff
#define MAILBOX_BIOS_CMD_READ_DRAM_PM_ENABLED_DATA_DATA_LSB                                             0x0
#define MAILBOX_BIOS_CMD_READ_DRAM_PM_ENABLED_DATA_DATA_MSB                                             0x1f
#define MAILBOX_BIOS_CMD_READ_DRAM_PM_ENABLED_DATA_DATA_RANGE                                           0x20
#define MAILBOX_BIOS_CMD_READ_DRAM_PM_ENABLED_DATA_DATA_MASK                                            0xffffffff
#define MAILBOX_BIOS_CMD_DISABLE_DRAM_THERMAL                                                           0xa1
#define MAILBOX_BIOS_CMD_DISABLE_DRAM_THERMAL_INTERFACE_COMMAND_LSB                                     0x0
#define MAILBOX_BIOS_CMD_DISABLE_DRAM_THERMAL_INTERFACE_COMMAND_MSB                                     0x7
#define MAILBOX_BIOS_CMD_DISABLE_DRAM_THERMAL_INTERFACE_COMMAND_RANGE                                   0x8
#define MAILBOX_BIOS_CMD_DISABLE_DRAM_THERMAL_INTERFACE_COMMAND_MASK                                    0xff
#define MAILBOX_BIOS_CMD_DISABLE_DRAM_THERMAL_DATA_MC_DISABLE_MASK_LSB                                  0x0
#define MAILBOX_BIOS_CMD_DISABLE_DRAM_THERMAL_DATA_MC_DISABLE_MASK_MSB                                  0x7
#define MAILBOX_BIOS_CMD_DISABLE_DRAM_THERMAL_DATA_MC_DISABLE_MASK_RANGE                                0x8
#define MAILBOX_BIOS_CMD_DISABLE_DRAM_THERMAL_DATA_MC_DISABLE_MASK_MASK                                 0xff
#define MAILBOX_BIOS_CMD_DISABLE_DRAM_THERMAL_DATA_MC_DISABLE_MASK_MC_0_MASK                            0x1
#define MAILBOX_BIOS_CMD_DISABLE_DRAM_THERMAL_DATA_MC_DISABLE_MASK_MC_1_MASK                            0x2
#define MAILBOX_BIOS_CMD_DISABLE_DRAM_THERMAL_DATA_MC_DISABLE_MASK_MC_2_MASK                            0x4
#define MAILBOX_BIOS_CMD_DISABLE_DRAM_THERMAL_DATA_MC_DISABLE_MASK_MC_3_MASK                            0x8
#define MAILBOX_BIOS_CMD_DISABLE_DRAM_THERMAL_DATA_RESERVED0_LSB                                        0x8
#define MAILBOX_BIOS_CMD_DISABLE_DRAM_THERMAL_DATA_RESERVED0_MSB                                        0x1f
#define MAILBOX_BIOS_CMD_DISABLE_DRAM_THERMAL_DATA_RESERVED0_RANGE                                      0x18
#define MAILBOX_BIOS_CMD_DISABLE_DRAM_THERMAL_DATA_RESERVED0_MASK                                       0xffffff00
#define MAILBOX_BIOS_CMD_ENABLE_DRAM_THERMAL                                                            0xa2
#define MAILBOX_BIOS_CMD_ENABLE_DRAM_THERMAL_INTERFACE_COMMAND_LSB                                      0x0
#define MAILBOX_BIOS_CMD_ENABLE_DRAM_THERMAL_INTERFACE_COMMAND_MSB                                      0x7
#define MAILBOX_BIOS_CMD_ENABLE_DRAM_THERMAL_INTERFACE_COMMAND_RANGE                                    0x8
#define MAILBOX_BIOS_CMD_ENABLE_DRAM_THERMAL_INTERFACE_COMMAND_MASK                                     0xff
#define MAILBOX_BIOS_CMD_ENABLE_DRAM_THERMAL_DATA_MC_ENABLE_MASK_LSB                                    0x0
#define MAILBOX_BIOS_CMD_ENABLE_DRAM_THERMAL_DATA_MC_ENABLE_MASK_MSB                                    0x7
#define MAILBOX_BIOS_CMD_ENABLE_DRAM_THERMAL_DATA_MC_ENABLE_MASK_RANGE                                  0x8
#define MAILBOX_BIOS_CMD_ENABLE_DRAM_THERMAL_DATA_MC_ENABLE_MASK_MASK                                   0xff
#define MAILBOX_BIOS_CMD_ENABLE_DRAM_THERMAL_DATA_MC_ENABLE_MASK_MC_0_MASK                              0x1
#define MAILBOX_BIOS_CMD_ENABLE_DRAM_THERMAL_DATA_MC_ENABLE_MASK_MC_1_MASK                              0x2
#define MAILBOX_BIOS_CMD_ENABLE_DRAM_THERMAL_DATA_MC_ENABLE_MASK_MC_2_MASK                              0x4
#define MAILBOX_BIOS_CMD_ENABLE_DRAM_THERMAL_DATA_MC_ENABLE_MASK_MC_3_MASK                              0x8
#define MAILBOX_BIOS_CMD_ENABLE_DRAM_THERMAL_DATA_RESERVED0_LSB                                         0x8
#define MAILBOX_BIOS_CMD_ENABLE_DRAM_THERMAL_DATA_RESERVED0_MSB                                         0x1f
#define MAILBOX_BIOS_CMD_ENABLE_DRAM_THERMAL_DATA_RESERVED0_RANGE                                       0x18
#define MAILBOX_BIOS_CMD_ENABLE_DRAM_THERMAL_DATA_RESERVED0_MASK                                        0xffffff00
#define MAILBOX_BIOS_CMD_READ_DRAM_THERMAL_ENABLED                                                      0xa3
#define MAILBOX_BIOS_CMD_READ_DRAM_THERMAL_ENABLED_INTERFACE_COMMAND_LSB                                0x0
#define MAILBOX_BIOS_CMD_READ_DRAM_THERMAL_ENABLED_INTERFACE_COMMAND_MSB                                0x7
#define MAILBOX_BIOS_CMD_READ_DRAM_THERMAL_ENABLED_INTERFACE_COMMAND_RANGE                              0x8
#define MAILBOX_BIOS_CMD_READ_DRAM_THERMAL_ENABLED_INTERFACE_COMMAND_MASK                               0xff
#define MAILBOX_BIOS_CMD_DRAM_DIMM_VR_MAPPING                                                           0xa4
#define MAILBOX_BIOS_CMD_DRAM_DIMM_VR_MAPPING_INTERFACE_COMMAND_LSB                                     0x0
#define MAILBOX_BIOS_CMD_DRAM_DIMM_VR_MAPPING_INTERFACE_COMMAND_MSB                                     0x7
#define MAILBOX_BIOS_CMD_DRAM_DIMM_VR_MAPPING_INTERFACE_COMMAND_RANGE                                   0x8
#define MAILBOX_BIOS_CMD_DRAM_DIMM_VR_MAPPING_INTERFACE_COMMAND_MASK                                    0xff
#define MAILBOX_BIOS_CMD_DRAM_DIMM_VR_MAPPING_DATA_MC_INDEX_LSB                                         0x0
#define MAILBOX_BIOS_CMD_DRAM_DIMM_VR_MAPPING_DATA_MC_INDEX_MSB                                         0x2
#define MAILBOX_BIOS_CMD_DRAM_DIMM_VR_MAPPING_DATA_MC_INDEX_RANGE                                       0x3
#define MAILBOX_BIOS_CMD_DRAM_DIMM_VR_MAPPING_DATA_MC_INDEX_MASK                                        0x7
#define MAILBOX_BIOS_CMD_DRAM_DIMM_VR_MAPPING_DATA_CHANNEL_INDEX_LSB                                    0x8
#define MAILBOX_BIOS_CMD_DRAM_DIMM_VR_MAPPING_DATA_CHANNEL_INDEX_MSB                                    0x9
#define MAILBOX_BIOS_CMD_DRAM_DIMM_VR_MAPPING_DATA_CHANNEL_INDEX_RANGE                                  0x2
#define MAILBOX_BIOS_CMD_DRAM_DIMM_VR_MAPPING_DATA_CHANNEL_INDEX_MASK                                   0x300
#define MAILBOX_BIOS_CMD_DRAM_DIMM_VR_MAPPING_DATA_VR_DIMM_MASK_LSB                                     0x10
#define MAILBOX_BIOS_CMD_DRAM_DIMM_VR_MAPPING_DATA_VR_DIMM_MASK_MSB                                     0x11
#define MAILBOX_BIOS_CMD_DRAM_DIMM_VR_MAPPING_DATA_VR_DIMM_MASK_RANGE                                   0x2
#define MAILBOX_BIOS_CMD_DRAM_DIMM_VR_MAPPING_DATA_VR_DIMM_MASK_MASK                                    0x30000
#define MAILBOX_BIOS_CMD_DRAM_DIMM_VR_MAPPING_DATA_SENSOR_DIMM_MASK_LSB                                 0x18
#define MAILBOX_BIOS_CMD_DRAM_DIMM_VR_MAPPING_DATA_SENSOR_DIMM_MASK_MSB                                 0x19
#define MAILBOX_BIOS_CMD_DRAM_DIMM_VR_MAPPING_DATA_SENSOR_DIMM_MASK_RANGE                               0x2
#define MAILBOX_BIOS_CMD_DRAM_DIMM_VR_MAPPING_DATA_SENSOR_DIMM_MASK_MASK                                0x3000000
#define MAILBOX_BIOS_CMD_DRAM_DIMM_VR_MAPPING_DATA_RESERVED0_LSB                                        0x3
#define MAILBOX_BIOS_CMD_DRAM_DIMM_VR_MAPPING_DATA_RESERVED0_MSB                                        0x7
#define MAILBOX_BIOS_CMD_DRAM_DIMM_VR_MAPPING_DATA_RESERVED0_RANGE                                      0x5
#define MAILBOX_BIOS_CMD_DRAM_DIMM_VR_MAPPING_DATA_RESERVED0_MASK                                       0xf8
#define MAILBOX_BIOS_CMD_DRAM_DIMM_VR_MAPPING_DATA_RESERVED1_LSB                                        0xa
#define MAILBOX_BIOS_CMD_DRAM_DIMM_VR_MAPPING_DATA_RESERVED1_MSB                                        0xf
#define MAILBOX_BIOS_CMD_DRAM_DIMM_VR_MAPPING_DATA_RESERVED1_RANGE                                      0x6
#define MAILBOX_BIOS_CMD_DRAM_DIMM_VR_MAPPING_DATA_RESERVED1_MASK                                       0xfc00
#define MAILBOX_BIOS_CMD_DRAM_DIMM_VR_MAPPING_DATA_RESERVED2_LSB                                        0x12
#define MAILBOX_BIOS_CMD_DRAM_DIMM_VR_MAPPING_DATA_RESERVED2_MSB                                        0x17
#define MAILBOX_BIOS_CMD_DRAM_DIMM_VR_MAPPING_DATA_RESERVED2_RANGE                                      0x6
#define MAILBOX_BIOS_CMD_DRAM_DIMM_VR_MAPPING_DATA_RESERVED2_MASK                                       0xfc0000
#define MAILBOX_BIOS_CMD_DRAM_DIMM_VR_MAPPING_DATA_RESERVED3_LSB                                        0x1a
#define MAILBOX_BIOS_CMD_DRAM_DIMM_VR_MAPPING_DATA_RESERVED3_MSB                                        0x1f
#define MAILBOX_BIOS_CMD_DRAM_DIMM_VR_MAPPING_DATA_RESERVED3_RANGE                                      0x6
#define MAILBOX_BIOS_CMD_DRAM_DIMM_VR_MAPPING_DATA_RESERVED3_MASK                                       0xfc000000
#define MAILBOX_BIOS_CMD_DRAM_VR_MC_MAPPING                                                             0xa5
#define MAILBOX_BIOS_CMD_DRAM_VR_MC_MAPPING_INTERFACE_COMMAND_LSB                                       0x0
#define MAILBOX_BIOS_CMD_DRAM_VR_MC_MAPPING_INTERFACE_COMMAND_MSB                                       0x7
#define MAILBOX_BIOS_CMD_DRAM_VR_MC_MAPPING_INTERFACE_COMMAND_RANGE                                     0x8
#define MAILBOX_BIOS_CMD_DRAM_VR_MC_MAPPING_INTERFACE_COMMAND_MASK                                      0xff
#define MAILBOX_BIOS_CMD_DRAM_VR_MC_MAPPING_DATA_MC_INDEX_LSB                                           0x0
#define MAILBOX_BIOS_CMD_DRAM_VR_MC_MAPPING_DATA_MC_INDEX_MSB                                           0x2
#define MAILBOX_BIOS_CMD_DRAM_VR_MC_MAPPING_DATA_MC_INDEX_RANGE                                         0x3
#define MAILBOX_BIOS_CMD_DRAM_VR_MC_MAPPING_DATA_MC_INDEX_MASK                                          0x7
#define MAILBOX_BIOS_CMD_DRAM_VR_MC_MAPPING_DATA_VR_ADDR_LSB                                            0x8
#define MAILBOX_BIOS_CMD_DRAM_VR_MC_MAPPING_DATA_VR_ADDR_MSB                                            0xc
#define MAILBOX_BIOS_CMD_DRAM_VR_MC_MAPPING_DATA_VR_ADDR_RANGE                                          0x5
#define MAILBOX_BIOS_CMD_DRAM_VR_MC_MAPPING_DATA_VR_ADDR_MASK                                           0x1f00
#define MAILBOX_BIOS_CMD_DRAM_VR_MC_MAPPING_DATA_RESERVED0_LSB                                          0x3
#define MAILBOX_BIOS_CMD_DRAM_VR_MC_MAPPING_DATA_RESERVED0_MSB                                          0x7
#define MAILBOX_BIOS_CMD_DRAM_VR_MC_MAPPING_DATA_RESERVED0_RANGE                                        0x5
#define MAILBOX_BIOS_CMD_DRAM_VR_MC_MAPPING_DATA_RESERVED0_MASK                                         0xf8
#define MAILBOX_BIOS_CMD_DRAM_VR_MC_MAPPING_DATA_RESERVED1_LSB                                          0xd
#define MAILBOX_BIOS_CMD_DRAM_VR_MC_MAPPING_DATA_RESERVED1_MSB                                          0x1f
#define MAILBOX_BIOS_CMD_DRAM_VR_MC_MAPPING_DATA_RESERVED1_RANGE                                        0x13
#define MAILBOX_BIOS_CMD_DRAM_VR_MC_MAPPING_DATA_RESERVED1_MASK                                         0xffffe000
#define MAILBOX_BIOS_CMD_SET_MC_FREQ                                                                    0xa6
#define MAILBOX_BIOS_CMD_SET_MC_FREQ_INTERFACE_COMMAND_LSB                                              0x0
#define MAILBOX_BIOS_CMD_SET_MC_FREQ_INTERFACE_COMMAND_MSB                                              0x7
#define MAILBOX_BIOS_CMD_SET_MC_FREQ_INTERFACE_COMMAND_RANGE                                            0x8
#define MAILBOX_BIOS_CMD_SET_MC_FREQ_INTERFACE_COMMAND_MASK                                             0xff
#define MAILBOX_BIOS_CMD_SET_MC_FREQ_DATA_MC_RATIO_LSB                                                  0x0
#define MAILBOX_BIOS_CMD_SET_MC_FREQ_DATA_MC_RATIO_MSB                                                  0x5
#define MAILBOX_BIOS_CMD_SET_MC_FREQ_DATA_MC_RATIO_RANGE                                                0x6
#define MAILBOX_BIOS_CMD_SET_MC_FREQ_DATA_MC_RATIO_MASK                                                 0x3f
#define MAILBOX_BIOS_CMD_SET_MC_FREQ_DATA_MC_REF_CLK_TYPE_LSB                                           0x6
#define MAILBOX_BIOS_CMD_SET_MC_FREQ_DATA_MC_REF_CLK_TYPE_MSB                                           0x6
#define MAILBOX_BIOS_CMD_SET_MC_FREQ_DATA_MC_REF_CLK_TYPE_RANGE                                         0x1
#define MAILBOX_BIOS_CMD_SET_MC_FREQ_DATA_MC_REF_CLK_TYPE_MASK                                          0x40
#define MAILBOX_BIOS_CMD_SET_MC_FREQ_DATA_MEMORY_TYPE_LSB                                               0x8
#define MAILBOX_BIOS_CMD_SET_MC_FREQ_DATA_MEMORY_TYPE_MSB                                               0x9
#define MAILBOX_BIOS_CMD_SET_MC_FREQ_DATA_MEMORY_TYPE_RANGE                                             0x2
#define MAILBOX_BIOS_CMD_SET_MC_FREQ_DATA_MEMORY_TYPE_MASK                                              0x300
#define MAILBOX_BIOS_CMD_SET_MC_FREQ_DATA_MEMORY_TYPE_DDR4                                              0x0
#define MAILBOX_BIOS_CMD_SET_MC_FREQ_DATA_MEMORY_TYPE_DDR5                                              0x1
#define MAILBOX_BIOS_CMD_SET_MC_FREQ_DATA_MEMORY_TYPE_HBM                                               0x2
#define MAILBOX_BIOS_CMD_SET_MC_FREQ_DATA_MC_INSTANCE_LSB                                               0xc
#define MAILBOX_BIOS_CMD_SET_MC_FREQ_DATA_MC_INSTANCE_MSB                                               0x13
#define MAILBOX_BIOS_CMD_SET_MC_FREQ_DATA_MC_INSTANCE_RANGE                                             0x8
#define MAILBOX_BIOS_CMD_SET_MC_FREQ_DATA_MC_INSTANCE_MASK                                              0xff000
#define MAILBOX_BIOS_CMD_SET_MC_FREQ_DATA_MC_INSTANCE_MC_0_MASK                                         0x1
#define MAILBOX_BIOS_CMD_SET_MC_FREQ_DATA_MC_INSTANCE_MC_1_MASK                                         0x2
#define MAILBOX_BIOS_CMD_SET_MC_FREQ_DATA_MC_INSTANCE_MC_2_MASK                                         0x4
#define MAILBOX_BIOS_CMD_SET_MC_FREQ_DATA_MC_INSTANCE_MC_3_MASK                                         0x8
#define MAILBOX_BIOS_CMD_SET_MC_FREQ_DATA_RAMP_LSB                                                      0x1f
#define MAILBOX_BIOS_CMD_SET_MC_FREQ_DATA_RAMP_MSB                                                      0x1f
#define MAILBOX_BIOS_CMD_SET_MC_FREQ_DATA_RAMP_RANGE                                                    0x1
#define MAILBOX_BIOS_CMD_SET_MC_FREQ_DATA_RAMP_MASK                                                     0x80000000
#define MAILBOX_BIOS_CMD_SET_MC_FREQ_DATA_RESERVED0_LSB                                                 0x7
#define MAILBOX_BIOS_CMD_SET_MC_FREQ_DATA_RESERVED0_MSB                                                 0x7
#define MAILBOX_BIOS_CMD_SET_MC_FREQ_DATA_RESERVED0_RANGE                                               0x1
#define MAILBOX_BIOS_CMD_SET_MC_FREQ_DATA_RESERVED0_MASK                                                0x80
#define MAILBOX_BIOS_CMD_SET_MC_FREQ_DATA_RESERVED1_LSB                                                 0xa
#define MAILBOX_BIOS_CMD_SET_MC_FREQ_DATA_RESERVED1_MSB                                                 0xb
#define MAILBOX_BIOS_CMD_SET_MC_FREQ_DATA_RESERVED1_RANGE                                               0x2
#define MAILBOX_BIOS_CMD_SET_MC_FREQ_DATA_RESERVED1_MASK                                                0xc00
#define MAILBOX_BIOS_CMD_SET_MC_FREQ_DATA_RESERVED2_LSB                                                 0x14
#define MAILBOX_BIOS_CMD_SET_MC_FREQ_DATA_RESERVED2_MSB                                                 0x1e
#define MAILBOX_BIOS_CMD_SET_MC_FREQ_DATA_RESERVED2_RANGE                                               0xb
#define MAILBOX_BIOS_CMD_SET_MC_FREQ_DATA_RESERVED2_MASK                                                0x7ff00000
#define MAILBOX_BIOS_CMD_READ_MC_FREQ                                                                   0xa7
#define MAILBOX_BIOS_CMD_READ_MC_FREQ_INTERFACE_COMMAND_LSB                                             0x0
#define MAILBOX_BIOS_CMD_READ_MC_FREQ_INTERFACE_COMMAND_MSB                                             0x7
#define MAILBOX_BIOS_CMD_READ_MC_FREQ_INTERFACE_COMMAND_RANGE                                           0x8
#define MAILBOX_BIOS_CMD_READ_MC_FREQ_INTERFACE_COMMAND_MASK                                            0xff
#define MAILBOX_BIOS_CMD_READ_MC_FREQ_DATA_MEMORY_TYPE_LSB                                              0x8
#define MAILBOX_BIOS_CMD_READ_MC_FREQ_DATA_MEMORY_TYPE_MSB                                              0x9
#define MAILBOX_BIOS_CMD_READ_MC_FREQ_DATA_MEMORY_TYPE_RANGE                                            0x2
#define MAILBOX_BIOS_CMD_READ_MC_FREQ_DATA_MEMORY_TYPE_MASK                                             0x300
#define MAILBOX_BIOS_CMD_READ_MC_FREQ_DATA_MEMORY_TYPE_DDR4                                             0x0
#define MAILBOX_BIOS_CMD_READ_MC_FREQ_DATA_MEMORY_TYPE_DDR5                                             0x1
#define MAILBOX_BIOS_CMD_READ_MC_FREQ_DATA_MEMORY_TYPE_HBM                                              0x2
#define MAILBOX_BIOS_CMD_READ_MC_FREQ_DATA_MC_INSTANCE_LSB                                              0xc
#define MAILBOX_BIOS_CMD_READ_MC_FREQ_DATA_MC_INSTANCE_MSB                                              0x13
#define MAILBOX_BIOS_CMD_READ_MC_FREQ_DATA_MC_INSTANCE_RANGE                                            0x8
#define MAILBOX_BIOS_CMD_READ_MC_FREQ_DATA_MC_INSTANCE_MASK                                             0xff000
#define MAILBOX_BIOS_CMD_READ_MC_FREQ_DATA_MC_INSTANCE_MC_0_MASK                                        0x1
#define MAILBOX_BIOS_CMD_READ_MC_FREQ_DATA_MC_INSTANCE_MC_1_MASK                                        0x2
#define MAILBOX_BIOS_CMD_READ_MC_FREQ_DATA_MC_INSTANCE_MC_2_MASK                                        0x4
#define MAILBOX_BIOS_CMD_READ_MC_FREQ_DATA_MC_INSTANCE_MC_3_MASK                                        0x8
#define MAILBOX_BIOS_CMD_READ_MC_FREQ_DATA_RESERVED0_LSB                                                0x0
#define MAILBOX_BIOS_CMD_READ_MC_FREQ_DATA_RESERVED0_MSB                                                0x7
#define MAILBOX_BIOS_CMD_READ_MC_FREQ_DATA_RESERVED0_RANGE                                              0x8
#define MAILBOX_BIOS_CMD_READ_MC_FREQ_DATA_RESERVED0_MASK                                               0xff
#define MAILBOX_BIOS_CMD_READ_MC_FREQ_DATA_RESERVED1_LSB                                                0xa
#define MAILBOX_BIOS_CMD_READ_MC_FREQ_DATA_RESERVED1_MSB                                                0xb
#define MAILBOX_BIOS_CMD_READ_MC_FREQ_DATA_RESERVED1_RANGE                                              0x2
#define MAILBOX_BIOS_CMD_READ_MC_FREQ_DATA_RESERVED1_MASK                                               0xc00
#define MAILBOX_BIOS_CMD_READ_MC_FREQ_DATA_RESERVED2_LSB                                                0x14
#define MAILBOX_BIOS_CMD_READ_MC_FREQ_DATA_RESERVED2_MSB                                                0x1f
#define MAILBOX_BIOS_CMD_READ_MC_FREQ_DATA_RESERVED2_RANGE                                              0xc
#define MAILBOX_BIOS_CMD_READ_MC_FREQ_DATA_RESERVED2_MASK                                               0xfff00000
#define MAILBOX_BIOS_CMD_DRAM_VR_SENSOR_MAPPING                                                         0xa8
#define MAILBOX_BIOS_CMD_DRAM_VR_SENSOR_MAPPING_INTERFACE_COMMAND_LSB                                   0x0
#define MAILBOX_BIOS_CMD_DRAM_VR_SENSOR_MAPPING_INTERFACE_COMMAND_MSB                                   0x7
#define MAILBOX_BIOS_CMD_DRAM_VR_SENSOR_MAPPING_INTERFACE_COMMAND_RANGE                                 0x8
#define MAILBOX_BIOS_CMD_DRAM_VR_SENSOR_MAPPING_INTERFACE_COMMAND_MASK                                  0xff
#define MAILBOX_BIOS_CMD_DRAM_VR_SENSOR_MAPPING_DATA_MC_INDEX_LSB                                       0x0
#define MAILBOX_BIOS_CMD_DRAM_VR_SENSOR_MAPPING_DATA_MC_INDEX_MSB                                       0x2
#define MAILBOX_BIOS_CMD_DRAM_VR_SENSOR_MAPPING_DATA_MC_INDEX_RANGE                                     0x3
#define MAILBOX_BIOS_CMD_DRAM_VR_SENSOR_MAPPING_DATA_MC_INDEX_MASK                                      0x7
#define MAILBOX_BIOS_CMD_DRAM_VR_SENSOR_MAPPING_DATA_SENSOR_VR_ADDR_LSB                                 0x8
#define MAILBOX_BIOS_CMD_DRAM_VR_SENSOR_MAPPING_DATA_SENSOR_VR_ADDR_MSB                                 0xc
#define MAILBOX_BIOS_CMD_DRAM_VR_SENSOR_MAPPING_DATA_SENSOR_VR_ADDR_RANGE                               0x5
#define MAILBOX_BIOS_CMD_DRAM_VR_SENSOR_MAPPING_DATA_SENSOR_VR_ADDR_MASK                                0x1f00
#define MAILBOX_BIOS_CMD_DRAM_VR_SENSOR_MAPPING_DATA_RESERVED0_LSB                                      0x3
#define MAILBOX_BIOS_CMD_DRAM_VR_SENSOR_MAPPING_DATA_RESERVED0_MSB                                      0x7
#define MAILBOX_BIOS_CMD_DRAM_VR_SENSOR_MAPPING_DATA_RESERVED0_RANGE                                    0x5
#define MAILBOX_BIOS_CMD_DRAM_VR_SENSOR_MAPPING_DATA_RESERVED0_MASK                                     0xf8
#define MAILBOX_BIOS_CMD_DRAM_VR_SENSOR_MAPPING_DATA_RESERVED1_LSB                                      0xd
#define MAILBOX_BIOS_CMD_DRAM_VR_SENSOR_MAPPING_DATA_RESERVED1_MSB                                      0x1f
#define MAILBOX_BIOS_CMD_DRAM_VR_SENSOR_MAPPING_DATA_RESERVED1_RANGE                                    0x13
#define MAILBOX_BIOS_CMD_DRAM_VR_SENSOR_MAPPING_DATA_RESERVED1_MASK                                     0xffffe000
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_INTERVAL_CONFIG                                                0xaa
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_INTERVAL_CONFIG_INTERFACE_MC_INSTANCE_MASK_LSB                 0x8
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_INTERVAL_CONFIG_INTERFACE_MC_INSTANCE_MASK_MSB                 0xf
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_INTERVAL_CONFIG_INTERFACE_MC_INSTANCE_MASK_RANGE               0x8
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_INTERVAL_CONFIG_INTERFACE_MC_INSTANCE_MASK_MASK                0xff00
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_INTERVAL_CONFIG_INTERFACE_MC_INSTANCE_MASK_MC_0_MASK           0x1
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_INTERVAL_CONFIG_INTERFACE_MC_INSTANCE_MASK_MC_1_MASK           0x2
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_INTERVAL_CONFIG_INTERFACE_MC_INSTANCE_MASK_MC_2_MASK           0x4
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_INTERVAL_CONFIG_INTERFACE_MC_INSTANCE_MASK_MC_3_MASK           0x8
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_INTERVAL_CONFIG_INTERFACE_MEM_TYPE_LSB                         0x10
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_INTERVAL_CONFIG_INTERFACE_MEM_TYPE_MSB                         0x11
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_INTERVAL_CONFIG_INTERFACE_MEM_TYPE_RANGE                       0x2
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_INTERVAL_CONFIG_INTERFACE_MEM_TYPE_MASK                        0x30000
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_INTERVAL_CONFIG_INTERFACE_MEM_TYPE_DDR4                        0x0
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_INTERVAL_CONFIG_INTERFACE_MEM_TYPE_DDR5                        0x1
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_INTERVAL_CONFIG_INTERFACE_MEM_TYPE_HBM                         0x2
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_INTERVAL_CONFIG_INTERFACE_COMMAND_LSB                          0x0
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_INTERVAL_CONFIG_INTERFACE_COMMAND_MSB                          0x7
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_INTERVAL_CONFIG_INTERFACE_COMMAND_RANGE                        0x8
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_INTERVAL_CONFIG_INTERFACE_COMMAND_MASK                         0xff
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_INTERVAL_CONFIG_DATA_PATROL_SCRUB_INTERVAL_LSB                 0x0
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_INTERVAL_CONFIG_DATA_PATROL_SCRUB_INTERVAL_MSB                 0x17
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_INTERVAL_CONFIG_DATA_PATROL_SCRUB_INTERVAL_RANGE               0x18
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_INTERVAL_CONFIG_DATA_PATROL_SCRUB_INTERVAL_MASK                0xffffff
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_INTERVAL_CONFIG_DATA_RESERVED0_LSB                             0x18
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_INTERVAL_CONFIG_DATA_RESERVED0_MSB                             0x1f
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_INTERVAL_CONFIG_DATA_RESERVED0_RANGE                           0x8
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_INTERVAL_CONFIG_DATA_RESERVED0_MASK                            0xff000000
#define MAILBOX_BIOS_CMD_OC_TJ_MAX_OFFSET                                                               0xac
#define MAILBOX_BIOS_CMD_OC_TJ_MAX_OFFSET_INTERFACE_READ_WRITE_LSB                                      0x8
#define MAILBOX_BIOS_CMD_OC_TJ_MAX_OFFSET_INTERFACE_READ_WRITE_MSB                                      0x8
#define MAILBOX_BIOS_CMD_OC_TJ_MAX_OFFSET_INTERFACE_READ_WRITE_RANGE                                    0x1
#define MAILBOX_BIOS_CMD_OC_TJ_MAX_OFFSET_INTERFACE_READ_WRITE_MASK                                     0x100
#define MAILBOX_BIOS_CMD_OC_TJ_MAX_OFFSET_INTERFACE_COMMAND_LSB                                         0x0
#define MAILBOX_BIOS_CMD_OC_TJ_MAX_OFFSET_INTERFACE_COMMAND_MSB                                         0x7
#define MAILBOX_BIOS_CMD_OC_TJ_MAX_OFFSET_INTERFACE_COMMAND_RANGE                                       0x8
#define MAILBOX_BIOS_CMD_OC_TJ_MAX_OFFSET_INTERFACE_COMMAND_MASK                                        0xff
#define MAILBOX_BIOS_CMD_OC_TJ_MAX_OFFSET_DATA_TJMAX_OFFSET_LSB                                         0x0
#define MAILBOX_BIOS_CMD_OC_TJ_MAX_OFFSET_DATA_TJMAX_OFFSET_MSB                                         0x7
#define MAILBOX_BIOS_CMD_OC_TJ_MAX_OFFSET_DATA_TJMAX_OFFSET_RANGE                                       0x8
#define MAILBOX_BIOS_CMD_OC_TJ_MAX_OFFSET_DATA_TJMAX_OFFSET_MASK                                        0xff
#define MAILBOX_BIOS_CMD_OC_TJ_MAX_OFFSET_DATA_RESERVED0_LSB                                            0x8
#define MAILBOX_BIOS_CMD_OC_TJ_MAX_OFFSET_DATA_RESERVED0_MSB                                            0x1f
#define MAILBOX_BIOS_CMD_OC_TJ_MAX_OFFSET_DATA_RESERVED0_RANGE                                          0x18
#define MAILBOX_BIOS_CMD_OC_TJ_MAX_OFFSET_DATA_RESERVED0_MASK                                           0xffffff00
#define MAILBOX_BIOS_CMD_SET_CORE_MESH_RATIO                                                            0xaf
#define MAILBOX_BIOS_CMD_SET_CORE_MESH_RATIO_INTERFACE_COMMAND_LSB                                      0x0
#define MAILBOX_BIOS_CMD_SET_CORE_MESH_RATIO_INTERFACE_COMMAND_MSB                                      0x7
#define MAILBOX_BIOS_CMD_SET_CORE_MESH_RATIO_INTERFACE_COMMAND_RANGE                                    0x8
#define MAILBOX_BIOS_CMD_SET_CORE_MESH_RATIO_INTERFACE_COMMAND_MASK                                     0xff
#define MAILBOX_BIOS_CMD_SET_CORE_MESH_RATIO_DATA_CORE_RATIO_LSB                                        0x0
#define MAILBOX_BIOS_CMD_SET_CORE_MESH_RATIO_DATA_CORE_RATIO_MSB                                        0x7
#define MAILBOX_BIOS_CMD_SET_CORE_MESH_RATIO_DATA_CORE_RATIO_RANGE                                      0x8
#define MAILBOX_BIOS_CMD_SET_CORE_MESH_RATIO_DATA_CORE_RATIO_MASK                                       0xff
#define MAILBOX_BIOS_CMD_SET_CORE_MESH_RATIO_DATA_MESH_RATIO_LSB                                        0x8
#define MAILBOX_BIOS_CMD_SET_CORE_MESH_RATIO_DATA_MESH_RATIO_MSB                                        0xf
#define MAILBOX_BIOS_CMD_SET_CORE_MESH_RATIO_DATA_MESH_RATIO_RANGE                                      0x8
#define MAILBOX_BIOS_CMD_SET_CORE_MESH_RATIO_DATA_MESH_RATIO_MASK                                       0xff00
#define MAILBOX_BIOS_CMD_SET_CORE_MESH_RATIO_DATA_RESERVED0_LSB                                         0x10
#define MAILBOX_BIOS_CMD_SET_CORE_MESH_RATIO_DATA_RESERVED0_MSB                                         0x1f
#define MAILBOX_BIOS_CMD_SET_CORE_MESH_RATIO_DATA_RESERVED0_RANGE                                       0x10
#define MAILBOX_BIOS_CMD_SET_CORE_MESH_RATIO_DATA_RESERVED0_MASK                                        0xffff0000
#define MAILBOX_BIOS_CMD_PERF_LIMIT_REASONS                                                             0xb0
#define MAILBOX_BIOS_CMD_PERF_LIMIT_REASONS_INTERFACE_SUB_COMMAND_LSB                                   0x8
#define MAILBOX_BIOS_CMD_PERF_LIMIT_REASONS_INTERFACE_SUB_COMMAND_MSB                                   0xb
#define MAILBOX_BIOS_CMD_PERF_LIMIT_REASONS_INTERFACE_SUB_COMMAND_RANGE                                 0x4
#define MAILBOX_BIOS_CMD_PERF_LIMIT_REASONS_INTERFACE_SUB_COMMAND_MASK                                  0xf00
#define MAILBOX_BIOS_CMD_PERF_LIMIT_REASONS_INTERFACE_SUB_COMMAND_HIGH_LEVEL_READ                       0x0
#define MAILBOX_BIOS_CMD_PERF_LIMIT_REASONS_INTERFACE_SUB_COMMAND_HIGH_LEVEL_WRITE                      0x1
#define MAILBOX_BIOS_CMD_PERF_LIMIT_REASONS_INTERFACE_SUB_COMMAND_PCODE_FINE_LEVEL_READ                 0x2
#define MAILBOX_BIOS_CMD_PERF_LIMIT_REASONS_INTERFACE_SUB_COMMAND_ACP_FINE_LEVEL_READ                   0x3
#define MAILBOX_BIOS_CMD_PERF_LIMIT_REASONS_INTERFACE_CORE_ID_LSB                                       0xc
#define MAILBOX_BIOS_CMD_PERF_LIMIT_REASONS_INTERFACE_CORE_ID_MSB                                       0x13
#define MAILBOX_BIOS_CMD_PERF_LIMIT_REASONS_INTERFACE_CORE_ID_RANGE                                     0x8
#define MAILBOX_BIOS_CMD_PERF_LIMIT_REASONS_INTERFACE_CORE_ID_MASK                                      0xff000
#define MAILBOX_BIOS_CMD_PERF_LIMIT_REASONS_INTERFACE_COMMAND_LSB                                       0x0
#define MAILBOX_BIOS_CMD_PERF_LIMIT_REASONS_INTERFACE_COMMAND_MSB                                       0x7
#define MAILBOX_BIOS_CMD_PERF_LIMIT_REASONS_INTERFACE_COMMAND_RANGE                                     0x8
#define MAILBOX_BIOS_CMD_PERF_LIMIT_REASONS_INTERFACE_COMMAND_MASK                                      0xff
#define MAILBOX_BIOS_CMD_PERF_LIMIT_REASONS_DATA_REASONS_BITS_LSB                                       0x0
#define MAILBOX_BIOS_CMD_PERF_LIMIT_REASONS_DATA_REASONS_BITS_MSB                                       0xf
#define MAILBOX_BIOS_CMD_PERF_LIMIT_REASONS_DATA_REASONS_BITS_RANGE                                     0x10
#define MAILBOX_BIOS_CMD_PERF_LIMIT_REASONS_DATA_REASONS_BITS_MASK                                      0xffff
#define MAILBOX_BIOS_CMD_PERF_LIMIT_REASONS_DATA_LOG_BITS_LSB                                           0x10
#define MAILBOX_BIOS_CMD_PERF_LIMIT_REASONS_DATA_LOG_BITS_MSB                                           0x1f
#define MAILBOX_BIOS_CMD_PERF_LIMIT_REASONS_DATA_LOG_BITS_RANGE                                         0x10
#define MAILBOX_BIOS_CMD_PERF_LIMIT_REASONS_DATA_LOG_BITS_MASK                                          0xffff0000
#define MAILBOX_BIOS_CMD_WARM_RESET_CTRL                                                                0xb1
#define MAILBOX_BIOS_CMD_WARM_RESET_CTRL_INTERFACE_COMMAND_LSB                                          0x0
#define MAILBOX_BIOS_CMD_WARM_RESET_CTRL_INTERFACE_COMMAND_MSB                                          0x7
#define MAILBOX_BIOS_CMD_WARM_RESET_CTRL_INTERFACE_COMMAND_RANGE                                        0x8
#define MAILBOX_BIOS_CMD_WARM_RESET_CTRL_INTERFACE_COMMAND_MASK                                         0xff
#define MAILBOX_BIOS_CMD_WARM_RESET_CTRL_DATA_SURPRIZRST2ADR_COUNTER_LSB                                0x0
#define MAILBOX_BIOS_CMD_WARM_RESET_CTRL_DATA_SURPRIZRST2ADR_COUNTER_MSB                                0x9
#define MAILBOX_BIOS_CMD_WARM_RESET_CTRL_DATA_SURPRIZRST2ADR_COUNTER_RANGE                              0xa
#define MAILBOX_BIOS_CMD_WARM_RESET_CTRL_DATA_SURPRIZRST2ADR_COUNTER_MASK                               0x3ff
#define MAILBOX_BIOS_CMD_WARM_RESET_CTRL_DATA_SURPRIZRST_MODE_LSB                                       0xa
#define MAILBOX_BIOS_CMD_WARM_RESET_CTRL_DATA_SURPRIZRST_MODE_MSB                                       0xc
#define MAILBOX_BIOS_CMD_WARM_RESET_CTRL_DATA_SURPRIZRST_MODE_RANGE                                     0x3
#define MAILBOX_BIOS_CMD_WARM_RESET_CTRL_DATA_SURPRIZRST_MODE_MASK                                      0x1c00
#define MAILBOX_BIOS_CMD_WARM_RESET_CTRL_DATA_LOCK_LSB                                                  0x1f
#define MAILBOX_BIOS_CMD_WARM_RESET_CTRL_DATA_LOCK_MSB                                                  0x1f
#define MAILBOX_BIOS_CMD_WARM_RESET_CTRL_DATA_LOCK_RANGE                                                0x1
#define MAILBOX_BIOS_CMD_WARM_RESET_CTRL_DATA_LOCK_MASK                                                 0x80000000
#define MAILBOX_BIOS_CMD_WARM_RESET_CTRL_DATA_RESERVED0_LSB                                             0xd
#define MAILBOX_BIOS_CMD_WARM_RESET_CTRL_DATA_RESERVED0_MSB                                             0x1e
#define MAILBOX_BIOS_CMD_WARM_RESET_CTRL_DATA_RESERVED0_RANGE                                           0x12
#define MAILBOX_BIOS_CMD_WARM_RESET_CTRL_DATA_RESERVED0_MASK                                            0x7fffe000
#define MAILBOX_BIOS_CMD_READ_MC_VOLTAGE                                                                0xb2
#define MAILBOX_BIOS_CMD_READ_MC_VOLTAGE_INTERFACE_COMMAND_LSB                                          0x0
#define MAILBOX_BIOS_CMD_READ_MC_VOLTAGE_INTERFACE_COMMAND_MSB                                          0x7
#define MAILBOX_BIOS_CMD_READ_MC_VOLTAGE_INTERFACE_COMMAND_RANGE                                        0x8
#define MAILBOX_BIOS_CMD_READ_MC_VOLTAGE_INTERFACE_COMMAND_MASK                                         0xff
#define MAILBOX_BIOS_CMD_READ_MC_VOLTAGE_DATA_MC_INDEX_LSB                                              0x0
#define MAILBOX_BIOS_CMD_READ_MC_VOLTAGE_DATA_MC_INDEX_MSB                                              0x2
#define MAILBOX_BIOS_CMD_READ_MC_VOLTAGE_DATA_MC_INDEX_RANGE                                            0x3
#define MAILBOX_BIOS_CMD_READ_MC_VOLTAGE_DATA_MC_INDEX_MASK                                             0x7
#define MAILBOX_BIOS_CMD_READ_MC_VOLTAGE_DATA_RESERVED0_LSB                                             0x3
#define MAILBOX_BIOS_CMD_READ_MC_VOLTAGE_DATA_RESERVED0_MSB                                             0x1f
#define MAILBOX_BIOS_CMD_READ_MC_VOLTAGE_DATA_RESERVED0_RANGE                                           0x1d
#define MAILBOX_BIOS_CMD_READ_MC_VOLTAGE_DATA_RESERVED0_MASK                                            0xfffffff8
#define MAILBOX_BIOS_CMD_ENHANCED_ADR                                                                   0xb4
#define MAILBOX_BIOS_CMD_ENHANCED_ADR_INTERFACE_COMMAND_LSB                                             0x0
#define MAILBOX_BIOS_CMD_ENHANCED_ADR_INTERFACE_COMMAND_MSB                                             0x7
#define MAILBOX_BIOS_CMD_ENHANCED_ADR_INTERFACE_COMMAND_RANGE                                           0x8
#define MAILBOX_BIOS_CMD_ENHANCED_ADR_INTERFACE_COMMAND_MASK                                            0xff
#define MAILBOX_BIOS_CMD_ENHANCED_ADR_DATA_CORE_RATIO_LSB                                               0x0
#define MAILBOX_BIOS_CMD_ENHANCED_ADR_DATA_CORE_RATIO_MSB                                               0x7
#define MAILBOX_BIOS_CMD_ENHANCED_ADR_DATA_CORE_RATIO_RANGE                                             0x8
#define MAILBOX_BIOS_CMD_ENHANCED_ADR_DATA_CORE_RATIO_MASK                                              0xff
#define MAILBOX_BIOS_CMD_ENHANCED_ADR_DATA_MESH_RATIO_LSB                                               0x8
#define MAILBOX_BIOS_CMD_ENHANCED_ADR_DATA_MESH_RATIO_MSB                                               0xf
#define MAILBOX_BIOS_CMD_ENHANCED_ADR_DATA_MESH_RATIO_RANGE                                             0x8
#define MAILBOX_BIOS_CMD_ENHANCED_ADR_DATA_MESH_RATIO_MASK                                              0xff00
#define MAILBOX_BIOS_CMD_ENHANCED_ADR_DATA_FADR_EN_LSB                                                  0x1f
#define MAILBOX_BIOS_CMD_ENHANCED_ADR_DATA_FADR_EN_MSB                                                  0x1f
#define MAILBOX_BIOS_CMD_ENHANCED_ADR_DATA_FADR_EN_RANGE                                                0x1
#define MAILBOX_BIOS_CMD_ENHANCED_ADR_DATA_FADR_EN_MASK                                                 0x80000000
#define MAILBOX_BIOS_CMD_ENHANCED_ADR_DATA_RESERVED0_LSB                                                0x10
#define MAILBOX_BIOS_CMD_ENHANCED_ADR_DATA_RESERVED0_MSB                                                0x1e
#define MAILBOX_BIOS_CMD_ENHANCED_ADR_DATA_RESERVED0_RANGE                                              0xf
#define MAILBOX_BIOS_CMD_ENHANCED_ADR_DATA_RESERVED0_MASK                                               0x7fff0000
#define MAILBOX_BIOS_CMD_RAMP_MCP_VR                                                                    0xb5
#define MAILBOX_BIOS_CMD_RAMP_MCP_VR_INTERFACE_VR_INDEX_LSB                                             0x8
#define MAILBOX_BIOS_CMD_RAMP_MCP_VR_INTERFACE_VR_INDEX_MSB                                             0xf
#define MAILBOX_BIOS_CMD_RAMP_MCP_VR_INTERFACE_VR_INDEX_RANGE                                           0x8
#define MAILBOX_BIOS_CMD_RAMP_MCP_VR_INTERFACE_VR_INDEX_MASK                                            0xff00
#define MAILBOX_BIOS_CMD_RAMP_MCP_VR_INTERFACE_COMMAND_LSB                                              0x0
#define MAILBOX_BIOS_CMD_RAMP_MCP_VR_INTERFACE_COMMAND_MSB                                              0x7
#define MAILBOX_BIOS_CMD_RAMP_MCP_VR_INTERFACE_COMMAND_RANGE                                            0x8
#define MAILBOX_BIOS_CMD_RAMP_MCP_VR_INTERFACE_COMMAND_MASK                                             0xff
#define MAILBOX_BIOS_CMD_RAMP_MCP_VR_DATA_VID_LSB                                                       0x0
#define MAILBOX_BIOS_CMD_RAMP_MCP_VR_DATA_VID_MSB                                                       0x7
#define MAILBOX_BIOS_CMD_RAMP_MCP_VR_DATA_VID_RANGE                                                     0x8
#define MAILBOX_BIOS_CMD_RAMP_MCP_VR_DATA_VID_MASK                                                      0xff
#define MAILBOX_BIOS_CMD_RAMP_MCP_VR_DATA_RESERVED0_LSB                                                 0x8
#define MAILBOX_BIOS_CMD_RAMP_MCP_VR_DATA_RESERVED0_MSB                                                 0x1f
#define MAILBOX_BIOS_CMD_RAMP_MCP_VR_DATA_RESERVED0_RANGE                                               0x18
#define MAILBOX_BIOS_CMD_RAMP_MCP_VR_DATA_RESERVED0_MASK                                                0xffffff00
#define MAILBOX_BIOS_CMD_REMOVE_MCP                                                                     0xb6
#define MAILBOX_BIOS_CMD_REMOVE_MCP_INTERFACE_COMMAND_LSB                                               0x0
#define MAILBOX_BIOS_CMD_REMOVE_MCP_INTERFACE_COMMAND_MSB                                               0x7
#define MAILBOX_BIOS_CMD_REMOVE_MCP_INTERFACE_COMMAND_RANGE                                             0x8
#define MAILBOX_BIOS_CMD_REMOVE_MCP_INTERFACE_COMMAND_MASK                                              0xff
#define MAILBOX_BIOS_CMD_OOB_INIT_EPP                                                                   0xb9
#define MAILBOX_BIOS_CMD_OOB_INIT_EPP_INTERFACE_READ_WRITE_LSB                                          0x8
#define MAILBOX_BIOS_CMD_OOB_INIT_EPP_INTERFACE_READ_WRITE_MSB                                          0x8
#define MAILBOX_BIOS_CMD_OOB_INIT_EPP_INTERFACE_READ_WRITE_RANGE                                        0x1
#define MAILBOX_BIOS_CMD_OOB_INIT_EPP_INTERFACE_READ_WRITE_MASK                                         0x100
#define MAILBOX_BIOS_CMD_OOB_INIT_EPP_INTERFACE_COMMAND_LSB                                             0x0
#define MAILBOX_BIOS_CMD_OOB_INIT_EPP_INTERFACE_COMMAND_MSB                                             0x7
#define MAILBOX_BIOS_CMD_OOB_INIT_EPP_INTERFACE_COMMAND_RANGE                                           0x8
#define MAILBOX_BIOS_CMD_OOB_INIT_EPP_INTERFACE_COMMAND_MASK                                            0xff
#define MAILBOX_BIOS_CMD_OOB_INIT_EPP_DATA_HWP_EPP_INIT_VALUE_LSB                                       0x0
#define MAILBOX_BIOS_CMD_OOB_INIT_EPP_DATA_HWP_EPP_INIT_VALUE_MSB                                       0x7
#define MAILBOX_BIOS_CMD_OOB_INIT_EPP_DATA_HWP_EPP_INIT_VALUE_RANGE                                     0x8
#define MAILBOX_BIOS_CMD_OOB_INIT_EPP_DATA_HWP_EPP_INIT_VALUE_MASK                                      0xff
#define MAILBOX_BIOS_CMD_OOB_INIT_EPP_DATA_RESERVED0_LSB                                                0x8
#define MAILBOX_BIOS_CMD_OOB_INIT_EPP_DATA_RESERVED0_MSB                                                0x1f
#define MAILBOX_BIOS_CMD_OOB_INIT_EPP_DATA_RESERVED0_RANGE                                              0x18
#define MAILBOX_BIOS_CMD_OOB_INIT_EPP_DATA_RESERVED0_MASK                                               0xffffff00
#define MAILBOX_BIOS_CMD_READ_MAX_MEMORY_CAPACITY                                                       0xba
#define MAILBOX_BIOS_CMD_READ_MAX_MEMORY_CAPACITY_INTERFACE_COMMAND_LSB                                 0x0
#define MAILBOX_BIOS_CMD_READ_MAX_MEMORY_CAPACITY_INTERFACE_COMMAND_MSB                                 0x7
#define MAILBOX_BIOS_CMD_READ_MAX_MEMORY_CAPACITY_INTERFACE_COMMAND_RANGE                               0x8
#define MAILBOX_BIOS_CMD_READ_MAX_MEMORY_CAPACITY_INTERFACE_COMMAND_MASK                                0xff
#define MAILBOX_BIOS_CMD_READ_MAX_MEMORY_CAPACITY_DATA_MEM_SKU_CAPACITY_LIMIT_LSB                       0x0
#define MAILBOX_BIOS_CMD_READ_MAX_MEMORY_CAPACITY_DATA_MEM_SKU_CAPACITY_LIMIT_MSB                       0xf
#define MAILBOX_BIOS_CMD_READ_MAX_MEMORY_CAPACITY_DATA_MEM_SKU_CAPACITY_LIMIT_RANGE                     0x10
#define MAILBOX_BIOS_CMD_READ_MAX_MEMORY_CAPACITY_DATA_MEM_SKU_CAPACITY_LIMIT_MASK                      0xffff
#define MAILBOX_BIOS_CMD_READ_MAX_MEMORY_CAPACITY_DATA_RESERVED0_LSB                                    0x10
#define MAILBOX_BIOS_CMD_READ_MAX_MEMORY_CAPACITY_DATA_RESERVED0_MSB                                    0x1f
#define MAILBOX_BIOS_CMD_READ_MAX_MEMORY_CAPACITY_DATA_RESERVED0_RANGE                                  0x10
#define MAILBOX_BIOS_CMD_READ_MAX_MEMORY_CAPACITY_DATA_RESERVED0_MASK                                   0xffff0000
#define MAILBOX_BIOS_CMD_READ_EPB_PECI_OVERRIDE_CONTROL                                                 0xbc
#define MAILBOX_BIOS_CMD_READ_EPB_PECI_OVERRIDE_CONTROL_INTERFACE_COMMAND_LSB                           0x0
#define MAILBOX_BIOS_CMD_READ_EPB_PECI_OVERRIDE_CONTROL_INTERFACE_COMMAND_MSB                           0x7
#define MAILBOX_BIOS_CMD_READ_EPB_PECI_OVERRIDE_CONTROL_INTERFACE_COMMAND_RANGE                         0x8
#define MAILBOX_BIOS_CMD_READ_EPB_PECI_OVERRIDE_CONTROL_INTERFACE_COMMAND_MASK                          0xff
#define MAILBOX_BIOS_CMD_READ_EPB_PECI_OVERRIDE_CONTROL_DATA_EPB_ENABLE_DISABLE_LSB                     0x0
#define MAILBOX_BIOS_CMD_READ_EPB_PECI_OVERRIDE_CONTROL_DATA_EPB_ENABLE_DISABLE_MSB                     0x0
#define MAILBOX_BIOS_CMD_READ_EPB_PECI_OVERRIDE_CONTROL_DATA_EPB_ENABLE_DISABLE_RANGE                   0x1
#define MAILBOX_BIOS_CMD_READ_EPB_PECI_OVERRIDE_CONTROL_DATA_EPB_ENABLE_DISABLE_MASK                    0x1
#define MAILBOX_BIOS_CMD_READ_EPB_PECI_OVERRIDE_CONTROL_DATA_RESERVED0_LSB                              0x1
#define MAILBOX_BIOS_CMD_READ_EPB_PECI_OVERRIDE_CONTROL_DATA_RESERVED0_MSB                              0x1f
#define MAILBOX_BIOS_CMD_READ_EPB_PECI_OVERRIDE_CONTROL_DATA_RESERVED0_RANGE                            0x1f
#define MAILBOX_BIOS_CMD_READ_EPB_PECI_OVERRIDE_CONTROL_DATA_RESERVED0_MASK                             0xfffffffe
#define MAILBOX_BIOS_CMD_WRITE_EPB_PECI_OVERRIDE_CONTROL                                                0xbd
#define MAILBOX_BIOS_CMD_WRITE_EPB_PECI_OVERRIDE_CONTROL_INTERFACE_COMMAND_LSB                          0x0
#define MAILBOX_BIOS_CMD_WRITE_EPB_PECI_OVERRIDE_CONTROL_INTERFACE_COMMAND_MSB                          0x7
#define MAILBOX_BIOS_CMD_WRITE_EPB_PECI_OVERRIDE_CONTROL_INTERFACE_COMMAND_RANGE                        0x8
#define MAILBOX_BIOS_CMD_WRITE_EPB_PECI_OVERRIDE_CONTROL_INTERFACE_COMMAND_MASK                         0xff
#define MAILBOX_BIOS_CMD_WRITE_EPB_PECI_OVERRIDE_CONTROL_DATA_EPB_ENABLE_DISABLE_LSB                    0x0
#define MAILBOX_BIOS_CMD_WRITE_EPB_PECI_OVERRIDE_CONTROL_DATA_EPB_ENABLE_DISABLE_MSB                    0x0
#define MAILBOX_BIOS_CMD_WRITE_EPB_PECI_OVERRIDE_CONTROL_DATA_EPB_ENABLE_DISABLE_RANGE                  0x1
#define MAILBOX_BIOS_CMD_WRITE_EPB_PECI_OVERRIDE_CONTROL_DATA_EPB_ENABLE_DISABLE_MASK                   0x1
#define MAILBOX_BIOS_CMD_WRITE_EPB_PECI_OVERRIDE_CONTROL_DATA_RESERVED0_LSB                             0x1
#define MAILBOX_BIOS_CMD_WRITE_EPB_PECI_OVERRIDE_CONTROL_DATA_RESERVED0_MSB                             0x1f
#define MAILBOX_BIOS_CMD_WRITE_EPB_PECI_OVERRIDE_CONTROL_DATA_RESERVED0_RANGE                           0x1f
#define MAILBOX_BIOS_CMD_WRITE_EPB_PECI_OVERRIDE_CONTROL_DATA_RESERVED0_MASK                            0xfffffffe
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_PKGC_CONFIG                                                    0xbe
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_PKGC_CONFIG_INTERFACE_MC_INSTANCE_MASK_LSB                     0x8
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_PKGC_CONFIG_INTERFACE_MC_INSTANCE_MASK_MSB                     0xf
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_PKGC_CONFIG_INTERFACE_MC_INSTANCE_MASK_RANGE                   0x8
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_PKGC_CONFIG_INTERFACE_MC_INSTANCE_MASK_MASK                    0xff00
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_PKGC_CONFIG_INTERFACE_MC_INSTANCE_MASK_MC_0_MASK               0x1
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_PKGC_CONFIG_INTERFACE_MC_INSTANCE_MASK_MC_1_MASK               0x2
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_PKGC_CONFIG_INTERFACE_MC_INSTANCE_MASK_MC_2_MASK               0x4
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_PKGC_CONFIG_INTERFACE_MC_INSTANCE_MASK_MC_3_MASK               0x8
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_PKGC_CONFIG_INTERFACE_MEM_TYPE_LSB                             0x10
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_PKGC_CONFIG_INTERFACE_MEM_TYPE_MSB                             0x11
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_PKGC_CONFIG_INTERFACE_MEM_TYPE_RANGE                           0x2
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_PKGC_CONFIG_INTERFACE_MEM_TYPE_MASK                            0x30000
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_PKGC_CONFIG_INTERFACE_MEM_TYPE_DDR4                            0x0
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_PKGC_CONFIG_INTERFACE_MEM_TYPE_DDR5                            0x1
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_PKGC_CONFIG_INTERFACE_MEM_TYPE_HBM                             0x2
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_PKGC_CONFIG_INTERFACE_SUB_COMMAND_LSB                          0x12
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_PKGC_CONFIG_INTERFACE_SUB_COMMAND_MSB                          0x13
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_PKGC_CONFIG_INTERFACE_SUB_COMMAND_RANGE                        0x2
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_PKGC_CONFIG_INTERFACE_SUB_COMMAND_MASK                         0xc0000
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_PKGC_CONFIG_INTERFACE_COMMAND_LSB                              0x0
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_PKGC_CONFIG_INTERFACE_COMMAND_MSB                              0x7
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_PKGC_CONFIG_INTERFACE_COMMAND_RANGE                            0x8
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_PKGC_CONFIG_INTERFACE_COMMAND_MASK                             0xff
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_PKGC_CONFIG_DATA_DATA_VALUE_LSB                                0x0
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_PKGC_CONFIG_DATA_DATA_VALUE_MSB                                0xf
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_PKGC_CONFIG_DATA_DATA_VALUE_RANGE                              0x10
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_PKGC_CONFIG_DATA_DATA_VALUE_MASK                               0xffff
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_PKGC_CONFIG_DATA_RESERVED0_LSB                                 0x10
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_PKGC_CONFIG_DATA_RESERVED0_MSB                                 0x1f
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_PKGC_CONFIG_DATA_RESERVED0_RANGE                               0x10
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_PKGC_CONFIG_DATA_RESERVED0_MASK                                0xffff0000
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_ADV_SCRUB_CONFIG                                               0xbf
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_ADV_SCRUB_CONFIG_INTERFACE_MC_INSTANCE_MASK_LSB                0x8
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_ADV_SCRUB_CONFIG_INTERFACE_MC_INSTANCE_MASK_MSB                0xf
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_ADV_SCRUB_CONFIG_INTERFACE_MC_INSTANCE_MASK_RANGE              0x8
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_ADV_SCRUB_CONFIG_INTERFACE_MC_INSTANCE_MASK_MASK               0xff00
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_ADV_SCRUB_CONFIG_INTERFACE_MC_INSTANCE_MASK_MC_0_MASK          0x1
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_ADV_SCRUB_CONFIG_INTERFACE_MC_INSTANCE_MASK_MC_1_MASK          0x2
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_ADV_SCRUB_CONFIG_INTERFACE_MC_INSTANCE_MASK_MC_2_MASK          0x4
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_ADV_SCRUB_CONFIG_INTERFACE_MC_INSTANCE_MASK_MC_3_MASK          0x8
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_ADV_SCRUB_CONFIG_INTERFACE_MEM_TYPE_LSB                        0x10
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_ADV_SCRUB_CONFIG_INTERFACE_MEM_TYPE_MSB                        0x11
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_ADV_SCRUB_CONFIG_INTERFACE_MEM_TYPE_RANGE                      0x2
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_ADV_SCRUB_CONFIG_INTERFACE_MEM_TYPE_MASK                       0x30000
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_ADV_SCRUB_CONFIG_INTERFACE_MEM_TYPE_DDR4                       0x0
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_ADV_SCRUB_CONFIG_INTERFACE_MEM_TYPE_DDR5                       0x1
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_ADV_SCRUB_CONFIG_INTERFACE_MEM_TYPE_HBM                        0x2
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_ADV_SCRUB_CONFIG_INTERFACE_COMMAND_LSB                         0x0
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_ADV_SCRUB_CONFIG_INTERFACE_COMMAND_MSB                         0x7
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_ADV_SCRUB_CONFIG_INTERFACE_COMMAND_RANGE                       0x8
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_ADV_SCRUB_CONFIG_INTERFACE_COMMAND_MASK                        0xff
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_ADV_SCRUB_CONFIG_DATA_ADVANCE_RATE_LSB                         0x0
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_ADV_SCRUB_CONFIG_DATA_ADVANCE_RATE_MSB                         0xf
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_ADV_SCRUB_CONFIG_DATA_ADVANCE_RATE_RANGE                       0x10
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_ADV_SCRUB_CONFIG_DATA_ADVANCE_RATE_MASK                        0xffff
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_ADV_SCRUB_CONFIG_DATA_ADVANCE_THRESH_LSB                       0x10
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_ADV_SCRUB_CONFIG_DATA_ADVANCE_THRESH_MSB                       0x1f
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_ADV_SCRUB_CONFIG_DATA_ADVANCE_THRESH_RANGE                     0x10
#define MAILBOX_BIOS_CMD_MC_PATROL_SCRUB_ADV_SCRUB_CONFIG_DATA_ADVANCE_THRESH_MASK                      0xffff0000
#define MAILBOX_BIOS_CMD_READ_LIMCA_CONFIG                                                              0xc0
#define MAILBOX_BIOS_CMD_READ_LIMCA_CONFIG_INTERFACE_COMMAND_LSB                                        0x0
#define MAILBOX_BIOS_CMD_READ_LIMCA_CONFIG_INTERFACE_COMMAND_MSB                                        0x7
#define MAILBOX_BIOS_CMD_READ_LIMCA_CONFIG_INTERFACE_COMMAND_RANGE                                      0x8
#define MAILBOX_BIOS_CMD_READ_LIMCA_CONFIG_INTERFACE_COMMAND_MASK                                       0xff
#define MAILBOX_BIOS_CMD_WRITE_LIMCA_CONFIG                                                             0xc1
#define MAILBOX_BIOS_CMD_WRITE_LIMCA_CONFIG_INTERFACE_COMMAND_LSB                                       0x0
#define MAILBOX_BIOS_CMD_WRITE_LIMCA_CONFIG_INTERFACE_COMMAND_MSB                                       0x7
#define MAILBOX_BIOS_CMD_WRITE_LIMCA_CONFIG_INTERFACE_COMMAND_RANGE                                     0x8
#define MAILBOX_BIOS_CMD_WRITE_LIMCA_CONFIG_INTERFACE_COMMAND_MASK                                      0xff
#define MAILBOX_BIOS_CMD_WRITE_LIMCA_CONFIG_DATA_LIMCA_DISABLE_LSB                                      0x0
#define MAILBOX_BIOS_CMD_WRITE_LIMCA_CONFIG_DATA_LIMCA_DISABLE_MSB                                      0x0
#define MAILBOX_BIOS_CMD_WRITE_LIMCA_CONFIG_DATA_LIMCA_DISABLE_RANGE                                    0x1
#define MAILBOX_BIOS_CMD_WRITE_LIMCA_CONFIG_DATA_LIMCA_DISABLE_MASK                                     0x1
#define MAILBOX_BIOS_CMD_WRITE_LIMCA_CONFIG_DATA_PURE_CURRENT_ENABLE_LSB                                0x1
#define MAILBOX_BIOS_CMD_WRITE_LIMCA_CONFIG_DATA_PURE_CURRENT_ENABLE_MSB                                0x1
#define MAILBOX_BIOS_CMD_WRITE_LIMCA_CONFIG_DATA_PURE_CURRENT_ENABLE_RANGE                              0x1
#define MAILBOX_BIOS_CMD_WRITE_LIMCA_CONFIG_DATA_PURE_CURRENT_ENABLE_MASK                               0x2
#define MAILBOX_BIOS_CMD_WRITE_LIMCA_CONFIG_DATA_REMEMBER_CDYN_LSB                                      0x2
#define MAILBOX_BIOS_CMD_WRITE_LIMCA_CONFIG_DATA_REMEMBER_CDYN_MSB                                      0x2
#define MAILBOX_BIOS_CMD_WRITE_LIMCA_CONFIG_DATA_REMEMBER_CDYN_RANGE                                    0x1
#define MAILBOX_BIOS_CMD_WRITE_LIMCA_CONFIG_DATA_REMEMBER_CDYN_MASK                                     0x4
#define MAILBOX_BIOS_CMD_WRITE_LIMCA_CONFIG_DATA_SNAP_DOWN_LSB                                          0x3
#define MAILBOX_BIOS_CMD_WRITE_LIMCA_CONFIG_DATA_SNAP_DOWN_MSB                                          0x3
#define MAILBOX_BIOS_CMD_WRITE_LIMCA_CONFIG_DATA_SNAP_DOWN_RANGE                                        0x1
#define MAILBOX_BIOS_CMD_WRITE_LIMCA_CONFIG_DATA_SNAP_DOWN_MASK                                         0x8
#define MAILBOX_BIOS_CMD_WRITE_LIMCA_CONFIG_DATA_RESERVED0_LSB                                          0x4
#define MAILBOX_BIOS_CMD_WRITE_LIMCA_CONFIG_DATA_RESERVED0_MSB                                          0x1f
#define MAILBOX_BIOS_CMD_WRITE_LIMCA_CONFIG_DATA_RESERVED0_RANGE                                        0x1c
#define MAILBOX_BIOS_CMD_WRITE_LIMCA_CONFIG_DATA_RESERVED0_MASK                                         0xfffffff0
#define MAILBOX_BIOS_CMD_SNC_CONFIG                                                                     0xc2
#define MAILBOX_BIOS_CMD_SNC_CONFIG_INTERFACE_READ_WRITE_LSB                                            0x8
#define MAILBOX_BIOS_CMD_SNC_CONFIG_INTERFACE_READ_WRITE_MSB                                            0x8
#define MAILBOX_BIOS_CMD_SNC_CONFIG_INTERFACE_READ_WRITE_RANGE                                          0x1
#define MAILBOX_BIOS_CMD_SNC_CONFIG_INTERFACE_READ_WRITE_MASK                                           0x100
#define MAILBOX_BIOS_CMD_SNC_CONFIG_INTERFACE_READ_WRITE_READ                                           0x0
#define MAILBOX_BIOS_CMD_SNC_CONFIG_INTERFACE_READ_WRITE_WRITE                                          0x1
#define MAILBOX_BIOS_CMD_SNC_CONFIG_INTERFACE_SNC_INDEX_LSB                                             0x9
#define MAILBOX_BIOS_CMD_SNC_CONFIG_INTERFACE_SNC_INDEX_MSB                                             0xb
#define MAILBOX_BIOS_CMD_SNC_CONFIG_INTERFACE_SNC_INDEX_RANGE                                           0x3
#define MAILBOX_BIOS_CMD_SNC_CONFIG_INTERFACE_SNC_INDEX_MASK                                            0xe00
#define MAILBOX_BIOS_CMD_SNC_CONFIG_INTERFACE_SNC_INDEX_SNC_CONFIG                                      0x0
#define MAILBOX_BIOS_CMD_SNC_CONFIG_INTERFACE_SNC_INDEX_SNC_BASE_1                                      0x1
#define MAILBOX_BIOS_CMD_SNC_CONFIG_INTERFACE_SNC_INDEX_SNC_BASE_2                                      0x2
#define MAILBOX_BIOS_CMD_SNC_CONFIG_INTERFACE_SNC_INDEX_SNC_BASE_3                                      0x3
#define MAILBOX_BIOS_CMD_SNC_CONFIG_INTERFACE_SNC_INDEX_SNC_BASE_4                                      0x4
#define MAILBOX_BIOS_CMD_SNC_CONFIG_INTERFACE_SNC_INDEX_SNC_BASE_5                                      0x5
#define MAILBOX_BIOS_CMD_SNC_CONFIG_INTERFACE_SNC_INDEX_SNC_UPPER_BASE                                  0x6
#define MAILBOX_BIOS_CMD_SNC_CONFIG_INTERFACE_COMMAND_LSB                                               0x0
#define MAILBOX_BIOS_CMD_SNC_CONFIG_INTERFACE_COMMAND_MSB                                               0x7
#define MAILBOX_BIOS_CMD_SNC_CONFIG_INTERFACE_COMMAND_RANGE                                             0x8
#define MAILBOX_BIOS_CMD_SNC_CONFIG_INTERFACE_COMMAND_MASK                                              0xff
#define MAILBOX_BIOS_CMD_SNC_CONFIG_DATA_DATA_LSB                                                       0x0
#define MAILBOX_BIOS_CMD_SNC_CONFIG_DATA_DATA_MSB                                                       0x1f
#define MAILBOX_BIOS_CMD_SNC_CONFIG_DATA_DATA_RANGE                                                     0x20
#define MAILBOX_BIOS_CMD_SNC_CONFIG_DATA_DATA_MASK                                                      0xffffffff
#define MAILBOX_BIOS_CMD_OOBMSM_DEV_HIDE                                                                0xc3
#define MAILBOX_BIOS_CMD_OOBMSM_DEV_HIDE_INTERFACE_COMMAND_LSB                                          0x0
#define MAILBOX_BIOS_CMD_OOBMSM_DEV_HIDE_INTERFACE_COMMAND_MSB                                          0x7
#define MAILBOX_BIOS_CMD_OOBMSM_DEV_HIDE_INTERFACE_COMMAND_RANGE                                        0x8
#define MAILBOX_BIOS_CMD_OOBMSM_DEV_HIDE_INTERFACE_COMMAND_MASK                                         0xff
#define MAILBOX_BIOS_CMD_OOBMSM_DEV_HIDE_DATA_FUNCTION_LSB                                              0x15
#define MAILBOX_BIOS_CMD_OOBMSM_DEV_HIDE_DATA_FUNCTION_MSB                                              0x17
#define MAILBOX_BIOS_CMD_OOBMSM_DEV_HIDE_DATA_FUNCTION_RANGE                                            0x3
#define MAILBOX_BIOS_CMD_OOBMSM_DEV_HIDE_DATA_FUNCTION_MASK                                             0xe00000
#define MAILBOX_BIOS_CMD_OOBMSM_DEV_HIDE_DATA_DEVICE_LSB                                                0x10
#define MAILBOX_BIOS_CMD_OOBMSM_DEV_HIDE_DATA_DEVICE_MSB                                                0x14
#define MAILBOX_BIOS_CMD_OOBMSM_DEV_HIDE_DATA_DEVICE_RANGE                                              0x5
#define MAILBOX_BIOS_CMD_OOBMSM_DEV_HIDE_DATA_DEVICE_MASK                                               0x1f0000
#define MAILBOX_BIOS_CMD_OOBMSM_DEV_HIDE_DATA_BUS_LSB                                                   0x8
#define MAILBOX_BIOS_CMD_OOBMSM_DEV_HIDE_DATA_BUS_MSB                                                   0xf
#define MAILBOX_BIOS_CMD_OOBMSM_DEV_HIDE_DATA_BUS_RANGE                                                 0x8
#define MAILBOX_BIOS_CMD_OOBMSM_DEV_HIDE_DATA_BUS_MASK                                                  0xff00
#define MAILBOX_BIOS_CMD_OOBMSM_DEV_HIDE_DATA_SEGEMENT_LSB                                              0x0
#define MAILBOX_BIOS_CMD_OOBMSM_DEV_HIDE_DATA_SEGEMENT_MSB                                              0x7
#define MAILBOX_BIOS_CMD_OOBMSM_DEV_HIDE_DATA_SEGEMENT_RANGE                                            0x8
#define MAILBOX_BIOS_CMD_OOBMSM_DEV_HIDE_DATA_SEGEMENT_MASK                                             0xff
#define MAILBOX_BIOS_CMD_OOBMSM_DEV_HIDE_DATA_RESERVED0_LSB                                             0x18
#define MAILBOX_BIOS_CMD_OOBMSM_DEV_HIDE_DATA_RESERVED0_MSB                                             0x1f
#define MAILBOX_BIOS_CMD_OOBMSM_DEV_HIDE_DATA_RESERVED0_RANGE                                           0x8
#define MAILBOX_BIOS_CMD_OOBMSM_DEV_HIDE_DATA_RESERVED0_MASK                                            0xff000000
#define MAILBOX_BIOS_CMD_PMAX_CONFIG                                                                    0xc4
#define MAILBOX_BIOS_CMD_PMAX_CONFIG_INTERFACE_READSTATUS_WRITECONFIG_LSB                               0x8
#define MAILBOX_BIOS_CMD_PMAX_CONFIG_INTERFACE_READSTATUS_WRITECONFIG_MSB                               0x8
#define MAILBOX_BIOS_CMD_PMAX_CONFIG_INTERFACE_READSTATUS_WRITECONFIG_RANGE                             0x1
#define MAILBOX_BIOS_CMD_PMAX_CONFIG_INTERFACE_READSTATUS_WRITECONFIG_MASK                              0x100
#define MAILBOX_BIOS_CMD_PMAX_CONFIG_INTERFACE_COMMAND_LSB                                              0x0
#define MAILBOX_BIOS_CMD_PMAX_CONFIG_INTERFACE_COMMAND_MSB                                              0x7
#define MAILBOX_BIOS_CMD_PMAX_CONFIG_INTERFACE_COMMAND_RANGE                                            0x8
#define MAILBOX_BIOS_CMD_PMAX_CONFIG_INTERFACE_COMMAND_MASK                                             0xff
#define MAILBOX_BIOS_CMD_PMAX_CONFIG_DATA_DATA_LSB                                                      0x0
#define MAILBOX_BIOS_CMD_PMAX_CONFIG_DATA_DATA_MSB                                                      0x1f
#define MAILBOX_BIOS_CMD_PMAX_CONFIG_DATA_DATA_RANGE                                                    0x20
#define MAILBOX_BIOS_CMD_PMAX_CONFIG_DATA_DATA_MASK                                                     0xffffffff
#define MAILBOX_BIOS_CMD_MULTI_SKT_UPD                                                                  0xc5
#define MAILBOX_BIOS_CMD_MULTI_SKT_UPD_INTERFACE_SUB_COMMAND_LSB                                        0x8
#define MAILBOX_BIOS_CMD_MULTI_SKT_UPD_INTERFACE_SUB_COMMAND_MSB                                        0xf
#define MAILBOX_BIOS_CMD_MULTI_SKT_UPD_INTERFACE_SUB_COMMAND_RANGE                                      0x8
#define MAILBOX_BIOS_CMD_MULTI_SKT_UPD_INTERFACE_SUB_COMMAND_MASK                                       0xff00
#define MAILBOX_BIOS_CMD_MULTI_SKT_UPD_INTERFACE_SUB_COMMAND_MDFIS_TRAINING                             0x0
#define MAILBOX_BIOS_CMD_MULTI_SKT_UPD_INTERFACE_SUB_COMMAND_LATE_ACTION_REG_UPD                        0x1
#define MAILBOX_BIOS_CMD_MULTI_SKT_UPD_INTERFACE_COMMAND_LSB                                            0x0
#define MAILBOX_BIOS_CMD_MULTI_SKT_UPD_INTERFACE_COMMAND_MSB                                            0x7
#define MAILBOX_BIOS_CMD_MULTI_SKT_UPD_INTERFACE_COMMAND_RANGE                                          0x8
#define MAILBOX_BIOS_CMD_MULTI_SKT_UPD_INTERFACE_COMMAND_MASK                                           0xff
#define MAILBOX_BIOS_CMD_MULTI_SKT_UPD_DATA_BIOS_MIN_RATIO_LSB                                          0x0
#define MAILBOX_BIOS_CMD_MULTI_SKT_UPD_DATA_BIOS_MIN_RATIO_MSB                                          0x7
#define MAILBOX_BIOS_CMD_MULTI_SKT_UPD_DATA_BIOS_MIN_RATIO_RANGE                                        0x8
#define MAILBOX_BIOS_CMD_MULTI_SKT_UPD_DATA_BIOS_MIN_RATIO_MASK                                         0xff
#define MAILBOX_BIOS_CMD_MULTI_SKT_UPD_DATA_BIOS_MAX_RATIO_LSB                                          0x8
#define MAILBOX_BIOS_CMD_MULTI_SKT_UPD_DATA_BIOS_MAX_RATIO_MSB                                          0xf
#define MAILBOX_BIOS_CMD_MULTI_SKT_UPD_DATA_BIOS_MAX_RATIO_RANGE                                        0x8
#define MAILBOX_BIOS_CMD_MULTI_SKT_UPD_DATA_BIOS_MAX_RATIO_MASK                                         0xff00
#define MAILBOX_BIOS_CMD_MULTI_SKT_UPD_DATA_RESERVED0_LSB                                               0x10
#define MAILBOX_BIOS_CMD_MULTI_SKT_UPD_DATA_RESERVED0_MSB                                               0x1f
#define MAILBOX_BIOS_CMD_MULTI_SKT_UPD_DATA_RESERVED0_RANGE                                             0x10
#define MAILBOX_BIOS_CMD_MULTI_SKT_UPD_DATA_RESERVED0_MASK                                              0xffff0000
#define MAILBOX_BIOS_CMD_SET_RLINK_FREQ                                                                 0xc7
#define MAILBOX_BIOS_CMD_SET_RLINK_FREQ_INTERFACE_LINK_INSTANCE_ID_LSB                                  0x8
#define MAILBOX_BIOS_CMD_SET_RLINK_FREQ_INTERFACE_LINK_INSTANCE_ID_MSB                                  0xa
#define MAILBOX_BIOS_CMD_SET_RLINK_FREQ_INTERFACE_LINK_INSTANCE_ID_RANGE                                0x3
#define MAILBOX_BIOS_CMD_SET_RLINK_FREQ_INTERFACE_LINK_INSTANCE_ID_MASK                                 0x700
#define MAILBOX_BIOS_CMD_SET_RLINK_FREQ_INTERFACE_TRIGGER_LSB                                           0xb
#define MAILBOX_BIOS_CMD_SET_RLINK_FREQ_INTERFACE_TRIGGER_MSB                                           0xb
#define MAILBOX_BIOS_CMD_SET_RLINK_FREQ_INTERFACE_TRIGGER_RANGE                                         0x1
#define MAILBOX_BIOS_CMD_SET_RLINK_FREQ_INTERFACE_TRIGGER_MASK                                          0x800
#define MAILBOX_BIOS_CMD_SET_RLINK_FREQ_INTERFACE_MODE_LSB                                              0xc
#define MAILBOX_BIOS_CMD_SET_RLINK_FREQ_INTERFACE_MODE_MSB                                              0xc
#define MAILBOX_BIOS_CMD_SET_RLINK_FREQ_INTERFACE_MODE_RANGE                                            0x1
#define MAILBOX_BIOS_CMD_SET_RLINK_FREQ_INTERFACE_MODE_MASK                                             0x1000
#define MAILBOX_BIOS_CMD_SET_RLINK_FREQ_INTERFACE_COMMAND_LSB                                           0x0
#define MAILBOX_BIOS_CMD_SET_RLINK_FREQ_INTERFACE_COMMAND_MSB                                           0x7
#define MAILBOX_BIOS_CMD_SET_RLINK_FREQ_INTERFACE_COMMAND_RANGE                                         0x8
#define MAILBOX_BIOS_CMD_SET_RLINK_FREQ_INTERFACE_COMMAND_MASK                                          0xff
#define MAILBOX_BIOS_CMD_PI5_D2_BRINGUP                                                                 0xc8
#define MAILBOX_BIOS_CMD_PI5_D2_BRINGUP_INTERFACE_STACK_ID_LSB                                          0x8
#define MAILBOX_BIOS_CMD_PI5_D2_BRINGUP_INTERFACE_STACK_ID_MSB                                          0xb
#define MAILBOX_BIOS_CMD_PI5_D2_BRINGUP_INTERFACE_STACK_ID_RANGE                                        0x4
#define MAILBOX_BIOS_CMD_PI5_D2_BRINGUP_INTERFACE_STACK_ID_MASK                                         0xf00
#define MAILBOX_BIOS_CMD_PI5_D2_BRINGUP_INTERFACE_IP_DISABLE_CONFIG_LSB                                 0xc
#define MAILBOX_BIOS_CMD_PI5_D2_BRINGUP_INTERFACE_IP_DISABLE_CONFIG_MSB                                 0xd
#define MAILBOX_BIOS_CMD_PI5_D2_BRINGUP_INTERFACE_IP_DISABLE_CONFIG_RANGE                               0x2
#define MAILBOX_BIOS_CMD_PI5_D2_BRINGUP_INTERFACE_IP_DISABLE_CONFIG_MASK                                0x3000
#define MAILBOX_BIOS_CMD_PI5_D2_BRINGUP_INTERFACE_RAMP_LSB                                              0xe
#define MAILBOX_BIOS_CMD_PI5_D2_BRINGUP_INTERFACE_RAMP_MSB                                              0xe
#define MAILBOX_BIOS_CMD_PI5_D2_BRINGUP_INTERFACE_RAMP_RANGE                                            0x1
#define MAILBOX_BIOS_CMD_PI5_D2_BRINGUP_INTERFACE_RAMP_MASK                                             0x4000
#define MAILBOX_BIOS_CMD_PI5_D2_BRINGUP_INTERFACE_COMMAND_LSB                                           0x0
#define MAILBOX_BIOS_CMD_PI5_D2_BRINGUP_INTERFACE_COMMAND_MSB                                           0x7
#define MAILBOX_BIOS_CMD_PI5_D2_BRINGUP_INTERFACE_COMMAND_RANGE                                         0x8
#define MAILBOX_BIOS_CMD_PI5_D2_BRINGUP_INTERFACE_COMMAND_MASK                                          0xff
#define MAILBOX_BIOS_CMD_PI5_TO_IAL_MAP                                                                 0xc9
#define MAILBOX_BIOS_CMD_PI5_TO_IAL_MAP_INTERFACE_STACK_ID_LSB                                          0x8
#define MAILBOX_BIOS_CMD_PI5_TO_IAL_MAP_INTERFACE_STACK_ID_MSB                                          0xb
#define MAILBOX_BIOS_CMD_PI5_TO_IAL_MAP_INTERFACE_STACK_ID_RANGE                                        0x4
#define MAILBOX_BIOS_CMD_PI5_TO_IAL_MAP_INTERFACE_STACK_ID_MASK                                         0xf00
#define MAILBOX_BIOS_CMD_PI5_TO_IAL_MAP_INTERFACE_PI5_PORT_BITMASK_LSB                                  0xc
#define MAILBOX_BIOS_CMD_PI5_TO_IAL_MAP_INTERFACE_PI5_PORT_BITMASK_MSB                                  0xf
#define MAILBOX_BIOS_CMD_PI5_TO_IAL_MAP_INTERFACE_PI5_PORT_BITMASK_RANGE                                0x4
#define MAILBOX_BIOS_CMD_PI5_TO_IAL_MAP_INTERFACE_PI5_PORT_BITMASK_MASK                                 0xf000
#define MAILBOX_BIOS_CMD_PI5_TO_IAL_MAP_INTERFACE_PI5_PORT_BITMASK_PORT0                                0x0
#define MAILBOX_BIOS_CMD_PI5_TO_IAL_MAP_INTERFACE_PI5_PORT_BITMASK_PORT1                                0x1
#define MAILBOX_BIOS_CMD_PI5_TO_IAL_MAP_INTERFACE_PI5_PORT_BITMASK_PORT2                                0x2
#define MAILBOX_BIOS_CMD_PI5_TO_IAL_MAP_INTERFACE_PI5_PORT_BITMASK_PORT3                                0x3
#define MAILBOX_BIOS_CMD_PI5_TO_IAL_MAP_INTERFACE_CONFIG_COMPLETE_LSB                                   0x1c
#define MAILBOX_BIOS_CMD_PI5_TO_IAL_MAP_INTERFACE_CONFIG_COMPLETE_MSB                                   0x1c
#define MAILBOX_BIOS_CMD_PI5_TO_IAL_MAP_INTERFACE_CONFIG_COMPLETE_RANGE                                 0x1
#define MAILBOX_BIOS_CMD_PI5_TO_IAL_MAP_INTERFACE_CONFIG_COMPLETE_MASK                                  0x10000000
#define MAILBOX_BIOS_CMD_PI5_TO_IAL_MAP_INTERFACE_COMMAND_LSB                                           0x0
#define MAILBOX_BIOS_CMD_PI5_TO_IAL_MAP_INTERFACE_COMMAND_MSB                                           0x7
#define MAILBOX_BIOS_CMD_PI5_TO_IAL_MAP_INTERFACE_COMMAND_RANGE                                         0x8
#define MAILBOX_BIOS_CMD_PI5_TO_IAL_MAP_INTERFACE_COMMAND_MASK                                          0xff
#define MAILBOX_BIOS_CMD_PSYS_CONFIG                                                                    0xcf
#define MAILBOX_BIOS_CMD_PSYS_CONFIG_INTERFACE_COMMAND_LSB                                              0x0
#define MAILBOX_BIOS_CMD_PSYS_CONFIG_INTERFACE_COMMAND_MSB                                              0x7
#define MAILBOX_BIOS_CMD_PSYS_CONFIG_INTERFACE_COMMAND_RANGE                                            0x8
#define MAILBOX_BIOS_CMD_PSYS_CONFIG_INTERFACE_COMMAND_MASK                                             0xff
#define MAILBOX_BIOS_CMD_PSYS_CONFIG_DATA_NODE_ID_LSB                                                   0x0
#define MAILBOX_BIOS_CMD_PSYS_CONFIG_DATA_NODE_ID_MSB                                                   0x7
#define MAILBOX_BIOS_CMD_PSYS_CONFIG_DATA_NODE_ID_RANGE                                                 0x8
#define MAILBOX_BIOS_CMD_PSYS_CONFIG_DATA_NODE_ID_MASK                                                  0xff
#define MAILBOX_BIOS_CMD_PSYS_CONFIG_DATA_IS_MASTER_LSB                                                 0x1f
#define MAILBOX_BIOS_CMD_PSYS_CONFIG_DATA_IS_MASTER_MSB                                                 0x1f
#define MAILBOX_BIOS_CMD_PSYS_CONFIG_DATA_IS_MASTER_RANGE                                               0x1
#define MAILBOX_BIOS_CMD_PSYS_CONFIG_DATA_IS_MASTER_MASK                                                0x80000000
#define MAILBOX_BIOS_CMD_PSYS_CONFIG_DATA_RESERVED0_LSB                                                 0x8
#define MAILBOX_BIOS_CMD_PSYS_CONFIG_DATA_RESERVED0_MSB                                                 0x1e
#define MAILBOX_BIOS_CMD_PSYS_CONFIG_DATA_RESERVED0_RANGE                                               0x17
#define MAILBOX_BIOS_CMD_PSYS_CONFIG_DATA_RESERVED0_MASK                                                0x7fffff00
#define MAILBOX_BIOS_CMD_THERMAL_REPORT                                                                 0xd0
#define MAILBOX_BIOS_CMD_THERMAL_REPORT_INTERFACE_SUB_COMMAND_LSB                                       0x8
#define MAILBOX_BIOS_CMD_THERMAL_REPORT_INTERFACE_SUB_COMMAND_MSB                                       0xf
#define MAILBOX_BIOS_CMD_THERMAL_REPORT_INTERFACE_SUB_COMMAND_RANGE                                     0x8
#define MAILBOX_BIOS_CMD_THERMAL_REPORT_INTERFACE_SUB_COMMAND_MASK                                      0xff00
#define MAILBOX_BIOS_CMD_THERMAL_REPORT_INTERFACE_SUB_COMMAND_THERM_MONITOR_STATUS                      0x20
#define MAILBOX_BIOS_CMD_THERMAL_REPORT_INTERFACE_WRITE_LSB                                             0x18
#define MAILBOX_BIOS_CMD_THERMAL_REPORT_INTERFACE_WRITE_MSB                                             0x18
#define MAILBOX_BIOS_CMD_THERMAL_REPORT_INTERFACE_WRITE_RANGE                                           0x1
#define MAILBOX_BIOS_CMD_THERMAL_REPORT_INTERFACE_WRITE_MASK                                            0x1000000
#define MAILBOX_BIOS_CMD_THERMAL_REPORT_INTERFACE_COMMAND_LSB                                           0x0
#define MAILBOX_BIOS_CMD_THERMAL_REPORT_INTERFACE_COMMAND_MSB                                           0x7
#define MAILBOX_BIOS_CMD_THERMAL_REPORT_INTERFACE_COMMAND_RANGE                                         0x8
#define MAILBOX_BIOS_CMD_THERMAL_REPORT_INTERFACE_COMMAND_MASK                                          0xff
#define MAILBOX_BIOS_CMD_THERMAL_REPORT_DATA_THERM_MONITOR_STATUS_WINDOW_SIZE_TAU_LSB                   0x0
#define MAILBOX_BIOS_CMD_THERMAL_REPORT_DATA_THERM_MONITOR_STATUS_WINDOW_SIZE_TAU_MSB                   0x6
#define MAILBOX_BIOS_CMD_THERMAL_REPORT_DATA_THERM_MONITOR_STATUS_WINDOW_SIZE_TAU_RANGE                 0x7
#define MAILBOX_BIOS_CMD_THERMAL_REPORT_DATA_THERM_MONITOR_STATUS_WINDOW_SIZE_TAU_MASK                  0x7f
#define MAILBOX_BIOS_CMD_THERMAL_REPORT_DATA_THERM_MONITOR_STATUS_ENABLE_EWMA_LSB                       0x7
#define MAILBOX_BIOS_CMD_THERMAL_REPORT_DATA_THERM_MONITOR_STATUS_ENABLE_EWMA_MSB                       0x7
#define MAILBOX_BIOS_CMD_THERMAL_REPORT_DATA_THERM_MONITOR_STATUS_ENABLE_EWMA_RANGE                     0x1
#define MAILBOX_BIOS_CMD_THERMAL_REPORT_DATA_THERM_MONITOR_STATUS_ENABLE_EWMA_MASK                      0x80
#define MAILBOX_BIOS_CMD_THERMAL_REPORT_DATA_THERM_MONITOR_STATUS_RESERVED0_LSB                         0x8
#define MAILBOX_BIOS_CMD_THERMAL_REPORT_DATA_THERM_MONITOR_STATUS_RESERVED0_MSB                         0x1f
#define MAILBOX_BIOS_CMD_THERMAL_REPORT_DATA_THERM_MONITOR_STATUS_RESERVED0_RANGE                       0x18
#define MAILBOX_BIOS_CMD_THERMAL_REPORT_DATA_THERM_MONITOR_STATUS_RESERVED0_MASK                        0xffffff00
#define MAILBOX_BIOS_CMD_CONFIGURE_M2MEM_M2M_MCA_BANK                                                   0xd4
#define MAILBOX_BIOS_CMD_CONFIGURE_M2MEM_M2M_MCA_BANK_INTERFACE_READ_WRITE_LSB                          0x8
#define MAILBOX_BIOS_CMD_CONFIGURE_M2MEM_M2M_MCA_BANK_INTERFACE_READ_WRITE_MSB                          0x8
#define MAILBOX_BIOS_CMD_CONFIGURE_M2MEM_M2M_MCA_BANK_INTERFACE_READ_WRITE_RANGE                        0x1
#define MAILBOX_BIOS_CMD_CONFIGURE_M2MEM_M2M_MCA_BANK_INTERFACE_READ_WRITE_MASK                         0x100
#define MAILBOX_BIOS_CMD_CONFIGURE_M2MEM_M2M_MCA_BANK_INTERFACE_INSTANCE_LSB                            0x9
#define MAILBOX_BIOS_CMD_CONFIGURE_M2MEM_M2M_MCA_BANK_INTERFACE_INSTANCE_MSB                            0xc
#define MAILBOX_BIOS_CMD_CONFIGURE_M2MEM_M2M_MCA_BANK_INTERFACE_INSTANCE_RANGE                          0x4
#define MAILBOX_BIOS_CMD_CONFIGURE_M2MEM_M2M_MCA_BANK_INTERFACE_INSTANCE_MASK                           0x1e00
#define MAILBOX_BIOS_CMD_CONFIGURE_M2MEM_M2M_MCA_BANK_INTERFACE_COMMAND_LSB                             0x0
#define MAILBOX_BIOS_CMD_CONFIGURE_M2MEM_M2M_MCA_BANK_INTERFACE_COMMAND_MSB                             0x7
#define MAILBOX_BIOS_CMD_CONFIGURE_M2MEM_M2M_MCA_BANK_INTERFACE_COMMAND_RANGE                           0x8
#define MAILBOX_BIOS_CMD_CONFIGURE_M2MEM_M2M_MCA_BANK_INTERFACE_COMMAND_MASK                            0xff
#define MAILBOX_BIOS_CMD_CONFIGURE_M2MEM_M2M_MCA_BANK_DATA_DATA_LSB                                     0x0
#define MAILBOX_BIOS_CMD_CONFIGURE_M2MEM_M2M_MCA_BANK_DATA_DATA_MSB                                     0x1f
#define MAILBOX_BIOS_CMD_CONFIGURE_M2MEM_M2M_MCA_BANK_DATA_DATA_RANGE                                   0x20
#define MAILBOX_BIOS_CMD_CONFIGURE_M2MEM_M2M_MCA_BANK_DATA_DATA_MASK                                    0xffffffff
#define MAILBOX_BIOS_CMD_CR_PROXY_READ                                                                  0x7B
#define MAILBOX_BIOS_CMD_CR_PROXY_WRITE                                                                 0x17B
#define MAILBOX_BIOS_CMD_CR_PROXY_CMPL_TO_DATA_DELAY_INDEX                                              0
#define MAILBOX_BIOS_CMD_CR_PROXY_SCRUBADDRESS2LO_INDEX                                                 1
#define MAILBOX_BIOS_CMD_CR_PROXY_SCRUBADDRESS2HI_INDEX                                                 2
#define MAILBOX_BIOS_CMD_CR_PROXY_UBOX_SMICTRL_CFG_INDEX                                                3
#define MAILBOX_BIOS_CMD_CR_PROXY_DIS_CORR_ERR_LOG_MCDDC_DP_INDEX                                       4
#define MAILBOX_BIOS_CMD_CR_PROXY_DDRT_RETRY_UC_ERROR_COUNTER_INDEX                                     5
#define MAILBOX_BIOS_CMD_CR_PROXY_LINK_CFG_READ_1_INDEX                                                 6
#define MAILBOX_BIOS_CMD_CR_PROXY_DDRT_DEFEATURE_INDEX                                                  7
#define MAILBOX_BIOS_CMD_CR_PROXY_DDRT_FNV0_EVENT0_INDEX                                                8
#define MAILBOX_BIOS_CMD_CR_PROXY_DDRT_FNV1_EVENT0_INDEX                                                9
#define MAILBOX_BIOS_CMD_CR_PROXY_DDRT_FNV0_EVENT1_INDEX                                                10
#define MAILBOX_BIOS_CMD_CR_PROXY_DDRT_FNV1_EVENT1_INDEX                                                11
#define MAILBOX_BIOS_CMD_CR_PROXY_DDRT_ECC_MODE_A_INFO_INDEX                                            12
#define MAILBOX_BIOS_CMD_CR_PROXY_SPARING_CONTROL_INDEX                                                 13
#define MAILBOX_BIOS_CMD_CR_PROXY_WPQ_PCH0_ENTRY_EN_N1_CTL_INDEX                                        15
#define MAILBOX_BIOS_CMD_CR_PROXY_WPQ_PCH1_ENTRY_EN_N1_CTL_INDEX                                        16
#define MAILBOX_BIOS_CMD_CR_PROXY_T_DDRT_WR_CNSTRNT_INDEX                                               0xFF // Waiting pcode to provide it
#define MAILBOX_BIOS_CMD_CR_PROXY_LAST_INDEX                                                            MAILBOX_BIOS_CMD_CR_PROXY_DDRT_ECC_MODE_A_INFO_INDEX
#define MAILBOX_BIOS_CMD_CR_PROXY_REG_INDEX                                                             9
#define MAILBOX_BIOS_CMD_CR_PROXY_NODE_INDEX                                                            17
#define MAILBOX_BIOS_CMD_CR_PROXY_CH_INDEX                                                              25

// HBMIO whitelisted CR indexes - Begin
#define MAILBOX_BIOS_CMD_CR_PROXY_HBM_GLOBAL_CTL_CREG_INDEX                                             0x5
#define MAILBOX_BIOS_CMD_CR_PROXY_UC_BIOS_MAILBOX_CTL_CREG_INDEX                                        0x6
#define MAILBOX_BIOS_CMD_CR_PROXY_UC_BIOS_MAILBOX_DATA0_CREG_INDEX                                      0x7
#define MAILBOX_BIOS_CMD_CR_PROXY_UC_BIOS_MAILBOX_DATA1_CREG_INDEX                                      0x8
#define MAILBOX_BIOS_CMD_CR_PROXY_HBM_1500_PORT_WRDATA0_CREG_INDEX                                      0x9
#define MAILBOX_BIOS_CMD_CR_PROXY_HBM_1500_PORT_WRDATA1_CREG_INDEX                                      0xA
#define MAILBOX_BIOS_CMD_CR_PROXY_HBM_1500_PORT_WRDATA2_CREG_INDEX                                      0xB
#define MAILBOX_BIOS_CMD_CR_PROXY_HBM_1500_PORT_WRDATA3_CREG_INDEX                                      0xC
#define MAILBOX_BIOS_CMD_CR_PROXY_MIDSTACK_STICKY_CREG_INDEX                                            0xD
#define MAILBOX_BIOS_CMD_CR_PROXY_MIDSTACK_HBMPHY_CFG0_FUSE_CREG_INDEX                                  0xE
#define MAILBOX_BIOS_CMD_CR_PROXY_MIDSTACK_HBMPHY_CFG1_FUSE_CREG_INDEX                                  0xF
// HBMIO whitelisted CR indexes - End

// MDFIS whitelisted CR indexes - Begin
#define MAILBOX_BIOS_CMD_CR_PROXY_MDFIS_STANDALONE_SEQUENCE_REG2_LOWER_CREG_INDEX                       222
#define MAILBOX_BIOS_CMD_CR_PROXY_MDFIS_STANDALONE_SEQUENCE_REG2_UPPER_CREG_INDEX                       223
#define MAILBOX_BIOS_CMD_CR_PROXY_MDFIS_STANDALONE_SEQUENCE_REG3_LOWER_CREG_INDEX                       224
#define MAILBOX_BIOS_CMD_CR_PROXY_MDFIS_STANDALONE_SEQUENCE_REG3_UPPER_CREG_INDEX                       225
#define MAILBOX_BIOS_CMD_CR_PROXY_MDFIS_DIE2DIE_SEQUENCE_REG2_LOWER_CREG_INDEX                          226
#define MAILBOX_BIOS_CMD_CR_PROXY_MDFIS_DIE2DIE_SEQUENCE_REG2_UPPER_CREG_INDEX                          227
#define MAILBOX_BIOS_CMD_CR_PROXY_MDFIS_DIE2DIE_SEQUENCE_REG3_LOWER_CREG_INDEX                          228
#define MAILBOX_BIOS_CMD_CR_PROXY_MDFIS_DIE2DIE_SEQUENCE_REG3_UPPER_CREG_INDEX                          229
#define MAILBOX_BIOS_CMD_CR_PROXY_MDFIS_STANDALONE_SEQUENCE_HI_GV_REG0_LOWER_CREG_INDEX                 230
#define MAILBOX_BIOS_CMD_CR_PROXY_MDFIS_STANDALONE_SEQUENCE_HI_GV_REG0_UPPER_CREG_INDEX                 231
#define MAILBOX_BIOS_CMD_CR_PROXY_MDFIS_STANDALONE_SEQUENCE_HI_GV_REG1_LOWER_CREG_INDEX                 232
#define MAILBOX_BIOS_CMD_CR_PROXY_MDFIS_STANDALONE_SEQUENCE_HI_GV_REG1_UPPER_CREG_INDEX                 233
#define MAILBOX_BIOS_CMD_CR_PROXY_MDFIS_DIE2DIE_SEQUENCE_HI_GV_REG0_LOWER_CREG_INDEX                    234
#define MAILBOX_BIOS_CMD_CR_PROXY_MDFIS_DIE2DIE_SEQUENCE_HI_GV_REG0_UPPER_CREG_INDEX                    235
#define MAILBOX_BIOS_CMD_CR_PROXY_MDFIS_DIE2DIE_SEQUENCE_HI_GV_REG1_LOWER_CREG_INDEX                    236
#define MAILBOX_BIOS_CMD_CR_PROXY_MDFIS_DIE2DIE_SEQUENCE_HI_GV_REG1_UPPER_CREG_INDEX                    237
#define MAILBOX_BIOS_CMD_CR_PROXY_MDFIS_RXOFF_PHASE_CTRL_CREG_INDEX                                     238
#define MAILBOX_BIOS_CMD_CR_PROXY_MDFIS_RCOMP_PHASE_CTRL_CREG_INDEX                                     239
#define MAILBOX_BIOS_CMD_CR_PROXY_MDFIS_ILW_PHASE_CTRL_CREG_INDEX                                       240
#define MAILBOX_BIOS_CMD_CR_PROXY_MDFIS_DCC_PHASE_CTRL_CREG_INDEX                                       241
#define MAILBOX_BIOS_CMD_CR_PROXY_MDFIS_SLOOP_PHASE_CTRL_CREG_INDEX                                     242
#define MAILBOX_BIOS_CMD_CR_PROXY_MDFIS_LLOOP_PHASE_CTRL_CREG_INDEX                                     243
#define MAILBOX_BIOS_CMD_CR_PROXY_MDFIS_RXVREF_PHASE_CTRL_CREG_INDEX                                    244
#define MAILBOX_BIOS_CMD_CR_PROXY_MDFIS_STANDALONE_SEQUENCE_REG0_LOWER_CREG_INDEX                       245
#define MAILBOX_BIOS_CMD_CR_PROXY_MDFIS_STANDALONE_SEQUENCE_REG0_UPPER_CREG_INDEX                       246
#define MAILBOX_BIOS_CMD_CR_PROXY_MDFIS_STANDALONE_SEQUENCE_REG1_LOWER_CREG_INDEX                       247
#define MAILBOX_BIOS_CMD_CR_PROXY_MDFIS_STANDALONE_SEQUENCE_REG1_UPPER_CREG_INDEX                       248
#define MAILBOX_BIOS_CMD_CR_PROXY_MDFIS_DIE2DIE_SEQUENCE_REG0_LOWER_CREG_INDEX                          249
#define MAILBOX_BIOS_CMD_CR_PROXY_MDFIS_DIE2DIE_SEQUENCE_REG0_UPPER_CREG_INDEX                          250
#define MAILBOX_BIOS_CMD_CR_PROXY_MDFIS_DIE2DIE_SEQUENCE_REG1_LOWER_CREG_INDEX                          251
#define MAILBOX_BIOS_CMD_CR_PROXY_MDFIS_DIE2DIE_SEQUENCE_REG1_UPPER_CREG_INDEX                          252
#define MAILBOX_BIOS_CMD_CR_PROXY_MDFIS_COUNTER_1MS_CTRL_CREG_INDEX                                     253
#define MAILBOX_BIOS_CMD_CR_PROXY_MDFIS_TRAINING_CTRL0_CREG_INDEX                                       254
#define MAILBOX_BIOS_CMD_CR_PROXY_MDFIS_TRAINING_FSM_CTRL0_CREG_INDEX                                   255
// MDFIS whitelisted CR indexes - End

#define MAILBOX_BIOS_CC_NO_ERROR                          0x0
#define MAILBOX_BIOS_CC_INVALID_COMMAND                   0x1
#define MAILBOX_BIOS_CC_BAD_VR_ADDR                       0x2
#define MAILBOX_BIOS_CC_SVID_ERROR                        0x3
#define MAILBOX_BIOS_CC_UNSUPPORTED_UPI_FREQ              0x4
#define MAILBOX_BIOS_CC_UNSUPPORTED_IIO_FREQ              0x5
#define MAILBOX_BIOS_CC_BAD_DIMM_INDEX                    0x6
#define MAILBOX_BIOS_CC_BAD_BW_SCALE                      0x7
#define MAILBOX_BIOS_CC_COUNTER_NOT_ENABLED               0x8
#define MAILBOX_BIOS_CC_BAD_CHANNEL_INDEX                 0x9
#define MAILBOX_BIOS_CC_BAD_RANK_INDEX                    0xa
#define MAILBOX_BIOS_CC_INVALID_VR_WA_CMD                 0xb
#define MAILBOX_BIOS_CC_VR_REG_READ_ERROR                 0xc
#define MAILBOX_BIOS_CC_CPU_ONLY_RESET_LOCKED             0xd
#define MAILBOX_BIOS_CC_BAD_VR_MAP                        0xe
#define MAILBOX_BIOS_CC_BAD_MODE                          0xf
#define MAILBOX_BIOS_CC_BAD_VR_INDEX                      0x10
#define MAILBOX_BIOS_CC_IIO_HAS_DISABLED                  0x11
#define MAILBOX_BIOS_CC_INVALID_BGF_ID                    0x12
#define MAILBOX_BIOS_CC_INVALID_BGF_RATIO                 0x13
#define MAILBOX_BIOS_CC_UNSUPPORTED_UPI_PORT_ADDR         0x14
#define MAILBOX_BIOS_CC_TIMEOUT                           0x15
#define MAILBOX_BIOS_CC_ILLEGAL_DATA                      0x16
#define MAILBOX_BIOS_CC_VR_INTERFACE_LOCKED               0x17
#define MAILBOX_BIOS_CC_INVALID_PTRSEP_FORMAT             0x18
#define MAILBOX_BIOS_CC_BAD_MC_INDEX                      0x19
#define MAILBOX_BIOS_CC_BAD_SMBUS_NUM                     0x1a
#define MAILBOX_BIOS_CC_UNSUPPORTED_MC_FREQ               0x1b
#define MAILBOX_BIOS_CC_DISABLED_UPI_PORT                 0x1c
#define MAILBOX_BIOS_CC_UNSUPPORTED_IIO_INSTANCE          0x1d
#define MAILBOX_BIOS_CC_SMBUS_VPP_PAUSE_TIMEOUT           0x1e
#define MAILBOX_BIOS_CC_RETRY_SMBUS_BUSY                  0x20
#define MAILBOX_BIOS_CC_INVALID_WORKAROUND                0x21
#define MAILBOX_BIOS_CC_GENERAL_ERROR                     0x22
#define MAILBOX_BIOS_CC_BAD_SNC_CONFIG_INDEX              0x23
#define MAILBOX_BIOS_CC_INVALID_RUN_TIME_STATES           0x24
#define MAILBOX_BIOS_CC_LT_CHECK_FAIL                     0x25
#define MAILBOX_BIOS_CC_COMMAND_NA_AT_BOOT                0x26
#define MAILBOX_BIOS_CC_ILLEGAL_SUBCOMMAND                0x27
#define MAILBOX_BIOS_CC_BAD_MEM_TYPE                      0x29
#define MAILBOX_BIOS_CC_BAD_MC_CHAN_INDEX                 0x2a
#define MAILBOX_BIOS_CC_NO_PMDOWN                         0x2b
#define MAILBOX_BIOS_CC_NO_MDFIS_TRAINING_RUN             0x2c
#define MAILBOX_BIOS_CC_UNSUPPORTED_RLINK_PORT_ADDR       0x2d
#define MAILBOX_BIOS_CC_CMD_NOT_AVAIL_POST_BIOS_RESET     0x2e
#define MAILBOX_BIOS_CC_INCORRECT_IP_DISABLE_CONFIG       0x2f
#define MAILBOX_BIOS_CC_INVALID_PI5_INSTANCE_ID           0x30
#define MAILBOX_BIOS_CC_INVALID_PI5_PORTMASK              0x31
#define MAILBOX_BIOS_CC_PI5_IS_DMI                        0x32
#define MAILBOX_BIOS_CC_P2A_MAILBOX_BUSY                  0x33
#define MAILBOX_BIOS_CC_BAD_SCF_MEM_INSTANCE              0x34

//
// -------  End of mailboxgen generated code -------
//
