Release 14.7 - par P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Tue Nov 07 19:11:30 2017

All signals are completely routed.

WARNING:ParHelpers:361 - There are 13 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   e_rxd<0>_IBUF
   e_rxd<1>_IBUF
   e_rxd<2>_IBUF
   e_rxd<3>_IBUF
   e_rxd<4>_IBUF
   e_rxd<5>_IBUF
   e_rxd<6>_IBUF
   e_rxd<7>_IBUF
   e_rxdv_IBUF
   e_rxer_IBUF
   e_txc_IBUF
   scl_IBUF
   sda_IBUF


