Flow report for painel_controle
Sat Sep 16 20:03:09 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------------------------------------+
; Flow Summary                                                           ;
+-----------------------+------------------------------------------------+
; Flow Status           ; Successful - Sat Sep 16 20:03:09 2023          ;
; Quartus Prime Version ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name         ; painel_controle                                ;
; Top-level Entity Name ; painel_controle                                ;
; Family                ; MAX II                                         ;
; Device                ; EPM240T100C5                                   ;
; Timing Models         ; Final                                          ;
; Total logic elements  ; 75 / 240 ( 31 % )                              ;
; Total pins            ; 38 / 80 ( 48 % )                               ;
; Total virtual pins    ; 0                                              ;
; UFM blocks            ; 0 / 1 ( 0 % )                                  ;
+-----------------------+------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 09/15/2023 19:28:02 ;
; Main task         ; Compilation         ;
; Revision Name     ; painel_controle     ;
+-------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                        ;
+---------------------------------------+-------------------------------+---------------+-------------+-----------------------------------+
; Assignment Name                       ; Value                         ; Default Value ; Entity Name ; Section Id                        ;
+---------------------------------------+-------------------------------+---------------+-------------+-----------------------------------+
; COMPILER_SIGNATURE_ID                 ; 3200739745305.169481688110068 ; --            ; --          ; --                                ;
; EDA_GENERATE_FUNCTIONAL_NETLIST       ; Off                           ; --            ; --          ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST       ; Off                           ; --            ; --          ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST       ; Off                           ; --            ; --          ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST       ; Off                           ; --            ; --          ; eda_board_design_symbol           ;
; EDA_OUTPUT_DATA_FORMAT                ; Verilog Hdl                   ; --            ; --          ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                   ; ModelSim (Verilog)            ; <None>        ; --          ; --                                ;
; EDA_TIME_SCALE                        ; 1 ps                          ; --            ; --          ; eda_simulation                    ;
; MAX_CORE_JUNCTION_TEMP                ; 85                            ; --            ; --          ; --                                ;
; MIN_CORE_JUNCTION_TEMP                ; 0                             ; --            ; --          ; --                                ;
; POWER_EXT_SUPPLY_VOLTAGE_TO_REGULATOR ; 3.3V                          ; --            ; --          ; --                                ;
; POWER_PRESET_COOLING_SOLUTION         ; No Heat Sink With Still Air   ; --            ; --          ; --                                ;
; PROJECT_OUTPUT_DIRECTORY              ; output_files                  ; --            ; --          ; --                                ;
+---------------------------------------+-------------------------------+---------------+-------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:11     ; 1.0                     ; 4715 MB             ; 00:00:28                           ;
; Fitter               ; 00:00:01     ; 1.0                     ; 5728 MB             ; 00:00:02                           ;
; Assembler            ; 00:00:01     ; 1.0                     ; 4669 MB             ; 00:00:01                           ;
; Timing Analyzer      ; 00:00:01     ; 1.0                     ; 4679 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4628 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4625 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4626 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4625 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4626 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4625 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4626 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4625 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4626 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4625 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4626 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4625 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4626 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4625 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4626 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4625 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4626 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4625 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4626 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4625 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4626 MB             ; 00:00:01                           ;
; Total                ; 00:00:24     ; --                      ; --                  ; 00:00:53                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis ; LAPTOP-R133BC5A  ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; LAPTOP-R133BC5A  ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler            ; LAPTOP-R133BC5A  ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; LAPTOP-R133BC5A  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LAPTOP-R133BC5A  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LAPTOP-R133BC5A  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LAPTOP-R133BC5A  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LAPTOP-R133BC5A  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LAPTOP-R133BC5A  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LAPTOP-R133BC5A  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LAPTOP-R133BC5A  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LAPTOP-R133BC5A  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LAPTOP-R133BC5A  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LAPTOP-R133BC5A  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LAPTOP-R133BC5A  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LAPTOP-R133BC5A  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LAPTOP-R133BC5A  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LAPTOP-R133BC5A  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LAPTOP-R133BC5A  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LAPTOP-R133BC5A  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LAPTOP-R133BC5A  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LAPTOP-R133BC5A  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LAPTOP-R133BC5A  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LAPTOP-R133BC5A  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; LAPTOP-R133BC5A  ; Windows 10 ; 10.0       ; x86_64         ;
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off painel_controle -c painel_controle
quartus_fit --read_settings_files=off --write_settings_files=off painel_controle -c painel_controle
quartus_asm --read_settings_files=off --write_settings_files=off painel_controle -c painel_controle
quartus_sta painel_controle -c painel_controle
quartus_eda --read_settings_files=off --write_settings_files=off painel_controle -c painel_controle
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off painel_controle -c painel_controle --vector_source=C:/CD/PBL_CD/Waveform3.vwf --testbench_file=C:/CD/PBL_CD/simulation/qsim/Waveform3.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/CD/PBL_CD/simulation/qsim/ painel_controle -c painel_controle
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off painel_controle -c painel_controle --vector_source=C:/CD/PBL_CD/Waveform3.vwf --testbench_file=C:/CD/PBL_CD/simulation/qsim/Waveform3.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/CD/PBL_CD/simulation/qsim/ painel_controle -c painel_controle
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off painel_controle -c painel_controle --vector_source=C:/CD/PBL_CD/Waveform3.vwf --testbench_file=C:/CD/PBL_CD/simulation/qsim/Waveform3.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/CD/PBL_CD/simulation/qsim/ painel_controle -c painel_controle
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off painel_controle -c painel_controle --vector_source=C:/CD/PBL_CD/Waveform3.vwf --testbench_file=C:/CD/PBL_CD/simulation/qsim/Waveform3.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/CD/PBL_CD/simulation/qsim/ painel_controle -c painel_controle
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off painel_controle -c painel_controle --vector_source=C:/CD/PBL_CD/Waveform3.vwf --testbench_file=C:/CD/PBL_CD/simulation/qsim/Waveform3.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/CD/PBL_CD/simulation/qsim/ painel_controle -c painel_controle
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off painel_controle -c painel_controle --vector_source=C:/CD/PBL_CD/Waveform3.vwf --testbench_file=C:/CD/PBL_CD/simulation/qsim/Waveform3.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/CD/PBL_CD/simulation/qsim/ painel_controle -c painel_controle
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off painel_controle -c painel_controle --vector_source=C:/CD/PBL_CD/Waveform3.vwf --testbench_file=C:/CD/PBL_CD/simulation/qsim/Waveform3.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/CD/PBL_CD/simulation/qsim/ painel_controle -c painel_controle
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off painel_controle -c painel_controle --vector_source=C:/CD/PBL_CD/Waveform3.vwf --testbench_file=C:/CD/PBL_CD/simulation/qsim/Waveform3.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/CD/PBL_CD/simulation/qsim/ painel_controle -c painel_controle
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off painel_controle -c painel_controle --vector_source=C:/CD/PBL_CD/Waveform3.vwf --testbench_file=C:/CD/PBL_CD/simulation/qsim/Waveform3.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/CD/PBL_CD/simulation/qsim/ painel_controle -c painel_controle
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off painel_controle -c painel_controle --vector_source=C:/CD/PBL_CD/Waveform3.vwf --testbench_file=C:/CD/PBL_CD/simulation/qsim/Waveform3.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/CD/PBL_CD/simulation/qsim/ painel_controle -c painel_controle



