============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     15597
   Run Date =   Thu Nov  9 20:40:19 2023

   Run on =     XR097-DELL-G7
============================================================
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/15597/Desktop/sf1/MyProject/FOC_Controller/FOC_Controller_Runs/phy_1/FOC_Controller_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-1001 : net u_foc_controller/u_adc_ad7928/clk will be routed on clock mesh
PHY-1001 : clock net u_foc_controller/u_foc_top/init_done_syn_4 will be merged with clock u_foc_controller/u_foc_top/init_done
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-1001 : 12 feed throughs used by 11 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/15597/Desktop/sf1/MyProject/FOC_Controller/FOC_Controller_Runs/phy_1/FOC_Controller_pr.db" in  4.956284s wall, 2.531250s user + 0.093750s system = 2.625000s CPU (53.0%)

RUN-1004 : used memory is 456 MB, reserved memory is 407 MB, peak memory is 486 MB
HDL-1007 : analyze verilog file RTL/foc/foc_top.v
HDL-1007 : analyze verilog file ahb_foc_controller.v
RUN-1001 : reset_run syn_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-6001 WARNING: syn_1: run failed.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db C:/Users/15597/Desktop/sf1/MyProject/FOC_Controller/FOC_Controller_Runs/syn_1/FOC_Controller_elaborate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1001 : set_run_property syn_1 -constraints constraint_2.
RUN-1001 : set_run_property phy_1 -constraints constraint_2.
RUN-1001 : reset_run syn_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-1001 : syn_1: run complete.
HDL-1007 : analyze verilog file ahb_foc_controller.v
RUN-1001 : reset_run syn_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-6001 WARNING: syn_1: run failed.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db C:/Users/15597/Desktop/sf1/MyProject/FOC_Controller/FOC_Controller_Runs/syn_1/FOC_Controller_rtl.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
HDL-1007 : analyze verilog file AS5600_sensor.v
HDL-1007 : analyze verilog file RTL/foc/pi_controller.v
HDL-1007 : analyze verilog file RTL/fpga_top.v
HDL-8007 ERROR: extra comma in port association list is not allowed in RTL/fpga_top.v(103)
HDL-1007 : undeclared symbol 'S_idq_update', assumed default net type 'wire' in RTL/fpga_top.v(176)
HDL-8007 ERROR: ignore module module due to previous errors in RTL/fpga_top.v(6)
HDL-1007 : Verilog file 'RTL/fpga_top.v' ignored due to errors
HDL-1007 : analyze verilog file ahb_foc_controller.v
HDL-1007 : analyze verilog file hall_sensor.v
HDL-8007 ERROR: syntax error near 'end' in hall_sensor.v(316)
HDL-8007 ERROR: Verilog 2000 keyword 'end' used in incorrect context in hall_sensor.v(316)
HDL-8007 ERROR: procedural assignment to a non-register 'S_mec_aim_ele' is not permitted in hall_sensor.v(291)
HDL-8007 ERROR: procedural assignment to a non-register 'S_mec_aim_ele' is not permitted in hall_sensor.v(293)
HDL-8007 ERROR: ignore module module due to previous errors in hall_sensor.v(1)
HDL-1007 : Verilog file 'hall_sensor.v' ignored due to errors
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/pll.v(88)
HDL-1007 : analyze verilog file al_ip/MCU.v
HDL-1007 : analyze verilog file al_ip/divider_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in al_ip/divider_gate.v(349)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in al_ip/divider_gate.v(356)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in al_ip/divider_gate.v(363)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in al_ip/divider_gate.v(370)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in al_ip/divider_gate.v(377)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in al_ip/divider_gate.v(384)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in al_ip/divider_gate.v(391)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in al_ip/divider_gate.v(398)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in al_ip/divider_gate.v(405)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in al_ip/divider_gate.v(412)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in al_ip/divider_gate.v(419)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in al_ip/divider_gate.v(426)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in al_ip/divider_gate.v(433)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in al_ip/divider_gate.v(440)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in al_ip/divider_gate.v(447)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in al_ip/divider_gate.v(454)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in al_ip/divider_gate.v(461)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in al_ip/divider_gate.v(468)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in al_ip/divider_gate.v(475)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in al_ip/divider_gate.v(482)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in al_ip/divider_gate.v(489)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in al_ip/divider_gate.v(496)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in al_ip/divider_gate.v(503)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in al_ip/divider_gate.v(510)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in al_ip/divider_gate.v(517)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in al_ip/divider_gate.v(524)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in al_ip/divider_gate.v(531)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in al_ip/divider_gate.v(538)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in al_ip/divider_gate.v(545)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in al_ip/divider_gate.v(552)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in al_ip/divider_gate.v(559)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in al_ip/divider_gate.v(566)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in al_ip/divider_gate.v(573)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in al_ip/divider_gate.v(580)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in al_ip/divider_gate.v(587)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in al_ip/divider_gate.v(594)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in al_ip/divider_gate.v(601)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in al_ip/divider_gate.v(608)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in al_ip/divider_gate.v(615)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in al_ip/divider_gate.v(622)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in al_ip/divider_gate.v(629)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in al_ip/divider_gate.v(2020)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in al_ip/divider_gate.v(2041)
HDL-1007 : analyze verilog file RTL/adc_ad7928.v
HDL-1007 : analyze verilog file RTL/foc/cartesian2polar.v
HDL-1007 : analyze verilog file RTL/foc/clark_tr.v
HDL-1007 : analyze verilog file RTL/foc/foc_top.v
HDL-1007 : analyze verilog file RTL/foc/hold_detect.v
HDL-1007 : analyze verilog file RTL/foc/park_tr.v
HDL-1007 : analyze verilog file RTL/foc/pi_controller.v
HDL-1007 : analyze verilog file RTL/foc/sincos.v
HDL-1007 : analyze verilog file RTL/foc/svpwm.v
HDL-1007 : analyze verilog file RTL/fpga_top.v
HDL-8007 ERROR: extra comma in port association list is not allowed in RTL/fpga_top.v(103)
HDL-1007 : undeclared symbol 'S_idq_update', assumed default net type 'wire' in RTL/fpga_top.v(176)
HDL-8007 ERROR: ignore module module due to previous errors in RTL/fpga_top.v(6)
HDL-1007 : Verilog file 'RTL/fpga_top.v' ignored due to errors
HDL-1007 : analyze verilog file RTL/i2c_register_read.v
HDL-1007 : analyze verilog file RTL/uart_monitor.v
HDL-1007 : analyze verilog file hall_sensor.v
HDL-8007 ERROR: syntax error near 'end' in hall_sensor.v(316)
HDL-8007 ERROR: Verilog 2000 keyword 'end' used in incorrect context in hall_sensor.v(316)
HDL-8007 ERROR: procedural assignment to a non-register 'S_mec_aim_ele' is not permitted in hall_sensor.v(291)
HDL-8007 ERROR: procedural assignment to a non-register 'S_mec_aim_ele' is not permitted in hall_sensor.v(293)
HDL-8007 ERROR: ignore module module due to previous errors in hall_sensor.v(1)
HDL-1007 : Verilog file 'hall_sensor.v' ignored due to errors
HDL-1007 : analyze verilog file shift_filter.v
HDL-1007 : analyze verilog file counter.v
HDL-1007 : analyze verilog file ahb2hall_sensor.v
HDL-1007 : analyze verilog file TOP.v
HDL-1007 : undeclared symbol 'S_sys_clk_40m', assumed default net type 'wire' in TOP.v(102)
HDL-1007 : analyze verilog file TOP_test.v
HDL-1007 : analyze verilog file AS5600_sensor.v
HDL-1007 : analyze verilog file ahb_foc_controller.v
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/pll.v(88)
HDL-1007 : analyze verilog file al_ip/MCU.v
HDL-1007 : analyze verilog file al_ip/divider_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in al_ip/divider_gate.v(349)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in al_ip/divider_gate.v(356)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in al_ip/divider_gate.v(363)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in al_ip/divider_gate.v(370)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in al_ip/divider_gate.v(377)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in al_ip/divider_gate.v(384)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in al_ip/divider_gate.v(391)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in al_ip/divider_gate.v(398)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in al_ip/divider_gate.v(405)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in al_ip/divider_gate.v(412)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in al_ip/divider_gate.v(419)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in al_ip/divider_gate.v(426)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in al_ip/divider_gate.v(433)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in al_ip/divider_gate.v(440)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in al_ip/divider_gate.v(447)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in al_ip/divider_gate.v(454)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in al_ip/divider_gate.v(461)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in al_ip/divider_gate.v(468)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in al_ip/divider_gate.v(475)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in al_ip/divider_gate.v(482)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in al_ip/divider_gate.v(489)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in al_ip/divider_gate.v(496)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in al_ip/divider_gate.v(503)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in al_ip/divider_gate.v(510)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in al_ip/divider_gate.v(517)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in al_ip/divider_gate.v(524)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in al_ip/divider_gate.v(531)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in al_ip/divider_gate.v(538)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in al_ip/divider_gate.v(545)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in al_ip/divider_gate.v(552)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in al_ip/divider_gate.v(559)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in al_ip/divider_gate.v(566)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in al_ip/divider_gate.v(573)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in al_ip/divider_gate.v(580)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in al_ip/divider_gate.v(587)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in al_ip/divider_gate.v(594)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in al_ip/divider_gate.v(601)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in al_ip/divider_gate.v(608)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in al_ip/divider_gate.v(615)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in al_ip/divider_gate.v(622)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in al_ip/divider_gate.v(629)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in al_ip/divider_gate.v(2020)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in al_ip/divider_gate.v(2041)
HDL-1007 : analyze verilog file RTL/adc_ad7928.v
HDL-1007 : analyze verilog file RTL/foc/cartesian2polar.v
HDL-1007 : analyze verilog file RTL/foc/clark_tr.v
HDL-1007 : analyze verilog file RTL/foc/foc_top.v
HDL-1007 : analyze verilog file RTL/foc/hold_detect.v
HDL-1007 : analyze verilog file RTL/foc/park_tr.v
HDL-1007 : analyze verilog file RTL/foc/pi_controller.v
HDL-1007 : analyze verilog file RTL/foc/sincos.v
HDL-1007 : analyze verilog file RTL/foc/svpwm.v
HDL-1007 : analyze verilog file RTL/fpga_top.v
HDL-8007 ERROR: extra comma in port association list is not allowed in RTL/fpga_top.v(103)
HDL-1007 : undeclared symbol 'S_idq_update', assumed default net type 'wire' in RTL/fpga_top.v(176)
HDL-8007 ERROR: ignore module module due to previous errors in RTL/fpga_top.v(6)
HDL-1007 : Verilog file 'RTL/fpga_top.v' ignored due to errors
HDL-1007 : analyze verilog file RTL/i2c_register_read.v
HDL-1007 : analyze verilog file RTL/uart_monitor.v
HDL-1007 : analyze verilog file hall_sensor.v
HDL-1007 : analyze verilog file shift_filter.v
HDL-1007 : analyze verilog file counter.v
HDL-1007 : analyze verilog file ahb2hall_sensor.v
HDL-1007 : analyze verilog file TOP.v
HDL-1007 : undeclared symbol 'S_sys_clk_40m', assumed default net type 'wire' in TOP.v(102)
HDL-1007 : analyze verilog file TOP_test.v
HDL-1007 : analyze verilog file AS5600_sensor.v
HDL-1007 : analyze verilog file ahb_foc_controller.v
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/pll.v(88)
HDL-1007 : analyze verilog file al_ip/MCU.v
HDL-1007 : analyze verilog file al_ip/divider_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in al_ip/divider_gate.v(209)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in al_ip/divider_gate.v(216)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in al_ip/divider_gate.v(223)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in al_ip/divider_gate.v(230)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in al_ip/divider_gate.v(237)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in al_ip/divider_gate.v(244)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in al_ip/divider_gate.v(251)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in al_ip/divider_gate.v(258)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in al_ip/divider_gate.v(265)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in al_ip/divider_gate.v(272)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in al_ip/divider_gate.v(279)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in al_ip/divider_gate.v(286)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in al_ip/divider_gate.v(293)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in al_ip/divider_gate.v(300)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in al_ip/divider_gate.v(307)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in al_ip/divider_gate.v(314)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in al_ip/divider_gate.v(321)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in al_ip/divider_gate.v(328)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in al_ip/divider_gate.v(335)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in al_ip/divider_gate.v(342)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in al_ip/divider_gate.v(349)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in al_ip/divider_gate.v(356)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in al_ip/divider_gate.v(363)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in al_ip/divider_gate.v(370)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in al_ip/divider_gate.v(377)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in al_ip/divider_gate.v(1424)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in al_ip/divider_gate.v(1431)
HDL-1007 : analyze verilog file RTL/adc_ad7928.v
HDL-1007 : analyze verilog file RTL/foc/cartesian2polar.v
HDL-1007 : analyze verilog file RTL/foc/clark_tr.v
HDL-1007 : analyze verilog file RTL/foc/foc_top.v
HDL-1007 : analyze verilog file RTL/foc/hold_detect.v
HDL-1007 : analyze verilog file RTL/foc/park_tr.v
HDL-1007 : analyze verilog file RTL/foc/pi_controller.v
HDL-1007 : analyze verilog file RTL/foc/sincos.v
HDL-1007 : analyze verilog file RTL/foc/svpwm.v
HDL-1007 : analyze verilog file RTL/fpga_top.v
HDL-8007 ERROR: extra comma in port association list is not allowed in RTL/fpga_top.v(103)
HDL-1007 : undeclared symbol 'S_idq_update', assumed default net type 'wire' in RTL/fpga_top.v(176)
HDL-8007 ERROR: ignore module module due to previous errors in RTL/fpga_top.v(6)
HDL-1007 : Verilog file 'RTL/fpga_top.v' ignored due to errors
HDL-1007 : analyze verilog file RTL/i2c_register_read.v
HDL-1007 : analyze verilog file RTL/uart_monitor.v
HDL-1007 : analyze verilog file hall_sensor.v
HDL-1007 : analyze verilog file shift_filter.v
HDL-1007 : analyze verilog file counter.v
HDL-1007 : analyze verilog file ahb2hall_sensor.v
HDL-1007 : analyze verilog file TOP.v
HDL-1007 : undeclared symbol 'S_sys_clk_40m', assumed default net type 'wire' in TOP.v(102)
HDL-1007 : analyze verilog file TOP_test.v
HDL-1007 : analyze verilog file AS5600_sensor.v
HDL-1007 : analyze verilog file ahb_foc_controller.v
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/pll.v(88)
HDL-1007 : analyze verilog file al_ip/MCU.v
HDL-1007 : analyze verilog file al_ip/divider_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in al_ip/divider_gate.v(209)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in al_ip/divider_gate.v(216)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in al_ip/divider_gate.v(223)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in al_ip/divider_gate.v(230)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in al_ip/divider_gate.v(237)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in al_ip/divider_gate.v(244)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in al_ip/divider_gate.v(251)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in al_ip/divider_gate.v(258)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in al_ip/divider_gate.v(265)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in al_ip/divider_gate.v(272)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in al_ip/divider_gate.v(279)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in al_ip/divider_gate.v(286)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in al_ip/divider_gate.v(293)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in al_ip/divider_gate.v(300)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in al_ip/divider_gate.v(307)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in al_ip/divider_gate.v(314)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in al_ip/divider_gate.v(321)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in al_ip/divider_gate.v(328)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in al_ip/divider_gate.v(335)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in al_ip/divider_gate.v(342)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in al_ip/divider_gate.v(349)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in al_ip/divider_gate.v(356)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in al_ip/divider_gate.v(363)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in al_ip/divider_gate.v(370)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in al_ip/divider_gate.v(377)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in al_ip/divider_gate.v(1424)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in al_ip/divider_gate.v(1431)
HDL-1007 : analyze verilog file RTL/adc_ad7928.v
HDL-1007 : analyze verilog file RTL/foc/cartesian2polar.v
HDL-1007 : analyze verilog file RTL/foc/clark_tr.v
HDL-1007 : analyze verilog file RTL/foc/foc_top.v
HDL-1007 : analyze verilog file RTL/foc/hold_detect.v
HDL-1007 : analyze verilog file RTL/foc/park_tr.v
HDL-1007 : analyze verilog file RTL/foc/pi_controller.v
HDL-1007 : analyze verilog file RTL/foc/sincos.v
HDL-1007 : analyze verilog file RTL/foc/svpwm.v
HDL-1007 : analyze verilog file RTL/fpga_top.v
HDL-8007 ERROR: extra comma in port association list is not allowed in RTL/fpga_top.v(103)
HDL-1007 : undeclared symbol 'S_idq_update', assumed default net type 'wire' in RTL/fpga_top.v(176)
HDL-8007 ERROR: ignore module module due to previous errors in RTL/fpga_top.v(6)
HDL-1007 : Verilog file 'RTL/fpga_top.v' ignored due to errors
HDL-1007 : analyze verilog file RTL/i2c_register_read.v
HDL-1007 : analyze verilog file RTL/uart_monitor.v
HDL-1007 : analyze verilog file hall_sensor.v
HDL-1007 : analyze verilog file shift_filter.v
HDL-1007 : analyze verilog file counter.v
HDL-1007 : analyze verilog file ahb2hall_sensor.v
HDL-1007 : analyze verilog file TOP.v
HDL-1007 : undeclared symbol 'S_sys_clk_40m', assumed default net type 'wire' in TOP.v(102)
HDL-1007 : analyze verilog file TOP_test.v
HDL-1007 : analyze verilog file AS5600_sensor.v
HDL-1007 : analyze verilog file ahb_foc_controller.v
RUN-1001 : reset_run syn_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-6001 WARNING: syn_1: run failed.
