
Bluepill_mcp2551_Transmiter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003298  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  080033a4  080033a4  000043a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800341c  0800341c  00005070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800341c  0800341c  00005070  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800341c  0800341c  00005070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800341c  0800341c  0000441c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003420  08003420  00004420  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  08003424  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000220  20000070  08003494  00005070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000290  08003494  00005290  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00005070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008a6b  00000000  00000000  00005099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000018de  00000000  00000000  0000db04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000818  00000000  00000000  0000f3e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000621  00000000  00000000  0000fc00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017ebe  00000000  00000000  00010221  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000092c4  00000000  00000000  000280df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086691  00000000  00000000  000313a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b7a34  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000027ac  00000000  00000000  000b7a78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  000ba224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	0800338c 	.word	0x0800338c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	0800338c 	.word	0x0800338c

0800014c <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int fd, char *ptr, int len){
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af00      	add	r7, sp, #0
 8000152:	60f8      	str	r0, [r7, #12]
 8000154:	60b9      	str	r1, [r7, #8]
 8000156:	607a      	str	r2, [r7, #4]
	if(fd==1 || fd==2){
 8000158:	68fb      	ldr	r3, [r7, #12]
 800015a:	2b01      	cmp	r3, #1
 800015c:	d002      	beq.n	8000164 <_write+0x18>
 800015e:	68fb      	ldr	r3, [r7, #12]
 8000160:	2b02      	cmp	r3, #2
 8000162:	d10f      	bne.n	8000184 <_write+0x38>
		if(HAL_UART_Transmit(&huart1, (uint8_t *)ptr, len, HAL_MAX_DELAY)==HAL_OK) return len;
 8000164:	687b      	ldr	r3, [r7, #4]
 8000166:	b29a      	uxth	r2, r3
 8000168:	f04f 33ff 	mov.w	r3, #4294967295
 800016c:	68b9      	ldr	r1, [r7, #8]
 800016e:	4808      	ldr	r0, [pc, #32]	@ (8000190 <_write+0x44>)
 8000170:	f002 f800 	bl	8002174 <HAL_UART_Transmit>
 8000174:	4603      	mov	r3, r0
 8000176:	2b00      	cmp	r3, #0
 8000178:	d101      	bne.n	800017e <_write+0x32>
 800017a:	687b      	ldr	r3, [r7, #4]
 800017c:	e003      	b.n	8000186 <_write+0x3a>
		else return -1;
 800017e:	f04f 33ff 	mov.w	r3, #4294967295
 8000182:	e000      	b.n	8000186 <_write+0x3a>
	}

	else return 0;
 8000184:	2300      	movs	r3, #0
}
 8000186:	4618      	mov	r0, r3
 8000188:	3710      	adds	r7, #16
 800018a:	46bd      	mov	sp, r7
 800018c:	bd80      	pop	{r7, pc}
 800018e:	bf00      	nop
 8000190:	200000b4 	.word	0x200000b4

08000194 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000194:	b580      	push	{r7, lr}
 8000196:	b086      	sub	sp, #24
 8000198:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800019a:	f000 fb2d 	bl	80007f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800019e:	f000 f87b 	bl	8000298 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001a2:	f000 f91f 	bl	80003e4 <MX_GPIO_Init>
  MX_CAN_Init();
 80001a6:	f000 f8bd 	bl	8000324 <MX_CAN_Init>
  MX_USART1_UART_Init();
 80001aa:	f000 f8f1 	bl	8000390 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  uint32_t now=0, nextBlink=500, nextTransmit=1000;
 80001ae:	2300      	movs	r3, #0
 80001b0:	60fb      	str	r3, [r7, #12]
 80001b2:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80001b6:	617b      	str	r3, [r7, #20]
 80001b8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80001bc:	60bb      	str	r3, [r7, #8]

  //Transmission message header
  TxHeader.StdId=CAN_ID_Tx;
 80001be:	4b2f      	ldr	r3, [pc, #188]	@ (800027c <main+0xe8>)
 80001c0:	f240 627c 	movw	r2, #1660	@ 0x67c
 80001c4:	601a      	str	r2, [r3, #0]
  TxHeader.IDE=CAN_ID_STD;
 80001c6:	4b2d      	ldr	r3, [pc, #180]	@ (800027c <main+0xe8>)
 80001c8:	2200      	movs	r2, #0
 80001ca:	609a      	str	r2, [r3, #8]
  TxHeader.DLC=8;
 80001cc:	4b2b      	ldr	r3, [pc, #172]	@ (800027c <main+0xe8>)
 80001ce:	2208      	movs	r2, #8
 80001d0:	611a      	str	r2, [r3, #16]
  TxHeader.RTR=CAN_RTR_DATA;
 80001d2:	4b2a      	ldr	r3, [pc, #168]	@ (800027c <main+0xe8>)
 80001d4:	2200      	movs	r2, #0
 80001d6:	60da      	str	r2, [r3, #12]

  //Receive filter
  filterConfig.FilterActivation=CAN_FILTER_ENABLE;
 80001d8:	4b29      	ldr	r3, [pc, #164]	@ (8000280 <main+0xec>)
 80001da:	2201      	movs	r2, #1
 80001dc:	621a      	str	r2, [r3, #32]
  filterConfig.FilterMode=CAN_FILTERMODE_IDMASK;
 80001de:	4b28      	ldr	r3, [pc, #160]	@ (8000280 <main+0xec>)
 80001e0:	2200      	movs	r2, #0
 80001e2:	619a      	str	r2, [r3, #24]
  filterConfig.FilterIdLow=0x0000; //CAN_First_ID<<5;
 80001e4:	4b26      	ldr	r3, [pc, #152]	@ (8000280 <main+0xec>)
 80001e6:	2200      	movs	r2, #0
 80001e8:	605a      	str	r2, [r3, #4]
  filterConfig.FilterMaskIdLow=0x0000; //CAN_Rx_MASK<<5;
 80001ea:	4b25      	ldr	r3, [pc, #148]	@ (8000280 <main+0xec>)
 80001ec:	2200      	movs	r2, #0
 80001ee:	60da      	str	r2, [r3, #12]
  filterConfig.FilterBank=0;
 80001f0:	4b23      	ldr	r3, [pc, #140]	@ (8000280 <main+0xec>)
 80001f2:	2200      	movs	r2, #0
 80001f4:	615a      	str	r2, [r3, #20]
  filterConfig.FilterScale=CAN_FILTERSCALE_16BIT;
 80001f6:	4b22      	ldr	r3, [pc, #136]	@ (8000280 <main+0xec>)
 80001f8:	2200      	movs	r2, #0
 80001fa:	61da      	str	r2, [r3, #28]
  filterConfig.FilterFIFOAssignment=CAN_FILTER_FIFO0;
 80001fc:	4b20      	ldr	r3, [pc, #128]	@ (8000280 <main+0xec>)
 80001fe:	2200      	movs	r2, #0
 8000200:	611a      	str	r2, [r3, #16]
  filterConfig.SlaveStartFilterBank = 14;
 8000202:	4b1f      	ldr	r3, [pc, #124]	@ (8000280 <main+0xec>)
 8000204:	220e      	movs	r2, #14
 8000206:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_CAN_ConfigFilter(&hcan, &filterConfig);
 8000208:	491d      	ldr	r1, [pc, #116]	@ (8000280 <main+0xec>)
 800020a:	481e      	ldr	r0, [pc, #120]	@ (8000284 <main+0xf0>)
 800020c:	f000 fc51 	bl	8000ab2 <HAL_CAN_ConfigFilter>
  HAL_CAN_Start(&hcan);
 8000210:	481c      	ldr	r0, [pc, #112]	@ (8000284 <main+0xf0>)
 8000212:	f000 fd17 	bl	8000c44 <HAL_CAN_Start>

  uint32_t msgCount=0;
 8000216:	2300      	movs	r3, #0
 8000218:	613b      	str	r3, [r7, #16]
  uint32_t TxMailBox=0; //just for syntax in HAL_CAN_AddTx function
 800021a:	2300      	movs	r3, #0
 800021c:	607b      	str	r3, [r7, #4]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  now=uwTick;
 800021e:	4b1a      	ldr	r3, [pc, #104]	@ (8000288 <main+0xf4>)
 8000220:	681b      	ldr	r3, [r3, #0]
 8000222:	60fb      	str	r3, [r7, #12]

	  if(now>nextBlink){
 8000224:	68fa      	ldr	r2, [r7, #12]
 8000226:	697b      	ldr	r3, [r7, #20]
 8000228:	429a      	cmp	r2, r3
 800022a:	d90c      	bls.n	8000246 <main+0xb2>
		  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 800022c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000230:	4816      	ldr	r0, [pc, #88]	@ (800028c <main+0xf8>)
 8000232:	f001 fb25 	bl	8001880 <HAL_GPIO_TogglePin>
		  printf("Message count= %lu\r\n", msgCount);
 8000236:	6939      	ldr	r1, [r7, #16]
 8000238:	4815      	ldr	r0, [pc, #84]	@ (8000290 <main+0xfc>)
 800023a:	f002 fa31 	bl	80026a0 <iprintf>
		  nextBlink+=500;
 800023e:	697b      	ldr	r3, [r7, #20]
 8000240:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8000244:	617b      	str	r3, [r7, #20]
	  }

	  if(now>nextTransmit && HAL_CAN_GetTxMailboxesFreeLevel(&hcan)!=0){
 8000246:	68fa      	ldr	r2, [r7, #12]
 8000248:	68bb      	ldr	r3, [r7, #8]
 800024a:	429a      	cmp	r2, r3
 800024c:	d9e7      	bls.n	800021e <main+0x8a>
 800024e:	480d      	ldr	r0, [pc, #52]	@ (8000284 <main+0xf0>)
 8000250:	f000 fe0b 	bl	8000e6a <HAL_CAN_GetTxMailboxesFreeLevel>
 8000254:	4603      	mov	r3, r0
 8000256:	2b00      	cmp	r3, #0
 8000258:	d0e1      	beq.n	800021e <main+0x8a>
		  if(HAL_CAN_AddTxMessage(&hcan, &TxHeader, testData, &TxMailBox)==HAL_OK) msgCount++;
 800025a:	1d3b      	adds	r3, r7, #4
 800025c:	4a0d      	ldr	r2, [pc, #52]	@ (8000294 <main+0x100>)
 800025e:	4907      	ldr	r1, [pc, #28]	@ (800027c <main+0xe8>)
 8000260:	4808      	ldr	r0, [pc, #32]	@ (8000284 <main+0xf0>)
 8000262:	f000 fd33 	bl	8000ccc <HAL_CAN_AddTxMessage>
 8000266:	4603      	mov	r3, r0
 8000268:	2b00      	cmp	r3, #0
 800026a:	d103      	bne.n	8000274 <main+0xe0>
 800026c:	693b      	ldr	r3, [r7, #16]
 800026e:	3301      	adds	r3, #1
 8000270:	613b      	str	r3, [r7, #16]
 8000272:	e7d4      	b.n	800021e <main+0x8a>
		  else Error_Handler();
 8000274:	f000 f902 	bl	800047c <Error_Handler>
	  now=uwTick;
 8000278:	e7d1      	b.n	800021e <main+0x8a>
 800027a:	bf00      	nop
 800027c:	200000fc 	.word	0x200000fc
 8000280:	20000114 	.word	0x20000114
 8000284:	2000008c 	.word	0x2000008c
 8000288:	20000140 	.word	0x20000140
 800028c:	40011000 	.word	0x40011000
 8000290:	080033a4 	.word	0x080033a4
 8000294:	20000000 	.word	0x20000000

08000298 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000298:	b580      	push	{r7, lr}
 800029a:	b090      	sub	sp, #64	@ 0x40
 800029c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800029e:	f107 0318 	add.w	r3, r7, #24
 80002a2:	2228      	movs	r2, #40	@ 0x28
 80002a4:	2100      	movs	r1, #0
 80002a6:	4618      	mov	r0, r3
 80002a8:	f002 fa4f 	bl	800274a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002ac:	1d3b      	adds	r3, r7, #4
 80002ae:	2200      	movs	r2, #0
 80002b0:	601a      	str	r2, [r3, #0]
 80002b2:	605a      	str	r2, [r3, #4]
 80002b4:	609a      	str	r2, [r3, #8]
 80002b6:	60da      	str	r2, [r3, #12]
 80002b8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80002ba:	2301      	movs	r3, #1
 80002bc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80002be:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80002c2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80002c4:	2300      	movs	r3, #0
 80002c6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002c8:	2301      	movs	r3, #1
 80002ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002cc:	2302      	movs	r3, #2
 80002ce:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80002d0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80002d4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80002d6:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80002da:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002dc:	f107 0318 	add.w	r3, r7, #24
 80002e0:	4618      	mov	r0, r3
 80002e2:	f001 fae7 	bl	80018b4 <HAL_RCC_OscConfig>
 80002e6:	4603      	mov	r3, r0
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d001      	beq.n	80002f0 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80002ec:	f000 f8c6 	bl	800047c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002f0:	230f      	movs	r3, #15
 80002f2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002f4:	2302      	movs	r3, #2
 80002f6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002f8:	2300      	movs	r3, #0
 80002fa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002fc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000300:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000302:	2300      	movs	r3, #0
 8000304:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000306:	1d3b      	adds	r3, r7, #4
 8000308:	2102      	movs	r1, #2
 800030a:	4618      	mov	r0, r3
 800030c:	f001 fd54 	bl	8001db8 <HAL_RCC_ClockConfig>
 8000310:	4603      	mov	r3, r0
 8000312:	2b00      	cmp	r3, #0
 8000314:	d001      	beq.n	800031a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000316:	f000 f8b1 	bl	800047c <Error_Handler>
  }
}
 800031a:	bf00      	nop
 800031c:	3740      	adds	r7, #64	@ 0x40
 800031e:	46bd      	mov	sp, r7
 8000320:	bd80      	pop	{r7, pc}
	...

08000324 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8000324:	b580      	push	{r7, lr}
 8000326:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8000328:	4b17      	ldr	r3, [pc, #92]	@ (8000388 <MX_CAN_Init+0x64>)
 800032a:	4a18      	ldr	r2, [pc, #96]	@ (800038c <MX_CAN_Init+0x68>)
 800032c:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 9;
 800032e:	4b16      	ldr	r3, [pc, #88]	@ (8000388 <MX_CAN_Init+0x64>)
 8000330:	2209      	movs	r2, #9
 8000332:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000334:	4b14      	ldr	r3, [pc, #80]	@ (8000388 <MX_CAN_Init+0x64>)
 8000336:	2200      	movs	r2, #0
 8000338:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800033a:	4b13      	ldr	r3, [pc, #76]	@ (8000388 <MX_CAN_Init+0x64>)
 800033c:	2200      	movs	r2, #0
 800033e:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_12TQ;
 8000340:	4b11      	ldr	r3, [pc, #68]	@ (8000388 <MX_CAN_Init+0x64>)
 8000342:	f44f 2230 	mov.w	r2, #720896	@ 0xb0000
 8000346:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_3TQ;
 8000348:	4b0f      	ldr	r3, [pc, #60]	@ (8000388 <MX_CAN_Init+0x64>)
 800034a:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800034e:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000350:	4b0d      	ldr	r3, [pc, #52]	@ (8000388 <MX_CAN_Init+0x64>)
 8000352:	2200      	movs	r2, #0
 8000354:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000356:	4b0c      	ldr	r3, [pc, #48]	@ (8000388 <MX_CAN_Init+0x64>)
 8000358:	2200      	movs	r2, #0
 800035a:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 800035c:	4b0a      	ldr	r3, [pc, #40]	@ (8000388 <MX_CAN_Init+0x64>)
 800035e:	2200      	movs	r2, #0
 8000360:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000362:	4b09      	ldr	r3, [pc, #36]	@ (8000388 <MX_CAN_Init+0x64>)
 8000364:	2200      	movs	r2, #0
 8000366:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000368:	4b07      	ldr	r3, [pc, #28]	@ (8000388 <MX_CAN_Init+0x64>)
 800036a:	2200      	movs	r2, #0
 800036c:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 800036e:	4b06      	ldr	r3, [pc, #24]	@ (8000388 <MX_CAN_Init+0x64>)
 8000370:	2200      	movs	r2, #0
 8000372:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000374:	4804      	ldr	r0, [pc, #16]	@ (8000388 <MX_CAN_Init+0x64>)
 8000376:	f000 faa1 	bl	80008bc <HAL_CAN_Init>
 800037a:	4603      	mov	r3, r0
 800037c:	2b00      	cmp	r3, #0
 800037e:	d001      	beq.n	8000384 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8000380:	f000 f87c 	bl	800047c <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8000384:	bf00      	nop
 8000386:	bd80      	pop	{r7, pc}
 8000388:	2000008c 	.word	0x2000008c
 800038c:	40006400 	.word	0x40006400

08000390 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000390:	b580      	push	{r7, lr}
 8000392:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000394:	4b11      	ldr	r3, [pc, #68]	@ (80003dc <MX_USART1_UART_Init+0x4c>)
 8000396:	4a12      	ldr	r2, [pc, #72]	@ (80003e0 <MX_USART1_UART_Init+0x50>)
 8000398:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800039a:	4b10      	ldr	r3, [pc, #64]	@ (80003dc <MX_USART1_UART_Init+0x4c>)
 800039c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80003a0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80003a2:	4b0e      	ldr	r3, [pc, #56]	@ (80003dc <MX_USART1_UART_Init+0x4c>)
 80003a4:	2200      	movs	r2, #0
 80003a6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80003a8:	4b0c      	ldr	r3, [pc, #48]	@ (80003dc <MX_USART1_UART_Init+0x4c>)
 80003aa:	2200      	movs	r2, #0
 80003ac:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80003ae:	4b0b      	ldr	r3, [pc, #44]	@ (80003dc <MX_USART1_UART_Init+0x4c>)
 80003b0:	2200      	movs	r2, #0
 80003b2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80003b4:	4b09      	ldr	r3, [pc, #36]	@ (80003dc <MX_USART1_UART_Init+0x4c>)
 80003b6:	220c      	movs	r2, #12
 80003b8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003ba:	4b08      	ldr	r3, [pc, #32]	@ (80003dc <MX_USART1_UART_Init+0x4c>)
 80003bc:	2200      	movs	r2, #0
 80003be:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80003c0:	4b06      	ldr	r3, [pc, #24]	@ (80003dc <MX_USART1_UART_Init+0x4c>)
 80003c2:	2200      	movs	r2, #0
 80003c4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80003c6:	4805      	ldr	r0, [pc, #20]	@ (80003dc <MX_USART1_UART_Init+0x4c>)
 80003c8:	f001 fe84 	bl	80020d4 <HAL_UART_Init>
 80003cc:	4603      	mov	r3, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d001      	beq.n	80003d6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80003d2:	f000 f853 	bl	800047c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80003d6:	bf00      	nop
 80003d8:	bd80      	pop	{r7, pc}
 80003da:	bf00      	nop
 80003dc:	200000b4 	.word	0x200000b4
 80003e0:	40013800 	.word	0x40013800

080003e4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003e4:	b580      	push	{r7, lr}
 80003e6:	b088      	sub	sp, #32
 80003e8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003ea:	f107 0310 	add.w	r3, r7, #16
 80003ee:	2200      	movs	r2, #0
 80003f0:	601a      	str	r2, [r3, #0]
 80003f2:	605a      	str	r2, [r3, #4]
 80003f4:	609a      	str	r2, [r3, #8]
 80003f6:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003f8:	4b1e      	ldr	r3, [pc, #120]	@ (8000474 <MX_GPIO_Init+0x90>)
 80003fa:	699b      	ldr	r3, [r3, #24]
 80003fc:	4a1d      	ldr	r2, [pc, #116]	@ (8000474 <MX_GPIO_Init+0x90>)
 80003fe:	f043 0310 	orr.w	r3, r3, #16
 8000402:	6193      	str	r3, [r2, #24]
 8000404:	4b1b      	ldr	r3, [pc, #108]	@ (8000474 <MX_GPIO_Init+0x90>)
 8000406:	699b      	ldr	r3, [r3, #24]
 8000408:	f003 0310 	and.w	r3, r3, #16
 800040c:	60fb      	str	r3, [r7, #12]
 800040e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000410:	4b18      	ldr	r3, [pc, #96]	@ (8000474 <MX_GPIO_Init+0x90>)
 8000412:	699b      	ldr	r3, [r3, #24]
 8000414:	4a17      	ldr	r2, [pc, #92]	@ (8000474 <MX_GPIO_Init+0x90>)
 8000416:	f043 0320 	orr.w	r3, r3, #32
 800041a:	6193      	str	r3, [r2, #24]
 800041c:	4b15      	ldr	r3, [pc, #84]	@ (8000474 <MX_GPIO_Init+0x90>)
 800041e:	699b      	ldr	r3, [r3, #24]
 8000420:	f003 0320 	and.w	r3, r3, #32
 8000424:	60bb      	str	r3, [r7, #8]
 8000426:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000428:	4b12      	ldr	r3, [pc, #72]	@ (8000474 <MX_GPIO_Init+0x90>)
 800042a:	699b      	ldr	r3, [r3, #24]
 800042c:	4a11      	ldr	r2, [pc, #68]	@ (8000474 <MX_GPIO_Init+0x90>)
 800042e:	f043 0304 	orr.w	r3, r3, #4
 8000432:	6193      	str	r3, [r2, #24]
 8000434:	4b0f      	ldr	r3, [pc, #60]	@ (8000474 <MX_GPIO_Init+0x90>)
 8000436:	699b      	ldr	r3, [r3, #24]
 8000438:	f003 0304 	and.w	r3, r3, #4
 800043c:	607b      	str	r3, [r7, #4]
 800043e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8000440:	2201      	movs	r2, #1
 8000442:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000446:	480c      	ldr	r0, [pc, #48]	@ (8000478 <MX_GPIO_Init+0x94>)
 8000448:	f001 fa02 	bl	8001850 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 800044c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000450:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000452:	2311      	movs	r3, #17
 8000454:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000456:	2300      	movs	r3, #0
 8000458:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800045a:	2302      	movs	r3, #2
 800045c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800045e:	f107 0310 	add.w	r3, r7, #16
 8000462:	4619      	mov	r1, r3
 8000464:	4804      	ldr	r0, [pc, #16]	@ (8000478 <MX_GPIO_Init+0x94>)
 8000466:	f001 f86f 	bl	8001548 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800046a:	bf00      	nop
 800046c:	3720      	adds	r7, #32
 800046e:	46bd      	mov	sp, r7
 8000470:	bd80      	pop	{r7, pc}
 8000472:	bf00      	nop
 8000474:	40021000 	.word	0x40021000
 8000478:	40011000 	.word	0x40011000

0800047c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800047c:	b480      	push	{r7}
 800047e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000480:	b672      	cpsid	i
}
 8000482:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000484:	bf00      	nop
 8000486:	e7fd      	b.n	8000484 <Error_Handler+0x8>

08000488 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000488:	b480      	push	{r7}
 800048a:	b085      	sub	sp, #20
 800048c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800048e:	4b15      	ldr	r3, [pc, #84]	@ (80004e4 <HAL_MspInit+0x5c>)
 8000490:	699b      	ldr	r3, [r3, #24]
 8000492:	4a14      	ldr	r2, [pc, #80]	@ (80004e4 <HAL_MspInit+0x5c>)
 8000494:	f043 0301 	orr.w	r3, r3, #1
 8000498:	6193      	str	r3, [r2, #24]
 800049a:	4b12      	ldr	r3, [pc, #72]	@ (80004e4 <HAL_MspInit+0x5c>)
 800049c:	699b      	ldr	r3, [r3, #24]
 800049e:	f003 0301 	and.w	r3, r3, #1
 80004a2:	60bb      	str	r3, [r7, #8]
 80004a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004a6:	4b0f      	ldr	r3, [pc, #60]	@ (80004e4 <HAL_MspInit+0x5c>)
 80004a8:	69db      	ldr	r3, [r3, #28]
 80004aa:	4a0e      	ldr	r2, [pc, #56]	@ (80004e4 <HAL_MspInit+0x5c>)
 80004ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80004b0:	61d3      	str	r3, [r2, #28]
 80004b2:	4b0c      	ldr	r3, [pc, #48]	@ (80004e4 <HAL_MspInit+0x5c>)
 80004b4:	69db      	ldr	r3, [r3, #28]
 80004b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80004ba:	607b      	str	r3, [r7, #4]
 80004bc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80004be:	4b0a      	ldr	r3, [pc, #40]	@ (80004e8 <HAL_MspInit+0x60>)
 80004c0:	685b      	ldr	r3, [r3, #4]
 80004c2:	60fb      	str	r3, [r7, #12]
 80004c4:	68fb      	ldr	r3, [r7, #12]
 80004c6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80004ca:	60fb      	str	r3, [r7, #12]
 80004cc:	68fb      	ldr	r3, [r7, #12]
 80004ce:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80004d2:	60fb      	str	r3, [r7, #12]
 80004d4:	4a04      	ldr	r2, [pc, #16]	@ (80004e8 <HAL_MspInit+0x60>)
 80004d6:	68fb      	ldr	r3, [r7, #12]
 80004d8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004da:	bf00      	nop
 80004dc:	3714      	adds	r7, #20
 80004de:	46bd      	mov	sp, r7
 80004e0:	bc80      	pop	{r7}
 80004e2:	4770      	bx	lr
 80004e4:	40021000 	.word	0x40021000
 80004e8:	40010000 	.word	0x40010000

080004ec <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b088      	sub	sp, #32
 80004f0:	af00      	add	r7, sp, #0
 80004f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004f4:	f107 0310 	add.w	r3, r7, #16
 80004f8:	2200      	movs	r2, #0
 80004fa:	601a      	str	r2, [r3, #0]
 80004fc:	605a      	str	r2, [r3, #4]
 80004fe:	609a      	str	r2, [r3, #8]
 8000500:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	681b      	ldr	r3, [r3, #0]
 8000506:	4a20      	ldr	r2, [pc, #128]	@ (8000588 <HAL_CAN_MspInit+0x9c>)
 8000508:	4293      	cmp	r3, r2
 800050a:	d139      	bne.n	8000580 <HAL_CAN_MspInit+0x94>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800050c:	4b1f      	ldr	r3, [pc, #124]	@ (800058c <HAL_CAN_MspInit+0xa0>)
 800050e:	69db      	ldr	r3, [r3, #28]
 8000510:	4a1e      	ldr	r2, [pc, #120]	@ (800058c <HAL_CAN_MspInit+0xa0>)
 8000512:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000516:	61d3      	str	r3, [r2, #28]
 8000518:	4b1c      	ldr	r3, [pc, #112]	@ (800058c <HAL_CAN_MspInit+0xa0>)
 800051a:	69db      	ldr	r3, [r3, #28]
 800051c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000520:	60fb      	str	r3, [r7, #12]
 8000522:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000524:	4b19      	ldr	r3, [pc, #100]	@ (800058c <HAL_CAN_MspInit+0xa0>)
 8000526:	699b      	ldr	r3, [r3, #24]
 8000528:	4a18      	ldr	r2, [pc, #96]	@ (800058c <HAL_CAN_MspInit+0xa0>)
 800052a:	f043 0304 	orr.w	r3, r3, #4
 800052e:	6193      	str	r3, [r2, #24]
 8000530:	4b16      	ldr	r3, [pc, #88]	@ (800058c <HAL_CAN_MspInit+0xa0>)
 8000532:	699b      	ldr	r3, [r3, #24]
 8000534:	f003 0304 	and.w	r3, r3, #4
 8000538:	60bb      	str	r3, [r7, #8]
 800053a:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800053c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000540:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000542:	2300      	movs	r3, #0
 8000544:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000546:	2300      	movs	r3, #0
 8000548:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800054a:	f107 0310 	add.w	r3, r7, #16
 800054e:	4619      	mov	r1, r3
 8000550:	480f      	ldr	r0, [pc, #60]	@ (8000590 <HAL_CAN_MspInit+0xa4>)
 8000552:	f000 fff9 	bl	8001548 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000556:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800055a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800055c:	2302      	movs	r3, #2
 800055e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000560:	2303      	movs	r3, #3
 8000562:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000564:	f107 0310 	add.w	r3, r7, #16
 8000568:	4619      	mov	r1, r3
 800056a:	4809      	ldr	r0, [pc, #36]	@ (8000590 <HAL_CAN_MspInit+0xa4>)
 800056c:	f000 ffec 	bl	8001548 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8000570:	2200      	movs	r2, #0
 8000572:	2100      	movs	r1, #0
 8000574:	2015      	movs	r0, #21
 8000576:	f000 ffb0 	bl	80014da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 800057a:	2015      	movs	r0, #21
 800057c:	f000 ffc9 	bl	8001512 <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8000580:	bf00      	nop
 8000582:	3720      	adds	r7, #32
 8000584:	46bd      	mov	sp, r7
 8000586:	bd80      	pop	{r7, pc}
 8000588:	40006400 	.word	0x40006400
 800058c:	40021000 	.word	0x40021000
 8000590:	40010800 	.word	0x40010800

08000594 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b088      	sub	sp, #32
 8000598:	af00      	add	r7, sp, #0
 800059a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800059c:	f107 0310 	add.w	r3, r7, #16
 80005a0:	2200      	movs	r2, #0
 80005a2:	601a      	str	r2, [r3, #0]
 80005a4:	605a      	str	r2, [r3, #4]
 80005a6:	609a      	str	r2, [r3, #8]
 80005a8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	4a1c      	ldr	r2, [pc, #112]	@ (8000620 <HAL_UART_MspInit+0x8c>)
 80005b0:	4293      	cmp	r3, r2
 80005b2:	d131      	bne.n	8000618 <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80005b4:	4b1b      	ldr	r3, [pc, #108]	@ (8000624 <HAL_UART_MspInit+0x90>)
 80005b6:	699b      	ldr	r3, [r3, #24]
 80005b8:	4a1a      	ldr	r2, [pc, #104]	@ (8000624 <HAL_UART_MspInit+0x90>)
 80005ba:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80005be:	6193      	str	r3, [r2, #24]
 80005c0:	4b18      	ldr	r3, [pc, #96]	@ (8000624 <HAL_UART_MspInit+0x90>)
 80005c2:	699b      	ldr	r3, [r3, #24]
 80005c4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80005c8:	60fb      	str	r3, [r7, #12]
 80005ca:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005cc:	4b15      	ldr	r3, [pc, #84]	@ (8000624 <HAL_UART_MspInit+0x90>)
 80005ce:	699b      	ldr	r3, [r3, #24]
 80005d0:	4a14      	ldr	r2, [pc, #80]	@ (8000624 <HAL_UART_MspInit+0x90>)
 80005d2:	f043 0304 	orr.w	r3, r3, #4
 80005d6:	6193      	str	r3, [r2, #24]
 80005d8:	4b12      	ldr	r3, [pc, #72]	@ (8000624 <HAL_UART_MspInit+0x90>)
 80005da:	699b      	ldr	r3, [r3, #24]
 80005dc:	f003 0304 	and.w	r3, r3, #4
 80005e0:	60bb      	str	r3, [r7, #8]
 80005e2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80005e4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80005e8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005ea:	2302      	movs	r3, #2
 80005ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005ee:	2303      	movs	r3, #3
 80005f0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005f2:	f107 0310 	add.w	r3, r7, #16
 80005f6:	4619      	mov	r1, r3
 80005f8:	480b      	ldr	r0, [pc, #44]	@ (8000628 <HAL_UART_MspInit+0x94>)
 80005fa:	f000 ffa5 	bl	8001548 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80005fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000602:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000604:	2300      	movs	r3, #0
 8000606:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000608:	2300      	movs	r3, #0
 800060a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800060c:	f107 0310 	add.w	r3, r7, #16
 8000610:	4619      	mov	r1, r3
 8000612:	4805      	ldr	r0, [pc, #20]	@ (8000628 <HAL_UART_MspInit+0x94>)
 8000614:	f000 ff98 	bl	8001548 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000618:	bf00      	nop
 800061a:	3720      	adds	r7, #32
 800061c:	46bd      	mov	sp, r7
 800061e:	bd80      	pop	{r7, pc}
 8000620:	40013800 	.word	0x40013800
 8000624:	40021000 	.word	0x40021000
 8000628:	40010800 	.word	0x40010800

0800062c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800062c:	b480      	push	{r7}
 800062e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000630:	bf00      	nop
 8000632:	e7fd      	b.n	8000630 <NMI_Handler+0x4>

08000634 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000634:	b480      	push	{r7}
 8000636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000638:	bf00      	nop
 800063a:	e7fd      	b.n	8000638 <HardFault_Handler+0x4>

0800063c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800063c:	b480      	push	{r7}
 800063e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000640:	bf00      	nop
 8000642:	e7fd      	b.n	8000640 <MemManage_Handler+0x4>

08000644 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000644:	b480      	push	{r7}
 8000646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000648:	bf00      	nop
 800064a:	e7fd      	b.n	8000648 <BusFault_Handler+0x4>

0800064c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800064c:	b480      	push	{r7}
 800064e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000650:	bf00      	nop
 8000652:	e7fd      	b.n	8000650 <UsageFault_Handler+0x4>

08000654 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000654:	b480      	push	{r7}
 8000656:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000658:	bf00      	nop
 800065a:	46bd      	mov	sp, r7
 800065c:	bc80      	pop	{r7}
 800065e:	4770      	bx	lr

08000660 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000660:	b480      	push	{r7}
 8000662:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000664:	bf00      	nop
 8000666:	46bd      	mov	sp, r7
 8000668:	bc80      	pop	{r7}
 800066a:	4770      	bx	lr

0800066c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800066c:	b480      	push	{r7}
 800066e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000670:	bf00      	nop
 8000672:	46bd      	mov	sp, r7
 8000674:	bc80      	pop	{r7}
 8000676:	4770      	bx	lr

08000678 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800067c:	f000 f902 	bl	8000884 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000680:	bf00      	nop
 8000682:	bd80      	pop	{r7, pc}

08000684 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000688:	4802      	ldr	r0, [pc, #8]	@ (8000694 <CAN1_RX1_IRQHandler+0x10>)
 800068a:	f000 fc22 	bl	8000ed2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 800068e:	bf00      	nop
 8000690:	bd80      	pop	{r7, pc}
 8000692:	bf00      	nop
 8000694:	2000008c 	.word	0x2000008c

08000698 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	b086      	sub	sp, #24
 800069c:	af00      	add	r7, sp, #0
 800069e:	60f8      	str	r0, [r7, #12]
 80006a0:	60b9      	str	r1, [r7, #8]
 80006a2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80006a4:	2300      	movs	r3, #0
 80006a6:	617b      	str	r3, [r7, #20]
 80006a8:	e00a      	b.n	80006c0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80006aa:	f3af 8000 	nop.w
 80006ae:	4601      	mov	r1, r0
 80006b0:	68bb      	ldr	r3, [r7, #8]
 80006b2:	1c5a      	adds	r2, r3, #1
 80006b4:	60ba      	str	r2, [r7, #8]
 80006b6:	b2ca      	uxtb	r2, r1
 80006b8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80006ba:	697b      	ldr	r3, [r7, #20]
 80006bc:	3301      	adds	r3, #1
 80006be:	617b      	str	r3, [r7, #20]
 80006c0:	697a      	ldr	r2, [r7, #20]
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	429a      	cmp	r2, r3
 80006c6:	dbf0      	blt.n	80006aa <_read+0x12>
  }

  return len;
 80006c8:	687b      	ldr	r3, [r7, #4]
}
 80006ca:	4618      	mov	r0, r3
 80006cc:	3718      	adds	r7, #24
 80006ce:	46bd      	mov	sp, r7
 80006d0:	bd80      	pop	{r7, pc}

080006d2 <_close>:
  }
  return len;
}

int _close(int file)
{
 80006d2:	b480      	push	{r7}
 80006d4:	b083      	sub	sp, #12
 80006d6:	af00      	add	r7, sp, #0
 80006d8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80006da:	f04f 33ff 	mov.w	r3, #4294967295
}
 80006de:	4618      	mov	r0, r3
 80006e0:	370c      	adds	r7, #12
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bc80      	pop	{r7}
 80006e6:	4770      	bx	lr

080006e8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80006e8:	b480      	push	{r7}
 80006ea:	b083      	sub	sp, #12
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
 80006f0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80006f2:	683b      	ldr	r3, [r7, #0]
 80006f4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80006f8:	605a      	str	r2, [r3, #4]
  return 0;
 80006fa:	2300      	movs	r3, #0
}
 80006fc:	4618      	mov	r0, r3
 80006fe:	370c      	adds	r7, #12
 8000700:	46bd      	mov	sp, r7
 8000702:	bc80      	pop	{r7}
 8000704:	4770      	bx	lr

08000706 <_isatty>:

int _isatty(int file)
{
 8000706:	b480      	push	{r7}
 8000708:	b083      	sub	sp, #12
 800070a:	af00      	add	r7, sp, #0
 800070c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800070e:	2301      	movs	r3, #1
}
 8000710:	4618      	mov	r0, r3
 8000712:	370c      	adds	r7, #12
 8000714:	46bd      	mov	sp, r7
 8000716:	bc80      	pop	{r7}
 8000718:	4770      	bx	lr

0800071a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800071a:	b480      	push	{r7}
 800071c:	b085      	sub	sp, #20
 800071e:	af00      	add	r7, sp, #0
 8000720:	60f8      	str	r0, [r7, #12]
 8000722:	60b9      	str	r1, [r7, #8]
 8000724:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000726:	2300      	movs	r3, #0
}
 8000728:	4618      	mov	r0, r3
 800072a:	3714      	adds	r7, #20
 800072c:	46bd      	mov	sp, r7
 800072e:	bc80      	pop	{r7}
 8000730:	4770      	bx	lr
	...

08000734 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b086      	sub	sp, #24
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800073c:	4a14      	ldr	r2, [pc, #80]	@ (8000790 <_sbrk+0x5c>)
 800073e:	4b15      	ldr	r3, [pc, #84]	@ (8000794 <_sbrk+0x60>)
 8000740:	1ad3      	subs	r3, r2, r3
 8000742:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000744:	697b      	ldr	r3, [r7, #20]
 8000746:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000748:	4b13      	ldr	r3, [pc, #76]	@ (8000798 <_sbrk+0x64>)
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	2b00      	cmp	r3, #0
 800074e:	d102      	bne.n	8000756 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000750:	4b11      	ldr	r3, [pc, #68]	@ (8000798 <_sbrk+0x64>)
 8000752:	4a12      	ldr	r2, [pc, #72]	@ (800079c <_sbrk+0x68>)
 8000754:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000756:	4b10      	ldr	r3, [pc, #64]	@ (8000798 <_sbrk+0x64>)
 8000758:	681a      	ldr	r2, [r3, #0]
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	4413      	add	r3, r2
 800075e:	693a      	ldr	r2, [r7, #16]
 8000760:	429a      	cmp	r2, r3
 8000762:	d207      	bcs.n	8000774 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000764:	f002 f840 	bl	80027e8 <__errno>
 8000768:	4603      	mov	r3, r0
 800076a:	220c      	movs	r2, #12
 800076c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800076e:	f04f 33ff 	mov.w	r3, #4294967295
 8000772:	e009      	b.n	8000788 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000774:	4b08      	ldr	r3, [pc, #32]	@ (8000798 <_sbrk+0x64>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800077a:	4b07      	ldr	r3, [pc, #28]	@ (8000798 <_sbrk+0x64>)
 800077c:	681a      	ldr	r2, [r3, #0]
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	4413      	add	r3, r2
 8000782:	4a05      	ldr	r2, [pc, #20]	@ (8000798 <_sbrk+0x64>)
 8000784:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000786:	68fb      	ldr	r3, [r7, #12]
}
 8000788:	4618      	mov	r0, r3
 800078a:	3718      	adds	r7, #24
 800078c:	46bd      	mov	sp, r7
 800078e:	bd80      	pop	{r7, pc}
 8000790:	20005000 	.word	0x20005000
 8000794:	00000400 	.word	0x00000400
 8000798:	2000013c 	.word	0x2000013c
 800079c:	20000290 	.word	0x20000290

080007a0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80007a0:	b480      	push	{r7}
 80007a2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80007a4:	bf00      	nop
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bc80      	pop	{r7}
 80007aa:	4770      	bx	lr

080007ac <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80007ac:	f7ff fff8 	bl	80007a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80007b0:	480b      	ldr	r0, [pc, #44]	@ (80007e0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80007b2:	490c      	ldr	r1, [pc, #48]	@ (80007e4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80007b4:	4a0c      	ldr	r2, [pc, #48]	@ (80007e8 <LoopFillZerobss+0x16>)
  movs r3, #0
 80007b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007b8:	e002      	b.n	80007c0 <LoopCopyDataInit>

080007ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007be:	3304      	adds	r3, #4

080007c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007c4:	d3f9      	bcc.n	80007ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007c6:	4a09      	ldr	r2, [pc, #36]	@ (80007ec <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80007c8:	4c09      	ldr	r4, [pc, #36]	@ (80007f0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80007ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007cc:	e001      	b.n	80007d2 <LoopFillZerobss>

080007ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007d0:	3204      	adds	r2, #4

080007d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007d4:	d3fb      	bcc.n	80007ce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80007d6:	f002 f80d 	bl	80027f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80007da:	f7ff fcdb 	bl	8000194 <main>
  bx lr
 80007de:	4770      	bx	lr
  ldr r0, =_sdata
 80007e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007e4:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80007e8:	08003424 	.word	0x08003424
  ldr r2, =_sbss
 80007ec:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80007f0:	20000290 	.word	0x20000290

080007f4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80007f4:	e7fe      	b.n	80007f4 <ADC1_2_IRQHandler>
	...

080007f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007fc:	4b08      	ldr	r3, [pc, #32]	@ (8000820 <HAL_Init+0x28>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	4a07      	ldr	r2, [pc, #28]	@ (8000820 <HAL_Init+0x28>)
 8000802:	f043 0310 	orr.w	r3, r3, #16
 8000806:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000808:	2003      	movs	r0, #3
 800080a:	f000 fe5b 	bl	80014c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800080e:	200f      	movs	r0, #15
 8000810:	f000 f808 	bl	8000824 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000814:	f7ff fe38 	bl	8000488 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000818:	2300      	movs	r3, #0
}
 800081a:	4618      	mov	r0, r3
 800081c:	bd80      	pop	{r7, pc}
 800081e:	bf00      	nop
 8000820:	40022000 	.word	0x40022000

08000824 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b082      	sub	sp, #8
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800082c:	4b12      	ldr	r3, [pc, #72]	@ (8000878 <HAL_InitTick+0x54>)
 800082e:	681a      	ldr	r2, [r3, #0]
 8000830:	4b12      	ldr	r3, [pc, #72]	@ (800087c <HAL_InitTick+0x58>)
 8000832:	781b      	ldrb	r3, [r3, #0]
 8000834:	4619      	mov	r1, r3
 8000836:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800083a:	fbb3 f3f1 	udiv	r3, r3, r1
 800083e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000842:	4618      	mov	r0, r3
 8000844:	f000 fe73 	bl	800152e <HAL_SYSTICK_Config>
 8000848:	4603      	mov	r3, r0
 800084a:	2b00      	cmp	r3, #0
 800084c:	d001      	beq.n	8000852 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800084e:	2301      	movs	r3, #1
 8000850:	e00e      	b.n	8000870 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	2b0f      	cmp	r3, #15
 8000856:	d80a      	bhi.n	800086e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000858:	2200      	movs	r2, #0
 800085a:	6879      	ldr	r1, [r7, #4]
 800085c:	f04f 30ff 	mov.w	r0, #4294967295
 8000860:	f000 fe3b 	bl	80014da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000864:	4a06      	ldr	r2, [pc, #24]	@ (8000880 <HAL_InitTick+0x5c>)
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800086a:	2300      	movs	r3, #0
 800086c:	e000      	b.n	8000870 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800086e:	2301      	movs	r3, #1
}
 8000870:	4618      	mov	r0, r3
 8000872:	3708      	adds	r7, #8
 8000874:	46bd      	mov	sp, r7
 8000876:	bd80      	pop	{r7, pc}
 8000878:	20000008 	.word	0x20000008
 800087c:	20000010 	.word	0x20000010
 8000880:	2000000c 	.word	0x2000000c

08000884 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000884:	b480      	push	{r7}
 8000886:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000888:	4b05      	ldr	r3, [pc, #20]	@ (80008a0 <HAL_IncTick+0x1c>)
 800088a:	781b      	ldrb	r3, [r3, #0]
 800088c:	461a      	mov	r2, r3
 800088e:	4b05      	ldr	r3, [pc, #20]	@ (80008a4 <HAL_IncTick+0x20>)
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	4413      	add	r3, r2
 8000894:	4a03      	ldr	r2, [pc, #12]	@ (80008a4 <HAL_IncTick+0x20>)
 8000896:	6013      	str	r3, [r2, #0]
}
 8000898:	bf00      	nop
 800089a:	46bd      	mov	sp, r7
 800089c:	bc80      	pop	{r7}
 800089e:	4770      	bx	lr
 80008a0:	20000010 	.word	0x20000010
 80008a4:	20000140 	.word	0x20000140

080008a8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008a8:	b480      	push	{r7}
 80008aa:	af00      	add	r7, sp, #0
  return uwTick;
 80008ac:	4b02      	ldr	r3, [pc, #8]	@ (80008b8 <HAL_GetTick+0x10>)
 80008ae:	681b      	ldr	r3, [r3, #0]
}
 80008b0:	4618      	mov	r0, r3
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bc80      	pop	{r7}
 80008b6:	4770      	bx	lr
 80008b8:	20000140 	.word	0x20000140

080008bc <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b084      	sub	sp, #16
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d101      	bne.n	80008ce <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80008ca:	2301      	movs	r3, #1
 80008cc:	e0ed      	b.n	8000aaa <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80008d4:	b2db      	uxtb	r3, r3
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d102      	bne.n	80008e0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80008da:	6878      	ldr	r0, [r7, #4]
 80008dc:	f7ff fe06 	bl	80004ec <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	681a      	ldr	r2, [r3, #0]
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	f042 0201 	orr.w	r2, r2, #1
 80008ee:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80008f0:	f7ff ffda 	bl	80008a8 <HAL_GetTick>
 80008f4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80008f6:	e012      	b.n	800091e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80008f8:	f7ff ffd6 	bl	80008a8 <HAL_GetTick>
 80008fc:	4602      	mov	r2, r0
 80008fe:	68fb      	ldr	r3, [r7, #12]
 8000900:	1ad3      	subs	r3, r2, r3
 8000902:	2b0a      	cmp	r3, #10
 8000904:	d90b      	bls.n	800091e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800090a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	2205      	movs	r2, #5
 8000916:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800091a:	2301      	movs	r3, #1
 800091c:	e0c5      	b.n	8000aaa <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	685b      	ldr	r3, [r3, #4]
 8000924:	f003 0301 	and.w	r3, r3, #1
 8000928:	2b00      	cmp	r3, #0
 800092a:	d0e5      	beq.n	80008f8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	681a      	ldr	r2, [r3, #0]
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	681b      	ldr	r3, [r3, #0]
 8000936:	f022 0202 	bic.w	r2, r2, #2
 800093a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800093c:	f7ff ffb4 	bl	80008a8 <HAL_GetTick>
 8000940:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000942:	e012      	b.n	800096a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000944:	f7ff ffb0 	bl	80008a8 <HAL_GetTick>
 8000948:	4602      	mov	r2, r0
 800094a:	68fb      	ldr	r3, [r7, #12]
 800094c:	1ad3      	subs	r3, r2, r3
 800094e:	2b0a      	cmp	r3, #10
 8000950:	d90b      	bls.n	800096a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000956:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	2205      	movs	r2, #5
 8000962:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000966:	2301      	movs	r3, #1
 8000968:	e09f      	b.n	8000aaa <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	685b      	ldr	r3, [r3, #4]
 8000970:	f003 0302 	and.w	r3, r3, #2
 8000974:	2b00      	cmp	r3, #0
 8000976:	d1e5      	bne.n	8000944 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	7e1b      	ldrb	r3, [r3, #24]
 800097c:	2b01      	cmp	r3, #1
 800097e:	d108      	bne.n	8000992 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	681a      	ldr	r2, [r3, #0]
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800098e:	601a      	str	r2, [r3, #0]
 8000990:	e007      	b.n	80009a2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	681a      	ldr	r2, [r3, #0]
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80009a0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	7e5b      	ldrb	r3, [r3, #25]
 80009a6:	2b01      	cmp	r3, #1
 80009a8:	d108      	bne.n	80009bc <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	681a      	ldr	r2, [r3, #0]
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80009b8:	601a      	str	r2, [r3, #0]
 80009ba:	e007      	b.n	80009cc <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	681a      	ldr	r2, [r3, #0]
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80009ca:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	7e9b      	ldrb	r3, [r3, #26]
 80009d0:	2b01      	cmp	r3, #1
 80009d2:	d108      	bne.n	80009e6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	681a      	ldr	r2, [r3, #0]
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	f042 0220 	orr.w	r2, r2, #32
 80009e2:	601a      	str	r2, [r3, #0]
 80009e4:	e007      	b.n	80009f6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	681a      	ldr	r2, [r3, #0]
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	f022 0220 	bic.w	r2, r2, #32
 80009f4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	7edb      	ldrb	r3, [r3, #27]
 80009fa:	2b01      	cmp	r3, #1
 80009fc:	d108      	bne.n	8000a10 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	681a      	ldr	r2, [r3, #0]
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	f022 0210 	bic.w	r2, r2, #16
 8000a0c:	601a      	str	r2, [r3, #0]
 8000a0e:	e007      	b.n	8000a20 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	681a      	ldr	r2, [r3, #0]
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	f042 0210 	orr.w	r2, r2, #16
 8000a1e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	7f1b      	ldrb	r3, [r3, #28]
 8000a24:	2b01      	cmp	r3, #1
 8000a26:	d108      	bne.n	8000a3a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	681a      	ldr	r2, [r3, #0]
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	f042 0208 	orr.w	r2, r2, #8
 8000a36:	601a      	str	r2, [r3, #0]
 8000a38:	e007      	b.n	8000a4a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	681a      	ldr	r2, [r3, #0]
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	f022 0208 	bic.w	r2, r2, #8
 8000a48:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	7f5b      	ldrb	r3, [r3, #29]
 8000a4e:	2b01      	cmp	r3, #1
 8000a50:	d108      	bne.n	8000a64 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	681a      	ldr	r2, [r3, #0]
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	f042 0204 	orr.w	r2, r2, #4
 8000a60:	601a      	str	r2, [r3, #0]
 8000a62:	e007      	b.n	8000a74 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	681a      	ldr	r2, [r3, #0]
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	f022 0204 	bic.w	r2, r2, #4
 8000a72:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	689a      	ldr	r2, [r3, #8]
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	68db      	ldr	r3, [r3, #12]
 8000a7c:	431a      	orrs	r2, r3
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	691b      	ldr	r3, [r3, #16]
 8000a82:	431a      	orrs	r2, r3
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	695b      	ldr	r3, [r3, #20]
 8000a88:	ea42 0103 	orr.w	r1, r2, r3
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	685b      	ldr	r3, [r3, #4]
 8000a90:	1e5a      	subs	r2, r3, #1
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	430a      	orrs	r2, r1
 8000a98:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	2201      	movs	r2, #1
 8000aa4:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000aa8:	2300      	movs	r3, #0
}
 8000aaa:	4618      	mov	r0, r3
 8000aac:	3710      	adds	r7, #16
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd80      	pop	{r7, pc}

08000ab2 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8000ab2:	b480      	push	{r7}
 8000ab4:	b087      	sub	sp, #28
 8000ab6:	af00      	add	r7, sp, #0
 8000ab8:	6078      	str	r0, [r7, #4]
 8000aba:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000ac8:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8000aca:	7cfb      	ldrb	r3, [r7, #19]
 8000acc:	2b01      	cmp	r3, #1
 8000ace:	d003      	beq.n	8000ad8 <HAL_CAN_ConfigFilter+0x26>
 8000ad0:	7cfb      	ldrb	r3, [r7, #19]
 8000ad2:	2b02      	cmp	r3, #2
 8000ad4:	f040 80aa 	bne.w	8000c2c <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000ad8:	697b      	ldr	r3, [r7, #20]
 8000ada:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000ade:	f043 0201 	orr.w	r2, r3, #1
 8000ae2:	697b      	ldr	r3, [r7, #20]
 8000ae4:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000ae8:	683b      	ldr	r3, [r7, #0]
 8000aea:	695b      	ldr	r3, [r3, #20]
 8000aec:	f003 031f 	and.w	r3, r3, #31
 8000af0:	2201      	movs	r2, #1
 8000af2:	fa02 f303 	lsl.w	r3, r2, r3
 8000af6:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000af8:	697b      	ldr	r3, [r7, #20]
 8000afa:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8000afe:	68fb      	ldr	r3, [r7, #12]
 8000b00:	43db      	mvns	r3, r3
 8000b02:	401a      	ands	r2, r3
 8000b04:	697b      	ldr	r3, [r7, #20]
 8000b06:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000b0a:	683b      	ldr	r3, [r7, #0]
 8000b0c:	69db      	ldr	r3, [r3, #28]
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d123      	bne.n	8000b5a <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000b12:	697b      	ldr	r3, [r7, #20]
 8000b14:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8000b18:	68fb      	ldr	r3, [r7, #12]
 8000b1a:	43db      	mvns	r3, r3
 8000b1c:	401a      	ands	r2, r3
 8000b1e:	697b      	ldr	r3, [r7, #20]
 8000b20:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000b24:	683b      	ldr	r3, [r7, #0]
 8000b26:	68db      	ldr	r3, [r3, #12]
 8000b28:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000b2a:	683b      	ldr	r3, [r7, #0]
 8000b2c:	685b      	ldr	r3, [r3, #4]
 8000b2e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000b30:	683a      	ldr	r2, [r7, #0]
 8000b32:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000b34:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000b36:	697b      	ldr	r3, [r7, #20]
 8000b38:	3248      	adds	r2, #72	@ 0x48
 8000b3a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000b3e:	683b      	ldr	r3, [r7, #0]
 8000b40:	689b      	ldr	r3, [r3, #8]
 8000b42:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000b44:	683b      	ldr	r3, [r7, #0]
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000b4a:	683b      	ldr	r3, [r7, #0]
 8000b4c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000b4e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000b50:	6979      	ldr	r1, [r7, #20]
 8000b52:	3348      	adds	r3, #72	@ 0x48
 8000b54:	00db      	lsls	r3, r3, #3
 8000b56:	440b      	add	r3, r1
 8000b58:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000b5a:	683b      	ldr	r3, [r7, #0]
 8000b5c:	69db      	ldr	r3, [r3, #28]
 8000b5e:	2b01      	cmp	r3, #1
 8000b60:	d122      	bne.n	8000ba8 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000b62:	697b      	ldr	r3, [r7, #20]
 8000b64:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8000b68:	68fb      	ldr	r3, [r7, #12]
 8000b6a:	431a      	orrs	r2, r3
 8000b6c:	697b      	ldr	r3, [r7, #20]
 8000b6e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000b72:	683b      	ldr	r3, [r7, #0]
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000b78:	683b      	ldr	r3, [r7, #0]
 8000b7a:	685b      	ldr	r3, [r3, #4]
 8000b7c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000b7e:	683a      	ldr	r2, [r7, #0]
 8000b80:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000b82:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000b84:	697b      	ldr	r3, [r7, #20]
 8000b86:	3248      	adds	r2, #72	@ 0x48
 8000b88:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000b8c:	683b      	ldr	r3, [r7, #0]
 8000b8e:	689b      	ldr	r3, [r3, #8]
 8000b90:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000b92:	683b      	ldr	r3, [r7, #0]
 8000b94:	68db      	ldr	r3, [r3, #12]
 8000b96:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000b98:	683b      	ldr	r3, [r7, #0]
 8000b9a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000b9c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000b9e:	6979      	ldr	r1, [r7, #20]
 8000ba0:	3348      	adds	r3, #72	@ 0x48
 8000ba2:	00db      	lsls	r3, r3, #3
 8000ba4:	440b      	add	r3, r1
 8000ba6:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000ba8:	683b      	ldr	r3, [r7, #0]
 8000baa:	699b      	ldr	r3, [r3, #24]
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d109      	bne.n	8000bc4 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8000bb0:	697b      	ldr	r3, [r7, #20]
 8000bb2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8000bb6:	68fb      	ldr	r3, [r7, #12]
 8000bb8:	43db      	mvns	r3, r3
 8000bba:	401a      	ands	r2, r3
 8000bbc:	697b      	ldr	r3, [r7, #20]
 8000bbe:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8000bc2:	e007      	b.n	8000bd4 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000bc4:	697b      	ldr	r3, [r7, #20]
 8000bc6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8000bca:	68fb      	ldr	r3, [r7, #12]
 8000bcc:	431a      	orrs	r2, r3
 8000bce:	697b      	ldr	r3, [r7, #20]
 8000bd0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000bd4:	683b      	ldr	r3, [r7, #0]
 8000bd6:	691b      	ldr	r3, [r3, #16]
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d109      	bne.n	8000bf0 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8000bdc:	697b      	ldr	r3, [r7, #20]
 8000bde:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8000be2:	68fb      	ldr	r3, [r7, #12]
 8000be4:	43db      	mvns	r3, r3
 8000be6:	401a      	ands	r2, r3
 8000be8:	697b      	ldr	r3, [r7, #20]
 8000bea:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8000bee:	e007      	b.n	8000c00 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000bf0:	697b      	ldr	r3, [r7, #20]
 8000bf2:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8000bf6:	68fb      	ldr	r3, [r7, #12]
 8000bf8:	431a      	orrs	r2, r3
 8000bfa:	697b      	ldr	r3, [r7, #20]
 8000bfc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8000c00:	683b      	ldr	r3, [r7, #0]
 8000c02:	6a1b      	ldr	r3, [r3, #32]
 8000c04:	2b01      	cmp	r3, #1
 8000c06:	d107      	bne.n	8000c18 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8000c08:	697b      	ldr	r3, [r7, #20]
 8000c0a:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8000c0e:	68fb      	ldr	r3, [r7, #12]
 8000c10:	431a      	orrs	r2, r3
 8000c12:	697b      	ldr	r3, [r7, #20]
 8000c14:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000c18:	697b      	ldr	r3, [r7, #20]
 8000c1a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000c1e:	f023 0201 	bic.w	r2, r3, #1
 8000c22:	697b      	ldr	r3, [r7, #20]
 8000c24:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	e006      	b.n	8000c3a <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c30:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000c38:	2301      	movs	r3, #1
  }
}
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	371c      	adds	r7, #28
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bc80      	pop	{r7}
 8000c42:	4770      	bx	lr

08000c44 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b084      	sub	sp, #16
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000c52:	b2db      	uxtb	r3, r3
 8000c54:	2b01      	cmp	r3, #1
 8000c56:	d12e      	bne.n	8000cb6 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	2202      	movs	r2, #2
 8000c5c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	681a      	ldr	r2, [r3, #0]
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	f022 0201 	bic.w	r2, r2, #1
 8000c6e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8000c70:	f7ff fe1a 	bl	80008a8 <HAL_GetTick>
 8000c74:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000c76:	e012      	b.n	8000c9e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000c78:	f7ff fe16 	bl	80008a8 <HAL_GetTick>
 8000c7c:	4602      	mov	r2, r0
 8000c7e:	68fb      	ldr	r3, [r7, #12]
 8000c80:	1ad3      	subs	r3, r2, r3
 8000c82:	2b0a      	cmp	r3, #10
 8000c84:	d90b      	bls.n	8000c9e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c8a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	2205      	movs	r2, #5
 8000c96:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8000c9a:	2301      	movs	r3, #1
 8000c9c:	e012      	b.n	8000cc4 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	685b      	ldr	r3, [r3, #4]
 8000ca4:	f003 0301 	and.w	r3, r3, #1
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d1e5      	bne.n	8000c78 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	2200      	movs	r2, #0
 8000cb0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	e006      	b.n	8000cc4 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000cba:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000cc2:	2301      	movs	r3, #1
  }
}
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	3710      	adds	r7, #16
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bd80      	pop	{r7, pc}

08000ccc <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	b089      	sub	sp, #36	@ 0x24
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	60f8      	str	r0, [r7, #12]
 8000cd4:	60b9      	str	r1, [r7, #8]
 8000cd6:	607a      	str	r2, [r7, #4]
 8000cd8:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8000cda:	68fb      	ldr	r3, [r7, #12]
 8000cdc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000ce0:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8000ce2:	68fb      	ldr	r3, [r7, #12]
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	689b      	ldr	r3, [r3, #8]
 8000ce8:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8000cea:	7ffb      	ldrb	r3, [r7, #31]
 8000cec:	2b01      	cmp	r3, #1
 8000cee:	d003      	beq.n	8000cf8 <HAL_CAN_AddTxMessage+0x2c>
 8000cf0:	7ffb      	ldrb	r3, [r7, #31]
 8000cf2:	2b02      	cmp	r3, #2
 8000cf4:	f040 80ad 	bne.w	8000e52 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000cf8:	69bb      	ldr	r3, [r7, #24]
 8000cfa:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d10a      	bne.n	8000d18 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000d02:	69bb      	ldr	r3, [r7, #24]
 8000d04:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d105      	bne.n	8000d18 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8000d0c:	69bb      	ldr	r3, [r7, #24]
 8000d0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	f000 8095 	beq.w	8000e42 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8000d18:	69bb      	ldr	r3, [r7, #24]
 8000d1a:	0e1b      	lsrs	r3, r3, #24
 8000d1c:	f003 0303 	and.w	r3, r3, #3
 8000d20:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8000d22:	2201      	movs	r2, #1
 8000d24:	697b      	ldr	r3, [r7, #20]
 8000d26:	409a      	lsls	r2, r3
 8000d28:	683b      	ldr	r3, [r7, #0]
 8000d2a:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8000d2c:	68bb      	ldr	r3, [r7, #8]
 8000d2e:	689b      	ldr	r3, [r3, #8]
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d10d      	bne.n	8000d50 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000d34:	68bb      	ldr	r3, [r7, #8]
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8000d3a:	68bb      	ldr	r3, [r7, #8]
 8000d3c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000d3e:	68f9      	ldr	r1, [r7, #12]
 8000d40:	6809      	ldr	r1, [r1, #0]
 8000d42:	431a      	orrs	r2, r3
 8000d44:	697b      	ldr	r3, [r7, #20]
 8000d46:	3318      	adds	r3, #24
 8000d48:	011b      	lsls	r3, r3, #4
 8000d4a:	440b      	add	r3, r1
 8000d4c:	601a      	str	r2, [r3, #0]
 8000d4e:	e00f      	b.n	8000d70 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000d50:	68bb      	ldr	r3, [r7, #8]
 8000d52:	685b      	ldr	r3, [r3, #4]
 8000d54:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8000d56:	68bb      	ldr	r3, [r7, #8]
 8000d58:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000d5a:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8000d5c:	68bb      	ldr	r3, [r7, #8]
 8000d5e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000d60:	68f9      	ldr	r1, [r7, #12]
 8000d62:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8000d64:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000d66:	697b      	ldr	r3, [r7, #20]
 8000d68:	3318      	adds	r3, #24
 8000d6a:	011b      	lsls	r3, r3, #4
 8000d6c:	440b      	add	r3, r1
 8000d6e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8000d70:	68fb      	ldr	r3, [r7, #12]
 8000d72:	6819      	ldr	r1, [r3, #0]
 8000d74:	68bb      	ldr	r3, [r7, #8]
 8000d76:	691a      	ldr	r2, [r3, #16]
 8000d78:	697b      	ldr	r3, [r7, #20]
 8000d7a:	3318      	adds	r3, #24
 8000d7c:	011b      	lsls	r3, r3, #4
 8000d7e:	440b      	add	r3, r1
 8000d80:	3304      	adds	r3, #4
 8000d82:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8000d84:	68bb      	ldr	r3, [r7, #8]
 8000d86:	7d1b      	ldrb	r3, [r3, #20]
 8000d88:	2b01      	cmp	r3, #1
 8000d8a:	d111      	bne.n	8000db0 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8000d8c:	68fb      	ldr	r3, [r7, #12]
 8000d8e:	681a      	ldr	r2, [r3, #0]
 8000d90:	697b      	ldr	r3, [r7, #20]
 8000d92:	3318      	adds	r3, #24
 8000d94:	011b      	lsls	r3, r3, #4
 8000d96:	4413      	add	r3, r2
 8000d98:	3304      	adds	r3, #4
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	68fa      	ldr	r2, [r7, #12]
 8000d9e:	6811      	ldr	r1, [r2, #0]
 8000da0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000da4:	697b      	ldr	r3, [r7, #20]
 8000da6:	3318      	adds	r3, #24
 8000da8:	011b      	lsls	r3, r3, #4
 8000daa:	440b      	add	r3, r1
 8000dac:	3304      	adds	r3, #4
 8000dae:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	3307      	adds	r3, #7
 8000db4:	781b      	ldrb	r3, [r3, #0]
 8000db6:	061a      	lsls	r2, r3, #24
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	3306      	adds	r3, #6
 8000dbc:	781b      	ldrb	r3, [r3, #0]
 8000dbe:	041b      	lsls	r3, r3, #16
 8000dc0:	431a      	orrs	r2, r3
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	3305      	adds	r3, #5
 8000dc6:	781b      	ldrb	r3, [r3, #0]
 8000dc8:	021b      	lsls	r3, r3, #8
 8000dca:	4313      	orrs	r3, r2
 8000dcc:	687a      	ldr	r2, [r7, #4]
 8000dce:	3204      	adds	r2, #4
 8000dd0:	7812      	ldrb	r2, [r2, #0]
 8000dd2:	4610      	mov	r0, r2
 8000dd4:	68fa      	ldr	r2, [r7, #12]
 8000dd6:	6811      	ldr	r1, [r2, #0]
 8000dd8:	ea43 0200 	orr.w	r2, r3, r0
 8000ddc:	697b      	ldr	r3, [r7, #20]
 8000dde:	011b      	lsls	r3, r3, #4
 8000de0:	440b      	add	r3, r1
 8000de2:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8000de6:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	3303      	adds	r3, #3
 8000dec:	781b      	ldrb	r3, [r3, #0]
 8000dee:	061a      	lsls	r2, r3, #24
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	3302      	adds	r3, #2
 8000df4:	781b      	ldrb	r3, [r3, #0]
 8000df6:	041b      	lsls	r3, r3, #16
 8000df8:	431a      	orrs	r2, r3
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	3301      	adds	r3, #1
 8000dfe:	781b      	ldrb	r3, [r3, #0]
 8000e00:	021b      	lsls	r3, r3, #8
 8000e02:	4313      	orrs	r3, r2
 8000e04:	687a      	ldr	r2, [r7, #4]
 8000e06:	7812      	ldrb	r2, [r2, #0]
 8000e08:	4610      	mov	r0, r2
 8000e0a:	68fa      	ldr	r2, [r7, #12]
 8000e0c:	6811      	ldr	r1, [r2, #0]
 8000e0e:	ea43 0200 	orr.w	r2, r3, r0
 8000e12:	697b      	ldr	r3, [r7, #20]
 8000e14:	011b      	lsls	r3, r3, #4
 8000e16:	440b      	add	r3, r1
 8000e18:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8000e1c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8000e1e:	68fb      	ldr	r3, [r7, #12]
 8000e20:	681a      	ldr	r2, [r3, #0]
 8000e22:	697b      	ldr	r3, [r7, #20]
 8000e24:	3318      	adds	r3, #24
 8000e26:	011b      	lsls	r3, r3, #4
 8000e28:	4413      	add	r3, r2
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	68fa      	ldr	r2, [r7, #12]
 8000e2e:	6811      	ldr	r1, [r2, #0]
 8000e30:	f043 0201 	orr.w	r2, r3, #1
 8000e34:	697b      	ldr	r3, [r7, #20]
 8000e36:	3318      	adds	r3, #24
 8000e38:	011b      	lsls	r3, r3, #4
 8000e3a:	440b      	add	r3, r1
 8000e3c:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	e00e      	b.n	8000e60 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e46:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8000e4a:	68fb      	ldr	r3, [r7, #12]
 8000e4c:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8000e4e:	2301      	movs	r3, #1
 8000e50:	e006      	b.n	8000e60 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000e52:	68fb      	ldr	r3, [r7, #12]
 8000e54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e56:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8000e5a:	68fb      	ldr	r3, [r7, #12]
 8000e5c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000e5e:	2301      	movs	r3, #1
  }
}
 8000e60:	4618      	mov	r0, r3
 8000e62:	3724      	adds	r7, #36	@ 0x24
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bc80      	pop	{r7}
 8000e68:	4770      	bx	lr

08000e6a <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 8000e6a:	b480      	push	{r7}
 8000e6c:	b085      	sub	sp, #20
 8000e6e:	af00      	add	r7, sp, #0
 8000e70:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8000e72:	2300      	movs	r3, #0
 8000e74:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000e7c:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8000e7e:	7afb      	ldrb	r3, [r7, #11]
 8000e80:	2b01      	cmp	r3, #1
 8000e82:	d002      	beq.n	8000e8a <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8000e84:	7afb      	ldrb	r3, [r7, #11]
 8000e86:	2b02      	cmp	r3, #2
 8000e88:	d11d      	bne.n	8000ec6 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	689b      	ldr	r3, [r3, #8]
 8000e90:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d002      	beq.n	8000e9e <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	3301      	adds	r3, #1
 8000e9c:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	689b      	ldr	r3, [r3, #8]
 8000ea4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d002      	beq.n	8000eb2 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8000eac:	68fb      	ldr	r3, [r7, #12]
 8000eae:	3301      	adds	r3, #1
 8000eb0:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	689b      	ldr	r3, [r3, #8]
 8000eb8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d002      	beq.n	8000ec6 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	3301      	adds	r3, #1
 8000ec4:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8000ec6:	68fb      	ldr	r3, [r7, #12]
}
 8000ec8:	4618      	mov	r0, r3
 8000eca:	3714      	adds	r7, #20
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bc80      	pop	{r7}
 8000ed0:	4770      	bx	lr

08000ed2 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8000ed2:	b580      	push	{r7, lr}
 8000ed4:	b08a      	sub	sp, #40	@ 0x28
 8000ed6:	af00      	add	r7, sp, #0
 8000ed8:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8000eda:	2300      	movs	r3, #0
 8000edc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	695b      	ldr	r3, [r3, #20]
 8000ee4:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	685b      	ldr	r3, [r3, #4]
 8000eec:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	689b      	ldr	r3, [r3, #8]
 8000ef4:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	68db      	ldr	r3, [r3, #12]
 8000efc:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	691b      	ldr	r3, [r3, #16]
 8000f04:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	699b      	ldr	r3, [r3, #24]
 8000f0c:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8000f0e:	6a3b      	ldr	r3, [r7, #32]
 8000f10:	f003 0301 	and.w	r3, r3, #1
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d07c      	beq.n	8001012 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8000f18:	69bb      	ldr	r3, [r7, #24]
 8000f1a:	f003 0301 	and.w	r3, r3, #1
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d023      	beq.n	8000f6a <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	2201      	movs	r2, #1
 8000f28:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8000f2a:	69bb      	ldr	r3, [r7, #24]
 8000f2c:	f003 0302 	and.w	r3, r3, #2
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d003      	beq.n	8000f3c <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8000f34:	6878      	ldr	r0, [r7, #4]
 8000f36:	f000 f983 	bl	8001240 <HAL_CAN_TxMailbox0CompleteCallback>
 8000f3a:	e016      	b.n	8000f6a <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8000f3c:	69bb      	ldr	r3, [r7, #24]
 8000f3e:	f003 0304 	and.w	r3, r3, #4
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d004      	beq.n	8000f50 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8000f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f48:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000f4c:	627b      	str	r3, [r7, #36]	@ 0x24
 8000f4e:	e00c      	b.n	8000f6a <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8000f50:	69bb      	ldr	r3, [r7, #24]
 8000f52:	f003 0308 	and.w	r3, r3, #8
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d004      	beq.n	8000f64 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8000f5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f5c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000f60:	627b      	str	r3, [r7, #36]	@ 0x24
 8000f62:	e002      	b.n	8000f6a <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8000f64:	6878      	ldr	r0, [r7, #4]
 8000f66:	f000 f986 	bl	8001276 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8000f6a:	69bb      	ldr	r3, [r7, #24]
 8000f6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d024      	beq.n	8000fbe <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000f7c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8000f7e:	69bb      	ldr	r3, [r7, #24]
 8000f80:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d003      	beq.n	8000f90 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8000f88:	6878      	ldr	r0, [r7, #4]
 8000f8a:	f000 f962 	bl	8001252 <HAL_CAN_TxMailbox1CompleteCallback>
 8000f8e:	e016      	b.n	8000fbe <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8000f90:	69bb      	ldr	r3, [r7, #24]
 8000f92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d004      	beq.n	8000fa4 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8000f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f9c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000fa0:	627b      	str	r3, [r7, #36]	@ 0x24
 8000fa2:	e00c      	b.n	8000fbe <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8000fa4:	69bb      	ldr	r3, [r7, #24]
 8000fa6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d004      	beq.n	8000fb8 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8000fae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fb0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000fb4:	627b      	str	r3, [r7, #36]	@ 0x24
 8000fb6:	e002      	b.n	8000fbe <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8000fb8:	6878      	ldr	r0, [r7, #4]
 8000fba:	f000 f965 	bl	8001288 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8000fbe:	69bb      	ldr	r3, [r7, #24]
 8000fc0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d024      	beq.n	8001012 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000fd0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8000fd2:	69bb      	ldr	r3, [r7, #24]
 8000fd4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d003      	beq.n	8000fe4 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8000fdc:	6878      	ldr	r0, [r7, #4]
 8000fde:	f000 f941 	bl	8001264 <HAL_CAN_TxMailbox2CompleteCallback>
 8000fe2:	e016      	b.n	8001012 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8000fe4:	69bb      	ldr	r3, [r7, #24]
 8000fe6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d004      	beq.n	8000ff8 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8000fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ff0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000ff4:	627b      	str	r3, [r7, #36]	@ 0x24
 8000ff6:	e00c      	b.n	8001012 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8000ff8:	69bb      	ldr	r3, [r7, #24]
 8000ffa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d004      	beq.n	800100c <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001004:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001008:	627b      	str	r3, [r7, #36]	@ 0x24
 800100a:	e002      	b.n	8001012 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800100c:	6878      	ldr	r0, [r7, #4]
 800100e:	f000 f944 	bl	800129a <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001012:	6a3b      	ldr	r3, [r7, #32]
 8001014:	f003 0308 	and.w	r3, r3, #8
 8001018:	2b00      	cmp	r3, #0
 800101a:	d00c      	beq.n	8001036 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800101c:	697b      	ldr	r3, [r7, #20]
 800101e:	f003 0310 	and.w	r3, r3, #16
 8001022:	2b00      	cmp	r3, #0
 8001024:	d007      	beq.n	8001036 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001028:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800102c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	2210      	movs	r2, #16
 8001034:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001036:	6a3b      	ldr	r3, [r7, #32]
 8001038:	f003 0304 	and.w	r3, r3, #4
 800103c:	2b00      	cmp	r3, #0
 800103e:	d00b      	beq.n	8001058 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001040:	697b      	ldr	r3, [r7, #20]
 8001042:	f003 0308 	and.w	r3, r3, #8
 8001046:	2b00      	cmp	r3, #0
 8001048:	d006      	beq.n	8001058 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	2208      	movs	r2, #8
 8001050:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001052:	6878      	ldr	r0, [r7, #4]
 8001054:	f000 f933 	bl	80012be <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001058:	6a3b      	ldr	r3, [r7, #32]
 800105a:	f003 0302 	and.w	r3, r3, #2
 800105e:	2b00      	cmp	r3, #0
 8001060:	d009      	beq.n	8001076 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	68db      	ldr	r3, [r3, #12]
 8001068:	f003 0303 	and.w	r3, r3, #3
 800106c:	2b00      	cmp	r3, #0
 800106e:	d002      	beq.n	8001076 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001070:	6878      	ldr	r0, [r7, #4]
 8001072:	f000 f91b 	bl	80012ac <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001076:	6a3b      	ldr	r3, [r7, #32]
 8001078:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800107c:	2b00      	cmp	r3, #0
 800107e:	d00c      	beq.n	800109a <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001080:	693b      	ldr	r3, [r7, #16]
 8001082:	f003 0310 	and.w	r3, r3, #16
 8001086:	2b00      	cmp	r3, #0
 8001088:	d007      	beq.n	800109a <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800108a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800108c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001090:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	2210      	movs	r2, #16
 8001098:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800109a:	6a3b      	ldr	r3, [r7, #32]
 800109c:	f003 0320 	and.w	r3, r3, #32
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d00b      	beq.n	80010bc <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80010a4:	693b      	ldr	r3, [r7, #16]
 80010a6:	f003 0308 	and.w	r3, r3, #8
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d006      	beq.n	80010bc <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	2208      	movs	r2, #8
 80010b4:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80010b6:	6878      	ldr	r0, [r7, #4]
 80010b8:	f000 f913 	bl	80012e2 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80010bc:	6a3b      	ldr	r3, [r7, #32]
 80010be:	f003 0310 	and.w	r3, r3, #16
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d009      	beq.n	80010da <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	691b      	ldr	r3, [r3, #16]
 80010cc:	f003 0303 	and.w	r3, r3, #3
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d002      	beq.n	80010da <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80010d4:	6878      	ldr	r0, [r7, #4]
 80010d6:	f000 f8fb 	bl	80012d0 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80010da:	6a3b      	ldr	r3, [r7, #32]
 80010dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d00b      	beq.n	80010fc <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80010e4:	69fb      	ldr	r3, [r7, #28]
 80010e6:	f003 0310 	and.w	r3, r3, #16
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d006      	beq.n	80010fc <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	2210      	movs	r2, #16
 80010f4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80010f6:	6878      	ldr	r0, [r7, #4]
 80010f8:	f000 f8fc 	bl	80012f4 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80010fc:	6a3b      	ldr	r3, [r7, #32]
 80010fe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001102:	2b00      	cmp	r3, #0
 8001104:	d00b      	beq.n	800111e <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001106:	69fb      	ldr	r3, [r7, #28]
 8001108:	f003 0308 	and.w	r3, r3, #8
 800110c:	2b00      	cmp	r3, #0
 800110e:	d006      	beq.n	800111e <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	2208      	movs	r2, #8
 8001116:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001118:	6878      	ldr	r0, [r7, #4]
 800111a:	f000 f8f4 	bl	8001306 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800111e:	6a3b      	ldr	r3, [r7, #32]
 8001120:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001124:	2b00      	cmp	r3, #0
 8001126:	d07b      	beq.n	8001220 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001128:	69fb      	ldr	r3, [r7, #28]
 800112a:	f003 0304 	and.w	r3, r3, #4
 800112e:	2b00      	cmp	r3, #0
 8001130:	d072      	beq.n	8001218 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001132:	6a3b      	ldr	r3, [r7, #32]
 8001134:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001138:	2b00      	cmp	r3, #0
 800113a:	d008      	beq.n	800114e <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001142:	2b00      	cmp	r3, #0
 8001144:	d003      	beq.n	800114e <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001148:	f043 0301 	orr.w	r3, r3, #1
 800114c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800114e:	6a3b      	ldr	r3, [r7, #32]
 8001150:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001154:	2b00      	cmp	r3, #0
 8001156:	d008      	beq.n	800116a <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800115e:	2b00      	cmp	r3, #0
 8001160:	d003      	beq.n	800116a <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001164:	f043 0302 	orr.w	r3, r3, #2
 8001168:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800116a:	6a3b      	ldr	r3, [r7, #32]
 800116c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001170:	2b00      	cmp	r3, #0
 8001172:	d008      	beq.n	8001186 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800117a:	2b00      	cmp	r3, #0
 800117c:	d003      	beq.n	8001186 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800117e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001180:	f043 0304 	orr.w	r3, r3, #4
 8001184:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001186:	6a3b      	ldr	r3, [r7, #32]
 8001188:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800118c:	2b00      	cmp	r3, #0
 800118e:	d043      	beq.n	8001218 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001196:	2b00      	cmp	r3, #0
 8001198:	d03e      	beq.n	8001218 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80011a0:	2b60      	cmp	r3, #96	@ 0x60
 80011a2:	d02b      	beq.n	80011fc <HAL_CAN_IRQHandler+0x32a>
 80011a4:	2b60      	cmp	r3, #96	@ 0x60
 80011a6:	d82e      	bhi.n	8001206 <HAL_CAN_IRQHandler+0x334>
 80011a8:	2b50      	cmp	r3, #80	@ 0x50
 80011aa:	d022      	beq.n	80011f2 <HAL_CAN_IRQHandler+0x320>
 80011ac:	2b50      	cmp	r3, #80	@ 0x50
 80011ae:	d82a      	bhi.n	8001206 <HAL_CAN_IRQHandler+0x334>
 80011b0:	2b40      	cmp	r3, #64	@ 0x40
 80011b2:	d019      	beq.n	80011e8 <HAL_CAN_IRQHandler+0x316>
 80011b4:	2b40      	cmp	r3, #64	@ 0x40
 80011b6:	d826      	bhi.n	8001206 <HAL_CAN_IRQHandler+0x334>
 80011b8:	2b30      	cmp	r3, #48	@ 0x30
 80011ba:	d010      	beq.n	80011de <HAL_CAN_IRQHandler+0x30c>
 80011bc:	2b30      	cmp	r3, #48	@ 0x30
 80011be:	d822      	bhi.n	8001206 <HAL_CAN_IRQHandler+0x334>
 80011c0:	2b10      	cmp	r3, #16
 80011c2:	d002      	beq.n	80011ca <HAL_CAN_IRQHandler+0x2f8>
 80011c4:	2b20      	cmp	r3, #32
 80011c6:	d005      	beq.n	80011d4 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80011c8:	e01d      	b.n	8001206 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80011ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011cc:	f043 0308 	orr.w	r3, r3, #8
 80011d0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80011d2:	e019      	b.n	8001208 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80011d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011d6:	f043 0310 	orr.w	r3, r3, #16
 80011da:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80011dc:	e014      	b.n	8001208 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80011de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011e0:	f043 0320 	orr.w	r3, r3, #32
 80011e4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80011e6:	e00f      	b.n	8001208 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80011e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80011ee:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80011f0:	e00a      	b.n	8001208 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80011f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80011f8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80011fa:	e005      	b.n	8001208 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80011fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001202:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001204:	e000      	b.n	8001208 <HAL_CAN_IRQHandler+0x336>
            break;
 8001206:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	699a      	ldr	r2, [r3, #24]
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8001216:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	2204      	movs	r2, #4
 800121e:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001222:	2b00      	cmp	r3, #0
 8001224:	d008      	beq.n	8001238 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800122a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800122c:	431a      	orrs	r2, r3
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8001232:	6878      	ldr	r0, [r7, #4]
 8001234:	f000 f870 	bl	8001318 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001238:	bf00      	nop
 800123a:	3728      	adds	r7, #40	@ 0x28
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}

08001240 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001240:	b480      	push	{r7}
 8001242:	b083      	sub	sp, #12
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001248:	bf00      	nop
 800124a:	370c      	adds	r7, #12
 800124c:	46bd      	mov	sp, r7
 800124e:	bc80      	pop	{r7}
 8001250:	4770      	bx	lr

08001252 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001252:	b480      	push	{r7}
 8001254:	b083      	sub	sp, #12
 8001256:	af00      	add	r7, sp, #0
 8001258:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800125a:	bf00      	nop
 800125c:	370c      	adds	r7, #12
 800125e:	46bd      	mov	sp, r7
 8001260:	bc80      	pop	{r7}
 8001262:	4770      	bx	lr

08001264 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001264:	b480      	push	{r7}
 8001266:	b083      	sub	sp, #12
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800126c:	bf00      	nop
 800126e:	370c      	adds	r7, #12
 8001270:	46bd      	mov	sp, r7
 8001272:	bc80      	pop	{r7}
 8001274:	4770      	bx	lr

08001276 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001276:	b480      	push	{r7}
 8001278:	b083      	sub	sp, #12
 800127a:	af00      	add	r7, sp, #0
 800127c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800127e:	bf00      	nop
 8001280:	370c      	adds	r7, #12
 8001282:	46bd      	mov	sp, r7
 8001284:	bc80      	pop	{r7}
 8001286:	4770      	bx	lr

08001288 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001288:	b480      	push	{r7}
 800128a:	b083      	sub	sp, #12
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001290:	bf00      	nop
 8001292:	370c      	adds	r7, #12
 8001294:	46bd      	mov	sp, r7
 8001296:	bc80      	pop	{r7}
 8001298:	4770      	bx	lr

0800129a <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800129a:	b480      	push	{r7}
 800129c:	b083      	sub	sp, #12
 800129e:	af00      	add	r7, sp, #0
 80012a0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80012a2:	bf00      	nop
 80012a4:	370c      	adds	r7, #12
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bc80      	pop	{r7}
 80012aa:	4770      	bx	lr

080012ac <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80012ac:	b480      	push	{r7}
 80012ae:	b083      	sub	sp, #12
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 80012b4:	bf00      	nop
 80012b6:	370c      	adds	r7, #12
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bc80      	pop	{r7}
 80012bc:	4770      	bx	lr

080012be <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80012be:	b480      	push	{r7}
 80012c0:	b083      	sub	sp, #12
 80012c2:	af00      	add	r7, sp, #0
 80012c4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80012c6:	bf00      	nop
 80012c8:	370c      	adds	r7, #12
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bc80      	pop	{r7}
 80012ce:	4770      	bx	lr

080012d0 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b083      	sub	sp, #12
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80012d8:	bf00      	nop
 80012da:	370c      	adds	r7, #12
 80012dc:	46bd      	mov	sp, r7
 80012de:	bc80      	pop	{r7}
 80012e0:	4770      	bx	lr

080012e2 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80012e2:	b480      	push	{r7}
 80012e4:	b083      	sub	sp, #12
 80012e6:	af00      	add	r7, sp, #0
 80012e8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80012ea:	bf00      	nop
 80012ec:	370c      	adds	r7, #12
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bc80      	pop	{r7}
 80012f2:	4770      	bx	lr

080012f4 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80012f4:	b480      	push	{r7}
 80012f6:	b083      	sub	sp, #12
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80012fc:	bf00      	nop
 80012fe:	370c      	adds	r7, #12
 8001300:	46bd      	mov	sp, r7
 8001302:	bc80      	pop	{r7}
 8001304:	4770      	bx	lr

08001306 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001306:	b480      	push	{r7}
 8001308:	b083      	sub	sp, #12
 800130a:	af00      	add	r7, sp, #0
 800130c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800130e:	bf00      	nop
 8001310:	370c      	adds	r7, #12
 8001312:	46bd      	mov	sp, r7
 8001314:	bc80      	pop	{r7}
 8001316:	4770      	bx	lr

08001318 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001318:	b480      	push	{r7}
 800131a:	b083      	sub	sp, #12
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8001320:	bf00      	nop
 8001322:	370c      	adds	r7, #12
 8001324:	46bd      	mov	sp, r7
 8001326:	bc80      	pop	{r7}
 8001328:	4770      	bx	lr
	...

0800132c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800132c:	b480      	push	{r7}
 800132e:	b085      	sub	sp, #20
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	f003 0307 	and.w	r3, r3, #7
 800133a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800133c:	4b0c      	ldr	r3, [pc, #48]	@ (8001370 <__NVIC_SetPriorityGrouping+0x44>)
 800133e:	68db      	ldr	r3, [r3, #12]
 8001340:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001342:	68ba      	ldr	r2, [r7, #8]
 8001344:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001348:	4013      	ands	r3, r2
 800134a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001350:	68bb      	ldr	r3, [r7, #8]
 8001352:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001354:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001358:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800135c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800135e:	4a04      	ldr	r2, [pc, #16]	@ (8001370 <__NVIC_SetPriorityGrouping+0x44>)
 8001360:	68bb      	ldr	r3, [r7, #8]
 8001362:	60d3      	str	r3, [r2, #12]
}
 8001364:	bf00      	nop
 8001366:	3714      	adds	r7, #20
 8001368:	46bd      	mov	sp, r7
 800136a:	bc80      	pop	{r7}
 800136c:	4770      	bx	lr
 800136e:	bf00      	nop
 8001370:	e000ed00 	.word	0xe000ed00

08001374 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001374:	b480      	push	{r7}
 8001376:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001378:	4b04      	ldr	r3, [pc, #16]	@ (800138c <__NVIC_GetPriorityGrouping+0x18>)
 800137a:	68db      	ldr	r3, [r3, #12]
 800137c:	0a1b      	lsrs	r3, r3, #8
 800137e:	f003 0307 	and.w	r3, r3, #7
}
 8001382:	4618      	mov	r0, r3
 8001384:	46bd      	mov	sp, r7
 8001386:	bc80      	pop	{r7}
 8001388:	4770      	bx	lr
 800138a:	bf00      	nop
 800138c:	e000ed00 	.word	0xe000ed00

08001390 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001390:	b480      	push	{r7}
 8001392:	b083      	sub	sp, #12
 8001394:	af00      	add	r7, sp, #0
 8001396:	4603      	mov	r3, r0
 8001398:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800139a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800139e:	2b00      	cmp	r3, #0
 80013a0:	db0b      	blt.n	80013ba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013a2:	79fb      	ldrb	r3, [r7, #7]
 80013a4:	f003 021f 	and.w	r2, r3, #31
 80013a8:	4906      	ldr	r1, [pc, #24]	@ (80013c4 <__NVIC_EnableIRQ+0x34>)
 80013aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ae:	095b      	lsrs	r3, r3, #5
 80013b0:	2001      	movs	r0, #1
 80013b2:	fa00 f202 	lsl.w	r2, r0, r2
 80013b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80013ba:	bf00      	nop
 80013bc:	370c      	adds	r7, #12
 80013be:	46bd      	mov	sp, r7
 80013c0:	bc80      	pop	{r7}
 80013c2:	4770      	bx	lr
 80013c4:	e000e100 	.word	0xe000e100

080013c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013c8:	b480      	push	{r7}
 80013ca:	b083      	sub	sp, #12
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	4603      	mov	r3, r0
 80013d0:	6039      	str	r1, [r7, #0]
 80013d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013d8:	2b00      	cmp	r3, #0
 80013da:	db0a      	blt.n	80013f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	b2da      	uxtb	r2, r3
 80013e0:	490c      	ldr	r1, [pc, #48]	@ (8001414 <__NVIC_SetPriority+0x4c>)
 80013e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013e6:	0112      	lsls	r2, r2, #4
 80013e8:	b2d2      	uxtb	r2, r2
 80013ea:	440b      	add	r3, r1
 80013ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013f0:	e00a      	b.n	8001408 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	b2da      	uxtb	r2, r3
 80013f6:	4908      	ldr	r1, [pc, #32]	@ (8001418 <__NVIC_SetPriority+0x50>)
 80013f8:	79fb      	ldrb	r3, [r7, #7]
 80013fa:	f003 030f 	and.w	r3, r3, #15
 80013fe:	3b04      	subs	r3, #4
 8001400:	0112      	lsls	r2, r2, #4
 8001402:	b2d2      	uxtb	r2, r2
 8001404:	440b      	add	r3, r1
 8001406:	761a      	strb	r2, [r3, #24]
}
 8001408:	bf00      	nop
 800140a:	370c      	adds	r7, #12
 800140c:	46bd      	mov	sp, r7
 800140e:	bc80      	pop	{r7}
 8001410:	4770      	bx	lr
 8001412:	bf00      	nop
 8001414:	e000e100 	.word	0xe000e100
 8001418:	e000ed00 	.word	0xe000ed00

0800141c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800141c:	b480      	push	{r7}
 800141e:	b089      	sub	sp, #36	@ 0x24
 8001420:	af00      	add	r7, sp, #0
 8001422:	60f8      	str	r0, [r7, #12]
 8001424:	60b9      	str	r1, [r7, #8]
 8001426:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	f003 0307 	and.w	r3, r3, #7
 800142e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001430:	69fb      	ldr	r3, [r7, #28]
 8001432:	f1c3 0307 	rsb	r3, r3, #7
 8001436:	2b04      	cmp	r3, #4
 8001438:	bf28      	it	cs
 800143a:	2304      	movcs	r3, #4
 800143c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800143e:	69fb      	ldr	r3, [r7, #28]
 8001440:	3304      	adds	r3, #4
 8001442:	2b06      	cmp	r3, #6
 8001444:	d902      	bls.n	800144c <NVIC_EncodePriority+0x30>
 8001446:	69fb      	ldr	r3, [r7, #28]
 8001448:	3b03      	subs	r3, #3
 800144a:	e000      	b.n	800144e <NVIC_EncodePriority+0x32>
 800144c:	2300      	movs	r3, #0
 800144e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001450:	f04f 32ff 	mov.w	r2, #4294967295
 8001454:	69bb      	ldr	r3, [r7, #24]
 8001456:	fa02 f303 	lsl.w	r3, r2, r3
 800145a:	43da      	mvns	r2, r3
 800145c:	68bb      	ldr	r3, [r7, #8]
 800145e:	401a      	ands	r2, r3
 8001460:	697b      	ldr	r3, [r7, #20]
 8001462:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001464:	f04f 31ff 	mov.w	r1, #4294967295
 8001468:	697b      	ldr	r3, [r7, #20]
 800146a:	fa01 f303 	lsl.w	r3, r1, r3
 800146e:	43d9      	mvns	r1, r3
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001474:	4313      	orrs	r3, r2
         );
}
 8001476:	4618      	mov	r0, r3
 8001478:	3724      	adds	r7, #36	@ 0x24
 800147a:	46bd      	mov	sp, r7
 800147c:	bc80      	pop	{r7}
 800147e:	4770      	bx	lr

08001480 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	3b01      	subs	r3, #1
 800148c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001490:	d301      	bcc.n	8001496 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001492:	2301      	movs	r3, #1
 8001494:	e00f      	b.n	80014b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001496:	4a0a      	ldr	r2, [pc, #40]	@ (80014c0 <SysTick_Config+0x40>)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	3b01      	subs	r3, #1
 800149c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800149e:	210f      	movs	r1, #15
 80014a0:	f04f 30ff 	mov.w	r0, #4294967295
 80014a4:	f7ff ff90 	bl	80013c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014a8:	4b05      	ldr	r3, [pc, #20]	@ (80014c0 <SysTick_Config+0x40>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014ae:	4b04      	ldr	r3, [pc, #16]	@ (80014c0 <SysTick_Config+0x40>)
 80014b0:	2207      	movs	r2, #7
 80014b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014b4:	2300      	movs	r3, #0
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	3708      	adds	r7, #8
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	e000e010 	.word	0xe000e010

080014c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b082      	sub	sp, #8
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014cc:	6878      	ldr	r0, [r7, #4]
 80014ce:	f7ff ff2d 	bl	800132c <__NVIC_SetPriorityGrouping>
}
 80014d2:	bf00      	nop
 80014d4:	3708      	adds	r7, #8
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}

080014da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014da:	b580      	push	{r7, lr}
 80014dc:	b086      	sub	sp, #24
 80014de:	af00      	add	r7, sp, #0
 80014e0:	4603      	mov	r3, r0
 80014e2:	60b9      	str	r1, [r7, #8]
 80014e4:	607a      	str	r2, [r7, #4]
 80014e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80014e8:	2300      	movs	r3, #0
 80014ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80014ec:	f7ff ff42 	bl	8001374 <__NVIC_GetPriorityGrouping>
 80014f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014f2:	687a      	ldr	r2, [r7, #4]
 80014f4:	68b9      	ldr	r1, [r7, #8]
 80014f6:	6978      	ldr	r0, [r7, #20]
 80014f8:	f7ff ff90 	bl	800141c <NVIC_EncodePriority>
 80014fc:	4602      	mov	r2, r0
 80014fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001502:	4611      	mov	r1, r2
 8001504:	4618      	mov	r0, r3
 8001506:	f7ff ff5f 	bl	80013c8 <__NVIC_SetPriority>
}
 800150a:	bf00      	nop
 800150c:	3718      	adds	r7, #24
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}

08001512 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001512:	b580      	push	{r7, lr}
 8001514:	b082      	sub	sp, #8
 8001516:	af00      	add	r7, sp, #0
 8001518:	4603      	mov	r3, r0
 800151a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800151c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001520:	4618      	mov	r0, r3
 8001522:	f7ff ff35 	bl	8001390 <__NVIC_EnableIRQ>
}
 8001526:	bf00      	nop
 8001528:	3708      	adds	r7, #8
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}

0800152e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800152e:	b580      	push	{r7, lr}
 8001530:	b082      	sub	sp, #8
 8001532:	af00      	add	r7, sp, #0
 8001534:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001536:	6878      	ldr	r0, [r7, #4]
 8001538:	f7ff ffa2 	bl	8001480 <SysTick_Config>
 800153c:	4603      	mov	r3, r0
}
 800153e:	4618      	mov	r0, r3
 8001540:	3708      	adds	r7, #8
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}
	...

08001548 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001548:	b480      	push	{r7}
 800154a:	b08b      	sub	sp, #44	@ 0x2c
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
 8001550:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001552:	2300      	movs	r3, #0
 8001554:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001556:	2300      	movs	r3, #0
 8001558:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800155a:	e169      	b.n	8001830 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800155c:	2201      	movs	r2, #1
 800155e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001560:	fa02 f303 	lsl.w	r3, r2, r3
 8001564:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	69fa      	ldr	r2, [r7, #28]
 800156c:	4013      	ands	r3, r2
 800156e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001570:	69ba      	ldr	r2, [r7, #24]
 8001572:	69fb      	ldr	r3, [r7, #28]
 8001574:	429a      	cmp	r2, r3
 8001576:	f040 8158 	bne.w	800182a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	685b      	ldr	r3, [r3, #4]
 800157e:	4a9a      	ldr	r2, [pc, #616]	@ (80017e8 <HAL_GPIO_Init+0x2a0>)
 8001580:	4293      	cmp	r3, r2
 8001582:	d05e      	beq.n	8001642 <HAL_GPIO_Init+0xfa>
 8001584:	4a98      	ldr	r2, [pc, #608]	@ (80017e8 <HAL_GPIO_Init+0x2a0>)
 8001586:	4293      	cmp	r3, r2
 8001588:	d875      	bhi.n	8001676 <HAL_GPIO_Init+0x12e>
 800158a:	4a98      	ldr	r2, [pc, #608]	@ (80017ec <HAL_GPIO_Init+0x2a4>)
 800158c:	4293      	cmp	r3, r2
 800158e:	d058      	beq.n	8001642 <HAL_GPIO_Init+0xfa>
 8001590:	4a96      	ldr	r2, [pc, #600]	@ (80017ec <HAL_GPIO_Init+0x2a4>)
 8001592:	4293      	cmp	r3, r2
 8001594:	d86f      	bhi.n	8001676 <HAL_GPIO_Init+0x12e>
 8001596:	4a96      	ldr	r2, [pc, #600]	@ (80017f0 <HAL_GPIO_Init+0x2a8>)
 8001598:	4293      	cmp	r3, r2
 800159a:	d052      	beq.n	8001642 <HAL_GPIO_Init+0xfa>
 800159c:	4a94      	ldr	r2, [pc, #592]	@ (80017f0 <HAL_GPIO_Init+0x2a8>)
 800159e:	4293      	cmp	r3, r2
 80015a0:	d869      	bhi.n	8001676 <HAL_GPIO_Init+0x12e>
 80015a2:	4a94      	ldr	r2, [pc, #592]	@ (80017f4 <HAL_GPIO_Init+0x2ac>)
 80015a4:	4293      	cmp	r3, r2
 80015a6:	d04c      	beq.n	8001642 <HAL_GPIO_Init+0xfa>
 80015a8:	4a92      	ldr	r2, [pc, #584]	@ (80017f4 <HAL_GPIO_Init+0x2ac>)
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d863      	bhi.n	8001676 <HAL_GPIO_Init+0x12e>
 80015ae:	4a92      	ldr	r2, [pc, #584]	@ (80017f8 <HAL_GPIO_Init+0x2b0>)
 80015b0:	4293      	cmp	r3, r2
 80015b2:	d046      	beq.n	8001642 <HAL_GPIO_Init+0xfa>
 80015b4:	4a90      	ldr	r2, [pc, #576]	@ (80017f8 <HAL_GPIO_Init+0x2b0>)
 80015b6:	4293      	cmp	r3, r2
 80015b8:	d85d      	bhi.n	8001676 <HAL_GPIO_Init+0x12e>
 80015ba:	2b12      	cmp	r3, #18
 80015bc:	d82a      	bhi.n	8001614 <HAL_GPIO_Init+0xcc>
 80015be:	2b12      	cmp	r3, #18
 80015c0:	d859      	bhi.n	8001676 <HAL_GPIO_Init+0x12e>
 80015c2:	a201      	add	r2, pc, #4	@ (adr r2, 80015c8 <HAL_GPIO_Init+0x80>)
 80015c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015c8:	08001643 	.word	0x08001643
 80015cc:	0800161d 	.word	0x0800161d
 80015d0:	0800162f 	.word	0x0800162f
 80015d4:	08001671 	.word	0x08001671
 80015d8:	08001677 	.word	0x08001677
 80015dc:	08001677 	.word	0x08001677
 80015e0:	08001677 	.word	0x08001677
 80015e4:	08001677 	.word	0x08001677
 80015e8:	08001677 	.word	0x08001677
 80015ec:	08001677 	.word	0x08001677
 80015f0:	08001677 	.word	0x08001677
 80015f4:	08001677 	.word	0x08001677
 80015f8:	08001677 	.word	0x08001677
 80015fc:	08001677 	.word	0x08001677
 8001600:	08001677 	.word	0x08001677
 8001604:	08001677 	.word	0x08001677
 8001608:	08001677 	.word	0x08001677
 800160c:	08001625 	.word	0x08001625
 8001610:	08001639 	.word	0x08001639
 8001614:	4a79      	ldr	r2, [pc, #484]	@ (80017fc <HAL_GPIO_Init+0x2b4>)
 8001616:	4293      	cmp	r3, r2
 8001618:	d013      	beq.n	8001642 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800161a:	e02c      	b.n	8001676 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	68db      	ldr	r3, [r3, #12]
 8001620:	623b      	str	r3, [r7, #32]
          break;
 8001622:	e029      	b.n	8001678 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	68db      	ldr	r3, [r3, #12]
 8001628:	3304      	adds	r3, #4
 800162a:	623b      	str	r3, [r7, #32]
          break;
 800162c:	e024      	b.n	8001678 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	68db      	ldr	r3, [r3, #12]
 8001632:	3308      	adds	r3, #8
 8001634:	623b      	str	r3, [r7, #32]
          break;
 8001636:	e01f      	b.n	8001678 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	68db      	ldr	r3, [r3, #12]
 800163c:	330c      	adds	r3, #12
 800163e:	623b      	str	r3, [r7, #32]
          break;
 8001640:	e01a      	b.n	8001678 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	689b      	ldr	r3, [r3, #8]
 8001646:	2b00      	cmp	r3, #0
 8001648:	d102      	bne.n	8001650 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800164a:	2304      	movs	r3, #4
 800164c:	623b      	str	r3, [r7, #32]
          break;
 800164e:	e013      	b.n	8001678 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	689b      	ldr	r3, [r3, #8]
 8001654:	2b01      	cmp	r3, #1
 8001656:	d105      	bne.n	8001664 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001658:	2308      	movs	r3, #8
 800165a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	69fa      	ldr	r2, [r7, #28]
 8001660:	611a      	str	r2, [r3, #16]
          break;
 8001662:	e009      	b.n	8001678 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001664:	2308      	movs	r3, #8
 8001666:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	69fa      	ldr	r2, [r7, #28]
 800166c:	615a      	str	r2, [r3, #20]
          break;
 800166e:	e003      	b.n	8001678 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001670:	2300      	movs	r3, #0
 8001672:	623b      	str	r3, [r7, #32]
          break;
 8001674:	e000      	b.n	8001678 <HAL_GPIO_Init+0x130>
          break;
 8001676:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001678:	69bb      	ldr	r3, [r7, #24]
 800167a:	2bff      	cmp	r3, #255	@ 0xff
 800167c:	d801      	bhi.n	8001682 <HAL_GPIO_Init+0x13a>
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	e001      	b.n	8001686 <HAL_GPIO_Init+0x13e>
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	3304      	adds	r3, #4
 8001686:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001688:	69bb      	ldr	r3, [r7, #24]
 800168a:	2bff      	cmp	r3, #255	@ 0xff
 800168c:	d802      	bhi.n	8001694 <HAL_GPIO_Init+0x14c>
 800168e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001690:	009b      	lsls	r3, r3, #2
 8001692:	e002      	b.n	800169a <HAL_GPIO_Init+0x152>
 8001694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001696:	3b08      	subs	r3, #8
 8001698:	009b      	lsls	r3, r3, #2
 800169a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800169c:	697b      	ldr	r3, [r7, #20]
 800169e:	681a      	ldr	r2, [r3, #0]
 80016a0:	210f      	movs	r1, #15
 80016a2:	693b      	ldr	r3, [r7, #16]
 80016a4:	fa01 f303 	lsl.w	r3, r1, r3
 80016a8:	43db      	mvns	r3, r3
 80016aa:	401a      	ands	r2, r3
 80016ac:	6a39      	ldr	r1, [r7, #32]
 80016ae:	693b      	ldr	r3, [r7, #16]
 80016b0:	fa01 f303 	lsl.w	r3, r1, r3
 80016b4:	431a      	orrs	r2, r3
 80016b6:	697b      	ldr	r3, [r7, #20]
 80016b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	685b      	ldr	r3, [r3, #4]
 80016be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	f000 80b1 	beq.w	800182a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80016c8:	4b4d      	ldr	r3, [pc, #308]	@ (8001800 <HAL_GPIO_Init+0x2b8>)
 80016ca:	699b      	ldr	r3, [r3, #24]
 80016cc:	4a4c      	ldr	r2, [pc, #304]	@ (8001800 <HAL_GPIO_Init+0x2b8>)
 80016ce:	f043 0301 	orr.w	r3, r3, #1
 80016d2:	6193      	str	r3, [r2, #24]
 80016d4:	4b4a      	ldr	r3, [pc, #296]	@ (8001800 <HAL_GPIO_Init+0x2b8>)
 80016d6:	699b      	ldr	r3, [r3, #24]
 80016d8:	f003 0301 	and.w	r3, r3, #1
 80016dc:	60bb      	str	r3, [r7, #8]
 80016de:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80016e0:	4a48      	ldr	r2, [pc, #288]	@ (8001804 <HAL_GPIO_Init+0x2bc>)
 80016e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016e4:	089b      	lsrs	r3, r3, #2
 80016e6:	3302      	adds	r3, #2
 80016e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016ec:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80016ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016f0:	f003 0303 	and.w	r3, r3, #3
 80016f4:	009b      	lsls	r3, r3, #2
 80016f6:	220f      	movs	r2, #15
 80016f8:	fa02 f303 	lsl.w	r3, r2, r3
 80016fc:	43db      	mvns	r3, r3
 80016fe:	68fa      	ldr	r2, [r7, #12]
 8001700:	4013      	ands	r3, r2
 8001702:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	4a40      	ldr	r2, [pc, #256]	@ (8001808 <HAL_GPIO_Init+0x2c0>)
 8001708:	4293      	cmp	r3, r2
 800170a:	d013      	beq.n	8001734 <HAL_GPIO_Init+0x1ec>
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	4a3f      	ldr	r2, [pc, #252]	@ (800180c <HAL_GPIO_Init+0x2c4>)
 8001710:	4293      	cmp	r3, r2
 8001712:	d00d      	beq.n	8001730 <HAL_GPIO_Init+0x1e8>
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	4a3e      	ldr	r2, [pc, #248]	@ (8001810 <HAL_GPIO_Init+0x2c8>)
 8001718:	4293      	cmp	r3, r2
 800171a:	d007      	beq.n	800172c <HAL_GPIO_Init+0x1e4>
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	4a3d      	ldr	r2, [pc, #244]	@ (8001814 <HAL_GPIO_Init+0x2cc>)
 8001720:	4293      	cmp	r3, r2
 8001722:	d101      	bne.n	8001728 <HAL_GPIO_Init+0x1e0>
 8001724:	2303      	movs	r3, #3
 8001726:	e006      	b.n	8001736 <HAL_GPIO_Init+0x1ee>
 8001728:	2304      	movs	r3, #4
 800172a:	e004      	b.n	8001736 <HAL_GPIO_Init+0x1ee>
 800172c:	2302      	movs	r3, #2
 800172e:	e002      	b.n	8001736 <HAL_GPIO_Init+0x1ee>
 8001730:	2301      	movs	r3, #1
 8001732:	e000      	b.n	8001736 <HAL_GPIO_Init+0x1ee>
 8001734:	2300      	movs	r3, #0
 8001736:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001738:	f002 0203 	and.w	r2, r2, #3
 800173c:	0092      	lsls	r2, r2, #2
 800173e:	4093      	lsls	r3, r2
 8001740:	68fa      	ldr	r2, [r7, #12]
 8001742:	4313      	orrs	r3, r2
 8001744:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001746:	492f      	ldr	r1, [pc, #188]	@ (8001804 <HAL_GPIO_Init+0x2bc>)
 8001748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800174a:	089b      	lsrs	r3, r3, #2
 800174c:	3302      	adds	r3, #2
 800174e:	68fa      	ldr	r2, [r7, #12]
 8001750:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	685b      	ldr	r3, [r3, #4]
 8001758:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800175c:	2b00      	cmp	r3, #0
 800175e:	d006      	beq.n	800176e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001760:	4b2d      	ldr	r3, [pc, #180]	@ (8001818 <HAL_GPIO_Init+0x2d0>)
 8001762:	689a      	ldr	r2, [r3, #8]
 8001764:	492c      	ldr	r1, [pc, #176]	@ (8001818 <HAL_GPIO_Init+0x2d0>)
 8001766:	69bb      	ldr	r3, [r7, #24]
 8001768:	4313      	orrs	r3, r2
 800176a:	608b      	str	r3, [r1, #8]
 800176c:	e006      	b.n	800177c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800176e:	4b2a      	ldr	r3, [pc, #168]	@ (8001818 <HAL_GPIO_Init+0x2d0>)
 8001770:	689a      	ldr	r2, [r3, #8]
 8001772:	69bb      	ldr	r3, [r7, #24]
 8001774:	43db      	mvns	r3, r3
 8001776:	4928      	ldr	r1, [pc, #160]	@ (8001818 <HAL_GPIO_Init+0x2d0>)
 8001778:	4013      	ands	r3, r2
 800177a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001784:	2b00      	cmp	r3, #0
 8001786:	d006      	beq.n	8001796 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001788:	4b23      	ldr	r3, [pc, #140]	@ (8001818 <HAL_GPIO_Init+0x2d0>)
 800178a:	68da      	ldr	r2, [r3, #12]
 800178c:	4922      	ldr	r1, [pc, #136]	@ (8001818 <HAL_GPIO_Init+0x2d0>)
 800178e:	69bb      	ldr	r3, [r7, #24]
 8001790:	4313      	orrs	r3, r2
 8001792:	60cb      	str	r3, [r1, #12]
 8001794:	e006      	b.n	80017a4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001796:	4b20      	ldr	r3, [pc, #128]	@ (8001818 <HAL_GPIO_Init+0x2d0>)
 8001798:	68da      	ldr	r2, [r3, #12]
 800179a:	69bb      	ldr	r3, [r7, #24]
 800179c:	43db      	mvns	r3, r3
 800179e:	491e      	ldr	r1, [pc, #120]	@ (8001818 <HAL_GPIO_Init+0x2d0>)
 80017a0:	4013      	ands	r3, r2
 80017a2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	685b      	ldr	r3, [r3, #4]
 80017a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d006      	beq.n	80017be <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80017b0:	4b19      	ldr	r3, [pc, #100]	@ (8001818 <HAL_GPIO_Init+0x2d0>)
 80017b2:	685a      	ldr	r2, [r3, #4]
 80017b4:	4918      	ldr	r1, [pc, #96]	@ (8001818 <HAL_GPIO_Init+0x2d0>)
 80017b6:	69bb      	ldr	r3, [r7, #24]
 80017b8:	4313      	orrs	r3, r2
 80017ba:	604b      	str	r3, [r1, #4]
 80017bc:	e006      	b.n	80017cc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80017be:	4b16      	ldr	r3, [pc, #88]	@ (8001818 <HAL_GPIO_Init+0x2d0>)
 80017c0:	685a      	ldr	r2, [r3, #4]
 80017c2:	69bb      	ldr	r3, [r7, #24]
 80017c4:	43db      	mvns	r3, r3
 80017c6:	4914      	ldr	r1, [pc, #80]	@ (8001818 <HAL_GPIO_Init+0x2d0>)
 80017c8:	4013      	ands	r3, r2
 80017ca:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	685b      	ldr	r3, [r3, #4]
 80017d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d021      	beq.n	800181c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80017d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001818 <HAL_GPIO_Init+0x2d0>)
 80017da:	681a      	ldr	r2, [r3, #0]
 80017dc:	490e      	ldr	r1, [pc, #56]	@ (8001818 <HAL_GPIO_Init+0x2d0>)
 80017de:	69bb      	ldr	r3, [r7, #24]
 80017e0:	4313      	orrs	r3, r2
 80017e2:	600b      	str	r3, [r1, #0]
 80017e4:	e021      	b.n	800182a <HAL_GPIO_Init+0x2e2>
 80017e6:	bf00      	nop
 80017e8:	10320000 	.word	0x10320000
 80017ec:	10310000 	.word	0x10310000
 80017f0:	10220000 	.word	0x10220000
 80017f4:	10210000 	.word	0x10210000
 80017f8:	10120000 	.word	0x10120000
 80017fc:	10110000 	.word	0x10110000
 8001800:	40021000 	.word	0x40021000
 8001804:	40010000 	.word	0x40010000
 8001808:	40010800 	.word	0x40010800
 800180c:	40010c00 	.word	0x40010c00
 8001810:	40011000 	.word	0x40011000
 8001814:	40011400 	.word	0x40011400
 8001818:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800181c:	4b0b      	ldr	r3, [pc, #44]	@ (800184c <HAL_GPIO_Init+0x304>)
 800181e:	681a      	ldr	r2, [r3, #0]
 8001820:	69bb      	ldr	r3, [r7, #24]
 8001822:	43db      	mvns	r3, r3
 8001824:	4909      	ldr	r1, [pc, #36]	@ (800184c <HAL_GPIO_Init+0x304>)
 8001826:	4013      	ands	r3, r2
 8001828:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800182a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800182c:	3301      	adds	r3, #1
 800182e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	681a      	ldr	r2, [r3, #0]
 8001834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001836:	fa22 f303 	lsr.w	r3, r2, r3
 800183a:	2b00      	cmp	r3, #0
 800183c:	f47f ae8e 	bne.w	800155c <HAL_GPIO_Init+0x14>
  }
}
 8001840:	bf00      	nop
 8001842:	bf00      	nop
 8001844:	372c      	adds	r7, #44	@ 0x2c
 8001846:	46bd      	mov	sp, r7
 8001848:	bc80      	pop	{r7}
 800184a:	4770      	bx	lr
 800184c:	40010400 	.word	0x40010400

08001850 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001850:	b480      	push	{r7}
 8001852:	b083      	sub	sp, #12
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
 8001858:	460b      	mov	r3, r1
 800185a:	807b      	strh	r3, [r7, #2]
 800185c:	4613      	mov	r3, r2
 800185e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001860:	787b      	ldrb	r3, [r7, #1]
 8001862:	2b00      	cmp	r3, #0
 8001864:	d003      	beq.n	800186e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001866:	887a      	ldrh	r2, [r7, #2]
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800186c:	e003      	b.n	8001876 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800186e:	887b      	ldrh	r3, [r7, #2]
 8001870:	041a      	lsls	r2, r3, #16
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	611a      	str	r2, [r3, #16]
}
 8001876:	bf00      	nop
 8001878:	370c      	adds	r7, #12
 800187a:	46bd      	mov	sp, r7
 800187c:	bc80      	pop	{r7}
 800187e:	4770      	bx	lr

08001880 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001880:	b480      	push	{r7}
 8001882:	b085      	sub	sp, #20
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
 8001888:	460b      	mov	r3, r1
 800188a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	68db      	ldr	r3, [r3, #12]
 8001890:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001892:	887a      	ldrh	r2, [r7, #2]
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	4013      	ands	r3, r2
 8001898:	041a      	lsls	r2, r3, #16
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	43d9      	mvns	r1, r3
 800189e:	887b      	ldrh	r3, [r7, #2]
 80018a0:	400b      	ands	r3, r1
 80018a2:	431a      	orrs	r2, r3
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	611a      	str	r2, [r3, #16]
}
 80018a8:	bf00      	nop
 80018aa:	3714      	adds	r7, #20
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bc80      	pop	{r7}
 80018b0:	4770      	bx	lr
	...

080018b4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b086      	sub	sp, #24
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d101      	bne.n	80018c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80018c2:	2301      	movs	r3, #1
 80018c4:	e272      	b.n	8001dac <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f003 0301 	and.w	r3, r3, #1
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	f000 8087 	beq.w	80019e2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80018d4:	4b92      	ldr	r3, [pc, #584]	@ (8001b20 <HAL_RCC_OscConfig+0x26c>)
 80018d6:	685b      	ldr	r3, [r3, #4]
 80018d8:	f003 030c 	and.w	r3, r3, #12
 80018dc:	2b04      	cmp	r3, #4
 80018de:	d00c      	beq.n	80018fa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80018e0:	4b8f      	ldr	r3, [pc, #572]	@ (8001b20 <HAL_RCC_OscConfig+0x26c>)
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	f003 030c 	and.w	r3, r3, #12
 80018e8:	2b08      	cmp	r3, #8
 80018ea:	d112      	bne.n	8001912 <HAL_RCC_OscConfig+0x5e>
 80018ec:	4b8c      	ldr	r3, [pc, #560]	@ (8001b20 <HAL_RCC_OscConfig+0x26c>)
 80018ee:	685b      	ldr	r3, [r3, #4]
 80018f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80018f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80018f8:	d10b      	bne.n	8001912 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018fa:	4b89      	ldr	r3, [pc, #548]	@ (8001b20 <HAL_RCC_OscConfig+0x26c>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001902:	2b00      	cmp	r3, #0
 8001904:	d06c      	beq.n	80019e0 <HAL_RCC_OscConfig+0x12c>
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	685b      	ldr	r3, [r3, #4]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d168      	bne.n	80019e0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800190e:	2301      	movs	r3, #1
 8001910:	e24c      	b.n	8001dac <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	685b      	ldr	r3, [r3, #4]
 8001916:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800191a:	d106      	bne.n	800192a <HAL_RCC_OscConfig+0x76>
 800191c:	4b80      	ldr	r3, [pc, #512]	@ (8001b20 <HAL_RCC_OscConfig+0x26c>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4a7f      	ldr	r2, [pc, #508]	@ (8001b20 <HAL_RCC_OscConfig+0x26c>)
 8001922:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001926:	6013      	str	r3, [r2, #0]
 8001928:	e02e      	b.n	8001988 <HAL_RCC_OscConfig+0xd4>
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	685b      	ldr	r3, [r3, #4]
 800192e:	2b00      	cmp	r3, #0
 8001930:	d10c      	bne.n	800194c <HAL_RCC_OscConfig+0x98>
 8001932:	4b7b      	ldr	r3, [pc, #492]	@ (8001b20 <HAL_RCC_OscConfig+0x26c>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4a7a      	ldr	r2, [pc, #488]	@ (8001b20 <HAL_RCC_OscConfig+0x26c>)
 8001938:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800193c:	6013      	str	r3, [r2, #0]
 800193e:	4b78      	ldr	r3, [pc, #480]	@ (8001b20 <HAL_RCC_OscConfig+0x26c>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	4a77      	ldr	r2, [pc, #476]	@ (8001b20 <HAL_RCC_OscConfig+0x26c>)
 8001944:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001948:	6013      	str	r3, [r2, #0]
 800194a:	e01d      	b.n	8001988 <HAL_RCC_OscConfig+0xd4>
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	685b      	ldr	r3, [r3, #4]
 8001950:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001954:	d10c      	bne.n	8001970 <HAL_RCC_OscConfig+0xbc>
 8001956:	4b72      	ldr	r3, [pc, #456]	@ (8001b20 <HAL_RCC_OscConfig+0x26c>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	4a71      	ldr	r2, [pc, #452]	@ (8001b20 <HAL_RCC_OscConfig+0x26c>)
 800195c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001960:	6013      	str	r3, [r2, #0]
 8001962:	4b6f      	ldr	r3, [pc, #444]	@ (8001b20 <HAL_RCC_OscConfig+0x26c>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	4a6e      	ldr	r2, [pc, #440]	@ (8001b20 <HAL_RCC_OscConfig+0x26c>)
 8001968:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800196c:	6013      	str	r3, [r2, #0]
 800196e:	e00b      	b.n	8001988 <HAL_RCC_OscConfig+0xd4>
 8001970:	4b6b      	ldr	r3, [pc, #428]	@ (8001b20 <HAL_RCC_OscConfig+0x26c>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	4a6a      	ldr	r2, [pc, #424]	@ (8001b20 <HAL_RCC_OscConfig+0x26c>)
 8001976:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800197a:	6013      	str	r3, [r2, #0]
 800197c:	4b68      	ldr	r3, [pc, #416]	@ (8001b20 <HAL_RCC_OscConfig+0x26c>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	4a67      	ldr	r2, [pc, #412]	@ (8001b20 <HAL_RCC_OscConfig+0x26c>)
 8001982:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001986:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	2b00      	cmp	r3, #0
 800198e:	d013      	beq.n	80019b8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001990:	f7fe ff8a 	bl	80008a8 <HAL_GetTick>
 8001994:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001996:	e008      	b.n	80019aa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001998:	f7fe ff86 	bl	80008a8 <HAL_GetTick>
 800199c:	4602      	mov	r2, r0
 800199e:	693b      	ldr	r3, [r7, #16]
 80019a0:	1ad3      	subs	r3, r2, r3
 80019a2:	2b64      	cmp	r3, #100	@ 0x64
 80019a4:	d901      	bls.n	80019aa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80019a6:	2303      	movs	r3, #3
 80019a8:	e200      	b.n	8001dac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019aa:	4b5d      	ldr	r3, [pc, #372]	@ (8001b20 <HAL_RCC_OscConfig+0x26c>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d0f0      	beq.n	8001998 <HAL_RCC_OscConfig+0xe4>
 80019b6:	e014      	b.n	80019e2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019b8:	f7fe ff76 	bl	80008a8 <HAL_GetTick>
 80019bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019be:	e008      	b.n	80019d2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019c0:	f7fe ff72 	bl	80008a8 <HAL_GetTick>
 80019c4:	4602      	mov	r2, r0
 80019c6:	693b      	ldr	r3, [r7, #16]
 80019c8:	1ad3      	subs	r3, r2, r3
 80019ca:	2b64      	cmp	r3, #100	@ 0x64
 80019cc:	d901      	bls.n	80019d2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80019ce:	2303      	movs	r3, #3
 80019d0:	e1ec      	b.n	8001dac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019d2:	4b53      	ldr	r3, [pc, #332]	@ (8001b20 <HAL_RCC_OscConfig+0x26c>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d1f0      	bne.n	80019c0 <HAL_RCC_OscConfig+0x10c>
 80019de:	e000      	b.n	80019e2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f003 0302 	and.w	r3, r3, #2
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d063      	beq.n	8001ab6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80019ee:	4b4c      	ldr	r3, [pc, #304]	@ (8001b20 <HAL_RCC_OscConfig+0x26c>)
 80019f0:	685b      	ldr	r3, [r3, #4]
 80019f2:	f003 030c 	and.w	r3, r3, #12
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d00b      	beq.n	8001a12 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80019fa:	4b49      	ldr	r3, [pc, #292]	@ (8001b20 <HAL_RCC_OscConfig+0x26c>)
 80019fc:	685b      	ldr	r3, [r3, #4]
 80019fe:	f003 030c 	and.w	r3, r3, #12
 8001a02:	2b08      	cmp	r3, #8
 8001a04:	d11c      	bne.n	8001a40 <HAL_RCC_OscConfig+0x18c>
 8001a06:	4b46      	ldr	r3, [pc, #280]	@ (8001b20 <HAL_RCC_OscConfig+0x26c>)
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d116      	bne.n	8001a40 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a12:	4b43      	ldr	r3, [pc, #268]	@ (8001b20 <HAL_RCC_OscConfig+0x26c>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f003 0302 	and.w	r3, r3, #2
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d005      	beq.n	8001a2a <HAL_RCC_OscConfig+0x176>
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	691b      	ldr	r3, [r3, #16]
 8001a22:	2b01      	cmp	r3, #1
 8001a24:	d001      	beq.n	8001a2a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001a26:	2301      	movs	r3, #1
 8001a28:	e1c0      	b.n	8001dac <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a2a:	4b3d      	ldr	r3, [pc, #244]	@ (8001b20 <HAL_RCC_OscConfig+0x26c>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	695b      	ldr	r3, [r3, #20]
 8001a36:	00db      	lsls	r3, r3, #3
 8001a38:	4939      	ldr	r1, [pc, #228]	@ (8001b20 <HAL_RCC_OscConfig+0x26c>)
 8001a3a:	4313      	orrs	r3, r2
 8001a3c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a3e:	e03a      	b.n	8001ab6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	691b      	ldr	r3, [r3, #16]
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d020      	beq.n	8001a8a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a48:	4b36      	ldr	r3, [pc, #216]	@ (8001b24 <HAL_RCC_OscConfig+0x270>)
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a4e:	f7fe ff2b 	bl	80008a8 <HAL_GetTick>
 8001a52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a54:	e008      	b.n	8001a68 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a56:	f7fe ff27 	bl	80008a8 <HAL_GetTick>
 8001a5a:	4602      	mov	r2, r0
 8001a5c:	693b      	ldr	r3, [r7, #16]
 8001a5e:	1ad3      	subs	r3, r2, r3
 8001a60:	2b02      	cmp	r3, #2
 8001a62:	d901      	bls.n	8001a68 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001a64:	2303      	movs	r3, #3
 8001a66:	e1a1      	b.n	8001dac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a68:	4b2d      	ldr	r3, [pc, #180]	@ (8001b20 <HAL_RCC_OscConfig+0x26c>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f003 0302 	and.w	r3, r3, #2
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d0f0      	beq.n	8001a56 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a74:	4b2a      	ldr	r3, [pc, #168]	@ (8001b20 <HAL_RCC_OscConfig+0x26c>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	695b      	ldr	r3, [r3, #20]
 8001a80:	00db      	lsls	r3, r3, #3
 8001a82:	4927      	ldr	r1, [pc, #156]	@ (8001b20 <HAL_RCC_OscConfig+0x26c>)
 8001a84:	4313      	orrs	r3, r2
 8001a86:	600b      	str	r3, [r1, #0]
 8001a88:	e015      	b.n	8001ab6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a8a:	4b26      	ldr	r3, [pc, #152]	@ (8001b24 <HAL_RCC_OscConfig+0x270>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a90:	f7fe ff0a 	bl	80008a8 <HAL_GetTick>
 8001a94:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a96:	e008      	b.n	8001aaa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a98:	f7fe ff06 	bl	80008a8 <HAL_GetTick>
 8001a9c:	4602      	mov	r2, r0
 8001a9e:	693b      	ldr	r3, [r7, #16]
 8001aa0:	1ad3      	subs	r3, r2, r3
 8001aa2:	2b02      	cmp	r3, #2
 8001aa4:	d901      	bls.n	8001aaa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001aa6:	2303      	movs	r3, #3
 8001aa8:	e180      	b.n	8001dac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001aaa:	4b1d      	ldr	r3, [pc, #116]	@ (8001b20 <HAL_RCC_OscConfig+0x26c>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f003 0302 	and.w	r3, r3, #2
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d1f0      	bne.n	8001a98 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f003 0308 	and.w	r3, r3, #8
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d03a      	beq.n	8001b38 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	699b      	ldr	r3, [r3, #24]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d019      	beq.n	8001afe <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001aca:	4b17      	ldr	r3, [pc, #92]	@ (8001b28 <HAL_RCC_OscConfig+0x274>)
 8001acc:	2201      	movs	r2, #1
 8001ace:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ad0:	f7fe feea 	bl	80008a8 <HAL_GetTick>
 8001ad4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ad6:	e008      	b.n	8001aea <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ad8:	f7fe fee6 	bl	80008a8 <HAL_GetTick>
 8001adc:	4602      	mov	r2, r0
 8001ade:	693b      	ldr	r3, [r7, #16]
 8001ae0:	1ad3      	subs	r3, r2, r3
 8001ae2:	2b02      	cmp	r3, #2
 8001ae4:	d901      	bls.n	8001aea <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001ae6:	2303      	movs	r3, #3
 8001ae8:	e160      	b.n	8001dac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001aea:	4b0d      	ldr	r3, [pc, #52]	@ (8001b20 <HAL_RCC_OscConfig+0x26c>)
 8001aec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001aee:	f003 0302 	and.w	r3, r3, #2
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d0f0      	beq.n	8001ad8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001af6:	2001      	movs	r0, #1
 8001af8:	f000 face 	bl	8002098 <RCC_Delay>
 8001afc:	e01c      	b.n	8001b38 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001afe:	4b0a      	ldr	r3, [pc, #40]	@ (8001b28 <HAL_RCC_OscConfig+0x274>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b04:	f7fe fed0 	bl	80008a8 <HAL_GetTick>
 8001b08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b0a:	e00f      	b.n	8001b2c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b0c:	f7fe fecc 	bl	80008a8 <HAL_GetTick>
 8001b10:	4602      	mov	r2, r0
 8001b12:	693b      	ldr	r3, [r7, #16]
 8001b14:	1ad3      	subs	r3, r2, r3
 8001b16:	2b02      	cmp	r3, #2
 8001b18:	d908      	bls.n	8001b2c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001b1a:	2303      	movs	r3, #3
 8001b1c:	e146      	b.n	8001dac <HAL_RCC_OscConfig+0x4f8>
 8001b1e:	bf00      	nop
 8001b20:	40021000 	.word	0x40021000
 8001b24:	42420000 	.word	0x42420000
 8001b28:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b2c:	4b92      	ldr	r3, [pc, #584]	@ (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001b2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b30:	f003 0302 	and.w	r3, r3, #2
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d1e9      	bne.n	8001b0c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	f003 0304 	and.w	r3, r3, #4
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	f000 80a6 	beq.w	8001c92 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b46:	2300      	movs	r3, #0
 8001b48:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b4a:	4b8b      	ldr	r3, [pc, #556]	@ (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001b4c:	69db      	ldr	r3, [r3, #28]
 8001b4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d10d      	bne.n	8001b72 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b56:	4b88      	ldr	r3, [pc, #544]	@ (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001b58:	69db      	ldr	r3, [r3, #28]
 8001b5a:	4a87      	ldr	r2, [pc, #540]	@ (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001b5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b60:	61d3      	str	r3, [r2, #28]
 8001b62:	4b85      	ldr	r3, [pc, #532]	@ (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001b64:	69db      	ldr	r3, [r3, #28]
 8001b66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b6a:	60bb      	str	r3, [r7, #8]
 8001b6c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b6e:	2301      	movs	r3, #1
 8001b70:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b72:	4b82      	ldr	r3, [pc, #520]	@ (8001d7c <HAL_RCC_OscConfig+0x4c8>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d118      	bne.n	8001bb0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b7e:	4b7f      	ldr	r3, [pc, #508]	@ (8001d7c <HAL_RCC_OscConfig+0x4c8>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	4a7e      	ldr	r2, [pc, #504]	@ (8001d7c <HAL_RCC_OscConfig+0x4c8>)
 8001b84:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b88:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b8a:	f7fe fe8d 	bl	80008a8 <HAL_GetTick>
 8001b8e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b90:	e008      	b.n	8001ba4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b92:	f7fe fe89 	bl	80008a8 <HAL_GetTick>
 8001b96:	4602      	mov	r2, r0
 8001b98:	693b      	ldr	r3, [r7, #16]
 8001b9a:	1ad3      	subs	r3, r2, r3
 8001b9c:	2b64      	cmp	r3, #100	@ 0x64
 8001b9e:	d901      	bls.n	8001ba4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001ba0:	2303      	movs	r3, #3
 8001ba2:	e103      	b.n	8001dac <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ba4:	4b75      	ldr	r3, [pc, #468]	@ (8001d7c <HAL_RCC_OscConfig+0x4c8>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d0f0      	beq.n	8001b92 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	68db      	ldr	r3, [r3, #12]
 8001bb4:	2b01      	cmp	r3, #1
 8001bb6:	d106      	bne.n	8001bc6 <HAL_RCC_OscConfig+0x312>
 8001bb8:	4b6f      	ldr	r3, [pc, #444]	@ (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001bba:	6a1b      	ldr	r3, [r3, #32]
 8001bbc:	4a6e      	ldr	r2, [pc, #440]	@ (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001bbe:	f043 0301 	orr.w	r3, r3, #1
 8001bc2:	6213      	str	r3, [r2, #32]
 8001bc4:	e02d      	b.n	8001c22 <HAL_RCC_OscConfig+0x36e>
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	68db      	ldr	r3, [r3, #12]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d10c      	bne.n	8001be8 <HAL_RCC_OscConfig+0x334>
 8001bce:	4b6a      	ldr	r3, [pc, #424]	@ (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001bd0:	6a1b      	ldr	r3, [r3, #32]
 8001bd2:	4a69      	ldr	r2, [pc, #420]	@ (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001bd4:	f023 0301 	bic.w	r3, r3, #1
 8001bd8:	6213      	str	r3, [r2, #32]
 8001bda:	4b67      	ldr	r3, [pc, #412]	@ (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001bdc:	6a1b      	ldr	r3, [r3, #32]
 8001bde:	4a66      	ldr	r2, [pc, #408]	@ (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001be0:	f023 0304 	bic.w	r3, r3, #4
 8001be4:	6213      	str	r3, [r2, #32]
 8001be6:	e01c      	b.n	8001c22 <HAL_RCC_OscConfig+0x36e>
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	68db      	ldr	r3, [r3, #12]
 8001bec:	2b05      	cmp	r3, #5
 8001bee:	d10c      	bne.n	8001c0a <HAL_RCC_OscConfig+0x356>
 8001bf0:	4b61      	ldr	r3, [pc, #388]	@ (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001bf2:	6a1b      	ldr	r3, [r3, #32]
 8001bf4:	4a60      	ldr	r2, [pc, #384]	@ (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001bf6:	f043 0304 	orr.w	r3, r3, #4
 8001bfa:	6213      	str	r3, [r2, #32]
 8001bfc:	4b5e      	ldr	r3, [pc, #376]	@ (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001bfe:	6a1b      	ldr	r3, [r3, #32]
 8001c00:	4a5d      	ldr	r2, [pc, #372]	@ (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001c02:	f043 0301 	orr.w	r3, r3, #1
 8001c06:	6213      	str	r3, [r2, #32]
 8001c08:	e00b      	b.n	8001c22 <HAL_RCC_OscConfig+0x36e>
 8001c0a:	4b5b      	ldr	r3, [pc, #364]	@ (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001c0c:	6a1b      	ldr	r3, [r3, #32]
 8001c0e:	4a5a      	ldr	r2, [pc, #360]	@ (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001c10:	f023 0301 	bic.w	r3, r3, #1
 8001c14:	6213      	str	r3, [r2, #32]
 8001c16:	4b58      	ldr	r3, [pc, #352]	@ (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001c18:	6a1b      	ldr	r3, [r3, #32]
 8001c1a:	4a57      	ldr	r2, [pc, #348]	@ (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001c1c:	f023 0304 	bic.w	r3, r3, #4
 8001c20:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	68db      	ldr	r3, [r3, #12]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d015      	beq.n	8001c56 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c2a:	f7fe fe3d 	bl	80008a8 <HAL_GetTick>
 8001c2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c30:	e00a      	b.n	8001c48 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c32:	f7fe fe39 	bl	80008a8 <HAL_GetTick>
 8001c36:	4602      	mov	r2, r0
 8001c38:	693b      	ldr	r3, [r7, #16]
 8001c3a:	1ad3      	subs	r3, r2, r3
 8001c3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c40:	4293      	cmp	r3, r2
 8001c42:	d901      	bls.n	8001c48 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001c44:	2303      	movs	r3, #3
 8001c46:	e0b1      	b.n	8001dac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c48:	4b4b      	ldr	r3, [pc, #300]	@ (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001c4a:	6a1b      	ldr	r3, [r3, #32]
 8001c4c:	f003 0302 	and.w	r3, r3, #2
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d0ee      	beq.n	8001c32 <HAL_RCC_OscConfig+0x37e>
 8001c54:	e014      	b.n	8001c80 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c56:	f7fe fe27 	bl	80008a8 <HAL_GetTick>
 8001c5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c5c:	e00a      	b.n	8001c74 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c5e:	f7fe fe23 	bl	80008a8 <HAL_GetTick>
 8001c62:	4602      	mov	r2, r0
 8001c64:	693b      	ldr	r3, [r7, #16]
 8001c66:	1ad3      	subs	r3, r2, r3
 8001c68:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c6c:	4293      	cmp	r3, r2
 8001c6e:	d901      	bls.n	8001c74 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001c70:	2303      	movs	r3, #3
 8001c72:	e09b      	b.n	8001dac <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c74:	4b40      	ldr	r3, [pc, #256]	@ (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001c76:	6a1b      	ldr	r3, [r3, #32]
 8001c78:	f003 0302 	and.w	r3, r3, #2
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d1ee      	bne.n	8001c5e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001c80:	7dfb      	ldrb	r3, [r7, #23]
 8001c82:	2b01      	cmp	r3, #1
 8001c84:	d105      	bne.n	8001c92 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c86:	4b3c      	ldr	r3, [pc, #240]	@ (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001c88:	69db      	ldr	r3, [r3, #28]
 8001c8a:	4a3b      	ldr	r2, [pc, #236]	@ (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001c8c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001c90:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	69db      	ldr	r3, [r3, #28]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	f000 8087 	beq.w	8001daa <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c9c:	4b36      	ldr	r3, [pc, #216]	@ (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001c9e:	685b      	ldr	r3, [r3, #4]
 8001ca0:	f003 030c 	and.w	r3, r3, #12
 8001ca4:	2b08      	cmp	r3, #8
 8001ca6:	d061      	beq.n	8001d6c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	69db      	ldr	r3, [r3, #28]
 8001cac:	2b02      	cmp	r3, #2
 8001cae:	d146      	bne.n	8001d3e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cb0:	4b33      	ldr	r3, [pc, #204]	@ (8001d80 <HAL_RCC_OscConfig+0x4cc>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cb6:	f7fe fdf7 	bl	80008a8 <HAL_GetTick>
 8001cba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cbc:	e008      	b.n	8001cd0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cbe:	f7fe fdf3 	bl	80008a8 <HAL_GetTick>
 8001cc2:	4602      	mov	r2, r0
 8001cc4:	693b      	ldr	r3, [r7, #16]
 8001cc6:	1ad3      	subs	r3, r2, r3
 8001cc8:	2b02      	cmp	r3, #2
 8001cca:	d901      	bls.n	8001cd0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001ccc:	2303      	movs	r3, #3
 8001cce:	e06d      	b.n	8001dac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cd0:	4b29      	ldr	r3, [pc, #164]	@ (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d1f0      	bne.n	8001cbe <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6a1b      	ldr	r3, [r3, #32]
 8001ce0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ce4:	d108      	bne.n	8001cf8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001ce6:	4b24      	ldr	r3, [pc, #144]	@ (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001ce8:	685b      	ldr	r3, [r3, #4]
 8001cea:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	689b      	ldr	r3, [r3, #8]
 8001cf2:	4921      	ldr	r1, [pc, #132]	@ (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001cf4:	4313      	orrs	r3, r2
 8001cf6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001cf8:	4b1f      	ldr	r3, [pc, #124]	@ (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	6a19      	ldr	r1, [r3, #32]
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d08:	430b      	orrs	r3, r1
 8001d0a:	491b      	ldr	r1, [pc, #108]	@ (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001d0c:	4313      	orrs	r3, r2
 8001d0e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d10:	4b1b      	ldr	r3, [pc, #108]	@ (8001d80 <HAL_RCC_OscConfig+0x4cc>)
 8001d12:	2201      	movs	r2, #1
 8001d14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d16:	f7fe fdc7 	bl	80008a8 <HAL_GetTick>
 8001d1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d1c:	e008      	b.n	8001d30 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d1e:	f7fe fdc3 	bl	80008a8 <HAL_GetTick>
 8001d22:	4602      	mov	r2, r0
 8001d24:	693b      	ldr	r3, [r7, #16]
 8001d26:	1ad3      	subs	r3, r2, r3
 8001d28:	2b02      	cmp	r3, #2
 8001d2a:	d901      	bls.n	8001d30 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001d2c:	2303      	movs	r3, #3
 8001d2e:	e03d      	b.n	8001dac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d30:	4b11      	ldr	r3, [pc, #68]	@ (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d0f0      	beq.n	8001d1e <HAL_RCC_OscConfig+0x46a>
 8001d3c:	e035      	b.n	8001daa <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d3e:	4b10      	ldr	r3, [pc, #64]	@ (8001d80 <HAL_RCC_OscConfig+0x4cc>)
 8001d40:	2200      	movs	r2, #0
 8001d42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d44:	f7fe fdb0 	bl	80008a8 <HAL_GetTick>
 8001d48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d4a:	e008      	b.n	8001d5e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d4c:	f7fe fdac 	bl	80008a8 <HAL_GetTick>
 8001d50:	4602      	mov	r2, r0
 8001d52:	693b      	ldr	r3, [r7, #16]
 8001d54:	1ad3      	subs	r3, r2, r3
 8001d56:	2b02      	cmp	r3, #2
 8001d58:	d901      	bls.n	8001d5e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001d5a:	2303      	movs	r3, #3
 8001d5c:	e026      	b.n	8001dac <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d5e:	4b06      	ldr	r3, [pc, #24]	@ (8001d78 <HAL_RCC_OscConfig+0x4c4>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d1f0      	bne.n	8001d4c <HAL_RCC_OscConfig+0x498>
 8001d6a:	e01e      	b.n	8001daa <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	69db      	ldr	r3, [r3, #28]
 8001d70:	2b01      	cmp	r3, #1
 8001d72:	d107      	bne.n	8001d84 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001d74:	2301      	movs	r3, #1
 8001d76:	e019      	b.n	8001dac <HAL_RCC_OscConfig+0x4f8>
 8001d78:	40021000 	.word	0x40021000
 8001d7c:	40007000 	.word	0x40007000
 8001d80:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001d84:	4b0b      	ldr	r3, [pc, #44]	@ (8001db4 <HAL_RCC_OscConfig+0x500>)
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6a1b      	ldr	r3, [r3, #32]
 8001d94:	429a      	cmp	r2, r3
 8001d96:	d106      	bne.n	8001da6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001da2:	429a      	cmp	r2, r3
 8001da4:	d001      	beq.n	8001daa <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001da6:	2301      	movs	r3, #1
 8001da8:	e000      	b.n	8001dac <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001daa:	2300      	movs	r3, #0
}
 8001dac:	4618      	mov	r0, r3
 8001dae:	3718      	adds	r7, #24
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bd80      	pop	{r7, pc}
 8001db4:	40021000 	.word	0x40021000

08001db8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b084      	sub	sp, #16
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
 8001dc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d101      	bne.n	8001dcc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	e0d0      	b.n	8001f6e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001dcc:	4b6a      	ldr	r3, [pc, #424]	@ (8001f78 <HAL_RCC_ClockConfig+0x1c0>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f003 0307 	and.w	r3, r3, #7
 8001dd4:	683a      	ldr	r2, [r7, #0]
 8001dd6:	429a      	cmp	r2, r3
 8001dd8:	d910      	bls.n	8001dfc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dda:	4b67      	ldr	r3, [pc, #412]	@ (8001f78 <HAL_RCC_ClockConfig+0x1c0>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f023 0207 	bic.w	r2, r3, #7
 8001de2:	4965      	ldr	r1, [pc, #404]	@ (8001f78 <HAL_RCC_ClockConfig+0x1c0>)
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	4313      	orrs	r3, r2
 8001de8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dea:	4b63      	ldr	r3, [pc, #396]	@ (8001f78 <HAL_RCC_ClockConfig+0x1c0>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f003 0307 	and.w	r3, r3, #7
 8001df2:	683a      	ldr	r2, [r7, #0]
 8001df4:	429a      	cmp	r2, r3
 8001df6:	d001      	beq.n	8001dfc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001df8:	2301      	movs	r3, #1
 8001dfa:	e0b8      	b.n	8001f6e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f003 0302 	and.w	r3, r3, #2
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d020      	beq.n	8001e4a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f003 0304 	and.w	r3, r3, #4
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d005      	beq.n	8001e20 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001e14:	4b59      	ldr	r3, [pc, #356]	@ (8001f7c <HAL_RCC_ClockConfig+0x1c4>)
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	4a58      	ldr	r2, [pc, #352]	@ (8001f7c <HAL_RCC_ClockConfig+0x1c4>)
 8001e1a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001e1e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f003 0308 	and.w	r3, r3, #8
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d005      	beq.n	8001e38 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001e2c:	4b53      	ldr	r3, [pc, #332]	@ (8001f7c <HAL_RCC_ClockConfig+0x1c4>)
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	4a52      	ldr	r2, [pc, #328]	@ (8001f7c <HAL_RCC_ClockConfig+0x1c4>)
 8001e32:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001e36:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e38:	4b50      	ldr	r3, [pc, #320]	@ (8001f7c <HAL_RCC_ClockConfig+0x1c4>)
 8001e3a:	685b      	ldr	r3, [r3, #4]
 8001e3c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	689b      	ldr	r3, [r3, #8]
 8001e44:	494d      	ldr	r1, [pc, #308]	@ (8001f7c <HAL_RCC_ClockConfig+0x1c4>)
 8001e46:	4313      	orrs	r3, r2
 8001e48:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f003 0301 	and.w	r3, r3, #1
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d040      	beq.n	8001ed8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	685b      	ldr	r3, [r3, #4]
 8001e5a:	2b01      	cmp	r3, #1
 8001e5c:	d107      	bne.n	8001e6e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e5e:	4b47      	ldr	r3, [pc, #284]	@ (8001f7c <HAL_RCC_ClockConfig+0x1c4>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d115      	bne.n	8001e96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	e07f      	b.n	8001f6e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	685b      	ldr	r3, [r3, #4]
 8001e72:	2b02      	cmp	r3, #2
 8001e74:	d107      	bne.n	8001e86 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e76:	4b41      	ldr	r3, [pc, #260]	@ (8001f7c <HAL_RCC_ClockConfig+0x1c4>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d109      	bne.n	8001e96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e82:	2301      	movs	r3, #1
 8001e84:	e073      	b.n	8001f6e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e86:	4b3d      	ldr	r3, [pc, #244]	@ (8001f7c <HAL_RCC_ClockConfig+0x1c4>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f003 0302 	and.w	r3, r3, #2
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d101      	bne.n	8001e96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e92:	2301      	movs	r3, #1
 8001e94:	e06b      	b.n	8001f6e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e96:	4b39      	ldr	r3, [pc, #228]	@ (8001f7c <HAL_RCC_ClockConfig+0x1c4>)
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	f023 0203 	bic.w	r2, r3, #3
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	4936      	ldr	r1, [pc, #216]	@ (8001f7c <HAL_RCC_ClockConfig+0x1c4>)
 8001ea4:	4313      	orrs	r3, r2
 8001ea6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ea8:	f7fe fcfe 	bl	80008a8 <HAL_GetTick>
 8001eac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001eae:	e00a      	b.n	8001ec6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001eb0:	f7fe fcfa 	bl	80008a8 <HAL_GetTick>
 8001eb4:	4602      	mov	r2, r0
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	1ad3      	subs	r3, r2, r3
 8001eba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d901      	bls.n	8001ec6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001ec2:	2303      	movs	r3, #3
 8001ec4:	e053      	b.n	8001f6e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ec6:	4b2d      	ldr	r3, [pc, #180]	@ (8001f7c <HAL_RCC_ClockConfig+0x1c4>)
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	f003 020c 	and.w	r2, r3, #12
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	685b      	ldr	r3, [r3, #4]
 8001ed2:	009b      	lsls	r3, r3, #2
 8001ed4:	429a      	cmp	r2, r3
 8001ed6:	d1eb      	bne.n	8001eb0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001ed8:	4b27      	ldr	r3, [pc, #156]	@ (8001f78 <HAL_RCC_ClockConfig+0x1c0>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f003 0307 	and.w	r3, r3, #7
 8001ee0:	683a      	ldr	r2, [r7, #0]
 8001ee2:	429a      	cmp	r2, r3
 8001ee4:	d210      	bcs.n	8001f08 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ee6:	4b24      	ldr	r3, [pc, #144]	@ (8001f78 <HAL_RCC_ClockConfig+0x1c0>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f023 0207 	bic.w	r2, r3, #7
 8001eee:	4922      	ldr	r1, [pc, #136]	@ (8001f78 <HAL_RCC_ClockConfig+0x1c0>)
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	4313      	orrs	r3, r2
 8001ef4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ef6:	4b20      	ldr	r3, [pc, #128]	@ (8001f78 <HAL_RCC_ClockConfig+0x1c0>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f003 0307 	and.w	r3, r3, #7
 8001efe:	683a      	ldr	r2, [r7, #0]
 8001f00:	429a      	cmp	r2, r3
 8001f02:	d001      	beq.n	8001f08 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001f04:	2301      	movs	r3, #1
 8001f06:	e032      	b.n	8001f6e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f003 0304 	and.w	r3, r3, #4
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d008      	beq.n	8001f26 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f14:	4b19      	ldr	r3, [pc, #100]	@ (8001f7c <HAL_RCC_ClockConfig+0x1c4>)
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	68db      	ldr	r3, [r3, #12]
 8001f20:	4916      	ldr	r1, [pc, #88]	@ (8001f7c <HAL_RCC_ClockConfig+0x1c4>)
 8001f22:	4313      	orrs	r3, r2
 8001f24:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f003 0308 	and.w	r3, r3, #8
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d009      	beq.n	8001f46 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001f32:	4b12      	ldr	r3, [pc, #72]	@ (8001f7c <HAL_RCC_ClockConfig+0x1c4>)
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	691b      	ldr	r3, [r3, #16]
 8001f3e:	00db      	lsls	r3, r3, #3
 8001f40:	490e      	ldr	r1, [pc, #56]	@ (8001f7c <HAL_RCC_ClockConfig+0x1c4>)
 8001f42:	4313      	orrs	r3, r2
 8001f44:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001f46:	f000 f821 	bl	8001f8c <HAL_RCC_GetSysClockFreq>
 8001f4a:	4602      	mov	r2, r0
 8001f4c:	4b0b      	ldr	r3, [pc, #44]	@ (8001f7c <HAL_RCC_ClockConfig+0x1c4>)
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	091b      	lsrs	r3, r3, #4
 8001f52:	f003 030f 	and.w	r3, r3, #15
 8001f56:	490a      	ldr	r1, [pc, #40]	@ (8001f80 <HAL_RCC_ClockConfig+0x1c8>)
 8001f58:	5ccb      	ldrb	r3, [r1, r3]
 8001f5a:	fa22 f303 	lsr.w	r3, r2, r3
 8001f5e:	4a09      	ldr	r2, [pc, #36]	@ (8001f84 <HAL_RCC_ClockConfig+0x1cc>)
 8001f60:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001f62:	4b09      	ldr	r3, [pc, #36]	@ (8001f88 <HAL_RCC_ClockConfig+0x1d0>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	4618      	mov	r0, r3
 8001f68:	f7fe fc5c 	bl	8000824 <HAL_InitTick>

  return HAL_OK;
 8001f6c:	2300      	movs	r3, #0
}
 8001f6e:	4618      	mov	r0, r3
 8001f70:	3710      	adds	r7, #16
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	bf00      	nop
 8001f78:	40022000 	.word	0x40022000
 8001f7c:	40021000 	.word	0x40021000
 8001f80:	080033bc 	.word	0x080033bc
 8001f84:	20000008 	.word	0x20000008
 8001f88:	2000000c 	.word	0x2000000c

08001f8c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b087      	sub	sp, #28
 8001f90:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001f92:	2300      	movs	r3, #0
 8001f94:	60fb      	str	r3, [r7, #12]
 8001f96:	2300      	movs	r3, #0
 8001f98:	60bb      	str	r3, [r7, #8]
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	617b      	str	r3, [r7, #20]
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001fa6:	4b1e      	ldr	r3, [pc, #120]	@ (8002020 <HAL_RCC_GetSysClockFreq+0x94>)
 8001fa8:	685b      	ldr	r3, [r3, #4]
 8001faa:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	f003 030c 	and.w	r3, r3, #12
 8001fb2:	2b04      	cmp	r3, #4
 8001fb4:	d002      	beq.n	8001fbc <HAL_RCC_GetSysClockFreq+0x30>
 8001fb6:	2b08      	cmp	r3, #8
 8001fb8:	d003      	beq.n	8001fc2 <HAL_RCC_GetSysClockFreq+0x36>
 8001fba:	e027      	b.n	800200c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001fbc:	4b19      	ldr	r3, [pc, #100]	@ (8002024 <HAL_RCC_GetSysClockFreq+0x98>)
 8001fbe:	613b      	str	r3, [r7, #16]
      break;
 8001fc0:	e027      	b.n	8002012 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	0c9b      	lsrs	r3, r3, #18
 8001fc6:	f003 030f 	and.w	r3, r3, #15
 8001fca:	4a17      	ldr	r2, [pc, #92]	@ (8002028 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001fcc:	5cd3      	ldrb	r3, [r2, r3]
 8001fce:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d010      	beq.n	8001ffc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001fda:	4b11      	ldr	r3, [pc, #68]	@ (8002020 <HAL_RCC_GetSysClockFreq+0x94>)
 8001fdc:	685b      	ldr	r3, [r3, #4]
 8001fde:	0c5b      	lsrs	r3, r3, #17
 8001fe0:	f003 0301 	and.w	r3, r3, #1
 8001fe4:	4a11      	ldr	r2, [pc, #68]	@ (800202c <HAL_RCC_GetSysClockFreq+0xa0>)
 8001fe6:	5cd3      	ldrb	r3, [r2, r3]
 8001fe8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	4a0d      	ldr	r2, [pc, #52]	@ (8002024 <HAL_RCC_GetSysClockFreq+0x98>)
 8001fee:	fb03 f202 	mul.w	r2, r3, r2
 8001ff2:	68bb      	ldr	r3, [r7, #8]
 8001ff4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ff8:	617b      	str	r3, [r7, #20]
 8001ffa:	e004      	b.n	8002006 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	4a0c      	ldr	r2, [pc, #48]	@ (8002030 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002000:	fb02 f303 	mul.w	r3, r2, r3
 8002004:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002006:	697b      	ldr	r3, [r7, #20]
 8002008:	613b      	str	r3, [r7, #16]
      break;
 800200a:	e002      	b.n	8002012 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800200c:	4b05      	ldr	r3, [pc, #20]	@ (8002024 <HAL_RCC_GetSysClockFreq+0x98>)
 800200e:	613b      	str	r3, [r7, #16]
      break;
 8002010:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002012:	693b      	ldr	r3, [r7, #16]
}
 8002014:	4618      	mov	r0, r3
 8002016:	371c      	adds	r7, #28
 8002018:	46bd      	mov	sp, r7
 800201a:	bc80      	pop	{r7}
 800201c:	4770      	bx	lr
 800201e:	bf00      	nop
 8002020:	40021000 	.word	0x40021000
 8002024:	007a1200 	.word	0x007a1200
 8002028:	080033d4 	.word	0x080033d4
 800202c:	080033e4 	.word	0x080033e4
 8002030:	003d0900 	.word	0x003d0900

08002034 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002034:	b480      	push	{r7}
 8002036:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002038:	4b02      	ldr	r3, [pc, #8]	@ (8002044 <HAL_RCC_GetHCLKFreq+0x10>)
 800203a:	681b      	ldr	r3, [r3, #0]
}
 800203c:	4618      	mov	r0, r3
 800203e:	46bd      	mov	sp, r7
 8002040:	bc80      	pop	{r7}
 8002042:	4770      	bx	lr
 8002044:	20000008 	.word	0x20000008

08002048 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800204c:	f7ff fff2 	bl	8002034 <HAL_RCC_GetHCLKFreq>
 8002050:	4602      	mov	r2, r0
 8002052:	4b05      	ldr	r3, [pc, #20]	@ (8002068 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002054:	685b      	ldr	r3, [r3, #4]
 8002056:	0a1b      	lsrs	r3, r3, #8
 8002058:	f003 0307 	and.w	r3, r3, #7
 800205c:	4903      	ldr	r1, [pc, #12]	@ (800206c <HAL_RCC_GetPCLK1Freq+0x24>)
 800205e:	5ccb      	ldrb	r3, [r1, r3]
 8002060:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002064:	4618      	mov	r0, r3
 8002066:	bd80      	pop	{r7, pc}
 8002068:	40021000 	.word	0x40021000
 800206c:	080033cc 	.word	0x080033cc

08002070 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002074:	f7ff ffde 	bl	8002034 <HAL_RCC_GetHCLKFreq>
 8002078:	4602      	mov	r2, r0
 800207a:	4b05      	ldr	r3, [pc, #20]	@ (8002090 <HAL_RCC_GetPCLK2Freq+0x20>)
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	0adb      	lsrs	r3, r3, #11
 8002080:	f003 0307 	and.w	r3, r3, #7
 8002084:	4903      	ldr	r1, [pc, #12]	@ (8002094 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002086:	5ccb      	ldrb	r3, [r1, r3]
 8002088:	fa22 f303 	lsr.w	r3, r2, r3
}
 800208c:	4618      	mov	r0, r3
 800208e:	bd80      	pop	{r7, pc}
 8002090:	40021000 	.word	0x40021000
 8002094:	080033cc 	.word	0x080033cc

08002098 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002098:	b480      	push	{r7}
 800209a:	b085      	sub	sp, #20
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80020a0:	4b0a      	ldr	r3, [pc, #40]	@ (80020cc <RCC_Delay+0x34>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4a0a      	ldr	r2, [pc, #40]	@ (80020d0 <RCC_Delay+0x38>)
 80020a6:	fba2 2303 	umull	r2, r3, r2, r3
 80020aa:	0a5b      	lsrs	r3, r3, #9
 80020ac:	687a      	ldr	r2, [r7, #4]
 80020ae:	fb02 f303 	mul.w	r3, r2, r3
 80020b2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80020b4:	bf00      	nop
  }
  while (Delay --);
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	1e5a      	subs	r2, r3, #1
 80020ba:	60fa      	str	r2, [r7, #12]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d1f9      	bne.n	80020b4 <RCC_Delay+0x1c>
}
 80020c0:	bf00      	nop
 80020c2:	bf00      	nop
 80020c4:	3714      	adds	r7, #20
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bc80      	pop	{r7}
 80020ca:	4770      	bx	lr
 80020cc:	20000008 	.word	0x20000008
 80020d0:	10624dd3 	.word	0x10624dd3

080020d4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b082      	sub	sp, #8
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d101      	bne.n	80020e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80020e2:	2301      	movs	r3, #1
 80020e4:	e042      	b.n	800216c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80020ec:	b2db      	uxtb	r3, r3
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d106      	bne.n	8002100 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2200      	movs	r2, #0
 80020f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80020fa:	6878      	ldr	r0, [r7, #4]
 80020fc:	f7fe fa4a 	bl	8000594 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2224      	movs	r2, #36	@ 0x24
 8002104:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	68da      	ldr	r2, [r3, #12]
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002116:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002118:	6878      	ldr	r0, [r7, #4]
 800211a:	f000 f971 	bl	8002400 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	691a      	ldr	r2, [r3, #16]
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800212c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	695a      	ldr	r2, [r3, #20]
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800213c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	68da      	ldr	r2, [r3, #12]
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800214c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	2200      	movs	r2, #0
 8002152:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2220      	movs	r2, #32
 8002158:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2220      	movs	r2, #32
 8002160:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2200      	movs	r2, #0
 8002168:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800216a:	2300      	movs	r3, #0
}
 800216c:	4618      	mov	r0, r3
 800216e:	3708      	adds	r7, #8
 8002170:	46bd      	mov	sp, r7
 8002172:	bd80      	pop	{r7, pc}

08002174 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b08a      	sub	sp, #40	@ 0x28
 8002178:	af02      	add	r7, sp, #8
 800217a:	60f8      	str	r0, [r7, #12]
 800217c:	60b9      	str	r1, [r7, #8]
 800217e:	603b      	str	r3, [r7, #0]
 8002180:	4613      	mov	r3, r2
 8002182:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002184:	2300      	movs	r3, #0
 8002186:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800218e:	b2db      	uxtb	r3, r3
 8002190:	2b20      	cmp	r3, #32
 8002192:	d175      	bne.n	8002280 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002194:	68bb      	ldr	r3, [r7, #8]
 8002196:	2b00      	cmp	r3, #0
 8002198:	d002      	beq.n	80021a0 <HAL_UART_Transmit+0x2c>
 800219a:	88fb      	ldrh	r3, [r7, #6]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d101      	bne.n	80021a4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80021a0:	2301      	movs	r3, #1
 80021a2:	e06e      	b.n	8002282 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	2200      	movs	r2, #0
 80021a8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	2221      	movs	r2, #33	@ 0x21
 80021ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80021b2:	f7fe fb79 	bl	80008a8 <HAL_GetTick>
 80021b6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	88fa      	ldrh	r2, [r7, #6]
 80021bc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	88fa      	ldrh	r2, [r7, #6]
 80021c2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	689b      	ldr	r3, [r3, #8]
 80021c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80021cc:	d108      	bne.n	80021e0 <HAL_UART_Transmit+0x6c>
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	691b      	ldr	r3, [r3, #16]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d104      	bne.n	80021e0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80021d6:	2300      	movs	r3, #0
 80021d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80021da:	68bb      	ldr	r3, [r7, #8]
 80021dc:	61bb      	str	r3, [r7, #24]
 80021de:	e003      	b.n	80021e8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80021e0:	68bb      	ldr	r3, [r7, #8]
 80021e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80021e4:	2300      	movs	r3, #0
 80021e6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80021e8:	e02e      	b.n	8002248 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	9300      	str	r3, [sp, #0]
 80021ee:	697b      	ldr	r3, [r7, #20]
 80021f0:	2200      	movs	r2, #0
 80021f2:	2180      	movs	r1, #128	@ 0x80
 80021f4:	68f8      	ldr	r0, [r7, #12]
 80021f6:	f000 f848 	bl	800228a <UART_WaitOnFlagUntilTimeout>
 80021fa:	4603      	mov	r3, r0
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d005      	beq.n	800220c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	2220      	movs	r2, #32
 8002204:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002208:	2303      	movs	r3, #3
 800220a:	e03a      	b.n	8002282 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800220c:	69fb      	ldr	r3, [r7, #28]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d10b      	bne.n	800222a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002212:	69bb      	ldr	r3, [r7, #24]
 8002214:	881b      	ldrh	r3, [r3, #0]
 8002216:	461a      	mov	r2, r3
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002220:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002222:	69bb      	ldr	r3, [r7, #24]
 8002224:	3302      	adds	r3, #2
 8002226:	61bb      	str	r3, [r7, #24]
 8002228:	e007      	b.n	800223a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800222a:	69fb      	ldr	r3, [r7, #28]
 800222c:	781a      	ldrb	r2, [r3, #0]
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002234:	69fb      	ldr	r3, [r7, #28]
 8002236:	3301      	adds	r3, #1
 8002238:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800223e:	b29b      	uxth	r3, r3
 8002240:	3b01      	subs	r3, #1
 8002242:	b29a      	uxth	r2, r3
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800224c:	b29b      	uxth	r3, r3
 800224e:	2b00      	cmp	r3, #0
 8002250:	d1cb      	bne.n	80021ea <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	9300      	str	r3, [sp, #0]
 8002256:	697b      	ldr	r3, [r7, #20]
 8002258:	2200      	movs	r2, #0
 800225a:	2140      	movs	r1, #64	@ 0x40
 800225c:	68f8      	ldr	r0, [r7, #12]
 800225e:	f000 f814 	bl	800228a <UART_WaitOnFlagUntilTimeout>
 8002262:	4603      	mov	r3, r0
 8002264:	2b00      	cmp	r3, #0
 8002266:	d005      	beq.n	8002274 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	2220      	movs	r2, #32
 800226c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002270:	2303      	movs	r3, #3
 8002272:	e006      	b.n	8002282 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	2220      	movs	r2, #32
 8002278:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800227c:	2300      	movs	r3, #0
 800227e:	e000      	b.n	8002282 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002280:	2302      	movs	r3, #2
  }
}
 8002282:	4618      	mov	r0, r3
 8002284:	3720      	adds	r7, #32
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}

0800228a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800228a:	b580      	push	{r7, lr}
 800228c:	b086      	sub	sp, #24
 800228e:	af00      	add	r7, sp, #0
 8002290:	60f8      	str	r0, [r7, #12]
 8002292:	60b9      	str	r1, [r7, #8]
 8002294:	603b      	str	r3, [r7, #0]
 8002296:	4613      	mov	r3, r2
 8002298:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800229a:	e03b      	b.n	8002314 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800229c:	6a3b      	ldr	r3, [r7, #32]
 800229e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022a2:	d037      	beq.n	8002314 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80022a4:	f7fe fb00 	bl	80008a8 <HAL_GetTick>
 80022a8:	4602      	mov	r2, r0
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	1ad3      	subs	r3, r2, r3
 80022ae:	6a3a      	ldr	r2, [r7, #32]
 80022b0:	429a      	cmp	r2, r3
 80022b2:	d302      	bcc.n	80022ba <UART_WaitOnFlagUntilTimeout+0x30>
 80022b4:	6a3b      	ldr	r3, [r7, #32]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d101      	bne.n	80022be <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80022ba:	2303      	movs	r3, #3
 80022bc:	e03a      	b.n	8002334 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	68db      	ldr	r3, [r3, #12]
 80022c4:	f003 0304 	and.w	r3, r3, #4
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d023      	beq.n	8002314 <UART_WaitOnFlagUntilTimeout+0x8a>
 80022cc:	68bb      	ldr	r3, [r7, #8]
 80022ce:	2b80      	cmp	r3, #128	@ 0x80
 80022d0:	d020      	beq.n	8002314 <UART_WaitOnFlagUntilTimeout+0x8a>
 80022d2:	68bb      	ldr	r3, [r7, #8]
 80022d4:	2b40      	cmp	r3, #64	@ 0x40
 80022d6:	d01d      	beq.n	8002314 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f003 0308 	and.w	r3, r3, #8
 80022e2:	2b08      	cmp	r3, #8
 80022e4:	d116      	bne.n	8002314 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80022e6:	2300      	movs	r3, #0
 80022e8:	617b      	str	r3, [r7, #20]
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	617b      	str	r3, [r7, #20]
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	617b      	str	r3, [r7, #20]
 80022fa:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80022fc:	68f8      	ldr	r0, [r7, #12]
 80022fe:	f000 f81d 	bl	800233c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	2208      	movs	r2, #8
 8002306:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	2200      	movs	r2, #0
 800230c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002310:	2301      	movs	r3, #1
 8002312:	e00f      	b.n	8002334 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	681a      	ldr	r2, [r3, #0]
 800231a:	68bb      	ldr	r3, [r7, #8]
 800231c:	4013      	ands	r3, r2
 800231e:	68ba      	ldr	r2, [r7, #8]
 8002320:	429a      	cmp	r2, r3
 8002322:	bf0c      	ite	eq
 8002324:	2301      	moveq	r3, #1
 8002326:	2300      	movne	r3, #0
 8002328:	b2db      	uxtb	r3, r3
 800232a:	461a      	mov	r2, r3
 800232c:	79fb      	ldrb	r3, [r7, #7]
 800232e:	429a      	cmp	r2, r3
 8002330:	d0b4      	beq.n	800229c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002332:	2300      	movs	r3, #0
}
 8002334:	4618      	mov	r0, r3
 8002336:	3718      	adds	r7, #24
 8002338:	46bd      	mov	sp, r7
 800233a:	bd80      	pop	{r7, pc}

0800233c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800233c:	b480      	push	{r7}
 800233e:	b095      	sub	sp, #84	@ 0x54
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	330c      	adds	r3, #12
 800234a:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800234c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800234e:	e853 3f00 	ldrex	r3, [r3]
 8002352:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002354:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002356:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800235a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	330c      	adds	r3, #12
 8002362:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002364:	643a      	str	r2, [r7, #64]	@ 0x40
 8002366:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002368:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800236a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800236c:	e841 2300 	strex	r3, r2, [r1]
 8002370:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002372:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002374:	2b00      	cmp	r3, #0
 8002376:	d1e5      	bne.n	8002344 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	3314      	adds	r3, #20
 800237e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002380:	6a3b      	ldr	r3, [r7, #32]
 8002382:	e853 3f00 	ldrex	r3, [r3]
 8002386:	61fb      	str	r3, [r7, #28]
   return(result);
 8002388:	69fb      	ldr	r3, [r7, #28]
 800238a:	f023 0301 	bic.w	r3, r3, #1
 800238e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	3314      	adds	r3, #20
 8002396:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002398:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800239a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800239c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800239e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80023a0:	e841 2300 	strex	r3, r2, [r1]
 80023a4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80023a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d1e5      	bne.n	8002378 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023b0:	2b01      	cmp	r3, #1
 80023b2:	d119      	bne.n	80023e8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	330c      	adds	r3, #12
 80023ba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	e853 3f00 	ldrex	r3, [r3]
 80023c2:	60bb      	str	r3, [r7, #8]
   return(result);
 80023c4:	68bb      	ldr	r3, [r7, #8]
 80023c6:	f023 0310 	bic.w	r3, r3, #16
 80023ca:	647b      	str	r3, [r7, #68]	@ 0x44
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	330c      	adds	r3, #12
 80023d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80023d4:	61ba      	str	r2, [r7, #24]
 80023d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80023d8:	6979      	ldr	r1, [r7, #20]
 80023da:	69ba      	ldr	r2, [r7, #24]
 80023dc:	e841 2300 	strex	r3, r2, [r1]
 80023e0:	613b      	str	r3, [r7, #16]
   return(result);
 80023e2:	693b      	ldr	r3, [r7, #16]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d1e5      	bne.n	80023b4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	2220      	movs	r2, #32
 80023ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2200      	movs	r2, #0
 80023f4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80023f6:	bf00      	nop
 80023f8:	3754      	adds	r7, #84	@ 0x54
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bc80      	pop	{r7}
 80023fe:	4770      	bx	lr

08002400 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b084      	sub	sp, #16
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	691b      	ldr	r3, [r3, #16]
 800240e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	68da      	ldr	r2, [r3, #12]
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	430a      	orrs	r2, r1
 800241c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	689a      	ldr	r2, [r3, #8]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	691b      	ldr	r3, [r3, #16]
 8002426:	431a      	orrs	r2, r3
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	695b      	ldr	r3, [r3, #20]
 800242c:	4313      	orrs	r3, r2
 800242e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	68db      	ldr	r3, [r3, #12]
 8002436:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800243a:	f023 030c 	bic.w	r3, r3, #12
 800243e:	687a      	ldr	r2, [r7, #4]
 8002440:	6812      	ldr	r2, [r2, #0]
 8002442:	68b9      	ldr	r1, [r7, #8]
 8002444:	430b      	orrs	r3, r1
 8002446:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	695b      	ldr	r3, [r3, #20]
 800244e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	699a      	ldr	r2, [r3, #24]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	430a      	orrs	r2, r1
 800245c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4a2c      	ldr	r2, [pc, #176]	@ (8002514 <UART_SetConfig+0x114>)
 8002464:	4293      	cmp	r3, r2
 8002466:	d103      	bne.n	8002470 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002468:	f7ff fe02 	bl	8002070 <HAL_RCC_GetPCLK2Freq>
 800246c:	60f8      	str	r0, [r7, #12]
 800246e:	e002      	b.n	8002476 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002470:	f7ff fdea 	bl	8002048 <HAL_RCC_GetPCLK1Freq>
 8002474:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002476:	68fa      	ldr	r2, [r7, #12]
 8002478:	4613      	mov	r3, r2
 800247a:	009b      	lsls	r3, r3, #2
 800247c:	4413      	add	r3, r2
 800247e:	009a      	lsls	r2, r3, #2
 8002480:	441a      	add	r2, r3
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	009b      	lsls	r3, r3, #2
 8002488:	fbb2 f3f3 	udiv	r3, r2, r3
 800248c:	4a22      	ldr	r2, [pc, #136]	@ (8002518 <UART_SetConfig+0x118>)
 800248e:	fba2 2303 	umull	r2, r3, r2, r3
 8002492:	095b      	lsrs	r3, r3, #5
 8002494:	0119      	lsls	r1, r3, #4
 8002496:	68fa      	ldr	r2, [r7, #12]
 8002498:	4613      	mov	r3, r2
 800249a:	009b      	lsls	r3, r3, #2
 800249c:	4413      	add	r3, r2
 800249e:	009a      	lsls	r2, r3, #2
 80024a0:	441a      	add	r2, r3
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	009b      	lsls	r3, r3, #2
 80024a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80024ac:	4b1a      	ldr	r3, [pc, #104]	@ (8002518 <UART_SetConfig+0x118>)
 80024ae:	fba3 0302 	umull	r0, r3, r3, r2
 80024b2:	095b      	lsrs	r3, r3, #5
 80024b4:	2064      	movs	r0, #100	@ 0x64
 80024b6:	fb00 f303 	mul.w	r3, r0, r3
 80024ba:	1ad3      	subs	r3, r2, r3
 80024bc:	011b      	lsls	r3, r3, #4
 80024be:	3332      	adds	r3, #50	@ 0x32
 80024c0:	4a15      	ldr	r2, [pc, #84]	@ (8002518 <UART_SetConfig+0x118>)
 80024c2:	fba2 2303 	umull	r2, r3, r2, r3
 80024c6:	095b      	lsrs	r3, r3, #5
 80024c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80024cc:	4419      	add	r1, r3
 80024ce:	68fa      	ldr	r2, [r7, #12]
 80024d0:	4613      	mov	r3, r2
 80024d2:	009b      	lsls	r3, r3, #2
 80024d4:	4413      	add	r3, r2
 80024d6:	009a      	lsls	r2, r3, #2
 80024d8:	441a      	add	r2, r3
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	009b      	lsls	r3, r3, #2
 80024e0:	fbb2 f2f3 	udiv	r2, r2, r3
 80024e4:	4b0c      	ldr	r3, [pc, #48]	@ (8002518 <UART_SetConfig+0x118>)
 80024e6:	fba3 0302 	umull	r0, r3, r3, r2
 80024ea:	095b      	lsrs	r3, r3, #5
 80024ec:	2064      	movs	r0, #100	@ 0x64
 80024ee:	fb00 f303 	mul.w	r3, r0, r3
 80024f2:	1ad3      	subs	r3, r2, r3
 80024f4:	011b      	lsls	r3, r3, #4
 80024f6:	3332      	adds	r3, #50	@ 0x32
 80024f8:	4a07      	ldr	r2, [pc, #28]	@ (8002518 <UART_SetConfig+0x118>)
 80024fa:	fba2 2303 	umull	r2, r3, r2, r3
 80024fe:	095b      	lsrs	r3, r3, #5
 8002500:	f003 020f 	and.w	r2, r3, #15
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	440a      	add	r2, r1
 800250a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800250c:	bf00      	nop
 800250e:	3710      	adds	r7, #16
 8002510:	46bd      	mov	sp, r7
 8002512:	bd80      	pop	{r7, pc}
 8002514:	40013800 	.word	0x40013800
 8002518:	51eb851f 	.word	0x51eb851f

0800251c <std>:
 800251c:	2300      	movs	r3, #0
 800251e:	b510      	push	{r4, lr}
 8002520:	4604      	mov	r4, r0
 8002522:	e9c0 3300 	strd	r3, r3, [r0]
 8002526:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800252a:	6083      	str	r3, [r0, #8]
 800252c:	8181      	strh	r1, [r0, #12]
 800252e:	6643      	str	r3, [r0, #100]	@ 0x64
 8002530:	81c2      	strh	r2, [r0, #14]
 8002532:	6183      	str	r3, [r0, #24]
 8002534:	4619      	mov	r1, r3
 8002536:	2208      	movs	r2, #8
 8002538:	305c      	adds	r0, #92	@ 0x5c
 800253a:	f000 f906 	bl	800274a <memset>
 800253e:	4b0d      	ldr	r3, [pc, #52]	@ (8002574 <std+0x58>)
 8002540:	6224      	str	r4, [r4, #32]
 8002542:	6263      	str	r3, [r4, #36]	@ 0x24
 8002544:	4b0c      	ldr	r3, [pc, #48]	@ (8002578 <std+0x5c>)
 8002546:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002548:	4b0c      	ldr	r3, [pc, #48]	@ (800257c <std+0x60>)
 800254a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800254c:	4b0c      	ldr	r3, [pc, #48]	@ (8002580 <std+0x64>)
 800254e:	6323      	str	r3, [r4, #48]	@ 0x30
 8002550:	4b0c      	ldr	r3, [pc, #48]	@ (8002584 <std+0x68>)
 8002552:	429c      	cmp	r4, r3
 8002554:	d006      	beq.n	8002564 <std+0x48>
 8002556:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800255a:	4294      	cmp	r4, r2
 800255c:	d002      	beq.n	8002564 <std+0x48>
 800255e:	33d0      	adds	r3, #208	@ 0xd0
 8002560:	429c      	cmp	r4, r3
 8002562:	d105      	bne.n	8002570 <std+0x54>
 8002564:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002568:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800256c:	f000 b966 	b.w	800283c <__retarget_lock_init_recursive>
 8002570:	bd10      	pop	{r4, pc}
 8002572:	bf00      	nop
 8002574:	080026c5 	.word	0x080026c5
 8002578:	080026e7 	.word	0x080026e7
 800257c:	0800271f 	.word	0x0800271f
 8002580:	08002743 	.word	0x08002743
 8002584:	20000144 	.word	0x20000144

08002588 <stdio_exit_handler>:
 8002588:	4a02      	ldr	r2, [pc, #8]	@ (8002594 <stdio_exit_handler+0xc>)
 800258a:	4903      	ldr	r1, [pc, #12]	@ (8002598 <stdio_exit_handler+0x10>)
 800258c:	4803      	ldr	r0, [pc, #12]	@ (800259c <stdio_exit_handler+0x14>)
 800258e:	f000 b869 	b.w	8002664 <_fwalk_sglue>
 8002592:	bf00      	nop
 8002594:	20000014 	.word	0x20000014
 8002598:	080030d1 	.word	0x080030d1
 800259c:	20000024 	.word	0x20000024

080025a0 <cleanup_stdio>:
 80025a0:	6841      	ldr	r1, [r0, #4]
 80025a2:	4b0c      	ldr	r3, [pc, #48]	@ (80025d4 <cleanup_stdio+0x34>)
 80025a4:	b510      	push	{r4, lr}
 80025a6:	4299      	cmp	r1, r3
 80025a8:	4604      	mov	r4, r0
 80025aa:	d001      	beq.n	80025b0 <cleanup_stdio+0x10>
 80025ac:	f000 fd90 	bl	80030d0 <_fflush_r>
 80025b0:	68a1      	ldr	r1, [r4, #8]
 80025b2:	4b09      	ldr	r3, [pc, #36]	@ (80025d8 <cleanup_stdio+0x38>)
 80025b4:	4299      	cmp	r1, r3
 80025b6:	d002      	beq.n	80025be <cleanup_stdio+0x1e>
 80025b8:	4620      	mov	r0, r4
 80025ba:	f000 fd89 	bl	80030d0 <_fflush_r>
 80025be:	68e1      	ldr	r1, [r4, #12]
 80025c0:	4b06      	ldr	r3, [pc, #24]	@ (80025dc <cleanup_stdio+0x3c>)
 80025c2:	4299      	cmp	r1, r3
 80025c4:	d004      	beq.n	80025d0 <cleanup_stdio+0x30>
 80025c6:	4620      	mov	r0, r4
 80025c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80025cc:	f000 bd80 	b.w	80030d0 <_fflush_r>
 80025d0:	bd10      	pop	{r4, pc}
 80025d2:	bf00      	nop
 80025d4:	20000144 	.word	0x20000144
 80025d8:	200001ac 	.word	0x200001ac
 80025dc:	20000214 	.word	0x20000214

080025e0 <global_stdio_init.part.0>:
 80025e0:	b510      	push	{r4, lr}
 80025e2:	4b0b      	ldr	r3, [pc, #44]	@ (8002610 <global_stdio_init.part.0+0x30>)
 80025e4:	4c0b      	ldr	r4, [pc, #44]	@ (8002614 <global_stdio_init.part.0+0x34>)
 80025e6:	4a0c      	ldr	r2, [pc, #48]	@ (8002618 <global_stdio_init.part.0+0x38>)
 80025e8:	4620      	mov	r0, r4
 80025ea:	601a      	str	r2, [r3, #0]
 80025ec:	2104      	movs	r1, #4
 80025ee:	2200      	movs	r2, #0
 80025f0:	f7ff ff94 	bl	800251c <std>
 80025f4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80025f8:	2201      	movs	r2, #1
 80025fa:	2109      	movs	r1, #9
 80025fc:	f7ff ff8e 	bl	800251c <std>
 8002600:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002604:	2202      	movs	r2, #2
 8002606:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800260a:	2112      	movs	r1, #18
 800260c:	f7ff bf86 	b.w	800251c <std>
 8002610:	2000027c 	.word	0x2000027c
 8002614:	20000144 	.word	0x20000144
 8002618:	08002589 	.word	0x08002589

0800261c <__sfp_lock_acquire>:
 800261c:	4801      	ldr	r0, [pc, #4]	@ (8002624 <__sfp_lock_acquire+0x8>)
 800261e:	f000 b90e 	b.w	800283e <__retarget_lock_acquire_recursive>
 8002622:	bf00      	nop
 8002624:	20000285 	.word	0x20000285

08002628 <__sfp_lock_release>:
 8002628:	4801      	ldr	r0, [pc, #4]	@ (8002630 <__sfp_lock_release+0x8>)
 800262a:	f000 b909 	b.w	8002840 <__retarget_lock_release_recursive>
 800262e:	bf00      	nop
 8002630:	20000285 	.word	0x20000285

08002634 <__sinit>:
 8002634:	b510      	push	{r4, lr}
 8002636:	4604      	mov	r4, r0
 8002638:	f7ff fff0 	bl	800261c <__sfp_lock_acquire>
 800263c:	6a23      	ldr	r3, [r4, #32]
 800263e:	b11b      	cbz	r3, 8002648 <__sinit+0x14>
 8002640:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002644:	f7ff bff0 	b.w	8002628 <__sfp_lock_release>
 8002648:	4b04      	ldr	r3, [pc, #16]	@ (800265c <__sinit+0x28>)
 800264a:	6223      	str	r3, [r4, #32]
 800264c:	4b04      	ldr	r3, [pc, #16]	@ (8002660 <__sinit+0x2c>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d1f5      	bne.n	8002640 <__sinit+0xc>
 8002654:	f7ff ffc4 	bl	80025e0 <global_stdio_init.part.0>
 8002658:	e7f2      	b.n	8002640 <__sinit+0xc>
 800265a:	bf00      	nop
 800265c:	080025a1 	.word	0x080025a1
 8002660:	2000027c 	.word	0x2000027c

08002664 <_fwalk_sglue>:
 8002664:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002668:	4607      	mov	r7, r0
 800266a:	4688      	mov	r8, r1
 800266c:	4614      	mov	r4, r2
 800266e:	2600      	movs	r6, #0
 8002670:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002674:	f1b9 0901 	subs.w	r9, r9, #1
 8002678:	d505      	bpl.n	8002686 <_fwalk_sglue+0x22>
 800267a:	6824      	ldr	r4, [r4, #0]
 800267c:	2c00      	cmp	r4, #0
 800267e:	d1f7      	bne.n	8002670 <_fwalk_sglue+0xc>
 8002680:	4630      	mov	r0, r6
 8002682:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002686:	89ab      	ldrh	r3, [r5, #12]
 8002688:	2b01      	cmp	r3, #1
 800268a:	d907      	bls.n	800269c <_fwalk_sglue+0x38>
 800268c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002690:	3301      	adds	r3, #1
 8002692:	d003      	beq.n	800269c <_fwalk_sglue+0x38>
 8002694:	4629      	mov	r1, r5
 8002696:	4638      	mov	r0, r7
 8002698:	47c0      	blx	r8
 800269a:	4306      	orrs	r6, r0
 800269c:	3568      	adds	r5, #104	@ 0x68
 800269e:	e7e9      	b.n	8002674 <_fwalk_sglue+0x10>

080026a0 <iprintf>:
 80026a0:	b40f      	push	{r0, r1, r2, r3}
 80026a2:	b507      	push	{r0, r1, r2, lr}
 80026a4:	4906      	ldr	r1, [pc, #24]	@ (80026c0 <iprintf+0x20>)
 80026a6:	ab04      	add	r3, sp, #16
 80026a8:	6808      	ldr	r0, [r1, #0]
 80026aa:	f853 2b04 	ldr.w	r2, [r3], #4
 80026ae:	6881      	ldr	r1, [r0, #8]
 80026b0:	9301      	str	r3, [sp, #4]
 80026b2:	f000 f9e5 	bl	8002a80 <_vfiprintf_r>
 80026b6:	b003      	add	sp, #12
 80026b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80026bc:	b004      	add	sp, #16
 80026be:	4770      	bx	lr
 80026c0:	20000020 	.word	0x20000020

080026c4 <__sread>:
 80026c4:	b510      	push	{r4, lr}
 80026c6:	460c      	mov	r4, r1
 80026c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80026cc:	f000 f868 	bl	80027a0 <_read_r>
 80026d0:	2800      	cmp	r0, #0
 80026d2:	bfab      	itete	ge
 80026d4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80026d6:	89a3      	ldrhlt	r3, [r4, #12]
 80026d8:	181b      	addge	r3, r3, r0
 80026da:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80026de:	bfac      	ite	ge
 80026e0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80026e2:	81a3      	strhlt	r3, [r4, #12]
 80026e4:	bd10      	pop	{r4, pc}

080026e6 <__swrite>:
 80026e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80026ea:	461f      	mov	r7, r3
 80026ec:	898b      	ldrh	r3, [r1, #12]
 80026ee:	4605      	mov	r5, r0
 80026f0:	05db      	lsls	r3, r3, #23
 80026f2:	460c      	mov	r4, r1
 80026f4:	4616      	mov	r6, r2
 80026f6:	d505      	bpl.n	8002704 <__swrite+0x1e>
 80026f8:	2302      	movs	r3, #2
 80026fa:	2200      	movs	r2, #0
 80026fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002700:	f000 f83c 	bl	800277c <_lseek_r>
 8002704:	89a3      	ldrh	r3, [r4, #12]
 8002706:	4632      	mov	r2, r6
 8002708:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800270c:	81a3      	strh	r3, [r4, #12]
 800270e:	4628      	mov	r0, r5
 8002710:	463b      	mov	r3, r7
 8002712:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002716:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800271a:	f000 b853 	b.w	80027c4 <_write_r>

0800271e <__sseek>:
 800271e:	b510      	push	{r4, lr}
 8002720:	460c      	mov	r4, r1
 8002722:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002726:	f000 f829 	bl	800277c <_lseek_r>
 800272a:	1c43      	adds	r3, r0, #1
 800272c:	89a3      	ldrh	r3, [r4, #12]
 800272e:	bf15      	itete	ne
 8002730:	6560      	strne	r0, [r4, #84]	@ 0x54
 8002732:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002736:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800273a:	81a3      	strheq	r3, [r4, #12]
 800273c:	bf18      	it	ne
 800273e:	81a3      	strhne	r3, [r4, #12]
 8002740:	bd10      	pop	{r4, pc}

08002742 <__sclose>:
 8002742:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002746:	f000 b809 	b.w	800275c <_close_r>

0800274a <memset>:
 800274a:	4603      	mov	r3, r0
 800274c:	4402      	add	r2, r0
 800274e:	4293      	cmp	r3, r2
 8002750:	d100      	bne.n	8002754 <memset+0xa>
 8002752:	4770      	bx	lr
 8002754:	f803 1b01 	strb.w	r1, [r3], #1
 8002758:	e7f9      	b.n	800274e <memset+0x4>
	...

0800275c <_close_r>:
 800275c:	b538      	push	{r3, r4, r5, lr}
 800275e:	2300      	movs	r3, #0
 8002760:	4d05      	ldr	r5, [pc, #20]	@ (8002778 <_close_r+0x1c>)
 8002762:	4604      	mov	r4, r0
 8002764:	4608      	mov	r0, r1
 8002766:	602b      	str	r3, [r5, #0]
 8002768:	f7fd ffb3 	bl	80006d2 <_close>
 800276c:	1c43      	adds	r3, r0, #1
 800276e:	d102      	bne.n	8002776 <_close_r+0x1a>
 8002770:	682b      	ldr	r3, [r5, #0]
 8002772:	b103      	cbz	r3, 8002776 <_close_r+0x1a>
 8002774:	6023      	str	r3, [r4, #0]
 8002776:	bd38      	pop	{r3, r4, r5, pc}
 8002778:	20000280 	.word	0x20000280

0800277c <_lseek_r>:
 800277c:	b538      	push	{r3, r4, r5, lr}
 800277e:	4604      	mov	r4, r0
 8002780:	4608      	mov	r0, r1
 8002782:	4611      	mov	r1, r2
 8002784:	2200      	movs	r2, #0
 8002786:	4d05      	ldr	r5, [pc, #20]	@ (800279c <_lseek_r+0x20>)
 8002788:	602a      	str	r2, [r5, #0]
 800278a:	461a      	mov	r2, r3
 800278c:	f7fd ffc5 	bl	800071a <_lseek>
 8002790:	1c43      	adds	r3, r0, #1
 8002792:	d102      	bne.n	800279a <_lseek_r+0x1e>
 8002794:	682b      	ldr	r3, [r5, #0]
 8002796:	b103      	cbz	r3, 800279a <_lseek_r+0x1e>
 8002798:	6023      	str	r3, [r4, #0]
 800279a:	bd38      	pop	{r3, r4, r5, pc}
 800279c:	20000280 	.word	0x20000280

080027a0 <_read_r>:
 80027a0:	b538      	push	{r3, r4, r5, lr}
 80027a2:	4604      	mov	r4, r0
 80027a4:	4608      	mov	r0, r1
 80027a6:	4611      	mov	r1, r2
 80027a8:	2200      	movs	r2, #0
 80027aa:	4d05      	ldr	r5, [pc, #20]	@ (80027c0 <_read_r+0x20>)
 80027ac:	602a      	str	r2, [r5, #0]
 80027ae:	461a      	mov	r2, r3
 80027b0:	f7fd ff72 	bl	8000698 <_read>
 80027b4:	1c43      	adds	r3, r0, #1
 80027b6:	d102      	bne.n	80027be <_read_r+0x1e>
 80027b8:	682b      	ldr	r3, [r5, #0]
 80027ba:	b103      	cbz	r3, 80027be <_read_r+0x1e>
 80027bc:	6023      	str	r3, [r4, #0]
 80027be:	bd38      	pop	{r3, r4, r5, pc}
 80027c0:	20000280 	.word	0x20000280

080027c4 <_write_r>:
 80027c4:	b538      	push	{r3, r4, r5, lr}
 80027c6:	4604      	mov	r4, r0
 80027c8:	4608      	mov	r0, r1
 80027ca:	4611      	mov	r1, r2
 80027cc:	2200      	movs	r2, #0
 80027ce:	4d05      	ldr	r5, [pc, #20]	@ (80027e4 <_write_r+0x20>)
 80027d0:	602a      	str	r2, [r5, #0]
 80027d2:	461a      	mov	r2, r3
 80027d4:	f7fd fcba 	bl	800014c <_write>
 80027d8:	1c43      	adds	r3, r0, #1
 80027da:	d102      	bne.n	80027e2 <_write_r+0x1e>
 80027dc:	682b      	ldr	r3, [r5, #0]
 80027de:	b103      	cbz	r3, 80027e2 <_write_r+0x1e>
 80027e0:	6023      	str	r3, [r4, #0]
 80027e2:	bd38      	pop	{r3, r4, r5, pc}
 80027e4:	20000280 	.word	0x20000280

080027e8 <__errno>:
 80027e8:	4b01      	ldr	r3, [pc, #4]	@ (80027f0 <__errno+0x8>)
 80027ea:	6818      	ldr	r0, [r3, #0]
 80027ec:	4770      	bx	lr
 80027ee:	bf00      	nop
 80027f0:	20000020 	.word	0x20000020

080027f4 <__libc_init_array>:
 80027f4:	b570      	push	{r4, r5, r6, lr}
 80027f6:	2600      	movs	r6, #0
 80027f8:	4d0c      	ldr	r5, [pc, #48]	@ (800282c <__libc_init_array+0x38>)
 80027fa:	4c0d      	ldr	r4, [pc, #52]	@ (8002830 <__libc_init_array+0x3c>)
 80027fc:	1b64      	subs	r4, r4, r5
 80027fe:	10a4      	asrs	r4, r4, #2
 8002800:	42a6      	cmp	r6, r4
 8002802:	d109      	bne.n	8002818 <__libc_init_array+0x24>
 8002804:	f000 fdc2 	bl	800338c <_init>
 8002808:	2600      	movs	r6, #0
 800280a:	4d0a      	ldr	r5, [pc, #40]	@ (8002834 <__libc_init_array+0x40>)
 800280c:	4c0a      	ldr	r4, [pc, #40]	@ (8002838 <__libc_init_array+0x44>)
 800280e:	1b64      	subs	r4, r4, r5
 8002810:	10a4      	asrs	r4, r4, #2
 8002812:	42a6      	cmp	r6, r4
 8002814:	d105      	bne.n	8002822 <__libc_init_array+0x2e>
 8002816:	bd70      	pop	{r4, r5, r6, pc}
 8002818:	f855 3b04 	ldr.w	r3, [r5], #4
 800281c:	4798      	blx	r3
 800281e:	3601      	adds	r6, #1
 8002820:	e7ee      	b.n	8002800 <__libc_init_array+0xc>
 8002822:	f855 3b04 	ldr.w	r3, [r5], #4
 8002826:	4798      	blx	r3
 8002828:	3601      	adds	r6, #1
 800282a:	e7f2      	b.n	8002812 <__libc_init_array+0x1e>
 800282c:	0800341c 	.word	0x0800341c
 8002830:	0800341c 	.word	0x0800341c
 8002834:	0800341c 	.word	0x0800341c
 8002838:	08003420 	.word	0x08003420

0800283c <__retarget_lock_init_recursive>:
 800283c:	4770      	bx	lr

0800283e <__retarget_lock_acquire_recursive>:
 800283e:	4770      	bx	lr

08002840 <__retarget_lock_release_recursive>:
 8002840:	4770      	bx	lr
	...

08002844 <_free_r>:
 8002844:	b538      	push	{r3, r4, r5, lr}
 8002846:	4605      	mov	r5, r0
 8002848:	2900      	cmp	r1, #0
 800284a:	d040      	beq.n	80028ce <_free_r+0x8a>
 800284c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002850:	1f0c      	subs	r4, r1, #4
 8002852:	2b00      	cmp	r3, #0
 8002854:	bfb8      	it	lt
 8002856:	18e4      	addlt	r4, r4, r3
 8002858:	f000 f8de 	bl	8002a18 <__malloc_lock>
 800285c:	4a1c      	ldr	r2, [pc, #112]	@ (80028d0 <_free_r+0x8c>)
 800285e:	6813      	ldr	r3, [r2, #0]
 8002860:	b933      	cbnz	r3, 8002870 <_free_r+0x2c>
 8002862:	6063      	str	r3, [r4, #4]
 8002864:	6014      	str	r4, [r2, #0]
 8002866:	4628      	mov	r0, r5
 8002868:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800286c:	f000 b8da 	b.w	8002a24 <__malloc_unlock>
 8002870:	42a3      	cmp	r3, r4
 8002872:	d908      	bls.n	8002886 <_free_r+0x42>
 8002874:	6820      	ldr	r0, [r4, #0]
 8002876:	1821      	adds	r1, r4, r0
 8002878:	428b      	cmp	r3, r1
 800287a:	bf01      	itttt	eq
 800287c:	6819      	ldreq	r1, [r3, #0]
 800287e:	685b      	ldreq	r3, [r3, #4]
 8002880:	1809      	addeq	r1, r1, r0
 8002882:	6021      	streq	r1, [r4, #0]
 8002884:	e7ed      	b.n	8002862 <_free_r+0x1e>
 8002886:	461a      	mov	r2, r3
 8002888:	685b      	ldr	r3, [r3, #4]
 800288a:	b10b      	cbz	r3, 8002890 <_free_r+0x4c>
 800288c:	42a3      	cmp	r3, r4
 800288e:	d9fa      	bls.n	8002886 <_free_r+0x42>
 8002890:	6811      	ldr	r1, [r2, #0]
 8002892:	1850      	adds	r0, r2, r1
 8002894:	42a0      	cmp	r0, r4
 8002896:	d10b      	bne.n	80028b0 <_free_r+0x6c>
 8002898:	6820      	ldr	r0, [r4, #0]
 800289a:	4401      	add	r1, r0
 800289c:	1850      	adds	r0, r2, r1
 800289e:	4283      	cmp	r3, r0
 80028a0:	6011      	str	r1, [r2, #0]
 80028a2:	d1e0      	bne.n	8002866 <_free_r+0x22>
 80028a4:	6818      	ldr	r0, [r3, #0]
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	4408      	add	r0, r1
 80028aa:	6010      	str	r0, [r2, #0]
 80028ac:	6053      	str	r3, [r2, #4]
 80028ae:	e7da      	b.n	8002866 <_free_r+0x22>
 80028b0:	d902      	bls.n	80028b8 <_free_r+0x74>
 80028b2:	230c      	movs	r3, #12
 80028b4:	602b      	str	r3, [r5, #0]
 80028b6:	e7d6      	b.n	8002866 <_free_r+0x22>
 80028b8:	6820      	ldr	r0, [r4, #0]
 80028ba:	1821      	adds	r1, r4, r0
 80028bc:	428b      	cmp	r3, r1
 80028be:	bf01      	itttt	eq
 80028c0:	6819      	ldreq	r1, [r3, #0]
 80028c2:	685b      	ldreq	r3, [r3, #4]
 80028c4:	1809      	addeq	r1, r1, r0
 80028c6:	6021      	streq	r1, [r4, #0]
 80028c8:	6063      	str	r3, [r4, #4]
 80028ca:	6054      	str	r4, [r2, #4]
 80028cc:	e7cb      	b.n	8002866 <_free_r+0x22>
 80028ce:	bd38      	pop	{r3, r4, r5, pc}
 80028d0:	2000028c 	.word	0x2000028c

080028d4 <sbrk_aligned>:
 80028d4:	b570      	push	{r4, r5, r6, lr}
 80028d6:	4e0f      	ldr	r6, [pc, #60]	@ (8002914 <sbrk_aligned+0x40>)
 80028d8:	460c      	mov	r4, r1
 80028da:	6831      	ldr	r1, [r6, #0]
 80028dc:	4605      	mov	r5, r0
 80028de:	b911      	cbnz	r1, 80028e6 <sbrk_aligned+0x12>
 80028e0:	f000 fcb2 	bl	8003248 <_sbrk_r>
 80028e4:	6030      	str	r0, [r6, #0]
 80028e6:	4621      	mov	r1, r4
 80028e8:	4628      	mov	r0, r5
 80028ea:	f000 fcad 	bl	8003248 <_sbrk_r>
 80028ee:	1c43      	adds	r3, r0, #1
 80028f0:	d103      	bne.n	80028fa <sbrk_aligned+0x26>
 80028f2:	f04f 34ff 	mov.w	r4, #4294967295
 80028f6:	4620      	mov	r0, r4
 80028f8:	bd70      	pop	{r4, r5, r6, pc}
 80028fa:	1cc4      	adds	r4, r0, #3
 80028fc:	f024 0403 	bic.w	r4, r4, #3
 8002900:	42a0      	cmp	r0, r4
 8002902:	d0f8      	beq.n	80028f6 <sbrk_aligned+0x22>
 8002904:	1a21      	subs	r1, r4, r0
 8002906:	4628      	mov	r0, r5
 8002908:	f000 fc9e 	bl	8003248 <_sbrk_r>
 800290c:	3001      	adds	r0, #1
 800290e:	d1f2      	bne.n	80028f6 <sbrk_aligned+0x22>
 8002910:	e7ef      	b.n	80028f2 <sbrk_aligned+0x1e>
 8002912:	bf00      	nop
 8002914:	20000288 	.word	0x20000288

08002918 <_malloc_r>:
 8002918:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800291c:	1ccd      	adds	r5, r1, #3
 800291e:	f025 0503 	bic.w	r5, r5, #3
 8002922:	3508      	adds	r5, #8
 8002924:	2d0c      	cmp	r5, #12
 8002926:	bf38      	it	cc
 8002928:	250c      	movcc	r5, #12
 800292a:	2d00      	cmp	r5, #0
 800292c:	4606      	mov	r6, r0
 800292e:	db01      	blt.n	8002934 <_malloc_r+0x1c>
 8002930:	42a9      	cmp	r1, r5
 8002932:	d904      	bls.n	800293e <_malloc_r+0x26>
 8002934:	230c      	movs	r3, #12
 8002936:	6033      	str	r3, [r6, #0]
 8002938:	2000      	movs	r0, #0
 800293a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800293e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002a14 <_malloc_r+0xfc>
 8002942:	f000 f869 	bl	8002a18 <__malloc_lock>
 8002946:	f8d8 3000 	ldr.w	r3, [r8]
 800294a:	461c      	mov	r4, r3
 800294c:	bb44      	cbnz	r4, 80029a0 <_malloc_r+0x88>
 800294e:	4629      	mov	r1, r5
 8002950:	4630      	mov	r0, r6
 8002952:	f7ff ffbf 	bl	80028d4 <sbrk_aligned>
 8002956:	1c43      	adds	r3, r0, #1
 8002958:	4604      	mov	r4, r0
 800295a:	d158      	bne.n	8002a0e <_malloc_r+0xf6>
 800295c:	f8d8 4000 	ldr.w	r4, [r8]
 8002960:	4627      	mov	r7, r4
 8002962:	2f00      	cmp	r7, #0
 8002964:	d143      	bne.n	80029ee <_malloc_r+0xd6>
 8002966:	2c00      	cmp	r4, #0
 8002968:	d04b      	beq.n	8002a02 <_malloc_r+0xea>
 800296a:	6823      	ldr	r3, [r4, #0]
 800296c:	4639      	mov	r1, r7
 800296e:	4630      	mov	r0, r6
 8002970:	eb04 0903 	add.w	r9, r4, r3
 8002974:	f000 fc68 	bl	8003248 <_sbrk_r>
 8002978:	4581      	cmp	r9, r0
 800297a:	d142      	bne.n	8002a02 <_malloc_r+0xea>
 800297c:	6821      	ldr	r1, [r4, #0]
 800297e:	4630      	mov	r0, r6
 8002980:	1a6d      	subs	r5, r5, r1
 8002982:	4629      	mov	r1, r5
 8002984:	f7ff ffa6 	bl	80028d4 <sbrk_aligned>
 8002988:	3001      	adds	r0, #1
 800298a:	d03a      	beq.n	8002a02 <_malloc_r+0xea>
 800298c:	6823      	ldr	r3, [r4, #0]
 800298e:	442b      	add	r3, r5
 8002990:	6023      	str	r3, [r4, #0]
 8002992:	f8d8 3000 	ldr.w	r3, [r8]
 8002996:	685a      	ldr	r2, [r3, #4]
 8002998:	bb62      	cbnz	r2, 80029f4 <_malloc_r+0xdc>
 800299a:	f8c8 7000 	str.w	r7, [r8]
 800299e:	e00f      	b.n	80029c0 <_malloc_r+0xa8>
 80029a0:	6822      	ldr	r2, [r4, #0]
 80029a2:	1b52      	subs	r2, r2, r5
 80029a4:	d420      	bmi.n	80029e8 <_malloc_r+0xd0>
 80029a6:	2a0b      	cmp	r2, #11
 80029a8:	d917      	bls.n	80029da <_malloc_r+0xc2>
 80029aa:	1961      	adds	r1, r4, r5
 80029ac:	42a3      	cmp	r3, r4
 80029ae:	6025      	str	r5, [r4, #0]
 80029b0:	bf18      	it	ne
 80029b2:	6059      	strne	r1, [r3, #4]
 80029b4:	6863      	ldr	r3, [r4, #4]
 80029b6:	bf08      	it	eq
 80029b8:	f8c8 1000 	streq.w	r1, [r8]
 80029bc:	5162      	str	r2, [r4, r5]
 80029be:	604b      	str	r3, [r1, #4]
 80029c0:	4630      	mov	r0, r6
 80029c2:	f000 f82f 	bl	8002a24 <__malloc_unlock>
 80029c6:	f104 000b 	add.w	r0, r4, #11
 80029ca:	1d23      	adds	r3, r4, #4
 80029cc:	f020 0007 	bic.w	r0, r0, #7
 80029d0:	1ac2      	subs	r2, r0, r3
 80029d2:	bf1c      	itt	ne
 80029d4:	1a1b      	subne	r3, r3, r0
 80029d6:	50a3      	strne	r3, [r4, r2]
 80029d8:	e7af      	b.n	800293a <_malloc_r+0x22>
 80029da:	6862      	ldr	r2, [r4, #4]
 80029dc:	42a3      	cmp	r3, r4
 80029de:	bf0c      	ite	eq
 80029e0:	f8c8 2000 	streq.w	r2, [r8]
 80029e4:	605a      	strne	r2, [r3, #4]
 80029e6:	e7eb      	b.n	80029c0 <_malloc_r+0xa8>
 80029e8:	4623      	mov	r3, r4
 80029ea:	6864      	ldr	r4, [r4, #4]
 80029ec:	e7ae      	b.n	800294c <_malloc_r+0x34>
 80029ee:	463c      	mov	r4, r7
 80029f0:	687f      	ldr	r7, [r7, #4]
 80029f2:	e7b6      	b.n	8002962 <_malloc_r+0x4a>
 80029f4:	461a      	mov	r2, r3
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	42a3      	cmp	r3, r4
 80029fa:	d1fb      	bne.n	80029f4 <_malloc_r+0xdc>
 80029fc:	2300      	movs	r3, #0
 80029fe:	6053      	str	r3, [r2, #4]
 8002a00:	e7de      	b.n	80029c0 <_malloc_r+0xa8>
 8002a02:	230c      	movs	r3, #12
 8002a04:	4630      	mov	r0, r6
 8002a06:	6033      	str	r3, [r6, #0]
 8002a08:	f000 f80c 	bl	8002a24 <__malloc_unlock>
 8002a0c:	e794      	b.n	8002938 <_malloc_r+0x20>
 8002a0e:	6005      	str	r5, [r0, #0]
 8002a10:	e7d6      	b.n	80029c0 <_malloc_r+0xa8>
 8002a12:	bf00      	nop
 8002a14:	2000028c 	.word	0x2000028c

08002a18 <__malloc_lock>:
 8002a18:	4801      	ldr	r0, [pc, #4]	@ (8002a20 <__malloc_lock+0x8>)
 8002a1a:	f7ff bf10 	b.w	800283e <__retarget_lock_acquire_recursive>
 8002a1e:	bf00      	nop
 8002a20:	20000284 	.word	0x20000284

08002a24 <__malloc_unlock>:
 8002a24:	4801      	ldr	r0, [pc, #4]	@ (8002a2c <__malloc_unlock+0x8>)
 8002a26:	f7ff bf0b 	b.w	8002840 <__retarget_lock_release_recursive>
 8002a2a:	bf00      	nop
 8002a2c:	20000284 	.word	0x20000284

08002a30 <__sfputc_r>:
 8002a30:	6893      	ldr	r3, [r2, #8]
 8002a32:	b410      	push	{r4}
 8002a34:	3b01      	subs	r3, #1
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	6093      	str	r3, [r2, #8]
 8002a3a:	da07      	bge.n	8002a4c <__sfputc_r+0x1c>
 8002a3c:	6994      	ldr	r4, [r2, #24]
 8002a3e:	42a3      	cmp	r3, r4
 8002a40:	db01      	blt.n	8002a46 <__sfputc_r+0x16>
 8002a42:	290a      	cmp	r1, #10
 8002a44:	d102      	bne.n	8002a4c <__sfputc_r+0x1c>
 8002a46:	bc10      	pop	{r4}
 8002a48:	f000 bb6a 	b.w	8003120 <__swbuf_r>
 8002a4c:	6813      	ldr	r3, [r2, #0]
 8002a4e:	1c58      	adds	r0, r3, #1
 8002a50:	6010      	str	r0, [r2, #0]
 8002a52:	7019      	strb	r1, [r3, #0]
 8002a54:	4608      	mov	r0, r1
 8002a56:	bc10      	pop	{r4}
 8002a58:	4770      	bx	lr

08002a5a <__sfputs_r>:
 8002a5a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a5c:	4606      	mov	r6, r0
 8002a5e:	460f      	mov	r7, r1
 8002a60:	4614      	mov	r4, r2
 8002a62:	18d5      	adds	r5, r2, r3
 8002a64:	42ac      	cmp	r4, r5
 8002a66:	d101      	bne.n	8002a6c <__sfputs_r+0x12>
 8002a68:	2000      	movs	r0, #0
 8002a6a:	e007      	b.n	8002a7c <__sfputs_r+0x22>
 8002a6c:	463a      	mov	r2, r7
 8002a6e:	4630      	mov	r0, r6
 8002a70:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002a74:	f7ff ffdc 	bl	8002a30 <__sfputc_r>
 8002a78:	1c43      	adds	r3, r0, #1
 8002a7a:	d1f3      	bne.n	8002a64 <__sfputs_r+0xa>
 8002a7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002a80 <_vfiprintf_r>:
 8002a80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002a84:	460d      	mov	r5, r1
 8002a86:	4614      	mov	r4, r2
 8002a88:	4698      	mov	r8, r3
 8002a8a:	4606      	mov	r6, r0
 8002a8c:	b09d      	sub	sp, #116	@ 0x74
 8002a8e:	b118      	cbz	r0, 8002a98 <_vfiprintf_r+0x18>
 8002a90:	6a03      	ldr	r3, [r0, #32]
 8002a92:	b90b      	cbnz	r3, 8002a98 <_vfiprintf_r+0x18>
 8002a94:	f7ff fdce 	bl	8002634 <__sinit>
 8002a98:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002a9a:	07d9      	lsls	r1, r3, #31
 8002a9c:	d405      	bmi.n	8002aaa <_vfiprintf_r+0x2a>
 8002a9e:	89ab      	ldrh	r3, [r5, #12]
 8002aa0:	059a      	lsls	r2, r3, #22
 8002aa2:	d402      	bmi.n	8002aaa <_vfiprintf_r+0x2a>
 8002aa4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002aa6:	f7ff feca 	bl	800283e <__retarget_lock_acquire_recursive>
 8002aaa:	89ab      	ldrh	r3, [r5, #12]
 8002aac:	071b      	lsls	r3, r3, #28
 8002aae:	d501      	bpl.n	8002ab4 <_vfiprintf_r+0x34>
 8002ab0:	692b      	ldr	r3, [r5, #16]
 8002ab2:	b99b      	cbnz	r3, 8002adc <_vfiprintf_r+0x5c>
 8002ab4:	4629      	mov	r1, r5
 8002ab6:	4630      	mov	r0, r6
 8002ab8:	f000 fb70 	bl	800319c <__swsetup_r>
 8002abc:	b170      	cbz	r0, 8002adc <_vfiprintf_r+0x5c>
 8002abe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002ac0:	07dc      	lsls	r4, r3, #31
 8002ac2:	d504      	bpl.n	8002ace <_vfiprintf_r+0x4e>
 8002ac4:	f04f 30ff 	mov.w	r0, #4294967295
 8002ac8:	b01d      	add	sp, #116	@ 0x74
 8002aca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002ace:	89ab      	ldrh	r3, [r5, #12]
 8002ad0:	0598      	lsls	r0, r3, #22
 8002ad2:	d4f7      	bmi.n	8002ac4 <_vfiprintf_r+0x44>
 8002ad4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002ad6:	f7ff feb3 	bl	8002840 <__retarget_lock_release_recursive>
 8002ada:	e7f3      	b.n	8002ac4 <_vfiprintf_r+0x44>
 8002adc:	2300      	movs	r3, #0
 8002ade:	9309      	str	r3, [sp, #36]	@ 0x24
 8002ae0:	2320      	movs	r3, #32
 8002ae2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002ae6:	2330      	movs	r3, #48	@ 0x30
 8002ae8:	f04f 0901 	mov.w	r9, #1
 8002aec:	f8cd 800c 	str.w	r8, [sp, #12]
 8002af0:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8002c9c <_vfiprintf_r+0x21c>
 8002af4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002af8:	4623      	mov	r3, r4
 8002afa:	469a      	mov	sl, r3
 8002afc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002b00:	b10a      	cbz	r2, 8002b06 <_vfiprintf_r+0x86>
 8002b02:	2a25      	cmp	r2, #37	@ 0x25
 8002b04:	d1f9      	bne.n	8002afa <_vfiprintf_r+0x7a>
 8002b06:	ebba 0b04 	subs.w	fp, sl, r4
 8002b0a:	d00b      	beq.n	8002b24 <_vfiprintf_r+0xa4>
 8002b0c:	465b      	mov	r3, fp
 8002b0e:	4622      	mov	r2, r4
 8002b10:	4629      	mov	r1, r5
 8002b12:	4630      	mov	r0, r6
 8002b14:	f7ff ffa1 	bl	8002a5a <__sfputs_r>
 8002b18:	3001      	adds	r0, #1
 8002b1a:	f000 80a7 	beq.w	8002c6c <_vfiprintf_r+0x1ec>
 8002b1e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002b20:	445a      	add	r2, fp
 8002b22:	9209      	str	r2, [sp, #36]	@ 0x24
 8002b24:	f89a 3000 	ldrb.w	r3, [sl]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	f000 809f 	beq.w	8002c6c <_vfiprintf_r+0x1ec>
 8002b2e:	2300      	movs	r3, #0
 8002b30:	f04f 32ff 	mov.w	r2, #4294967295
 8002b34:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002b38:	f10a 0a01 	add.w	sl, sl, #1
 8002b3c:	9304      	str	r3, [sp, #16]
 8002b3e:	9307      	str	r3, [sp, #28]
 8002b40:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002b44:	931a      	str	r3, [sp, #104]	@ 0x68
 8002b46:	4654      	mov	r4, sl
 8002b48:	2205      	movs	r2, #5
 8002b4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002b4e:	4853      	ldr	r0, [pc, #332]	@ (8002c9c <_vfiprintf_r+0x21c>)
 8002b50:	f000 fb8a 	bl	8003268 <memchr>
 8002b54:	9a04      	ldr	r2, [sp, #16]
 8002b56:	b9d8      	cbnz	r0, 8002b90 <_vfiprintf_r+0x110>
 8002b58:	06d1      	lsls	r1, r2, #27
 8002b5a:	bf44      	itt	mi
 8002b5c:	2320      	movmi	r3, #32
 8002b5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002b62:	0713      	lsls	r3, r2, #28
 8002b64:	bf44      	itt	mi
 8002b66:	232b      	movmi	r3, #43	@ 0x2b
 8002b68:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002b6c:	f89a 3000 	ldrb.w	r3, [sl]
 8002b70:	2b2a      	cmp	r3, #42	@ 0x2a
 8002b72:	d015      	beq.n	8002ba0 <_vfiprintf_r+0x120>
 8002b74:	4654      	mov	r4, sl
 8002b76:	2000      	movs	r0, #0
 8002b78:	f04f 0c0a 	mov.w	ip, #10
 8002b7c:	9a07      	ldr	r2, [sp, #28]
 8002b7e:	4621      	mov	r1, r4
 8002b80:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002b84:	3b30      	subs	r3, #48	@ 0x30
 8002b86:	2b09      	cmp	r3, #9
 8002b88:	d94b      	bls.n	8002c22 <_vfiprintf_r+0x1a2>
 8002b8a:	b1b0      	cbz	r0, 8002bba <_vfiprintf_r+0x13a>
 8002b8c:	9207      	str	r2, [sp, #28]
 8002b8e:	e014      	b.n	8002bba <_vfiprintf_r+0x13a>
 8002b90:	eba0 0308 	sub.w	r3, r0, r8
 8002b94:	fa09 f303 	lsl.w	r3, r9, r3
 8002b98:	4313      	orrs	r3, r2
 8002b9a:	46a2      	mov	sl, r4
 8002b9c:	9304      	str	r3, [sp, #16]
 8002b9e:	e7d2      	b.n	8002b46 <_vfiprintf_r+0xc6>
 8002ba0:	9b03      	ldr	r3, [sp, #12]
 8002ba2:	1d19      	adds	r1, r3, #4
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	9103      	str	r1, [sp, #12]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	bfbb      	ittet	lt
 8002bac:	425b      	neglt	r3, r3
 8002bae:	f042 0202 	orrlt.w	r2, r2, #2
 8002bb2:	9307      	strge	r3, [sp, #28]
 8002bb4:	9307      	strlt	r3, [sp, #28]
 8002bb6:	bfb8      	it	lt
 8002bb8:	9204      	strlt	r2, [sp, #16]
 8002bba:	7823      	ldrb	r3, [r4, #0]
 8002bbc:	2b2e      	cmp	r3, #46	@ 0x2e
 8002bbe:	d10a      	bne.n	8002bd6 <_vfiprintf_r+0x156>
 8002bc0:	7863      	ldrb	r3, [r4, #1]
 8002bc2:	2b2a      	cmp	r3, #42	@ 0x2a
 8002bc4:	d132      	bne.n	8002c2c <_vfiprintf_r+0x1ac>
 8002bc6:	9b03      	ldr	r3, [sp, #12]
 8002bc8:	3402      	adds	r4, #2
 8002bca:	1d1a      	adds	r2, r3, #4
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	9203      	str	r2, [sp, #12]
 8002bd0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002bd4:	9305      	str	r3, [sp, #20]
 8002bd6:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8002ca0 <_vfiprintf_r+0x220>
 8002bda:	2203      	movs	r2, #3
 8002bdc:	4650      	mov	r0, sl
 8002bde:	7821      	ldrb	r1, [r4, #0]
 8002be0:	f000 fb42 	bl	8003268 <memchr>
 8002be4:	b138      	cbz	r0, 8002bf6 <_vfiprintf_r+0x176>
 8002be6:	2240      	movs	r2, #64	@ 0x40
 8002be8:	9b04      	ldr	r3, [sp, #16]
 8002bea:	eba0 000a 	sub.w	r0, r0, sl
 8002bee:	4082      	lsls	r2, r0
 8002bf0:	4313      	orrs	r3, r2
 8002bf2:	3401      	adds	r4, #1
 8002bf4:	9304      	str	r3, [sp, #16]
 8002bf6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002bfa:	2206      	movs	r2, #6
 8002bfc:	4829      	ldr	r0, [pc, #164]	@ (8002ca4 <_vfiprintf_r+0x224>)
 8002bfe:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002c02:	f000 fb31 	bl	8003268 <memchr>
 8002c06:	2800      	cmp	r0, #0
 8002c08:	d03f      	beq.n	8002c8a <_vfiprintf_r+0x20a>
 8002c0a:	4b27      	ldr	r3, [pc, #156]	@ (8002ca8 <_vfiprintf_r+0x228>)
 8002c0c:	bb1b      	cbnz	r3, 8002c56 <_vfiprintf_r+0x1d6>
 8002c0e:	9b03      	ldr	r3, [sp, #12]
 8002c10:	3307      	adds	r3, #7
 8002c12:	f023 0307 	bic.w	r3, r3, #7
 8002c16:	3308      	adds	r3, #8
 8002c18:	9303      	str	r3, [sp, #12]
 8002c1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002c1c:	443b      	add	r3, r7
 8002c1e:	9309      	str	r3, [sp, #36]	@ 0x24
 8002c20:	e76a      	b.n	8002af8 <_vfiprintf_r+0x78>
 8002c22:	460c      	mov	r4, r1
 8002c24:	2001      	movs	r0, #1
 8002c26:	fb0c 3202 	mla	r2, ip, r2, r3
 8002c2a:	e7a8      	b.n	8002b7e <_vfiprintf_r+0xfe>
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	f04f 0c0a 	mov.w	ip, #10
 8002c32:	4619      	mov	r1, r3
 8002c34:	3401      	adds	r4, #1
 8002c36:	9305      	str	r3, [sp, #20]
 8002c38:	4620      	mov	r0, r4
 8002c3a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002c3e:	3a30      	subs	r2, #48	@ 0x30
 8002c40:	2a09      	cmp	r2, #9
 8002c42:	d903      	bls.n	8002c4c <_vfiprintf_r+0x1cc>
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d0c6      	beq.n	8002bd6 <_vfiprintf_r+0x156>
 8002c48:	9105      	str	r1, [sp, #20]
 8002c4a:	e7c4      	b.n	8002bd6 <_vfiprintf_r+0x156>
 8002c4c:	4604      	mov	r4, r0
 8002c4e:	2301      	movs	r3, #1
 8002c50:	fb0c 2101 	mla	r1, ip, r1, r2
 8002c54:	e7f0      	b.n	8002c38 <_vfiprintf_r+0x1b8>
 8002c56:	ab03      	add	r3, sp, #12
 8002c58:	9300      	str	r3, [sp, #0]
 8002c5a:	462a      	mov	r2, r5
 8002c5c:	4630      	mov	r0, r6
 8002c5e:	4b13      	ldr	r3, [pc, #76]	@ (8002cac <_vfiprintf_r+0x22c>)
 8002c60:	a904      	add	r1, sp, #16
 8002c62:	f3af 8000 	nop.w
 8002c66:	4607      	mov	r7, r0
 8002c68:	1c78      	adds	r0, r7, #1
 8002c6a:	d1d6      	bne.n	8002c1a <_vfiprintf_r+0x19a>
 8002c6c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002c6e:	07d9      	lsls	r1, r3, #31
 8002c70:	d405      	bmi.n	8002c7e <_vfiprintf_r+0x1fe>
 8002c72:	89ab      	ldrh	r3, [r5, #12]
 8002c74:	059a      	lsls	r2, r3, #22
 8002c76:	d402      	bmi.n	8002c7e <_vfiprintf_r+0x1fe>
 8002c78:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002c7a:	f7ff fde1 	bl	8002840 <__retarget_lock_release_recursive>
 8002c7e:	89ab      	ldrh	r3, [r5, #12]
 8002c80:	065b      	lsls	r3, r3, #25
 8002c82:	f53f af1f 	bmi.w	8002ac4 <_vfiprintf_r+0x44>
 8002c86:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002c88:	e71e      	b.n	8002ac8 <_vfiprintf_r+0x48>
 8002c8a:	ab03      	add	r3, sp, #12
 8002c8c:	9300      	str	r3, [sp, #0]
 8002c8e:	462a      	mov	r2, r5
 8002c90:	4630      	mov	r0, r6
 8002c92:	4b06      	ldr	r3, [pc, #24]	@ (8002cac <_vfiprintf_r+0x22c>)
 8002c94:	a904      	add	r1, sp, #16
 8002c96:	f000 f87d 	bl	8002d94 <_printf_i>
 8002c9a:	e7e4      	b.n	8002c66 <_vfiprintf_r+0x1e6>
 8002c9c:	080033e6 	.word	0x080033e6
 8002ca0:	080033ec 	.word	0x080033ec
 8002ca4:	080033f0 	.word	0x080033f0
 8002ca8:	00000000 	.word	0x00000000
 8002cac:	08002a5b 	.word	0x08002a5b

08002cb0 <_printf_common>:
 8002cb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002cb4:	4616      	mov	r6, r2
 8002cb6:	4698      	mov	r8, r3
 8002cb8:	688a      	ldr	r2, [r1, #8]
 8002cba:	690b      	ldr	r3, [r1, #16]
 8002cbc:	4607      	mov	r7, r0
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	bfb8      	it	lt
 8002cc2:	4613      	movlt	r3, r2
 8002cc4:	6033      	str	r3, [r6, #0]
 8002cc6:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002cca:	460c      	mov	r4, r1
 8002ccc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002cd0:	b10a      	cbz	r2, 8002cd6 <_printf_common+0x26>
 8002cd2:	3301      	adds	r3, #1
 8002cd4:	6033      	str	r3, [r6, #0]
 8002cd6:	6823      	ldr	r3, [r4, #0]
 8002cd8:	0699      	lsls	r1, r3, #26
 8002cda:	bf42      	ittt	mi
 8002cdc:	6833      	ldrmi	r3, [r6, #0]
 8002cde:	3302      	addmi	r3, #2
 8002ce0:	6033      	strmi	r3, [r6, #0]
 8002ce2:	6825      	ldr	r5, [r4, #0]
 8002ce4:	f015 0506 	ands.w	r5, r5, #6
 8002ce8:	d106      	bne.n	8002cf8 <_printf_common+0x48>
 8002cea:	f104 0a19 	add.w	sl, r4, #25
 8002cee:	68e3      	ldr	r3, [r4, #12]
 8002cf0:	6832      	ldr	r2, [r6, #0]
 8002cf2:	1a9b      	subs	r3, r3, r2
 8002cf4:	42ab      	cmp	r3, r5
 8002cf6:	dc2b      	bgt.n	8002d50 <_printf_common+0xa0>
 8002cf8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002cfc:	6822      	ldr	r2, [r4, #0]
 8002cfe:	3b00      	subs	r3, #0
 8002d00:	bf18      	it	ne
 8002d02:	2301      	movne	r3, #1
 8002d04:	0692      	lsls	r2, r2, #26
 8002d06:	d430      	bmi.n	8002d6a <_printf_common+0xba>
 8002d08:	4641      	mov	r1, r8
 8002d0a:	4638      	mov	r0, r7
 8002d0c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002d10:	47c8      	blx	r9
 8002d12:	3001      	adds	r0, #1
 8002d14:	d023      	beq.n	8002d5e <_printf_common+0xae>
 8002d16:	6823      	ldr	r3, [r4, #0]
 8002d18:	6922      	ldr	r2, [r4, #16]
 8002d1a:	f003 0306 	and.w	r3, r3, #6
 8002d1e:	2b04      	cmp	r3, #4
 8002d20:	bf14      	ite	ne
 8002d22:	2500      	movne	r5, #0
 8002d24:	6833      	ldreq	r3, [r6, #0]
 8002d26:	f04f 0600 	mov.w	r6, #0
 8002d2a:	bf08      	it	eq
 8002d2c:	68e5      	ldreq	r5, [r4, #12]
 8002d2e:	f104 041a 	add.w	r4, r4, #26
 8002d32:	bf08      	it	eq
 8002d34:	1aed      	subeq	r5, r5, r3
 8002d36:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8002d3a:	bf08      	it	eq
 8002d3c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002d40:	4293      	cmp	r3, r2
 8002d42:	bfc4      	itt	gt
 8002d44:	1a9b      	subgt	r3, r3, r2
 8002d46:	18ed      	addgt	r5, r5, r3
 8002d48:	42b5      	cmp	r5, r6
 8002d4a:	d11a      	bne.n	8002d82 <_printf_common+0xd2>
 8002d4c:	2000      	movs	r0, #0
 8002d4e:	e008      	b.n	8002d62 <_printf_common+0xb2>
 8002d50:	2301      	movs	r3, #1
 8002d52:	4652      	mov	r2, sl
 8002d54:	4641      	mov	r1, r8
 8002d56:	4638      	mov	r0, r7
 8002d58:	47c8      	blx	r9
 8002d5a:	3001      	adds	r0, #1
 8002d5c:	d103      	bne.n	8002d66 <_printf_common+0xb6>
 8002d5e:	f04f 30ff 	mov.w	r0, #4294967295
 8002d62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d66:	3501      	adds	r5, #1
 8002d68:	e7c1      	b.n	8002cee <_printf_common+0x3e>
 8002d6a:	2030      	movs	r0, #48	@ 0x30
 8002d6c:	18e1      	adds	r1, r4, r3
 8002d6e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002d72:	1c5a      	adds	r2, r3, #1
 8002d74:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002d78:	4422      	add	r2, r4
 8002d7a:	3302      	adds	r3, #2
 8002d7c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002d80:	e7c2      	b.n	8002d08 <_printf_common+0x58>
 8002d82:	2301      	movs	r3, #1
 8002d84:	4622      	mov	r2, r4
 8002d86:	4641      	mov	r1, r8
 8002d88:	4638      	mov	r0, r7
 8002d8a:	47c8      	blx	r9
 8002d8c:	3001      	adds	r0, #1
 8002d8e:	d0e6      	beq.n	8002d5e <_printf_common+0xae>
 8002d90:	3601      	adds	r6, #1
 8002d92:	e7d9      	b.n	8002d48 <_printf_common+0x98>

08002d94 <_printf_i>:
 8002d94:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002d98:	7e0f      	ldrb	r7, [r1, #24]
 8002d9a:	4691      	mov	r9, r2
 8002d9c:	2f78      	cmp	r7, #120	@ 0x78
 8002d9e:	4680      	mov	r8, r0
 8002da0:	460c      	mov	r4, r1
 8002da2:	469a      	mov	sl, r3
 8002da4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002da6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002daa:	d807      	bhi.n	8002dbc <_printf_i+0x28>
 8002dac:	2f62      	cmp	r7, #98	@ 0x62
 8002dae:	d80a      	bhi.n	8002dc6 <_printf_i+0x32>
 8002db0:	2f00      	cmp	r7, #0
 8002db2:	f000 80d1 	beq.w	8002f58 <_printf_i+0x1c4>
 8002db6:	2f58      	cmp	r7, #88	@ 0x58
 8002db8:	f000 80b8 	beq.w	8002f2c <_printf_i+0x198>
 8002dbc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002dc0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002dc4:	e03a      	b.n	8002e3c <_printf_i+0xa8>
 8002dc6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002dca:	2b15      	cmp	r3, #21
 8002dcc:	d8f6      	bhi.n	8002dbc <_printf_i+0x28>
 8002dce:	a101      	add	r1, pc, #4	@ (adr r1, 8002dd4 <_printf_i+0x40>)
 8002dd0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002dd4:	08002e2d 	.word	0x08002e2d
 8002dd8:	08002e41 	.word	0x08002e41
 8002ddc:	08002dbd 	.word	0x08002dbd
 8002de0:	08002dbd 	.word	0x08002dbd
 8002de4:	08002dbd 	.word	0x08002dbd
 8002de8:	08002dbd 	.word	0x08002dbd
 8002dec:	08002e41 	.word	0x08002e41
 8002df0:	08002dbd 	.word	0x08002dbd
 8002df4:	08002dbd 	.word	0x08002dbd
 8002df8:	08002dbd 	.word	0x08002dbd
 8002dfc:	08002dbd 	.word	0x08002dbd
 8002e00:	08002f3f 	.word	0x08002f3f
 8002e04:	08002e6b 	.word	0x08002e6b
 8002e08:	08002ef9 	.word	0x08002ef9
 8002e0c:	08002dbd 	.word	0x08002dbd
 8002e10:	08002dbd 	.word	0x08002dbd
 8002e14:	08002f61 	.word	0x08002f61
 8002e18:	08002dbd 	.word	0x08002dbd
 8002e1c:	08002e6b 	.word	0x08002e6b
 8002e20:	08002dbd 	.word	0x08002dbd
 8002e24:	08002dbd 	.word	0x08002dbd
 8002e28:	08002f01 	.word	0x08002f01
 8002e2c:	6833      	ldr	r3, [r6, #0]
 8002e2e:	1d1a      	adds	r2, r3, #4
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	6032      	str	r2, [r6, #0]
 8002e34:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002e38:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	e09c      	b.n	8002f7a <_printf_i+0x1e6>
 8002e40:	6833      	ldr	r3, [r6, #0]
 8002e42:	6820      	ldr	r0, [r4, #0]
 8002e44:	1d19      	adds	r1, r3, #4
 8002e46:	6031      	str	r1, [r6, #0]
 8002e48:	0606      	lsls	r6, r0, #24
 8002e4a:	d501      	bpl.n	8002e50 <_printf_i+0xbc>
 8002e4c:	681d      	ldr	r5, [r3, #0]
 8002e4e:	e003      	b.n	8002e58 <_printf_i+0xc4>
 8002e50:	0645      	lsls	r5, r0, #25
 8002e52:	d5fb      	bpl.n	8002e4c <_printf_i+0xb8>
 8002e54:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002e58:	2d00      	cmp	r5, #0
 8002e5a:	da03      	bge.n	8002e64 <_printf_i+0xd0>
 8002e5c:	232d      	movs	r3, #45	@ 0x2d
 8002e5e:	426d      	negs	r5, r5
 8002e60:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002e64:	230a      	movs	r3, #10
 8002e66:	4858      	ldr	r0, [pc, #352]	@ (8002fc8 <_printf_i+0x234>)
 8002e68:	e011      	b.n	8002e8e <_printf_i+0xfa>
 8002e6a:	6821      	ldr	r1, [r4, #0]
 8002e6c:	6833      	ldr	r3, [r6, #0]
 8002e6e:	0608      	lsls	r0, r1, #24
 8002e70:	f853 5b04 	ldr.w	r5, [r3], #4
 8002e74:	d402      	bmi.n	8002e7c <_printf_i+0xe8>
 8002e76:	0649      	lsls	r1, r1, #25
 8002e78:	bf48      	it	mi
 8002e7a:	b2ad      	uxthmi	r5, r5
 8002e7c:	2f6f      	cmp	r7, #111	@ 0x6f
 8002e7e:	6033      	str	r3, [r6, #0]
 8002e80:	bf14      	ite	ne
 8002e82:	230a      	movne	r3, #10
 8002e84:	2308      	moveq	r3, #8
 8002e86:	4850      	ldr	r0, [pc, #320]	@ (8002fc8 <_printf_i+0x234>)
 8002e88:	2100      	movs	r1, #0
 8002e8a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002e8e:	6866      	ldr	r6, [r4, #4]
 8002e90:	2e00      	cmp	r6, #0
 8002e92:	60a6      	str	r6, [r4, #8]
 8002e94:	db05      	blt.n	8002ea2 <_printf_i+0x10e>
 8002e96:	6821      	ldr	r1, [r4, #0]
 8002e98:	432e      	orrs	r6, r5
 8002e9a:	f021 0104 	bic.w	r1, r1, #4
 8002e9e:	6021      	str	r1, [r4, #0]
 8002ea0:	d04b      	beq.n	8002f3a <_printf_i+0x1a6>
 8002ea2:	4616      	mov	r6, r2
 8002ea4:	fbb5 f1f3 	udiv	r1, r5, r3
 8002ea8:	fb03 5711 	mls	r7, r3, r1, r5
 8002eac:	5dc7      	ldrb	r7, [r0, r7]
 8002eae:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002eb2:	462f      	mov	r7, r5
 8002eb4:	42bb      	cmp	r3, r7
 8002eb6:	460d      	mov	r5, r1
 8002eb8:	d9f4      	bls.n	8002ea4 <_printf_i+0x110>
 8002eba:	2b08      	cmp	r3, #8
 8002ebc:	d10b      	bne.n	8002ed6 <_printf_i+0x142>
 8002ebe:	6823      	ldr	r3, [r4, #0]
 8002ec0:	07df      	lsls	r7, r3, #31
 8002ec2:	d508      	bpl.n	8002ed6 <_printf_i+0x142>
 8002ec4:	6923      	ldr	r3, [r4, #16]
 8002ec6:	6861      	ldr	r1, [r4, #4]
 8002ec8:	4299      	cmp	r1, r3
 8002eca:	bfde      	ittt	le
 8002ecc:	2330      	movle	r3, #48	@ 0x30
 8002ece:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002ed2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002ed6:	1b92      	subs	r2, r2, r6
 8002ed8:	6122      	str	r2, [r4, #16]
 8002eda:	464b      	mov	r3, r9
 8002edc:	4621      	mov	r1, r4
 8002ede:	4640      	mov	r0, r8
 8002ee0:	f8cd a000 	str.w	sl, [sp]
 8002ee4:	aa03      	add	r2, sp, #12
 8002ee6:	f7ff fee3 	bl	8002cb0 <_printf_common>
 8002eea:	3001      	adds	r0, #1
 8002eec:	d14a      	bne.n	8002f84 <_printf_i+0x1f0>
 8002eee:	f04f 30ff 	mov.w	r0, #4294967295
 8002ef2:	b004      	add	sp, #16
 8002ef4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002ef8:	6823      	ldr	r3, [r4, #0]
 8002efa:	f043 0320 	orr.w	r3, r3, #32
 8002efe:	6023      	str	r3, [r4, #0]
 8002f00:	2778      	movs	r7, #120	@ 0x78
 8002f02:	4832      	ldr	r0, [pc, #200]	@ (8002fcc <_printf_i+0x238>)
 8002f04:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002f08:	6823      	ldr	r3, [r4, #0]
 8002f0a:	6831      	ldr	r1, [r6, #0]
 8002f0c:	061f      	lsls	r7, r3, #24
 8002f0e:	f851 5b04 	ldr.w	r5, [r1], #4
 8002f12:	d402      	bmi.n	8002f1a <_printf_i+0x186>
 8002f14:	065f      	lsls	r7, r3, #25
 8002f16:	bf48      	it	mi
 8002f18:	b2ad      	uxthmi	r5, r5
 8002f1a:	6031      	str	r1, [r6, #0]
 8002f1c:	07d9      	lsls	r1, r3, #31
 8002f1e:	bf44      	itt	mi
 8002f20:	f043 0320 	orrmi.w	r3, r3, #32
 8002f24:	6023      	strmi	r3, [r4, #0]
 8002f26:	b11d      	cbz	r5, 8002f30 <_printf_i+0x19c>
 8002f28:	2310      	movs	r3, #16
 8002f2a:	e7ad      	b.n	8002e88 <_printf_i+0xf4>
 8002f2c:	4826      	ldr	r0, [pc, #152]	@ (8002fc8 <_printf_i+0x234>)
 8002f2e:	e7e9      	b.n	8002f04 <_printf_i+0x170>
 8002f30:	6823      	ldr	r3, [r4, #0]
 8002f32:	f023 0320 	bic.w	r3, r3, #32
 8002f36:	6023      	str	r3, [r4, #0]
 8002f38:	e7f6      	b.n	8002f28 <_printf_i+0x194>
 8002f3a:	4616      	mov	r6, r2
 8002f3c:	e7bd      	b.n	8002eba <_printf_i+0x126>
 8002f3e:	6833      	ldr	r3, [r6, #0]
 8002f40:	6825      	ldr	r5, [r4, #0]
 8002f42:	1d18      	adds	r0, r3, #4
 8002f44:	6961      	ldr	r1, [r4, #20]
 8002f46:	6030      	str	r0, [r6, #0]
 8002f48:	062e      	lsls	r6, r5, #24
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	d501      	bpl.n	8002f52 <_printf_i+0x1be>
 8002f4e:	6019      	str	r1, [r3, #0]
 8002f50:	e002      	b.n	8002f58 <_printf_i+0x1c4>
 8002f52:	0668      	lsls	r0, r5, #25
 8002f54:	d5fb      	bpl.n	8002f4e <_printf_i+0x1ba>
 8002f56:	8019      	strh	r1, [r3, #0]
 8002f58:	2300      	movs	r3, #0
 8002f5a:	4616      	mov	r6, r2
 8002f5c:	6123      	str	r3, [r4, #16]
 8002f5e:	e7bc      	b.n	8002eda <_printf_i+0x146>
 8002f60:	6833      	ldr	r3, [r6, #0]
 8002f62:	2100      	movs	r1, #0
 8002f64:	1d1a      	adds	r2, r3, #4
 8002f66:	6032      	str	r2, [r6, #0]
 8002f68:	681e      	ldr	r6, [r3, #0]
 8002f6a:	6862      	ldr	r2, [r4, #4]
 8002f6c:	4630      	mov	r0, r6
 8002f6e:	f000 f97b 	bl	8003268 <memchr>
 8002f72:	b108      	cbz	r0, 8002f78 <_printf_i+0x1e4>
 8002f74:	1b80      	subs	r0, r0, r6
 8002f76:	6060      	str	r0, [r4, #4]
 8002f78:	6863      	ldr	r3, [r4, #4]
 8002f7a:	6123      	str	r3, [r4, #16]
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002f82:	e7aa      	b.n	8002eda <_printf_i+0x146>
 8002f84:	4632      	mov	r2, r6
 8002f86:	4649      	mov	r1, r9
 8002f88:	4640      	mov	r0, r8
 8002f8a:	6923      	ldr	r3, [r4, #16]
 8002f8c:	47d0      	blx	sl
 8002f8e:	3001      	adds	r0, #1
 8002f90:	d0ad      	beq.n	8002eee <_printf_i+0x15a>
 8002f92:	6823      	ldr	r3, [r4, #0]
 8002f94:	079b      	lsls	r3, r3, #30
 8002f96:	d413      	bmi.n	8002fc0 <_printf_i+0x22c>
 8002f98:	68e0      	ldr	r0, [r4, #12]
 8002f9a:	9b03      	ldr	r3, [sp, #12]
 8002f9c:	4298      	cmp	r0, r3
 8002f9e:	bfb8      	it	lt
 8002fa0:	4618      	movlt	r0, r3
 8002fa2:	e7a6      	b.n	8002ef2 <_printf_i+0x15e>
 8002fa4:	2301      	movs	r3, #1
 8002fa6:	4632      	mov	r2, r6
 8002fa8:	4649      	mov	r1, r9
 8002faa:	4640      	mov	r0, r8
 8002fac:	47d0      	blx	sl
 8002fae:	3001      	adds	r0, #1
 8002fb0:	d09d      	beq.n	8002eee <_printf_i+0x15a>
 8002fb2:	3501      	adds	r5, #1
 8002fb4:	68e3      	ldr	r3, [r4, #12]
 8002fb6:	9903      	ldr	r1, [sp, #12]
 8002fb8:	1a5b      	subs	r3, r3, r1
 8002fba:	42ab      	cmp	r3, r5
 8002fbc:	dcf2      	bgt.n	8002fa4 <_printf_i+0x210>
 8002fbe:	e7eb      	b.n	8002f98 <_printf_i+0x204>
 8002fc0:	2500      	movs	r5, #0
 8002fc2:	f104 0619 	add.w	r6, r4, #25
 8002fc6:	e7f5      	b.n	8002fb4 <_printf_i+0x220>
 8002fc8:	080033f7 	.word	0x080033f7
 8002fcc:	08003408 	.word	0x08003408

08002fd0 <__sflush_r>:
 8002fd0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002fd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fd6:	0716      	lsls	r6, r2, #28
 8002fd8:	4605      	mov	r5, r0
 8002fda:	460c      	mov	r4, r1
 8002fdc:	d454      	bmi.n	8003088 <__sflush_r+0xb8>
 8002fde:	684b      	ldr	r3, [r1, #4]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	dc02      	bgt.n	8002fea <__sflush_r+0x1a>
 8002fe4:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	dd48      	ble.n	800307c <__sflush_r+0xac>
 8002fea:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002fec:	2e00      	cmp	r6, #0
 8002fee:	d045      	beq.n	800307c <__sflush_r+0xac>
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8002ff6:	682f      	ldr	r7, [r5, #0]
 8002ff8:	6a21      	ldr	r1, [r4, #32]
 8002ffa:	602b      	str	r3, [r5, #0]
 8002ffc:	d030      	beq.n	8003060 <__sflush_r+0x90>
 8002ffe:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003000:	89a3      	ldrh	r3, [r4, #12]
 8003002:	0759      	lsls	r1, r3, #29
 8003004:	d505      	bpl.n	8003012 <__sflush_r+0x42>
 8003006:	6863      	ldr	r3, [r4, #4]
 8003008:	1ad2      	subs	r2, r2, r3
 800300a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800300c:	b10b      	cbz	r3, 8003012 <__sflush_r+0x42>
 800300e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003010:	1ad2      	subs	r2, r2, r3
 8003012:	2300      	movs	r3, #0
 8003014:	4628      	mov	r0, r5
 8003016:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003018:	6a21      	ldr	r1, [r4, #32]
 800301a:	47b0      	blx	r6
 800301c:	1c43      	adds	r3, r0, #1
 800301e:	89a3      	ldrh	r3, [r4, #12]
 8003020:	d106      	bne.n	8003030 <__sflush_r+0x60>
 8003022:	6829      	ldr	r1, [r5, #0]
 8003024:	291d      	cmp	r1, #29
 8003026:	d82b      	bhi.n	8003080 <__sflush_r+0xb0>
 8003028:	4a28      	ldr	r2, [pc, #160]	@ (80030cc <__sflush_r+0xfc>)
 800302a:	40ca      	lsrs	r2, r1
 800302c:	07d6      	lsls	r6, r2, #31
 800302e:	d527      	bpl.n	8003080 <__sflush_r+0xb0>
 8003030:	2200      	movs	r2, #0
 8003032:	6062      	str	r2, [r4, #4]
 8003034:	6922      	ldr	r2, [r4, #16]
 8003036:	04d9      	lsls	r1, r3, #19
 8003038:	6022      	str	r2, [r4, #0]
 800303a:	d504      	bpl.n	8003046 <__sflush_r+0x76>
 800303c:	1c42      	adds	r2, r0, #1
 800303e:	d101      	bne.n	8003044 <__sflush_r+0x74>
 8003040:	682b      	ldr	r3, [r5, #0]
 8003042:	b903      	cbnz	r3, 8003046 <__sflush_r+0x76>
 8003044:	6560      	str	r0, [r4, #84]	@ 0x54
 8003046:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003048:	602f      	str	r7, [r5, #0]
 800304a:	b1b9      	cbz	r1, 800307c <__sflush_r+0xac>
 800304c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003050:	4299      	cmp	r1, r3
 8003052:	d002      	beq.n	800305a <__sflush_r+0x8a>
 8003054:	4628      	mov	r0, r5
 8003056:	f7ff fbf5 	bl	8002844 <_free_r>
 800305a:	2300      	movs	r3, #0
 800305c:	6363      	str	r3, [r4, #52]	@ 0x34
 800305e:	e00d      	b.n	800307c <__sflush_r+0xac>
 8003060:	2301      	movs	r3, #1
 8003062:	4628      	mov	r0, r5
 8003064:	47b0      	blx	r6
 8003066:	4602      	mov	r2, r0
 8003068:	1c50      	adds	r0, r2, #1
 800306a:	d1c9      	bne.n	8003000 <__sflush_r+0x30>
 800306c:	682b      	ldr	r3, [r5, #0]
 800306e:	2b00      	cmp	r3, #0
 8003070:	d0c6      	beq.n	8003000 <__sflush_r+0x30>
 8003072:	2b1d      	cmp	r3, #29
 8003074:	d001      	beq.n	800307a <__sflush_r+0xaa>
 8003076:	2b16      	cmp	r3, #22
 8003078:	d11d      	bne.n	80030b6 <__sflush_r+0xe6>
 800307a:	602f      	str	r7, [r5, #0]
 800307c:	2000      	movs	r0, #0
 800307e:	e021      	b.n	80030c4 <__sflush_r+0xf4>
 8003080:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003084:	b21b      	sxth	r3, r3
 8003086:	e01a      	b.n	80030be <__sflush_r+0xee>
 8003088:	690f      	ldr	r7, [r1, #16]
 800308a:	2f00      	cmp	r7, #0
 800308c:	d0f6      	beq.n	800307c <__sflush_r+0xac>
 800308e:	0793      	lsls	r3, r2, #30
 8003090:	bf18      	it	ne
 8003092:	2300      	movne	r3, #0
 8003094:	680e      	ldr	r6, [r1, #0]
 8003096:	bf08      	it	eq
 8003098:	694b      	ldreq	r3, [r1, #20]
 800309a:	1bf6      	subs	r6, r6, r7
 800309c:	600f      	str	r7, [r1, #0]
 800309e:	608b      	str	r3, [r1, #8]
 80030a0:	2e00      	cmp	r6, #0
 80030a2:	ddeb      	ble.n	800307c <__sflush_r+0xac>
 80030a4:	4633      	mov	r3, r6
 80030a6:	463a      	mov	r2, r7
 80030a8:	4628      	mov	r0, r5
 80030aa:	6a21      	ldr	r1, [r4, #32]
 80030ac:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80030b0:	47e0      	blx	ip
 80030b2:	2800      	cmp	r0, #0
 80030b4:	dc07      	bgt.n	80030c6 <__sflush_r+0xf6>
 80030b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80030ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80030be:	f04f 30ff 	mov.w	r0, #4294967295
 80030c2:	81a3      	strh	r3, [r4, #12]
 80030c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80030c6:	4407      	add	r7, r0
 80030c8:	1a36      	subs	r6, r6, r0
 80030ca:	e7e9      	b.n	80030a0 <__sflush_r+0xd0>
 80030cc:	20400001 	.word	0x20400001

080030d0 <_fflush_r>:
 80030d0:	b538      	push	{r3, r4, r5, lr}
 80030d2:	690b      	ldr	r3, [r1, #16]
 80030d4:	4605      	mov	r5, r0
 80030d6:	460c      	mov	r4, r1
 80030d8:	b913      	cbnz	r3, 80030e0 <_fflush_r+0x10>
 80030da:	2500      	movs	r5, #0
 80030dc:	4628      	mov	r0, r5
 80030de:	bd38      	pop	{r3, r4, r5, pc}
 80030e0:	b118      	cbz	r0, 80030ea <_fflush_r+0x1a>
 80030e2:	6a03      	ldr	r3, [r0, #32]
 80030e4:	b90b      	cbnz	r3, 80030ea <_fflush_r+0x1a>
 80030e6:	f7ff faa5 	bl	8002634 <__sinit>
 80030ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d0f3      	beq.n	80030da <_fflush_r+0xa>
 80030f2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80030f4:	07d0      	lsls	r0, r2, #31
 80030f6:	d404      	bmi.n	8003102 <_fflush_r+0x32>
 80030f8:	0599      	lsls	r1, r3, #22
 80030fa:	d402      	bmi.n	8003102 <_fflush_r+0x32>
 80030fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80030fe:	f7ff fb9e 	bl	800283e <__retarget_lock_acquire_recursive>
 8003102:	4628      	mov	r0, r5
 8003104:	4621      	mov	r1, r4
 8003106:	f7ff ff63 	bl	8002fd0 <__sflush_r>
 800310a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800310c:	4605      	mov	r5, r0
 800310e:	07da      	lsls	r2, r3, #31
 8003110:	d4e4      	bmi.n	80030dc <_fflush_r+0xc>
 8003112:	89a3      	ldrh	r3, [r4, #12]
 8003114:	059b      	lsls	r3, r3, #22
 8003116:	d4e1      	bmi.n	80030dc <_fflush_r+0xc>
 8003118:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800311a:	f7ff fb91 	bl	8002840 <__retarget_lock_release_recursive>
 800311e:	e7dd      	b.n	80030dc <_fflush_r+0xc>

08003120 <__swbuf_r>:
 8003120:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003122:	460e      	mov	r6, r1
 8003124:	4614      	mov	r4, r2
 8003126:	4605      	mov	r5, r0
 8003128:	b118      	cbz	r0, 8003132 <__swbuf_r+0x12>
 800312a:	6a03      	ldr	r3, [r0, #32]
 800312c:	b90b      	cbnz	r3, 8003132 <__swbuf_r+0x12>
 800312e:	f7ff fa81 	bl	8002634 <__sinit>
 8003132:	69a3      	ldr	r3, [r4, #24]
 8003134:	60a3      	str	r3, [r4, #8]
 8003136:	89a3      	ldrh	r3, [r4, #12]
 8003138:	071a      	lsls	r2, r3, #28
 800313a:	d501      	bpl.n	8003140 <__swbuf_r+0x20>
 800313c:	6923      	ldr	r3, [r4, #16]
 800313e:	b943      	cbnz	r3, 8003152 <__swbuf_r+0x32>
 8003140:	4621      	mov	r1, r4
 8003142:	4628      	mov	r0, r5
 8003144:	f000 f82a 	bl	800319c <__swsetup_r>
 8003148:	b118      	cbz	r0, 8003152 <__swbuf_r+0x32>
 800314a:	f04f 37ff 	mov.w	r7, #4294967295
 800314e:	4638      	mov	r0, r7
 8003150:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003152:	6823      	ldr	r3, [r4, #0]
 8003154:	6922      	ldr	r2, [r4, #16]
 8003156:	b2f6      	uxtb	r6, r6
 8003158:	1a98      	subs	r0, r3, r2
 800315a:	6963      	ldr	r3, [r4, #20]
 800315c:	4637      	mov	r7, r6
 800315e:	4283      	cmp	r3, r0
 8003160:	dc05      	bgt.n	800316e <__swbuf_r+0x4e>
 8003162:	4621      	mov	r1, r4
 8003164:	4628      	mov	r0, r5
 8003166:	f7ff ffb3 	bl	80030d0 <_fflush_r>
 800316a:	2800      	cmp	r0, #0
 800316c:	d1ed      	bne.n	800314a <__swbuf_r+0x2a>
 800316e:	68a3      	ldr	r3, [r4, #8]
 8003170:	3b01      	subs	r3, #1
 8003172:	60a3      	str	r3, [r4, #8]
 8003174:	6823      	ldr	r3, [r4, #0]
 8003176:	1c5a      	adds	r2, r3, #1
 8003178:	6022      	str	r2, [r4, #0]
 800317a:	701e      	strb	r6, [r3, #0]
 800317c:	6962      	ldr	r2, [r4, #20]
 800317e:	1c43      	adds	r3, r0, #1
 8003180:	429a      	cmp	r2, r3
 8003182:	d004      	beq.n	800318e <__swbuf_r+0x6e>
 8003184:	89a3      	ldrh	r3, [r4, #12]
 8003186:	07db      	lsls	r3, r3, #31
 8003188:	d5e1      	bpl.n	800314e <__swbuf_r+0x2e>
 800318a:	2e0a      	cmp	r6, #10
 800318c:	d1df      	bne.n	800314e <__swbuf_r+0x2e>
 800318e:	4621      	mov	r1, r4
 8003190:	4628      	mov	r0, r5
 8003192:	f7ff ff9d 	bl	80030d0 <_fflush_r>
 8003196:	2800      	cmp	r0, #0
 8003198:	d0d9      	beq.n	800314e <__swbuf_r+0x2e>
 800319a:	e7d6      	b.n	800314a <__swbuf_r+0x2a>

0800319c <__swsetup_r>:
 800319c:	b538      	push	{r3, r4, r5, lr}
 800319e:	4b29      	ldr	r3, [pc, #164]	@ (8003244 <__swsetup_r+0xa8>)
 80031a0:	4605      	mov	r5, r0
 80031a2:	6818      	ldr	r0, [r3, #0]
 80031a4:	460c      	mov	r4, r1
 80031a6:	b118      	cbz	r0, 80031b0 <__swsetup_r+0x14>
 80031a8:	6a03      	ldr	r3, [r0, #32]
 80031aa:	b90b      	cbnz	r3, 80031b0 <__swsetup_r+0x14>
 80031ac:	f7ff fa42 	bl	8002634 <__sinit>
 80031b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80031b4:	0719      	lsls	r1, r3, #28
 80031b6:	d422      	bmi.n	80031fe <__swsetup_r+0x62>
 80031b8:	06da      	lsls	r2, r3, #27
 80031ba:	d407      	bmi.n	80031cc <__swsetup_r+0x30>
 80031bc:	2209      	movs	r2, #9
 80031be:	602a      	str	r2, [r5, #0]
 80031c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80031c4:	f04f 30ff 	mov.w	r0, #4294967295
 80031c8:	81a3      	strh	r3, [r4, #12]
 80031ca:	e033      	b.n	8003234 <__swsetup_r+0x98>
 80031cc:	0758      	lsls	r0, r3, #29
 80031ce:	d512      	bpl.n	80031f6 <__swsetup_r+0x5a>
 80031d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80031d2:	b141      	cbz	r1, 80031e6 <__swsetup_r+0x4a>
 80031d4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80031d8:	4299      	cmp	r1, r3
 80031da:	d002      	beq.n	80031e2 <__swsetup_r+0x46>
 80031dc:	4628      	mov	r0, r5
 80031de:	f7ff fb31 	bl	8002844 <_free_r>
 80031e2:	2300      	movs	r3, #0
 80031e4:	6363      	str	r3, [r4, #52]	@ 0x34
 80031e6:	89a3      	ldrh	r3, [r4, #12]
 80031e8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80031ec:	81a3      	strh	r3, [r4, #12]
 80031ee:	2300      	movs	r3, #0
 80031f0:	6063      	str	r3, [r4, #4]
 80031f2:	6923      	ldr	r3, [r4, #16]
 80031f4:	6023      	str	r3, [r4, #0]
 80031f6:	89a3      	ldrh	r3, [r4, #12]
 80031f8:	f043 0308 	orr.w	r3, r3, #8
 80031fc:	81a3      	strh	r3, [r4, #12]
 80031fe:	6923      	ldr	r3, [r4, #16]
 8003200:	b94b      	cbnz	r3, 8003216 <__swsetup_r+0x7a>
 8003202:	89a3      	ldrh	r3, [r4, #12]
 8003204:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003208:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800320c:	d003      	beq.n	8003216 <__swsetup_r+0x7a>
 800320e:	4621      	mov	r1, r4
 8003210:	4628      	mov	r0, r5
 8003212:	f000 f85c 	bl	80032ce <__smakebuf_r>
 8003216:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800321a:	f013 0201 	ands.w	r2, r3, #1
 800321e:	d00a      	beq.n	8003236 <__swsetup_r+0x9a>
 8003220:	2200      	movs	r2, #0
 8003222:	60a2      	str	r2, [r4, #8]
 8003224:	6962      	ldr	r2, [r4, #20]
 8003226:	4252      	negs	r2, r2
 8003228:	61a2      	str	r2, [r4, #24]
 800322a:	6922      	ldr	r2, [r4, #16]
 800322c:	b942      	cbnz	r2, 8003240 <__swsetup_r+0xa4>
 800322e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003232:	d1c5      	bne.n	80031c0 <__swsetup_r+0x24>
 8003234:	bd38      	pop	{r3, r4, r5, pc}
 8003236:	0799      	lsls	r1, r3, #30
 8003238:	bf58      	it	pl
 800323a:	6962      	ldrpl	r2, [r4, #20]
 800323c:	60a2      	str	r2, [r4, #8]
 800323e:	e7f4      	b.n	800322a <__swsetup_r+0x8e>
 8003240:	2000      	movs	r0, #0
 8003242:	e7f7      	b.n	8003234 <__swsetup_r+0x98>
 8003244:	20000020 	.word	0x20000020

08003248 <_sbrk_r>:
 8003248:	b538      	push	{r3, r4, r5, lr}
 800324a:	2300      	movs	r3, #0
 800324c:	4d05      	ldr	r5, [pc, #20]	@ (8003264 <_sbrk_r+0x1c>)
 800324e:	4604      	mov	r4, r0
 8003250:	4608      	mov	r0, r1
 8003252:	602b      	str	r3, [r5, #0]
 8003254:	f7fd fa6e 	bl	8000734 <_sbrk>
 8003258:	1c43      	adds	r3, r0, #1
 800325a:	d102      	bne.n	8003262 <_sbrk_r+0x1a>
 800325c:	682b      	ldr	r3, [r5, #0]
 800325e:	b103      	cbz	r3, 8003262 <_sbrk_r+0x1a>
 8003260:	6023      	str	r3, [r4, #0]
 8003262:	bd38      	pop	{r3, r4, r5, pc}
 8003264:	20000280 	.word	0x20000280

08003268 <memchr>:
 8003268:	4603      	mov	r3, r0
 800326a:	b510      	push	{r4, lr}
 800326c:	b2c9      	uxtb	r1, r1
 800326e:	4402      	add	r2, r0
 8003270:	4293      	cmp	r3, r2
 8003272:	4618      	mov	r0, r3
 8003274:	d101      	bne.n	800327a <memchr+0x12>
 8003276:	2000      	movs	r0, #0
 8003278:	e003      	b.n	8003282 <memchr+0x1a>
 800327a:	7804      	ldrb	r4, [r0, #0]
 800327c:	3301      	adds	r3, #1
 800327e:	428c      	cmp	r4, r1
 8003280:	d1f6      	bne.n	8003270 <memchr+0x8>
 8003282:	bd10      	pop	{r4, pc}

08003284 <__swhatbuf_r>:
 8003284:	b570      	push	{r4, r5, r6, lr}
 8003286:	460c      	mov	r4, r1
 8003288:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800328c:	4615      	mov	r5, r2
 800328e:	2900      	cmp	r1, #0
 8003290:	461e      	mov	r6, r3
 8003292:	b096      	sub	sp, #88	@ 0x58
 8003294:	da0c      	bge.n	80032b0 <__swhatbuf_r+0x2c>
 8003296:	89a3      	ldrh	r3, [r4, #12]
 8003298:	2100      	movs	r1, #0
 800329a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800329e:	bf14      	ite	ne
 80032a0:	2340      	movne	r3, #64	@ 0x40
 80032a2:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80032a6:	2000      	movs	r0, #0
 80032a8:	6031      	str	r1, [r6, #0]
 80032aa:	602b      	str	r3, [r5, #0]
 80032ac:	b016      	add	sp, #88	@ 0x58
 80032ae:	bd70      	pop	{r4, r5, r6, pc}
 80032b0:	466a      	mov	r2, sp
 80032b2:	f000 f849 	bl	8003348 <_fstat_r>
 80032b6:	2800      	cmp	r0, #0
 80032b8:	dbed      	blt.n	8003296 <__swhatbuf_r+0x12>
 80032ba:	9901      	ldr	r1, [sp, #4]
 80032bc:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80032c0:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80032c4:	4259      	negs	r1, r3
 80032c6:	4159      	adcs	r1, r3
 80032c8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80032cc:	e7eb      	b.n	80032a6 <__swhatbuf_r+0x22>

080032ce <__smakebuf_r>:
 80032ce:	898b      	ldrh	r3, [r1, #12]
 80032d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80032d2:	079d      	lsls	r5, r3, #30
 80032d4:	4606      	mov	r6, r0
 80032d6:	460c      	mov	r4, r1
 80032d8:	d507      	bpl.n	80032ea <__smakebuf_r+0x1c>
 80032da:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80032de:	6023      	str	r3, [r4, #0]
 80032e0:	6123      	str	r3, [r4, #16]
 80032e2:	2301      	movs	r3, #1
 80032e4:	6163      	str	r3, [r4, #20]
 80032e6:	b003      	add	sp, #12
 80032e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80032ea:	466a      	mov	r2, sp
 80032ec:	ab01      	add	r3, sp, #4
 80032ee:	f7ff ffc9 	bl	8003284 <__swhatbuf_r>
 80032f2:	9f00      	ldr	r7, [sp, #0]
 80032f4:	4605      	mov	r5, r0
 80032f6:	4639      	mov	r1, r7
 80032f8:	4630      	mov	r0, r6
 80032fa:	f7ff fb0d 	bl	8002918 <_malloc_r>
 80032fe:	b948      	cbnz	r0, 8003314 <__smakebuf_r+0x46>
 8003300:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003304:	059a      	lsls	r2, r3, #22
 8003306:	d4ee      	bmi.n	80032e6 <__smakebuf_r+0x18>
 8003308:	f023 0303 	bic.w	r3, r3, #3
 800330c:	f043 0302 	orr.w	r3, r3, #2
 8003310:	81a3      	strh	r3, [r4, #12]
 8003312:	e7e2      	b.n	80032da <__smakebuf_r+0xc>
 8003314:	89a3      	ldrh	r3, [r4, #12]
 8003316:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800331a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800331e:	81a3      	strh	r3, [r4, #12]
 8003320:	9b01      	ldr	r3, [sp, #4]
 8003322:	6020      	str	r0, [r4, #0]
 8003324:	b15b      	cbz	r3, 800333e <__smakebuf_r+0x70>
 8003326:	4630      	mov	r0, r6
 8003328:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800332c:	f000 f81e 	bl	800336c <_isatty_r>
 8003330:	b128      	cbz	r0, 800333e <__smakebuf_r+0x70>
 8003332:	89a3      	ldrh	r3, [r4, #12]
 8003334:	f023 0303 	bic.w	r3, r3, #3
 8003338:	f043 0301 	orr.w	r3, r3, #1
 800333c:	81a3      	strh	r3, [r4, #12]
 800333e:	89a3      	ldrh	r3, [r4, #12]
 8003340:	431d      	orrs	r5, r3
 8003342:	81a5      	strh	r5, [r4, #12]
 8003344:	e7cf      	b.n	80032e6 <__smakebuf_r+0x18>
	...

08003348 <_fstat_r>:
 8003348:	b538      	push	{r3, r4, r5, lr}
 800334a:	2300      	movs	r3, #0
 800334c:	4d06      	ldr	r5, [pc, #24]	@ (8003368 <_fstat_r+0x20>)
 800334e:	4604      	mov	r4, r0
 8003350:	4608      	mov	r0, r1
 8003352:	4611      	mov	r1, r2
 8003354:	602b      	str	r3, [r5, #0]
 8003356:	f7fd f9c7 	bl	80006e8 <_fstat>
 800335a:	1c43      	adds	r3, r0, #1
 800335c:	d102      	bne.n	8003364 <_fstat_r+0x1c>
 800335e:	682b      	ldr	r3, [r5, #0]
 8003360:	b103      	cbz	r3, 8003364 <_fstat_r+0x1c>
 8003362:	6023      	str	r3, [r4, #0]
 8003364:	bd38      	pop	{r3, r4, r5, pc}
 8003366:	bf00      	nop
 8003368:	20000280 	.word	0x20000280

0800336c <_isatty_r>:
 800336c:	b538      	push	{r3, r4, r5, lr}
 800336e:	2300      	movs	r3, #0
 8003370:	4d05      	ldr	r5, [pc, #20]	@ (8003388 <_isatty_r+0x1c>)
 8003372:	4604      	mov	r4, r0
 8003374:	4608      	mov	r0, r1
 8003376:	602b      	str	r3, [r5, #0]
 8003378:	f7fd f9c5 	bl	8000706 <_isatty>
 800337c:	1c43      	adds	r3, r0, #1
 800337e:	d102      	bne.n	8003386 <_isatty_r+0x1a>
 8003380:	682b      	ldr	r3, [r5, #0]
 8003382:	b103      	cbz	r3, 8003386 <_isatty_r+0x1a>
 8003384:	6023      	str	r3, [r4, #0]
 8003386:	bd38      	pop	{r3, r4, r5, pc}
 8003388:	20000280 	.word	0x20000280

0800338c <_init>:
 800338c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800338e:	bf00      	nop
 8003390:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003392:	bc08      	pop	{r3}
 8003394:	469e      	mov	lr, r3
 8003396:	4770      	bx	lr

08003398 <_fini>:
 8003398:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800339a:	bf00      	nop
 800339c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800339e:	bc08      	pop	{r3}
 80033a0:	469e      	mov	lr, r3
 80033a2:	4770      	bx	lr
