// Seed: 1004556816
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout uwire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_7 = 1;
  if (1 == "") begin : LABEL_0
    assign id_4 = id_5;
  end else begin : LABEL_1
    assign id_3 = id_2;
  end
endmodule
module module_1 #(
    parameter id_1 = 32'd4
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  module_0 modCall_1 (
      id_8,
      id_2,
      id_2,
      id_2,
      id_4,
      id_6,
      id_7
  );
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire _id_1;
  logic [1 : -1] id_11;
  ;
  parameter id_12 = (1);
  wire [1 : id_1] id_13;
  wire id_14;
  wire id_15;
endmodule
