Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Feb 20 19:04:52 2025
| Host         : DESKTOP-V5UHSH2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                Violations  
---------  --------  -----------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert               1           
TIMING-9   Warning   Unknown CDC Logic                          1           
TIMING-16  Warning   Large setup violation                      1000        
ULMTCS-2   Warning   Control Sets use limits require reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -46.822  -110872.617                  74927               143779        0.058        0.000                      0               143779        1.370        0.000                       0                 70617  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                       ------------         ----------      --------------
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          
sysClk50m                                                   {0.000 10.000}       20.000          50.000          
  clk_out1_design_1_clk_wiz_1_0                             {0.000 2.500}        5.000           200.000         
  clk_out2_design_1_clk_wiz_1_0                             {0.000 3.125}        6.250           160.000         
  clkfbout_design_1_clk_wiz_1_0                             {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.592        0.000                      0                  222        0.159        0.000                      0                  222       15.812        0.000                       0                   233  
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       12.001        0.000                      0                   46        0.263        0.000                      0                   46       16.166        0.000                       0                    40  
sysClk50m                                                                                                                                                                                                     7.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_1_0                                  -2.683  -100756.289                  71671               139923        0.090        0.000                      0               139923        1.370        0.000                       0                 68549  
  clk_out2_design_1_clk_wiz_1_0                                 -46.822    -1455.933                    451                 2074        0.165        0.000                      0                 2074        2.625        0.000                       0                  1791  
  clkfbout_design_1_clk_wiz_1_0                                                                                                                                                                              18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_1_0  clk_out2_design_1_clk_wiz_1_0       -5.551    -8690.318                   3058                 3058        0.058        0.000                      0                 3058  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                  From Clock                                                  To Clock                                                  
----------                                                  ----------                                                  --------                                                  
(none)                                                                                                                  clk_out1_design_1_clk_wiz_1_0                               
(none)                                                      clk_out1_design_1_clk_wiz_1_0                               clk_out1_design_1_clk_wiz_1_0                               
(none)                                                      design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    clk_out1_design_1_clk_wiz_1_0                               
(none)                                                      design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  clk_out1_design_1_clk_wiz_1_0                               
(none)                                                                                                                  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                      clk_out1_design_1_clk_wiz_1_0                               design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                      design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                                                                                  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                      clk_out1_design_1_clk_wiz_1_0                               design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                      design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                         clk_out1_design_1_clk_wiz_1_0                                 
(none)                         clk_out2_design_1_clk_wiz_1_0                                 
(none)                         clkfbout_design_1_clk_wiz_1_0                                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.592ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.812ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.592ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.922ns  (logic 0.594ns (20.328%)  route 2.328ns (79.672%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns = ( 36.144 - 33.333 ) 
    Source Clock Delay      (SCD):    3.233ns = ( 19.899 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551    18.217    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.298 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.601    19.899    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X7Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.384    20.283 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.661    20.945    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X7Y3           LUT6 (Prop_lut6_I0_O)        0.105    21.050 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.097    22.147    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X15Y4          LUT3 (Prop_lut3_I2_O)        0.105    22.252 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.570    22.821    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X12Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319    34.652    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.415    36.144    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X12Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.309    36.453    
                         clock uncertainty           -0.035    36.418    
    SLICE_X12Y1          FDRE (Setup_fdre_C_D)       -0.004    36.414    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.414    
                         arrival time                         -22.821    
  -------------------------------------------------------------------
                         slack                                 13.592    

Slack (MET) :             13.911ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.640ns  (logic 0.594ns (22.497%)  route 2.046ns (77.503%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns = ( 36.144 - 33.333 ) 
    Source Clock Delay      (SCD):    3.233ns = ( 19.899 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551    18.217    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.298 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.601    19.899    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X7Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.384    20.283 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.661    20.945    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X7Y3           LUT6 (Prop_lut6_I0_O)        0.105    21.050 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.385    22.435    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X17Y1          LUT3 (Prop_lut3_I1_O)        0.105    22.540 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.540    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X17Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319    34.652    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.415    36.144    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.309    36.453    
                         clock uncertainty           -0.035    36.418    
    SLICE_X17Y1          FDRE (Setup_fdre_C_D)        0.033    36.451    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.451    
                         arrival time                         -22.540    
  -------------------------------------------------------------------
                         slack                                 13.911    

Slack (MET) :             13.938ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.649ns  (logic 0.603ns (22.760%)  route 2.046ns (77.240%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns = ( 36.144 - 33.333 ) 
    Source Clock Delay      (SCD):    3.233ns = ( 19.899 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551    18.217    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.298 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.601    19.899    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X7Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.384    20.283 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.661    20.945    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X7Y3           LUT6 (Prop_lut6_I0_O)        0.105    21.050 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.385    22.435    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X17Y1          LUT4 (Prop_lut4_I2_O)        0.114    22.549 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    22.549    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X17Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319    34.652    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.415    36.144    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.309    36.453    
                         clock uncertainty           -0.035    36.418    
    SLICE_X17Y1          FDRE (Setup_fdre_C_D)        0.069    36.487    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.487    
                         arrival time                         -22.549    
  -------------------------------------------------------------------
                         slack                                 13.938    

Slack (MET) :             13.962ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.588ns  (logic 0.594ns (22.953%)  route 1.994ns (77.047%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns = ( 36.144 - 33.333 ) 
    Source Clock Delay      (SCD):    3.233ns = ( 19.899 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551    18.217    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.298 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.601    19.899    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X7Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.384    20.283 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.661    20.945    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X7Y3           LUT6 (Prop_lut6_I0_O)        0.105    21.050 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.332    22.382    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X18Y0          LUT4 (Prop_lut4_I2_O)        0.105    22.487 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.487    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X18Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319    34.652    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.415    36.144    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X18Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.309    36.453    
                         clock uncertainty           -0.035    36.418    
    SLICE_X18Y0          FDRE (Setup_fdre_C_D)        0.032    36.450    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.450    
                         arrival time                         -22.487    
  -------------------------------------------------------------------
                         slack                                 13.962    

Slack (MET) :             13.968ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.582ns  (logic 0.594ns (23.004%)  route 1.988ns (76.996%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns = ( 36.144 - 33.333 ) 
    Source Clock Delay      (SCD):    3.233ns = ( 19.899 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551    18.217    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.298 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.601    19.899    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X7Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.384    20.283 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.661    20.945    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X7Y3           LUT6 (Prop_lut6_I0_O)        0.105    21.050 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.327    22.377    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X17Y1          LUT6 (Prop_lut6_I4_O)        0.105    22.482 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.482    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X17Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319    34.652    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.415    36.144    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.309    36.453    
                         clock uncertainty           -0.035    36.418    
    SLICE_X17Y1          FDRE (Setup_fdre_C_D)        0.032    36.450    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.450    
                         arrival time                         -22.482    
  -------------------------------------------------------------------
                         slack                                 13.968    

Slack (MET) :             13.996ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.591ns  (logic 0.597ns (23.042%)  route 1.994ns (76.958%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns = ( 36.144 - 33.333 ) 
    Source Clock Delay      (SCD):    3.233ns = ( 19.899 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551    18.217    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.298 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.601    19.899    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X7Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.384    20.283 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.661    20.945    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X7Y3           LUT6 (Prop_lut6_I0_O)        0.105    21.050 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.332    22.382    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X18Y0          LUT5 (Prop_lut5_I3_O)        0.108    22.490 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.490    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X18Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319    34.652    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.415    36.144    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X18Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.309    36.453    
                         clock uncertainty           -0.035    36.418    
    SLICE_X18Y0          FDRE (Setup_fdre_C_D)        0.069    36.487    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.487    
                         arrival time                         -22.490    
  -------------------------------------------------------------------
                         slack                                 13.996    

Slack (MET) :             14.112ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.438ns  (logic 0.594ns (24.361%)  route 1.844ns (75.639%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns = ( 36.144 - 33.333 ) 
    Source Clock Delay      (SCD):    3.233ns = ( 19.899 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551    18.217    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.298 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.601    19.899    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X7Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.384    20.283 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.661    20.945    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X7Y3           LUT6 (Prop_lut6_I0_O)        0.105    21.050 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.183    22.233    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X17Y1          LUT6 (Prop_lut6_I4_O)        0.105    22.338 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.338    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X17Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319    34.652    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.415    36.144    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.309    36.453    
                         clock uncertainty           -0.035    36.418    
    SLICE_X17Y1          FDRE (Setup_fdre_C_D)        0.032    36.450    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.450    
                         arrival time                         -22.338    
  -------------------------------------------------------------------
                         slack                                 14.112    

Slack (MET) :             14.140ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.589ns (25.618%)  route 1.710ns (74.382%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 19.545 - 16.667 ) 
    Source Clock Delay      (SCD):    3.233ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.601     3.233    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.379     3.612 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=5, routed)           0.796     4.408    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_0_in_1
    SLICE_X5Y2           LUT6 (Prop_lut6_I3_O)        0.105     4.513 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.536     5.049    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X6Y3           LUT5 (Prop_lut5_I0_O)        0.105     5.154 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.379     5.532    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X7Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319    17.985    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    18.062 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.483    19.545    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X7Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.326    19.871    
                         clock uncertainty           -0.035    19.836    
    SLICE_X7Y4           FDRE (Setup_fdre_C_CE)      -0.164    19.672    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.672    
                         arrival time                          -5.532    
  -------------------------------------------------------------------
                         slack                                 14.140    

Slack (MET) :             14.201ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.347ns  (logic 0.594ns (25.313%)  route 1.753ns (74.687%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns = ( 36.144 - 33.333 ) 
    Source Clock Delay      (SCD):    3.233ns = ( 19.899 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551    18.217    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.298 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.601    19.899    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X7Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.384    20.283 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.661    20.945    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X7Y3           LUT6 (Prop_lut6_I0_O)        0.105    21.050 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.091    22.141    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X18Y0          LUT2 (Prop_lut2_I0_O)        0.105    22.246 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.246    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X18Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319    34.652    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.415    36.144    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X18Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.309    36.453    
                         clock uncertainty           -0.035    36.418    
    SLICE_X18Y0          FDRE (Setup_fdre_C_D)        0.030    36.448    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.448    
                         arrival time                         -22.246    
  -------------------------------------------------------------------
                         slack                                 14.201    

Slack (MET) :             14.988ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.604ns  (logic 0.489ns (30.488%)  route 1.115ns (69.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns = ( 36.144 - 33.333 ) 
    Source Clock Delay      (SCD):    3.233ns = ( 19.899 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551    18.217    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.298 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.601    19.899    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X7Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.384    20.283 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           1.115    21.398    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sync
    SLICE_X12Y1          LUT6 (Prop_lut6_I2_O)        0.105    21.503 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_1/O
                         net (fo=1, routed)           0.000    21.503    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_1_n_0
    SLICE_X12Y1          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319    34.652    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.415    36.144    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X12Y1          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/C
                         clock pessimism              0.309    36.453    
                         clock uncertainty           -0.035    36.418    
    SLICE_X12Y1          FDRE (Setup_fdre_C_D)        0.074    36.492    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.492    
                         arrival time                         -21.503    
  -------------------------------------------------------------------
                         slack                                 14.988    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.668     1.397    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y5           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDCE (Prop_fdce_C_Q)         0.164     1.561 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.055     1.616    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X2Y5           FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.945     1.801    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y5           FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.403     1.397    
    SLICE_X2Y5           FDPE (Hold_fdpe_C_D)         0.060     1.457    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.930%)  route 0.116ns (45.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.669     1.398    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y0           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.141     1.539 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/Q
                         net (fo=1, routed)           0.116     1.655    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10_n_0
    SLICE_X1Y0           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.946     1.802    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y0           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/C
                         clock pessimism             -0.390     1.411    
    SLICE_X1Y0           FDCE (Hold_fdce_C_D)         0.075     1.486    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.455%)  route 0.123ns (46.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.633     1.362    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y2          FDRE (Prop_fdre_C_Q)         0.141     1.503 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/Q
                         net (fo=3, routed)           0.123     1.626    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[28]
    SLICE_X44Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.908     1.764    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X44Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/C
                         clock pessimism             -0.385     1.378    
    SLICE_X44Y1          FDRE (Hold_fdre_C_D)         0.076     1.454    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.669     1.398    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y0           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDCE (Prop_fdce_C_Q)         0.141     1.539 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/Q
                         net (fo=1, routed)           0.114     1.653    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9_n_0
    SLICE_X0Y0           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.946     1.802    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y0           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/C
                         clock pessimism             -0.390     1.411    
    SLICE_X0Y0           FDCE (Hold_fdce_C_D)         0.066     1.477    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10
  -------------------------------------------------------------------
                         required time                         -1.477    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.621%)  route 0.122ns (46.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.631     1.360    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y0          FDRE (Prop_fdre_C_Q)         0.141     1.501 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[14]/Q
                         net (fo=2, routed)           0.122     1.623    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[14]
    SLICE_X45Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.908     1.764    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/C
                         clock pessimism             -0.364     1.399    
    SLICE_X45Y0          FDRE (Hold_fdre_C_D)         0.047     1.446    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.590%)  route 0.117ns (45.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.633     1.362    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y0          FDRE (Prop_fdre_C_Q)         0.141     1.503 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/Q
                         net (fo=2, routed)           0.117     1.620    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[10]
    SLICE_X45Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.908     1.764    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/C
                         clock pessimism             -0.401     1.362    
    SLICE_X45Y0          FDRE (Hold_fdre_C_D)         0.078     1.440    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.715%)  route 0.130ns (44.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.629     1.358    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X38Y12         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.164     1.522 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/Q
                         net (fo=2, routed)           0.130     1.652    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[20]
    SLICE_X37Y12         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.905     1.761    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y12         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
                         clock pessimism             -0.364     1.396    
    SLICE_X37Y12         FDRE (Hold_fdre_C_D)         0.072     1.468    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.137%)  route 0.113ns (37.863%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.668     1.397    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141     1.538 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/Q
                         net (fo=3, routed)           0.113     1.651    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_status[5]
    SLICE_X0Y3           LUT5 (Prop_lut5_I4_O)        0.045     1.696 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[4]_i_1/O
                         net (fo=1, routed)           0.000     1.696    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[4]
    SLICE_X0Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.945     1.801    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C
                         clock pessimism             -0.390     1.410    
    SLICE_X0Y3           FDRE (Hold_fdre_C_D)         0.091     1.501    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.973%)  route 0.125ns (47.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.633     1.362    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y0          FDRE (Prop_fdre_C_Q)         0.141     1.503 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/Q
                         net (fo=2, routed)           0.125     1.628    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[11]
    SLICE_X44Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.908     1.764    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X44Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
                         clock pessimism             -0.385     1.378    
    SLICE_X44Y1          FDRE (Hold_fdre_C_D)         0.047     1.425    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.625%)  route 0.112ns (44.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.633     1.362    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y0          FDRE (Prop_fdre_C_Q)         0.141     1.503 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/Q
                         net (fo=2, routed)           0.112     1.616    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[13]
    SLICE_X45Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.908     1.764    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/C
                         clock pessimism             -0.401     1.362    
    SLICE_X45Y0          FDRE (Hold_fdre_C_D)         0.047     1.409    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            1.592         33.333      31.741     BUFGCTRL_X0Y2  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I0
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X13Y10   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X1Y0     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X2Y4     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X13Y10   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X2Y5     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X2Y5     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X2Y4     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X13Y10   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X2Y2     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X2Y4     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X2Y4     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X2Y4     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X2Y4     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X2Y4     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X2Y4     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X2Y1     design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X2Y1     design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X2Y1     design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X2Y1     design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.667      15.813     SLICE_X2Y4     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X2Y4     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.667      15.813     SLICE_X2Y4     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X2Y4     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.667      15.813     SLICE_X2Y4     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X2Y4     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.667      15.813     SLICE_X2Y1     design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.667      15.813     SLICE_X2Y1     design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.667      15.813     SLICE_X2Y1     design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.667      15.813     SLICE_X2Y1     design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       12.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.001ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.343ns  (logic 0.774ns (17.822%)  route 3.569ns (82.178%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.706ns = ( 36.039 - 33.333 ) 
    Source Clock Delay      (SCD):    3.115ns = ( 19.782 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.600    19.782    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X5Y6           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.384    20.166 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.221    21.387    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X7Y6           LUT3 (Prop_lut3_I1_O)        0.115    21.502 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=8, routed)           1.065    22.566    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X13Y2          LUT5 (Prop_lut5_I3_O)        0.275    22.841 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.283    24.125    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X35Y0          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.408    36.039    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X35Y0          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.290    36.329    
                         clock uncertainty           -0.035    36.294    
    SLICE_X35Y0          FDCE (Setup_fdce_C_CE)      -0.168    36.126    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.126    
                         arrival time                         -24.125    
  -------------------------------------------------------------------
                         slack                                 12.001    

Slack (MET) :             12.137ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.209ns  (logic 0.774ns (18.391%)  route 3.435ns (81.609%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 36.040 - 33.333 ) 
    Source Clock Delay      (SCD):    3.115ns = ( 19.782 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.600    19.782    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X5Y6           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.384    20.166 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.221    21.387    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X7Y6           LUT3 (Prop_lut3_I1_O)        0.115    21.502 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=8, routed)           1.065    22.566    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X13Y2          LUT5 (Prop_lut5_I3_O)        0.275    22.841 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.149    23.990    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X33Y3          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.409    36.040    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y3          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.290    36.330    
                         clock uncertainty           -0.035    36.295    
    SLICE_X33Y3          FDCE (Setup_fdce_C_CE)      -0.168    36.127    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.127    
                         arrival time                         -23.990    
  -------------------------------------------------------------------
                         slack                                 12.137    

Slack (MET) :             12.247ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.098ns  (logic 0.774ns (18.888%)  route 3.324ns (81.112%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 36.040 - 33.333 ) 
    Source Clock Delay      (SCD):    3.115ns = ( 19.782 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.600    19.782    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X5Y6           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.384    20.166 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.221    21.387    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X7Y6           LUT3 (Prop_lut3_I1_O)        0.115    21.502 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=8, routed)           1.065    22.566    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X13Y2          LUT5 (Prop_lut5_I3_O)        0.275    22.841 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.038    23.879    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X33Y2          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.409    36.040    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y2          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.290    36.330    
                         clock uncertainty           -0.035    36.295    
    SLICE_X33Y2          FDCE (Setup_fdce_C_CE)      -0.168    36.127    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.127    
                         arrival time                         -23.879    
  -------------------------------------------------------------------
                         slack                                 12.247    

Slack (MET) :             12.514ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.836ns  (logic 0.774ns (20.179%)  route 3.062ns (79.821%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 36.044 - 33.333 ) 
    Source Clock Delay      (SCD):    3.115ns = ( 19.782 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.600    19.782    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X5Y6           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.384    20.166 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.221    21.387    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X7Y6           LUT3 (Prop_lut3_I1_O)        0.115    21.502 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=8, routed)           1.065    22.566    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X13Y2          LUT5 (Prop_lut5_I3_O)        0.275    22.841 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.776    23.617    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X27Y2          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.413    36.044    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X27Y2          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.290    36.334    
                         clock uncertainty           -0.035    36.299    
    SLICE_X27Y2          FDCE (Setup_fdce_C_CE)      -0.168    36.131    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.131    
                         arrival time                         -23.617    
  -------------------------------------------------------------------
                         slack                                 12.514    

Slack (MET) :             12.745ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.604ns  (logic 0.774ns (21.476%)  route 2.830ns (78.524%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 36.044 - 33.333 ) 
    Source Clock Delay      (SCD):    3.115ns = ( 19.782 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.600    19.782    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X5Y6           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.384    20.166 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.221    21.387    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X7Y6           LUT3 (Prop_lut3_I1_O)        0.115    21.502 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=8, routed)           1.065    22.566    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X13Y2          LUT5 (Prop_lut5_I3_O)        0.275    22.841 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.544    23.386    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X24Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.413    36.044    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X24Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.290    36.334    
                         clock uncertainty           -0.035    36.299    
    SLICE_X24Y1          FDRE (Setup_fdre_C_CE)      -0.168    36.131    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.131    
                         arrival time                         -23.386    
  -------------------------------------------------------------------
                         slack                                 12.745    

Slack (MET) :             12.745ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.604ns  (logic 0.774ns (21.476%)  route 2.830ns (78.524%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 36.044 - 33.333 ) 
    Source Clock Delay      (SCD):    3.115ns = ( 19.782 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.600    19.782    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X5Y6           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.384    20.166 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.221    21.387    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X7Y6           LUT3 (Prop_lut3_I1_O)        0.115    21.502 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=8, routed)           1.065    22.566    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X13Y2          LUT5 (Prop_lut5_I3_O)        0.275    22.841 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.544    23.386    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X24Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.413    36.044    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X24Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.290    36.334    
                         clock uncertainty           -0.035    36.299    
    SLICE_X24Y1          FDRE (Setup_fdre_C_CE)      -0.168    36.131    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.131    
                         arrival time                         -23.386    
  -------------------------------------------------------------------
                         slack                                 12.745    

Slack (MET) :             12.745ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.604ns  (logic 0.774ns (21.476%)  route 2.830ns (78.524%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 36.044 - 33.333 ) 
    Source Clock Delay      (SCD):    3.115ns = ( 19.782 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.600    19.782    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X5Y6           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.384    20.166 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.221    21.387    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X7Y6           LUT3 (Prop_lut3_I1_O)        0.115    21.502 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=8, routed)           1.065    22.566    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X13Y2          LUT5 (Prop_lut5_I3_O)        0.275    22.841 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.544    23.386    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X24Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.413    36.044    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X24Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.290    36.334    
                         clock uncertainty           -0.035    36.299    
    SLICE_X24Y1          FDRE (Setup_fdre_C_CE)      -0.168    36.131    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.131    
                         arrival time                         -23.386    
  -------------------------------------------------------------------
                         slack                                 12.745    

Slack (MET) :             12.745ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.604ns  (logic 0.774ns (21.476%)  route 2.830ns (78.524%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 36.044 - 33.333 ) 
    Source Clock Delay      (SCD):    3.115ns = ( 19.782 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.600    19.782    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X5Y6           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.384    20.166 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.221    21.387    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X7Y6           LUT3 (Prop_lut3_I1_O)        0.115    21.502 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[6]_INST_0/O
                         net (fo=8, routed)           1.065    22.566    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[6]
    SLICE_X13Y2          LUT5 (Prop_lut5_I3_O)        0.275    22.841 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.544    23.386    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X24Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.413    36.044    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X24Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.290    36.334    
                         clock uncertainty           -0.035    36.299    
    SLICE_X24Y1          FDRE (Setup_fdre_C_CE)      -0.168    36.131    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.131    
                         arrival time                         -23.386    
  -------------------------------------------------------------------
                         slack                                 12.745    

Slack (MET) :             12.784ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.566ns  (logic 0.871ns (24.428%)  route 2.695ns (75.572%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 36.046 - 33.333 ) 
    Source Clock Delay      (SCD):    3.116ns = ( 19.783 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.601    19.783    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y5           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.384    20.167 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.921    21.087    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y6           LUT3 (Prop_lut3_I2_O)        0.115    21.202 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.344    21.547    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X5Y6           LUT4 (Prop_lut4_I1_O)        0.267    21.814 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.056    22.870    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X13Y2          LUT5 (Prop_lut5_I4_O)        0.105    22.975 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.374    23.348    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X19Y2          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.415    36.046    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X19Y2          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.290    36.336    
                         clock uncertainty           -0.035    36.301    
    SLICE_X19Y2          FDCE (Setup_fdce_C_CE)      -0.168    36.133    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.133    
                         arrival time                         -23.348    
  -------------------------------------------------------------------
                         slack                                 12.784    

Slack (MET) :             12.784ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.566ns  (logic 0.871ns (24.428%)  route 2.695ns (75.572%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 36.046 - 33.333 ) 
    Source Clock Delay      (SCD):    3.116ns = ( 19.783 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.601    19.783    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y5           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.384    20.167 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.921    21.087    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y6           LUT3 (Prop_lut3_I2_O)        0.115    21.202 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.344    21.547    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X5Y6           LUT4 (Prop_lut4_I1_O)        0.267    21.814 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.056    22.870    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X13Y2          LUT5 (Prop_lut5_I4_O)        0.105    22.975 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.374    23.348    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X19Y2          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.415    36.046    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X19Y2          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.290    36.336    
                         clock uncertainty           -0.035    36.301    
    SLICE_X19Y2          FDCE (Setup_fdce_C_CE)      -0.168    36.133    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.133    
                         arrival time                         -23.348    
  -------------------------------------------------------------------
                         slack                                 12.784    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.553%)  route 0.174ns (45.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.669     1.341    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X2Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.164     1.505 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.174     1.679    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X2Y0           LUT6 (Prop_lut6_I5_O)        0.045     1.724 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.724    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X2Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.946     1.735    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X2Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.393     1.341    
    SLICE_X2Y0           FDRE (Hold_fdre_C_D)         0.120     1.461    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.209ns (47.592%)  route 0.230ns (52.408%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.669     1.341    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X2Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.164     1.505 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.230     1.735    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X2Y0           LUT6 (Prop_lut6_I5_O)        0.045     1.780 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.780    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X2Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.946     1.735    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X2Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.393     1.341    
    SLICE_X2Y0           FDRE (Hold_fdre_C_D)         0.121     1.462    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.380%)  route 0.232ns (52.620%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.669     1.341    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X2Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.164     1.505 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.232     1.737    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X2Y0           LUT3 (Prop_lut3_I2_O)        0.045     1.782 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.782    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X2Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.946     1.735    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X2Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.393     1.341    
    SLICE_X2Y0           FDRE (Hold_fdre_C_D)         0.121     1.462    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.561ns  (logic 0.191ns (34.062%)  route 0.370ns (65.938%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 18.399 - 16.667 ) 
    Source Clock Delay      (SCD):    1.339ns = ( 18.006 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.667    18.006    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X5Y6           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDCE (Prop_fdce_C_Q)         0.146    18.152 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.247    18.399    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X5Y8           LUT1 (Prop_lut1_I0_O)        0.045    18.444 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.122    18.567    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D
    SLICE_X5Y6           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.944    18.399    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X5Y6           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.393    18.006    
    SLICE_X5Y6           FDCE (Hold_fdce_C_D)         0.077    18.083    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -18.083    
                         arrival time                          18.567    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.526ns  (logic 0.212ns (40.277%)  route 0.314ns (59.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 18.399 - 16.667 ) 
    Source Clock Delay      (SCD):    1.340ns = ( 18.007 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.668    18.007    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y1           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDCE (Prop_fdce_C_Q)         0.167    18.174 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.146    18.319    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X5Y2           LUT5 (Prop_lut5_I2_O)        0.045    18.364 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.169    18.533    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y5           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.944    18.399    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y5           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.377    18.022    
    SLICE_X5Y5           FDRE (Hold_fdre_C_CE)       -0.032    17.990    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.990    
                         arrival time                          18.533    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.526ns  (logic 0.212ns (40.277%)  route 0.314ns (59.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 18.399 - 16.667 ) 
    Source Clock Delay      (SCD):    1.340ns = ( 18.007 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.668    18.007    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y1           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDCE (Prop_fdce_C_Q)         0.167    18.174 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.146    18.319    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X5Y2           LUT5 (Prop_lut5_I2_O)        0.045    18.364 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.169    18.533    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y5           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.944    18.399    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y5           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.377    18.022    
    SLICE_X5Y5           FDRE (Hold_fdre_C_CE)       -0.032    17.990    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.990    
                         arrival time                          18.533    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.526ns  (logic 0.212ns (40.277%)  route 0.314ns (59.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 18.399 - 16.667 ) 
    Source Clock Delay      (SCD):    1.340ns = ( 18.007 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.668    18.007    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y1           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDCE (Prop_fdce_C_Q)         0.167    18.174 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.146    18.319    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X5Y2           LUT5 (Prop_lut5_I2_O)        0.045    18.364 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.169    18.533    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y5           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.944    18.399    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y5           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.377    18.022    
    SLICE_X5Y5           FDRE (Hold_fdre_C_CE)       -0.032    17.990    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.990    
                         arrival time                          18.533    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.526ns  (logic 0.212ns (40.277%)  route 0.314ns (59.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 18.399 - 16.667 ) 
    Source Clock Delay      (SCD):    1.340ns = ( 18.007 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.668    18.007    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y1           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDCE (Prop_fdce_C_Q)         0.167    18.174 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.146    18.319    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X5Y2           LUT5 (Prop_lut5_I2_O)        0.045    18.364 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.169    18.533    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y5           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.944    18.399    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y5           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.377    18.022    
    SLICE_X5Y5           FDRE (Hold_fdre_C_CE)       -0.032    17.990    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.990    
                         arrival time                          18.533    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.526ns  (logic 0.212ns (40.277%)  route 0.314ns (59.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 18.399 - 16.667 ) 
    Source Clock Delay      (SCD):    1.340ns = ( 18.007 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.668    18.007    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y1           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDCE (Prop_fdce_C_Q)         0.167    18.174 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.146    18.319    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X5Y2           LUT5 (Prop_lut5_I2_O)        0.045    18.364 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.169    18.533    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y5           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.944    18.399    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y5           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.377    18.022    
    SLICE_X5Y5           FDRE (Hold_fdre_C_CE)       -0.032    17.990    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.990    
                         arrival time                          18.533    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.526ns  (logic 0.212ns (40.277%)  route 0.314ns (59.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 18.399 - 16.667 ) 
    Source Clock Delay      (SCD):    1.340ns = ( 18.007 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.668    18.007    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y1           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDCE (Prop_fdce_C_Q)         0.167    18.174 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.146    18.319    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X5Y2           LUT5 (Prop_lut5_I2_O)        0.045    18.364 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.169    18.533    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y5           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.944    18.399    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y5           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.377    18.022    
    SLICE_X5Y5           FDRE (Hold_fdre_C_CE)       -0.032    17.990    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.990    
                         arrival time                          18.533    
  -------------------------------------------------------------------
                         slack                                  0.543    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         33.333      31.741     BUFGCTRL_X0Y3  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X5Y2     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X5Y2     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X5Y2     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X5Y2     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X6Y1     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X6Y1     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X6Y1     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X6Y1     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X2Y0     design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y2     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y2     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y2     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y2     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y2     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y2     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y2     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y2     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X6Y1     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X6Y1     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y2     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X5Y2     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y2     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X5Y2     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y2     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X5Y2     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y2     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X5Y2     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X6Y1     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X6Y1     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sysClk50m
  To Clock:  sysClk50m

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk50m
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sysClk50m }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :        71671  Failing Endpoints,  Worst Slack       -2.683ns,  Total Violation  -100756.290ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.683ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[2010][13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.330ns  (logic 0.694ns (9.468%)  route 6.636ns (90.532%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 3.638 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.742ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.593    -1.742    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/s_axi_aclk
    SLICE_X4Y15          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.379    -1.363 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/Q
                         net (fo=12, routed)          0.487    -0.875    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/Arb2AW_Active
    SLICE_X7Y15          LUT2 (Prop_lut2_I0_O)        0.105    -0.770 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/bram_we_a[1]_INST_0/O
                         net (fo=41, routed)          0.816     0.045    design_1_i/hw0_0/inst/ramWe[1]
    SLICE_X14Y23         LUT2 (Prop_lut2_I1_O)        0.105     0.150 r  design_1_i/hw0_0/inst/mem[2014][15]_i_2/O
                         net (fo=120, routed)         4.448     4.598    design_1_i/hw0_0/inst/mem[2014][15]_i_2_n_0
    SLICE_X78Y164        LUT6 (Prop_lut6_I0_O)        0.105     4.703 r  design_1_i/hw0_0/inst/mem[2010][15]_i_1/O
                         net (fo=8, routed)           0.885     5.588    design_1_i/hw0_0/inst/mem[2010][15]_i_1_n_0
    SLICE_X78Y174        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[2010][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     6.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     7.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547     0.755 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     2.125    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.202 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.436     3.638    design_1_i/hw0_0/inst/ramClk
    SLICE_X78Y174        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[2010][13]/C
                         clock pessimism             -0.537     3.101    
                         clock uncertainty           -0.060     3.041    
    SLICE_X78Y174        FDRE (Setup_fdre_C_CE)      -0.136     2.905    design_1_i/hw0_0/inst/mem_reg[2010][13]
  -------------------------------------------------------------------
                         required time                          2.905    
                         arrival time                          -5.588    
  -------------------------------------------------------------------
                         slack                                 -2.683    

Slack (VIOLATED) :        -2.652ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[2032][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.305ns  (logic 0.694ns (9.500%)  route 6.611ns (90.500%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 3.644 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.742ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.593    -1.742    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/s_axi_aclk
    SLICE_X4Y15          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.379    -1.363 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/Q
                         net (fo=12, routed)          0.487    -0.875    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/Arb2AW_Active
    SLICE_X7Y15          LUT2 (Prop_lut2_I0_O)        0.105    -0.770 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/bram_we_a[1]_INST_0/O
                         net (fo=41, routed)          0.816     0.045    design_1_i/hw0_0/inst/ramWe[1]
    SLICE_X14Y23         LUT2 (Prop_lut2_I1_O)        0.105     0.150 r  design_1_i/hw0_0/inst/mem[2014][15]_i_2/O
                         net (fo=120, routed)         4.406     4.556    design_1_i/hw0_0/inst/mem[2014][15]_i_2_n_0
    SLICE_X74Y169        LUT6 (Prop_lut6_I0_O)        0.105     4.661 r  design_1_i/hw0_0/inst/mem[2032][15]_i_1/O
                         net (fo=8, routed)           0.902     5.563    design_1_i/hw0_0/inst/mem[2032][15]_i_1_n_0
    SLICE_X74Y181        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[2032][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     6.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     7.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547     0.755 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     2.125    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.202 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.442     3.644    design_1_i/hw0_0/inst/ramClk
    SLICE_X74Y181        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[2032][11]/C
                         clock pessimism             -0.537     3.107    
                         clock uncertainty           -0.060     3.047    
    SLICE_X74Y181        FDRE (Setup_fdre_C_CE)      -0.136     2.911    design_1_i/hw0_0/inst/mem_reg[2032][11]
  -------------------------------------------------------------------
                         required time                          2.911    
                         arrival time                          -5.563    
  -------------------------------------------------------------------
                         slack                                 -2.652    

Slack (VIOLATED) :        -2.652ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[2032][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.305ns  (logic 0.694ns (9.500%)  route 6.611ns (90.500%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 3.644 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.742ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.593    -1.742    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/s_axi_aclk
    SLICE_X4Y15          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.379    -1.363 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/Q
                         net (fo=12, routed)          0.487    -0.875    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/Arb2AW_Active
    SLICE_X7Y15          LUT2 (Prop_lut2_I0_O)        0.105    -0.770 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/bram_we_a[1]_INST_0/O
                         net (fo=41, routed)          0.816     0.045    design_1_i/hw0_0/inst/ramWe[1]
    SLICE_X14Y23         LUT2 (Prop_lut2_I1_O)        0.105     0.150 r  design_1_i/hw0_0/inst/mem[2014][15]_i_2/O
                         net (fo=120, routed)         4.406     4.556    design_1_i/hw0_0/inst/mem[2014][15]_i_2_n_0
    SLICE_X74Y169        LUT6 (Prop_lut6_I0_O)        0.105     4.661 r  design_1_i/hw0_0/inst/mem[2032][15]_i_1/O
                         net (fo=8, routed)           0.902     5.563    design_1_i/hw0_0/inst/mem[2032][15]_i_1_n_0
    SLICE_X74Y181        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[2032][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     6.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     7.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547     0.755 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     2.125    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.202 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.442     3.644    design_1_i/hw0_0/inst/ramClk
    SLICE_X74Y181        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[2032][12]/C
                         clock pessimism             -0.537     3.107    
                         clock uncertainty           -0.060     3.047    
    SLICE_X74Y181        FDRE (Setup_fdre_C_CE)      -0.136     2.911    design_1_i/hw0_0/inst/mem_reg[2032][12]
  -------------------------------------------------------------------
                         required time                          2.911    
                         arrival time                          -5.563    
  -------------------------------------------------------------------
                         slack                                 -2.652    

Slack (VIOLATED) :        -2.652ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[2032][14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.305ns  (logic 0.694ns (9.500%)  route 6.611ns (90.500%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 3.644 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.742ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.593    -1.742    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/s_axi_aclk
    SLICE_X4Y15          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.379    -1.363 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/Q
                         net (fo=12, routed)          0.487    -0.875    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/Arb2AW_Active
    SLICE_X7Y15          LUT2 (Prop_lut2_I0_O)        0.105    -0.770 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/bram_we_a[1]_INST_0/O
                         net (fo=41, routed)          0.816     0.045    design_1_i/hw0_0/inst/ramWe[1]
    SLICE_X14Y23         LUT2 (Prop_lut2_I1_O)        0.105     0.150 r  design_1_i/hw0_0/inst/mem[2014][15]_i_2/O
                         net (fo=120, routed)         4.406     4.556    design_1_i/hw0_0/inst/mem[2014][15]_i_2_n_0
    SLICE_X74Y169        LUT6 (Prop_lut6_I0_O)        0.105     4.661 r  design_1_i/hw0_0/inst/mem[2032][15]_i_1/O
                         net (fo=8, routed)           0.902     5.563    design_1_i/hw0_0/inst/mem[2032][15]_i_1_n_0
    SLICE_X74Y181        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[2032][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     6.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     7.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547     0.755 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     2.125    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.202 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.442     3.644    design_1_i/hw0_0/inst/ramClk
    SLICE_X74Y181        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[2032][14]/C
                         clock pessimism             -0.537     3.107    
                         clock uncertainty           -0.060     3.047    
    SLICE_X74Y181        FDRE (Setup_fdre_C_CE)      -0.136     2.911    design_1_i/hw0_0/inst/mem_reg[2032][14]
  -------------------------------------------------------------------
                         required time                          2.911    
                         arrival time                          -5.563    
  -------------------------------------------------------------------
                         slack                                 -2.652    

Slack (VIOLATED) :        -2.652ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[2032][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.305ns  (logic 0.694ns (9.500%)  route 6.611ns (90.500%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 3.644 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.742ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.593    -1.742    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/s_axi_aclk
    SLICE_X4Y15          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.379    -1.363 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/Q
                         net (fo=12, routed)          0.487    -0.875    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/Arb2AW_Active
    SLICE_X7Y15          LUT2 (Prop_lut2_I0_O)        0.105    -0.770 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/bram_we_a[1]_INST_0/O
                         net (fo=41, routed)          0.816     0.045    design_1_i/hw0_0/inst/ramWe[1]
    SLICE_X14Y23         LUT2 (Prop_lut2_I1_O)        0.105     0.150 r  design_1_i/hw0_0/inst/mem[2014][15]_i_2/O
                         net (fo=120, routed)         4.406     4.556    design_1_i/hw0_0/inst/mem[2014][15]_i_2_n_0
    SLICE_X74Y169        LUT6 (Prop_lut6_I0_O)        0.105     4.661 r  design_1_i/hw0_0/inst/mem[2032][15]_i_1/O
                         net (fo=8, routed)           0.902     5.563    design_1_i/hw0_0/inst/mem[2032][15]_i_1_n_0
    SLICE_X74Y181        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[2032][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     6.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     7.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547     0.755 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     2.125    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.202 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.442     3.644    design_1_i/hw0_0/inst/ramClk
    SLICE_X74Y181        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[2032][8]/C
                         clock pessimism             -0.537     3.107    
                         clock uncertainty           -0.060     3.047    
    SLICE_X74Y181        FDRE (Setup_fdre_C_CE)      -0.136     2.911    design_1_i/hw0_0/inst/mem_reg[2032][8]
  -------------------------------------------------------------------
                         required time                          2.911    
                         arrival time                          -5.563    
  -------------------------------------------------------------------
                         slack                                 -2.652    

Slack (VIOLATED) :        -2.596ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[1990][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.211ns  (logic 0.694ns (9.624%)  route 6.517ns (90.376%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 3.638 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.742ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.593    -1.742    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/s_axi_aclk
    SLICE_X4Y15          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.379    -1.363 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/Q
                         net (fo=12, routed)          0.487    -0.875    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/Arb2AW_Active
    SLICE_X7Y15          LUT2 (Prop_lut2_I0_O)        0.105    -0.770 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/bram_we_a[1]_INST_0/O
                         net (fo=41, routed)          0.816     0.045    design_1_i/hw0_0/inst/ramWe[1]
    SLICE_X14Y23         LUT2 (Prop_lut2_I1_O)        0.105     0.150 r  design_1_i/hw0_0/inst/mem[2014][15]_i_2/O
                         net (fo=120, routed)         4.716     4.867    design_1_i/hw0_0/inst/mem[2014][15]_i_2_n_0
    SLICE_X78Y175        LUT6 (Prop_lut6_I0_O)        0.105     4.972 r  design_1_i/hw0_0/inst/mem[1990][15]_i_1/O
                         net (fo=8, routed)           0.497     5.469    design_1_i/hw0_0/inst/mem[1990][15]_i_1_n_0
    SLICE_X79Y175        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[1990][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     6.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     7.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547     0.755 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     2.125    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.202 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.436     3.638    design_1_i/hw0_0/inst/ramClk
    SLICE_X79Y175        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[1990][10]/C
                         clock pessimism             -0.537     3.101    
                         clock uncertainty           -0.060     3.041    
    SLICE_X79Y175        FDRE (Setup_fdre_C_CE)      -0.168     2.873    design_1_i/hw0_0/inst/mem_reg[1990][10]
  -------------------------------------------------------------------
                         required time                          2.873    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                 -2.596    

Slack (VIOLATED) :        -2.596ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[1990][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.211ns  (logic 0.694ns (9.624%)  route 6.517ns (90.376%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 3.638 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.742ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.593    -1.742    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/s_axi_aclk
    SLICE_X4Y15          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.379    -1.363 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/Q
                         net (fo=12, routed)          0.487    -0.875    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/Arb2AW_Active
    SLICE_X7Y15          LUT2 (Prop_lut2_I0_O)        0.105    -0.770 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/bram_we_a[1]_INST_0/O
                         net (fo=41, routed)          0.816     0.045    design_1_i/hw0_0/inst/ramWe[1]
    SLICE_X14Y23         LUT2 (Prop_lut2_I1_O)        0.105     0.150 r  design_1_i/hw0_0/inst/mem[2014][15]_i_2/O
                         net (fo=120, routed)         4.716     4.867    design_1_i/hw0_0/inst/mem[2014][15]_i_2_n_0
    SLICE_X78Y175        LUT6 (Prop_lut6_I0_O)        0.105     4.972 r  design_1_i/hw0_0/inst/mem[1990][15]_i_1/O
                         net (fo=8, routed)           0.497     5.469    design_1_i/hw0_0/inst/mem[1990][15]_i_1_n_0
    SLICE_X79Y175        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[1990][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     6.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     7.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547     0.755 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     2.125    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.202 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.436     3.638    design_1_i/hw0_0/inst/ramClk
    SLICE_X79Y175        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[1990][11]/C
                         clock pessimism             -0.537     3.101    
                         clock uncertainty           -0.060     3.041    
    SLICE_X79Y175        FDRE (Setup_fdre_C_CE)      -0.168     2.873    design_1_i/hw0_0/inst/mem_reg[1990][11]
  -------------------------------------------------------------------
                         required time                          2.873    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                 -2.596    

Slack (VIOLATED) :        -2.596ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[1990][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.211ns  (logic 0.694ns (9.624%)  route 6.517ns (90.376%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 3.638 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.742ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.593    -1.742    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/s_axi_aclk
    SLICE_X4Y15          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.379    -1.363 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/Q
                         net (fo=12, routed)          0.487    -0.875    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/Arb2AW_Active
    SLICE_X7Y15          LUT2 (Prop_lut2_I0_O)        0.105    -0.770 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/bram_we_a[1]_INST_0/O
                         net (fo=41, routed)          0.816     0.045    design_1_i/hw0_0/inst/ramWe[1]
    SLICE_X14Y23         LUT2 (Prop_lut2_I1_O)        0.105     0.150 r  design_1_i/hw0_0/inst/mem[2014][15]_i_2/O
                         net (fo=120, routed)         4.716     4.867    design_1_i/hw0_0/inst/mem[2014][15]_i_2_n_0
    SLICE_X78Y175        LUT6 (Prop_lut6_I0_O)        0.105     4.972 r  design_1_i/hw0_0/inst/mem[1990][15]_i_1/O
                         net (fo=8, routed)           0.497     5.469    design_1_i/hw0_0/inst/mem[1990][15]_i_1_n_0
    SLICE_X79Y175        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[1990][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     6.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     7.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547     0.755 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     2.125    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.202 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.436     3.638    design_1_i/hw0_0/inst/ramClk
    SLICE_X79Y175        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[1990][12]/C
                         clock pessimism             -0.537     3.101    
                         clock uncertainty           -0.060     3.041    
    SLICE_X79Y175        FDRE (Setup_fdre_C_CE)      -0.168     2.873    design_1_i/hw0_0/inst/mem_reg[1990][12]
  -------------------------------------------------------------------
                         required time                          2.873    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                 -2.596    

Slack (VIOLATED) :        -2.596ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[1990][13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.211ns  (logic 0.694ns (9.624%)  route 6.517ns (90.376%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 3.638 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.742ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.593    -1.742    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/s_axi_aclk
    SLICE_X4Y15          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.379    -1.363 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/Q
                         net (fo=12, routed)          0.487    -0.875    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/Arb2AW_Active
    SLICE_X7Y15          LUT2 (Prop_lut2_I0_O)        0.105    -0.770 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/bram_we_a[1]_INST_0/O
                         net (fo=41, routed)          0.816     0.045    design_1_i/hw0_0/inst/ramWe[1]
    SLICE_X14Y23         LUT2 (Prop_lut2_I1_O)        0.105     0.150 r  design_1_i/hw0_0/inst/mem[2014][15]_i_2/O
                         net (fo=120, routed)         4.716     4.867    design_1_i/hw0_0/inst/mem[2014][15]_i_2_n_0
    SLICE_X78Y175        LUT6 (Prop_lut6_I0_O)        0.105     4.972 r  design_1_i/hw0_0/inst/mem[1990][15]_i_1/O
                         net (fo=8, routed)           0.497     5.469    design_1_i/hw0_0/inst/mem[1990][15]_i_1_n_0
    SLICE_X79Y175        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[1990][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     6.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     7.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547     0.755 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     2.125    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.202 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.436     3.638    design_1_i/hw0_0/inst/ramClk
    SLICE_X79Y175        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[1990][13]/C
                         clock pessimism             -0.537     3.101    
                         clock uncertainty           -0.060     3.041    
    SLICE_X79Y175        FDRE (Setup_fdre_C_CE)      -0.168     2.873    design_1_i/hw0_0/inst/mem_reg[1990][13]
  -------------------------------------------------------------------
                         required time                          2.873    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                 -2.596    

Slack (VIOLATED) :        -2.596ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[1990][14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.211ns  (logic 0.694ns (9.624%)  route 6.517ns (90.376%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 3.638 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.742ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.593    -1.742    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/s_axi_aclk
    SLICE_X4Y15          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.379    -1.363 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/Q
                         net (fo=12, routed)          0.487    -0.875    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/Arb2AW_Active
    SLICE_X7Y15          LUT2 (Prop_lut2_I0_O)        0.105    -0.770 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/bram_we_a[1]_INST_0/O
                         net (fo=41, routed)          0.816     0.045    design_1_i/hw0_0/inst/ramWe[1]
    SLICE_X14Y23         LUT2 (Prop_lut2_I1_O)        0.105     0.150 r  design_1_i/hw0_0/inst/mem[2014][15]_i_2/O
                         net (fo=120, routed)         4.716     4.867    design_1_i/hw0_0/inst/mem[2014][15]_i_2_n_0
    SLICE_X78Y175        LUT6 (Prop_lut6_I0_O)        0.105     4.972 r  design_1_i/hw0_0/inst/mem[1990][15]_i_1/O
                         net (fo=8, routed)           0.497     5.469    design_1_i/hw0_0/inst/mem[1990][15]_i_1_n_0
    SLICE_X79Y175        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[1990][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     6.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     7.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547     0.755 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     2.125    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.202 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.436     3.638    design_1_i/hw0_0/inst/ramClk
    SLICE_X79Y175        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[1990][14]/C
                         clock pessimism             -0.537     3.101    
                         clock uncertainty           -0.060     3.041    
    SLICE_X79Y175        FDRE (Setup_fdre_C_CE)      -0.168     2.873    design_1_i/hw0_0/inst/mem_reg[1990][14]
  -------------------------------------------------------------------
                         required time                          2.873    
                         arrival time                          -5.469    
  -------------------------------------------------------------------
                         slack                                 -2.596    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[12].bram_wrdata_int_reg[12]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[890][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.880%)  route 0.196ns (58.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.061ns
    Source Clock Delay      (SCD):    -0.227ns
    Clock Pessimism Removal (CPR):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.647    -0.227    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X64Y150        FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[12].bram_wrdata_int_reg[12]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y150        FDRE (Prop_fdre_C_Q)         0.141    -0.086 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[12].bram_wrdata_int_reg[12]_replica_1/Q
                         net (fo=167, routed)         0.196     0.109    design_1_i/hw0_0/inst/bram_wrdata_a[12]_repN_1_alias
    SLICE_X62Y149        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[890][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.835     0.061    design_1_i/hw0_0/inst/ramClk
    SLICE_X62Y149        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[890][12]/C
                         clock pessimism             -0.104    -0.044    
    SLICE_X62Y149        FDRE (Hold_fdre_C_D)         0.063     0.019    design_1_i/hw0_0/inst/mem_reg[890][12]
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[2].bram_wrdata_int_reg[2]_replica_10/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[617][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.141ns (27.360%)  route 0.374ns (72.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.136ns
    Source Clock Delay      (SCD):    -0.306ns
    Clock Pessimism Removal (CPR):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.569    -0.306    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X32Y54         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[2].bram_wrdata_int_reg[2]_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.165 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[2].bram_wrdata_int_reg[2]_replica_10/Q
                         net (fo=141, routed)         0.374     0.210    design_1_i/hw0_0/inst/bram_wrdata_a[2]_repN_10_alias
    SLICE_X32Y49         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[617][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.911     0.136    design_1_i/hw0_0/inst/ramClk
    SLICE_X32Y49         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[617][2]/C
                         clock pessimism             -0.104     0.031    
    SLICE_X32Y49         FDRE (Hold_fdre_C_D)         0.072     0.103    design_1_i/hw0_0/inst/mem_reg[617][2]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[11].bram_wrdata_int_reg[11]_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[1412][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.754%)  route 0.220ns (57.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.061ns
    Source Clock Delay      (SCD):    -0.243ns
    Clock Pessimism Removal (CPR):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.631    -0.243    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X58Y49         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[11].bram_wrdata_int_reg[11]_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.079 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[11].bram_wrdata_int_reg[11]_replica_9/Q
                         net (fo=154, routed)         0.220     0.140    design_1_i/hw0_0/inst/bram_wrdata_a[11]_repN_9_alias
    SLICE_X58Y50         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[1412][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.836     0.061    design_1_i/hw0_0/inst/ramClk
    SLICE_X58Y50         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[1412][11]/C
                         clock pessimism             -0.104    -0.044    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.076     0.032    design_1_i/hw0_0/inst/mem_reg[1412][11]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[8].bram_wrdata_int_reg[8]_replica_7/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[365][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.808%)  route 0.317ns (69.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.060ns
    Source Clock Delay      (SCD):    -0.309ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.566    -0.309    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X41Y94         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[8].bram_wrdata_int_reg[8]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.168 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[8].bram_wrdata_int_reg[8]_replica_7/Q
                         net (fo=32, routed)          0.317     0.149    design_1_i/hw0_0/inst/bram_wrdata_a[8]_repN_7_alias
    SLICE_X43Y100        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[365][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.834     0.060    design_1_i/hw0_0/inst/ramClk
    SLICE_X43Y100        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[365][8]/C
                         clock pessimism             -0.099    -0.040    
    SLICE_X43Y100        FDRE (Hold_fdre_C_D)         0.076     0.036    design_1_i/hw0_0/inst/mem_reg[365][8]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[8].LOAD_REG_I/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.690%)  route 0.063ns (25.310%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.134ns
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.635    -0.239    design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X13Y13         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.098 r  design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[23]/Q
                         net (fo=5, routed)           0.063    -0.035    design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/counterReg_DBus_32[23]
    SLICE_X12Y13         LUT4 (Prop_lut4_I3_O)        0.045     0.010 r  design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/LOAD_REG_GEN[8].LOAD_REG_I_i_1/O
                         net (fo=1, routed)           0.000     0.010    design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[8].LOAD_REG_I_0
    SLICE_X12Y13         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[8].LOAD_REG_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.909     0.134    design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X12Y13         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[8].LOAD_REG_I/C
                         clock pessimism             -0.360    -0.226    
    SLICE_X12Y13         FDRE (Hold_fdre_C_D)         0.121    -0.105    design_1_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[8].LOAD_REG_I
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.813%)  route 0.174ns (55.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.170ns
    Source Clock Delay      (SCD):    -0.206ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.668    -0.206    design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X1Y6           FDRE                                         r  design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.065 r  design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.174     0.109    design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X2Y6           SRL16E                                       r  design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.945     0.170    design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X2Y6           SRL16E                                       r  design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.360    -0.190    
    SLICE_X2Y6           SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.007    design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.007    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/status_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.432%)  route 0.064ns (25.568%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.170ns
    Source Clock Delay      (SCD):    -0.206ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.668    -0.206    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X7Y2           FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/status_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.065 r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/status_reg_reg[2]/Q
                         net (fo=2, routed)           0.064    -0.001    design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/status_reg[0]
    SLICE_X6Y2           LUT5 (Prop_lut5_I0_O)        0.045     0.044 r  design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[5]_i_1/O
                         net (fo=1, routed)           0.000     0.044    design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SIn_DBus[2]
    SLICE_X6Y2           FDRE                                         r  design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.945     0.170    design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X6Y2           FDRE                                         r  design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
                         clock pessimism             -0.363    -0.193    
    SLICE_X6Y2           FDRE (Hold_fdre_C_D)         0.121    -0.072    design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]
  -------------------------------------------------------------------
                         required time                          0.072    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.721%)  route 0.214ns (60.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.136ns
    Source Clock Delay      (SCD):    -0.238ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.636    -0.238    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X29Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.097 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/Q
                         net (fo=131, routed)         0.214     0.117    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/ADDRD4
    SLICE_X30Y1          RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.911     0.136    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X30Y1          RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA/CLK
                         clock pessimism             -0.337    -0.201    
    SLICE_X30Y1          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.001    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.721%)  route 0.214ns (60.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.136ns
    Source Clock Delay      (SCD):    -0.238ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.636    -0.238    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X29Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.097 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/Q
                         net (fo=131, routed)         0.214     0.117    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/ADDRD4
    SLICE_X30Y1          RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.911     0.136    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X30Y1          RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
                         clock pessimism             -0.337    -0.201    
    SLICE_X30Y1          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.001    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.721%)  route 0.214ns (60.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.136ns
    Source Clock Delay      (SCD):    -0.238ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.636    -0.238    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X29Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.097 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[0]/Q
                         net (fo=131, routed)         0.214     0.117    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/ADDRD4
    SLICE_X30Y1          RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.911     0.136    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X30Y1          RAMD32                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMB/CLK
                         clock pessimism             -0.337    -0.201    
    SLICE_X30Y1          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.001    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMB
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         5.000       2.830      RAMB36_X0Y10    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         5.000       2.830      RAMB36_X0Y10    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         5.000       2.830      RAMB36_X1Y0     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         5.000       2.830      RAMB36_X1Y0     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         5.000       2.830      RAMB36_X0Y2     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         5.000       2.830      RAMB36_X0Y2     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         5.000       2.830      RAMB36_X0Y4     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         5.000       2.830      RAMB36_X0Y4     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         5.000       2.830      RAMB36_X0Y3     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         5.000       2.830      RAMB36_X0Y3     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X34Y9     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X34Y9     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X34Y9     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X34Y9     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X34Y9     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X34Y9     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X34Y9     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X34Y9     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X34Y9     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X34Y9     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X34Y9     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X34Y9     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X34Y9     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X34Y9     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X34Y9     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X34Y9     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X34Y9     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X34Y9     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X34Y9     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X34Y9     design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_1_0
  To Clock:  clk_out2_design_1_clk_wiz_1_0

Setup :          451  Failing Endpoints,  Worst Slack      -46.822ns,  Total Violation    -1455.933ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -46.822ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/cycleEndTime2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/cycleEndTime_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        52.982ns  (logic 34.042ns (64.252%)  route 18.940ns (35.747%))
  Logic Levels:           154  (CARRY4=129 LUT2=1 LUT3=24)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 4.867 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.715ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.620    -1.715    design_1_i/hw0_0/inst/clk160m
    DSP48_X0Y62          DSP48E1                                      r  design_1_i/hw0_0/inst/cycleEndTime2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      3.375     1.660 r  design_1_i/hw0_0/inst/cycleEndTime2/P[25]
                         net (fo=2, routed)           0.473     2.133    design_1_i/hw0_0/inst/cycleEndTime2_n_80
    SLICE_X11Y156        LUT2 (Prop_lut2_I1_O)        0.105     2.238 r  design_1_i/hw0_0/inst/cycleEndTime[31]_i_47/O
                         net (fo=1, routed)           0.000     2.238    design_1_i/hw0_0/inst/cycleEndTime[31]_i_47_n_0
    SLICE_X11Y156        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.678 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.678    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32_n_0
    SLICE_X11Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.776 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.776    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23_n_0
    SLICE_X11Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.874 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.874    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12_n_0
    SLICE_X11Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.972 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.972    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_n_0
    SLICE_X11Y160        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.188 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_5/CO[0]
                         net (fo=21, routed)          0.617     3.805    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[24]
    SLICE_X10Y158        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698     4.503 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62/CO[3]
                         net (fo=1, routed)           0.000     4.503    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.603 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.603    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.703 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.703    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.803 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.803    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     4.934 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_2/CO[1]
                         net (fo=21, routed)          0.668     5.602    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[23]
    SLICE_X9Y158         LUT3 (Prop_lut3_I0_O)        0.277     5.879 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_87/O
                         net (fo=1, routed)           0.000     5.879    design_1_i/hw0_0/inst/cycleEndTime[24]_i_87_n_0
    SLICE_X9Y158         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.336 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.336    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67_n_0
    SLICE_X9Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.434 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.434    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47_n_0
    SLICE_X9Y160         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.532 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.532    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27_n_0
    SLICE_X9Y161         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.630 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.630    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13_n_0
    SLICE_X9Y162         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.762 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_3/CO[1]
                         net (fo=21, routed)          0.714     7.476    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[22]
    SLICE_X13Y157        LUT3 (Prop_lut3_I0_O)        0.275     7.751 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_90/O
                         net (fo=1, routed)           0.000     7.751    design_1_i/hw0_0/inst/cycleEndTime[24]_i_90_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.208 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.208    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.306 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.306    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.404 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.404    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.502 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.502    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16_n_0
    SLICE_X13Y161        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     8.634 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_4/CO[1]
                         net (fo=21, routed)          0.662     9.296    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[21]
    SLICE_X12Y164        LUT3 (Prop_lut3_I0_O)        0.275     9.571 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_60/O
                         net (fo=1, routed)           0.000     9.571    design_1_i/hw0_0/inst/cycleEndTime[24]_i_60_n_0
    SLICE_X12Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.015 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.015    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37_n_0
    SLICE_X12Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.115 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.115    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19_n_0
    SLICE_X12Y166        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    10.246 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_5/CO[1]
                         net (fo=21, routed)          0.798    11.044    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[20]
    SLICE_X9Y164         LUT3 (Prop_lut3_I0_O)        0.277    11.321 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_84/O
                         net (fo=1, routed)           0.000    11.321    design_1_i/hw0_0/inst/cycleEndTime[20]_i_84_n_0
    SLICE_X9Y164         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.778 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.778    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62_n_0
    SLICE_X9Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.876 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    11.876    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42_n_0
    SLICE_X9Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.974 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.974    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22_n_0
    SLICE_X9Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.072 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.072    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10_n_0
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.204 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_2/CO[1]
                         net (fo=21, routed)          0.811    13.015    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[19]
    SLICE_X10Y164        LUT3 (Prop_lut3_I0_O)        0.275    13.290 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_87/O
                         net (fo=1, routed)           0.000    13.290    design_1_i/hw0_0/inst/cycleEndTime[20]_i_87_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    13.734 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.734    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.834 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    13.834    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.934 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.934    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27_n_0
    SLICE_X10Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.034 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.034    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13_n_0
    SLICE_X10Y168        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    14.165 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_3/CO[1]
                         net (fo=21, routed)          0.761    14.926    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[18]
    SLICE_X11Y163        LUT3 (Prop_lut3_I0_O)        0.277    15.203 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_90/O
                         net (fo=1, routed)           0.000    15.203    design_1_i/hw0_0/inst/cycleEndTime[20]_i_90_n_0
    SLICE_X11Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.660 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.660    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72_n_0
    SLICE_X11Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.758 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.758    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52_n_0
    SLICE_X11Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.856 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.856    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32_n_0
    SLICE_X11Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.954 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.954    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16_n_0
    SLICE_X11Y167        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.086 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_4/CO[1]
                         net (fo=21, routed)          0.775    16.860    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[17]
    SLICE_X13Y164        LUT3 (Prop_lut3_I0_O)        0.275    17.135 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_93/O
                         net (fo=1, routed)           0.000    17.135    design_1_i/hw0_0/inst/cycleEndTime[20]_i_93_n_0
    SLICE_X13Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.592 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77/CO[3]
                         net (fo=1, routed)           0.000    17.592    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77_n_0
    SLICE_X13Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.690 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.690    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57_n_0
    SLICE_X13Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.788 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.788    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37_n_0
    SLICE_X13Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.886 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    17.886    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19_n_0
    SLICE_X13Y168        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    18.018 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_5/CO[1]
                         net (fo=21, routed)          0.792    18.810    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[16]
    SLICE_X14Y164        LUT3 (Prop_lut3_I0_O)        0.275    19.085 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_65/O
                         net (fo=1, routed)           0.000    19.085    design_1_i/hw0_0/inst/cycleEndTime[16]_i_65_n_0
    SLICE_X14Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.529 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.529    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42_n_0
    SLICE_X14Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.629 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.629    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22_n_0
    SLICE_X14Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.729 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.729    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10_n_0
    SLICE_X14Y167        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    19.860 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_2/CO[1]
                         net (fo=21, routed)          0.675    20.535    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[15]
    SLICE_X15Y163        LUT3 (Prop_lut3_I0_O)        0.277    20.812 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_87/O
                         net (fo=1, routed)           0.000    20.812    design_1_i/hw0_0/inst/cycleEndTime[16]_i_87_n_0
    SLICE_X15Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.269 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.269    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67_n_0
    SLICE_X15Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.367 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.367    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47_n_0
    SLICE_X15Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.465 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.465    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27_n_0
    SLICE_X15Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.563 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.563    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13_n_0
    SLICE_X15Y167        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    21.695 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_3/CO[1]
                         net (fo=21, routed)          0.702    22.398    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[14]
    SLICE_X16Y163        LUT3 (Prop_lut3_I0_O)        0.275    22.673 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_90/O
                         net (fo=1, routed)           0.000    22.673    design_1_i/hw0_0/inst/cycleEndTime[16]_i_90_n_0
    SLICE_X16Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    23.130 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.130    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72_n_0
    SLICE_X16Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.228 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.000    23.228    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52_n_0
    SLICE_X16Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.326 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.326    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32_n_0
    SLICE_X16Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.424 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.424    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16_n_0
    SLICE_X16Y167        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    23.556 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_4/CO[1]
                         net (fo=21, routed)          0.715    24.270    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[13]
    SLICE_X17Y168        LUT3 (Prop_lut3_I0_O)        0.275    24.545 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_80/O
                         net (fo=1, routed)           0.000    24.545    design_1_i/hw0_0/inst/cycleEndTime[16]_i_80_n_0
    SLICE_X17Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.002 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    25.002    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57_n_0
    SLICE_X17Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.100 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.100    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37_n_0
    SLICE_X17Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.198 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.198    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19_n_0
    SLICE_X17Y171        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.330 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.677    26.007    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[12]
    SLICE_X11Y170        LUT3 (Prop_lut3_I0_O)        0.275    26.282 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_84/O
                         net (fo=1, routed)           0.000    26.282    design_1_i/hw0_0/inst/cycleEndTime[12]_i_84_n_0
    SLICE_X11Y170        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    26.739 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    26.739    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62_n_0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.837 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.837    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42_n_0
    SLICE_X11Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.935 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.935    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22_n_0
    SLICE_X11Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.033 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.033    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10_n_0
    SLICE_X11Y174        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.165 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.684    27.849    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[11]
    SLICE_X9Y172         LUT3 (Prop_lut3_I0_O)        0.275    28.124 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_70/O
                         net (fo=1, routed)           0.000    28.124    design_1_i/hw0_0/inst/cycleEndTime[12]_i_70_n_0
    SLICE_X9Y172         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    28.581 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.581    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47_n_0
    SLICE_X9Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.679 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.679    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27_n_0
    SLICE_X9Y174         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.777 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.008    28.785    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13_n_0
    SLICE_X9Y175         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.917 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_3/CO[1]
                         net (fo=21, routed)          0.668    29.584    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[10]
    SLICE_X8Y171         LUT3 (Prop_lut3_I0_O)        0.275    29.859 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_90/O
                         net (fo=1, routed)           0.000    29.859    design_1_i/hw0_0/inst/cycleEndTime[12]_i_90_n_0
    SLICE_X8Y171         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    30.303 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    30.303    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72_n_0
    SLICE_X8Y172         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.403 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.403    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52_n_0
    SLICE_X8Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.503 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.503    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32_n_0
    SLICE_X8Y174         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.603 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.008    30.611    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16_n_0
    SLICE_X8Y175         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    30.742 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_4/CO[1]
                         net (fo=21, routed)          0.737    31.479    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[9]
    SLICE_X10Y171        LUT3 (Prop_lut3_I0_O)        0.277    31.756 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_80/O
                         net (fo=1, routed)           0.000    31.756    design_1_i/hw0_0/inst/cycleEndTime[12]_i_80_n_0
    SLICE_X10Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    32.200 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    32.200    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57_n_0
    SLICE_X10Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.300 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.300    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37_n_0
    SLICE_X10Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.400 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    32.400    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19_n_0
    SLICE_X10Y174        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    32.531 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_5/CO[1]
                         net (fo=21, routed)          0.679    33.210    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[8]
    SLICE_X12Y172        LUT3 (Prop_lut3_I0_O)        0.277    33.487 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_84/O
                         net (fo=1, routed)           0.000    33.487    design_1_i/hw0_0/inst/cycleEndTime[8]_i_84_n_0
    SLICE_X12Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    33.931 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    33.931    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62_n_0
    SLICE_X12Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.031 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.031    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42_n_0
    SLICE_X12Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.131 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.008    34.139    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22_n_0
    SLICE_X12Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.239 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.239    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10_n_0
    SLICE_X12Y176        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    34.370 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.846    35.216    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[7]
    SLICE_X13Y171        LUT3 (Prop_lut3_I0_O)        0.277    35.493 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_87/O
                         net (fo=1, routed)           0.000    35.493    design_1_i/hw0_0/inst/cycleEndTime[8]_i_87_n_0
    SLICE_X13Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    35.950 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    35.950    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67_n_0
    SLICE_X13Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.048 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    36.048    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47_n_0
    SLICE_X13Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.146 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    36.146    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27_n_0
    SLICE_X13Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.244 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.008    36.252    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13_n_0
    SLICE_X13Y175        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    36.384 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_3/CO[1]
                         net (fo=21, routed)          0.733    37.117    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[6]
    SLICE_X14Y171        LUT3 (Prop_lut3_I0_O)        0.275    37.392 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_75/O
                         net (fo=1, routed)           0.000    37.392    design_1_i/hw0_0/inst/cycleEndTime[8]_i_75_n_0
    SLICE_X14Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    37.836 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    37.836    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52_n_0
    SLICE_X14Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    37.936 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    37.936    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32_n_0
    SLICE_X14Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.036 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.036    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16_n_0
    SLICE_X14Y174        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    38.167 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_4/CO[1]
                         net (fo=21, routed)          0.697    38.864    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[5]
    SLICE_X14Y176        LUT3 (Prop_lut3_I0_O)        0.277    39.141 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_80/O
                         net (fo=1, routed)           0.000    39.141    design_1_i/hw0_0/inst/cycleEndTime[8]_i_80_n_0
    SLICE_X14Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    39.585 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    39.585    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57_n_0
    SLICE_X14Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.685 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    39.685    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37_n_0
    SLICE_X14Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.785 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.785    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19_n_0
    SLICE_X14Y179        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    39.916 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_5/CO[1]
                         net (fo=21, routed)          0.736    40.652    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[4]
    SLICE_X10Y176        LUT3 (Prop_lut3_I0_O)        0.277    40.929 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_106/O
                         net (fo=1, routed)           0.000    40.929    design_1_i/hw0_0/inst/cycleEndTime[4]_i_106_n_0
    SLICE_X10Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    41.373 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80/CO[3]
                         net (fo=1, routed)           0.000    41.373    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80_n_0
    SLICE_X10Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.473 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    41.473    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55_n_0
    SLICE_X10Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.573 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.573    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30_n_0
    SLICE_X10Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.673 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    41.673    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13_n_0
    SLICE_X10Y180        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    41.804 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_3/CO[1]
                         net (fo=21, routed)          0.696    42.500    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[3]
    SLICE_X11Y177        LUT3 (Prop_lut3_I0_O)        0.277    42.777 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_109/O
                         net (fo=1, routed)           0.000    42.777    design_1_i/hw0_0/inst/cycleEndTime[4]_i_109_n_0
    SLICE_X11Y177        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.234 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000    43.234    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85_n_0
    SLICE_X11Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.332 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    43.332    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60_n_0
    SLICE_X11Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.430 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.430    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35_n_0
    SLICE_X11Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.528 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.528    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16_n_0
    SLICE_X11Y181        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    43.660 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_4/CO[1]
                         net (fo=21, routed)          0.681    44.341    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[2]
    SLICE_X13Y176        LUT3 (Prop_lut3_I0_O)        0.275    44.616 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_112/O
                         net (fo=1, routed)           0.000    44.616    design_1_i/hw0_0/inst/cycleEndTime[4]_i_112_n_0
    SLICE_X13Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    45.073 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    45.073    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90_n_0
    SLICE_X13Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.171 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    45.171    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65_n_0
    SLICE_X13Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.269 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    45.269    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40_n_0
    SLICE_X13Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.367 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.367    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19_n_0
    SLICE_X13Y180        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    45.499 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_5/CO[1]
                         net (fo=21, routed)          0.732    46.231    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[1]
    SLICE_X16Y174        LUT3 (Prop_lut3_I0_O)        0.275    46.506 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_115/O
                         net (fo=1, routed)           0.000    46.506    design_1_i/hw0_0/inst/cycleEndTime[4]_i_115_n_0
    SLICE_X16Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    46.963 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95/CO[3]
                         net (fo=1, routed)           0.008    46.971    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95_n_0
    SLICE_X16Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.069 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000    47.069    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70_n_0
    SLICE_X16Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.167 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    47.167    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45_n_0
    SLICE_X16Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.265 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.265    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22_n_0
    SLICE_X16Y178        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    47.397 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_6/CO[1]
                         net (fo=21, routed)          0.785    48.182    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[0]
    SLICE_X15Y174        LUT3 (Prop_lut3_I0_O)        0.275    48.457 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_102/O
                         net (fo=1, routed)           0.000    48.457    design_1_i/hw0_0/inst/cycleEndTime[4]_i_102_n_0
    SLICE_X15Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    48.914 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.008    48.922    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75_n_0
    SLICE_X15Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.020 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    49.020    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50_n_0
    SLICE_X15Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.118 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.118    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25_n_0
    SLICE_X15Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.216 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.216    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11_n_0
    SLICE_X15Y178        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    49.432 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.379    49.812    design_1_i/hw0_0/inst/cycleEndTime1[0]
    SLICE_X14Y180        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    50.510 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.510    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1_n_0
    SLICE_X14Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.610 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.610    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1_n_0
    SLICE_X14Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.710 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.710    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1_n_0
    SLICE_X14Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.810 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.810    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1_n_0
    SLICE_X14Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.910 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.910    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1_n_0
    SLICE_X14Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.010 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.010    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_1_n_0
    SLICE_X14Y186        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    51.267 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    51.267    design_1_i/hw0_0/inst/cycleEndTime0[31]
    SLICE_X14Y186        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.415     4.867    design_1_i/hw0_0/inst/clk160m
    SLICE_X14Y186        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]/C
                         clock pessimism             -0.463     4.404    
                         clock uncertainty           -0.061     4.343    
    SLICE_X14Y186        FDRE (Setup_fdre_C_D)        0.101     4.444    design_1_i/hw0_0/inst/cycleEndTime_reg[31]
  -------------------------------------------------------------------
                         required time                          4.444    
                         arrival time                         -51.267    
  -------------------------------------------------------------------
                         slack                                -46.822    

Slack (VIOLATED) :        -46.743ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/cycleEndTime2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/cycleEndTime_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        52.903ns  (logic 33.963ns (64.199%)  route 18.940ns (35.801%))
  Logic Levels:           154  (CARRY4=129 LUT2=1 LUT3=24)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 4.867 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.715ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.620    -1.715    design_1_i/hw0_0/inst/clk160m
    DSP48_X0Y62          DSP48E1                                      r  design_1_i/hw0_0/inst/cycleEndTime2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      3.375     1.660 r  design_1_i/hw0_0/inst/cycleEndTime2/P[25]
                         net (fo=2, routed)           0.473     2.133    design_1_i/hw0_0/inst/cycleEndTime2_n_80
    SLICE_X11Y156        LUT2 (Prop_lut2_I1_O)        0.105     2.238 r  design_1_i/hw0_0/inst/cycleEndTime[31]_i_47/O
                         net (fo=1, routed)           0.000     2.238    design_1_i/hw0_0/inst/cycleEndTime[31]_i_47_n_0
    SLICE_X11Y156        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.678 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.678    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32_n_0
    SLICE_X11Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.776 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.776    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23_n_0
    SLICE_X11Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.874 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.874    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12_n_0
    SLICE_X11Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.972 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.972    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_n_0
    SLICE_X11Y160        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.188 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_5/CO[0]
                         net (fo=21, routed)          0.617     3.805    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[24]
    SLICE_X10Y158        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698     4.503 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62/CO[3]
                         net (fo=1, routed)           0.000     4.503    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.603 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.603    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.703 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.703    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.803 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.803    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     4.934 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_2/CO[1]
                         net (fo=21, routed)          0.668     5.602    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[23]
    SLICE_X9Y158         LUT3 (Prop_lut3_I0_O)        0.277     5.879 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_87/O
                         net (fo=1, routed)           0.000     5.879    design_1_i/hw0_0/inst/cycleEndTime[24]_i_87_n_0
    SLICE_X9Y158         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.336 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.336    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67_n_0
    SLICE_X9Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.434 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.434    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47_n_0
    SLICE_X9Y160         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.532 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.532    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27_n_0
    SLICE_X9Y161         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.630 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.630    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13_n_0
    SLICE_X9Y162         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.762 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_3/CO[1]
                         net (fo=21, routed)          0.714     7.476    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[22]
    SLICE_X13Y157        LUT3 (Prop_lut3_I0_O)        0.275     7.751 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_90/O
                         net (fo=1, routed)           0.000     7.751    design_1_i/hw0_0/inst/cycleEndTime[24]_i_90_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.208 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.208    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.306 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.306    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.404 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.404    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.502 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.502    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16_n_0
    SLICE_X13Y161        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     8.634 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_4/CO[1]
                         net (fo=21, routed)          0.662     9.296    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[21]
    SLICE_X12Y164        LUT3 (Prop_lut3_I0_O)        0.275     9.571 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_60/O
                         net (fo=1, routed)           0.000     9.571    design_1_i/hw0_0/inst/cycleEndTime[24]_i_60_n_0
    SLICE_X12Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.015 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.015    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37_n_0
    SLICE_X12Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.115 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.115    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19_n_0
    SLICE_X12Y166        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    10.246 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_5/CO[1]
                         net (fo=21, routed)          0.798    11.044    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[20]
    SLICE_X9Y164         LUT3 (Prop_lut3_I0_O)        0.277    11.321 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_84/O
                         net (fo=1, routed)           0.000    11.321    design_1_i/hw0_0/inst/cycleEndTime[20]_i_84_n_0
    SLICE_X9Y164         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.778 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.778    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62_n_0
    SLICE_X9Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.876 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    11.876    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42_n_0
    SLICE_X9Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.974 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.974    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22_n_0
    SLICE_X9Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.072 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.072    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10_n_0
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.204 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_2/CO[1]
                         net (fo=21, routed)          0.811    13.015    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[19]
    SLICE_X10Y164        LUT3 (Prop_lut3_I0_O)        0.275    13.290 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_87/O
                         net (fo=1, routed)           0.000    13.290    design_1_i/hw0_0/inst/cycleEndTime[20]_i_87_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    13.734 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.734    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.834 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    13.834    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.934 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.934    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27_n_0
    SLICE_X10Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.034 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.034    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13_n_0
    SLICE_X10Y168        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    14.165 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_3/CO[1]
                         net (fo=21, routed)          0.761    14.926    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[18]
    SLICE_X11Y163        LUT3 (Prop_lut3_I0_O)        0.277    15.203 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_90/O
                         net (fo=1, routed)           0.000    15.203    design_1_i/hw0_0/inst/cycleEndTime[20]_i_90_n_0
    SLICE_X11Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.660 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.660    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72_n_0
    SLICE_X11Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.758 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.758    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52_n_0
    SLICE_X11Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.856 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.856    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32_n_0
    SLICE_X11Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.954 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.954    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16_n_0
    SLICE_X11Y167        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.086 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_4/CO[1]
                         net (fo=21, routed)          0.775    16.860    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[17]
    SLICE_X13Y164        LUT3 (Prop_lut3_I0_O)        0.275    17.135 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_93/O
                         net (fo=1, routed)           0.000    17.135    design_1_i/hw0_0/inst/cycleEndTime[20]_i_93_n_0
    SLICE_X13Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.592 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77/CO[3]
                         net (fo=1, routed)           0.000    17.592    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77_n_0
    SLICE_X13Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.690 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.690    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57_n_0
    SLICE_X13Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.788 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.788    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37_n_0
    SLICE_X13Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.886 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    17.886    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19_n_0
    SLICE_X13Y168        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    18.018 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_5/CO[1]
                         net (fo=21, routed)          0.792    18.810    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[16]
    SLICE_X14Y164        LUT3 (Prop_lut3_I0_O)        0.275    19.085 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_65/O
                         net (fo=1, routed)           0.000    19.085    design_1_i/hw0_0/inst/cycleEndTime[16]_i_65_n_0
    SLICE_X14Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.529 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.529    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42_n_0
    SLICE_X14Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.629 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.629    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22_n_0
    SLICE_X14Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.729 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.729    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10_n_0
    SLICE_X14Y167        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    19.860 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_2/CO[1]
                         net (fo=21, routed)          0.675    20.535    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[15]
    SLICE_X15Y163        LUT3 (Prop_lut3_I0_O)        0.277    20.812 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_87/O
                         net (fo=1, routed)           0.000    20.812    design_1_i/hw0_0/inst/cycleEndTime[16]_i_87_n_0
    SLICE_X15Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.269 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.269    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67_n_0
    SLICE_X15Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.367 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.367    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47_n_0
    SLICE_X15Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.465 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.465    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27_n_0
    SLICE_X15Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.563 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.563    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13_n_0
    SLICE_X15Y167        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    21.695 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_3/CO[1]
                         net (fo=21, routed)          0.702    22.398    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[14]
    SLICE_X16Y163        LUT3 (Prop_lut3_I0_O)        0.275    22.673 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_90/O
                         net (fo=1, routed)           0.000    22.673    design_1_i/hw0_0/inst/cycleEndTime[16]_i_90_n_0
    SLICE_X16Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    23.130 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.130    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72_n_0
    SLICE_X16Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.228 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.000    23.228    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52_n_0
    SLICE_X16Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.326 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.326    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32_n_0
    SLICE_X16Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.424 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.424    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16_n_0
    SLICE_X16Y167        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    23.556 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_4/CO[1]
                         net (fo=21, routed)          0.715    24.270    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[13]
    SLICE_X17Y168        LUT3 (Prop_lut3_I0_O)        0.275    24.545 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_80/O
                         net (fo=1, routed)           0.000    24.545    design_1_i/hw0_0/inst/cycleEndTime[16]_i_80_n_0
    SLICE_X17Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.002 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    25.002    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57_n_0
    SLICE_X17Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.100 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.100    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37_n_0
    SLICE_X17Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.198 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.198    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19_n_0
    SLICE_X17Y171        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.330 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.677    26.007    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[12]
    SLICE_X11Y170        LUT3 (Prop_lut3_I0_O)        0.275    26.282 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_84/O
                         net (fo=1, routed)           0.000    26.282    design_1_i/hw0_0/inst/cycleEndTime[12]_i_84_n_0
    SLICE_X11Y170        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    26.739 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    26.739    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62_n_0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.837 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.837    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42_n_0
    SLICE_X11Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.935 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.935    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22_n_0
    SLICE_X11Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.033 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.033    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10_n_0
    SLICE_X11Y174        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.165 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.684    27.849    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[11]
    SLICE_X9Y172         LUT3 (Prop_lut3_I0_O)        0.275    28.124 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_70/O
                         net (fo=1, routed)           0.000    28.124    design_1_i/hw0_0/inst/cycleEndTime[12]_i_70_n_0
    SLICE_X9Y172         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    28.581 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.581    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47_n_0
    SLICE_X9Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.679 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.679    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27_n_0
    SLICE_X9Y174         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.777 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.008    28.785    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13_n_0
    SLICE_X9Y175         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.917 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_3/CO[1]
                         net (fo=21, routed)          0.668    29.584    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[10]
    SLICE_X8Y171         LUT3 (Prop_lut3_I0_O)        0.275    29.859 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_90/O
                         net (fo=1, routed)           0.000    29.859    design_1_i/hw0_0/inst/cycleEndTime[12]_i_90_n_0
    SLICE_X8Y171         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    30.303 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    30.303    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72_n_0
    SLICE_X8Y172         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.403 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.403    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52_n_0
    SLICE_X8Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.503 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.503    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32_n_0
    SLICE_X8Y174         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.603 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.008    30.611    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16_n_0
    SLICE_X8Y175         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    30.742 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_4/CO[1]
                         net (fo=21, routed)          0.737    31.479    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[9]
    SLICE_X10Y171        LUT3 (Prop_lut3_I0_O)        0.277    31.756 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_80/O
                         net (fo=1, routed)           0.000    31.756    design_1_i/hw0_0/inst/cycleEndTime[12]_i_80_n_0
    SLICE_X10Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    32.200 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    32.200    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57_n_0
    SLICE_X10Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.300 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.300    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37_n_0
    SLICE_X10Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.400 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    32.400    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19_n_0
    SLICE_X10Y174        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    32.531 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_5/CO[1]
                         net (fo=21, routed)          0.679    33.210    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[8]
    SLICE_X12Y172        LUT3 (Prop_lut3_I0_O)        0.277    33.487 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_84/O
                         net (fo=1, routed)           0.000    33.487    design_1_i/hw0_0/inst/cycleEndTime[8]_i_84_n_0
    SLICE_X12Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    33.931 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    33.931    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62_n_0
    SLICE_X12Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.031 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.031    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42_n_0
    SLICE_X12Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.131 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.008    34.139    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22_n_0
    SLICE_X12Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.239 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.239    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10_n_0
    SLICE_X12Y176        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    34.370 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.846    35.216    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[7]
    SLICE_X13Y171        LUT3 (Prop_lut3_I0_O)        0.277    35.493 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_87/O
                         net (fo=1, routed)           0.000    35.493    design_1_i/hw0_0/inst/cycleEndTime[8]_i_87_n_0
    SLICE_X13Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    35.950 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    35.950    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67_n_0
    SLICE_X13Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.048 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    36.048    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47_n_0
    SLICE_X13Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.146 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    36.146    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27_n_0
    SLICE_X13Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.244 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.008    36.252    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13_n_0
    SLICE_X13Y175        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    36.384 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_3/CO[1]
                         net (fo=21, routed)          0.733    37.117    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[6]
    SLICE_X14Y171        LUT3 (Prop_lut3_I0_O)        0.275    37.392 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_75/O
                         net (fo=1, routed)           0.000    37.392    design_1_i/hw0_0/inst/cycleEndTime[8]_i_75_n_0
    SLICE_X14Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    37.836 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    37.836    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52_n_0
    SLICE_X14Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    37.936 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    37.936    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32_n_0
    SLICE_X14Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.036 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.036    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16_n_0
    SLICE_X14Y174        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    38.167 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_4/CO[1]
                         net (fo=21, routed)          0.697    38.864    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[5]
    SLICE_X14Y176        LUT3 (Prop_lut3_I0_O)        0.277    39.141 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_80/O
                         net (fo=1, routed)           0.000    39.141    design_1_i/hw0_0/inst/cycleEndTime[8]_i_80_n_0
    SLICE_X14Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    39.585 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    39.585    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57_n_0
    SLICE_X14Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.685 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    39.685    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37_n_0
    SLICE_X14Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.785 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.785    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19_n_0
    SLICE_X14Y179        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    39.916 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_5/CO[1]
                         net (fo=21, routed)          0.736    40.652    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[4]
    SLICE_X10Y176        LUT3 (Prop_lut3_I0_O)        0.277    40.929 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_106/O
                         net (fo=1, routed)           0.000    40.929    design_1_i/hw0_0/inst/cycleEndTime[4]_i_106_n_0
    SLICE_X10Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    41.373 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80/CO[3]
                         net (fo=1, routed)           0.000    41.373    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80_n_0
    SLICE_X10Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.473 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    41.473    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55_n_0
    SLICE_X10Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.573 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.573    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30_n_0
    SLICE_X10Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.673 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    41.673    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13_n_0
    SLICE_X10Y180        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    41.804 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_3/CO[1]
                         net (fo=21, routed)          0.696    42.500    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[3]
    SLICE_X11Y177        LUT3 (Prop_lut3_I0_O)        0.277    42.777 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_109/O
                         net (fo=1, routed)           0.000    42.777    design_1_i/hw0_0/inst/cycleEndTime[4]_i_109_n_0
    SLICE_X11Y177        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.234 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000    43.234    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85_n_0
    SLICE_X11Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.332 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    43.332    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60_n_0
    SLICE_X11Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.430 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.430    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35_n_0
    SLICE_X11Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.528 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.528    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16_n_0
    SLICE_X11Y181        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    43.660 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_4/CO[1]
                         net (fo=21, routed)          0.681    44.341    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[2]
    SLICE_X13Y176        LUT3 (Prop_lut3_I0_O)        0.275    44.616 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_112/O
                         net (fo=1, routed)           0.000    44.616    design_1_i/hw0_0/inst/cycleEndTime[4]_i_112_n_0
    SLICE_X13Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    45.073 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    45.073    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90_n_0
    SLICE_X13Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.171 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    45.171    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65_n_0
    SLICE_X13Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.269 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    45.269    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40_n_0
    SLICE_X13Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.367 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.367    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19_n_0
    SLICE_X13Y180        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    45.499 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_5/CO[1]
                         net (fo=21, routed)          0.732    46.231    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[1]
    SLICE_X16Y174        LUT3 (Prop_lut3_I0_O)        0.275    46.506 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_115/O
                         net (fo=1, routed)           0.000    46.506    design_1_i/hw0_0/inst/cycleEndTime[4]_i_115_n_0
    SLICE_X16Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    46.963 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95/CO[3]
                         net (fo=1, routed)           0.008    46.971    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95_n_0
    SLICE_X16Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.069 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000    47.069    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70_n_0
    SLICE_X16Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.167 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    47.167    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45_n_0
    SLICE_X16Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.265 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.265    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22_n_0
    SLICE_X16Y178        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    47.397 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_6/CO[1]
                         net (fo=21, routed)          0.785    48.182    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[0]
    SLICE_X15Y174        LUT3 (Prop_lut3_I0_O)        0.275    48.457 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_102/O
                         net (fo=1, routed)           0.000    48.457    design_1_i/hw0_0/inst/cycleEndTime[4]_i_102_n_0
    SLICE_X15Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    48.914 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.008    48.922    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75_n_0
    SLICE_X15Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.020 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    49.020    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50_n_0
    SLICE_X15Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.118 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.118    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25_n_0
    SLICE_X15Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.216 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.216    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11_n_0
    SLICE_X15Y178        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    49.432 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.379    49.812    design_1_i/hw0_0/inst/cycleEndTime1[0]
    SLICE_X14Y180        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    50.510 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.510    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1_n_0
    SLICE_X14Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.610 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.610    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1_n_0
    SLICE_X14Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.710 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.710    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1_n_0
    SLICE_X14Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.810 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.810    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1_n_0
    SLICE_X14Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.910 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.910    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1_n_0
    SLICE_X14Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.010 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.010    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_1_n_0
    SLICE_X14Y186        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    51.188 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000    51.188    design_1_i/hw0_0/inst/cycleEndTime0[25]
    SLICE_X14Y186        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.415     4.867    design_1_i/hw0_0/inst/clk160m
    SLICE_X14Y186        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[25]/C
                         clock pessimism             -0.463     4.404    
                         clock uncertainty           -0.061     4.343    
    SLICE_X14Y186        FDRE (Setup_fdre_C_D)        0.101     4.444    design_1_i/hw0_0/inst/cycleEndTime_reg[25]
  -------------------------------------------------------------------
                         required time                          4.444    
                         arrival time                         -51.188    
  -------------------------------------------------------------------
                         slack                                -46.743    

Slack (VIOLATED) :        -46.728ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/cycleEndTime2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/cycleEndTime_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        52.887ns  (logic 33.947ns (64.188%)  route 18.940ns (35.812%))
  Logic Levels:           153  (CARRY4=128 LUT2=1 LUT3=24)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 4.866 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.715ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.620    -1.715    design_1_i/hw0_0/inst/clk160m
    DSP48_X0Y62          DSP48E1                                      r  design_1_i/hw0_0/inst/cycleEndTime2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      3.375     1.660 r  design_1_i/hw0_0/inst/cycleEndTime2/P[25]
                         net (fo=2, routed)           0.473     2.133    design_1_i/hw0_0/inst/cycleEndTime2_n_80
    SLICE_X11Y156        LUT2 (Prop_lut2_I1_O)        0.105     2.238 r  design_1_i/hw0_0/inst/cycleEndTime[31]_i_47/O
                         net (fo=1, routed)           0.000     2.238    design_1_i/hw0_0/inst/cycleEndTime[31]_i_47_n_0
    SLICE_X11Y156        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.678 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.678    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32_n_0
    SLICE_X11Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.776 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.776    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23_n_0
    SLICE_X11Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.874 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.874    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12_n_0
    SLICE_X11Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.972 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.972    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_n_0
    SLICE_X11Y160        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.188 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_5/CO[0]
                         net (fo=21, routed)          0.617     3.805    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[24]
    SLICE_X10Y158        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698     4.503 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62/CO[3]
                         net (fo=1, routed)           0.000     4.503    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.603 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.603    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.703 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.703    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.803 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.803    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     4.934 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_2/CO[1]
                         net (fo=21, routed)          0.668     5.602    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[23]
    SLICE_X9Y158         LUT3 (Prop_lut3_I0_O)        0.277     5.879 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_87/O
                         net (fo=1, routed)           0.000     5.879    design_1_i/hw0_0/inst/cycleEndTime[24]_i_87_n_0
    SLICE_X9Y158         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.336 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.336    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67_n_0
    SLICE_X9Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.434 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.434    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47_n_0
    SLICE_X9Y160         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.532 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.532    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27_n_0
    SLICE_X9Y161         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.630 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.630    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13_n_0
    SLICE_X9Y162         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.762 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_3/CO[1]
                         net (fo=21, routed)          0.714     7.476    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[22]
    SLICE_X13Y157        LUT3 (Prop_lut3_I0_O)        0.275     7.751 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_90/O
                         net (fo=1, routed)           0.000     7.751    design_1_i/hw0_0/inst/cycleEndTime[24]_i_90_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.208 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.208    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.306 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.306    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.404 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.404    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.502 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.502    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16_n_0
    SLICE_X13Y161        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     8.634 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_4/CO[1]
                         net (fo=21, routed)          0.662     9.296    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[21]
    SLICE_X12Y164        LUT3 (Prop_lut3_I0_O)        0.275     9.571 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_60/O
                         net (fo=1, routed)           0.000     9.571    design_1_i/hw0_0/inst/cycleEndTime[24]_i_60_n_0
    SLICE_X12Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.015 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.015    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37_n_0
    SLICE_X12Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.115 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.115    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19_n_0
    SLICE_X12Y166        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    10.246 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_5/CO[1]
                         net (fo=21, routed)          0.798    11.044    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[20]
    SLICE_X9Y164         LUT3 (Prop_lut3_I0_O)        0.277    11.321 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_84/O
                         net (fo=1, routed)           0.000    11.321    design_1_i/hw0_0/inst/cycleEndTime[20]_i_84_n_0
    SLICE_X9Y164         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.778 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.778    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62_n_0
    SLICE_X9Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.876 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    11.876    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42_n_0
    SLICE_X9Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.974 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.974    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22_n_0
    SLICE_X9Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.072 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.072    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10_n_0
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.204 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_2/CO[1]
                         net (fo=21, routed)          0.811    13.015    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[19]
    SLICE_X10Y164        LUT3 (Prop_lut3_I0_O)        0.275    13.290 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_87/O
                         net (fo=1, routed)           0.000    13.290    design_1_i/hw0_0/inst/cycleEndTime[20]_i_87_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    13.734 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.734    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.834 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    13.834    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.934 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.934    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27_n_0
    SLICE_X10Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.034 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.034    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13_n_0
    SLICE_X10Y168        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    14.165 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_3/CO[1]
                         net (fo=21, routed)          0.761    14.926    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[18]
    SLICE_X11Y163        LUT3 (Prop_lut3_I0_O)        0.277    15.203 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_90/O
                         net (fo=1, routed)           0.000    15.203    design_1_i/hw0_0/inst/cycleEndTime[20]_i_90_n_0
    SLICE_X11Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.660 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.660    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72_n_0
    SLICE_X11Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.758 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.758    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52_n_0
    SLICE_X11Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.856 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.856    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32_n_0
    SLICE_X11Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.954 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.954    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16_n_0
    SLICE_X11Y167        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.086 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_4/CO[1]
                         net (fo=21, routed)          0.775    16.860    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[17]
    SLICE_X13Y164        LUT3 (Prop_lut3_I0_O)        0.275    17.135 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_93/O
                         net (fo=1, routed)           0.000    17.135    design_1_i/hw0_0/inst/cycleEndTime[20]_i_93_n_0
    SLICE_X13Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.592 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77/CO[3]
                         net (fo=1, routed)           0.000    17.592    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77_n_0
    SLICE_X13Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.690 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.690    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57_n_0
    SLICE_X13Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.788 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.788    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37_n_0
    SLICE_X13Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.886 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    17.886    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19_n_0
    SLICE_X13Y168        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    18.018 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_5/CO[1]
                         net (fo=21, routed)          0.792    18.810    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[16]
    SLICE_X14Y164        LUT3 (Prop_lut3_I0_O)        0.275    19.085 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_65/O
                         net (fo=1, routed)           0.000    19.085    design_1_i/hw0_0/inst/cycleEndTime[16]_i_65_n_0
    SLICE_X14Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.529 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.529    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42_n_0
    SLICE_X14Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.629 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.629    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22_n_0
    SLICE_X14Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.729 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.729    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10_n_0
    SLICE_X14Y167        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    19.860 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_2/CO[1]
                         net (fo=21, routed)          0.675    20.535    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[15]
    SLICE_X15Y163        LUT3 (Prop_lut3_I0_O)        0.277    20.812 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_87/O
                         net (fo=1, routed)           0.000    20.812    design_1_i/hw0_0/inst/cycleEndTime[16]_i_87_n_0
    SLICE_X15Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.269 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.269    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67_n_0
    SLICE_X15Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.367 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.367    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47_n_0
    SLICE_X15Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.465 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.465    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27_n_0
    SLICE_X15Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.563 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.563    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13_n_0
    SLICE_X15Y167        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    21.695 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_3/CO[1]
                         net (fo=21, routed)          0.702    22.398    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[14]
    SLICE_X16Y163        LUT3 (Prop_lut3_I0_O)        0.275    22.673 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_90/O
                         net (fo=1, routed)           0.000    22.673    design_1_i/hw0_0/inst/cycleEndTime[16]_i_90_n_0
    SLICE_X16Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    23.130 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.130    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72_n_0
    SLICE_X16Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.228 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.000    23.228    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52_n_0
    SLICE_X16Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.326 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.326    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32_n_0
    SLICE_X16Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.424 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.424    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16_n_0
    SLICE_X16Y167        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    23.556 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_4/CO[1]
                         net (fo=21, routed)          0.715    24.270    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[13]
    SLICE_X17Y168        LUT3 (Prop_lut3_I0_O)        0.275    24.545 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_80/O
                         net (fo=1, routed)           0.000    24.545    design_1_i/hw0_0/inst/cycleEndTime[16]_i_80_n_0
    SLICE_X17Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.002 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    25.002    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57_n_0
    SLICE_X17Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.100 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.100    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37_n_0
    SLICE_X17Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.198 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.198    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19_n_0
    SLICE_X17Y171        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.330 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.677    26.007    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[12]
    SLICE_X11Y170        LUT3 (Prop_lut3_I0_O)        0.275    26.282 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_84/O
                         net (fo=1, routed)           0.000    26.282    design_1_i/hw0_0/inst/cycleEndTime[12]_i_84_n_0
    SLICE_X11Y170        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    26.739 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    26.739    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62_n_0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.837 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.837    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42_n_0
    SLICE_X11Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.935 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.935    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22_n_0
    SLICE_X11Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.033 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.033    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10_n_0
    SLICE_X11Y174        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.165 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.684    27.849    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[11]
    SLICE_X9Y172         LUT3 (Prop_lut3_I0_O)        0.275    28.124 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_70/O
                         net (fo=1, routed)           0.000    28.124    design_1_i/hw0_0/inst/cycleEndTime[12]_i_70_n_0
    SLICE_X9Y172         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    28.581 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.581    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47_n_0
    SLICE_X9Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.679 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.679    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27_n_0
    SLICE_X9Y174         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.777 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.008    28.785    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13_n_0
    SLICE_X9Y175         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.917 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_3/CO[1]
                         net (fo=21, routed)          0.668    29.584    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[10]
    SLICE_X8Y171         LUT3 (Prop_lut3_I0_O)        0.275    29.859 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_90/O
                         net (fo=1, routed)           0.000    29.859    design_1_i/hw0_0/inst/cycleEndTime[12]_i_90_n_0
    SLICE_X8Y171         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    30.303 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    30.303    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72_n_0
    SLICE_X8Y172         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.403 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.403    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52_n_0
    SLICE_X8Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.503 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.503    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32_n_0
    SLICE_X8Y174         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.603 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.008    30.611    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16_n_0
    SLICE_X8Y175         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    30.742 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_4/CO[1]
                         net (fo=21, routed)          0.737    31.479    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[9]
    SLICE_X10Y171        LUT3 (Prop_lut3_I0_O)        0.277    31.756 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_80/O
                         net (fo=1, routed)           0.000    31.756    design_1_i/hw0_0/inst/cycleEndTime[12]_i_80_n_0
    SLICE_X10Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    32.200 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    32.200    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57_n_0
    SLICE_X10Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.300 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.300    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37_n_0
    SLICE_X10Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.400 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    32.400    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19_n_0
    SLICE_X10Y174        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    32.531 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_5/CO[1]
                         net (fo=21, routed)          0.679    33.210    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[8]
    SLICE_X12Y172        LUT3 (Prop_lut3_I0_O)        0.277    33.487 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_84/O
                         net (fo=1, routed)           0.000    33.487    design_1_i/hw0_0/inst/cycleEndTime[8]_i_84_n_0
    SLICE_X12Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    33.931 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    33.931    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62_n_0
    SLICE_X12Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.031 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.031    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42_n_0
    SLICE_X12Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.131 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.008    34.139    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22_n_0
    SLICE_X12Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.239 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.239    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10_n_0
    SLICE_X12Y176        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    34.370 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.846    35.216    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[7]
    SLICE_X13Y171        LUT3 (Prop_lut3_I0_O)        0.277    35.493 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_87/O
                         net (fo=1, routed)           0.000    35.493    design_1_i/hw0_0/inst/cycleEndTime[8]_i_87_n_0
    SLICE_X13Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    35.950 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    35.950    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67_n_0
    SLICE_X13Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.048 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    36.048    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47_n_0
    SLICE_X13Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.146 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    36.146    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27_n_0
    SLICE_X13Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.244 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.008    36.252    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13_n_0
    SLICE_X13Y175        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    36.384 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_3/CO[1]
                         net (fo=21, routed)          0.733    37.117    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[6]
    SLICE_X14Y171        LUT3 (Prop_lut3_I0_O)        0.275    37.392 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_75/O
                         net (fo=1, routed)           0.000    37.392    design_1_i/hw0_0/inst/cycleEndTime[8]_i_75_n_0
    SLICE_X14Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    37.836 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    37.836    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52_n_0
    SLICE_X14Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    37.936 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    37.936    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32_n_0
    SLICE_X14Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.036 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.036    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16_n_0
    SLICE_X14Y174        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    38.167 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_4/CO[1]
                         net (fo=21, routed)          0.697    38.864    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[5]
    SLICE_X14Y176        LUT3 (Prop_lut3_I0_O)        0.277    39.141 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_80/O
                         net (fo=1, routed)           0.000    39.141    design_1_i/hw0_0/inst/cycleEndTime[8]_i_80_n_0
    SLICE_X14Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    39.585 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    39.585    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57_n_0
    SLICE_X14Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.685 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    39.685    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37_n_0
    SLICE_X14Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.785 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.785    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19_n_0
    SLICE_X14Y179        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    39.916 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_5/CO[1]
                         net (fo=21, routed)          0.736    40.652    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[4]
    SLICE_X10Y176        LUT3 (Prop_lut3_I0_O)        0.277    40.929 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_106/O
                         net (fo=1, routed)           0.000    40.929    design_1_i/hw0_0/inst/cycleEndTime[4]_i_106_n_0
    SLICE_X10Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    41.373 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80/CO[3]
                         net (fo=1, routed)           0.000    41.373    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80_n_0
    SLICE_X10Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.473 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    41.473    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55_n_0
    SLICE_X10Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.573 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.573    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30_n_0
    SLICE_X10Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.673 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    41.673    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13_n_0
    SLICE_X10Y180        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    41.804 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_3/CO[1]
                         net (fo=21, routed)          0.696    42.500    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[3]
    SLICE_X11Y177        LUT3 (Prop_lut3_I0_O)        0.277    42.777 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_109/O
                         net (fo=1, routed)           0.000    42.777    design_1_i/hw0_0/inst/cycleEndTime[4]_i_109_n_0
    SLICE_X11Y177        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.234 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000    43.234    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85_n_0
    SLICE_X11Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.332 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    43.332    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60_n_0
    SLICE_X11Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.430 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.430    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35_n_0
    SLICE_X11Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.528 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.528    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16_n_0
    SLICE_X11Y181        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    43.660 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_4/CO[1]
                         net (fo=21, routed)          0.681    44.341    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[2]
    SLICE_X13Y176        LUT3 (Prop_lut3_I0_O)        0.275    44.616 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_112/O
                         net (fo=1, routed)           0.000    44.616    design_1_i/hw0_0/inst/cycleEndTime[4]_i_112_n_0
    SLICE_X13Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    45.073 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    45.073    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90_n_0
    SLICE_X13Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.171 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    45.171    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65_n_0
    SLICE_X13Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.269 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    45.269    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40_n_0
    SLICE_X13Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.367 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.367    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19_n_0
    SLICE_X13Y180        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    45.499 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_5/CO[1]
                         net (fo=21, routed)          0.732    46.231    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[1]
    SLICE_X16Y174        LUT3 (Prop_lut3_I0_O)        0.275    46.506 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_115/O
                         net (fo=1, routed)           0.000    46.506    design_1_i/hw0_0/inst/cycleEndTime[4]_i_115_n_0
    SLICE_X16Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    46.963 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95/CO[3]
                         net (fo=1, routed)           0.008    46.971    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95_n_0
    SLICE_X16Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.069 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000    47.069    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70_n_0
    SLICE_X16Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.167 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    47.167    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45_n_0
    SLICE_X16Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.265 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.265    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22_n_0
    SLICE_X16Y178        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    47.397 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_6/CO[1]
                         net (fo=21, routed)          0.785    48.182    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[0]
    SLICE_X15Y174        LUT3 (Prop_lut3_I0_O)        0.275    48.457 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_102/O
                         net (fo=1, routed)           0.000    48.457    design_1_i/hw0_0/inst/cycleEndTime[4]_i_102_n_0
    SLICE_X15Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    48.914 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.008    48.922    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75_n_0
    SLICE_X15Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.020 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    49.020    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50_n_0
    SLICE_X15Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.118 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.118    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25_n_0
    SLICE_X15Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.216 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.216    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11_n_0
    SLICE_X15Y178        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    49.432 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.379    49.812    design_1_i/hw0_0/inst/cycleEndTime1[0]
    SLICE_X14Y180        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    50.510 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.510    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1_n_0
    SLICE_X14Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.610 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.610    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1_n_0
    SLICE_X14Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.710 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.710    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1_n_0
    SLICE_X14Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.810 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.810    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1_n_0
    SLICE_X14Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.910 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.910    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1_n_0
    SLICE_X14Y185        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    51.172 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    51.172    design_1_i/hw0_0/inst/cycleEndTime0[24]
    SLICE_X14Y185        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.414     4.866    design_1_i/hw0_0/inst/clk160m
    SLICE_X14Y185        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]/C
                         clock pessimism             -0.463     4.403    
                         clock uncertainty           -0.061     4.342    
    SLICE_X14Y185        FDRE (Setup_fdre_C_D)        0.101     4.443    design_1_i/hw0_0/inst/cycleEndTime_reg[24]
  -------------------------------------------------------------------
                         required time                          4.443    
                         arrival time                         -51.172    
  -------------------------------------------------------------------
                         slack                                -46.728    

Slack (VIOLATED) :        -46.723ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/cycleEndTime2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/cycleEndTime_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        52.882ns  (logic 33.942ns (64.185%)  route 18.940ns (35.815%))
  Logic Levels:           153  (CARRY4=128 LUT2=1 LUT3=24)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 4.866 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.715ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.620    -1.715    design_1_i/hw0_0/inst/clk160m
    DSP48_X0Y62          DSP48E1                                      r  design_1_i/hw0_0/inst/cycleEndTime2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      3.375     1.660 r  design_1_i/hw0_0/inst/cycleEndTime2/P[25]
                         net (fo=2, routed)           0.473     2.133    design_1_i/hw0_0/inst/cycleEndTime2_n_80
    SLICE_X11Y156        LUT2 (Prop_lut2_I1_O)        0.105     2.238 r  design_1_i/hw0_0/inst/cycleEndTime[31]_i_47/O
                         net (fo=1, routed)           0.000     2.238    design_1_i/hw0_0/inst/cycleEndTime[31]_i_47_n_0
    SLICE_X11Y156        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.678 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.678    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32_n_0
    SLICE_X11Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.776 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.776    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23_n_0
    SLICE_X11Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.874 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.874    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12_n_0
    SLICE_X11Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.972 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.972    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_n_0
    SLICE_X11Y160        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.188 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_5/CO[0]
                         net (fo=21, routed)          0.617     3.805    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[24]
    SLICE_X10Y158        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698     4.503 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62/CO[3]
                         net (fo=1, routed)           0.000     4.503    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.603 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.603    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.703 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.703    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.803 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.803    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     4.934 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_2/CO[1]
                         net (fo=21, routed)          0.668     5.602    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[23]
    SLICE_X9Y158         LUT3 (Prop_lut3_I0_O)        0.277     5.879 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_87/O
                         net (fo=1, routed)           0.000     5.879    design_1_i/hw0_0/inst/cycleEndTime[24]_i_87_n_0
    SLICE_X9Y158         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.336 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.336    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67_n_0
    SLICE_X9Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.434 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.434    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47_n_0
    SLICE_X9Y160         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.532 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.532    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27_n_0
    SLICE_X9Y161         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.630 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.630    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13_n_0
    SLICE_X9Y162         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.762 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_3/CO[1]
                         net (fo=21, routed)          0.714     7.476    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[22]
    SLICE_X13Y157        LUT3 (Prop_lut3_I0_O)        0.275     7.751 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_90/O
                         net (fo=1, routed)           0.000     7.751    design_1_i/hw0_0/inst/cycleEndTime[24]_i_90_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.208 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.208    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.306 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.306    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.404 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.404    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.502 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.502    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16_n_0
    SLICE_X13Y161        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     8.634 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_4/CO[1]
                         net (fo=21, routed)          0.662     9.296    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[21]
    SLICE_X12Y164        LUT3 (Prop_lut3_I0_O)        0.275     9.571 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_60/O
                         net (fo=1, routed)           0.000     9.571    design_1_i/hw0_0/inst/cycleEndTime[24]_i_60_n_0
    SLICE_X12Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.015 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.015    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37_n_0
    SLICE_X12Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.115 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.115    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19_n_0
    SLICE_X12Y166        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    10.246 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_5/CO[1]
                         net (fo=21, routed)          0.798    11.044    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[20]
    SLICE_X9Y164         LUT3 (Prop_lut3_I0_O)        0.277    11.321 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_84/O
                         net (fo=1, routed)           0.000    11.321    design_1_i/hw0_0/inst/cycleEndTime[20]_i_84_n_0
    SLICE_X9Y164         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.778 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.778    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62_n_0
    SLICE_X9Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.876 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    11.876    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42_n_0
    SLICE_X9Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.974 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.974    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22_n_0
    SLICE_X9Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.072 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.072    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10_n_0
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.204 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_2/CO[1]
                         net (fo=21, routed)          0.811    13.015    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[19]
    SLICE_X10Y164        LUT3 (Prop_lut3_I0_O)        0.275    13.290 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_87/O
                         net (fo=1, routed)           0.000    13.290    design_1_i/hw0_0/inst/cycleEndTime[20]_i_87_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    13.734 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.734    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.834 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    13.834    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.934 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.934    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27_n_0
    SLICE_X10Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.034 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.034    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13_n_0
    SLICE_X10Y168        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    14.165 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_3/CO[1]
                         net (fo=21, routed)          0.761    14.926    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[18]
    SLICE_X11Y163        LUT3 (Prop_lut3_I0_O)        0.277    15.203 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_90/O
                         net (fo=1, routed)           0.000    15.203    design_1_i/hw0_0/inst/cycleEndTime[20]_i_90_n_0
    SLICE_X11Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.660 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.660    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72_n_0
    SLICE_X11Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.758 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.758    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52_n_0
    SLICE_X11Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.856 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.856    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32_n_0
    SLICE_X11Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.954 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.954    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16_n_0
    SLICE_X11Y167        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.086 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_4/CO[1]
                         net (fo=21, routed)          0.775    16.860    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[17]
    SLICE_X13Y164        LUT3 (Prop_lut3_I0_O)        0.275    17.135 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_93/O
                         net (fo=1, routed)           0.000    17.135    design_1_i/hw0_0/inst/cycleEndTime[20]_i_93_n_0
    SLICE_X13Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.592 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77/CO[3]
                         net (fo=1, routed)           0.000    17.592    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77_n_0
    SLICE_X13Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.690 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.690    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57_n_0
    SLICE_X13Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.788 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.788    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37_n_0
    SLICE_X13Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.886 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    17.886    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19_n_0
    SLICE_X13Y168        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    18.018 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_5/CO[1]
                         net (fo=21, routed)          0.792    18.810    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[16]
    SLICE_X14Y164        LUT3 (Prop_lut3_I0_O)        0.275    19.085 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_65/O
                         net (fo=1, routed)           0.000    19.085    design_1_i/hw0_0/inst/cycleEndTime[16]_i_65_n_0
    SLICE_X14Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.529 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.529    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42_n_0
    SLICE_X14Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.629 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.629    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22_n_0
    SLICE_X14Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.729 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.729    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10_n_0
    SLICE_X14Y167        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    19.860 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_2/CO[1]
                         net (fo=21, routed)          0.675    20.535    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[15]
    SLICE_X15Y163        LUT3 (Prop_lut3_I0_O)        0.277    20.812 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_87/O
                         net (fo=1, routed)           0.000    20.812    design_1_i/hw0_0/inst/cycleEndTime[16]_i_87_n_0
    SLICE_X15Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.269 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.269    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67_n_0
    SLICE_X15Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.367 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.367    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47_n_0
    SLICE_X15Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.465 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.465    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27_n_0
    SLICE_X15Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.563 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.563    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13_n_0
    SLICE_X15Y167        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    21.695 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_3/CO[1]
                         net (fo=21, routed)          0.702    22.398    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[14]
    SLICE_X16Y163        LUT3 (Prop_lut3_I0_O)        0.275    22.673 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_90/O
                         net (fo=1, routed)           0.000    22.673    design_1_i/hw0_0/inst/cycleEndTime[16]_i_90_n_0
    SLICE_X16Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    23.130 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.130    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72_n_0
    SLICE_X16Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.228 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.000    23.228    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52_n_0
    SLICE_X16Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.326 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.326    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32_n_0
    SLICE_X16Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.424 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.424    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16_n_0
    SLICE_X16Y167        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    23.556 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_4/CO[1]
                         net (fo=21, routed)          0.715    24.270    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[13]
    SLICE_X17Y168        LUT3 (Prop_lut3_I0_O)        0.275    24.545 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_80/O
                         net (fo=1, routed)           0.000    24.545    design_1_i/hw0_0/inst/cycleEndTime[16]_i_80_n_0
    SLICE_X17Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.002 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    25.002    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57_n_0
    SLICE_X17Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.100 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.100    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37_n_0
    SLICE_X17Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.198 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.198    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19_n_0
    SLICE_X17Y171        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.330 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.677    26.007    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[12]
    SLICE_X11Y170        LUT3 (Prop_lut3_I0_O)        0.275    26.282 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_84/O
                         net (fo=1, routed)           0.000    26.282    design_1_i/hw0_0/inst/cycleEndTime[12]_i_84_n_0
    SLICE_X11Y170        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    26.739 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    26.739    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62_n_0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.837 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.837    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42_n_0
    SLICE_X11Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.935 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.935    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22_n_0
    SLICE_X11Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.033 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.033    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10_n_0
    SLICE_X11Y174        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.165 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.684    27.849    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[11]
    SLICE_X9Y172         LUT3 (Prop_lut3_I0_O)        0.275    28.124 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_70/O
                         net (fo=1, routed)           0.000    28.124    design_1_i/hw0_0/inst/cycleEndTime[12]_i_70_n_0
    SLICE_X9Y172         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    28.581 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.581    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47_n_0
    SLICE_X9Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.679 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.679    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27_n_0
    SLICE_X9Y174         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.777 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.008    28.785    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13_n_0
    SLICE_X9Y175         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.917 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_3/CO[1]
                         net (fo=21, routed)          0.668    29.584    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[10]
    SLICE_X8Y171         LUT3 (Prop_lut3_I0_O)        0.275    29.859 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_90/O
                         net (fo=1, routed)           0.000    29.859    design_1_i/hw0_0/inst/cycleEndTime[12]_i_90_n_0
    SLICE_X8Y171         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    30.303 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    30.303    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72_n_0
    SLICE_X8Y172         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.403 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.403    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52_n_0
    SLICE_X8Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.503 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.503    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32_n_0
    SLICE_X8Y174         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.603 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.008    30.611    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16_n_0
    SLICE_X8Y175         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    30.742 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_4/CO[1]
                         net (fo=21, routed)          0.737    31.479    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[9]
    SLICE_X10Y171        LUT3 (Prop_lut3_I0_O)        0.277    31.756 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_80/O
                         net (fo=1, routed)           0.000    31.756    design_1_i/hw0_0/inst/cycleEndTime[12]_i_80_n_0
    SLICE_X10Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    32.200 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    32.200    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57_n_0
    SLICE_X10Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.300 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.300    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37_n_0
    SLICE_X10Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.400 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    32.400    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19_n_0
    SLICE_X10Y174        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    32.531 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_5/CO[1]
                         net (fo=21, routed)          0.679    33.210    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[8]
    SLICE_X12Y172        LUT3 (Prop_lut3_I0_O)        0.277    33.487 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_84/O
                         net (fo=1, routed)           0.000    33.487    design_1_i/hw0_0/inst/cycleEndTime[8]_i_84_n_0
    SLICE_X12Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    33.931 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    33.931    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62_n_0
    SLICE_X12Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.031 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.031    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42_n_0
    SLICE_X12Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.131 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.008    34.139    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22_n_0
    SLICE_X12Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.239 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.239    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10_n_0
    SLICE_X12Y176        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    34.370 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.846    35.216    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[7]
    SLICE_X13Y171        LUT3 (Prop_lut3_I0_O)        0.277    35.493 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_87/O
                         net (fo=1, routed)           0.000    35.493    design_1_i/hw0_0/inst/cycleEndTime[8]_i_87_n_0
    SLICE_X13Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    35.950 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    35.950    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67_n_0
    SLICE_X13Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.048 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    36.048    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47_n_0
    SLICE_X13Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.146 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    36.146    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27_n_0
    SLICE_X13Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.244 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.008    36.252    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13_n_0
    SLICE_X13Y175        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    36.384 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_3/CO[1]
                         net (fo=21, routed)          0.733    37.117    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[6]
    SLICE_X14Y171        LUT3 (Prop_lut3_I0_O)        0.275    37.392 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_75/O
                         net (fo=1, routed)           0.000    37.392    design_1_i/hw0_0/inst/cycleEndTime[8]_i_75_n_0
    SLICE_X14Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    37.836 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    37.836    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52_n_0
    SLICE_X14Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    37.936 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    37.936    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32_n_0
    SLICE_X14Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.036 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.036    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16_n_0
    SLICE_X14Y174        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    38.167 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_4/CO[1]
                         net (fo=21, routed)          0.697    38.864    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[5]
    SLICE_X14Y176        LUT3 (Prop_lut3_I0_O)        0.277    39.141 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_80/O
                         net (fo=1, routed)           0.000    39.141    design_1_i/hw0_0/inst/cycleEndTime[8]_i_80_n_0
    SLICE_X14Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    39.585 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    39.585    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57_n_0
    SLICE_X14Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.685 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    39.685    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37_n_0
    SLICE_X14Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.785 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.785    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19_n_0
    SLICE_X14Y179        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    39.916 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_5/CO[1]
                         net (fo=21, routed)          0.736    40.652    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[4]
    SLICE_X10Y176        LUT3 (Prop_lut3_I0_O)        0.277    40.929 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_106/O
                         net (fo=1, routed)           0.000    40.929    design_1_i/hw0_0/inst/cycleEndTime[4]_i_106_n_0
    SLICE_X10Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    41.373 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80/CO[3]
                         net (fo=1, routed)           0.000    41.373    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80_n_0
    SLICE_X10Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.473 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    41.473    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55_n_0
    SLICE_X10Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.573 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.573    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30_n_0
    SLICE_X10Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.673 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    41.673    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13_n_0
    SLICE_X10Y180        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    41.804 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_3/CO[1]
                         net (fo=21, routed)          0.696    42.500    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[3]
    SLICE_X11Y177        LUT3 (Prop_lut3_I0_O)        0.277    42.777 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_109/O
                         net (fo=1, routed)           0.000    42.777    design_1_i/hw0_0/inst/cycleEndTime[4]_i_109_n_0
    SLICE_X11Y177        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.234 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000    43.234    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85_n_0
    SLICE_X11Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.332 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    43.332    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60_n_0
    SLICE_X11Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.430 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.430    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35_n_0
    SLICE_X11Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.528 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.528    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16_n_0
    SLICE_X11Y181        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    43.660 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_4/CO[1]
                         net (fo=21, routed)          0.681    44.341    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[2]
    SLICE_X13Y176        LUT3 (Prop_lut3_I0_O)        0.275    44.616 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_112/O
                         net (fo=1, routed)           0.000    44.616    design_1_i/hw0_0/inst/cycleEndTime[4]_i_112_n_0
    SLICE_X13Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    45.073 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    45.073    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90_n_0
    SLICE_X13Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.171 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    45.171    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65_n_0
    SLICE_X13Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.269 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    45.269    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40_n_0
    SLICE_X13Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.367 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.367    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19_n_0
    SLICE_X13Y180        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    45.499 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_5/CO[1]
                         net (fo=21, routed)          0.732    46.231    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[1]
    SLICE_X16Y174        LUT3 (Prop_lut3_I0_O)        0.275    46.506 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_115/O
                         net (fo=1, routed)           0.000    46.506    design_1_i/hw0_0/inst/cycleEndTime[4]_i_115_n_0
    SLICE_X16Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    46.963 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95/CO[3]
                         net (fo=1, routed)           0.008    46.971    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95_n_0
    SLICE_X16Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.069 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000    47.069    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70_n_0
    SLICE_X16Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.167 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    47.167    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45_n_0
    SLICE_X16Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.265 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.265    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22_n_0
    SLICE_X16Y178        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    47.397 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_6/CO[1]
                         net (fo=21, routed)          0.785    48.182    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[0]
    SLICE_X15Y174        LUT3 (Prop_lut3_I0_O)        0.275    48.457 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_102/O
                         net (fo=1, routed)           0.000    48.457    design_1_i/hw0_0/inst/cycleEndTime[4]_i_102_n_0
    SLICE_X15Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    48.914 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.008    48.922    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75_n_0
    SLICE_X15Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.020 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    49.020    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50_n_0
    SLICE_X15Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.118 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.118    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25_n_0
    SLICE_X15Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.216 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.216    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11_n_0
    SLICE_X15Y178        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    49.432 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.379    49.812    design_1_i/hw0_0/inst/cycleEndTime1[0]
    SLICE_X14Y180        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    50.510 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.510    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1_n_0
    SLICE_X14Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.610 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.610    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1_n_0
    SLICE_X14Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.710 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.710    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1_n_0
    SLICE_X14Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.810 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.810    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1_n_0
    SLICE_X14Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.910 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.910    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1_n_0
    SLICE_X14Y185        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    51.167 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    51.167    design_1_i/hw0_0/inst/cycleEndTime0[22]
    SLICE_X14Y185        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.414     4.866    design_1_i/hw0_0/inst/clk160m
    SLICE_X14Y185        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[22]/C
                         clock pessimism             -0.463     4.403    
                         clock uncertainty           -0.061     4.342    
    SLICE_X14Y185        FDRE (Setup_fdre_C_D)        0.101     4.443    design_1_i/hw0_0/inst/cycleEndTime_reg[22]
  -------------------------------------------------------------------
                         required time                          4.443    
                         arrival time                         -51.167    
  -------------------------------------------------------------------
                         slack                                -46.723    

Slack (VIOLATED) :        -46.665ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/cycleEndTime2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/cycleEndTime_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        52.824ns  (logic 33.884ns (64.146%)  route 18.940ns (35.854%))
  Logic Levels:           153  (CARRY4=128 LUT2=1 LUT3=24)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 4.866 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.715ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.620    -1.715    design_1_i/hw0_0/inst/clk160m
    DSP48_X0Y62          DSP48E1                                      r  design_1_i/hw0_0/inst/cycleEndTime2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      3.375     1.660 r  design_1_i/hw0_0/inst/cycleEndTime2/P[25]
                         net (fo=2, routed)           0.473     2.133    design_1_i/hw0_0/inst/cycleEndTime2_n_80
    SLICE_X11Y156        LUT2 (Prop_lut2_I1_O)        0.105     2.238 r  design_1_i/hw0_0/inst/cycleEndTime[31]_i_47/O
                         net (fo=1, routed)           0.000     2.238    design_1_i/hw0_0/inst/cycleEndTime[31]_i_47_n_0
    SLICE_X11Y156        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.678 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.678    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32_n_0
    SLICE_X11Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.776 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.776    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23_n_0
    SLICE_X11Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.874 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.874    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12_n_0
    SLICE_X11Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.972 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.972    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_n_0
    SLICE_X11Y160        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.188 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_5/CO[0]
                         net (fo=21, routed)          0.617     3.805    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[24]
    SLICE_X10Y158        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698     4.503 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62/CO[3]
                         net (fo=1, routed)           0.000     4.503    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.603 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.603    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.703 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.703    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.803 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.803    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     4.934 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_2/CO[1]
                         net (fo=21, routed)          0.668     5.602    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[23]
    SLICE_X9Y158         LUT3 (Prop_lut3_I0_O)        0.277     5.879 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_87/O
                         net (fo=1, routed)           0.000     5.879    design_1_i/hw0_0/inst/cycleEndTime[24]_i_87_n_0
    SLICE_X9Y158         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.336 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.336    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67_n_0
    SLICE_X9Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.434 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.434    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47_n_0
    SLICE_X9Y160         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.532 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.532    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27_n_0
    SLICE_X9Y161         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.630 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.630    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13_n_0
    SLICE_X9Y162         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.762 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_3/CO[1]
                         net (fo=21, routed)          0.714     7.476    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[22]
    SLICE_X13Y157        LUT3 (Prop_lut3_I0_O)        0.275     7.751 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_90/O
                         net (fo=1, routed)           0.000     7.751    design_1_i/hw0_0/inst/cycleEndTime[24]_i_90_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.208 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.208    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.306 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.306    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.404 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.404    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.502 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.502    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16_n_0
    SLICE_X13Y161        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     8.634 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_4/CO[1]
                         net (fo=21, routed)          0.662     9.296    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[21]
    SLICE_X12Y164        LUT3 (Prop_lut3_I0_O)        0.275     9.571 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_60/O
                         net (fo=1, routed)           0.000     9.571    design_1_i/hw0_0/inst/cycleEndTime[24]_i_60_n_0
    SLICE_X12Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.015 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.015    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37_n_0
    SLICE_X12Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.115 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.115    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19_n_0
    SLICE_X12Y166        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    10.246 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_5/CO[1]
                         net (fo=21, routed)          0.798    11.044    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[20]
    SLICE_X9Y164         LUT3 (Prop_lut3_I0_O)        0.277    11.321 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_84/O
                         net (fo=1, routed)           0.000    11.321    design_1_i/hw0_0/inst/cycleEndTime[20]_i_84_n_0
    SLICE_X9Y164         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.778 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.778    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62_n_0
    SLICE_X9Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.876 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    11.876    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42_n_0
    SLICE_X9Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.974 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.974    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22_n_0
    SLICE_X9Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.072 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.072    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10_n_0
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.204 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_2/CO[1]
                         net (fo=21, routed)          0.811    13.015    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[19]
    SLICE_X10Y164        LUT3 (Prop_lut3_I0_O)        0.275    13.290 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_87/O
                         net (fo=1, routed)           0.000    13.290    design_1_i/hw0_0/inst/cycleEndTime[20]_i_87_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    13.734 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.734    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.834 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    13.834    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.934 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.934    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27_n_0
    SLICE_X10Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.034 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.034    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13_n_0
    SLICE_X10Y168        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    14.165 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_3/CO[1]
                         net (fo=21, routed)          0.761    14.926    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[18]
    SLICE_X11Y163        LUT3 (Prop_lut3_I0_O)        0.277    15.203 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_90/O
                         net (fo=1, routed)           0.000    15.203    design_1_i/hw0_0/inst/cycleEndTime[20]_i_90_n_0
    SLICE_X11Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.660 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.660    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72_n_0
    SLICE_X11Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.758 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.758    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52_n_0
    SLICE_X11Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.856 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.856    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32_n_0
    SLICE_X11Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.954 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.954    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16_n_0
    SLICE_X11Y167        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.086 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_4/CO[1]
                         net (fo=21, routed)          0.775    16.860    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[17]
    SLICE_X13Y164        LUT3 (Prop_lut3_I0_O)        0.275    17.135 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_93/O
                         net (fo=1, routed)           0.000    17.135    design_1_i/hw0_0/inst/cycleEndTime[20]_i_93_n_0
    SLICE_X13Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.592 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77/CO[3]
                         net (fo=1, routed)           0.000    17.592    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77_n_0
    SLICE_X13Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.690 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.690    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57_n_0
    SLICE_X13Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.788 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.788    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37_n_0
    SLICE_X13Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.886 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    17.886    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19_n_0
    SLICE_X13Y168        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    18.018 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_5/CO[1]
                         net (fo=21, routed)          0.792    18.810    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[16]
    SLICE_X14Y164        LUT3 (Prop_lut3_I0_O)        0.275    19.085 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_65/O
                         net (fo=1, routed)           0.000    19.085    design_1_i/hw0_0/inst/cycleEndTime[16]_i_65_n_0
    SLICE_X14Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.529 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.529    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42_n_0
    SLICE_X14Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.629 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.629    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22_n_0
    SLICE_X14Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.729 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.729    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10_n_0
    SLICE_X14Y167        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    19.860 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_2/CO[1]
                         net (fo=21, routed)          0.675    20.535    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[15]
    SLICE_X15Y163        LUT3 (Prop_lut3_I0_O)        0.277    20.812 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_87/O
                         net (fo=1, routed)           0.000    20.812    design_1_i/hw0_0/inst/cycleEndTime[16]_i_87_n_0
    SLICE_X15Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.269 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.269    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67_n_0
    SLICE_X15Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.367 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.367    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47_n_0
    SLICE_X15Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.465 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.465    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27_n_0
    SLICE_X15Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.563 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.563    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13_n_0
    SLICE_X15Y167        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    21.695 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_3/CO[1]
                         net (fo=21, routed)          0.702    22.398    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[14]
    SLICE_X16Y163        LUT3 (Prop_lut3_I0_O)        0.275    22.673 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_90/O
                         net (fo=1, routed)           0.000    22.673    design_1_i/hw0_0/inst/cycleEndTime[16]_i_90_n_0
    SLICE_X16Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    23.130 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.130    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72_n_0
    SLICE_X16Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.228 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.000    23.228    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52_n_0
    SLICE_X16Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.326 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.326    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32_n_0
    SLICE_X16Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.424 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.424    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16_n_0
    SLICE_X16Y167        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    23.556 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_4/CO[1]
                         net (fo=21, routed)          0.715    24.270    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[13]
    SLICE_X17Y168        LUT3 (Prop_lut3_I0_O)        0.275    24.545 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_80/O
                         net (fo=1, routed)           0.000    24.545    design_1_i/hw0_0/inst/cycleEndTime[16]_i_80_n_0
    SLICE_X17Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.002 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    25.002    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57_n_0
    SLICE_X17Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.100 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.100    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37_n_0
    SLICE_X17Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.198 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.198    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19_n_0
    SLICE_X17Y171        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.330 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.677    26.007    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[12]
    SLICE_X11Y170        LUT3 (Prop_lut3_I0_O)        0.275    26.282 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_84/O
                         net (fo=1, routed)           0.000    26.282    design_1_i/hw0_0/inst/cycleEndTime[12]_i_84_n_0
    SLICE_X11Y170        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    26.739 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    26.739    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62_n_0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.837 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.837    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42_n_0
    SLICE_X11Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.935 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.935    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22_n_0
    SLICE_X11Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.033 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.033    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10_n_0
    SLICE_X11Y174        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.165 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.684    27.849    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[11]
    SLICE_X9Y172         LUT3 (Prop_lut3_I0_O)        0.275    28.124 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_70/O
                         net (fo=1, routed)           0.000    28.124    design_1_i/hw0_0/inst/cycleEndTime[12]_i_70_n_0
    SLICE_X9Y172         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    28.581 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.581    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47_n_0
    SLICE_X9Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.679 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.679    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27_n_0
    SLICE_X9Y174         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.777 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.008    28.785    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13_n_0
    SLICE_X9Y175         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.917 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_3/CO[1]
                         net (fo=21, routed)          0.668    29.584    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[10]
    SLICE_X8Y171         LUT3 (Prop_lut3_I0_O)        0.275    29.859 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_90/O
                         net (fo=1, routed)           0.000    29.859    design_1_i/hw0_0/inst/cycleEndTime[12]_i_90_n_0
    SLICE_X8Y171         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    30.303 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    30.303    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72_n_0
    SLICE_X8Y172         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.403 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.403    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52_n_0
    SLICE_X8Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.503 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.503    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32_n_0
    SLICE_X8Y174         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.603 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.008    30.611    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16_n_0
    SLICE_X8Y175         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    30.742 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_4/CO[1]
                         net (fo=21, routed)          0.737    31.479    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[9]
    SLICE_X10Y171        LUT3 (Prop_lut3_I0_O)        0.277    31.756 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_80/O
                         net (fo=1, routed)           0.000    31.756    design_1_i/hw0_0/inst/cycleEndTime[12]_i_80_n_0
    SLICE_X10Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    32.200 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    32.200    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57_n_0
    SLICE_X10Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.300 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.300    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37_n_0
    SLICE_X10Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.400 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    32.400    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19_n_0
    SLICE_X10Y174        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    32.531 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_5/CO[1]
                         net (fo=21, routed)          0.679    33.210    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[8]
    SLICE_X12Y172        LUT3 (Prop_lut3_I0_O)        0.277    33.487 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_84/O
                         net (fo=1, routed)           0.000    33.487    design_1_i/hw0_0/inst/cycleEndTime[8]_i_84_n_0
    SLICE_X12Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    33.931 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    33.931    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62_n_0
    SLICE_X12Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.031 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.031    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42_n_0
    SLICE_X12Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.131 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.008    34.139    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22_n_0
    SLICE_X12Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.239 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.239    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10_n_0
    SLICE_X12Y176        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    34.370 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.846    35.216    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[7]
    SLICE_X13Y171        LUT3 (Prop_lut3_I0_O)        0.277    35.493 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_87/O
                         net (fo=1, routed)           0.000    35.493    design_1_i/hw0_0/inst/cycleEndTime[8]_i_87_n_0
    SLICE_X13Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    35.950 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    35.950    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67_n_0
    SLICE_X13Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.048 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    36.048    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47_n_0
    SLICE_X13Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.146 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    36.146    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27_n_0
    SLICE_X13Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.244 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.008    36.252    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13_n_0
    SLICE_X13Y175        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    36.384 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_3/CO[1]
                         net (fo=21, routed)          0.733    37.117    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[6]
    SLICE_X14Y171        LUT3 (Prop_lut3_I0_O)        0.275    37.392 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_75/O
                         net (fo=1, routed)           0.000    37.392    design_1_i/hw0_0/inst/cycleEndTime[8]_i_75_n_0
    SLICE_X14Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    37.836 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    37.836    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52_n_0
    SLICE_X14Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    37.936 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    37.936    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32_n_0
    SLICE_X14Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.036 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.036    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16_n_0
    SLICE_X14Y174        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    38.167 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_4/CO[1]
                         net (fo=21, routed)          0.697    38.864    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[5]
    SLICE_X14Y176        LUT3 (Prop_lut3_I0_O)        0.277    39.141 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_80/O
                         net (fo=1, routed)           0.000    39.141    design_1_i/hw0_0/inst/cycleEndTime[8]_i_80_n_0
    SLICE_X14Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    39.585 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    39.585    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57_n_0
    SLICE_X14Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.685 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    39.685    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37_n_0
    SLICE_X14Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.785 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.785    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19_n_0
    SLICE_X14Y179        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    39.916 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_5/CO[1]
                         net (fo=21, routed)          0.736    40.652    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[4]
    SLICE_X10Y176        LUT3 (Prop_lut3_I0_O)        0.277    40.929 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_106/O
                         net (fo=1, routed)           0.000    40.929    design_1_i/hw0_0/inst/cycleEndTime[4]_i_106_n_0
    SLICE_X10Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    41.373 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80/CO[3]
                         net (fo=1, routed)           0.000    41.373    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80_n_0
    SLICE_X10Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.473 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    41.473    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55_n_0
    SLICE_X10Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.573 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.573    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30_n_0
    SLICE_X10Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.673 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    41.673    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13_n_0
    SLICE_X10Y180        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    41.804 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_3/CO[1]
                         net (fo=21, routed)          0.696    42.500    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[3]
    SLICE_X11Y177        LUT3 (Prop_lut3_I0_O)        0.277    42.777 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_109/O
                         net (fo=1, routed)           0.000    42.777    design_1_i/hw0_0/inst/cycleEndTime[4]_i_109_n_0
    SLICE_X11Y177        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.234 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000    43.234    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85_n_0
    SLICE_X11Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.332 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    43.332    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60_n_0
    SLICE_X11Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.430 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.430    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35_n_0
    SLICE_X11Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.528 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.528    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16_n_0
    SLICE_X11Y181        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    43.660 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_4/CO[1]
                         net (fo=21, routed)          0.681    44.341    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[2]
    SLICE_X13Y176        LUT3 (Prop_lut3_I0_O)        0.275    44.616 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_112/O
                         net (fo=1, routed)           0.000    44.616    design_1_i/hw0_0/inst/cycleEndTime[4]_i_112_n_0
    SLICE_X13Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    45.073 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    45.073    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90_n_0
    SLICE_X13Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.171 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    45.171    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65_n_0
    SLICE_X13Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.269 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    45.269    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40_n_0
    SLICE_X13Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.367 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.367    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19_n_0
    SLICE_X13Y180        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    45.499 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_5/CO[1]
                         net (fo=21, routed)          0.732    46.231    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[1]
    SLICE_X16Y174        LUT3 (Prop_lut3_I0_O)        0.275    46.506 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_115/O
                         net (fo=1, routed)           0.000    46.506    design_1_i/hw0_0/inst/cycleEndTime[4]_i_115_n_0
    SLICE_X16Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    46.963 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95/CO[3]
                         net (fo=1, routed)           0.008    46.971    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95_n_0
    SLICE_X16Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.069 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000    47.069    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70_n_0
    SLICE_X16Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.167 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    47.167    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45_n_0
    SLICE_X16Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.265 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.265    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22_n_0
    SLICE_X16Y178        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    47.397 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_6/CO[1]
                         net (fo=21, routed)          0.785    48.182    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[0]
    SLICE_X15Y174        LUT3 (Prop_lut3_I0_O)        0.275    48.457 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_102/O
                         net (fo=1, routed)           0.000    48.457    design_1_i/hw0_0/inst/cycleEndTime[4]_i_102_n_0
    SLICE_X15Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    48.914 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.008    48.922    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75_n_0
    SLICE_X15Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.020 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    49.020    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50_n_0
    SLICE_X15Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.118 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.118    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25_n_0
    SLICE_X15Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.216 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.216    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11_n_0
    SLICE_X15Y178        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    49.432 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.379    49.812    design_1_i/hw0_0/inst/cycleEndTime1[0]
    SLICE_X14Y180        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    50.510 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.510    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1_n_0
    SLICE_X14Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.610 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.610    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1_n_0
    SLICE_X14Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.710 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.710    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1_n_0
    SLICE_X14Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.810 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.810    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1_n_0
    SLICE_X14Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.910 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.910    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1_n_0
    SLICE_X14Y185        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    51.109 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    51.109    design_1_i/hw0_0/inst/cycleEndTime0[23]
    SLICE_X14Y185        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.414     4.866    design_1_i/hw0_0/inst/clk160m
    SLICE_X14Y185        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[23]/C
                         clock pessimism             -0.463     4.403    
                         clock uncertainty           -0.061     4.342    
    SLICE_X14Y185        FDRE (Setup_fdre_C_D)        0.101     4.443    design_1_i/hw0_0/inst/cycleEndTime_reg[23]
  -------------------------------------------------------------------
                         required time                          4.443    
                         arrival time                         -51.109    
  -------------------------------------------------------------------
                         slack                                -46.665    

Slack (VIOLATED) :        -46.644ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/cycleEndTime2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/cycleEndTime_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        52.803ns  (logic 33.863ns (64.131%)  route 18.940ns (35.869%))
  Logic Levels:           153  (CARRY4=128 LUT2=1 LUT3=24)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 4.866 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.715ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.620    -1.715    design_1_i/hw0_0/inst/clk160m
    DSP48_X0Y62          DSP48E1                                      r  design_1_i/hw0_0/inst/cycleEndTime2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      3.375     1.660 r  design_1_i/hw0_0/inst/cycleEndTime2/P[25]
                         net (fo=2, routed)           0.473     2.133    design_1_i/hw0_0/inst/cycleEndTime2_n_80
    SLICE_X11Y156        LUT2 (Prop_lut2_I1_O)        0.105     2.238 r  design_1_i/hw0_0/inst/cycleEndTime[31]_i_47/O
                         net (fo=1, routed)           0.000     2.238    design_1_i/hw0_0/inst/cycleEndTime[31]_i_47_n_0
    SLICE_X11Y156        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.678 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.678    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32_n_0
    SLICE_X11Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.776 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.776    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23_n_0
    SLICE_X11Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.874 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.874    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12_n_0
    SLICE_X11Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.972 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.972    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_n_0
    SLICE_X11Y160        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.188 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_5/CO[0]
                         net (fo=21, routed)          0.617     3.805    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[24]
    SLICE_X10Y158        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698     4.503 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62/CO[3]
                         net (fo=1, routed)           0.000     4.503    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.603 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.603    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.703 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.703    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.803 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.803    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     4.934 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_2/CO[1]
                         net (fo=21, routed)          0.668     5.602    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[23]
    SLICE_X9Y158         LUT3 (Prop_lut3_I0_O)        0.277     5.879 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_87/O
                         net (fo=1, routed)           0.000     5.879    design_1_i/hw0_0/inst/cycleEndTime[24]_i_87_n_0
    SLICE_X9Y158         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.336 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.336    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67_n_0
    SLICE_X9Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.434 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.434    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47_n_0
    SLICE_X9Y160         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.532 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.532    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27_n_0
    SLICE_X9Y161         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.630 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.630    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13_n_0
    SLICE_X9Y162         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.762 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_3/CO[1]
                         net (fo=21, routed)          0.714     7.476    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[22]
    SLICE_X13Y157        LUT3 (Prop_lut3_I0_O)        0.275     7.751 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_90/O
                         net (fo=1, routed)           0.000     7.751    design_1_i/hw0_0/inst/cycleEndTime[24]_i_90_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.208 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.208    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.306 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.306    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.404 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.404    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.502 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.502    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16_n_0
    SLICE_X13Y161        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     8.634 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_4/CO[1]
                         net (fo=21, routed)          0.662     9.296    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[21]
    SLICE_X12Y164        LUT3 (Prop_lut3_I0_O)        0.275     9.571 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_60/O
                         net (fo=1, routed)           0.000     9.571    design_1_i/hw0_0/inst/cycleEndTime[24]_i_60_n_0
    SLICE_X12Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.015 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.015    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37_n_0
    SLICE_X12Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.115 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.115    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19_n_0
    SLICE_X12Y166        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    10.246 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_5/CO[1]
                         net (fo=21, routed)          0.798    11.044    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[20]
    SLICE_X9Y164         LUT3 (Prop_lut3_I0_O)        0.277    11.321 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_84/O
                         net (fo=1, routed)           0.000    11.321    design_1_i/hw0_0/inst/cycleEndTime[20]_i_84_n_0
    SLICE_X9Y164         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.778 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.778    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62_n_0
    SLICE_X9Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.876 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    11.876    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42_n_0
    SLICE_X9Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.974 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.974    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22_n_0
    SLICE_X9Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.072 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.072    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10_n_0
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.204 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_2/CO[1]
                         net (fo=21, routed)          0.811    13.015    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[19]
    SLICE_X10Y164        LUT3 (Prop_lut3_I0_O)        0.275    13.290 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_87/O
                         net (fo=1, routed)           0.000    13.290    design_1_i/hw0_0/inst/cycleEndTime[20]_i_87_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    13.734 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.734    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.834 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    13.834    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.934 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.934    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27_n_0
    SLICE_X10Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.034 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.034    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13_n_0
    SLICE_X10Y168        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    14.165 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_3/CO[1]
                         net (fo=21, routed)          0.761    14.926    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[18]
    SLICE_X11Y163        LUT3 (Prop_lut3_I0_O)        0.277    15.203 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_90/O
                         net (fo=1, routed)           0.000    15.203    design_1_i/hw0_0/inst/cycleEndTime[20]_i_90_n_0
    SLICE_X11Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.660 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.660    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72_n_0
    SLICE_X11Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.758 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.758    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52_n_0
    SLICE_X11Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.856 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.856    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32_n_0
    SLICE_X11Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.954 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.954    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16_n_0
    SLICE_X11Y167        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.086 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_4/CO[1]
                         net (fo=21, routed)          0.775    16.860    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[17]
    SLICE_X13Y164        LUT3 (Prop_lut3_I0_O)        0.275    17.135 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_93/O
                         net (fo=1, routed)           0.000    17.135    design_1_i/hw0_0/inst/cycleEndTime[20]_i_93_n_0
    SLICE_X13Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.592 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77/CO[3]
                         net (fo=1, routed)           0.000    17.592    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77_n_0
    SLICE_X13Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.690 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.690    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57_n_0
    SLICE_X13Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.788 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.788    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37_n_0
    SLICE_X13Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.886 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    17.886    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19_n_0
    SLICE_X13Y168        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    18.018 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_5/CO[1]
                         net (fo=21, routed)          0.792    18.810    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[16]
    SLICE_X14Y164        LUT3 (Prop_lut3_I0_O)        0.275    19.085 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_65/O
                         net (fo=1, routed)           0.000    19.085    design_1_i/hw0_0/inst/cycleEndTime[16]_i_65_n_0
    SLICE_X14Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.529 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.529    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42_n_0
    SLICE_X14Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.629 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.629    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22_n_0
    SLICE_X14Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.729 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.729    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10_n_0
    SLICE_X14Y167        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    19.860 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_2/CO[1]
                         net (fo=21, routed)          0.675    20.535    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[15]
    SLICE_X15Y163        LUT3 (Prop_lut3_I0_O)        0.277    20.812 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_87/O
                         net (fo=1, routed)           0.000    20.812    design_1_i/hw0_0/inst/cycleEndTime[16]_i_87_n_0
    SLICE_X15Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.269 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.269    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67_n_0
    SLICE_X15Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.367 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.367    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47_n_0
    SLICE_X15Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.465 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.465    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27_n_0
    SLICE_X15Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.563 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.563    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13_n_0
    SLICE_X15Y167        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    21.695 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_3/CO[1]
                         net (fo=21, routed)          0.702    22.398    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[14]
    SLICE_X16Y163        LUT3 (Prop_lut3_I0_O)        0.275    22.673 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_90/O
                         net (fo=1, routed)           0.000    22.673    design_1_i/hw0_0/inst/cycleEndTime[16]_i_90_n_0
    SLICE_X16Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    23.130 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.130    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72_n_0
    SLICE_X16Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.228 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.000    23.228    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52_n_0
    SLICE_X16Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.326 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.326    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32_n_0
    SLICE_X16Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.424 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.424    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16_n_0
    SLICE_X16Y167        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    23.556 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_4/CO[1]
                         net (fo=21, routed)          0.715    24.270    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[13]
    SLICE_X17Y168        LUT3 (Prop_lut3_I0_O)        0.275    24.545 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_80/O
                         net (fo=1, routed)           0.000    24.545    design_1_i/hw0_0/inst/cycleEndTime[16]_i_80_n_0
    SLICE_X17Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.002 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    25.002    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57_n_0
    SLICE_X17Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.100 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.100    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37_n_0
    SLICE_X17Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.198 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.198    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19_n_0
    SLICE_X17Y171        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.330 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.677    26.007    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[12]
    SLICE_X11Y170        LUT3 (Prop_lut3_I0_O)        0.275    26.282 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_84/O
                         net (fo=1, routed)           0.000    26.282    design_1_i/hw0_0/inst/cycleEndTime[12]_i_84_n_0
    SLICE_X11Y170        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    26.739 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    26.739    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62_n_0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.837 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.837    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42_n_0
    SLICE_X11Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.935 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.935    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22_n_0
    SLICE_X11Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.033 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.033    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10_n_0
    SLICE_X11Y174        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.165 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.684    27.849    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[11]
    SLICE_X9Y172         LUT3 (Prop_lut3_I0_O)        0.275    28.124 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_70/O
                         net (fo=1, routed)           0.000    28.124    design_1_i/hw0_0/inst/cycleEndTime[12]_i_70_n_0
    SLICE_X9Y172         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    28.581 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.581    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47_n_0
    SLICE_X9Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.679 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.679    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27_n_0
    SLICE_X9Y174         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.777 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.008    28.785    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13_n_0
    SLICE_X9Y175         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.917 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_3/CO[1]
                         net (fo=21, routed)          0.668    29.584    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[10]
    SLICE_X8Y171         LUT3 (Prop_lut3_I0_O)        0.275    29.859 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_90/O
                         net (fo=1, routed)           0.000    29.859    design_1_i/hw0_0/inst/cycleEndTime[12]_i_90_n_0
    SLICE_X8Y171         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    30.303 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    30.303    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72_n_0
    SLICE_X8Y172         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.403 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.403    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52_n_0
    SLICE_X8Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.503 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.503    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32_n_0
    SLICE_X8Y174         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.603 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.008    30.611    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16_n_0
    SLICE_X8Y175         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    30.742 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_4/CO[1]
                         net (fo=21, routed)          0.737    31.479    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[9]
    SLICE_X10Y171        LUT3 (Prop_lut3_I0_O)        0.277    31.756 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_80/O
                         net (fo=1, routed)           0.000    31.756    design_1_i/hw0_0/inst/cycleEndTime[12]_i_80_n_0
    SLICE_X10Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    32.200 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    32.200    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57_n_0
    SLICE_X10Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.300 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.300    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37_n_0
    SLICE_X10Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.400 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    32.400    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19_n_0
    SLICE_X10Y174        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    32.531 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_5/CO[1]
                         net (fo=21, routed)          0.679    33.210    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[8]
    SLICE_X12Y172        LUT3 (Prop_lut3_I0_O)        0.277    33.487 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_84/O
                         net (fo=1, routed)           0.000    33.487    design_1_i/hw0_0/inst/cycleEndTime[8]_i_84_n_0
    SLICE_X12Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    33.931 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    33.931    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62_n_0
    SLICE_X12Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.031 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.031    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42_n_0
    SLICE_X12Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.131 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.008    34.139    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22_n_0
    SLICE_X12Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.239 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.239    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10_n_0
    SLICE_X12Y176        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    34.370 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.846    35.216    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[7]
    SLICE_X13Y171        LUT3 (Prop_lut3_I0_O)        0.277    35.493 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_87/O
                         net (fo=1, routed)           0.000    35.493    design_1_i/hw0_0/inst/cycleEndTime[8]_i_87_n_0
    SLICE_X13Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    35.950 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    35.950    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67_n_0
    SLICE_X13Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.048 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    36.048    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47_n_0
    SLICE_X13Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.146 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    36.146    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27_n_0
    SLICE_X13Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.244 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.008    36.252    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13_n_0
    SLICE_X13Y175        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    36.384 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_3/CO[1]
                         net (fo=21, routed)          0.733    37.117    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[6]
    SLICE_X14Y171        LUT3 (Prop_lut3_I0_O)        0.275    37.392 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_75/O
                         net (fo=1, routed)           0.000    37.392    design_1_i/hw0_0/inst/cycleEndTime[8]_i_75_n_0
    SLICE_X14Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    37.836 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    37.836    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52_n_0
    SLICE_X14Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    37.936 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    37.936    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32_n_0
    SLICE_X14Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.036 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.036    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16_n_0
    SLICE_X14Y174        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    38.167 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_4/CO[1]
                         net (fo=21, routed)          0.697    38.864    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[5]
    SLICE_X14Y176        LUT3 (Prop_lut3_I0_O)        0.277    39.141 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_80/O
                         net (fo=1, routed)           0.000    39.141    design_1_i/hw0_0/inst/cycleEndTime[8]_i_80_n_0
    SLICE_X14Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    39.585 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    39.585    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57_n_0
    SLICE_X14Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.685 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    39.685    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37_n_0
    SLICE_X14Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.785 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.785    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19_n_0
    SLICE_X14Y179        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    39.916 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_5/CO[1]
                         net (fo=21, routed)          0.736    40.652    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[4]
    SLICE_X10Y176        LUT3 (Prop_lut3_I0_O)        0.277    40.929 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_106/O
                         net (fo=1, routed)           0.000    40.929    design_1_i/hw0_0/inst/cycleEndTime[4]_i_106_n_0
    SLICE_X10Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    41.373 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80/CO[3]
                         net (fo=1, routed)           0.000    41.373    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80_n_0
    SLICE_X10Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.473 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    41.473    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55_n_0
    SLICE_X10Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.573 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.573    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30_n_0
    SLICE_X10Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.673 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    41.673    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13_n_0
    SLICE_X10Y180        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    41.804 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_3/CO[1]
                         net (fo=21, routed)          0.696    42.500    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[3]
    SLICE_X11Y177        LUT3 (Prop_lut3_I0_O)        0.277    42.777 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_109/O
                         net (fo=1, routed)           0.000    42.777    design_1_i/hw0_0/inst/cycleEndTime[4]_i_109_n_0
    SLICE_X11Y177        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.234 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000    43.234    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85_n_0
    SLICE_X11Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.332 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    43.332    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60_n_0
    SLICE_X11Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.430 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.430    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35_n_0
    SLICE_X11Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.528 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.528    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16_n_0
    SLICE_X11Y181        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    43.660 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_4/CO[1]
                         net (fo=21, routed)          0.681    44.341    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[2]
    SLICE_X13Y176        LUT3 (Prop_lut3_I0_O)        0.275    44.616 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_112/O
                         net (fo=1, routed)           0.000    44.616    design_1_i/hw0_0/inst/cycleEndTime[4]_i_112_n_0
    SLICE_X13Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    45.073 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    45.073    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90_n_0
    SLICE_X13Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.171 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    45.171    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65_n_0
    SLICE_X13Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.269 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    45.269    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40_n_0
    SLICE_X13Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.367 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.367    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19_n_0
    SLICE_X13Y180        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    45.499 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_5/CO[1]
                         net (fo=21, routed)          0.732    46.231    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[1]
    SLICE_X16Y174        LUT3 (Prop_lut3_I0_O)        0.275    46.506 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_115/O
                         net (fo=1, routed)           0.000    46.506    design_1_i/hw0_0/inst/cycleEndTime[4]_i_115_n_0
    SLICE_X16Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    46.963 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95/CO[3]
                         net (fo=1, routed)           0.008    46.971    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95_n_0
    SLICE_X16Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.069 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000    47.069    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70_n_0
    SLICE_X16Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.167 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    47.167    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45_n_0
    SLICE_X16Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.265 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.265    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22_n_0
    SLICE_X16Y178        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    47.397 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_6/CO[1]
                         net (fo=21, routed)          0.785    48.182    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[0]
    SLICE_X15Y174        LUT3 (Prop_lut3_I0_O)        0.275    48.457 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_102/O
                         net (fo=1, routed)           0.000    48.457    design_1_i/hw0_0/inst/cycleEndTime[4]_i_102_n_0
    SLICE_X15Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    48.914 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.008    48.922    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75_n_0
    SLICE_X15Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.020 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    49.020    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50_n_0
    SLICE_X15Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.118 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.118    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25_n_0
    SLICE_X15Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.216 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.216    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11_n_0
    SLICE_X15Y178        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    49.432 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.379    49.812    design_1_i/hw0_0/inst/cycleEndTime1[0]
    SLICE_X14Y180        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    50.510 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.510    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1_n_0
    SLICE_X14Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.610 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.610    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1_n_0
    SLICE_X14Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.710 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.710    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1_n_0
    SLICE_X14Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.810 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.810    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1_n_0
    SLICE_X14Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.910 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.910    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1_n_0
    SLICE_X14Y185        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    51.088 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    51.088    design_1_i/hw0_0/inst/cycleEndTime0[21]
    SLICE_X14Y185        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.414     4.866    design_1_i/hw0_0/inst/clk160m
    SLICE_X14Y185        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[21]/C
                         clock pessimism             -0.463     4.403    
                         clock uncertainty           -0.061     4.342    
    SLICE_X14Y185        FDRE (Setup_fdre_C_D)        0.101     4.443    design_1_i/hw0_0/inst/cycleEndTime_reg[21]
  -------------------------------------------------------------------
                         required time                          4.443    
                         arrival time                         -51.088    
  -------------------------------------------------------------------
                         slack                                -46.644    

Slack (VIOLATED) :        -46.629ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/cycleEndTime2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/cycleEndTime_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        52.787ns  (logic 33.847ns (64.120%)  route 18.940ns (35.880%))
  Logic Levels:           152  (CARRY4=127 LUT2=1 LUT3=24)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 4.865 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.715ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.620    -1.715    design_1_i/hw0_0/inst/clk160m
    DSP48_X0Y62          DSP48E1                                      r  design_1_i/hw0_0/inst/cycleEndTime2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      3.375     1.660 r  design_1_i/hw0_0/inst/cycleEndTime2/P[25]
                         net (fo=2, routed)           0.473     2.133    design_1_i/hw0_0/inst/cycleEndTime2_n_80
    SLICE_X11Y156        LUT2 (Prop_lut2_I1_O)        0.105     2.238 r  design_1_i/hw0_0/inst/cycleEndTime[31]_i_47/O
                         net (fo=1, routed)           0.000     2.238    design_1_i/hw0_0/inst/cycleEndTime[31]_i_47_n_0
    SLICE_X11Y156        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.678 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.678    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32_n_0
    SLICE_X11Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.776 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.776    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23_n_0
    SLICE_X11Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.874 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.874    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12_n_0
    SLICE_X11Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.972 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.972    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_n_0
    SLICE_X11Y160        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.188 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_5/CO[0]
                         net (fo=21, routed)          0.617     3.805    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[24]
    SLICE_X10Y158        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698     4.503 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62/CO[3]
                         net (fo=1, routed)           0.000     4.503    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.603 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.603    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.703 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.703    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.803 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.803    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     4.934 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_2/CO[1]
                         net (fo=21, routed)          0.668     5.602    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[23]
    SLICE_X9Y158         LUT3 (Prop_lut3_I0_O)        0.277     5.879 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_87/O
                         net (fo=1, routed)           0.000     5.879    design_1_i/hw0_0/inst/cycleEndTime[24]_i_87_n_0
    SLICE_X9Y158         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.336 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.336    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67_n_0
    SLICE_X9Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.434 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.434    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47_n_0
    SLICE_X9Y160         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.532 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.532    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27_n_0
    SLICE_X9Y161         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.630 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.630    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13_n_0
    SLICE_X9Y162         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.762 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_3/CO[1]
                         net (fo=21, routed)          0.714     7.476    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[22]
    SLICE_X13Y157        LUT3 (Prop_lut3_I0_O)        0.275     7.751 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_90/O
                         net (fo=1, routed)           0.000     7.751    design_1_i/hw0_0/inst/cycleEndTime[24]_i_90_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.208 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.208    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.306 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.306    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.404 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.404    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.502 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.502    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16_n_0
    SLICE_X13Y161        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     8.634 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_4/CO[1]
                         net (fo=21, routed)          0.662     9.296    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[21]
    SLICE_X12Y164        LUT3 (Prop_lut3_I0_O)        0.275     9.571 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_60/O
                         net (fo=1, routed)           0.000     9.571    design_1_i/hw0_0/inst/cycleEndTime[24]_i_60_n_0
    SLICE_X12Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.015 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.015    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37_n_0
    SLICE_X12Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.115 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.115    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19_n_0
    SLICE_X12Y166        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    10.246 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_5/CO[1]
                         net (fo=21, routed)          0.798    11.044    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[20]
    SLICE_X9Y164         LUT3 (Prop_lut3_I0_O)        0.277    11.321 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_84/O
                         net (fo=1, routed)           0.000    11.321    design_1_i/hw0_0/inst/cycleEndTime[20]_i_84_n_0
    SLICE_X9Y164         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.778 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.778    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62_n_0
    SLICE_X9Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.876 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    11.876    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42_n_0
    SLICE_X9Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.974 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.974    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22_n_0
    SLICE_X9Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.072 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.072    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10_n_0
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.204 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_2/CO[1]
                         net (fo=21, routed)          0.811    13.015    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[19]
    SLICE_X10Y164        LUT3 (Prop_lut3_I0_O)        0.275    13.290 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_87/O
                         net (fo=1, routed)           0.000    13.290    design_1_i/hw0_0/inst/cycleEndTime[20]_i_87_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    13.734 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.734    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.834 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    13.834    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.934 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.934    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27_n_0
    SLICE_X10Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.034 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.034    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13_n_0
    SLICE_X10Y168        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    14.165 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_3/CO[1]
                         net (fo=21, routed)          0.761    14.926    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[18]
    SLICE_X11Y163        LUT3 (Prop_lut3_I0_O)        0.277    15.203 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_90/O
                         net (fo=1, routed)           0.000    15.203    design_1_i/hw0_0/inst/cycleEndTime[20]_i_90_n_0
    SLICE_X11Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.660 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.660    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72_n_0
    SLICE_X11Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.758 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.758    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52_n_0
    SLICE_X11Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.856 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.856    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32_n_0
    SLICE_X11Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.954 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.954    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16_n_0
    SLICE_X11Y167        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.086 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_4/CO[1]
                         net (fo=21, routed)          0.775    16.860    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[17]
    SLICE_X13Y164        LUT3 (Prop_lut3_I0_O)        0.275    17.135 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_93/O
                         net (fo=1, routed)           0.000    17.135    design_1_i/hw0_0/inst/cycleEndTime[20]_i_93_n_0
    SLICE_X13Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.592 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77/CO[3]
                         net (fo=1, routed)           0.000    17.592    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77_n_0
    SLICE_X13Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.690 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.690    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57_n_0
    SLICE_X13Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.788 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.788    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37_n_0
    SLICE_X13Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.886 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    17.886    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19_n_0
    SLICE_X13Y168        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    18.018 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_5/CO[1]
                         net (fo=21, routed)          0.792    18.810    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[16]
    SLICE_X14Y164        LUT3 (Prop_lut3_I0_O)        0.275    19.085 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_65/O
                         net (fo=1, routed)           0.000    19.085    design_1_i/hw0_0/inst/cycleEndTime[16]_i_65_n_0
    SLICE_X14Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.529 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.529    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42_n_0
    SLICE_X14Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.629 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.629    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22_n_0
    SLICE_X14Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.729 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.729    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10_n_0
    SLICE_X14Y167        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    19.860 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_2/CO[1]
                         net (fo=21, routed)          0.675    20.535    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[15]
    SLICE_X15Y163        LUT3 (Prop_lut3_I0_O)        0.277    20.812 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_87/O
                         net (fo=1, routed)           0.000    20.812    design_1_i/hw0_0/inst/cycleEndTime[16]_i_87_n_0
    SLICE_X15Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.269 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.269    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67_n_0
    SLICE_X15Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.367 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.367    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47_n_0
    SLICE_X15Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.465 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.465    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27_n_0
    SLICE_X15Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.563 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.563    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13_n_0
    SLICE_X15Y167        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    21.695 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_3/CO[1]
                         net (fo=21, routed)          0.702    22.398    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[14]
    SLICE_X16Y163        LUT3 (Prop_lut3_I0_O)        0.275    22.673 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_90/O
                         net (fo=1, routed)           0.000    22.673    design_1_i/hw0_0/inst/cycleEndTime[16]_i_90_n_0
    SLICE_X16Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    23.130 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.130    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72_n_0
    SLICE_X16Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.228 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.000    23.228    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52_n_0
    SLICE_X16Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.326 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.326    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32_n_0
    SLICE_X16Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.424 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.424    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16_n_0
    SLICE_X16Y167        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    23.556 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_4/CO[1]
                         net (fo=21, routed)          0.715    24.270    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[13]
    SLICE_X17Y168        LUT3 (Prop_lut3_I0_O)        0.275    24.545 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_80/O
                         net (fo=1, routed)           0.000    24.545    design_1_i/hw0_0/inst/cycleEndTime[16]_i_80_n_0
    SLICE_X17Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.002 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    25.002    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57_n_0
    SLICE_X17Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.100 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.100    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37_n_0
    SLICE_X17Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.198 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.198    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19_n_0
    SLICE_X17Y171        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.330 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.677    26.007    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[12]
    SLICE_X11Y170        LUT3 (Prop_lut3_I0_O)        0.275    26.282 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_84/O
                         net (fo=1, routed)           0.000    26.282    design_1_i/hw0_0/inst/cycleEndTime[12]_i_84_n_0
    SLICE_X11Y170        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    26.739 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    26.739    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62_n_0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.837 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.837    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42_n_0
    SLICE_X11Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.935 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.935    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22_n_0
    SLICE_X11Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.033 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.033    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10_n_0
    SLICE_X11Y174        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.165 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.684    27.849    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[11]
    SLICE_X9Y172         LUT3 (Prop_lut3_I0_O)        0.275    28.124 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_70/O
                         net (fo=1, routed)           0.000    28.124    design_1_i/hw0_0/inst/cycleEndTime[12]_i_70_n_0
    SLICE_X9Y172         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    28.581 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.581    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47_n_0
    SLICE_X9Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.679 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.679    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27_n_0
    SLICE_X9Y174         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.777 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.008    28.785    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13_n_0
    SLICE_X9Y175         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.917 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_3/CO[1]
                         net (fo=21, routed)          0.668    29.584    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[10]
    SLICE_X8Y171         LUT3 (Prop_lut3_I0_O)        0.275    29.859 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_90/O
                         net (fo=1, routed)           0.000    29.859    design_1_i/hw0_0/inst/cycleEndTime[12]_i_90_n_0
    SLICE_X8Y171         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    30.303 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    30.303    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72_n_0
    SLICE_X8Y172         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.403 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.403    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52_n_0
    SLICE_X8Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.503 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.503    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32_n_0
    SLICE_X8Y174         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.603 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.008    30.611    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16_n_0
    SLICE_X8Y175         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    30.742 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_4/CO[1]
                         net (fo=21, routed)          0.737    31.479    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[9]
    SLICE_X10Y171        LUT3 (Prop_lut3_I0_O)        0.277    31.756 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_80/O
                         net (fo=1, routed)           0.000    31.756    design_1_i/hw0_0/inst/cycleEndTime[12]_i_80_n_0
    SLICE_X10Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    32.200 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    32.200    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57_n_0
    SLICE_X10Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.300 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.300    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37_n_0
    SLICE_X10Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.400 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    32.400    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19_n_0
    SLICE_X10Y174        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    32.531 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_5/CO[1]
                         net (fo=21, routed)          0.679    33.210    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[8]
    SLICE_X12Y172        LUT3 (Prop_lut3_I0_O)        0.277    33.487 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_84/O
                         net (fo=1, routed)           0.000    33.487    design_1_i/hw0_0/inst/cycleEndTime[8]_i_84_n_0
    SLICE_X12Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    33.931 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    33.931    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62_n_0
    SLICE_X12Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.031 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.031    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42_n_0
    SLICE_X12Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.131 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.008    34.139    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22_n_0
    SLICE_X12Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.239 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.239    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10_n_0
    SLICE_X12Y176        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    34.370 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.846    35.216    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[7]
    SLICE_X13Y171        LUT3 (Prop_lut3_I0_O)        0.277    35.493 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_87/O
                         net (fo=1, routed)           0.000    35.493    design_1_i/hw0_0/inst/cycleEndTime[8]_i_87_n_0
    SLICE_X13Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    35.950 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    35.950    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67_n_0
    SLICE_X13Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.048 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    36.048    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47_n_0
    SLICE_X13Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.146 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    36.146    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27_n_0
    SLICE_X13Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.244 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.008    36.252    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13_n_0
    SLICE_X13Y175        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    36.384 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_3/CO[1]
                         net (fo=21, routed)          0.733    37.117    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[6]
    SLICE_X14Y171        LUT3 (Prop_lut3_I0_O)        0.275    37.392 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_75/O
                         net (fo=1, routed)           0.000    37.392    design_1_i/hw0_0/inst/cycleEndTime[8]_i_75_n_0
    SLICE_X14Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    37.836 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    37.836    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52_n_0
    SLICE_X14Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    37.936 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    37.936    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32_n_0
    SLICE_X14Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.036 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.036    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16_n_0
    SLICE_X14Y174        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    38.167 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_4/CO[1]
                         net (fo=21, routed)          0.697    38.864    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[5]
    SLICE_X14Y176        LUT3 (Prop_lut3_I0_O)        0.277    39.141 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_80/O
                         net (fo=1, routed)           0.000    39.141    design_1_i/hw0_0/inst/cycleEndTime[8]_i_80_n_0
    SLICE_X14Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    39.585 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    39.585    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57_n_0
    SLICE_X14Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.685 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    39.685    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37_n_0
    SLICE_X14Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.785 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.785    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19_n_0
    SLICE_X14Y179        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    39.916 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_5/CO[1]
                         net (fo=21, routed)          0.736    40.652    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[4]
    SLICE_X10Y176        LUT3 (Prop_lut3_I0_O)        0.277    40.929 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_106/O
                         net (fo=1, routed)           0.000    40.929    design_1_i/hw0_0/inst/cycleEndTime[4]_i_106_n_0
    SLICE_X10Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    41.373 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80/CO[3]
                         net (fo=1, routed)           0.000    41.373    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80_n_0
    SLICE_X10Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.473 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    41.473    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55_n_0
    SLICE_X10Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.573 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.573    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30_n_0
    SLICE_X10Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.673 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    41.673    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13_n_0
    SLICE_X10Y180        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    41.804 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_3/CO[1]
                         net (fo=21, routed)          0.696    42.500    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[3]
    SLICE_X11Y177        LUT3 (Prop_lut3_I0_O)        0.277    42.777 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_109/O
                         net (fo=1, routed)           0.000    42.777    design_1_i/hw0_0/inst/cycleEndTime[4]_i_109_n_0
    SLICE_X11Y177        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.234 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000    43.234    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85_n_0
    SLICE_X11Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.332 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    43.332    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60_n_0
    SLICE_X11Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.430 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.430    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35_n_0
    SLICE_X11Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.528 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.528    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16_n_0
    SLICE_X11Y181        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    43.660 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_4/CO[1]
                         net (fo=21, routed)          0.681    44.341    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[2]
    SLICE_X13Y176        LUT3 (Prop_lut3_I0_O)        0.275    44.616 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_112/O
                         net (fo=1, routed)           0.000    44.616    design_1_i/hw0_0/inst/cycleEndTime[4]_i_112_n_0
    SLICE_X13Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    45.073 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    45.073    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90_n_0
    SLICE_X13Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.171 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    45.171    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65_n_0
    SLICE_X13Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.269 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    45.269    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40_n_0
    SLICE_X13Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.367 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.367    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19_n_0
    SLICE_X13Y180        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    45.499 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_5/CO[1]
                         net (fo=21, routed)          0.732    46.231    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[1]
    SLICE_X16Y174        LUT3 (Prop_lut3_I0_O)        0.275    46.506 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_115/O
                         net (fo=1, routed)           0.000    46.506    design_1_i/hw0_0/inst/cycleEndTime[4]_i_115_n_0
    SLICE_X16Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    46.963 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95/CO[3]
                         net (fo=1, routed)           0.008    46.971    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95_n_0
    SLICE_X16Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.069 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000    47.069    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70_n_0
    SLICE_X16Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.167 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    47.167    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45_n_0
    SLICE_X16Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.265 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.265    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22_n_0
    SLICE_X16Y178        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    47.397 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_6/CO[1]
                         net (fo=21, routed)          0.785    48.182    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[0]
    SLICE_X15Y174        LUT3 (Prop_lut3_I0_O)        0.275    48.457 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_102/O
                         net (fo=1, routed)           0.000    48.457    design_1_i/hw0_0/inst/cycleEndTime[4]_i_102_n_0
    SLICE_X15Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    48.914 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.008    48.922    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75_n_0
    SLICE_X15Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.020 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    49.020    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50_n_0
    SLICE_X15Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.118 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.118    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25_n_0
    SLICE_X15Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.216 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.216    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11_n_0
    SLICE_X15Y178        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    49.432 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.379    49.812    design_1_i/hw0_0/inst/cycleEndTime1[0]
    SLICE_X14Y180        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    50.510 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.510    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1_n_0
    SLICE_X14Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.610 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.610    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1_n_0
    SLICE_X14Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.710 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.710    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1_n_0
    SLICE_X14Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.810 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.810    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1_n_0
    SLICE_X14Y184        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    51.072 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    51.072    design_1_i/hw0_0/inst/cycleEndTime0[20]
    SLICE_X14Y184        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.413     4.865    design_1_i/hw0_0/inst/clk160m
    SLICE_X14Y184        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]/C
                         clock pessimism             -0.463     4.402    
                         clock uncertainty           -0.061     4.341    
    SLICE_X14Y184        FDRE (Setup_fdre_C_D)        0.101     4.442    design_1_i/hw0_0/inst/cycleEndTime_reg[20]
  -------------------------------------------------------------------
                         required time                          4.442    
                         arrival time                         -51.072    
  -------------------------------------------------------------------
                         slack                                -46.629    

Slack (VIOLATED) :        -46.624ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/cycleEndTime2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/cycleEndTime_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        52.782ns  (logic 33.842ns (64.117%)  route 18.940ns (35.883%))
  Logic Levels:           152  (CARRY4=127 LUT2=1 LUT3=24)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 4.865 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.715ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.620    -1.715    design_1_i/hw0_0/inst/clk160m
    DSP48_X0Y62          DSP48E1                                      r  design_1_i/hw0_0/inst/cycleEndTime2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      3.375     1.660 r  design_1_i/hw0_0/inst/cycleEndTime2/P[25]
                         net (fo=2, routed)           0.473     2.133    design_1_i/hw0_0/inst/cycleEndTime2_n_80
    SLICE_X11Y156        LUT2 (Prop_lut2_I1_O)        0.105     2.238 r  design_1_i/hw0_0/inst/cycleEndTime[31]_i_47/O
                         net (fo=1, routed)           0.000     2.238    design_1_i/hw0_0/inst/cycleEndTime[31]_i_47_n_0
    SLICE_X11Y156        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.678 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.678    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32_n_0
    SLICE_X11Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.776 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.776    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23_n_0
    SLICE_X11Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.874 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.874    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12_n_0
    SLICE_X11Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.972 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.972    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_n_0
    SLICE_X11Y160        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.188 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_5/CO[0]
                         net (fo=21, routed)          0.617     3.805    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[24]
    SLICE_X10Y158        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698     4.503 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62/CO[3]
                         net (fo=1, routed)           0.000     4.503    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.603 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.603    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.703 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.703    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.803 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.803    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     4.934 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_2/CO[1]
                         net (fo=21, routed)          0.668     5.602    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[23]
    SLICE_X9Y158         LUT3 (Prop_lut3_I0_O)        0.277     5.879 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_87/O
                         net (fo=1, routed)           0.000     5.879    design_1_i/hw0_0/inst/cycleEndTime[24]_i_87_n_0
    SLICE_X9Y158         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.336 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.336    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67_n_0
    SLICE_X9Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.434 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.434    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47_n_0
    SLICE_X9Y160         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.532 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.532    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27_n_0
    SLICE_X9Y161         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.630 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.630    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13_n_0
    SLICE_X9Y162         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.762 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_3/CO[1]
                         net (fo=21, routed)          0.714     7.476    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[22]
    SLICE_X13Y157        LUT3 (Prop_lut3_I0_O)        0.275     7.751 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_90/O
                         net (fo=1, routed)           0.000     7.751    design_1_i/hw0_0/inst/cycleEndTime[24]_i_90_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.208 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.208    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.306 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.306    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.404 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.404    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.502 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.502    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16_n_0
    SLICE_X13Y161        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     8.634 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_4/CO[1]
                         net (fo=21, routed)          0.662     9.296    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[21]
    SLICE_X12Y164        LUT3 (Prop_lut3_I0_O)        0.275     9.571 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_60/O
                         net (fo=1, routed)           0.000     9.571    design_1_i/hw0_0/inst/cycleEndTime[24]_i_60_n_0
    SLICE_X12Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.015 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.015    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37_n_0
    SLICE_X12Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.115 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.115    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19_n_0
    SLICE_X12Y166        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    10.246 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_5/CO[1]
                         net (fo=21, routed)          0.798    11.044    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[20]
    SLICE_X9Y164         LUT3 (Prop_lut3_I0_O)        0.277    11.321 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_84/O
                         net (fo=1, routed)           0.000    11.321    design_1_i/hw0_0/inst/cycleEndTime[20]_i_84_n_0
    SLICE_X9Y164         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.778 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.778    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62_n_0
    SLICE_X9Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.876 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    11.876    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42_n_0
    SLICE_X9Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.974 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.974    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22_n_0
    SLICE_X9Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.072 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.072    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10_n_0
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.204 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_2/CO[1]
                         net (fo=21, routed)          0.811    13.015    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[19]
    SLICE_X10Y164        LUT3 (Prop_lut3_I0_O)        0.275    13.290 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_87/O
                         net (fo=1, routed)           0.000    13.290    design_1_i/hw0_0/inst/cycleEndTime[20]_i_87_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    13.734 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.734    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.834 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    13.834    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.934 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.934    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27_n_0
    SLICE_X10Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.034 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.034    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13_n_0
    SLICE_X10Y168        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    14.165 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_3/CO[1]
                         net (fo=21, routed)          0.761    14.926    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[18]
    SLICE_X11Y163        LUT3 (Prop_lut3_I0_O)        0.277    15.203 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_90/O
                         net (fo=1, routed)           0.000    15.203    design_1_i/hw0_0/inst/cycleEndTime[20]_i_90_n_0
    SLICE_X11Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.660 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.660    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72_n_0
    SLICE_X11Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.758 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.758    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52_n_0
    SLICE_X11Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.856 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.856    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32_n_0
    SLICE_X11Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.954 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.954    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16_n_0
    SLICE_X11Y167        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.086 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_4/CO[1]
                         net (fo=21, routed)          0.775    16.860    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[17]
    SLICE_X13Y164        LUT3 (Prop_lut3_I0_O)        0.275    17.135 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_93/O
                         net (fo=1, routed)           0.000    17.135    design_1_i/hw0_0/inst/cycleEndTime[20]_i_93_n_0
    SLICE_X13Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.592 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77/CO[3]
                         net (fo=1, routed)           0.000    17.592    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77_n_0
    SLICE_X13Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.690 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.690    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57_n_0
    SLICE_X13Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.788 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.788    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37_n_0
    SLICE_X13Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.886 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    17.886    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19_n_0
    SLICE_X13Y168        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    18.018 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_5/CO[1]
                         net (fo=21, routed)          0.792    18.810    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[16]
    SLICE_X14Y164        LUT3 (Prop_lut3_I0_O)        0.275    19.085 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_65/O
                         net (fo=1, routed)           0.000    19.085    design_1_i/hw0_0/inst/cycleEndTime[16]_i_65_n_0
    SLICE_X14Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.529 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.529    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42_n_0
    SLICE_X14Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.629 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.629    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22_n_0
    SLICE_X14Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.729 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.729    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10_n_0
    SLICE_X14Y167        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    19.860 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_2/CO[1]
                         net (fo=21, routed)          0.675    20.535    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[15]
    SLICE_X15Y163        LUT3 (Prop_lut3_I0_O)        0.277    20.812 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_87/O
                         net (fo=1, routed)           0.000    20.812    design_1_i/hw0_0/inst/cycleEndTime[16]_i_87_n_0
    SLICE_X15Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.269 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.269    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67_n_0
    SLICE_X15Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.367 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.367    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47_n_0
    SLICE_X15Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.465 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.465    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27_n_0
    SLICE_X15Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.563 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.563    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13_n_0
    SLICE_X15Y167        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    21.695 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_3/CO[1]
                         net (fo=21, routed)          0.702    22.398    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[14]
    SLICE_X16Y163        LUT3 (Prop_lut3_I0_O)        0.275    22.673 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_90/O
                         net (fo=1, routed)           0.000    22.673    design_1_i/hw0_0/inst/cycleEndTime[16]_i_90_n_0
    SLICE_X16Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    23.130 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.130    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72_n_0
    SLICE_X16Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.228 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.000    23.228    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52_n_0
    SLICE_X16Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.326 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.326    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32_n_0
    SLICE_X16Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.424 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.424    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16_n_0
    SLICE_X16Y167        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    23.556 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_4/CO[1]
                         net (fo=21, routed)          0.715    24.270    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[13]
    SLICE_X17Y168        LUT3 (Prop_lut3_I0_O)        0.275    24.545 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_80/O
                         net (fo=1, routed)           0.000    24.545    design_1_i/hw0_0/inst/cycleEndTime[16]_i_80_n_0
    SLICE_X17Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.002 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    25.002    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57_n_0
    SLICE_X17Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.100 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.100    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37_n_0
    SLICE_X17Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.198 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.198    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19_n_0
    SLICE_X17Y171        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.330 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.677    26.007    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[12]
    SLICE_X11Y170        LUT3 (Prop_lut3_I0_O)        0.275    26.282 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_84/O
                         net (fo=1, routed)           0.000    26.282    design_1_i/hw0_0/inst/cycleEndTime[12]_i_84_n_0
    SLICE_X11Y170        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    26.739 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    26.739    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62_n_0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.837 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.837    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42_n_0
    SLICE_X11Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.935 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.935    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22_n_0
    SLICE_X11Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.033 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.033    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10_n_0
    SLICE_X11Y174        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.165 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.684    27.849    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[11]
    SLICE_X9Y172         LUT3 (Prop_lut3_I0_O)        0.275    28.124 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_70/O
                         net (fo=1, routed)           0.000    28.124    design_1_i/hw0_0/inst/cycleEndTime[12]_i_70_n_0
    SLICE_X9Y172         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    28.581 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.581    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47_n_0
    SLICE_X9Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.679 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.679    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27_n_0
    SLICE_X9Y174         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.777 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.008    28.785    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13_n_0
    SLICE_X9Y175         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.917 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_3/CO[1]
                         net (fo=21, routed)          0.668    29.584    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[10]
    SLICE_X8Y171         LUT3 (Prop_lut3_I0_O)        0.275    29.859 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_90/O
                         net (fo=1, routed)           0.000    29.859    design_1_i/hw0_0/inst/cycleEndTime[12]_i_90_n_0
    SLICE_X8Y171         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    30.303 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    30.303    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72_n_0
    SLICE_X8Y172         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.403 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.403    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52_n_0
    SLICE_X8Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.503 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.503    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32_n_0
    SLICE_X8Y174         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.603 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.008    30.611    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16_n_0
    SLICE_X8Y175         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    30.742 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_4/CO[1]
                         net (fo=21, routed)          0.737    31.479    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[9]
    SLICE_X10Y171        LUT3 (Prop_lut3_I0_O)        0.277    31.756 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_80/O
                         net (fo=1, routed)           0.000    31.756    design_1_i/hw0_0/inst/cycleEndTime[12]_i_80_n_0
    SLICE_X10Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    32.200 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    32.200    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57_n_0
    SLICE_X10Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.300 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.300    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37_n_0
    SLICE_X10Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.400 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    32.400    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19_n_0
    SLICE_X10Y174        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    32.531 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_5/CO[1]
                         net (fo=21, routed)          0.679    33.210    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[8]
    SLICE_X12Y172        LUT3 (Prop_lut3_I0_O)        0.277    33.487 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_84/O
                         net (fo=1, routed)           0.000    33.487    design_1_i/hw0_0/inst/cycleEndTime[8]_i_84_n_0
    SLICE_X12Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    33.931 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    33.931    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62_n_0
    SLICE_X12Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.031 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.031    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42_n_0
    SLICE_X12Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.131 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.008    34.139    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22_n_0
    SLICE_X12Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.239 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.239    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10_n_0
    SLICE_X12Y176        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    34.370 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.846    35.216    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[7]
    SLICE_X13Y171        LUT3 (Prop_lut3_I0_O)        0.277    35.493 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_87/O
                         net (fo=1, routed)           0.000    35.493    design_1_i/hw0_0/inst/cycleEndTime[8]_i_87_n_0
    SLICE_X13Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    35.950 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    35.950    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67_n_0
    SLICE_X13Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.048 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    36.048    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47_n_0
    SLICE_X13Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.146 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    36.146    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27_n_0
    SLICE_X13Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.244 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.008    36.252    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13_n_0
    SLICE_X13Y175        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    36.384 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_3/CO[1]
                         net (fo=21, routed)          0.733    37.117    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[6]
    SLICE_X14Y171        LUT3 (Prop_lut3_I0_O)        0.275    37.392 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_75/O
                         net (fo=1, routed)           0.000    37.392    design_1_i/hw0_0/inst/cycleEndTime[8]_i_75_n_0
    SLICE_X14Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    37.836 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    37.836    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52_n_0
    SLICE_X14Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    37.936 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    37.936    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32_n_0
    SLICE_X14Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.036 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.036    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16_n_0
    SLICE_X14Y174        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    38.167 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_4/CO[1]
                         net (fo=21, routed)          0.697    38.864    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[5]
    SLICE_X14Y176        LUT3 (Prop_lut3_I0_O)        0.277    39.141 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_80/O
                         net (fo=1, routed)           0.000    39.141    design_1_i/hw0_0/inst/cycleEndTime[8]_i_80_n_0
    SLICE_X14Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    39.585 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    39.585    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57_n_0
    SLICE_X14Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.685 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    39.685    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37_n_0
    SLICE_X14Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.785 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.785    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19_n_0
    SLICE_X14Y179        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    39.916 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_5/CO[1]
                         net (fo=21, routed)          0.736    40.652    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[4]
    SLICE_X10Y176        LUT3 (Prop_lut3_I0_O)        0.277    40.929 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_106/O
                         net (fo=1, routed)           0.000    40.929    design_1_i/hw0_0/inst/cycleEndTime[4]_i_106_n_0
    SLICE_X10Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    41.373 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80/CO[3]
                         net (fo=1, routed)           0.000    41.373    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80_n_0
    SLICE_X10Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.473 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    41.473    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55_n_0
    SLICE_X10Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.573 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.573    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30_n_0
    SLICE_X10Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.673 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    41.673    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13_n_0
    SLICE_X10Y180        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    41.804 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_3/CO[1]
                         net (fo=21, routed)          0.696    42.500    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[3]
    SLICE_X11Y177        LUT3 (Prop_lut3_I0_O)        0.277    42.777 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_109/O
                         net (fo=1, routed)           0.000    42.777    design_1_i/hw0_0/inst/cycleEndTime[4]_i_109_n_0
    SLICE_X11Y177        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.234 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000    43.234    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85_n_0
    SLICE_X11Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.332 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    43.332    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60_n_0
    SLICE_X11Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.430 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.430    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35_n_0
    SLICE_X11Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.528 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.528    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16_n_0
    SLICE_X11Y181        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    43.660 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_4/CO[1]
                         net (fo=21, routed)          0.681    44.341    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[2]
    SLICE_X13Y176        LUT3 (Prop_lut3_I0_O)        0.275    44.616 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_112/O
                         net (fo=1, routed)           0.000    44.616    design_1_i/hw0_0/inst/cycleEndTime[4]_i_112_n_0
    SLICE_X13Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    45.073 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    45.073    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90_n_0
    SLICE_X13Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.171 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    45.171    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65_n_0
    SLICE_X13Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.269 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    45.269    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40_n_0
    SLICE_X13Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.367 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.367    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19_n_0
    SLICE_X13Y180        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    45.499 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_5/CO[1]
                         net (fo=21, routed)          0.732    46.231    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[1]
    SLICE_X16Y174        LUT3 (Prop_lut3_I0_O)        0.275    46.506 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_115/O
                         net (fo=1, routed)           0.000    46.506    design_1_i/hw0_0/inst/cycleEndTime[4]_i_115_n_0
    SLICE_X16Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    46.963 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95/CO[3]
                         net (fo=1, routed)           0.008    46.971    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95_n_0
    SLICE_X16Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.069 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000    47.069    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70_n_0
    SLICE_X16Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.167 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    47.167    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45_n_0
    SLICE_X16Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.265 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.265    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22_n_0
    SLICE_X16Y178        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    47.397 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_6/CO[1]
                         net (fo=21, routed)          0.785    48.182    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[0]
    SLICE_X15Y174        LUT3 (Prop_lut3_I0_O)        0.275    48.457 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_102/O
                         net (fo=1, routed)           0.000    48.457    design_1_i/hw0_0/inst/cycleEndTime[4]_i_102_n_0
    SLICE_X15Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    48.914 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.008    48.922    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75_n_0
    SLICE_X15Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.020 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    49.020    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50_n_0
    SLICE_X15Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.118 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.118    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25_n_0
    SLICE_X15Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.216 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.216    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11_n_0
    SLICE_X15Y178        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    49.432 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.379    49.812    design_1_i/hw0_0/inst/cycleEndTime1[0]
    SLICE_X14Y180        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    50.510 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.510    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1_n_0
    SLICE_X14Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.610 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.610    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1_n_0
    SLICE_X14Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.710 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.710    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1_n_0
    SLICE_X14Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.810 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.810    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1_n_0
    SLICE_X14Y184        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    51.067 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    51.067    design_1_i/hw0_0/inst/cycleEndTime0[18]
    SLICE_X14Y184        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.413     4.865    design_1_i/hw0_0/inst/clk160m
    SLICE_X14Y184        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[18]/C
                         clock pessimism             -0.463     4.402    
                         clock uncertainty           -0.061     4.341    
    SLICE_X14Y184        FDRE (Setup_fdre_C_D)        0.101     4.442    design_1_i/hw0_0/inst/cycleEndTime_reg[18]
  -------------------------------------------------------------------
                         required time                          4.442    
                         arrival time                         -51.067    
  -------------------------------------------------------------------
                         slack                                -46.624    

Slack (VIOLATED) :        -46.566ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/cycleEndTime2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/cycleEndTime_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        52.724ns  (logic 33.784ns (64.078%)  route 18.940ns (35.922%))
  Logic Levels:           152  (CARRY4=127 LUT2=1 LUT3=24)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 4.865 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.715ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.620    -1.715    design_1_i/hw0_0/inst/clk160m
    DSP48_X0Y62          DSP48E1                                      r  design_1_i/hw0_0/inst/cycleEndTime2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      3.375     1.660 r  design_1_i/hw0_0/inst/cycleEndTime2/P[25]
                         net (fo=2, routed)           0.473     2.133    design_1_i/hw0_0/inst/cycleEndTime2_n_80
    SLICE_X11Y156        LUT2 (Prop_lut2_I1_O)        0.105     2.238 r  design_1_i/hw0_0/inst/cycleEndTime[31]_i_47/O
                         net (fo=1, routed)           0.000     2.238    design_1_i/hw0_0/inst/cycleEndTime[31]_i_47_n_0
    SLICE_X11Y156        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.678 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.678    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32_n_0
    SLICE_X11Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.776 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.776    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23_n_0
    SLICE_X11Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.874 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.874    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12_n_0
    SLICE_X11Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.972 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.972    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_n_0
    SLICE_X11Y160        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.188 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_5/CO[0]
                         net (fo=21, routed)          0.617     3.805    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[24]
    SLICE_X10Y158        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698     4.503 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62/CO[3]
                         net (fo=1, routed)           0.000     4.503    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.603 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.603    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.703 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.703    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.803 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.803    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     4.934 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_2/CO[1]
                         net (fo=21, routed)          0.668     5.602    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[23]
    SLICE_X9Y158         LUT3 (Prop_lut3_I0_O)        0.277     5.879 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_87/O
                         net (fo=1, routed)           0.000     5.879    design_1_i/hw0_0/inst/cycleEndTime[24]_i_87_n_0
    SLICE_X9Y158         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.336 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.336    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67_n_0
    SLICE_X9Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.434 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.434    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47_n_0
    SLICE_X9Y160         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.532 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.532    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27_n_0
    SLICE_X9Y161         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.630 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.630    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13_n_0
    SLICE_X9Y162         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.762 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_3/CO[1]
                         net (fo=21, routed)          0.714     7.476    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[22]
    SLICE_X13Y157        LUT3 (Prop_lut3_I0_O)        0.275     7.751 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_90/O
                         net (fo=1, routed)           0.000     7.751    design_1_i/hw0_0/inst/cycleEndTime[24]_i_90_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.208 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.208    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.306 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.306    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.404 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.404    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.502 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.502    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16_n_0
    SLICE_X13Y161        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     8.634 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_4/CO[1]
                         net (fo=21, routed)          0.662     9.296    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[21]
    SLICE_X12Y164        LUT3 (Prop_lut3_I0_O)        0.275     9.571 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_60/O
                         net (fo=1, routed)           0.000     9.571    design_1_i/hw0_0/inst/cycleEndTime[24]_i_60_n_0
    SLICE_X12Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.015 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.015    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37_n_0
    SLICE_X12Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.115 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.115    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19_n_0
    SLICE_X12Y166        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    10.246 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_5/CO[1]
                         net (fo=21, routed)          0.798    11.044    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[20]
    SLICE_X9Y164         LUT3 (Prop_lut3_I0_O)        0.277    11.321 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_84/O
                         net (fo=1, routed)           0.000    11.321    design_1_i/hw0_0/inst/cycleEndTime[20]_i_84_n_0
    SLICE_X9Y164         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.778 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.778    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62_n_0
    SLICE_X9Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.876 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    11.876    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42_n_0
    SLICE_X9Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.974 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.974    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22_n_0
    SLICE_X9Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.072 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.072    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10_n_0
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.204 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_2/CO[1]
                         net (fo=21, routed)          0.811    13.015    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[19]
    SLICE_X10Y164        LUT3 (Prop_lut3_I0_O)        0.275    13.290 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_87/O
                         net (fo=1, routed)           0.000    13.290    design_1_i/hw0_0/inst/cycleEndTime[20]_i_87_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    13.734 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.734    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.834 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    13.834    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.934 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.934    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27_n_0
    SLICE_X10Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.034 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.034    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13_n_0
    SLICE_X10Y168        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    14.165 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_3/CO[1]
                         net (fo=21, routed)          0.761    14.926    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[18]
    SLICE_X11Y163        LUT3 (Prop_lut3_I0_O)        0.277    15.203 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_90/O
                         net (fo=1, routed)           0.000    15.203    design_1_i/hw0_0/inst/cycleEndTime[20]_i_90_n_0
    SLICE_X11Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.660 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.660    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72_n_0
    SLICE_X11Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.758 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.758    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52_n_0
    SLICE_X11Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.856 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.856    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32_n_0
    SLICE_X11Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.954 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.954    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16_n_0
    SLICE_X11Y167        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.086 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_4/CO[1]
                         net (fo=21, routed)          0.775    16.860    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[17]
    SLICE_X13Y164        LUT3 (Prop_lut3_I0_O)        0.275    17.135 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_93/O
                         net (fo=1, routed)           0.000    17.135    design_1_i/hw0_0/inst/cycleEndTime[20]_i_93_n_0
    SLICE_X13Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.592 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77/CO[3]
                         net (fo=1, routed)           0.000    17.592    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77_n_0
    SLICE_X13Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.690 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.690    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57_n_0
    SLICE_X13Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.788 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.788    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37_n_0
    SLICE_X13Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.886 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    17.886    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19_n_0
    SLICE_X13Y168        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    18.018 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_5/CO[1]
                         net (fo=21, routed)          0.792    18.810    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[16]
    SLICE_X14Y164        LUT3 (Prop_lut3_I0_O)        0.275    19.085 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_65/O
                         net (fo=1, routed)           0.000    19.085    design_1_i/hw0_0/inst/cycleEndTime[16]_i_65_n_0
    SLICE_X14Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.529 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.529    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42_n_0
    SLICE_X14Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.629 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.629    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22_n_0
    SLICE_X14Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.729 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.729    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10_n_0
    SLICE_X14Y167        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    19.860 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_2/CO[1]
                         net (fo=21, routed)          0.675    20.535    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[15]
    SLICE_X15Y163        LUT3 (Prop_lut3_I0_O)        0.277    20.812 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_87/O
                         net (fo=1, routed)           0.000    20.812    design_1_i/hw0_0/inst/cycleEndTime[16]_i_87_n_0
    SLICE_X15Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.269 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.269    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67_n_0
    SLICE_X15Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.367 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.367    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47_n_0
    SLICE_X15Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.465 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.465    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27_n_0
    SLICE_X15Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.563 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.563    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13_n_0
    SLICE_X15Y167        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    21.695 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_3/CO[1]
                         net (fo=21, routed)          0.702    22.398    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[14]
    SLICE_X16Y163        LUT3 (Prop_lut3_I0_O)        0.275    22.673 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_90/O
                         net (fo=1, routed)           0.000    22.673    design_1_i/hw0_0/inst/cycleEndTime[16]_i_90_n_0
    SLICE_X16Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    23.130 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.130    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72_n_0
    SLICE_X16Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.228 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.000    23.228    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52_n_0
    SLICE_X16Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.326 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.326    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32_n_0
    SLICE_X16Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.424 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.424    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16_n_0
    SLICE_X16Y167        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    23.556 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_4/CO[1]
                         net (fo=21, routed)          0.715    24.270    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[13]
    SLICE_X17Y168        LUT3 (Prop_lut3_I0_O)        0.275    24.545 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_80/O
                         net (fo=1, routed)           0.000    24.545    design_1_i/hw0_0/inst/cycleEndTime[16]_i_80_n_0
    SLICE_X17Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.002 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    25.002    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57_n_0
    SLICE_X17Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.100 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.100    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37_n_0
    SLICE_X17Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.198 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.198    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19_n_0
    SLICE_X17Y171        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.330 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.677    26.007    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[12]
    SLICE_X11Y170        LUT3 (Prop_lut3_I0_O)        0.275    26.282 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_84/O
                         net (fo=1, routed)           0.000    26.282    design_1_i/hw0_0/inst/cycleEndTime[12]_i_84_n_0
    SLICE_X11Y170        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    26.739 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    26.739    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62_n_0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.837 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.837    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42_n_0
    SLICE_X11Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.935 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.935    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22_n_0
    SLICE_X11Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.033 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.033    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10_n_0
    SLICE_X11Y174        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.165 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.684    27.849    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[11]
    SLICE_X9Y172         LUT3 (Prop_lut3_I0_O)        0.275    28.124 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_70/O
                         net (fo=1, routed)           0.000    28.124    design_1_i/hw0_0/inst/cycleEndTime[12]_i_70_n_0
    SLICE_X9Y172         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    28.581 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.581    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47_n_0
    SLICE_X9Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.679 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.679    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27_n_0
    SLICE_X9Y174         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.777 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.008    28.785    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13_n_0
    SLICE_X9Y175         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.917 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_3/CO[1]
                         net (fo=21, routed)          0.668    29.584    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[10]
    SLICE_X8Y171         LUT3 (Prop_lut3_I0_O)        0.275    29.859 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_90/O
                         net (fo=1, routed)           0.000    29.859    design_1_i/hw0_0/inst/cycleEndTime[12]_i_90_n_0
    SLICE_X8Y171         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    30.303 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    30.303    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72_n_0
    SLICE_X8Y172         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.403 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.403    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52_n_0
    SLICE_X8Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.503 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.503    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32_n_0
    SLICE_X8Y174         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.603 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.008    30.611    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16_n_0
    SLICE_X8Y175         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    30.742 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_4/CO[1]
                         net (fo=21, routed)          0.737    31.479    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[9]
    SLICE_X10Y171        LUT3 (Prop_lut3_I0_O)        0.277    31.756 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_80/O
                         net (fo=1, routed)           0.000    31.756    design_1_i/hw0_0/inst/cycleEndTime[12]_i_80_n_0
    SLICE_X10Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    32.200 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    32.200    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57_n_0
    SLICE_X10Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.300 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.300    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37_n_0
    SLICE_X10Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.400 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    32.400    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19_n_0
    SLICE_X10Y174        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    32.531 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_5/CO[1]
                         net (fo=21, routed)          0.679    33.210    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[8]
    SLICE_X12Y172        LUT3 (Prop_lut3_I0_O)        0.277    33.487 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_84/O
                         net (fo=1, routed)           0.000    33.487    design_1_i/hw0_0/inst/cycleEndTime[8]_i_84_n_0
    SLICE_X12Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    33.931 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    33.931    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62_n_0
    SLICE_X12Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.031 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.031    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42_n_0
    SLICE_X12Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.131 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.008    34.139    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22_n_0
    SLICE_X12Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.239 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.239    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10_n_0
    SLICE_X12Y176        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    34.370 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.846    35.216    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[7]
    SLICE_X13Y171        LUT3 (Prop_lut3_I0_O)        0.277    35.493 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_87/O
                         net (fo=1, routed)           0.000    35.493    design_1_i/hw0_0/inst/cycleEndTime[8]_i_87_n_0
    SLICE_X13Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    35.950 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    35.950    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67_n_0
    SLICE_X13Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.048 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    36.048    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47_n_0
    SLICE_X13Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.146 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    36.146    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27_n_0
    SLICE_X13Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.244 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.008    36.252    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13_n_0
    SLICE_X13Y175        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    36.384 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_3/CO[1]
                         net (fo=21, routed)          0.733    37.117    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[6]
    SLICE_X14Y171        LUT3 (Prop_lut3_I0_O)        0.275    37.392 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_75/O
                         net (fo=1, routed)           0.000    37.392    design_1_i/hw0_0/inst/cycleEndTime[8]_i_75_n_0
    SLICE_X14Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    37.836 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    37.836    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52_n_0
    SLICE_X14Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    37.936 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    37.936    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32_n_0
    SLICE_X14Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.036 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.036    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16_n_0
    SLICE_X14Y174        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    38.167 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_4/CO[1]
                         net (fo=21, routed)          0.697    38.864    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[5]
    SLICE_X14Y176        LUT3 (Prop_lut3_I0_O)        0.277    39.141 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_80/O
                         net (fo=1, routed)           0.000    39.141    design_1_i/hw0_0/inst/cycleEndTime[8]_i_80_n_0
    SLICE_X14Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    39.585 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    39.585    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57_n_0
    SLICE_X14Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.685 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    39.685    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37_n_0
    SLICE_X14Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.785 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.785    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19_n_0
    SLICE_X14Y179        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    39.916 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_5/CO[1]
                         net (fo=21, routed)          0.736    40.652    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[4]
    SLICE_X10Y176        LUT3 (Prop_lut3_I0_O)        0.277    40.929 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_106/O
                         net (fo=1, routed)           0.000    40.929    design_1_i/hw0_0/inst/cycleEndTime[4]_i_106_n_0
    SLICE_X10Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    41.373 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80/CO[3]
                         net (fo=1, routed)           0.000    41.373    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80_n_0
    SLICE_X10Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.473 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    41.473    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55_n_0
    SLICE_X10Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.573 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.573    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30_n_0
    SLICE_X10Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.673 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    41.673    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13_n_0
    SLICE_X10Y180        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    41.804 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_3/CO[1]
                         net (fo=21, routed)          0.696    42.500    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[3]
    SLICE_X11Y177        LUT3 (Prop_lut3_I0_O)        0.277    42.777 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_109/O
                         net (fo=1, routed)           0.000    42.777    design_1_i/hw0_0/inst/cycleEndTime[4]_i_109_n_0
    SLICE_X11Y177        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.234 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000    43.234    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85_n_0
    SLICE_X11Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.332 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    43.332    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60_n_0
    SLICE_X11Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.430 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.430    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35_n_0
    SLICE_X11Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.528 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.528    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16_n_0
    SLICE_X11Y181        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    43.660 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_4/CO[1]
                         net (fo=21, routed)          0.681    44.341    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[2]
    SLICE_X13Y176        LUT3 (Prop_lut3_I0_O)        0.275    44.616 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_112/O
                         net (fo=1, routed)           0.000    44.616    design_1_i/hw0_0/inst/cycleEndTime[4]_i_112_n_0
    SLICE_X13Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    45.073 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    45.073    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90_n_0
    SLICE_X13Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.171 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    45.171    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65_n_0
    SLICE_X13Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.269 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    45.269    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40_n_0
    SLICE_X13Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.367 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.367    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19_n_0
    SLICE_X13Y180        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    45.499 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_5/CO[1]
                         net (fo=21, routed)          0.732    46.231    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[1]
    SLICE_X16Y174        LUT3 (Prop_lut3_I0_O)        0.275    46.506 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_115/O
                         net (fo=1, routed)           0.000    46.506    design_1_i/hw0_0/inst/cycleEndTime[4]_i_115_n_0
    SLICE_X16Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    46.963 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95/CO[3]
                         net (fo=1, routed)           0.008    46.971    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95_n_0
    SLICE_X16Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.069 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000    47.069    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70_n_0
    SLICE_X16Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.167 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    47.167    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45_n_0
    SLICE_X16Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.265 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.265    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22_n_0
    SLICE_X16Y178        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    47.397 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_6/CO[1]
                         net (fo=21, routed)          0.785    48.182    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[0]
    SLICE_X15Y174        LUT3 (Prop_lut3_I0_O)        0.275    48.457 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_102/O
                         net (fo=1, routed)           0.000    48.457    design_1_i/hw0_0/inst/cycleEndTime[4]_i_102_n_0
    SLICE_X15Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    48.914 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.008    48.922    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75_n_0
    SLICE_X15Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.020 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    49.020    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50_n_0
    SLICE_X15Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.118 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.118    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25_n_0
    SLICE_X15Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.216 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.216    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11_n_0
    SLICE_X15Y178        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    49.432 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.379    49.812    design_1_i/hw0_0/inst/cycleEndTime1[0]
    SLICE_X14Y180        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    50.510 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.510    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1_n_0
    SLICE_X14Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.610 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.610    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1_n_0
    SLICE_X14Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.710 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.710    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1_n_0
    SLICE_X14Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.810 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.810    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1_n_0
    SLICE_X14Y184        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    51.009 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    51.009    design_1_i/hw0_0/inst/cycleEndTime0[19]
    SLICE_X14Y184        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.413     4.865    design_1_i/hw0_0/inst/clk160m
    SLICE_X14Y184        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[19]/C
                         clock pessimism             -0.463     4.402    
                         clock uncertainty           -0.061     4.341    
    SLICE_X14Y184        FDRE (Setup_fdre_C_D)        0.101     4.442    design_1_i/hw0_0/inst/cycleEndTime_reg[19]
  -------------------------------------------------------------------
                         required time                          4.442    
                         arrival time                         -51.009    
  -------------------------------------------------------------------
                         slack                                -46.566    

Slack (VIOLATED) :        -46.545ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/cycleEndTime2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/cycleEndTime_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        52.703ns  (logic 33.763ns (64.063%)  route 18.940ns (35.937%))
  Logic Levels:           152  (CARRY4=127 LUT2=1 LUT3=24)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 4.865 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.715ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.620    -1.715    design_1_i/hw0_0/inst/clk160m
    DSP48_X0Y62          DSP48E1                                      r  design_1_i/hw0_0/inst/cycleEndTime2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      3.375     1.660 r  design_1_i/hw0_0/inst/cycleEndTime2/P[25]
                         net (fo=2, routed)           0.473     2.133    design_1_i/hw0_0/inst/cycleEndTime2_n_80
    SLICE_X11Y156        LUT2 (Prop_lut2_I1_O)        0.105     2.238 r  design_1_i/hw0_0/inst/cycleEndTime[31]_i_47/O
                         net (fo=1, routed)           0.000     2.238    design_1_i/hw0_0/inst/cycleEndTime[31]_i_47_n_0
    SLICE_X11Y156        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.678 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.678    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32_n_0
    SLICE_X11Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.776 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.776    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23_n_0
    SLICE_X11Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.874 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.874    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12_n_0
    SLICE_X11Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.972 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.972    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_n_0
    SLICE_X11Y160        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.188 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_5/CO[0]
                         net (fo=21, routed)          0.617     3.805    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[24]
    SLICE_X10Y158        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698     4.503 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62/CO[3]
                         net (fo=1, routed)           0.000     4.503    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.603 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.603    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.703 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.703    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.803 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.803    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10_n_0
    SLICE_X10Y162        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     4.934 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_2/CO[1]
                         net (fo=21, routed)          0.668     5.602    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[23]
    SLICE_X9Y158         LUT3 (Prop_lut3_I0_O)        0.277     5.879 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_87/O
                         net (fo=1, routed)           0.000     5.879    design_1_i/hw0_0/inst/cycleEndTime[24]_i_87_n_0
    SLICE_X9Y158         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.336 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.336    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67_n_0
    SLICE_X9Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.434 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.434    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47_n_0
    SLICE_X9Y160         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.532 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.532    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27_n_0
    SLICE_X9Y161         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.630 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.630    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13_n_0
    SLICE_X9Y162         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.762 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_3/CO[1]
                         net (fo=21, routed)          0.714     7.476    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[22]
    SLICE_X13Y157        LUT3 (Prop_lut3_I0_O)        0.275     7.751 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_90/O
                         net (fo=1, routed)           0.000     7.751    design_1_i/hw0_0/inst/cycleEndTime[24]_i_90_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.208 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.208    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.306 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.306    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.404 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.404    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.502 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.502    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16_n_0
    SLICE_X13Y161        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     8.634 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_4/CO[1]
                         net (fo=21, routed)          0.662     9.296    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[21]
    SLICE_X12Y164        LUT3 (Prop_lut3_I0_O)        0.275     9.571 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_60/O
                         net (fo=1, routed)           0.000     9.571    design_1_i/hw0_0/inst/cycleEndTime[24]_i_60_n_0
    SLICE_X12Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.015 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.015    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37_n_0
    SLICE_X12Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.115 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.115    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19_n_0
    SLICE_X12Y166        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    10.246 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_5/CO[1]
                         net (fo=21, routed)          0.798    11.044    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[20]
    SLICE_X9Y164         LUT3 (Prop_lut3_I0_O)        0.277    11.321 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_84/O
                         net (fo=1, routed)           0.000    11.321    design_1_i/hw0_0/inst/cycleEndTime[20]_i_84_n_0
    SLICE_X9Y164         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.778 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.778    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62_n_0
    SLICE_X9Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.876 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    11.876    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42_n_0
    SLICE_X9Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.974 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.974    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22_n_0
    SLICE_X9Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.072 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.072    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10_n_0
    SLICE_X9Y168         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.204 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_2/CO[1]
                         net (fo=21, routed)          0.811    13.015    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[19]
    SLICE_X10Y164        LUT3 (Prop_lut3_I0_O)        0.275    13.290 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_87/O
                         net (fo=1, routed)           0.000    13.290    design_1_i/hw0_0/inst/cycleEndTime[20]_i_87_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    13.734 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.734    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.834 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    13.834    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    13.934 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    13.934    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27_n_0
    SLICE_X10Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    14.034 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.034    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13_n_0
    SLICE_X10Y168        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    14.165 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_3/CO[1]
                         net (fo=21, routed)          0.761    14.926    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[18]
    SLICE_X11Y163        LUT3 (Prop_lut3_I0_O)        0.277    15.203 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_90/O
                         net (fo=1, routed)           0.000    15.203    design_1_i/hw0_0/inst/cycleEndTime[20]_i_90_n_0
    SLICE_X11Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.660 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.660    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72_n_0
    SLICE_X11Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.758 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    15.758    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52_n_0
    SLICE_X11Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.856 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.856    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32_n_0
    SLICE_X11Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.954 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.954    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16_n_0
    SLICE_X11Y167        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    16.086 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_4/CO[1]
                         net (fo=21, routed)          0.775    16.860    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[17]
    SLICE_X13Y164        LUT3 (Prop_lut3_I0_O)        0.275    17.135 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_93/O
                         net (fo=1, routed)           0.000    17.135    design_1_i/hw0_0/inst/cycleEndTime[20]_i_93_n_0
    SLICE_X13Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.592 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77/CO[3]
                         net (fo=1, routed)           0.000    17.592    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77_n_0
    SLICE_X13Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.690 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.690    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57_n_0
    SLICE_X13Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.788 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.788    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37_n_0
    SLICE_X13Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.886 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    17.886    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19_n_0
    SLICE_X13Y168        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    18.018 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_5/CO[1]
                         net (fo=21, routed)          0.792    18.810    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[16]
    SLICE_X14Y164        LUT3 (Prop_lut3_I0_O)        0.275    19.085 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_65/O
                         net (fo=1, routed)           0.000    19.085    design_1_i/hw0_0/inst/cycleEndTime[16]_i_65_n_0
    SLICE_X14Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.529 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.529    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42_n_0
    SLICE_X14Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.629 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.629    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22_n_0
    SLICE_X14Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.729 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.729    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10_n_0
    SLICE_X14Y167        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    19.860 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_2/CO[1]
                         net (fo=21, routed)          0.675    20.535    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[15]
    SLICE_X15Y163        LUT3 (Prop_lut3_I0_O)        0.277    20.812 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_87/O
                         net (fo=1, routed)           0.000    20.812    design_1_i/hw0_0/inst/cycleEndTime[16]_i_87_n_0
    SLICE_X15Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    21.269 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67/CO[3]
                         net (fo=1, routed)           0.000    21.269    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_67_n_0
    SLICE_X15Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.367 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.367    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47_n_0
    SLICE_X15Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.465 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.465    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27_n_0
    SLICE_X15Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.563 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.563    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13_n_0
    SLICE_X15Y167        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    21.695 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_3/CO[1]
                         net (fo=21, routed)          0.702    22.398    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[14]
    SLICE_X16Y163        LUT3 (Prop_lut3_I0_O)        0.275    22.673 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_90/O
                         net (fo=1, routed)           0.000    22.673    design_1_i/hw0_0/inst/cycleEndTime[16]_i_90_n_0
    SLICE_X16Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    23.130 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.130    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72_n_0
    SLICE_X16Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.228 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.000    23.228    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52_n_0
    SLICE_X16Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.326 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.326    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32_n_0
    SLICE_X16Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.424 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.424    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16_n_0
    SLICE_X16Y167        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    23.556 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_4/CO[1]
                         net (fo=21, routed)          0.715    24.270    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[13]
    SLICE_X17Y168        LUT3 (Prop_lut3_I0_O)        0.275    24.545 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_80/O
                         net (fo=1, routed)           0.000    24.545    design_1_i/hw0_0/inst/cycleEndTime[16]_i_80_n_0
    SLICE_X17Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.002 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    25.002    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57_n_0
    SLICE_X17Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.100 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.100    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37_n_0
    SLICE_X17Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.198 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.198    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19_n_0
    SLICE_X17Y171        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.330 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.677    26.007    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[12]
    SLICE_X11Y170        LUT3 (Prop_lut3_I0_O)        0.275    26.282 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_84/O
                         net (fo=1, routed)           0.000    26.282    design_1_i/hw0_0/inst/cycleEndTime[12]_i_84_n_0
    SLICE_X11Y170        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    26.739 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    26.739    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62_n_0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.837 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.837    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42_n_0
    SLICE_X11Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    26.935 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.935    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22_n_0
    SLICE_X11Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.033 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.033    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10_n_0
    SLICE_X11Y174        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.165 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.684    27.849    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[11]
    SLICE_X9Y172         LUT3 (Prop_lut3_I0_O)        0.275    28.124 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_70/O
                         net (fo=1, routed)           0.000    28.124    design_1_i/hw0_0/inst/cycleEndTime[12]_i_70_n_0
    SLICE_X9Y172         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    28.581 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.581    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47_n_0
    SLICE_X9Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.679 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.679    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27_n_0
    SLICE_X9Y174         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.777 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.008    28.785    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13_n_0
    SLICE_X9Y175         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    28.917 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_3/CO[1]
                         net (fo=21, routed)          0.668    29.584    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[10]
    SLICE_X8Y171         LUT3 (Prop_lut3_I0_O)        0.275    29.859 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_90/O
                         net (fo=1, routed)           0.000    29.859    design_1_i/hw0_0/inst/cycleEndTime[12]_i_90_n_0
    SLICE_X8Y171         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    30.303 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    30.303    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72_n_0
    SLICE_X8Y172         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.403 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.403    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52_n_0
    SLICE_X8Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.503 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.503    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32_n_0
    SLICE_X8Y174         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    30.603 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.008    30.611    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16_n_0
    SLICE_X8Y175         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    30.742 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_4/CO[1]
                         net (fo=21, routed)          0.737    31.479    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[9]
    SLICE_X10Y171        LUT3 (Prop_lut3_I0_O)        0.277    31.756 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_80/O
                         net (fo=1, routed)           0.000    31.756    design_1_i/hw0_0/inst/cycleEndTime[12]_i_80_n_0
    SLICE_X10Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    32.200 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    32.200    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57_n_0
    SLICE_X10Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.300 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.300    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37_n_0
    SLICE_X10Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    32.400 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    32.400    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19_n_0
    SLICE_X10Y174        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    32.531 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_5/CO[1]
                         net (fo=21, routed)          0.679    33.210    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[8]
    SLICE_X12Y172        LUT3 (Prop_lut3_I0_O)        0.277    33.487 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_84/O
                         net (fo=1, routed)           0.000    33.487    design_1_i/hw0_0/inst/cycleEndTime[8]_i_84_n_0
    SLICE_X12Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    33.931 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    33.931    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62_n_0
    SLICE_X12Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.031 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.031    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42_n_0
    SLICE_X12Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.131 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.008    34.139    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22_n_0
    SLICE_X12Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.239 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.239    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10_n_0
    SLICE_X12Y176        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    34.370 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.846    35.216    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[7]
    SLICE_X13Y171        LUT3 (Prop_lut3_I0_O)        0.277    35.493 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_87/O
                         net (fo=1, routed)           0.000    35.493    design_1_i/hw0_0/inst/cycleEndTime[8]_i_87_n_0
    SLICE_X13Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    35.950 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    35.950    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67_n_0
    SLICE_X13Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.048 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    36.048    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47_n_0
    SLICE_X13Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.146 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    36.146    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27_n_0
    SLICE_X13Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.244 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.008    36.252    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13_n_0
    SLICE_X13Y175        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    36.384 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_3/CO[1]
                         net (fo=21, routed)          0.733    37.117    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[6]
    SLICE_X14Y171        LUT3 (Prop_lut3_I0_O)        0.275    37.392 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_75/O
                         net (fo=1, routed)           0.000    37.392    design_1_i/hw0_0/inst/cycleEndTime[8]_i_75_n_0
    SLICE_X14Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    37.836 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    37.836    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52_n_0
    SLICE_X14Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    37.936 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    37.936    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32_n_0
    SLICE_X14Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    38.036 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.036    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16_n_0
    SLICE_X14Y174        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    38.167 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_4/CO[1]
                         net (fo=21, routed)          0.697    38.864    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[5]
    SLICE_X14Y176        LUT3 (Prop_lut3_I0_O)        0.277    39.141 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_80/O
                         net (fo=1, routed)           0.000    39.141    design_1_i/hw0_0/inst/cycleEndTime[8]_i_80_n_0
    SLICE_X14Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    39.585 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    39.585    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57_n_0
    SLICE_X14Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.685 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    39.685    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37_n_0
    SLICE_X14Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    39.785 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.785    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19_n_0
    SLICE_X14Y179        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    39.916 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_5/CO[1]
                         net (fo=21, routed)          0.736    40.652    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[4]
    SLICE_X10Y176        LUT3 (Prop_lut3_I0_O)        0.277    40.929 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_106/O
                         net (fo=1, routed)           0.000    40.929    design_1_i/hw0_0/inst/cycleEndTime[4]_i_106_n_0
    SLICE_X10Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    41.373 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80/CO[3]
                         net (fo=1, routed)           0.000    41.373    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80_n_0
    SLICE_X10Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.473 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    41.473    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55_n_0
    SLICE_X10Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.573 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    41.573    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30_n_0
    SLICE_X10Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    41.673 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    41.673    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13_n_0
    SLICE_X10Y180        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    41.804 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_3/CO[1]
                         net (fo=21, routed)          0.696    42.500    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[3]
    SLICE_X11Y177        LUT3 (Prop_lut3_I0_O)        0.277    42.777 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_109/O
                         net (fo=1, routed)           0.000    42.777    design_1_i/hw0_0/inst/cycleEndTime[4]_i_109_n_0
    SLICE_X11Y177        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    43.234 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000    43.234    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85_n_0
    SLICE_X11Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.332 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    43.332    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60_n_0
    SLICE_X11Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.430 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.430    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35_n_0
    SLICE_X11Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    43.528 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.528    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16_n_0
    SLICE_X11Y181        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    43.660 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_4/CO[1]
                         net (fo=21, routed)          0.681    44.341    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[2]
    SLICE_X13Y176        LUT3 (Prop_lut3_I0_O)        0.275    44.616 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_112/O
                         net (fo=1, routed)           0.000    44.616    design_1_i/hw0_0/inst/cycleEndTime[4]_i_112_n_0
    SLICE_X13Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    45.073 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    45.073    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90_n_0
    SLICE_X13Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.171 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    45.171    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65_n_0
    SLICE_X13Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.269 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    45.269    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40_n_0
    SLICE_X13Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    45.367 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.367    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19_n_0
    SLICE_X13Y180        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    45.499 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_5/CO[1]
                         net (fo=21, routed)          0.732    46.231    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[1]
    SLICE_X16Y174        LUT3 (Prop_lut3_I0_O)        0.275    46.506 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_115/O
                         net (fo=1, routed)           0.000    46.506    design_1_i/hw0_0/inst/cycleEndTime[4]_i_115_n_0
    SLICE_X16Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    46.963 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95/CO[3]
                         net (fo=1, routed)           0.008    46.971    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95_n_0
    SLICE_X16Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.069 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000    47.069    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70_n_0
    SLICE_X16Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.167 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    47.167    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45_n_0
    SLICE_X16Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.265 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    47.265    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22_n_0
    SLICE_X16Y178        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    47.397 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_6/CO[1]
                         net (fo=21, routed)          0.785    48.182    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[0]
    SLICE_X15Y174        LUT3 (Prop_lut3_I0_O)        0.275    48.457 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_102/O
                         net (fo=1, routed)           0.000    48.457    design_1_i/hw0_0/inst/cycleEndTime[4]_i_102_n_0
    SLICE_X15Y174        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    48.914 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.008    48.922    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75_n_0
    SLICE_X15Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.020 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    49.020    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50_n_0
    SLICE_X15Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.118 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.118    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25_n_0
    SLICE_X15Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.216 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.216    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11_n_0
    SLICE_X15Y178        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    49.432 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.379    49.812    design_1_i/hw0_0/inst/cycleEndTime1[0]
    SLICE_X14Y180        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    50.510 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.510    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1_n_0
    SLICE_X14Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.610 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.610    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1_n_0
    SLICE_X14Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.710 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.710    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1_n_0
    SLICE_X14Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    50.810 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.810    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1_n_0
    SLICE_X14Y184        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    50.988 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    50.988    design_1_i/hw0_0/inst/cycleEndTime0[17]
    SLICE_X14Y184        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.413     4.865    design_1_i/hw0_0/inst/clk160m
    SLICE_X14Y184        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[17]/C
                         clock pessimism             -0.463     4.402    
                         clock uncertainty           -0.061     4.341    
    SLICE_X14Y184        FDRE (Setup_fdre_C_D)        0.101     4.442    design_1_i/hw0_0/inst/cycleEndTime_reg[17]
  -------------------------------------------------------------------
                         required time                          4.442    
                         arrival time                         -50.988    
  -------------------------------------------------------------------
                         slack                                -46.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/ibuf_reg[0][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/wg_RfFreq_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.982%)  route 0.102ns (42.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.134ns
    Source Clock Delay      (SCD):    -0.238ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.636    -0.238    design_1_i/hw0_0/inst/clk160m
    SLICE_X44Y171        FDRE                                         r  design_1_i/hw0_0/inst/ibuf_reg[0][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y171        FDRE (Prop_fdre_C_Q)         0.141    -0.097 r  design_1_i/hw0_0/inst/ibuf_reg[0][22]/Q
                         net (fo=1, routed)           0.102     0.005    design_1_i/hw0_0/inst/ibuf_reg_n_0_[0][22]
    SLICE_X42Y171        FDRE                                         r  design_1_i/hw0_0/inst/wg_RfFreq_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.909     0.134    design_1_i/hw0_0/inst/clk160m
    SLICE_X42Y171        FDRE                                         r  design_1_i/hw0_0/inst/wg_RfFreq_reg[6]/C
                         clock pessimism             -0.358    -0.224    
    SLICE_X42Y171        FDRE (Hold_fdre_C_D)         0.064    -0.160    design_1_i/hw0_0/inst/wg_RfFreq_reg[6]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/wg_RfFreq_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/wg_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.549%)  route 0.126ns (43.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.135ns
    Source Clock Delay      (SCD):    -0.238ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.636    -0.238    design_1_i/hw0_0/inst/clk160m
    SLICE_X42Y171        FDRE                                         r  design_1_i/hw0_0/inst/wg_RfFreq_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y171        FDRE (Prop_fdre_C_Q)         0.164    -0.074 r  design_1_i/hw0_0/inst/wg_RfFreq_reg[0]/Q
                         net (fo=2, routed)           0.126     0.052    design_1_i/hw0_0/inst/wg_RfFreq_reg_n_0_[0]
    SLICE_X41Y171        FDRE                                         r  design_1_i/hw0_0/inst/wg_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.910     0.135    design_1_i/hw0_0/inst/clk160m
    SLICE_X41Y171        FDRE                                         r  design_1_i/hw0_0/inst/wg_data_reg[8]/C
                         clock pessimism             -0.337    -0.202    
    SLICE_X41Y171        FDRE (Hold_fdre_C_D)         0.072    -0.130    design_1_i/hw0_0/inst/wg_data_reg[8]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/wg_RfFreq_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/wg_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.951%)  route 0.094ns (31.049%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.134ns
    Source Clock Delay      (SCD):    -0.238ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.636    -0.238    design_1_i/hw0_0/inst/clk160m
    SLICE_X42Y171        FDRE                                         r  design_1_i/hw0_0/inst/wg_RfFreq_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y171        FDRE (Prop_fdre_C_Q)         0.164    -0.074 f  design_1_i/hw0_0/inst/wg_RfFreq_reg[0]/Q
                         net (fo=2, routed)           0.094     0.020    design_1_i/hw0_0/inst/wg_RfFreq_reg_n_0_[0]
    SLICE_X43Y171        LUT1 (Prop_lut1_I0_O)        0.045     0.065 r  design_1_i/hw0_0/inst/wg_data[0]_i_1/O
                         net (fo=1, routed)           0.000     0.065    design_1_i/hw0_0/inst/p_1_out[0]
    SLICE_X43Y171        FDRE                                         r  design_1_i/hw0_0/inst/wg_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.909     0.134    design_1_i/hw0_0/inst/clk160m
    SLICE_X43Y171        FDRE                                         r  design_1_i/hw0_0/inst/wg_data_reg[0]/C
                         clock pessimism             -0.359    -0.225    
    SLICE_X43Y171        FDRE (Hold_fdre_C_D)         0.092    -0.133    design_1_i/hw0_0/inst/wg_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/ibuf_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/wg_RfFreq_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.976%)  route 0.158ns (49.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.134ns
    Source Clock Delay      (SCD):    -0.240ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.634    -0.240    design_1_i/hw0_0/inst/clk160m
    SLICE_X46Y172        FDRE                                         r  design_1_i/hw0_0/inst/ibuf_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y172        FDRE (Prop_fdre_C_Q)         0.164    -0.076 r  design_1_i/hw0_0/inst/ibuf_reg[0][16]/Q
                         net (fo=1, routed)           0.158     0.081    design_1_i/hw0_0/inst/ibuf_reg_n_0_[0][16]
    SLICE_X42Y171        FDRE                                         r  design_1_i/hw0_0/inst/wg_RfFreq_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.909     0.134    design_1_i/hw0_0/inst/clk160m
    SLICE_X42Y171        FDRE                                         r  design_1_i/hw0_0/inst/wg_RfFreq_reg[0]/C
                         clock pessimism             -0.337    -0.203    
    SLICE_X42Y171        FDRE (Hold_fdre_C_D)         0.075    -0.128    design_1_i/hw0_0/inst/wg_RfFreq_reg[0]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                           0.081    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/sampleCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/sampleCnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.950%)  route 0.179ns (49.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.140ns
    Source Clock Delay      (SCD):    -0.230ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.644    -0.230    design_1_i/hw0_0/inst/clk160m
    SLICE_X29Y167        FDRE                                         r  design_1_i/hw0_0/inst/sampleCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y167        FDRE (Prop_fdre_C_Q)         0.141    -0.089 r  design_1_i/hw0_0/inst/sampleCnt_reg[0]/Q
                         net (fo=137, routed)         0.179     0.090    design_1_i/hw0_0/inst/sampleCnt[0]
    SLICE_X30Y168        LUT6 (Prop_lut6_I3_O)        0.045     0.135 r  design_1_i/hw0_0/inst/sampleCnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.135    design_1_i/hw0_0/inst/sampleCnt[3]_i_1_n_0
    SLICE_X30Y168        FDRE                                         r  design_1_i/hw0_0/inst/sampleCnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.915     0.140    design_1_i/hw0_0/inst/clk160m
    SLICE_X30Y168        FDRE                                         r  design_1_i/hw0_0/inst/sampleCnt_reg[3]/C
                         clock pessimism             -0.337    -0.197    
    SLICE_X30Y168        FDRE (Hold_fdre_C_D)         0.121    -0.076    design_1_i/hw0_0/inst/sampleCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.076    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/wg_set_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/trigStartTime_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.256ns (71.998%)  route 0.100ns (28.002%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.134ns
    Source Clock Delay      (SCD):    -0.236ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.638    -0.236    design_1_i/hw0_0/inst/clk160m
    SLICE_X33Y176        FDRE                                         r  design_1_i/hw0_0/inst/wg_set_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y176        FDRE (Prop_fdre_C_Q)         0.141    -0.095 r  design_1_i/hw0_0/inst/wg_set_reg[28]/Q
                         net (fo=1, routed)           0.100     0.004    design_1_i/hw0_0/inst/p_0_in__0[12]
    SLICE_X30Y176        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.119 r  design_1_i/hw0_0/inst/trigStartTime_reg[15]_i_1/O[0]
                         net (fo=2, routed)           0.000     0.119    design_1_i/hw0_0/inst/trigStartTime_reg[15]_i_1_n_7
    SLICE_X30Y176        FDRE                                         r  design_1_i/hw0_0/inst/trigStartTime_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.909     0.134    design_1_i/hw0_0/inst/clk160m
    SLICE_X30Y176        FDRE                                         r  design_1_i/hw0_0/inst/trigStartTime_reg[12]/C
                         clock pessimism             -0.357    -0.223    
    SLICE_X30Y176        FDRE (Hold_fdre_C_D)         0.130    -0.093    design_1_i/hw0_0/inst/trigStartTime_reg[12]
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/sampleCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/sampleCnt_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.672%)  route 0.181ns (49.328%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.140ns
    Source Clock Delay      (SCD):    -0.230ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.644    -0.230    design_1_i/hw0_0/inst/clk160m
    SLICE_X29Y167        FDRE                                         r  design_1_i/hw0_0/inst/sampleCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y167        FDRE (Prop_fdre_C_Q)         0.141    -0.089 r  design_1_i/hw0_0/inst/sampleCnt_reg[0]/Q
                         net (fo=137, routed)         0.181     0.092    design_1_i/hw0_0/inst/sampleCnt[0]
    SLICE_X30Y168        LUT5 (Prop_lut5_I3_O)        0.045     0.137 r  design_1_i/hw0_0/inst/sampleCnt[2]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.137    design_1_i/hw0_0/inst/sampleCnt[2]_rep_i_1_n_0
    SLICE_X30Y168        FDRE                                         r  design_1_i/hw0_0/inst/sampleCnt_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.915     0.140    design_1_i/hw0_0/inst/clk160m
    SLICE_X30Y168        FDRE                                         r  design_1_i/hw0_0/inst/sampleCnt_reg[2]_rep/C
                         clock pessimism             -0.337    -0.197    
    SLICE_X30Y168        FDRE (Hold_fdre_C_D)         0.120    -0.077    design_1_i/hw0_0/inst/sampleCnt_reg[2]_rep
  -------------------------------------------------------------------
                         required time                          0.077    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/wg_RfFreq_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/wg_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.148ns (54.057%)  route 0.126ns (45.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.135ns
    Source Clock Delay      (SCD):    -0.238ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.636    -0.238    design_1_i/hw0_0/inst/clk160m
    SLICE_X42Y171        FDRE                                         r  design_1_i/hw0_0/inst/wg_RfFreq_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y171        FDRE (Prop_fdre_C_Q)         0.148    -0.090 r  design_1_i/hw0_0/inst/wg_RfFreq_reg[4]/Q
                         net (fo=2, routed)           0.126     0.036    design_1_i/hw0_0/inst/wg_RfFreq_reg_n_0_[4]
    SLICE_X41Y171        FDRE                                         r  design_1_i/hw0_0/inst/wg_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.910     0.135    design_1_i/hw0_0/inst/clk160m
    SLICE_X41Y171        FDRE                                         r  design_1_i/hw0_0/inst/wg_data_reg[12]/C
                         clock pessimism             -0.337    -0.202    
    SLICE_X41Y171        FDRE (Hold_fdre_C_D)         0.018    -0.184    design_1_i/hw0_0/inst/wg_data_reg[12]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                           0.036    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/ibuf_reg[0][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/wg_RfFreq_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.582%)  route 0.155ns (52.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.134ns
    Source Clock Delay      (SCD):    -0.238ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.636    -0.238    design_1_i/hw0_0/inst/clk160m
    SLICE_X44Y172        FDRE                                         r  design_1_i/hw0_0/inst/ibuf_reg[0][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y172        FDRE (Prop_fdre_C_Q)         0.141    -0.097 r  design_1_i/hw0_0/inst/ibuf_reg[0][20]/Q
                         net (fo=1, routed)           0.155     0.058    design_1_i/hw0_0/inst/ibuf_reg_n_0_[0][20]
    SLICE_X42Y171        FDRE                                         r  design_1_i/hw0_0/inst/wg_RfFreq_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.909     0.134    design_1_i/hw0_0/inst/clk160m
    SLICE_X42Y171        FDRE                                         r  design_1_i/hw0_0/inst/wg_RfFreq_reg[4]/C
                         clock pessimism             -0.358    -0.224    
    SLICE_X42Y171        FDRE (Hold_fdre_C_D)         0.060    -0.164    design_1_i/hw0_0/inst/wg_RfFreq_reg[4]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/wg_set_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/trigEndTime_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.249ns (73.078%)  route 0.092ns (26.922%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.142ns
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.643    -0.231    design_1_i/hw0_0/inst/clk160m
    SLICE_X23Y170        FDRE                                         r  design_1_i/hw0_0/inst/wg_set_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y170        FDRE (Prop_fdre_C_Q)         0.141    -0.090 r  design_1_i/hw0_0/inst/wg_set_reg[3]/Q
                         net (fo=1, routed)           0.092     0.002    design_1_i/hw0_0/inst/wg_set_reg_n_0_[3]
    SLICE_X22Y170        LUT2 (Prop_lut2_I1_O)        0.045     0.047 r  design_1_i/hw0_0/inst/trigEndTime[3]_i_2/O
                         net (fo=1, routed)           0.000     0.047    design_1_i/hw0_0/inst/trigEndTime[3]_i_2_n_0
    SLICE_X22Y170        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.110 r  design_1_i/hw0_0/inst/trigEndTime_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.110    design_1_i/hw0_0/inst/trigEndTime_reg[3]_i_1_n_4
    SLICE_X22Y170        FDRE                                         r  design_1_i/hw0_0/inst/trigEndTime_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.917     0.142    design_1_i/hw0_0/inst/clk160m
    SLICE_X22Y170        FDRE                                         r  design_1_i/hw0_0/inst/trigEndTime_reg[3]/C
                         clock pessimism             -0.360    -0.218    
    SLICE_X22Y170        FDRE (Hold_fdre_C_D)         0.105    -0.113    design_1_i/hw0_0/inst/trigEndTime_reg[3]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         6.250       4.658      BUFGCTRL_X0Y1   design_1_i/clk_wiz_1/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         6.250       5.001      PLLE2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         6.250       5.250      SLICE_X25Y177   design_1_i/hw0_0/inst/clk160m_cnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.250       5.250      SLICE_X24Y177   design_1_i/hw0_0/inst/clk160m_cnt_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.250       5.250      SLICE_X25Y177   design_1_i/hw0_0/inst/clk160m_cnt_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.250       5.250      SLICE_X25Y177   design_1_i/hw0_0/inst/clk160m_cnt_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.250       5.250      SLICE_X15Y179   design_1_i/hw0_0/inst/cycleEndTime_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.250       5.250      SLICE_X14Y182   design_1_i/hw0_0/inst/cycleEndTime_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.250       5.250      SLICE_X14Y182   design_1_i/hw0_0/inst/cycleEndTime_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.250       5.250      SLICE_X14Y182   design_1_i/hw0_0/inst/cycleEndTime_reg[12]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       6.250       153.750    PLLE2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X25Y177   design_1_i/hw0_0/inst/clk160m_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X25Y177   design_1_i/hw0_0/inst/clk160m_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X24Y177   design_1_i/hw0_0/inst/clk160m_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X24Y177   design_1_i/hw0_0/inst/clk160m_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X25Y177   design_1_i/hw0_0/inst/clk160m_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X25Y177   design_1_i/hw0_0/inst/clk160m_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X25Y177   design_1_i/hw0_0/inst/clk160m_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X25Y177   design_1_i/hw0_0/inst/clk160m_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X15Y179   design_1_i/hw0_0/inst/cycleEndTime_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X15Y179   design_1_i/hw0_0/inst/cycleEndTime_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X25Y177   design_1_i/hw0_0/inst/clk160m_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X25Y177   design_1_i/hw0_0/inst/clk160m_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X24Y177   design_1_i/hw0_0/inst/clk160m_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X24Y177   design_1_i/hw0_0/inst/clk160m_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X25Y177   design_1_i/hw0_0/inst/clk160m_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X25Y177   design_1_i/hw0_0/inst/clk160m_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X25Y177   design_1_i/hw0_0/inst/clk160m_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X25Y177   design_1_i/hw0_0/inst/clk160m_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X15Y179   design_1_i/hw0_0/inst/cycleEndTime_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X15Y179   design_1_i/hw0_0/inst/cycleEndTime_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_1_0
  To Clock:  clkfbout_design_1_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y4   design_1_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out2_design_1_clk_wiz_1_0

Setup :         3058  Failing Endpoints,  Worst Slack       -5.551ns,  Total Violation    -8690.318ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.551ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[15][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/sampleCnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        6.070ns  (logic 1.446ns (23.824%)  route 4.624ns (76.176%))
  Logic Levels:           6  (CARRY4=3 LUT6=3)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 4.850 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.811ns = ( 3.189 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     7.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278     0.146 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439     1.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.665 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.524     3.189    design_1_i/hw0_0/inst/ramClk
    SLICE_X32Y167        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[15][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y167        FDRE (Prop_fdre_C_Q)         0.379     3.568 r  design_1_i/hw0_0/inst/mem_reg[15][9]/Q
                         net (fo=3, routed)           1.797     5.366    design_1_i/hw0_0/inst/mem_reg_n_0_[15][9]
    SLICE_X34Y167        LUT6 (Prop_lut6_I0_O)        0.105     5.471 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_40/O
                         net (fo=1, routed)           0.000     5.471    design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_40_n_0
    SLICE_X34Y167        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     5.785 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.785    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26_n_0
    SLICE_X34Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.885 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.885    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13_n_0
    SLICE_X34Y169        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     6.076 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_3/CO[2]
                         net (fo=10, routed)          1.320     7.396    design_1_i/hw0_0/inst/p_1_in
    SLICE_X25Y178        LUT6 (Prop_lut6_I5_O)        0.252     7.648 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_1/O
                         net (fo=1516, routed)        1.212     8.860    design_1_i/hw0_0/inst/wg_sampleEnd
    SLICE_X32Y175        LUT6 (Prop_lut6_I4_O)        0.105     8.965 r  design_1_i/hw0_0/inst/sampleCnt[4]_i_1/O
                         net (fo=1, routed)           0.294     9.259    design_1_i/hw0_0/inst/sampleCnt[4]_i_1_n_0
    SLICE_X32Y174        FDRE                                         r  design_1_i/hw0_0/inst/sampleCnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.398     4.850    design_1_i/hw0_0/inst/clk160m
    SLICE_X32Y174        FDRE                                         r  design_1_i/hw0_0/inst/sampleCnt_reg[4]/C
                         clock pessimism             -0.609     4.241    
                         clock uncertainty           -0.181     4.060    
    SLICE_X32Y174        FDRE (Setup_fdre_C_R)       -0.352     3.708    design_1_i/hw0_0/inst/sampleCnt_reg[4]
  -------------------------------------------------------------------
                         required time                          3.708    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                 -5.551    

Slack (VIOLATED) :        -5.502ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[15][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/sampleCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        6.214ns  (logic 1.446ns (23.271%)  route 4.768ns (76.729%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 4.859 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.811ns = ( 3.189 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     7.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278     0.146 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439     1.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.665 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.524     3.189    design_1_i/hw0_0/inst/ramClk
    SLICE_X32Y167        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[15][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y167        FDRE (Prop_fdre_C_Q)         0.379     3.568 r  design_1_i/hw0_0/inst/mem_reg[15][9]/Q
                         net (fo=3, routed)           1.797     5.366    design_1_i/hw0_0/inst/mem_reg_n_0_[15][9]
    SLICE_X34Y167        LUT6 (Prop_lut6_I0_O)        0.105     5.471 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_40/O
                         net (fo=1, routed)           0.000     5.471    design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_40_n_0
    SLICE_X34Y167        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     5.785 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.785    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26_n_0
    SLICE_X34Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.885 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.885    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13_n_0
    SLICE_X34Y169        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     6.076 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_3/CO[2]
                         net (fo=10, routed)          1.320     7.396    design_1_i/hw0_0/inst/p_1_in
    SLICE_X25Y178        LUT6 (Prop_lut6_I5_O)        0.252     7.648 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_1/O
                         net (fo=1516, routed)        1.080     8.728    design_1_i/hw0_0/inst/wg_sampleEnd
    SLICE_X32Y174        LUT5 (Prop_lut5_I4_O)        0.105     8.833 r  design_1_i/hw0_0/inst/sampleCnt[4]_i_2/O
                         net (fo=13, routed)          0.570     9.403    design_1_i/hw0_0/inst/sampleCnt[4]_i_2_n_0
    SLICE_X29Y167        FDRE                                         r  design_1_i/hw0_0/inst/sampleCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.407     4.859    design_1_i/hw0_0/inst/clk160m
    SLICE_X29Y167        FDRE                                         r  design_1_i/hw0_0/inst/sampleCnt_reg[0]/C
                         clock pessimism             -0.609     4.250    
                         clock uncertainty           -0.181     4.069    
    SLICE_X29Y167        FDRE (Setup_fdre_C_CE)      -0.168     3.901    design_1_i/hw0_0/inst/sampleCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.901    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                 -5.502    

Slack (VIOLATED) :        -5.502ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[15][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/sampleCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        6.214ns  (logic 1.446ns (23.271%)  route 4.768ns (76.729%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 4.859 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.811ns = ( 3.189 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     7.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278     0.146 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439     1.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.665 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.524     3.189    design_1_i/hw0_0/inst/ramClk
    SLICE_X32Y167        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[15][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y167        FDRE (Prop_fdre_C_Q)         0.379     3.568 r  design_1_i/hw0_0/inst/mem_reg[15][9]/Q
                         net (fo=3, routed)           1.797     5.366    design_1_i/hw0_0/inst/mem_reg_n_0_[15][9]
    SLICE_X34Y167        LUT6 (Prop_lut6_I0_O)        0.105     5.471 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_40/O
                         net (fo=1, routed)           0.000     5.471    design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_40_n_0
    SLICE_X34Y167        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     5.785 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.785    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26_n_0
    SLICE_X34Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.885 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.885    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13_n_0
    SLICE_X34Y169        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     6.076 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_3/CO[2]
                         net (fo=10, routed)          1.320     7.396    design_1_i/hw0_0/inst/p_1_in
    SLICE_X25Y178        LUT6 (Prop_lut6_I5_O)        0.252     7.648 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_1/O
                         net (fo=1516, routed)        1.080     8.728    design_1_i/hw0_0/inst/wg_sampleEnd
    SLICE_X32Y174        LUT5 (Prop_lut5_I4_O)        0.105     8.833 r  design_1_i/hw0_0/inst/sampleCnt[4]_i_2/O
                         net (fo=13, routed)          0.570     9.403    design_1_i/hw0_0/inst/sampleCnt[4]_i_2_n_0
    SLICE_X29Y167        FDRE                                         r  design_1_i/hw0_0/inst/sampleCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.407     4.859    design_1_i/hw0_0/inst/clk160m
    SLICE_X29Y167        FDRE                                         r  design_1_i/hw0_0/inst/sampleCnt_reg[1]/C
                         clock pessimism             -0.609     4.250    
                         clock uncertainty           -0.181     4.069    
    SLICE_X29Y167        FDRE (Setup_fdre_C_CE)      -0.168     3.901    design_1_i/hw0_0/inst/sampleCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.901    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                 -5.502    

Slack (VIOLATED) :        -5.502ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[15][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/sampleCnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        6.214ns  (logic 1.446ns (23.271%)  route 4.768ns (76.729%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 4.859 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.811ns = ( 3.189 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     7.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278     0.146 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439     1.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.665 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.524     3.189    design_1_i/hw0_0/inst/ramClk
    SLICE_X32Y167        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[15][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y167        FDRE (Prop_fdre_C_Q)         0.379     3.568 r  design_1_i/hw0_0/inst/mem_reg[15][9]/Q
                         net (fo=3, routed)           1.797     5.366    design_1_i/hw0_0/inst/mem_reg_n_0_[15][9]
    SLICE_X34Y167        LUT6 (Prop_lut6_I0_O)        0.105     5.471 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_40/O
                         net (fo=1, routed)           0.000     5.471    design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_40_n_0
    SLICE_X34Y167        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     5.785 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.785    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26_n_0
    SLICE_X34Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.885 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.885    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13_n_0
    SLICE_X34Y169        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     6.076 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_3/CO[2]
                         net (fo=10, routed)          1.320     7.396    design_1_i/hw0_0/inst/p_1_in
    SLICE_X25Y178        LUT6 (Prop_lut6_I5_O)        0.252     7.648 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_1/O
                         net (fo=1516, routed)        1.080     8.728    design_1_i/hw0_0/inst/wg_sampleEnd
    SLICE_X32Y174        LUT5 (Prop_lut5_I4_O)        0.105     8.833 r  design_1_i/hw0_0/inst/sampleCnt[4]_i_2/O
                         net (fo=13, routed)          0.570     9.403    design_1_i/hw0_0/inst/sampleCnt[4]_i_2_n_0
    SLICE_X29Y167        FDRE                                         r  design_1_i/hw0_0/inst/sampleCnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.407     4.859    design_1_i/hw0_0/inst/clk160m
    SLICE_X29Y167        FDRE                                         r  design_1_i/hw0_0/inst/sampleCnt_reg[5]/C
                         clock pessimism             -0.609     4.250    
                         clock uncertainty           -0.181     4.069    
    SLICE_X29Y167        FDRE (Setup_fdre_C_CE)      -0.168     3.901    design_1_i/hw0_0/inst/sampleCnt_reg[5]
  -------------------------------------------------------------------
                         required time                          3.901    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                 -5.502    

Slack (VIOLATED) :        -5.502ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[15][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/sampleCnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        6.214ns  (logic 1.446ns (23.271%)  route 4.768ns (76.729%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 4.859 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.811ns = ( 3.189 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     7.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278     0.146 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439     1.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.665 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.524     3.189    design_1_i/hw0_0/inst/ramClk
    SLICE_X32Y167        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[15][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y167        FDRE (Prop_fdre_C_Q)         0.379     3.568 r  design_1_i/hw0_0/inst/mem_reg[15][9]/Q
                         net (fo=3, routed)           1.797     5.366    design_1_i/hw0_0/inst/mem_reg_n_0_[15][9]
    SLICE_X34Y167        LUT6 (Prop_lut6_I0_O)        0.105     5.471 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_40/O
                         net (fo=1, routed)           0.000     5.471    design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_40_n_0
    SLICE_X34Y167        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     5.785 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.785    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26_n_0
    SLICE_X34Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.885 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.885    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13_n_0
    SLICE_X34Y169        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     6.076 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_3/CO[2]
                         net (fo=10, routed)          1.320     7.396    design_1_i/hw0_0/inst/p_1_in
    SLICE_X25Y178        LUT6 (Prop_lut6_I5_O)        0.252     7.648 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_1/O
                         net (fo=1516, routed)        1.080     8.728    design_1_i/hw0_0/inst/wg_sampleEnd
    SLICE_X32Y174        LUT5 (Prop_lut5_I4_O)        0.105     8.833 r  design_1_i/hw0_0/inst/sampleCnt[4]_i_2/O
                         net (fo=13, routed)          0.570     9.403    design_1_i/hw0_0/inst/sampleCnt[4]_i_2_n_0
    SLICE_X29Y167        FDRE                                         r  design_1_i/hw0_0/inst/sampleCnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.407     4.859    design_1_i/hw0_0/inst/clk160m
    SLICE_X29Y167        FDRE                                         r  design_1_i/hw0_0/inst/sampleCnt_reg[6]/C
                         clock pessimism             -0.609     4.250    
                         clock uncertainty           -0.181     4.069    
    SLICE_X29Y167        FDRE (Setup_fdre_C_CE)      -0.168     3.901    design_1_i/hw0_0/inst/sampleCnt_reg[6]
  -------------------------------------------------------------------
                         required time                          3.901    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                 -5.502    

Slack (VIOLATED) :        -5.502ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[15][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/sampleCnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        6.214ns  (logic 1.446ns (23.271%)  route 4.768ns (76.729%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 4.859 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.811ns = ( 3.189 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     7.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278     0.146 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439     1.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.665 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.524     3.189    design_1_i/hw0_0/inst/ramClk
    SLICE_X32Y167        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[15][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y167        FDRE (Prop_fdre_C_Q)         0.379     3.568 r  design_1_i/hw0_0/inst/mem_reg[15][9]/Q
                         net (fo=3, routed)           1.797     5.366    design_1_i/hw0_0/inst/mem_reg_n_0_[15][9]
    SLICE_X34Y167        LUT6 (Prop_lut6_I0_O)        0.105     5.471 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_40/O
                         net (fo=1, routed)           0.000     5.471    design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_40_n_0
    SLICE_X34Y167        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     5.785 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.785    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26_n_0
    SLICE_X34Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.885 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.885    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13_n_0
    SLICE_X34Y169        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     6.076 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_3/CO[2]
                         net (fo=10, routed)          1.320     7.396    design_1_i/hw0_0/inst/p_1_in
    SLICE_X25Y178        LUT6 (Prop_lut6_I5_O)        0.252     7.648 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_1/O
                         net (fo=1516, routed)        1.080     8.728    design_1_i/hw0_0/inst/wg_sampleEnd
    SLICE_X32Y174        LUT5 (Prop_lut5_I4_O)        0.105     8.833 r  design_1_i/hw0_0/inst/sampleCnt[4]_i_2/O
                         net (fo=13, routed)          0.570     9.403    design_1_i/hw0_0/inst/sampleCnt[4]_i_2_n_0
    SLICE_X29Y167        FDRE                                         r  design_1_i/hw0_0/inst/sampleCnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.407     4.859    design_1_i/hw0_0/inst/clk160m
    SLICE_X29Y167        FDRE                                         r  design_1_i/hw0_0/inst/sampleCnt_reg[7]/C
                         clock pessimism             -0.609     4.250    
                         clock uncertainty           -0.181     4.069    
    SLICE_X29Y167        FDRE (Setup_fdre_C_CE)      -0.168     3.901    design_1_i/hw0_0/inst/sampleCnt_reg[7]
  -------------------------------------------------------------------
                         required time                          3.901    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                 -5.502    

Slack (VIOLATED) :        -5.489ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[15][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/sampleCnt_reg[0]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        6.230ns  (logic 1.446ns (23.209%)  route 4.784ns (76.791%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 4.857 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.811ns = ( 3.189 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     7.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278     0.146 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439     1.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.665 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.524     3.189    design_1_i/hw0_0/inst/ramClk
    SLICE_X32Y167        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[15][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y167        FDRE (Prop_fdre_C_Q)         0.379     3.568 r  design_1_i/hw0_0/inst/mem_reg[15][9]/Q
                         net (fo=3, routed)           1.797     5.366    design_1_i/hw0_0/inst/mem_reg_n_0_[15][9]
    SLICE_X34Y167        LUT6 (Prop_lut6_I0_O)        0.105     5.471 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_40/O
                         net (fo=1, routed)           0.000     5.471    design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_40_n_0
    SLICE_X34Y167        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     5.785 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.785    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26_n_0
    SLICE_X34Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.885 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.885    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13_n_0
    SLICE_X34Y169        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     6.076 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_3/CO[2]
                         net (fo=10, routed)          1.320     7.396    design_1_i/hw0_0/inst/p_1_in
    SLICE_X25Y178        LUT6 (Prop_lut6_I5_O)        0.252     7.648 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_1/O
                         net (fo=1516, routed)        1.080     8.728    design_1_i/hw0_0/inst/wg_sampleEnd
    SLICE_X32Y174        LUT5 (Prop_lut5_I4_O)        0.105     8.833 r  design_1_i/hw0_0/inst/sampleCnt[4]_i_2/O
                         net (fo=13, routed)          0.587     9.420    design_1_i/hw0_0/inst/sampleCnt[4]_i_2_n_0
    SLICE_X30Y168        FDRE                                         r  design_1_i/hw0_0/inst/sampleCnt_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.405     4.857    design_1_i/hw0_0/inst/clk160m
    SLICE_X30Y168        FDRE                                         r  design_1_i/hw0_0/inst/sampleCnt_reg[0]_rep/C
                         clock pessimism             -0.609     4.248    
                         clock uncertainty           -0.181     4.067    
    SLICE_X30Y168        FDRE (Setup_fdre_C_CE)      -0.136     3.931    design_1_i/hw0_0/inst/sampleCnt_reg[0]_rep
  -------------------------------------------------------------------
                         required time                          3.931    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                 -5.489    

Slack (VIOLATED) :        -5.489ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[15][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/sampleCnt_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        6.230ns  (logic 1.446ns (23.209%)  route 4.784ns (76.791%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 4.857 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.811ns = ( 3.189 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     7.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278     0.146 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439     1.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.665 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.524     3.189    design_1_i/hw0_0/inst/ramClk
    SLICE_X32Y167        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[15][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y167        FDRE (Prop_fdre_C_Q)         0.379     3.568 r  design_1_i/hw0_0/inst/mem_reg[15][9]/Q
                         net (fo=3, routed)           1.797     5.366    design_1_i/hw0_0/inst/mem_reg_n_0_[15][9]
    SLICE_X34Y167        LUT6 (Prop_lut6_I0_O)        0.105     5.471 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_40/O
                         net (fo=1, routed)           0.000     5.471    design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_40_n_0
    SLICE_X34Y167        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     5.785 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.785    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26_n_0
    SLICE_X34Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.885 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.885    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13_n_0
    SLICE_X34Y169        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     6.076 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_3/CO[2]
                         net (fo=10, routed)          1.320     7.396    design_1_i/hw0_0/inst/p_1_in
    SLICE_X25Y178        LUT6 (Prop_lut6_I5_O)        0.252     7.648 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_1/O
                         net (fo=1516, routed)        1.080     8.728    design_1_i/hw0_0/inst/wg_sampleEnd
    SLICE_X32Y174        LUT5 (Prop_lut5_I4_O)        0.105     8.833 r  design_1_i/hw0_0/inst/sampleCnt[4]_i_2/O
                         net (fo=13, routed)          0.587     9.420    design_1_i/hw0_0/inst/sampleCnt[4]_i_2_n_0
    SLICE_X30Y168        FDRE                                         r  design_1_i/hw0_0/inst/sampleCnt_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.405     4.857    design_1_i/hw0_0/inst/clk160m
    SLICE_X30Y168        FDRE                                         r  design_1_i/hw0_0/inst/sampleCnt_reg[0]_rep__0/C
                         clock pessimism             -0.609     4.248    
                         clock uncertainty           -0.181     4.067    
    SLICE_X30Y168        FDRE (Setup_fdre_C_CE)      -0.136     3.931    design_1_i/hw0_0/inst/sampleCnt_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                          3.931    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                 -5.489    

Slack (VIOLATED) :        -5.489ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[15][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/sampleCnt_reg[1]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        6.230ns  (logic 1.446ns (23.209%)  route 4.784ns (76.791%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 4.857 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.811ns = ( 3.189 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     7.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278     0.146 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439     1.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.665 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.524     3.189    design_1_i/hw0_0/inst/ramClk
    SLICE_X32Y167        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[15][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y167        FDRE (Prop_fdre_C_Q)         0.379     3.568 r  design_1_i/hw0_0/inst/mem_reg[15][9]/Q
                         net (fo=3, routed)           1.797     5.366    design_1_i/hw0_0/inst/mem_reg_n_0_[15][9]
    SLICE_X34Y167        LUT6 (Prop_lut6_I0_O)        0.105     5.471 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_40/O
                         net (fo=1, routed)           0.000     5.471    design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_40_n_0
    SLICE_X34Y167        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     5.785 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.785    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26_n_0
    SLICE_X34Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.885 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.885    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13_n_0
    SLICE_X34Y169        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     6.076 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_3/CO[2]
                         net (fo=10, routed)          1.320     7.396    design_1_i/hw0_0/inst/p_1_in
    SLICE_X25Y178        LUT6 (Prop_lut6_I5_O)        0.252     7.648 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_1/O
                         net (fo=1516, routed)        1.080     8.728    design_1_i/hw0_0/inst/wg_sampleEnd
    SLICE_X32Y174        LUT5 (Prop_lut5_I4_O)        0.105     8.833 r  design_1_i/hw0_0/inst/sampleCnt[4]_i_2/O
                         net (fo=13, routed)          0.587     9.420    design_1_i/hw0_0/inst/sampleCnt[4]_i_2_n_0
    SLICE_X30Y168        FDRE                                         r  design_1_i/hw0_0/inst/sampleCnt_reg[1]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.405     4.857    design_1_i/hw0_0/inst/clk160m
    SLICE_X30Y168        FDRE                                         r  design_1_i/hw0_0/inst/sampleCnt_reg[1]_rep__0/C
                         clock pessimism             -0.609     4.248    
                         clock uncertainty           -0.181     4.067    
    SLICE_X30Y168        FDRE (Setup_fdre_C_CE)      -0.136     3.931    design_1_i/hw0_0/inst/sampleCnt_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                          3.931    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                 -5.489    

Slack (VIOLATED) :        -5.489ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[15][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/sampleCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        6.230ns  (logic 1.446ns (23.209%)  route 4.784ns (76.791%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 4.857 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.811ns = ( 3.189 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     7.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278     0.146 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439     1.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.665 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.524     3.189    design_1_i/hw0_0/inst/ramClk
    SLICE_X32Y167        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[15][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y167        FDRE (Prop_fdre_C_Q)         0.379     3.568 r  design_1_i/hw0_0/inst/mem_reg[15][9]/Q
                         net (fo=3, routed)           1.797     5.366    design_1_i/hw0_0/inst/mem_reg_n_0_[15][9]
    SLICE_X34Y167        LUT6 (Prop_lut6_I0_O)        0.105     5.471 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_40/O
                         net (fo=1, routed)           0.000     5.471    design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_40_n_0
    SLICE_X34Y167        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     5.785 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.785    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_26_n_0
    SLICE_X34Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.885 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.885    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13_n_0
    SLICE_X34Y169        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     6.076 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_3/CO[2]
                         net (fo=10, routed)          1.320     7.396    design_1_i/hw0_0/inst/p_1_in
    SLICE_X25Y178        LUT6 (Prop_lut6_I5_O)        0.252     7.648 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_1/O
                         net (fo=1516, routed)        1.080     8.728    design_1_i/hw0_0/inst/wg_sampleEnd
    SLICE_X32Y174        LUT5 (Prop_lut5_I4_O)        0.105     8.833 r  design_1_i/hw0_0/inst/sampleCnt[4]_i_2/O
                         net (fo=13, routed)          0.587     9.420    design_1_i/hw0_0/inst/sampleCnt[4]_i_2_n_0
    SLICE_X30Y168        FDRE                                         r  design_1_i/hw0_0/inst/sampleCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.405     4.857    design_1_i/hw0_0/inst/clk160m
    SLICE_X30Y168        FDRE                                         r  design_1_i/hw0_0/inst/sampleCnt_reg[2]/C
                         clock pessimism             -0.609     4.248    
                         clock uncertainty           -0.181     4.067    
    SLICE_X30Y168        FDRE (Setup_fdre_C_CE)      -0.136     3.931    design_1_i/hw0_0/inst/sampleCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.931    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                 -5.489    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[33][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.141ns (22.076%)  route 0.498ns (77.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.180ns
    Source Clock Delay      (SCD):    -0.223ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.651    -0.223    design_1_i/hw0_0/inst/ramClk
    SLICE_X13Y161        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[33][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y161        FDRE (Prop_fdre_C_Q)         0.141    -0.082 r  design_1_i/hw0_0/inst/mem_reg[33][11]/Q
                         net (fo=2, routed)           0.498     0.415    design_1_i/hw0_0/inst/mem_reg_n_0_[33][11]
    SLICE_X3Y162         FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.955     0.180    design_1_i/hw0_0/inst/clk160m
    SLICE_X3Y162         FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[1][11]/C
                         clock pessimism             -0.051     0.129    
                         clock uncertainty            0.181     0.311    
    SLICE_X3Y162         FDRE (Hold_fdre_C_D)         0.047     0.358    design_1_i/hw0_0/inst/pusleGenDatas_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[55][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[23][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.164ns (26.485%)  route 0.455ns (73.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.147ns
    Source Clock Delay      (SCD):    -0.222ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.652    -0.222    design_1_i/hw0_0/inst/ramClk
    SLICE_X10Y159        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[55][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y159        FDRE (Prop_fdre_C_Q)         0.164    -0.058 r  design_1_i/hw0_0/inst/mem_reg[55][15]/Q
                         net (fo=2, routed)           0.455     0.397    design_1_i/hw0_0/inst/mem_reg_n_0_[55][15]
    SLICE_X9Y165         FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[23][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.922     0.147    design_1_i/hw0_0/inst/clk160m
    SLICE_X9Y165         FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[23][15]/C
                         clock pessimism             -0.051     0.096    
                         clock uncertainty            0.181     0.278    
    SLICE_X9Y165         FDRE (Hold_fdre_C_D)         0.060     0.338    design_1_i/hw0_0/inst/pusleGenDatas_reg[23][15]
  -------------------------------------------------------------------
                         required time                         -0.338    
                         arrival time                           0.397    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[82][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[50][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.141ns (22.149%)  route 0.496ns (77.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.147ns
    Source Clock Delay      (SCD):    -0.226ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.648    -0.226    design_1_i/hw0_0/inst/ramClk
    SLICE_X23Y164        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[82][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y164        FDRE (Prop_fdre_C_Q)         0.141    -0.085 r  design_1_i/hw0_0/inst/mem_reg[82][11]/Q
                         net (fo=2, routed)           0.496     0.410    design_1_i/hw0_0/inst/mem_reg_n_0_[82][11]
    SLICE_X37Y158        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[50][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.922     0.147    design_1_i/hw0_0/inst/clk160m
    SLICE_X37Y158        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[50][11]/C
                         clock pessimism             -0.051     0.096    
                         clock uncertainty            0.181     0.278    
    SLICE_X37Y158        FDRE (Hold_fdre_C_D)         0.072     0.350    design_1_i/hw0_0/inst/pusleGenDatas_reg[50][11]
  -------------------------------------------------------------------
                         required time                         -0.350    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[88][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[56][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.141ns (22.184%)  route 0.495ns (77.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.147ns
    Source Clock Delay      (SCD):    -0.226ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.648    -0.226    design_1_i/hw0_0/inst/ramClk
    SLICE_X21Y163        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[88][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y163        FDRE (Prop_fdre_C_Q)         0.141    -0.085 r  design_1_i/hw0_0/inst/mem_reg[88][13]/Q
                         net (fo=2, routed)           0.495     0.409    design_1_i/hw0_0/inst/mem_reg_n_0_[88][13]
    SLICE_X26Y164        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[56][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.922     0.147    design_1_i/hw0_0/inst/clk160m
    SLICE_X26Y164        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[56][13]/C
                         clock pessimism             -0.051     0.096    
                         clock uncertainty            0.181     0.278    
    SLICE_X26Y164        FDRE (Hold_fdre_C_D)         0.071     0.349    design_1_i/hw0_0/inst/pusleGenDatas_reg[56][13]
  -------------------------------------------------------------------
                         required time                         -0.349    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[76][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[44][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.164ns (25.330%)  route 0.483ns (74.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.136ns
    Source Clock Delay      (SCD):    -0.243ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.631    -0.243    design_1_i/hw0_0/inst/ramClk
    SLICE_X46Y174        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[76][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y174        FDRE (Prop_fdre_C_Q)         0.164    -0.079 r  design_1_i/hw0_0/inst/mem_reg[76][16]/Q
                         net (fo=2, routed)           0.483     0.404    design_1_i/hw0_0/inst/mem_reg_n_0_[76][16]
    SLICE_X45Y180        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[44][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.911     0.136    design_1_i/hw0_0/inst/clk160m
    SLICE_X45Y180        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[44][16]/C
                         clock pessimism             -0.051     0.085    
                         clock uncertainty            0.181     0.267    
    SLICE_X45Y180        FDRE (Hold_fdre_C_D)         0.076     0.343    design_1_i/hw0_0/inst/pusleGenDatas_reg[44][16]
  -------------------------------------------------------------------
                         required time                         -0.343    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[50][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[18][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.128ns (22.828%)  route 0.433ns (77.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.142ns
    Source Clock Delay      (SCD):    -0.232ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.642    -0.232    design_1_i/hw0_0/inst/ramClk
    SLICE_X41Y163        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[50][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y163        FDRE (Prop_fdre_C_Q)         0.128    -0.104 r  design_1_i/hw0_0/inst/mem_reg[50][22]/Q
                         net (fo=2, routed)           0.433     0.328    design_1_i/hw0_0/inst/mem_reg_n_0_[50][22]
    SLICE_X43Y162        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[18][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.917     0.142    design_1_i/hw0_0/inst/clk160m
    SLICE_X43Y162        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[18][22]/C
                         clock pessimism             -0.051     0.091    
                         clock uncertainty            0.181     0.273    
    SLICE_X43Y162        FDRE (Hold_fdre_C_D)        -0.006     0.267    design_1_i/hw0_0/inst/pusleGenDatas_reg[18][22]
  -------------------------------------------------------------------
                         required time                         -0.267    
                         arrival time                           0.328    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[84][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[52][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.128ns (21.700%)  route 0.462ns (78.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.152ns
    Source Clock Delay      (SCD):    -0.226ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.648    -0.226    design_1_i/hw0_0/inst/ramClk
    SLICE_X22Y164        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[84][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y164        FDRE (Prop_fdre_C_Q)         0.128    -0.098 r  design_1_i/hw0_0/inst/mem_reg[84][9]/Q
                         net (fo=2, routed)           0.462     0.364    design_1_i/hw0_0/inst/mem_reg_n_0_[84][9]
    SLICE_X21Y159        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[52][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.927     0.152    design_1_i/hw0_0/inst/clk160m
    SLICE_X21Y159        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[52][9]/C
                         clock pessimism             -0.051     0.101    
                         clock uncertainty            0.181     0.283    
    SLICE_X21Y159        FDRE (Hold_fdre_C_D)         0.019     0.302    design_1_i/hw0_0/inst/pusleGenDatas_reg[52][9]
  -------------------------------------------------------------------
                         required time                         -0.302    
                         arrival time                           0.364    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[48][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[16][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.141ns (22.893%)  route 0.475ns (77.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.183ns
    Source Clock Delay      (SCD):    -0.194ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.680    -0.194    design_1_i/hw0_0/inst/ramClk
    SLICE_X7Y192         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[48][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y192         FDRE (Prop_fdre_C_Q)         0.141    -0.053 r  design_1_i/hw0_0/inst/mem_reg[48][0]/Q
                         net (fo=2, routed)           0.475     0.422    design_1_i/hw0_0/inst/mem_reg_n_0_[48][0]
    SLICE_X5Y194         FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[16][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.958     0.183    design_1_i/hw0_0/inst/clk160m
    SLICE_X5Y194         FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[16][0]/C
                         clock pessimism             -0.051     0.132    
                         clock uncertainty            0.181     0.314    
    SLICE_X5Y194         FDRE (Hold_fdre_C_D)         0.046     0.360    design_1_i/hw0_0/inst/pusleGenDatas_reg[16][0]
  -------------------------------------------------------------------
                         required time                         -0.360    
                         arrival time                           0.422    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[90][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[58][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.128ns (21.732%)  route 0.461ns (78.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.151ns
    Source Clock Delay      (SCD):    -0.226ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.648    -0.226    design_1_i/hw0_0/inst/ramClk
    SLICE_X28Y161        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[90][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y161        FDRE (Prop_fdre_C_Q)         0.128    -0.098 r  design_1_i/hw0_0/inst/mem_reg[90][15]/Q
                         net (fo=2, routed)           0.461     0.363    design_1_i/hw0_0/inst/mem_reg_n_0_[90][15]
    SLICE_X23Y161        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.926     0.151    design_1_i/hw0_0/inst/clk160m
    SLICE_X23Y161        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][15]/C
                         clock pessimism             -0.051     0.100    
                         clock uncertainty            0.181     0.282    
    SLICE_X23Y161        FDRE (Hold_fdre_C_D)         0.019     0.301    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][15]
  -------------------------------------------------------------------
                         required time                         -0.301    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[84][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[52][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.128ns (21.763%)  route 0.460ns (78.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.150ns
    Source Clock Delay      (SCD):    -0.226ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.648    -0.226    design_1_i/hw0_0/inst/ramClk
    SLICE_X22Y164        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[84][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y164        FDRE (Prop_fdre_C_Q)         0.128    -0.098 r  design_1_i/hw0_0/inst/mem_reg[84][15]/Q
                         net (fo=2, routed)           0.460     0.362    design_1_i/hw0_0/inst/mem_reg_n_0_[84][15]
    SLICE_X24Y161        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[52][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.925     0.150    design_1_i/hw0_0/inst/clk160m
    SLICE_X24Y161        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[52][15]/C
                         clock pessimism             -0.051     0.099    
                         clock uncertainty            0.181     0.281    
    SLICE_X24Y161        FDRE (Hold_fdre_C_D)         0.019     0.300    design_1_i/hw0_0/inst/pusleGenDatas_reg[52][15]
  -------------------------------------------------------------------
                         required time                         -0.300    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.062    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpInA[7]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.273ns  (logic 0.914ns (17.327%)  route 4.359ns (82.673%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N5                                                0.000     0.000 r  gpInA[7] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[7]
    N5                   IBUF (Prop_ibuf_I_O)         0.914     0.914 r  gpInA_IBUF[7]_inst/O
                         net (fo=1, routed)           4.359     5.273    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X4Y10          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.481    -1.317    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X4Y10          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uartIpcRx2
                            (input port)
  Destination:            design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.252ns  (logic 0.910ns (17.333%)  route 4.342ns (82.667%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  uartIpcRx2 (IN)
                         net (fo=0)                   0.000     0.000    uartIpcRx2
    P6                   IBUF (Prop_ibuf_I_O)         0.910     0.910 r  uartIpcRx2_IBUF_inst/O
                         net (fo=1, routed)           4.342     5.252    design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X1Y14          FDRE                                         r  design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.479    -1.319    design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X1Y14          FDRE                                         r  design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[6]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.939ns  (logic 0.861ns (17.432%)  route 4.078ns (82.568%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L6                                                0.000     0.000 r  gpInA[6] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[6]
    L6                   IBUF (Prop_ibuf_I_O)         0.861     0.861 r  gpInA_IBUF[6]_inst/O
                         net (fo=1, routed)           4.078     4.939    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X16Y14         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.410    -1.388    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X16Y14         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uartIpcRxH
                            (input port)
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.850ns  (logic 0.912ns (18.799%)  route 3.939ns (81.201%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M5                                                0.000     0.000 r  uartIpcRxH (IN)
                         net (fo=0)                   0.000     0.000    uartIpcRxH
    M5                   IBUF (Prop_ibuf_I_O)         0.912     0.912 r  uartIpcRxH_IBUF_inst/O
                         net (fo=1, routed)           3.939     4.850    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X1Y14          FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.479    -1.319    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X1Y14          FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[2]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.836ns  (logic 1.233ns (25.486%)  route 3.604ns (74.514%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  gpInA[2] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[2]
    J16                  IBUF (Prop_ibuf_I_O)         1.233     1.233 r  gpInA_IBUF[2]_inst/O
                         net (fo=1, routed)           3.604     4.836    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X0Y12          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.481    -1.317    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y12          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[5]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.531ns  (logic 1.272ns (28.071%)  route 3.259ns (71.929%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  gpInA[5] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[5]
    H18                  IBUF (Prop_ibuf_I_O)         1.272     1.272 r  gpInA_IBUF[5]_inst/O
                         net (fo=1, routed)           3.259     4.531    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X0Y12          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.481    -1.317    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y12          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[3]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.357ns  (logic 1.280ns (29.388%)  route 3.077ns (70.612%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  gpInA[3] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[3]
    K18                  IBUF (Prop_ibuf_I_O)         1.280     1.280 r  gpInA_IBUF[3]_inst/O
                         net (fo=1, routed)           3.077     4.357    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X0Y13          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.480    -1.318    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y13          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[4]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.216ns  (logic 1.292ns (30.653%)  route 2.923ns (69.347%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  gpInA[4] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[4]
    K16                  IBUF (Prop_ibuf_I_O)         1.292     1.292 r  gpInA_IBUF[4]_inst/O
                         net (fo=1, routed)           2.923     4.216    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X1Y12          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.481    -1.317    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X1Y12          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rs485Ro
                            (input port)
  Destination:            design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.936ns  (logic 1.328ns (33.729%)  route 2.609ns (66.271%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  rs485Ro (IN)
                         net (fo=0)                   0.000     0.000    rs485Ro
    W17                  IBUF (Prop_ibuf_I_O)         1.328     1.328 r  rs485Ro_IBUF_inst/O
                         net (fo=1, routed)           2.609     3.936    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X1Y2           FDRE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.484    -1.314    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X1Y2           FDRE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[1]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.932ns  (logic 1.341ns (45.742%)  route 1.591ns (54.258%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB16                                              0.000     0.000 r  gpInA[1] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[1]
    AB16                 IBUF (Prop_ibuf_I_O)         1.341     1.341 r  gpInA_IBUF[1]_inst/O
                         net (fo=1, routed)           1.591     2.932    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X0Y15          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.478    -1.320    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y15          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpInA[0]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.224ns  (logic 0.480ns (39.233%)  route 0.744ns (60.767%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.165ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB15                                              0.000     0.000 r  gpInA[0] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[0]
    AB15                 IBUF (Prop_ibuf_I_O)         0.480     0.480 r  gpInA_IBUF[0]_inst/O
                         net (fo=1, routed)           0.744     1.224    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X0Y13          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.940     0.165    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y13          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[1]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.270ns  (logic 0.485ns (38.208%)  route 0.785ns (61.792%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.164ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB16                                              0.000     0.000 r  gpInA[1] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[1]
    AB16                 IBUF (Prop_ibuf_I_O)         0.485     0.485 r  gpInA_IBUF[1]_inst/O
                         net (fo=1, routed)           0.785     1.270    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X0Y15          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.939     0.164    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y15          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rs485Ro
                            (input port)
  Destination:            design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.766ns  (logic 0.472ns (26.715%)  route 1.295ns (73.285%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.171ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  rs485Ro (IN)
                         net (fo=0)                   0.000     0.000    rs485Ro
    W17                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  rs485Ro_IBUF_inst/O
                         net (fo=1, routed)           1.295     1.766    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X1Y2           FDRE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.946     0.171    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X1Y2           FDRE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[4]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.933ns  (logic 0.437ns (22.597%)  route 1.496ns (77.403%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.166ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  gpInA[4] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[4]
    K16                  IBUF (Prop_ibuf_I_O)         0.437     0.437 r  gpInA_IBUF[4]_inst/O
                         net (fo=1, routed)           1.496     1.933    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X1Y12          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.941     0.166    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X1Y12          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[3]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.950ns  (logic 0.425ns (21.807%)  route 1.525ns (78.193%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.165ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  gpInA[3] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[3]
    K18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  gpInA_IBUF[3]_inst/O
                         net (fo=1, routed)           1.525     1.950    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X0Y13          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.940     0.165    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y13          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[5]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.031ns  (logic 0.417ns (20.521%)  route 1.614ns (79.479%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.166ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  gpInA[5] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[5]
    H18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  gpInA_IBUF[5]_inst/O
                         net (fo=1, routed)           1.614     2.031    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X0Y12          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.941     0.166    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y12          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[2]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.146ns  (logic 0.378ns (17.601%)  route 1.769ns (82.399%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.166ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  gpInA[2] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[2]
    J16                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  gpInA_IBUF[2]_inst/O
                         net (fo=1, routed)           1.769     2.146    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X0Y12          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.941     0.166    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y12          FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uartIpcRxH
                            (input port)
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.147ns  (logic 0.209ns (9.712%)  route 1.939ns (90.288%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.165ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M5                                                0.000     0.000 r  uartIpcRxH (IN)
                         net (fo=0)                   0.000     0.000    uartIpcRxH
    M5                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  uartIpcRxH_IBUF_inst/O
                         net (fo=1, routed)           1.939     2.147    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X1Y14          FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.940     0.165    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X1Y14          FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[6]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.221ns  (logic 0.158ns (7.126%)  route 2.062ns (92.874%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.134ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L6                                                0.000     0.000 r  gpInA[6] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[6]
    L6                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  gpInA_IBUF[6]_inst/O
                         net (fo=1, routed)           2.062     2.221    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X16Y14         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.909     0.134    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X16Y14         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uartIpcRx2
                            (input port)
  Destination:            design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.411ns  (logic 0.207ns (8.588%)  route 2.204ns (91.412%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.165ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  uartIpcRx2 (IN)
                         net (fo=0)                   0.000     0.000    uartIpcRx2
    P6                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  uartIpcRx2_IBUF_inst/O
                         net (fo=1, routed)           2.204     2.411    design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X1Y14          FDRE                                         r  design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.940     0.165    design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X1Y14          FDRE                                         r  design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.977ns  (logic 0.306ns (31.315%)  route 0.671ns (68.685%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    0.168ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.943     0.168    design_1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X6Y9           FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.184     0.352 r  design_1_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.241     0.592    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X3Y9           LUT2 (Prop_lut2_I0_O)        0.122     0.714 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.430     1.145    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X3Y15          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.664    -0.210    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X3Y15          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.479ns  (logic 0.505ns (34.141%)  route 0.974ns (65.859%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.741ns
    Source Clock Delay      (SCD):    -1.316ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.482    -1.316    design_1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X6Y9           FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.319    -0.997 r  design_1_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.387    -0.610    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X3Y9           LUT2 (Prop_lut2_I0_O)        0.186    -0.424 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.587     0.163    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X3Y15          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.594    -1.741    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X3Y15          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Max Delay            92 Endpoints
Min Delay            92 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.268ns  (logic 2.898ns (55.014%)  route 2.370ns (44.986%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.527     3.159    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X34Y0          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y0          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.332     4.491 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.454     4.944    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X33Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.704     5.648 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.648    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.746 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.746    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     5.991 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.803     6.794    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X22Y3          LUT3 (Prop_lut3_I1_O)        0.309     7.103 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.671     7.774    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X24Y3          LUT6 (Prop_lut6_I4_O)        0.105     7.879 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.442     8.322    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_dbg_pc_hit_i027_out
    SLICE_X27Y1          LUT6 (Prop_lut6_I4_O)        0.105     8.427 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_i_i_1/O
                         net (fo=1, routed)           0.000     8.427    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1
    SLICE_X27Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.413    -1.385    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X27Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.267ns  (logic 2.898ns (55.024%)  route 2.369ns (44.976%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.527     3.159    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X34Y0          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y0          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.332     4.491 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.454     4.944    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X33Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.704     5.648 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.648    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.746 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.746    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     5.991 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.803     6.794    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X22Y3          LUT3 (Prop_lut3_I1_O)        0.309     7.103 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.671     7.774    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X24Y3          LUT6 (Prop_lut6_I4_O)        0.105     7.879 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.441     8.321    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i027_out
    SLICE_X27Y1          LUT6 (Prop_lut6_I5_O)        0.105     8.426 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1/O
                         net (fo=1, routed)           0.000     8.426    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1_n_0
    SLICE_X27Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.413    -1.385    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X27Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.096ns  (logic 0.967ns (31.238%)  route 2.129ns (68.762%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.523     3.155    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDRE (Prop_fdre_C_Q)         0.379     3.534 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/Q
                         net (fo=2, routed)           0.810     4.344    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X49Y3          LUT5 (Prop_lut5_I1_O)        0.115     4.459 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           1.318     5.778    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[8]
    SLICE_X21Y7          LUT3 (Prop_lut3_I2_O)        0.267     6.045 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__16/O
                         net (fo=1, routed)           0.000     6.045    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7/I131_out
    SLICE_X21Y7          MUXF7 (Prop_muxf7_I1_O)      0.206     6.251 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.251    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/of_instr_ii_8
    SLICE_X21Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.414    -1.384    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Clk
    SLICE_X21Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[34].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.078ns  (logic 1.087ns (35.311%)  route 1.991ns (64.689%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.523     3.155    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDRE (Prop_fdre_C_Q)         0.348     3.503 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/Q
                         net (fo=2, routed)           0.937     4.440    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X46Y4          LUT5 (Prop_lut5_I1_O)        0.250     4.690 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           1.054     5.744    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[25]
    SLICE_X18Y4          LUT3 (Prop_lut3_I2_O)        0.283     6.027 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__82/O
                         net (fo=1, routed)           0.000     6.027    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7/I1143_out
    SLICE_X18Y4          MUXF7 (Prop_muxf7_I1_O)      0.206     6.233 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.233    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/of_instr_ii_36
    SLICE_X18Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.415    -1.383    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Clk
    SLICE_X18Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[6].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][32]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.043ns  (logic 0.761ns (25.012%)  route 2.282ns (74.988%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -4.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns
    Source Clock Delay      (SCD):    3.157ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.525     3.157    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y11         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.379     3.536 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/Q
                         net (fo=2, routed)           0.914     4.450    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X25Y13         LUT5 (Prop_lut5_I1_O)        0.115     4.565 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.774     5.339    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native_3[0]
    SLICE_X34Y5          LUT3 (Prop_lut3_I2_O)        0.267     5.606 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/ibuffer_reg[2][32]_srl3_i_1/O
                         net (fo=1, routed)           0.593     6.199    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[10]
    SLICE_X34Y10         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][32]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.406    -1.392    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X34Y10         SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][32]_srl3/CLK

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.977ns  (logic 0.951ns (31.942%)  route 2.026ns (68.058%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.523     3.155    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDRE (Prop_fdre_C_Q)         0.379     3.534 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/Q
                         net (fo=2, routed)           0.780     4.314    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X49Y3          LUT5 (Prop_lut5_I1_O)        0.115     4.429 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           1.246     5.675    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[7]
    SLICE_X25Y0          LUT3 (Prop_lut3_I2_O)        0.275     5.950 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__14/O
                         net (fo=1, routed)           0.000     5.950    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7/I127_out
    SLICE_X25Y0          MUXF7 (Prop_muxf7_I1_O)      0.182     6.132 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.132    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/of_instr_ii_7
    SLICE_X25Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.413    -1.385    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Clk
    SLICE_X25Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[39].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.926ns  (logic 0.795ns (27.166%)  route 2.131ns (72.834%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -4.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns
    Source Clock Delay      (SCD):    3.165ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.533     3.165    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y2          FDRE (Prop_fdre_C_Q)         0.379     3.544 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/Q
                         net (fo=2, routed)           0.858     4.402    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X22Y4          LUT6 (Prop_lut6_I3_O)        0.105     4.507 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           1.273     5.780    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[3]
    SLICE_X21Y8          LUT3 (Prop_lut3_I2_O)        0.105     5.885 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__6/O
                         net (fo=1, routed)           0.000     5.885    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7/I111_out
    SLICE_X21Y8          MUXF7 (Prop_muxf7_I1_O)      0.206     6.091 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.091    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[39].Gen_Instr_DFF/of_instr_ii_3
    SLICE_X21Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[39].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.413    -1.385    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[39].Gen_Instr_DFF/Clk
    SLICE_X21Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[39].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.864ns  (logic 0.964ns (33.658%)  route 1.900ns (66.342%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.523     3.155    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDRE (Prop_fdre_C_Q)         0.379     3.534 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/Q
                         net (fo=2, routed)           0.915     4.449    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X46Y2          LUT5 (Prop_lut5_I1_O)        0.115     4.564 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.985     5.549    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[6]
    SLICE_X23Y8          LUT3 (Prop_lut3_I2_O)        0.264     5.813 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__12/O
                         net (fo=1, routed)           0.000     5.813    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7/I123_out
    SLICE_X23Y8          MUXF7 (Prop_muxf7_I1_O)      0.206     6.019 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.019    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/of_instr_ii_6
    SLICE_X23Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.413    -1.385    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/Clk
    SLICE_X23Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.833ns  (logic 2.379ns (83.988%)  route 0.454ns (16.012%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -4.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.527     3.159    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X34Y0          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y0          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.332     4.491 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.454     4.944    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X33Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.704     5.648 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.648    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.746 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.746    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     5.991 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     5.991    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1
    SLICE_X33Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.409    -1.389    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X33Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.800ns  (logic 1.029ns (36.751%)  route 1.771ns (63.249%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns
    Source Clock Delay      (SCD):    3.150ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.518     3.150    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X46Y12         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y12         FDRE (Prop_fdre_C_Q)         0.433     3.583 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/Q
                         net (fo=2, routed)           1.085     4.668    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X25Y13         LUT5 (Prop_lut5_I1_O)        0.115     4.783 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           0.686     5.469    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[27]
    SLICE_X25Y0          LUT3 (Prop_lut3_I2_O)        0.275     5.744 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__84/O
                         net (fo=1, routed)           0.000     5.744    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7/I1151_out
    SLICE_X25Y0          MUXF7 (Prop_muxf7_I1_O)      0.206     5.950 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     5.950    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/of_instr_ii_38
    SLICE_X25Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.413    -1.385    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Clk
    SLICE_X25Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.637%)  route 0.195ns (60.363%))
  Logic Levels:           0  
  Clock Path Skew:        -1.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.139ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.639     1.368    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.128     1.496 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/Q
                         net (fo=1, routed)           0.195     1.691    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X17Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.914     0.139    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X17Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.887%)  route 0.219ns (63.113%))
  Logic Levels:           0  
  Clock Path Skew:        -1.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.171ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.669     1.398    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X1Y1           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.128     1.526 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/Q
                         net (fo=1, routed)           0.219     1.745    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_rst
    SLICE_X3Y1           FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.946     0.171    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y1           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.414ns  (logic 0.128ns (30.901%)  route 0.286ns (69.099%))
  Logic Levels:           0  
  Clock Path Skew:        -1.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.139ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.639     1.368    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.128     1.496 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/Q
                         net (fo=1, routed)           0.286     1.782    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1
    SLICE_X17Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.914     0.139    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X17Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][25]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.540ns  (logic 0.227ns (42.051%)  route 0.313ns (57.949%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.132ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.633     1.362    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X44Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y1          FDRE (Prop_fdre_C_Q)         0.128     1.490 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/Q
                         net (fo=2, routed)           0.204     1.694    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X44Y3          LUT6 (Prop_lut6_I3_O)        0.099     1.793 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.109     1.902    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[17]
    SLICE_X42Y3          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][25]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.907     0.132    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X42Y3          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][25]_srl3/CLK

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][29]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.904%)  route 0.363ns (66.096%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.132ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.630     1.359    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDRE (Prop_fdre_C_Q)         0.141     1.500 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/Q
                         net (fo=2, routed)           0.193     1.693    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X49Y3          LUT6 (Prop_lut6_I3_O)        0.045     1.738 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.170     1.908    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[13]
    SLICE_X42Y3          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][29]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.907     0.132    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X42Y3          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][29]_srl3/CLK

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][31]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.598ns  (logic 0.186ns (31.120%)  route 0.412ns (68.880%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.132ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.630     1.359    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDRE (Prop_fdre_C_Q)         0.141     1.500 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/Q
                         net (fo=2, routed)           0.233     1.734    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X47Y3          LUT6 (Prop_lut6_I3_O)        0.045     1.779 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.178     1.957    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[11]
    SLICE_X42Y3          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][31]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.907     0.132    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X42Y3          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][31]_srl3/CLK

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][24]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.605ns  (logic 0.227ns (37.492%)  route 0.378ns (62.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.132ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.633     1.362    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y1          FDRE (Prop_fdre_C_Q)         0.128     1.490 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/Q
                         net (fo=2, routed)           0.202     1.692    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X46Y2          LUT6 (Prop_lut6_I3_O)        0.099     1.791 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.176     1.968    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[18]
    SLICE_X42Y3          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][24]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.907     0.132    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X42Y3          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][24]_srl3/CLK

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][28]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.626ns  (logic 0.186ns (29.691%)  route 0.440ns (70.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.132ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.630     1.359    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDRE (Prop_fdre_C_Q)         0.141     1.500 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/Q
                         net (fo=2, routed)           0.272     1.772    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X49Y3          LUT6 (Prop_lut6_I3_O)        0.045     1.817 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.168     1.986    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[14]
    SLICE_X42Y3          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][28]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.907     0.132    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X42Y3          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][28]_srl3/CLK

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[29].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.676ns  (logic 0.296ns (43.804%)  route 0.380ns (56.196%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.131ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.630     1.359    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDRE (Prop_fdre_C_Q)         0.141     1.500 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/Q
                         net (fo=2, routed)           0.193     1.693    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X49Y3          LUT6 (Prop_lut6_I3_O)        0.045     1.738 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.187     1.925    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[12]
    SLICE_X49Y1          LUT3 (Prop_lut3_I2_O)        0.045     1.970 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__69/O
                         net (fo=1, routed)           0.000     1.970    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7/I151_out
    SLICE_X49Y1          MUXF7 (Prop_muxf7_I1_O)      0.065     2.035 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     2.035    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[29].Gen_Instr_DFF/of_instr_ii_13
    SLICE_X49Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[29].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.906     0.131    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[29].Gen_Instr_DFF/Clk
    SLICE_X49Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[29].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][10]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.684ns  (logic 0.185ns (27.033%)  route 0.499ns (72.967%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.133ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.633     1.362    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X44Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y1          FDRE (Prop_fdre_C_Q)         0.141     1.503 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/Q
                         net (fo=2, routed)           0.280     1.783    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X44Y3          LUT5 (Prop_lut5_I1_O)        0.044     1.827 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           0.220     2.046    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[22]
    SLICE_X38Y3          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][10]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.908     0.133    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X38Y3          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][10]_srl3/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.098ns  (logic 0.538ns (48.992%)  route 0.560ns (51.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.602     3.117    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X2Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.433     3.550 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.328     3.878    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/mb_debug_sys_rst
    SLICE_X1Y0           LUT2 (Prop_lut2_I0_O)        0.105     3.983 r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.232     4.215    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X1Y2           FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.484    -1.314    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X1Y2           FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.062ns  (logic 1.721ns (42.367%)  route 2.341ns (57.633%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.531     3.046    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X24Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y1          FDRE (Prop_fdre_C_Q)         0.379     3.425 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.425     3.850    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     4.330 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.330    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.428 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.428    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     4.673 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.803     5.476    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X22Y3          LUT3 (Prop_lut3_I1_O)        0.309     5.785 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.671     6.456    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X24Y3          LUT6 (Prop_lut6_I4_O)        0.105     6.561 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.442     7.003    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_dbg_pc_hit_i027_out
    SLICE_X27Y1          LUT6 (Prop_lut6_I4_O)        0.105     7.108 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_i_i_1/O
                         net (fo=1, routed)           0.000     7.108    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1
    SLICE_X27Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.413    -1.385    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X27Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.061ns  (logic 1.721ns (42.377%)  route 2.340ns (57.623%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.531     3.046    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X24Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y1          FDRE (Prop_fdre_C_Q)         0.379     3.425 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.425     3.850    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     4.330 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.330    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.428 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.428    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     4.673 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.803     5.476    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X22Y3          LUT3 (Prop_lut3_I1_O)        0.309     5.785 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.671     6.456    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X24Y3          LUT6 (Prop_lut6_I4_O)        0.105     6.561 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.441     7.002    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i027_out
    SLICE_X27Y1          LUT6 (Prop_lut6_I5_O)        0.105     7.107 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1/O
                         net (fo=1, routed)           0.000     7.107    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1_n_0
    SLICE_X27Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.413    -1.385    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X27Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.175ns  (logic 0.538ns (24.737%)  route 1.637ns (75.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.602     3.117    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X2Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.433     3.550 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.959     4.509    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Debug_Rst
    SLICE_X3Y9           LUT2 (Prop_lut2_I1_O)        0.105     4.614 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.677     5.292    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X3Y15          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.478    -1.320    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X3Y15          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.970ns  (logic 0.589ns (29.904%)  route 1.381ns (70.096%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -4.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.531     3.046    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X24Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y1          FDRE (Prop_fdre_C_Q)         0.379     3.425 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.825     4.250    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X21Y1          LUT6 (Prop_lut6_I0_O)        0.105     4.355 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2/O
                         net (fo=2, routed)           0.555     4.911    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2_n_0
    SLICE_X21Y1          LUT6 (Prop_lut6_I3_O)        0.105     5.016 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1/O
                         net (fo=1, routed)           0.000     5.016    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1_n_0
    SLICE_X21Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.414    -1.384    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X21Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.628ns  (logic 0.589ns (36.187%)  route 1.039ns (63.813%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.531     3.046    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X24Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y1          FDRE (Prop_fdre_C_Q)         0.379     3.425 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.825     4.250    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X21Y1          LUT6 (Prop_lut6_I0_O)        0.105     4.355 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2/O
                         net (fo=2, routed)           0.213     4.569    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2_n_0
    SLICE_X21Y1          LUT5 (Prop_lut5_I2_O)        0.105     4.674 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1/O
                         net (fo=1, routed)           0.000     4.674    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1_n_0
    SLICE_X21Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.414    -1.384    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X21Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.627ns  (logic 1.202ns (73.883%)  route 0.425ns (26.118%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -4.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.531     3.046    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X24Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y1          FDRE (Prop_fdre_C_Q)         0.379     3.425 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.425     3.850    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     4.330 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.330    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.428 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.428    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     4.673 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     4.673    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1
    SLICE_X33Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.409    -1.389    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X33Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.621ns  (logic 0.589ns (36.326%)  route 1.032ns (63.674%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.531     3.046    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X24Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y1          FDRE (Prop_fdre_C_Q)         0.379     3.425 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.807     4.232    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X22Y1          LUT5 (Prop_lut5_I4_O)        0.105     4.337 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_2/O
                         net (fo=1, routed)           0.225     4.562    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_stop_instr_fetch_nohalt124_out__0
    SLICE_X21Y1          LUT6 (Prop_lut6_I3_O)        0.105     4.667 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_1/O
                         net (fo=1, routed)           0.000     4.667    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_1_n_0
    SLICE_X21Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.414    -1.384    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X21Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.462ns  (logic 0.484ns (33.109%)  route 0.978ns (66.891%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.531     3.046    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X24Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y1          FDRE (Prop_fdre_C_Q)         0.379     3.425 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           0.978     4.403    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X39Y0          LUT5 (Prop_lut5_I1_O)        0.105     4.508 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1/O
                         net (fo=1, routed)           0.000     4.508    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1_n_0
    SLICE_X39Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.407    -1.391    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X39Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.267ns  (logic 0.484ns (38.211%)  route 0.783ns (61.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.531     3.046    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X24Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y1          FDRE (Prop_fdre_C_Q)         0.379     3.425 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=2, routed)           0.783     4.208    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_reg
    SLICE_X25Y4          LUT6 (Prop_lut6_I0_O)        0.105     4.313 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_i_1/O
                         net (fo=1, routed)           0.000     4.313    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg_0
    SLICE_X25Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.413    -1.385    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X25Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.453ns  (logic 0.209ns (46.123%)  route 0.244ns (53.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.171ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.669     1.341    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X2Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.164     1.505 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.137     1.642    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/mb_debug_sys_rst
    SLICE_X1Y0           LUT2 (Prop_lut2_I0_O)        0.045     1.687 r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.107     1.794    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X1Y2           FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.946     0.171    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X1Y2           FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.982%)  route 0.111ns (44.018%))
  Logic Levels:           0  
  Clock Path Skew:        -1.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.140ns
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.639     1.311    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X19Y2          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y2          FDCE (Prop_fdce_C_Q)         0.141     1.452 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/Q
                         net (fo=1, routed)           0.111     1.563    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X19Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.915     0.140    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Clk
    SLICE_X19Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.821%)  route 0.154ns (52.179%))
  Logic Levels:           0  
  Clock Path Skew:        -1.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.139ns
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.638     1.310    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X27Y2          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.141     1.451 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/Q
                         net (fo=1, routed)           0.154     1.605    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X24Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.914     0.139    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X24Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.779%)  route 0.160ns (53.221%))
  Logic Levels:           0  
  Clock Path Skew:        -1.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.140ns
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.639     1.311    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X19Y2          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y2          FDCE (Prop_fdce_C_Q)         0.141     1.452 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/Q
                         net (fo=1, routed)           0.160     1.613    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X19Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.915     0.140    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Clk
    SLICE_X19Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.153%)  route 0.229ns (61.847%))
  Logic Levels:           0  
  Clock Path Skew:        -1.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.133ns
    Source Clock Delay      (SCD):    1.308ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.636     1.308    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X35Y0          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDCE (Prop_fdce_C_Q)         0.141     1.449 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/Q
                         net (fo=1, routed)           0.229     1.678    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X43Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.908     0.133    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X43Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.794%)  route 0.220ns (54.206%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.140ns
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.638     1.310    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X24Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y1          FDRE (Prop_fdre_C_Q)         0.141     1.451 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.220     1.671    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X21Y1          LUT6 (Prop_lut6_I4_O)        0.045     1.716 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1/O
                         net (fo=1, routed)           0.000     1.716    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1_n_0
    SLICE_X21Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.915     0.140    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X21Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.828%)  route 0.276ns (66.172%))
  Logic Levels:           0  
  Clock Path Skew:        -1.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.139ns
    Source Clock Delay      (SCD):    1.308ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.636     1.308    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y3          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDCE (Prop_fdce_C_Q)         0.141     1.449 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/Q
                         net (fo=1, routed)           0.276     1.725    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X21Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.914     0.139    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X21Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.943%)  route 0.315ns (69.057%))
  Logic Levels:           0  
  Clock Path Skew:        -1.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.140ns
    Source Clock Delay      (SCD):    1.309ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.637     1.309    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y2          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDCE (Prop_fdce_C_Q)         0.141     1.450 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/Q
                         net (fo=1, routed)           0.315     1.765    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X19Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.915     0.140    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X19Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.513ns  (logic 0.186ns (36.277%)  route 0.327ns (63.723%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.134ns
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.638     1.310    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X24Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y1          FDRE (Prop_fdre_C_Q)         0.141     1.451 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/Q
                         net (fo=1, routed)           0.327     1.778    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[5]
    SLICE_X39Y0          LUT4 (Prop_lut4_I0_O)        0.045     1.823 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.823    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1_n_0
    SLICE_X39Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.909     0.134    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X39Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.528ns  (logic 0.186ns (35.250%)  route 0.342ns (64.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.138ns
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.638     1.310    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X24Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y1          FDRE (Prop_fdre_C_Q)         0.141     1.451 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=2, routed)           0.342     1.793    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_reg
    SLICE_X25Y4          LUT6 (Prop_lut6_I0_O)        0.045     1.838 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_i_1/O
                         net (fo=1, routed)           0.000     1.838    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg_0
    SLICE_X25Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.913     0.138    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X25Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay           148 Endpoints
Min Delay           148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.995ns  (logic 0.210ns (3.503%)  route 5.785ns (96.497%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          4.119     4.119    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X7Y3           LUT6 (Prop_lut6_I5_O)        0.105     4.224 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.097     5.321    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X15Y4          LUT3 (Prop_lut3_I2_O)        0.105     5.426 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.570     5.995    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X12Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.415     2.811    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X12Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.723ns  (logic 0.219ns (3.827%)  route 5.504ns (96.173%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          4.119     4.119    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X7Y3           LUT6 (Prop_lut6_I5_O)        0.105     4.224 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.385     5.609    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X17Y1          LUT4 (Prop_lut4_I2_O)        0.114     5.723 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000     5.723    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X17Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.415     2.811    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.714ns  (logic 0.210ns (3.675%)  route 5.504ns (96.325%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          4.119     4.119    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X7Y3           LUT6 (Prop_lut6_I5_O)        0.105     4.224 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.385     5.609    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X17Y1          LUT3 (Prop_lut3_I1_O)        0.105     5.714 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000     5.714    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X17Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.415     2.811    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.664ns  (logic 0.213ns (3.760%)  route 5.451ns (96.240%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          4.119     4.119    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X7Y3           LUT6 (Prop_lut6_I5_O)        0.105     4.224 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.332     5.556    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X18Y0          LUT5 (Prop_lut5_I3_O)        0.108     5.664 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000     5.664    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X18Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.415     2.811    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X18Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.661ns  (logic 0.210ns (3.709%)  route 5.451ns (96.291%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          4.119     4.119    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X7Y3           LUT6 (Prop_lut6_I5_O)        0.105     4.224 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.332     5.556    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X18Y0          LUT4 (Prop_lut4_I2_O)        0.105     5.661 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000     5.661    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X18Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.415     2.811    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X18Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.655ns  (logic 0.210ns (3.713%)  route 5.445ns (96.287%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          4.119     4.119    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X7Y3           LUT6 (Prop_lut6_I5_O)        0.105     4.224 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.327     5.550    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X17Y1          LUT6 (Prop_lut6_I4_O)        0.105     5.655 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000     5.655    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X17Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.415     2.811    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.512ns  (logic 0.210ns (3.810%)  route 5.302ns (96.190%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          4.119     4.119    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X7Y3           LUT6 (Prop_lut6_I5_O)        0.105     4.224 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.183     5.407    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X17Y1          LUT6 (Prop_lut6_I4_O)        0.105     5.512 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000     5.512    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X17Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.415     2.811    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X17Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.470ns  (logic 0.126ns (2.303%)  route 5.344ns (97.697%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          4.091     4.091    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X0Y1           LUT1 (Prop_lut1_I0_O)        0.126     4.217 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.Config_Reg[30]_i_1/O
                         net (fo=23, routed)          1.254     5.470    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X13Y10         FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.413     2.809    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X13Y10         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/PRE
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.470ns  (logic 0.126ns (2.303%)  route 5.344ns (97.697%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          4.091     4.091    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X0Y1           LUT1 (Prop_lut1_I0_O)        0.126     4.217 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.Config_Reg[30]_i_1/O
                         net (fo=23, routed)          1.254     5.470    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X13Y10         FDPE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.413     2.809    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X13Y10         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/PRE
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.470ns  (logic 0.126ns (2.303%)  route 5.344ns (97.697%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          4.091     4.091    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X0Y1           LUT1 (Prop_lut1_I0_O)        0.126     4.217 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.Config_Reg[30]_i_1/O
                         net (fo=23, routed)          1.254     5.470    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X13Y10         FDPE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.413     2.809    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X13Y10         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.204ns  (logic 0.000ns (0.000%)  route 1.204ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.204     1.204    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X23Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.913     1.769    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X23Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.204ns  (logic 0.000ns (0.000%)  route 1.204ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.204     1.204    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X23Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.913     1.769    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X23Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.204ns  (logic 0.000ns (0.000%)  route 1.204ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.204     1.204    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X23Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.913     1.769    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X23Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.204ns  (logic 0.000ns (0.000%)  route 1.204ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.204     1.204    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X23Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.913     1.769    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X23Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.204ns  (logic 0.000ns (0.000%)  route 1.204ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.204     1.204    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X23Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.913     1.769    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X23Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.204ns  (logic 0.000ns (0.000%)  route 1.204ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.204     1.204    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X23Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.913     1.769    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X23Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.204ns  (logic 0.000ns (0.000%)  route 1.204ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.204     1.204    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X23Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.913     1.769    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X23Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.204ns  (logic 0.000ns (0.000%)  route 1.204ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.204     1.204    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X23Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.913     1.769    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X23Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.313ns  (logic 0.000ns (0.000%)  route 1.313ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.313     1.313    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X20Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.915     1.771    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X20Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.313ns  (logic 0.000ns (0.000%)  route 1.313ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.313     1.313    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X20Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.915     1.771    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X20Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[19]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.711ns  (logic 0.160ns (9.352%)  route 1.551ns (90.648%))
  Logic Levels:           0  
  Clock Path Skew:        1.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.369ns
    Source Clock Delay      (SCD):    0.164ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.939     0.164    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X3Y15          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.160     0.324 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=731, routed)         1.551     1.875    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/reset_bool_for_rst
    SLICE_X15Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.640     1.369    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X15Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.680ns  (logic 0.842ns (50.118%)  route 0.838ns (49.882%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        1.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.367ns
    Source Clock Delay      (SCD):    0.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.912     0.137    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X26Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y7          FDRE (Prop_fdre_C_Q)         0.160     0.297 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           0.499     0.796    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[29]
    SLICE_X27Y2          LUT6 (Prop_lut6_I1_O)        0.124     0.920 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.920    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X27Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.203     1.123 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.123    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X27Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.172 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.172    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X27Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.221 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.221    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X27Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.100     1.321 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          0.339     1.660    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X23Y4          LUT5 (Prop_lut5_I0_O)        0.157     1.817 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/IFetch_INST_0/O
                         net (fo=1, routed)           0.000     1.817    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IFetch
    SLICE_X23Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.638     1.367    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X23Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.778ns  (logic 0.175ns (22.489%)  route 0.603ns (77.511%))
  Logic Levels:           0  
  Clock Path Skew:        1.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.367ns
    Source Clock Delay      (SCD):    0.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.913     0.138    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X24Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y6          FDRE (Prop_fdre_C_Q)         0.175     0.313 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[15]/Q
                         net (fo=1, routed)           0.603     0.916    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[15]
    SLICE_X20Y5          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.638     1.367    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X20Y5          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.521ns  (logic 0.175ns (33.608%)  route 0.346ns (66.392%))
  Logic Levels:           0  
  Clock Path Skew:        1.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.367ns
    Source Clock Delay      (SCD):    0.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.914     0.139    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X23Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.175     0.314 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[14]/Q
                         net (fo=1, routed)           0.346     0.659    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[14]
    SLICE_X23Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.638     1.367    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X23Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.514ns  (logic 0.175ns (34.044%)  route 0.339ns (65.956%))
  Logic Levels:           0  
  Clock Path Skew:        1.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.367ns
    Source Clock Delay      (SCD):    0.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.912     0.137    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X24Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y7          FDRE (Prop_fdre_C_Q)         0.175     0.312 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[8]/Q
                         net (fo=1, routed)           0.339     0.651    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[8]
    SLICE_X23Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.638     1.367    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X23Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg__0/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.466ns  (logic 0.175ns (37.520%)  route 0.291ns (62.480%))
  Logic Levels:           0  
  Clock Path Skew:        1.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns
    Source Clock Delay      (SCD):    0.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.914     0.139    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X20Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y4          FDRE (Prop_fdre_C_Q)         0.175     0.314 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[0]/Q
                         net (fo=1, routed)           0.291     0.605    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Raw
    SLICE_X17Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg__0/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.639     1.368    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Dbg_Clk
    SLICE_X17Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg__0/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.462ns  (logic 0.175ns (37.877%)  route 0.287ns (62.123%))
  Logic Levels:           0  
  Clock Path Skew:        1.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.367ns
    Source Clock Delay      (SCD):    0.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.913     0.138    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X24Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y6          FDRE (Prop_fdre_C_Q)         0.175     0.313 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[0]/Q
                         net (fo=1, routed)           0.287     0.600    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]
    SLICE_X19Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.638     1.367    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X19Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.459ns  (logic 0.175ns (38.128%)  route 0.284ns (61.872%))
  Logic Levels:           0  
  Clock Path Skew:        1.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.367ns
    Source Clock Delay      (SCD):    0.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.913     0.138    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X24Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y6          FDRE (Prop_fdre_C_Q)         0.175     0.313 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[13]/Q
                         net (fo=1, routed)           0.284     0.597    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[13]
    SLICE_X19Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.638     1.367    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X19Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.448ns  (logic 0.175ns (39.054%)  route 0.273ns (60.946%))
  Logic Levels:           0  
  Clock Path Skew:        1.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.367ns
    Source Clock Delay      (SCD):    0.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.912     0.137    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X24Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y7          FDRE (Prop_fdre_C_Q)         0.175     0.312 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[7]/Q
                         net (fo=1, routed)           0.273     0.585    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[7]
    SLICE_X23Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.638     1.367    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X23Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.444ns  (logic 0.175ns (39.405%)  route 0.269ns (60.595%))
  Logic Levels:           0  
  Clock Path Skew:        1.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.367ns
    Source Clock Delay      (SCD):    0.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.912     0.137    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X25Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y8          FDRE (Prop_fdre_C_Q)         0.175     0.312 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[5]/Q
                         net (fo=1, routed)           0.269     0.581    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[5]
    SLICE_X23Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.638     1.367    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X23Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.503ns  (logic 0.304ns (60.453%)  route 0.199ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        4.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.165ns
    Source Clock Delay      (SCD):    -1.383ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.415    -1.383    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X13Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.304    -1.079 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_reg/Q
                         net (fo=1, routed)           0.199    -0.880    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit
    SLICE_X15Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.533     3.165    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X15Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[18]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.517ns  (logic 0.304ns (58.751%)  route 0.213ns (41.249%))
  Logic Levels:           0  
  Clock Path Skew:        4.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.163ns
    Source Clock Delay      (SCD):    -1.384ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.414    -1.384    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X23Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.304    -1.080 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[9]/Q
                         net (fo=1, routed)           0.213    -0.866    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[9]
    SLICE_X23Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.531     3.163    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X23Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.520ns  (logic 0.304ns (58.441%)  route 0.216ns (41.559%))
  Logic Levels:           0  
  Clock Path Skew:        4.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.163ns
    Source Clock Delay      (SCD):    -1.385ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.413    -1.385    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X26Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y0          FDRE (Prop_fdre_C_Q)         0.304    -1.081 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[31]/Q
                         net (fo=1, routed)           0.216    -0.865    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[31]
    SLICE_X24Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.531     3.163    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X24Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[31]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.523ns  (logic 0.304ns (58.094%)  route 0.219ns (41.906%))
  Logic Levels:           0  
  Clock Path Skew:        4.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.163ns
    Source Clock Delay      (SCD):    -1.385ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.413    -1.385    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X26Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y0          FDRE (Prop_fdre_C_Q)         0.304    -1.081 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[29]/Q
                         net (fo=1, routed)           0.219    -0.862    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[29]
    SLICE_X24Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.531     3.163    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X24Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[29]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/executing_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.526ns  (logic 0.304ns (57.808%)  route 0.222ns (42.192%))
  Logic Levels:           0  
  Clock Path Skew:        4.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.165ns
    Source Clock Delay      (SCD):    -1.383ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.415    -1.383    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X19Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/executing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y4          FDRE (Prop_fdre_C_Q)         0.304    -1.079 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/executing_reg/Q
                         net (fo=2, routed)           0.222    -0.857    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_rd_reg[0]
    SLICE_X19Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.533     3.165    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X19Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.543ns  (logic 0.304ns (56.032%)  route 0.239ns (43.968%))
  Logic Levels:           0  
  Clock Path Skew:        4.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.163ns
    Source Clock Delay      (SCD):    -1.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.412    -1.386    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X25Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y8          FDRE (Prop_fdre_C_Q)         0.304    -1.082 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]/Q
                         net (fo=1, routed)           0.239    -0.843    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[2]
    SLICE_X23Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.531     3.163    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X23Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.543ns  (logic 0.304ns (56.032%)  route 0.239ns (43.968%))
  Logic Levels:           0  
  Clock Path Skew:        4.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.163ns
    Source Clock Delay      (SCD):    -1.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.412    -1.386    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X25Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y8          FDRE (Prop_fdre_C_Q)         0.304    -1.082 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/Q
                         net (fo=1, routed)           0.239    -0.843    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[3]
    SLICE_X23Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.531     3.163    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X23Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.544ns  (logic 0.304ns (55.929%)  route 0.240ns (44.071%))
  Logic Levels:           0  
  Clock Path Skew:        4.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.163ns
    Source Clock Delay      (SCD):    -1.386ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.412    -1.386    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X25Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y8          FDRE (Prop_fdre_C_Q)         0.304    -1.082 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[4]/Q
                         net (fo=1, routed)           0.240    -0.842    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[4]
    SLICE_X23Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.531     3.163    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X23Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_brki_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.548ns  (logic 0.304ns (55.439%)  route 0.244ns (44.561%))
  Logic Levels:           0  
  Clock Path Skew:        4.546ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.156ns
    Source Clock Delay      (SCD):    -1.390ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.408    -1.390    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X36Y5          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_brki_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.304    -1.086 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_brki_hit_reg/Q
                         net (fo=1, routed)           0.244    -0.841    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/dbg_brki_hit
    SLICE_X39Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.524     3.156    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Dbg_Clk
    SLICE_X39Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.535ns  (logic 0.304ns (56.814%)  route 0.231ns (43.186%))
  Logic Levels:           0  
  Clock Path Skew:        4.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.233ns
    Source Clock Delay      (SCD):    -1.314ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.484    -1.314    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X3Y1           FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDCE (Prop_fdce_C_Q)         0.304    -1.010 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/Q
                         net (fo=1, routed)           0.231    -0.779    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/running_clock
    SLICE_X5Y1           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.601     3.233    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Dbg_Clk
    SLICE_X5Y1           FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.968ns  (logic 1.643ns (23.580%)  route 5.325ns (76.420%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns
    Source Clock Delay      (SCD):    3.116ns = ( 19.783 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.601    19.783    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y5           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.384    20.167 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.921    21.087    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y6           LUT3 (Prop_lut3_I2_O)        0.115    21.202 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.344    21.547    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X5Y6           LUT4 (Prop_lut4_I1_O)        0.267    21.814 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.335    23.149    design_1_i/microblaze_0/U0/MicroBlaze_Core_I_n_70
    SLICE_X13Y2          LUT5 (Prop_lut5_I4_O)        0.115    23.264 f  design_1_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.333    23.597    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Config_Reg_En
    SLICE_X17Y2          LUT5 (Prop_lut5_I0_O)        0.275    23.872 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.517    24.389    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X17Y2          LUT6 (Prop_lut6_I0_O)        0.105    24.494 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           1.406    25.900    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X4Y0           LUT2 (Prop_lut2_I0_O)        0.115    26.015 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.468    26.483    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X5Y1           LUT6 (Prop_lut6_I0_O)        0.267    26.750 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    26.750    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X5Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.483     2.879    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.964ns  (logic 1.643ns (23.594%)  route 5.321ns (76.406%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns
    Source Clock Delay      (SCD):    3.116ns = ( 19.783 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.601    19.783    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y5           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.384    20.167 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.921    21.087    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y6           LUT3 (Prop_lut3_I2_O)        0.115    21.202 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.344    21.547    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X5Y6           LUT4 (Prop_lut4_I1_O)        0.267    21.814 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.335    23.149    design_1_i/microblaze_0/U0/MicroBlaze_Core_I_n_70
    SLICE_X13Y2          LUT5 (Prop_lut5_I4_O)        0.115    23.264 f  design_1_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.333    23.597    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Config_Reg_En
    SLICE_X17Y2          LUT5 (Prop_lut5_I0_O)        0.275    23.872 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.517    24.389    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X17Y2          LUT6 (Prop_lut6_I0_O)        0.105    24.494 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           1.406    25.900    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X4Y0           LUT2 (Prop_lut2_I0_O)        0.115    26.015 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.464    26.479    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X5Y1           LUT6 (Prop_lut6_I0_O)        0.267    26.746 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    26.746    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X5Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.483     2.879    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.918ns  (logic 1.366ns (23.082%)  route 4.552ns (76.917%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns
    Source Clock Delay      (SCD):    3.116ns = ( 19.783 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.601    19.783    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y5           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.384    20.167 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.921    21.087    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y6           LUT3 (Prop_lut3_I2_O)        0.115    21.202 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.344    21.547    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X5Y6           LUT4 (Prop_lut4_I1_O)        0.267    21.814 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.335    23.149    design_1_i/microblaze_0/U0/MicroBlaze_Core_I_n_70
    SLICE_X13Y2          LUT5 (Prop_lut5_I4_O)        0.115    23.264 r  design_1_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.333    23.597    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Config_Reg_En
    SLICE_X17Y2          LUT5 (Prop_lut5_I0_O)        0.275    23.872 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.517    24.389    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X17Y2          LUT6 (Prop_lut6_I0_O)        0.105    24.494 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           1.101    25.595    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_TDO_0
    SLICE_X5Y1           LUT6 (Prop_lut6_I0_O)        0.105    25.700 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000    25.700    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X5Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.483     2.879    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.835ns  (logic 0.700ns (14.478%)  route 4.135ns (85.522%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    3.116ns = ( 19.783 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.601    19.783    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y5           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.353    20.136 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=10, routed)          1.196    21.331    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[7]
    SLICE_X6Y1           LUT3 (Prop_lut3_I2_O)        0.242    21.573 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=8, routed)           1.133    22.706    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[7]
    SLICE_X7Y6           LUT6 (Prop_lut6_I4_O)        0.105    22.811 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.807    24.618    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/which_pc__0
    SLICE_X34Y8          SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.407     2.803    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Dbg_Clk
    SLICE_X34Y8          SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.725ns  (logic 0.700ns (14.814%)  route 4.025ns (85.186%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns
    Source Clock Delay      (SCD):    3.116ns = ( 19.783 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.601    19.783    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y5           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.353    20.136 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=10, routed)          1.196    21.331    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[7]
    SLICE_X6Y1           LUT3 (Prop_lut3_I2_O)        0.242    21.573 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=8, routed)           1.133    22.706    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[7]
    SLICE_X7Y6           LUT6 (Prop_lut6_I4_O)        0.105    22.811 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.697    24.508    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/which_pc__0
    SLICE_X34Y7          SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.408     2.804    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Dbg_Clk
    SLICE_X34Y7          SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.663ns  (logic 0.700ns (15.011%)  route 3.963ns (84.989%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns
    Source Clock Delay      (SCD):    3.116ns = ( 19.783 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.601    19.783    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y5           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.353    20.136 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=10, routed)          1.196    21.331    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[7]
    SLICE_X6Y1           LUT3 (Prop_lut3_I2_O)        0.242    21.573 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=8, routed)           1.133    22.706    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[7]
    SLICE_X7Y6           LUT6 (Prop_lut6_I4_O)        0.105    22.811 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.635    24.446    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0
    SLICE_X34Y0          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.408     2.804    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X34Y0          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.663ns  (logic 0.700ns (15.011%)  route 3.963ns (84.989%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns
    Source Clock Delay      (SCD):    3.116ns = ( 19.783 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.601    19.783    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y5           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.353    20.136 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=10, routed)          1.196    21.331    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[7]
    SLICE_X6Y1           LUT3 (Prop_lut3_I2_O)        0.242    21.573 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=8, routed)           1.133    22.706    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[7]
    SLICE_X7Y6           LUT6 (Prop_lut6_I4_O)        0.105    22.811 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.635    24.446    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/which_pc__0
    SLICE_X34Y0          SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.408     2.804    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Dbg_Clk
    SLICE_X34Y0          SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.607ns  (logic 0.700ns (15.196%)  route 3.907ns (84.804%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns
    Source Clock Delay      (SCD):    3.116ns = ( 19.783 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.601    19.783    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y5           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.353    20.136 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=10, routed)          1.196    21.331    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[7]
    SLICE_X6Y1           LUT3 (Prop_lut3_I2_O)        0.242    21.573 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=8, routed)           1.133    22.706    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[7]
    SLICE_X7Y6           LUT6 (Prop_lut6_I4_O)        0.105    22.811 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.578    24.389    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/which_pc__0
    SLICE_X34Y6          SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.408     2.804    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Dbg_Clk
    SLICE_X34Y6          SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.488ns  (logic 0.700ns (15.598%)  route 3.788ns (84.402%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns
    Source Clock Delay      (SCD):    3.116ns = ( 19.783 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.601    19.783    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y5           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.353    20.136 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=10, routed)          1.196    21.331    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[7]
    SLICE_X6Y1           LUT3 (Prop_lut3_I2_O)        0.242    21.573 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=8, routed)           1.133    22.706    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[7]
    SLICE_X7Y6           LUT6 (Prop_lut6_I4_O)        0.105    22.811 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.459    24.270    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/which_pc__0
    SLICE_X34Y5          SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.408     2.804    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Dbg_Clk
    SLICE_X34Y5          SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.253ns  (logic 0.700ns (16.460%)  route 3.553ns (83.540%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns
    Source Clock Delay      (SCD):    3.116ns = ( 19.783 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.601    19.783    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y5           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.353    20.136 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=10, routed)          1.196    21.331    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[7]
    SLICE_X6Y1           LUT3 (Prop_lut3_I2_O)        0.242    21.573 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[7]_INST_0/O
                         net (fo=8, routed)           1.133    22.706    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[7]
    SLICE_X7Y6           LUT6 (Prop_lut6_I4_O)        0.105    22.811 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.224    24.035    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/which_pc__0
    SLICE_X30Y4          SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.409     2.805    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Dbg_Clk
    SLICE_X30Y4          SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.482ns  (logic 0.209ns (43.333%)  route 0.273ns (56.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.669     1.341    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X2Y0           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.164     1.505 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.273     1.779    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X1Y1           LUT6 (Prop_lut6_I2_O)        0.045     1.824 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_i_1/O
                         net (fo=1, routed)           0.000     1.824    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_33
    SLICE_X1Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.946     1.802    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.212ns (60.264%)  route 0.140ns (39.735%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.340ns = ( 18.007 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.668    18.007    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y1           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDCE (Prop_fdce_C_Q)         0.167    18.174 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.140    18.314    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.045    18.359 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.000    18.359    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X7Y3           FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.944     1.800    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y3           FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.792ns  (logic 0.071ns (3.963%)  route 1.721ns (96.037%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.891    18.230    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y3           LUT6 (Prop_lut6_I0_O)        0.045    18.275 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2/O
                         net (fo=1, routed)           0.183    18.458    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset
    SLICE_X7Y3           FDPE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.944     1.800    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y3           FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.212ns (32.925%)  route 0.432ns (67.074%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.770ns
    Source Clock Delay      (SCD):    1.340ns = ( 18.007 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.668    18.007    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y1           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDCE (Prop_fdce_C_Q)         0.167    18.174 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.322    18.496    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[2]
    SLICE_X9Y5           LUT6 (Prop_lut6_I0_O)        0.045    18.541 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.110    18.651    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X9Y6           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.914     1.770    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X9Y6           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.212ns (32.925%)  route 0.432ns (67.074%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.770ns
    Source Clock Delay      (SCD):    1.340ns = ( 18.007 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.668    18.007    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y1           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDCE (Prop_fdce_C_Q)         0.167    18.174 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.322    18.496    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[2]
    SLICE_X9Y5           LUT6 (Prop_lut6_I0_O)        0.045    18.541 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.110    18.651    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X9Y6           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.914     1.770    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X9Y6           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.212ns (32.925%)  route 0.432ns (67.074%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.770ns
    Source Clock Delay      (SCD):    1.340ns = ( 18.007 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.668    18.007    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y1           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDCE (Prop_fdce_C_Q)         0.167    18.174 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.322    18.496    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[2]
    SLICE_X9Y5           LUT6 (Prop_lut6_I0_O)        0.045    18.541 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.110    18.651    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X9Y6           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.914     1.770    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X9Y6           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.212ns (32.925%)  route 0.432ns (67.074%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.770ns
    Source Clock Delay      (SCD):    1.340ns = ( 18.007 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.668    18.007    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y1           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDCE (Prop_fdce_C_Q)         0.167    18.174 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.322    18.496    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[2]
    SLICE_X9Y5           LUT6 (Prop_lut6_I0_O)        0.045    18.541 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.110    18.651    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X9Y6           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.914     1.770    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X9Y6           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.685ns  (logic 0.281ns (41.022%)  route 0.404ns (58.978%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.339ns = ( 18.006 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.667    18.006    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y5           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.146    18.152 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           0.165    18.317    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]
    SLICE_X5Y3           LUT3 (Prop_lut3_I0_O)        0.045    18.362 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_INST_0_i_4/O
                         net (fo=7, routed)           0.129    18.491    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_1
    SLICE_X5Y2           LUT6 (Prop_lut6_I5_O)        0.045    18.536 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_3/O
                         net (fo=2, routed)           0.110    18.646    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun1__0
    SLICE_X5Y1           LUT6 (Prop_lut6_I3_O)        0.045    18.691 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000    18.691    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X5Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.945     1.801    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.212ns (30.114%)  route 0.492ns (69.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.340ns = ( 18.007 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.668    18.007    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y1           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDCE (Prop_fdce_C_Q)         0.167    18.174 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.321    18.495    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X2Y4           LUT6 (Prop_lut6_I0_O)        0.045    18.540 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.171    18.711    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.944     1.800    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.212ns (30.114%)  route 0.492ns (69.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.340ns = ( 18.007 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.668    18.007    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y1           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDCE (Prop_fdce_C_Q)         0.167    18.174 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.321    18.495    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X2Y4           LUT6 (Prop_lut6_I0_O)        0.045    18.540 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.171    18.711    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.944     1.800    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.336ns  (logic 0.105ns (2.422%)  route 4.231ns (97.578%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.181     3.181    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X9Y4           LUT1 (Prop_lut1_I0_O)        0.105     3.286 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          1.050     4.336    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X6Y1           FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    17.888    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.965 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.483    19.448    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y1           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.336ns  (logic 0.105ns (2.422%)  route 4.231ns (97.578%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.181     3.181    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X9Y4           LUT1 (Prop_lut1_I0_O)        0.105     3.286 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          1.050     4.336    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X6Y1           FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    17.888    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.965 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.483    19.448    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y1           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.336ns  (logic 0.105ns (2.422%)  route 4.231ns (97.578%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.181     3.181    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X9Y4           LUT1 (Prop_lut1_I0_O)        0.105     3.286 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          1.050     4.336    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X6Y1           FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    17.888    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.965 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.483    19.448    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y1           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.336ns  (logic 0.105ns (2.422%)  route 4.231ns (97.578%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.181     3.181    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X9Y4           LUT1 (Prop_lut1_I0_O)        0.105     3.286 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          1.050     4.336    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X6Y1           FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    17.888    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.965 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.483    19.448    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y1           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.235ns  (logic 0.105ns (2.480%)  route 4.130ns (97.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.754     3.754    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X5Y2           LUT5 (Prop_lut5_I0_O)        0.105     3.859 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.376     4.235    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y5           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    17.888    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.965 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.483    19.448    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y5           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.235ns  (logic 0.105ns (2.480%)  route 4.130ns (97.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.754     3.754    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X5Y2           LUT5 (Prop_lut5_I0_O)        0.105     3.859 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.376     4.235    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y5           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    17.888    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.965 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.483    19.448    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y5           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.235ns  (logic 0.105ns (2.480%)  route 4.130ns (97.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.754     3.754    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X5Y2           LUT5 (Prop_lut5_I0_O)        0.105     3.859 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.376     4.235    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y5           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    17.888    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.965 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.483    19.448    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y5           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.235ns  (logic 0.105ns (2.480%)  route 4.130ns (97.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.754     3.754    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X5Y2           LUT5 (Prop_lut5_I0_O)        0.105     3.859 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.376     4.235    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y5           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    17.888    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.965 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.483    19.448    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y5           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.235ns  (logic 0.105ns (2.480%)  route 4.130ns (97.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.754     3.754    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X5Y2           LUT5 (Prop_lut5_I0_O)        0.105     3.859 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.376     4.235    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y5           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    17.888    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.965 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.483    19.448    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y5           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.235ns  (logic 0.105ns (2.480%)  route 4.130ns (97.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.754     3.754    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X5Y2           LUT5 (Prop_lut5_I0_O)        0.105     3.859 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.376     4.235    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y5           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    17.888    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.965 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.483    19.448    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y5           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.959ns  (logic 0.045ns (2.297%)  route 1.914ns (97.703%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.599     1.599    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X9Y4           LUT1 (Prop_lut1_I0_O)        0.045     1.644 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.315     1.959    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X5Y2           FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.945     1.734    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.959ns  (logic 0.045ns (2.297%)  route 1.914ns (97.703%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.599     1.599    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X9Y4           LUT1 (Prop_lut1_I0_O)        0.045     1.644 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.315     1.959    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X5Y2           FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.945     1.734    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.959ns  (logic 0.045ns (2.297%)  route 1.914ns (97.703%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.599     1.599    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X9Y4           LUT1 (Prop_lut1_I0_O)        0.045     1.644 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.315     1.959    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X5Y2           FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.945     1.734    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.959ns  (logic 0.045ns (2.297%)  route 1.914ns (97.703%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.599     1.599    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X9Y4           LUT1 (Prop_lut1_I0_O)        0.045     1.644 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.315     1.959    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X5Y2           FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.945     1.734    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.060ns  (logic 0.045ns (2.185%)  route 2.015ns (97.815%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.899     1.899    design_1_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X5Y2           LUT5 (Prop_lut5_I0_O)        0.045     1.944 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.116     2.060    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X5Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.945     1.734    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.060ns  (logic 0.045ns (2.185%)  route 2.015ns (97.815%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.899     1.899    design_1_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X5Y2           LUT5 (Prop_lut5_I0_O)        0.045     1.944 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.116     2.060    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X5Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.945     1.734    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.060ns  (logic 0.045ns (2.185%)  route 2.015ns (97.815%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.899     1.899    design_1_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X5Y2           LUT5 (Prop_lut5_I0_O)        0.045     1.944 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.116     2.060    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X5Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.945     1.734    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.060ns  (logic 0.045ns (2.185%)  route 2.015ns (97.815%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.899     1.899    design_1_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X5Y2           LUT5 (Prop_lut5_I0_O)        0.045     1.944 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.116     2.060    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X5Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.945     1.734    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y2           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.113ns  (logic 0.045ns (2.130%)  route 2.068ns (97.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.899     1.899    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X5Y2           LUT5 (Prop_lut5_I0_O)        0.045     1.944 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.169     2.113    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y5           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.944    18.399    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y5           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.113ns  (logic 0.045ns (2.130%)  route 2.068ns (97.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.899     1.899    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X5Y2           LUT5 (Prop_lut5_I0_O)        0.045     1.944 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.169     2.113    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y5           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.944    18.399    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y5           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.771ns  (logic 0.175ns (22.700%)  route 0.596ns (77.300%))
  Logic Levels:           0  
  Clock Path Skew:        1.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.308ns
    Source Clock Delay      (SCD):    0.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.914     0.139    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X21Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y4          FDRE (Prop_fdre_C_Q)         0.175     0.314 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=7, routed)           0.596     0.910    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X33Y3          FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.636     1.308    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y3          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.175ns (28.990%)  route 0.429ns (71.010%))
  Logic Levels:           0  
  Clock Path Skew:        1.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.309ns
    Source Clock Delay      (SCD):    0.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.914     0.139    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X17Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y3          FDRE (Prop_fdre_C_Q)         0.175     0.314 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=5, routed)           0.429     0.742    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X33Y2          FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.637     1.309    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y2          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.488ns  (logic 0.175ns (35.851%)  route 0.313ns (64.149%))
  Logic Levels:           0  
  Clock Path Skew:        1.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.310ns
    Source Clock Delay      (SCD):    0.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.914     0.139    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X24Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y2          FDRE (Prop_fdre_C_Q)         0.175     0.314 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=3, routed)           0.313     0.627    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X27Y2          FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.638     1.310    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X27Y2          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.400ns  (logic 0.175ns (43.802%)  route 0.225ns (56.198%))
  Logic Levels:           0  
  Clock Path Skew:        1.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.308ns
    Source Clock Delay      (SCD):    0.136ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.911     0.136    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X31Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.175     0.311 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/Q
                         net (fo=6, routed)           0.225     0.535    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X35Y0          FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.636     1.308    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X35Y0          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.175ns (46.256%)  route 0.203ns (53.744%))
  Logic Levels:           0  
  Clock Path Skew:        1.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.311ns
    Source Clock Delay      (SCD):    0.140ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.915     0.140    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X19Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y1          FDRE (Prop_fdre_C_Q)         0.175     0.315 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.203     0.518    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X19Y2          FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.639     1.311    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X19Y2          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.175ns (46.256%)  route 0.203ns (53.744%))
  Logic Levels:           0  
  Clock Path Skew:        1.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.311ns
    Source Clock Delay      (SCD):    0.140ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.915     0.140    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X19Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y1          FDRE (Prop_fdre_C_Q)         0.175     0.315 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.203     0.518    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X19Y2          FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.639     1.311    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X19Y2          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.640ns  (logic 0.304ns (47.476%)  route 0.336ns (52.524%))
  Logic Levels:           0  
  Clock Path Skew:        4.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.048ns
    Source Clock Delay      (SCD):    -1.383ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.415    -1.383    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X19Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y1          FDRE (Prop_fdre_C_Q)         0.304    -1.079 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.336    -0.743    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X19Y2          FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.533     3.048    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X19Y2          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.640ns  (logic 0.304ns (47.476%)  route 0.336ns (52.524%))
  Logic Levels:           0  
  Clock Path Skew:        4.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.048ns
    Source Clock Delay      (SCD):    -1.383ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.415    -1.383    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X19Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y1          FDRE (Prop_fdre_C_Q)         0.304    -1.079 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.336    -0.743    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X19Y2          FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.533     3.048    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X19Y2          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.666ns  (logic 0.304ns (45.678%)  route 0.362ns (54.322%))
  Logic Levels:           0  
  Clock Path Skew:        4.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.042ns
    Source Clock Delay      (SCD):    -1.389ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.409    -1.389    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X31Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.304    -1.085 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/Q
                         net (fo=6, routed)           0.362    -0.723    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X35Y0          FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.527     3.042    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X35Y0          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.785ns  (logic 0.304ns (38.719%)  route 0.481ns (61.281%))
  Logic Levels:           0  
  Clock Path Skew:        4.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.046ns
    Source Clock Delay      (SCD):    -1.385ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.413    -1.385    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X24Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y2          FDRE (Prop_fdre_C_Q)         0.304    -1.081 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=3, routed)           0.481    -0.600    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X27Y2          FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.531     3.046    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X27Y2          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.942ns  (logic 0.304ns (32.284%)  route 0.638ns (67.716%))
  Logic Levels:           0  
  Clock Path Skew:        4.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.044ns
    Source Clock Delay      (SCD):    -1.383ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.415    -1.383    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X17Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y3          FDRE (Prop_fdre_C_Q)         0.304    -1.079 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=5, routed)           0.638    -0.441    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X33Y2          FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.529     3.044    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y2          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.255ns  (logic 0.304ns (24.224%)  route 0.951ns (75.776%))
  Logic Levels:           0  
  Clock Path Skew:        4.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.044ns
    Source Clock Delay      (SCD):    -1.384ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.414    -1.384    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X21Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y4          FDRE (Prop_fdre_C_Q)         0.304    -1.080 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=7, routed)           0.951    -0.129    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X33Y3          FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.529     3.044    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y3          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.719ns  (logic 0.694ns (14.706%)  route 4.025ns (85.294%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.706ns
    Source Clock Delay      (SCD):    3.234ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.602     3.234    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.379     3.613 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.198     4.811    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X5Y6           LUT3 (Prop_lut3_I0_O)        0.105     4.916 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.684     5.600    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X5Y6           LUT4 (Prop_lut4_I0_O)        0.105     5.705 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.860     6.565    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X13Y2          LUT5 (Prop_lut5_I4_O)        0.105     6.670 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.283     7.953    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X35Y0          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.408     2.706    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X35Y0          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.585ns  (logic 0.694ns (15.137%)  route 3.891ns (84.863%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns
    Source Clock Delay      (SCD):    3.234ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.602     3.234    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.379     3.613 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.198     4.811    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X5Y6           LUT3 (Prop_lut3_I0_O)        0.105     4.916 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.684     5.600    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X5Y6           LUT4 (Prop_lut4_I0_O)        0.105     5.705 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.860     6.565    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X13Y2          LUT5 (Prop_lut5_I4_O)        0.105     6.670 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.149     7.819    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X33Y3          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.409     2.707    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y3          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.474ns  (logic 0.694ns (15.512%)  route 3.780ns (84.488%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns
    Source Clock Delay      (SCD):    3.234ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.602     3.234    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.379     3.613 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.198     4.811    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X5Y6           LUT3 (Prop_lut3_I0_O)        0.105     4.916 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.684     5.600    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X5Y6           LUT4 (Prop_lut4_I0_O)        0.105     5.705 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.860     6.565    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X13Y2          LUT5 (Prop_lut5_I4_O)        0.105     6.670 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.038     7.708    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X33Y2          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.409     2.707    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y2          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.212ns  (logic 0.694ns (16.478%)  route 3.518ns (83.522%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    3.234ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.602     3.234    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.379     3.613 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.198     4.811    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X5Y6           LUT3 (Prop_lut3_I0_O)        0.105     4.916 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.684     5.600    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X5Y6           LUT4 (Prop_lut4_I0_O)        0.105     5.705 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.860     6.565    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X13Y2          LUT5 (Prop_lut5_I4_O)        0.105     6.670 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.776     7.446    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X27Y2          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.413     2.711    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X27Y2          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.006ns  (logic 0.694ns (17.326%)  route 3.312ns (82.674%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    3.234ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.602     3.234    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.379     3.613 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.198     4.811    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X5Y6           LUT3 (Prop_lut3_I0_O)        0.105     4.916 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.684     5.600    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X5Y6           LUT4 (Prop_lut4_I0_O)        0.105     5.705 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.056     6.761    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X13Y2          LUT5 (Prop_lut5_I4_O)        0.105     6.866 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.374     7.240    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X19Y2          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.415     2.713    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X19Y2          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.006ns  (logic 0.694ns (17.326%)  route 3.312ns (82.674%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    3.234ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.602     3.234    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.379     3.613 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.198     4.811    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X5Y6           LUT3 (Prop_lut3_I0_O)        0.105     4.916 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.684     5.600    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X5Y6           LUT4 (Prop_lut4_I0_O)        0.105     5.705 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.056     6.761    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X13Y2          LUT5 (Prop_lut5_I4_O)        0.105     6.866 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.374     7.240    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X19Y2          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.415     2.713    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X19Y2          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.980ns  (logic 0.694ns (17.437%)  route 3.286ns (82.563%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    3.234ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.602     3.234    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.379     3.613 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.198     4.811    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X5Y6           LUT3 (Prop_lut3_I0_O)        0.105     4.916 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.684     5.600    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X5Y6           LUT4 (Prop_lut4_I0_O)        0.105     5.705 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.860     6.565    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X13Y2          LUT5 (Prop_lut5_I4_O)        0.105     6.670 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.544     7.214    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X24Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.413     2.711    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X24Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.980ns  (logic 0.694ns (17.437%)  route 3.286ns (82.563%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    3.234ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.602     3.234    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.379     3.613 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.198     4.811    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X5Y6           LUT3 (Prop_lut3_I0_O)        0.105     4.916 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.684     5.600    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X5Y6           LUT4 (Prop_lut4_I0_O)        0.105     5.705 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.860     6.565    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X13Y2          LUT5 (Prop_lut5_I4_O)        0.105     6.670 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.544     7.214    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X24Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.413     2.711    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X24Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.980ns  (logic 0.694ns (17.437%)  route 3.286ns (82.563%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    3.234ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.602     3.234    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.379     3.613 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.198     4.811    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X5Y6           LUT3 (Prop_lut3_I0_O)        0.105     4.916 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.684     5.600    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X5Y6           LUT4 (Prop_lut4_I0_O)        0.105     5.705 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.860     6.565    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X13Y2          LUT5 (Prop_lut5_I4_O)        0.105     6.670 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.544     7.214    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X24Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.413     2.711    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X24Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.980ns  (logic 0.694ns (17.437%)  route 3.286ns (82.563%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    3.234ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.602     3.234    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y1           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.379     3.613 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.198     4.811    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X5Y6           LUT3 (Prop_lut3_I0_O)        0.105     4.916 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.684     5.600    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X5Y6           LUT4 (Prop_lut4_I0_O)        0.105     5.705 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.860     6.565    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X13Y2          LUT5 (Prop_lut5_I4_O)        0.105     6.670 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.544     7.214    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X24Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.413     2.711    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X24Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.128ns (47.833%)  route 0.140ns (52.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.667     1.396    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.128     1.524 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/Q
                         net (fo=3, routed)           0.140     1.664    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[6]
    SLICE_X5Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.944     1.733    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.329%)  route 0.174ns (57.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.639     1.368    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X18Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y0          FDRE (Prop_fdre_C_Q)         0.128     1.496 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[31]/Q
                         net (fo=3, routed)           0.174     1.671    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[31]
    SLICE_X19Y2          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.915     1.704    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X19Y2          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.818%)  route 0.186ns (59.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.667     1.396    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.128     1.524 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/Q
                         net (fo=2, routed)           0.186     1.710    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[7]
    SLICE_X5Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.944     1.733    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.181%)  route 0.191ns (59.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.667     1.396    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.128     1.524 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/Q
                         net (fo=3, routed)           0.191     1.715    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[5]
    SLICE_X5Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.944     1.733    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.584%)  route 0.195ns (60.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.667     1.396    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.128     1.524 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/Q
                         net (fo=3, routed)           0.195     1.719    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[4]
    SLICE_X5Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.944     1.733    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.881%)  route 0.222ns (61.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.637     1.366    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X27Y5          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y5          FDRE (Prop_fdre_C_Q)         0.141     1.507 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/Q
                         net (fo=4, routed)           0.222     1.729    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[30]
    SLICE_X24Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.914     1.703    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X24Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.725%)  route 0.205ns (59.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.667     1.396    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141     1.537 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           0.205     1.742    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[2]
    SLICE_X5Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.944     1.733    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.384%)  route 0.208ns (59.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.667     1.396    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y4           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDRE (Prop_fdre_C_Q)         0.141     1.537 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/Q
                         net (fo=4, routed)           0.208     1.745    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[1]
    SLICE_X5Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.944     1.733    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y3           FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.920%)  route 0.252ns (64.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 18.399 - 16.667 ) 
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.667     1.396    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y3           FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDPE (Prop_fdpe_C_Q)         0.141     1.537 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/Q
                         net (fo=1, routed)           0.252     1.789    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sel_n
    SLICE_X5Y6           FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.944    18.399    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X5Y6           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.553%)  route 0.320ns (69.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.637     1.366    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X27Y5          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y5          FDRE (Prop_fdre_C_Q)         0.141     1.507 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/Q
                         net (fo=4, routed)           0.320     1.828    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[30]
    SLICE_X19Y2          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.915     1.704    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X19Y2          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uartIpcTxH
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.949ns  (logic 2.781ns (31.069%)  route 6.169ns (68.931%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.601    -1.734    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X4Y2           FDSE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDSE (Prop_fdse_C_Q)         0.379    -1.355 r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           6.169     4.814    uartIpcTxH_OBUF
    N2                   OBUF (Prop_obuf_I_O)         2.402     7.216 r  uartIpcTxH_OBUF_inst/O
                         net (fo=0)                   0.000     7.216    uartIpcTxH
    N2                                                                r  uartIpcTxH (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpOutA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.981ns  (logic 3.244ns (36.127%)  route 5.736ns (63.873%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.526    -1.809    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y14          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.398    -1.411 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           5.736     4.326    lopt_5
    T1                   OBUF (Prop_obuf_I_O)         2.846     7.172 r  gpOutA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.172    gpOutA[5]
    T1                                                                r  gpOutA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpOutA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.596ns  (logic 3.165ns (36.815%)  route 5.431ns (63.185%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.526    -1.809    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y14          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.433    -1.376 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           5.431     4.055    lopt_6
    U2                   OBUF (Prop_obuf_I_O)         2.732     6.787 r  gpOutA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.787    gpOutA[6]
    U2                                                                r  gpOutA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpOutA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.278ns  (logic 3.264ns (39.425%)  route 5.014ns (60.575%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.526    -1.809    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y14          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.398    -1.411 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           5.014     3.604    lopt_4
    AA3                  OBUF (Prop_obuf_I_O)         2.866     6.469 r  gpOutA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.469    gpOutA[4]
    AA3                                                               r  gpOutA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uartIpcTx2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.087ns  (logic 2.768ns (34.225%)  route 5.319ns (65.775%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.600    -1.735    design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X5Y7           FDSE                                         r  design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDSE (Prop_fdse_C_Q)         0.379    -1.356 r  design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           5.319     3.963    uartIpcTx2_OBUF
    M6                   OBUF (Prop_obuf_I_O)         2.389     6.352 r  uartIpcTx2_OBUF_inst/O
                         net (fo=0)                   0.000     6.352    uartIpcTx2
    M6                                                                r  uartIpcTx2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rs485Di
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.791ns  (logic 3.119ns (45.930%)  route 3.672ns (54.070%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.533    -1.802    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X15Y3          FDSE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDSE (Prop_fdse_C_Q)         0.379    -1.423 r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           3.672     2.249    rs485Di_OBUF
    AB20                 OBUF (Prop_obuf_I_O)         2.740     4.990 r  rs485Di_OBUF_inst/O
                         net (fo=0)                   0.000     4.990    rs485Di
    AB20                                                              r  rs485Di (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpOutA[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.269ns  (logic 3.126ns (49.857%)  route 3.144ns (50.143%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.594    -1.741    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X2Y15          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.433    -1.308 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.144     1.836    lopt_7
    K13                  OBUF (Prop_obuf_I_O)         2.693     4.529 r  gpOutA_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.529    gpOutA[7]
    K13                                                               r  gpOutA[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpOutA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.060ns  (logic 3.176ns (52.402%)  route 2.884ns (47.598%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.594    -1.741    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X2Y15          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.433    -1.308 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           2.884     1.577    lopt_3
    AA19                 OBUF (Prop_obuf_I_O)         2.743     4.319 r  gpOutA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.319    gpOutA[3]
    AA19                                                              r  gpOutA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpOutA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.808ns  (logic 3.207ns (55.211%)  route 2.601ns (44.789%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.594    -1.741    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X2Y15          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.398    -1.343 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.601     1.259    lopt
    R14                  OBUF (Prop_obuf_I_O)         2.809     4.067 r  gpOutA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.067    gpOutA[0]
    R14                                                               r  gpOutA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpOutA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.519ns  (logic 3.119ns (56.522%)  route 2.399ns (43.478%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       1.594    -1.741    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X2Y15          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.433    -1.308 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           2.399     1.092    lopt_2
    Y17                  OBUF (Prop_obuf_I_O)         2.686     3.778 r  gpOutA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.778    gpOutA[2]
    Y17                                                               r  gpOutA[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/baseTimer_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ledV3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.646ns  (logic 1.354ns (82.245%)  route 0.292ns (17.755%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.600    -0.275    design_1_i/hw0_0/inst/sysClk200m
    SLICE_X0Y143         FDRE                                         r  design_1_i/hw0_0/inst/baseTimer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.134 r  design_1_i/hw0_0/inst/baseTimer_reg[24]/Q
                         net (fo=2, routed)           0.292     0.159    ledV3_OBUF
    H14                  OBUF (Prop_obuf_I_O)         1.213     1.371 r  ledV3_OBUF_inst/O
                         net (fo=0)                   0.000     1.371    ledV3
    H14                                                               r  ledV3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/baseTimer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ledV4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.685ns  (logic 1.354ns (80.372%)  route 0.331ns (19.628%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.600    -0.275    design_1_i/hw0_0/inst/sysClk200m
    SLICE_X0Y143         FDRE                                         r  design_1_i/hw0_0/inst/baseTimer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.134 r  design_1_i/hw0_0/inst/baseTimer_reg[25]/Q
                         net (fo=2, routed)           0.331     0.197    ledV4_OBUF
    J14                  OBUF (Prop_obuf_I_O)         1.213     1.410 r  ledV4_OBUF_inst/O
                         net (fo=0)                   0.000     1.410    ledV4
    J14                                                               r  ledV4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpOutA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.839ns  (logic 1.434ns (77.944%)  route 0.406ns (22.056%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.664    -0.210    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X2Y15          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.148    -0.062 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.406     0.344    lopt_1
    V15                  OBUF (Prop_obuf_I_O)         1.286     1.629 r  gpOutA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.629    gpOutA[1]
    V15                                                               r  gpOutA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpOutA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.214ns  (logic 1.367ns (61.766%)  route 0.846ns (38.234%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.664    -0.210    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X2Y15          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.046 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.846     0.800    lopt_2
    Y17                  OBUF (Prop_obuf_I_O)         1.203     2.004 r  gpOutA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.004    gpOutA[2]
    Y17                                                               r  gpOutA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpOutA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.360ns  (logic 1.398ns (59.225%)  route 0.962ns (40.775%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.664    -0.210    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X2Y15          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.148    -0.062 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.962     0.900    lopt
    R14                  OBUF (Prop_obuf_I_O)         1.250     2.150 r  gpOutA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.150    gpOutA[0]
    R14                                                               r  gpOutA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpOutA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.504ns  (logic 1.423ns (56.820%)  route 1.081ns (43.180%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.664    -0.210    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X2Y15          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.046 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.081     1.035    lopt_3
    AA19                 OBUF (Prop_obuf_I_O)         1.259     2.294 r  gpOutA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.294    gpOutA[3]
    AA19                                                              r  gpOutA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpOutA[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.527ns  (logic 1.374ns (54.375%)  route 1.153ns (45.625%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.664    -0.210    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X2Y15          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164    -0.046 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.153     1.107    lopt_7
    K13                  OBUF (Prop_obuf_I_O)         1.210     2.316 r  gpOutA_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.316    gpOutA[7]
    K13                                                               r  gpOutA[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rs485Di
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.926ns  (logic 1.398ns (47.774%)  route 1.528ns (52.226%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.639    -0.235    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X15Y3          FDSE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDSE (Prop_fdse_C_Q)         0.141    -0.094 r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           1.528     1.434    rs485Di_OBUF
    AB20                 OBUF (Prop_obuf_I_O)         1.257     2.691 r  rs485Di_OBUF_inst/O
                         net (fo=0)                   0.000     2.691    rs485Di
    AB20                                                              r  rs485Di (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpOutA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.750ns  (logic 1.456ns (38.835%)  route 2.293ns (61.165%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.635    -0.239    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X8Y14          FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.148    -0.091 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.293     2.202    lopt_4
    AA3                  OBUF (Prop_obuf_I_O)         1.308     3.511 r  gpOutA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.511    gpOutA[4]
    AA3                                                               r  gpOutA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uartIpcTx2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.767ns  (logic 1.300ns (34.507%)  route 2.467ns (65.493%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68547, routed)       0.666    -0.208    design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X5Y7           FDSE                                         r  design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDSE (Prop_fdse_C_Q)         0.141    -0.067 r  design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           2.467     2.400    uartIpcTx2_OBUF
    M6                   OBUF (Prop_obuf_I_O)         1.159     3.559 r  uartIpcTx2_OBUF_inst/O
                         net (fo=0)                   0.000     3.559    uartIpcTx2
    M6                                                                r  uartIpcTx2 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_design_1_clk_wiz_1_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgClk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dfOutN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.167ns  (logic 1.050ns (48.449%)  route 1.117ns (51.551%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.914     0.139    design_1_i/hw0_0/inst/clk160m
    SLICE_X24Y177        FDRE                                         r  design_1_i/hw0_0/inst/wgClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y177        FDRE (Prop_fdre_C_Q)         0.175     0.314 r  design_1_i/hw0_0/inst/wgClk_reg/Q
                         net (fo=2, routed)           1.117     1.431    design_1_i/hw0_0/inst/wgClk
    C13                  OBUFDS (Prop_obufds_I_OB)    0.875     2.306 r  design_1_i/hw0_0/inst/OBUFDS_inst0/OB
                         net (fo=0)                   0.000     2.306    dfOutN[0]
    B13                                                               r  dfOutN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgClk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dfOutP[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.166ns  (logic 1.049ns (48.425%)  route 1.117ns (51.575%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.914     0.139    design_1_i/hw0_0/inst/clk160m
    SLICE_X24Y177        FDRE                                         r  design_1_i/hw0_0/inst/wgClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y177        FDRE (Prop_fdre_C_Q)         0.175     0.314 r  design_1_i/hw0_0/inst/wgClk_reg/Q
                         net (fo=2, routed)           1.117     1.431    design_1_i/hw0_0/inst/wgClk
    C13                  OBUFDS (Prop_obufds_I_O)     0.874     2.305 r  design_1_i/hw0_0/inst/OBUFDS_inst0/O
                         net (fo=0)                   0.000     2.305    dfOutP[0]
    C13                                                               r  dfOutP[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgData_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dfOutN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.112ns  (logic 1.877ns (45.635%)  route 2.236ns (54.365%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.520    -1.815    design_1_i/hw0_0/inst/clk160m
    SLICE_X25Y177        FDRE                                         r  design_1_i/hw0_0/inst/wgData_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y177        FDRE (Prop_fdre_C_Q)         0.379    -1.436 r  design_1_i/hw0_0/inst/wgData_reg/Q
                         net (fo=2, routed)           2.236     0.800    design_1_i/hw0_0/inst/wgData
    D14                  OBUFDS (Prop_obufds_I_OB)    1.498     2.298 r  design_1_i/hw0_0/inst/OBUFDS_inst1/OB
                         net (fo=0)                   0.000     2.298    dfOutN[1]
    D15                                                               r  dfOutN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgData_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dfOutP[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.111ns  (logic 1.876ns (45.622%)  route 2.236ns (54.378%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.520    -1.815    design_1_i/hw0_0/inst/clk160m
    SLICE_X25Y177        FDRE                                         r  design_1_i/hw0_0/inst/wgData_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y177        FDRE (Prop_fdre_C_Q)         0.379    -1.436 r  design_1_i/hw0_0/inst/wgData_reg/Q
                         net (fo=2, routed)           2.236     0.800    design_1_i/hw0_0/inst/wgData
    D14                  OBUFDS (Prop_obufds_I_O)     1.497     2.297 r  design_1_i/hw0_0/inst/OBUFDS_inst1/O
                         net (fo=0)                   0.000     2.297    dfOutP[1]
    D14                                                               r  dfOutP[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgRfout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dfOutN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.154ns  (logic 1.062ns (49.318%)  route 1.091ns (50.682%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.914     0.139    design_1_i/hw0_0/inst/clk160m
    SLICE_X24Y177        FDRE                                         r  design_1_i/hw0_0/inst/wgRfout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y177        FDRE (Prop_fdre_C_Q)         0.175     0.314 r  design_1_i/hw0_0/inst/wgRfout_reg/Q
                         net (fo=2, routed)           1.091     1.406    design_1_i/hw0_0/inst/wgRfout
    A15                  OBUFDS (Prop_obufds_I_OB)    0.887     2.293 r  design_1_i/hw0_0/inst/OBUFDS_inst3/OB
                         net (fo=0)                   0.000     2.293    dfOutN[3]
    A16                                                               r  dfOutN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgRfout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dfOutP[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.153ns  (logic 1.061ns (49.294%)  route 1.091ns (50.706%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.914     0.139    design_1_i/hw0_0/inst/clk160m
    SLICE_X24Y177        FDRE                                         r  design_1_i/hw0_0/inst/wgRfout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y177        FDRE (Prop_fdre_C_Q)         0.175     0.314 r  design_1_i/hw0_0/inst/wgRfout_reg/Q
                         net (fo=2, routed)           1.091     1.406    design_1_i/hw0_0/inst/wgRfout
    A15                  OBUFDS (Prop_obufds_I_O)     0.886     2.292 r  design_1_i/hw0_0/inst/OBUFDS_inst3/O
                         net (fo=0)                   0.000     2.292    dfOutP[3]
    A15                                                               r  dfOutP[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgTrig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dfOutN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.074ns (53.354%)  route 0.939ns (46.646%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.914     0.139    design_1_i/hw0_0/inst/clk160m
    SLICE_X24Y177        FDRE                                         r  design_1_i/hw0_0/inst/wgTrig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y177        FDRE (Prop_fdre_C_Q)         0.175     0.314 r  design_1_i/hw0_0/inst/wgTrig_reg/Q
                         net (fo=2, routed)           0.939     1.254    design_1_i/hw0_0/inst/wgTrig
    A13                  OBUFDS (Prop_obufds_I_OB)    0.899     2.153 r  design_1_i/hw0_0/inst/OBUFDS_inst2/OB
                         net (fo=0)                   0.000     2.153    dfOutN[2]
    A14                                                               r  dfOutN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgTrig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dfOutP[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.013ns  (logic 1.073ns (53.330%)  route 0.939ns (46.670%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.914     0.139    design_1_i/hw0_0/inst/clk160m
    SLICE_X24Y177        FDRE                                         r  design_1_i/hw0_0/inst/wgTrig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y177        FDRE (Prop_fdre_C_Q)         0.175     0.314 r  design_1_i/hw0_0/inst/wgTrig_reg/Q
                         net (fo=2, routed)           0.939     1.254    design_1_i/hw0_0/inst/wgTrig
    A13                  OBUFDS (Prop_obufds_I_O)     0.898     2.152 r  design_1_i/hw0_0/inst/OBUFDS_inst2/O
                         net (fo=0)                   0.000     2.152    dfOutP[2]
    A13                                                               r  dfOutP[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgTrig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dfOutP[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.550ns  (logic 0.916ns (59.073%)  route 0.634ns (40.927%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.641    -0.233    design_1_i/hw0_0/inst/clk160m
    SLICE_X24Y177        FDRE                                         r  design_1_i/hw0_0/inst/wgTrig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y177        FDRE (Prop_fdre_C_Q)         0.141    -0.092 r  design_1_i/hw0_0/inst/wgTrig_reg/Q
                         net (fo=2, routed)           0.634     0.542    design_1_i/hw0_0/inst/wgTrig
    A13                  OBUFDS (Prop_obufds_I_O)     0.775     1.317 r  design_1_i/hw0_0/inst/OBUFDS_inst2/O
                         net (fo=0)                   0.000     1.317    dfOutP[2]
    A13                                                               r  dfOutP[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgTrig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dfOutN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.551ns  (logic 0.917ns (59.099%)  route 0.634ns (40.901%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.641    -0.233    design_1_i/hw0_0/inst/clk160m
    SLICE_X24Y177        FDRE                                         r  design_1_i/hw0_0/inst/wgTrig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y177        FDRE (Prop_fdre_C_Q)         0.141    -0.092 r  design_1_i/hw0_0/inst/wgTrig_reg/Q
                         net (fo=2, routed)           0.634     0.542    design_1_i/hw0_0/inst/wgTrig
    A13                  OBUFDS (Prop_obufds_I_OB)    0.776     1.318 r  design_1_i/hw0_0/inst/OBUFDS_inst2/OB
                         net (fo=0)                   0.000     1.318    dfOutN[2]
    A14                                                               r  dfOutN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgData_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dfOutP[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.669ns  (logic 0.873ns (52.312%)  route 0.796ns (47.688%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.641    -0.233    design_1_i/hw0_0/inst/clk160m
    SLICE_X25Y177        FDRE                                         r  design_1_i/hw0_0/inst/wgData_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y177        FDRE (Prop_fdre_C_Q)         0.141    -0.092 r  design_1_i/hw0_0/inst/wgData_reg/Q
                         net (fo=2, routed)           0.796     0.703    design_1_i/hw0_0/inst/wgData
    D14                  OBUFDS (Prop_obufds_I_O)     0.732     1.435 r  design_1_i/hw0_0/inst/OBUFDS_inst1/O
                         net (fo=0)                   0.000     1.435    dfOutP[1]
    D14                                                               r  dfOutP[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgData_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dfOutN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.670ns  (logic 0.874ns (52.340%)  route 0.796ns (47.660%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.641    -0.233    design_1_i/hw0_0/inst/clk160m
    SLICE_X25Y177        FDRE                                         r  design_1_i/hw0_0/inst/wgData_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y177        FDRE (Prop_fdre_C_Q)         0.141    -0.092 r  design_1_i/hw0_0/inst/wgData_reg/Q
                         net (fo=2, routed)           0.796     0.703    design_1_i/hw0_0/inst/wgData
    D14                  OBUFDS (Prop_obufds_I_OB)    0.733     1.436 r  design_1_i/hw0_0/inst/OBUFDS_inst1/OB
                         net (fo=0)                   0.000     1.436    dfOutN[1]
    D15                                                               r  dfOutN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgRfout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dfOutP[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.676ns  (logic 0.903ns (53.906%)  route 0.772ns (46.094%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.641    -0.233    design_1_i/hw0_0/inst/clk160m
    SLICE_X24Y177        FDRE                                         r  design_1_i/hw0_0/inst/wgRfout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y177        FDRE (Prop_fdre_C_Q)         0.141    -0.092 r  design_1_i/hw0_0/inst/wgRfout_reg/Q
                         net (fo=2, routed)           0.772     0.680    design_1_i/hw0_0/inst/wgRfout
    A15                  OBUFDS (Prop_obufds_I_O)     0.762     1.443 r  design_1_i/hw0_0/inst/OBUFDS_inst3/O
                         net (fo=0)                   0.000     1.443    dfOutP[3]
    A15                                                               r  dfOutP[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgRfout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dfOutN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.677ns  (logic 0.904ns (53.934%)  route 0.772ns (46.066%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.641    -0.233    design_1_i/hw0_0/inst/clk160m
    SLICE_X24Y177        FDRE                                         r  design_1_i/hw0_0/inst/wgRfout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y177        FDRE (Prop_fdre_C_Q)         0.141    -0.092 r  design_1_i/hw0_0/inst/wgRfout_reg/Q
                         net (fo=2, routed)           0.772     0.680    design_1_i/hw0_0/inst/wgRfout
    A15                  OBUFDS (Prop_obufds_I_OB)    0.763     1.444 r  design_1_i/hw0_0/inst/OBUFDS_inst3/OB
                         net (fo=0)                   0.000     1.444    dfOutN[3]
    A16                                                               r  dfOutN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgClk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dfOutP[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.684ns  (logic 0.891ns (52.916%)  route 0.793ns (47.084%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.641    -0.233    design_1_i/hw0_0/inst/clk160m
    SLICE_X24Y177        FDRE                                         r  design_1_i/hw0_0/inst/wgClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y177        FDRE (Prop_fdre_C_Q)         0.141    -0.092 r  design_1_i/hw0_0/inst/wgClk_reg/Q
                         net (fo=2, routed)           0.793     0.701    design_1_i/hw0_0/inst/wgClk
    C13                  OBUFDS (Prop_obufds_I_O)     0.750     1.451 r  design_1_i/hw0_0/inst/OBUFDS_inst0/O
                         net (fo=0)                   0.000     1.451    dfOutP[0]
    C13                                                               r  dfOutP[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgClk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dfOutN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.685ns  (logic 0.892ns (52.944%)  route 0.793ns (47.056%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.641    -0.233    design_1_i/hw0_0/inst/clk160m
    SLICE_X24Y177        FDRE                                         r  design_1_i/hw0_0/inst/wgClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y177        FDRE (Prop_fdre_C_Q)         0.141    -0.092 r  design_1_i/hw0_0/inst/wgClk_reg/Q
                         net (fo=2, routed)           0.793     0.701    design_1_i/hw0_0/inst/wgClk
    C13                  OBUFDS (Prop_obufds_I_OB)    0.751     1.452 r  design_1_i/hw0_0/inst/OBUFDS_inst0/OB
                         net (fo=0)                   0.000     1.452    dfOutN[0]
    B13                                                               r  dfOutN[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_1_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_1_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.415ns  (logic 0.029ns (2.049%)  route 1.386ns (97.951%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_1_0 fall edge)
                                                     10.000    10.000 f  
    W19                                               0.000    10.000 f  sysClk50m (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817    10.817 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    11.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.657     8.641 f  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.556     9.196    design_1_i/clk_wiz_1/inst/clkfbout_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     9.225 f  design_1_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.831    10.056    design_1_i/clk_wiz_1/inst/clkfbout_buf_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    f  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_1_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.766ns  (logic 0.077ns (2.784%)  route 2.689ns (97.216%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clkfbout_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.319    -1.479    design_1_i/clk_wiz_1/inst/clkfbout_buf_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





