$date
	Fri May 16 23:21:24 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_bench $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # r $end
$var reg 1 $ rst $end
$var reg 1 % s $end
$scope module uut $end
$var wire 1 # R $end
$var wire 1 % S $end
$var wire 1 " clk $end
$var wire 1 $ reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
1$
0#
0"
x!
$end
#5
0!
1"
#10
0"
1%
0$
#15
1!
1"
#20
0"
1#
0%
#25
0!
1"
#30
0"
0#
#35
1"
#40
0"
1#
1%
#45
x!
1"
#50
0"
#55
1"
#60
0"
