

================================================================
== Vivado HLS Report for 'shuffle_24_l'
================================================================
* Date:           Tue Dec 11 23:53:03 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        accelerator_hls
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  26209|  26209|  26209|  26209|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  26208|  26208|       546|          -|          -|    48|    no    |
        | + Loop 1.1      |    544|    544|        34|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1  |     32|     32|         2|          -|          -|    16|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     233|    110|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     60|
|Register         |        -|      -|      85|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     318|    170|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |co_20_fu_108_p2      |     +    |      0|  23|  11|           1|           6|
    |h_20_fu_154_p2       |     +    |      0|  20|  10|           5|           1|
    |tmp_177_fu_168_p2    |     +    |      0|  35|  15|          10|          10|
    |tmp_178_fu_181_p2    |     +    |      0|  38|  16|          11|          11|
    |tmp_179_fu_214_p2    |     +    |      0|  47|  19|          14|          14|
    |tmp_180_fu_224_p2    |     +    |      0|  50|  20|          15|          15|
    |w_20_fu_200_p2       |     +    |      0|  20|  10|           5|           1|
    |exitcond1_fu_148_p2  |   icmp   |      0|   0|   3|           5|           6|
    |exitcond2_fu_102_p2  |   icmp   |      0|   0|   3|           6|           6|
    |exitcond_fu_194_p2   |   icmp   |      0|   0|   3|           5|           6|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0| 233| 110|          77|          76|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  33|          6|    1|          6|
    |co_reg_65  |   9|          2|    6|         12|
    |h_reg_76   |   9|          2|    5|         10|
    |w_reg_87   |   9|          2|    5|         10|
    +-----------+----+-----------+-----+-----------+
    |Total      |  60|         12|   17|         38|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   5|   0|    5|          0|
    |co_20_reg_240         |   6|   0|    6|          0|
    |co_reg_65             |   6|   0|    6|          0|
    |h_20_reg_258          |   5|   0|    5|          0|
    |h_reg_76              |   5|   0|    5|          0|
    |tmp_101_reg_233       |   1|   0|    1|          0|
    |tmp_180_reg_286       |  15|   0|   15|          0|
    |tmp_303_cast_reg_245  |   5|   0|   10|          5|
    |tmp_305_cast_reg_250  |   6|   0|   11|          5|
    |tmp_308_cast_reg_263  |  10|   0|   14|          4|
    |tmp_311_cast_reg_268  |  11|   0|   15|          4|
    |w_20_reg_276          |   5|   0|    5|          0|
    |w_reg_87              |   5|   0|    5|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 |  85|   0|  103|         18|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | shuffle_24_l | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | shuffle_24_l | return value |
|ap_start           |  in |    1| ap_ctrl_hs | shuffle_24_l | return value |
|ap_done            | out |    1| ap_ctrl_hs | shuffle_24_l | return value |
|ap_idle            | out |    1| ap_ctrl_hs | shuffle_24_l | return value |
|ap_ready           | out |    1| ap_ctrl_hs | shuffle_24_l | return value |
|left_r_address0    | out |   13|  ap_memory |    left_r    |     array    |
|left_r_ce0         | out |    1|  ap_memory |    left_r    |     array    |
|left_r_q0          |  in |   32|  ap_memory |    left_r    |     array    |
|output_r_address0  | out |   14|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_6 (3)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:133
:0  br label %.loopexit


 <State 2>: 3.88ns
ST_2: co (5)  [1/1] 0.00ns
.loopexit:0  %co = phi i6 [ 0, %0 ], [ %co_20, %.loopexit.loopexit ]

ST_2: tmp_101 (6)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:133
.loopexit:1  %tmp_101 = trunc i6 %co to i1

ST_2: exitcond2 (7)  [1/1] 3.88ns  loc: accelerator_hls/components.cpp:133
.loopexit:2  %exitcond2 = icmp eq i6 %co, -16

ST_2: empty (8)  [1/1] 0.00ns
.loopexit:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

ST_2: co_20 (9)  [1/1] 2.31ns  loc: accelerator_hls/components.cpp:133
.loopexit:4  %co_20 = add i6 1, %co

ST_2: StgValue_12 (10)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:133
.loopexit:5  br i1 %exitcond2, label %3, label %.preheader3.preheader

ST_2: tmp (12)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:133
.preheader3.preheader:0  %tmp = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %co, i32 1, i32 5)

ST_2: tmp_s (13)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:133
.preheader3.preheader:1  %tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp, i4 0)

ST_2: tmp_303_cast (14)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:133
.preheader3.preheader:2  %tmp_303_cast = zext i9 %tmp_s to i10

ST_2: tmp_176 (15)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:133
.preheader3.preheader:3  %tmp_176 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %co, i4 0)

ST_2: tmp_305_cast (16)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:134
.preheader3.preheader:4  %tmp_305_cast = zext i10 %tmp_176 to i11

ST_2: StgValue_18 (17)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:134
.preheader3.preheader:5  br label %.preheader3

ST_2: StgValue_19 (59)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:141
:0  ret void


 <State 3>: 3.31ns
ST_3: h (19)  [1/1] 0.00ns
.preheader3:0  %h = phi i5 [ 0, %.preheader3.preheader ], [ %h_20, %.preheader3.loopexit ]

ST_3: exitcond1 (20)  [1/1] 3.31ns  loc: accelerator_hls/components.cpp:134
.preheader3:1  %exitcond1 = icmp eq i5 %h, -16

ST_3: empty_76 (21)  [1/1] 0.00ns
.preheader3:2  %empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_3: h_20 (22)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:134
.preheader3:3  %h_20 = add i5 %h, 1

ST_3: StgValue_24 (23)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:134
.preheader3:4  br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader.preheader

ST_3: tmp_cast2 (25)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:136
.preheader.preheader:0  %tmp_cast2 = zext i5 %h to i11

ST_3: tmp_cast (26)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:136
.preheader.preheader:1  %tmp_cast = zext i5 %h to i10

ST_3: tmp_177 (27)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:136
.preheader.preheader:2  %tmp_177 = add i10 %tmp_cast, %tmp_303_cast

ST_3: tmp_308_cast (28)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:136
.preheader.preheader:3  %tmp_308_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_177, i4 0)

ST_3: tmp_178 (29)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:136
.preheader.preheader:4  %tmp_178 = add i11 %tmp_cast2, %tmp_305_cast

ST_3: tmp_311_cast (30)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:135
.preheader.preheader:5  %tmp_311_cast = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %tmp_178, i4 0)

ST_3: StgValue_31 (31)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:135
.preheader.preheader:6  br label %.preheader

ST_3: StgValue_32 (57)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 5.60ns
ST_4: w (33)  [1/1] 0.00ns
.preheader:0  %w = phi i5 [ %w_20, %._crit_edge ], [ 0, %.preheader.preheader ]

ST_4: exitcond (34)  [1/1] 3.31ns  loc: accelerator_hls/components.cpp:135
.preheader:1  %exitcond = icmp eq i5 %w, -16

ST_4: empty_77 (35)  [1/1] 0.00ns
.preheader:2  %empty_77 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_4: w_20 (36)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:135
.preheader:3  %w_20 = add i5 %w, 1

ST_4: StgValue_37 (37)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:135
.preheader:4  br i1 %exitcond, label %.preheader3.loopexit, label %1

ST_4: StgValue_38 (39)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:136
:0  br i1 %tmp_101, label %._crit_edge, label %2

ST_4: tmp_104_cast1 (41)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:136
:0  %tmp_104_cast1 = zext i5 %w to i15

ST_4: tmp_104_cast (42)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:136
:1  %tmp_104_cast = zext i5 %w to i14

ST_4: tmp_179 (43)  [1/1] 2.34ns  loc: accelerator_hls/components.cpp:136
:2  %tmp_179 = add i14 %tmp_308_cast, %tmp_104_cast

ST_4: tmp_312_cast (44)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:136
:3  %tmp_312_cast = zext i14 %tmp_179 to i64

ST_4: left_addr (45)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:136
:4  %left_addr = getelementptr [6144 x float]* %left_r, i64 0, i64 %tmp_312_cast

ST_4: tmp_180 (46)  [1/1] 2.35ns  loc: accelerator_hls/components.cpp:136
:5  %tmp_180 = add i15 %tmp_311_cast, %tmp_104_cast1

ST_4: left_load (49)  [2/2] 3.25ns  loc: accelerator_hls/components.cpp:136
:8  %left_load = load float* %left_addr, align 4

ST_4: StgValue_46 (55)  [1/1] 0.00ns
.preheader3.loopexit:0  br label %.preheader3


 <State 5>: 6.51ns
ST_5: tmp_313_cast (47)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:136
:6  %tmp_313_cast = zext i15 %tmp_180 to i64

ST_5: output_addr (48)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:136
:7  %output_addr = getelementptr [12288 x float]* %output_r, i64 0, i64 %tmp_313_cast

ST_5: left_load (49)  [1/2] 3.25ns  loc: accelerator_hls/components.cpp:136
:8  %left_load = load float* %left_addr, align 4

ST_5: StgValue_50 (50)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:136
:9  store float %left_load, float* %output_addr, align 4

ST_5: StgValue_51 (51)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:136
:10  br label %._crit_edge

ST_5: StgValue_52 (53)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:135
._crit_edge:0  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ left_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6    (br               ) [ 011111]
co            (phi              ) [ 001000]
tmp_101       (trunc            ) [ 000111]
exitcond2     (icmp             ) [ 001111]
empty         (speclooptripcount) [ 000000]
co_20         (add              ) [ 011111]
StgValue_12   (br               ) [ 000000]
tmp           (partselect       ) [ 000000]
tmp_s         (bitconcatenate   ) [ 000000]
tmp_303_cast  (zext             ) [ 000111]
tmp_176       (bitconcatenate   ) [ 000000]
tmp_305_cast  (zext             ) [ 000111]
StgValue_18   (br               ) [ 001111]
StgValue_19   (ret              ) [ 000000]
h             (phi              ) [ 000100]
exitcond1     (icmp             ) [ 001111]
empty_76      (speclooptripcount) [ 000000]
h_20          (add              ) [ 001111]
StgValue_24   (br               ) [ 000000]
tmp_cast2     (zext             ) [ 000000]
tmp_cast      (zext             ) [ 000000]
tmp_177       (add              ) [ 000000]
tmp_308_cast  (bitconcatenate   ) [ 000011]
tmp_178       (add              ) [ 000000]
tmp_311_cast  (bitconcatenate   ) [ 000011]
StgValue_31   (br               ) [ 001111]
StgValue_32   (br               ) [ 011111]
w             (phi              ) [ 000010]
exitcond      (icmp             ) [ 001111]
empty_77      (speclooptripcount) [ 000000]
w_20          (add              ) [ 001111]
StgValue_37   (br               ) [ 000000]
StgValue_38   (br               ) [ 000000]
tmp_104_cast1 (zext             ) [ 000000]
tmp_104_cast  (zext             ) [ 000000]
tmp_179       (add              ) [ 000000]
tmp_312_cast  (zext             ) [ 000000]
left_addr     (getelementptr    ) [ 000001]
tmp_180       (add              ) [ 000001]
StgValue_46   (br               ) [ 001111]
tmp_313_cast  (zext             ) [ 000000]
output_addr   (getelementptr    ) [ 000000]
left_load     (load             ) [ 000000]
StgValue_50   (store            ) [ 000000]
StgValue_51   (br               ) [ 000000]
StgValue_52   (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="left_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="left_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i10.i4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i11.i4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="left_addr_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="14" slack="0"/>
<pin id="44" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="left_addr/4 "/>
</bind>
</comp>

<comp id="47" class="1004" name="grp_access_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="13" slack="0"/>
<pin id="49" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="50" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="left_load/4 "/>
</bind>
</comp>

<comp id="52" class="1004" name="output_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="15" slack="0"/>
<pin id="56" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/5 "/>
</bind>
</comp>

<comp id="59" class="1004" name="StgValue_50_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="14" slack="0"/>
<pin id="61" dir="0" index="1" bw="32" slack="0"/>
<pin id="62" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_50/5 "/>
</bind>
</comp>

<comp id="65" class="1005" name="co_reg_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="6" slack="1"/>
<pin id="67" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="69" class="1004" name="co_phi_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="1" slack="1"/>
<pin id="71" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="6" slack="0"/>
<pin id="73" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="76" class="1005" name="h_reg_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="5" slack="1"/>
<pin id="78" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="80" class="1004" name="h_phi_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="1"/>
<pin id="82" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="5" slack="0"/>
<pin id="84" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="87" class="1005" name="w_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="5" slack="1"/>
<pin id="89" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="91" class="1004" name="w_phi_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="5" slack="0"/>
<pin id="93" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="1" slack="1"/>
<pin id="95" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_101_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="6" slack="0"/>
<pin id="100" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_101/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="exitcond2_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="6" slack="0"/>
<pin id="104" dir="0" index="1" bw="6" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="co_20_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="6" slack="0"/>
<pin id="111" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_20/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="5" slack="0"/>
<pin id="116" dir="0" index="1" bw="6" slack="0"/>
<pin id="117" dir="0" index="2" bw="1" slack="0"/>
<pin id="118" dir="0" index="3" bw="4" slack="0"/>
<pin id="119" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_s_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="9" slack="0"/>
<pin id="126" dir="0" index="1" bw="5" slack="0"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_303_cast_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="9" slack="0"/>
<pin id="134" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_303_cast/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_176_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="10" slack="0"/>
<pin id="138" dir="0" index="1" bw="6" slack="0"/>
<pin id="139" dir="0" index="2" bw="1" slack="0"/>
<pin id="140" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_176/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_305_cast_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="10" slack="0"/>
<pin id="146" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_305_cast/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="exitcond1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="5" slack="0"/>
<pin id="150" dir="0" index="1" bw="5" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="h_20_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="5" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_20/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_cast2_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="5" slack="0"/>
<pin id="162" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast2/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_cast_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="5" slack="0"/>
<pin id="166" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_177_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="5" slack="0"/>
<pin id="170" dir="0" index="1" bw="9" slack="1"/>
<pin id="171" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_177/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_308_cast_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="14" slack="0"/>
<pin id="175" dir="0" index="1" bw="10" slack="0"/>
<pin id="176" dir="0" index="2" bw="1" slack="0"/>
<pin id="177" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_308_cast/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_178_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="0"/>
<pin id="183" dir="0" index="1" bw="10" slack="1"/>
<pin id="184" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_178/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_311_cast_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="15" slack="0"/>
<pin id="188" dir="0" index="1" bw="11" slack="0"/>
<pin id="189" dir="0" index="2" bw="1" slack="0"/>
<pin id="190" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_311_cast/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="exitcond_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="5" slack="0"/>
<pin id="196" dir="0" index="1" bw="5" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="w_20_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="5" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_20/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_104_cast1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="5" slack="0"/>
<pin id="208" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_104_cast1/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_104_cast_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="5" slack="0"/>
<pin id="212" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_104_cast/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_179_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="14" slack="1"/>
<pin id="216" dir="0" index="1" bw="5" slack="0"/>
<pin id="217" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_179/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_312_cast_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="14" slack="0"/>
<pin id="221" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_312_cast/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_180_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="15" slack="1"/>
<pin id="226" dir="0" index="1" bw="5" slack="0"/>
<pin id="227" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_180/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_313_cast_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="15" slack="1"/>
<pin id="231" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_313_cast/5 "/>
</bind>
</comp>

<comp id="233" class="1005" name="tmp_101_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="2"/>
<pin id="235" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_101 "/>
</bind>
</comp>

<comp id="240" class="1005" name="co_20_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="6" slack="0"/>
<pin id="242" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="co_20 "/>
</bind>
</comp>

<comp id="245" class="1005" name="tmp_303_cast_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="10" slack="1"/>
<pin id="247" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_303_cast "/>
</bind>
</comp>

<comp id="250" class="1005" name="tmp_305_cast_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="11" slack="1"/>
<pin id="252" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_305_cast "/>
</bind>
</comp>

<comp id="258" class="1005" name="h_20_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="0"/>
<pin id="260" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="h_20 "/>
</bind>
</comp>

<comp id="263" class="1005" name="tmp_308_cast_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="14" slack="1"/>
<pin id="265" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_308_cast "/>
</bind>
</comp>

<comp id="268" class="1005" name="tmp_311_cast_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="15" slack="1"/>
<pin id="270" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_311_cast "/>
</bind>
</comp>

<comp id="276" class="1005" name="w_20_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="5" slack="0"/>
<pin id="278" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="w_20 "/>
</bind>
</comp>

<comp id="281" class="1005" name="left_addr_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="13" slack="1"/>
<pin id="283" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="left_addr "/>
</bind>
</comp>

<comp id="286" class="1005" name="tmp_180_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="15" slack="1"/>
<pin id="288" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_180 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="38" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="40" pin="3"/><net_sink comp="47" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="38" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="47" pin="2"/><net_sink comp="59" pin=1"/></net>

<net id="64"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="68"><net_src comp="4" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="75"><net_src comp="65" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="79"><net_src comp="26" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="86"><net_src comp="76" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="26" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="87" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="101"><net_src comp="69" pin="4"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="69" pin="4"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="12" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="69" pin="4"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="14" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="69" pin="4"/><net_sink comp="114" pin=1"/></net>

<net id="122"><net_src comp="16" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="114" pin=3"/></net>

<net id="129"><net_src comp="20" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="114" pin="4"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="135"><net_src comp="124" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="69" pin="4"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="22" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="147"><net_src comp="136" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="80" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="28" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="80" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="32" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="80" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="80" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="34" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="168" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="22" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="185"><net_src comp="160" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="36" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="181" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="22" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="198"><net_src comp="91" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="28" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="91" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="32" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="209"><net_src comp="91" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="91" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="210" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="222"><net_src comp="214" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="228"><net_src comp="206" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="232"><net_src comp="229" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="236"><net_src comp="98" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="108" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="248"><net_src comp="132" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="253"><net_src comp="144" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="261"><net_src comp="154" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="266"><net_src comp="173" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="271"><net_src comp="186" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="279"><net_src comp="200" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="284"><net_src comp="40" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="289"><net_src comp="224" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="229" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: left_r | {}
	Port: output_r | {5 }
 - Input state : 
	Port: shuffle_24_l : left_r | {4 5 }
	Port: shuffle_24_l : output_r | {}
  - Chain level:
	State 1
	State 2
		tmp_101 : 1
		exitcond2 : 1
		co_20 : 1
		StgValue_12 : 2
		tmp : 1
		tmp_s : 2
		tmp_303_cast : 3
		tmp_176 : 1
		tmp_305_cast : 2
	State 3
		exitcond1 : 1
		h_20 : 1
		StgValue_24 : 2
		tmp_cast2 : 1
		tmp_cast : 1
		tmp_177 : 2
		tmp_308_cast : 3
		tmp_178 : 2
		tmp_311_cast : 3
	State 4
		exitcond : 1
		w_20 : 1
		StgValue_37 : 2
		tmp_104_cast1 : 1
		tmp_104_cast : 1
		tmp_179 : 2
		tmp_312_cast : 3
		left_addr : 4
		tmp_180 : 2
		left_load : 5
	State 5
		output_addr : 1
		StgValue_50 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |     co_20_fu_108     |    23   |    11   |
|          |      h_20_fu_154     |    20   |    10   |
|          |    tmp_177_fu_168    |    32   |    14   |
|    add   |    tmp_178_fu_181    |    35   |    15   |
|          |      w_20_fu_200     |    20   |    10   |
|          |    tmp_179_fu_214    |    47   |    19   |
|          |    tmp_180_fu_224    |    50   |    20   |
|----------|----------------------|---------|---------|
|          |   exitcond2_fu_102   |    0    |    3    |
|   icmp   |   exitcond1_fu_148   |    0    |    2    |
|          |    exitcond_fu_194   |    0    |    2    |
|----------|----------------------|---------|---------|
|   trunc  |     tmp_101_fu_98    |    0    |    0    |
|----------|----------------------|---------|---------|
|partselect|      tmp_fu_114      |    0    |    0    |
|----------|----------------------|---------|---------|
|          |     tmp_s_fu_124     |    0    |    0    |
|bitconcatenate|    tmp_176_fu_136    |    0    |    0    |
|          |  tmp_308_cast_fu_173 |    0    |    0    |
|          |  tmp_311_cast_fu_186 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  tmp_303_cast_fu_132 |    0    |    0    |
|          |  tmp_305_cast_fu_144 |    0    |    0    |
|          |   tmp_cast2_fu_160   |    0    |    0    |
|   zext   |    tmp_cast_fu_164   |    0    |    0    |
|          | tmp_104_cast1_fu_206 |    0    |    0    |
|          |  tmp_104_cast_fu_210 |    0    |    0    |
|          |  tmp_312_cast_fu_219 |    0    |    0    |
|          |  tmp_313_cast_fu_229 |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |   227   |   106   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|    co_20_reg_240   |    6   |
|      co_reg_65     |    6   |
|    h_20_reg_258    |    5   |
|      h_reg_76      |    5   |
|  left_addr_reg_281 |   13   |
|   tmp_101_reg_233  |    1   |
|   tmp_180_reg_286  |   15   |
|tmp_303_cast_reg_245|   10   |
|tmp_305_cast_reg_250|   11   |
|tmp_308_cast_reg_263|   14   |
|tmp_311_cast_reg_268|   15   |
|    w_20_reg_276    |    5   |
|      w_reg_87      |    5   |
+--------------------+--------+
|        Total       |   111  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_47 |  p0  |   2  |  13  |   26   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   26   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   227  |   106  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   111  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   338  |   115  |
+-----------+--------+--------+--------+
