$date
	Thu Nov 14 08:20:34 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dataPath_tb $end
$var wire 32 ! writeData [31:0] $end
$var wire 1 " zero $end
$var wire 32 # pc [31:0] $end
$var wire 32 $ aluResult [31:0] $end
$var reg 3 % ALUcontrol [2:0] $end
$var reg 1 & aluSrc $end
$var reg 1 ' clk $end
$var reg 2 ( inmSrc [1:0] $end
$var reg 1 ) memWrite $end
$var reg 1 * pcSrc $end
$var reg 1 + regWrite $end
$var reg 2 , resSrc [1:0] $end
$var reg 1 - reset $end
$var integer 32 . instruction_count [31:0] $end
$scope module uut $end
$var wire 3 / ALUcontrol [2:0] $end
$var wire 1 & aluSrc $end
$var wire 1 ' clk $end
$var wire 2 0 inmSrc [1:0] $end
$var wire 1 ) memWrite $end
$var wire 1 * pcSrc $end
$var wire 1 + regWrite $end
$var wire 2 1 resSrc [1:0] $end
$var wire 1 - reset $end
$var wire 32 2 writeData [31:0] $end
$var wire 1 " zero $end
$var wire 32 3 srcb [31:0] $end
$var wire 32 4 signExtImm [31:0] $end
$var wire 32 5 result [31:0] $end
$var wire 32 6 readData [31:0] $end
$var wire 32 7 rd2 [31:0] $end
$var wire 32 8 rd1 [31:0] $end
$var wire 32 9 pcPlus4 [31:0] $end
$var wire 32 : pcNext [31:0] $end
$var wire 32 ; pc [31:0] $end
$var wire 32 < instructionrom [31:0] $end
$var wire 32 = branchTarget [31:0] $end
$var wire 32 > aluResult [31:0] $end
$scope module alu $end
$var wire 3 ? ALUControl [2:0] $end
$var wire 32 @ srcB [31:0] $end
$var wire 32 A srcA [31:0] $end
$var reg 32 B result [31:0] $end
$var reg 1 " zero $end
$upscope $end
$scope module alu_src_mux $end
$var wire 1 & sel $end
$var wire 32 C salMux [31:0] $end
$var wire 32 D e2 [31:0] $end
$var wire 32 E e1 [31:0] $end
$upscope $end
$scope module branch_adder $end
$var wire 32 F res [31:0] $end
$var wire 32 G op2 [31:0] $end
$var wire 32 H op1 [31:0] $end
$upscope $end
$scope module data_memory $end
$var wire 5 I addresDM [4:0] $end
$var wire 1 ' clk $end
$var wire 1 ) we $end
$var wire 32 J wd [31:0] $end
$var reg 32 K rd [31:0] $end
$upscope $end
$scope module dm_br_mux $end
$var wire 32 L e1 [31:0] $end
$var wire 32 M e2 [31:0] $end
$var wire 1 N sel $end
$var wire 32 O salMux [31:0] $end
$upscope $end
$scope module instructionMemory $end
$var wire 5 P address [4:0] $end
$var reg 32 Q data [31:0] $end
$upscope $end
$scope module pc_increment $end
$var wire 32 R op2 [31:0] $end
$var wire 32 S res [31:0] $end
$var wire 32 T op1 [31:0] $end
$upscope $end
$scope module pc_mux $end
$var wire 32 U e1 [31:0] $end
$var wire 32 V e2 [31:0] $end
$var wire 1 * sel $end
$var wire 32 W salMux [31:0] $end
$upscope $end
$scope module pc_reg $end
$var wire 1 ' clk $end
$var wire 32 X pcNext [31:0] $end
$var wire 1 - reset $end
$var reg 32 Y pc [31:0] $end
$upscope $end
$scope module regFile $end
$var wire 1 ' clk $end
$var wire 5 Z rd [4:0] $end
$var wire 32 [ readData1 [31:0] $end
$var wire 32 \ readData2 [31:0] $end
$var wire 5 ] rs1 [4:0] $end
$var wire 5 ^ rs2 [4:0] $end
$var wire 1 + we $end
$var wire 32 _ writeData [31:0] $end
$var integer 32 ` i [31:0] $end
$upscope $end
$scope module sign_ext $end
$var wire 25 a inm [24:0] $end
$var wire 2 b src [1:0] $end
$var reg 32 c inmExt [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx00000 c
b0 b
b110000000001000 a
b100000 `
b0 _
b11 ^
b0 ]
b0 \
b0 [
b1000 Z
b0 Y
b100 X
b100 W
bx V
b100 U
b0 T
b100 S
b100 R
b1100000000010000010011 Q
b0 P
b0 O
0N
bx M
b0 L
bx K
b0 J
b0 I
b0 H
bx00000 G
bx F
b0 E
bx00000 D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
bx =
b1100000000010000010011 <
b0 ;
b100 :
b100 9
b0 8
b0 7
bx 6
b0 5
bx00000 4
b0 3
bz 2
b0 1
b0 0
b0 /
b0 .
1-
b0 ,
0+
0*
0)
b0 (
0'
0&
b0 %
b0 $
b0 #
1"
bz !
$end
#5
1'
#10
0'
0-
#15
b10000000001001 a
b1001 Z
b1 ^
b100000000010010010011 <
b100000000010010010011 Q
b1000 :
b1000 W
b1000 X
b100 P
b1000 9
b1000 S
b1000 U
b100 #
b100 ;
b100 H
b100 T
b100 Y
b1 .
1'
#20
0'
#25
b100000000000010010 a
b10010 Z
b10000 ^
b1000000000000100100010011 <
b1000000000000100100010011 Q
b1100 :
b1100 W
b1100 X
b1000 P
b1100 9
b1100 S
b1100 U
b1000 #
b1000 ;
b1000 H
b1000 T
b1000 Y
b10 .
1'
#30
0'
#35
b10010100011000101 a
b101 Z
b1001 ^
b1000 ]
b100101000110001010110011 <
b100101000110001010110011 Q
b10000 :
b10000 W
b10000 X
b1100 P
b10000 9
b10000 S
b10000 U
b1100 #
b1100 ;
b1100 H
b1100 T
b1100 Y
b11 .
1'
#40
0'
#45
b10010100011100110 a
b110 Z
b100101000111001100110011 <
b100101000111001100110011 Q
b10100 :
b10100 W
b10100 X
b10000 P
b10100 9
b10100 S
b10100 U
b10000 #
b10000 ;
b10000 H
b10000 T
b10000 Y
b100 .
1'
#50
0'
#55
b10010100000000111 a
b111 Z
b100101000000001110110011 <
b100101000000001110110011 Q
b11000 :
b11000 W
b11000 X
b10100 P
b11000 9
b11000 S
b11000 U
b10100 #
b10100 ;
b10100 H
b10100 T
b10100 Y
b101 .
1'
#60
0'
#65
bx01000 4
bx01000 D
bx01000 G
bx01000 c
b100000010010100000011100 a
b11100 Z
b1000000100101000000111000110011 <
b1000000100101000000111000110011 Q
b11100 :
b11100 W
b11100 X
b11000 P
b11100 9
b11100 S
b11100 U
b11000 #
b11000 ;
b11000 H
b11000 T
b11000 Y
b110 .
1'
#70
0'
#75
b100000010000100100011101 a
b11101 Z
b1000 ^
b1001 ]
b1000000100001001000111010110011 <
b1000000100001001000111010110011 Q
b100000 :
b100000 W
b100000 X
b11100 P
b100000 9
b100000 S
b100000 U
b11100 #
b11100 ;
b11100 H
b11100 T
b11100 Y
b111 .
1'
#80
0'
#85
bx00000 4
bx00000 D
bx00000 G
bx00000 c
b110000000001000 a
b1000 Z
b11 ^
b0 ]
b1100000000010000010011 <
b1100000000010000010011 Q
b100100 :
b100100 W
b100100 X
b0 P
b100100 9
b100100 S
b100100 U
b100000 #
b100000 ;
b100000 H
b100000 T
b100000 Y
b1000 .
1'
#90
0'
#95
b10000000001001 a
b1001 Z
b1 ^
b100000000010010010011 <
b100000000010010010011 Q
b101000 :
b101000 W
b101000 X
b100 P
b101000 9
b101000 S
b101000 U
b100100 #
b100100 ;
b100100 H
b100100 T
b100100 Y
b1001 .
1'
#100
0'
#105
b100000000000010010 a
b10010 Z
b10000 ^
b1000000000000100100010011 <
b1000000000000100100010011 Q
b101100 :
b101100 W
b101100 X
b1000 P
b101100 9
b101100 S
b101100 U
b101000 #
b101000 ;
b101000 H
b101000 T
b101000 Y
b1010 .
1'
#110
0'
#115
b10010100011000101 a
b101 Z
b1001 ^
b1000 ]
b100101000110001010110011 <
b100101000110001010110011 Q
b110000 :
b110000 W
b110000 X
b1100 P
b110000 9
b110000 S
b110000 U
b101100 #
b101100 ;
b101100 H
b101100 T
b101100 Y
b1011 .
1'
#120
0'
#125
b10010100011100110 a
b110 Z
b100101000111001100110011 <
b100101000111001100110011 Q
b110100 :
b110100 W
b110100 X
b10000 P
b110100 9
b110100 S
b110100 U
b110000 #
b110000 ;
b110000 H
b110000 T
b110000 Y
b1100 .
1'
#130
0'
#135
b10010100000000111 a
b111 Z
b100101000000001110110011 <
b100101000000001110110011 Q
b111000 :
b111000 W
b111000 X
b10100 P
b111000 9
b111000 S
b111000 U
b110100 #
b110100 ;
b110100 H
b110100 T
b110100 Y
b1101 .
1'
#140
0'
#145
bx01000 4
bx01000 D
bx01000 G
bx01000 c
b100000010010100000011100 a
b11100 Z
b1000000100101000000111000110011 <
b1000000100101000000111000110011 Q
b111100 :
b111100 W
b111100 X
b11000 P
b111100 9
b111100 S
b111100 U
b111000 #
b111000 ;
b111000 H
b111000 T
b111000 Y
b1110 .
1'
#150
0'
#155
b100000010000100100011101 a
b11101 Z
b1000 ^
b1001 ]
b1000000100001001000111010110011 <
b1000000100001001000111010110011 Q
b1000000 :
b1000000 W
b1000000 X
b11100 P
b1000000 9
b1000000 S
b1000000 U
b111100 #
b111100 ;
b111100 H
b111100 T
b111100 Y
b1111 .
1'
#160
0'
#165
bx00000 4
bx00000 D
bx00000 G
bx00000 c
b110000000001000 a
b1000 Z
b11 ^
b0 ]
b1100000000010000010011 <
b1100000000010000010011 Q
b1000100 :
b1000100 W
b1000100 X
b0 P
b1000100 9
b1000100 S
b1000100 U
b1000000 #
b1000000 ;
b1000000 H
b1000000 T
b1000000 Y
b10000 .
1'
#170
0'
#175
b10000000001001 a
b1001 Z
b1 ^
b100000000010010010011 <
b100000000010010010011 Q
b1001000 :
b1001000 W
b1001000 X
b100 P
b1001000 9
b1001000 S
b1001000 U
b1000100 #
b1000100 ;
b1000100 H
b1000100 T
b1000100 Y
b10001 .
1'
#180
0'
#185
b100000000000010010 a
b10010 Z
b10000 ^
b1000000000000100100010011 <
b1000000000000100100010011 Q
b1001100 :
b1001100 W
b1001100 X
b1000 P
b1001100 9
b1001100 S
b1001100 U
b1001000 #
b1001000 ;
b1001000 H
b1001000 T
b1001000 Y
b10010 .
1'
#190
0'
#195
b10010100011000101 a
b101 Z
b1001 ^
b1000 ]
b100101000110001010110011 <
b100101000110001010110011 Q
b1010000 :
b1010000 W
b1010000 X
b1100 P
b1010000 9
b1010000 S
b1010000 U
b1001100 #
b1001100 ;
b1001100 H
b1001100 T
b1001100 Y
b10011 .
1'
#200
0'
#205
b10010100011100110 a
b110 Z
b100101000111001100110011 <
b100101000111001100110011 Q
b1010100 :
b1010100 W
b1010100 X
b10000 P
b1010100 9
b1010100 S
b1010100 U
b1010000 #
b1010000 ;
b1010000 H
b1010000 T
b1010000 Y
b10100 .
1'
#210
0'
#215
b10010100000000111 a
b111 Z
b100101000000001110110011 <
b100101000000001110110011 Q
b1011000 :
b1011000 W
b1011000 X
b10100 P
b1011000 9
b1011000 S
b1011000 U
b1010100 #
b1010100 ;
b1010100 H
b1010100 T
b1010100 Y
b10101 .
1'
#220
0'
#225
bx01000 4
bx01000 D
bx01000 G
bx01000 c
b100000010010100000011100 a
b11100 Z
b1000000100101000000111000110011 <
b1000000100101000000111000110011 Q
b1011100 :
b1011100 W
b1011100 X
b11000 P
b1011100 9
b1011100 S
b1011100 U
b1011000 #
b1011000 ;
b1011000 H
b1011000 T
b1011000 Y
b10110 .
1'
#230
0'
#235
b100000010000100100011101 a
b11101 Z
b1000 ^
b1001 ]
b1000000100001001000111010110011 <
b1000000100001001000111010110011 Q
b1100000 :
b1100000 W
b1100000 X
b11100 P
b1100000 9
b1100000 S
b1100000 U
b1011100 #
b1011100 ;
b1011100 H
b1011100 T
b1011100 Y
b10111 .
1'
#240
0'
#245
bx00000 4
bx00000 D
bx00000 G
bx00000 c
b110000000001000 a
b1000 Z
b11 ^
b0 ]
b1100000000010000010011 <
b1100000000010000010011 Q
b1100100 :
b1100100 W
b1100100 X
b0 P
b1100100 9
b1100100 S
b1100100 U
b1100000 #
b1100000 ;
b1100000 H
b1100000 T
b1100000 Y
b11000 .
1'
#250
0'
#255
b10000000001001 a
b1001 Z
b1 ^
b100000000010010010011 <
b100000000010010010011 Q
b1101000 :
b1101000 W
b1101000 X
b100 P
b1101000 9
b1101000 S
b1101000 U
b1100100 #
b1100100 ;
b1100100 H
b1100100 T
b1100100 Y
b11001 .
1'
#260
0'
#265
b100000000000010010 a
b10010 Z
b10000 ^
b1000000000000100100010011 <
b1000000000000100100010011 Q
b1101100 :
b1101100 W
b1101100 X
b1000 P
b1101100 9
b1101100 S
b1101100 U
b1101000 #
b1101000 ;
b1101000 H
b1101000 T
b1101000 Y
b11010 .
1'
#270
0'
#275
b10010100011000101 a
b101 Z
b1001 ^
b1000 ]
b100101000110001010110011 <
b100101000110001010110011 Q
b1110000 :
b1110000 W
b1110000 X
b1100 P
b1110000 9
b1110000 S
b1110000 U
b1101100 #
b1101100 ;
b1101100 H
b1101100 T
b1101100 Y
b11011 .
1'
#280
0'
#285
b10010100011100110 a
b110 Z
b100101000111001100110011 <
b100101000111001100110011 Q
b1110100 :
b1110100 W
b1110100 X
b10000 P
b1110100 9
b1110100 S
b1110100 U
b1110000 #
b1110000 ;
b1110000 H
b1110000 T
b1110000 Y
b11100 .
1'
#290
0'
#295
b10010100000000111 a
b111 Z
b100101000000001110110011 <
b100101000000001110110011 Q
b1111000 :
b1111000 W
b1111000 X
b10100 P
b1111000 9
b1111000 S
b1111000 U
b1110100 #
b1110100 ;
b1110100 H
b1110100 T
b1110100 Y
b11101 .
1'
#300
0'
#305
bx01000 4
bx01000 D
bx01000 G
bx01000 c
b100000010010100000011100 a
b11100 Z
b1000000100101000000111000110011 <
b1000000100101000000111000110011 Q
b1111100 :
b1111100 W
b1111100 X
b11000 P
b1111100 9
b1111100 S
b1111100 U
b1111000 #
b1111000 ;
b1111000 H
b1111000 T
b1111000 Y
b11110 .
1'
#310
0'
#315
b100000010000100100011101 a
b11101 Z
b1000 ^
b1001 ]
b1000000100001001000111010110011 <
b1000000100001001000111010110011 Q
b10000000 :
b10000000 W
b10000000 X
b11100 P
b10000000 9
b10000000 S
b10000000 U
b1111100 #
b1111100 ;
b1111100 H
b1111100 T
b1111100 Y
b11111 .
1'
#320
0'
#325
bx00000 4
bx00000 D
bx00000 G
bx00000 c
b110000000001000 a
b1000 Z
b11 ^
b0 ]
b1100000000010000010011 <
b1100000000010000010011 Q
b10000100 :
b10000100 W
b10000100 X
b0 P
b10000100 9
b10000100 S
b10000100 U
b10000000 #
b10000000 ;
b10000000 H
b10000000 T
b10000000 Y
b100000 .
1'
