# SETTINGS ./simusched ej7.tsk 4 1 2 SchedRR 10 10 10 10
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
# CONTEXT CPU 3 0
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
CPU 1 3 3
0
BLOCK 2 0
16
0
BLOCK 2 2
0
BLOCK 2 3
# CONTEXT CPU 0 2
CPU 2 1 1
# CONTEXT CPU 2 2
CPU 2 -1 3
UNBLOCK 3 0
UNBLOCK 3 2
UNBLOCK 3 3
CPU 3 5 0
CPU 3 1 1
CPU 3 4 2
# CONTEXT CPU 3 3
2
3
CPU 4 5 0
CPU 4 1 1
CPU 4 4 2
CPU 4 3 3
16
CPU 5 5 0
CPU 5 1 1
CPU 5 4 2
CPU 5 3 3
BLOCK 6 5
# CONTEXT CPU 0 6
CPU 6 1 1
CPU 6 4 2
CPU 6 3 3
BLOCK 7 4
UNBLOCK 7 5
# CONTEXT CPU 0 7
CPU 7 1 1
# CONTEXT CPU 2 7
CPU 7 3 3
UNBLOCK 8 4
# CONTEXT CPU 0 8
CPU 8 1 1
# CONTEXT CPU 2 8
CPU 8 3 3
CPU 9 2 0
CPU 9 1 1
# CONTEXT CPU 2 9
CPU 9 3 3
2
CPU 10 2 0
CPU 10 1 1
CPU 10 0 2
CPU 10 3 3
BLOCK 11 2
1
BLOCK 11 0
# CONTEXT CPU 0 11
# CONTEXT CPU 1 11
# CONTEXT CPU 2 11
CPU 11 3 3
UNBLOCK 12 0
UNBLOCK 12 2
CPU 12 5 0
# CONTEXT CPU 1 12
# CONTEXT CPU 2 12
CPU 12 3 3
5
CPU 13 5 0
# CONTEXT CPU 1 13
# CONTEXT CPU 2 13
CPU 13 3 3
CPU 14 5 0
CPU 14 4 1
CPU 14 1 2
CPU 14 3 3
BLOCK 15 5
# CONTEXT CPU 0 15
CPU 15 4 1
CPU 15 1 2
# CONTEXT CPU 3 15
UNBLOCK 16 5
CPU 16 2 0
CPU 16 4 1
CPU 16 1 2
# CONTEXT CPU 3 16
6
CPU 17 2 0
CPU 17 4 1
CPU 17 1 2
# CONTEXT CPU 3 17
CPU 18 2 0
CPU 18 4 1
CPU 18 1 2
CPU 18 0 3
4
CPU 19 2 0
CPU 19 4 1
CPU 19 1 2
CPU 19 0 3
BLOCK 20 2
# CONTEXT CPU 0 20
CPU 20 4 1
CPU 20 1 2
CPU 20 0 3
BLOCK 21 1
BLOCK 21 0
UNBLOCK 21 2
CPU 21 5 0
CPU 21 4 1
# CONTEXT CPU 2 21
# CONTEXT CPU 3 21
18
UNBLOCK 22 0
UNBLOCK 22 1
CPU 22 5 0
CPU 22 4 1
# CONTEXT CPU 2 22
# CONTEXT CPU 3 22
CPU 23 5 0
CPU 23 4 1
# CONTEXT CPU 2 23
# CONTEXT CPU 3 23
CPU 24 5 0
# CONTEXT CPU 1 24
CPU 24 3 2
CPU 24 2 3
7
BLOCK 25 2
CPU 25 5 0
# CONTEXT CPU 1 25
CPU 25 3 2
# CONTEXT CPU 3 25
UNBLOCK 26 2
CPU 26 5 0
# CONTEXT CPU 1 26
CPU 26 3 2
CPU 26 0 3
5
BLOCK 27 0
CPU 27 5 0
CPU 27 1 1
CPU 27 3 2
# CONTEXT CPU 3 27
19
UNBLOCK 28 0
CPU 28 5 0
CPU 28 1 1
CPU 28 3 2
# CONTEXT CPU 3 28
BLOCK 29 3
CPU 29 5 0
CPU 29 1 1
# CONTEXT CPU 2 29
# CONTEXT CPU 3 29
BLOCK 30 1
UNBLOCK 30 3
CPU 30 5 0
# CONTEXT CPU 1 30
# CONTEXT CPU 2 30
CPU 30 4 3
UNBLOCK 31 1
CPU 31 5 0
# CONTEXT CPU 1 31
# CONTEXT CPU 2 31
CPU 31 4 3
# CONTEXT CPU 0 32
# CONTEXT CPU 1 32
CPU 32 2 2
CPU 32 4 3
8
BLOCK 33 2
# CONTEXT CPU 0 33
CPU 33 0 1
# CONTEXT CPU 2 33
CPU 33 4 3
17
UNBLOCK 34 2
# CONTEXT CPU 0 34
CPU 34 0 1
# CONTEXT CPU 2 34
CPU 34 4 3
CPU 35 3 0
CPU 35 0 1
# CONTEXT CPU 2 35
CPU 35 4 3
18
EXIT 36 4 3
CPU 36 3 0
CPU 36 0 1
CPU 36 1 2
# CONTEXT CPU 3 36
BLOCK 37 3
EXIT 37 1 2
# CONTEXT CPU 0 37
CPU 37 0 1
CPU 37 -1 2
# CONTEXT CPU 3 37
UNBLOCK 38 3
CPU 38 5 0
CPU 38 0 1
# CONTEXT CPU 2 38
# CONTEXT CPU 3 38
CPU 39 5 0
CPU 39 0 1
# CONTEXT CPU 2 39
CPU 39 2 3
BLOCK 40 5
13
CPU 40 -1 0
CPU 40 0 1
# CONTEXT CPU 2 40
CPU 40 2 3
UNBLOCK 41 5
# CONTEXT CPU 0 41
CPU 41 0 1
CPU 41 3 2
CPU 41 2 3
EXIT 42 3 2
CPU 42 5 0
CPU 42 0 1
CPU 42 -1 2
CPU 42 2 3
19
BLOCK 43 5
CPU 43 -1 0
CPU 43 0 1
CPU 43 -1 2
CPU 43 2 3
BLOCK 44 2
UNBLOCK 44 5
# CONTEXT CPU 0 44
CPU 44 0 1
CPU 44 -1 2
CPU 44 -1 3
BLOCK 45 0
UNBLOCK 45 2
CPU 45 5 0
# CONTEXT CPU 1 45
CPU 45 -1 2
CPU 45 -1 3
EXIT 46 5 0
UNBLOCK 46 0
# CONTEXT CPU 0 46
# CONTEXT CPU 1 46
CPU 46 -1 2
CPU 46 -1 3
# CONTEXT CPU 0 47
# CONTEXT CPU 1 47
CPU 47 -1 2
CPU 47 -1 3
# CONTEXT CPU 0 48
CPU 48 2 1
CPU 48 -1 2
CPU 48 -1 3
16
CPU 49 0 0
CPU 49 2 1
CPU 49 -1 2
CPU 49 -1 3
CPU 50 0 0
CPU 50 2 1
CPU 50 -1 2
CPU 50 -1 3
EXIT 51 0 0
BLOCK 51 2
CPU 51 -1 0
CPU 51 -1 1
CPU 51 -1 2
CPU 51 -1 3
UNBLOCK 52 2
# CONTEXT CPU 0 52
CPU 52 -1 1
CPU 52 -1 2
CPU 52 -1 3
# CONTEXT CPU 0 53
CPU 53 -1 1
CPU 53 -1 2
CPU 53 -1 3
# CONTEXT CPU 0 54
CPU 54 -1 1
CPU 54 -1 2
CPU 54 -1 3
CPU 55 2 0
CPU 55 -1 1
CPU 55 -1 2
CPU 55 -1 3
18
CPU 56 2 0
CPU 56 -1 1
CPU 56 -1 2
CPU 56 -1 3
BLOCK 57 2
CPU 57 -1 0
CPU 57 -1 1
CPU 57 -1 2
CPU 57 -1 3
UNBLOCK 58 2
# CONTEXT CPU 0 58
CPU 58 -1 1
CPU 58 -1 2
CPU 58 -1 3
CPU 59 2 0
CPU 59 -1 1
CPU 59 -1 2
CPU 59 -1 3
EXIT 60 2 0
CPU 60 -1 0
CPU 60 -1 1
CPU 60 -1 2
CPU 60 -1 3
