<profile>
  <RunData>
    <RUN_TYPE>synth</RUN_TYPE>
    <VIVADO_VERSION>v.2025.1</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>10.000</TargetClockPeriod>
    <AchievedClockPeriod>5.698</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>5.698</CP_FINAL>
    <CP_ROUTE>NA</CP_ROUTE>
    <CP_SYNTH>5.698</CP_SYNTH>
    <CP_TARGET>10.000</CP_TARGET>
    <SLACK_FINAL>4.302</SLACK_FINAL>
    <SLACK_ROUTE/>
    <SLACK_SYNTH>4.302</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>NA</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>4.302</WNS_FINAL>
    <WNS_ROUTE>NA</WNS_ROUTE>
    <WNS_SYNTH>4.302</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>2</BRAM>
      <CLB>0</CLB>
      <DSP>0</DSP>
      <FF>480</FF>
      <LATCH>0</LATCH>
      <LUT>1280</LUT>
      <SRL>0</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>280</BRAM>
      <CLB>0</CLB>
      <DSP>220</DSP>
      <FF>106400</FF>
      <LUT>53200</LUT>
      <URAM>0</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="cpu" DISPNAME="inst" RTLNAME="cpu">
      <SubModules count="3">grp_cpu_Pipeline_PROGRAM_LOOP_fu_38 grp_cpu_Pipeline_VITIS_LOOP_22_1_fu_32 reg_file_U</SubModules>
      <Resources BRAM="2" FF="480" LUT="1280"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_cpu_Pipeline_PROGRAM_LOOP_fu_38" DEPTH="1" TYPE="function" MODULENAME="cpu_Pipeline_PROGRAM_LOOP" DISPNAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38" RTLNAME="cpu_cpu_Pipeline_PROGRAM_LOOP">
      <Resources FF="463" LUT="1112"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_cpu_Pipeline_VITIS_LOOP_22_1_fu_32" DEPTH="1" TYPE="function" MODULENAME="cpu_Pipeline_VITIS_LOOP_22_1" DISPNAME="grp_cpu_Pipeline_VITIS_LOOP_22_1_fu_32" RTLNAME="cpu_cpu_Pipeline_VITIS_LOOP_22_1">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    </RtlModule>
    <RtlModule CELL="inst/grp_cpu_Pipeline_VITIS_LOOP_22_1_fu_32/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="cpu_flow_control_loop_pipe_sequential_init"/>
    <RtlModule CELL="inst/reg_file_U" DEPTH="1" TYPE="resource" MODULENAME="reg_file_RAM_1WNR_AUTO_1R1W" DISPNAME="reg_file_U" RTLNAME="cpu_reg_file_RAM_1WNR_AUTO_1R1W">
      <Resources BRAM="2" LUT="176"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="reg_file_U" SOURCE="../hls_riscv/RISCV-RV32I-H1/riscv32i.cc:19" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="reg_file" VISIBLE="true"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="5.090" DATAPATH_LOGIC_DELAY="1.185" DATAPATH_NET_DELAY="3.905" ENDPOINT_PIN="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348_reg[0]/R" LOGIC_LEVELS="4" MAX_FANOUT="72" SLACK="4.302" STARTPOINT_PIN="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/ap_CS_fsm_reg[5]_rep/C">
      <CELL NAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/ap_CS_fsm_reg[5]_rep" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="cpu_cpu_Pipeline_PROGRAM_LOOP.v" LINE_NUMBER="251" MODULE_INSTNAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38" IS_FUNCINST="0"/>
      <CELL NAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_20" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="cpu_cpu_Pipeline_PROGRAM_LOOP.v" LINE_NUMBER="258" MODULE_INSTNAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38" IS_FUNCINST="0"/>
      <CELL NAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_9" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="cpu_cpu_Pipeline_PROGRAM_LOOP.v" LINE_NUMBER="258" MODULE_INSTNAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38" IS_FUNCINST="0"/>
      <CELL NAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_4" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="cpu_cpu_Pipeline_PROGRAM_LOOP.v" LINE_NUMBER="258" MODULE_INSTNAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38" IS_FUNCINST="0"/>
      <CELL NAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="cpu_cpu_Pipeline_PROGRAM_LOOP.v" LINE_NUMBER="258" MODULE_INSTNAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38" IS_FUNCINST="0"/>
      <CELL NAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="cpu_cpu_Pipeline_PROGRAM_LOOP.v" LINE_NUMBER="329" MODULE_INSTNAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>grp_cpu_Pipeline_PROGRAM_LOOP_fu_38</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="5.090" DATAPATH_LOGIC_DELAY="1.185" DATAPATH_NET_DELAY="3.905" ENDPOINT_PIN="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348_reg[10]/R" LOGIC_LEVELS="4" MAX_FANOUT="72" SLACK="4.302" STARTPOINT_PIN="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/ap_CS_fsm_reg[5]_rep/C">
      <CELL NAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/ap_CS_fsm_reg[5]_rep" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="cpu_cpu_Pipeline_PROGRAM_LOOP.v" LINE_NUMBER="251" MODULE_INSTNAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38" IS_FUNCINST="0"/>
      <CELL NAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_20" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="cpu_cpu_Pipeline_PROGRAM_LOOP.v" LINE_NUMBER="258" MODULE_INSTNAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38" IS_FUNCINST="0"/>
      <CELL NAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_9" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="cpu_cpu_Pipeline_PROGRAM_LOOP.v" LINE_NUMBER="258" MODULE_INSTNAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38" IS_FUNCINST="0"/>
      <CELL NAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_4" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="cpu_cpu_Pipeline_PROGRAM_LOOP.v" LINE_NUMBER="258" MODULE_INSTNAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38" IS_FUNCINST="0"/>
      <CELL NAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="cpu_cpu_Pipeline_PROGRAM_LOOP.v" LINE_NUMBER="258" MODULE_INSTNAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38" IS_FUNCINST="0"/>
      <CELL NAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348_reg[10]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="cpu_cpu_Pipeline_PROGRAM_LOOP.v" LINE_NUMBER="329" MODULE_INSTNAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>grp_cpu_Pipeline_PROGRAM_LOOP_fu_38</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="5.090" DATAPATH_LOGIC_DELAY="1.185" DATAPATH_NET_DELAY="3.905" ENDPOINT_PIN="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348_reg[11]/R" LOGIC_LEVELS="4" MAX_FANOUT="72" SLACK="4.302" STARTPOINT_PIN="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/ap_CS_fsm_reg[5]_rep/C">
      <CELL NAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/ap_CS_fsm_reg[5]_rep" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="cpu_cpu_Pipeline_PROGRAM_LOOP.v" LINE_NUMBER="251" MODULE_INSTNAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38" IS_FUNCINST="0"/>
      <CELL NAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_20" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="cpu_cpu_Pipeline_PROGRAM_LOOP.v" LINE_NUMBER="258" MODULE_INSTNAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38" IS_FUNCINST="0"/>
      <CELL NAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_9" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="cpu_cpu_Pipeline_PROGRAM_LOOP.v" LINE_NUMBER="258" MODULE_INSTNAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38" IS_FUNCINST="0"/>
      <CELL NAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_4" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="cpu_cpu_Pipeline_PROGRAM_LOOP.v" LINE_NUMBER="258" MODULE_INSTNAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38" IS_FUNCINST="0"/>
      <CELL NAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="cpu_cpu_Pipeline_PROGRAM_LOOP.v" LINE_NUMBER="258" MODULE_INSTNAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38" IS_FUNCINST="0"/>
      <CELL NAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348_reg[11]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="cpu_cpu_Pipeline_PROGRAM_LOOP.v" LINE_NUMBER="329" MODULE_INSTNAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>grp_cpu_Pipeline_PROGRAM_LOOP_fu_38</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="5.090" DATAPATH_LOGIC_DELAY="1.185" DATAPATH_NET_DELAY="3.905" ENDPOINT_PIN="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348_reg[12]/R" LOGIC_LEVELS="4" MAX_FANOUT="72" SLACK="4.302" STARTPOINT_PIN="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/ap_CS_fsm_reg[5]_rep/C">
      <CELL NAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/ap_CS_fsm_reg[5]_rep" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="cpu_cpu_Pipeline_PROGRAM_LOOP.v" LINE_NUMBER="251" MODULE_INSTNAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38" IS_FUNCINST="0"/>
      <CELL NAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_20" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="cpu_cpu_Pipeline_PROGRAM_LOOP.v" LINE_NUMBER="258" MODULE_INSTNAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38" IS_FUNCINST="0"/>
      <CELL NAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_9" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="cpu_cpu_Pipeline_PROGRAM_LOOP.v" LINE_NUMBER="258" MODULE_INSTNAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38" IS_FUNCINST="0"/>
      <CELL NAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_4" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="cpu_cpu_Pipeline_PROGRAM_LOOP.v" LINE_NUMBER="258" MODULE_INSTNAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38" IS_FUNCINST="0"/>
      <CELL NAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="cpu_cpu_Pipeline_PROGRAM_LOOP.v" LINE_NUMBER="258" MODULE_INSTNAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38" IS_FUNCINST="0"/>
      <CELL NAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348_reg[12]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="cpu_cpu_Pipeline_PROGRAM_LOOP.v" LINE_NUMBER="329" MODULE_INSTNAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>grp_cpu_Pipeline_PROGRAM_LOOP_fu_38</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="5.090" DATAPATH_LOGIC_DELAY="1.185" DATAPATH_NET_DELAY="3.905" ENDPOINT_PIN="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348_reg[13]/R" LOGIC_LEVELS="4" MAX_FANOUT="72" SLACK="4.302" STARTPOINT_PIN="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/ap_CS_fsm_reg[5]_rep/C">
      <CELL NAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/ap_CS_fsm_reg[5]_rep" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="cpu_cpu_Pipeline_PROGRAM_LOOP.v" LINE_NUMBER="251" MODULE_INSTNAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38" IS_FUNCINST="0"/>
      <CELL NAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_20" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="cpu_cpu_Pipeline_PROGRAM_LOOP.v" LINE_NUMBER="258" MODULE_INSTNAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38" IS_FUNCINST="0"/>
      <CELL NAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_9" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="cpu_cpu_Pipeline_PROGRAM_LOOP.v" LINE_NUMBER="258" MODULE_INSTNAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38" IS_FUNCINST="0"/>
      <CELL NAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_4" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="cpu_cpu_Pipeline_PROGRAM_LOOP.v" LINE_NUMBER="258" MODULE_INSTNAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38" IS_FUNCINST="0"/>
      <CELL NAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348[31]_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="cpu_cpu_Pipeline_PROGRAM_LOOP.v" LINE_NUMBER="258" MODULE_INSTNAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38" IS_FUNCINST="0"/>
      <CELL NAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38/res_j_1_reg_348_reg[13]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="cpu_cpu_Pipeline_PROGRAM_LOOP.v" LINE_NUMBER="329" MODULE_INSTNAME="grp_cpu_Pipeline_PROGRAM_LOOP_fu_38" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>grp_cpu_Pipeline_PROGRAM_LOOP_fu_38</MODULE_INSTANCES>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/cpu_design_analysis_synth.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/cpu_failfast_synth.rpt"/>
    <ReportFile TYPE="power" PATH="verilog/report/cpu_power_synth.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/cpu_timing_synth.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/cpu_timing_paths_synth.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/cpu_utilization_synth.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/cpu_utilization_hierarchical_synth.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Tue Jan 20 09:49:59 EST 2026"/>
    <item NAME="Version" VALUE="2025.1 (Build 6135595 on May 21 2025)"/>
    <item NAME="Project" VALUE="riscv_hls"/>
    <item NAME="Solution" VALUE="hls (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="zynq"/>
    <item NAME="Target device" VALUE="xc7z020-clg400-1"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="RTL Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis target clock" VALUE=""/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

