{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615754059048 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615754059048 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 14 17:34:18 2021 " "Processing started: Sun Mar 14 17:34:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615754059048 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615754059048 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto1 -c Projeto1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto1 -c Projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615754059048 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615754059412 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615754059412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadoram.tdf 1 1 " "Found 1 design units, including 1 entities, in source file contadoram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 contadoram " "Found entity 1: contadoram" {  } { { "contadoram.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/contadoram.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615754067457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615754067457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file contadorfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 contadorfm " "Found entity 1: contadorfm" {  } { { "contadorfm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/contadorfm.tdf" 3 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615754067461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615754067461 ""}
{ "Warning" "WTDFX_BIT0_FOUND_AS_MSB" "out 7 " "Group MSB out7 overrides BIT0 = LSB in actual or default Options Statement" {  } { { "display.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/display.tdf" 6 1 0 } }  } 0 287002 "Group MSB %1!s!%2!d! overrides BIT0 = LSB in actual or default Options Statement" 0 0 "Analysis & Synthesis" 0 -1 1615754067463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.tdf 1 1 " "Found 1 design units, including 1 entities, in source file display.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/display.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615754067464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615754067464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.tdf 1 1 " "Found 1 design units, including 1 entities, in source file divisor.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/divisor.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615754067467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615754067467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletor.tdf 1 1 " "Found 1 design units, including 1 entities, in source file seletor.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 seletor " "Found entity 1: seletor" {  } { { "seletor.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/seletor.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615754067470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615754067470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxamfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file muxamfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUXamfm " "Found entity 1: MUXamfm" {  } { { "MUXamfm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/MUXamfm.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615754067473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615754067473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocoproj.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blocoproj.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 blocoproj " "Found entity 1: blocoproj" {  } { { "blocoproj.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/blocoproj.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615754067475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615754067475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testeseletor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testeseletor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TESTESELETOR " "Found entity 1: TESTESELETOR" {  } { { "TESTESELETOR.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/TESTESELETOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615754067477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615754067477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onoff.tdf 1 1 " "Found 1 design units, including 1 entities, in source file onoff.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 onoff " "Found entity 1: onoff" {  } { { "onoff.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/onoff.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615754067481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615754067481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorsimples.tdf 1 1 " "Found 1 design units, including 1 entities, in source file contadorsimples.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 contadorsimples " "Found entity 1: contadorsimples" {  } { { "contadorsimples.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/contadorsimples.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615754067484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615754067484 ""}
{ "Warning" "WTDFX_BIT0_FOUND_AS_MSB" "out 7 " "Group MSB out7 overrides BIT0 = LSB in actual or default Options Statement" {  } { { "dispv2.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/dispv2.tdf" 6 1 0 } }  } 0 287002 "Group MSB %1!s!%2!d! overrides BIT0 = LSB in actual or default Options Statement" 0 0 "Analysis & Synthesis" 0 -1 1615754067487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispv2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file dispv2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dispv2 " "Found entity 1: dispv2" {  } { { "dispv2.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/dispv2.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615754067487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615754067487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testedisplay.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testedisplay.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testedisplay " "Found entity 1: testedisplay" {  } { { "testedisplay.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/testedisplay.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615754067489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615754067489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisormeio.tdf 1 1 " "Found 1 design units, including 1 entities, in source file divisormeio.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 divisormeio " "Found entity 1: divisormeio" {  } { { "divisormeio.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/divisormeio.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615754067493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615754067493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont.tdf 1 1 " "Found 1 design units, including 1 entities, in source file cont.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cont " "Found entity 1: cont" {  } { { "cont.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/cont.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615754067496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615754067496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testecont.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testecont.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testecont " "Found entity 1: testecont" {  } { { "testecont.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/testecont.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615754067498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615754067498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parametrosfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file parametrosfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 parametrosfm " "Found entity 1: parametrosfm" {  } { { "parametrosfm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/parametrosfm.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615754067501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615754067501 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testecont " "Elaborating entity \"testecont\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615754067537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:inst6 " "Elaborating entity \"display\" for hierarchy \"display:inst6\"" {  } { { "testecont.bdf" "inst6" { Schematic "D:/Estudo/Eletrônica Digital/P1/testecont.bdf" { { 328 1320 1480 504 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615754067539 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "seletor " "Variable or input pin \"seletor\" is defined but never used." {  } { { "display.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/display.tdf" 4 1 0 } } { "blocoproj.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/blocoproj.bdf" { { 232 1096 1256 408 "inst3" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1615754067540 "|blocoproj|display:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seletor seletor:inst5 " "Elaborating entity \"seletor\" for hierarchy \"seletor:inst5\"" {  } { { "testecont.bdf" "inst5" { Schematic "D:/Estudo/Eletrônica Digital/P1/testecont.bdf" { { 384 8 176 496 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615754067541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:inst4 " "Elaborating entity \"divisor\" for hierarchy \"divisor:inst4\"" {  } { { "testecont.bdf" "inst4" { Schematic "D:/Estudo/Eletrônica Digital/P1/testecont.bdf" { { 552 8 176 632 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615754067542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont cont:inst " "Elaborating entity \"cont\" for hierarchy \"cont:inst\"" {  } { { "testecont.bdf" "inst" { Schematic "D:/Estudo/Eletrônica Digital/P1/testecont.bdf" { { 168 448 640 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615754067543 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "s4 " "Variable or input pin \"s4\" is defined but never used." {  } { { "cont.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/cont.tdf" 4 6 0 } } { "testecont.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/testecont.bdf" { { 168 448 640 344 "inst" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1615754067544 "|testecont|cont:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont cont:inst7 " "Elaborating entity \"cont\" for hierarchy \"cont:inst7\"" {  } { { "testecont.bdf" "inst7" { Schematic "D:/Estudo/Eletrônica Digital/P1/testecont.bdf" { { 432 840 1032 608 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615754067545 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "s4 " "Variable or input pin \"s4\" is defined but never used." {  } { { "cont.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/cont.tdf" 4 6 0 } } { "testecont.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/testecont.bdf" { { 432 840 1032 608 "inst7" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1615754067546 "|testecont|cont:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parametrosfm parametrosfm:inst2 " "Elaborating entity \"parametrosfm\" for hierarchy \"parametrosfm:inst2\"" {  } { { "testecont.bdf" "inst2" { Schematic "D:/Estudo/Eletrônica Digital/P1/testecont.bdf" { { 120 1296 1464 264 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615754067546 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1615754068165 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1615754068702 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615754068702 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "235 " "Implemented 235 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1615754068775 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1615754068775 ""} { "Info" "ICUT_CUT_TM_LCELLS" "218 " "Implemented 218 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1615754068775 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1615754068775 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615754068820 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 14 17:34:28 2021 " "Processing ended: Sun Mar 14 17:34:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615754068820 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615754068820 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615754068820 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615754068820 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1615754070066 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615754070066 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 14 17:34:29 2021 " "Processing started: Sun Mar 14 17:34:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615754070066 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1615754070066 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Projeto1 -c Projeto1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Projeto1 -c Projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1615754070066 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1615754070164 ""}
{ "Info" "0" "" "Project  = Projeto1" {  } {  } 0 0 "Project  = Projeto1" 0 0 "Fitter" 0 0 1615754070165 ""}
{ "Info" "0" "" "Revision = Projeto1" {  } {  } 0 0 "Revision = Projeto1" 0 0 "Fitter" 0 0 1615754070165 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1615754070244 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1615754070244 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Projeto1 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"Projeto1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1615754070252 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1615754070296 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1615754070296 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1615754070401 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1615754070406 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1615754070514 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1615754070514 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1615754070514 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1615754070514 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615754070516 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 0 { 0 ""} 0 481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615754070516 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 0 { 0 ""} 0 483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615754070516 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 0 { 0 ""} 0 485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615754070516 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 0 { 0 ""} 0 487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1615754070516 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1615754070516 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1615754070517 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Projeto1.sdc " "Synopsys Design Constraints File file not found: 'Projeto1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1615754070856 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1615754070857 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1615754070860 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1615754070861 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1615754070861 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock_Placa~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node Clock_Placa~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1615754070882 ""}  } { { "testecont.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/testecont.bdf" { { 160 -64 104 176 "Clock_Placa" "" } } } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 0 { 0 ""} 0 474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1615754070882 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1615754071074 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1615754071075 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1615754071075 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1615754071075 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1615754071076 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1615754071076 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1615754071076 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1615754071077 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1615754071077 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1615754071077 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1615754071077 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[0\] " "Node \"led\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1615754071091 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[1\] " "Node \"led\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1615754071091 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[2\] " "Node \"led\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1615754071091 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[3\] " "Node \"led\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1615754071091 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1615754071091 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615754071091 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1615754071095 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1615754071489 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615754071571 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1615754071581 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1615754072257 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615754072257 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1615754072465 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1615754073236 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1615754073236 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1615754074412 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1615754074412 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615754074415 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.68 " "Total time spent on timing analysis during the Fitter is 0.68 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1615754074528 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1615754074533 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1615754074664 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1615754074664 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1615754074806 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1615754075146 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1615754075327 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Estudo/Eletrônica Digital/P1/output_files/Projeto1.fit.smsg " "Generated suppressed messages file D:/Estudo/Eletrônica Digital/P1/output_files/Projeto1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1615754075380 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5500 " "Peak virtual memory: 5500 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615754075778 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 14 17:34:35 2021 " "Processing ended: Sun Mar 14 17:34:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615754075778 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615754075778 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615754075778 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1615754075778 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1615754076823 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615754076823 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 14 17:34:36 2021 " "Processing started: Sun Mar 14 17:34:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615754076823 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1615754076823 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Projeto1 -c Projeto1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Projeto1 -c Projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1615754076823 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1615754077096 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1615754077370 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1615754077389 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4689 " "Peak virtual memory: 4689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615754077558 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 14 17:34:37 2021 " "Processing ended: Sun Mar 14 17:34:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615754077558 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615754077558 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615754077558 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1615754077558 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1615754078193 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1615754078780 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615754078780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 14 17:34:38 2021 " "Processing started: Sun Mar 14 17:34:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615754078780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1615754078780 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Projeto1 -c Projeto1 " "Command: quartus_sta Projeto1 -c Projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1615754078781 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1615754078883 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1615754079042 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1615754079042 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615754079085 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615754079085 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Projeto1.sdc " "Synopsys Design Constraints File file not found: 'Projeto1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1615754079242 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1615754079242 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock_Placa Clock_Placa " "create_clock -period 1.000 -name Clock_Placa Clock_Placa" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1615754079243 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name button4 button4 " "create_clock -period 1.000 -name button4 button4" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1615754079243 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name button3 button3 " "create_clock -period 1.000 -name button3 button3" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1615754079243 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:inst4\|fft divisor:inst4\|fft " "create_clock -period 1.000 -name divisor:inst4\|fft divisor:inst4\|fft" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1615754079243 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615754079243 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1615754079245 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615754079246 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1615754079246 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1615754079255 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1615754079289 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1615754079289 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.788 " "Worst-case setup slack is -6.788" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754079298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754079298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.788             -31.464 divisor:inst4\|fft  " "   -6.788             -31.464 divisor:inst4\|fft " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754079298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.198             -81.407 button4  " "   -6.198             -81.407 button4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754079298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.197             -81.510 button3  " "   -6.197             -81.510 button3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754079298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.231            -172.561 Clock_Placa  " "   -4.231            -172.561 Clock_Placa " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754079298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615754079298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.611 " "Worst-case hold slack is -1.611" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754079309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754079309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.611              -4.574 button3  " "   -1.611              -4.574 button3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754079309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.607              -4.770 button4  " "   -1.607              -4.770 button4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754079309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 Clock_Placa  " "    0.453               0.000 Clock_Placa " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754079309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 divisor:inst4\|fft  " "    0.485               0.000 divisor:inst4\|fft " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754079309 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615754079309 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1615754079317 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1615754079326 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754079339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754079339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -81.811 Clock_Placa  " "   -3.000             -81.811 Clock_Placa " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754079339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -58.720 button3  " "   -3.000             -58.720 button3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754079339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -52.604 button4  " "   -3.000             -52.604 button4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754079339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -8.922 divisor:inst4\|fft  " "   -1.487              -8.922 divisor:inst4\|fft " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754079339 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615754079339 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1615754079489 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1615754079508 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1615754079690 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615754079770 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1615754079791 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1615754079791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.321 " "Worst-case setup slack is -6.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754079800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754079800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.321             -29.347 divisor:inst4\|fft  " "   -6.321             -29.347 divisor:inst4\|fft " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754079800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.874             -76.952 button3  " "   -5.874             -76.952 button3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754079800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.868             -76.736 button4  " "   -5.868             -76.736 button4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754079800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.963            -157.511 Clock_Placa  " "   -3.963            -157.511 Clock_Placa " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754079800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615754079800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.463 " "Worst-case hold slack is -1.463" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754079816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754079816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.463              -5.082 button4  " "   -1.463              -5.082 button4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754079816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.463              -4.830 button3  " "   -1.463              -4.830 button3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754079816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Clock_Placa  " "    0.402               0.000 Clock_Placa " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754079816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 divisor:inst4\|fft  " "    0.430               0.000 divisor:inst4\|fft " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754079816 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615754079816 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1615754079828 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1615754079837 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754079848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754079848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -81.811 Clock_Placa  " "   -3.000             -81.811 Clock_Placa " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754079848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -55.473 button3  " "   -3.000             -55.473 button3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754079848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -49.357 button4  " "   -3.000             -49.357 button4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754079848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -9.430 divisor:inst4\|fft  " "   -1.487              -9.430 divisor:inst4\|fft " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754079848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615754079848 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1615754080037 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1615754080150 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1615754080154 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1615754080154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.807 " "Worst-case setup slack is -2.807" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754080165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754080165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.807             -14.059 divisor:inst4\|fft  " "   -2.807             -14.059 divisor:inst4\|fft " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754080165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.248             -32.650 button3  " "   -2.248             -32.650 button3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754080165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.216             -32.138 button4  " "   -2.216             -32.138 button4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754080165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.266             -42.235 Clock_Placa  " "   -1.266             -42.235 Clock_Placa " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754080165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615754080165 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.757 " "Worst-case hold slack is -0.757" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754080180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754080180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.757              -1.303 button3  " "   -0.757              -1.303 button3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754080180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.756              -1.304 button4  " "   -0.756              -1.304 button4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754080180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 Clock_Placa  " "    0.187               0.000 Clock_Placa " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754080180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 divisor:inst4\|fft  " "    0.201               0.000 divisor:inst4\|fft " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754080180 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615754080180 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1615754080191 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1615754080202 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754080213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754080213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -59.566 Clock_Placa  " "   -3.000             -59.566 Clock_Placa " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754080213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -34.632 button3  " "   -3.000             -34.632 button3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754080213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -30.328 button4  " "   -3.000             -30.328 button4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754080213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 divisor:inst4\|fft  " "   -1.000              -6.000 divisor:inst4\|fft " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1615754080213 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1615754080213 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1615754080788 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1615754080789 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615754080927 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 14 17:34:40 2021 " "Processing ended: Sun Mar 14 17:34:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615754080927 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615754080927 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615754080927 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1615754080927 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 22 s " "Quartus Prime Full Compilation was successful. 0 errors, 22 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1615754081648 ""}
