#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Jul  5 12:57:05 2025
# Process ID: 29052
# Current directory: F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13028 F:\GitHub\Digital_Design_MCU-main\v210_MCU_multi_32_50MHz_plus\prj\v200_MCU_multi.xpr
# Log file: F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/vivado.log
# Journal file: F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.xpr
INFO: [Project 1-313] Project file moved from 'F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz/prj' since last save.
WARNING: [Project 1-312] File not found as 'F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/rtl/imem.v'; using path 'F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz/rtl/imem.v' instead.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as 'F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/rtl/imem.v'; using path 'F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz/rtl/imem.v' instead.
WARNING: [Project 1-312] File not found as 'F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/rtl/imem.v'; using path 'F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz/rtl/imem.v' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1160.781 ; gain = 20.070
update_compile_order -fileset sources_1
launch_simulation -install_path G:/modeltech64_2020.4/win64 -gcc_install_path G:/modeltech64_2020.4/vivado2020.2_lib
Command: launch_simulation -install_path G:/modeltech64_2020.4/win64 -gcc_install_path G:/modeltech64_2020.4/vivado2020.2_lib
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'G:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'G:/modeltech64_2020.4/vivado2020.2_lib/modelsim.ini' copied to run dir:'F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/FFT_input.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_0.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_0.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_1.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_1.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_2.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_2.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_3.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_3.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_4.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_4.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_5.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_5.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_6.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_6.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/imem_7.mif'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/cpu_7.coe'
INFO: [SIM-utils-43] Exported 'F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.sim/sim_1/behav/modelsim/memfile.coe'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {tb_top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 12:57:25 on Jul 05,2025
# vlog -incr -work xil_defaultlib "+incdir+../../../../v200_MCU_multi.gen/sources_1/ip/clk_wiz_0" ../../../../v200_MCU_multi.gen/sources_1/ip/ila_0/sim/ila_0.v ../../../../v200_MCU_multi.gen/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_7/sim/imem_7.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_6/sim/imem_6.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_5/sim/imem_5.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_4/sim/imem_4.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_3/sim/imem_3.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_2/sim/imem_2.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_1/sim/imem_1.v ../../../../v200_MCU_multi.gen/sources_1/ip/imem_0/sim/imem_0.v 
# -- Skipping module ila_0
# -- Skipping module dist_mem_gen_1
# -- Skipping module imem_7
# -- Skipping module imem_6
# -- Skipping module imem_5
# -- Skipping module imem_4
# -- Skipping module imem_3
# -- Skipping module imem_2
# -- Skipping module imem_1
# -- Skipping module imem_0
# 
# Top level modules:
# 	ila_0
# 	dist_mem_gen_1
# 	imem_7
# 	imem_6
# 	imem_5
# 	imem_4
# 	imem_3
# 	imem_2
# 	imem_1
# 	imem_0
# End time: 12:57:25 on Jul 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 12:57:25 on Jul 05,2025
# vcom -93 -work xil_defaultlib ../../../../v200_MCU_multi.gen/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mult_gen_0
# -- Compiling architecture mult_gen_0_arch of mult_gen_0
# End time: 12:57:25 on Jul 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 12:57:25 on Jul 05,2025
# vlog -incr -work xil_defaultlib "+incdir+../../../../v200_MCU_multi.gen/sources_1/ip/clk_wiz_0" ../../../../../rtl/adder.v ../../../../../rtl/alu.v ../../../../../rtl/arm.v ../../../../../rtl/condlogic.v ../../../../../rtl/controller.v ../../../../../rtl/datapath.v ../../../../../rtl/decoder.v ../../../../../rtl/dmem.v ../../../../../rtl/extend.v ../../../../../rtl/flopenr.v ../../../../../rtl/flopr.v ../../../../../rtl/mux2.v ../../../../../rtl/mux3.v ../../../../../rtl/regfile.v ../../../../../rtl/shifter.v ../../../../../rtl/top.v ../../../../../sim/tb.v 
# -- Skipping module adder
# -- Compiling module alu
# -- Compiling module arm
# -- Compiling module condlogic
# -- Compiling module condcheck
# -- Compiling module controller
# -- Skipping module datapath
# -- Compiling module decoder
# -- Skipping module dmem
# -- Skipping module extend
# -- Skipping module flopenr
# -- Skipping module flopr
# -- Skipping module mux2
# -- Skipping module mux3
# -- Skipping module regfile
# -- Compiling module shifter
# -- Compiling module top
# -- Skipping module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 12:57:25 on Jul 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 12:57:25 on Jul 05,2025
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 12:57:26 on Jul 05,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.sim/sim_1/behav/modelsim'
Program launched (PID=12776)
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {51} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {51.000} CONFIG.CLKOUT1_JITTER {260.227} CONFIG.CLKOUT1_PHASE_ERROR {300.046}] [get_ips clk_wiz_0]
generate_target all [get_files  F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP clk_wiz_0, cache-ID = 5004e8b6ca23fe82; cache size = 65.280 MB.
export_ip_user_files -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci'
export_simulation -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.ip_user_files -ipstatic_source_dir F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/modeltech64_2020.4/vivado2020.2_lib} {questa=F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.cache/compile_simlib/questa} {riviera=F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 32
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Jul  5 12:59:32 2025] Launched synth_1...
Run output will be captured here: F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.runs/synth_1/runme.log
[Sat Jul  5 12:59:32 2025] Launched impl_1...
Run output will be captured here: F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'f:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.gen/sources_1/ip/imem_0/imem_0.dcp' for cell 'ROM_1'
INFO: [Project 1-454] Reading design checkpoint 'f:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.gen/sources_1/ip/imem_1/imem_1.dcp' for cell 'ROM_2'
INFO: [Project 1-454] Reading design checkpoint 'f:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.gen/sources_1/ip/imem_2/imem_2.dcp' for cell 'ROM_3'
INFO: [Project 1-454] Reading design checkpoint 'f:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.gen/sources_1/ip/imem_3/imem_3.dcp' for cell 'ROM_4'
INFO: [Project 1-454] Reading design checkpoint 'f:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.gen/sources_1/ip/imem_4/imem_4.dcp' for cell 'ROM_5'
INFO: [Project 1-454] Reading design checkpoint 'f:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.gen/sources_1/ip/imem_5/imem_5.dcp' for cell 'ROM_6'
INFO: [Project 1-454] Reading design checkpoint 'f:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.gen/sources_1/ip/imem_6/imem_6.dcp' for cell 'ROM_7'
INFO: [Project 1-454] Reading design checkpoint 'f:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.gen/sources_1/ip/imem_7/imem_7.dcp' for cell 'ROM_8'
INFO: [Project 1-454] Reading design checkpoint 'f:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'u_clk'
INFO: [Project 1-454] Reading design checkpoint 'f:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.gen/sources_1/ip/ila_0/ila_0.dcp' for cell 'u_ila'
INFO: [Project 1-454] Reading design checkpoint 'f:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.gen/sources_1/ip/mult_gen_0/mult_gen_0.dcp' for cell 'cpu_0/dp/alu_u/mul'
INFO: [Project 1-454] Reading design checkpoint 'f:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.gen/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.dcp' for cell 'dm/ROM_1'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 1699.102 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2283 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: u_ila UUID: c30a8330-47ba-5203-8dbc-7e3e3214d902 
Parsing XDC File [f:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk/inst'
Finished Parsing XDC File [f:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk/inst'
Parsing XDC File [f:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [f:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [f:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [f:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk/inst'
Parsing XDC File [f:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'u_ila/inst'
Finished Parsing XDC File [f:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'u_ila/inst'
Parsing XDC File [f:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'u_ila/inst'
Finished Parsing XDC File [f:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'u_ila/inst'
Parsing XDC File [F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/xdc/Basys3_Master.xdc]
Finished Parsing XDC File [F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/xdc/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2392.633 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 332 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 204 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 96 instances
  RAM64M => RAM64M (RAMD64E(x4)): 32 instances

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2470.102 ; gain = 1003.445
close_design
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50.5} CONFIG.MMCM_CLKFBOUT_MULT_F {50.500} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} CONFIG.CLKOUT1_JITTER {263.757} CONFIG.CLKOUT1_PHASE_ERROR {296.864}] [get_ips clk_wiz_0]
generate_target all [get_files  F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP clk_wiz_0, cache-ID = 423de0a36542b5d8; cache size = 65.280 MB.
export_ip_user_files -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci'
export_simulation -of_objects [get_files F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.ip_user_files/sim_scripts -ip_user_files_dir F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.ip_user_files -ipstatic_source_dir F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/modeltech64_2020.4/vivado2020.2_lib} {questa=F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.cache/compile_simlib/questa} {riviera=F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.cache/compile_simlib/riviera} {activehdl=F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 32
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Jul  5 13:12:37 2025] Launched synth_1...
Run output will be captured here: F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.runs/synth_1/runme.log
[Sat Jul  5 13:12:37 2025] Launched impl_1...
Run output will be captured here: F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 32
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
[Sat Jul  5 13:23:57 2025] Launched impl_1...
Run output will be captured here: F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2568.242 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A76071A
set_property PROGRAM.FILE {F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.runs/impl_1/top.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jul-05 13:26:39
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"u_ila"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jul-05 13:26:41
INFO: [Labtools 27-3304] ILA Waveform data saved to file F:/GitHub/Digital_Design_MCU-main/v210_MCU_multi_32_50MHz_plus/prj/v200_MCU_multi.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A76071A
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jul  5 13:31:47 2025...
