#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Dec 20 14:00:45 2023
# Process ID: 5656
# Current directory: B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent796 B:\Vivado_Projects\EEX7436_NEW4\EEX7436_Project\EEX7436_Project.xpr
# Log file: B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/vivado.log
# Journal file: B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:37 ; elapsed = 00:00:16 . Memory (MB): peak = 675.316 ; gain = 73.340
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.runs/synth_1

launch_runs synth_1 -jobs 4
INFO: [BD 41-1029] Generation completed for the IP Integrator block RAM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sensor_val_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Processor_0 .
[Wed Dec 20 14:04:00 2023] Launched design_1_Processor_0_0_synth_1...
Run output will be captured here: B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.runs/design_1_Processor_0_0_synth_1/runme.log
[Wed Dec 20 14:04:00 2023] Launched synth_1...
Run output will be captured here: B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 797.434 ; gain = 22.832
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_2
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'b:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ip/design_1_Processor_0_0/design_1_Processor_0_0.dcp' for cell 'design_1_i/Processor_0'
INFO: [Project 1-454] Reading design checkpoint 'b:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ip/design_1_RAM_0_0/design_1_RAM_0_0.dcp' for cell 'design_1_i/RAM_0'
INFO: [Project 1-454] Reading design checkpoint 'b:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ip/design_1_sensor_val_0_0/design_1_sensor_val_0_0.dcp' for cell 'design_1_i/sensor_val_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1104.562 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/constrs_2/new/MAP1.xdc]
Finished Parsing XDC File [B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/constrs_2/new/MAP1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1190.168 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 1320.176 ; gain = 494.062
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/synth/func/xsim/design_1_wrapper_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/synth/func/xsim/design_1_wrapper_func_synth.vhd
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/synth/func/xsim/initialRAM.txt'
INFO: [SIM-utils-43] Exported 'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/synth/func/xsim/sensor_val.txt'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj design_1_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/synth/func/xsim/design_1_wrapper_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_Processor_0_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1_RAM_0_0_RAM'
INFO: [VRFC 10-3107] analyzing entity 'design_1_sensor_val_0_0_sensor_val'
INFO: [VRFC 10-3107] analyzing entity 'design_1_RAM_0_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1_sensor_val_0_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1'
INFO: [VRFC 10-3107] analyzing entity 'design_1_wrapper'
run_program: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1332.742 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/synth/func/xsim'
"xelab -wto 4c6b2af8595944ab9388731e45f67699 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot design_1_wrapper_func_synth xil_defaultlib.design_1_wrapper -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c6b2af8595944ab9388731e45f67699 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot design_1_wrapper_func_synth xil_defaultlib.design_1_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture structure of entity xil_defaultlib.design_1_Processor_0_0 [design_1_processor_0_0_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(init_00="0000000000000...]
Compiling architecture structure of entity xil_defaultlib.design_1_RAM_0_0_RAM [design_1_ram_0_0_ram_default]
Compiling architecture structure of entity xil_defaultlib.design_1_RAM_0_0 [design_1_ram_0_0_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(init_00="0000000010010...]
Compiling architecture structure of entity xil_defaultlib.design_1_sensor_val_0_0_sensor_val [design_1_sensor_val_0_0_sensor_v...]
Compiling architecture structure of entity xil_defaultlib.design_1_sensor_val_0_0 [design_1_sensor_val_0_0_default]
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture structure of entity xil_defaultlib.design_1_wrapper
Built simulation snapshot design_1_wrapper_func_synth
run_program: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1356.086 ; gain = 23.344
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_func_synth -key {Post-Synthesis:sim_1:Functional:design_1_wrapper} -tclbatch {design_1_wrapper.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/Block_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
open_wave_config B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/Block_1_wrapper_behav.wcfg
WARNING: Simulation object /design_1_wrapper/design_1_i/Processor_0/U0/CONTROL_U/Current_state was not found in the design.
WARNING: Simulation object /design_1_wrapper/design_1_i/Processor_0/U0/No_CTR_sys/Ins_reg/Q was not found in the design.
WARNING: Simulation object /design_1_wrapper/design_1_i/Processor_0/U0/CONTROL_U/Next_state was not found in the design.
WARNING: Simulation object /design_1_wrapper/design_1_i/Processor_0/U0/CONTROL_U/Current_state was not found in the design.
source design_1_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 1833.840 ; gain = 452.688
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:49 ; elapsed = 00:01:10 . Memory (MB): peak = 1833.840 ; gain = 1007.727
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/design_1_wrapper/clk_0} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/design_1_wrapper/ctr_rst_0} -radix hex {1 0ns}
add_force {/design_1_wrapper/rd_0} -radix hex {1 0ns}
run 100 ns
add_force {/design_1_wrapper/ctr_rst_0} -radix hex {0 0ns}
run 100 ns
add_force {/design_1_wrapper/actuator_rd_item_0} -radix hex {0 0ns}
add_force {/design_1_wrapper/actuator_rd_index_0} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim/initialRAM.txt'
INFO: [SIM-utils-43] Exported 'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim/sensor_val.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj design_1_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Processor'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.ip_user_files/bd/design_1/ip/design_1_Processor_0_0/sim/design_1_Processor_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_Processor_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.ip_user_files/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_wrapper'
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1857.383 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim'
"xelab -wto 4c6b2af8595944ab9388731e45f67699 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c6b2af8595944ab9388731e45f67699 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3249] File B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Control.vhd, line 43. Unresolved signal "current_state" is multiply driven.
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1857.383 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1857.383 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1859.668 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim/initialRAM.txt'
INFO: [SIM-utils-43] Exported 'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim/sensor_val.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj design_1_wrapper_vhdl.prj"
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1859.668 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim'
"xelab -wto 4c6b2af8595944ab9388731e45f67699 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c6b2af8595944ab9388731e45f67699 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3249] File B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Control.vhd, line 43. Unresolved signal "current_state" is multiply driven.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1859.668 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1859.668 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_design
close_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1911.984 ; gain = 0.000
update_module_reference design_1_Processor_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'ctr_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Adding component instance block -- xilinx.com:module_ref:sensor_val:1.0 - sensor_val_0
Adding component instance block -- xilinx.com:module_ref:RAM:1.0 - RAM_0
Adding component instance block -- xilinx.com:module_ref:Processor:1.0 - Processor_0
Successfully read diagram <design_1> from BD file <B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.runs/design_1_Processor_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_Processor_0_0 from Processor_v1_0 1.0 to Processor_v1_0 1.0
Wrote  : <B:\Vivado_Projects\EEX7436_NEW4\EEX7436_Project\EEX7436_Project.srcs\sources_1\bd\design_1\design_1.bd> 
upgrade_ip: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1911.984 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1911.984 ; gain = 0.000
generate_target Simulation [get_files B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <B:\Vivado_Projects\EEX7436_NEW4\EEX7436_Project\EEX7436_Project.srcs\sources_1\bd\design_1\design_1.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RAM_0/r_add'(10) to net 'Processor_0_ROM_r_add'(12) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/synth/design_1.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RAM_0/r_add'(10) to net 'Processor_0_ROM_r_add'(12) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block RAM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sensor_val_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Processor_0 .
Exporting to file B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd] -directory B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.ip_user_files/sim_scripts -ip_user_files_dir B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.ip_user_files -ipstatic_source_dir B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.cache/compile_simlib/modelsim} {questa=B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.cache/compile_simlib/questa} {riviera=B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.cache/compile_simlib/riviera} {activehdl=B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim/initialRAM.txt'
INFO: [SIM-utils-43] Exported 'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim/sensor_val.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj design_1_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Processor'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.ip_user_files/bd/design_1/ip/design_1_Processor_0_0/sim/design_1_Processor_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_Processor_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.ip_user_files/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_wrapper'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1920.570 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim'
"xelab -wto 4c6b2af8595944ab9388731e45f67699 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c6b2af8595944ab9388731e45f67699 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3249] File B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Control.vhd, line 43. Unresolved signal "current_state" is multiply driven.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1920.570 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-99] Step results log file:'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 1920.570 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_module_reference design_1_Processor_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'ctr_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_Processor_0_0 from Processor_v1_0 1.0 to Processor_v1_0 1.0
Wrote  : <B:\Vivado_Projects\EEX7436_NEW4\EEX7436_Project\EEX7436_Project.srcs\sources_1\bd\design_1\design_1.bd> 
close_bd_design [get_bd_designs design_1]
update_module_reference design_1_Processor_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'ctr_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Adding component instance block -- xilinx.com:module_ref:sensor_val:1.0 - sensor_val_0
Adding component instance block -- xilinx.com:module_ref:RAM:1.0 - RAM_0
Adding component instance block -- xilinx.com:module_ref:Processor:1.0 - Processor_0
Successfully read diagram <design_1> from BD file <B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_Processor_0_0 from Processor_v1_0 1.0 to Processor_v1_0 1.0
Wrote  : <B:\Vivado_Projects\EEX7436_NEW4\EEX7436_Project\EEX7436_Project.srcs\sources_1\bd\design_1\design_1.bd> 
upgrade_ip: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1986.891 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1986.891 ; gain = 0.000
close_bd_design [get_bd_designs design_1]
generate_target Simulation [get_files B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <B:\Vivado_Projects\EEX7436_NEW4\EEX7436_Project\EEX7436_Project.srcs\sources_1\bd\design_1\design_1.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RAM_0/r_add'(10) to net 'Processor_0_ROM_r_add'(12) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/synth/design_1.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RAM_0/r_add'(10) to net 'Processor_0_ROM_r_add'(12) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block RAM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sensor_val_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Processor_0 .
Exporting to file B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd] -directory B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.ip_user_files/sim_scripts -ip_user_files_dir B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.ip_user_files -ipstatic_source_dir B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.cache/compile_simlib/modelsim} {questa=B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.cache/compile_simlib/questa} {riviera=B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.cache/compile_simlib/riviera} {activehdl=B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RAM_0/r_add'(10) to net 'Processor_0_ROM_r_add'(12) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/synth/design_1.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RAM_0/r_add'(10) to net 'Processor_0_ROM_r_add'(12) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block RAM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sensor_val_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Processor_0 .
Exporting to file B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim/initialRAM.txt'
INFO: [SIM-utils-43] Exported 'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim/sensor_val.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj design_1_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Processor'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.ip_user_files/bd/design_1/ip/design_1_Processor_0_0/sim/design_1_Processor_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_Processor_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.ip_user_files/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1'
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_wrapper'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1986.891 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim'
"xelab -wto 4c6b2af8595944ab9388731e45f67699 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c6b2af8595944ab9388731e45f67699 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling architecture pc_arch of entity xil_defaultlib.PC [pc_default]
Compiling architecture reg_arch of entity xil_defaultlib.reg [reg_default]
Compiling architecture timer_arch of entity xil_defaultlib.Timer [timer_default]
Compiling architecture reg_arch of entity xil_defaultlib.reg [\reg(width=13)\]
Compiling architecture reg_arch of entity xil_defaultlib.reg [\reg(width=8)\]
Compiling architecture tri_buf_arch of entity xil_defaultlib.tri_buf [tri_buf_default]
Compiling architecture compare_arch of entity xil_defaultlib.compare [compare_default]
Compiling architecture input_rdr_arch of entity xil_defaultlib.Input_rdr [input_rdr_default]
Compiling architecture speed_reg_arch of entity xil_defaultlib.Speed_reg [speed_reg_default]
Compiling architecture read_addr_gen_arch of entity xil_defaultlib.Read_addr_gen [read_addr_gen_default]
Compiling architecture flg_mem_arch of entity xil_defaultlib.flg_mem [flg_mem_default]
Compiling architecture proc_no_ctr_arch of entity xil_defaultlib.proc_no_ctr [proc_no_ctr_default]
Compiling architecture control_arch of entity xil_defaultlib.control [control_default]
Compiling architecture processor_arch of entity xil_defaultlib.Processor [processor_default]
Compiling architecture design_1_processor_0_0_arch of entity xil_defaultlib.design_1_Processor_0_0 [design_1_processor_0_0_default]
Compiling architecture ram_arch of entity xil_defaultlib.RAM [ram_default]
Compiling architecture design_1_ram_0_0_arch of entity xil_defaultlib.design_1_RAM_0_0 [design_1_ram_0_0_default]
Compiling architecture sensor_val_arch of entity xil_defaultlib.sensor_val [sensor_val_default]
Compiling architecture design_1_sensor_val_0_0_arch of entity xil_defaultlib.design_1_sensor_val_0_0 [design_1_sensor_val_0_0_default]
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture structure of entity xil_defaultlib.design_1_wrapper
Built simulation snapshot design_1_wrapper_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1986.891 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_behav -key {Behavioral:sim_1:Functional:design_1_wrapper} -tclbatch {design_1_wrapper.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/Block_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
open_wave_config B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/Block_1_wrapper_behav.wcfg
source design_1_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1986.891 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:57 . Memory (MB): peak = 1986.891 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2014.828 ; gain = 27.938
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.runs/synth_1

launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RAM_0/r_add'(10) to net 'Processor_0_ROM_r_add'(12) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/synth/design_1.vhd
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/RAM_0/r_add'(10) to net 'Processor_0_ROM_r_add'(12) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block RAM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sensor_val_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Processor_0 .
Exporting to file B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Wed Dec 20 14:41:14 2023] Launched design_1_Processor_0_0_synth_1...
Run output will be captured here: B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.runs/design_1_Processor_0_0_synth_1/runme.log
[Wed Dec 20 14:41:14 2023] Launched synth_1...
Run output will be captured here: B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 2014.828 ; gain = 0.000
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [b:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ip/design_1_Processor_0_0/design_1_Processor_0_0_sim_netlist.vhdl:4355]
CRITICAL WARNING: [HDL 9-849] Syntax error : file ended before end of clause. [b:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ip/design_1_Processor_0_0/design_1_Processor_0_0_sim_netlist.vhdl:88310]
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_2
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'b:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ip/design_1_Processor_0_0/design_1_Processor_0_0.dcp' for cell 'design_1_i/Processor_0'
INFO: [Project 1-454] Reading design checkpoint 'b:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ip/design_1_RAM_0_0/design_1_RAM_0_0.dcp' for cell 'design_1_i/RAM_0'
INFO: [Project 1-454] Reading design checkpoint 'b:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ip/design_1_sensor_val_0_0/design_1_sensor_val_0_0.dcp' for cell 'design_1_i/sensor_val_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.464 . Memory (MB): peak = 2037.461 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 843 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/constrs_2/new/MAP1.xdc]
Finished Parsing XDC File [B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.srcs/constrs_2/new/MAP1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2122.410 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2123.562 ; gain = 97.922
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/synth/func/xsim/design_1_wrapper_func_synth.vhd"
write_vhdl: Time (s): cpu = 00:02:13 ; elapsed = 00:02:09 . Memory (MB): peak = 2123.562 ; gain = 0.000
INFO: [SIM-utils-36] Netlist generated:B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/synth/func/xsim/design_1_wrapper_func_synth.vhd
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/synth/func/xsim/initialRAM.txt'
INFO: [SIM-utils-43] Exported 'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/synth/func/xsim/sensor_val.txt'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj design_1_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/synth/func/xsim/design_1_wrapper_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_Processor_0_0_Input_rdr'
INFO: [VRFC 10-3107] analyzing entity 'design_1_Processor_0_0_PC'
INFO: [VRFC 10-3107] analyzing entity 'design_1_Processor_0_0_Read_addr_gen'
INFO: [VRFC 10-3107] analyzing entity 'design_1_Processor_0_0_Speed_reg'
INFO: [VRFC 10-3107] analyzing entity 'design_1_Processor_0_0_Timer'
INFO: [VRFC 10-3107] analyzing entity 'design_1_Processor_0_0_compare'
INFO: [VRFC 10-3107] analyzing entity 'design_1_Processor_0_0_control'
INFO: [VRFC 10-3107] analyzing entity 'design_1_Processor_0_0_flg_mem'
INFO: [VRFC 10-3107] analyzing entity 'design_1_Processor_0_0_reg'
INFO: [VRFC 10-3107] analyzing entity 'design_1_Processor_0_0_reg_1'
INFO: [VRFC 10-3107] analyzing entity '\design_1_Processor_0_0_reg__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_Processor_0_0_reg__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_Processor_0_0_reg__parameterized1_0\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_RAM_0_0_RAM'
INFO: [VRFC 10-3107] analyzing entity 'design_1_sensor_val_0_0_sensor_val'
INFO: [VRFC 10-3107] analyzing entity 'design_1_Processor_0_0_proc_no_ctr'
INFO: [VRFC 10-3107] analyzing entity 'design_1_RAM_0_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1_sensor_val_0_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1_Processor_0_0_Processor'
INFO: [VRFC 10-3107] analyzing entity 'design_1_Processor_0_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1'
INFO: [VRFC 10-3107] analyzing entity 'design_1_wrapper'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2123.562 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/synth/func/xsim'
"xelab -wto 4c6b2af8595944ab9388731e45f67699 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot design_1_wrapper_func_synth xil_defaultlib.design_1_wrapper -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4c6b2af8595944ab9388731e45f67699 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot design_1_wrapper_func_synth xil_defaultlib.design_1_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111111101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000000010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100001011...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000101010100001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101110101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000101000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000100000000000")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture ldce_v of entity unisim.LDCE [ldce_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110011110000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011101110101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011000000010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000110011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001011...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000001111000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001010000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00011111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000000000000")(0...]
Compiling architecture structure of entity xil_defaultlib.design_1_Processor_0_0_control [design_1_processor_0_0_control_d...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011001100100011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101111111010100000...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture structure of entity xil_defaultlib.design_1_Processor_0_0_flg_mem [design_1_processor_0_0_flg_mem_d...]
Compiling architecture structure of entity xil_defaultlib.\design_1_Processor_0_0_reg__parameterized1\ [\design_1_Processor_0_0_reg__par...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101010110000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101010101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101010100000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101000100010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101010100101011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000111011110000111...]
Compiling architecture structure of entity xil_defaultlib.design_1_Processor_0_0_Input_rdr [design_1_processor_0_0_input_rdr...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001011")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111011111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111011")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101100001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111011111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111110110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11011111")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111101111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011111110000000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111111")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101111111111110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111011110000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.design_1_Processor_0_0_reg [design_1_processor_0_0_reg_defau...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111010000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111101110011110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010101011010100110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000000101110101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001011001100011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101011010100110...]
Compiling architecture structure of entity xil_defaultlib.\design_1_Processor_0_0_reg__parameterized1_0\ [\design_1_Processor_0_0_reg__par...]
Compiling architecture structure of entity xil_defaultlib.\design_1_Processor_0_0_reg__parameterized0\ [\design_1_Processor_0_0_reg__par...]
Compiling architecture structure of entity xil_defaultlib.design_1_Processor_0_0_reg_1 [design_1_processor_0_0_reg_1_def...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11000101")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.design_1_Processor_0_0_PC [design_1_processor_0_0_pc_defaul...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111110000...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture structure of entity xil_defaultlib.design_1_Processor_0_0_Read_addr_gen [design_1_processor_0_0_read_addr...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(init_a="0000...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(read_width_a=18,read_w...]
Compiling architecture structure of entity xil_defaultlib.design_1_Processor_0_0_Speed_reg [design_1_processor_0_0_speed_reg...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.design_1_Processor_0_0_Timer [design_1_processor_0_0_timer_def...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.design_1_Processor_0_0_compare [design_1_processor_0_0_compare_d...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.design_1_Processor_0_0_proc_no_ctr [design_1_processor_0_0_proc_no_c...]
Compiling architecture structure of entity xil_defaultlib.design_1_Processor_0_0_Processor [design_1_processor_0_0_processor...]
Compiling architecture structure of entity xil_defaultlib.design_1_Processor_0_0 [design_1_processor_0_0_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(init_00="0000000000000...]
Compiling architecture structure of entity xil_defaultlib.design_1_RAM_0_0_RAM [design_1_ram_0_0_ram_default]
Compiling architecture structure of entity xil_defaultlib.design_1_RAM_0_0 [design_1_ram_0_0_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(init_00="0000000010010...]
Compiling architecture structure of entity xil_defaultlib.design_1_sensor_val_0_0_sensor_val [design_1_sensor_val_0_0_sensor_v...]
Compiling architecture structure of entity xil_defaultlib.design_1_sensor_val_0_0 [design_1_sensor_val_0_0_default]
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture structure of entity xil_defaultlib.design_1_wrapper
Built simulation snapshot design_1_wrapper_func_synth
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:01:15 . Memory (MB): peak = 2123.562 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '74' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/EEX7436_Project.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_func_synth -key {Post-Synthesis:sim_1:Functional:design_1_wrapper} -tclbatch {design_1_wrapper.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/Block_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
open_wave_config B:/Vivado_Projects/EEX7436_NEW4/EEX7436_Project/Block_1_wrapper_behav.wcfg
WARNING: Simulation object /design_1_wrapper/design_1_i/Processor_0/U0/CONTROL_U/Next_state was not found in the design.
source design_1_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2123.562 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:02:52 ; elapsed = 00:03:59 . Memory (MB): peak = 2123.562 ; gain = 97.922
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/design_1_wrapper/clk_0} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/design_1_wrapper/ctr_rst_0} -radix hex {1 0ns}
add_force {/design_1_wrapper/rd_0} -radix hex {0 0ns}
run 100 ns
add_force {/design_1_wrapper/ctr_rst_0} -radix hex {0 0ns}
run 100 ns
add_force {/design_1_wrapper/actuator_rd_item_0} -radix hex {0 0ns}
add_force {/design_1_wrapper/actuator_rd_index_0} -radix hex {1 0ns}
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 20 15:04:46 2023...
