#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002746f28fb80 .scope module, "oct_10_checkpoint" "oct_10_checkpoint" 2 4;
 .timescale -12 -12;
v000002746f3229f0_0 .var "clk", 0 0;
v000002746f322b30_0 .var "clk_en", 0 0;
v000002746f3215f0_0 .net "data_memory_in_v", 31 0, v000002746f2ec9e0_0;  1 drivers
v000002746f3219b0_0 .net "err_bits", 1 0, v000002746f2ed840_0;  1 drivers
o000002746f2f21b8 .functor BUFZ 1, C4<z>; HiZ drive
v000002746f321af0_0 .net "halt_f", 0 0, o000002746f2f21b8;  0 drivers
v000002746f321b90_0 .net "instruction_memory_v", 31 0, v000002746f2ec760_0;  1 drivers
v000002746f321c30_0 .var "rst", 0 0;
S_000002746f28fd10 .scope module, "topMod" "scc_f25_top" 2 19, 3 3 0, S_000002746f28fb80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clk_en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "halt_f";
    .port_info 4 /OUTPUT 2 "err_bits";
    .port_info 5 /OUTPUT 32 "instruction_memory_v";
    .port_info 6 /OUTPUT 32 "data_memory_in_v";
    .port_info 7 /NODIR 0 "";
v000002746f321cd0_0 .net "addressFetch", 31 0, L_000002746f2eeb50;  1 drivers
v000002746f322810_0 .net "clk", 0 0, v000002746f3229f0_0;  1 drivers
v000002746f322d10_0 .net "clk_en", 0 0, v000002746f322b30_0;  1 drivers
v000002746f3228b0_0 .net "dataIn", 31 0, v000002746f2a8730_0;  1 drivers
v000002746f322590_0 .net "dataOutMem", 31 0, L_000002746f2ee140;  1 drivers
v000002746f3221d0_0 .net "data_memory_in_v", 31 0, v000002746f2ec9e0_0;  alias, 1 drivers
v000002746f321870_0 .net "err_bits", 1 0, v000002746f2ed840_0;  alias, 1 drivers
v000002746f3214b0_0 .net "halt", 0 0, v000002746f2e0ad0_0;  1 drivers
v000002746f322630_0 .net "halt_f", 0 0, o000002746f2f21b8;  alias, 0 drivers
v000002746f322950_0 .net "instruction", 31 0, v000002746f2df310_0;  1 drivers
v000002746f321550_0 .net "instruction_memory_v", 31 0, v000002746f2ec760_0;  alias, 1 drivers
v000002746f3226d0_0 .net "programCounter", 31 0, v000002746f2e1320_0;  1 drivers
o000002746f2f01d8 .functor BUFZ 1, C4<z>; HiZ drive
v000002746f321910_0 .net "readBit", 0 0, o000002746f2f01d8;  0 drivers
v000002746f322130_0 .net "rst", 0 0, v000002746f321c30_0;  1 drivers
v000002746f321a50_0 .net "writeBit", 0 0, L_000002746f2eed80;  1 drivers
S_000002746f2828c0 .scope module, "memMod" "Instruction_and_data" 3 43, 4 21 0, S_000002746f28fd10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "mem_Clk";
    .port_info 1 /INPUT 1 "halt_f";
    .port_info 2 /INPUT 1 "instruction_memory_en";
    .port_info 3 /INPUT 32 "instruction_memory_a";
    .port_info 4 /INPUT 32 "data_memory_a";
    .port_info 5 /INPUT 1 "data_memory_read";
    .port_info 6 /INPUT 1 "data_memory_write";
    .port_info 7 /INPUT 32 "data_memory_out_v";
    .port_info 8 /OUTPUT 32 "instruction_memory_v";
    .port_info 9 /OUTPUT 32 "data_memory_in_v";
v000002746f2a8ff0_0 .var "a", 7 0;
v000002746f2a9310_0 .var "b", 7 0;
v000002746f2a8910_0 .var "c", 7 0;
v000002746f2a8410_0 .var "d", 7 0;
v000002746f2a8550_0 .net "data_memory_a", 31 0, L_000002746f2eeb50;  alias, 1 drivers
v000002746f2a8730_0 .var "data_memory_in_v", 31 0;
v000002746f2a89b0_0 .net "data_memory_out_v", 31 0, L_000002746f2ee140;  alias, 1 drivers
v000002746f2a8a50_0 .net "data_memory_read", 0 0, o000002746f2f01d8;  alias, 0 drivers
v000002746f2a8af0_0 .net "data_memory_write", 0 0, L_000002746f2eed80;  alias, 1 drivers
v000002746f2a8b90_0 .var/i "fd", 31 0;
v000002746f2a8c30_0 .net "halt_f", 0 0, v000002746f2e0ad0_0;  alias, 1 drivers
v000002746f2a8cd0_0 .var/i "i", 31 0;
v000002746f2dfb30_0 .net "instruction_memory_a", 31 0, v000002746f2e1320_0;  alias, 1 drivers
L_000002746f3250c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002746f2df950_0 .net "instruction_memory_en", 0 0, L_000002746f3250c8;  1 drivers
v000002746f2df310_0 .var "instruction_memory_v", 31 0;
v000002746f2e0490_0 .net "mem_Clk", 0 0, v000002746f3229f0_0;  alias, 1 drivers
v000002746f2dfa90 .array "memory", 65535 0, 7 0;
E_000002746f2a3ea0 .event posedge, v000002746f2a8c30_0;
E_000002746f2a3c20/0 .event anyedge, v000002746f2a8550_0, v000002746f2dfb30_0;
E_000002746f2a3c20/1 .event posedge, v000002746f2a8af0_0, v000002746f2a8a50_0;
E_000002746f2a3c20 .event/or E_000002746f2a3c20/0, E_000002746f2a3c20/1;
S_000002746f282b60 .scope module, "scc" "scc" 3 56, 5 8 0, S_000002746f28fd10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clk_en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "instruction";
    .port_info 4 /INPUT 32 "dataIn";
    .port_info 5 /OUTPUT 2 "err_bits";
    .port_info 6 /OUTPUT 32 "instruction_memory_v";
    .port_info 7 /OUTPUT 32 "data_memory_v";
    .port_info 8 /OUTPUT 32 "programCounter";
    .port_info 9 /OUTPUT 1 "writeFlag";
    .port_info 10 /OUTPUT 32 "dataOut";
    .port_info 11 /OUTPUT 32 "addressIn";
    .port_info 12 /OUTPUT 1 "halt";
v000002746f2ed020_0 .net "addressIn", 31 0, L_000002746f2eeb50;  alias, 1 drivers
v000002746f2ec440_0 .net "aluFunction", 2 0, v000002746f2dee10_0;  1 drivers
v000002746f2ec8a0_0 .net "branch", 0 0, v000002746f2e08f0_0;  1 drivers
v000002746f2ed0c0_0 .net "branchInstruction", 3 0, v000002746f2e0710_0;  1 drivers
v000002746f2ec300_0 .net "clk", 0 0, v000002746f3229f0_0;  alias, 1 drivers
v000002746f2ed480_0 .net "clk_en", 0 0, v000002746f322b30_0;  alias, 1 drivers
v000002746f2ed700_0 .net "dataIn", 31 0, v000002746f2a8730_0;  alias, 1 drivers
v000002746f2ed160_0 .net "dataOut", 31 0, L_000002746f2ee140;  alias, 1 drivers
v000002746f2ecee0_0 .net "dataRegister", 0 0, v000002746f2deff0_0;  1 drivers
v000002746f2eda20_0 .net "dataRegisterImm", 0 0, v000002746f2e0850_0;  1 drivers
v000002746f2ec9e0_0 .var "data_memory_v", 31 0;
v000002746f2ed840_0 .var "err_bits", 1 0;
v000002746f2edac0_0 .net "exeData", 15 0, L_000002746f2ee7d0;  1 drivers
v000002746f2ed200_0 .net "exeOverride", 0 0, v000002746f2e0530_0;  1 drivers
v000002746f2edc00_0 .net "exe_memoryAddressOut", 31 0, v000002746f2e0170_0;  1 drivers
v000002746f2ed2a0_0 .net "exe_memoryDataOut", 31 0, v000002746f2e0210_0;  1 drivers
v000002746f2edca0_0 .net "exe_memoryWrite", 0 0, v000002746f2dfc70_0;  1 drivers
v000002746f2ebfe0_0 .net "exe_readRegDest", 3 0, v000002746f2dfe50_0;  1 drivers
v000002746f2eca80_0 .net "exe_readRegFirst", 3 0, v000002746f2e0cb0_0;  1 drivers
v000002746f2edde0_0 .net "exe_readRegSec", 3 0, v000002746f2df8b0_0;  1 drivers
v000002746f2ede80_0 .net "exe_writeData", 31 0, v000002746f2e0030_0;  1 drivers
v000002746f2ed520_0 .net "exe_writeToReg", 0 0, v000002746f2df3b0_0;  1 drivers
v000002746f2ed8e0_0 .net "firstLevelDecode", 1 0, v000002746f2df270_0;  1 drivers
v000002746f2ec6c0_0 .net "halt", 0 0, v000002746f2e0ad0_0;  alias, 1 drivers
v000002746f2ed5c0_0 .net "instrcutionForID", 31 0, v000002746f2e2680_0;  1 drivers
v000002746f2ec080_0 .net "instruction", 31 0, v000002746f2df310_0;  alias, 1 drivers
v000002746f2ec760_0 .var "instruction_memory_v", 31 0;
v000002746f2ed660_0 .net "loadStore", 0 0, v000002746f2df4f0_0;  1 drivers
v000002746f2ec120_0 .net "out_destRegister", 3 0, v000002746f2df590_0;  1 drivers
v000002746f2ecb20_0 .net "out_imm", 15 0, v000002746f2df630_0;  1 drivers
v000002746f2ecc60_0 .net "out_sourceFirstReg", 3 0, v000002746f2e1820_0;  1 drivers
v000002746f2ec1c0_0 .net "out_sourceSecReg", 3 0, v000002746f2e1640_0;  1 drivers
v000002746f2ec260_0 .net "programCounter", 31 0, v000002746f2e1320_0;  alias, 1 drivers
v000002746f2ec3a0_0 .net "readDataDest", 31 0, L_000002746f2eec30;  1 drivers
v000002746f2ec4e0_0 .net "readDataFirst", 31 0, L_000002746f2ee450;  1 drivers
v000002746f2ec800_0 .net "readDataSec", 31 0, L_000002746f2eebc0;  1 drivers
v000002746f2ec580_0 .net "regRead", 0 0, v000002746f2e1780_0;  1 drivers
v000002746f2ec620_0 .net "regWrite", 0 0, v000002746f2e2b80_0;  1 drivers
v000002746f2ec940_0 .net "rst", 0 0, v000002746f321c30_0;  alias, 1 drivers
v000002746f2ecd00_0 .net "secondLevelDecode", 3 0, v000002746f2e2540_0;  1 drivers
v000002746f2ecda0_0 .net "setFlags", 0 0, v000002746f2e1dc0_0;  1 drivers
v000002746f322090_0 .net "specialEncoding", 0 0, v000002746f2e1b40_0;  1 drivers
v000002746f322770_0 .net "writeFlag", 0 0, L_000002746f2eed80;  alias, 1 drivers
S_000002746f27df10 .scope module, "EXE" "execute" 5 109, 6 1 0, S_000002746f282b60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "firstLevelDecode";
    .port_info 3 /INPUT 1 "specialEncoding";
    .port_info 4 /INPUT 4 "secondLevelDecode";
    .port_info 5 /INPUT 3 "aluFunctions";
    .port_info 6 /INPUT 4 "branchInstruction";
    .port_info 7 /INPUT 16 "imm";
    .port_info 8 /INPUT 4 "destReg";
    .port_info 9 /INPUT 4 "sourceFirstReg";
    .port_info 10 /INPUT 4 "sourceSecReg";
    .port_info 11 /INPUT 1 "setFlags";
    .port_info 12 /INPUT 32 "readDataDest";
    .port_info 13 /INPUT 32 "readDataFirst";
    .port_info 14 /INPUT 32 "readDataSec";
    .port_info 15 /OUTPUT 4 "readRegDest";
    .port_info 16 /OUTPUT 4 "readRegFirst";
    .port_info 17 /OUTPUT 4 "readRegSec";
    .port_info 18 /OUTPUT 32 "writeData";
    .port_info 19 /OUTPUT 1 "writeToReg";
    .port_info 20 /OUTPUT 1 "exeOverride";
    .port_info 21 /OUTPUT 16 "exeData";
    .port_info 22 /OUTPUT 32 "memoryDataOut";
    .port_info 23 /OUTPUT 32 "memoryAddressOut";
    .port_info 24 /OUTPUT 1 "memoryWrite";
L_000002746f2ee7d0 .functor BUFZ 16, v000002746f2df630_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000002746f2df6d0_0 .net "aluFunctions", 2 0, v000002746f2dee10_0;  alias, 1 drivers
v000002746f2df9f0_0 .net "branchInstruction", 3 0, v000002746f2e0710_0;  alias, 1 drivers
v000002746f2df810_0 .net "clk", 0 0, v000002746f3229f0_0;  alias, 1 drivers
v000002746f2e00d0_0 .net "destReg", 3 0, v000002746f2df590_0;  alias, 1 drivers
v000002746f2dfbd0_0 .net "exeData", 15 0, L_000002746f2ee7d0;  alias, 1 drivers
v000002746f2e0530_0 .var "exeOverride", 0 0;
v000002746f2dfdb0_0 .net "firstLevelDecode", 1 0, v000002746f2df270_0;  alias, 1 drivers
v000002746f2df770_0 .var "flags", 3 0;
v000002746f2df090_0 .net/s "imm", 15 0, v000002746f2df630_0;  alias, 1 drivers
v000002746f2df130_0 .var/s "immExt", 31 0;
v000002746f2e0170_0 .var "memoryAddressOut", 31 0;
v000002746f2e0210_0 .var "memoryDataOut", 31 0;
v000002746f2dfc70_0 .var "memoryWrite", 0 0;
v000002746f2e0c10_0 .net "readDataDest", 31 0, L_000002746f2eec30;  alias, 1 drivers
v000002746f2dfd10_0 .net "readDataFirst", 31 0, L_000002746f2ee450;  alias, 1 drivers
v000002746f2e0350_0 .net "readDataSec", 31 0, L_000002746f2eebc0;  alias, 1 drivers
v000002746f2dfe50_0 .var "readRegDest", 3 0;
v000002746f2e0cb0_0 .var "readRegFirst", 3 0;
v000002746f2df8b0_0 .var "readRegSec", 3 0;
v000002746f2df1d0_0 .net "rst", 0 0, v000002746f321c30_0;  alias, 1 drivers
v000002746f2dfef0_0 .net "secondLevelDecode", 3 0, v000002746f2e2540_0;  alias, 1 drivers
v000002746f2deeb0_0 .net "setFlags", 0 0, v000002746f2e1dc0_0;  alias, 1 drivers
v000002746f2e02b0_0 .net "sourceFirstReg", 3 0, v000002746f2e1820_0;  alias, 1 drivers
v000002746f2e05d0_0 .net "sourceSecReg", 3 0, v000002746f2e1640_0;  alias, 1 drivers
v000002746f2e0670_0 .net "specialEncoding", 0 0, v000002746f2e1b40_0;  alias, 1 drivers
v000002746f2dff90_0 .var/s "tempDiff", 32 0;
v000002746f2e0030_0 .var "writeData", 31 0;
v000002746f2df3b0_0 .var "writeToReg", 0 0;
E_000002746f2a4120/0 .event anyedge, v000002746f2dfdb0_0, v000002746f2df9f0_0, v000002746f2df770_0, v000002746f2df6d0_0;
E_000002746f2a4120/1 .event anyedge, v000002746f2e02b0_0, v000002746f2e00d0_0, v000002746f2dfd10_0, v000002746f2df090_0;
E_000002746f2a4120/2 .event anyedge, v000002746f2e0670_0, v000002746f2dfef0_0, v000002746f2df130_0, v000002746f2dff90_0;
E_000002746f2a4120/3 .event anyedge, v000002746f2e0030_0;
E_000002746f2a4120 .event/or E_000002746f2a4120/0, E_000002746f2a4120/1, E_000002746f2a4120/2, E_000002746f2a4120/3;
E_000002746f2a3d60 .event posedge, v000002746f2df1d0_0, v000002746f2e0490_0;
S_000002746f295560 .scope module, "ID" "iDecode" 5 66, 7 1 0, S_000002746f282b60;
 .timescale -12 -12;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "loadStore";
    .port_info 5 /OUTPUT 1 "dataRegister";
    .port_info 6 /OUTPUT 1 "dataRegisterImm";
    .port_info 7 /OUTPUT 1 "specialEncoding";
    .port_info 8 /OUTPUT 1 "setFlags";
    .port_info 9 /OUTPUT 3 "aluFunction";
    .port_info 10 /OUTPUT 1 "regWrite";
    .port_info 11 /OUTPUT 1 "regRead";
    .port_info 12 /OUTPUT 4 "out_destRegister";
    .port_info 13 /OUTPUT 4 "out_sourceFirstReg";
    .port_info 14 /OUTPUT 4 "out_sourceSecReg";
    .port_info 15 /OUTPUT 16 "out_imm";
    .port_info 16 /OUTPUT 2 "firstLevelDecode_out";
    .port_info 17 /OUTPUT 4 "secondLevelDecode_out";
    .port_info 18 /OUTPUT 4 "branchInstruction";
    .port_info 19 /OUTPUT 1 "halt";
v000002746f2dee10_0 .var "aluFunction", 2 0;
v000002746f2e03f0_0 .net "aluOperationCommands", 2 0, L_000002746f321eb0;  1 drivers
v000002746f2e08f0_0 .var "branch", 0 0;
v000002746f2e0b70_0 .net "branchCondition", 3 0, L_000002746f321370;  1 drivers
v000002746f2e0710_0 .var "branchInstruction", 3 0;
v000002746f2e07b0_0 .net "clk", 0 0, v000002746f3229f0_0;  alias, 1 drivers
v000002746f2deff0_0 .var "dataRegister", 0 0;
v000002746f2e0850_0 .var "dataRegisterImm", 0 0;
v000002746f2e0990_0 .net "destReg", 3 0, L_000002746f3223b0;  1 drivers
v000002746f2e0a30_0 .net "firstLevelDecode", 1 0, L_000002746f322270;  1 drivers
v000002746f2df270_0 .var "firstLevelDecode_out", 1 0;
v000002746f2e0ad0_0 .var "halt", 0 0;
v000002746f2def50_0 .net "imm", 15 0, L_000002746f322db0;  1 drivers
v000002746f2df450_0 .net "instruction", 31 0, v000002746f2e2680_0;  alias, 1 drivers
v000002746f2df4f0_0 .var "loadStore", 0 0;
v000002746f2df590_0 .var "out_destRegister", 3 0;
v000002746f2df630_0 .var "out_imm", 15 0;
v000002746f2e1820_0 .var "out_sourceFirstReg", 3 0;
v000002746f2e1640_0 .var "out_sourceSecReg", 3 0;
v000002746f2e1780_0 .var "regRead", 0 0;
v000002746f2e2b80_0 .var "regWrite", 0 0;
v000002746f2e2cc0_0 .net "rst", 0 0, v000002746f321c30_0;  alias, 1 drivers
v000002746f2e24a0_0 .net "secondLevelDecode", 3 0, L_000002746f322f90;  1 drivers
v000002746f2e2540_0 .var "secondLevelDecode_out", 3 0;
v000002746f2e1dc0_0 .var "setFlags", 0 0;
v000002746f2e1aa0_0 .net "sourceFirstReg", 3 0, L_000002746f322450;  1 drivers
v000002746f2e2ae0_0 .net "sourceSecReg", 3 0, L_000002746f322a90;  1 drivers
v000002746f2e16e0_0 .net "specialBit", 0 0, L_000002746f3212d0;  1 drivers
v000002746f2e1b40_0 .var "specialEncoding", 0 0;
E_000002746f2a38e0/0 .event anyedge, v000002746f2df450_0, v000002746f2e0a30_0, v000002746f2e0990_0, v000002746f2e1aa0_0;
E_000002746f2a38e0/1 .event anyedge, v000002746f2e2ae0_0, v000002746f2e0b70_0, v000002746f2e16e0_0, v000002746f2e24a0_0;
E_000002746f2a38e0/2 .event anyedge, v000002746f2def50_0, v000002746f2e03f0_0;
E_000002746f2a38e0 .event/or E_000002746f2a38e0/0, E_000002746f2a38e0/1, E_000002746f2a38e0/2;
L_000002746f322270 .part v000002746f2e2680_0, 30, 2;
L_000002746f3212d0 .part v000002746f2e2680_0, 29, 1;
L_000002746f322f90 .part v000002746f2e2680_0, 25, 4;
L_000002746f321eb0 .part v000002746f2e2680_0, 25, 3;
L_000002746f321370 .part v000002746f2e2680_0, 21, 4;
L_000002746f3223b0 .part v000002746f2e2680_0, 21, 4;
L_000002746f322450 .part v000002746f2e2680_0, 17, 4;
L_000002746f322a90 .part v000002746f2e2680_0, 13, 4;
L_000002746f322db0 .part v000002746f2e2680_0, 0, 16;
S_000002746f2e2de0 .scope module, "IF" "iFetch" 5 36, 8 1 0, S_000002746f282b60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "fetchedInstruction";
    .port_info 3 /OUTPUT 32 "programCounter";
    .port_info 4 /OUTPUT 32 "filteredInstruction";
    .port_info 5 /INPUT 1 "exeOverride";
    .port_info 6 /INPUT 16 "exeData";
P_000002746f3208e0 .param/l "sFilter" 0 8 20, +C4<00000000000000000000000000000001>;
P_000002746f320918 .param/l "sIdle" 0 8 20, +C4<00000000000000000000000000000000>;
L_000002746f292110 .functor BUFZ 16, L_000002746f2ee7d0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000002746f2e1280_0 .var "PC", 31 0;
v000002746f2e2360_0 .net *"_ivl_11", 0 0, L_000002746f3224f0;  1 drivers
v000002746f2e2220_0 .net *"_ivl_12", 15 0, L_000002746f321e10;  1 drivers
v000002746f2e2720_0 .net *"_ivl_3", 0 0, L_000002746f322310;  1 drivers
v000002746f2e27c0_0 .net *"_ivl_4", 15 0, L_000002746f321d70;  1 drivers
v000002746f2e25e0_0 .net/s "branchOffsetAddress", 31 0, L_000002746f322c70;  1 drivers
v000002746f2e1000_0 .net/s "branchOffsetAddress_exe", 31 0, L_000002746f322ef0;  1 drivers
v000002746f2e18c0_0 .net "clk", 0 0, v000002746f3229f0_0;  alias, 1 drivers
v000002746f2e1960_0 .net "exeData", 15 0, L_000002746f2ee7d0;  alias, 1 drivers
v000002746f2e2860_0 .net "exeOverride", 0 0, v000002746f2e0530_0;  alias, 1 drivers
v000002746f2e2040_0 .net "fetchedInstruction", 31 0, v000002746f2df310_0;  alias, 1 drivers
v000002746f2e2680_0 .var "filteredInstruction", 31 0;
v000002746f2e15a0_0 .net "imm16", 15 0, L_000002746f322bd0;  1 drivers
v000002746f2e1a00_0 .net "imm16_exe", 15 0, L_000002746f292110;  1 drivers
v000002746f2e1320_0 .var "programCounter", 31 0;
v000002746f2e13c0_0 .net "rst", 0 0, v000002746f321c30_0;  alias, 1 drivers
v000002746f2e0e20_0 .var "state", 1 0;
v000002746f2e2c20_0 .var "stateNext", 1 0;
E_000002746f2a3c60 .event anyedge, v000002746f2e0e20_0, v000002746f2df1d0_0, v000002746f2df310_0;
E_000002746f2a3ca0 .event posedge, v000002746f2e0490_0;
L_000002746f322bd0 .part v000002746f2df310_0, 0, 16;
L_000002746f322310 .part L_000002746f322bd0, 15, 1;
LS_000002746f321d70_0_0 .concat [ 1 1 1 1], L_000002746f322310, L_000002746f322310, L_000002746f322310, L_000002746f322310;
LS_000002746f321d70_0_4 .concat [ 1 1 1 1], L_000002746f322310, L_000002746f322310, L_000002746f322310, L_000002746f322310;
LS_000002746f321d70_0_8 .concat [ 1 1 1 1], L_000002746f322310, L_000002746f322310, L_000002746f322310, L_000002746f322310;
LS_000002746f321d70_0_12 .concat [ 1 1 1 1], L_000002746f322310, L_000002746f322310, L_000002746f322310, L_000002746f322310;
L_000002746f321d70 .concat [ 4 4 4 4], LS_000002746f321d70_0_0, LS_000002746f321d70_0_4, LS_000002746f321d70_0_8, LS_000002746f321d70_0_12;
L_000002746f322c70 .concat [ 16 16 0 0], L_000002746f322bd0, L_000002746f321d70;
L_000002746f3224f0 .part L_000002746f292110, 15, 1;
LS_000002746f321e10_0_0 .concat [ 1 1 1 1], L_000002746f3224f0, L_000002746f3224f0, L_000002746f3224f0, L_000002746f3224f0;
LS_000002746f321e10_0_4 .concat [ 1 1 1 1], L_000002746f3224f0, L_000002746f3224f0, L_000002746f3224f0, L_000002746f3224f0;
LS_000002746f321e10_0_8 .concat [ 1 1 1 1], L_000002746f3224f0, L_000002746f3224f0, L_000002746f3224f0, L_000002746f3224f0;
LS_000002746f321e10_0_12 .concat [ 1 1 1 1], L_000002746f3224f0, L_000002746f3224f0, L_000002746f3224f0, L_000002746f3224f0;
L_000002746f321e10 .concat [ 4 4 4 4], LS_000002746f321e10_0_0, LS_000002746f321e10_0_4, LS_000002746f321e10_0_8, LS_000002746f321e10_0_12;
L_000002746f322ef0 .concat [ 16 16 0 0], L_000002746f292110, L_000002746f321e10;
S_000002746f278a70 .scope module, "MEM" "mem" 5 168, 9 1 0, S_000002746f282b60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "writeIn";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "addressIn";
    .port_info 4 /INPUT 32 "dataIn";
    .port_info 5 /OUTPUT 32 "dataOut";
    .port_info 6 /OUTPUT 32 "addressOut";
    .port_info 7 /OUTPUT 1 "writeFlag";
L_000002746f2eed80 .functor BUFZ 1, v000002746f2dfc70_0, C4<0>, C4<0>, C4<0>;
L_000002746f2ee140 .functor BUFZ 32, v000002746f2e0210_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002746f2eeb50 .functor BUFZ 32, v000002746f2e0170_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002746f2e22c0_0 .net "addressIn", 31 0, v000002746f2e0170_0;  alias, 1 drivers
v000002746f2e20e0_0 .net "addressOut", 31 0, L_000002746f2eeb50;  alias, 1 drivers
v000002746f2e2180_0 .net "clk", 0 0, v000002746f3229f0_0;  alias, 1 drivers
v000002746f2e1be0_0 .net "dataIn", 31 0, v000002746f2e0210_0;  alias, 1 drivers
v000002746f2e1e60_0 .net "dataOut", 31 0, L_000002746f2ee140;  alias, 1 drivers
v000002746f2e1140_0 .net "rst", 0 0, v000002746f321c30_0;  alias, 1 drivers
v000002746f2e1f00_0 .net "writeFlag", 0 0, L_000002746f2eed80;  alias, 1 drivers
v000002746f2e2400_0 .net "writeIn", 0 0, v000002746f2dfc70_0;  alias, 1 drivers
S_000002746f278c00 .scope module, "REGFILE" "register" 5 148, 10 1 0, S_000002746f282b60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "rd";
    .port_info 3 /INPUT 4 "rs1";
    .port_info 4 /INPUT 4 "rs2";
    .port_info 5 /INPUT 1 "write";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "out_rd";
    .port_info 8 /OUTPUT 32 "out_rs1";
    .port_info 9 /OUTPUT 32 "out_rs2";
L_000002746f2eec30 .functor BUFZ 32, L_000002746f321f50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002746f2ee450 .functor BUFZ 32, L_000002746f3210f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002746f2eebc0 .functor BUFZ 32, L_000002746f3217d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002746f2e1fa0_0 .net *"_ivl_0", 31 0, L_000002746f321f50;  1 drivers
v000002746f2e2900_0 .net *"_ivl_10", 5 0, L_000002746f321190;  1 drivers
L_000002746f325158 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002746f2e29a0_0 .net *"_ivl_13", 1 0, L_000002746f325158;  1 drivers
v000002746f2e1d20_0 .net *"_ivl_16", 31 0, L_000002746f3217d0;  1 drivers
v000002746f2e0ec0_0 .net *"_ivl_18", 5 0, L_000002746f321230;  1 drivers
v000002746f2e1c80_0 .net *"_ivl_2", 5 0, L_000002746f322e50;  1 drivers
L_000002746f3251a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002746f2e2a40_0 .net *"_ivl_21", 1 0, L_000002746f3251a0;  1 drivers
L_000002746f325110 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002746f2e0f60_0 .net *"_ivl_5", 1 0, L_000002746f325110;  1 drivers
v000002746f2e10a0_0 .net *"_ivl_8", 31 0, L_000002746f3210f0;  1 drivers
v000002746f2e11e0_0 .net "clk", 0 0, v000002746f3229f0_0;  alias, 1 drivers
v000002746f2e1460_0 .var/i "i", 31 0;
v000002746f2e1500_0 .net "out_rd", 31 0, L_000002746f2eec30;  alias, 1 drivers
v000002746f2edb60_0 .net "out_rs1", 31 0, L_000002746f2ee450;  alias, 1 drivers
v000002746f2ecbc0_0 .net "out_rs2", 31 0, L_000002746f2eebc0;  alias, 1 drivers
v000002746f2ed7a0_0 .net "rd", 3 0, v000002746f2dfe50_0;  alias, 1 drivers
v000002746f2ed3e0 .array "registerFile", 0 15, 31 0;
v000002746f2ecf80_0 .net "rs1", 3 0, v000002746f2e0cb0_0;  alias, 1 drivers
v000002746f2ece40_0 .net "rs2", 3 0, v000002746f2df8b0_0;  alias, 1 drivers
v000002746f2ed340_0 .net "rst", 0 0, v000002746f321c30_0;  alias, 1 drivers
v000002746f2edd40_0 .net "write", 0 0, v000002746f2df3b0_0;  alias, 1 drivers
v000002746f2ed980_0 .net "writeData", 31 0, v000002746f2e0030_0;  alias, 1 drivers
L_000002746f321f50 .array/port v000002746f2ed3e0, L_000002746f322e50;
L_000002746f322e50 .concat [ 4 2 0 0], v000002746f2dfe50_0, L_000002746f325110;
L_000002746f3210f0 .array/port v000002746f2ed3e0, L_000002746f321190;
L_000002746f321190 .concat [ 4 2 0 0], v000002746f2e0cb0_0, L_000002746f325158;
L_000002746f3217d0 .array/port v000002746f2ed3e0, L_000002746f321230;
L_000002746f321230 .concat [ 4 2 0 0], v000002746f2df8b0_0, L_000002746f3251a0;
    .scope S_000002746f2828c0;
T_0 ;
    %vpi_call 4 40 "$readmemh", "output.mem", v000002746f2dfa90 {0 0 0};
    %end;
    .thread T_0;
    .scope S_000002746f2828c0;
T_1 ;
    %wait E_000002746f2a3c20;
    %load/vec4 v000002746f2df950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %ix/getv 4, v000002746f2dfb30_0;
    %load/vec4a v000002746f2dfa90, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002746f2df310_0, 4, 5;
    %load/vec4 v000002746f2dfb30_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000002746f2dfa90, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002746f2df310_0, 4, 5;
    %load/vec4 v000002746f2dfb30_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000002746f2dfa90, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002746f2df310_0, 4, 5;
    %load/vec4 v000002746f2dfb30_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000002746f2dfa90, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002746f2df310_0, 4, 5;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002746f2df950_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002746f2df310_0, 0;
T_1.2 ;
T_1.1 ;
    %load/vec4 v000002746f2a8a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %ix/getv 4, v000002746f2a8550_0;
    %load/vec4a v000002746f2dfa90, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002746f2a8730_0, 4, 5;
    %load/vec4 v000002746f2a8550_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000002746f2dfa90, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002746f2a8730_0, 4, 5;
    %load/vec4 v000002746f2a8550_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000002746f2dfa90, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002746f2a8730_0, 4, 5;
    %load/vec4 v000002746f2a8550_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000002746f2dfa90, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002746f2a8730_0, 4, 5;
T_1.4 ;
    %load/vec4 v000002746f2a8af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v000002746f2a89b0_0;
    %parti/s 8, 24, 6;
    %ix/getv 3, v000002746f2a8550_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002746f2dfa90, 0, 4;
    %load/vec4 v000002746f2a89b0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000002746f2a8550_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002746f2dfa90, 0, 4;
    %load/vec4 v000002746f2a89b0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000002746f2a8550_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002746f2dfa90, 0, 4;
    %load/vec4 v000002746f2a89b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000002746f2a8550_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002746f2dfa90, 0, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v000002746f2a8730_0, 0;
T_1.6 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002746f2828c0;
T_2 ;
    %wait E_000002746f2a3ea0;
    %vpi_call 4 69 "$display", "in here" {0 0 0};
    %vpi_func 4 70 "$fopen" 32, "scc_out.txt", "w" {0 0 0};
    %store/vec4 v000002746f2a8b90_0, 0, 32;
    %vpi_call 4 71 "$fwrite", v000002746f2a8b90_0, "Address,Value\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002746f2a8cd0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002746f2a8cd0_0;
    %cmpi/u 65535, 0, 32;
    %jmp/0xz T_2.1, 5;
    %ix/getv/s 4, v000002746f2a8cd0_0;
    %load/vec4a v000002746f2dfa90, 4;
    %cmpi/e 255, 255, 8;
    %jmp/0xz  T_2.2, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002746f2a8ff0_0, 0, 8;
    %jmp T_2.3;
T_2.2 ;
    %ix/getv/s 4, v000002746f2a8cd0_0;
    %load/vec4a v000002746f2dfa90, 4;
    %store/vec4 v000002746f2a8ff0_0, 0, 8;
T_2.3 ;
    %load/vec4 v000002746f2a8cd0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002746f2dfa90, 4;
    %cmpi/e 255, 255, 8;
    %jmp/0xz  T_2.4, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002746f2a9310_0, 0, 8;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v000002746f2a8cd0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002746f2dfa90, 4;
    %store/vec4 v000002746f2a9310_0, 0, 8;
T_2.5 ;
    %load/vec4 v000002746f2a8cd0_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002746f2dfa90, 4;
    %cmpi/e 255, 255, 8;
    %jmp/0xz  T_2.6, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002746f2a8910_0, 0, 8;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v000002746f2a8cd0_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002746f2dfa90, 4;
    %store/vec4 v000002746f2a8910_0, 0, 8;
T_2.7 ;
    %load/vec4 v000002746f2a8cd0_0;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002746f2dfa90, 4;
    %cmpi/e 255, 255, 8;
    %jmp/0xz  T_2.8, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002746f2a8410_0, 0, 8;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v000002746f2a8cd0_0;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000002746f2dfa90, 4;
    %store/vec4 v000002746f2a8410_0, 0, 8;
T_2.9 ;
    %vpi_call 4 89 "$fwrite", v000002746f2a8b90_0, "0x%h,", v000002746f2a8cd0_0, "0x%2h", v000002746f2a8ff0_0, "%2h", v000002746f2a9310_0, "%2h", v000002746f2a8910_0, "%2h", v000002746f2a8410_0, "\012" {0 0 0};
    %load/vec4 v000002746f2a8cd0_0;
    %addi 4, 0, 32;
    %store/vec4 v000002746f2a8cd0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call 4 91 "$fclose", v000002746f2a8b90_0 {0 0 0};
    %jmp T_2;
    .thread T_2;
    .scope S_000002746f2e2de0;
T_3 ;
    %wait E_000002746f2a3ca0;
    %load/vec4 v000002746f2e2c20_0;
    %assign/vec4 v000002746f2e0e20_0, 0;
    %load/vec4 v000002746f2e13c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002746f2e1280_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002746f2e1320_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002746f2e0e20_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002746f2e0e20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v000002746f2e2860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000002746f2e1320_0;
    %load/vec4 v000002746f2e1000_0;
    %add;
    %store/vec4 v000002746f2e1320_0, 0, 32;
    %load/vec4 v000002746f2e1320_0;
    %addi 4, 0, 32;
    %store/vec4 v000002746f2e1280_0, 0, 32;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v000002746f2e2040_0;
    %parti/s 2, 30, 6;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_3.8, 4;
    %load/vec4 v000002746f2e2040_0;
    %parti/s 4, 25, 6;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v000002746f2e1280_0;
    %addi 4, 0, 32;
    %load/vec4 v000002746f2e25e0_0;
    %add;
    %assign/vec4 v000002746f2e1320_0, 0;
    %vpi_call 8 63 "$display", "in uncond branch" {0 0 0};
    %vpi_call 8 64 "$display", v000002746f2e25e0_0 {0 0 0};
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v000002746f2e2040_0;
    %parti/s 2, 30, 6;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_3.11, 4;
    %load/vec4 v000002746f2e2040_0;
    %parti/s 4, 25, 6;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.9, 8;
    %load/vec4 v000002746f2e1280_0;
    %assign/vec4 v000002746f2e1320_0, 0;
    %load/vec4 v000002746f2e1280_0;
    %addi 4, 0, 32;
    %assign/vec4 v000002746f2e1280_0, 0;
    %jmp T_3.10;
T_3.9 ;
    %load/vec4 v000002746f2e1280_0;
    %assign/vec4 v000002746f2e1320_0, 0;
    %load/vec4 v000002746f2e1280_0;
    %addi 4, 0, 32;
    %assign/vec4 v000002746f2e1280_0, 0;
T_3.10 ;
T_3.7 ;
T_3.5 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002746f2e2de0;
T_4 ;
    %wait E_000002746f2a3c60;
    %load/vec4 v000002746f2e0e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002746f2e2c20_0, 0, 2;
    %jmp T_4.3;
T_4.0 ;
    %load/vec4 v000002746f2e13c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002746f2e2c20_0, 0, 2;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002746f2e2c20_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002746f2e1280_0, 0, 32;
T_4.5 ;
    %jmp T_4.3;
T_4.1 ;
    %load/vec4 v000002746f2e2040_0;
    %store/vec4 v000002746f2e2680_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002746f2e2c20_0, 0, 2;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002746f295560;
T_5 ;
    %wait E_000002746f2a38e0;
    %load/vec4 v000002746f2df450_0;
    %parti/s 7, 25, 6;
    %cmpi/e 104, 0, 7;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002746f2e0ad0_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002746f2e0ad0_0, 0, 1;
T_5.1 ;
    %load/vec4 v000002746f2e0a30_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002746f2e08f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002746f2df4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002746f2deff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002746f2e0850_0, 0, 1;
    %jmp T_5.7;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002746f2e08f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002746f2df4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002746f2deff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002746f2e0850_0, 0, 1;
    %load/vec4 v000002746f2e0990_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002746f2df590_0, 0, 4;
    %load/vec4 v000002746f2e1aa0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002746f2e1820_0, 0, 4;
    %load/vec4 v000002746f2e2ae0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002746f2e1640_0, 0, 4;
    %load/vec4 v000002746f2e0b70_0;
    %store/vec4 v000002746f2e0710_0, 0, 4;
    %jmp T_5.7;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002746f2e08f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002746f2df4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002746f2deff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002746f2e0850_0, 0, 1;
    %load/vec4 v000002746f2e0990_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002746f2df590_0, 0, 4;
    %load/vec4 v000002746f2e1aa0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002746f2e1820_0, 0, 4;
    %load/vec4 v000002746f2e2ae0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002746f2e1640_0, 0, 4;
    %jmp T_5.7;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002746f2e08f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002746f2df4f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002746f2deff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002746f2e0850_0, 0, 1;
    %load/vec4 v000002746f2e0990_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002746f2df590_0, 0, 4;
    %load/vec4 v000002746f2e1aa0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002746f2e1820_0, 0, 4;
    %load/vec4 v000002746f2e2ae0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002746f2e1640_0, 0, 4;
    %jmp T_5.7;
T_5.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002746f2e08f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002746f2df4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002746f2deff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002746f2e0850_0, 0, 1;
    %load/vec4 v000002746f2e0990_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002746f2df590_0, 0, 4;
    %load/vec4 v000002746f2e1aa0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002746f2e1820_0, 0, 4;
    %load/vec4 v000002746f2e2ae0_0;
    %pad/u 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002746f2df630_0, 0, 16;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %load/vec4 v000002746f2e16e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002746f2e1b40_0, 0, 1;
    %jmp T_5.10;
T_5.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002746f2e1b40_0, 0, 1;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %load/vec4 v000002746f2e24a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002746f2e1dc0_0, 0, 1;
    %jmp T_5.13;
T_5.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002746f2e1dc0_0, 0, 1;
    %jmp T_5.13;
T_5.13 ;
    %pop/vec4 1;
    %load/vec4 v000002746f2def50_0;
    %store/vec4 v000002746f2df630_0, 0, 16;
    %load/vec4 v000002746f2e0a30_0;
    %store/vec4 v000002746f2df270_0, 0, 2;
    %load/vec4 v000002746f2e24a0_0;
    %store/vec4 v000002746f2e2540_0, 0, 4;
    %load/vec4 v000002746f2e03f0_0;
    %store/vec4 v000002746f2dee10_0, 0, 3;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002746f27df10;
T_6 ;
    %wait E_000002746f2a3d60;
    %load/vec4 v000002746f2df1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002746f2df770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002746f2e0530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002746f2df3b0_0, 0;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002746f2e0530_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_000002746f27df10;
T_7 ;
    %wait E_000002746f2a4120;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002746f2e0530_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002746f2dfe50_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002746f2e0cb0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002746f2df8b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002746f2df3b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002746f2e0030_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002746f2dfc70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002746f2e0210_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002746f2e0170_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002746f2df130_0, 0, 32;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v000002746f2dff90_0, 0, 33;
    %load/vec4 v000002746f2dfdb0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v000002746f2df9f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v000002746f2df770_0;
    %parti/s 1, 2, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.7, 4;
    %vpi_call 6 71 "$display", "Zero Flag Branch Taken" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002746f2e0530_0, 0, 1;
    %jmp T_7.8;
T_7.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002746f2e0530_0, 0, 1;
T_7.8 ;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v000002746f2df770_0;
    %parti/s 1, 2, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.9, 4;
    %vpi_call 6 81 "$display", "Non Zero Flag Branch Taken" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002746f2e0530_0, 0, 1;
    %jmp T_7.10;
T_7.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002746f2e0530_0, 0, 1;
T_7.10 ;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7.3;
T_7.1 ;
    %load/vec4 v000002746f2df6d0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.11, 4;
    %load/vec4 v000002746f2e02b0_0;
    %store/vec4 v000002746f2e0cb0_0, 0, 4;
    %load/vec4 v000002746f2e00d0_0;
    %store/vec4 v000002746f2dfe50_0, 0, 4;
    %load/vec4 v000002746f2dfd10_0;
    %load/vec4 v000002746f2df090_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v000002746f2df090_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v000002746f2e0170_0, 0, 32;
    %load/vec4 v000002746f2e00d0_0;
    %pad/u 32;
    %store/vec4 v000002746f2e0210_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002746f2dfc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002746f2df3b0_0, 0, 1;
T_7.11 ;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v000002746f2dfdb0_0;
    %load/vec4 v000002746f2e0670_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %jmp T_7.15;
T_7.13 ;
    %load/vec4 v000002746f2df6d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %jmp T_7.17;
T_7.16 ;
    %load/vec4 v000002746f2e00d0_0;
    %store/vec4 v000002746f2dfe50_0, 0, 4;
    %load/vec4 v000002746f2df090_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v000002746f2df090_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002746f2e0030_0, 0, 32;
    %vpi_call 6 117 "$display", v000002746f2df090_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002746f2df3b0_0, 0, 1;
    %jmp T_7.17;
T_7.17 ;
    %pop/vec4 1;
    %jmp T_7.15;
T_7.14 ;
    %load/vec4 v000002746f2dfef0_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %jmp T_7.20;
T_7.18 ;
    %vpi_call 6 128 "$display", "adds taken" {0 0 0};
    %load/vec4 v000002746f2e00d0_0;
    %store/vec4 v000002746f2dfe50_0, 0, 4;
    %load/vec4 v000002746f2e02b0_0;
    %store/vec4 v000002746f2e0cb0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002746f2df3b0_0, 0, 1;
    %load/vec4 v000002746f2df090_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v000002746f2df090_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002746f2df130_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002746f2dfd10_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002746f2df130_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v000002746f2dff90_0, 0, 33;
    %load/vec4 v000002746f2dff90_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000002746f2e0030_0, 0, 32;
    %load/vec4 v000002746f2e0030_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002746f2df770_0, 4, 1;
    %load/vec4 v000002746f2e0030_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002746f2df770_0, 4, 1;
    %load/vec4 v000002746f2dff90_0;
    %parti/s 1, 32, 7;
    %inv;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002746f2df770_0, 4, 1;
    %load/vec4 v000002746f2dfd10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000002746f2df130_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v000002746f2dfd10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000002746f2e0030_0;
    %parti/s 1, 31, 6;
    %xor;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002746f2df770_0, 4, 1;
    %jmp T_7.20;
T_7.19 ;
    %vpi_call 6 148 "$display", "subs taken" {0 0 0};
    %load/vec4 v000002746f2e00d0_0;
    %store/vec4 v000002746f2dfe50_0, 0, 4;
    %load/vec4 v000002746f2e02b0_0;
    %store/vec4 v000002746f2e0cb0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002746f2df3b0_0, 0, 1;
    %load/vec4 v000002746f2df090_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v000002746f2df090_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002746f2df130_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002746f2dfd10_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002746f2df130_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %store/vec4 v000002746f2dff90_0, 0, 33;
    %load/vec4 v000002746f2dff90_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000002746f2e0030_0, 0, 32;
    %load/vec4 v000002746f2e0030_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002746f2df770_0, 4, 1;
    %load/vec4 v000002746f2e0030_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002746f2df770_0, 4, 1;
    %load/vec4 v000002746f2dff90_0;
    %parti/s 1, 32, 7;
    %inv;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002746f2df770_0, 4, 1;
    %load/vec4 v000002746f2dfd10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000002746f2df130_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v000002746f2dfd10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000002746f2e0030_0;
    %parti/s 1, 31, 6;
    %xor;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002746f2df770_0, 4, 1;
    %jmp T_7.20;
T_7.20 ;
    %pop/vec4 1;
    %jmp T_7.15;
T_7.15 ;
    %pop/vec4 1;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002746f278c00;
T_8 ;
    %wait E_000002746f2a3ca0;
    %load/vec4 v000002746f2ed340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002746f2e1460_0, 0, 32;
T_8.2 ;
    %load/vec4 v000002746f2e1460_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002746f2e1460_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002746f2ed3e0, 0, 4;
    %load/vec4 v000002746f2e1460_0;
    %addi 1, 0, 32;
    %store/vec4 v000002746f2e1460_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002746f2edd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v000002746f2ed980_0;
    %load/vec4 v000002746f2ed7a0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002746f2ed3e0, 0, 4;
    %vpi_call 10 27 "$display", "Time=%0t | WRITE -> R[%0d] = 0x%08h", $time, v000002746f2ed7a0_0, v000002746f2ed980_0 {0 0 0};
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002746f28fb80;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002746f3229f0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002746f3229f0_0, 0, 1;
    %delay 5, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_000002746f28fb80;
T_10 ;
    %vpi_call 2 41 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002746f28fb80 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002746f321c30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002746f322b30_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002746f2a3ca0;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002746f321c30_0, 0, 1;
    %pushi/vec4 30, 0, 32;
T_10.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.3, 5;
    %jmp/1 T_10.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002746f2a3ca0;
    %jmp T_10.2;
T_10.3 ;
    %pop/vec4 1;
    %vpi_call 2 53 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    ".\testbenches\oct_10_checkpoint.v";
    "./scc_f25_top.v";
    "./Instruction_and_data.v";
    "./scc.v";
    "./execute.v";
    "./iDecode.v";
    "./iFetch.v";
    "./mem.v";
    "./register.v";
