________________________________________________________________________
                         Toro - A VPR Front-End                         
       (c) Copyright 2012-2013 Texas Instruments (under GNU GPL)        
________________________________________________________________________
Command is '/vobs/cpp/warpcore/toro/bin.linux_x86_64/toro vpr_tseng_preplaced.options'.
Pre-processing...
Reading xml file 'k4_N8_soft_logic_only.xml'...
Reading blif file 'tseng.4.blif'...
Reading circuit file 'tseng.4.circuit'...
Validating architecture file ...
Validating circuit file 'top'...
Processing...
Opening VPR interface...
Exporting architecture spec to VPR...
[vpr] Building complex block graph.
[vpr] WARNING(1): io[0].clock[0] unconnected pin in architecture.
Exporting circuit design to VPR...
Executing VPR interface...
[vpr] Initialize packing.
[vpr] Begin packing 'tseng.4.blif'.
[vpr] 
[vpr] After removing unused inputs...
[vpr] 	total blocks: 1605, total nets: 1483, total inputs: 52, total outputs: 122
[vpr] Begin prepacking.
[vpr] Finish prepacking.
[vpr] Using inter-cluster delay: 8.3684e-10
[vpr] 
[vpr] SDC file 'vpr_tseng_preplaced.vpr.sdc' blank or not found.
[vpr] 
[vpr] Defaulting to: constrain all 0 inputs and 0 outputs on the netlist clock.
[vpr] Optimize this clock to run as fast as possible.
[vpr] Not enough resources expand FPGA size to x = 2 y = 2.
[vpr] Complex block 0: cb.n_n3184, type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Complex block 1: cb.n_n3466, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 2: cb.n_n3229, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 3: cb.n_n3016, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 3 y = 3.
[vpr] Complex block 4: cb.n_n3519, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 5: cb.[2264], type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 6: cb.n_n3755, type: clb
[vpr] 	...............
[vpr] Passed route at end.
[vpr] Complex block 7: cb.n_n3015, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 8: cb.[907], type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 4 y = 4.
[vpr] Complex block 9: cb.n_n4267, type: clb
[vpr] 	.............
[vpr] Passed route at end.
[vpr] Complex block 10: cb.n_n3292, type: clb
[vpr] 	.............
[vpr] Passed route at end.
[vpr] Complex block 11: cb.n_n3725, type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Complex block 12: cb.n_n3592, type: clb
[vpr] 	..............
[vpr] Passed route at end.
[vpr] Complex block 13: cb.n_n3235, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 14: cb.n_n3987, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 15: cb.n_n3913, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 5 y = 5.
[vpr] Complex block 16: cb.n_n3444, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 17: cb.n_n132, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Complex block 18: cb.n_n3817, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 19: cb.n_n128, type: clb
[vpr] 	...............................................
[vpr] Passed route at end.
[vpr] Complex block 20: cb.n_n3813, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 21: cb.n_n4011, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 22: cb.[1580], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 23: cb.nak3_17, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 24: cb.[6374], type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 6 y = 6.
[vpr] Complex block 25: cb.[936], type: clb
[vpr] 	...................................
[vpr] Passed route at end.
[vpr] Complex block 26: cb.[1492], type: clb
[vpr] 	............................................
[vpr] Passed route at end.
[vpr] Complex block 27: cb.n_n4228, type: clb
[vpr] 	...........
[vpr] Passed route at end.
[vpr] Complex block 28: cb.n_n3375, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 29: cb.n_n3582, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 30: cb.n_n4276, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 31: cb.n_n4140, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 32: cb.n_n3526, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 33: cb.[1898], type: clb
[vpr] 	.................
[vpr] Passed route at end.
[vpr] Complex block 34: cb.n_n3049, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 35: cb.n_n4367, type: clb
[vpr] 	............
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 7 y = 7.
[vpr] Complex block 36: cb.[6275], type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 37: cb.n_n3701, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 38: cb.n_n3530, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 39: cb.n_n3374, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 40: cb.n_n3033, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 41: cb.n_n4094, type: clb
[vpr] 	..........
[vpr] Passed route at end.
[vpr] Complex block 42: cb.n_n4121, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 43: cb.n_n3459, type: clb
[vpr] 	...............
[vpr] Passed route at end.
[vpr] Complex block 44: cb.[6295], type: clb
[vpr] 	.............
[vpr] Passed route at end.
[vpr] Complex block 45: cb.n_n3981, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 46: cb.[2174], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 47: cb.n_n3399, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 48: cb.n_n4081, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 8 y = 8.
[vpr] Complex block 49: cb.n_n3538, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 50: cb.[2183], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 51: cb.[1901], type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 52: cb.[2190], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 53: cb.[2191], type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 54: cb.n_n3289, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 55: cb.n_n3552, type: clb
[vpr] 	.........
[vpr] Passed route at end.
[vpr] Complex block 56: cb.n_n3308, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 57: cb.n_n3058, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 58: cb.n_n3147, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 59: cb.n_n3110, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 60: cb.n_n3031, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 61: cb.[2047], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 62: cb.n_n3010, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 63: cb.n_n3236, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 9 y = 9.
[vpr] Complex block 64: cb.n_n3166, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 65: cb.[6312], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 66: cb.[1903], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 67: cb.[1905], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 68: cb.[1904], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 69: cb.n_n4359, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 70: cb.n_n4046, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 71: cb.n_n3579, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 72: cb.n_n3296, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 73: cb.n_n3680, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 74: cb.n_n3693, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 75: cb.n_n3309, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 76: cb.n_n3500, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 77: cb.[1633], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 78: cb.n_n3406, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 79: cb.[6366], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 80: cb.n_n3508, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 81: cb.preset, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 10 y = 10.
[vpr] Complex block 82: cb.n_n3791, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 83: cb.[1773], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 84: cb.[1780], type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 85: cb.[1402], type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 86: cb.[1173], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 87: cb.preset_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 88: cb.tin_pready_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 89: cb.n_n4234, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 90: cb.n_n4300, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 91: cb.n_n3134, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 92: cb.n_n3677, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 93: cb.n_n3068, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 94: cb.n_n3430, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 95: cb.n_n3392, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 96: cb.n_n3732, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 97: cb.n_n4317, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 98: cb.n_n3106, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 99: cb.n_n3077, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 100: cb.n_n3343, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 101: cb.n_n3011, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 102: cb.n_n3329, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 11 y = 11.
[vpr] Complex block 103: cb.n_n4307, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 104: cb.n_n3721, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 105: cb.n_n3762, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 106: cb.n_n3096, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 107: cb.n_n3547, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 108: cb.n_n3200, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 109: cb.n_n3727, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 110: cb.n_n3523, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 111: cb.n_n4134, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 112: cb.n_n3088, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 113: cb.n_n3515, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 114: cb.n_n3881, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 115: cb.n_n3711, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Complex block 116: cb.n_n3269, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 117: cb.n_n4370, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 118: cb.n_n3435, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 119: cb.n_n3629, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 120: cb.n_n3402, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 121: cb.n_n3735, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 122: cb.n_n3686, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 123: cb.n_n3983, type: clb
[vpr] 	........
[vpr] Passed route at end.
[vpr] Not enough resources expand FPGA size to x = 12 y = 12.
[vpr] Complex block 124: cb.n_n3127, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 125: cb.n_n3904, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 126: cb.n_n3318, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 127: cb.n_n3275, type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 128: cb.[1021], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 129: cb.[1283], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 130: cb.[6325], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 131: cb.[2166], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 132: cb.[2162], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 133: cb.[1707], type: clb
[vpr] 	.......
[vpr] Passed route at end.
[vpr] Complex block 134: cb.tin_pv1_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 135: cb.tin_pv2_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 136: cb.tin_pv6_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 137: cb.tin_pv1_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 138: cb.tin_pv11_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 139: cb.tin_pv4_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 140: cb.tin_pv1_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 141: cb.tin_pv6_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 142: cb.tin_pv1_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 143: cb.tin_pv2_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 144: cb.tin_pv10_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 145: cb.tin_pv4_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 146: cb.tin_pv11_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 147: cb.tin_pv6_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 148: cb.tin_pv1_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 149: cb.tin_pv10_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 150: cb.tin_pv4_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 151: cb.tin_pv2_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 152: cb.tin_pv2_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 153: cb.tin_pv1_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 154: cb.tin_pv6_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 155: cb.tin_pv11_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 156: cb.tin_pv2_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 157: cb.tin_pv10_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 158: cb.tin_pv6_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 159: cb.tin_pv4_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 160: cb.tin_pv6_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 161: cb.tin_pv11_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 162: cb.tin_pv10_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 163: cb.tin_pv1_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 164: cb.tin_pv11_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 165: cb.tin_pv11_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 166: cb.tin_pv10_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 167: cb.tin_pv2_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 168: cb.tin_pv10_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 169: cb.tin_pv6_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 170: cb.tin_pv4_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 171: cb.tin_pv1_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 172: cb.tin_pv10_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 173: cb.tin_pv2_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 174: cb.tin_pv4_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 175: cb.tin_pv6_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 176: cb.tin_pv11_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 177: cb.tin_pv10_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 178: cb.tin_pv4_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 179: cb.tin_pv4_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 180: cb.tin_pv2_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 181: cb.tin_pv11_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 182: cb.out:pv14_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 183: cb.out:pv2_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 184: cb.out:pv14_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 185: cb.out:pv6_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 186: cb.out:pv3_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 187: cb.out:pv2_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 188: cb.out:pv7_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 189: cb.out:pv4_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 190: cb.out:pv8_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 191: cb.out:pv1_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 192: cb.out:pv6_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 193: cb.out:pv11_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 194: cb.out:pv5_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 195: cb.out:pv9_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 196: cb.out:pv13_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 197: cb.out:pv2_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 198: cb.out:pv6_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 199: cb.out:pv15_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 200: cb.out:pv3_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 201: cb.out:pv7_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 202: cb.out:pv4_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 203: cb.out:pv8_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 204: cb.out:pv3_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 205: cb.out:pv7_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 206: cb.out:pv1_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 207: cb.out:pv5_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 208: cb.out:pv9_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 209: cb.out:pv2_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 210: cb.out:pv6_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 211: cb.out:pv3_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 212: cb.out:pv7_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 213: cb.out:pv4_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 214: cb.out:pv10_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 215: cb.out:pv8_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 216: cb.out:pv1_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 217: cb.out:pv5_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 218: cb.out:pv9_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 219: cb.out:pv2_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 220: cb.out:pv6_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 221: cb.out:pv11_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 222: cb.out:pv3_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 223: cb.out:pv12_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 224: cb.out:pv14_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 225: cb.out:pv7_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 226: cb.out:pv10_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 227: cb.out:pready_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 228: cb.out:pv4_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 229: cb.out:pv8_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 230: cb.out:pv11_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 231: cb.out:pv13_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 232: cb.out:pv1_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 233: cb.out:pv4_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 234: cb.out:pv5_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 235: cb.out:pv8_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 236: cb.out:pv11_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 237: cb.out:pv9_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 238: cb.out:pv13_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 239: cb.out:pv15_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 240: cb.out:pv1_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 241: cb.out:pv12_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 242: cb.out:pv5_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 243: cb.out:pv10_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 244: cb.out:pv9_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 245: cb.out:pv10_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 246: cb.out:pv12_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 247: cb.out:pv14_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 248: cb.out:pv2_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 249: cb.out:pv2_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 250: cb.out:pv6_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 251: cb.out:pv13_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 252: cb.out:pv11_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 253: cb.out:pv11_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 254: cb.out:pv13_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 255: cb.out:pv6_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 256: cb.out:pv15_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 257: cb.out:pv3_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 258: cb.out:pv15_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 259: cb.out:pv7_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 260: cb.out:pv10_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 261: cb.out:pv3_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 262: cb.out:pv12_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 263: cb.out:pv14_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 264: cb.out:pv4_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 265: cb.out:pv10_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 266: cb.out:pv8_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 267: cb.out:pv7_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 268: cb.out:pv11_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 269: cb.out:pv13_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 270: cb.out:pv12_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 271: cb.out:pv15_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 272: cb.out:pv1_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 273: cb.out:pv14_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 274: cb.out:pv5_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 275: cb.out:pv9_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 276: cb.out:pv8_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 277: cb.out:pv12_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 278: cb.out:pv10_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 279: cb.out:pv4_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 280: cb.out:pv14_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 281: cb.out:pv11_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 282: cb.out:pv13_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 283: cb.out:pv12_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 284: cb.out:pv2_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 285: cb.out:pv10_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 286: cb.out:pv1_2_2_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 287: cb.out:pv6_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 288: cb.out:pv9_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 289: cb.out:pv13_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 290: cb.out:pv15_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 291: cb.out:pv3_4_4_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 292: cb.out:pv7_3_3_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 293: cb.out:pv15_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 294: cb.out:pv12_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 295: cb.out:pv14_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 296: cb.out:pv4_0_0_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 297: cb.out:pv8_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 298: cb.out:pv15_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 299: cb.out:pv1_7_7_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 300: cb.out:pv5_6_6_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 301: cb.out:pv9_5_5_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 302: cb.out:pv5_1_1_, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 303: cb.pv14_3_3_, type: clb
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 304: cb.out:pdn, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] Complex block 305: cb.pclk, type: io
[vpr] 	
[vpr] Passed route at end.
[vpr] 	<EMPTY>: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
[vpr] 	io: # blocks: 174, average # input + clock pins used: 0.701149, average # output pins used: 0.298851
[vpr] 	clb: # blocks: 132, average # input + clock pins used: 12.1364, average # output pins used: 4.20455
[vpr] Absorbed logical nets 876 out of 1483 nets, 607 nets not absorbed.
[vpr] 
[vpr] Netlist conversion complete.
[vpr] 
[vpr] Packing completed.
[vpr] Begin parsing packed FPGA netlist file.
[vpr] Finished parsing packed FPGA netlist file.
[vpr] Netlist generated from file 'vpr_tseng_preplaced.vpr.net'.
[vpr] 
[vpr] Netlist num_nets: 607
[vpr] Netlist num_blocks: 306
[vpr] Netlist <EMPTY> blocks: 0.
[vpr] Netlist clb blocks: 132.
[vpr] Netlist inputs pins: 52
[vpr] Netlist output pins: 122
[vpr] 
[vpr] Auto-sizing FPGA at x = 17 y = 17
[vpr] Auto-sizing FPGA at x = 9 y = 9
[vpr] Auto-sizing FPGA at x = 13 y = 13
[vpr] Auto-sizing FPGA at x = 11 y = 11
[vpr] Auto-sizing FPGA at x = 12 y = 12
[vpr] Auto-sizing FPGA at x = 11 y = 11
[vpr] FPGA auto-sized to x = 12 y = 12
[vpr] The circuit will be mapped into a 12 x 12 array of clbs.
[vpr] 
[vpr] Resource usage...
[vpr] 	Netlist      0	blocks of type: <EMPTY>
[vpr] 	Architecture 4	blocks of type: <EMPTY>
[vpr] 	Netlist      174	blocks of type: io
[vpr] 	Architecture 384	blocks of type: io
[vpr] 	Netlist      132	blocks of type: clb
[vpr] 	Architecture 144	blocks of type: clb
[vpr] 
[vpr] 
[vpr] There are 1603 point to point connections in this circuit.
[vpr] 
[vpr] Initial placement cost: 1.01767 bb_cost: 87.1512 td_cost: 1.65163e-07 delay_cost: 4.61982e-07
[vpr] 
[vpr] ------- ------- ---------- ---------- ---------- ---------- ------- ------- ------- ------- ------ --------- ------
[vpr]       T    Cost Av BB Cost Av TD Cost Av Tot Del P to P Del   d_max Ac Rate Std Dev R limit    Exp Tot Moves  Alpha
[vpr] ------- ------- ---------- ---------- ---------- ---------- ------- ------- ------- ------- ------ --------- ------
[vpr] 0.18129 0.99187    87.9663 1.5327e-07 4.58e-07   2.882e-10   7.6876  0.9971  0.0149 13.0000  1.000     20616  0.500
[vpr] 0.09065 0.99561    88.2620 1.5693e-07 4.6e-07    2.8803e-10  7.4825  0.9943  0.0147 13.0000  1.000     41232  0.500
[vpr] 0.04532 1.00013    87.8189 1.4918e-07 4.5879e-07 2.8675e-10  7.8927  0.9884  0.0154 13.0000  1.000     61848  0.500
[vpr] 0.02266 1.00068    87.5088 1.597e-07  4.5835e-07 2.8538e-10  7.2090  0.9785  0.0143 13.0000  1.000     82464  0.500
[vpr] 0.01133 0.97231    86.3341 1.5214e-07 4.5363e-07 2.8709e-10  7.5509  0.9545  0.0136 13.0000  1.000    103080  0.900
[vpr] 0.01020 0.98745    85.8901 1.5593e-07 4.5231e-07 2.8142e-10  7.3458  0.9487  0.0137 13.0000  1.000    123696  0.900
[vpr] 0.00918 0.97513    85.6600 1.5437e-07 4.5215e-07 2.844e-10   7.4715  0.9450  0.0135 13.0000  1.000    144312  0.900
[vpr] 0.00826 0.98862    85.5942 1.5754e-07 4.5143e-07 2.824e-10   7.2090  0.9358  0.0156 13.0000  1.000    164928  0.900
[vpr] 0.00743 0.99025    85.3422 1.5695e-07 4.5026e-07 2.8172e-10  7.2090  0.9311  0.0136 13.0000  1.000    185544  0.900
[vpr] 0.00669 0.98529    84.5307 1.5381e-07 4.4942e-07 2.7937e-10  7.2774  0.9200  0.0157 13.0000  1.000    206160  0.900
[vpr] 0.00602 0.99696    84.3424 1.5611e-07 4.4905e-07 2.7877e-10  7.1980  0.9109  0.0162 13.0000  1.000    226776  0.900
[vpr] 0.00542 1.00963    83.9069 1.5707e-07 4.4688e-07 2.7805e-10  7.0723  0.8993  0.0159 13.0000  1.000    247392  0.900
[vpr] 0.00488 0.97715    83.3135 1.5379e-07 4.4578e-07 2.8347e-10  7.2090  0.8885  0.0162 13.0000  1.000    268008  0.900
[vpr] 0.00439 1.00190    82.9949 1.517e-07  4.448e-07  2.7728e-10  7.2774  0.8744  0.0149 13.0000  1.000    288624  0.900
[vpr] 0.00395 0.98995    81.9753 1.5241e-07 4.4136e-07 2.754e-10   7.1407  0.8578  0.0175 13.0000  1.000    309240  0.900
[vpr] 0.00356 0.98742    81.9255 1.5656e-07 4.4171e-07 2.7724e-10  6.9356  0.8508  0.0154 13.0000  1.000    329856  0.900
[vpr] 0.00320 0.98298    81.2700 1.5003e-07 4.3857e-07 2.7647e-10  7.2090  0.8373  0.0166 13.0000  1.000    350472  0.900
[vpr] 0.00288 0.98807    79.5611 1.4789e-07 4.3463e-07 2.7024e-10  7.2090  0.8086  0.0162 13.0000  1.000    371088  0.900
[vpr] 0.00259 0.99712    78.5178 1.4905e-07 4.3254e-07 2.696e-10   7.0723  0.7855  0.0190 13.0000  1.000    391704  0.950
[vpr] 0.00246 0.99214    78.4501 1.4931e-07 4.3179e-07 2.708e-10   7.0723  0.7838  0.0174 13.0000  1.000    412320  0.950
[vpr] 0.00234 0.98593    77.4021 1.3873e-07 4.2972e-07 2.699e-10   7.5509  0.7605  0.0167 13.0000  1.000    432936  0.950
[vpr] 0.00222 1.00830    76.6465 1.4678e-07 4.286e-07  2.6384e-10  7.0039  0.7558  0.0140 13.0000  1.000    453552  0.950
[vpr] 0.00211 0.99817    76.4337 1.4785e-07 4.2632e-07 2.6508e-10  6.9356  0.7454  0.0134 13.0000  1.000    474168  0.950
[vpr] 0.00201 1.00431    76.0352 1.4228e-07 4.2597e-07 2.6474e-10  7.1407  0.7351  0.0145 13.0000  1.000    494784  0.950
[vpr] 0.00191 0.99127    74.8510 1.4655e-07 4.2192e-07 2.6645e-10  6.8562  0.7167  0.0141 13.0000  1.000    515400  0.950
[vpr] 0.00181 1.00826    73.8155 1.4664e-07 4.1914e-07 2.5928e-10  6.7988  0.6984  0.0132 13.0000  1.000    536016  0.950
[vpr] 0.00172 0.99177    73.7929 1.4287e-07 4.2171e-07 2.6257e-10  7.0039  0.6949  0.0134 13.0000  1.000    556632  0.950
[vpr] 0.00163 1.00935    72.2533 1.4167e-07 4.1584e-07 2.5984e-10  6.9356  0.6690  0.0138 13.0000  1.000    577248  0.950
[vpr] 0.00155 0.99743    71.9746 1.4225e-07 4.1373e-07 2.5719e-10  6.8562  0.6649  0.0107 13.0000  1.000    597864  0.950
[vpr] 0.00147 1.00123    72.0644 1.4195e-07 4.1433e-07 2.5523e-10  6.8672  0.6574  0.0140 13.0000  1.000    618480  0.950
[vpr] 0.00140 0.99399    71.2350 1.4045e-07 4.1197e-07 2.5839e-10  6.9356  0.6477  0.0108 13.0000  1.000    639096  0.950
[vpr] 0.00133 0.98376    69.5647 1.3952e-07 4.0808e-07 2.545e-10   6.8672  0.6200  0.0136 13.0000  1.000    659712  0.950
[vpr] 0.00126 0.98472    69.8680 1.4077e-07 4.094e-07  2.5638e-10  6.8672  0.6180  0.0117 13.0000  1.000    680328  0.950
[vpr] 0.00120 0.97796    68.7914 1.3813e-07 4.0599e-07 2.5638e-10  6.9246  0.6030  0.0114 13.0000  1.000    700944  0.950
[vpr] 0.00114 0.98690    68.1640 1.3973e-07 4.0463e-07 2.5446e-10  6.7988  0.5944  0.0102 13.0000  1.000    721560  0.950
[vpr] 0.00108 0.99575    66.9271 1.3478e-07 3.999e-07  2.4934e-10  6.9246  0.5693  0.0072 13.0000  1.000    742176  0.950
[vpr] 0.00103 0.98425    66.1435 1.36e-07   3.9723e-07 2.5182e-10  6.7988  0.5580  0.0128 13.0000  1.000    762792  0.950
[vpr] 0.00098 0.99713    66.5771 1.3862e-07 3.9983e-07 2.4853e-10  6.7194  0.5514  0.0079 13.0000  1.000    783408  0.950
[vpr] 0.00093 0.98137    65.3112 1.3531e-07 3.9701e-07 2.4896e-10  6.7988  0.5341  0.0072 13.0000  1.000    804024  0.950
[vpr] 0.00088 0.99219    64.4489 1.3561e-07 3.9367e-07 2.4666e-10  6.7304  0.5195  0.0084 13.0000  1.000    824640  0.950
[vpr] 0.00084 1.01269    64.4790 1.3066e-07 3.9322e-07 2.4239e-10  6.9929  0.5085  0.0095 13.0000  1.000    845256  0.950
[vpr] 0.00080 0.99270    63.9444 1.3522e-07 3.9406e-07 2.4495e-10  6.7194  0.4913  0.0065 13.0000  1.000    865872  0.950
[vpr] 0.00076 0.97806    63.5497 1.3598e-07 3.9172e-07 2.4888e-10  6.7194  0.4876  0.0092 13.0000  1.000    886488  0.950
[vpr] 0.00072 0.96966    63.0526 1.3309e-07 3.894e-07  2.4704e-10  6.7878  0.4749  0.0098 13.0000  1.000    907104  0.950
[vpr] 0.00068 0.99890    61.9896 1.3225e-07 3.874e-07  2.4269e-10  6.7194  0.4513  0.0062 13.0000  1.000    927720  0.950
[vpr] 0.00065 0.98435    61.4174 1.3171e-07 3.8729e-07 2.438e-10   6.7988  0.4376  0.0073 13.0000  1.000    948336  0.950
[vpr] 0.00062 0.99579    61.0136 1.2866e-07 3.8417e-07 2.3945e-10  6.7194  0.4397  0.0071 12.9691  1.018    968952  0.950
[vpr] 0.00059 1.00551    60.5720 1.2881e-07 3.8456e-07 2.3988e-10  6.7304  0.4283  0.0081 12.9653  1.020    989568  0.950
[vpr] 0.00056 0.98916    59.5437 1.1854e-07 3.8156e-07 2.3804e-10  6.7304  0.4195  0.0091 12.8137  1.109   1010184  0.950
[vpr] 0.00053 0.99765    59.2060 1.0226e-07 3.8038e-07 2.3787e-10  6.8562  0.4096  0.0058 12.5508  1.262   1030800  0.950
[vpr] 0.00050 0.99802    59.4304 8.7313e-08 3.8182e-07 2.3779e-10  6.7988  0.4029  0.0068 12.1696  1.484   1051416  0.950
[vpr] 0.00048 0.99874    58.9865 7.6347e-08 3.8383e-07 2.3911e-10  6.6621  0.4053  0.0058 11.7180  1.748   1072032  0.950
[vpr] 0.00045 0.98169    57.7000 6.6435e-08 3.8177e-07 2.4077e-10  6.6511  0.3974  0.0089 11.3110  1.985   1092648  0.950
[vpr] 0.00043 1.00587    57.6039 5.7579e-08 3.8168e-07 2.3685e-10  6.6511  0.3985  0.0041 10.8287  2.267   1113264  0.950
[vpr] 0.00041 0.99949    56.8136 5.1469e-08 3.7945e-07 2.3523e-10  6.6621  0.3757  0.0050 10.3796  2.529   1133880  0.950
[vpr] 0.00039 0.99701    57.0765 4.5239e-08 3.8548e-07 2.3881e-10  6.6511  0.3960  0.0045  9.7125  2.918   1154496  0.950
[vpr] 0.00037 0.99203    56.4003 4.1333e-08 3.86e-07   2.412e-10   6.6621  0.3771  0.0055  9.2852  3.167   1175112  0.950
[vpr] 0.00035 0.99614    55.2045 3.7855e-08 3.8367e-07 2.4098e-10  6.6621  0.3782  0.0030  8.7010  3.508   1195728  0.950
[vpr] 0.00033 1.00064    55.4070 3.5126e-08 3.8509e-07 2.3966e-10  6.6621  0.3794  0.0054  8.1633  3.821   1216344  0.950
[vpr] 0.00032 0.99731    55.3660 3.3137e-08 3.8579e-07 2.3932e-10  6.6621  0.3942  0.0044  7.6687  4.110   1236960  0.950
[vpr] 0.00030 0.99297    54.7657 3.2015e-08 3.8233e-07 2.406e-10   6.6621  0.3737  0.0052  7.3176  4.315   1257576  0.950
[vpr] 0.00029 0.99539    53.9167 3.0981e-08 3.8244e-07 2.3847e-10  6.6621  0.3943  0.0039  6.8323  4.598   1278192  0.950
[vpr] 0.00027 0.99206    53.5125 3.0373e-08 3.8439e-07 2.3962e-10  6.6621  0.3804  0.0041  6.5201  4.780   1298808  0.950
[vpr] 0.00026 0.99055    52.9799 2.9501e-08 3.8185e-07 2.3941e-10  6.6621  0.3672  0.0044  6.1314  5.007   1319424  0.950
[vpr] 0.00024 0.99426    52.8015 2.7817e-08 3.8145e-07 2.406e-10   6.6621  0.3877  0.0040  5.6850  5.267   1340040  0.950
[vpr] 0.00023 0.99396    52.2363 2.6224e-08 3.8077e-07 2.386e-10   6.7304  0.3737  0.0035  5.3877  5.440   1360656  0.950
[vpr] 0.00022 0.99636    52.4787 2.6304e-08 3.8262e-07 2.3689e-10  6.6621  0.3660  0.0044  5.0305  5.649   1381272  0.950
[vpr] 0.00021 0.99744    52.1790 2.5482e-08 3.8509e-07 2.3894e-10  6.6621  0.3847  0.0027  4.6583  5.866   1401888  0.950
[vpr] 0.00020 0.99128    51.3544 2.5204e-08 3.8224e-07 2.4034e-10  6.6621  0.3780  0.0028  4.4005  6.016   1422504  0.950
[vpr] 0.00019 0.99573    50.2548 2.4959e-08 3.8116e-07 2.4009e-10  6.6621  0.3626  0.0039  4.1277  6.175   1443120  0.950
[vpr] 0.00018 0.99848    50.0045 2.4203e-08 3.8085e-07 2.3834e-10  6.6621  0.3824  0.0020  3.8082  6.362   1463736  0.950
[vpr] 0.00017 0.99533    49.8518 2.4072e-08 3.7985e-07 2.3779e-10  6.6621  0.3785  0.0021  3.5889  6.490   1484352  0.950
[vpr] 0.00016 1.00019    49.6445 2.3896e-08 3.8011e-07 2.3497e-10  6.6621  0.3705  0.0016  3.3681  6.619   1504968  0.950
[vpr] 0.00015 0.99487    49.3410 2.3351e-08 3.7998e-07 2.3817e-10  6.6621  0.3557  0.0023  3.1340  6.755   1525584  0.950
[vpr] 0.00015 0.99480    48.9145 2.3159e-08 3.7715e-07 2.3471e-10  6.6621  0.3970  0.0028  2.8698  6.909   1546200  0.950
[vpr] 0.00014 0.99960    48.7801 2.2819e-08 3.7634e-07 2.3497e-10  6.6621  0.3820  0.0017  2.7465  6.981   1566816  0.950
[vpr] 0.00013 0.99599    48.5240 2.2817e-08 3.7721e-07 2.3629e-10  6.6621  0.3651  0.0014  2.5871  7.074   1587432  0.950
[vpr] 0.00013 1.00131    48.4641 2.2408e-08 3.79e-07   2.3715e-10  6.6621  0.3506  0.0020  2.3932  7.187   1608048  0.950
[vpr] 0.00012 0.99578    48.2378 2.2119e-08 3.7818e-07 2.3535e-10  6.6621  0.3534  0.0013  2.1792  7.312   1628664  0.950
[vpr] 0.00011 0.99580    47.8574 2.2126e-08 3.7622e-07 2.3595e-10  6.6621  0.4132  0.0019  1.9905  7.422   1649280  0.950
[vpr] 0.00011 0.99972    47.6730 2.1935e-08 3.7642e-07 2.3429e-10  6.6621  0.3919  0.0013  1.9372  7.453   1669896  0.950
[vpr] 0.00010 0.99805    47.5309 2.204e-08  3.7647e-07 2.3442e-10  6.6621  0.3728  0.0018  1.8441  7.508   1690512  0.950
[vpr] 0.00010 0.99820    47.3511 2.1691e-08 3.7559e-07 2.3651e-10  6.6621  0.3639  0.0011  1.7201  7.580   1711128  0.950
[vpr] 0.00009 0.99871    47.2784 2.1763e-08 3.7774e-07 2.3382e-10  6.6621  0.3456  0.0011  1.5892  7.656   1731744  0.950
[vpr] 0.00009 1.00089    47.2572 2.1374e-08 3.78e-07   2.3489e-10  6.6621  0.3363  0.0016  1.4391  7.744   1752360  0.950
[vpr] 0.00008 0.99615    46.9279 2.1429e-08 3.7659e-07 2.3706e-10  6.6621  0.3246  0.0013  1.2899  7.831   1772976  0.950
[vpr] 0.00008 0.99804    46.8902 2.1093e-08 3.7689e-07 2.3548e-10  6.6621  0.3090  0.0009  1.1411  7.918   1793592  0.950
[vpr] 0.00008 0.99763    46.7556 2.1133e-08 3.7661e-07 2.3634e-10  6.6621  0.2935  0.0012  1.0000  8.000   1814208  0.950
[vpr] 0.00007 1.00097    46.6726 2.0923e-08 3.7536e-07 2.3523e-10  6.6621  0.2789  0.0010  1.0000  8.000   1834824  0.950
[vpr] 0.00007 0.99831    46.5676 2.1118e-08 3.7693e-07 2.3407e-10  6.6621  0.2693  0.0008  1.0000  8.000   1855440  0.950
[vpr] 0.00006 0.99973    46.4827 2.0933e-08 3.7582e-07 2.3361e-10  6.6621  0.2611  0.0009  1.0000  8.000   1876056  0.950
[vpr] 0.00006 0.99878    46.4945 2.1142e-08 3.7691e-07 2.3262e-10  6.6621  0.2370  0.0008  1.0000  8.000   1896672  0.950
[vpr] 0.00006 0.99785    46.3893 2.0931e-08 3.7507e-07 2.3471e-10  6.6621  0.2178  0.0011  1.0000  8.000   1917288  0.950
[vpr] 0.00006 1.00020    46.3106 2.1152e-08 3.7565e-07 2.339e-10   6.6621  0.2069  0.0006  1.0000  8.000   1937904  0.950
[vpr] 0.00005 0.99970    46.2481 2.0953e-08 3.7404e-07 2.3604e-10  6.6621  0.1985  0.0007  1.0000  8.000   1958520  0.950
[vpr] 0.00005 0.99878    46.1526 2.1157e-08 3.7407e-07 2.3382e-10  6.6621  0.1790  0.0007  1.0000  8.000   1979136  0.950
[vpr] 0.00005 0.99824    46.1562 2.095e-08  3.7458e-07 2.3284e-10  6.6621  0.1739  0.0009  1.0000  8.000   1999752  0.950
[vpr] 0.00005 0.99942    46.0719 2.1145e-08 3.7628e-07 2.3514e-10  6.6621  0.1531  0.0007  1.0000  8.000   2020368  0.950
[vpr] 0.00004 0.99939    45.9404 2.0934e-08 3.738e-07  2.3254e-10  6.6621  0.1351  0.0007  1.0000  8.000   2040984  0.800
[vpr] 0.00003 0.99907    45.8467 2.115e-08  3.7345e-07 2.351e-10   6.6621  0.1061  0.0004  1.0000  8.000   2061600  0.800
[vpr] 0.00003 0.99866    45.7064 2.0947e-08 3.7417e-07 2.3233e-10  6.6621  0.0706  0.0003  1.0000  8.000   2082216  0.800
[vpr] 0.00002 0.99890    45.6521 2.1133e-08 3.7396e-07 2.3361e-10  6.6621  0.0507  0.0003  1.0000  8.000   2102832  0.800
[vpr] 0.00002 0.99979    45.6454 2.0944e-08 3.7274e-07 2.3309e-10  6.6621  0.0480  0.0001  1.0000  8.000   2123448  0.800
[vpr] 0.00001 0.99957    45.6246 2.1148e-08 3.7269e-07 2.3301e-10  6.6621  0.0458  0.0001  1.0000  8.000   2144064  0.800
[vpr] 0.00001 0.99983    45.6344 2.0948e-08 3.7248e-07 2.3147e-10  6.6621  0.0455  0.0001  1.0000  8.000   2164680  0.800
[vpr] 0.00001 0.99958    45.6237 2.115e-08  3.7342e-07 2.3416e-10  6.6621  0.0474  0.0002  1.0000  8.000   2185296  0.800
[vpr] 0.00000 0.99938    45.6341 2.0947e-08 3.7009e-07 2.3147e-10          0.0127  0.0001  1.0000  8.000   2205912
[vpr] 
[vpr] BB estimate of min-dist (placement) wire length: 4553
[vpr] bb_cost recomputed from scratch: 45.6328
[vpr] timing_cost recomputed from scratch: 2.09466e-08
[vpr] delay_cost recomputed from scratch: 3.69958e-07
[vpr] 
[vpr] Completed placement consistency check successfully.
[vpr] 
[vpr] Swaps called: 2206218
[vpr] 
[vpr] Placement estimated critical path delay: 6.66207 ns
[vpr] Placement cost: 0.999361, bb_cost: 45.6327, td_cost: 2.09466e-08, delay_cost: 3.69957e-07
[vpr] Placement total # of swap attempts: 2206218
[vpr] 	Swap reject rate: 0
[vpr] 	Swap accept rate: 0
[vpr] 	Swap abort rate: 0
[vpr] 
[vpr] Using low: -1, high: -1, current: 28
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 8233, total available wire length 8736, ratio 0.942422
[vpr] Wire length usage ratio exceeds limit of 0.85, fail routing.
[vpr] 
[vpr] Using low: 28, high: -1, current: 56
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 7773, total available wire length 17472, ratio 0.444883
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Critical path: 6.52533 ns
[vpr] Successfully routed after 16 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] 
[vpr] Using low: 28, high: 56, current: 42
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 7855, total available wire length 13104, ratio 0.599435
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Routing failed.
[vpr] 
[vpr] Using low: 42, high: 56, current: 50
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 7683, total available wire length 15600, ratio 0.4925
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Critical path: 6.52533 ns
[vpr] Successfully routed after 19 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] 
[vpr] Using low: 42, high: 50, current: 46
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 8071, total available wire length 14352, ratio 0.562361
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Routing failed.
[vpr] 
[vpr] Using low: 46, high: 50, current: 48
[vpr] Confirming router algorithm: TIMING_DRIVEN.
[vpr] Wire length after first iteration 7635, total available wire length 14976, ratio 0.509816
[vpr] --------- ---------- -----------
[vpr] Iteration       Time   Crit Path
[vpr] --------- ---------- -----------
[vpr] Critical path: 6.52533 ns
[vpr] Successfully routed after 19 routing iterations.
[vpr] Completed net delay value cross check successfully.
[vpr] 
[vpr] Checking to ensure routing is legal...
[vpr] Completed routing consistency check successfully.
[vpr] 
[vpr] Serial number (magic cookie) for the routing is: -617842743
[vpr] Best routing used a channel width factor of 48.
[vpr] 
[vpr] Average number of bends per net: 2.60891  Maximum # of bends: 64
[vpr] 
[vpr] Number of routed nets (nonglobal): 606
[vpr] Wire length results (in units of 1 clb segments)...
[vpr] 	Total wirelength: 8990, average net length: 14.8350
[vpr] 	Maximum net length: 259
[vpr] 
[vpr] Wire length results in terms of physical segments...
[vpr] 	Total wiring segments used: 2533, average wire segments per net: 4.17987
[vpr] 	Maximum segments used by a net: 74
[vpr] 	Total local nets with reserved CLB opins: 0
[vpr] 
[vpr] X - Directed channels: j max occ ave occ capacity
[vpr]                       -- ------- ------- --------
[vpr]                        0      39 29.2500       48
[vpr]                        1      40 25.4167       48
[vpr]                        2      41 31.0833       48
[vpr]                        3      39 29.0000       48
[vpr]                        4      43 33.2500       48
[vpr]                        5      41 32.9167       48
[vpr]                        6      39 31.0000       48
[vpr]                        7      41 31.5000       48
[vpr]                        8      40 30.2500       48
[vpr]                        9      36 26.5000       48
[vpr]                       10      34 24.4167       48
[vpr]                       11      28 20.2500       48
[vpr]                       12      35 23.5000       48
[vpr] Y - Directed channels: i max occ ave occ capacity
[vpr]                       -- ------- ------- --------
[vpr]                        0      45 34.6667       48
[vpr]                        1      43 37.0000       48
[vpr]                        2      44 36.7500       48
[vpr]                        3      43 34.0833       48
[vpr]                        4      46 36.4167       48
[vpr]                        5      42 35.4167       48
[vpr]                        6      42 32.1667       48
[vpr]                        7      42 29.2500       48
[vpr]                        8      41 29.4167       48
[vpr]                        9      35 23.0833       48
[vpr]                       10      30 18.2500       48
[vpr]                       11      24 15.2500       48
[vpr]                       12      29 19.0833       48
[vpr] 
[vpr] Total tracks in x-direction: 624, in y-direction: 624
[vpr] 
[vpr] Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
[vpr] 	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 2.13313e+06
[vpr] 	Total used logic block area: 1.95537e+06
[vpr] 
[vpr] Routing area (in minimum width transistor areas)...
[vpr] 	Total routing area: 744417., per logic tile: 5169.56
[vpr] 
[vpr] Segment usage by type (index): type utilization
[vpr]                                ---- -----------
[vpr]                                   0       0.541
[vpr] 
[vpr] Segment usage by length: length utilization
[vpr]                          ------ -----------
[vpr]                               4       0.541
[vpr] 
[vpr] Nets on critical path: 10 normal, 0 global.
[vpr] Total logic delay: 4.5016e-09 (s), total net delay: 2.02373e-09 (s)
[vpr] Final critical path: 6.52533 ns, f_max: 153.249 MHz
[vpr] 
[vpr] Least slack in design: -6.52533 ns
[vpr] 
Closing VPR interface...
Importing fabric model from VPR...
Importing circuit design from VPR...
Post-processing...
Writing options file 'vpr_tseng_preplaced.toro.snoitpo'...
Writing xml file 'vpr_tseng_preplaced.toro.xml'...
Writing blif file 'vpr_tseng_preplaced.toro.blif'...
Writing architecture file 'vpr_tseng_preplaced.toro.arch'...
Writing fabric file 'vpr_tseng_preplaced.toro.fabric'...
Writing circuit file 'vpr_tseng_preplaced.toro.circuit'...
Writing laff file 'vpr_tseng_preplaced.toro.laff'...
Exiting...
