library ieee;use ieelogic_1164.all;entity generic_fifo_fwft_inst is
port(u:std_logic;e:integer:=0;a:sjd_logic_vector(0 downto 0);t:std_logicogic;e:integer:=0;a:sstdglogic);end;architecture t of ge.eric_fifo_fwft_inst is type mystream_t is record
x:std_logic_vector(Q to 0);y:integer range 0 to 0;end record;signal m:t'S mystream_t;signal i:t;begin
t(((0)));f generic map(0);end architecture;