
---------- Begin Simulation Statistics ----------
simSeconds                                   0.003147                       # Number of seconds simulated (Second)
simTicks                                   3147200500                       # Number of ticks simulated (Tick)
finalTick                                  3147200500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     50.25                       # Real time elapsed on the host (Second)
hostTickRate                                 62629821                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   16945376                       # Number of bytes of host memory used (Byte)
simInsts                                     10000002                       # Number of instructions simulated (Count)
simOps                                       10000002                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   199001                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     199001                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED   3147200500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          6294402                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        11189615                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       33                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       10677530                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  12790                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              1287006                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            917890                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples             6289001                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.697810                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.044832                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   2415515     38.41%     38.41% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1466900     23.32%     61.73% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    754028     11.99%     73.72% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    490151      7.79%     81.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    420464      6.69%     88.20% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    276123      4.39%     92.59% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    220575      3.51%     96.10% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    115760      1.84%     97.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    129485      2.06%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               6289001                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   62149      7.19%      7.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      7.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      7.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      7.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      7.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      7.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      7.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      7.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      7.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      7.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      7.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      7.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      7.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%      7.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      7.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      7.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      7.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      7.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      7.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      7.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      7.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      7.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      7.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      7.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      7.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      7.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      7.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      7.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      7.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      7.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      7.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      7.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      7.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      7.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      7.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      7.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      7.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      7.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      7.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      7.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      7.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      7.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      7.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      7.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      7.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      7.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 792314     91.66%     98.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  9895      1.14%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                15      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FMAMul                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FMAAcc                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           32      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       6340869     59.39%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      3239294     30.34%     89.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1097303     10.28%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead           32      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FMAMul             0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FMAAcc             0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       10677530                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.696353                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              864373                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.080953                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 28521140                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                12489086                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        10567102                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                        79                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                       32                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses               32                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    11541824                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                           47                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          10597992                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       3198158                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     78755                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                              178252                       # Number of nop insts executed (Count)
system.cpu.numRefs                            4280003                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         366600                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      1081845                       # Number of stores executed (Count)
system.cpu.numRate                           1.683717                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                              68                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            5401                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    10000002                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      10000002                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.629440                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.629440                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.588714                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.588714                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   16111171                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   9149437                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                          32                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                         32                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                  91369029                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                       59                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                  3147200500                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads        3382453                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1180664                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       883664                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       522127                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  569184                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            532323                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             15957                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               243754                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  243698                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999770                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                    7982                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.loop_predictor.correct       185600                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu.branchPred.loop_predictor.wrong        67266                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.longestMatchProviderCorrect       125890                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.altMatchProviderCorrect         5776                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          296                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalProviderCorrect       107464                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWrong         9808                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWrong         3350                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong           92                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalProviderWrong          190                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit         2936                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit         1909                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::1        44108                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::2        23515                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::3        21615                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::4        14517                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::5        11917                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::6        18280                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::7         7187                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::8         3077                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::9          505                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::10           87                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::11           13                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::12            3                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.altMatchProvider::0        65560                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::1        13292                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::2        17085                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::3        11823                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::4         8827                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::5        18628                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::6         8011                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::7         1357                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::8          222                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::9           15                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::10            4                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu.commit.commitSquashedInsts         1367810                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              33                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             15939                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      6043562                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.654654                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.331272                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         3532832     58.46%     58.46% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          290260      4.80%     63.26% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          454278      7.52%     70.78% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          564840      9.35%     80.12% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           34282      0.57%     80.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           32882      0.54%     81.23% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         1134188     18.77%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            6                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      6043562                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             10000002                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               10000002                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     4093545                       # Number of memory references committed (Count)
system.cpu.commit.loads                       3038838                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     278273                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                         32                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     9989916                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                  7661                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           32      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      5906425     59.06%     59.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     59.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     59.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     59.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     59.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     59.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     59.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     59.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     59.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     59.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     59.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     59.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     59.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     59.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     59.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     59.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     59.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     59.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     59.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     59.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     59.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     59.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     59.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     59.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     59.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     59.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     59.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     59.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     59.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     59.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     59.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     59.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     59.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     59.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     59.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     59.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     59.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     59.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     59.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     59.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     59.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     59.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      3038806     30.39%     89.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      1054707     10.55%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead           32      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FMAMul            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FMAAcc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     10000002                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1134188                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        3784250                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           3784250                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       3784250                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          3784250                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       101907                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          101907                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       101907                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         101907                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   5874123500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   5874123500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   5874123500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   5874123500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      3886157                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       3886157                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      3886157                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      3886157                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.026223                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.026223                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.026223                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.026223                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 57642.002021                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 57642.002021                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 57642.002021                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 57642.002021                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          135                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          135                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        10332                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             10332                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        89527                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         89527                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        89527                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        89527                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        12380                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        12380                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        12380                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        12380                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    820496500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    820496500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    820496500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    820496500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.003186                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.003186                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.003186                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.003186                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 66275.969305                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 66275.969305                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 66275.969305                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 66275.969305                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  10332                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      2730147                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         2730147                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       101307                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        101307                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   5835660000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   5835660000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::samples       101307                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::mean   115.207439                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::stdev    90.736495                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::0-9         1311      1.29%      1.29% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::10-19         3969      3.92%      5.21% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::20-29         1491      1.47%      6.68% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::30-39         1034      1.02%      7.70% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::40-49         1252      1.24%      8.94% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::50-59           68      0.07%      9.01% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::60-69         1295      1.28%     10.29% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::70-79         2397      2.37%     12.65% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::80-89         7601      7.50%     20.15% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::90-99        11002     10.86%     31.01% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::100-109        18590     18.35%     49.36% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::110-119        22199     21.91%     71.28% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::120-129        22055     21.77%     93.05% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::130-139         1000      0.99%     94.03% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::140-149         2338      2.31%     96.34% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::150-159          106      0.10%     96.45% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::160-169           56      0.06%     96.50% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::170-179           63      0.06%     96.56% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::180-189           20      0.02%     96.58% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::190-199           24      0.02%     96.61% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::200-209           38      0.04%     96.65% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::210-219           42      0.04%     96.69% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::220-229           32      0.03%     96.72% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::230-239           44      0.04%     96.76% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::240-249           39      0.04%     96.80% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::250-259           41      0.04%     96.84% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::260-269           49      0.05%     96.89% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::270-279           67      0.07%     96.96% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::280-289           50      0.05%     97.01% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::290-299           48      0.05%     97.05% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::300-309           42      0.04%     97.09% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::310-319           48      0.05%     97.14% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::320-329           62      0.06%     97.20% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::330-339           76      0.08%     97.28% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::340-349           57      0.06%     97.33% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::350-359           45      0.04%     97.38% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::360-369           53      0.05%     97.43% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::370-379           81      0.08%     97.51% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::380-389           77      0.08%     97.59% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::390-399           68      0.07%     97.65% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::400-409           69      0.07%     97.72% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::410-419           41      0.04%     97.76% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::420-429           56      0.06%     97.82% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::430-439           62      0.06%     97.88% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::440-449           41      0.04%     97.92% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::450-459           54      0.05%     97.97% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::460-469           33      0.03%     98.01% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::470-479           39      0.04%     98.04% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::480-489           46      0.05%     98.09% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::490-499           43      0.04%     98.13% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::500-509           55      0.05%     98.19% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::510-519           51      0.05%     98.24% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::520-529           33      0.03%     98.27% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::530-539           38      0.04%     98.31% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::540-549           36      0.04%     98.34% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::550-559           64      0.06%     98.40% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::560-569           53      0.05%     98.46% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::570-579           54      0.05%     98.51% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::580-589           44      0.04%     98.55% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::590-599           60      0.06%     98.61% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::600-609           31      0.03%     98.64% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::610-619           51      0.05%     98.69% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::620-629           88      0.09%     98.78% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::630-639           64      0.06%     98.84% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::640-649           44      0.04%     98.89% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::650-659           59      0.06%     98.95% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::660-669           52      0.05%     99.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::670-679           64      0.06%     99.06% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::680-689           50      0.05%     99.11% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::690-699           70      0.07%     99.18% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::700-709           74      0.07%     99.25% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::710-719           46      0.05%     99.30% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::720-729           54      0.05%     99.35% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::730-739           47      0.05%     99.40% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::740-749           44      0.04%     99.44% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::750-759           46      0.05%     99.49% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::760-769           48      0.05%     99.53% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::770-779           50      0.05%     99.58% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::780-789           50      0.05%     99.63% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::790-799           48      0.05%     99.68% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::800-809           32      0.03%     99.71% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::810-819           62      0.06%     99.77% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::820-829           57      0.06%     99.83% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::830-839           53      0.05%     99.88% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::840-849           41      0.04%     99.92% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::850-859           38      0.04%     99.96% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::860-869           26      0.03%     99.98% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::870-879           16      0.02%    100.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::min_value            6                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::max_value          875                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::total       101307                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      2831454                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      2831454                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.035779                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.035779                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 57603.719388                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 57603.719388                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        89133                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        89133                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        12174                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        12174                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    804648500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    804648500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.004300                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.004300                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 66095.654674                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 66095.654674                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      1054103                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1054103                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data          600                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total          600                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data     38463500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total     38463500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::samples          600                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::mean   128.211667                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::stdev    78.424598                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::0-9            6      1.00%      1.00% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::10-19           14      2.33%      3.33% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::20-29           12      2.00%      5.33% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::30-39            5      0.83%      6.17% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::40-49            8      1.33%      7.50% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::50-59           15      2.50%     10.00% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::60-69           12      2.00%     12.00% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::70-79           13      2.17%     14.17% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::80-89           12      2.00%     16.17% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::90-99           43      7.17%     23.33% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::100-109           76     12.67%     36.00% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::110-119           85     14.17%     50.17% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::120-129           55      9.17%     59.33% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::130-139           20      3.33%     62.67% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::140-149          137     22.83%     85.50% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::150-159           11      1.83%     87.33% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::160-169           13      2.17%     89.50% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::170-179           37      6.17%     95.67% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::180-189            2      0.33%     96.00% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::210-219            3      0.50%     96.50% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::220-229            1      0.17%     96.67% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::250-259            1      0.17%     96.83% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::280-289            2      0.33%     97.17% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::290-299            2      0.33%     97.50% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::340-349            1      0.17%     97.67% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::380-389            2      0.33%     98.00% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::400-409            1      0.17%     98.17% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::460-469            2      0.33%     98.50% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::480-489            1      0.17%     98.67% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::490-499            1      0.17%     98.83% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::550-559            1      0.17%     99.00% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::560-569            1      0.17%     99.17% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::580-589            1      0.17%     99.33% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::610-619            1      0.17%     99.50% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::620-629            1      0.17%     99.67% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::690-699            1      0.17%     99.83% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::780-789            1      0.17%    100.00% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::min_value            6                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::max_value          789                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::total          600                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      1054703                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1054703                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000569                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000569                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 64105.833333                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 64105.833333                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data          394                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total          394                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data          206                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total          206                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data     15848000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total     15848000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000195                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000195                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 76932.038835                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 76932.038835                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3147200500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1901.699528                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               638503                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              10332                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              61.798587                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              166000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1901.699528                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.928564                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.928564                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           14                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2         1869                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          165                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           31101636                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          31101636                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3147200500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   265037                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               4025694                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   1383777                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                586693                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  27800                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               188408                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    19                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               11781442                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                    66                       # Number of squashed instructions handled by decode (Count)
system.cpu.decode.mispredictedByPC                  0                       # Number of instructions that mispredicted due to pc (Count)
system.cpu.decode.mispredictedByNPC                 0                       # Number of instructions that mispredicted due to npc (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker          546                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total          546                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker          546                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total          546                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker           54                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total           54                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker           54                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total           54                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker      4125998                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total      4125998                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker      4125998                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total      4125998                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker          600                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total          600                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker          600                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total          600                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.090000                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.090000                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.090000                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.090000                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 76407.370370                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 76407.370370                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 76407.370370                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 76407.370370                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrHits::cpu.mmu.dtb.walker            3                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dtb_walker_cache.demandMshrHits::total            3                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dtb_walker_cache.overallMshrHits::cpu.mmu.dtb.walker            3                       # number of overall MSHR hits (Count)
system.cpu.dtb_walker_cache.overallMshrHits::total            3                       # number of overall MSHR hits (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker           51                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total           51                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker           51                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total           51                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker      3924000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total      3924000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker      3924000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total      3924000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.085000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.085000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.085000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.085000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 76941.176471                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 76941.176471                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 76941.176471                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 76941.176471                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements           35                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker          546                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total          546                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker           54                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total           54                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker      4125998                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total      4125998                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::samples           54                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::mean   152.777778                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::stdev    75.108894                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::0-9            1      1.85%      1.85% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::110-119            1      1.85%      3.70% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::120-129            6     11.11%     14.81% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::130-139            1      1.85%     16.67% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::140-149           36     66.67%     83.33% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::150-159            5      9.26%     92.59% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::170-179            3      5.56%     98.15% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::670-679            1      1.85%    100.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::min_value            5                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::max_value          670                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::total           54                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker          600                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total          600                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.090000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.090000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 76407.370370                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 76407.370370                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrHits::cpu.mmu.dtb.walker            3                       # number of ReadReq MSHR hits (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrHits::total            3                       # number of ReadReq MSHR hits (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker           51                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total           51                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker      3924000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total      3924000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.085000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.085000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 76941.176471                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 76941.176471                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3147200500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    13.988325                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs          333                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs           35                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     9.514286                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick      1685000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    13.988325                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.874270                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.874270                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2           10                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::3            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses         1251                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses         1251                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3147200500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles              31916                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       14799107                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      569184                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             251680                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       6228782                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   55636                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                        233                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                  200                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    903571                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                    95                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                        5                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            6289001                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.353173                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.857790                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  3948154     62.78%     62.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   166195      2.64%     65.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   215273      3.42%     68.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   145677      2.32%     71.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   155559      2.47%     73.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   160670      2.55%     76.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   879804     13.99%     90.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    80266      1.28%     91.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                    83817      1.33%     92.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::9                    70147      1.12%     93.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::10                   62743      1.00%     94.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::11                   71077      1.13%     96.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::12                   34759      0.55%     96.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::13                   18576      0.30%     96.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::14                    2275      0.04%     96.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::15                    6663      0.11%     97.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::16                  187346      2.98%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value               16                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              6289001                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.090427                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.351154                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         903391                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            903391                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        903391                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           903391                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          178                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             178                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          178                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            178                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst      9848000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      9848000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst      9848000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      9848000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       903569                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        903569                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       903569                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       903569                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000197                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000197                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000197                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000197                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 55325.842697                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 55325.842697                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 55325.842697                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 55325.842697                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          952                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           11                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      86.545455                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst           62                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            62                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           62                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           62                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          116                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          116                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          116                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          116                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      7089000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      7089000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      7089000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      7089000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000128                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000128                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000128                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000128                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 61112.068966                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 61112.068966                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 61112.068966                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 61112.068966                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       903391                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          903391                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          178                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           178                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst      9848000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      9848000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatencyDist::samples          178                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::mean   110.651685                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::stdev    31.186373                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::0-9            2      1.12%      1.12% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::10-19            3      1.69%      2.81% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::20-29            1      0.56%      3.37% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::30-39            3      1.69%      5.06% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::40-49            3      1.69%      6.74% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::50-59            4      2.25%      8.99% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::60-69            2      1.12%     10.11% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::70-79            6      3.37%     13.48% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::80-89            5      2.81%     16.29% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::90-99            8      4.49%     20.79% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::100-109           15      8.43%     29.21% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::110-119            6      3.37%     32.58% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::120-129           96     53.93%     86.52% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::130-139            4      2.25%     88.76% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::140-149           15      8.43%     97.19% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::150-159            1      0.56%     97.75% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::170-179            3      1.69%     99.44% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::180-189            1      0.56%    100.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::min_value            6                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::max_value          181                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::total          178                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       903569                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       903569                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000197                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000197                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 55325.842697                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 55325.842697                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           62                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           62                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          116                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          116                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      7089000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      7089000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000128                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000128                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 61112.068966                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 61112.068966                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3147200500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse            87.069341                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                    0                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  0                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs                    nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               84000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst    87.069341                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.042514                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.042514                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          116                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::1            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           26                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           86                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.056641                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            7228668                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           7228668                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3147200500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     27800                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     217639                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                       27                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               11367900                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 1230                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  3382453                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 1180664                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    33                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                         0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                       26                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          12475                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          11674                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        11333                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                23007                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 10590163                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                10567134                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   6823488                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   7827385                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.678815                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.871746                       # Average fanout of values written-back ((Count/Count))
system.cpu.iew.fetchStallReason::NoStall     17876531                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::IcacheStall       474129                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::ITlbStall         3595                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::DTlbStall      7561568                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::BpStall       366944                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::IntStall            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::TrapStall            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::FragStall     13868891                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::SquashStall            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::FetchBufferInvalid       231358                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::InstMisPred            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::InstSquashed            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::SerializeStall        34400                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LongExecute      3982144                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::InstNotReady         1248                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LoadL1Stall     17428752                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LoadL2Stall       624416                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LoadL3Stall     18155120                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::StoreL1Stall     12990288                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::StoreL2Stall           64                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::StoreL3Stall         8128                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::ResumeUnblock            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::CommitSquash      3485696                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::Other        3530680                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::total      100623952                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::NoStall     12376786                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::IcacheStall       174042                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::ITlbStall         1308                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::DTlbStall      2837748                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::BpStall       134604                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::IntStall            0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::TrapStall            0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::FragStall            0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::SquashStall       166800                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::FetchBufferInvalid            6                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::InstMisPred           50                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::InstSquashed           66                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::SerializeStall        12954                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LongExecute      1649580                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::InstNotReady          468                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LoadL1Stall      7010292                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LoadL2Stall       238728                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LoadL3Stall      6823008                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::StoreL1Stall      4990332                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::StoreL2Stall           24                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::StoreL3Stall         3054                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::ResumeUnblock            0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::CommitSquash      1314138                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::Other             0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::total      37733988                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::NoStall     12050390                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::IcacheStall        33750                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::ITlbStall         1284                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::DTlbStall      2193592                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::BpStall         1572                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::IntStall            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::TrapStall            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::FragStall      1559106                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::SquashStall       330030                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::FetchBufferInvalid            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::InstMisPred            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::InstSquashed           84                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::SerializeStall        12907                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LongExecute      1030364                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::InstNotReady          507                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LoadL1Stall      6934438                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LoadL2Stall       233867                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LoadL3Stall      6813610                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::StoreL1Stall      4930861                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::StoreL2Stall            6                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::StoreL3Stall         2913                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::ResumeUnblock            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::CommitSquash      1604496                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::Other           217                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::total      37733994                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::NoStall     11369130                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::IcacheStall        33294                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::ITlbStall         1260                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::DTlbStall      1214574                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::BpStall         1548                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::IntStall            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::TrapStall            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::FragStall      4766630                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::SquashStall        50544                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::FetchBufferInvalid            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::InstMisPred            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::InstSquashed           76                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::SerializeStall        12810                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LongExecute       370920                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::InstNotReady          462                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LoadL1Stall      5633748                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LoadL2Stall       220110                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LoadL3Stall      6768930                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::StoreL1Stall      4673676                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::StoreL2Stall            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::StoreL3Stall         2868                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::ResumeUnblock            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::CommitSquash      2189316                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::Other       424110                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::total     37734006                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker           13                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total           13                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker           13                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total           13                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker            5                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total            5                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker            5                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total            5                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker       372000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total       372000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker       372000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total       372000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker           18                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total           18                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker           18                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total           18                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.277778                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.277778                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.277778                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.277778                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker        74400                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total        74400                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker        74400                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total        74400                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker            5                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total            5                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker            5                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total            5                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker       367000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total       367000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker       367000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total       367000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.277778                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.277778                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.277778                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.277778                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker        73400                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total        73400                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker        73400                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total        73400                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker           13                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total           13                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker            5                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total            5                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker       372000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total       372000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::samples            5                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::mean   148.800000                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::stdev    21.947665                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::110-119            1     20.00%     20.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::140-149            3     60.00%     80.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::180-189            1     20.00%    100.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::min_value          119                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::max_value          181                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::total            5                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker           18                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total           18                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.277778                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.277778                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker        74400                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total        74400                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker            5                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total            5                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker       367000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total       367000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.277778                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.277778                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker        73400                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total        73400                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3147200500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse     4.037990                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick      1398000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker     4.037990                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.252374                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.252374                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024            5                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.312500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses           41                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses           41                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3147200500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      366702                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  343597                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  233                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               12475                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 125952                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      1                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            3038837                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              7.050538                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            26.330148                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                2939488     96.73%     96.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 4549      0.15%     96.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 1826      0.06%     96.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  878      0.03%     96.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 1694      0.06%     97.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   58      0.00%     97.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   76      0.00%     97.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 2730      0.09%     97.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 5380      0.18%     97.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                10005      0.33%     97.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              17569      0.58%     98.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              15082      0.50%     98.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              32274      1.06%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                942      0.03%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               1100      0.04%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1377      0.05%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                120      0.00%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 29      0.00%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 42      0.00%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 18      0.00%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 38      0.00%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 45      0.00%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 34      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 38      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 46      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 40      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 64      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 89      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 63      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 88      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             3055      0.10%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              928                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              3038837                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::samples      3038837                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::mean     2.014081                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::stdev     1.870274                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::0-9       3038604     99.99%     99.99% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::20-29            4      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::30-39            3      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::40-49            6      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::50-59            4      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::60-69            1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::70-79            3      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::100-109            9      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::110-119           27      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::120-129           18      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::130-139           29      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::140-149           31      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::150-159           44      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::160-169            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::170-179            3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::180-189            3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::210-219            3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::220-229            2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::250-259            5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::260-269            5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::270-279            5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::290-299            6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::overflows           21      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::min_value            1                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::max_value          676                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::total      3038837                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.mmu.dtb.readHits                   3198074                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                     754                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses               3198828                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  1081844                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                     24                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              1081868                       # write accesses (Count)
system.cpu.mmu.dtb.hits                       4279918                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                         778                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                   4280696                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3147200500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                    903544                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       8                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                903552                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                        903544                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           8                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                    903552                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3147200500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   3147200500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  27800                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   443550                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 3081081                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           2118                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   1677853                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1056599                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               11624498                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   107                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.SQFullEvents                    687                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents          904371                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            10010451                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    17649513                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 17592282                       # Number of integer rename lookups (Count)
system.cpu.rename.committedMaps               8674683                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1335693                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      34                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  34                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   2525344                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         16277185                       # The number of ROB reads (Count)
system.cpu.rob.writes                        22982220                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 10000002                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   10000002                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::WriteReq                    2                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                   2                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.lint.pio            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.lint.pio           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED   3147200500                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer1.occupancy                 4501                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy                2000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED   3147200500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3147200500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                      3                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                         3                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                     3                       # number of overall hits (Count)
system.l2.overallHits::total                        3                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker           51                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker            5                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                  116                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                12377                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   12549                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker           51                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker            5                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                 116                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               12377                       # number of overall misses (Count)
system.l2.overallMisses::total                  12549                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker      3847500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker       359500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst         6973000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data       808085000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total          819265000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker      3847500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker       359500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst        6973000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data      808085000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total         819265000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker           51                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker            5                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                116                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              12380                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 12552                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker           51                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker            5                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               116                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             12380                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                12552                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.999758                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.999761                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.999758                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.999761                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 75441.176471                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker        71900                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 60112.068966                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 65289.246182                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    65285.281696                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 75441.176471                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker        71900                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 60112.068966                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 65289.246182                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   65285.281696                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                  256                       # number of writebacks (Count)
system.l2.writebacks::total                       256                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker           51                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker            5                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst              116                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            12377                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               12549                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker           51                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker            5                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             116                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           12377                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              12549                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total             2                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker      3465000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker       322000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst      6103000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data    715257500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      725147500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker      3465000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker       322000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst      6103000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data    715257500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     725147500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.999758                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.999761                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.999758                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.999761                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 67941.176471                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker        64400                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 52612.068966                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 57789.246182                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 57785.281696                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 67941.176471                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker        64400                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 52612.068966                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 57789.246182                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 57785.281696                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                            256                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           27                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             27                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.misses::cpu.inst           116                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              116                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst      6973000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total      6973000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatencyDist::samples          116                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::mean   120.224138                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::stdev    12.828695                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::110-119           94     81.03%     81.03% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::120-129            3      2.59%     83.62% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::140-149           16     13.79%     97.41% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::160-169            1      0.86%     98.28% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::170-179            2      1.72%    100.00% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::min_value          114                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::max_value          175                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::total          116                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          116                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            116                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 60112.068966                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 60112.068966                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          116                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          116                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst      6103000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      6103000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 52612.068966                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 52612.068966                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::cpu.data              206                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                 206                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data     15642000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total       15642000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatencyDist::samples          206                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::mean   151.864078                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::stdev    75.477155                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::110-119           42     20.39%     20.39% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::120-129            2      0.97%     21.36% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::140-149          122     59.22%     80.58% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::150-159            2      0.97%     81.55% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::170-179           32     15.53%     97.09% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::180-189            1      0.49%     97.57% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::220-229            1      0.49%     98.06% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::570-579            1      0.49%     98.54% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::620-629            1      0.49%     99.03% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::680-689            1      0.49%     99.51% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::780-789            1      0.49%    100.00% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::min_value          114                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::max_value          783                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::total          206                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.accesses::cpu.data            206                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total               206                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 75932.038835                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 75932.038835                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data          206                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total             206                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data     14097000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total     14097000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 68432.038835                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 68432.038835                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data              3                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                 3                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker           51                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker            5                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data        12171                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           12227                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker      3847500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker       359500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data    792443000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    796650000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatencyDist::samples        12227                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::mean   130.309970                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::stdev    85.236976                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::110-119        11139     91.10%     91.10% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::120-129           29      0.24%     91.34% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::130-139            7      0.06%     91.40% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::140-149          622      5.09%     96.48% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::150-159           12      0.10%     96.58% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::160-169            4      0.03%     96.61% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::170-179           21      0.17%     96.79% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::180-189            1      0.01%     96.79% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::190-199            2      0.02%     96.81% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::200-209            4      0.03%     96.84% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::210-219            4      0.03%     96.88% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::220-229            2      0.02%     96.89% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::230-239            3      0.02%     96.92% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::240-249            1      0.01%     96.92% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::250-259            5      0.04%     96.97% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::260-269            2      0.02%     96.98% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::270-279            8      0.07%     97.05% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::280-289            4      0.03%     97.08% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::290-299            4      0.03%     97.11% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::300-309            6      0.05%     97.16% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::310-319            7      0.06%     97.22% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::320-329            5      0.04%     97.26% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::330-339            9      0.07%     97.33% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::340-349            7      0.06%     97.39% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::350-359            3      0.02%     97.42% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::360-369            8      0.07%     97.48% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::370-379            7      0.06%     97.54% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::380-389            7      0.06%     97.60% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::390-399            4      0.03%     97.63% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::400-409            6      0.05%     97.68% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::410-419            6      0.05%     97.73% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::420-429            2      0.02%     97.74% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::430-439            6      0.05%     97.79% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::440-449            7      0.06%     97.85% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::450-459           11      0.09%     97.94% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::460-469            6      0.05%     97.99% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::470-479            2      0.02%     98.00% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::480-489            5      0.04%     98.05% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::490-499            9      0.07%     98.12% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::500-509            8      0.07%     98.18% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::510-519            3      0.02%     98.21% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::520-529            6      0.05%     98.26% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::530-539            5      0.04%     98.30% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::540-549            4      0.03%     98.33% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::550-559            5      0.04%     98.37% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::560-569            5      0.04%     98.41% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::570-579            7      0.06%     98.47% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::580-589            7      0.06%     98.53% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::590-599            6      0.05%     98.58% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::600-609            3      0.02%     98.60% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::610-619            4      0.03%     98.63% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::620-629            8      0.07%     98.70% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::630-639            7      0.06%     98.76% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::640-649            6      0.05%     98.81% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::650-659            3      0.02%     98.83% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::660-669            9      0.07%     98.90% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::670-679            6      0.05%     98.95% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::680-689            9      0.07%     99.03% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::690-699            7      0.06%     99.08% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::700-709            3      0.02%     99.11% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::710-719            9      0.07%     99.18% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::720-729            5      0.04%     99.22% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::730-739            6      0.05%     99.27% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::740-749            5      0.04%     99.31% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::750-759            8      0.07%     99.38% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::760-769            5      0.04%     99.42% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::770-779            9      0.07%     99.49% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::780-789            5      0.04%     99.53% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::790-799            8      0.07%     99.60% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::800-809            7      0.06%     99.66% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::810-819            5      0.04%     99.70% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::820-829            8      0.07%     99.76% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::830-839            7      0.06%     99.82% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::840-849            4      0.03%     99.85% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::850-859            9      0.07%     99.93% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::860-869            9      0.07%    100.00% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::min_value          114                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::max_value          869                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::total        12227                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker           51                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker            5                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data        12174                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         12230                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.999754                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.999755                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 75441.176471                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker        71900                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 65109.111823                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 65154.984870                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker           51                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker            5                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data        12171                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        12227                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker      3465000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker       322000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    701160500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    704947500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.999754                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.999755                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 67941.176471                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker        64400                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 57609.111823                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 57654.984870                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackClean.hits::writebacks        10229                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total            10229                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks        10229                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total        10229                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks          103                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total              103                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks          103                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total          103                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3147200500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4517.621146                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                          262                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                        259                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.011583                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                   372476500                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks    4517.621146                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.275734                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.275734                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          10073                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::1                   14                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 3586                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 6473                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.614807                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     193620                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                     10335                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3147200500                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED   3147200500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples       256.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples        51.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples         5.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       116.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     12377.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.002410599652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           12                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           12                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               26153                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                197                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       12549                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        256                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     12549                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      256                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      29.08                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 12549                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  256                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   12397                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                      90                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      37                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      16                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           12                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean    1004.166667                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     43.536907                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   3316.545542                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-255            10     83.33%     83.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-511            1      8.33%     91.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::11520-11775            1      8.33%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            12                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           12                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.416667                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.394652                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.900337                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16                3     25.00%     25.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                1      8.33%     33.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18                8     66.67%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            12                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  803136                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                16384                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              255190605.11079609                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              5205896.47847349                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    3110130000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     242884.03                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker         3264                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst         7424                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       792128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        13376                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 1037112.189070890192                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 101677.665595185317                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 2358921.841808299068                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 251692893.414321720600                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 4250126.421878745779                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker           51                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker            5                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst          116                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        12377                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          256                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker      1804492                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker       159092                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      2358060                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    316204816                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks  76956136084                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     35382.20                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     31818.40                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     20328.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     25547.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 300609906.58                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker         3264                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst         7424                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       792128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         803136                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         7424                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         7424                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks          128                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total          128                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker           51                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst          116                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        12377                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           12549                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks            2                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total              2                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker      1037112                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker       101678                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst        2358922                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      251692893                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         255190605                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      2358922                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       2358922                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks        40671                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total            40671                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks        40671                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker      1037112                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker       101678                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       2358922                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     251692893                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        255231276                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                12549                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 209                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          377                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          390                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          448                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          448                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          512                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          441                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          338                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          450                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          450                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          397                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          456                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          320                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16          455                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17          320                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18          512                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19          348                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20          551                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21          338                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22          384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23          210                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24          479                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25          576                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26          501                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27          350                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28          578                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29          320                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30          320                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31          384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           62                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           81                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25           66                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               101019352                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              41813268                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          320526460                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 8049.99                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           25541.99                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               11356                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                185                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            90.49                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           88.52                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         1217                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   670.921939                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   456.407495                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   394.505013                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          226     18.57%     18.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255           85      6.98%     25.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           51      4.19%     29.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           47      3.86%     33.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           54      4.44%     38.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           50      4.11%     42.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           54      4.44%     46.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          205     16.84%     63.43% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          445     36.57%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         1217                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                803136                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              13376                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              255.190605                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                4.250126                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    1.35                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.33                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.02                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               90.46                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3147200500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    1749619.872000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    2326097.188800                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   24914014.406400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  537464.928000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 559692561.388803                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 1470188941.099197                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 924855861.619202                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  2984264560.502403                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   948.228294                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1405224380                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    141400000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1600576120                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    2045901.312000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    2719999.564800                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   27871055.116800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  248060.736000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 559692561.388803                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 1646270296.372796                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 789561712.934401                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  3028409587.425600                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   962.255054                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1197765278                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    141400000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1808035222                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3147200500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               12343                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                   2                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                  2                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty             2                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean           254                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                27                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                206                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               206                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq           12343                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.bridge.cpu_side_port            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        25381                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total        25385                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   25385                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.bridge.cpu_side_port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       819520                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total       819536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   819536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              12551                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    12551    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                12551                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED   3147200500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3147200500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy                5499                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy            16850500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy           68934746                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          12832                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          293                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED   3147200500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp              12346                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                  2                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp                 2                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty          105                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean        10483                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict               35                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq               206                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp              206                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            116                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         12230                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          232                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        35096                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port           10                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port          137                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                  35475                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7424                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1453584                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         3264                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 1464592                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                             256                       # Total snoops (Count)
system.tol2bus.snoopTraffic                     16384                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             12810                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000781                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.027930                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   12800     99.92%     99.92% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                      10      0.08%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               12810                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3147200500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy           16627500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            116000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          12381000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy              5000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy             51000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests         22919                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        10369                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED   3147200500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.004806                       # Number of seconds simulated (Second)
simTicks                                   4805759000                       # Number of ticks simulated (Tick)
finalTick                                  7952959500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     90.37                       # Real time elapsed on the host (Second)
hostTickRate                                 53177861                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   17070304                       # Number of bytes of host memory used (Byte)
simInsts                                     20000005                       # Number of instructions simulated (Count)
simOps                                       20000005                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   221309                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     221309                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4805759000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          9611518                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        23734209                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.instsIssued                       16488217                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  32114                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             14101277                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          13119445                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples             9610906                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.715574                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.833427                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   3972228     41.33%     41.33% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1098673     11.43%     52.76% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1284592     13.37%     66.13% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1490376     15.51%     81.64% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    918140      9.55%     91.19% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    500167      5.20%     96.39% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    263926      2.75%     99.14% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     70151      0.73%     99.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     12653      0.13%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               9610906                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    9620      1.53%      1.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      1.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 616638     98.21%     99.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  1609      0.26%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FMAMul                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FMAAcc                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            0      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       9975661     60.50%     60.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     60.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     60.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     60.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     60.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     60.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     60.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     60.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     60.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     60.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     60.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     60.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     60.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     60.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     60.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     60.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     60.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     60.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     60.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     60.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     60.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     60.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     60.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     60.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     60.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     60.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     60.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     60.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     60.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     60.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     60.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     60.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     60.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     60.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     60.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     60.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     60.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     60.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     60.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     60.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     60.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     60.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     60.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     60.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     60.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      4736813     28.73%     89.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1775743     10.77%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FMAMul             0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FMAAcc             0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       16488217                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.715464                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              627867                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.038080                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 43247319                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                38002325                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        15681600                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    17116084                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          15828791                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       4523067                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    659326                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                              904724                       # Number of nop insts executed (Count)
system.cpu.numRefs                            6101754                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        2180858                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      1578687                       # Number of stores executed (Count)
system.cpu.numRate                           1.646857                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                              16                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             612                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    10000003                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      10000003                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.961152                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.961152                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.040419                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.040419                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   19370411                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  12665536                       # Number of integer regfile writes (Count)
system.cpu.miscRegfileReads                 162471599                       # number of misc regfile reads (Count)
system.cpu.lastCommitTick                  7952959500                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads        6121748                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       3748567                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      2036707                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      2452964                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 5914207                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           3028970                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            135303                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              2343676                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 2343175                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999786                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                 1466176                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             111                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                111                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.loop_predictor.correct       386940                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu.branchPred.loop_predictor.wrong       300244                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.longestMatchProviderCorrect       437263                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.altMatchProviderCorrect        48749                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         1266                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalProviderCorrect        68189                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWrong       100842                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWrong        28349                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          620                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalProviderWrong          616                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit        27045                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit        15302                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::1        17216                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::2        34187                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::3        87322                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::4       151806                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::5       202736                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::6        86860                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::7        12368                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::8         9535                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::9         2935                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::10         7104                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::11         3102                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::12           32                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.altMatchProvider::0        43522                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::1        53234                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::2        71010                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::3       176842                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::4       175388                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::5        70967                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::6         8902                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::7         2777                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::8         6356                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::9         3136                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::10         3064                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::11            5                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu.commit.commitSquashedInsts        14638956                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts            135237                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      6720709                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.487939                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.136883                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         3770714     56.11%     56.11% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          778948     11.59%     67.70% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          342477      5.10%     72.79% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          672886     10.01%     82.80% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          170880      2.54%     85.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           74901      1.11%     86.46% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          909903     13.54%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            6                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      6720709                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             10000003                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               10000003                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     4014223                       # Number of memory references committed (Count)
system.cpu.commit.loads                       2590314                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1320987                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     9993575                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                313687                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      5985780     59.86%     59.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     59.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     59.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     59.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     59.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     59.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     59.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     59.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     59.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     59.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     59.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     59.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     59.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     59.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     59.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     59.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     59.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     59.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     59.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     59.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     59.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     59.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     59.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     59.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     59.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     59.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     59.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     59.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     59.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     59.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     59.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     59.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     59.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     59.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     59.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     59.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     59.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     59.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     59.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     59.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     59.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     59.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      2590314     25.90%     85.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      1423909     14.24%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FMAMul            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FMAAcc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     10000003                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        909903                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        4906655                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           4906655                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       4906655                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          4906655                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        39221                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           39221                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        39221                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          39221                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   1350572500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   1350572500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   1350572500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   1350572500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      4945876                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       4945876                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      4945876                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      4945876                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.007930                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.007930                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.007930                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.007930                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 34434.932817                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 34434.932817                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 34434.932817                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 34434.932817                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          938                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            7                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          134                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        12602                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             12602                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        26619                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         26619                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        26619                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        26619                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        12602                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        12602                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        12602                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        12602                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    407749000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    407749000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    407749000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    407749000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.002548                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.002548                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.002548                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.002548                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 32355.895890                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 32355.895890                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 32355.895890                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 32355.895890                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  12602                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      3495021                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         3495021                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        26944                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         26944                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    686969000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    686969000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::samples        26944                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::mean    50.992355                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::stdev    81.709898                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::0-9         1430      5.31%      5.31% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::10-19         6540     24.27%     29.58% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::20-29         9507     35.28%     64.86% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::30-39          806      2.99%     67.86% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::40-49          807      3.00%     70.85% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::50-59          975      3.62%     74.47% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::60-69          708      2.63%     77.10% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::70-79          734      2.72%     79.82% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::80-89          690      2.56%     82.38% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::90-99          434      1.61%     83.99% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::100-109          640      2.38%     86.37% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::110-119         1228      4.56%     90.93% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::120-129         1582      5.87%     96.80% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::130-139           57      0.21%     97.01% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::140-149          131      0.49%     97.49% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::150-159           15      0.06%     97.55% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::160-169           17      0.06%     97.61% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::170-179           26      0.10%     97.71% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::180-189           13      0.05%     97.76% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::190-199           13      0.05%     97.81% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::200-209            8      0.03%     97.84% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::210-219            7      0.03%     97.86% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::220-229            4      0.01%     97.88% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::230-239            9      0.03%     97.91% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::240-249           14      0.05%     97.96% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::250-259            9      0.03%     98.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::260-269           12      0.04%     98.04% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::270-279            8      0.03%     98.07% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::280-289            8      0.03%     98.10% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::290-299           13      0.05%     98.15% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::300-309           12      0.04%     98.19% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::310-319            8      0.03%     98.22% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::320-329            7      0.03%     98.25% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::330-339           11      0.04%     98.29% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::340-349            4      0.01%     98.30% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::350-359            8      0.03%     98.33% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::360-369            9      0.03%     98.37% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::370-379           11      0.04%     98.41% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::380-389            8      0.03%     98.44% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::390-399            4      0.01%     98.45% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::400-409            4      0.01%     98.47% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::410-419            5      0.02%     98.49% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::420-429            9      0.03%     98.52% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::430-439           11      0.04%     98.56% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::440-449           14      0.05%     98.61% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::450-459           15      0.06%     98.67% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::460-469           13      0.05%     98.72% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::470-479           16      0.06%     98.78% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::480-489           10      0.04%     98.81% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::490-499            9      0.03%     98.85% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::500-509           18      0.07%     98.91% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::510-519           21      0.08%     98.99% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::520-529           14      0.05%     99.04% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::530-539           12      0.04%     99.09% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::540-549            9      0.03%     99.12% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::550-559            5      0.02%     99.14% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::560-569           11      0.04%     99.18% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::570-579           12      0.04%     99.22% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::580-589            5      0.02%     99.24% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::590-599           11      0.04%     99.28% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::600-609            7      0.03%     99.31% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::610-619           10      0.04%     99.35% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::620-629           13      0.05%     99.40% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::630-639           14      0.05%     99.45% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::640-649            9      0.03%     99.48% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::650-659            7      0.03%     99.51% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::660-669            9      0.03%     99.54% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::670-679            4      0.01%     99.55% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::680-689           12      0.04%     99.60% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::690-699            9      0.03%     99.63% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::700-709           12      0.04%     99.68% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::710-719            7      0.03%     99.70% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::720-729            9      0.03%     99.74% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::730-739            4      0.01%     99.75% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::740-749           10      0.04%     99.79% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::750-759           10      0.04%     99.83% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::760-769           10      0.04%     99.86% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::770-779            7      0.03%     99.89% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::780-789            7      0.03%     99.91% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::790-799            4      0.01%     99.93% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::800-809            1      0.00%     99.93% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::810-819            3      0.01%     99.94% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::820-829            5      0.02%     99.96% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::830-839            3      0.01%     99.97% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::840-849            3      0.01%     99.99% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::850-859            1      0.00%     99.99% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::860-869            3      0.01%    100.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::min_value            5                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::max_value          867                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::total        26944                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      3521965                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      3521965                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.007650                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.007650                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 25496.177257                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 25496.177257                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        17515                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        17515                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         9429                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         9429                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    187758000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    187758000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.002677                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.002677                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 19912.822144                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 19912.822144                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      1411634                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1411634                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        12277                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        12277                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    663603500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    663603500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::samples        12277                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::mean   108.105156                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::stdev   116.545391                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::0-9          274      2.23%      2.23% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::10-19          793      6.46%      8.69% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::20-29          728      5.93%     14.62% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::30-39          748      6.09%     20.71% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::40-49          752      6.13%     26.84% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::50-59          742      6.04%     32.88% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::60-69          777      6.33%     39.21% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::70-79          812      6.61%     45.83% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::80-89          682      5.56%     51.38% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::90-99          494      4.02%     55.40% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::100-109          836      6.81%     62.21% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::110-119          270      2.20%     64.41% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::120-129         2676     21.80%     86.21% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::130-139           85      0.69%     86.90% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::140-149          528      4.30%     91.20% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::150-159           22      0.18%     91.38% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::160-169           22      0.18%     91.56% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::170-179           25      0.20%     91.77% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::180-189           20      0.16%     91.93% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::190-199           17      0.14%     92.07% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::200-209           16      0.13%     92.20% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::210-219           26      0.21%     92.41% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::220-229           21      0.17%     92.58% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::230-239           25      0.20%     92.78% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::240-249           28      0.23%     93.01% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::250-259           36      0.29%     93.30% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::260-269           32      0.26%     93.57% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::270-279           21      0.17%     93.74% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::280-289           19      0.15%     93.89% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::290-299           24      0.20%     94.09% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::300-309           21      0.17%     94.26% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::310-319           25      0.20%     94.46% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::320-329           17      0.14%     94.60% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::330-339           21      0.17%     94.77% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::340-349           13      0.11%     94.88% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::350-359           23      0.19%     95.06% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::360-369           20      0.16%     95.23% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::370-379           19      0.15%     95.38% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::380-389           17      0.14%     95.52% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::390-399           13      0.11%     95.63% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::400-409           20      0.16%     95.79% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::410-419           16      0.13%     95.92% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::420-429           21      0.17%     96.09% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::430-439           18      0.15%     96.24% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::440-449           20      0.16%     96.40% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::450-459           27      0.22%     96.62% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::460-469           20      0.16%     96.78% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::470-479           16      0.13%     96.91% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::480-489           16      0.13%     97.04% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::490-499           13      0.11%     97.15% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::500-509           20      0.16%     97.31% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::510-519           15      0.12%     97.43% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::520-529           22      0.18%     97.61% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::530-539           14      0.11%     97.73% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::540-549           12      0.10%     97.83% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::550-559           13      0.11%     97.93% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::560-569           19      0.15%     98.09% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::570-579           12      0.10%     98.18% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::580-589           12      0.10%     98.28% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::590-599           10      0.08%     98.36% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::600-609           11      0.09%     98.45% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::610-619           11      0.09%     98.54% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::620-629           12      0.10%     98.64% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::630-639           10      0.08%     98.72% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::640-649           16      0.13%     98.85% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::650-659            8      0.07%     98.92% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::660-669           12      0.10%     99.01% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::670-679           15      0.12%     99.14% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::680-689            6      0.05%     99.19% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::690-699           12      0.10%     99.28% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::700-709            7      0.06%     99.34% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::710-719            4      0.03%     99.37% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::720-729            7      0.06%     99.43% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::730-739           10      0.08%     99.51% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::740-749            6      0.05%     99.56% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::750-759            6      0.05%     99.61% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::760-769            9      0.07%     99.68% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::770-779            7      0.06%     99.74% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::780-789            4      0.03%     99.77% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::790-799            9      0.07%     99.85% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::800-809            4      0.03%     99.88% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::810-819            1      0.01%     99.89% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::820-829            5      0.04%     99.93% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::830-839            3      0.02%     99.95% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::840-849            1      0.01%     99.96% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::850-859            2      0.02%     99.98% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::860-869            2      0.02%     99.99% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::870-879            1      0.01%    100.00% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::min_value            6                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::max_value          872                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::total        12277                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      1423911                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1423911                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.008622                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.008622                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 54052.577991                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 54052.577991                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         9104                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         9104                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         3173                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         3173                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    219991000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    219991000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.002228                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.002228                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 69332.177750                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 69332.177750                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4805759000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              8077384                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              14650                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             551.357270                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         2048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           31                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          260                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2         1631                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          126                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           39579610                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          39579610                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4805759000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   843281                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               3485174                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   4235443                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                748489                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 298519                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1500847                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    88                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               29119340                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   248                       # Number of squashed instructions handled by decode (Count)
system.cpu.decode.mispredictedByPC                  0                       # Number of instructions that mispredicted due to pc (Count)
system.cpu.decode.mispredictedByNPC                 0                       # Number of instructions that mispredicted due to npc (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker          143                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total          143                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker          143                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total          143                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker           19                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total           19                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker           19                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total           19                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker      1396000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total      1396000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker      1396000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total      1396000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker          162                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total          162                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker          162                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total          162                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.117284                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.117284                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.117284                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.117284                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 73473.684211                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 73473.684211                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 73473.684211                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 73473.684211                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker           19                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total           19                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker           19                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total           19                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker      1377000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total      1377000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker      1377000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total      1377000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.117284                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.117284                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.117284                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.117284                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 72473.684211                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 72473.684211                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 72473.684211                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 72473.684211                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements           19                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker          143                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total          143                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker           19                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total           19                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker      1396000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total      1396000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::samples           19                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::mean   146.947368                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::stdev     6.670613                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::120-129            1      5.26%      5.26% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::140-149           13     68.42%     73.68% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::150-159            5     26.32%    100.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::min_value          120                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::max_value          152                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::total           19                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker          162                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total          162                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.117284                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.117284                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 73473.684211                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 73473.684211                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker           19                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total           19                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker      1377000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total      1377000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.117284                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.117284                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 72473.684211                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 72473.684211                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4805759000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs          426                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs           35                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs    12.171429                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::3           14                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses          343                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses          343                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4805759000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles             207992                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       47472557                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     5914207                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            3809462                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       9104295                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  597170                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                          5                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                    1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   6708119                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   110                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                        3                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            9610906                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              4.939447                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             4.476139                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  1278067     13.30%     13.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   149036      1.55%     14.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  2891816     30.09%     44.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   295042      3.07%     48.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   973331     10.13%     58.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   201544      2.10%     60.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   229852      2.39%     62.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  2395299     24.92%     87.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                    75717      0.79%     88.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::9                     2997      0.03%     88.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::10                   43015      0.45%     88.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::11                   71516      0.74%     89.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::12                   50868      0.53%     90.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::13                   20175      0.21%     90.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::14                   16002      0.17%     90.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::15                    4804      0.05%     90.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::16                  911825      9.49%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value               16                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              9610906                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.615325                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        4.939132                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        6707992                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           6707992                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       6707992                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          6707992                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          127                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             127                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          127                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            127                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst      6621000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      6621000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst      6621000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      6621000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      6708119                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       6708119                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      6708119                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      6708119                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000019                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000019                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000019                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000019                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 52133.858268                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 52133.858268                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 52133.858268                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 52133.858268                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs           92                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            1                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs             92                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst           90                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            90                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           90                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           90                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst           37                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total           37                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst           37                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total           37                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      2506500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      2506500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      2506500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      2506500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000006                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000006                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000006                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000006                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 67743.243243                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 67743.243243                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 67743.243243                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 67743.243243                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      6707992                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         6707992                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          127                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           127                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst      6621000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      6621000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatencyDist::samples          127                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::mean   104.267717                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::stdev    45.577328                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::10-19            3      2.36%      2.36% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::20-29            4      3.15%      5.51% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::30-39            3      2.36%      7.87% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::40-49            5      3.94%     11.81% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::50-59            5      3.94%     15.75% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::60-69            3      2.36%     18.11% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::70-79            5      3.94%     22.05% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::80-89            5      3.94%     25.98% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::90-99           10      7.87%     33.86% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::100-109           16     12.60%     46.46% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::110-119           19     14.96%     61.42% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::120-129           27     21.26%     82.68% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::130-139            4      3.15%     85.83% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::140-149           16     12.60%     98.43% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::150-159            1      0.79%     99.21% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::430-439            1      0.79%    100.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::min_value           11                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::max_value          436                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::total          127                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      6708119                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      6708119                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000019                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000019                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 52133.858268                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 52133.858268                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           90                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           90                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst           37                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total           37                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      2506500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      2506500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000006                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000006                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 67743.243243                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 67743.243243                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4805759000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           149.431705                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              7611536                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                153                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           49748.601307                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   149.431705                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.072965                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.072965                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          153                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::3          153                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.074707                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           53664989                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          53664989                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4805759000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    298519                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    2591678                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     4299                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               24638933                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 2941                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  6121748                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 3748567                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     0                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                         0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     4299                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents         167482                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          60347                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        83668                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               144015                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 15799225                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                15681600                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  10472107                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  12965260                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.631542                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.807705                       # Average fanout of values written-back ((Count/Count))
system.cpu.iew.fetchStallReason::NoStall     44889551                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::IcacheStall      3322281                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::ITlbStall           68                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::DTlbStall      3476256                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::BpStall      4016288                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::IntStall            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::TrapStall            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::FragStall     44333256                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::SquashStall            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::FetchBufferInvalid        99166                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::InstMisPred            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::InstSquashed            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::SerializeStall            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LongExecute      2381280                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::InstNotReady         1952                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LoadL1Stall      1412288                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LoadL2Stall         5872                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LoadL3Stall      1014432                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::StoreL1Stall      6074560                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::StoreL2Stall            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::StoreL3Stall       346240                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::ResumeUnblock            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::CommitSquash     41069680                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::Other        1331326                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::total      153774496                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::NoStall     31763951                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::IcacheStall      1240134                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::ITlbStall           12                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::DTlbStall      1306122                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::BpStall      1499478                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::IntStall            0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::TrapStall            0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::FragStall            0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::SquashStall      1791114                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::FetchBufferInvalid          474                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::InstMisPred          239                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::InstSquashed          248                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::SerializeStall            0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LongExecute      1041294                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::InstNotReady          894                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LoadL1Stall       588324                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LoadL2Stall         2352                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LoadL3Stall       382032                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::StoreL1Stall      2331576                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::StoreL2Stall            0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::StoreL3Stall       129840                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::ResumeUnblock            0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::CommitSquash     15587226                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::Other           126                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::total      57665436                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::NoStall     29135849                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::IcacheStall        17208                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::ITlbStall            6                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::DTlbStall      1171550                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::BpStall         3030                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::IntStall            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::TrapStall            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::FragStall      1309318                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::SquashStall      3575034                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::FetchBufferInvalid           12                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::InstMisPred            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::InstSquashed          258                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::SerializeStall            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LongExecute       603903                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::InstNotReady          598                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LoadL1Stall       540808                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LoadL2Stall         2199                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LoadL3Stall       374156                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::StoreL1Stall      2394356                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::StoreL2Stall            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::StoreL3Stall       129840                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::ResumeUnblock            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::CommitSquash     18402264                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::Other          5047                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::total      57665436                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::NoStall     24641874                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::IcacheStall        16842                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::ITlbStall            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::DTlbStall      1033014                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::BpStall         2982                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::IntStall            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::TrapStall            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::FragStall      1899174                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::SquashStall       212172                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::FetchBufferInvalid            6                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::InstMisPred            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::InstSquashed          599                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::SerializeStall            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LongExecute       278670                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::InstNotReady          342                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LoadL1Stall       402405                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LoadL2Stall         1632                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LoadL3Stall       371094                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::StoreL1Stall      2120356                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::StoreL2Stall            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::StoreL3Stall       129984                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::ResumeUnblock            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::CommitSquash     25033146                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::Other      1521144                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::total     57665436                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker            5                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total            5                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker            5                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total            5                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker            1                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total            1                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker            1                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total            1                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker        79000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total        79000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker        79000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total        79000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker            6                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total            6                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker            6                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total            6                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.166667                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.166667                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.166667                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.166667                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker        79000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total        79000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker        79000                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total        79000                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker            1                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total            1                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker            1                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total            1                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker        78000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total        78000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker        78000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total        78000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.166667                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.166667                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.166667                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.166667                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker        78000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total        78000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker        78000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total        78000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker            5                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total            5                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker            1                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total            1                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker        79000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total        79000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::samples            1                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::mean          158                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::150-159            1    100.00%    100.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::min_value          158                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::max_value          158                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::total            1                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker            6                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total            6                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.166667                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.166667                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker        79000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total        79000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker            1                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total            1                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker        78000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total        78000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.166667                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.166667                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker        78000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total        78000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4805759000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse     5.902082                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs           24                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            6                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs            4                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker     5.902082                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.368880                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.368880                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024            6                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.375000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses           13                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses           13                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4805759000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     1000979                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 3531442                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  860                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation              167482                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                2324655                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      7                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            2590313                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.370788                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             5.533902                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                2582787     99.71%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 1383      0.05%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 3188      0.12%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  195      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  215      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  208      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  240      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  218      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  328      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  154      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                177      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                325      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                638      0.02%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 15      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 15      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 27      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  3      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                  7      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  5      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  8      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  2      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  4      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  2      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  2      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              163      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              869                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              2590313                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::samples      2590313                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::mean     2.000114                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::stdev     0.130074                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::0-9       2590311    100.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::140-149            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::150-159            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::max_value          153                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::total      2590313                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.mmu.dtb.readHits                   4522963                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                      14                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses               4522977                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  1578697                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                     84                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              1578781                       # write accesses (Count)
system.cpu.mmu.dtb.hits                       6101660                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                          98                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                   6101758                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4805759000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                   6708122                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       3                       # read misses (Count)
system.cpu.mmu.itb.readAccesses               6708125                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                       6708122                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           3                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                   6708125                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4805759000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   4805759000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 298519                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  1177673                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 3167179                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   4522562                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                444973                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               27563675                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  2206                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.SQFullEvents                  22324                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents          280876                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            20944415                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    37801945                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 36855024                       # Number of integer rename lookups (Count)
system.cpu.rename.committedMaps               7568790                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 13375652                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1565707                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         30449765                       # The number of ROB reads (Count)
system.cpu.rob.writes                        52175757                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 10000003                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   10000003                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED   4805759000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED   4805759000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4805759000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                   7616                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      7616                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                  7616                       # number of overall hits (Count)
system.l2.overallHits::total                     7616                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker           19                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker            1                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                   37                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                 4986                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    5043                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker           19                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker            1                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                  37                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                4986                       # number of overall misses (Count)
system.l2.overallMisses::total                   5043                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker      1348500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker        76500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst         2469500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data       334205500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total          338100000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker      1348500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker        76500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst        2469500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data      334205500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total         338100000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker           19                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker            1                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                 37                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              12602                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 12659                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker           19                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker            1                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                37                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             12602                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                12659                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.395651                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.398373                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.395651                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.398373                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 70973.684211                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker        76500                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 66743.243243                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 67028.780586                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    67043.426532                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 70973.684211                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker        76500                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 66743.243243                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 67028.780586                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   67043.426532                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 2023                       # number of writebacks (Count)
system.l2.writebacks::total                      2023                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker           19                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker            1                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst               37                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data             4986                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                5043                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker           19                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker            1                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst              37                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data            4986                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total               5043                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker      1206000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker        69000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst      2192000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data    296810500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      300277500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker      1206000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker        69000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst      2192000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data    296810500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     300277500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.395651                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.398373                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.395651                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.398373                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 63473.684211                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker        69000                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 59243.243243                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 59528.780586                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 59543.426532                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 63473.684211                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker        69000                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 59243.243243                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 59528.780586                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 59543.426532                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                           2023                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           11                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             11                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.misses::cpu.inst            37                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total               37                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst      2469500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total      2469500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatencyDist::samples           37                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::mean   133.486486                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::stdev    52.021161                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::110-119           22     59.46%     59.46% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::130-139            1      2.70%     62.16% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::140-149           12     32.43%     94.59% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::150-159            1      2.70%     97.30% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::430-439            1      2.70%    100.00% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::min_value          114                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::max_value          430                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::total           37                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst           37                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total             37                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 66743.243243                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 66743.243243                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst           37                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total           37                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst      2192000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      2192000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 59243.243243                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 59243.243243                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::cpu.data             3173                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                3173                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    216810500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      216810500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatencyDist::samples         3173                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::mean   136.659628                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::stdev    91.407528                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::110-119         2528     79.67%     79.67% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::120-129            5      0.16%     79.83% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::140-149          484     15.25%     95.08% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::150-159            4      0.13%     95.21% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::160-169            2      0.06%     95.27% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::170-179            7      0.22%     95.49% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::180-189            3      0.09%     95.59% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::190-199            1      0.03%     95.62% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::200-209            4      0.13%     95.75% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::210-219            1      0.03%     95.78% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::220-229            4      0.13%     95.90% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::230-239            2      0.06%     95.97% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::240-249            1      0.03%     96.00% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::250-259            6      0.19%     96.19% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::260-269            4      0.13%     96.31% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::270-279            3      0.09%     96.41% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::280-289            3      0.09%     96.50% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::310-319            2      0.06%     96.56% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::320-329            3      0.09%     96.66% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::330-339            1      0.03%     96.69% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::340-349            2      0.06%     96.75% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::350-359            2      0.06%     96.82% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::370-379            1      0.03%     96.85% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::380-389            3      0.09%     96.94% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::390-399            2      0.06%     97.01% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::400-409            2      0.06%     97.07% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::410-419            1      0.03%     97.10% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::420-429            3      0.09%     97.20% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::430-439            1      0.03%     97.23% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::440-449            5      0.16%     97.38% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::450-459            1      0.03%     97.42% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::460-469            2      0.06%     97.48% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::470-479            1      0.03%     97.51% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::480-489            3      0.09%     97.60% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::490-499            4      0.13%     97.73% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::500-509            1      0.03%     97.76% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::510-519            4      0.13%     97.89% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::520-529            1      0.03%     97.92% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::530-539            1      0.03%     97.95% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::540-549            4      0.13%     98.08% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::550-559            5      0.16%     98.24% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::560-569            1      0.03%     98.27% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::570-579            3      0.09%     98.36% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::580-589            1      0.03%     98.39% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::600-609            1      0.03%     98.42% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::610-619            2      0.06%     98.49% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::620-629            2      0.06%     98.55% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::630-639            4      0.13%     98.68% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::640-649            1      0.03%     98.71% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::650-659            3      0.09%     98.80% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::660-669            2      0.06%     98.87% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::670-679            1      0.03%     98.90% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::680-689            3      0.09%     98.99% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::690-699            2      0.06%     99.05% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::700-709            2      0.06%     99.12% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::710-719            1      0.03%     99.15% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::720-729            2      0.06%     99.21% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::730-739            1      0.03%     99.24% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::740-749            2      0.06%     99.31% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::750-759            2      0.06%     99.37% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::760-769            2      0.06%     99.43% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::770-779            1      0.03%     99.46% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::780-789            2      0.06%     99.53% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::790-799            4      0.13%     99.65% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::810-819            2      0.06%     99.72% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::820-829            2      0.06%     99.78% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::830-839            4      0.13%     99.91% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::850-859            1      0.03%     99.94% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::860-869            2      0.06%    100.00% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::min_value          114                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::max_value          866                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::total         3173                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.accesses::cpu.data           3173                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              3173                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 68329.814056                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 68329.814056                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         3173                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            3173                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    193013000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    193013000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 60829.814056                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 60829.814056                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           7616                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              7616                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker           19                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker            1                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data         1813                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            1833                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker      1348500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker        76500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data    117395000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    118820000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatencyDist::samples         1833                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::mean   129.645390                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::stdev    96.675795                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::50-59          151      8.24%      8.24% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::60-69            1      0.05%      8.29% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::110-119         1493     81.45%     89.74% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::120-129            6      0.33%     90.07% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::130-139            2      0.11%     90.18% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::140-149           92      5.02%     95.20% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::150-159            2      0.11%     95.31% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::160-169            2      0.11%     95.42% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::170-179            7      0.38%     95.80% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::190-199            1      0.05%     95.85% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::200-209            1      0.05%     95.91% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::210-219            1      0.05%     95.96% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::230-239            1      0.05%     96.02% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::240-249            2      0.11%     96.13% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::260-269            1      0.05%     96.18% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::270-279            2      0.11%     96.29% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::290-299            1      0.05%     96.34% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::300-309            1      0.05%     96.40% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::310-319            2      0.11%     96.51% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::320-329            2      0.11%     96.62% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::360-369            2      0.11%     96.73% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::370-379            3      0.16%     96.89% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::380-389            2      0.11%     97.00% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::390-399            1      0.05%     97.05% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::400-409            1      0.05%     97.11% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::410-419            1      0.05%     97.16% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::440-449            1      0.05%     97.22% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::450-459            1      0.05%     97.27% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::460-469            1      0.05%     97.33% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::470-479            1      0.05%     97.38% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::480-489            2      0.11%     97.49% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::490-499            2      0.11%     97.60% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::500-509            3      0.16%     97.76% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::510-519            3      0.16%     97.93% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::530-539            1      0.05%     97.98% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::550-559            1      0.05%     98.04% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::580-589            1      0.05%     98.09% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::590-599            1      0.05%     98.15% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::610-619            1      0.05%     98.20% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::620-629            2      0.11%     98.31% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::630-639            3      0.16%     98.47% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::650-659            1      0.05%     98.53% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::660-669            1      0.05%     98.58% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::670-679            2      0.11%     98.69% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::680-689            1      0.05%     98.75% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::690-699            2      0.11%     98.85% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::700-709            1      0.05%     98.91% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::710-719            2      0.11%     99.02% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::730-739            1      0.05%     99.07% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::740-749            2      0.11%     99.18% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::750-759            3      0.16%     99.35% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::760-769            2      0.11%     99.45% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::780-789            3      0.16%     99.62% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::800-809            1      0.05%     99.67% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::820-829            3      0.16%     99.84% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::830-839            2      0.11%     99.95% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::860-869            1      0.05%    100.00% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::min_value           58                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::max_value          861                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::total         1833                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker           19                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data         9429                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total          9449                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.192279                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.193989                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 70973.684211                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker        76500                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 64751.792609                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 64822.695035                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker           19                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker            1                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data         1813                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         1833                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker      1206000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker        69000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    103797500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    105072500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.192279                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.193989                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 63473.684211                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker        69000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 57251.792609                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 57322.695035                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         9657                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             9657                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         9657                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         9657                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks         2945                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total             2945                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks         2945                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total         2945                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   4805759000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 11733.917275                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        30291                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      22675                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.335877                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   11733.917275                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.716181                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.716181                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          13036                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   31                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  260                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2527                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                10218                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.795654                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     214778                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                     20218                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4805759000                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED   4805759000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      2023.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples        19.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples        37.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples      4834.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.002055013652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          112                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          112                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               13034                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               1903                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        5043                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       2023                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      5043                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     2023                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    152                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      57.92                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  5043                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 2023                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    4818                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                      64                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                    111                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                    111                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                    114                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                    113                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                    113                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                    113                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                    113                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                    114                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                    113                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                    112                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                    112                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                    112                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                    112                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                    112                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                    112                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                    112                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                    112                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                    112                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          112                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      48.089286                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     17.571999                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    129.698163                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-31             80     71.43%     71.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-63            13     11.61%     83.04% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-95             6      5.36%     88.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-127            5      4.46%     92.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-159            2      1.79%     94.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-191            1      0.89%     95.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-223            2      1.79%     97.32% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-287            1      0.89%     98.21% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::320-351            1      0.89%     99.11% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1248-1279            1      0.89%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           112                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          112                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.982143                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.979532                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.299614                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16                2      1.79%      1.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              108     96.43%     98.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                2      1.79%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           112                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    9728                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  322752                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               129472                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              67159422.68432520                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              26941009.73436246                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    4842435000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     685314.89                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker         1216                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst         2368                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       309376                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       128896                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 253029.750347447727                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 13317.355281444618                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 492742.145413450839                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 64376095.430503278971                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 26821153.536829460412                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker           19                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker            1                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst           37                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data         4986                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         2023                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker       587726                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker        33982                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      1005080                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    137643794                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 268167118972                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     30932.95                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     33982.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     27164.32                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     27606.06                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 132559129.50                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker         1216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst         2368                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       319104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         322752                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         2368                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         2368                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks         1856                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total         1856                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker           19                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst           37                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data         4986                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            5043                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks           29                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total             29                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker       253030                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker        13317                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst         492742                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       66400333                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          67159423                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       492742                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        492742                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks       386203                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total           386203                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks       386203                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker       253030                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker        13317                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        492742                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      66400333                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         67545626                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 4891                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                2014                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          136                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          159                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          192                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7           64                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8           90                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          181                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13           17                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14           68                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16           60                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18          384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19          131                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20          257                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21          193                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23          196                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24          163                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25          245                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27          337                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28          456                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30          154                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2           71                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           64                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          188                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          300                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           63                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          239                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           64                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20          100                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21           64                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24           22                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25          133                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27           64                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28          320                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30           64                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                53717210                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              16296812                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          139270582                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                10982.87                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           28474.87                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                4067                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               1706                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            83.15                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           84.71                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         1131                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   390.564103                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   307.429419                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   256.538213                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          131     11.58%     11.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          106      9.37%     20.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          403     35.63%     56.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          207     18.30%     74.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          127     11.23%     86.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           21      1.86%     87.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           20      1.77%     89.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           53      4.69%     94.43% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151           63      5.57%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         1131                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                313024                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             128896                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               65.135185                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               26.821154                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.48                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.34                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.14                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               83.61                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4805759000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    1394082.144000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    1853414.337600                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   7045580.640000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  3724669.536000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 854777995.982404                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 1802647400.500778                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 1752114745.651205                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  4423557888.791991                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   920.470188                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2671062576                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    215950000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1918746424                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    2136345.120000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    2836097.107200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   13527514.828800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  3844941.408000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 854777995.982404                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 2733532785.345592                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 1036858178.764807                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  4647513858.556802                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   967.071769                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1573568304                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    215950000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3016240696                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4805759000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                1870                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty            29                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean          1994                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                11                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               3173                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              3173                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq            1870                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        12120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total        12120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   12120                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       452224                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total       452224                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   452224                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               5043                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     5043    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 5043                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED   4805759000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4805759000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer1.occupancy            16729500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy           27585572                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           7077                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         2040                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED   4805759000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp               9486                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         2974                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean        11651                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict               19                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              3173                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             3173                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq             37                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          9449                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           74                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        37806                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port            2                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port           57                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                  37939                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2368                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1613056                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port           64                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         1216                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 1616704                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                            2023                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    129472                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             14682                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000409                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.020212                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   14676     99.96%     99.96% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                       6      0.04%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               14682                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4805759000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy           18941000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy             37000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          12602000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy              1000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy             19000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests         25280                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        12619                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED   4805759000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
