
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from G:/ISE/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [G:/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [G:/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source G:/cpu/p8_4/pa.fromNetlist.tcl
# create_project -name p88 -dir "G:/cpu/p8_4/planAhead_run_2" -part xc6slx100fgg676-2
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "G:/cpu/p8_4/mips.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {G:/cpu/p8_4} {ipcore_dir} }
# add_files [list {ipcore_dir/DMM.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/IMM.ncf}] -fileset [get_property constrset [current_run]]
# set_property target_constrs_file "PIN.ucf" [current_fileset -constrset]
Adding file 'G:/cpu/p8_4/PIN.ucf' to fileset 'constrs_1'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sun Dec 22 17:36:21 2019...
INFO: [Common 17-83] Releasing license: PlanAhead
