$date
	Wed Jan 15 11:36:47 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module maquina_tb $end
$var wire 1 ! LED $end
$var wire 1 " G $end
$var wire 1 # F $end
$var wire 1 $ E $end
$var wire 1 % D $end
$var wire 1 & C $end
$var wire 1 ' B $end
$var wire 1 ( A $end
$var reg 1 ) clk $end
$var reg 1 * insere $end
$var reg 4 + numero [4:1] $end
$var reg 1 , reset $end
$scope module tb_maquina $end
$var wire 1 ) clk $end
$var wire 1 * insere $end
$var wire 4 - numero [4:1] $end
$var wire 1 , reset $end
$var reg 1 ( A $end
$var reg 1 ' B $end
$var reg 1 & C $end
$var reg 1 % D $end
$var reg 1 $ E $end
$var reg 1 # F $end
$var reg 1 " G $end
$var reg 1 ! LED $end
$var reg 4 . estado [3:0] $end
$var reg 4 / proximo_estado [3:0] $end
$var reg 1 0 teste1 $end
$var reg 1 1 teste2 $end
$var reg 1 2 teste3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
02
01
00
bx /
b1110 .
b101 -
1,
b101 +
x*
1)
0(
1'
0&
0%
1$
0#
0"
0!
$end
#5
0)
#10
b101 .
1)
b101 /
0,
1*
#15
0)
#20
1)
0*
#25
0)
#30
1)
#35
0)
#40
0'
b1001 .
1)
b1001 /
1*
b1001 +
b1001 -
#45
0)
#50
1)
0*
#55
0)
#60
1"
0$
b0 .
1)
b0 /
1*
b0 +
b0 -
#65
0)
#70
1)
0*
#75
0)
#80
0"
1#
1&
b10 .
1)
b10 /
11
1*
b10 +
b10 -
#85
0)
#90
1)
0*
#95
0)
#100
0#
0&
b1000 .
1)
b1000 /
1*
b1000 +
b1000 -
#105
0)
#110
1)
0*
#115
0)
#120
1$
1'
b1 .
1)
b1 /
1*
b1 +
b1 -
#125
0)
#130
1"
1#
1%
0'
1(
b1110 .
1)
1,
0*
#135
0)
#140
1)
#145
0)
#150
0"
0#
0%
1'
0(
b1 .
1)
b101 +
b101 -
0,
#155
0)
#160
1)
#165
0)
#170
1)
b1001 +
b1001 -
#175
0)
#180
1)
#185
0)
#190
1)
b100 +
b100 -
#195
0)
#200
1)
b0 +
b0 -
#205
0)
#210
1)
#215
0)
#220
1)
b10 +
b10 -
#225
0)
#230
1)
#235
0)
#240
1)
b1000 +
b1000 -
#245
0)
#250
1)
#255
0)
#260
1)
b1 +
b1 -
#265
0)
#270
1)
