\documentclass[12pt]{article}
\usepackage{color} 
\usepackage{listings}
\definecolor{fgcolor}{RGB}{0,0,0} 
\definecolor{bgcolor}{RGB}{255,255,255} 

\lstset{
    numbers=left,
    numberstyle=\tiny\ttfamily{},
    stepnumber=1,
    numbersep=5pt,
    tabsize=4,
    breaklines=true,
    breakatwhitespace=true,
    frame=none,
    showspaces=false,
    showstringspaces=false}
\lstset{language=vhdl} 

\definecolor{comment}{RGB}{102,0,102}
\definecolor{identifier}{RGB}{0,100,100}
\definecolor{keyword}{RGB}{0,11,0}
\definecolor{string}{RGB}{0,155,0}


\lstset{basicstyle=\ttfamily{},
    identifierstyle=\color{identifier},
    keywordstyle=\color{keyword},
    commentstyle=\color{comment},
    stringstyle=\itshape\color{string}}

\begin{document}
\pagecolor{bgcolor}\color{fgcolor} 

\begin{lstlisting} 
-------------------------------------------------
-- VHDL code for 4:1 multiplexor
-- (ESD book figure 2.5)
-- by Weijun Zhang, 04/2001
--
-- Multiplexor is a device to select different
-- inputs to outputs. we use 3 bits vector to 
-- describe its I/O ports 
-------------------------------------------------

library ieee;
use ieee.std_logic_1164.all;

-------------------------------------------------

entity Mux is
    port(	I3: 	in std_logic_vector(2 downto 0);
    	I2: 	in std_logic_vector(2 downto 0);
    	I1: 	in std_logic_vector(2 downto 0);
    	I0: 	in std_logic_vector(2 downto 0);
    	S:	in std_logic_vector(1 downto 0);
    	O:	out std_logic_vector(2 downto 0)
    );
end Mux;  

architecture behv1 of Mux is
begin
    process(I3,I2,I1,I0,S)
    begin
    
        -- use case statement
        case S is
	    when "00" =>	O <= I0;
	    when "01" =>	O <= I1;
	    when "10" =>	O <= I2;
	    when "11" =>	O <= I3;
	    when others =>	O <= "ZZZ";
	end case;

    end process;
end behv1;

architecture behv2 of Mux is
begin

    -- use when.. else statement
    O <=	I0 when S="00" else
		I1 when S="01" else
		I2 when S="10" else
		I3 when S="11" else
		"ZZZ";

end behv2;

\end{lstlisting} 

\end{document}
