/*****************************************************************************************
*****************************************************************************************
*                                                                                       *
*  Revision      :  $Id: eagle2_tsc2pll_debug_functions.h 316 Broadcom SDK $ *
*                                                                                       *
*  Description   :  Functions used internally and available in debug shell only         *
*                                                                                       *
* This software is governed by the Broadcom Switch APIs license.
* This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenMDK/master/Legal/LICENSE file.
* 
* Copyright 2007-2020 Broadcom Inc. All rights reserved.                                                                 *
*  No portions of this material may be reproduced in any form without                   *
*  the written permission of:                                                           *
*      Broadcom Corporation                                                             *
*      5300 California Avenue                                                           *
*      Irvine, CA  92617                                                                *
*                                                                                       *
*  All information contained in this document is Broadcom Corporation                   *
*  company private proprietary, and trade secret.                                       *
 */

/** @file eagle2_tsc2pll_debug_functions.h
 * Functions used internally and available in debug shell only
 */

#ifndef EAGLE2_TSC2PLL_DEBUG_FUNCTIONS_H
#define EAGLE2_TSC2PLL_DEBUG_FUNCTIONS_H

#include "eagle2_tsc2pll_usr_includes.h"

#include "eagle2_tsc2pll_enum.h"
#include "eagle2_tsc2pll_common.h"
#include "eagle_merlin_api_uc_common.h"

/** Lane User Control Function Structure in Microcode */
struct eagle2_tsc2pll_usr_ctrl_func_st {
	/** Peaking Filter Adaptation */
	uint8_t pf_adaptation;
	/** DC Offset Adaptation */
	uint8_t dc_adaptation;
	/** Variable Gain Amplifier adaptation */
	uint8_t vga_adaptation;
	/** Slicer Offset tuning */
	uint8_t slicer_offset_tuning;
	/** Clk90 Offset adaptation */
	uint8_t clk90_offset_adaptation;
	/** P1 Level tuning */
	uint8_t p1_level_tuning;
	/** Eye adaptation */
	uint8_t eye_adaptation;
	/** All adaptation */
	uint8_t all_adaptation;
};

/** Lane User DFE Control Function Structure in Microcode */
struct eagle2_tsc2pll_usr_ctrl_dfe_func_st {
	/** DFE tap 1 adaptation */
	uint8_t dfe_tap1_adaptation;
	/** DFE tap 2 adaptation */
	uint8_t dfe_tap2_adaptation;
	/** DFE tap 3 adaptation */
	uint8_t dfe_tap3_adaptation;
	/** DFE tap 4 adaptation */
	uint8_t dfe_tap4_adaptation;
	/** DFE tap 5 adaptation */
	uint8_t dfe_tap5_adaptation;
	/** DFE tap 1 Duty Cycle Distortion */
	uint8_t dfe_tap1_dcd;
	/** DFE tap 2 Duty Cycle Distortion */
	uint8_t dfe_tap2_dcd;
};

/** Lane User Control Disable Function Struct */
struct eagle2_tsc2pll_usr_ctrl_disable_functions_st {
	struct eagle2_tsc2pll_usr_ctrl_func_st field;
	uint8_t byte;
};

/** Lane User Control Disable DFE Function Struct */
struct eagle2_tsc2pll_usr_ctrl_disable_dfe_functions_st {
	struct eagle2_tsc2pll_usr_ctrl_dfe_func_st field;
	uint8_t byte;
};




/*---------------------*/
/*  Isolate Ctrl Pins  */
/*---------------------*/
/** Isolate Control pins.
 * Can be used for debug to avoid any interference from inputs coming through pins.
 * @param pa phymod_access_t struct
 * @param enable Isolate pins enable (1 = Isolate pins; 0 = Pins not isolated)
 * @return Error Code generated by API (returns ERR_CODE_NONE if no errors)
 */
err_code_t eagle2_tsc2pll_isolate_ctrl_pins (const phymod_access_t *pa, uint8_t enable);

/** Isolate Lane Control pins.
 * Can be used for debug to avoid any interference from inputs coming through pins.
 * @param pa phymod_access_t struct
 * @param enable Isolate pins enable (1 = Isolate pins; 0 = Pins not isolated)
 * @return Error Code generated by API (returns ERR_CODE_NONE if no errors)
 */
err_code_t eagle2_tsc2pll_isolate_lane_ctrl_pins (const phymod_access_t *pa, uint8_t enable);

/** Isolate Core Control pins.
 * Can be used for debug to avoid any interference from inputs coming through pins.
 * @param pa phymod_access_t struct
 * @param enable Isolate pins enable (1 = Isolate pins; 0 = Pins not isolated)
 * @return Error Code generated by API (returns ERR_CODE_NONE if no errors)
 */
err_code_t eagle2_tsc2pll_isolate_core_ctrl_pins (const phymod_access_t *pa, uint8_t enable);

/*--------------------*/
/*  Eye Density APIs  */
/*--------------------*/
/** Measure Eye Density based on eyescan_options provided and return data in buffer.
 * Due to sensitivity of the eye density test only internal trnsum timing can be used.
 * Therefore timeout_in_milliseconds has no affect. \n \n
 * The recommended settings are:    \n
 *  eyescan_options.horz_max = 31;  \n
 *  eyescan_options.horz_min = -31; \n
 *  eyescan_options.vert_max = 31;  \n
 *  eyescan_options.vert_min = -31; \n
 *  eyescan_options.hstep = 1;      \n
 *  eyescan_options.vstep = 1;      \n
 *  eyescan_options.timeout_in_milliseconds - not used for density measurements!
 * @param pa phymod_access_t struct
 * @param eyescan_options is structure of options which control min, max, step, time, and linerate
 * @param *buffer is pointer to array which is large enough to store all samples.
 * @param *buffer_size returns an unsigned integer indicating number of elements used in array
 * @return Error Code during data collection (returns ERR_CODE_NONE if no errors)
 */
err_code_t eagle2_tsc2pll_meas_eye_density_data (const phymod_access_t *pa, const struct eagle2_tsc2pll_eyescan_options_st eyescan_options, int32_t *buffer, uint16_t *buffer_size);

/** Displays Eye Density Data measured with eagle2_tsc2pll_meas_eye_density_data().
 *
 * The recommended settings are:    \n
 *  eyescan_options.horz_max = 31;  \n
 *  eyescan_options.horz_min = -31; \n
 *  eyescan_options.vert_max = 31;  \n
 *  eyescan_options.vert_min = -31; \n
 *  eyescan_options.hstep = 1;      \n
 *  eyescan_options.vstep = 1;      \n
 *  eyescan_options.timeout_in_milliseconds - Not used for Density measurements
 *
 * @param pa phymod_access_t struct
 * @param eyescan_options is structure of options which control min, max, step, time, and linerate
 * @param *buffer is pointer to array which contains all samples.
 * @param buffer_size must provide buffer_size which is returned from eagle2_tsc2pll_meas_eye_density_data()
 * @return Error Code during data collection (returns ERR_CODE_NONE if no errors)
 */
err_code_t eagle2_tsc2pll_display_eye_density_data (const phymod_access_t *pa, const struct eagle2_tsc2pll_eyescan_options_st eyescan_options, int32_t *buffer, uint16_t buffer_size);

/*-----------------------*/
/*  Stop/Resume uC Lane  */
/*-----------------------*/
/** Stop/Resume Micro operations on a Lane (Graceful Stop).
 * @param pa phymod_access_t struct
 * @param enable Enable micro lane stop (1 = Stop Micro opetarions on lane; 0 = Resume Micro operations on lane)
 * @return Error Code generated by API (returns ERR_CODE_NONE if no errors)
 */
err_code_t eagle2_tsc2pll_stop_uc_lane (const phymod_access_t *pa, uint8_t enable);

/** Status of whether Micro is stopped on a lane.
 * @param pa phymod_access_t struct
 * @param *uc_lane_stopped Micro lane stopped status returned by API
 * @return Error Code generated by API (returns ERR_CODE_NONE if no errors)
 */
err_code_t eagle2_tsc2pll_stop_uc_lane_status (const phymod_access_t *pa, uint8_t *uc_lane_stopped);

/*-------------------------------*/
/*  Startup/Steady-state diable  */
/*-------------------------------*/
/** Write to lane user control disable startup function uC RAM variable.
 *  Note: This function should be used only during configuration under dp_reset.
 * @param pa phymod_access_t struct
 * @param set_val Value to be written into lane user control disable startup function RAM variable
 * @return Error Code, if generated (returns ERR_CODE_NONE if no errors)
 */
err_code_t eagle2_tsc2pll_set_usr_ctrl_disable_startup (const phymod_access_t *pa, struct eagle2_tsc2pll_usr_ctrl_disable_functions_st set_val);

/** Write to lane user control disable startup dfe function uC RAM variable.
 *  Note: This function should be used only during configuration under dp_reset.
 * @param pa phymod_access_t struct
 * @param set_val Value to be written into lane user control disable startup dfe function RAM variable
 * @return Error Code, if generated (returns ERR_CODE_NONE if no errors)
 */
err_code_t eagle2_tsc2pll_set_usr_ctrl_disable_startup_dfe (const phymod_access_t *pa, struct eagle2_tsc2pll_usr_ctrl_disable_dfe_functions_st set_val);

/** Write to lane user control disable steady-state function uC RAM variable.
 *  Note: This function should be used only during configuration under dp_reset.
 * @param pa phymod_access_t struct
 * @param set_val Value to be written into lane user control disable  steady-state function RAM variable
 * @return Error Code, if generated (returns ERR_CODE_NONE if no errors)
 */
err_code_t eagle2_tsc2pll_set_usr_ctrl_disable_steady_state (const phymod_access_t *pa, struct eagle2_tsc2pll_usr_ctrl_disable_functions_st set_val);

/** Write to lane user control disable steady-state dfe function uC RAM variable.
 *  Note: This function should be used only during configuration under dp_reset.
 * @param pa phymod_access_t struct
 * @param set_val Value to be written into lane user control disable  steady-state dfe function RAM variable
 * @return Error Code, if generated (returns ERR_CODE_NONE if no errors)
 */
err_code_t eagle2_tsc2pll_set_usr_ctrl_disable_steady_state_dfe (const phymod_access_t *pa, struct eagle2_tsc2pll_usr_ctrl_disable_dfe_functions_st set_val);

/** Read value of lane user control disable startup uC RAM variable.
 * @param pa phymod_access_t struct
 * @param *get_val Value read from lane user control disable startup RAM variable
 * @return Error Code, if generated (returns ERR_CODE_NONE if no errors)
 */
err_code_t eagle2_tsc2pll_get_usr_ctrl_disable_startup (const phymod_access_t *pa, struct eagle2_tsc2pll_usr_ctrl_disable_functions_st *get_val);

/** Read value of lane user control disable startup dfe uC RAM variable.
 * @param pa phymod_access_t struct
 * @param *get_val Value read from lane user control disable startup dfe RAM variable
 * @return Error Code, if generated (returns ERR_CODE_NONE if no errors)
 */
err_code_t eagle2_tsc2pll_get_usr_ctrl_disable_startup_dfe (const phymod_access_t *pa, struct eagle2_tsc2pll_usr_ctrl_disable_dfe_functions_st *get_val);

/** Read value of lane user control disable steady-state uC RAM variable.
 * @param pa phymod_access_t struct
 * @param *get_val Value read from lane user control disable steady-state RAM variable
 * @return Error Code, if generated (returns ERR_CODE_NONE if no errors)
 */
err_code_t eagle2_tsc2pll_get_usr_ctrl_disable_steady_state (const phymod_access_t *pa, struct eagle2_tsc2pll_usr_ctrl_disable_functions_st *get_val);

/** Read value of lane user control disable steady-state dfe uC RAM variable.
 * @param pa phymod_access_t struct
 * @param *get_val Value read from lane user control disable steady-state dfe RAM variable
 * @return Error Code, if generated (returns ERR_CODE_NONE if no errors)
 */
err_code_t eagle2_tsc2pll_get_usr_ctrl_disable_steady_state_dfe (const phymod_access_t *pa, struct eagle2_tsc2pll_usr_ctrl_disable_dfe_functions_st *get_val);

/*--------------------------------*/
/*  Clk90_offset adjust/override  */
/*--------------------------------*/
/** Get clk90 offset adjustment value from the uC RAM variable. (clk90_offset logic NOT implemented in Eagle/Merlin)
 * This is a signed adjustment to apply relative to tuned/adapted clk90 offset.

 * @param pa phymod_access_t struct
 * @param *adjust Clk90 offset adjustment value read from uC RAM variable
 * @return Error Code, if generated (returns ERR_CODE_NONE if no errors).
 */
err_code_t eagle2_tsc2pll_get_clk90_offset_adjust (const phymod_access_t *pa, int8_t *adjust);

/** Set clk90 offset adjustment value to the RAM variable. (clk90_offset logic NOT implemented in Eagle/Merlin)
 * Note: Stop the microcode [use eagle2_tsc2pll_stop_rx_adaptation()] before using this API
 * \n Note: Clk90_offset_adjust will move clk90 by ~ half the adjust amount.
 * \n Note: Adjust works in all cases where eye center is adapted and is an addditional offset
 * on top of tuning. See EQ Guide for tuning details.
 * \n Note: Large adjust values in some corner cases may not be possible to apply due to
 * some hardware limits and hence will not take effect.
 * \n Note: In any sweep test using adjust, it should always be swept starting from 0 to +/- values.
 * \n Note: Clk90 override takes precedence over adjust.
 * @param pa phymod_access_t struct
 * @param adjust New clk90 offset adjustment value [range -16 to 16].
 * @return Error Code, if generated (returns ERR_CODE_NONE if no errors).
 */
err_code_t eagle2_tsc2pll_set_clk90_offset_adjust (const phymod_access_t *pa, int8_t adjust);

/** Get clk90 offset override value from the RAM variable.
 * Note: Bit 7 of override RAM value is "override_enable". Bits [6:0] is override value
 * @param pa phymod_access_t struct
 * @param *override clk90 offset override value read from uC RAM variable
 * @return Error Code, if generated (returns ERR_CODE_NONE if no errors).
 */
err_code_t eagle2_tsc2pll_get_clk90_offset_override (const phymod_access_t *pa, uint8_t *override);

/** Set clk90 offset override value to the RAM variable.
 * Note: Stop the microcode [use eagle2_tsc2pll_stop_rx_adaptation()] before using this API
 * \n Note: Clk90 override takes precedence over clk90 adjust.
 * @param pa phymod_access_t struct
 * @param enable Override enable bit
 * @param override New clk90 offset override value [range 24 to 52].
 * @return Error Code, if generated (returns ERR_CODE_NONE if no errors).
 */
err_code_t eagle2_tsc2pll_set_clk90_offset_override (const phymod_access_t *pa, uint8_t enable, uint8_t override);

/** Get clk90 offset status.
 * @param pa phymod_access_t struct
 * @param *offset clk90 offset status value [range 0 to 63].
 * @return Error Code, if generated (returns ERR_CODE_NONE if no errors).
 */
err_code_t eagle2_tsc2pll_get_clk90_offset (const phymod_access_t *pa, int8_t *offset);


/*-------------------------------------------*/
/*  Registers and Core uC RAM Variable Dump  */
/*-------------------------------------------*/
/** Display values of both Core level and (currently selected) Lane level Registers.
 * @param pa phymod_access_t struct
 * @return Error Code generated by API (returns ERR_CODE_NONE if no errors)
 */
err_code_t eagle2_tsc2pll_reg_dump (const phymod_access_t *pa);

/** Display values of all Core uC RAM Variables (Core RAM Variable Dump).
 * @param pa phymod_access_t struct
 * @return Error Code generated by API (returns ERR_CODE_NONE if no errors)
 */
err_code_t eagle2_tsc2pll_uc_core_var_dump (const phymod_access_t *pa);


/*-----------------------------*/
/*  uC RAM Lane Variable Dump  */
/*-----------------------------*/
/** Display values of all Lane uC RAM Variables (Lane RAM Variable Dump).
 * @param pa phymod_access_t struct
 * @return Error Code generated by API (returns ERR_CODE_NONE if no errors)
 */
err_code_t eagle2_tsc2pll_uc_lane_var_dump (const phymod_access_t *pa);


/*--------------------------*/
/*  TX_PI Jitter Generation */
/*--------------------------*/

/** Generate TX_PI Sinusoidal or Spread-Spectrum (SSC) jitter.
 * @param pa phymod_access_t struct
 * @param enable Enable/Disable jitter generation (1 = Enable; 0 = Disable)
 * @param freq_override_val Fixed Frequency Override value (-8192 to + 8192)
 * @param jit_type Jitter generation mode
 * @param tx_pi_jit_freq_idx Jitter generation frequency index (0 to 63) [see spec for more details]
 * @param tx_pi_jit_amp Jitter generation amplification factor (0 to 63) [max value of this register depends on tx_pi_jit_freq_idx and freq_override values]
 * @return Error Code generated by invalid TX_PI settings (returns ERR_CODE_NONE if no errors)
 */
err_code_t eagle2_tsc2pll_tx_pi_jitt_gen (const phymod_access_t *pa, uint8_t enable, int16_t freq_override_val, enum srds_tx_pi_freq_jit_gen_enum jit_type, uint8_t tx_pi_jit_freq_idx, uint8_t tx_pi_jit_amp);


/*-------------*/
/*  Event Log  */
/*-------------*/
/** Get Event Log from uC.
 * Dump uC events from core memory.
 * @param pa phymod_access_t struct
 * @param *trace_mem Pre-allocated buffer to store trace memory dump.
 * @param display_mode Enable event logs decoding. \n
 *                      EVENT_LOG_ENCODED(0) - display log in hex octets, \n
 *                      EVENT_LOG_DECODED(1) - display log in plain text, \n
 *                      EVENT_LOG_ENCODED_AND_DECODED(2) - display log in both hex octects and plain text
 * @param pa phymod_access_t struct
 * @return Error Code generated by API (returns ERR_CODE_NONE if no errors)
 */
err_code_t eagle2_tsc2pll_read_event_log (const phymod_access_t *pa, uint8_t *trace_mem, enum srds_event_log_display_mode_enum display_mode);

/** Stop Serdes uC Event Logging.
 * Stop writing uC events to core memory.
 * @param pa phymod_access_t struct
 * @return Error Code generated by API (returns ERR_CODE_NONE if no errors)
 */
err_code_t eagle2_tsc2pll_event_log_stop (const phymod_access_t *pa);

/** Read Serdes uC Event Logging.
 * Dump uC events from core memory.
 * @param pa phymod_access_t struct
 * @param *trace_mem Pre-allocated buffer to store trace memory dump.
 * @return Error Code generated by API (returns ERR_CODE_NONE if no errors)
 */
err_code_t eagle2_tsc2pll_event_log_readmem (const phymod_access_t *pa, uint8_t *trace_mem);

/** Display Serdes uC Event Logging.
 * Display uC events from buffer.
 * @param pa phymod_access_t struct
 * @param *trace_mem Pre-allocated buffer to store trace memory dump.
 * @param display_mode Enable event logs decoding. \n
 *                      EVENT_LOG_ENCODED(0) - display log in hex octets, \n
 *                      EVENT_LOG_DECODED(1) - display log in plain text, \n
 *                      EVENT_LOG_ENCODED_AND_DECODED(2) - display log in both hex octects and plain text
 * @param pa phymod_access_t struct
 * @return Error Code generated by API (returns ERR_CODE_NONE if no errors)
 */
err_code_t eagle2_tsc2pll_event_log_display (const phymod_access_t *pa, uint8_t *trace_mem, enum srds_event_log_display_mode_enum display_mode);

/** Write to usr_ctrl_lane_event_log_level uC RAM variable.
 *  Note: This function should be used only during configuration under dp_reset.
 * @param pa phymod_access_t struct
 * @param lane_event_log_level Value to be written into usr_ctrl_lane_event_log_level RAM variable
 * @return Error Code, if generated (returns ERR_CODE_NONE if no errors)
 */
err_code_t eagle2_tsc2pll_set_usr_ctrl_lane_event_log_level (const phymod_access_t *pa, uint8_t lane_event_log_level);

/** Read value of usr_ctrl_lane_event_log_level uC RAM variable.
 * @param pa phymod_access_t struct
 * @param *lane_event_log_level Value read from usr_ctrl_lane_event_log_level RAM variable
 * @return Error Code, if generated (returns ERR_CODE_NONE if no errors)
 */
err_code_t eagle2_tsc2pll_get_usr_ctrl_lane_event_log_level (const phymod_access_t *pa, uint8_t *lane_event_log_level);

/** Write to usr_ctrl_core_event_log_level uC RAM variable.
 * @param pa phymod_access_t struct
 * @param core_event_log_level Value to be written into the usr_ctrl_core_event_log_level RAM variable
 * @return Error Code, if generated (returns ERR_CODE_NONE if no errors)
 */
err_code_t eagle2_tsc2pll_set_usr_ctrl_core_event_log_level (const phymod_access_t *pa, uint8_t core_event_log_level);

/** Read value of usr_ctrl_core_event_log_level uC RAM variable.
 * @param pa phymod_access_t struct
 * @param *core_event_log_level Value read from usr_ctrl_core_event_log_level RAM variable
 * @return Error Code, if generated (returns ERR_CODE_NONE if no errors)
 */
err_code_t eagle2_tsc2pll_get_usr_ctrl_core_event_log_level (const phymod_access_t *pa, uint8_t *core_event_log_level);


/*---------------------------------------------*/
/*  Serdes IP RAM access - Lane RAM Variables  */
/*---------------------------------------------*/
/*          rd - read; wr - write              */
/*          b  - byte; w  - word               */
/*          l  - lane; c  - core               */
/*          s  - signed                        */
/*---------------------------------------------*/
/** Unsigned Byte Read of a uC RAM Lane variable.
 * Read access through Micro Register Interface for PMD IPs; through Serdes FW DSC Command Interface for external micro IPs.
 * @param pa phymod_access_t struct
 * @param *err_code Error Code generated by API (returns ERR_CODE_NONE if no errors)
 * @param addr Address of RAM lane variable to be read
 * @return 8bit unsigned value read from uC RAM
 */
uint8_t eagle2_tsc2pll_rdbl_uc_var (const phymod_access_t *pa, err_code_t *err_code, uint16_t addr);

/** Unsigned Word Read of a uC RAM Lane variable.
 * Read access through Micro Register Interface for PMD IPs; through Serdes FW DSC Command Interface for external micro IPs.
 * @param pa phymod_access_t struct
 * @param *err_code Error Code generated by API (returns ERR_CODE_NONE if no errors)
 * @param addr Address of RAM lane variable to be read
 * @return 16bit unsigned value read from uC RAM
 */
uint16_t eagle2_tsc2pll_rdwl_uc_var (const phymod_access_t *pa, err_code_t *err_code, uint16_t addr);

/** Unsigned Byte Write of a uC RAM Lane variable.
 * Write access through Micro Register Interface for PMD IPs; through Serdes FW DSC Command Interface for external micro IPs.
 * @param pa phymod_access_t struct
 * @param addr Address of RAM lane variable to be written
 * @param wr_val 8bit unsigned value to be written to RAM variable
 * @return Error Code generated by API (returns ERR_CODE_NONE if no errors)
 */
err_code_t eagle2_tsc2pll_wrbl_uc_var (const phymod_access_t *pa, uint16_t addr, uint8_t wr_val);

/** Unsigned Word Write of a uC RAM Lane variable.
 * Write access through Micro Register Interface for PMD IPs; through Serdes FW DSC Command Interface for external micro IPs.
 * @param pa phymod_access_t struct
 * @param addr Address of RAM lane variable to be written
 * @param wr_val 16bit unsigned value to be written to RAM variable
 * @return Error Code generated by API (returns ERR_CODE_NONE if no errors)
 */
err_code_t eagle2_tsc2pll_wrwl_uc_var (const phymod_access_t *pa, uint16_t addr, uint16_t wr_val);


/* Signed version of above 4 functions */

/** Signed Byte Read of a uC RAM Lane variable.
 * Read access through Micro Register Interface for PMD IPs; through Serdes FW DSC Command Interface for external micro IPs.
 * @param pa phymod_access_t struct
 * @param *err_code Error Code generated by API (returns ERR_CODE_NONE if no errors)
 * @param addr Address of RAM lane variable to be read
 * @return 8bit signed value read from uC RAM
 */
int8_t eagle2_tsc2pll_rdbls_uc_var (const phymod_access_t *pa, err_code_t *err_code, uint16_t addr);

/** Signed Word Read of a uC RAM Lane variable.
 * Read access through Micro Register Interface for PMD IPs; through Serdes FW DSC Command Interface for external micro IPs.
 * @param pa phymod_access_t struct
 * @param *err_code Error Code generated by API (returns ERR_CODE_NONE if no errors)
 * @param addr Address of RAM lane variable to be read
 * @return 16bit signed value read from uC RAM
 */
int16_t eagle2_tsc2pll_rdwls_uc_var (const phymod_access_t *pa, err_code_t *err_code, uint16_t addr);

/** Signed Byte Write of a uC RAM Lane variable.
 * Write access through Micro Register Interface for PMD IPs; through Serdes FW DSC Command Interface for external micro IPs.
 * @param pa phymod_access_t struct
 * @param addr Address of RAM lane variable to be written
 * @param wr_val 8bit signed value to be written to RAM variable
 * @return Error Code generated by API (returns ERR_CODE_NONE if no errors)
 */
err_code_t eagle2_tsc2pll_wrbls_uc_var (const phymod_access_t *pa, uint16_t addr, int8_t wr_val);

/** Signed Word Write of a uC RAM Lane variable.
 * Write access through Micro Register Interface for PMD IPs; through Serdes FW DSC Command Interface for external micro IPs.
 * @param pa phymod_access_t struct
 * @param addr Address of RAM lane variable to be written
 * @param wr_val 16bit signed value to be written to RAM variable
 * @return Error Code generated by API (returns ERR_CODE_NONE if no errors)
 */
err_code_t eagle2_tsc2pll_wrwls_uc_var (const phymod_access_t *pa, uint16_t addr, int16_t wr_val);


/*---------------------------------------------*/
/*  Serdes IP RAM access - Core RAM Variables  */
/*---------------------------------------------*/
/** Unsigned Byte Read of a uC RAM Core variable.
 * Read access through Micro Register Interface for PMD IPs; through Serdes FW DSC Command Interface for external micro IPs.
 * @param pa phymod_access_t struct
 * @param *err_code Error Code generated by API (returns ERR_CODE_NONE if no errors)
 * @param addr Address of RAM core variable to be read
 * @return 8bit unsigned value read from uC RAM
 */
uint8_t eagle2_tsc2pll_rdbc_uc_var (const phymod_access_t *pa, err_code_t *err_code, uint8_t addr);

/** Unsigned Word Read of a uC RAM Core variable.
 * Read access through Micro Register Interface for PMD IPs; through Serdes FW DSC Command Interface for external micro IPs.
 * @param pa phymod_access_t struct
 * @param *err_code Error Code generated by API (returns ERR_CODE_NONE if no errors)
 * @param addr Address of RAM core variable to be read
 * @return 16bit unsigned value read from uC RAM
 */
uint16_t eagle2_tsc2pll_rdwc_uc_var (const phymod_access_t *pa, err_code_t *err_code, uint8_t addr);

/** Unsigned Byte Write of a uC RAM Core variable.
 * Write access through Micro Register Interface for PMD IPs; through Serdes FW DSC Command Interface for external micro IPs.
 * @param pa phymod_access_t struct
 * @param addr Address of RAM core variable to be written
 * @param wr_val 8bit unsigned value to be written to RAM variable
 * @return Error Code generated by API (returns ERR_CODE_NONE if no errors)
 */
err_code_t eagle2_tsc2pll_wrbc_uc_var (const phymod_access_t *pa, uint8_t addr, uint8_t wr_val);

/** Unsigned Word Write of a uC RAM Core variable.
 * Write access through Micro Register Interface for PMD IPs; through Serdes FW DSC Command Interface for external micro IPs.
 * @param pa phymod_access_t struct
 * @param addr Address of RAM core variable to be written
 * @param wr_val 16bit unsigned value to be written to RAM variable
 * @return Error Code generated by API (returns ERR_CODE_NONE if no errors)
 */
err_code_t eagle2_tsc2pll_wrwc_uc_var (const phymod_access_t *pa, uint8_t addr, uint16_t wr_val);


/* Signed version of above 4 functions */

/** Signed Byte Read of a uC RAM Core variable.
 * Read access through Micro Register Interface for PMD IPs; through Serdes FW DSC Command Interface for external micro IPs.
 * @param pa phymod_access_t struct
 * @param *err_code Error Code generated by API (returns ERR_CODE_NONE if no errors)
 * @param addr Address of RAM core variable to be read
 * @return 8bit signed value read from uC RAM
 */
int8_t eagle2_tsc2pll_rdbcs_uc_var (const phymod_access_t *pa, err_code_t *err_code, uint8_t addr);

/** Signed Word Read of a uC RAM Core variable.
 * Read access through Micro Register Interface for PMD IPs; through Serdes FW DSC Command Interface for external micro IPs.
 * @param pa phymod_access_t struct
 * @param *err_code Error Code generated by API (returns ERR_CODE_NONE if no errors)
 * @param addr Address of RAM core variable to be read
 * @return 16bit signed value read from uC RAM
 */
int16_t eagle2_tsc2pll_rdwcs_uc_var (const phymod_access_t *pa, err_code_t *err_code, uint8_t addr);

/** Signed Byte Write of a uC RAM Core variable.
 * Write access through Micro Register Interface for PMD IPs; through Serdes FW DSC Command Interface for external micro IPs.
 * @param pa phymod_access_t struct
 * @param addr Address of RAM core variable to be written
 * @param wr_val 8bit signed value to be written to RAM variable
 * @return Error Code generated by API (returns ERR_CODE_NONE if no errors)
 */
err_code_t eagle2_tsc2pll_wrbcs_uc_var (const phymod_access_t *pa, uint8_t addr, int8_t wr_val);

/** Signed Word Write of a uC RAM Core variable.
 * Write access through Micro Register Interface for PMD IPs; through Serdes FW DSC Command Interface for external micro IPs.
 * @param pa phymod_access_t struct
 * @param addr Address of RAM core variable to be written
 * @param wr_val 16bit signed value to be written to RAM variable
 * @return Error Code generated by API (returns ERR_CODE_NONE if no errors)
 */
err_code_t eagle2_tsc2pll_wrwcs_uc_var (const phymod_access_t *pa, uint8_t addr, int16_t wr_val);


/*---------------------------------------------------*/
/*  Micro Commands through uC DSC Command Interface  */
/*---------------------------------------------------*/
/** Issue a Micro command through the uC DSC Command Interface and return control immediately.
 * @param pa phymod_access_t struct
 * @param cmd Micro command to be issued
 * @param supp_info Supplement information for the Micro command to be issued (RAM read/write address or Micro Control command)
 * @return Error Code generated by API (returns ERR_CODE_NONE if no errors)
 */
err_code_t eagle2_tsc2pll_pmd_uc_cmd_return_immediate (const phymod_access_t *pa, enum srds_pmd_uc_cmd_enum cmd, uint8_t supp_info);

/** Issue a Micro command through the uC DSC Command Interface. Control returned only after command is finished.
 * @param pa phymod_access_t struct
 * @param cmd Micro command to be issued
 * @param supp_info Supplement information for the Micro command to be issued (RAM read/write address or Micro Control command)
 * @param timeout_ms Time interval in milliseconds inside which the command should be completed; else error issued
 * @return Error Code generated by API (returns ERR_CODE_NONE if no errors)
 */
err_code_t eagle2_tsc2pll_pmd_uc_cmd (const phymod_access_t *pa, enum srds_pmd_uc_cmd_enum cmd, uint8_t supp_info, uint32_t timeout_ms);

/** Issue a Micro command with data through the uC DSC Command Interface and return control immediately.
 * @param pa phymod_access_t struct
 * @param cmd Micro command to be issued
 * @param supp_info Supplement information for the Micro command to be issued (RAM write address)
 * @param data Data to be written to dsc_data for use by uC
 * @return Error Code generated by API (returns ERR_CODE_NONE if no errors)
 */
err_code_t eagle2_tsc2pll_pmd_uc_cmd_with_data_return_immediate (const phymod_access_t *pa, enum srds_pmd_uc_cmd_enum cmd, uint8_t supp_info, uint16_t data);

/** Issue a Micro command with data through the uC DSC Command Interface. Control returned only after command is finished.
 * @param pa phymod_access_t struct
 * @param cmd Micro command to be issued
 * @param supp_info Supplement information for the Micro command to be issued (RAM write address)
 * @param data Data to be written to dsc_data for use by uC
 * @param timeout_ms Time interval in milliseconds inside which the command should be completed; else error issued
 * @return Error Code generated by API (returns ERR_CODE_NONE if no errors)
 */
err_code_t eagle2_tsc2pll_pmd_uc_cmd_with_data (const phymod_access_t *pa, enum srds_pmd_uc_cmd_enum cmd, uint8_t supp_info, uint16_t data, uint32_t timeout_ms);

/** Issue a Micro Control command through the uC DSC Command Interface and return control immediately.
 * @param pa phymod_access_t struct
 * @param control Micro Control command to be issued
 * @return Error Code generated by API (returns ERR_CODE_NONE if no errors)
 */
err_code_t eagle2_tsc2pll_pmd_uc_control_return_immediate (const phymod_access_t *pa, enum srds_pmd_uc_ctrl_cmd_enum control);

/** Issue a Micro Control command through the uC DSC Command Interface. Control returned only after command is finished.
 * @param pa phymod_access_t struct
 * @param control Micro Control command to be issued
 * @param timeout_ms Time interval in milliseconds inside which the command should be completed; else error issued
 * @return Error Code generated by API (returns ERR_CODE_NONE if no errors)
 */
err_code_t eagle2_tsc2pll_pmd_uc_control (const phymod_access_t *pa, enum srds_pmd_uc_ctrl_cmd_enum control, uint32_t timeout_ms);

/** Issue a Micro Control command through the uC DSC DIAG_EN Command Interface. Control returned only after command is finished.
 * @param pa phymod_access_t struct
 * @param control Micro DIAG Control command to be issued
 * @param timeout_ms Time interval in milliseconds inside which the command should be completed; else error issued
 * @return Error Code generated by API (returns ERR_CODE_NONE if no errors)
 */
err_code_t eagle2_tsc2pll_pmd_uc_diag_cmd (const phymod_access_t *pa, enum srds_pmd_uc_diag_cmd_enum control, uint32_t timeout_ms);

/** Writes Serdes TXFIR tap settings.
 * Returns failcodes if TXFIR settings are invalid
 * @param pa phymod_access_t struct
 * @param pre   TXFIR pre tap value (0..31)
 * @param main  TXFIR main tap value (0..112)
 * @param post1 TXFIR post tap value (0..63)
 * @param post2 TXFIR post2 tap value (-15..15)
 * @param post3 TXFIR post3 tap value (-15..15)
 * @return Error Code generated by invalid tap settings (returns ERR_CODE_NONE if no errors)
 */
err_code_t eagle2_tsc2pll_apply_txfir_cfg (const phymod_access_t *pa, int8_t pre, int8_t main, int8_t post1, int8_t post2, int8_t post3);



/*-----------------------------------------------*/
/*  RAM access through Micro Register Interface  */
/*-----------------------------------------------*/
/*           rd - read; wr - write               */
/*           b  - byte; w  - word                */
/*           l  - lane; c  - core                */
/*           s  - signed                         */
/*-----------------------------------------------*/

/** Unsigned Word Write of a uC RAM variable through Micro Register Interface.
 * @param pa phymod_access_t struct
 * @param addr Address of RAM variable to be written
 * @param wr_val 16bit unsigned value to be written to RAM variable
 * @return Error Code generated by API (returns ERR_CODE_NONE if no errors)
 */
err_code_t eagle2_tsc2pll_wrw_uc_ram (const phymod_access_t *pa, uint16_t addr, uint16_t wr_val);

/** Unsigned Byte Write of a uC RAM variable through Micro Register Interface.
 * @param pa phymod_access_t struct
 * @param addr Address of RAM variable to be written
 * @param wr_val 8bit unsigned value to be written to RAM variable
 * @return Error Code generated by API (returns ERR_CODE_NONE if no errors)
 */
err_code_t eagle2_tsc2pll_wrb_uc_ram (const phymod_access_t *pa, uint16_t addr, uint8_t wr_val);

/** Unigned Word Read of a uC RAM variable through Micro Register Interface.
 * @param pa phymod_access_t struct
 * @param *err_code Error Code generated by API (returns ERR_CODE_NONE if no errors)
 * @param addr Address of RAM variable to be read
 * @return 16bit unsigned value read from uC RAM
 */
uint16_t eagle2_tsc2pll_rdw_uc_ram (const phymod_access_t *pa, err_code_t *err_code, uint16_t addr);

/** Unigned Byte Read of a uC RAM variable through Micro Register Interface.
 * @param pa phymod_access_t struct
 * @param *err_code Error Code generated by API (returns ERR_CODE_NONE if no errors)
 * @param addr Address of RAM variable to be read
 * @return 8bit unsigned value read from uC RAM
 */
uint8_t eagle2_tsc2pll_rdb_uc_ram (const phymod_access_t *pa, err_code_t *err_code, uint16_t addr);


/* Signed versions of above 4 functions */

/** Signed Word Write of a uC RAM variable through Micro Register Interface.
 * @param pa phymod_access_t struct
 * @param addr Address of RAM variable to be written
 * @param wr_val 16bit signed value to be written to RAM variable
 * @return Error Code generated by API (returns ERR_CODE_NONE if no errors)
 */
err_code_t eagle2_tsc2pll_wrws_uc_ram (const phymod_access_t *pa, uint16_t addr, int16_t wr_val);

/** Signed Byte Write of a uC RAM variable through Micro Register Interface.
 * @param pa phymod_access_t struct
 * @param addr Address of RAM variable to be written
 * @param wr_val 8bit signed value to be written to RAM variable
 * @return Error Code generated by API (returns ERR_CODE_NONE if no errors)
 */
err_code_t eagle2_tsc2pll_wrbs_uc_ram (const phymod_access_t *pa, uint16_t addr, int8_t wr_val);

/** Signed Word Read of a uC RAM variable through Micro Register Interface.
 * @param pa phymod_access_t struct
 * @param *err_code Error Code generated by API (returns ERR_CODE_NONE if no errors)
 * @param addr Address of RAM variable to be read
 * @return 16bit signed value read from uC RAM
 */
int16_t eagle2_tsc2pll_rdws_uc_ram (const phymod_access_t *pa, err_code_t *err_code, uint16_t addr);

/** Signed Byte Read of a uC RAM variable through Micro Register Interface.
 * @param pa phymod_access_t struct
 * @param *err_code Error Code generated by API (returns ERR_CODE_NONE if no errors)
 * @param addr Address of RAM variable to be read
 * @return 8bit signed value read from uC RAM
 */
int8_t eagle2_tsc2pll_rdbs_uc_ram (const phymod_access_t *pa, err_code_t *err_code, uint16_t addr);

/** Unsigned Block RAM read through Micro Register Interface.
 * @param pa phymod_access_t struct
 * @param *mem Pointer to memory location where the read values from the Block RAM read should be stored
 * @param addr Starting Address of RAM block to be read
 * @param cnt Number of byte locations to be read from the block
 * @return Error Code generated by API (returns ERR_CODE_NONE if no errors)
 */
err_code_t eagle2_tsc2pll_rdblk_uc_ram (const phymod_access_t *pa, uint8_t *mem, uint16_t addr, uint16_t cnt);


#endif
