# clocks-and-logic-blocks

"In digital design, every bit matters!"
I am Ashwin.I create Verilog designs for FPGAs, focusing on clean RTL and thorough verification.
This is a repo where I upload my all my RTL designs, testbenches and simulation waveforms.

## ğŸ“« Connect
- ğŸ“§ Email: nayakashwin2006@gmail.com
- ğŸ’¼ LinkedIn: www.linkedin.com/in/ashwin-nayak-917947367
- ğŸŒ Portfolio: [Coming Soon]
