INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/Y_shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Y_shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/imports/CMPE 125 Lab 7 Small Calculator DP Source Code/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/imports/new/and2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/imports/new/cla.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/new/cla8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/divider_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/divider_data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/new/flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/new/full_calc_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_calc_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/imports/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/new/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/imports/CMPE 125 Lab 7 Small Calculator DP Source Code/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/new/pp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/imports/CMPE 125 Lab 7 Small Calculator DP Source Code/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/new/small_calc_cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module small_calc_cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/new/small_calc_cu_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module small_calc_cu_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/imports/CMPE 125 Lab 7 Small Calculator DP Source Code/small_calculator_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module small_calculator_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/new/ud_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ud_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sources_1/imports/sources_1/imports/new/xor2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ali/Documents/cmpe_125_lab_9/extra_credit/extra_credit.srcs/sim_1/new/full_calc_dp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_calc_dp_tb
