{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701469641268 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701469641276 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 16:27:21 2023 " "Processing started: Fri Dec 01 16:27:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701469641276 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701469641276 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab7 -c Lab7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab7 -c Lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701469641276 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701469642780 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701469642780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bonus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bonus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bonus " "Found entity 1: bonus" {  } { { "bonus.bdf" "" { Schematic "D:/Digital-Electronics-Fall-2023/Labs/Lab7/bonus.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701469656877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701469656877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7part3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab7part3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7part3 " "Found entity 1: Lab7part3" {  } { { "Lab7part3.bdf" "" { Schematic "D:/Digital-Electronics-Fall-2023/Labs/Lab7/Lab7part3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701469656887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701469656887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "la7part2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file la7part2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 La7part2 " "Found entity 1: La7part2" {  } { { "La7part2.bdf" "" { Schematic "D:/Digital-Electronics-Fall-2023/Labs/Lab7/La7part2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701469656892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701469656892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7a.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab7a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7A " "Found entity 1: Lab7A" {  } { { "Lab7A.bdf" "" { Schematic "D:/Digital-Electronics-Fall-2023/Labs/Lab7/Lab7A.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701469656897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701469656897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkblock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkblock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkBlock-bhv " "Found design unit 1: ClkBlock-bhv" {  } { { "ClkBlock.vhd" "" { Text "D:/Digital-Electronics-Fall-2023/Labs/Lab7/ClkBlock.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701469658026 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkBlock " "Found entity 1: ClkBlock" {  } { { "ClkBlock.vhd" "" { Text "D:/Digital-Electronics-Fall-2023/Labs/Lab7/ClkBlock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701469658026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701469658026 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bonus " "Elaborating entity \"bonus\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701469658274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7447 7447:inst " "Elaborating entity \"7447\" for hierarchy \"7447:inst\"" {  } { { "bonus.bdf" "inst" { Schematic "D:/Digital-Electronics-Fall-2023/Labs/Lab7/bonus.bdf" { { 192 704 824 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701469658370 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7447:inst " "Elaborated megafunction instantiation \"7447:inst\"" {  } { { "bonus.bdf" "" { Schematic "D:/Digital-Electronics-Fall-2023/Labs/Lab7/bonus.bdf" { { 192 704 824 352 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701469658378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74163 74163:inst1 " "Elaborating entity \"74163\" for hierarchy \"74163:inst1\"" {  } { { "bonus.bdf" "inst1" { Schematic "D:/Digital-Electronics-Fall-2023/Labs/Lab7/bonus.bdf" { { 160 304 424 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701469658482 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74163:inst1 " "Elaborated megafunction instantiation \"74163:inst1\"" {  } { { "bonus.bdf" "" { Schematic "D:/Digital-Electronics-Fall-2023/Labs/Lab7/bonus.bdf" { { 160 304 424 344 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701469658482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74163 74163:inst1\|f74163:sub " "Elaborating entity \"f74163\" for hierarchy \"74163:inst1\|f74163:sub\"" {  } { { "74163.tdf" "sub" { Text "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74163.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701469658578 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74163:inst1\|f74163:sub 74163:inst1 " "Elaborated megafunction instantiation \"74163:inst1\|f74163:sub\", which is child of megafunction instantiation \"74163:inst1\"" {  } { { "74163.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74163.tdf" 33 3 0 } } { "bonus.bdf" "" { Schematic "D:/Digital-Electronics-Fall-2023/Labs/Lab7/bonus.bdf" { { 160 304 424 344 "inst1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701469658594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkBlock ClkBlock:inst14 " "Elaborating entity \"ClkBlock\" for hierarchy \"ClkBlock:inst14\"" {  } { { "bonus.bdf" "inst14" { Schematic "D:/Digital-Electronics-Fall-2023/Labs/Lab7/bonus.bdf" { { 688 -40 112 768 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701469658594 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp ClkBlock.vhd(26) " "VHDL Process Statement warning at ClkBlock.vhd(26): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ClkBlock.vhd" "" { Text "D:/Digital-Electronics-Fall-2023/Labs/Lab7/ClkBlock.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701469658594 "|Lab7A|ClkBlock:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74163 74163:inst2 " "Elaborating entity \"74163\" for hierarchy \"74163:inst2\"" {  } { { "bonus.bdf" "inst2" { Schematic "D:/Digital-Electronics-Fall-2023/Labs/Lab7/bonus.bdf" { { 440 304 424 624 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701469658610 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74163:inst2 " "Elaborated megafunction instantiation \"74163:inst2\"" {  } { { "bonus.bdf" "" { Schematic "D:/Digital-Electronics-Fall-2023/Labs/Lab7/bonus.bdf" { { 440 304 424 624 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701469658618 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "7 " "Ignored 7 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "7 " "Ignored 7 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Design Software" 0 -1 1701469659130 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1701469659130 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701469660010 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701469661218 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701469661218 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "97 " "Implemented 97 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701469661562 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701469661562 ""} { "Info" "ICUT_CUT_TM_LCELLS" "82 " "Implemented 82 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701469661562 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701469661562 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701469661858 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 01 16:27:41 2023 " "Processing ended: Fri Dec 01 16:27:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701469661858 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701469661858 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701469661858 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701469661858 ""}
