// Seed: 561878505
module module_0 #(
    parameter id_8 = 32'd23
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8
);
  input wire _id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout logic [7:0] id_3;
  input wire id_2;
  input wire id_1;
  assign id_3[id_8==1] = (id_3 ? -1'd0 < 1 : -1 == -1) / id_3 * -1;
  wire id_9;
endmodule
module module_1 #(
    parameter id_7 = 32'd89
) (
    output supply0 id_0,
    input tri id_1,
    input wire id_2,
    input supply0 id_3,
    output wand id_4,
    input wire id_5
);
  wire _id_7;
  logic [7:0] id_8;
  assign id_8#(
      .id_2(-1),
      .id_7(1)
  ) [id_7] = id_3 - 1;
  logic id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_8,
      id_9,
      id_9,
      id_9,
      id_9,
      id_7
  );
endmodule
