INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/horku/Documents/School/EECE/COEN 4710/computer_hardware_projects/Project 2/ALU/ALU.sim/sim_1/synth/timing/xsim/ALU_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/horku/Documents/School/EECE/COEN 4710/computer_hardware_projects/Project 2/ALU/ALU.srcs/sim_1/new/ALU_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_tb'
