nohup: ignoring input
=================================================================================
 adder 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 2373.250038743019, gates: 768, depth: 193
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/adder//adder.lib; read_verilog /tmp/QNICZTVLD0.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/adder//adder.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/QNICZTVLD0.v
Parsing Verilog input from `/tmp/QNICZTVLD0.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 2fc4d7b88f
CPU: user 0.07s system 0.00s, MEM: 22.01 MB total, 15.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 84% 2x read_verilog (0 sec), 7% 2x read_liberty (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 768, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('XNOR2X1', 252), ('INVX1', 128), ('AOI21X1', 96), ('OAI21X1', 95), ('NAND2X1', 63), ('NOR2X1', 34), ('NOR3X1', 32), ('OR2X2', 32), ('NAND3X1', 31), ('XOR2X1', 4), ('AND2X2', 1)]
creating networkx graph with  1025  nodes
created networkx graph with  1025  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.06952142715454102
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.21840691566467285
loadDataAndPreprocess done. time esclaped:  0.21845364570617676
originalArea= 2373.2501000000066
initial AstranArea= 2373.2501000000066
dealing with pattern# ADDER_G0_454_455 with 125 clusters ( size = 2 )
>>> : Synthesis pattern# ADDER_G0_454_455 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 2024.2793972492218, gates: 640, depth: 192
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/adder//ADDER_G0_454_455.lib; read_verilog /tmp/LXLWSCE2TN.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/adder//ADDER_G0_454_455.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/LXLWSCE2TN.v
Parsing Verilog input from `/tmp/LXLWSCE2TN.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 65d3db2722
CPU: user 0.06s system 0.01s, MEM: 21.26 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 84% 2x read_verilog (0 sec), 8% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 640, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('INVX1', 128), ('ADDER_G0_454_455', 128), ('AOI21X1', 96), ('OAI21X1', 96), ('NAND2X1', 62), ('NOR2X1', 35), ('NOR3X1', 33), ('NAND3X1', 31), ('OR2X2', 31)]
creating networkx graph with  897  nodes
created networkx graph with  897  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.1644794940948486
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.2228748798370361
loadDataAndPreprocess done. time esclaped:  1.2228999137878418
current AstranArea= 2024.2793999999917
>>> choose the cluster ADDER_G0_454_455!

dealing with pattern# ADDER_G1_1_439 with 63 clusters ( size = 2 )
>>> : Synthesis pattern# ADDER_G1_1_439 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 1987.4250004291534, gates: 608, depth: 192
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/adder//ADDER_G1_1_439.lib; read_verilog /tmp/HHFRCXVITL.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/adder//ADDER_G1_1_439.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/HHFRCXVITL.v
Parsing Verilog input from `/tmp/HHFRCXVITL.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 7e682962a0
CPU: user 0.06s system 0.00s, MEM: 21.00 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 85% 2x read_verilog (0 sec), 7% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 608, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('ADDER_G0_454_455', 128), ('INVX1', 96), ('OAI21X1', 96), ('AOI21X1', 64), ('NAND2X1', 62), ('NOR2X1', 35), ('NOR3X1', 33), ('ADDER_G1_1_439', 32), ('NAND3X1', 31), ('OR2X2', 31)]
creating networkx graph with  865  nodes
created networkx graph with  865  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.008080244064331
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.0503580570220947
loadDataAndPreprocess done. time esclaped:  2.050384759902954
current AstranArea= 1987.4249999999913
>>> choose the cluster ADDER_G1_1_439!

dealing with pattern# ADDER_G2_0_605 with 33 clusters ( size = 3 )
>>> : Synthesis pattern# ADDER_G2_0_605 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 1987.4250004291534, gates: 608, depth: 192
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/adder//ADDER_G2_0_605.lib; read_verilog /tmp/M43UO50JOV.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/adder//ADDER_G2_0_605.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/M43UO50JOV.v
Parsing Verilog input from `/tmp/M43UO50JOV.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5fa15a101b
CPU: user 0.06s system 0.01s, MEM: 20.99 MB total, 15.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 84% 2x read_verilog (0 sec), 8% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 608, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('ADDER_G0_454_455', 128), ('INVX1', 96), ('OAI21X1', 96), ('AOI21X1', 64), ('NAND2X1', 62), ('NOR2X1', 35), ('NOR3X1', 33), ('ADDER_G1_1_439', 32), ('NAND3X1', 31), ('OR2X2', 31)]
creating networkx graph with  865  nodes
created networkx graph with  865  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.739259958267212
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.7819058895111084
loadDataAndPreprocess done. time esclaped:  2.781930685043335
current AstranArea= 1987.4249999999913
>>> area increased after remapping!

dealing with pattern# ADDER_G2_0_411 with 32 clusters ( size = 3 )
>>> : Synthesis pattern# ADDER_G2_0_411 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 1987.4250004291534, gates: 608, depth: 192
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/adder//ADDER_G2_0_411.lib; read_verilog /tmp/WVM0MUA2PW.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/adder//ADDER_G2_0_411.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/WVM0MUA2PW.v
Parsing Verilog input from `/tmp/WVM0MUA2PW.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 94799001d0
CPU: user 0.06s system 0.00s, MEM: 20.99 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 83% 2x read_verilog (0 sec), 8% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 608, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('ADDER_G0_454_455', 128), ('INVX1', 96), ('OAI21X1', 96), ('AOI21X1', 64), ('NAND2X1', 62), ('NOR2X1', 35), ('NOR3X1', 33), ('ADDER_G1_1_439', 32), ('NAND3X1', 31), ('OR2X2', 31)]
creating networkx graph with  865  nodes
created networkx graph with  865  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3.6413683891296387
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.6839377880096436
loadDataAndPreprocess done. time esclaped:  3.683964490890503
current AstranArea= 1987.4249999999913
>>> area increased after remapping!

dealing with pattern# ADDER_G2_72_74 with 32 clusters ( size = 2 )
>>> : Synthesis pattern# ADDER_G2_72_74 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 2472.9423118829727, gates: 828, depth: 192
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/adder//ADDER_G2_72_74.lib; read_verilog /tmp/J0543N8NQ1.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/adder//ADDER_G2_72_74.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/J0543N8NQ1.v
Parsing Verilog input from `/tmp/J0543N8NQ1.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 7873934707
CPU: user 0.08s system 0.00s, MEM: 22.94 MB total, 16.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 86% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 828, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('INVX1', 190), ('ADDER_G0_454_455', 128), ('ADDER_G2_72_74', 126), ('ADDER_G1_1_439', 125), ('NAND2X1', 123), ('OAI21X1', 64), ('NAND3X1', 63), ('NOR2X1', 4), ('AOI21X1', 2), ('NOR3X1', 1), ('OR2X2', 1), ('AND2X2', 1)]
creating networkx graph with  1085  nodes
created networkx graph with  1085  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.231099605560303
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4.273564100265503
loadDataAndPreprocess done. time esclaped:  4.273590326309204
current AstranArea= 2472.9422999999783
>>> area increased after remapping!

dealing with pattern# ADDER_G2_0_410 with 32 clusters ( size = 2 )
>>> : Synthesis pattern# ADDER_G2_0_410 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 1987.4250004291534, gates: 608, depth: 192
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/adder//ADDER_G2_0_410.lib; read_verilog /tmp/D1DQSQRI0M.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/adder//ADDER_G2_0_410.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/D1DQSQRI0M.v
Parsing Verilog input from `/tmp/D1DQSQRI0M.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: fcc78b6463
CPU: user 0.05s system 0.01s, MEM: 21.00 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 83% 2x read_verilog (0 sec), 8% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 608, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('ADDER_G0_454_455', 128), ('INVX1', 96), ('OAI21X1', 96), ('AOI21X1', 64), ('NAND2X1', 62), ('NOR2X1', 35), ('NOR3X1', 33), ('ADDER_G1_1_439', 32), ('NAND3X1', 31), ('OR2X2', 31)]
creating networkx graph with  865  nodes
created networkx graph with  865  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.846851825714111
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4.889169454574585
loadDataAndPreprocess done. time esclaped:  4.889195680618286
current AstranArea= 1987.4249999999913
>>> area increased after remapping!

dealing with pattern# ADDER_G2_2_399_400_600 with 31 clusters ( size = 5 )
>>> : Synthesis pattern# ADDER_G2_2_399_400_600 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/adder.aig
resyn runtime: 0
[i] area: 1885.5551320314407, gates: 385, depth: 129
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/adder//ADDER_G2_2_399_400_600.lib; read_verilog /tmp/BZ8Z8HY5RR.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/adder//ADDER_G2_2_399_400_600.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/BZ8Z8HY5RR.v
Parsing Verilog input from `/tmp/BZ8Z8HY5RR.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 30321e83ef
CPU: user 0.05s system 0.00s, MEM: 19.09 MB total, 12.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 82% 2x read_verilog (0 sec), 10% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 385, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 257), ('INVX1', 129), ('ADDER_G2_2_399_400_600', 128), ('ADDER_G0_454_455', 128)]
creating networkx graph with  642  nodes
created networkx graph with  642  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  5.449640274047852
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  5.475464582443237
loadDataAndPreprocess done. time esclaped:  5.475491523742676
current AstranArea= 1885.55509999999
>>> choose the cluster ADDER_G2_2_399_400_600!

dealing with pattern# ADDER_G3_0_382 with 126 clusters ( size = 3 )
dealing with pattern# ADDER_G4_0_382 with 126 clusters ( size = 3 )
saveArea= 487.69500000001653  /  20.54966731066461 %
=================================================================================
 arbiter 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18243.098580121994, gates: 6958, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/arbiter//arbiter.lib; read_verilog /tmp/5E219QKFRR.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/arbiter//arbiter.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/5E219QKFRR.v
Parsing Verilog input from `/tmp/5E219QKFRR.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9b2e290c3a
CPU: user 0.57s system 0.05s, MEM: 77.30 MB total, 70.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6958, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2754), ('AOI21X1', 2688), ('INVX1', 651), ('NAND2X1', 257), ('PI', 256), ('NAND3X1', 218), ('NOR3X1', 197), ('NOR2X1', 190), ('AND2X2', 3)]
creating networkx graph with  7214  nodes
created networkx graph with  7214  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.0226469039916992
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.5594284534454346
loadDataAndPreprocess done. time esclaped:  2.5594823360443115
originalArea= 18243.09890000138
initial AstranArea= 18243.09890000138
dealing with pattern# ARBITER_G0_3_755_6683 with 2693 clusters ( size = 3 )
>>> : Synthesis pattern# ARBITER_G0_3_755_6683 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18747.09633421898, gates: 6872, depth: 45
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/arbiter//ARBITER_G0_3_755_6683.lib; read_verilog /tmp/298UL7PCXY.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/arbiter//ARBITER_G0_3_755_6683.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/298UL7PCXY.v
Parsing Verilog input from `/tmp/298UL7PCXY.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b1d28f3118
CPU: user 0.60s system 0.02s, MEM: 77.23 MB total, 71.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 6% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6872, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2688), ('OAI21X1', 2560), ('INVX1', 387), ('ARBITER_G0_3_755_6683', 383), ('NOR2X1', 269), ('PI', 256), ('NAND2X1', 173), ('NOR3X1', 148), ('NAND3X1', 136), ('OR2X2', 128)]
creating networkx graph with  7128  nodes
created networkx graph with  7128  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  8.53137993812561
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  10.118874311447144
loadDataAndPreprocess done. time esclaped:  10.1189284324646
current AstranArea= 18747.096600001336
>>> area increased after remapping!

dealing with pattern# ARBITER_G0_3_6683 with 2693 clusters ( size = 2 )
>>> : Synthesis pattern# ARBITER_G0_3_6683 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18242.88548028469, gates: 6958, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/arbiter//ARBITER_G0_3_6683.lib; read_verilog /tmp/2J3PI0JXQ6.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/arbiter//ARBITER_G0_3_6683.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/2J3PI0JXQ6.v
Parsing Verilog input from `/tmp/2J3PI0JXQ6.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 7a0a201961
CPU: user 0.59s system 0.04s, MEM: 77.36 MB total, 71.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6958, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2752), ('AOI21X1', 2688), ('INVX1', 651), ('NAND2X1', 258), ('PI', 256), ('NAND3X1', 217), ('NOR3X1', 198), ('NOR2X1', 190), ('AND2X2', 3), ('ARBITER_G0_3_6683', 1)]
creating networkx graph with  7214  nodes
created networkx graph with  7214  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  12.240599155426025
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  13.799309968948364
loadDataAndPreprocess done. time esclaped:  13.799363136291504
current AstranArea= 18242.88580000138
>>> choose the cluster ARBITER_G0_3_6683!

dealing with pattern# ARBITER_G1_3_756_6683 with 2691 clusters ( size = 3 )
dealing with pattern# ARBITER_G1_3_6683 with 2691 clusters ( size = 2 )
dealing with pattern# ARBITER_G1_7_9 with 2691 clusters ( size = 2 )
>>> : Synthesis pattern# ARBITER_G1_7_9 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18242.88548028469, gates: 6958, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/arbiter//ARBITER_G1_7_9.lib; read_verilog /tmp/DO88MYHLN0.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/arbiter//ARBITER_G1_7_9.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/DO88MYHLN0.v
Parsing Verilog input from `/tmp/DO88MYHLN0.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: be8e4f93d5
CPU: user 0.60s system 0.02s, MEM: 77.36 MB total, 71.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6958, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2752), ('AOI21X1', 2688), ('INVX1', 651), ('NAND2X1', 258), ('PI', 256), ('NAND3X1', 217), ('NOR3X1', 198), ('NOR2X1', 190), ('AND2X2', 3), ('ARBITER_G0_3_6683', 1)]
creating networkx graph with  7214  nodes
created networkx graph with  7214  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  20.000725030899048
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  22.14347004890442
loadDataAndPreprocess done. time esclaped:  22.143518924713135
current AstranArea= 18242.88580000138
>>> area increased after remapping!

dealing with pattern# ARBITER_G1_0_769 with 398 clusters ( size = 2 )
>>> : Synthesis pattern# ARBITER_G1_0_769 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18240.15588080883, gates: 6954, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/arbiter//ARBITER_G1_0_769.lib; read_verilog /tmp/G8IJ9M02W4.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/arbiter//ARBITER_G1_0_769.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/G8IJ9M02W4.v
Parsing Verilog input from `/tmp/G8IJ9M02W4.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 48e59db3fe
CPU: user 0.60s system 0.02s, MEM: 77.34 MB total, 71.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6954, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2752), ('AOI21X1', 2688), ('INVX1', 647), ('NAND2X1', 258), ('PI', 256), ('NAND3X1', 213), ('NOR3X1', 198), ('NOR2X1', 190), ('ARBITER_G1_0_769', 4), ('AND2X2', 3), ('ARBITER_G0_3_6683', 1)]
creating networkx graph with  7210  nodes
created networkx graph with  7210  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  24.289624452590942
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  25.907613277435303
loadDataAndPreprocess done. time esclaped:  25.90766930580139
current AstranArea= 18240.156200001387
>>> choose the cluster ARBITER_G1_0_769!

dealing with pattern# ARBITER_G2_3_756_6683 with 2691 clusters ( size = 3 )
dealing with pattern# ARBITER_G2_3_6683 with 2691 clusters ( size = 2 )
dealing with pattern# ARBITER_G2_7_9 with 2691 clusters ( size = 2 )
dealing with pattern# ARBITER_G2_0_769 with 393 clusters ( size = 2 )
dealing with pattern# ARBITER_G2_0_424 with 261 clusters ( size = 2 )
..................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHHH*H>>> : Synthesis pattern# ARBITER_G2_0_424 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18155.759405851364, gates: 6819, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/arbiter//ARBITER_G2_0_424.lib; read_verilog /tmp/V5Z7AO9D47.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/arbiter//ARBITER_G2_0_424.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/V5Z7AO9D47.v
Parsing Verilog input from `/tmp/V5Z7AO9D47.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: cecf73334a
CPU: user 0.72s system 0.03s, MEM: 76.45 MB total, 70.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6819, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2752), ('AOI21X1', 2688), ('INVX1', 512), ('NAND2X1', 258), ('PI', 256), ('NAND3X1', 211), ('NOR2X1', 190), ('ARBITER_G2_0_424', 136), ('NOR3X1', 63), ('ARBITER_G1_0_769', 5), ('AND2X2', 3), ('ARBITER_G0_3_6683', 1)]
creating networkx graph with  7075  nodes
created networkx graph with  7075  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  101.68680334091187
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  103.53717279434204
loadDataAndPreprocess done. time esclaped:  103.53728556632996
current AstranArea= 18155.759700001385
>>> choose the cluster ARBITER_G2_0_424!

dealing with pattern# ARBITER_G3_0_171_6738 with 2691 clusters ( size = 3 )
dealing with pattern# ARBITER_G3_5_6559 with 2691 clusters ( size = 2 )
dealing with pattern# ARBITER_G3_0_1015 with 2691 clusters ( size = 2 )
dealing with pattern# ARBITER_G3_2_768 with 391 clusters ( size = 2 )
dealing with pattern# ARBITER_G3_2_768_769 with 255 clusters ( size = 3 )
>>> : Synthesis pattern# ARBITER_G3_2_768_769 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 17959.68781042099, gates: 6778, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/arbiter//ARBITER_G3_2_768_769.lib; read_verilog /tmp/U3EAF1A6IU.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/arbiter//ARBITER_G3_2_768_769.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/U3EAF1A6IU.v
Parsing Verilog input from `/tmp/U3EAF1A6IU.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: da4f21bac8
CPU: user 0.72s system 0.03s, MEM: 76.29 MB total, 70.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6778, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2688), ('OAI21X1', 2687), ('INVX1', 472), ('NAND2X1', 386), ('NAND3X1', 268), ('PI', 256), ('ARBITER_G3_2_768_769', 203), ('NOR2X1', 63), ('ARBITER_G1_0_769', 4), ('ARBITER_G2_0_424', 4), ('ARBITER_G0_3_6683', 1), ('NOR3X1', 1), ('AND2X2', 1)]
creating networkx graph with  7034  nodes
created networkx graph with  7034  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  111.6919584274292
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  113.5565459728241
loadDataAndPreprocess done. time esclaped:  113.55664896965027
current AstranArea= 17959.68810000134
>>> choose the cluster ARBITER_G3_2_768_769!

dealing with pattern# ARBITER_G4_2_6519 with 1406 clusters ( size = 2 )
dealing with pattern# ARBITER_G4_10_395 with 1342 clusters ( size = 2 )
>>> : Synthesis pattern# ARBITER_G4_10_395 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 18317.555527091026, gates: 6820, depth: 45
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/arbiter//ARBITER_G4_10_395.lib; read_verilog /tmp/9OPAE6EMHG.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/arbiter//ARBITER_G4_10_395.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/9OPAE6EMHG.v
Parsing Verilog input from `/tmp/9OPAE6EMHG.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1faf53c2f1
CPU: user 1.04s system 0.06s, MEM: 76.69 MB total, 70.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 9% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6820, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2725), ('AOI21X1', 2621), ('INVX1', 447), ('NAND2X1', 326), ('ARBITER_G4_10_395', 261), ('PI', 256), ('ARBITER_G3_2_768_769', 138), ('NAND3X1', 74), ('AND2X2', 68), ('NOR3X1', 67), ('NOR2X1', 61), ('ARBITER_G0_3_6683', 24), ('ARBITER_G1_0_769', 4), ('ARBITER_G2_0_424', 4)]
creating networkx graph with  7076  nodes
created networkx graph with  7076  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  121.90001249313354
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  123.15431356430054
loadDataAndPreprocess done. time esclaped:  123.15439820289612
current AstranArea= 18317.555800001388
>>> area increased after remapping!

dealing with pattern# ARBITER_G4_0_4 with 509 clusters ( size = 2 )
dealing with pattern# ARBITER_G4_0_4_1021 with 337 clusters ( size = 3 )
dealing with pattern# ARBITER_G4_0_948 with 320 clusters ( size = 2 )
>>> : Synthesis pattern# ARBITER_G4_0_948 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 17974.57103395462, gates: 6712, depth: 45
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/arbiter//ARBITER_G4_0_948.lib; read_verilog /tmp/W265ONCTRQ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/arbiter//ARBITER_G4_0_948.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/W265ONCTRQ.v
Parsing Verilog input from `/tmp/W265ONCTRQ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 3a5f21ede6
CPU: user 0.69s system 0.04s, MEM: 75.77 MB total, 70.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6712, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2688), ('OAI21X1', 2663), ('INVX1', 404), ('NAND2X1', 256), ('PI', 256), ('ARBITER_G3_2_768_769', 253), ('NAND3X1', 133), ('ARBITER_G4_0_948', 130), ('NOR2X1', 68), ('AND2X2', 61), ('ARBITER_G0_3_6683', 25), ('NOR3X1', 15), ('ARBITER_G2_0_424', 7), ('ARBITER_G1_0_769', 6), ('OR2X2', 3)]
creating networkx graph with  6968  nodes
created networkx graph with  6968  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  126.23018741607666
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  126.5493688583374
loadDataAndPreprocess done. time esclaped:  126.54944562911987
current AstranArea= 17974.571300001364
>>> area increased after remapping!

dealing with pattern# ARBITER_G4_0_1_4 with 255 clusters ( size = 3 )
>>> : Synthesis pattern# ARBITER_G4_0_1_4 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/arbiter.aig
resyn runtime: 0
[i] area: 17959.68781042099, gates: 6778, depth: 46
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/arbiter//ARBITER_G4_0_1_4.lib; read_verilog /tmp/16Y6M4UAOS.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/arbiter//ARBITER_G4_0_1_4.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/16Y6M4UAOS.v
Parsing Verilog input from `/tmp/16Y6M4UAOS.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a807f75f66
CPU: user 0.71s system 0.04s, MEM: 76.29 MB total, 70.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 6778, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2688), ('OAI21X1', 2687), ('INVX1', 472), ('NAND2X1', 386), ('NAND3X1', 268), ('PI', 256), ('ARBITER_G3_2_768_769', 203), ('NOR2X1', 63), ('ARBITER_G1_0_769', 4), ('ARBITER_G2_0_424', 4), ('ARBITER_G0_3_6683', 1), ('NOR3X1', 1), ('AND2X2', 1)]
creating networkx graph with  7034  nodes
created networkx graph with  7034  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  129.90079617500305
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  130.70869898796082
loadDataAndPreprocess done. time esclaped:  130.70877861976624
current AstranArea= 17959.68810000134
>>> area increased after remapping!

dealing with pattern# ARBITER_G4_2_392_6519 with 186 clusters ( size = 3 )
dealing with pattern# ARBITER_G4_7_6429 with 186 clusters ( size = 2 )
dealing with pattern# ARBITER_G4_0_1_4_1021 with 169 clusters ( size = 4 )
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|INVX1|NAND3X1=1|INPUT:Y-NAND3X1:A,B,C=3|NAND3X1:Y-INVX1:A=1|11101 ] 338 <<< 6778
>>> Warning: the pattern is too small and bypassed. pattern: [ 4|3|ARBITER_G3_2_768_769|INVX1=1|INPUT:Y-ARBITER_G3_2_768_769:A,B=1|INPUT:Y-ARBITER_G3_2_768_769:C=1|INPUT:Y-INVX1:A=1|INVX1:Y-ARBITER_G3_2_768_769:A,B=1|01111 ] 272 <<< 6778
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|AOI21X1|INVX1=2|INPUT:Y-AOI21X1:A,B=1|INPUT:Y-INVX1:A=2|INVX1:Y-AOI21X1:A,B=1|INVX1:Y-AOI21X1:C=1|011111 ] 192 <<< 6778
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|AOI21X1|INVX1=1|INPUT:Y-AOI21X1:A,B=2|INPUT:Y-INVX1:A=1|INVX1:Y-AOI21X1:C=1|01111 ] 128 <<< 6778
>>> Warning: the pattern is too small and bypassed. pattern: [ 4|3|NAND2X1|INVX1=2|NAND2X1=1|INPUT:Y-INVX1:A=2|INPUT:Y-NAND2X1:A,B=1|INVX1:Y-NAND2X1:A,B=2|NAND2X1:Y-NAND2X1:A,B=1|1111101 ] 244 <<< 6778
>>> Warning: the pattern is too small and bypassed. pattern: [ 4|3|ARBITER_G3_2_768_769|INVX1=1|INPUT:Y-ARBITER_G3_2_768_769:A,B=2|INPUT:Y-INVX1:A=1|INVX1:Y-ARBITER_G3_2_768_769:C=1|01111 ] 244 <<< 6778
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|NAND2X1|INVX1=1|NAND2X1=1|INPUT:Y-INVX1:A=1|INPUT:Y-NAND2X1:A,B=2|INVX1:Y-NAND2X1:A,B=1|NAND2X1:Y-NAND2X1:A,B=1|111101 ] 183 <<< 6778
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|NAND2X1|INVX1=1|NAND2X1=1|INPUT:Y-INVX1:A=1|INPUT:Y-NAND2X1:A,B=2|INVX1:Y-NAND2X1:A,B=1|NAND2X1:Y-NAND2X1:A,B=1|111101 ] 183 <<< 6778
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|NAND2X1|NAND2X1=1|INPUT:Y-NAND2X1:A,B=3|NAND2X1:Y-NAND2X1:A,B=1|11101 ] 122 <<< 6778
>>> Warning: the pattern is too small and bypassed. pattern: [ 5|3|INVX1|ARBITER_G3_2_768_769=1|INVX1=1|ARBITER_G3_2_768_769:Y-INVX1:A=1|INPUT:Y-ARBITER_G3_2_768_769:A,B=1|INPUT:Y-ARBITER_G3_2_768_769:C=1|INPUT:Y-INVX1:A=1|INVX1:Y-ARBITER_G3_2_768_769:A,B=1|111101 ] 230 <<< 6778
>>> Warning: the pattern is too small and bypassed. pattern: [ 4|3|INVX1|ARBITER_G3_2_768_769=1|ARBITER_G3_2_768_769:Y-INVX1:A=1|INPUT:Y-ARBITER_G3_2_768_769:A,B=2|INPUT:Y-ARBITER_G3_2_768_769:C=1|11110 ] 184 <<< 6778
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|NAND2X1|NOR2X1=1|INPUT:Y-NAND2X1:A,B=1|INPUT:Y-NOR2X1:A,B=2|NOR2X1:Y-NAND2X1:A,B=1|11101 ] 12 <<< 6778
saveArea= 283.41080000003785  /  1.5535233435587876 %
=================================================================================
 bar 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 5426.515814304352, gates: 2283, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/bar//bar.lib; read_verilog /tmp/59PYQLTOGD.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/bar//bar.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/59PYQLTOGD.v
Parsing Verilog input from `/tmp/59PYQLTOGD.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 57f886bbd3
CPU: user 0.21s system 0.00s, MEM: 35.27 MB total, 28.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2283, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 612), ('OAI21X1', 536), ('AOI21X1', 392), ('NAND3X1', 307), ('INVX1', 164), ('NOR3X1', 155), ('PI', 135), ('NOR2X1', 112), ('AND2X2', 5)]
creating networkx graph with  2418  nodes
created networkx graph with  2418  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.22332286834716797
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.6703212261199951
loadDataAndPreprocess done. time esclaped:  0.6703996658325195
originalArea= 5426.515900000057
initial AstranArea= 5426.515900000057
dealing with pattern# BAR_G0_3_339 with 327 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G0_3_339 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 5451.975540876389, gates: 2154, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/bar//BAR_G0_3_339.lib; read_verilog /tmp/ALIJKC7CF7.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/bar//BAR_G0_3_339.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ALIJKC7CF7.v
Parsing Verilog input from `/tmp/ALIJKC7CF7.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5d052d8313
CPU: user 0.20s system 0.01s, MEM: 34.48 MB total, 27.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2154, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 520), ('AOI21X1', 364), ('BAR_G0_3_339', 343), ('OAI21X1', 286), ('NAND3X1', 225), ('NOR3X1', 154), ('PI', 135), ('NOR2X1', 109), ('AND2X2', 64), ('OR2X2', 49), ('INVX1', 40)]
creating networkx graph with  2289  nodes
created networkx graph with  2289  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3.1884427070617676
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.469694137573242
loadDataAndPreprocess done. time esclaped:  3.469771385192871
current AstranArea= 5451.975600000048
>>> area increased after remapping!

dealing with pattern# BAR_G0_9_337 with 202 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G0_9_337 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 5493.276222586632, gates: 2264, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/bar//BAR_G0_9_337.lib; read_verilog /tmp/68CD2T9ANU.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/bar//BAR_G0_9_337.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/68CD2T9ANU.v
Parsing Verilog input from `/tmp/68CD2T9ANU.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e45a922610
CPU: user 0.21s system 0.01s, MEM: 35.25 MB total, 29.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2264, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 570), ('OAI21X1', 405), ('NAND3X1', 392), ('AOI21X1', 370), ('BAR_G0_9_337', 158), ('PI', 135), ('INVX1', 123), ('NOR3X1', 108), ('NOR2X1', 64), ('OR2X2', 53), ('AND2X2', 21)]
creating networkx graph with  2399  nodes
created networkx graph with  2399  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.510527610778809
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  5.385887622833252
loadDataAndPreprocess done. time esclaped:  5.38597297668457
current AstranArea= 5493.276300000065
>>> area increased after remapping!

dealing with pattern# BAR_G0_0_1735 with 184 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G0_0_1735 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 5449.214615106583, gates: 2289, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/bar//BAR_G0_0_1735.lib; read_verilog /tmp/JI6LGREPF2.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/bar//BAR_G0_0_1735.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/JI6LGREPF2.v
Parsing Verilog input from `/tmp/JI6LGREPF2.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 2069c94ae1
CPU: user 0.21s system 0.01s, MEM: 35.44 MB total, 29.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2289, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 614), ('OAI21X1', 536), ('AOI21X1', 395), ('NAND3X1', 295), ('INVX1', 164), ('NOR3X1', 158), ('PI', 135), ('NOR2X1', 112), ('BAR_G0_0_1735', 8), ('AND2X2', 7)]
creating networkx graph with  2424  nodes
created networkx graph with  2424  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  6.375376462936401
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  7.142605304718018
loadDataAndPreprocess done. time esclaped:  7.142683982849121
current AstranArea= 5449.214700000057
>>> area increased after remapping!

dealing with pattern# BAR_G0_3_4_339 with 128 clusters ( size = 3 )
>>> : Synthesis pattern# BAR_G0_3_4_339 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 6012.274919629097, gates: 2472, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/bar//BAR_G0_3_4_339.lib; read_verilog /tmp/521WH70CN8.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/bar//BAR_G0_3_4_339.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/521WH70CN8.v
Parsing Verilog input from `/tmp/521WH70CN8.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 6838bdd7c9
CPU: user 0.22s system 0.02s, MEM: 36.96 MB total, 30.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2472, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 576), ('AOI21X1', 451), ('NAND3X1', 422), ('OAI21X1', 399), ('INVX1', 185), ('PI', 135), ('NOR3X1', 120), ('BAR_G0_3_4_339', 118), ('NOR2X1', 85), ('OR2X2', 63), ('AND2X2', 53)]
creating networkx graph with  2607  nodes
created networkx graph with  2607  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  8.19138479232788
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  8.998492002487183
loadDataAndPreprocess done. time esclaped:  8.998573780059814
current AstranArea= 6012.275000000042
>>> area increased after remapping!

dealing with pattern# BAR_G0_0_1742 with 120 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G0_0_1742 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 5633.453227162361, gates: 2249, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/bar//BAR_G0_0_1742.lib; read_verilog /tmp/8KSLLSX7AA.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/bar//BAR_G0_0_1742.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/8KSLLSX7AA.v
Parsing Verilog input from `/tmp/8KSLLSX7AA.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 949e911717
CPU: user 0.21s system 0.02s, MEM: 35.13 MB total, 28.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2249, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 616), ('OAI21X1', 407), ('NAND2X1', 376), ('NOR3X1', 307), ('PI', 135), ('NOR2X1', 133), ('BAR_G0_0_1742', 129), ('INVX1', 109), ('AND2X2', 91), ('NAND3X1', 67), ('OR2X2', 14)]
creating networkx graph with  2384  nodes
created networkx graph with  2384  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  10.292300462722778
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  10.5707106590271
loadDataAndPreprocess done. time esclaped:  10.570802450180054
current AstranArea= 5633.453300000055
>>> area increased after remapping!

dealing with pattern# BAR_G0_0_1758 with 115 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G0_0_1758 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 5866.5564057827, gates: 2449, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/bar//BAR_G0_0_1758.lib; read_verilog /tmp/1UOC3O2LWR.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/bar//BAR_G0_0_1758.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/1UOC3O2LWR.v
Parsing Verilog input from `/tmp/1UOC3O2LWR.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e2d3a993c4
CPU: user 0.21s system 0.02s, MEM: 36.66 MB total, 30.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2449, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 590), ('OAI21X1', 482), ('AOI21X1', 419), ('NAND3X1', 401), ('INVX1', 180), ('NOR3X1', 143), ('PI', 135), ('NOR2X1', 92), ('AND2X2', 55), ('OR2X2', 51), ('BAR_G0_0_1758', 36)]
creating networkx graph with  2584  nodes
created networkx graph with  2584  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  11.954623699188232
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  12.425337314605713
loadDataAndPreprocess done. time esclaped:  12.42546272277832
current AstranArea= 5866.556500000075
>>> area increased after remapping!

dealing with pattern# BAR_G0_0_166 with 104 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G0_0_166 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 6050.115006804466, gates: 2515, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/bar//BAR_G0_0_166.lib; read_verilog /tmp/05O3BT49WK.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/bar//BAR_G0_0_166.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/05O3BT49WK.v
Parsing Verilog input from `/tmp/05O3BT49WK.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 35ba05d52f
CPU: user 0.23s system 0.01s, MEM: 37.23 MB total, 30.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2515, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 597), ('NAND2X1', 568), ('NAND3X1', 490), ('AOI21X1', 251), ('INVX1', 195), ('PI', 135), ('BAR_G0_0_166', 126), ('AND2X2', 100), ('OR2X2', 77), ('NOR2X1', 56), ('NOR3X1', 55)]
creating networkx graph with  2650  nodes
created networkx graph with  2650  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  13.798065185546875
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  14.270823001861572
loadDataAndPreprocess done. time esclaped:  14.270903587341309
current AstranArea= 6050.115100000059
>>> area increased after remapping!

dealing with pattern# BAR_G0_0_1099 with 97 clusters ( size = 2 )
..................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHHH*H>>> : Synthesis pattern# BAR_G0_0_1099 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 5511.903325200081, gates: 2292, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/bar//BAR_G0_0_1099.lib; read_verilog /tmp/YC96YTX046.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/bar//BAR_G0_0_1099.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/YC96YTX046.v
Parsing Verilog input from `/tmp/YC96YTX046.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9ed23965c2
CPU: user 0.32s system 0.01s, MEM: 35.45 MB total, 29.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 9% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2292, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 618), ('OAI21X1', 538), ('AOI21X1', 366), ('NAND3X1', 340), ('INVX1', 157), ('PI', 135), ('NOR3X1', 79), ('NOR2X1', 73), ('BAR_G0_0_1099', 69), ('OR2X2', 34), ('AND2X2', 18)]
creating networkx graph with  2427  nodes
created networkx graph with  2427  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  88.35424757003784
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  89.11414122581482
loadDataAndPreprocess done. time esclaped:  89.11424160003662
current AstranArea= 5511.903400000045
>>> area increased after remapping!

dealing with pattern# BAR_G0_0_1742_1743 with 93 clusters ( size = 3 )
dealing with pattern# BAR_G0_0_167 with 74 clusters ( size = 2 )
>>> : Synthesis pattern# BAR_G0_0_167 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 5466.648221373558, gates: 2259, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/bar//BAR_G0_0_167.lib; read_verilog /tmp/8VR1JSHM9Z.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/bar//BAR_G0_0_167.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/8VR1JSHM9Z.v
Parsing Verilog input from `/tmp/8VR1JSHM9Z.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f44ea11604
CPU: user 0.31s system 0.01s, MEM: 35.17 MB total, 28.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 9% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2259, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 554), ('OAI21X1', 539), ('NAND3X1', 361), ('AOI21X1', 273), ('INVX1', 147), ('PI', 135), ('BAR_G0_0_167', 131), ('NOR3X1', 119), ('NOR2X1', 67), ('AND2X2', 48), ('OR2X2', 20)]
creating networkx graph with  2394  nodes
created networkx graph with  2394  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  91.41331458091736
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  92.50583100318909
loadDataAndPreprocess done. time esclaped:  92.50596380233765
current AstranArea= 5466.648300000062
>>> area increased after remapping!

dealing with pattern# BAR_G0_12_13_14 with 69 clusters ( size = 3 )
>>> : Synthesis pattern# BAR_G0_12_13_14 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/bar.aig
resyn runtime: 0
[i] area: 4845.120800852776, gates: 1526, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/bar//BAR_G0_12_13_14.lib; read_verilog /tmp/3QM7QLORB3.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/bar//BAR_G0_12_13_14.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/3QM7QLORB3.v
Parsing Verilog input from `/tmp/3QM7QLORB3.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 394ecc3ea2
CPU: user 0.23s system 0.01s, MEM: 29.31 MB total, 23.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 9% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1526, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('BAR_G0_12_13_14', 672), ('NAND2X1', 253), ('AOI21X1', 223), ('PI', 135), ('NOR3X1', 100), ('OAI21X1', 96), ('NAND3X1', 68), ('OR2X2', 52), ('NOR2X1', 31), ('INVX1', 20), ('AND2X2', 11)]
creating networkx graph with  1661  nodes
created networkx graph with  1661  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  94.01736807823181
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  94.18945360183716
loadDataAndPreprocess done. time esclaped:  94.18954300880432
current AstranArea= 4845.120699999907
>>> choose the cluster BAR_G0_12_13_14!

dealing with pattern# BAR_G1_35_139 with 134 clusters ( size = 2 )
dealing with pattern# BAR_G1_134_734 with 65 clusters ( size = 4 )
dealing with pattern# BAR_G1_143_193 with 49 clusters ( size = 2 )
dealing with pattern# BAR_G1_35_371 with 49 clusters ( size = 2 )
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|NAND2X1|NAND2X1=1|INPUT:Y-NAND2X1:A,B=3|NAND2X1:Y-NAND2X1:A,B=1|11101 ] 76 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|OAI21X1|INVX1=1|INPUT:Y-INVX1:A=1|INPUT:Y-OAI21X1:A,B=2|INVX1:Y-OAI21X1:C=1|11110 ] 68 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|AOI21X1|INVX1=1|INPUT:Y-AOI21X1:A,B=2|INPUT:Y-INVX1:A=1|INVX1:Y-AOI21X1:C=1|01111 ] 56 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|NAND2X1|INVX1=1|NAND2X1=1|INPUT:Y-INVX1:A=1|INPUT:Y-NAND2X1:A,B=2|INVX1:Y-NAND2X1:A,B=1|NAND2X1:Y-NAND2X1:A,B=1|111101 ] 60 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|AOI21X1|INVX1=1|INPUT:Y-AOI21X1:A,B=1|INPUT:Y-AOI21X1:C=1|INPUT:Y-INVX1:A=1|INVX1:Y-AOI21X1:A,B=1|01111 ] 32 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|NAND3X1|INVX1=2|INPUT:Y-INVX1:A=2|INPUT:Y-NAND3X1:A,B,C=1|INVX1:Y-NAND3X1:A,B,C=2|111110 ] 42 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|OAI21X1|INVX1=1|INPUT:Y-INVX1:A=1|INPUT:Y-OAI21X1:A,B=1|INPUT:Y-OAI21X1:C=1|INVX1:Y-OAI21X1:A,B=1|11110 ] 26 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|AOI21X1|INVX1=2|INPUT:Y-AOI21X1:A,B=1|INPUT:Y-INVX1:A=2|INVX1:Y-AOI21X1:A,B=1|INVX1:Y-AOI21X1:C=1|011111 ] 30 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 4|3|NAND2X1|INVX1=1|NAND2X1=2|INPUT:Y-INVX1:A=1|INPUT:Y-NAND2X1:A,B=3|INVX1:Y-NAND2X1:A,B=1|NAND2X1:Y-NAND2X1:A,B=2|1121011 ] 36 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|NAND2X1|INVX1=1|NAND2X1=1|INPUT:Y-INVX1:A=1|INPUT:Y-NAND2X1:A,B=2|INVX1:Y-NAND2X1:A,B=1|NAND2X1:Y-NAND2X1:A,B=1|111101 ] 21 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|AND2X2|INVX1=1|NAND2X1=1|INPUT:Y-AND2X2:A,B=1|INPUT:Y-INVX1:A=1|INPUT:Y-NAND2X1:A,B=1|INVX1:Y-NAND2X1:A,B=1|NAND2X1:Y-AND2X2:A,B=1|011111 ] 18 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|AND2X2|NAND2X1=1|INPUT:Y-AND2X2:A,B=1|INPUT:Y-NAND2X1:A,B=2|NAND2X1:Y-AND2X2:A,B=1|01111 ] 12 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|2|NOR2X1|INVX1=1|INPUT:Y-INVX1:A=1|INPUT:Y-NOR2X1:A,B=1|INVX1:Y-NOR2X1:A,B=1|1110 ] 8 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 4|3|BAR_G0_12_13_14|INVX1=1|INPUT:Y-BAR_G0_12_13_14:B=1|INPUT:Y-BAR_G0_12_13_14:C=1|INPUT:Y-INVX1:A=1|INVX1:Y-BAR_G0_12_13_14:A=1|01111 ] 8 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 4|3|BAR_G0_12_13_14|INVX1=1|INPUT:Y-BAR_G0_12_13_14:A=1|INPUT:Y-BAR_G0_12_13_14:B=1|INPUT:Y-INVX1:A=1|INVX1:Y-BAR_G0_12_13_14:C=1|01111 ] 8 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|OR2X2|AND2X2=1|AND2X2:Y-OR2X2:A,B=1|INPUT:Y-AND2X2:A,B=2|INPUT:Y-OR2X2:A,B=1|11110 ] 4 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|OAI21X1|NAND2X1=1|INPUT:Y-NAND2X1:A,B=2|INPUT:Y-OAI21X1:A,B=2|NAND2X1:Y-OAI21X1:C=1|11210 ] 4 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|OAI21X1|INVX1=1|INPUT:Y-INVX1:A=1|INPUT:Y-OAI21X1:A,B=1|INPUT:Y-OAI21X1:C=1|INVX1:Y-NAND3X1:A,B,C=1|INVX1:Y-OAI21X1:A,B=1|11120 ] 4 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|INVX1|AOI21X1=1|AOI21X1:Y-INVX1:A=1|INPUT:Y-AOI21X1:A,B=2|INPUT:Y-AOI21X1:C=1|11110 ] 4 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|AOI21X1|INVX1=1|INPUT:Y-AOI21X1:A,B=1|INPUT:Y-AOI21X1:C=1|INPUT:Y-INVX1:A=1|INVX1:Y-AOI21X1:A,B=1|INVX1:Y-AOI21X1:C=1|01112 ] 4 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|2|AND2X2|INVX1=1|INPUT:Y-AND2X2:A,B=1|INPUT:Y-INVX1:A=1|INVX1:Y-AND2X2:A,B=1|0111 ] 4 <<< 1526
dealing with pattern# BAR_G2_35_139 with 134 clusters ( size = 2 )
dealing with pattern# BAR_G2_134_734 with 65 clusters ( size = 4 )
dealing with pattern# BAR_G2_143_193 with 49 clusters ( size = 2 )
dealing with pattern# BAR_G2_35_371 with 49 clusters ( size = 2 )
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|NAND2X1|NAND2X1=1|INPUT:Y-NAND2X1:A,B=3|NAND2X1:Y-NAND2X1:A,B=1|11101 ] 76 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|OAI21X1|INVX1=1|INPUT:Y-INVX1:A=1|INPUT:Y-OAI21X1:A,B=2|INVX1:Y-OAI21X1:C=1|11110 ] 68 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|AOI21X1|INVX1=1|INPUT:Y-AOI21X1:A,B=2|INPUT:Y-INVX1:A=1|INVX1:Y-AOI21X1:C=1|01111 ] 56 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|NAND2X1|INVX1=1|NAND2X1=1|INPUT:Y-INVX1:A=1|INPUT:Y-NAND2X1:A,B=2|INVX1:Y-NAND2X1:A,B=1|NAND2X1:Y-NAND2X1:A,B=1|111101 ] 60 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|AOI21X1|INVX1=1|INPUT:Y-AOI21X1:A,B=1|INPUT:Y-AOI21X1:C=1|INPUT:Y-INVX1:A=1|INVX1:Y-AOI21X1:A,B=1|01111 ] 32 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|NAND3X1|INVX1=2|INPUT:Y-INVX1:A=2|INPUT:Y-NAND3X1:A,B,C=1|INVX1:Y-NAND3X1:A,B,C=2|111110 ] 42 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|OAI21X1|INVX1=1|INPUT:Y-INVX1:A=1|INPUT:Y-OAI21X1:A,B=1|INPUT:Y-OAI21X1:C=1|INVX1:Y-OAI21X1:A,B=1|11110 ] 26 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|AOI21X1|INVX1=2|INPUT:Y-AOI21X1:A,B=1|INPUT:Y-INVX1:A=2|INVX1:Y-AOI21X1:A,B=1|INVX1:Y-AOI21X1:C=1|011111 ] 30 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 4|3|NAND2X1|INVX1=1|NAND2X1=2|INPUT:Y-INVX1:A=1|INPUT:Y-NAND2X1:A,B=3|INVX1:Y-NAND2X1:A,B=1|NAND2X1:Y-NAND2X1:A,B=2|1121011 ] 36 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|NAND2X1|INVX1=1|NAND2X1=1|INPUT:Y-INVX1:A=1|INPUT:Y-NAND2X1:A,B=2|INVX1:Y-NAND2X1:A,B=1|NAND2X1:Y-NAND2X1:A,B=1|111101 ] 21 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|AND2X2|INVX1=1|NAND2X1=1|INPUT:Y-AND2X2:A,B=1|INPUT:Y-INVX1:A=1|INPUT:Y-NAND2X1:A,B=1|INVX1:Y-NAND2X1:A,B=1|NAND2X1:Y-AND2X2:A,B=1|011111 ] 18 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|AND2X2|NAND2X1=1|INPUT:Y-AND2X2:A,B=1|INPUT:Y-NAND2X1:A,B=2|NAND2X1:Y-AND2X2:A,B=1|01111 ] 12 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|2|NOR2X1|INVX1=1|INPUT:Y-INVX1:A=1|INPUT:Y-NOR2X1:A,B=1|INVX1:Y-NOR2X1:A,B=1|1110 ] 8 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 4|3|BAR_G0_12_13_14|INVX1=1|INPUT:Y-BAR_G0_12_13_14:B=1|INPUT:Y-BAR_G0_12_13_14:C=1|INPUT:Y-INVX1:A=1|INVX1:Y-BAR_G0_12_13_14:A=1|01111 ] 8 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 4|3|BAR_G0_12_13_14|INVX1=1|INPUT:Y-BAR_G0_12_13_14:A=1|INPUT:Y-BAR_G0_12_13_14:B=1|INPUT:Y-INVX1:A=1|INVX1:Y-BAR_G0_12_13_14:C=1|01111 ] 8 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|OR2X2|AND2X2=1|AND2X2:Y-OR2X2:A,B=1|INPUT:Y-AND2X2:A,B=2|INPUT:Y-OR2X2:A,B=1|11110 ] 4 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|OAI21X1|NAND2X1=1|INPUT:Y-NAND2X1:A,B=2|INPUT:Y-OAI21X1:A,B=2|NAND2X1:Y-OAI21X1:C=1|11210 ] 4 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|OAI21X1|INVX1=1|INPUT:Y-INVX1:A=1|INPUT:Y-OAI21X1:A,B=1|INPUT:Y-OAI21X1:C=1|INVX1:Y-NAND3X1:A,B,C=1|INVX1:Y-OAI21X1:A,B=1|11120 ] 4 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|INVX1|AOI21X1=1|AOI21X1:Y-INVX1:A=1|INPUT:Y-AOI21X1:A,B=2|INPUT:Y-AOI21X1:C=1|11110 ] 4 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|AOI21X1|INVX1=1|INPUT:Y-AOI21X1:A,B=1|INPUT:Y-AOI21X1:C=1|INPUT:Y-INVX1:A=1|INVX1:Y-AOI21X1:A,B=1|INVX1:Y-AOI21X1:C=1|01112 ] 4 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|2|AND2X2|INVX1=1|INPUT:Y-AND2X2:A,B=1|INPUT:Y-INVX1:A=1|INVX1:Y-AND2X2:A,B=1|0111 ] 4 <<< 1526
dealing with pattern# BAR_G3_35_139 with 134 clusters ( size = 2 )
dealing with pattern# BAR_G3_134_734 with 65 clusters ( size = 4 )
dealing with pattern# BAR_G3_143_193 with 49 clusters ( size = 2 )
dealing with pattern# BAR_G3_35_371 with 49 clusters ( size = 2 )
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|NAND2X1|NAND2X1=1|INPUT:Y-NAND2X1:A,B=3|NAND2X1:Y-NAND2X1:A,B=1|11101 ] 76 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|OAI21X1|INVX1=1|INPUT:Y-INVX1:A=1|INPUT:Y-OAI21X1:A,B=2|INVX1:Y-OAI21X1:C=1|11110 ] 68 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|AOI21X1|INVX1=1|INPUT:Y-AOI21X1:A,B=2|INPUT:Y-INVX1:A=1|INVX1:Y-AOI21X1:C=1|01111 ] 56 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|NAND2X1|INVX1=1|NAND2X1=1|INPUT:Y-INVX1:A=1|INPUT:Y-NAND2X1:A,B=2|INVX1:Y-NAND2X1:A,B=1|NAND2X1:Y-NAND2X1:A,B=1|111101 ] 60 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|AOI21X1|INVX1=1|INPUT:Y-AOI21X1:A,B=1|INPUT:Y-AOI21X1:C=1|INPUT:Y-INVX1:A=1|INVX1:Y-AOI21X1:A,B=1|01111 ] 32 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|NAND3X1|INVX1=2|INPUT:Y-INVX1:A=2|INPUT:Y-NAND3X1:A,B,C=1|INVX1:Y-NAND3X1:A,B,C=2|111110 ] 42 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|OAI21X1|INVX1=1|INPUT:Y-INVX1:A=1|INPUT:Y-OAI21X1:A,B=1|INPUT:Y-OAI21X1:C=1|INVX1:Y-OAI21X1:A,B=1|11110 ] 26 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|AOI21X1|INVX1=2|INPUT:Y-AOI21X1:A,B=1|INPUT:Y-INVX1:A=2|INVX1:Y-AOI21X1:A,B=1|INVX1:Y-AOI21X1:C=1|011111 ] 30 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 4|3|NAND2X1|INVX1=1|NAND2X1=2|INPUT:Y-INVX1:A=1|INPUT:Y-NAND2X1:A,B=3|INVX1:Y-NAND2X1:A,B=1|NAND2X1:Y-NAND2X1:A,B=2|1121011 ] 36 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|NAND2X1|INVX1=1|NAND2X1=1|INPUT:Y-INVX1:A=1|INPUT:Y-NAND2X1:A,B=2|INVX1:Y-NAND2X1:A,B=1|NAND2X1:Y-NAND2X1:A,B=1|111101 ] 21 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|AND2X2|INVX1=1|NAND2X1=1|INPUT:Y-AND2X2:A,B=1|INPUT:Y-INVX1:A=1|INPUT:Y-NAND2X1:A,B=1|INVX1:Y-NAND2X1:A,B=1|NAND2X1:Y-AND2X2:A,B=1|011111 ] 18 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|AND2X2|NAND2X1=1|INPUT:Y-AND2X2:A,B=1|INPUT:Y-NAND2X1:A,B=2|NAND2X1:Y-AND2X2:A,B=1|01111 ] 12 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|2|NOR2X1|INVX1=1|INPUT:Y-INVX1:A=1|INPUT:Y-NOR2X1:A,B=1|INVX1:Y-NOR2X1:A,B=1|1110 ] 8 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 4|3|BAR_G0_12_13_14|INVX1=1|INPUT:Y-BAR_G0_12_13_14:B=1|INPUT:Y-BAR_G0_12_13_14:C=1|INPUT:Y-INVX1:A=1|INVX1:Y-BAR_G0_12_13_14:A=1|01111 ] 8 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 4|3|BAR_G0_12_13_14|INVX1=1|INPUT:Y-BAR_G0_12_13_14:A=1|INPUT:Y-BAR_G0_12_13_14:B=1|INPUT:Y-INVX1:A=1|INVX1:Y-BAR_G0_12_13_14:C=1|01111 ] 8 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|OR2X2|AND2X2=1|AND2X2:Y-OR2X2:A,B=1|INPUT:Y-AND2X2:A,B=2|INPUT:Y-OR2X2:A,B=1|11110 ] 4 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|OAI21X1|NAND2X1=1|INPUT:Y-NAND2X1:A,B=2|INPUT:Y-OAI21X1:A,B=2|NAND2X1:Y-OAI21X1:C=1|11210 ] 4 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|OAI21X1|INVX1=1|INPUT:Y-INVX1:A=1|INPUT:Y-OAI21X1:A,B=1|INPUT:Y-OAI21X1:C=1|INVX1:Y-NAND3X1:A,B,C=1|INVX1:Y-OAI21X1:A,B=1|11120 ] 4 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|INVX1|AOI21X1=1|AOI21X1:Y-INVX1:A=1|INPUT:Y-AOI21X1:A,B=2|INPUT:Y-AOI21X1:C=1|11110 ] 4 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|AOI21X1|INVX1=1|INPUT:Y-AOI21X1:A,B=1|INPUT:Y-AOI21X1:C=1|INPUT:Y-INVX1:A=1|INVX1:Y-AOI21X1:A,B=1|INVX1:Y-AOI21X1:C=1|01112 ] 4 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|2|AND2X2|INVX1=1|INPUT:Y-AND2X2:A,B=1|INPUT:Y-INVX1:A=1|INVX1:Y-AND2X2:A,B=1|0111 ] 4 <<< 1526
dealing with pattern# BAR_G4_35_139 with 134 clusters ( size = 2 )
dealing with pattern# BAR_G4_134_734 with 65 clusters ( size = 4 )
dealing with pattern# BAR_G4_143_193 with 49 clusters ( size = 2 )
dealing with pattern# BAR_G4_35_371 with 49 clusters ( size = 2 )
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|NAND2X1|NAND2X1=1|INPUT:Y-NAND2X1:A,B=3|NAND2X1:Y-NAND2X1:A,B=1|11101 ] 76 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|OAI21X1|INVX1=1|INPUT:Y-INVX1:A=1|INPUT:Y-OAI21X1:A,B=2|INVX1:Y-OAI21X1:C=1|11110 ] 68 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|AOI21X1|INVX1=1|INPUT:Y-AOI21X1:A,B=2|INPUT:Y-INVX1:A=1|INVX1:Y-AOI21X1:C=1|01111 ] 56 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|NAND2X1|INVX1=1|NAND2X1=1|INPUT:Y-INVX1:A=1|INPUT:Y-NAND2X1:A,B=2|INVX1:Y-NAND2X1:A,B=1|NAND2X1:Y-NAND2X1:A,B=1|111101 ] 60 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|AOI21X1|INVX1=1|INPUT:Y-AOI21X1:A,B=1|INPUT:Y-AOI21X1:C=1|INPUT:Y-INVX1:A=1|INVX1:Y-AOI21X1:A,B=1|01111 ] 32 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|NAND3X1|INVX1=2|INPUT:Y-INVX1:A=2|INPUT:Y-NAND3X1:A,B,C=1|INVX1:Y-NAND3X1:A,B,C=2|111110 ] 42 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|OAI21X1|INVX1=1|INPUT:Y-INVX1:A=1|INPUT:Y-OAI21X1:A,B=1|INPUT:Y-OAI21X1:C=1|INVX1:Y-OAI21X1:A,B=1|11110 ] 26 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|AOI21X1|INVX1=2|INPUT:Y-AOI21X1:A,B=1|INPUT:Y-INVX1:A=2|INVX1:Y-AOI21X1:A,B=1|INVX1:Y-AOI21X1:C=1|011111 ] 30 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 4|3|NAND2X1|INVX1=1|NAND2X1=2|INPUT:Y-INVX1:A=1|INPUT:Y-NAND2X1:A,B=3|INVX1:Y-NAND2X1:A,B=1|NAND2X1:Y-NAND2X1:A,B=2|1121011 ] 36 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|NAND2X1|INVX1=1|NAND2X1=1|INPUT:Y-INVX1:A=1|INPUT:Y-NAND2X1:A,B=2|INVX1:Y-NAND2X1:A,B=1|NAND2X1:Y-NAND2X1:A,B=1|111101 ] 21 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|AND2X2|INVX1=1|NAND2X1=1|INPUT:Y-AND2X2:A,B=1|INPUT:Y-INVX1:A=1|INPUT:Y-NAND2X1:A,B=1|INVX1:Y-NAND2X1:A,B=1|NAND2X1:Y-AND2X2:A,B=1|011111 ] 18 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|AND2X2|NAND2X1=1|INPUT:Y-AND2X2:A,B=1|INPUT:Y-NAND2X1:A,B=2|NAND2X1:Y-AND2X2:A,B=1|01111 ] 12 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|2|NOR2X1|INVX1=1|INPUT:Y-INVX1:A=1|INPUT:Y-NOR2X1:A,B=1|INVX1:Y-NOR2X1:A,B=1|1110 ] 8 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 4|3|BAR_G0_12_13_14|INVX1=1|INPUT:Y-BAR_G0_12_13_14:B=1|INPUT:Y-BAR_G0_12_13_14:C=1|INPUT:Y-INVX1:A=1|INVX1:Y-BAR_G0_12_13_14:A=1|01111 ] 8 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 4|3|BAR_G0_12_13_14|INVX1=1|INPUT:Y-BAR_G0_12_13_14:A=1|INPUT:Y-BAR_G0_12_13_14:B=1|INPUT:Y-INVX1:A=1|INVX1:Y-BAR_G0_12_13_14:C=1|01111 ] 8 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|OR2X2|AND2X2=1|AND2X2:Y-OR2X2:A,B=1|INPUT:Y-AND2X2:A,B=2|INPUT:Y-OR2X2:A,B=1|11110 ] 4 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|OAI21X1|NAND2X1=1|INPUT:Y-NAND2X1:A,B=2|INPUT:Y-OAI21X1:A,B=2|NAND2X1:Y-OAI21X1:C=1|11210 ] 4 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|OAI21X1|INVX1=1|INPUT:Y-INVX1:A=1|INPUT:Y-OAI21X1:A,B=1|INPUT:Y-OAI21X1:C=1|INVX1:Y-NAND3X1:A,B,C=1|INVX1:Y-OAI21X1:A,B=1|11120 ] 4 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|INVX1|AOI21X1=1|AOI21X1:Y-INVX1:A=1|INPUT:Y-AOI21X1:A,B=2|INPUT:Y-AOI21X1:C=1|11110 ] 4 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|AOI21X1|INVX1=1|INPUT:Y-AOI21X1:A,B=1|INPUT:Y-AOI21X1:C=1|INPUT:Y-INVX1:A=1|INVX1:Y-AOI21X1:A,B=1|INVX1:Y-AOI21X1:C=1|01112 ] 4 <<< 1526
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|2|AND2X2|INVX1=1|INPUT:Y-AND2X2:A,B=1|INPUT:Y-INVX1:A=1|INVX1:Y-AND2X2:A,B=1|0111 ] 4 <<< 1526
saveArea= 581.39520000015  /  10.713968423093425 %
=================================================================================
 cavlc 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 94
[i] area: 1232.3817783594131, gates: 532, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/cavlc//cavlc.lib; read_verilog /tmp/EN9PYYKWMN.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/cavlc//cavlc.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/EN9PYYKWMN.v
Parsing Verilog input from `/tmp/EN9PYYKWMN.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 39e3c33270
CPU: user 0.05s system 0.00s, MEM: 20.14 MB total, 13.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 86% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 532, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 139), ('NAND3X1', 128), ('OAI21X1', 96), ('AOI21X1', 73), ('INVX1', 52), ('NOR3X1', 17), ('NOR2X1', 16), ('PI', 10), ('AND2X2', 4), ('OR2X2', 4), ('XNOR2X1', 2), ('XOR2X1', 1)]
creating networkx graph with  542  nodes
created networkx graph with  542  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.07335853576660156
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.22375750541687012
loadDataAndPreprocess done. time esclaped:  0.22385621070861816
originalArea= 1232.3818000000028
initial AstranArea= 1232.3818000000028
dealing with pattern# CAVLC_G0_0_24 with 131 clusters ( size = 2 )
>>> : Synthesis pattern# CAVLC_G0_0_24 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 93
[i] area: 1227.2218798398972, gates: 523, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/cavlc//CAVLC_G0_0_24.lib; read_verilog /tmp/6YUAR2D8HX.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/cavlc//CAVLC_G0_0_24.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/6YUAR2D8HX.v
Parsing Verilog input from `/tmp/6YUAR2D8HX.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e01b14cfce
CPU: user 0.04s system 0.00s, MEM: 20.11 MB total, 13.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 87% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 523, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 140), ('NAND3X1', 116), ('OAI21X1', 95), ('AOI21X1', 74), ('INVX1', 43), ('NOR3X1', 17), ('NOR2X1', 16), ('CAVLC_G0_0_24', 11), ('PI', 10), ('AND2X2', 5), ('OR2X2', 3), ('XNOR2X1', 2), ('XOR2X1', 1)]
creating networkx graph with  533  nodes
created networkx graph with  533  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  95.00660514831543
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  95.14568257331848
loadDataAndPreprocess done. time esclaped:  95.14574909210205
current AstranArea= 1227.2219000000025
>>> choose the cluster CAVLC_G0_0_24!

dealing with pattern# CAVLC_G1_0_24 with 106 clusters ( size = 2 )
dealing with pattern# CAVLC_G1_0_63 with 97 clusters ( size = 2 )
>>> : Synthesis pattern# CAVLC_G1_0_63 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 92
[i] area: 1224.9216836690903, gates: 519, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/cavlc//CAVLC_G1_0_63.lib; read_verilog /tmp/HD6OPCFVEA.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/cavlc//CAVLC_G1_0_63.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/HD6OPCFVEA.v
Parsing Verilog input from `/tmp/HD6OPCFVEA.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 136a0c989a
CPU: user 0.04s system 0.01s, MEM: 20.10 MB total, 13.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 86% 2x read_verilog (0 sec), 9% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 519, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 133), ('AOI21X1', 87), ('NAND3X1', 86), ('OAI21X1', 80), ('INVX1', 40), ('NOR3X1', 34), ('CAVLC_G1_0_63', 22), ('NOR2X1', 19), ('CAVLC_G0_0_24', 13), ('PI', 10), ('XNOR2X1', 3), ('XOR2X1', 1), ('OR2X2', 1)]
creating networkx graph with  529  nodes
created networkx graph with  529  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  188.1236093044281
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  188.54178094863892
loadDataAndPreprocess done. time esclaped:  188.54185509681702
current AstranArea= 1224.9217000000015
>>> choose the cluster CAVLC_G1_0_63!

dealing with pattern# CAVLC_G2_0_56 with 101 clusters ( size = 2 )
dealing with pattern# CAVLC_G2_0_97 with 67 clusters ( size = 2 )
dealing with pattern# CAVLC_G2_3_6 with 47 clusters ( size = 2 )
>>> : Synthesis pattern# CAVLC_G2_3_6 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 91
[i] area: 1193.5312863588333, gates: 490, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/cavlc//CAVLC_G2_3_6.lib; read_verilog /tmp/ZEGFIZ5E9V.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/cavlc//CAVLC_G2_3_6.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ZEGFIZ5E9V.v
Parsing Verilog input from `/tmp/ZEGFIZ5E9V.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b6cdf40b26
CPU: user 0.05s system 0.00s, MEM: 19.83 MB total, 14.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 86% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 490, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 104), ('NAND2X1', 95), ('OAI21X1', 79), ('AOI21X1', 63), ('CAVLC_G2_3_6', 44), ('INVX1', 30), ('CAVLC_G1_0_63', 28), ('NOR3X1', 17), ('NOR2X1', 13), ('CAVLC_G0_0_24', 11), ('PI', 10), ('XNOR2X1', 3), ('AND2X2', 1), ('XOR2X1', 1), ('OR2X2', 1)]
creating networkx graph with  500  nodes
created networkx graph with  500  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  280.38631939888
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  280.4886829853058
loadDataAndPreprocess done. time esclaped:  280.48875641822815
current AstranArea= 1193.5312999999996
>>> choose the cluster CAVLC_G2_3_6!

dealing with pattern# CAVLC_G3_0_22 with 77 clusters ( size = 2 )
dealing with pattern# CAVLC_G3_0_58 with 77 clusters ( size = 2 )
dealing with pattern# CAVLC_G3_0_175 with 35 clusters ( size = 2 )
>>> : Synthesis pattern# CAVLC_G3_0_175 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 131
[i] area: 1190.2030860185623, gates: 487, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/cavlc//CAVLC_G3_0_175.lib; read_verilog /tmp/E76S4V2XCM.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/cavlc//CAVLC_G3_0_175.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/E76S4V2XCM.v
Parsing Verilog input from `/tmp/E76S4V2XCM.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 2b3b6250ea
CPU: user 0.04s system 0.00s, MEM: 19.83 MB total, 13.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 86% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 487, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 103), ('NAND2X1', 94), ('OAI21X1', 77), ('AOI21X1', 67), ('CAVLC_G2_3_6', 35), ('INVX1', 29), ('CAVLC_G1_0_63', 25), ('NOR3X1', 18), ('NOR2X1', 13), ('CAVLC_G0_0_24', 11), ('PI', 10), ('CAVLC_G3_0_175', 9), ('XNOR2X1', 3), ('AND2X2', 1), ('XOR2X1', 1), ('OR2X2', 1)]
creating networkx graph with  497  nodes
created networkx graph with  497  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  412.8076362609863
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  412.907888174057
loadDataAndPreprocess done. time esclaped:  412.9079773426056
current AstranArea= 1190.2030999999995
>>> choose the cluster CAVLC_G3_0_175!

dealing with pattern# CAVLC_G4_0_22 with 78 clusters ( size = 2 )
dealing with pattern# CAVLC_G4_0_57 with 76 clusters ( size = 2 )
dealing with pattern# CAVLC_G4_0_173 with 33 clusters ( size = 2 )
dealing with pattern# CAVLC_G4_0_152 with 28 clusters ( size = 2 )
>>> : Synthesis pattern# CAVLC_G4_0_152 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/cavlc.aig
resyn runtime: 90
[i] area: 1187.728886127472, gates: 483, depth: 10
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/cavlc//CAVLC_G4_0_152.lib; read_verilog /tmp/CA53FPVDRE.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/cavlc//CAVLC_G4_0_152.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/CA53FPVDRE.v
Parsing Verilog input from `/tmp/CA53FPVDRE.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 0d258c70e4
CPU: user 0.04s system 0.00s, MEM: 19.82 MB total, 13.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 86% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 483, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 99), ('NAND2X1', 92), ('OAI21X1', 79), ('AOI21X1', 64), ('CAVLC_G2_3_6', 32), ('INVX1', 26), ('CAVLC_G1_0_63', 24), ('NOR3X1', 22), ('NOR2X1', 14), ('CAVLC_G0_0_24', 10), ('PI', 10), ('CAVLC_G4_0_152', 8), ('CAVLC_G3_0_175', 7), ('XNOR2X1', 3), ('AND2X2', 1), ('XOR2X1', 1), ('OR2X2', 1)]
creating networkx graph with  493  nodes
created networkx graph with  493  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  503.63975262641907
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  503.73968625068665
loadDataAndPreprocess done. time esclaped:  503.7397825717926
current AstranArea= 1187.7289000000003
>>> choose the cluster CAVLC_G4_0_152!

saveArea= 44.652900000002546  /  3.623300830960214 %
=================================================================================
 ctrl 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 237.46579587459564, gates: 103, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/ctrl//ctrl.lib; read_verilog /tmp/ME3BD12AP2.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/ctrl//ctrl.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ME3BD12AP2.v
Parsing Verilog input from `/tmp/ME3BD12AP2.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ef4576d946
CPU: user 0.01s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 66% 2x read_verilog (0 sec), 21% 2x read_liberty (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 104, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 22), ('NAND2X1', 21), ('INVX1', 18), ('NAND3X1', 14), ('NOR3X1', 10), ('OAI21X1', 9), ('PI', 7), ('NOR2X1', 6), ('const_1', 1), ('AND2X2', 1), ('OR2X2', 1), ('XNOR2X1', 1)]
creating networkx graph with  111  nodes
created networkx graph with  111  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.010637521743774414
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.2246687412261963
loadDataAndPreprocess done. time esclaped:  0.22475719451904297
originalArea= 237.4657999999999
initial AstranArea= 237.4657999999999
dealing with pattern# CTRL_G0_1_13 with 20 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G0_1_13 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 238.23439621925354, gates: 102, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/ctrl//CTRL_G0_1_13.lib; read_verilog /tmp/SLDE17U1MQ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/ctrl//CTRL_G0_1_13.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/SLDE17U1MQ.v
Parsing Verilog input from `/tmp/SLDE17U1MQ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 0274c7fd19
CPU: user 0.01s system 0.01s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 66% 2x read_verilog (0 sec), 21% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 103, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 22), ('NAND2X1', 21), ('INVX1', 17), ('NAND3X1', 12), ('OAI21X1', 9), ('NOR3X1', 9), ('PI', 7), ('NOR2X1', 5), ('CTRL_G0_1_13', 3), ('OR2X2', 2), ('const_1', 1), ('AND2X2', 1), ('XNOR2X1', 1)]
creating networkx graph with  110  nodes
created networkx graph with  110  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.219860553741455
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.2422690391540527
loadDataAndPreprocess done. time esclaped:  1.2423505783081055
current AstranArea= 238.23439999999988
>>> area increased after remapping!

dealing with pattern# CTRL_G0_1_21 with 16 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G0_1_21 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 243.95139622688293, gates: 107, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/ctrl//CTRL_G0_1_21.lib; read_verilog /tmp/8LDGIVHW7F.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/ctrl//CTRL_G0_1_21.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/8LDGIVHW7F.v
Parsing Verilog input from `/tmp/8LDGIVHW7F.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: bf58ff4a5c
CPU: user 0.01s system 0.00s, MEM: 16.46 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 66% 2x read_verilog (0 sec), 21% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 108, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 21), ('INVX1', 19), ('AOI21X1', 19), ('NAND3X1', 17), ('OAI21X1', 10), ('PI', 7), ('NOR3X1', 6), ('NOR2X1', 6), ('CTRL_G0_1_21', 5), ('AND2X2', 2), ('const_1', 1), ('XOR2X1', 1), ('XNOR2X1', 1)]
creating networkx graph with  115  nodes
created networkx graph with  115  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.1820921897888184
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.2030396461486816
loadDataAndPreprocess done. time esclaped:  2.203145742416382
current AstranArea= 243.9513999999999
>>> area increased after remapping!

dealing with pattern# CTRL_G0_1_12_13 with 11 clusters ( size = 3 )
>>> : Synthesis pattern# CTRL_G0_1_12_13 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 238.40439581871033, gates: 104, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/ctrl//CTRL_G0_1_12_13.lib; read_verilog /tmp/YPF99WHTKI.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/ctrl//CTRL_G0_1_12_13.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/YPF99WHTKI.v
Parsing Verilog input from `/tmp/YPF99WHTKI.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b662e70ac5
CPU: user 0.01s system 0.01s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 65% 2x read_verilog (0 sec), 21% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 105, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 22), ('NAND2X1', 21), ('INVX1', 19), ('NAND3X1', 15), ('OAI21X1', 9), ('NOR3X1', 9), ('PI', 7), ('NOR2X1', 6), ('const_1', 1), ('AND2X2', 1), ('OR2X2', 1), ('XNOR2X1', 1)]
creating networkx graph with  112  nodes
created networkx graph with  112  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3.1679840087890625
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.192859172821045
loadDataAndPreprocess done. time esclaped:  3.1929781436920166
current AstranArea= 238.40439999999987
>>> area increased after remapping!

dealing with pattern# CTRL_G0_1_57 with 11 clusters ( size = 2 )
..................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHHH*H>>> : Synthesis pattern# CTRL_G0_1_57 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 236.48529648780823, gates: 100, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/ctrl//CTRL_G0_1_57.lib; read_verilog /tmp/MH9IIHFZJC.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/ctrl//CTRL_G0_1_57.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/MH9IIHFZJC.v
Parsing Verilog input from `/tmp/MH9IIHFZJC.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 9f999ca534
CPU: user 0.01s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 64% 2x read_verilog (0 sec), 21% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 101, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 22), ('NAND2X1', 21), ('INVX1', 15), ('NAND3X1', 12), ('OAI21X1', 9), ('NOR3X1', 9), ('PI', 7), ('NOR2X1', 6), ('CTRL_G0_1_57', 3), ('const_1', 1), ('AND2X2', 1), ('OR2X2', 1), ('XNOR2X1', 1)]
creating networkx graph with  108  nodes
created networkx graph with  108  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  76.15268516540527
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  76.18862962722778
loadDataAndPreprocess done. time esclaped:  76.18873572349548
current AstranArea= 236.48529999999985
>>> choose the cluster CTRL_G0_1_57!

dealing with pattern# CTRL_G1_4_68 with 18 clusters ( size = 2 )
dealing with pattern# CTRL_G1_1_3 with 15 clusters ( size = 2 )
dealing with pattern# CTRL_G1_1_14_60 with 10 clusters ( size = 3 )
dealing with pattern# CTRL_G1_1_34 with 10 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G1_1_34 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 240.53899657726288, gates: 100, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/ctrl//CTRL_G1_1_34.lib; read_verilog /tmp/3KF8L0GHFJ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/ctrl//CTRL_G1_1_34.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/3KF8L0GHFJ.v
Parsing Verilog input from `/tmp/3KF8L0GHFJ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: edc122ef7a
CPU: user 0.01s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 64% 2x read_verilog (0 sec), 21% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 101, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 20), ('INVX1', 15), ('AOI21X1', 15), ('NAND3X1', 13), ('NOR3X1', 12), ('OAI21X1', 11), ('PI', 7), ('NOR2X1', 4), ('CTRL_G1_1_34', 3), ('CTRL_G0_1_57', 3), ('const_1', 1), ('XOR2X1', 1), ('AND2X2', 1), ('OR2X2', 1), ('XNOR2X1', 1)]
creating networkx graph with  108  nodes
created networkx graph with  108  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  77.72264885902405
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  77.75704860687256
loadDataAndPreprocess done. time esclaped:  77.75715684890747
current AstranArea= 240.53899999999987
>>> area increased after remapping!

dealing with pattern# CTRL_G1_1_92 with 9 clusters ( size = 2 )
dealing with pattern# CTRL_G1_1_65 with 7 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G1_1_65 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 236.05909669399261, gates: 100, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/ctrl//CTRL_G1_1_65.lib; read_verilog /tmp/AOHIYFCN8Y.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/ctrl//CTRL_G1_1_65.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/AOHIYFCN8Y.v
Parsing Verilog input from `/tmp/AOHIYFCN8Y.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b80f487690
CPU: user 0.01s system 0.01s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 64% 2x read_verilog (0 sec), 21% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 101, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 22), ('AOI21X1', 22), ('INVX1', 15), ('NAND3X1', 13), ('NOR3X1', 9), ('OAI21X1', 7), ('PI', 7), ('NOR2X1', 5), ('CTRL_G0_1_57', 3), ('CTRL_G1_1_65', 2), ('const_1', 1), ('OR2X2', 1), ('XNOR2X1', 1)]
creating networkx graph with  108  nodes
created networkx graph with  108  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  79.37769675254822
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  79.40896368026733
loadDataAndPreprocess done. time esclaped:  79.40907120704651
current AstranArea= 236.0590999999999
>>> choose the cluster CTRL_G1_1_65!

dealing with pattern# CTRL_G2_1_60 with 20 clusters ( size = 2 )
dealing with pattern# CTRL_G2_1_3 with 17 clusters ( size = 2 )
dealing with pattern# CTRL_G2_1_14_60 with 11 clusters ( size = 3 )
dealing with pattern# CTRL_G2_1_35 with 10 clusters ( size = 2 )
dealing with pattern# CTRL_G2_1_92 with 9 clusters ( size = 2 )
dealing with pattern# CTRL_G2_13_52 with 6 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G2_13_52 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 235.16359674930573, gates: 99, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/ctrl//CTRL_G2_13_52.lib; read_verilog /tmp/8TM7MTIQLN.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/ctrl//CTRL_G2_13_52.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/8TM7MTIQLN.v
Parsing Verilog input from `/tmp/8TM7MTIQLN.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 624ab05535
CPU: user 0.02s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 65% 2x read_verilog (0 sec), 21% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 100, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 20), ('AOI21X1', 19), ('INVX1', 15), ('NAND3X1', 15), ('NOR3X1', 9), ('OAI21X1', 8), ('PI', 7), ('NOR2X1', 4), ('CTRL_G0_1_57', 3), ('CTRL_G1_1_65', 2), ('CTRL_G2_13_52', 2), ('const_1', 1), ('OR2X2', 1), ('XNOR2X1', 1)]
creating networkx graph with  107  nodes
created networkx graph with  107  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  81.00648641586304
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  81.36909914016724
loadDataAndPreprocess done. time esclaped:  81.36920762062073
current AstranArea= 235.16359999999986
>>> choose the cluster CTRL_G2_13_52!

dealing with pattern# CTRL_G3_1_60 with 22 clusters ( size = 2 )
dealing with pattern# CTRL_G3_1_3 with 16 clusters ( size = 2 )
dealing with pattern# CTRL_G3_1_14_60 with 11 clusters ( size = 3 )
dealing with pattern# CTRL_G3_2_17 with 11 clusters ( size = 2 )
dealing with pattern# CTRL_G3_8_73 with 9 clusters ( size = 2 )
dealing with pattern# CTRL_G3_1_65 with 6 clusters ( size = 2 )
dealing with pattern# CTRL_G3_1_15_65 with 5 clusters ( size = 3 )
>>> : Synthesis pattern# CTRL_G3_1_15_65 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 233.24449729919434, gates: 96, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/ctrl//CTRL_G3_1_15_65.lib; read_verilog /tmp/56WI9TX8DP.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/ctrl//CTRL_G3_1_15_65.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/56WI9TX8DP.v
Parsing Verilog input from `/tmp/56WI9TX8DP.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 44dea0af25
CPU: user 0.01s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 64% 2x read_verilog (0 sec), 22% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 97, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 20), ('AOI21X1', 18), ('NAND3X1', 15), ('INVX1', 12), ('NOR3X1', 9), ('PI', 7), ('OAI21X1', 6), ('NOR2X1', 4), ('CTRL_G3_1_15_65', 3), ('CTRL_G0_1_57', 3), ('CTRL_G1_1_65', 2), ('CTRL_G2_13_52', 2), ('const_1', 1), ('OR2X2', 1), ('XNOR2X1', 1)]
creating networkx graph with  104  nodes
created networkx graph with  104  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  82.94459915161133
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  82.97818493843079
loadDataAndPreprocess done. time esclaped:  82.97828602790833
current AstranArea= 233.24449999999987
>>> choose the cluster CTRL_G3_1_15_65!

dealing with pattern# CTRL_G4_1_58 with 20 clusters ( size = 2 )
dealing with pattern# CTRL_G4_1_3 with 16 clusters ( size = 2 )
dealing with pattern# CTRL_G4_1_16_58 with 13 clusters ( size = 3 )
dealing with pattern# CTRL_G4_1_88 with 10 clusters ( size = 2 )
dealing with pattern# CTRL_G4_2_18 with 10 clusters ( size = 2 )
dealing with pattern# CTRL_G4_1_62 with 6 clusters ( size = 2 )
dealing with pattern# CTRL_G4_1_13_62 with 4 clusters ( size = 3 )
dealing with pattern# CTRL_G4_44_45 with 4 clusters ( size = 2 )
dealing with pattern# CTRL_G4_3_4 with 4 clusters ( size = 2 )
dealing with pattern# CTRL_G4_1_3_8_79 with 3 clusters ( size = 4 )
>>> : Synthesis pattern# CTRL_G4_1_3_8_79 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 237.76709640026093, gates: 93, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/ctrl//CTRL_G4_1_3_8_79.lib; read_verilog /tmp/CWNL1EKFIG.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/ctrl//CTRL_G4_1_3_8_79.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/CWNL1EKFIG.v
Parsing Verilog input from `/tmp/CWNL1EKFIG.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ecd4190254
CPU: user 0.01s system 0.01s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 64% 2x read_verilog (0 sec), 21% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 94, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 14), ('NAND3X1', 13), ('NOR3X1', 12), ('OAI21X1', 10), ('NAND2X1', 10), ('INVX1', 9), ('NOR2X1', 7), ('PI', 7), ('CTRL_G1_1_65', 4), ('CTRL_G4_1_3_8_79', 4), ('CTRL_G2_13_52', 3), ('OR2X2', 3), ('XOR2X1', 2), ('const_1', 1), ('CTRL_G3_1_15_65', 1), ('AND2X2', 1)]
creating networkx graph with  101  nodes
created networkx graph with  101  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  84.72177410125732
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  84.74782395362854
loadDataAndPreprocess done. time esclaped:  84.74792337417603
current AstranArea= 237.76709999999986
>>> area increased after remapping!

dealing with pattern# CTRL_G4_4_8_13_65 with 3 clusters ( size = 4 )
>>> : Synthesis pattern# CTRL_G4_4_8_13_65 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 233.24449729919434, gates: 96, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/ctrl//CTRL_G4_4_8_13_65.lib; read_verilog /tmp/0MLZ55094Y.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/ctrl//CTRL_G4_4_8_13_65.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/0MLZ55094Y.v
Parsing Verilog input from `/tmp/0MLZ55094Y.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 20f50395f9
CPU: user 0.02s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 63% 2x read_verilog (0 sec), 22% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 97, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 20), ('AOI21X1', 18), ('NAND3X1', 15), ('INVX1', 12), ('NOR3X1', 9), ('PI', 7), ('OAI21X1', 6), ('NOR2X1', 4), ('CTRL_G3_1_15_65', 3), ('CTRL_G0_1_57', 3), ('CTRL_G1_1_65', 2), ('CTRL_G2_13_52', 2), ('const_1', 1), ('OR2X2', 1), ('XNOR2X1', 1)]
creating networkx graph with  104  nodes
created networkx graph with  104  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  86.21056342124939
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  86.24002742767334
loadDataAndPreprocess done. time esclaped:  86.24011945724487
current AstranArea= 233.24449999999987
>>> area increased after remapping!

dealing with pattern# CTRL_G4_1_13_88 with 3 clusters ( size = 3 )
dealing with pattern# CTRL_G4_5_6_27 with 3 clusters ( size = 3 )
dealing with pattern# CTRL_G4_1_2_3 with 3 clusters ( size = 3 )
dealing with pattern# CTRL_G4_8_72 with 3 clusters ( size = 2 )
>>> : Synthesis pattern# CTRL_G4_8_72 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 236.7869964838028, gates: 94, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/ctrl//CTRL_G4_8_72.lib; read_verilog /tmp/T923IFFAO2.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/ctrl//CTRL_G4_8_72.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/T923IFFAO2.v
Parsing Verilog input from `/tmp/T923IFFAO2.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b783cb8da3
CPU: user 0.02s system 0.00s, MEM: 16.34 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 62% 2x read_verilog (0 sec), 22% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 95, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 13), ('OAI21X1', 12), ('AOI21X1', 11), ('INVX1', 10), ('NOR2X1', 9), ('NAND2X1', 9), ('NOR3X1', 9), ('PI', 7), ('CTRL_G4_8_72', 6), ('CTRL_G1_1_65', 5), ('CTRL_G2_13_52', 4), ('CTRL_G3_1_15_65', 2), ('OR2X2', 2), ('const_1', 1), ('XNOR2X1', 1), ('CTRL_G0_1_57', 1)]
creating networkx graph with  102  nodes
created networkx graph with  102  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  87.73419070243835
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  87.76158094406128
loadDataAndPreprocess done. time esclaped:  87.76169991493225
current AstranArea= 236.7869999999999
>>> area increased after remapping!

dealing with pattern# CTRL_G4_1_2_25_53_54 with 2 clusters ( size = 5 )
>>> : Synthesis pattern# CTRL_G4_1_2_25_53_54 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 234.65239715576172, gates: 96, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/ctrl//CTRL_G4_1_2_25_53_54.lib; read_verilog /tmp/NLCT49S8CB.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/ctrl//CTRL_G4_1_2_25_53_54.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/NLCT49S8CB.v
Parsing Verilog input from `/tmp/NLCT49S8CB.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8590d196af
CPU: user 0.01s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 65% 2x read_verilog (0 sec), 21% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 97, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 18), ('AOI21X1', 18), ('NAND3X1', 15), ('INVX1', 12), ('OAI21X1', 8), ('NOR3X1', 8), ('PI', 7), ('NOR2X1', 5), ('CTRL_G3_1_15_65', 3), ('CTRL_G0_1_57', 3), ('CTRL_G1_1_65', 2), ('CTRL_G2_13_52', 2), ('const_1', 1), ('OR2X2', 1), ('XNOR2X1', 1)]
creating networkx graph with  104  nodes
created networkx graph with  104  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  89.21487593650818
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  89.23762893676758
loadDataAndPreprocess done. time esclaped:  89.23771405220032
current AstranArea= 234.65239999999986
>>> area increased after remapping!

dealing with pattern# CTRL_G4_8_19 with 2 clusters ( size = 4 )
>>> : Synthesis pattern# CTRL_G4_8_19 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 233.24449729919434, gates: 96, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/ctrl//CTRL_G4_8_19.lib; read_verilog /tmp/RVJWVYI0RC.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/ctrl//CTRL_G4_8_19.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/RVJWVYI0RC.v
Parsing Verilog input from `/tmp/RVJWVYI0RC.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 081c0f8170
CPU: user 0.01s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 63% 2x read_verilog (0 sec), 23% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 97, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 20), ('AOI21X1', 18), ('NAND3X1', 15), ('INVX1', 12), ('NOR3X1', 9), ('PI', 7), ('OAI21X1', 6), ('NOR2X1', 4), ('CTRL_G3_1_15_65', 3), ('CTRL_G0_1_57', 3), ('CTRL_G1_1_65', 2), ('CTRL_G2_13_52', 2), ('const_1', 1), ('OR2X2', 1), ('XNOR2X1', 1)]
creating networkx graph with  104  nodes
created networkx graph with  104  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  90.24057292938232
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  90.26999998092651
loadDataAndPreprocess done. time esclaped:  90.27009916305542
current AstranArea= 233.24449999999987
>>> area increased after remapping!

dealing with pattern# CTRL_G4_3_8_79 with 2 clusters ( size = 3 )
>>> : Synthesis pattern# CTRL_G4_3_8_79 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/ctrl.aig
resyn runtime: 0
[i] area: 229.44939661026, gates: 96, depth: 5
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/ctrl//CTRL_G4_3_8_79.lib; read_verilog /tmp/7IICYWY70D.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/ctrl//CTRL_G4_3_8_79.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/7IICYWY70D.v
Parsing Verilog input from `/tmp/7IICYWY70D.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 44006b9faa
CPU: user 0.01s system 0.00s, MEM: 16.34 MB total, 10.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 63% 2x read_verilog (0 sec), 22% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 97, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 20), ('NAND3X1', 14), ('CTRL_G4_3_8_79', 14), ('AOI21X1', 13), ('INVX1', 12), ('OAI21X1', 9), ('PI', 7), ('CTRL_G2_13_52', 5), ('NOR2X1', 4), ('CTRL_G3_1_15_65', 2), ('const_1', 1), ('XOR2X1', 1), ('CTRL_G1_1_65', 1), ('XNOR2X1', 1)]
creating networkx graph with  104  nodes
created networkx graph with  104  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  91.49063777923584
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  91.5090537071228
loadDataAndPreprocess done. time esclaped:  91.5091347694397
current AstranArea= 229.44939999999994
>>> choose the cluster CTRL_G4_3_8_79!

saveArea= 8.016399999999948  /  3.3758124327797736 %
=================================================================================
 dec 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 715.2131776809692, gates: 310, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/dec//dec.lib; read_verilog /tmp/303W3OWNGI.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/dec//dec.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/303W3OWNGI.v
Parsing Verilog input from `/tmp/303W3OWNGI.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 846e37a5a3
CPU: user 0.02s system 0.00s, MEM: 18.02 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 81% 2x read_verilog (0 sec), 10% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 310, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 260), ('NAND2X1', 20), ('NAND3X1', 12), ('NOR3X1', 10), ('INVX1', 8), ('PI', 8)]
creating networkx graph with  318  nodes
created networkx graph with  318  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.02588629722595215
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.09465599060058594
loadDataAndPreprocess done. time esclaped:  0.09472846984863281
originalArea= 715.2131999999983
initial AstranArea= 715.2131999999983
dealing with pattern# DEC_G0_3_7 with 319 clusters ( size = 2 )
>>> : Synthesis pattern# DEC_G0_3_7 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 718.9675779342651, gates: 312, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/dec//DEC_G0_3_7.lib; read_verilog /tmp/SLRO03MIQZ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/dec//DEC_G0_3_7.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/SLRO03MIQZ.v
Parsing Verilog input from `/tmp/SLRO03MIQZ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 0bd9385eea
CPU: user 0.02s system 0.00s, MEM: 18.01 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 81% 2x read_verilog (0 sec), 10% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 312, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 260), ('NAND2X1', 24), ('NOR3X1', 12), ('INVX1', 8), ('NAND3X1', 8), ('PI', 8)]
creating networkx graph with  320  nodes
created networkx graph with  320  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.716710090637207
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.7973217964172363
loadDataAndPreprocess done. time esclaped:  0.7974231243133545
current AstranArea= 718.9675999999982
>>> area increased after remapping!

dealing with pattern# DEC_G0_0_3_7 with 159 clusters ( size = 3 )
>>> : Synthesis pattern# DEC_G0_0_3_7 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 715.2131776809692, gates: 310, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/dec//DEC_G0_0_3_7.lib; read_verilog /tmp/DVNTKDQHVF.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/dec//DEC_G0_0_3_7.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/DVNTKDQHVF.v
Parsing Verilog input from `/tmp/DVNTKDQHVF.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5a3cd5e33a
CPU: user 0.03s system 0.00s, MEM: 18.01 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 81% 2x read_verilog (0 sec), 10% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 310, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 260), ('NAND2X1', 20), ('NAND3X1', 12), ('NOR3X1', 10), ('INVX1', 8), ('PI', 8)]
creating networkx graph with  318  nodes
created networkx graph with  318  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.3616564273834229
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.429502010345459
loadDataAndPreprocess done. time esclaped:  1.4296245574951172
current AstranArea= 715.2131999999983
>>> area increased after remapping!

dealing with pattern# DEC_G0_1_2 with 11 clusters ( size = 2 )
dealing with pattern# DEC_G0_0_102 with 10 clusters ( size = 2 )
>>> : Synthesis pattern# DEC_G0_0_102 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 720.8447771072388, gates: 310, depth: 4
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/dec//DEC_G0_0_102.lib; read_verilog /tmp/VYJTIL1FLN.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/dec//DEC_G0_0_102.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/VYJTIL1FLN.v
Parsing Verilog input from `/tmp/VYJTIL1FLN.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d15dc52261
CPU: user 0.03s system 0.00s, MEM: 18.01 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 81% 2x read_verilog (0 sec), 10% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 310, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 260), ('NAND3X1', 16), ('NAND2X1', 12), ('INVX1', 8), ('OR2X2', 8), ('PI', 8), ('NOR3X1', 6)]
creating networkx graph with  318  nodes
created networkx graph with  318  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.8651556968688965
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.9335708618164062
loadDataAndPreprocess done. time esclaped:  1.9336473941802979
current AstranArea= 720.8447999999981
>>> area increased after remapping!

dealing with pattern# DEC_G0_0_3 with 10 clusters ( size = 2 )
>>> : Synthesis pattern# DEC_G0_0_3 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 857.3695833683014, gates: 324, depth: 3
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/dec//DEC_G0_0_3.lib; read_verilog /tmp/KORWEKAE8M.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/dec//DEC_G0_0_3.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/KORWEKAE8M.v
Parsing Verilog input from `/tmp/KORWEKAE8M.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 699abd9188
CPU: user 0.03s system 0.00s, MEM: 18.15 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 82% 2x read_verilog (0 sec), 9% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 324, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AND2X2', 198), ('NOR2X1', 70), ('NOR3X1', 26), ('NAND3X1', 10), ('DEC_G0_0_3', 8), ('PI', 8), ('NAND2X1', 6), ('INVX1', 4), ('OR2X2', 2)]
creating networkx graph with  332  nodes
created networkx graph with  332  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.3289544582366943
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.3613390922546387
loadDataAndPreprocess done. time esclaped:  2.3614370822906494
current AstranArea= 857.3695999999973
>>> area increased after remapping!

dealing with pattern# DEC_G0_1_64_65 with 4 clusters ( size = 3 )
dealing with pattern# DEC_G0_1_101 with 3 clusters ( size = 2 )
>>> : Synthesis pattern# DEC_G0_1_101 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 705.7425765991211, gates: 302, depth: 3
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/dec//DEC_G0_1_101.lib; read_verilog /tmp/4KBJQEIF7Z.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/dec//DEC_G0_1_101.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/4KBJQEIF7Z.v
Parsing Verilog input from `/tmp/4KBJQEIF7Z.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5b6885ff8f
CPU: user 0.02s system 0.01s, MEM: 18.02 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 81% 2x read_verilog (0 sec), 10% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 302, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 258), ('NAND3X1', 28), ('PI', 8), ('INVX1', 4), ('DEC_G0_1_101', 4), ('NAND2X1', 4), ('NOR3X1', 2), ('AND2X2', 2)]
creating networkx graph with  310  nodes
created networkx graph with  310  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.944436550140381
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.962968349456787
loadDataAndPreprocess done. time esclaped:  2.963057041168213
current AstranArea= 705.7425999999982
>>> choose the cluster DEC_G0_1_101!

dealing with pattern# DEC_G1_6_7 with 64 clusters ( size = 2 )
dealing with pattern# DEC_G1_0_164_165 with 32 clusters ( size = 3 )
dealing with pattern# DEC_G1_0_3 with 26 clusters ( size = 2 )
dealing with pattern# DEC_G1_0_1_3 with 6 clusters ( size = 3 )
>>> : Synthesis pattern# DEC_G1_0_1_3 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/dec.aig
resyn runtime: 0
[i] area: 705.7425765991211, gates: 302, depth: 3
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/dec//DEC_G1_0_1_3.lib; read_verilog /tmp/6CEV4O7CQN.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/dec//DEC_G1_0_1_3.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/6CEV4O7CQN.v
Parsing Verilog input from `/tmp/6CEV4O7CQN.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 034611c802
CPU: user 0.02s system 0.01s, MEM: 18.02 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 81% 2x read_verilog (0 sec), 10% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 302, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NOR2X1', 258), ('NAND3X1', 28), ('PI', 8), ('INVX1', 4), ('DEC_G0_1_101', 4), ('NAND2X1', 4), ('NOR3X1', 2), ('AND2X2', 2)]
creating networkx graph with  310  nodes
created networkx graph with  310  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3.4525856971740723
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.4712579250335693
loadDataAndPreprocess done. time esclaped:  3.471346855163574
current AstranArea= 705.7425999999982
>>> area increased after remapping!

>>> Warning: the pattern is too small and bypassed. pattern: [ 2|2|NAND2X1|INVX1=1|INPUT:Y-INVX1:A=1|INPUT:Y-NAND2X1:A,B=1|INVX1:Y-NAND2X1:A,B=1|1110 ] 4 <<< 302
dealing with pattern# DEC_G2_6_7 with 64 clusters ( size = 2 )
dealing with pattern# DEC_G2_0_164_165 with 32 clusters ( size = 3 )
dealing with pattern# DEC_G2_0_3 with 26 clusters ( size = 2 )
dealing with pattern# DEC_G2_0_1_3 with 6 clusters ( size = 3 )
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|2|NAND2X1|INVX1=1|INPUT:Y-INVX1:A=1|INPUT:Y-NAND2X1:A,B=1|INVX1:Y-NAND2X1:A,B=1|1110 ] 4 <<< 302
dealing with pattern# DEC_G3_6_7 with 64 clusters ( size = 2 )
dealing with pattern# DEC_G3_0_164_165 with 32 clusters ( size = 3 )
dealing with pattern# DEC_G3_0_3 with 26 clusters ( size = 2 )
dealing with pattern# DEC_G3_0_1_3 with 6 clusters ( size = 3 )
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|2|NAND2X1|INVX1=1|INPUT:Y-INVX1:A=1|INPUT:Y-NAND2X1:A,B=1|INVX1:Y-NAND2X1:A,B=1|1110 ] 4 <<< 302
dealing with pattern# DEC_G4_6_7 with 64 clusters ( size = 2 )
dealing with pattern# DEC_G4_0_164_165 with 32 clusters ( size = 3 )
dealing with pattern# DEC_G4_0_3 with 26 clusters ( size = 2 )
dealing with pattern# DEC_G4_0_1_3 with 6 clusters ( size = 3 )
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|2|NAND2X1|INVX1=1|INPUT:Y-INVX1:A=1|INPUT:Y-NAND2X1:A,B=1|INVX1:Y-NAND2X1:A,B=1|1110 ] 4 <<< 302
saveArea= 9.470600000000104  /  1.3241645987518305 %
=================================================================================
 div 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 109675.87715125084, gates: 42220, depth: 2213
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/div//div.lib; read_verilog /tmp/50O32YZ3LH.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/div//div.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/50O32YZ3LH.v
Parsing Verilog input from `/tmp/50O32YZ3LH.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1bfe8ee3f7
CPU: user 4.17s system 0.15s, MEM: 354.43 MB total, 345.62 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (3 sec), 8% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 42220, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 12029), ('XNOR2X1', 7303), ('INVX1', 7241), ('AOI21X1', 5458), ('OAI21X1', 5216), ('NAND3X1', 2071), ('NOR2X1', 1619), ('AND2X2', 694), ('NOR3X1', 285), ('XOR2X1', 160), ('OR2X2', 144), ('PI', 128)]
creating networkx graph with  42348  nodes
created networkx graph with  42348  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  6.722047805786133
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  21.25283455848694
loadDataAndPreprocess done. time esclaped:  21.252933025360107
originalArea= 109675.87930000092
initial AstranArea= 109675.87930000092
dealing with pattern# DIV_G0_202_203 with 11468 clusters ( size = 2 )
>>> : Synthesis pattern# DIV_G0_202_203 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 90596.330727458, gates: 30236, depth: 2213
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/div//DIV_G0_202_203.lib; read_verilog /tmp/VG0N2UKQ4U.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/div//DIV_G0_202_203.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/VG0N2UKQ4U.v
Parsing Verilog input from `/tmp/VG0N2UKQ4U.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8e826035db
CPU: user 3.03s system 0.13s, MEM: 265.24 MB total, 258.79 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 30236, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 6863), ('XNOR2X1', 6347), ('DIV_G0_202_203', 4958), ('AOI21X1', 2431), ('AND2X2', 2176), ('OAI21X1', 1812), ('NAND3X1', 1548), ('INVX1', 1264), ('NOR2X1', 1063), ('XOR2X1', 916), ('OR2X2', 668), ('NOR3X1', 190), ('PI', 128)]
creating networkx graph with  30364  nodes
created networkx graph with  30364  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  58.18179202079773
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  64.66997456550598
loadDataAndPreprocess done. time esclaped:  64.67008113861084
current AstranArea= 90596.33229999118
>>> choose the cluster DIV_G0_202_203!

dealing with pattern# DIV_G1_0_14287 with 2726 clusters ( size = 2 )
>>> : Synthesis pattern# DIV_G1_0_14287 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 89406.95687699318, gates: 30419, depth: 2213
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/div//DIV_G1_0_14287.lib; read_verilog /tmp/ZLOZGM3FD5.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/div//DIV_G1_0_14287.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ZLOZGM3FD5.v
Parsing Verilog input from `/tmp/ZLOZGM3FD5.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 543d2aedc8
CPU: user 3.84s system 0.16s, MEM: 266.25 MB total, 259.33 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (3 sec), 10% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 30419, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 7415), ('XNOR2X1', 5915), ('DIV_G0_202_203', 4969), ('AOI21X1', 2416), ('OAI21X1', 1725), ('NAND3X1', 1482), ('DIV_G1_0_14287', 1469), ('INVX1', 1397), ('XOR2X1', 1344), ('AND2X2', 1247), ('NOR2X1', 845), ('NOR3X1', 194), ('PI', 128), ('OR2X2', 1)]
creating networkx graph with  30547  nodes
created networkx graph with  30547  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  88.99248456954956
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  95.23854064941406
loadDataAndPreprocess done. time esclaped:  95.23863482475281
current AstranArea= 89406.95819999541
>>> choose the cluster DIV_G1_0_14287!

dealing with pattern# DIV_G2_0_14433 with 2924 clusters ( size = 2 )
dealing with pattern# DIV_G2_210_211 with 2795 clusters ( size = 2 )
dealing with pattern# DIV_G2_381_432 with 1977 clusters ( size = 2 )
>>> : Synthesis pattern# DIV_G2_381_432 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 87568.00275444984, gates: 29481, depth: 2200
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/div//DIV_G2_381_432.lib; read_verilog /tmp/I741QVFV50.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/div//DIV_G2_381_432.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/I741QVFV50.v
Parsing Verilog input from `/tmp/I741QVFV50.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 26fbe8528f
CPU: user 2.96s system 0.14s, MEM: 258.70 MB total, 251.89 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (2 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 29481, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 7093), ('XNOR2X1', 5485), ('DIV_G0_202_203', 5248), ('AOI21X1', 2223), ('XOR2X1', 1705), ('OAI21X1', 1518), ('NAND3X1', 1464), ('DIV_G1_0_14287', 1444), ('INVX1', 1363), ('AND2X2', 999), ('NOR2X1', 635), ('NOR3X1', 200), ('PI', 128), ('DIV_G2_381_432', 100), ('OR2X2', 4)]
creating networkx graph with  29609  nodes
created networkx graph with  29609  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  120.65828824043274
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  126.87161874771118
loadDataAndPreprocess done. time esclaped:  126.87169909477234
current AstranArea= 87568.00399999699
>>> choose the cluster DIV_G2_381_432!

dealing with pattern# DIV_G3_0_13487 with 3095 clusters ( size = 2 )
dealing with pattern# DIV_G3_179_180 with 2489 clusters ( size = 2 )
dealing with pattern# DIV_G3_346_448 with 1703 clusters ( size = 2 )
>>> : Synthesis pattern# DIV_G3_346_448 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 87568.00275444984, gates: 29481, depth: 2200
mapping runtime: 2

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/div//DIV_G3_346_448.lib; read_verilog /tmp/LN24DWYEVU.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/div//DIV_G3_346_448.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/LN24DWYEVU.v
Parsing Verilog input from `/tmp/LN24DWYEVU.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 47549922a7
CPU: user 4.22s system 0.21s, MEM: 258.70 MB total, 252.13 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (3 sec), 9% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 29481, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 7093), ('XNOR2X1', 5485), ('DIV_G0_202_203', 5248), ('AOI21X1', 2223), ('XOR2X1', 1705), ('OAI21X1', 1518), ('NAND3X1', 1464), ('DIV_G1_0_14287', 1444), ('INVX1', 1363), ('AND2X2', 999), ('NOR2X1', 635), ('NOR3X1', 200), ('PI', 128), ('DIV_G2_381_432', 100), ('OR2X2', 4)]
creating networkx graph with  29609  nodes
created networkx graph with  29609  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  156.85263562202454
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  166.82178592681885
loadDataAndPreprocess done. time esclaped:  166.82189846038818
current AstranArea= 87568.00399999699
>>> area increased after remapping!

dealing with pattern# DIV_G3_378_422 with 1561 clusters ( size = 2 )
dealing with pattern# DIV_G3_0_27247 with 1367 clusters ( size = 2 )
>>> : Synthesis pattern# DIV_G3_0_27247 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 87471.42796003819, gates: 29388, depth: 2200
mapping runtime: 2

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/div//DIV_G3_0_27247.lib; read_verilog /tmp/FIQI8PIRV9.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/div//DIV_G3_0_27247.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/FIQI8PIRV9.v
Parsing Verilog input from `/tmp/FIQI8PIRV9.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a3b9289f35
CPU: user 4.16s system 0.24s, MEM: 258.08 MB total, 251.52 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (3 sec), 9% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 29388, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 7067), ('XNOR2X1', 5482), ('DIV_G0_202_203', 5267), ('AOI21X1', 2215), ('XOR2X1', 1715), ('OAI21X1', 1494), ('DIV_G1_0_14287', 1429), ('NAND3X1', 1423), ('INVX1', 1302), ('AND2X2', 982), ('NOR2X1', 649), ('NOR3X1', 195), ('PI', 128), ('DIV_G2_381_432', 99), ('DIV_G3_0_27247', 65), ('OR2X2', 4)]
creating networkx graph with  29516  nodes
created networkx graph with  29516  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  182.10415482521057
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  192.41675853729248
loadDataAndPreprocess done. time esclaped:  192.41688179969788
current AstranArea= 87471.42919999702
>>> choose the cluster DIV_G3_0_27247!

dealing with pattern# DIV_G4_0_13456 with 3102 clusters ( size = 2 )
dealing with pattern# DIV_G4_263_266 with 2591 clusters ( size = 2 )
dealing with pattern# DIV_G4_340_445 with 1711 clusters ( size = 2 )
dealing with pattern# DIV_G4_373_419 with 1563 clusters ( size = 2 )
dealing with pattern# DIV_G4_0_29120_29371 with 1344 clusters ( size = 3 )
>>> : Synthesis pattern# DIV_G4_0_29120_29371 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/div.aig
resyn runtime: 0
[i] area: 86576.50363457203, gates: 28632, depth: 2200
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/div//DIV_G4_0_29120_29371.lib; read_verilog /tmp/PDGKK4NPDF.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/div//DIV_G4_0_29120_29371.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/PDGKK4NPDF.v
Parsing Verilog input from `/tmp/PDGKK4NPDF.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 950a577f4c
CPU: user 2.90s system 0.12s, MEM: 253.66 MB total, 247.09 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 28632, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 7092), ('XNOR2X1', 5475), ('DIV_G0_202_203', 5153), ('AOI21X1', 2223), ('XOR2X1', 1716), ('DIV_G1_0_14287', 1419), ('NAND3X1', 1411), ('AND2X2', 976), ('DIV_G4_0_29120_29371', 843), ('OAI21X1', 765), ('NOR2X1', 646), ('INVX1', 545), ('NOR3X1', 194), ('PI', 128), ('DIV_G2_381_432', 99), ('DIV_G3_0_27247', 70), ('OR2X2', 5)]
creating networkx graph with  28760  nodes
created networkx graph with  28760  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  219.28069496154785
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  225.13884735107422
loadDataAndPreprocess done. time esclaped:  225.1389651298523
current AstranArea= 86576.50479999806
>>> choose the cluster DIV_G4_0_29120_29371!

saveArea= 23099.374500002858  /  21.061490135691727 %
=================================================================================
 hyp 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 54
[i] area: 505147.9388023615, gates: 187027, depth: 10749
mapping runtime: 8

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/hyp//hyp.lib; read_verilog /tmp/R6T2O57E0V.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/hyp//hyp.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/R6T2O57E0V.v
Parsing Verilog input from `/tmp/R6T2O57E0V.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: c2142be00a
CPU: user 19.75s system 0.82s, MEM: 1518.00 MB total, 1503.20 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (18 sec), 9% 2x write_blif (1 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 187027, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 50473), ('INVX1', 27624), ('XNOR2X1', 24670), ('OAI21X1', 19605), ('NAND3X1', 18228), ('XOR2X1', 16393), ('AOI21X1', 14767), ('NOR2X1', 8170), ('NOR3X1', 4205), ('OR2X2', 1662), ('AND2X2', 1230), ('PI', 256)]
creating networkx graph with  187283  nodes
created networkx graph with  187283  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  34.69215798377991
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  110.20842552185059
loadDataAndPreprocess done. time esclaped:  110.2085268497467
originalArea= 505059.72139943094
initial AstranArea= 505059.72139943094
dealing with pattern# HYP_G0_4_54564 with 19538 clusters ( size = 2 )
>>> : Synthesis pattern# HYP_G0_4_54564 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 71
[i] area: 462672.3318208456, gates: 159776, depth: 10749
mapping runtime: 9

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/hyp//HYP_G0_4_54564.lib; read_verilog /tmp/R6TI64K7AY.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/hyp//HYP_G0_4_54564.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/R6TI64K7AY.v
Parsing Verilog input from `/tmp/R6TI64K7AY.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 4691b6d95f
CPU: user 16.71s system 0.74s, MEM: 1320.46 MB total, 1303.32 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (15 sec), 8% 2x write_blif (1 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 159776, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 30600), ('XNOR2X1', 23044), ('INVX1', 19338), ('XOR2X1', 18083), ('OAI21X1', 15641), ('NAND3X1', 12958), ('AOI21X1', 11935), ('NOR2X1', 10528), ('HYP_G0_4_54564', 9627), ('NOR3X1', 4226), ('AND2X2', 1939), ('OR2X2', 1857), ('PI', 256)]
creating networkx graph with  160032  nodes
created networkx graph with  160032  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  386.9949297904968
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  438.3427646160126
loadDataAndPreprocess done. time esclaped:  438.3429024219513
current AstranArea= 462598.19259970484
>>> choose the cluster HYP_G0_4_54564!

dealing with pattern# HYP_G1_5_7 with 11504 clusters ( size = 2 )
>>> : Synthesis pattern# HYP_G1_5_7 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 54
[i] area: 446903.3934504986, gates: 150928, depth: 10733
mapping runtime: 8

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/hyp//HYP_G1_5_7.lib; read_verilog /tmp/2WU1QOCMBG.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/hyp//HYP_G1_5_7.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/2WU1QOCMBG.v
Parsing Verilog input from `/tmp/2WU1QOCMBG.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a58bc60550
CPU: user 16.06s system 0.62s, MEM: 1266.71 MB total, 1248.21 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (14 sec), 8% 2x write_blif (1 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 150928, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 23197), ('INVX1', 21972), ('OAI21X1', 15760), ('XNOR2X1', 13966), ('HYP_G1_5_7', 13525), ('XOR2X1', 12758), ('NAND3X1', 12625), ('AOI21X1', 11613), ('HYP_G0_4_54564', 9814), ('NOR2X1', 7092), ('NOR3X1', 3976), ('OR2X2', 2827), ('AND2X2', 1803), ('PI', 256)]
creating networkx graph with  151184  nodes
created networkx graph with  151184  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  672.694687128067
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  708.0824158191681
loadDataAndPreprocess done. time esclaped:  708.0825295448303
current AstranArea= 446867.73589951685
>>> choose the cluster HYP_G1_5_7!

dealing with pattern# HYP_G2_7_10 with 8232 clusters ( size = 2 )
>>> : Synthesis pattern# HYP_G2_7_10 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 53
[i] area: 445243.49837195873, gates: 149367, depth: 10733
mapping runtime: 8

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/hyp//HYP_G2_7_10.lib; read_verilog /tmp/ZXNYMXG910.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/hyp//HYP_G2_7_10.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ZXNYMXG910.v
Parsing Verilog input from `/tmp/ZXNYMXG910.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 825d86fd47
CPU: user 16.01s system 0.63s, MEM: 1256.56 MB total, 1237.47 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (14 sec), 9% 2x write_blif (1 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 149367, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 23252), ('INVX1', 20513), ('OAI21X1', 14419), ('XNOR2X1', 14180), ('HYP_G1_5_7', 13329), ('XOR2X1', 12944), ('NAND3X1', 12559), ('AOI21X1', 11462), ('HYP_G0_4_54564', 9063), ('NOR2X1', 6989), ('NOR3X1', 3952), ('OR2X2', 2860), ('HYP_G2_7_10', 2142), ('AND2X2', 1703), ('PI', 256)]
creating networkx graph with  149623  nodes
created networkx graph with  149623  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  888.6327130794525
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  928.613664150238
loadDataAndPreprocess done. time esclaped:  928.6137902736664
current AstranArea= 445209.7178995141
>>> choose the cluster HYP_G2_7_10!

dealing with pattern# HYP_G3_32_33 with 7460 clusters ( size = 2 )
>>> : Synthesis pattern# HYP_G3_32_33 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 54
[i] area: 443451.1306965351, gates: 146785, depth: 10733
mapping runtime: 8

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/hyp//HYP_G3_32_33.lib; read_verilog /tmp/WFV7FKEGD0.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/hyp//HYP_G3_32_33.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/WFV7FKEGD0.v
Parsing Verilog input from `/tmp/WFV7FKEGD0.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 35cefa32f8
CPU: user 15.78s system 0.68s, MEM: 1240.60 MB total, 1221.21 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (14 sec), 8% 2x write_blif (1 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 146785, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 23139), ('INVX1', 18011), ('OAI21X1', 14479), ('XNOR2X1', 14183), ('HYP_G1_5_7', 13284), ('XOR2X1', 12992), ('AOI21X1', 11491), ('NAND3X1', 9976), ('HYP_G0_4_54564', 8960), ('NOR2X1', 7002), ('NOR3X1', 3962), ('OR2X2', 2840), ('HYP_G3_32_33', 2608), ('HYP_G2_7_10', 2135), ('AND2X2', 1723), ('PI', 256)]
creating networkx graph with  147041  nodes
created networkx graph with  147041  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1104.469345331192
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1142.9153299331665
loadDataAndPreprocess done. time esclaped:  1142.915446281433
current AstranArea= 443406.0866995308
>>> choose the cluster HYP_G3_32_33!

dealing with pattern# HYP_G4_10_2783 with 7409 clusters ( size = 2 )
dealing with pattern# HYP_G4_0_363 with 6711 clusters ( size = 2 )
dealing with pattern# HYP_G4_98_582 with 5654 clusters ( size = 2 )
>>> : Synthesis pattern# HYP_G4_98_582 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/hyp.aig
resyn runtime: 53
[i] area: 415141.6256904602, gates: 135336, depth: 10733
mapping runtime: 8

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/hyp//HYP_G4_98_582.lib; read_verilog /tmp/TWV8XCKDJB.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/hyp//HYP_G4_98_582.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/TWV8XCKDJB.v
Parsing Verilog input from `/tmp/TWV8XCKDJB.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 2c4e23a317
CPU: user 14.66s system 0.59s, MEM: 1165.59 MB total, 1143.88 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (13 sec), 8% 2x write_blif (1 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 135336, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 22652), ('INVX1', 17282), ('OAI21X1', 14319), ('HYP_G4_98_582', 11412), ('HYP_G1_5_7', 10705), ('AOI21X1', 10660), ('NAND3X1', 9562), ('HYP_G0_4_54564', 9118), ('NOR2X1', 7261), ('XNOR2X1', 5506), ('NOR3X1', 3968), ('OR2X2', 2889), ('HYP_G3_32_33', 2740), ('HYP_G2_7_10', 2679), ('XOR2X1', 2645), ('AND2X2', 1938), ('PI', 256)]
creating networkx graph with  135592  nodes
created networkx graph with  135592  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1312.1818842887878
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1336.923202753067
loadDataAndPreprocess done. time esclaped:  1336.9233174324036
current AstranArea= 415107.83989949815
>>> choose the cluster HYP_G4_98_582!

saveArea= 89951.88149993279  /  17.810147530809243 %
=================================================================================
 i2c 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 9
[i] area: 2461.947753548622, gates: 1094, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/i2c//i2c.lib; read_verilog /tmp/GTYHP7WVW0.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/i2c//i2c.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/GTYHP7WVW0.v
Parsing Verilog input from `/tmp/GTYHP7WVW0.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d4c06966e3
CPU: user 0.09s system 0.01s, MEM: 24.91 MB total, 18.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1095, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 248), ('NAND2X1', 225), ('INVX1', 186), ('PI', 147), ('OAI21X1', 119), ('AOI21X1', 106), ('NOR3X1', 104), ('NOR2X1', 60), ('AND2X2', 15), ('BUFX2', 14), ('OR2X2', 14), ('XOR2X1', 2), ('const_1', 1), ('XNOR2X1', 1)]
creating networkx graph with  1242  nodes
created networkx graph with  1242  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.13282155990600586
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.3606984615325928
loadDataAndPreprocess done. time esclaped:  0.3607754707336426
originalArea= 2461.9478000000026
initial AstranArea= 2461.9478000000026
dealing with pattern# I2C_G0_15_66 with 335 clusters ( size = 2 )
>>> : Synthesis pattern# I2C_G0_15_66 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 15
[i] area: 2423.0054599046707, gates: 1045, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/i2c//I2C_G0_15_66.lib; read_verilog /tmp/U5W1YXW8RL.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/i2c//I2C_G0_15_66.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/U5W1YXW8RL.v
Parsing Verilog input from `/tmp/U5W1YXW8RL.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 4334a15058
CPU: user 0.12s system 0.02s, MEM: 24.58 MB total, 17.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 86% 2x read_verilog (0 sec), 10% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1046, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 230), ('NAND3X1', 202), ('PI', 147), ('INVX1', 141), ('OAI21X1', 119), ('NOR3X1', 108), ('AOI21X1', 105), ('NOR2X1', 54), ('I2C_G0_15_66', 44), ('BUFX2', 14), ('OR2X2', 13), ('AND2X2', 12), ('XOR2X1', 3), ('const_1', 1)]
creating networkx graph with  1193  nodes
created networkx graph with  1193  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  18.145251750946045
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  18.570780515670776
loadDataAndPreprocess done. time esclaped:  18.573039770126343
current AstranArea= 2418.312499999999
>>> choose the cluster I2C_G0_15_66!

dealing with pattern# I2C_G1_15_80 with 253 clusters ( size = 2 )
dealing with pattern# I2C_G1_15_17 with 145 clusters ( size = 2 )
>>> : Synthesis pattern# I2C_G1_15_17 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 15
[i] area: 2410.552267432213, gates: 1054, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/i2c//I2C_G1_15_17.lib; read_verilog /tmp/0M0RH4AH4Z.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/i2c//I2C_G1_15_17.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/0M0RH4AH4Z.v
Parsing Verilog input from `/tmp/0M0RH4AH4Z.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 336c2b91b9
CPU: user 0.14s system 0.01s, MEM: 24.72 MB total, 18.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 84% 2x read_verilog (0 sec), 13% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1055, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 247), ('NAND3X1', 184), ('PI', 147), ('INVX1', 140), ('NOR3X1', 119), ('OAI21X1', 112), ('AOI21X1', 105), ('I2C_G1_15_17', 45), ('NOR2X1', 38), ('I2C_G0_15_66', 35), ('BUFX2', 14), ('AND2X2', 11), ('XOR2X1', 3), ('const_1', 1), ('OR2X2', 1)]
creating networkx graph with  1202  nodes
created networkx graph with  1202  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  36.48480415344238
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  36.7666335105896
loadDataAndPreprocess done. time esclaped:  36.76670694351196
current AstranArea= 2408.205799999995
>>> choose the cluster I2C_G1_15_17!

dealing with pattern# I2C_G2_15_79 with 237 clusters ( size = 2 )
dealing with pattern# I2C_G2_15_17 with 161 clusters ( size = 2 )
dealing with pattern# I2C_G2_15_21_146 with 84 clusters ( size = 3 )
>>> : Synthesis pattern# I2C_G2_15_21_146 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 9
[i] area: 2406.116268157959, gates: 1048, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/i2c//I2C_G2_15_21_146.lib; read_verilog /tmp/A8G6CW4WBD.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/i2c//I2C_G2_15_21_146.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/A8G6CW4WBD.v
Parsing Verilog input from `/tmp/A8G6CW4WBD.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 6813a9b45d
CPU: user 0.09s system 0.00s, MEM: 24.58 MB total, 18.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1049, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 244), ('NAND3X1', 186), ('PI', 147), ('INVX1', 136), ('OAI21X1', 113), ('NOR3X1', 113), ('AOI21X1', 106), ('I2C_G1_15_17', 44), ('NOR2X1', 40), ('I2C_G0_15_66', 35), ('BUFX2', 14), ('AND2X2', 9), ('I2C_G2_15_21_146', 4), ('XOR2X1', 3), ('const_1', 1), ('OR2X2', 1)]
creating networkx graph with  1196  nodes
created networkx graph with  1196  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  47.480591773986816
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  47.6886203289032
loadDataAndPreprocess done. time esclaped:  47.68869733810425
current AstranArea= 2403.7697999999955
>>> choose the cluster I2C_G2_15_21_146!

dealing with pattern# I2C_G3_15_78 with 239 clusters ( size = 2 )
dealing with pattern# I2C_G3_15_17 with 162 clusters ( size = 2 )
dealing with pattern# I2C_G3_15_21_145 with 87 clusters ( size = 3 )
dealing with pattern# I2C_G3_94_119 with 63 clusters ( size = 2 )
>>> : Synthesis pattern# I2C_G3_94_119 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 9
[i] area: 2400.617968082428, gates: 1033, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/i2c//I2C_G3_94_119.lib; read_verilog /tmp/FUYU58G63A.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/i2c//I2C_G3_94_119.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/FUYU58G63A.v
Parsing Verilog input from `/tmp/FUYU58G63A.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5dcbbc719b
CPU: user 0.09s system 0.01s, MEM: 24.52 MB total, 17.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1034, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 207), ('NAND3X1', 189), ('PI', 147), ('INVX1', 135), ('NOR3X1', 111), ('OAI21X1', 105), ('AOI21X1', 102), ('NOR2X1', 51), ('I2C_G1_15_17', 43), ('I2C_G0_15_66', 33), ('I2C_G3_94_119', 27), ('BUFX2', 14), ('AND2X2', 8), ('I2C_G2_15_21_146', 4), ('XOR2X1', 3), ('const_1', 1), ('OR2X2', 1)]
creating networkx graph with  1181  nodes
created networkx graph with  1181  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  58.34445858001709
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  58.672627687454224
loadDataAndPreprocess done. time esclaped:  58.672728061676025
current AstranArea= 2398.271499999996
>>> choose the cluster I2C_G3_94_119!

dealing with pattern# I2C_G4_15_62 with 248 clusters ( size = 2 )
dealing with pattern# I2C_G4_16_601 with 143 clusters ( size = 2 )
dealing with pattern# I2C_G4_15_16_62 with 85 clusters ( size = 3 )
dealing with pattern# I2C_G4_15_153_154 with 57 clusters ( size = 3 )
>>> : Synthesis pattern# I2C_G4_15_153_154 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/i2c.aig
resyn runtime: 9
[i] area: 2377.5536762475967, gates: 992, depth: 11
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/i2c//I2C_G4_15_153_154.lib; read_verilog /tmp/3NC0X17L1Y.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/i2c//I2C_G4_15_153_154.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/3NC0X17L1Y.v
Parsing Verilog input from `/tmp/3NC0X17L1Y.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: da058eb311
CPU: user 0.08s system 0.01s, MEM: 24.26 MB total, 17.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 993, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 217), ('PI', 147), ('NAND3X1', 144), ('OAI21X1', 113), ('INVX1', 98), ('AOI21X1', 91), ('I2C_G4_15_153_154', 90), ('NOR3X1', 81), ('NOR2X1', 37), ('I2C_G1_15_17', 35), ('I2C_G0_15_66', 28), ('I2C_G3_94_119', 28), ('BUFX2', 14), ('AND2X2', 11), ('XOR2X1', 3), ('const_1', 1), ('OR2X2', 1), ('I2C_G2_15_21_146', 1)]
creating networkx graph with  1140  nodes
created networkx graph with  1140  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  69.36601662635803
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  69.52105379104614
loadDataAndPreprocess done. time esclaped:  69.52113318443298
current AstranArea= 2377.553699999995
>>> choose the cluster I2C_G4_15_153_154!

saveArea= 84.39410000000771  /  3.4279402674584576 %
=================================================================================
 int2float 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 420.492791891098, gates: 182, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/int2float//int2float.lib; read_verilog /tmp/Z4R3YWKUFW.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/int2float//int2float.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/Z4R3YWKUFW.v
Parsing Verilog input from `/tmp/Z4R3YWKUFW.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 4049691522
CPU: user 0.01s system 0.00s, MEM: 17.11 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 75% 2x read_verilog (0 sec), 13% 2x read_liberty (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 182, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 51), ('NAND2X1', 37), ('OAI21X1', 28), ('AOI21X1', 24), ('INVX1', 23), ('NOR3X1', 12), ('PI', 11), ('NOR2X1', 6), ('XOR2X1', 1)]
creating networkx graph with  193  nodes
created networkx graph with  193  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.01762080192565918
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.05196714401245117
loadDataAndPreprocess done. time esclaped:  0.05206441879272461
originalArea= 420.4928000000002
initial AstranArea= 420.4928000000002
dealing with pattern# INT2FLOAT_G0_0_40 with 57 clusters ( size = 2 )
>>> : Synthesis pattern# INT2FLOAT_G0_0_40 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 416.39839255809784, gates: 176, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/int2float//INT2FLOAT_G0_0_40.lib; read_verilog /tmp/S748ZMCZM8.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/int2float//INT2FLOAT_G0_0_40.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/S748ZMCZM8.v
Parsing Verilog input from `/tmp/S748ZMCZM8.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f1db262c78
CPU: user 0.01s system 0.01s, MEM: 17.11 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 75% 2x read_verilog (0 sec), 13% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 176, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 46), ('NAND2X1', 35), ('OAI21X1', 29), ('AOI21X1', 23), ('INVX1', 18), ('NOR3X1', 12), ('PI', 11), ('NOR2X1', 6), ('INT2FLOAT_G0_0_40', 6), ('XOR2X1', 1)]
creating networkx graph with  187  nodes
created networkx graph with  187  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.7793490886688232
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.8097188472747803
loadDataAndPreprocess done. time esclaped:  0.8097975254058838
current AstranArea= 416.3984000000003
>>> choose the cluster INT2FLOAT_G0_0_40!

dealing with pattern# INT2FLOAT_G1_0_40 with 45 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G1_0_62 with 24 clusters ( size = 2 )
>>> : Synthesis pattern# INT2FLOAT_G1_0_62 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 415.1189932823181, gates: 176, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/int2float//INT2FLOAT_G1_0_62.lib; read_verilog /tmp/VLJP96FYPB.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/int2float//INT2FLOAT_G1_0_62.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/VLJP96FYPB.v
Parsing Verilog input from `/tmp/VLJP96FYPB.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: c8996c70f4
CPU: user 0.02s system 0.00s, MEM: 17.11 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 75% 2x read_verilog (0 sec), 13% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 176, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 43), ('NAND2X1', 36), ('OAI21X1', 28), ('AOI21X1', 24), ('INVX1', 16), ('PI', 11), ('NOR3X1', 10), ('NOR2X1', 7), ('INT2FLOAT_G1_0_62', 5), ('INT2FLOAT_G0_0_40', 5), ('XOR2X1', 1), ('AND2X2', 1)]
creating networkx graph with  187  nodes
created networkx graph with  187  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.5038161277770996
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.5344979763031006
loadDataAndPreprocess done. time esclaped:  1.5345797538757324
current AstranArea= 415.11900000000037
>>> choose the cluster INT2FLOAT_G1_0_62!

dealing with pattern# INT2FLOAT_G2_0_40 with 38 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G2_0_66 with 28 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G2_3_88 with 16 clusters ( size = 2 )
..................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHHH*H>>> : Synthesis pattern# INT2FLOAT_G2_3_88 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 414.52239406108856, gates: 174, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/int2float//INT2FLOAT_G2_3_88.lib; read_verilog /tmp/VTX8CLC5A1.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/int2float//INT2FLOAT_G2_3_88.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/VTX8CLC5A1.v
Parsing Verilog input from `/tmp/VTX8CLC5A1.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 452e900c23
CPU: user 0.01s system 0.01s, MEM: 17.11 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 75% 2x read_verilog (0 sec), 12% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 174, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 44), ('NAND2X1', 34), ('OAI21X1', 28), ('AOI21X1', 22), ('INVX1', 15), ('NOR3X1', 11), ('PI', 11), ('INT2FLOAT_G1_0_62', 7), ('NOR2X1', 5), ('INT2FLOAT_G2_3_88', 5), ('XOR2X1', 1), ('AND2X2', 1), ('INT2FLOAT_G0_0_40', 1)]
creating networkx graph with  185  nodes
created networkx graph with  185  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  73.27768158912659
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  73.3244640827179
loadDataAndPreprocess done. time esclaped:  73.32456302642822
current AstranArea= 414.52240000000035
>>> choose the cluster INT2FLOAT_G2_3_88!

dealing with pattern# INT2FLOAT_G3_0_19 with 40 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G3_0_10 with 28 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G3_0_114 with 16 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G3_0_3 with 15 clusters ( size = 2 )
>>> : Synthesis pattern# INT2FLOAT_G3_0_3 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 408.2937936782837, gates: 169, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/int2float//INT2FLOAT_G3_0_3.lib; read_verilog /tmp/ICYFCER32Z.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/int2float//INT2FLOAT_G3_0_3.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ICYFCER32Z.v
Parsing Verilog input from `/tmp/ICYFCER32Z.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f717619335
CPU: user 0.02s system 0.00s, MEM: 16.98 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 75% 2x read_verilog (0 sec), 13% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 169, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 44), ('OAI21X1', 29), ('NAND2X1', 27), ('AOI21X1', 23), ('INVX1', 15), ('NOR3X1', 11), ('PI', 11), ('NOR2X1', 5), ('INT2FLOAT_G3_0_3', 5), ('INT2FLOAT_G1_0_62', 5), ('INT2FLOAT_G2_3_88', 3), ('XOR2X1', 1), ('INT2FLOAT_G0_0_40', 1)]
creating networkx graph with  180  nodes
created networkx graph with  180  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  74.14393401145935
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  74.17063784599304
loadDataAndPreprocess done. time esclaped:  74.17071437835693
current AstranArea= 408.2938000000004
>>> choose the cluster INT2FLOAT_G3_0_3!

dealing with pattern# INT2FLOAT_G4_0_51 with 40 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G4_0_35 with 21 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G4_0_54 with 16 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G4_0_53 with 14 clusters ( size = 2 )
dealing with pattern# INT2FLOAT_G4_0_23_165 with 13 clusters ( size = 3 )
>>> : Synthesis pattern# INT2FLOAT_G4_0_23_165 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 408.2937936782837, gates: 169, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/int2float//INT2FLOAT_G4_0_23_165.lib; read_verilog /tmp/V8O6YNSDSF.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/int2float//INT2FLOAT_G4_0_23_165.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/V8O6YNSDSF.v
Parsing Verilog input from `/tmp/V8O6YNSDSF.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 93fa627731
CPU: user 0.01s system 0.00s, MEM: 16.98 MB total, 10.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 74% 2x read_verilog (0 sec), 13% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 169, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 44), ('OAI21X1', 29), ('NAND2X1', 27), ('AOI21X1', 23), ('INVX1', 15), ('NOR3X1', 11), ('PI', 11), ('NOR2X1', 5), ('INT2FLOAT_G3_0_3', 5), ('INT2FLOAT_G1_0_62', 5), ('INT2FLOAT_G2_3_88', 3), ('XOR2X1', 1), ('INT2FLOAT_G0_0_40', 1)]
creating networkx graph with  180  nodes
created networkx graph with  180  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  74.89923095703125
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  74.92590999603271
loadDataAndPreprocess done. time esclaped:  74.92599272727966
current AstranArea= 408.2938000000004
>>> area increased after remapping!

dealing with pattern# INT2FLOAT_G4_0_5_54 with 9 clusters ( size = 3 )
>>> : Synthesis pattern# INT2FLOAT_G4_0_5_54 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/int2float.aig
resyn runtime: 0
[i] area: 407.73949360847473, gates: 169, depth: 9
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/int2float//INT2FLOAT_G4_0_5_54.lib; read_verilog /tmp/KRWXOU32F8.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/int2float//INT2FLOAT_G4_0_5_54.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/KRWXOU32F8.v
Parsing Verilog input from `/tmp/KRWXOU32F8.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 2db5cd9d33
CPU: user 0.02s system 0.00s, MEM: 16.98 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 74% 2x read_verilog (0 sec), 13% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 169, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 43), ('OAI21X1', 29), ('NAND2X1', 27), ('AOI21X1', 23), ('INVX1', 15), ('PI', 11), ('NOR3X1', 10), ('INT2FLOAT_G4_0_5_54', 6), ('NOR2X1', 5), ('INT2FLOAT_G3_0_3', 5), ('INT2FLOAT_G1_0_62', 5), ('XOR2X1', 1)]
creating networkx graph with  180  nodes
created networkx graph with  180  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  76.05366134643555
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  76.08021998405457
loadDataAndPreprocess done. time esclaped:  76.0802972316742
current AstranArea= 407.73950000000036
>>> choose the cluster INT2FLOAT_G4_0_5_54!

saveArea= 12.753299999999854  /  3.032941348817351 %
=================================================================================
 log2 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 5
[i] area: 58706.61291372776, gates: 21827, depth: 232
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/log2//log2.lib; read_verilog /tmp/TVASQKQ1WZ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/log2//log2.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/TVASQKQ1WZ.v
Parsing Verilog input from `/tmp/TVASQKQ1WZ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: fc0957f8b6
CPU: user 2.14s system 0.10s, MEM: 196.33 MB total, 188.46 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 21827, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 4709), ('NAND3X1', 3053), ('XNOR2X1', 2871), ('AOI21X1', 2437), ('INVX1', 2290), ('OAI21X1', 2189), ('NOR3X1', 1778), ('NOR2X1', 1247), ('XOR2X1', 809), ('AND2X2', 226), ('OR2X2', 218), ('PI', 32)]
creating networkx graph with  21859  nodes
created networkx graph with  21859  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.18340539932251
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  13.037773132324219
loadDataAndPreprocess done. time esclaped:  13.03789472579956
originalArea= 58706.6141999907
initial AstranArea= 58706.6141999907
dealing with pattern# LOG2_G0_0_7117 with 2821 clusters ( size = 2 )
>>> : Synthesis pattern# LOG2_G0_0_7117 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 4
[i] area: 58220.63404691219, gates: 21694, depth: 232
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/log2//LOG2_G0_0_7117.lib; read_verilog /tmp/N8YDFZMFMH.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/log2//LOG2_G0_0_7117.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/N8YDFZMFMH.v
Parsing Verilog input from `/tmp/N8YDFZMFMH.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ce56d23c73
CPU: user 2.05s system 0.10s, MEM: 195.20 MB total, 187.40 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 21694, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 4689), ('XNOR2X1', 2955), ('NAND3X1', 2928), ('AOI21X1', 2276), ('INVX1', 2032), ('OAI21X1', 1988), ('NOR3X1', 1757), ('NOR2X1', 1120), ('LOG2_G0_0_7117', 897), ('XOR2X1', 766), ('AND2X2', 218), ('OR2X2', 68), ('PI', 32)]
creating networkx graph with  21726  nodes
created networkx graph with  21726  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  46.05160927772522
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  54.57401633262634
loadDataAndPreprocess done. time esclaped:  54.57409453392029
current AstranArea= 58220.63519999262
>>> choose the cluster LOG2_G0_0_7117!

dealing with pattern# LOG2_G1_4_7697 with 2721 clusters ( size = 2 )
dealing with pattern# LOG2_G1_0_14243 with 2354 clusters ( size = 2 )
..................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHHH*H>>> : Synthesis pattern# LOG2_G1_0_14243 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 4
[i] area: 59019.707537055016, gates: 21378, depth: 232
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/log2//LOG2_G1_0_14243.lib; read_verilog /tmp/SCVVNR58B1.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/log2//LOG2_G1_0_14243.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/SCVVNR58B1.v
Parsing Verilog input from `/tmp/SCVVNR58B1.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ffbd9c2050
CPU: user 1.90s system 0.10s, MEM: 193.23 MB total, 186.19 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 21378, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 4678), ('XNOR2X1', 2991), ('NAND3X1', 2472), ('AOI21X1', 2310), ('OAI21X1', 1912), ('INVX1', 1733), ('LOG2_G1_0_14243', 1092), ('NOR2X1', 1054), ('NOR3X1', 1047), ('LOG2_G0_0_7117', 925), ('XOR2X1', 834), ('AND2X2', 269), ('OR2X2', 61), ('PI', 32)]
creating networkx graph with  21410  nodes
created networkx graph with  21410  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  144.07917475700378
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  152.62422442436218
loadDataAndPreprocess done. time esclaped:  152.62428998947144
current AstranArea= 59019.70849999403
>>> area increased after remapping!

dealing with pattern# LOG2_G1_7_10 with 1897 clusters ( size = 2 )
>>> : Synthesis pattern# LOG2_G1_7_10 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 4
[i] area: 56712.308206915855, gates: 20786, depth: 232
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/log2//LOG2_G1_7_10.lib; read_verilog /tmp/GQ2G7W54XM.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/log2//LOG2_G1_7_10.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/GQ2G7W54XM.v
Parsing Verilog input from `/tmp/GQ2G7W54XM.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a59e91c61f
CPU: user 1.83s system 0.10s, MEM: 188.92 MB total, 181.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 20786, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 3979), ('NAND3X1', 2913), ('XNOR2X1', 2886), ('AOI21X1', 2094), ('OAI21X1', 1895), ('INVX1', 1864), ('NOR3X1', 1708), ('NOR2X1', 906), ('LOG2_G0_0_7117', 896), ('XOR2X1', 772), ('LOG2_G1_7_10', 607), ('AND2X2', 184), ('OR2X2', 82), ('PI', 32)]
creating networkx graph with  20818  nodes
created networkx graph with  20818  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  164.38668155670166
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  171.02177333831787
loadDataAndPreprocess done. time esclaped:  171.0218541622162
current AstranArea= 56712.30929999283
>>> choose the cluster LOG2_G1_7_10!

dealing with pattern# LOG2_G2_0_7519 with 2462 clusters ( size = 2 )
dealing with pattern# LOG2_G2_7_21 with 2410 clusters ( size = 2 )
dealing with pattern# LOG2_G2_4_7531 with 1573 clusters ( size = 2 )
>>> : Synthesis pattern# LOG2_G2_4_7531 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 4
[i] area: 55971.215027570724, gates: 20286, depth: 232
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/log2//LOG2_G2_4_7531.lib; read_verilog /tmp/JKWZB5OYN6.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/log2//LOG2_G2_4_7531.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/JKWZB5OYN6.v
Parsing Verilog input from `/tmp/JKWZB5OYN6.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 4d323f9f33
CPU: user 1.73s system 0.08s, MEM: 184.99 MB total, 177.34 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 20286, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 3752), ('XNOR2X1', 2877), ('NAND3X1', 2783), ('AOI21X1', 1889), ('OAI21X1', 1738), ('INVX1', 1702), ('NOR3X1', 1651), ('NOR2X1', 1000), ('LOG2_G0_0_7117', 888), ('XOR2X1', 851), ('LOG2_G1_7_10', 596), ('LOG2_G2_4_7531', 289), ('AND2X2', 196), ('OR2X2', 74), ('PI', 32)]
creating networkx graph with  20318  nodes
created networkx graph with  20318  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  198.47227144241333
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  204.42250108718872
loadDataAndPreprocess done. time esclaped:  204.4225823879242
current AstranArea= 55971.21609999376
>>> choose the cluster LOG2_G2_4_7531!

dealing with pattern# LOG2_G3_0_6964 with 2470 clusters ( size = 2 )
dealing with pattern# LOG2_G3_0_7827 with 2329 clusters ( size = 2 )
dealing with pattern# LOG2_G3_20_1537 with 1452 clusters ( size = 2 )
dealing with pattern# LOG2_G3_2903_2920 with 1421 clusters ( size = 2 )
>>> : Synthesis pattern# LOG2_G3_2903_2920 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 4
[i] area: 52832.65853643417, gates: 18797, depth: 221
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/log2//LOG2_G3_2903_2920.lib; read_verilog /tmp/ZJVN293FZZ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/log2//LOG2_G3_2903_2920.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ZJVN293FZZ.v
Parsing Verilog input from `/tmp/ZJVN293FZZ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8d80bef157
CPU: user 2.35s system 0.08s, MEM: 175.34 MB total, 167.39 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (2 sec), 9% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 18797, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 3393), ('NAND3X1', 2619), ('OAI21X1', 1982), ('AOI21X1', 1921), ('INVX1', 1763), ('NOR3X1', 1606), ('XNOR2X1', 1353), ('LOG2_G3_2903_2920', 1235), ('NOR2X1', 939), ('LOG2_G0_0_7117', 705), ('LOG2_G1_7_10', 542), ('LOG2_G2_4_7531', 301), ('AND2X2', 197), ('XOR2X1', 151), ('OR2X2', 90), ('PI', 32)]
creating networkx graph with  18829  nodes
created networkx graph with  18829  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  232.13340711593628
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  236.4120945930481
loadDataAndPreprocess done. time esclaped:  236.41214728355408
current AstranArea= 52832.6590999965
>>> choose the cluster LOG2_G3_2903_2920!

dealing with pattern# LOG2_G4_2_4 with 2283 clusters ( size = 2 )
dealing with pattern# LOG2_G4_5_3984 with 1655 clusters ( size = 2 )
dealing with pattern# LOG2_G4_175_781 with 1366 clusters ( size = 2 )
dealing with pattern# LOG2_G4_11_1880 with 1227 clusters ( size = 2 )
dealing with pattern# LOG2_G4_5_3389 with 1176 clusters ( size = 2 )
>>> : Synthesis pattern# LOG2_G4_5_3389 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/log2.aig
resyn runtime: 4
[i] area: 52795.2303507328, gates: 18762, depth: 221
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/log2//LOG2_G4_5_3389.lib; read_verilog /tmp/RGYXW7RESR.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/log2//LOG2_G4_5_3389.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/RGYXW7RESR.v
Parsing Verilog input from `/tmp/RGYXW7RESR.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 074a0da0ef
CPU: user 1.55s system 0.09s, MEM: 175.19 MB total, 167.23 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 18762, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 3386), ('NAND3X1', 2638), ('OAI21X1', 1921), ('AOI21X1', 1891), ('INVX1', 1752), ('NOR3X1', 1595), ('XNOR2X1', 1356), ('LOG2_G3_2903_2920', 1243), ('NOR2X1', 911), ('LOG2_G0_0_7117', 722), ('LOG2_G1_7_10', 476), ('LOG2_G2_4_7531', 307), ('AND2X2', 188), ('LOG2_G4_5_3389', 171), ('XOR2X1', 142), ('OR2X2', 63), ('PI', 32)]
creating networkx graph with  18794  nodes
created networkx graph with  18794  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  256.56682324409485
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  261.2684373855591
loadDataAndPreprocess done. time esclaped:  261.268483877182
current AstranArea= 52795.23089999695
>>> choose the cluster LOG2_G4_5_3389!

saveArea= 5911.383299993751  /  10.069365063118711 %
=================================================================================
 max 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 6006.570600032806, gates: 2694, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/max//max.lib; read_verilog /tmp/6X1DBTISCI.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/max//max.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/6X1DBTISCI.v
Parsing Verilog input from `/tmp/6X1DBTISCI.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: feee321fe1
CPU: user 0.18s system 0.01s, MEM: 37.91 MB total, 31.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2694, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 662), ('OAI21X1', 515), ('PI', 512), ('NAND2X1', 488), ('AOI21X1', 417), ('NOR2X1', 211), ('NAND3X1', 192), ('OR2X2', 91), ('NOR3X1', 72), ('AND2X2', 46)]
creating networkx graph with  3206  nodes
created networkx graph with  3206  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.2354423999786377
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.6944148540496826
loadDataAndPreprocess done. time esclaped:  0.6944503784179688
originalArea= 6006.570700000009
initial AstranArea= 6006.570700000009
dealing with pattern# MAX_G0_0_1135 with 341 clusters ( size = 2 )
>>> : Synthesis pattern# MAX_G0_0_1135 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 5821.649711370468, gates: 2549, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/max//MAX_G0_0_1135.lib; read_verilog /tmp/TRSR18KJ22.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/max//MAX_G0_0_1135.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/TRSR18KJ22.v
Parsing Verilog input from `/tmp/TRSR18KJ22.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: aab15ba627
CPU: user 0.18s system 0.02s, MEM: 36.88 MB total, 30.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2549, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 559), ('PI', 512), ('AOI21X1', 450), ('NAND2X1', 443), ('OAI21X1', 389), ('NOR2X1', 201), ('NAND3X1', 190), ('MAX_G0_0_1135', 119), ('OR2X2', 98), ('AND2X2', 56), ('NOR3X1', 44)]
creating networkx graph with  3061  nodes
created networkx graph with  3061  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.9103293418884277
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.2934324741363525
loadDataAndPreprocess done. time esclaped:  3.2934670448303223
current AstranArea= 5821.649800000007
>>> choose the cluster MAX_G0_0_1135!

dealing with pattern# MAX_G1_2_11 with 248 clusters ( size = 2 )
dealing with pattern# MAX_G1_2_9 with 237 clusters ( size = 2 )
>>> : Synthesis pattern# MAX_G1_2_9 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 5827.678824067116, gates: 2565, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/max//MAX_G1_2_9.lib; read_verilog /tmp/WZ1KH2NMCD.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/max//MAX_G1_2_9.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/WZ1KH2NMCD.v
Parsing Verilog input from `/tmp/WZ1KH2NMCD.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8f92edc074
CPU: user 0.17s system 0.02s, MEM: 36.79 MB total, 30.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2565, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 558), ('NAND2X1', 549), ('PI', 512), ('OAI21X1', 461), ('NAND3X1', 201), ('AOI21X1', 192), ('OR2X2', 170), ('AND2X2', 135), ('NOR2X1', 98), ('MAX_G0_0_1135', 96), ('MAX_G1_2_9', 85), ('NOR3X1', 20)]
creating networkx graph with  3077  nodes
created networkx graph with  3077  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  5.231332302093506
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  7.449310302734375
loadDataAndPreprocess done. time esclaped:  7.449346542358398
current AstranArea= 5827.67890000004
>>> area increased after remapping!

dealing with pattern# MAX_G1_1231_1232 with 161 clusters ( size = 2 )
>>> : Synthesis pattern# MAX_G1_1231_1232 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 5374.671280026436, gates: 2207, depth: 177
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/max//MAX_G1_1231_1232.lib; read_verilog /tmp/6EM7QCISAR.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/max//MAX_G1_1231_1232.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/6EM7QCISAR.v
Parsing Verilog input from `/tmp/6EM7QCISAR.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a467136e82
CPU: user 0.15s system 0.02s, MEM: 34.31 MB total, 28.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2207, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 610), ('PI', 512), ('MAX_G1_1231_1232', 382), ('OAI21X1', 262), ('AOI21X1', 239), ('NAND2X1', 201), ('NAND3X1', 193), ('MAX_G0_0_1135', 103), ('OR2X2', 97), ('AND2X2', 52), ('NOR2X1', 46), ('NOR3X1', 22)]
creating networkx graph with  2719  nodes
created networkx graph with  2719  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  8.487633466720581
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  8.678905248641968
loadDataAndPreprocess done. time esclaped:  8.678941249847412
current AstranArea= 5374.671299999966
>>> choose the cluster MAX_G1_1231_1232!

dealing with pattern# MAX_G2_3_2012 with 205 clusters ( size = 3 )
>>> : Synthesis pattern# MAX_G2_3_2012 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 5348.690183162689, gates: 2178, depth: 177
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/max//MAX_G2_3_2012.lib; read_verilog /tmp/GVAK7LHLEA.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/max//MAX_G2_3_2012.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/GVAK7LHLEA.v
Parsing Verilog input from `/tmp/GVAK7LHLEA.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b9b8b3a8f6
CPU: user 0.16s system 0.01s, MEM: 34.16 MB total, 27.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2178, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 581), ('PI', 512), ('MAX_G1_1231_1232', 353), ('OAI21X1', 262), ('AOI21X1', 239), ('NAND2X1', 201), ('NAND3X1', 193), ('MAX_G0_0_1135', 103), ('OR2X2', 97), ('AND2X2', 52), ('NOR2X1', 46), ('MAX_G2_3_2012', 29), ('NOR3X1', 22)]
creating networkx graph with  2690  nodes
created networkx graph with  2690  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  10.304792642593384
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  10.606970310211182
loadDataAndPreprocess done. time esclaped:  10.607012510299683
current AstranArea= 5348.690199999954
>>> choose the cluster MAX_G2_3_2012!

dealing with pattern# MAX_G3_3_2012 with 176 clusters ( size = 3 )
dealing with pattern# MAX_G3_3_5 with 176 clusters ( size = 2 )
>>> : Synthesis pattern# MAX_G3_3_5 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 5295.273785710335, gates: 2160, depth: 176
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/max//MAX_G3_3_5.lib; read_verilog /tmp/QQBG6YK1XT.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/max//MAX_G3_3_5.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/QQBG6YK1XT.v
Parsing Verilog input from `/tmp/QQBG6YK1XT.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 5593febdcc
CPU: user 0.15s system 0.02s, MEM: 33.96 MB total, 27.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2160, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 536), ('PI', 512), ('MAX_G1_1231_1232', 323), ('NAND2X1', 269), ('OAI21X1', 256), ('AOI21X1', 240), ('NAND3X1', 179), ('MAX_G0_0_1135', 90), ('OR2X2', 85), ('NOR2X1', 49), ('AND2X2', 40), ('MAX_G2_3_2012', 38), ('MAX_G3_3_5', 29), ('NOR3X1', 26)]
creating networkx graph with  2672  nodes
created networkx graph with  2672  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  12.027225017547607
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  12.21894383430481
loadDataAndPreprocess done. time esclaped:  12.218981266021729
current AstranArea= 5295.273799999941
>>> choose the cluster MAX_G3_3_5!

dealing with pattern# MAX_G4_2_1232 with 183 clusters ( size = 3 )
dealing with pattern# MAX_G4_13_15 with 153 clusters ( size = 2 )
dealing with pattern# MAX_G4_0_1 with 152 clusters ( size = 2 )
>>> : Synthesis pattern# MAX_G4_0_1 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/max.aig
resyn runtime: 0
[i] area: 5106.506306171417, gates: 2106, depth: 176
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/max//MAX_G4_0_1.lib; read_verilog /tmp/LWJIAM9S73.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/max//MAX_G4_0_1.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/LWJIAM9S73.v
Parsing Verilog input from `/tmp/LWJIAM9S73.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a0d57be14e
CPU: user 0.15s system 0.01s, MEM: 33.56 MB total, 27.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 88% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 2106, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 539), ('PI', 512), ('MAX_G1_1231_1232', 356), ('OAI21X1', 236), ('AOI21X1', 227), ('NAND2X1', 219), ('NAND3X1', 149), ('MAX_G4_0_1', 129), ('MAX_G0_0_1135', 74), ('NOR2X1', 47), ('AND2X2', 46), ('NOR3X1', 30), ('MAX_G2_3_2012', 26), ('MAX_G3_3_5', 24), ('OR2X2', 4)]
creating networkx graph with  2618  nodes
created networkx graph with  2618  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  13.68632173538208
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  13.86298155784607
loadDataAndPreprocess done. time esclaped:  13.86301851272583
current AstranArea= 5106.506299999927
>>> choose the cluster MAX_G4_0_1!

saveArea= 900.0644000000821  /  14.984663378724248 %
=================================================================================
 mem_ctrl 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 4
[i] area: 81985.77007555962, gates: 36517, depth: 74
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/mem_ctrl//mem_ctrl.lib; read_verilog /tmp/TYXHZ9DY4U.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/mem_ctrl//mem_ctrl.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/TYXHZ9DY4U.v
Parsing Verilog input from `/tmp/TYXHZ9DY4U.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 3919c71dc8
CPU: user 3.14s system 0.10s, MEM: 324.43 MB total, 314.71 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 36519, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 12468), ('NAND3X1', 8556), ('OAI21X1', 5297), ('INVX1', 3623), ('AOI21X1', 3609), ('PI', 1204), ('NOR2X1', 988), ('NOR3X1', 736), ('OR2X2', 450), ('AND2X2', 291), ('BUFX2', 233), ('XNOR2X1', 194), ('XOR2X1', 73), ('const_1', 1)]
creating networkx graph with  37723  nodes
created networkx graph with  37723  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  5.250580072402954
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  16.510780334472656
loadDataAndPreprocess done. time esclaped:  16.510858058929443
originalArea= 81936.9641999991
initial AstranArea= 81936.9641999991
dealing with pattern# MEM_CTRL_G0_154_360 with 7322 clusters ( size = 2 )
>>> : Synthesis pattern# MEM_CTRL_G0_154_360 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 5
[i] area: 81296.76051187515, gates: 36525, depth: 74
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/mem_ctrl//MEM_CTRL_G0_154_360.lib; read_verilog /tmp/YJB0PNL002.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/mem_ctrl//MEM_CTRL_G0_154_360.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/YJB0PNL002.v
Parsing Verilog input from `/tmp/YJB0PNL002.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 4a6f3bd753
CPU: user 3.80s system 0.22s, MEM: 324.00 MB total, 314.29 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (3 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 36527, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 12655), ('NAND3X1', 7692), ('OAI21X1', 5058), ('AOI21X1', 3418), ('INVX1', 3176), ('MEM_CTRL_G0_154_360', 2107), ('PI', 1204), ('NOR2X1', 893), ('NOR3X1', 745), ('AND2X2', 262), ('BUFX2', 233), ('XNOR2X1', 199), ('XOR2X1', 73), ('OR2X2', 15), ('const_1', 1)]
creating networkx graph with  37731  nodes
created networkx graph with  37731  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  62.29511117935181
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  78.06290555000305
loadDataAndPreprocess done. time esclaped:  78.06299757957458
current AstranArea= 81254.99380000046
>>> choose the cluster MEM_CTRL_G0_154_360!

dealing with pattern# MEM_CTRL_G1_154_1377 with 7398 clusters ( size = 2 )
dealing with pattern# MEM_CTRL_G1_160_162 with 6064 clusters ( size = 2 )
>>> : Synthesis pattern# MEM_CTRL_G1_160_162 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 5
[i] area: 80210.65320265293, gates: 34855, depth: 74
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/mem_ctrl//MEM_CTRL_G1_160_162.lib; read_verilog /tmp/J5Y5E2GWAI.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/mem_ctrl//MEM_CTRL_G1_160_162.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/J5Y5E2GWAI.v
Parsing Verilog input from `/tmp/J5Y5E2GWAI.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f40c549e76
CPU: user 3.75s system 0.14s, MEM: 313.80 MB total, 303.89 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (3 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 34857, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 9477), ('NAND3X1', 7858), ('OAI21X1', 4421), ('AOI21X1', 3345), ('INVX1', 3121), ('MEM_CTRL_G1_160_162', 2426), ('MEM_CTRL_G0_154_360', 2149), ('PI', 1204), ('NOR2X1', 754), ('NOR3X1', 492), ('AND2X2', 306), ('BUFX2', 233), ('XNOR2X1', 189), ('XOR2X1', 71), ('OR2X2', 14), ('const_1', 1)]
creating networkx graph with  36061  nodes
created networkx graph with  36061  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  124.85504031181335
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  141.45957112312317
loadDataAndPreprocess done. time esclaped:  141.45967531204224
current AstranArea= 80167.00919999705
>>> choose the cluster MEM_CTRL_G1_160_162!

dealing with pattern# MEM_CTRL_G2_154_303 with 6629 clusters ( size = 2 )
dealing with pattern# MEM_CTRL_G2_154_262 with 6035 clusters ( size = 2 )
>>> : Synthesis pattern# MEM_CTRL_G2_154_262 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 6
[i] area: 79963.86396348476, gates: 34475, depth: 74
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/mem_ctrl//MEM_CTRL_G2_154_262.lib; read_verilog /tmp/NWJOT11N14.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/mem_ctrl//MEM_CTRL_G2_154_262.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/NWJOT11N14.v
Parsing Verilog input from `/tmp/NWJOT11N14.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e73f9d3185
CPU: user 3.61s system 0.18s, MEM: 311.47 MB total, 301.54 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (3 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 34477, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 9437), ('NAND3X1', 7454), ('OAI21X1', 4439), ('AOI21X1', 3300), ('INVX1', 2747), ('MEM_CTRL_G1_160_162', 2433), ('MEM_CTRL_G0_154_360', 2200), ('PI', 1204), ('NOR2X1', 765), ('NOR3X1', 459), ('MEM_CTRL_G2_154_262', 441), ('AND2X2', 295), ('BUFX2', 233), ('XNOR2X1', 186), ('XOR2X1', 72), ('OR2X2', 15), ('const_1', 1)]
creating networkx graph with  35681  nodes
created networkx graph with  35681  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  191.82654285430908
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  204.46574592590332
loadDataAndPreprocess done. time esclaped:  204.46584844589233
current AstranArea= 79917.40409999709
>>> choose the cluster MEM_CTRL_G2_154_262!

dealing with pattern# MEM_CTRL_G3_154_302 with 6621 clusters ( size = 2 )
dealing with pattern# MEM_CTRL_G3_154_262 with 5398 clusters ( size = 2 )
dealing with pattern# MEM_CTRL_G3_159_894 with 3033 clusters ( size = 2 )
dealing with pattern# MEM_CTRL_G3_154_3345_23472 with 2520 clusters ( size = 3 )
>>> : Synthesis pattern# MEM_CTRL_G3_154_3345_23472 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 5
[i] area: 79650.71245360374, gates: 34140, depth: 74
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/mem_ctrl//MEM_CTRL_G3_154_3345_23472.lib; read_verilog /tmp/SQDOCHFZ1P.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/mem_ctrl//MEM_CTRL_G3_154_3345_23472.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/SQDOCHFZ1P.v
Parsing Verilog input from `/tmp/SQDOCHFZ1P.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d062de2d3b
CPU: user 3.65s system 0.18s, MEM: 309.73 MB total, 299.56 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (3 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 34142, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 9201), ('NAND3X1', 7468), ('OAI21X1', 4411), ('AOI21X1', 3253), ('INVX1', 2672), ('MEM_CTRL_G1_160_162', 2287), ('MEM_CTRL_G0_154_360', 1928), ('PI', 1204), ('NOR2X1', 747), ('MEM_CTRL_G2_154_262', 484), ('MEM_CTRL_G3_154_3345_23472', 478), ('NOR3X1', 440), ('AND2X2', 271), ('BUFX2', 233), ('XNOR2X1', 184), ('XOR2X1', 72), ('OR2X2', 12), ('const_1', 1)]
creating networkx graph with  35346  nodes
created networkx graph with  35346  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  252.67667293548584
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  265.85846757888794
loadDataAndPreprocess done. time esclaped:  265.85856890678406
current AstranArea= 79604.25259999715
>>> choose the cluster MEM_CTRL_G3_154_3345_23472!

dealing with pattern# MEM_CTRL_G4_154_298 with 6495 clusters ( size = 2 )
dealing with pattern# MEM_CTRL_G4_154_259 with 5398 clusters ( size = 2 )
dealing with pattern# MEM_CTRL_G4_159_898 with 2969 clusters ( size = 2 )
dealing with pattern# MEM_CTRL_G4_154_3334_23313 with 2526 clusters ( size = 3 )
dealing with pattern# MEM_CTRL_G4_159_896_1065 with 1672 clusters ( size = 3 )
dealing with pattern# MEM_CTRL_G4_154_3334_3335_3339 with 1592 clusters ( size = 4 )
dealing with pattern# MEM_CTRL_G4_155_6771 with 1549 clusters ( size = 2 )
dealing with pattern# MEM_CTRL_G4_249_250 with 1473 clusters ( size = 2 )
>>> : Synthesis pattern# MEM_CTRL_G4_249_250 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/mem_ctrl.aig
resyn runtime: 5
[i] area: 73872.05332648754, gates: 28698, depth: 74
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/mem_ctrl//MEM_CTRL_G4_249_250.lib; read_verilog /tmp/N9WU0A3JG4.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/mem_ctrl//MEM_CTRL_G4_249_250.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/N9WU0A3JG4.v
Parsing Verilog input from `/tmp/N9WU0A3JG4.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 0612727832
CPU: user 3.15s system 0.16s, MEM: 262.98 MB total, 256.41 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (2 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 28700, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('MEM_CTRL_G4_249_250', 5757), ('NAND2X1', 5688), ('NAND3X1', 4867), ('OAI21X1', 2820), ('INVX1', 2424), ('AOI21X1', 2251), ('MEM_CTRL_G0_154_360', 1324), ('MEM_CTRL_G1_160_162', 1295), ('PI', 1204), ('NOR2X1', 425), ('NOR3X1', 401), ('AND2X2', 391), ('MEM_CTRL_G3_154_3345_23472', 282), ('MEM_CTRL_G2_154_262', 255), ('BUFX2', 233), ('XNOR2X1', 204), ('XOR2X1', 70), ('OR2X2', 12), ('const_1', 1)]
creating networkx graph with  29904  nodes
created networkx graph with  29904  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  311.8266797065735
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  321.2219395637512
loadDataAndPreprocess done. time esclaped:  321.22203540802
current AstranArea= 73855.92670000604
>>> choose the cluster MEM_CTRL_G4_249_250!

saveArea= 8081.037499993065  /  9.862505377021465 %
=================================================================================
 multiplier 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 48909.50630235672, gates: 16684, depth: 179
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/multiplier//multiplier.lib; read_verilog /tmp/BZBYNYM0KP.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/multiplier//multiplier.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/BZBYNYM0KP.v
Parsing Verilog input from `/tmp/BZBYNYM0KP.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 90fb69aed3
CPU: user 1.62s system 0.08s, MEM: 154.38 MB total, 146.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 8% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 16684, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 3314), ('XNOR2X1', 3190), ('NAND2X1', 3180), ('AOI21X1', 2451), ('INVX1', 1664), ('XOR2X1', 992), ('NOR2X1', 664), ('NAND3X1', 598), ('OR2X2', 245), ('NOR3X1', 214), ('AND2X2', 172), ('PI', 128)]
creating networkx graph with  16812  nodes
created networkx graph with  16812  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  5.63077974319458
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  9.60487961769104
loadDataAndPreprocess done. time esclaped:  9.604968070983887
originalArea= 48909.50739999153
initial AstranArea= 48909.50739999153
dealing with pattern# MULTIPLIER_G0_2_27 with 2531 clusters ( size = 2 )
>>> : Synthesis pattern# MULTIPLIER_G0_2_27 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 48341.55351316929, gates: 16057, depth: 179
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/multiplier//MULTIPLIER_G0_2_27.lib; read_verilog /tmp/ILU6ADEZHS.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/multiplier//MULTIPLIER_G0_2_27.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ILU6ADEZHS.v
Parsing Verilog input from `/tmp/ILU6ADEZHS.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 6fe7454132
CPU: user 1.63s system 0.07s, MEM: 148.52 MB total, 141.78 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 16057, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('XNOR2X1', 3137), ('NAND2X1', 2893), ('AOI21X1', 2828), ('OAI21X1', 1824), ('INVX1', 1320), ('MULTIPLIER_G0_2_27', 1302), ('XOR2X1', 1047), ('NAND3X1', 769), ('OR2X2', 374), ('NOR2X1', 266), ('AND2X2', 205), ('PI', 128), ('NOR3X1', 92)]
creating networkx graph with  16185  nodes
created networkx graph with  16185  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  34.85867118835449
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  40.44328260421753
loadDataAndPreprocess done. time esclaped:  40.44335341453552
current AstranArea= 48341.55449999303
>>> choose the cluster MULTIPLIER_G0_2_27!

dealing with pattern# MULTIPLIER_G1_25_27 with 1649 clusters ( size = 2 )
>>> : Synthesis pattern# MULTIPLIER_G1_25_27 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 44774.68732595444, gates: 14572, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/multiplier//MULTIPLIER_G1_25_27.lib; read_verilog /tmp/PVARKAXJO8.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/multiplier//MULTIPLIER_G1_25_27.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/PVARKAXJO8.v
Parsing Verilog input from `/tmp/PVARKAXJO8.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 53a9b9d39d
CPU: user 1.46s system 0.09s, MEM: 139.25 MB total, 132.82 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 14572, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 2714), ('AOI21X1', 2648), ('OAI21X1', 2040), ('XNOR2X1', 1490), ('MULTIPLIER_G0_2_27', 1488), ('MULTIPLIER_G1_25_27', 1324), ('INVX1', 1306), ('NAND3X1', 616), ('OR2X2', 326), ('NOR2X1', 233), ('AND2X2', 177), ('XOR2X1', 141), ('PI', 128), ('NOR3X1', 69)]
creating networkx graph with  14700  nodes
created networkx graph with  14700  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  58.13718271255493
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  60.32785415649414
loadDataAndPreprocess done. time esclaped:  60.32793617248535
current AstranArea= 44774.68769999597
>>> choose the cluster MULTIPLIER_G1_25_27!

dealing with pattern# MULTIPLIER_G2_10_8362 with 1451 clusters ( size = 2 )
>>> : Synthesis pattern# MULTIPLIER_G2_10_8362 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 44295.42513525486, gates: 14159, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/multiplier//MULTIPLIER_G2_10_8362.lib; read_verilog /tmp/YXSED00A4M.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/multiplier//MULTIPLIER_G2_10_8362.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/YXSED00A4M.v
Parsing Verilog input from `/tmp/YXSED00A4M.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: c8d9f1e1ab
CPU: user 1.47s system 0.06s, MEM: 136.82 MB total, 130.66 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 14159, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2881), ('NAND2X1', 2411), ('OAI21X1', 2001), ('XNOR2X1', 1477), ('MULTIPLIER_G1_25_27', 1328), ('MULTIPLIER_G0_2_27', 1265), ('INVX1', 1056), ('NAND3X1', 542), ('MULTIPLIER_G2_10_8362', 311), ('OR2X2', 305), ('NOR2X1', 215), ('AND2X2', 162), ('XOR2X1', 136), ('PI', 128), ('NOR3X1', 69)]
creating networkx graph with  14287  nodes
created networkx graph with  14287  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  78.61907625198364
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  81.42118382453918
loadDataAndPreprocess done. time esclaped:  81.42126727104187
current AstranArea= 44295.42549999607
>>> choose the cluster MULTIPLIER_G2_10_8362!

dealing with pattern# MULTIPLIER_G3_10_8200 with 1268 clusters ( size = 2 )
dealing with pattern# MULTIPLIER_G3_15_390 with 771 clusters ( size = 3 )
>>> : Synthesis pattern# MULTIPLIER_G3_15_390 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 43971.333766222, gates: 14037, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/multiplier//MULTIPLIER_G3_15_390.lib; read_verilog /tmp/68WB3OH0DX.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/multiplier//MULTIPLIER_G3_15_390.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/68WB3OH0DX.v
Parsing Verilog input from `/tmp/68WB3OH0DX.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: c07cb67ac5
CPU: user 1.42s system 0.08s, MEM: 135.64 MB total, 129.25 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 14037, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2430), ('NAND2X1', 2378), ('OAI21X1', 2041), ('XNOR2X1', 1457), ('MULTIPLIER_G1_25_27', 1350), ('MULTIPLIER_G0_2_27', 1289), ('INVX1', 1094), ('NAND3X1', 589), ('MULTIPLIER_G2_10_8362', 309), ('OR2X2', 275), ('MULTIPLIER_G3_15_390', 237), ('NOR2X1', 236), ('AND2X2', 173), ('PI', 128), ('XOR2X1', 115), ('NOR3X1', 64)]
creating networkx graph with  14165  nodes
created networkx graph with  14165  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  95.76650333404541
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  98.4725410938263
loadDataAndPreprocess done. time esclaped:  98.47262477874756
current AstranArea= 43971.33409999673
>>> choose the cluster MULTIPLIER_G3_15_390!

dealing with pattern# MULTIPLIER_G4_12_8111 with 1210 clusters ( size = 2 )
dealing with pattern# MULTIPLIER_G4_0_7589 with 902 clusters ( size = 3 )
dealing with pattern# MULTIPLIER_G4_22_30 with 645 clusters ( size = 2 )
>>> : Synthesis pattern# MULTIPLIER_G4_22_30 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 44378.81178236008, gates: 14363, depth: 177
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/multiplier//MULTIPLIER_G4_22_30.lib; read_verilog /tmp/A0TVZ97VY9.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/multiplier//MULTIPLIER_G4_22_30.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/A0TVZ97VY9.v
Parsing Verilog input from `/tmp/A0TVZ97VY9.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 04eaa210ad
CPU: user 1.49s system 0.07s, MEM: 138.79 MB total, 132.68 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 14363, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 3606), ('NAND2X1', 1813), ('OAI21X1', 1566), ('XNOR2X1', 1489), ('MULTIPLIER_G1_25_27', 1295), ('MULTIPLIER_G4_22_30', 1084), ('NAND3X1', 983), ('INVX1', 941), ('MULTIPLIER_G0_2_27', 474), ('MULTIPLIER_G2_10_8362', 277), ('MULTIPLIER_G3_15_390', 274), ('NOR2X1', 177), ('XOR2X1', 164), ('PI', 128), ('AND2X2', 106), ('NOR3X1', 75), ('OR2X2', 39)]
creating networkx graph with  14491  nodes
created networkx graph with  14491  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  112.64662194252014
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  115.56704330444336
loadDataAndPreprocess done. time esclaped:  115.56712222099304
current AstranArea= 44378.81209999625
>>> area increased after remapping!

dealing with pattern# MULTIPLIER_G4_1_19 with 559 clusters ( size = 2 )
dealing with pattern# MULTIPLIER_G4_12_7685 with 538 clusters ( size = 3 )
>>> : Synthesis pattern# MULTIPLIER_G4_12_7685 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/multiplier.aig
resyn runtime: 2
[i] area: 43687.62557351589, gates: 13830, depth: 178
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/multiplier//MULTIPLIER_G4_12_7685.lib; read_verilog /tmp/9VN1DVMVQS.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/multiplier//MULTIPLIER_G4_12_7685.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/9VN1DVMVQS.v
Parsing Verilog input from `/tmp/9VN1DVMVQS.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 1157d9d867
CPU: user 1.41s system 0.08s, MEM: 134.39 MB total, 127.61 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 13830, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 2427), ('NAND2X1', 2376), ('OAI21X1', 2030), ('XNOR2X1', 1454), ('MULTIPLIER_G0_2_27', 1291), ('MULTIPLIER_G1_25_27', 1073), ('INVX1', 891), ('NAND3X1', 588), ('MULTIPLIER_G2_10_8362', 313), ('MULTIPLIER_G4_12_7685', 282), ('OR2X2', 273), ('MULTIPLIER_G3_15_390', 243), ('NOR2X1', 240), ('AND2X2', 172), ('PI', 128), ('XOR2X1', 113), ('NOR3X1', 64)]
creating networkx graph with  13958  nodes
created networkx graph with  13958  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  123.70298624038696
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  126.62645673751831
loadDataAndPreprocess done. time esclaped:  126.62655138969421
current AstranArea= 43687.625899996936
>>> choose the cluster MULTIPLIER_G4_12_7685!

saveArea= 5221.881499994597  /  10.676618468652785 %
=================================================================================
 priority 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 2344.153460264206, gates: 1072, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/priority//priority.lib; read_verilog /tmp/TUHQ1A87ZH.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/priority//priority.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/TUHQ1A87ZH.v
Parsing Verilog input from `/tmp/TUHQ1A87ZH.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 6ec14101fd
CPU: user 0.08s system 0.01s, MEM: 24.54 MB total, 18.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1072, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 255), ('NAND2X1', 229), ('OAI21X1', 211), ('PI', 128), ('NAND3X1', 109), ('NOR2X1', 105), ('AOI21X1', 104), ('NOR3X1', 42), ('AND2X2', 11), ('OR2X2', 6)]
creating networkx graph with  1200  nodes
created networkx graph with  1200  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.11779308319091797
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.2779698371887207
loadDataAndPreprocess done. time esclaped:  0.2780454158782959
originalArea= 2344.153500000006
initial AstranArea= 2344.153500000006
dealing with pattern# PRIORITY_G0_2_565 with 171 clusters ( size = 2 )
>>> : Synthesis pattern# PRIORITY_G0_2_565 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 2559.0521582365036, gates: 1167, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/priority//PRIORITY_G0_2_565.lib; read_verilog /tmp/MI6A9MM54D.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/priority//PRIORITY_G0_2_565.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/MI6A9MM54D.v
Parsing Verilog input from `/tmp/MI6A9MM54D.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a639c6e129
CPU: user 0.10s system 0.01s, MEM: 25.28 MB total, 18.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1167, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 316), ('OAI21X1', 239), ('NAND2X1', 215), ('AOI21X1', 163), ('PI', 128), ('NOR2X1', 100), ('NAND3X1', 76), ('NOR3X1', 37), ('PRIORITY_G0_2_565', 9), ('OR2X2', 8), ('AND2X2', 4)]
creating networkx graph with  1295  nodes
created networkx graph with  1295  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.3183619976043701
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.4998164176940918
loadDataAndPreprocess done. time esclaped:  1.4999103546142578
current AstranArea= 2559.0522000000074
>>> area increased after remapping!

dealing with pattern# PRIORITY_G0_0_1069 with 111 clusters ( size = 2 )
>>> : Synthesis pattern# PRIORITY_G0_0_1069 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 2265.283977150917, gates: 1030, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/priority//PRIORITY_G0_0_1069.lib; read_verilog /tmp/5YSTOLZVYA.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/priority//PRIORITY_G0_0_1069.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/5YSTOLZVYA.v
Parsing Verilog input from `/tmp/5YSTOLZVYA.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8cce890010
CPU: user 0.09s system 0.00s, MEM: 24.23 MB total, 17.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (0 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 1030, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 208), ('OAI21X1', 205), ('INVX1', 201), ('PI', 128), ('PRIORITY_G0_0_1069', 107), ('AOI21X1', 98), ('NOR2X1', 89), ('NAND3X1', 70), ('NOR3X1', 38), ('AND2X2', 12), ('OR2X2', 2)]
creating networkx graph with  1158  nodes
created networkx graph with  1158  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.1038575172424316
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  2.243546485900879
loadDataAndPreprocess done. time esclaped:  2.243616819381714
current AstranArea= 2265.284000000002
>>> choose the cluster PRIORITY_G0_0_1069!

dealing with pattern# PRIORITY_G1_2_540 with 135 clusters ( size = 2 )
dealing with pattern# PRIORITY_G1_625_626 with 75 clusters ( size = 2 )
>>> : Synthesis pattern# PRIORITY_G1_625_626 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 1695.1365175247192, gates: 660, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/priority//PRIORITY_G1_625_626.lib; read_verilog /tmp/60YY5P2HNL.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/priority//PRIORITY_G1_625_626.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/60YY5P2HNL.v
Parsing Verilog input from `/tmp/60YY5P2HNL.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 99e00ae9a5
CPU: user 0.06s system 0.00s, MEM: 21.25 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 86% 2x read_verilog (0 sec), 9% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 660, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PRIORITY_G1_625_626', 222), ('PI', 128), ('INVX1', 96), ('NAND2X1', 86), ('PRIORITY_G0_0_1069', 76), ('NOR2X1', 64), ('NAND3X1', 63), ('NOR3X1', 40), ('AOI21X1', 7), ('OAI21X1', 5), ('AND2X2', 1)]
creating networkx graph with  788  nodes
created networkx graph with  788  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3.1762466430664062
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.2281031608581543
loadDataAndPreprocess done. time esclaped:  3.228184461593628
current AstranArea= 1695.1365000000098
>>> choose the cluster PRIORITY_G1_625_626!

dealing with pattern# PRIORITY_G2_2_450 with 126 clusters ( size = 2 )
dealing with pattern# PRIORITY_G2_0_316 with 85 clusters ( size = 2 )
dealing with pattern# PRIORITY_G2_2_449_450 with 66 clusters ( size = 3 )
>>> : Synthesis pattern# PRIORITY_G2_2_449_450 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 1693.8994176387787, gates: 659, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/priority//PRIORITY_G2_2_449_450.lib; read_verilog /tmp/CLSHLL89WB.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/priority//PRIORITY_G2_2_449_450.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/CLSHLL89WB.v
Parsing Verilog input from `/tmp/CLSHLL89WB.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: c101b093a6
CPU: user 0.05s system 0.01s, MEM: 21.25 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 86% 2x read_verilog (0 sec), 9% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 659, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PRIORITY_G1_625_626', 222), ('PI', 128), ('INVX1', 95), ('NAND2X1', 85), ('PRIORITY_G0_0_1069', 77), ('NOR2X1', 64), ('NAND3X1', 63), ('NOR3X1', 39), ('AOI21X1', 7), ('OAI21X1', 5), ('AND2X2', 2)]
creating networkx graph with  787  nodes
created networkx graph with  787  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3.8934526443481445
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.943587064743042
loadDataAndPreprocess done. time esclaped:  3.9436683654785156
current AstranArea= 1693.89940000001
>>> choose the cluster PRIORITY_G2_2_449_450!

dealing with pattern# PRIORITY_G3_2_450 with 126 clusters ( size = 2 )
dealing with pattern# PRIORITY_G3_0_316 with 84 clusters ( size = 2 )
dealing with pattern# PRIORITY_G3_2_449_450 with 66 clusters ( size = 3 )
dealing with pattern# PRIORITY_G3_35_632_633 with 14 clusters ( size = 3 )
>>> : Synthesis pattern# PRIORITY_G3_35_632_633 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 1707.9840199947357, gates: 659, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/priority//PRIORITY_G3_35_632_633.lib; read_verilog /tmp/V4SBCG7M4V.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/priority//PRIORITY_G3_35_632_633.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/V4SBCG7M4V.v
Parsing Verilog input from `/tmp/V4SBCG7M4V.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 53b7b873cf
CPU: user 0.05s system 0.01s, MEM: 21.25 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 86% 2x read_verilog (0 sec), 9% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 659, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PRIORITY_G1_625_626', 222), ('PI', 128), ('INVX1', 95), ('NAND2X1', 91), ('PRIORITY_G0_0_1069', 72), ('NOR2X1', 63), ('NAND3X1', 46), ('PRIORITY_G3_35_632_633', 29), ('NOR3X1', 27), ('AOI21X1', 7), ('OAI21X1', 5), ('AND2X2', 2)]
creating networkx graph with  787  nodes
created networkx graph with  787  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.691450357437134
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4.7358503341674805
loadDataAndPreprocess done. time esclaped:  4.735917568206787
current AstranArea= 1707.9840000000042
>>> area increased after remapping!

dealing with pattern# PRIORITY_G3_35_241_632_633 with 9 clusters ( size = 4 )
>>> : Synthesis pattern# PRIORITY_G3_35_241_632_633 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/priority.aig
resyn runtime: 0
[i] area: 1706.4516243934631, gates: 644, depth: 64
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/priority//PRIORITY_G3_35_241_632_633.lib; read_verilog /tmp/AU1T4JKTTA.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/priority//PRIORITY_G3_35_241_632_633.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/AU1T4JKTTA.v
Parsing Verilog input from `/tmp/AU1T4JKTTA.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 183b58de48
CPU: user 0.05s system 0.01s, MEM: 21.11 MB total, 14.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 86% 2x read_verilog (0 sec), 9% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 644, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PRIORITY_G1_625_626', 222), ('PI', 128), ('PRIORITY_G0_0_1069', 85), ('INVX1', 80), ('NAND2X1', 78), ('NOR2X1', 63), ('NAND3X1', 45), ('PRIORITY_G3_35_241_632_633', 30), ('NOR3X1', 26), ('AOI21X1', 7), ('OAI21X1', 5), ('AND2X2', 2), ('PRIORITY_G2_2_449_450', 1)]
creating networkx graph with  772  nodes
created networkx graph with  772  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  5.479309797286987
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  5.516839981079102
loadDataAndPreprocess done. time esclaped:  5.516911268234253
current AstranArea= 1706.4516000000085
>>> area increased after remapping!

>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|PRIORITY_G1_625_626|INVX1=1|INPUT:Y-INVX1:A=1|INPUT:Y-PRIORITY_G1_625_626:A=1|INPUT:Y-PRIORITY_G1_625_626:C=1|INVX1:Y-PRIORITY_G1_625_626:B=1|11110 ] 21 <<< 659
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|INVX1|NAND3X1=1|INPUT:Y-NAND3X1:A,B,C=3|NAND3X1:Y-INVX1:A=1|11101 ] 14 <<< 659
>>> Warning: the pattern is too small and bypassed. pattern: [ 4|3|NAND2X1|INVX1=2|NAND2X1=1|INPUT:Y-INVX1:A=1|INPUT:Y-NAND2X1:A,B=2|INVX1:Y-NAND2X1:A,B=2|NAND2X1:Y-INVX1:A=1|1111101 ] 20 <<< 659
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|NAND2X1|INVX1=1|NAND2X1=1|INPUT:Y-NAND2X1:A,B=3|INVX1:Y-NAND2X1:A,B=1|NAND2X1:Y-INVX1:A=1|111101 ] 12 <<< 659
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|INVX1|PRIORITY_G1_625_626=1|INPUT:Y-PRIORITY_G1_625_626:A=1|INPUT:Y-PRIORITY_G1_625_626:B=1|INPUT:Y-PRIORITY_G1_625_626:C=1|PRIORITY_G1_625_626:Y-INVX1:A=1|11101 ] 12 <<< 659
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|2|INVX1|INVX1=1|NAND2X1=1|INPUT:Y-INVX1:A=1|INPUT:Y-NAND2X1:A,B=1|INVX1:Y-NAND2X1:A,B=1|NAND2X1:Y-INVX1:A=1|11011 ] 12 <<< 659
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|OAI21X1|INVX1=1|INPUT:Y-INVX1:A=1|INPUT:Y-OAI21X1:A,B=1|INPUT:Y-OAI21X1:C=1|INVX1:Y-OAI21X1:A,B=1|11110 ] 8 <<< 659
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|AOI21X1|INVX1=1|INPUT:Y-AOI21X1:A,B=1|INPUT:Y-AOI21X1:C=1|INPUT:Y-INVX1:A=1|INVX1:Y-AOI21X1:A,B=1|01111 ] 8 <<< 659
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|2|INVX1|NAND2X1=1|INPUT:Y-NAND2X1:A,B=2|NAND2X1:Y-INVX1:A=1|1101 ] 6 <<< 659
>>> Warning: the pattern is too small and bypassed. pattern: [ 5|3|NAND2X1|INVX1=3|NAND2X1=1|INPUT:Y-INVX1:A=2|INPUT:Y-NAND2X1:A,B=1|INVX1:Y-NAND2X1:A,B=3|NAND2X1:Y-INVX1:A=1|11111101 ] 10 <<< 659
>>> Warning: the pattern is too small and bypassed. pattern: [ 4|3|NAND3X1|INVX1=3|INPUT:Y-INVX1:A=3|INVX1:Y-NAND3X1:A,B,C=3|1111110 ] 8 <<< 659
>>> Warning: the pattern is too small and bypassed. pattern: [ 4|2|INVX1|INVX1=2|NAND2X1=1|INPUT:Y-INVX1:A=2|INVX1:Y-NAND2X1:A,B=2|NAND2X1:Y-INVX1:A=1|110111 ] 8 <<< 659
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|PRIORITY_G1_625_626|INVX1=1|INPUT:Y-INVX1:A=1|INPUT:Y-PRIORITY_G1_625_626:B=1|INPUT:Y-PRIORITY_G1_625_626:C=1|INVX1:Y-PRIORITY_G1_625_626:A=1|11110 ] 6 <<< 659
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|PRIORITY_G1_625_626|INVX1=1|INPUT:Y-INVX1:A=1|INPUT:Y-PRIORITY_G1_625_626:A=1|INPUT:Y-PRIORITY_G1_625_626:B=1|INVX1:Y-PRIORITY_G1_625_626:C=1|11110 ] 6 <<< 659
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|OAI21X1|INVX1=2|INPUT:Y-INVX1:A=2|INPUT:Y-OAI21X1:A,B=1|INVX1:Y-OAI21X1:A,B=1|INVX1:Y-OAI21X1:C=1|111110 ] 6 <<< 659
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|NAND2X1|AND2X2=1|INVX1=1|AND2X2:Y-NAND2X1:A,B=1|INPUT:Y-AND2X2:A,B=1|INPUT:Y-INVX1:A=1|INPUT:Y-NAND2X1:A,B=1|INVX1:Y-AND2X2:A,B=1|111110 ] 6 <<< 659
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|2|NAND2X1|INVX1=2|INPUT:Y-INVX1:A=2|INVX1:Y-NAND2X1:A,B=2|11110 ] 6 <<< 659
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|2|INVX1|PRIORITY_G0_0_1069=1|INPUT:Y-PRIORITY_G0_0_1069:A=1|INPUT:Y-PRIORITY_G0_0_1069:B=1|PRIORITY_G0_0_1069:Y-INVX1:A=1|1101 ] 6 <<< 659
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|OAI21X1|INVX1=1|INPUT:Y-INVX1:A=1|INPUT:Y-OAI21X1:A,B=2|INVX1:Y-OAI21X1:C=1|11110 ] 4 <<< 659
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|NOR3X1|INVX1=1|INPUT:Y-INVX1:A=1|INPUT:Y-NOR3X1:A,B,C=2|INVX1:Y-NOR3X1:A,B,C=1|11110 ] 4 <<< 659
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|NAND2X1|AND2X2=1|AND2X2:Y-NAND2X1:A,B=1|INPUT:Y-AND2X2:A,B=2|INPUT:Y-NAND2X1:A,B=1|11110 ] 4 <<< 659
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|2|NOR2X1|INVX1=1|INPUT:Y-INVX1:A=1|INPUT:Y-NOR2X1:A,B=1|INVX1:Y-NOR2X1:A,B=1|1110 ] 4 <<< 659
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|2|AND2X2|INVX1=1|INPUT:Y-AND2X2:A,B=1|INPUT:Y-INVX1:A=1|INVX1:Y-AND2X2:A,B=1|0111 ] 4 <<< 659
dealing with pattern# PRIORITY_G4_2_450 with 126 clusters ( size = 2 )
dealing with pattern# PRIORITY_G4_0_316 with 84 clusters ( size = 2 )
dealing with pattern# PRIORITY_G4_2_449_450 with 66 clusters ( size = 3 )
dealing with pattern# PRIORITY_G4_35_632_633 with 14 clusters ( size = 3 )
dealing with pattern# PRIORITY_G4_35_241_632_633 with 9 clusters ( size = 4 )
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|PRIORITY_G1_625_626|INVX1=1|INPUT:Y-INVX1:A=1|INPUT:Y-PRIORITY_G1_625_626:A=1|INPUT:Y-PRIORITY_G1_625_626:C=1|INVX1:Y-PRIORITY_G1_625_626:B=1|11110 ] 21 <<< 659
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|INVX1|NAND3X1=1|INPUT:Y-NAND3X1:A,B,C=3|NAND3X1:Y-INVX1:A=1|11101 ] 14 <<< 659
>>> Warning: the pattern is too small and bypassed. pattern: [ 4|3|NAND2X1|INVX1=2|NAND2X1=1|INPUT:Y-INVX1:A=1|INPUT:Y-NAND2X1:A,B=2|INVX1:Y-NAND2X1:A,B=2|NAND2X1:Y-INVX1:A=1|1111101 ] 20 <<< 659
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|NAND2X1|INVX1=1|NAND2X1=1|INPUT:Y-NAND2X1:A,B=3|INVX1:Y-NAND2X1:A,B=1|NAND2X1:Y-INVX1:A=1|111101 ] 12 <<< 659
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|INVX1|PRIORITY_G1_625_626=1|INPUT:Y-PRIORITY_G1_625_626:A=1|INPUT:Y-PRIORITY_G1_625_626:B=1|INPUT:Y-PRIORITY_G1_625_626:C=1|PRIORITY_G1_625_626:Y-INVX1:A=1|11101 ] 12 <<< 659
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|2|INVX1|INVX1=1|NAND2X1=1|INPUT:Y-INVX1:A=1|INPUT:Y-NAND2X1:A,B=1|INVX1:Y-NAND2X1:A,B=1|NAND2X1:Y-INVX1:A=1|11011 ] 12 <<< 659
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|OAI21X1|INVX1=1|INPUT:Y-INVX1:A=1|INPUT:Y-OAI21X1:A,B=1|INPUT:Y-OAI21X1:C=1|INVX1:Y-OAI21X1:A,B=1|11110 ] 8 <<< 659
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|AOI21X1|INVX1=1|INPUT:Y-AOI21X1:A,B=1|INPUT:Y-AOI21X1:C=1|INPUT:Y-INVX1:A=1|INVX1:Y-AOI21X1:A,B=1|01111 ] 8 <<< 659
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|2|INVX1|NAND2X1=1|INPUT:Y-NAND2X1:A,B=2|NAND2X1:Y-INVX1:A=1|1101 ] 6 <<< 659
>>> Warning: the pattern is too small and bypassed. pattern: [ 5|3|NAND2X1|INVX1=3|NAND2X1=1|INPUT:Y-INVX1:A=2|INPUT:Y-NAND2X1:A,B=1|INVX1:Y-NAND2X1:A,B=3|NAND2X1:Y-INVX1:A=1|11111101 ] 10 <<< 659
>>> Warning: the pattern is too small and bypassed. pattern: [ 4|3|NAND3X1|INVX1=3|INPUT:Y-INVX1:A=3|INVX1:Y-NAND3X1:A,B,C=3|1111110 ] 8 <<< 659
>>> Warning: the pattern is too small and bypassed. pattern: [ 4|2|INVX1|INVX1=2|NAND2X1=1|INPUT:Y-INVX1:A=2|INVX1:Y-NAND2X1:A,B=2|NAND2X1:Y-INVX1:A=1|110111 ] 8 <<< 659
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|PRIORITY_G1_625_626|INVX1=1|INPUT:Y-INVX1:A=1|INPUT:Y-PRIORITY_G1_625_626:B=1|INPUT:Y-PRIORITY_G1_625_626:C=1|INVX1:Y-PRIORITY_G1_625_626:A=1|11110 ] 6 <<< 659
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|PRIORITY_G1_625_626|INVX1=1|INPUT:Y-INVX1:A=1|INPUT:Y-PRIORITY_G1_625_626:A=1|INPUT:Y-PRIORITY_G1_625_626:B=1|INVX1:Y-PRIORITY_G1_625_626:C=1|11110 ] 6 <<< 659
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|OAI21X1|INVX1=2|INPUT:Y-INVX1:A=2|INPUT:Y-OAI21X1:A,B=1|INVX1:Y-OAI21X1:A,B=1|INVX1:Y-OAI21X1:C=1|111110 ] 6 <<< 659
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|3|NAND2X1|AND2X2=1|INVX1=1|AND2X2:Y-NAND2X1:A,B=1|INPUT:Y-AND2X2:A,B=1|INPUT:Y-INVX1:A=1|INPUT:Y-NAND2X1:A,B=1|INVX1:Y-AND2X2:A,B=1|111110 ] 6 <<< 659
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|2|NAND2X1|INVX1=2|INPUT:Y-INVX1:A=2|INVX1:Y-NAND2X1:A,B=2|11110 ] 6 <<< 659
>>> Warning: the pattern is too small and bypassed. pattern: [ 3|2|INVX1|PRIORITY_G0_0_1069=1|INPUT:Y-PRIORITY_G0_0_1069:A=1|INPUT:Y-PRIORITY_G0_0_1069:B=1|PRIORITY_G0_0_1069:Y-INVX1:A=1|1101 ] 6 <<< 659
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|OAI21X1|INVX1=1|INPUT:Y-INVX1:A=1|INPUT:Y-OAI21X1:A,B=2|INVX1:Y-OAI21X1:C=1|11110 ] 4 <<< 659
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|NOR3X1|INVX1=1|INPUT:Y-INVX1:A=1|INPUT:Y-NOR3X1:A,B,C=2|INVX1:Y-NOR3X1:A,B,C=1|11110 ] 4 <<< 659
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|3|NAND2X1|AND2X2=1|AND2X2:Y-NAND2X1:A,B=1|INPUT:Y-AND2X2:A,B=2|INPUT:Y-NAND2X1:A,B=1|11110 ] 4 <<< 659
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|2|NOR2X1|INVX1=1|INPUT:Y-INVX1:A=1|INPUT:Y-NOR2X1:A,B=1|INVX1:Y-NOR2X1:A,B=1|1110 ] 4 <<< 659
>>> Warning: the pattern is too small and bypassed. pattern: [ 2|2|AND2X2|INVX1=1|INPUT:Y-AND2X2:A,B=1|INPUT:Y-INVX1:A=1|INVX1:Y-AND2X2:A,B=1|0111 ] 4 <<< 659
saveArea= 650.2540999999958  /  27.739399318346436 %
=================================================================================
 router 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 574.4231873750687, gates: 240, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/router//router.lib; read_verilog /tmp/8809F4SX28.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/router//router.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/8809F4SX28.v
Parsing Verilog input from `/tmp/8809F4SX28.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 91af278ca2
CPU: user 0.02s system 0.00s, MEM: 17.75 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 79% 2x read_verilog (0 sec), 11% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 267, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 60), ('PI', 60), ('NAND3X1', 54), ('NAND2X1', 35), ('const_0', 27), ('OAI21X1', 24), ('NOR3X1', 22), ('XNOR2X1', 16), ('AOI21X1', 10), ('OR2X2', 7), ('NOR2X1', 6), ('XOR2X1', 5), ('AND2X2', 1)]
creating networkx graph with  327  nodes
created networkx graph with  327  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.02573990821838379
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.06436705589294434
loadDataAndPreprocess done. time esclaped:  0.06444144248962402
originalArea= 569.7301999999999
initial AstranArea= 569.7301999999999
dealing with pattern# ROUTER_G0_28_121 with 50 clusters ( size = 2 )
>>> : Synthesis pattern# ROUTER_G0_28_121 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 565.2957888841629, gates: 231, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/router//ROUTER_G0_28_121.lib; read_verilog /tmp/7C4WLNJEN0.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/router//ROUTER_G0_28_121.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/7C4WLNJEN0.v
Parsing Verilog input from `/tmp/7C4WLNJEN0.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: fd5ca22b63
CPU: user 0.02s system 0.00s, MEM: 17.64 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 79% 2x read_verilog (0 sec), 11% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 258, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('INVX1', 50), ('NAND3X1', 46), ('NAND2X1', 37), ('const_0', 27), ('OAI21X1', 23), ('NOR3X1', 18), ('XNOR2X1', 15), ('AOI21X1', 13), ('ROUTER_G0_28_121', 12), ('NOR2X1', 8), ('XOR2X1', 5), ('OR2X2', 3), ('AND2X2', 1)]
creating networkx graph with  318  nodes
created networkx graph with  318  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  0.5591905117034912
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  0.5908472537994385
loadDataAndPreprocess done. time esclaped:  0.5909256935119629
current AstranArea= 560.6027999999999
>>> choose the cluster ROUTER_G0_28_121!

dealing with pattern# ROUTER_G1_30_31 with 33 clusters ( size = 2 )
dealing with pattern# ROUTER_G1_38_39 with 18 clusters ( size = 2 )
>>> : Synthesis pattern# ROUTER_G1_38_39 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 555.5290905237198, gates: 219, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/router//ROUTER_G1_38_39.lib; read_verilog /tmp/GRPLDQV2ZL.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/router//ROUTER_G1_38_39.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/GRPLDQV2ZL.v
Parsing Verilog input from `/tmp/GRPLDQV2ZL.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 4dfffc89ee
CPU: user 0.02s system 0.00s, MEM: 17.51 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 78% 2x read_verilog (0 sec), 11% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 246, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('INVX1', 45), ('NAND3X1', 38), ('NAND2X1', 30), ('const_0', 27), ('NOR3X1', 19), ('AOI21X1', 18), ('ROUTER_G0_28_121', 16), ('XNOR2X1', 16), ('OAI21X1', 15), ('ROUTER_G1_38_39', 11), ('AND2X2', 5), ('XOR2X1', 4), ('NOR2X1', 2)]
creating networkx graph with  306  nodes
created networkx graph with  306  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.1335713863372803
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.156261682510376
loadDataAndPreprocess done. time esclaped:  1.1563317775726318
current AstranArea= 550.8360999999999
>>> choose the cluster ROUTER_G1_38_39!

dealing with pattern# ROUTER_G2_30_31 with 18 clusters ( size = 2 )
dealing with pattern# ROUTER_G2_28_104 with 12 clusters ( size = 3 )
>>> : Synthesis pattern# ROUTER_G2_28_104 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 554.8905918598175, gates: 214, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/router//ROUTER_G2_28_104.lib; read_verilog /tmp/QZH9X0DV1U.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/router//ROUTER_G2_28_104.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/QZH9X0DV1U.v
Parsing Verilog input from `/tmp/QZH9X0DV1U.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 0e86a1c5d4
CPU: user 0.02s system 0.01s, MEM: 17.51 MB total, 11.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 78% 2x read_verilog (0 sec), 11% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 241, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('INVX1', 41), ('NAND3X1', 38), ('NAND2X1', 29), ('const_0', 27), ('AOI21X1', 18), ('ROUTER_G0_28_121', 16), ('XNOR2X1', 16), ('OAI21X1', 15), ('NOR3X1', 15), ('ROUTER_G1_38_39', 11), ('AND2X2', 5), ('ROUTER_G2_28_104', 5), ('XOR2X1', 4), ('NOR2X1', 1)]
creating networkx graph with  301  nodes
created networkx graph with  301  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.9673197269439697
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  1.9914114475250244
loadDataAndPreprocess done. time esclaped:  1.9914867877960205
current AstranArea= 550.1975999999999
>>> choose the cluster ROUTER_G2_28_104!

dealing with pattern# ROUTER_G3_30_31 with 18 clusters ( size = 2 )
dealing with pattern# ROUTER_G3_32_109 with 12 clusters ( size = 2 )
>>> : Synthesis pattern# ROUTER_G3_32_109 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 554.9336924552917, gates: 216, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/router//ROUTER_G3_32_109.lib; read_verilog /tmp/YM0V117N51.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/router//ROUTER_G3_32_109.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/YM0V117N51.v
Parsing Verilog input from `/tmp/YM0V117N51.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 6f4dde553e
CPU: user 0.02s system 0.01s, MEM: 17.52 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 79% 2x read_verilog (0 sec), 10% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 243, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('INVX1', 41), ('NAND3X1', 38), ('const_0', 27), ('NAND2X1', 25), ('OAI21X1', 18), ('AOI21X1', 16), ('XNOR2X1', 15), ('ROUTER_G0_28_121', 15), ('NOR3X1', 15), ('ROUTER_G1_38_39', 10), ('ROUTER_G3_32_109', 8), ('AND2X2', 6), ('XOR2X1', 4), ('ROUTER_G2_28_104', 4), ('OR2X2', 1)]
creating networkx graph with  303  nodes
created networkx graph with  303  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.907679080963135
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  4.932486534118652
loadDataAndPreprocess done. time esclaped:  4.932556629180908
current AstranArea= 550.2406999999998
>>> area increased after remapping!

dealing with pattern# ROUTER_G3_28_103 with 11 clusters ( size = 3 )
dealing with pattern# ROUTER_G3_28_87 with 11 clusters ( size = 2 )
..................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHH>>> : Synthesis pattern# ROUTER_G3_28_87 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 553.8685930967331, gates: 208, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/router//ROUTER_G3_28_87.lib; read_verilog /tmp/UPM4DB42M1.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/router//ROUTER_G3_28_87.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/UPM4DB42M1.v
Parsing Verilog input from `/tmp/UPM4DB42M1.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 7e814483cd
CPU: user 0.02s system 0.00s, MEM: 17.50 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 79% 2x read_verilog (0 sec), 10% 2x read_liberty (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 235, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('INVX1', 36), ('NAND3X1', 34), ('const_0', 27), ('NAND2X1', 27), ('ROUTER_G0_28_121', 17), ('AOI21X1', 17), ('OAI21X1', 16), ('XNOR2X1', 15), ('NOR3X1', 12), ('ROUTER_G1_38_39', 11), ('ROUTER_G3_28_87', 9), ('AND2X2', 6), ('XOR2X1', 5), ('ROUTER_G2_28_104', 3)]
creating networkx graph with  295  nodes
created networkx graph with  295  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  101.95006442070007
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  101.97130060195923
loadDataAndPreprocess done. time esclaped:  101.97137975692749
current AstranArea= 549.1755999999999
>>> choose the cluster ROUTER_G3_28_87!

dealing with pattern# ROUTER_G4_29_102 with 14 clusters ( size = 2 )
dealing with pattern# ROUTER_G4_30_104 with 11 clusters ( size = 2 )
dealing with pattern# ROUTER_G4_36_114 with 9 clusters ( size = 3 )
>>> : Synthesis pattern# ROUTER_G4_36_114 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/router.aig
resyn runtime: 0
[i] area: 551.8213933706284, gates: 206, depth: 25
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/router//ROUTER_G4_36_114.lib; read_verilog /tmp/VC4TUEJQJZ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/router//ROUTER_G4_36_114.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/VC4TUEJQJZ.v
Parsing Verilog input from `/tmp/VC4TUEJQJZ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: dde8a217aa
CPU: user 0.02s system 0.00s, MEM: 17.50 MB total, 11.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 78% 2x read_verilog (0 sec), 11% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 233, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('PI', 60), ('INVX1', 34), ('NAND3X1', 34), ('const_0', 27), ('NAND2X1', 27), ('ROUTER_G0_28_121', 18), ('AOI21X1', 17), ('OAI21X1', 14), ('XNOR2X1', 14), ('NOR3X1', 12), ('ROUTER_G1_38_39', 11), ('ROUTER_G3_28_87', 9), ('XOR2X1', 6), ('AND2X2', 5), ('ROUTER_G2_28_104', 3), ('ROUTER_G4_36_114', 2)]
creating networkx graph with  293  nodes
created networkx graph with  293  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  102.6261351108551
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  102.64720010757446
loadDataAndPreprocess done. time esclaped:  102.64727926254272
current AstranArea= 547.1283999999999
>>> choose the cluster ROUTER_G4_36_114!

saveArea= 22.601799999999912  /  3.96710583360333 %
=================================================================================
 sin 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 13
[i] area: 10884.94396173954, gates: 4145, depth: 116
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/sin//sin.lib; read_verilog /tmp/UZI954L87E.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/sin//sin.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/UZI954L87E.v
Parsing Verilog input from `/tmp/UZI954L87E.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 2b90bfeeb1
CPU: user 0.37s system 0.02s, MEM: 50.04 MB total, 43.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 4145, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 799), ('NAND3X1', 596), ('INVX1', 564), ('OAI21X1', 457), ('XNOR2X1', 435), ('NOR3X1', 387), ('AOI21X1', 356), ('NOR2X1', 255), ('XOR2X1', 180), ('AND2X2', 65), ('OR2X2', 51), ('PI', 24)]
creating networkx graph with  4169  nodes
created networkx graph with  4169  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  1.3952908515930176
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  3.989203453063965
loadDataAndPreprocess done. time esclaped:  3.989293336868286
originalArea= 10882.59770000018
initial AstranArea= 10882.59770000018
dealing with pattern# SIN_G0_1_95 with 451 clusters ( size = 2 )
>>> : Synthesis pattern# SIN_G0_1_95 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 22
[i] area: 10816.756697773933, gates: 4176, depth: 116
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/sin//SIN_G0_1_95.lib; read_verilog /tmp/TUU485YIA7.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/sin//SIN_G0_1_95.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/TUU485YIA7.v
Parsing Verilog input from `/tmp/TUU485YIA7.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: a2586bb294
CPU: user 0.55s system 0.02s, MEM: 50.16 MB total, 43.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 9% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 4176, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 839), ('NAND3X1', 554), ('INVX1', 534), ('OAI21X1', 435), ('XNOR2X1', 432), ('NOR3X1', 382), ('AOI21X1', 321), ('NOR2X1', 219), ('SIN_G0_1_95', 219), ('XOR2X1', 169), ('AND2X2', 60), ('PI', 24), ('OR2X2', 12)]
creating networkx graph with  4200  nodes
created networkx graph with  4200  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  35.025200843811035
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  38.29839515686035
loadDataAndPreprocess done. time esclaped:  38.298497676849365
current AstranArea= 10816.756900000191
>>> choose the cluster SIN_G0_1_95!

dealing with pattern# SIN_G1_1_98 with 456 clusters ( size = 2 )
dealing with pattern# SIN_G1_26_55 with 398 clusters ( size = 2 )
..................................................................................................................................................................................................................................................................................................................................................................... HHHHHHHHHHHHHHH*H>>> : Synthesis pattern# SIN_G1_26_55 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 13
[i] area: 10747.229441642761, gates: 4013, depth: 116
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/sin//SIN_G1_26_55.lib; read_verilog /tmp/CHV55J1U8S.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/sin//SIN_G1_26_55.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/CHV55J1U8S.v
Parsing Verilog input from `/tmp/CHV55J1U8S.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 3b58bf8a19
CPU: user 0.36s system 0.02s, MEM: 48.94 MB total, 42.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 4013, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 809), ('OAI21X1', 451), ('INVX1', 441), ('NAND3X1', 441), ('XNOR2X1', 429), ('AOI21X1', 324), ('SIN_G1_26_55', 230), ('NOR3X1', 227), ('SIN_G0_1_95', 209), ('NOR2X1', 206), ('XOR2X1', 165), ('AND2X2', 67), ('PI', 24), ('OR2X2', 14)]
creating networkx graph with  4037  nodes
created networkx graph with  4037  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  154.38194370269775
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  156.72478485107422
loadDataAndPreprocess done. time esclaped:  156.7248661518097
current AstranArea= 10747.229600000188
>>> choose the cluster SIN_G1_26_55!

dealing with pattern# SIN_G2_1_51 with 473 clusters ( size = 2 )
dealing with pattern# SIN_G2_541_2227 with 274 clusters ( size = 2 )
>>> : Synthesis pattern# SIN_G2_541_2227 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 13
[i] area: 9892.129234552383, gates: 3660, depth: 113
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/sin//SIN_G2_541_2227.lib; read_verilog /tmp/DD36QUGTQM.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/sin//SIN_G2_541_2227.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/DD36QUGTQM.v
Parsing Verilog input from `/tmp/DD36QUGTQM.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8058c8293b
CPU: user 0.31s system 0.03s, MEM: 45.95 MB total, 39.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 3660, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 770), ('INVX1', 442), ('OAI21X1', 421), ('NAND3X1', 415), ('AOI21X1', 278), ('SIN_G1_26_55', 232), ('NOR3X1', 204), ('SIN_G0_1_95', 203), ('SIN_G2_541_2227', 196), ('XNOR2X1', 189), ('NOR2X1', 180), ('AND2X2', 59), ('XOR2X1', 43), ('OR2X2', 28), ('PI', 24)]
creating networkx graph with  3684  nodes
created networkx graph with  3684  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  175.4432337284088
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  177.1968698501587
loadDataAndPreprocess done. time esclaped:  177.19694757461548
current AstranArea= 9892.129300000193
>>> choose the cluster SIN_G2_541_2227!

dealing with pattern# SIN_G3_1_31 with 480 clusters ( size = 2 )
dealing with pattern# SIN_G3_29_444 with 256 clusters ( size = 2 )
>>> : Synthesis pattern# SIN_G3_29_444 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 13
[i] area: 9746.62393951416, gates: 3560, depth: 113
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/sin//SIN_G3_29_444.lib; read_verilog /tmp/VPA8PIIWQN.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/sin//SIN_G3_29_444.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/VPA8PIIWQN.v
Parsing Verilog input from `/tmp/VPA8PIIWQN.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d99e5cec53
CPU: user 0.33s system 0.02s, MEM: 45.30 MB total, 39.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 3560, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 653), ('NAND3X1', 438), ('INVX1', 425), ('OAI21X1', 379), ('AOI21X1', 278), ('SIN_G0_1_95', 218), ('SIN_G1_26_55', 208), ('NOR3X1', 201), ('SIN_G2_541_2227', 198), ('XNOR2X1', 188), ('NOR2X1', 155), ('SIN_G3_29_444', 107), ('AND2X2', 44), ('XOR2X1', 42), ('OR2X2', 26), ('PI', 24)]
creating networkx graph with  3584  nodes
created networkx graph with  3584  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  196.00643706321716
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  197.9332993030548
loadDataAndPreprocess done. time esclaped:  197.93337774276733
current AstranArea= 9746.624000000169
>>> choose the cluster SIN_G3_29_444!

dealing with pattern# SIN_G4_1_31 with 491 clusters ( size = 2 )
dealing with pattern# SIN_G4_3_62 with 237 clusters ( size = 2 )
dealing with pattern# SIN_G4_106_1233 with 200 clusters ( size = 3 )
>>> : Synthesis pattern# SIN_G4_106_1233 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sin.aig
resyn runtime: 13
[i] area: 9609.229638695717, gates: 3497, depth: 113
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/sin//SIN_G4_106_1233.lib; read_verilog /tmp/RR9NOASSL1.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/sin//SIN_G4_106_1233.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/RR9NOASSL1.v
Parsing Verilog input from `/tmp/RR9NOASSL1.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: de6be45b43
CPU: user 0.31s system 0.03s, MEM: 44.82 MB total, 38.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (0 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 3497, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 662), ('INVX1', 383), ('OAI21X1', 375), ('SIN_G4_106_1233', 362), ('NAND3X1', 351), ('AOI21X1', 270), ('SIN_G0_1_95', 201), ('SIN_G2_541_2227', 197), ('XNOR2X1', 179), ('NOR3X1', 137), ('NOR2X1', 133), ('SIN_G3_29_444', 110), ('AND2X2', 57), ('XOR2X1', 46), ('OR2X2', 28), ('PI', 24), ('SIN_G1_26_55', 6)]
creating networkx graph with  3521  nodes
created networkx graph with  3521  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  216.71385216712952
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  217.96240615844727
loadDataAndPreprocess done. time esclaped:  217.96248173713684
current AstranArea= 9609.229700000169
>>> choose the cluster SIN_G4_106_1233!

saveArea= 1273.3680000000113  /  11.700956289140324 %
=================================================================================
 sqrt 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 47816.03733432293, gates: 18140, depth: 3039
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/sqrt//sqrt.lib; read_verilog /tmp/UVIJ14T6M5.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/sqrt//sqrt.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/UVIJ14T6M5.v
Parsing Verilog input from `/tmp/UVIJ14T6M5.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ec9a6c415f
CPU: user 1.79s system 0.09s, MEM: 169.93 MB total, 162.23 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 8% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 18140, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 3152), ('NAND3X1', 3092), ('AOI21X1', 3070), ('INVX1', 2253), ('NAND2X1', 2162), ('XNOR2X1', 2041), ('NOR3X1', 1204), ('NOR2X1', 1076), ('PI', 128), ('AND2X2', 80), ('OR2X2', 10)]
creating networkx graph with  18268  nodes
created networkx graph with  18268  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  3.835900068283081
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  8.613794803619385
loadDataAndPreprocess done. time esclaped:  8.613893270492554
originalArea= 47752.68289998942
initial AstranArea= 47752.68289998942
dealing with pattern# SQRT_G0_115_120 with 1745 clusters ( size = 2 )
dealing with pattern# SQRT_G0_16_110 with 1612 clusters ( size = 2 )
dealing with pattern# SQRT_G0_173_198_231 with 1493 clusters ( size = 3 )
>>> : Synthesis pattern# SQRT_G0_173_198_231 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 47816.03733432293, gates: 18140, depth: 3039
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/sqrt//SQRT_G0_173_198_231.lib; read_verilog /tmp/7JMQIPSWMX.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/sqrt//SQRT_G0_173_198_231.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/7JMQIPSWMX.v
Parsing Verilog input from `/tmp/7JMQIPSWMX.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: f7e9828b25
CPU: user 1.82s system 0.08s, MEM: 170.14 MB total, 162.18 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 18140, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 3152), ('NAND3X1', 3092), ('AOI21X1', 3070), ('INVX1', 2253), ('NAND2X1', 2162), ('XNOR2X1', 2041), ('NOR3X1', 1204), ('NOR2X1', 1076), ('PI', 128), ('AND2X2', 80), ('OR2X2', 10)]
creating networkx graph with  18268  nodes
created networkx graph with  18268  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  24.977181434631348
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  30.08800506591797
loadDataAndPreprocess done. time esclaped:  30.088094234466553
current AstranArea= 47752.68289998942
>>> area increased after remapping!

dealing with pattern# SQRT_G0_173_198_231_260 with 1451 clusters ( size = 4 )
>>> : Synthesis pattern# SQRT_G0_173_198_231_260 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 47816.03733432293, gates: 18140, depth: 3039
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/sqrt//SQRT_G0_173_198_231_260.lib; read_verilog /tmp/FNZYHTV690.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/sqrt//SQRT_G0_173_198_231_260.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/FNZYHTV690.v
Parsing Verilog input from `/tmp/FNZYHTV690.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: ed5093ed5c
CPU: user 1.84s system 0.08s, MEM: 170.21 MB total, 161.86 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 18140, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 3152), ('NAND3X1', 3092), ('AOI21X1', 3070), ('INVX1', 2253), ('NAND2X1', 2162), ('XNOR2X1', 2041), ('NOR3X1', 1204), ('NOR2X1', 1076), ('PI', 128), ('AND2X2', 80), ('OR2X2', 10)]
creating networkx graph with  18268  nodes
created networkx graph with  18268  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  35.567760705947876
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  39.97144174575806
loadDataAndPreprocess done. time esclaped:  39.971556663513184
current AstranArea= 47752.68289998942
>>> area increased after remapping!

dealing with pattern# SQRT_G0_196_301_302 with 1451 clusters ( size = 3 )
dealing with pattern# SQRT_G0_278_400_430_431 with 1324 clusters ( size = 4 )
dealing with pattern# SQRT_G0_278_400_430_431_432 with 1317 clusters ( size = 5 )
dealing with pattern# SQRT_G0_0_264 with 1117 clusters ( size = 2 )
>>> : Synthesis pattern# SQRT_G0_0_264 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 41329.291956067085, gates: 15323, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/sqrt//SQRT_G0_0_264.lib; read_verilog /tmp/9QXYPYSFT8.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/sqrt//SQRT_G0_0_264.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/9QXYPYSFT8.v
Parsing Verilog input from `/tmp/9QXYPYSFT8.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 574d5fb05f
CPU: user 1.53s system 0.07s, MEM: 144.21 MB total, 137.92 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 15323, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2399), ('AOI21X1', 2322), ('NAND3X1', 2053), ('NAND2X1', 1960), ('INVX1', 1857), ('XNOR2X1', 1586), ('NOR3X1', 962), ('NOR2X1', 852), ('SQRT_G0_0_264', 802), ('XOR2X1', 403), ('PI', 128), ('AND2X2', 81), ('OR2X2', 46)]
creating networkx graph with  15451  nodes
created networkx graph with  15451  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  46.6638069152832
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  50.48439431190491
loadDataAndPreprocess done. time esclaped:  50.48446536064148
current AstranArea= 41268.28379999345
>>> choose the cluster SQRT_G0_0_264!

dealing with pattern# SQRT_G1_2_300 with 1132 clusters ( size = 2 )
dealing with pattern# SQRT_G1_133_155 with 885 clusters ( size = 2 )
dealing with pattern# SQRT_G1_1_67 with 844 clusters ( size = 2 )
>>> : Synthesis pattern# SQRT_G1_1_67 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 41253.77616691589, gates: 15416, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/sqrt//SQRT_G1_1_67.lib; read_verilog /tmp/RDJG9AAZAR.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/sqrt//SQRT_G1_1_67.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/RDJG9AAZAR.v
Parsing Verilog input from `/tmp/RDJG9AAZAR.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e537d558eb
CPU: user 1.55s system 0.06s, MEM: 144.73 MB total, 137.94 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 15416, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('OAI21X1', 2389), ('AOI21X1', 2307), ('NAND3X1', 2114), ('INVX1', 1964), ('NAND2X1', 1950), ('XNOR2X1', 1618), ('NOR3X1', 972), ('NOR2X1', 812), ('SQRT_G0_0_264', 714), ('XOR2X1', 367), ('PI', 128), ('SQRT_G1_1_67', 124), ('AND2X2', 83), ('OR2X2', 2)]
creating networkx graph with  15544  nodes
created networkx graph with  15544  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  65.12504863739014
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  68.65367007255554
loadDataAndPreprocess done. time esclaped:  68.65427780151367
current AstranArea= 41253.77699999336
>>> choose the cluster SQRT_G1_1_67!

dealing with pattern# SQRT_G2_2_157 with 1148 clusters ( size = 2 )
dealing with pattern# SQRT_G2_46_91 with 967 clusters ( size = 2 )
dealing with pattern# SQRT_G2_1_99 with 915 clusters ( size = 2 )
dealing with pattern# SQRT_G2_1_62 with 845 clusters ( size = 2 )
>>> : Synthesis pattern# SQRT_G2_1_62 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 33253.293374061584, gates: 11410, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/sqrt//SQRT_G2_1_62.lib; read_verilog /tmp/I4WLXV7B2Z.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/sqrt//SQRT_G2_1_62.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/I4WLXV7B2Z.v
Parsing Verilog input from `/tmp/I4WLXV7B2Z.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: e519a0d15a
CPU: user 1.10s system 0.08s, MEM: 113.55 MB total, 106.80 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 11410, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 1842), ('SQRT_G0_0_264', 1771), ('XNOR2X1', 1621), ('NAND2X1', 1313), ('NAND3X1', 1276), ('SQRT_G1_1_67', 833), ('OAI21X1', 739), ('SQRT_G2_1_62', 691), ('INVX1', 389), ('NOR3X1', 312), ('XOR2X1', 304), ('NOR2X1', 215), ('PI', 128), ('AND2X2', 102), ('OR2X2', 2)]
creating networkx graph with  11538  nodes
created networkx graph with  11538  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  81.72171950340271
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  85.63899087905884
loadDataAndPreprocess done. time esclaped:  85.63907241821289
current AstranArea= 33253.29379999856
>>> choose the cluster SQRT_G2_1_62!

dealing with pattern# SQRT_G3_113_183 with 1330 clusters ( size = 2 )
dealing with pattern# SQRT_G3_1_87 with 922 clusters ( size = 2 )
dealing with pattern# SQRT_G3_19_21 with 818 clusters ( size = 2 )
dealing with pattern# SQRT_G3_2_4 with 697 clusters ( size = 3 )
>>> : Synthesis pattern# SQRT_G3_2_4 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 33254.18967449665, gates: 11409, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/sqrt//SQRT_G3_2_4.lib; read_verilog /tmp/6482300PDQ.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/sqrt//SQRT_G3_2_4.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/6482300PDQ.v
Parsing Verilog input from `/tmp/6482300PDQ.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 434f14fc54
CPU: user 1.13s system 0.06s, MEM: 113.55 MB total, 106.79 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 11409, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 1842), ('SQRT_G0_0_264', 1770), ('XNOR2X1', 1622), ('NAND2X1', 1313), ('NAND3X1', 1276), ('SQRT_G1_1_67', 833), ('OAI21X1', 739), ('SQRT_G2_1_62', 691), ('INVX1', 388), ('NOR3X1', 311), ('XOR2X1', 303), ('NOR2X1', 215), ('PI', 128), ('AND2X2', 102), ('OR2X2', 2), ('SQRT_G3_2_4', 2)]
creating networkx graph with  11537  nodes
created networkx graph with  11537  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  95.26607346534729
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  98.27470088005066
loadDataAndPreprocess done. time esclaped:  98.27478361129761
current AstranArea= 33254.19009999856
>>> area increased after remapping!

dealing with pattern# SQRT_G3_1_166 with 607 clusters ( size = 3 )
>>> : Synthesis pattern# SQRT_G3_1_166 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 34715.508627176285, gates: 12052, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/sqrt//SQRT_G3_1_166.lib; read_verilog /tmp/1HKFB8JA33.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/sqrt//SQRT_G3_1_166.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/1HKFB8JA33.v
Parsing Verilog input from `/tmp/1HKFB8JA33.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b90d4c713b
CPU: user 1.19s system 0.06s, MEM: 118.53 MB total, 111.80 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 12052, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 1893), ('XNOR2X1', 1712), ('OAI21X1', 1302), ('NAND2X1', 1272), ('AOI21X1', 1179), ('SQRT_G0_0_264', 1125), ('SQRT_G1_1_67', 873), ('NOR2X1', 835), ('SQRT_G3_1_166', 695), ('INVX1', 386), ('NOR3X1', 329), ('XOR2X1', 211), ('SQRT_G2_1_62', 129), ('PI', 128), ('AND2X2', 108), ('OR2X2', 3)]
creating networkx graph with  12180  nodes
created networkx graph with  12180  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  103.08638715744019
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  104.40567302703857
loadDataAndPreprocess done. time esclaped:  104.40575385093689
current AstranArea= 34713.162599997035
>>> area increased after remapping!

dealing with pattern# SQRT_G3_69_70_121_122 with 588 clusters ( size = 5 )
>>> : Synthesis pattern# SQRT_G3_69_70_121_122 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 33174.93332540989, gates: 11324, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/sqrt//SQRT_G3_69_70_121_122.lib; read_verilog /tmp/LHWZ3NHMZI.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/sqrt//SQRT_G3_69_70_121_122.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/LHWZ3NHMZI.v
Parsing Verilog input from `/tmp/LHWZ3NHMZI.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 8c5b7fa310
CPU: user 1.12s system 0.06s, MEM: 113.19 MB total, 106.33 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 11324, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('AOI21X1', 1956), ('SQRT_G0_0_264', 1924), ('XNOR2X1', 1777), ('NAND2X1', 1329), ('NAND3X1', 1285), ('SQRT_G1_1_67', 956), ('SQRT_G2_1_62', 900), ('OAI21X1', 411), ('INVX1', 308), ('XOR2X1', 150), ('NOR3X1', 140), ('PI', 128), ('NOR2X1', 92), ('AND2X2', 75), ('OR2X2', 17), ('SQRT_G3_69_70_121_122', 4)]
creating networkx graph with  11452  nodes
created networkx graph with  11452  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  109.66836166381836
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  112.10305285453796
loadDataAndPreprocess done. time esclaped:  112.10313010215759
current AstranArea= 33174.93369999859
>>> choose the cluster SQRT_G3_69_70_121_122!

dealing with pattern# SQRT_G4_66_86 with 1577 clusters ( size = 2 )
dealing with pattern# SQRT_G4_1_152 with 1033 clusters ( size = 2 )
dealing with pattern# SQRT_G4_35_55 with 933 clusters ( size = 2 )
dealing with pattern# SQRT_G4_35_201 with 821 clusters ( size = 3 )
dealing with pattern# SQRT_G4_1_166 with 811 clusters ( size = 3 )
dealing with pattern# SQRT_G4_44_9076_9392_9393 with 796 clusters ( size = 5 )
dealing with pattern# SQRT_G4_202_340 with 380 clusters ( size = 4 )
>>> : Synthesis pattern# SQRT_G4_202_340 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/sqrt.aig
resyn runtime: 0
[i] area: 32940.58431684971, gates: 11287, depth: 3038
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/sqrt//SQRT_G4_202_340.lib; read_verilog /tmp/OVHALJL6VI.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/sqrt//SQRT_G4_202_340.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/OVHALJL6VI.v
Parsing Verilog input from `/tmp/OVHALJL6VI.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 0966960663
CPU: user 1.11s system 0.06s, MEM: 112.91 MB total, 106.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 11287, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND3X1', 2024), ('AOI21X1', 1985), ('XNOR2X1', 1799), ('NAND2X1', 1319), ('SQRT_G0_0_264', 1214), ('SQRT_G1_1_67', 979), ('SQRT_G4_202_340', 755), ('OAI21X1', 390), ('INVX1', 298), ('SQRT_G2_1_62', 138), ('PI', 128), ('XOR2X1', 126), ('NOR3X1', 105), ('AND2X2', 68), ('NOR2X1', 67), ('OR2X2', 16), ('SQRT_G3_69_70_121_122', 4)]
creating networkx graph with  11415  nodes
created networkx graph with  11415  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  122.5152816772461
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  124.69834756851196
loadDataAndPreprocess done. time esclaped:  124.69845485687256
current AstranArea= 32940.584699997875
>>> choose the cluster SQRT_G4_202_340!

saveArea= 14812.098199991546  /  31.018358132909906 %
=================================================================================
 square 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 12
[i] area: 37345.48532640934, gates: 13895, depth: 167
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/square//square.lib; read_verilog /tmp/YJANRSM0GA.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/square//square.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/YJANRSM0GA.v
Parsing Verilog input from `/tmp/YJANRSM0GA.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 83a1d8bc5c
CPU: user 1.32s system 0.07s, MEM: 128.27 MB total, 121.78 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 8% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 13896, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 4381), ('OAI21X1', 1901), ('NAND3X1', 1466), ('XNOR2X1', 1458), ('INVX1', 1396), ('XOR2X1', 1344), ('AOI21X1', 919), ('NOR2X1', 604), ('OR2X2', 168), ('AND2X2', 148), ('NOR3X1', 109), ('PI', 64), ('const_0', 1), ('BUFX2', 1)]
creating networkx graph with  13960  nodes
created networkx graph with  13960  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  2.5761878490448
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  8.583327770233154
loadDataAndPreprocess done. time esclaped:  8.583423852920532
originalArea= 37336.10009999637
initial AstranArea= 37336.10009999637
dealing with pattern# SQUARE_G0_9_10 with 1746 clusters ( size = 2 )
>>> : Synthesis pattern# SQUARE_G0_9_10 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 12
[i] area: 36789.30076086521, gates: 13045, depth: 167
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/square//SQUARE_G0_9_10.lib; read_verilog /tmp/O5T7OHJ3WM.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/square//SQUARE_G0_9_10.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/O5T7OHJ3WM.v
Parsing Verilog input from `/tmp/O5T7OHJ3WM.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 3766ddf684
CPU: user 1.24s system 0.07s, MEM: 122.88 MB total, 116.28 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 13046, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 2742), ('OAI21X1', 1704), ('XNOR2X1', 1448), ('INVX1', 1417), ('NAND3X1', 1407), ('XOR2X1', 1356), ('SQUARE_G0_9_10', 1075), ('AOI21X1', 899), ('NOR2X1', 548), ('OR2X2', 199), ('AND2X2', 160), ('NOR3X1', 89), ('PI', 64), ('const_0', 1), ('BUFX2', 1)]
creating networkx graph with  13110  nodes
created networkx graph with  13110  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  35.63459086418152
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  42.1453652381897
loadDataAndPreprocess done. time esclaped:  42.14883351325989
current AstranArea= 36784.60849999662
>>> choose the cluster SQUARE_G0_9_10!

dealing with pattern# SQUARE_G1_2_6 with 1226 clusters ( size = 2 )
>>> : Synthesis pattern# SQUARE_G1_2_6 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 17
[i] area: 36545.40796613693, gates: 13019, depth: 167
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/square//SQUARE_G1_2_6.lib; read_verilog /tmp/YHA0356O3O.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/square//SQUARE_G1_2_6.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/YHA0356O3O.v
Parsing Verilog input from `/tmp/YHA0356O3O.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 3259a88486
CPU: user 1.23s system 0.07s, MEM: 122.63 MB total, 116.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 13020, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 2819), ('OAI21X1', 1714), ('XNOR2X1', 1480), ('XOR2X1', 1319), ('INVX1', 1229), ('NAND3X1', 1205), ('SQUARE_G0_9_10', 1112), ('AOI21X1', 778), ('SQUARE_G1_2_6', 635), ('NOR2X1', 485), ('AND2X2', 113), ('NOR3X1', 97), ('PI', 64), ('OR2X2', 32), ('const_0', 1), ('BUFX2', 1)]
creating networkx graph with  13084  nodes
created networkx graph with  13084  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  79.68722891807556
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  86.41122484207153
loadDataAndPreprocess done. time esclaped:  86.41132187843323
current AstranArea= 36540.71559999676
>>> choose the cluster SQUARE_G1_2_6!

dealing with pattern# SQUARE_G2_2_6 with 1209 clusters ( size = 2 )
dealing with pattern# SQUARE_G2_13_63_114 with 1037 clusters ( size = 3 )
dealing with pattern# SQUARE_G2_2_28 with 922 clusters ( size = 2 )
>>> : Synthesis pattern# SQUARE_G2_2_28 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 12
[i] area: 36242.87236881256, gates: 12740, depth: 167
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/square//SQUARE_G2_2_28.lib; read_verilog /tmp/YMQ0B9Z8V1.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/square//SQUARE_G2_2_28.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/YMQ0B9Z8V1.v
Parsing Verilog input from `/tmp/YMQ0B9Z8V1.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: d96c2d15d3
CPU: user 1.26s system 0.04s, MEM: 120.87 MB total, 114.23 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 8% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 12741, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 2727), ('OAI21X1', 1589), ('XNOR2X1', 1459), ('XOR2X1', 1348), ('NAND3X1', 1205), ('INVX1', 1083), ('SQUARE_G0_9_10', 973), ('AOI21X1', 777), ('SQUARE_G1_2_6', 494), ('NOR2X1', 479), ('SQUARE_G2_2_28', 393), ('NOR3X1', 92), ('AND2X2', 83), ('PI', 64), ('OR2X2', 37), ('const_0', 1), ('BUFX2', 1)]
creating networkx graph with  12805  nodes
created networkx graph with  12805  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  114.17211198806763
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  118.30330657958984
loadDataAndPreprocess done. time esclaped:  118.30339884757996
current AstranArea= 36238.179999996995
>>> choose the cluster SQUARE_G2_2_28!

dealing with pattern# SQUARE_G3_2_6 with 1211 clusters ( size = 2 )
dealing with pattern# SQUARE_G3_13_63_114 with 1051 clusters ( size = 3 )
dealing with pattern# SQUARE_G3_13_63_113_114 with 847 clusters ( size = 4 )
>>> : Synthesis pattern# SQUARE_G3_13_63_113_114 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 12
[i] area: 36211.03108882904, gates: 12661, depth: 167
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/square//SQUARE_G3_13_63_113_114.lib; read_verilog /tmp/IO6KDBWSLY.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/square//SQUARE_G3_13_63_113_114.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/IO6KDBWSLY.v
Parsing Verilog input from `/tmp/IO6KDBWSLY.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: b4c8d46638
CPU: user 1.25s system 0.06s, MEM: 120.62 MB total, 113.90 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 91% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 12662, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 2756), ('OAI21X1', 1585), ('XNOR2X1', 1452), ('XOR2X1', 1354), ('NAND3X1', 1070), ('INVX1', 1010), ('SQUARE_G0_9_10', 943), ('AOI21X1', 775), ('SQUARE_G1_2_6', 499), ('SQUARE_G2_2_28', 440), ('NOR2X1', 426), ('NOR3X1', 120), ('SQUARE_G3_13_63_113_114', 110), ('AND2X2', 86), ('PI', 64), ('OR2X2', 34), ('const_0', 1), ('BUFX2', 1)]
creating networkx graph with  12726  nodes
created networkx graph with  12726  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  146.47025513648987
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  153.4475338459015
loadDataAndPreprocess done. time esclaped:  153.44765090942383
current AstranArea= 36206.338699997104
>>> choose the cluster SQUARE_G3_13_63_113_114!

dealing with pattern# SQUARE_G4_2_6 with 1221 clusters ( size = 2 )
dealing with pattern# SQUARE_G4_13_62_113 with 1059 clusters ( size = 3 )
dealing with pattern# SQUARE_G4_13_62_112_113 with 868 clusters ( size = 4 )
dealing with pattern# SQUARE_G4_2_28 with 851 clusters ( size = 2 )
dealing with pattern# SQUARE_G4_19_20 with 768 clusters ( size = 2 )
>>> : Synthesis pattern# SQUARE_G4_19_20 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/square.aig
resyn runtime: 17
[i] area: 33219.917412638664, gates: 11595, depth: 167
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/square//SQUARE_G4_19_20.lib; read_verilog /tmp/BFTHN7K9DS.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/square//SQUARE_G4_19_20.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/BFTHN7K9DS.v
Parsing Verilog input from `/tmp/BFTHN7K9DS.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 2ac7286088
CPU: user 1.70s system 0.08s, MEM: 113.47 MB total, 106.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 89% 2x read_verilog (1 sec), 10% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 11596, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 2735), ('OAI21X1', 1638), ('SQUARE_G4_19_20', 1180), ('INVX1', 1156), ('NAND3X1', 1066), ('SQUARE_G0_9_10', 996), ('AOI21X1', 762), ('SQUARE_G1_2_6', 446), ('NOR2X1', 434), ('SQUARE_G2_2_28', 363), ('XOR2X1', 319), ('XNOR2X1', 160), ('NOR3X1', 117), ('SQUARE_G3_13_63_113_114', 112), ('AND2X2', 73), ('PI', 64), ('OR2X2', 37), ('const_0', 1), ('BUFX2', 1)]
creating networkx graph with  11660  nodes
created networkx graph with  11660  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  192.37883853912354
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  197.5180275440216
loadDataAndPreprocess done. time esclaped:  197.51814246177673
current AstranArea= 33215.22449999798
>>> choose the cluster SQUARE_G4_19_20!

saveArea= 4120.875599998391  /  11.037241674844319 %
=================================================================================
 voter 
=================================================================================

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 1
[i] area: 28927.18197965622, gates: 9973, depth: 38
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/voter//voter.lib; read_verilog /tmp/KGL3055FFX.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/voter//voter.blif;' --

1. Executing Liberty frontend.
Imported 12 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/KGL3055FFX.v
Parsing Verilog input from `/tmp/KGL3055FFX.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 95a529a70f
CPU: user 1.49s system 0.09s, MEM: 96.84 MB total, 89.95 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 86% 2x read_verilog (1 sec), 13% 2x write_blif (0 sec), ...
>>> mapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 9973, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('XNOR2X1', 1891), ('INVX1', 1874), ('AOI21X1', 1351), ('NAND2X1', 1142), ('PI', 1001), ('XOR2X1', 849), ('OAI21X1', 842), ('NAND3X1', 825), ('NOR2X1', 438), ('NOR3X1', 363), ('AND2X2', 212), ('OR2X2', 186)]
creating networkx graph with  10974  nodes
created networkx graph with  10974  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  4.82290506362915
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  12.487710952758789
loadDataAndPreprocess done. time esclaped:  12.494184970855713
originalArea= 28922.48969999768
initial AstranArea= 28922.48969999768
dealing with pattern# VOTER_G0_9_10 with 1125 clusters ( size = 2 )
>>> : Synthesis pattern# VOTER_G0_9_10 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 2
[i] area: 27092.808312535286, gates: 9167, depth: 33
mapping runtime: 1

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/voter//VOTER_G0_9_10.lib; read_verilog /tmp/AU79UVZRJH.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/voter//VOTER_G0_9_10.blif;' --

1. Executing Liberty frontend.
Imported 13 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/AU79UVZRJH.v
Parsing Verilog input from `/tmp/AU79UVZRJH.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 24eeee6ba6
CPU: user 1.43s system 0.09s, MEM: 92.57 MB total, 86.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 92% 2x read_verilog (1 sec), 7% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 9167, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 1422), ('INVX1', 1365), ('AOI21X1', 1252), ('PI', 1001), ('VOTER_G0_9_10', 975), ('NAND3X1', 761), ('NOR2X1', 747), ('OAI21X1', 729), ('XOR2X1', 451), ('NOR3X1', 437), ('OR2X2', 376), ('XNOR2X1', 347), ('AND2X2', 305)]
creating networkx graph with  10168  nodes
created networkx graph with  10168  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  31.523661136627197
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  35.200735330581665
loadDataAndPreprocess done. time esclaped:  35.20083951950073
current AstranArea= 27090.46209999916
>>> choose the cluster VOTER_G0_9_10!

dealing with pattern# VOTER_G1_30_31 with 580 clusters ( size = 2 )
>>> : Synthesis pattern# VOTER_G1_30_31 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 25933.893496513367, gates: 8659, depth: 33
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/voter//VOTER_G1_30_31.lib; read_verilog /tmp/NTS6GND4OP.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/voter//VOTER_G1_30_31.blif;' --

1. Executing Liberty frontend.
Imported 14 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/NTS6GND4OP.v
Parsing Verilog input from `/tmp/NTS6GND4OP.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 99007cb425
CPU: user 0.80s system 0.06s, MEM: 88.62 MB total, 81.46 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 9% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 8659, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('INVX1', 1575), ('AOI21X1', 1239), ('NAND2X1', 1181), ('PI', 1001), ('VOTER_G0_9_10', 970), ('NAND3X1', 714), ('VOTER_G1_30_31', 598), ('OAI21X1', 420), ('XNOR2X1', 391), ('OR2X2', 389), ('XOR2X1', 365), ('NOR3X1', 358), ('AND2X2', 269), ('NOR2X1', 190)]
creating networkx graph with  9660  nodes
created networkx graph with  9660  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  42.829089403152466
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  45.831504583358765
loadDataAndPreprocess done. time esclaped:  45.8316113948822
current AstranArea= 25929.20069999923
>>> choose the cluster VOTER_G1_30_31!

dealing with pattern# VOTER_G2_2_5 with 691 clusters ( size = 2 )
>>> : Synthesis pattern# VOTER_G2_2_5 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 23995.243347644806, gates: 7619, depth: 33
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/voter//VOTER_G2_2_5.lib; read_verilog /tmp/WC3WE36ZA4.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/voter//VOTER_G2_2_5.blif;' --

1. Executing Liberty frontend.
Imported 15 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/WC3WE36ZA4.v
Parsing Verilog input from `/tmp/WC3WE36ZA4.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 3608e97b5e
CPU: user 0.71s system 0.05s, MEM: 81.25 MB total, 74.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 9% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 7619, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 1037), ('INVX1', 1035), ('PI', 1001), ('VOTER_G0_9_10', 966), ('AOI21X1', 741), ('NAND3X1', 725), ('VOTER_G2_2_5', 491), ('OAI21X1', 450), ('VOTER_G1_30_31', 440), ('XNOR2X1', 423), ('XOR2X1', 350), ('OR2X2', 273), ('AND2X2', 268), ('NOR3X1', 225), ('NOR2X1', 195)]
creating networkx graph with  8620  nodes
created networkx graph with  8620  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  53.59742546081543
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  54.95125484466553
loadDataAndPreprocess done. time esclaped:  54.95133852958679
current AstranArea= 23990.55049999948
>>> choose the cluster VOTER_G2_2_5!

dealing with pattern# VOTER_G3_1_2 with 357 clusters ( size = 3 )
>>> : Synthesis pattern# VOTER_G3_1_2 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 0
[i] area: 23810.730669379234, gates: 7427, depth: 33
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/voter//VOTER_G3_1_2.lib; read_verilog /tmp/HGY05J5Q7X.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/voter//VOTER_G3_1_2.blif;' --

1. Executing Liberty frontend.
Imported 16 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/HGY05J5Q7X.v
Parsing Verilog input from `/tmp/HGY05J5Q7X.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 4aa4327702
CPU: user 0.71s system 0.04s, MEM: 79.05 MB total, 73.00 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 9% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 7427, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 1031), ('PI', 1001), ('VOTER_G0_9_10', 966), ('INVX1', 854), ('AOI21X1', 750), ('NAND3X1', 728), ('OAI21X1', 441), ('VOTER_G1_30_31', 435), ('XNOR2X1', 424), ('XOR2X1', 346), ('VOTER_G2_2_5', 296), ('OR2X2', 268), ('AND2X2', 265), ('NOR3X1', 226), ('VOTER_G3_1_2', 201), ('NOR2X1', 196)]
creating networkx graph with  8428  nodes
created networkx graph with  8428  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  61.841394662857056
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  63.08667588233948
loadDataAndPreprocess done. time esclaped:  63.08675932884216
current AstranArea= 23806.037799999525
>>> choose the cluster VOTER_G3_1_2!

dealing with pattern# VOTER_G4_11_12 with 328 clusters ( size = 2 )
>>> : Synthesis pattern# VOTER_G4_11_12 successfully!

[i] processing /home/flynn/workplace/CEMapping/src/../benchmark/aig/voter.aig
resyn runtime: 1
[i] area: 23740.431586027145, gates: 7380, depth: 33
mapping runtime: 0

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_liberty -lib /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/voter//VOTER_G4_11_12.lib; read_verilog /tmp/ZISEAPB052.v; write_blif -impltf /home/flynn/workplace/CEMapping/src/../outputs/Astran/K3/0.05/voter//VOTER_G4_11_12.blif;' --

1. Executing Liberty frontend.
Imported 17 cell types from liberty file.

2. Executing Verilog-2005 frontend: /tmp/ZISEAPB052.v
Parsing Verilog input from `/tmp/ZISEAPB052.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

3. Executing BLIF backend.

End of script. Logfile hash: 219a4c12be
CPU: user 0.72s system 0.03s, MEM: 78.58 MB total, 72.50 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 90% 2x read_verilog (0 sec), 9% 2x write_blif (0 sec), ...
>>> remapping succeed!
{'.model': 1, '.inputs': 1, '.outputs': 1, '.search': 0, '.subckt': 7380, '.latch': 0, '.names': 0, '.end': 1, '.start_kiss': 0, '.i': 0, '.o': 0, '.s': 0, '.p': 0, '.r': 0, '.end_kiss': 0, '.default_input_arrival': 0, '.default_output_required': 0, '.default_input_drive': 0, '.default_output_load': 0, '.default_max_input_load': 0, '.latch_order': 0, '.code': 0, '.exdc': 0} 

top std cell types:  [('NAND2X1', 1099), ('PI', 1001), ('VOTER_G0_9_10', 995), ('INVX1', 943), ('AOI21X1', 680), ('NAND3X1', 616), ('OAI21X1', 468), ('VOTER_G1_30_31', 428), ('XNOR2X1', 390), ('XOR2X1', 270), ('AND2X2', 251), ('VOTER_G2_2_5', 250), ('OR2X2', 218), ('NOR2X1', 217), ('NOR3X1', 212), ('VOTER_G3_1_2', 206), ('VOTER_G4_11_12', 137)]
creating networkx graph with  8381  nodes
created networkx graph with  8381  nodes
genGraphFromLibertyAndBLIF done. time esclaped:  70.08829522132874
heuristicLabelSomeNodesAndGetInitialClusters done. time esclaped:  71.45158743858337
loadDataAndPreprocess done. time esclaped:  71.45166349411011
current AstranArea= 23738.085199999954
>>> choose the cluster VOTER_G4_11_12!

saveArea= 5184.404499997727  /  17.925166725871954 %
