#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat May  6 13:58:43 2023
# Process ID: 16012
# Current directory: C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10352 C:\Users\obaid\Desktop\AOA-Chip-main\AOA-Chip-main\Processor_Module.xpr
# Log file: C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/vivado.log
# Journal file: C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main\vivado.jou
#-----------------------------------------------------------sstart_guiopen_project C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.xpr
INFO: [Project 1-313] Project file moved from 'D:/AOA-Chip-main' since last save.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/Source Code/RISC_Processor.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16/simulation/bmg_tb_pkg.vhd'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'D:/Processor_Module/Processor_Module.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 937.707 ; gain = 188.715
update_compile_order -fileset sources_1
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
exit
INFO: [Common 17-206] Exiting Vivado at Sat May  6 14:27:49 2023...
/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Sat May  6 14:10:04 2023] Launched impl_1...
Run output will be captured here: C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat May  6 14:13:32 2023] Launched impl_1...
Run output will be captured here: C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.runs/impl_1/runme.log
add_files -norecurse {{C:/Users/obaid/Desktop/16-bit-risc-processor-master/lab8/Source Code/RISC_Processor.v}}
WARNING: [filemgmt 56-12] File 'C:/Users/obaid/Desktop/16-bit-risc-processor-master/lab8/Source Code/RISC_Processor.v' cannot be added to the project because it already exists in the project, skipping this file
add_files -norecurse {{C:/Users/obaid/Desktop/16-bit-risc-processor-master/lab8/Source Code/RISC_Processor.v}}
WARNING: [filemgmt 56-12] File 'C:/Users/obaid/Desktop/16-bit-risc-processor-master/lab8/Source Code/RISC_Processor.v' cannot be added to the project because it already exists in the project, skipping this file
add_files -norecurse {{C:/Users/obaid/Desktop/16-bit-risc-processor-master/lab8/Source Code/ram_256x16.v}}
WARNING: [filemgmt 56-12] File 'C:/Users/obaid/Desktop/16-bit-risc-processor-master/lab8/Source Code/ram_256x16.v' cannot be added to the project because it already exists in the project, skipping this file
export_ip_user_files -of_objects  [get_files {{C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/Source Code/RISC_Processor.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/Source Code/RISC_Processor.v}}
export_ip_user_files -of_objects  [get_files C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16.v] -no_script -reset -force -quiet
remove_files  C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16.v
export_ip_user_files -of_objects  [get_files C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16/simulation/bmg_tb_pkg.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/DELL/Downloads/16-bit-risc-processor-master/lab8/ipcore_dir/ram_256x16/simulation/bmg_tb_pkg.vhd
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat May  6 14:18:21 2023] Launched impl_1...
Run output will be captured here: C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.runs/impl_1/runme.log
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sim_1/new/Testbench.v w ]
add_files -fileset sim_1 C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sim_1/new/Testbench.v
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc:29]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc:30]
Finished Parsing XDC File [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1414.145 ; gain = 437.633
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/CPU_EU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_EU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IDP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PWM_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM_Generator
INFO: [VRFC 10-311] analyzing module DFF_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/reg16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cfd00da097843308d61d3466e9698b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_behav xil_defaultlib.Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port address [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:55]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port PWM_OUT [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:60]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.reg16
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IDP
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.CPU_EU
Compiling module xil_defaultlib.DFF_PWM
Compiling module xil_defaultlib.PWM_Generator
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot Processor_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim/xsim.dir/Processor_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat May  6 14:30:52 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1856.762 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_behav -key {Behavioral:sim_1:Functional:Processor} -tclbatch {Processor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1871.766 ; gain = 15.004
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 1871.766 ; gain = 15.004
open_run impl_1
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.150 . Memory (MB): peak = 2044.281 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.151 . Memory (MB): peak = 2044.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2100.793 ; gain = 186.332
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Processor
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2104.492 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Processor' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
INFO: [Synth 8-6157] synthesizing module 'cu' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:23]
	Parameter RESET bound to: 0 - type: integer 
	Parameter FETCH bound to: 1 - type: integer 
	Parameter DECODE bound to: 2 - type: integer 
	Parameter ADD bound to: 3 - type: integer 
	Parameter SUB bound to: 4 - type: integer 
	Parameter CMP bound to: 5 - type: integer 
	Parameter MOV bound to: 6 - type: integer 
	Parameter INC bound to: 7 - type: integer 
	Parameter DEC bound to: 8 - type: integer 
	Parameter SHL bound to: 9 - type: integer 
	Parameter SHR bound to: 10 - type: integer 
	Parameter LD bound to: 11 - type: integer 
	Parameter STO bound to: 12 - type: integer 
	Parameter LDI bound to: 13 - type: integer 
	Parameter JE bound to: 14 - type: integer 
	Parameter JNE bound to: 15 - type: integer 
	Parameter JC bound to: 16 - type: integer 
	Parameter JMP bound to: 17 - type: integer 
	Parameter HALT bound to: 18 - type: integer 
	Parameter ILLEGAL_OP bound to: 31 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:88]
WARNING: [Synth 8-567] referenced signal 'ps_N' should be on the sensitivity list [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'ps_Z' should be on the sensitivity list [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'ps_C' should be on the sensitivity list [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'IR' should be on the sensitivity list [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'N' should be on the sensitivity list [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'Z' should be on the sensitivity list [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'C' should be on the sensitivity list [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
INFO: [Synth 8-6155] done synthesizing module 'cu' (1#1) [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:23]
INFO: [Synth 8-6157] synthesizing module 'CPU_EU' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/CPU_EU.v:23]
INFO: [Synth 8-6157] synthesizing module 'IR' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IR' (2#1) [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IR.v:23]
INFO: [Synth 8-6157] synthesizing module 'IDP' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IDP.v:23]
INFO: [Synth 8-6157] synthesizing module 'Register_File' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:23]
INFO: [Synth 8-6157] synthesizing module 'reg16' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/reg16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'reg16' (3#1) [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/reg16.v:23]
WARNING: [Synth 8-3848] Net r0_ld in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:41]
WARNING: [Synth 8-3848] Net r0_oea in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:41]
WARNING: [Synth 8-3848] Net r0_oeb in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:41]
WARNING: [Synth 8-3848] Net r1_ld in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:40]
WARNING: [Synth 8-3848] Net r1_oea in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:40]
WARNING: [Synth 8-3848] Net r1_oeb in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:40]
WARNING: [Synth 8-3848] Net r2_ld in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:39]
WARNING: [Synth 8-3848] Net r2_oea in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:39]
WARNING: [Synth 8-3848] Net r2_oeb in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:39]
WARNING: [Synth 8-3848] Net r3_ld in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:38]
WARNING: [Synth 8-3848] Net r3_oea in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:38]
WARNING: [Synth 8-3848] Net r3_oeb in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:38]
WARNING: [Synth 8-3848] Net r4_ld in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:37]
WARNING: [Synth 8-3848] Net r4_oea in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:37]
WARNING: [Synth 8-3848] Net r4_oeb in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:37]
WARNING: [Synth 8-3848] Net r5_ld in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:36]
WARNING: [Synth 8-3848] Net r5_oea in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:36]
WARNING: [Synth 8-3848] Net r5_oeb in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:36]
WARNING: [Synth 8-3848] Net r6_ld in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:35]
WARNING: [Synth 8-3848] Net r6_oea in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:35]
WARNING: [Synth 8-3848] Net r6_oeb in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:35]
WARNING: [Synth 8-3848] Net r7_ld in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:34]
WARNING: [Synth 8-3848] Net r7_oea in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:34]
WARNING: [Synth 8-3848] Net r7_oeb in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:34]
INFO: [Synth 8-6155] done synthesizing module 'Register_File' (4#1) [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDP' (6#1) [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IDP.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (7#1) [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CPU_EU' (8#1) [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/CPU_EU.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'address' does not match port width (16) of module 'CPU_EU' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:55]
WARNING: [Synth 8-689] width (1) of port connection 'D_out' does not match port width (16) of module 'CPU_EU' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:55]
INFO: [Synth 8-6157] synthesizing module 'PWM_Generator' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PWM_Generator.v:3]
INFO: [Synth 8-6157] synthesizing module 'DFF_PWM' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PWM_Generator.v:63]
INFO: [Synth 8-6155] done synthesizing module 'DFF_PWM' (9#1) [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PWM_Generator.v:63]
INFO: [Synth 8-6155] done synthesizing module 'PWM_Generator' (10#1) [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PWM_Generator.v:3]
WARNING: [Synth 8-689] width (16) of port connection 'PWM_OUT' does not match port width (1) of module 'PWM_Generator' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:60]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D_OUT[0] with 1st driver pin 'Processor:/u2/PWM_OUT' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D_OUT[0] with 2nd driver pin 'GND' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D_OUT[0] is connected to constant driver, other driver is ignored [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net status[0] with 1st driver pin 'Processor:/u0/status[0]' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net status[0] with 2nd driver pin 'GND' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-5559] multi-driven net status[0] is connected to constant driver, other driver is ignored [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net status[1] with 1st driver pin 'Processor:/u0/status[1]' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net status[1] with 2nd driver pin 'GND' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-5559] multi-driven net status[1] is connected to constant driver, other driver is ignored [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net status[2] with 1st driver pin 'Processor:/u0/status[2]' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net status[2] with 2nd driver pin 'GND' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-5559] multi-driven net status[2] is connected to constant driver, other driver is ignored [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net status[3] with 1st driver pin 'Processor:/u0/status[3]' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net status[3] with 2nd driver pin 'GND' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-5559] multi-driven net status[3] is connected to constant driver, other driver is ignored [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net status[4] with 1st driver pin 'Processor:/u0/status[4]' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net status[4] with 2nd driver pin 'GND' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-5559] multi-driven net status[4] is connected to constant driver, other driver is ignored [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net status[5] with 1st driver pin 'Processor:/u0/status[5]' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net status[5] with 2nd driver pin 'GND' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-5559] multi-driven net status[5] is connected to constant driver, other driver is ignored [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net status[6] with 1st driver pin 'Processor:/u0/status[6]' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net status[6] with 2nd driver pin 'GND' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-5559] multi-driven net status[6] is connected to constant driver, other driver is ignored [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net status[7] with 1st driver pin 'Processor:/u0/status[7]' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net status[7] with 2nd driver pin 'GND' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-5559] multi-driven net status[7] is connected to constant driver, other driver is ignored [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (11#1) [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
WARNING: [Synth 8-3917] design Processor has port D_OUT[15] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[14] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[13] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[12] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[11] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[10] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[9] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[8] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[7] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[6] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[5] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[4] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[3] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[2] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[1] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[0] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port status[7] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port status[6] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port status[5] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port status[4] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port status[3] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port status[2] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port status[1] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port status[0] driven by constant 0
WARNING: [Synth 8-3331] design Register_File has unconnected port W_Adr[2]
WARNING: [Synth 8-3331] design Register_File has unconnected port W_Adr[1]
WARNING: [Synth 8-3331] design Register_File has unconnected port W_Adr[0]
WARNING: [Synth 8-3331] design Register_File has unconnected port we
WARNING: [Synth 8-3331] design Register_File has unconnected port R_Adr[2]
WARNING: [Synth 8-3331] design Register_File has unconnected port R_Adr[1]
WARNING: [Synth 8-3331] design Register_File has unconnected port R_Adr[0]
WARNING: [Synth 8-3331] design Register_File has unconnected port S_Adr[2]
WARNING: [Synth 8-3331] design Register_File has unconnected port S_Adr[1]
WARNING: [Synth 8-3331] design Register_File has unconnected port S_Adr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2104.492 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin R7:ld to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:55]
WARNING: [Synth 8-3295] tying undriven pin R7:oeA to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:55]
WARNING: [Synth 8-3295] tying undriven pin R7:oeB to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:55]
WARNING: [Synth 8-3295] tying undriven pin R6:ld to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:56]
WARNING: [Synth 8-3295] tying undriven pin R6:oeA to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:56]
WARNING: [Synth 8-3295] tying undriven pin R6:oeB to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:56]
WARNING: [Synth 8-3295] tying undriven pin R5:ld to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:57]
WARNING: [Synth 8-3295] tying undriven pin R5:oeA to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:57]
WARNING: [Synth 8-3295] tying undriven pin R5:oeB to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:57]
WARNING: [Synth 8-3295] tying undriven pin R4:ld to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:58]
WARNING: [Synth 8-3295] tying undriven pin R4:oeA to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:58]
WARNING: [Synth 8-3295] tying undriven pin R4:oeB to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:58]
WARNING: [Synth 8-3295] tying undriven pin R3:ld to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:59]
WARNING: [Synth 8-3295] tying undriven pin R3:oeA to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:59]
WARNING: [Synth 8-3295] tying undriven pin R3:oeB to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:59]
WARNING: [Synth 8-3295] tying undriven pin R2:ld to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:60]
WARNING: [Synth 8-3295] tying undriven pin R2:oeA to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:60]
WARNING: [Synth 8-3295] tying undriven pin R2:oeB to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:60]
WARNING: [Synth 8-3295] tying undriven pin R1:ld to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:61]
WARNING: [Synth 8-3295] tying undriven pin R1:oeA to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:61]
WARNING: [Synth 8-3295] tying undriven pin R1:oeB to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:61]
WARNING: [Synth 8-3295] tying undriven pin R0:ld to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:62]
WARNING: [Synth 8-3295] tying undriven pin R0:oeA to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:62]
WARNING: [Synth 8-3295] tying undriven pin R0:oeB to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:62]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2104.492 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2104.492 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 24 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc:29]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc:30]
Finished Parsing XDC File [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2166.785 ; gain = 62.293
27 Infos, 92 Warnings, 29 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2166.785 ; gain = 62.293
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_module' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_module_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/MemDumpCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemDumpCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/16-bit-risc-processor-master/lab8/Source Code/RISC_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/clk_500_Hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_500_Hz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/ram1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/16-bit-risc-processor-master/lab8/Source Code/ram_256x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_256x16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_module
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cfd00da097843308d61d3466e9698b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_module_behav xil_defaultlib.Top_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <BLK_MEM_GEN_V7_3> not found while processing module instance <inst> [C:/Users/obaid/Desktop/16-bit-risc-processor-master/lab8/Source Code/ram_256x16.v:55]
ERROR: [VRFC 10-2063] Module <MemDumpCounter> not found while processing module instance <u5> [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Top_module.v:70]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2166.785 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_module' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_module_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/CPU_EU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_EU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IDP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/MemDumpCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemDumpCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/16-bit-risc-processor-master/lab8/Source Code/RISC_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/clk_500_Hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_500_Hz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/ram1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/16-bit-risc-processor-master/lab8/Source Code/ram_256x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_256x16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/reg16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_module
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cfd00da097843308d61d3466e9698b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_module_behav xil_defaultlib.Top_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <inst> not found while processing module instance <'Undefined'>
ERROR: [VRFC 10-2063] Module <MemDumpCounter> not found while processing module instance <u5> [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Top_module.v:70]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2166.785 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_module' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_module_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/CPU_EU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_EU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IDP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/MemDumpCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemDumpCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/16-bit-risc-processor-master/lab8/Source Code/RISC_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/clk_500_Hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_500_Hz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/ram1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/16-bit-risc-processor-master/lab8/Source Code/ram_256x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_256x16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/reg16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_module
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cfd00da097843308d61d3466e9698b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_module_behav xil_defaultlib.Top_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port addra [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/ram1.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_500_Hz
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.reg16
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IDP
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.CPU_EU
Compiling module xil_defaultlib.RISC_Processor
Compiling module xil_defaultlib.ram_256x16
Compiling module xil_defaultlib.ram1
Compiling module xil_defaultlib.MemDumpCounter
Compiling module xil_defaultlib.Top_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_module_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim/xsim.dir/Top_module_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat May  6 14:46:29 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2166.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_module_behav -key {Behavioral:sim_1:Functional:Top_module} -tclbatch {Top_module.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Top_module.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_module_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 2172.016 ; gain = 5.230
create_wave_config
Untitled 3
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2173.562 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_module' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_module_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cfd00da097843308d61d3466e9698b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_module_behav xil_defaultlib.Top_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port addra [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/ram1.v:34]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_module_behav -key {Behavioral:sim_1:Functional:Top_module} -tclbatch {Top_module.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Top_module.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_module_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2173.562 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2173.562 ; gain = 0.000
close_design
close_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2173.562 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_module' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_module_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cfd00da097843308d61d3466e9698b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_module_behav xil_defaultlib.Top_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port addra [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/ram1.v:34]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_module_behav -key {Behavioral:sim_1:Functional:Top_module} -tclbatch {Top_module.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Top_module.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_module_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2173.562 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_module' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_module_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cfd00da097843308d61d3466e9698b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_module_behav xil_defaultlib.Top_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port addra [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/ram1.v:34]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_module_behav -key {Behavioral:sim_1:Functional:Top_module} -tclbatch {Top_module.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Top_module.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_module_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2173.562 ; gain = 0.000
export_ip_user_files -of_objects  [get_files C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Top_module.v] -no_script -reset -force -quiet
remove_files  C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Top_module.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files {{C:/Users/obaid/Desktop/16-bit-risc-processor-master/lab8/Source Code/RISC_Processor.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/obaid/Desktop/16-bit-risc-processor-master/lab8/Source Code/RISC_Processor.v}}
export_ip_user_files -of_objects  [get_files C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/ram1.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/MemDumpCounter.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/clk_500_Hz.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/debounce.v] -no_script -reset -force -quiet
remove_files  {C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/ram1.v C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/MemDumpCounter.v C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/clk_500_Hz.v C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/debounce.v}
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files {{C:/Users/obaid/Desktop/16-bit-risc-processor-master/lab8/Source Code/ram_256x16.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/obaid/Desktop/16-bit-risc-processor-master/lab8/Source Code/ram_256x16.v}}
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/CPU_EU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_EU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IDP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PWM_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM_Generator
INFO: [VRFC 10-311] analyzing module DFF_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/reg16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sim_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cfd00da097843308d61d3466e9698b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port Address [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sim_1/new/Testbench.v:39]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port address [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:54]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port PWM_OUT [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:59]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.reg16
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IDP
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.CPU_EU
Compiling module xil_defaultlib.DFF_PWM
Compiling module xil_defaultlib.PWM_Generator
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim/xsim.dir/Testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat May  6 15:37:42 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2173.562 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 10 ns : File "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sim_1/new/Testbench.v" Line 76
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 2173.562 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2173.562 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sim_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cfd00da097843308d61d3466e9698b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port Address [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sim_1/new/Testbench.v:39]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port address [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:54]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port PWM_OUT [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:59]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.reg16
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IDP
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.CPU_EU
Compiling module xil_defaultlib.DFF_PWM
Compiling module xil_defaultlib.PWM_Generator
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 10 ns : File "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sim_1/new/Testbench.v" Line 76
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2173.562 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Processor
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2173.562 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Processor' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
INFO: [Synth 8-6157] synthesizing module 'cu' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:23]
	Parameter RESET bound to: 0 - type: integer 
	Parameter FETCH bound to: 1 - type: integer 
	Parameter DECODE bound to: 2 - type: integer 
	Parameter ADD bound to: 3 - type: integer 
	Parameter SUB bound to: 4 - type: integer 
	Parameter CMP bound to: 5 - type: integer 
	Parameter MOV bound to: 6 - type: integer 
	Parameter INC bound to: 7 - type: integer 
	Parameter DEC bound to: 8 - type: integer 
	Parameter SHL bound to: 9 - type: integer 
	Parameter SHR bound to: 10 - type: integer 
	Parameter LD bound to: 11 - type: integer 
	Parameter STO bound to: 12 - type: integer 
	Parameter LDI bound to: 13 - type: integer 
	Parameter JE bound to: 14 - type: integer 
	Parameter JNE bound to: 15 - type: integer 
	Parameter JC bound to: 16 - type: integer 
	Parameter JMP bound to: 17 - type: integer 
	Parameter HALT bound to: 18 - type: integer 
	Parameter ILLEGAL_OP bound to: 31 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:88]
WARNING: [Synth 8-567] referenced signal 'ps_N' should be on the sensitivity list [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'ps_Z' should be on the sensitivity list [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'ps_C' should be on the sensitivity list [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'IR' should be on the sensitivity list [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'N' should be on the sensitivity list [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'Z' should be on the sensitivity list [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'C' should be on the sensitivity list [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
INFO: [Synth 8-6155] done synthesizing module 'cu' (1#1) [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:23]
INFO: [Synth 8-6157] synthesizing module 'CPU_EU' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/CPU_EU.v:23]
INFO: [Synth 8-6157] synthesizing module 'IR' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IR' (2#1) [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IR.v:23]
INFO: [Synth 8-6157] synthesizing module 'IDP' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IDP.v:23]
INFO: [Synth 8-6157] synthesizing module 'Register_File' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:23]
INFO: [Synth 8-6157] synthesizing module 'reg16' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/reg16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'reg16' (3#1) [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/reg16.v:23]
WARNING: [Synth 8-3848] Net r0_ld in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:41]
WARNING: [Synth 8-3848] Net r0_oea in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:41]
WARNING: [Synth 8-3848] Net r0_oeb in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:41]
WARNING: [Synth 8-3848] Net r1_ld in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:40]
WARNING: [Synth 8-3848] Net r1_oea in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:40]
WARNING: [Synth 8-3848] Net r1_oeb in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:40]
WARNING: [Synth 8-3848] Net r2_ld in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:39]
WARNING: [Synth 8-3848] Net r2_oea in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:39]
WARNING: [Synth 8-3848] Net r2_oeb in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:39]
WARNING: [Synth 8-3848] Net r3_ld in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:38]
WARNING: [Synth 8-3848] Net r3_oea in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:38]
WARNING: [Synth 8-3848] Net r3_oeb in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:38]
WARNING: [Synth 8-3848] Net r4_ld in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:37]
WARNING: [Synth 8-3848] Net r4_oea in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:37]
WARNING: [Synth 8-3848] Net r4_oeb in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:37]
WARNING: [Synth 8-3848] Net r5_ld in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:36]
WARNING: [Synth 8-3848] Net r5_oea in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:36]
WARNING: [Synth 8-3848] Net r5_oeb in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:36]
WARNING: [Synth 8-3848] Net r6_ld in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:35]
WARNING: [Synth 8-3848] Net r6_oea in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:35]
WARNING: [Synth 8-3848] Net r6_oeb in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:35]
WARNING: [Synth 8-3848] Net r7_ld in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:34]
WARNING: [Synth 8-3848] Net r7_oea in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:34]
WARNING: [Synth 8-3848] Net r7_oeb in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:34]
INFO: [Synth 8-6155] done synthesizing module 'Register_File' (4#1) [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDP' (6#1) [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IDP.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (7#1) [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CPU_EU' (8#1) [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/CPU_EU.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'address' does not match port width (16) of module 'CPU_EU' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:54]
WARNING: [Synth 8-689] width (1) of port connection 'D_out' does not match port width (16) of module 'CPU_EU' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:54]
INFO: [Synth 8-6157] synthesizing module 'PWM_Generator' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PWM_Generator.v:3]
INFO: [Synth 8-6157] synthesizing module 'DFF_PWM' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PWM_Generator.v:63]
INFO: [Synth 8-6155] done synthesizing module 'DFF_PWM' (9#1) [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PWM_Generator.v:63]
INFO: [Synth 8-6155] done synthesizing module 'PWM_Generator' (10#1) [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PWM_Generator.v:3]
WARNING: [Synth 8-689] width (16) of port connection 'PWM_OUT' does not match port width (1) of module 'PWM_Generator' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:59]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D_OUT[0] with 1st driver pin 'Processor:/u2/PWM_OUT' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net D_OUT[0] with 2nd driver pin 'GND' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-5559] multi-driven net D_OUT[0] is connected to constant driver, other driver is ignored [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net status[0] with 1st driver pin 'Processor:/u0/status[0]' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net status[0] with 2nd driver pin 'GND' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-5559] multi-driven net status[0] is connected to constant driver, other driver is ignored [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net status[1] with 1st driver pin 'Processor:/u0/status[1]' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net status[1] with 2nd driver pin 'GND' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-5559] multi-driven net status[1] is connected to constant driver, other driver is ignored [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net status[2] with 1st driver pin 'Processor:/u0/status[2]' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net status[2] with 2nd driver pin 'GND' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-5559] multi-driven net status[2] is connected to constant driver, other driver is ignored [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net status[3] with 1st driver pin 'Processor:/u0/status[3]' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net status[3] with 2nd driver pin 'GND' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-5559] multi-driven net status[3] is connected to constant driver, other driver is ignored [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net status[4] with 1st driver pin 'Processor:/u0/status[4]' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net status[4] with 2nd driver pin 'GND' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-5559] multi-driven net status[4] is connected to constant driver, other driver is ignored [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net status[5] with 1st driver pin 'Processor:/u0/status[5]' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net status[5] with 2nd driver pin 'GND' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-5559] multi-driven net status[5] is connected to constant driver, other driver is ignored [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net status[6] with 1st driver pin 'Processor:/u0/status[6]' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net status[6] with 2nd driver pin 'GND' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-5559] multi-driven net status[6] is connected to constant driver, other driver is ignored [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net status[7] with 1st driver pin 'Processor:/u0/status[7]' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net status[7] with 2nd driver pin 'GND' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-5559] multi-driven net status[7] is connected to constant driver, other driver is ignored [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (11#1) [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
WARNING: [Synth 8-3917] design Processor has port D_OUT[15] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[14] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[13] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[12] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[11] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[10] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[9] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[8] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[7] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[6] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[5] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[4] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[3] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[2] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[1] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port D_OUT[0] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port status[7] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port status[6] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port status[5] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port status[4] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port status[3] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port status[2] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port status[1] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port status[0] driven by constant 0
WARNING: [Synth 8-3331] design Register_File has unconnected port W_Adr[2]
WARNING: [Synth 8-3331] design Register_File has unconnected port W_Adr[1]
WARNING: [Synth 8-3331] design Register_File has unconnected port W_Adr[0]
WARNING: [Synth 8-3331] design Register_File has unconnected port we
WARNING: [Synth 8-3331] design Register_File has unconnected port R_Adr[2]
WARNING: [Synth 8-3331] design Register_File has unconnected port R_Adr[1]
WARNING: [Synth 8-3331] design Register_File has unconnected port R_Adr[0]
WARNING: [Synth 8-3331] design Register_File has unconnected port S_Adr[2]
WARNING: [Synth 8-3331] design Register_File has unconnected port S_Adr[1]
WARNING: [Synth 8-3331] design Register_File has unconnected port S_Adr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2173.562 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin R7:ld to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:55]
WARNING: [Synth 8-3295] tying undriven pin R7:oeA to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:55]
WARNING: [Synth 8-3295] tying undriven pin R7:oeB to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:55]
WARNING: [Synth 8-3295] tying undriven pin R6:ld to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:56]
WARNING: [Synth 8-3295] tying undriven pin R6:oeA to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:56]
WARNING: [Synth 8-3295] tying undriven pin R6:oeB to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:56]
WARNING: [Synth 8-3295] tying undriven pin R5:ld to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:57]
WARNING: [Synth 8-3295] tying undriven pin R5:oeA to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:57]
WARNING: [Synth 8-3295] tying undriven pin R5:oeB to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:57]
WARNING: [Synth 8-3295] tying undriven pin R4:ld to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:58]
WARNING: [Synth 8-3295] tying undriven pin R4:oeA to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:58]
WARNING: [Synth 8-3295] tying undriven pin R4:oeB to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:58]
WARNING: [Synth 8-3295] tying undriven pin R3:ld to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:59]
WARNING: [Synth 8-3295] tying undriven pin R3:oeA to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:59]
WARNING: [Synth 8-3295] tying undriven pin R3:oeB to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:59]
WARNING: [Synth 8-3295] tying undriven pin R2:ld to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:60]
WARNING: [Synth 8-3295] tying undriven pin R2:oeA to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:60]
WARNING: [Synth 8-3295] tying undriven pin R2:oeB to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:60]
WARNING: [Synth 8-3295] tying undriven pin R1:ld to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:61]
WARNING: [Synth 8-3295] tying undriven pin R1:oeA to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:61]
WARNING: [Synth 8-3295] tying undriven pin R1:oeB to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:61]
WARNING: [Synth 8-3295] tying undriven pin R0:ld to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:62]
WARNING: [Synth 8-3295] tying undriven pin R0:oeA to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:62]
WARNING: [Synth 8-3295] tying undriven pin R0:oeB to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:62]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2173.562 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2173.562 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 24 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc:29]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc:30]
Finished Parsing XDC File [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2227.980 ; gain = 54.418
27 Infos, 92 Warnings, 29 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2227.980 ; gain = 54.418
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2227.980 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Processor' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
INFO: [Synth 8-6157] synthesizing module 'cu' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:23]
	Parameter RESET bound to: 0 - type: integer 
	Parameter FETCH bound to: 1 - type: integer 
	Parameter DECODE bound to: 2 - type: integer 
	Parameter ADD bound to: 3 - type: integer 
	Parameter SUB bound to: 4 - type: integer 
	Parameter CMP bound to: 5 - type: integer 
	Parameter MOV bound to: 6 - type: integer 
	Parameter INC bound to: 7 - type: integer 
	Parameter DEC bound to: 8 - type: integer 
	Parameter SHL bound to: 9 - type: integer 
	Parameter SHR bound to: 10 - type: integer 
	Parameter LD bound to: 11 - type: integer 
	Parameter STO bound to: 12 - type: integer 
	Parameter LDI bound to: 13 - type: integer 
	Parameter JE bound to: 14 - type: integer 
	Parameter JNE bound to: 15 - type: integer 
	Parameter JC bound to: 16 - type: integer 
	Parameter JMP bound to: 17 - type: integer 
	Parameter HALT bound to: 18 - type: integer 
	Parameter ILLEGAL_OP bound to: 31 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:88]
WARNING: [Synth 8-567] referenced signal 'ps_N' should be on the sensitivity list [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'ps_Z' should be on the sensitivity list [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'ps_C' should be on the sensitivity list [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'IR' should be on the sensitivity list [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'N' should be on the sensitivity list [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'Z' should be on the sensitivity list [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
WARNING: [Synth 8-567] referenced signal 'C' should be on the sensitivity list [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:87]
INFO: [Synth 8-6155] done synthesizing module 'cu' (1#1) [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v:23]
INFO: [Synth 8-6157] synthesizing module 'CPU_EU' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/CPU_EU.v:23]
INFO: [Synth 8-6157] synthesizing module 'IR' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IR' (2#1) [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IR.v:23]
INFO: [Synth 8-6157] synthesizing module 'IDP' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IDP.v:23]
INFO: [Synth 8-6157] synthesizing module 'Register_File' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:23]
INFO: [Synth 8-6157] synthesizing module 'reg16' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/reg16.v:23]
INFO: [Synth 8-6155] done synthesizing module 'reg16' (3#1) [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/reg16.v:23]
WARNING: [Synth 8-3848] Net r0_ld in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:41]
WARNING: [Synth 8-3848] Net r0_oea in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:41]
WARNING: [Synth 8-3848] Net r0_oeb in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:41]
WARNING: [Synth 8-3848] Net r1_ld in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:40]
WARNING: [Synth 8-3848] Net r1_oea in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:40]
WARNING: [Synth 8-3848] Net r1_oeb in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:40]
WARNING: [Synth 8-3848] Net r2_ld in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:39]
WARNING: [Synth 8-3848] Net r2_oea in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:39]
WARNING: [Synth 8-3848] Net r2_oeb in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:39]
WARNING: [Synth 8-3848] Net r3_ld in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:38]
WARNING: [Synth 8-3848] Net r3_oea in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:38]
WARNING: [Synth 8-3848] Net r3_oeb in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:38]
WARNING: [Synth 8-3848] Net r4_ld in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:37]
WARNING: [Synth 8-3848] Net r4_oea in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:37]
WARNING: [Synth 8-3848] Net r4_oeb in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:37]
WARNING: [Synth 8-3848] Net r5_ld in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:36]
WARNING: [Synth 8-3848] Net r5_oea in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:36]
WARNING: [Synth 8-3848] Net r5_oeb in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:36]
WARNING: [Synth 8-3848] Net r6_ld in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:35]
WARNING: [Synth 8-3848] Net r6_oea in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:35]
WARNING: [Synth 8-3848] Net r6_oeb in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:35]
WARNING: [Synth 8-3848] Net r7_ld in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:34]
WARNING: [Synth 8-3848] Net r7_oea in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:34]
WARNING: [Synth 8-3848] Net r7_oeb in module/entity Register_File does not have driver. [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:34]
INFO: [Synth 8-6155] done synthesizing module 'Register_File' (4#1) [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDP' (6#1) [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IDP.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (7#1) [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CPU_EU' (8#1) [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/CPU_EU.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'address' does not match port width (16) of module 'CPU_EU' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:54]
WARNING: [Synth 8-689] width (1) of port connection 'D_out' does not match port width (16) of module 'CPU_EU' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:54]
WARNING: [Synth 8-689] width (1) of port connection 'D_in' does not match port width (16) of module 'CPU_EU' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:54]
INFO: [Synth 8-6157] synthesizing module 'PWM_Generator' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PWM_Generator.v:3]
INFO: [Synth 8-6157] synthesizing module 'DFF_PWM' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PWM_Generator.v:63]
INFO: [Synth 8-6155] done synthesizing module 'DFF_PWM' (9#1) [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PWM_Generator.v:63]
INFO: [Synth 8-6155] done synthesizing module 'PWM_Generator' (10#1) [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PWM_Generator.v:3]
CRITICAL WARNING: [Synth 8-3352] multi-driven net status[0] with 1st driver pin 'Processor:/u0/status[0]' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net status[0] with 2nd driver pin 'GND' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-5559] multi-driven net status[0] is connected to constant driver, other driver is ignored [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net status[1] with 1st driver pin 'Processor:/u0/status[1]' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net status[1] with 2nd driver pin 'GND' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-5559] multi-driven net status[1] is connected to constant driver, other driver is ignored [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net status[2] with 1st driver pin 'Processor:/u0/status[2]' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net status[2] with 2nd driver pin 'GND' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-5559] multi-driven net status[2] is connected to constant driver, other driver is ignored [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net status[3] with 1st driver pin 'Processor:/u0/status[3]' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net status[3] with 2nd driver pin 'GND' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-5559] multi-driven net status[3] is connected to constant driver, other driver is ignored [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net status[4] with 1st driver pin 'Processor:/u0/status[4]' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net status[4] with 2nd driver pin 'GND' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-5559] multi-driven net status[4] is connected to constant driver, other driver is ignored [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net status[5] with 1st driver pin 'Processor:/u0/status[5]' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net status[5] with 2nd driver pin 'GND' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-5559] multi-driven net status[5] is connected to constant driver, other driver is ignored [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net status[6] with 1st driver pin 'Processor:/u0/status[6]' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net status[6] with 2nd driver pin 'GND' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-5559] multi-driven net status[6] is connected to constant driver, other driver is ignored [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net status[7] with 1st driver pin 'Processor:/u0/status[7]' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net status[7] with 2nd driver pin 'GND' [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
CRITICAL WARNING: [Synth 8-5559] multi-driven net status[7] is connected to constant driver, other driver is ignored [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (11#1) [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:23]
WARNING: [Synth 8-3917] design Processor has port status[7] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port status[6] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port status[5] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port status[4] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port status[3] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port status[2] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port status[1] driven by constant 0
WARNING: [Synth 8-3917] design Processor has port status[0] driven by constant 0
WARNING: [Synth 8-3331] design Register_File has unconnected port W_Adr[2]
WARNING: [Synth 8-3331] design Register_File has unconnected port W_Adr[1]
WARNING: [Synth 8-3331] design Register_File has unconnected port W_Adr[0]
WARNING: [Synth 8-3331] design Register_File has unconnected port we
WARNING: [Synth 8-3331] design Register_File has unconnected port R_Adr[2]
WARNING: [Synth 8-3331] design Register_File has unconnected port R_Adr[1]
WARNING: [Synth 8-3331] design Register_File has unconnected port R_Adr[0]
WARNING: [Synth 8-3331] design Register_File has unconnected port S_Adr[2]
WARNING: [Synth 8-3331] design Register_File has unconnected port S_Adr[1]
WARNING: [Synth 8-3331] design Register_File has unconnected port S_Adr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2232.656 ; gain = 4.676
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin R7:ld to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:55]
WARNING: [Synth 8-3295] tying undriven pin R7:oeA to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:55]
WARNING: [Synth 8-3295] tying undriven pin R7:oeB to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:55]
WARNING: [Synth 8-3295] tying undriven pin R6:ld to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:56]
WARNING: [Synth 8-3295] tying undriven pin R6:oeA to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:56]
WARNING: [Synth 8-3295] tying undriven pin R6:oeB to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:56]
WARNING: [Synth 8-3295] tying undriven pin R5:ld to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:57]
WARNING: [Synth 8-3295] tying undriven pin R5:oeA to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:57]
WARNING: [Synth 8-3295] tying undriven pin R5:oeB to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:57]
WARNING: [Synth 8-3295] tying undriven pin R4:ld to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:58]
WARNING: [Synth 8-3295] tying undriven pin R4:oeA to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:58]
WARNING: [Synth 8-3295] tying undriven pin R4:oeB to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:58]
WARNING: [Synth 8-3295] tying undriven pin R3:ld to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:59]
WARNING: [Synth 8-3295] tying undriven pin R3:oeA to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:59]
WARNING: [Synth 8-3295] tying undriven pin R3:oeB to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:59]
WARNING: [Synth 8-3295] tying undriven pin R2:ld to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:60]
WARNING: [Synth 8-3295] tying undriven pin R2:oeA to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:60]
WARNING: [Synth 8-3295] tying undriven pin R2:oeB to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:60]
WARNING: [Synth 8-3295] tying undriven pin R1:ld to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:61]
WARNING: [Synth 8-3295] tying undriven pin R1:oeA to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:61]
WARNING: [Synth 8-3295] tying undriven pin R1:oeB to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:61]
WARNING: [Synth 8-3295] tying undriven pin R0:ld to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:62]
WARNING: [Synth 8-3295] tying undriven pin R0:oeA to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:62]
WARNING: [Synth 8-3295] tying undriven pin R0:oeB to constant 0 [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v:62]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2232.656 ; gain = 4.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2232.656 ; gain = 4.676
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 8 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal D_in cannot be placed on P17 (IOB_X0Y76) because the pad is already occupied by terminal reset possibly due to user constraint [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc:30]
Finished Parsing XDC File [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/constrs_1/new/Processor_XDC.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2271.566 ; gain = 43.586
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat May  6 15:45:06 2023] Launched synth_1...
Run output will be captured here: C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.runs/synth_1/runme.log
[Sat May  6 15:45:06 2023] Launched impl_1...
Run output will be captured here: C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.runs/impl_1/runme.log
startgroup
set_property package_pin "" [get_ports [list  reset]]
place_ports D_in P17
endgroup
place_ports reset P18
startgroup
set_property package_pin "" [get_ports [list  D_OUT]]
place_ports {status[0]} H17
endgroup
place_ports {status[1]} V11
place_ports {status[2]} V12
place_ports {status[3]} V14
place_ports {status[4]} V5
place_ports {status[5]} T6
place_ports {status[5]} T16
place_ports {status[4]} V15
place_ports {status[6]} U14
place_ports {status[7]} T15
place_ports Address V16
place_ports D_OUT U16
place_ports D_out U17
place_ports mw_en V17
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat May  6 15:54:54 2023] Launched impl_1...
Run output will be captured here: C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/CPU_EU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_EU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IDP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PWM_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM_Generator
INFO: [VRFC 10-311] analyzing module DFF_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/reg16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sim_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
ERROR: [VRFC 10-1412] syntax error near D_in [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sim_1/new/Testbench.v:114]
ERROR: [VRFC 10-91] D_in is not declared [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sim_1/new/Testbench.v:120]
ERROR: [VRFC 10-2787] module Testbench ignored due to previous errors [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sim_1/new/Testbench.v:81]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/CPU_EU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_EU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IDP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/PWM_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM_Generator
INFO: [VRFC 10-311] analyzing module DFF_PWM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/reg16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sim_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cfd00da097843308d61d3466e9698b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port D_out [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sim_1/new/Testbench.v:95]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port address [C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:54]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.reg16
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IDP
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.CPU_EU
Compiling module xil_defaultlib.DFF_PWM
Compiling module xil_defaultlib.PWM_Generator
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 1 us : File "C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.srcs/sim_1/new/Testbench.v" Line 125
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2271.566 ; gain = 0.000
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat May  6 16:12:40 2023] Launched impl_1...
Run output will be captured here: C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6EF50A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2839.527 ; gain = 567.961
set_property PROGRAM.FILE {C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.runs/impl_1/Processor.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.runs/impl_1/Processor.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.runs/impl_1/Processor.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A6EF50A
place_ports D_OUT A13
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat May  6 16:18:28 2023] Launched impl_1...
Run output will be captured here: C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6EF50A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/obaid/Desktop/AOA-Chip-main/AOA-Chip-main/Processor_Module.runs/impl_1/Processor.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A6EF50A
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat May  6 16:30:05 2023...
