[ START MERGED ]
interface_reset_i interface_reset
[ END MERGED ]
[ START CLIPPED ]
protocol_interface/uart_input/baud_gen/GND
protocol_interface/uart_output/baud_gen/GND
pwm_clk_div/GND
motor_pwm/left/GND
motor_pwm/right/GND
arm_x/GND
arm_x/step_clock_div/GND
rc_receiver/recv_ch1/GND
rc_receiver/recv_ch2/GND
rc_receiver/recv_ch3/GND
rc_receiver/recv_ch4/GND
rc_receiver/recv_ch7/GND
rc_receiver/recv_ch8/GND
reset_count_1_cry_13_0_COUT
protocol_interface/uart_input/baud_gen/un129_count_cry_0_0_S1_0
protocol_interface/uart_input/baud_gen/un129_count_cry_0_0_S0_0
protocol_interface/uart_input/baud_gen/N_1
protocol_interface/uart_input/baud_gen/un129_count_s_31_0_S1_0
protocol_interface/uart_input/baud_gen/un129_count_s_31_0_COUT_0
protocol_interface/uart_output/baud_gen/un129_count_cry_0_0_S1
protocol_interface/uart_output/baud_gen/un129_count_cry_0_0_S0
protocol_interface/uart_output/baud_gen/N_1
protocol_interface/uart_output/baud_gen/un129_count_s_31_0_S1
protocol_interface/uart_output/baud_gen/un129_count_s_31_0_COUT
pwm_clk_div/un129_count_1_cry_0_0_S1_0
pwm_clk_div/un129_count_1_cry_0_0_S0_0
pwm_clk_div/N_1
pwm_clk_div/un129_count_1_s_31_0_S1_0
pwm_clk_div/un129_count_1_s_31_0_COUT_0
motor_pwm/left/un53_count_cry_0_0_S1_0
motor_pwm/left/un53_count_cry_0_0_S0_0
motor_pwm/left/N_1
motor_pwm/left/un53_count_cry_11_0_COUT_0
motor_pwm/left/un1_latched_width[0]_cry_0_0_S1_0
motor_pwm/left/un1_latched_width[0]_cry_0_0_S0_0
motor_pwm/left/N_2
motor_pwm/left/un1_latched_width[0]_cry_7_0_COUT_0
motor_pwm/left/pwm_2_cry_0_0_S1
motor_pwm/left/pwm_2_cry_0_0_S0
motor_pwm/left/N_3
motor_pwm/left/pwm_2_cry_1_0_S1
motor_pwm/left/pwm_2_cry_1_0_S0
motor_pwm/left/pwm_2_cry_3_0_S1
motor_pwm/left/pwm_2_cry_3_0_S0
motor_pwm/left/pwm_2_cry_5_0_S1
motor_pwm/left/pwm_2_cry_5_0_S0
motor_pwm/left/pwm_2_cry_7_0_S1
motor_pwm/left/pwm_2_cry_7_0_S0
motor_pwm/left/pwm_2_cry_9_0_S1
motor_pwm/left/pwm_2_cry_9_0_S0
motor_pwm/left/pwm_2_cry_11_0_S1
motor_pwm/left/pwm_2_cry_11_0_S0
motor_pwm/left/pwm_2_cry_12_0_S1
motor_pwm/left/pwm_2_cry_12_0_COUT
motor_pwm/right/un53_count_cry_0_0_S1
motor_pwm/right/un53_count_cry_0_0_S0
motor_pwm/right/N_1
motor_pwm/right/un53_count_cry_11_0_COUT
motor_pwm/right/un1_latched_width[0]_cry_0_0_S1
motor_pwm/right/un1_latched_width[0]_cry_0_0_S0
motor_pwm/right/N_2
motor_pwm/right/un1_latched_width[0]_cry_7_0_COUT
motor_pwm/right/pwm_2_cry_0_0_S1_0
motor_pwm/right/pwm_2_cry_0_0_S0_0
motor_pwm/right/N_3
motor_pwm/right/pwm_2_cry_1_0_S1_0
motor_pwm/right/pwm_2_cry_1_0_S0_0
motor_pwm/right/pwm_2_cry_3_0_S1_0
motor_pwm/right/pwm_2_cry_3_0_S0_0
motor_pwm/right/pwm_2_cry_5_0_S1_0
motor_pwm/right/pwm_2_cry_5_0_S0_0
motor_pwm/right/pwm_2_cry_7_0_S1_0
motor_pwm/right/pwm_2_cry_7_0_S0_0
motor_pwm/right/pwm_2_cry_9_0_S1_0
motor_pwm/right/pwm_2_cry_9_0_S0_0
motor_pwm/right/pwm_2_cry_11_0_S1_0
motor_pwm/right/pwm_2_cry_11_0_S0_0
motor_pwm/right/pwm_2_cry_12_0_S1_0
motor_pwm/right/pwm_2_cry_12_0_COUT_0
arm_x/register[3]_cry_0_S0[0]
arm_x/N_1
arm_x/register[3]_s_0_S1[31]
arm_x/register[3]_s_0_COUT[31]
arm_x/step_clock_div/un129_count_1_cry_0_0_S1
arm_x/step_clock_div/un129_count_1_cry_0_0_S0
arm_x/step_clock_div/N_1
arm_x/step_clock_div/un129_count_1_s_31_0_S1
arm_x/step_clock_div/un129_count_1_s_31_0_COUT
arm_x/step_clock_div/register[2]_i[0]
arm_x/step_clock_div/count[0]2_a_4_cry_0_0_S0
arm_x/step_clock_div/N_2
arm_x/step_clock_div/count[0]2_a_4_s_31_0_S1
arm_x/step_clock_div/count[0]2_a_4_s_31_0_COUT
arm_x/step_clock_div/clk_o8_cry_0_S1[0]
arm_x/step_clock_div/clk_o8_cry_0_S0[0]
arm_x/step_clock_div/N_3
arm_x/step_clock_div/clk_o8_cry_0_S1[1]
arm_x/step_clock_div/clk_o8_cry_0_S0[1]
arm_x/step_clock_div/clk_o8_cry_0_S1[3]
arm_x/step_clock_div/clk_o8_cry_0_S0[3]
arm_x/step_clock_div/clk_o8_cry_0_S1[5]
arm_x/step_clock_div/clk_o8_cry_0_S0[5]
arm_x/step_clock_div/clk_o8_cry_0_S1[7]
arm_x/step_clock_div/clk_o8_cry_0_S0[7]
arm_x/step_clock_div/clk_o8_cry_0_S1[9]
arm_x/step_clock_div/clk_o8_cry_0_S0[9]
arm_x/step_clock_div/clk_o8_cry_0_S1[11]
arm_x/step_clock_div/clk_o8_cry_0_S0[11]
arm_x/step_clock_div/clk_o8_cry_0_S1[13]
arm_x/step_clock_div/clk_o8_cry_0_S0[13]
arm_x/step_clock_div/clk_o8_cry_0_S1[15]
arm_x/step_clock_div/clk_o8_cry_0_S0[15]
arm_x/step_clock_div/clk_o8_cry_0_S1[18]
arm_x/step_clock_div/clk_o8_cry_0_S0[18]
arm_x/step_clock_div/clk_o8_cry_0_S1[22]
arm_x/step_clock_div/clk_o8_cry_0_S0[22]
arm_x/step_clock_div/clk_o8_cry_0_S1[26]
arm_x/step_clock_div/clk_o8_cry_0_S0[26]
arm_x/step_clock_div/clk_o8_cry_0_S0[30]
arm_x/step_clock_div/clk_o8_cry_0_COUT[30]
arm_x/step_clock_div/count[0]2_0_N_77
arm_x/step_clock_div/count[0]2_0_I_1_0_S0
arm_x/step_clock_div/N_4
arm_x/step_clock_div/count[0]2_0_I_9_0_S1
arm_x/step_clock_div/count[0]2_0_I_9_0_S0
arm_x/step_clock_div/count[0]2_0_I_51_0_S1
arm_x/step_clock_div/count[0]2_0_I_51_0_S0
arm_x/step_clock_div/count[0]2_0_I_33_0_S1
arm_x/step_clock_div/count[0]2_0_I_33_0_S0
arm_x/step_clock_div/count[0]2_0_I_27_0_S1
arm_x/step_clock_div/count[0]2_0_I_27_0_S0
arm_x/step_clock_div/count[0]2_0_I_57_0_S1
arm_x/step_clock_div/count[0]2_0_I_57_0_S0
arm_x/step_clock_div/count[0]2_0_I_21_0_S1
arm_x/step_clock_div/count[0]2_0_I_21_0_S0
arm_x/step_clock_div/count[0]2_0_I_81_0_S1
arm_x/step_clock_div/count[0]2_0_I_81_0_S0
arm_x/step_clock_div/count[0]2_0_I_45_0_S0
arm_x/step_clock_div/count[0]2_0_I_45_0_COUT
rc_receiver/recv_ch1/un66_count_1_cry_0_0_S1_4
rc_receiver/recv_ch1/un66_count_1_cry_0_0_S0_4
rc_receiver/recv_ch1/N_1
rc_receiver/recv_ch1/un66_count_1_s_13_0_S1_4
rc_receiver/recv_ch1/un66_count_1_s_13_0_COUT_4
rc_receiver/recv_ch2/un66_count_1_cry_0_0_S1_3
rc_receiver/recv_ch2/un66_count_1_cry_0_0_S0_3
rc_receiver/recv_ch2/N_1
rc_receiver/recv_ch2/un66_count_1_s_13_0_S1_3
rc_receiver/recv_ch2/un66_count_1_s_13_0_COUT_3
rc_receiver/recv_ch3/un66_count_1_cry_0_0_S1_2
rc_receiver/recv_ch3/un66_count_1_cry_0_0_S0_2
rc_receiver/recv_ch3/N_1
rc_receiver/recv_ch3/un66_count_1_s_13_0_S1_2
rc_receiver/recv_ch3/un66_count_1_s_13_0_COUT_2
rc_receiver/recv_ch4/un66_count_1_cry_0_0_S1_1
rc_receiver/recv_ch4/un66_count_1_cry_0_0_S0_1
rc_receiver/recv_ch4/N_1
rc_receiver/recv_ch4/un66_count_1_s_13_0_S1_1
rc_receiver/recv_ch4/un66_count_1_s_13_0_COUT_1
rc_receiver/recv_ch7/un66_count_1_cry_0_0_S1_0
rc_receiver/recv_ch7/un66_count_1_cry_0_0_S0_0
rc_receiver/recv_ch7/N_1
rc_receiver/recv_ch7/un66_count_1_s_13_0_S1_0
rc_receiver/recv_ch7/un66_count_1_s_13_0_COUT_0
rc_receiver/recv_ch8/un66_count_1_cry_0_0_S1
rc_receiver/recv_ch8/un66_count_1_cry_0_0_S0
rc_receiver/recv_ch8/N_1
rc_receiver/recv_ch8/un66_count_1_s_13_0_S1
rc_receiver/recv_ch8/un66_count_1_s_13_0_COUT
reset_count_1_cry_0_0_S1
reset_count_1_cry_0_0_S0
N_1
[ END CLIPPED ]
[ START DESIGN PREFS ]
SCHEMATIC START ;
# map:  version Diamond (64-bit) 3.4.1.213 -- WARNING: Map write only section -- Sat Jan  9 14:10:44 2016

SYSCONFIG SDM_PORT=DISABLE SLAVE_SPI_PORT=DISABLE I2C_PORT=DISABLE MASTER_SPI_PORT=DISABLE COMPRESS_CONFIG=ON CONFIGURATION=CFG MY_ASSP=OFF ONE_TIME_PROGRAM=OFF CONFIG_SECURE=OFF MCCLK_FREQ=2.08 JTAG_PORT=ENABLE ENABLE_TRANSFR=DISABLE SHAREDEBRINIT=DISABLE MUX_CONFIGURATION_PORTS=DISABLE ;
LOCATE COMP "uart_tx" SITE "132" ;
LOCATE COMP "uart_rx" SITE "133" ;
LOCATE COMP "debug[8]" SITE "122" ;
LOCATE COMP "debug[7]" SITE "121" ;
LOCATE COMP "debug[6]" SITE "119" ;
LOCATE COMP "debug[5]" SITE "117" ;
LOCATE COMP "debug[4]" SITE "115" ;
LOCATE COMP "debug[3]" SITE "114" ;
LOCATE COMP "debug[2]" SITE "113" ;
LOCATE COMP "debug[1]" SITE "112" ;
LOCATE COMP "debug[0]" SITE "111" ;
LOCATE COMP "motor_pwm_r" SITE "6" ;
LOCATE COMP "motor_pwm_l" SITE "5" ;
LOCATE COMP "rc_ch8" SITE "41" ;
LOCATE COMP "rc_ch7" SITE "42" ;
LOCATE COMP "rc_ch4" SITE "43" ;
LOCATE COMP "rc_ch3" SITE "44" ;
LOCATE COMP "rc_ch2" SITE "45" ;
LOCATE COMP "rc_ch1" SITE "47" ;
LOCATE COMP "signal_light" SITE "57" ;
LOCATE COMP "expansion5" SITE "62" ;
LOCATE COMP "expansion4" SITE "61" ;
LOCATE COMP "expansion3" SITE "60" ;
LOCATE COMP "expansion2" SITE "59" ;
LOCATE COMP "expansion1" SITE "58" ;
LOCATE COMP "limit[0]" SITE "68" ;
LOCATE COMP "Stepper_A_En" SITE "69" ;
LOCATE COMP "Stepper_A_M2" SITE "73" ;
LOCATE COMP "Stepper_A_M1" SITE "71" ;
LOCATE COMP "Stepper_A_M0" SITE "70" ;
LOCATE COMP "Stepper_A_Dir" SITE "75" ;
LOCATE COMP "Stepper_A_Step" SITE "74" ;
LOCATE COMP "Stepper_Z_En" SITE "77" ;
LOCATE COMP "Stepper_Z_M2" SITE "82" ;
LOCATE COMP "Stepper_Z_M1" SITE "81" ;
LOCATE COMP "Stepper_Z_M0" SITE "78" ;
LOCATE COMP "Stepper_Z_Dir" SITE "84" ;
LOCATE COMP "Stepper_Z_Step" SITE "83" ;
LOCATE COMP "Stepper_Y_En" SITE "96" ;
LOCATE COMP "Stepper_Y_M2" SITE "93" ;
LOCATE COMP "Stepper_Y_M1" SITE "94" ;
LOCATE COMP "Stepper_Y_M0" SITE "95" ;
LOCATE COMP "Stepper_Y_Dir" SITE "86" ;
LOCATE COMP "Stepper_Y_Step" SITE "87" ;
LOCATE COMP "Stepper_X_nFault" SITE "106" ;
LOCATE COMP "Stepper_X_En" SITE "105" ;
LOCATE COMP "Stepper_X_M2" SITE "100" ;
LOCATE COMP "Stepper_X_M1" SITE "103" ;
LOCATE COMP "Stepper_X_M0" SITE "104" ;
LOCATE COMP "Stepper_X_Dir" SITE "98" ;
LOCATE COMP "Stepper_X_Step" SITE "99" ;
LOCATE COMP "clk_12MHz" SITE "128" ;
LOCATE COMP "status_led[2]" SITE "107" ;
LOCATE COMP "status_led[1]" SITE "109" ;
LOCATE COMP "status_led[0]" SITE "110" ;
SCHEMATIC END ;
[ END DESIGN PREFS ]
