{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733163318172 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733163318172 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 01:15:16 2024 " "Processing started: Tue Dec 03 01:15:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733163318172 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733163318172 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Thesis_Project -c Thesis_Project " "Command: quartus_sta Thesis_Project -c Thesis_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733163318172 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1733163318234 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1733163318618 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1733163318651 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1733163318651 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "103 " "TimeQuest Timing Analyzer is analyzing 103 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1733163319274 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Thesis_Project.sdc " "Synopsys Design Constraints File file not found: 'Thesis_Project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1733163319416 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1733163319417 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_i clk_i " "create_clock -period 1.000 -name clk_i clk_i" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733163319445 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " "create_clock -period 1.000 -name pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733163319445 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] " "create_clock -period 1.000 -name pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733163319445 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT " "create_clock -period 1.000 -name AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733163319445 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag " "create_clock -period 1.000 -name AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733163319445 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE\|Q\[11\] AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE\|Q\[11\] " "create_clock -period 1.000 -name AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE\|Q\[11\] AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE\|Q\[11\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733163319445 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6 " "create_clock -period 1.000 -name AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733163319445 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg " "create_clock -period 1.000 -name AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733163319445 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UARTCLK UARTCLK " "create_clock -period 1.000 -name UARTCLK UARTCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733163319445 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733163319445 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1733163319674 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1733163319675 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1733163319678 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1733163319693 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1733163320436 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1733163320436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.570 " "Worst-case setup slack is -13.570" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163320444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163320444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.570    -19208.082 clk_i  " "  -13.570    -19208.082 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163320444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.884      -210.143 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\]  " "   -6.884      -210.143 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163320444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.597       -19.071 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT  " "   -3.597       -19.071 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163320444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.792      -642.967 UARTCLK  " "   -2.792      -642.967 UARTCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163320444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.496       -64.499 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "   -2.496       -64.499 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163320444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.173        -8.926 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag  " "   -1.173        -8.926 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163320444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.495        -3.775 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6  " "   -0.495        -3.775 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163320444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.273        -2.143 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg  " "   -0.273        -2.143 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163320444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.106        -0.626 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE\|Q\[11\]  " "   -0.106        -0.626 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE\|Q\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163320444 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733163320444 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.959 " "Worst-case hold slack is -0.959" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163320507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163320507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.959        -2.088 UARTCLK  " "   -0.959        -2.088 UARTCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163320507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.647        -0.887 clk_i  " "   -0.647        -0.887 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163320507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.451        -2.945 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6  " "   -0.451        -2.945 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163320507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.292        -2.046 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE\|Q\[11\]  " "   -0.292        -2.046 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE\|Q\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163320507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.047         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag  " "    0.047         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163320507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg  " "    0.156         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163320507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "    0.251         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163320507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.935         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\]  " "    0.935         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163320507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.998         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT  " "    1.998         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163320507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733163320507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.162 " "Worst-case recovery slack is -4.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163320527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163320527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.162     -1166.486 clk_i  " "   -4.162     -1166.486 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163320527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733163320527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.139 " "Worst-case removal slack is 0.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163320549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163320549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139         0.000 clk_i  " "    0.139         0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163320549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733163320549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163320552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163320552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000     -3466.000 clk_i  " "   -3.000     -3466.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163320552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -333.000 UARTCLK  " "   -3.000      -333.000 UARTCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163320552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE\|Q\[11\]  " "    0.352         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE\|Q\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163320552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6  " "    0.379         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163320552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg  " "    0.385         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163320552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag  " "    0.390         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163320552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "    0.391         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163320552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\]  " "    0.422         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163320552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT  " "    0.457         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163320552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733163320552 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1733163321183 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1733163321214 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1733163322563 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1733163322970 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1733163323112 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1733163323112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.088 " "Worst-case setup slack is -12.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163323117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163323117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.088    -16955.258 clk_i  " "  -12.088    -16955.258 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163323117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.076      -185.495 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\]  " "   -6.076      -185.495 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163323117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.231       -17.160 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT  " "   -3.231       -17.160 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163323117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.432      -546.366 UARTCLK  " "   -2.432      -546.366 UARTCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163323117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.171       -56.226 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "   -2.171       -56.226 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163323117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.053        -7.929 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag  " "   -1.053        -7.929 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163323117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.389        -2.975 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6  " "   -0.389        -2.975 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163323117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.238        -1.864 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg  " "   -0.238        -1.864 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163323117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.002         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE\|Q\[11\]  " "    0.002         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE\|Q\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163323117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733163323117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.880 " "Worst-case hold slack is -0.880" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163323177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163323177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.880        -1.802 UARTCLK  " "   -0.880        -1.802 UARTCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163323177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.618        -0.750 clk_i  " "   -0.618        -0.750 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163323177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.296        -1.736 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6  " "   -0.296        -1.736 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163323177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.259        -1.824 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE\|Q\[11\]  " "   -0.259        -1.824 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE\|Q\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163323177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag  " "    0.147         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163323177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg  " "    0.234         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163323177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "    0.275         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163323177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.858         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\]  " "    0.858         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163323177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.908         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT  " "    1.908         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163323177 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733163323177 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.624 " "Worst-case recovery slack is -3.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163323198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163323198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.624      -999.647 clk_i  " "   -3.624      -999.647 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163323198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733163323198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.103 " "Worst-case removal slack is 0.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163323217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163323217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.103         0.000 clk_i  " "    0.103         0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163323217 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733163323217 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163323225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163323225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000     -3466.000 clk_i  " "   -3.000     -3466.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163323225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -333.000 UARTCLK  " "   -3.000      -333.000 UARTCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163323225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "    0.362         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163323225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT  " "    0.431         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163323225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6  " "    0.432         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163323225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE\|Q\[11\]  " "    0.433         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE\|Q\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163323225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg  " "    0.435         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163323225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag  " "    0.436         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163323225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\]  " "    0.443         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163323225 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733163323225 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1733163323839 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1733163324196 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1733163324254 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1733163324254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.208 " "Worst-case setup slack is -7.208" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163324267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163324267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.208     -9750.708 clk_i  " "   -7.208     -9750.708 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163324267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.668      -110.241 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\]  " "   -3.668      -110.241 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163324267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.812        -9.475 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT  " "   -1.812        -9.475 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163324267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.202      -234.333 UARTCLK  " "   -1.202      -234.333 UARTCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163324267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.940       -21.948 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "   -0.940       -21.948 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163324267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.387        -1.782 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag  " "   -0.387        -1.782 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163324267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.082        -0.485 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6  " "   -0.082        -0.485 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163324267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg  " "    0.148         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163324267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE\|Q\[11\]  " "    0.381         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE\|Q\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163324267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733163324267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.580 " "Worst-case hold slack is -0.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163324330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163324330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.580        -1.706 UARTCLK  " "   -0.580        -1.706 UARTCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163324330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.525        -1.169 clk_i  " "   -0.525        -1.169 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163324330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.208        -1.496 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE\|Q\[11\]  " "   -0.208        -1.496 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE\|Q\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163324330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.138        -0.720 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6  " "   -0.138        -0.720 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163324330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.038         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "    0.038         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163324330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.111         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag  " "    0.111         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163324330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg  " "    0.185         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163324330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.516         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\]  " "    0.516         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163324330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.303         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT  " "    1.303         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163324330 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733163324330 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.061 " "Worst-case recovery slack is -2.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163324354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163324354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.061      -524.962 clk_i  " "   -2.061      -524.962 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163324354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733163324354 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.036 " "Worst-case removal slack is 0.036" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163324378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163324378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.036         0.000 clk_i  " "    0.036         0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163324378 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733163324378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163324389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163324389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000     -3522.892 clk_i  " "   -3.000     -3522.892 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163324389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -339.208 UARTCLK  " "   -3.000      -339.208 UARTCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163324389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.314         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE\|Q\[11\]  " "    0.314         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE\|Q\[11\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163324389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6  " "    0.351         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.DATA_IS_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163324389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag  " "    0.363         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\|done_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163324389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg  " "    0.365         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\|HwriteReg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163324389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\]  " "    0.394         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|execute_cycle:EX_instance\|MEM_mem_en\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163324389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\]  " "    0.457         0.000 pipeline_riscv_mod2:PIPELINE_RISCV_MOD2\|fetch_cycle:IF_instance\|D_FF_32bit:PC_inst\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163324389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.476         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT  " "    0.476         0.000 AHB_APB_UART:AHB_APB_UART_BLOCK\|APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.INIT " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733163324389 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733163324389 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1733163325558 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1733163325562 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733163325781 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 01:15:25 2024 " "Processing ended: Tue Dec 03 01:15:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733163325781 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733163325781 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733163325781 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733163325781 ""}
