==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.778ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.833ns.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgc2104-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'diagonalSum.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from diagonalSum.cpp:1:
In file included from diagonalSum.cpp:5:
./paramters.h:13:63: error: expected ')'
void makeZero(int mat[9][9], int lower_sum, int upper_sum,int 9, int 9);
                                                              ^
./paramters.h:13:14: note: to match this '('
void makeZero(int mat[9][9], int lower_sum, int upper_sum,int 9, int 9);
             ^
In file included from diagonalSum.cpp:1:
diagonalSum.cpp:7:63: error: expected ')'
void makeZero(int mat[9][9], int lower_sum, int upper_sum,int 9, int 9);
                                                              ^
diagonalSum.cpp:7:14: note: to match this '('
void makeZero(int mat[9][9], int lower_sum, int upper_sum,int 9, int 9);
             ^
diagonalSum.cpp:9:27: error: expected ')'
int sum(int mat[9][9],int 9, int 9)
                          ^
diagonalSum.cpp:9:8: note: to match this '('
int sum(int mat[9][9],int 9, int 9)
       ^
diagonalSum.cpp:30:1: error: no matching function for call to 'makeZero'
makeZero(mat,lower_sum,upper_sum,9,9);
^~~~~~~~
diagonalSum.cpp:7:6: note: candidate function not viable: requires 4 arguments, but 5 were provided
void makeZero(int mat[9][9], int lower_sum, int upper_sum,int 9, int 9);
     ^
diagonalSum.cpp:35:63: error: expected ')'
void makeZero(int mat[9][9], int lower_sum, int upper_sum,int 9, int 9)
                                                              ^
diagonalSum.cpp:35:14: note: to match this '('
void makeZero(int mat[9][9], int lower_sum, int upper_sum,int 9, int 9)
             ^
5 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.778ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.833ns.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgc2104-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'diagonalSum.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 980.754 ; gain = 192.211 ; free physical = 405 ; free virtual = 69218
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 980.754 ; gain = 192.211 ; free physical = 405 ; free virtual = 69218
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 980.754 ; gain = 192.211 ; free physical = 400 ; free virtual = 69214
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 980.754 ; gain = 192.211 ; free physical = 398 ; free virtual = 69212
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sum' (diagonalSum.cpp:9).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'makeZero' (diagonalSum.cpp:44).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (diagonalSum.cpp:21) in function 'sum' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (diagonalSum.cpp:24) in function 'sum' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (diagonalSum.cpp:51) in function 'makeZero' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (diagonalSum.cpp:54) in function 'makeZero' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (diagonalSum.cpp:61) in function 'makeZero' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (diagonalSum.cpp:64) in function 'makeZero' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-3' (diagonalSum.cpp:72) in function 'makeZero': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-3.1' (diagonalSum.cpp:74) in function 'makeZero': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-101] Partitioning array 'mat' (diagonalSum.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'sum' (diagonalSum.cpp:9)...156 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 980.754 ; gain = 192.211 ; free physical = 375 ; free virtual = 69190
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 980.754 ; gain = 192.211 ; free physical = 373 ; free virtual = 69188
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sum' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makeZero' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'makeZero'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('mat_0_addr_18_write_ln67', diagonalSum.cpp:67) of constant 0 on array 'mat_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mat_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.45 seconds; current allocated memory: 118.478 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 119.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sum'.
WARNING: [SCHED 204-68] The II Violation in module 'sum' (Function: sum): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('_ln39', diagonalSum.cpp:39) to 'makeZero' and 'load' operation ('mat_0_load', diagonalSum.cpp:29) on array 'mat_0'.
WARNING: [SCHED 204-68] The II Violation in module 'sum' (Function: sum): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1)
   between 'call' operation ('_ln39', diagonalSum.cpp:39) to 'makeZero' and 'load' operation ('mat_0_load', diagonalSum.cpp:29) on array 'mat_0'.
WARNING: [SCHED 204-68] The II Violation in module 'sum' (Function: sum): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'call' operation ('_ln39', diagonalSum.cpp:39) to 'makeZero' and 'load' operation ('mat_0_load', diagonalSum.cpp:29) on array 'mat_0'.
WARNING: [SCHED 204-68] The II Violation in module 'sum' (Function: sum): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('_ln39', diagonalSum.cpp:39) to 'makeZero' and 'load' operation ('mat_2_load_3', diagonalSum.cpp:29) on array 'mat_2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('mat_0_load', diagonalSum.cpp:29) on array 'mat_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mat_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 119.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 121.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makeZero' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'makeZero'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 121.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/c' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sum' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.778ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.833ns.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgc2104-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'diagonalSum.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 980.754 ; gain = 192.211 ; free physical = 397 ; free virtual = 69181
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 980.754 ; gain = 192.211 ; free physical = 397 ; free virtual = 69181
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 980.754 ; gain = 192.211 ; free physical = 392 ; free virtual = 69176
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 980.754 ; gain = 192.211 ; free physical = 390 ; free virtual = 69175
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sum' (diagonalSum.cpp:9).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'makeZero' (diagonalSum.cpp:44).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (diagonalSum.cpp:21) in function 'sum' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (diagonalSum.cpp:24) in function 'sum' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (diagonalSum.cpp:51) in function 'makeZero' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (diagonalSum.cpp:54) in function 'makeZero' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (diagonalSum.cpp:61) in function 'makeZero' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (diagonalSum.cpp:64) in function 'makeZero' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-3' (diagonalSum.cpp:72) in function 'makeZero': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-3.1' (diagonalSum.cpp:74) in function 'makeZero': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-101] Partitioning array 'mat' (diagonalSum.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'sum' (diagonalSum.cpp:9)...156 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 980.754 ; gain = 192.211 ; free physical = 367 ; free virtual = 69151
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 980.754 ; gain = 192.211 ; free physical = 364 ; free virtual = 69149
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sum' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makeZero' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'makeZero'.
INFO: [SCHED 204-61] Pipelining result : Target II = 12, Final II = 5, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.43 seconds; current allocated memory: 118.478 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 119.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sum'.
WARNING: [SCHED 204-68] The II Violation in module 'sum' (Function: sum): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'call' operation ('_ln39', diagonalSum.cpp:39) to 'makeZero' and 'load' operation ('mat_0_load', diagonalSum.cpp:29) on array 'mat_0'.
WARNING: [SCHED 204-68] The II Violation in module 'sum' (Function: sum): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1)
   between 'call' operation ('_ln39', diagonalSum.cpp:39) to 'makeZero' and 'load' operation ('mat_0_load', diagonalSum.cpp:29) on array 'mat_0'.
WARNING: [SCHED 204-68] The II Violation in module 'sum' (Function: sum): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'call' operation ('_ln39', diagonalSum.cpp:39) to 'makeZero' and 'load' operation ('mat_0_load', diagonalSum.cpp:29) on array 'mat_0'.
WARNING: [SCHED 204-68] The II Violation in module 'sum' (Function: sum): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('_ln39', diagonalSum.cpp:39) to 'makeZero' and 'load' operation ('mat_2_load_3', diagonalSum.cpp:29) on array 'mat_2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('mat_0_load', diagonalSum.cpp:29) on array 'mat_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mat_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 119.960 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 121.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makeZero' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'makeZero'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 121.778 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/c' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sum' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sum/r' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sum/c' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.778ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.833ns.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgc2104-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'diagonalSum.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 980.754 ; gain = 192.211 ; free physical = 434 ; free virtual = 69185
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 980.754 ; gain = 192.211 ; free physical = 434 ; free virtual = 69185
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 980.754 ; gain = 192.211 ; free physical = 428 ; free virtual = 69179
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 980.754 ; gain = 192.211 ; free physical = 426 ; free virtual = 69177
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sum' (diagonalSum.cpp:9).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'makeZero' (diagonalSum.cpp:44).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (diagonalSum.cpp:21) in function 'sum' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (diagonalSum.cpp:24) in function 'sum' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (diagonalSum.cpp:51) in function 'makeZero' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (diagonalSum.cpp:54) in function 'makeZero' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (diagonalSum.cpp:61) in function 'makeZero' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (diagonalSum.cpp:64) in function 'makeZero' completely with a factor of 9.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-3' (diagonalSum.cpp:72) in function 'makeZero': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-3.1' (diagonalSum.cpp:74) in function 'makeZero': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-101] Partitioning array 'mat' (diagonalSum.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'sum' (diagonalSum.cpp:9)...156 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 980.754 ; gain = 192.211 ; free physical = 400 ; free virtual = 69152
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 980.754 ; gain = 192.211 ; free physical = 399 ; free virtual = 69151
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sum' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makeZero' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'makeZero'.
INFO: [SCHED 204-61] Pipelining result : Target II = 8, Final II = 5, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.65 seconds; current allocated memory: 118.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 119.210 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sum'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('mat_1_load_2', diagonalSum.cpp:29) on array 'mat_1' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mat_1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('mat_7_load_8', diagonalSum.cpp:29) on array 'mat_7' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mat_7'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('mat_0_load_6', diagonalSum.cpp:29) on array 'mat_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mat_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 8, Final II = 11, Depth = 11.
WARNING: [SCHED 204-21] Estimated clock period (2.616ns) exceeds the target (target clock period: 2.778ns, clock uncertainty: 0.833ns, effective delay budget: 1.945ns).
WARNING: [SCHED 204-21] The critical path in module 'sum' consists of the following:
	'add' operation ('add_ln29_2', diagonalSum.cpp:29) [172]  (0 ns)
	'add' operation ('add_ln29_7', diagonalSum.cpp:29) [177]  (0.907 ns)
	'add' operation ('add_ln29_16', diagonalSum.cpp:29) [186]  (0 ns)
	'add' operation ('add_ln29_34', diagonalSum.cpp:29) [204]  (0.907 ns)
	'call' operation ('_ln39', diagonalSum.cpp:39) to 'makeZero' [267]  (0.802 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 119.958 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 121.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makeZero' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'makeZero'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 121.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/c' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sum' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sum/r' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sum/c' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sum'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.778ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.833ns.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgc2104-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'diagonalSum.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 980.754 ; gain = 192.211 ; free physical = 473 ; free virtual = 69158
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 980.754 ; gain = 192.211 ; free physical = 473 ; free virtual = 69158
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 980.754 ; gain = 192.211 ; free physical = 467 ; free virtual = 69153
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 980.754 ; gain = 192.211 ; free physical = 465 ; free virtual = 69151
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sum' (diagonalSum.cpp:9).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'makeZero' (diagonalSum.cpp:44).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (diagonalSum.cpp:21) in function 'sum' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (diagonalSum.cpp:24) in function 'sum' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (diagonalSum.cpp:51) in function 'makeZero' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (diagonalSum.cpp:54) in function 'makeZero' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (diagonalSum.cpp:61) in function 'makeZero' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (diagonalSum.cpp:64) in function 'makeZero' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (diagonalSum.cpp:73) in function 'makeZero' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (diagonalSum.cpp:76) in function 'makeZero' completely with a factor of 9.
INFO: [XFORM 203-101] Partitioning array 'mat' (diagonalSum.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mat' (diagonalSum.cpp:9) in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'sum' (diagonalSum.cpp:9)...156 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 980.754 ; gain = 192.211 ; free physical = 443 ; free virtual = 69130
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 980.754 ; gain = 192.211 ; free physical = 441 ; free virtual = 69127
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sum' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'makeZero' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'makeZero'.
INFO: [SCHED 204-61] Pipelining result : Target II = 11, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.17 seconds; current allocated memory: 117.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 117.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sum'.
INFO: [SCHED 204-61] Pipelining result : Target II = 11, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 118.446 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 119.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'makeZero' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'makeZero'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 119.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_0_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_0_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_0_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_0_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_0_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_0_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_0_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_0_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_0_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_1_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_1_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_1_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_1_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_1_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_1_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_1_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_1_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_1_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_2_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_2_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_2_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_2_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_2_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_2_5' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_2_6' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_2_7' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_2_8' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_3_0' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_3_1' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_3_2' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_3_3' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_3_4' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sum/mat_3_5' to 'ap_ovld'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
