<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>WINC1500 Weather Client Demo for SAME70 Xplained: Usart Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">WINC1500 Weather Client Demo for SAME70 Xplained
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">Usart Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> hardware registers.  
 <a href="struct_usart.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html">usart.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for Usart:</div>
<div class="dyncontent">
<div class="center"><img src="struct_usart__coll__graph.gif" border="0" usemap="#a_usart_coll__map" alt="Collaboration graph"/></div>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a457dba7f89f3a899745c70653250cb77"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a457dba7f89f3a899745c70653250cb77">Reserved1</a> [5]</td></tr>
<tr class="separator:a457dba7f89f3a899745c70653250cb77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af121ee18487c724471ec642782941ff8"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#af121ee18487c724471ec642782941ff8">Reserved2</a> [1]</td></tr>
<tr class="separator:af121ee18487c724471ec642782941ff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60c9b01d7316e25cfb0e11065b652262"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a60c9b01d7316e25cfb0e11065b652262">Reserved3</a> [22]</td></tr>
<tr class="separator:a60c9b01d7316e25cfb0e11065b652262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a97863a96d7dfee3e85aa6184a1cbb0"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a9a97863a96d7dfee3e85aa6184a1cbb0">Reserved4</a> [4]</td></tr>
<tr class="separator:a9a97863a96d7dfee3e85aa6184a1cbb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9e7c76fad7dab06225a4d134582f3b4"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#ab9e7c76fad7dab06225a4d134582f3b4">US_BRGR</a></td></tr>
<tr class="memdesc:ab9e7c76fad7dab06225a4d134582f3b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0020) Baud Rate Generator Register  <br /></td></tr>
<tr class="separator:ab9e7c76fad7dab06225a4d134582f3b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76ed99fe61ef73a9f5e6eee5349bbcc0"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a76ed99fe61ef73a9f5e6eee5349bbcc0">US_CR</a></td></tr>
<tr class="memdesc:a76ed99fe61ef73a9f5e6eee5349bbcc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0000) Control Register  <br /></td></tr>
<tr class="separator:a76ed99fe61ef73a9f5e6eee5349bbcc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ca111dea2f880adb0d135784c045e85"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a8ca111dea2f880adb0d135784c045e85">US_CSR</a></td></tr>
<tr class="memdesc:a8ca111dea2f880adb0d135784c045e85"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0014) Channel Status Register  <br /></td></tr>
<tr class="separator:a8ca111dea2f880adb0d135784c045e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3585671f3f60e19a816fdd0714ca64a7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a3585671f3f60e19a816fdd0714ca64a7">US_FIDI</a></td></tr>
<tr class="memdesc:a3585671f3f60e19a816fdd0714ca64a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0040) FI DI Ratio Register  <br /></td></tr>
<tr class="separator:a3585671f3f60e19a816fdd0714ca64a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02b13ce99b079765bac9b088b6f87553"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a02b13ce99b079765bac9b088b6f87553">US_ICDIFF</a></td></tr>
<tr class="memdesc:a02b13ce99b079765bac9b088b6f87553"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0088) IC DIFF Register  <br /></td></tr>
<tr class="separator:a02b13ce99b079765bac9b088b6f87553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b2ead40324f19b2adba6b11704c2500"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a4b2ead40324f19b2adba6b11704c2500">US_IDR</a></td></tr>
<tr class="memdesc:a4b2ead40324f19b2adba6b11704c2500"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x000C) Interrupt Disable Register  <br /></td></tr>
<tr class="separator:a4b2ead40324f19b2adba6b11704c2500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac63db3a9418e9d03d55825840e096962"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#ac63db3a9418e9d03d55825840e096962">US_IDTRX</a></td></tr>
<tr class="memdesc:ac63db3a9418e9d03d55825840e096962"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0084) LON IDT Rx Register  <br /></td></tr>
<tr class="separator:ac63db3a9418e9d03d55825840e096962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a283e625bb186b67bec9957e6d3b0a2c8"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a283e625bb186b67bec9957e6d3b0a2c8">US_IDTTX</a></td></tr>
<tr class="memdesc:a283e625bb186b67bec9957e6d3b0a2c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0080) LON IDT Tx Register  <br /></td></tr>
<tr class="separator:a283e625bb186b67bec9957e6d3b0a2c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4be2b296e8e8e4f1890bf03dff7cd42b"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a4be2b296e8e8e4f1890bf03dff7cd42b">US_IER</a></td></tr>
<tr class="memdesc:a4be2b296e8e8e4f1890bf03dff7cd42b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0008) Interrupt Enable Register  <br /></td></tr>
<tr class="separator:a4be2b296e8e8e4f1890bf03dff7cd42b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a334950675ab1781120e58481d20d7581"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a334950675ab1781120e58481d20d7581">US_IF</a></td></tr>
<tr class="memdesc:a334950675ab1781120e58481d20d7581"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x004C) IrDA Filter Register  <br /></td></tr>
<tr class="separator:a334950675ab1781120e58481d20d7581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a201c0492c512c49f2c8ca95376cf2052"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a201c0492c512c49f2c8ca95376cf2052">US_IMR</a></td></tr>
<tr class="memdesc:a201c0492c512c49f2c8ca95376cf2052"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0010) Interrupt Mask Register  <br /></td></tr>
<tr class="separator:a201c0492c512c49f2c8ca95376cf2052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad379864784ee0f62b84c6b35aeecd13"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#aad379864784ee0f62b84c6b35aeecd13">US_LINBRR</a></td></tr>
<tr class="memdesc:aad379864784ee0f62b84c6b35aeecd13"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x005C) LIN Baud Rate Register  <br /></td></tr>
<tr class="separator:aad379864784ee0f62b84c6b35aeecd13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1c2311c3a653045f1e05e8b29f7faa6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#ae1c2311c3a653045f1e05e8b29f7faa6">US_LINIR</a></td></tr>
<tr class="memdesc:ae1c2311c3a653045f1e05e8b29f7faa6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0058) LIN Identifier Register  <br /></td></tr>
<tr class="separator:ae1c2311c3a653045f1e05e8b29f7faa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecbab0892d8e515361721920f5f2d2f9"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#aecbab0892d8e515361721920f5f2d2f9">US_LINMR</a></td></tr>
<tr class="memdesc:aecbab0892d8e515361721920f5f2d2f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0054) LIN Mode Register  <br /></td></tr>
<tr class="separator:aecbab0892d8e515361721920f5f2d2f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab4bd58c2696f2aebd3239e7e47e7d22"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#aab4bd58c2696f2aebd3239e7e47e7d22">US_LONB1RX</a></td></tr>
<tr class="memdesc:aab4bd58c2696f2aebd3239e7e47e7d22"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0078) LON Beta1 Rx Register  <br /></td></tr>
<tr class="separator:aab4bd58c2696f2aebd3239e7e47e7d22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae81ace09cca03fe8122bce85103d5f8e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#ae81ace09cca03fe8122bce85103d5f8e">US_LONB1TX</a></td></tr>
<tr class="memdesc:ae81ace09cca03fe8122bce85103d5f8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0074) LON Beta1 Tx Register  <br /></td></tr>
<tr class="separator:ae81ace09cca03fe8122bce85103d5f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04a1a0d6add77205eb28b9e56c7ccf8d"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a04a1a0d6add77205eb28b9e56c7ccf8d">US_LONBL</a></td></tr>
<tr class="memdesc:a04a1a0d6add77205eb28b9e56c7ccf8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0070) LON Backlog Register  <br /></td></tr>
<tr class="separator:a04a1a0d6add77205eb28b9e56c7ccf8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42aa0a32543306e69557a593f619c447"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a42aa0a32543306e69557a593f619c447">US_LONDL</a></td></tr>
<tr class="memdesc:a42aa0a32543306e69557a593f619c447"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0068) LON Data Length Register  <br /></td></tr>
<tr class="separator:a42aa0a32543306e69557a593f619c447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb042b0a94ceb448a27d1d1f5cb81a1f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#aeb042b0a94ceb448a27d1d1f5cb81a1f">US_LONL2HDR</a></td></tr>
<tr class="memdesc:aeb042b0a94ceb448a27d1d1f5cb81a1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x006C) LON L2HDR Register  <br /></td></tr>
<tr class="separator:aeb042b0a94ceb448a27d1d1f5cb81a1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2accbe36c585232fc40389d52d538de6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a2accbe36c585232fc40389d52d538de6">US_LONMR</a></td></tr>
<tr class="memdesc:a2accbe36c585232fc40389d52d538de6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0060) LON Mode Register  <br /></td></tr>
<tr class="separator:a2accbe36c585232fc40389d52d538de6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d14ef17bce35a4627a869123ad13159"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a4d14ef17bce35a4627a869123ad13159">US_LONPR</a></td></tr>
<tr class="memdesc:a4d14ef17bce35a4627a869123ad13159"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0064) LON Preamble Register  <br /></td></tr>
<tr class="separator:a4d14ef17bce35a4627a869123ad13159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24bf712b0013ae7f91de11e575f2feea"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a24bf712b0013ae7f91de11e575f2feea">US_LONPRIO</a></td></tr>
<tr class="memdesc:a24bf712b0013ae7f91de11e575f2feea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x007C) LON Priority Register  <br /></td></tr>
<tr class="separator:a24bf712b0013ae7f91de11e575f2feea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01ffa7ba9dfda7859242682198eccac8"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a01ffa7ba9dfda7859242682198eccac8">US_MAN</a></td></tr>
<tr class="memdesc:a01ffa7ba9dfda7859242682198eccac8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0050) Manchester Configuration Register  <br /></td></tr>
<tr class="separator:a01ffa7ba9dfda7859242682198eccac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68314d206a9ed9052c3d25e9b2df57d1"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a68314d206a9ed9052c3d25e9b2df57d1">US_MR</a></td></tr>
<tr class="memdesc:a68314d206a9ed9052c3d25e9b2df57d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0004) Mode Register  <br /></td></tr>
<tr class="separator:a68314d206a9ed9052c3d25e9b2df57d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc0736a842a861c4eaba268418b3bfc8"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#afc0736a842a861c4eaba268418b3bfc8">US_NER</a></td></tr>
<tr class="memdesc:afc0736a842a861c4eaba268418b3bfc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0044) Number of Errors Register  <br /></td></tr>
<tr class="separator:afc0736a842a861c4eaba268418b3bfc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7d41150cc8cee1e68a5671906d8a314"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#ac7d41150cc8cee1e68a5671906d8a314">US_RHR</a></td></tr>
<tr class="memdesc:ac7d41150cc8cee1e68a5671906d8a314"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0018) Receive Holding Register  <br /></td></tr>
<tr class="separator:ac7d41150cc8cee1e68a5671906d8a314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a379a01b93548081163fb16fe23ca0792"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a379a01b93548081163fb16fe23ca0792">US_RTOR</a></td></tr>
<tr class="memdesc:a379a01b93548081163fb16fe23ca0792"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0024) Receiver Time-out Register  <br /></td></tr>
<tr class="separator:a379a01b93548081163fb16fe23ca0792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dc9b6781d4b2baaa4d8f59ad313e06c"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a3dc9b6781d4b2baaa4d8f59ad313e06c">US_THR</a></td></tr>
<tr class="memdesc:a3dc9b6781d4b2baaa4d8f59ad313e06c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x001C) Transmit Holding Register  <br /></td></tr>
<tr class="separator:a3dc9b6781d4b2baaa4d8f59ad313e06c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5498a19b7808fbb304a907813f00ab28"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a5498a19b7808fbb304a907813f00ab28">US_TTGR</a></td></tr>
<tr class="memdesc:a5498a19b7808fbb304a907813f00ab28"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0028) Transmitter Timeguard Register  <br /></td></tr>
<tr class="separator:a5498a19b7808fbb304a907813f00ab28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf96cca990089b272ef1402c545af500"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#acf96cca990089b272ef1402c545af500">US_VERSION</a></td></tr>
<tr class="memdesc:acf96cca990089b272ef1402c545af500"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x00FC) Version Register  <br /></td></tr>
<tr class="separator:acf96cca990089b272ef1402c545af500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f68929355c4a31ff533468a720438b7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a4f68929355c4a31ff533468a720438b7">US_WPMR</a></td></tr>
<tr class="memdesc:a4f68929355c4a31ff533468a720438b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x00E4) Write Protection Mode Register  <br /></td></tr>
<tr class="separator:a4f68929355c4a31ff533468a720438b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0acc127462a24739e4d8f21fd0bc32ad"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_usart.html#a0acc127462a24739e4d8f21fd0bc32ad">US_WPSR</a></td></tr>
<tr class="memdesc:a0acc127462a24739e4d8f21fd0bc32ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x00E8) Write Protection Status Register  <br /></td></tr>
<tr class="separator:a0acc127462a24739e4d8f21fd0bc32ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> hardware registers. </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html#l00046">46</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html">utils/cmsis/same70/include/component/usart.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a457dba7f89f3a899745c70653250cb77" name="a457dba7f89f3a899745c70653250cb77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a457dba7f89f3a899745c70653250cb77">&#9670;&#160;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Usart::Reserved1[5]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html#l00058">58</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html">utils/cmsis/same70/include/component/usart.h</a>.</p>

</div>
</div>
<a id="af121ee18487c724471ec642782941ff8" name="af121ee18487c724471ec642782941ff8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af121ee18487c724471ec642782941ff8">&#9670;&#160;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Usart::Reserved2[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html#l00061">61</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html">utils/cmsis/same70/include/component/usart.h</a>.</p>

</div>
</div>
<a id="a60c9b01d7316e25cfb0e11065b652262" name="a60c9b01d7316e25cfb0e11065b652262"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60c9b01d7316e25cfb0e11065b652262">&#9670;&#160;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Usart::Reserved3[22]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html#l00078">78</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html">utils/cmsis/same70/include/component/usart.h</a>.</p>

</div>
</div>
<a id="a9a97863a96d7dfee3e85aa6184a1cbb0" name="a9a97863a96d7dfee3e85aa6184a1cbb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a97863a96d7dfee3e85aa6184a1cbb0">&#9670;&#160;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Usart::Reserved4[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html#l00081">81</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html">utils/cmsis/same70/include/component/usart.h</a>.</p>

</div>
</div>
<a id="ab9e7c76fad7dab06225a4d134582f3b4" name="ab9e7c76fad7dab06225a4d134582f3b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9e7c76fad7dab06225a4d134582f3b4">&#9670;&#160;</a></span>US_BRGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Usart::US_BRGR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0020) Baud Rate Generator Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html#l00055">55</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html">utils/cmsis/same70/include/component/usart.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="usart_8c_source.html#l00111">usart_set_async_baudrate()</a>, <a class="el" href="usart_8c_source.html#l00524">usart_set_iso7816_clock()</a>, <a class="el" href="usart_8c_source.html#l00206">usart_set_spi_master_baudrate()</a>, and <a class="el" href="usart_8c_source.html#l00159">usart_set_sync_master_baudrate()</a>.</p>

</div>
</div>
<a id="a76ed99fe61ef73a9f5e6eee5349bbcc0" name="a76ed99fe61ef73a9f5e6eee5349bbcc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76ed99fe61ef73a9f5e6eee5349bbcc0">&#9670;&#160;</a></span>US_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Usart::US_CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0000) Control Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html#l00047">47</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html">utils/cmsis/same70/include/component/usart.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="usart_8c_source.html#l01436">usart_disable_rx()</a>, <a class="el" href="usart_8c_source.html#l01394">usart_disable_tx()</a>, <a class="el" href="usart_8c_source.html#l01624">usart_drive_RTS_pin_high()</a>, <a class="el" href="usart_8c_source.html#l01614">usart_drive_RTS_pin_low()</a>, <a class="el" href="usart_8c_source.html#l01426">usart_enable_rx()</a>, <a class="el" href="usart_8c_source.html#l01384">usart_enable_tx()</a>, <a class="el" href="usart_8c_source.html#l00623">usart_reset_iterations()</a>, <a class="el" href="usart_8c_source.html#l00633">usart_reset_nack()</a>, <a class="el" href="usart_8c_source.html#l01446">usart_reset_rx()</a>, <a class="el" href="usart_8c_source.html#l01514">usart_reset_status()</a>, <a class="el" href="usart_8c_source.html#l01404">usart_reset_tx()</a>, <a class="el" href="usart_8c_source.html#l01580">usart_restart_rx_timeout()</a>, <a class="el" href="usart_8c_source.html#l01560">usart_send_address()</a>, <a class="el" href="usart_8c_source.html#l01634">usart_spi_force_chip_select()</a>, <a class="el" href="usart_8c_source.html#l01644">usart_spi_release_chip_select()</a>, <a class="el" href="usart_8c_source.html#l01545">usart_start_rx_timeout()</a>, <a class="el" href="usart_8c_source.html#l01524">usart_start_tx_break()</a>, and <a class="el" href="usart_8c_source.html#l01534">usart_stop_tx_break()</a>.</p>

</div>
</div>
<a id="a8ca111dea2f880adb0d135784c045e85" name="a8ca111dea2f880adb0d135784c045e85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ca111dea2f880adb0d135784c045e85">&#9670;&#160;</a></span>US_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Usart::US_CSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0014) Channel Status Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html#l00052">52</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html">utils/cmsis/same70/include/component/usart.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="usart_8c_source.html#l01504">usart_get_status()</a>, <a class="el" href="usart_8c_source.html#l01781">usart_getchar()</a>, <a class="el" href="usart_8c_source.html#l00660">usart_is_rx_buf_end()</a>, <a class="el" href="usart_8c_source.html#l00646">usart_is_rx_buf_full()</a>, <a class="el" href="usart_8c_source.html#l01688">usart_is_rx_ready()</a>, <a class="el" href="usart_8c_source.html#l00686">usart_is_tx_buf_empty()</a>, <a class="el" href="usart_8c_source.html#l00673">usart_is_tx_buf_end()</a>, <a class="el" href="usart_8c_source.html#l01674">usart_is_tx_empty()</a>, <a class="el" href="usart_8c_source.html#l01659">usart_is_tx_ready()</a>, <a class="el" href="usart_8c_source.html#l01725">usart_putchar()</a>, <a class="el" href="usart_8c_source.html#l01759">usart_read()</a>, and <a class="el" href="usart_8c_source.html#l01704">usart_write()</a>.</p>

</div>
</div>
<a id="a3585671f3f60e19a816fdd0714ca64a7" name="a3585671f3f60e19a816fdd0714ca64a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3585671f3f60e19a816fdd0714ca64a7">&#9670;&#160;</a></span>US_FIDI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Usart::US_FIDI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0040) FI DI Ratio Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html#l00059">59</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html">utils/cmsis/same70/include/component/usart.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="usart_8c_source.html#l00557">usart_init_iso7816()</a>.</p>

</div>
</div>
<a id="a02b13ce99b079765bac9b088b6f87553" name="a02b13ce99b079765bac9b088b6f87553"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02b13ce99b079765bac9b088b6f87553">&#9670;&#160;</a></span>US_ICDIFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Usart::US_ICDIFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0088) IC DIFF Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html#l00077">77</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html">utils/cmsis/same70/include/component/usart.h</a>.</p>

</div>
</div>
<a id="a4b2ead40324f19b2adba6b11704c2500" name="a4b2ead40324f19b2adba6b11704c2500"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b2ead40324f19b2adba6b11704c2500">&#9670;&#160;</a></span>US_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Usart::US_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x000C) Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html#l00050">50</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html">utils/cmsis/same70/include/component/usart.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="usart_8c_source.html#l01480">usart_disable_interrupt()</a>.</p>

</div>
</div>
<a id="ac63db3a9418e9d03d55825840e096962" name="ac63db3a9418e9d03d55825840e096962"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac63db3a9418e9d03d55825840e096962">&#9670;&#160;</a></span>US_IDTRX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Usart::US_IDTRX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0084) LON IDT Rx Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html#l00076">76</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html">utils/cmsis/same70/include/component/usart.h</a>.</p>

</div>
</div>
<a id="a283e625bb186b67bec9957e6d3b0a2c8" name="a283e625bb186b67bec9957e6d3b0a2c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a283e625bb186b67bec9957e6d3b0a2c8">&#9670;&#160;</a></span>US_IDTTX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Usart::US_IDTTX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0080) LON IDT Tx Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html#l00075">75</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html">utils/cmsis/same70/include/component/usart.h</a>.</p>

</div>
</div>
<a id="a4be2b296e8e8e4f1890bf03dff7cd42b" name="a4be2b296e8e8e4f1890bf03dff7cd42b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4be2b296e8e8e4f1890bf03dff7cd42b">&#9670;&#160;</a></span>US_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Usart::US_IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0008) Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html#l00049">49</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html">utils/cmsis/same70/include/component/usart.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="usart_8c_source.html#l01469">usart_enable_interrupt()</a>.</p>

</div>
</div>
<a id="a334950675ab1781120e58481d20d7581" name="a334950675ab1781120e58481d20d7581"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a334950675ab1781120e58481d20d7581">&#9670;&#160;</a></span>US_IF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Usart::US_IF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x004C) IrDA Filter Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html#l00062">62</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html">utils/cmsis/same70/include/component/usart.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="usart_8c_source.html#l00490">usart_init_irda()</a>.</p>

</div>
</div>
<a id="a201c0492c512c49f2c8ca95376cf2052" name="a201c0492c512c49f2c8ca95376cf2052"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a201c0492c512c49f2c8ca95376cf2052">&#9670;&#160;</a></span>US_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Usart::US_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0010) Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html#l00051">51</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html">utils/cmsis/same70/include/component/usart.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="usart_8c_source.html#l01492">usart_get_interrupt_mask()</a>.</p>

</div>
</div>
<a id="aad379864784ee0f62b84c6b35aeecd13" name="aad379864784ee0f62b84c6b35aeecd13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad379864784ee0f62b84c6b35aeecd13">&#9670;&#160;</a></span>US_LINBRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Usart::US_LINBRR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x005C) LIN Baud Rate Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html#l00066">66</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html">utils/cmsis/same70/include/component/usart.h</a>.</p>

</div>
</div>
<a id="ae1c2311c3a653045f1e05e8b29f7faa6" name="ae1c2311c3a653045f1e05e8b29f7faa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1c2311c3a653045f1e05e8b29f7faa6">&#9670;&#160;</a></span>US_LINIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Usart::US_LINIR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0058) LIN Identifier Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html#l00065">65</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html">utils/cmsis/same70/include/component/usart.h</a>.</p>

</div>
</div>
<a id="aecbab0892d8e515361721920f5f2d2f9" name="aecbab0892d8e515361721920f5f2d2f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecbab0892d8e515361721920f5f2d2f9">&#9670;&#160;</a></span>US_LINMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Usart::US_LINMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0054) LIN Mode Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html#l00064">64</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html">utils/cmsis/same70/include/component/usart.h</a>.</p>

</div>
</div>
<a id="aab4bd58c2696f2aebd3239e7e47e7d22" name="aab4bd58c2696f2aebd3239e7e47e7d22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab4bd58c2696f2aebd3239e7e47e7d22">&#9670;&#160;</a></span>US_LONB1RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Usart::US_LONB1RX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0078) LON Beta1 Rx Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html#l00073">73</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html">utils/cmsis/same70/include/component/usart.h</a>.</p>

</div>
</div>
<a id="ae81ace09cca03fe8122bce85103d5f8e" name="ae81ace09cca03fe8122bce85103d5f8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae81ace09cca03fe8122bce85103d5f8e">&#9670;&#160;</a></span>US_LONB1TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Usart::US_LONB1TX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0074) LON Beta1 Tx Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html#l00072">72</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html">utils/cmsis/same70/include/component/usart.h</a>.</p>

</div>
</div>
<a id="a04a1a0d6add77205eb28b9e56c7ccf8d" name="a04a1a0d6add77205eb28b9e56c7ccf8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04a1a0d6add77205eb28b9e56c7ccf8d">&#9670;&#160;</a></span>US_LONBL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Usart::US_LONBL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0070) LON Backlog Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html#l00071">71</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html">utils/cmsis/same70/include/component/usart.h</a>.</p>

</div>
</div>
<a id="a42aa0a32543306e69557a593f619c447" name="a42aa0a32543306e69557a593f619c447"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42aa0a32543306e69557a593f619c447">&#9670;&#160;</a></span>US_LONDL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Usart::US_LONDL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0068) LON Data Length Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html#l00069">69</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html">utils/cmsis/same70/include/component/usart.h</a>.</p>

</div>
</div>
<a id="aeb042b0a94ceb448a27d1d1f5cb81a1f" name="aeb042b0a94ceb448a27d1d1f5cb81a1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb042b0a94ceb448a27d1d1f5cb81a1f">&#9670;&#160;</a></span>US_LONL2HDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Usart::US_LONL2HDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x006C) LON L2HDR Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html#l00070">70</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html">utils/cmsis/same70/include/component/usart.h</a>.</p>

</div>
</div>
<a id="a2accbe36c585232fc40389d52d538de6" name="a2accbe36c585232fc40389d52d538de6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2accbe36c585232fc40389d52d538de6">&#9670;&#160;</a></span>US_LONMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Usart::US_LONMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0060) LON Mode Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html#l00067">67</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html">utils/cmsis/same70/include/component/usart.h</a>.</p>

</div>
</div>
<a id="a4d14ef17bce35a4627a869123ad13159" name="a4d14ef17bce35a4627a869123ad13159"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d14ef17bce35a4627a869123ad13159">&#9670;&#160;</a></span>US_LONPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Usart::US_LONPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0064) LON Preamble Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html#l00068">68</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html">utils/cmsis/same70/include/component/usart.h</a>.</p>

</div>
</div>
<a id="a24bf712b0013ae7f91de11e575f2feea" name="a24bf712b0013ae7f91de11e575f2feea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24bf712b0013ae7f91de11e575f2feea">&#9670;&#160;</a></span>US_LONPRIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Usart::US_LONPRIO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x007C) LON Priority Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html#l00074">74</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html">utils/cmsis/same70/include/component/usart.h</a>.</p>

</div>
</div>
<a id="a01ffa7ba9dfda7859242682198eccac8" name="a01ffa7ba9dfda7859242682198eccac8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01ffa7ba9dfda7859242682198eccac8">&#9670;&#160;</a></span>US_MAN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Usart::US_MAN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0050) Manchester Configuration Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html#l00063">63</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html">utils/cmsis/same70/include/component/usart.h</a>.</p>

</div>
</div>
<a id="a68314d206a9ed9052c3d25e9b2df57d1" name="a68314d206a9ed9052c3d25e9b2df57d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68314d206a9ed9052c3d25e9b2df57d1">&#9670;&#160;</a></span>US_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Usart::US_MR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0004) Mode Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html#l00048">48</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html">utils/cmsis/same70/include/component/usart.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="usart_8c_source.html#l00313">usart_init_hw_handshaking()</a>, <a class="el" href="usart_8c_source.html#l00490">usart_init_irda()</a>, <a class="el" href="usart_8c_source.html#l00557">usart_init_iso7816()</a>, <a class="el" href="usart_8c_source.html#l00274">usart_init_rs232()</a>, <a class="el" href="usart_8c_source.html#l00462">usart_init_rs485()</a>, <a class="el" href="usart_8c_source.html#l00718">usart_init_spi_master()</a>, <a class="el" href="usart_8c_source.html#l00782">usart_init_spi_slave()</a>, <a class="el" href="usart_8c_source.html#l00386">usart_init_sync_master()</a>, <a class="el" href="usart_8c_source.html#l00423">usart_init_sync_slave()</a>, <a class="el" href="usart_8c_source.html#l00240">usart_reset()</a>, <a class="el" href="usart_8c_source.html#l01560">usart_send_address()</a>, <a class="el" href="usart_8c_source.html#l00111">usart_set_async_baudrate()</a>, <a class="el" href="usart_8c_source.html#l00524">usart_set_iso7816_clock()</a>, <a class="el" href="usart_8c_source.html#l00229">usart_set_spi_slave_baudrate()</a>, <a class="el" href="usart_8c_source.html#l00159">usart_set_sync_master_baudrate()</a>, and <a class="el" href="usart_8c_source.html#l00185">usart_set_sync_slave_baudrate()</a>.</p>

</div>
</div>
<a id="afc0736a842a861c4eaba268418b3bfc8" name="afc0736a842a861c4eaba268418b3bfc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc0736a842a861c4eaba268418b3bfc8">&#9670;&#160;</a></span>US_NER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Usart::US_NER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0044) Number of Errors Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html#l00060">60</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html">utils/cmsis/same70/include/component/usart.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="usart_8c_source.html#l00699">usart_get_error_number()</a>.</p>

</div>
</div>
<a id="ac7d41150cc8cee1e68a5671906d8a314" name="ac7d41150cc8cee1e68a5671906d8a314"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7d41150cc8cee1e68a5671906d8a314">&#9670;&#160;</a></span>US_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Usart::US_RHR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0018) Receive Holding Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html#l00053">53</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html">utils/cmsis/same70/include/component/usart.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="usart_8c_source.html#l01781">usart_getchar()</a>, and <a class="el" href="usart_8c_source.html#l01759">usart_read()</a>.</p>

</div>
</div>
<a id="a379a01b93548081163fb16fe23ca0792" name="a379a01b93548081163fb16fe23ca0792"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a379a01b93548081163fb16fe23ca0792">&#9670;&#160;</a></span>US_RTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Usart::US_RTOR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0024) Receiver Time-out Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html#l00056">56</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html">utils/cmsis/same70/include/component/usart.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="usart_8c_source.html#l00240">usart_reset()</a>, and <a class="el" href="usart_8c_source.html#l01458">usart_set_rx_timeout()</a>.</p>

</div>
</div>
<a id="a3dc9b6781d4b2baaa4d8f59ad313e06c" name="a3dc9b6781d4b2baaa4d8f59ad313e06c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dc9b6781d4b2baaa4d8f59ad313e06c">&#9670;&#160;</a></span>US_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Usart::US_THR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x001C) Transmit Holding Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html#l00054">54</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html">utils/cmsis/same70/include/component/usart.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="usart_8c_source.html#l01725">usart_putchar()</a>, and <a class="el" href="usart_8c_source.html#l01704">usart_write()</a>.</p>

</div>
</div>
<a id="a5498a19b7808fbb304a907813f00ab28" name="a5498a19b7808fbb304a907813f00ab28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5498a19b7808fbb304a907813f00ab28">&#9670;&#160;</a></span>US_TTGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Usart::US_TTGR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x0028) Transmitter Timeguard Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html#l00057">57</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html">utils/cmsis/same70/include/component/usart.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="usart_8c_source.html#l00240">usart_reset()</a>, and <a class="el" href="usart_8c_source.html#l01416">usart_set_tx_timeguard()</a>.</p>

</div>
</div>
<a id="acf96cca990089b272ef1402c545af500" name="acf96cca990089b272ef1402c545af500"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf96cca990089b272ef1402c545af500">&#9670;&#160;</a></span>US_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Usart::US_VERSION</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x00FC) Version Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html#l00082">82</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html">utils/cmsis/same70/include/component/usart.h</a>.</p>

</div>
</div>
<a id="a4f68929355c4a31ff533468a720438b7" name="a4f68929355c4a31ff533468a720438b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f68929355c4a31ff533468a720438b7">&#9670;&#160;</a></span>US_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Usart::US_WPMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x00E4) Write Protection Mode Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html#l00079">79</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html">utils/cmsis/same70/include/component/usart.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="usart_8c_source.html#l01907">usart_disable_writeprotect()</a>, and <a class="el" href="usart_8c_source.html#l01897">usart_enable_writeprotect()</a>.</p>

</div>
</div>
<a id="a0acc127462a24739e4d8f21fd0bc32ad" name="a0acc127462a24739e4d8f21fd0bc32ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0acc127462a24739e4d8f21fd0bc32ad">&#9670;&#160;</a></span>US_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Usart::US_WPSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_usart.html" title="Usart hardware registers.">Usart</a> Offset: 0x00E8) Write Protection Status Register </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html#l00080">80</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2usart_8h_source.html">utils/cmsis/same70/include/component/usart.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="usart_8c_source.html#l01920">usart_get_writeprotect_status()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Mar 11 2023 23:19:39 for WINC1500 Weather Client Demo for SAME70 Xplained by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
