`begin_keywords "1800-2012"
module axis_delay ( z, a );
output wire logic z ;
input wire logic a ;
endmodule
`end_keywords
/**portGenericDumpBegin z a portGenericDumpEnd**/
/**ParamPreferVectorBegin ParamPreferVectorEnd**/
