EESchema-LIBRARY Version 2.3
#encoding utf-8
#SamacSys ECAD Model T31ZX
#/15972502/1098579/2.50/89/3/Integrated Circuit
DEF T31ZX IC 0 30 Y Y 1 F N
F0 "IC" 4850 2200 50 H V L CNN
F1 "T31ZX" 4850 2100 50 H V L CNN
F2 "QFN35P900X900X90-89N-D" 4850 2000 50 H I L CNN
F3 "https://www.mouser.in/datasheet/2/198/T31_ZX_DS-2399970.pdf" 4850 1900 50 H I L CNN
F4 "Processors - Application Specialised 5MP H.265 Video Processor - 128MB DDR2, QFN-88(9mm x 9mm)" 4850 1800 50 H I L CNN "Description"
F5 "0.9" 4850 1700 50 H I L CNN "Height"
F6 "870-T31ZX" 4850 1600 50 H I L CNN "Mouser Part Number"
F7 "https://www.mouser.co.uk/ProductDetail/Lumissil/T31ZX?qs=ljCeji4nMDlCcKictkO8%2Fw%3D%3D" 4850 1500 50 H I L CNN "Mouser Price/Stock"
F8 "Lumissil" 4850 1400 50 H I L CNN "Manufacturer_Name"
F9 "T31ZX" 4850 1300 50 H I L CNN "Manufacturer_Part_Number"
DRAW
X PWM0_SSI1_DT_PB17 1 0 0 200 R 50 50 0 0 P
X PWM1_SSI1_DR_PB18 2 0 -100 200 R 50 50 0 0 P
X VDDIO_OSC 3 0 -200 200 R 50 50 0 0 P
X EXCLK_O 4 0 -300 200 R 50 50 0 0 P
X EXCLK_I 5 0 -400 200 R 50 50 0 0 P
X PLL_VDDHV 6 0 -500 200 R 50 50 0 0 P
X PPRST_ 7 0 -600 200 R 50 50 0 0 P
X EFUSE_AVD 8 0 -700 200 R 50 50 0 0 P
X VDDIO0 9 0 -800 200 R 50 50 0 0 P
X VDD_1 10 0 -900 200 R 50 50 0 0 P
X SA2_PA18 11 0 -1000 200 R 50 50 0 0 P
X SD7_SMB0_SCK_PA13 12 0 -1100 200 R 50 50 0 0 P
X SD6_SMB0_SDA_PA12 13 0 -1200 200 R 50 50 0 0 P
X RD_DVP_VSYNC_SMB1_SCK_MSC1_CMD_PA17 14 0 -1300 200 R 50 50 0 0 P
X CS2_DVP_HSYNC_SMB1_SDA_MSC1_CLK_PA16 15 0 -1400 200 R 50 50 0 0 P
X SA1_DVP_MCLK_PA15 16 0 -1500 200 R 50 50 0 0 P
X SA0_DVP_PCLK_PWM0_PA14 17 0 -1600 200 R 50 50 0 0 P
X SD5_DVP_D11_UART2_RXD_MSC1_D3_PA11 18 0 -1700 200 R 50 50 0 0 P
X SD4_DVP_D10_UART2_TXD_MSC1_D2_PA10 19 0 -1800 200 R 50 50 0 0 P
X SD3_DVP_D9_UART2_RTS_MSC1_D1_PA09 20 0 -1900 200 R 50 50 0 0 P
X SD2_DVP_D8_UART2_CTS_MSC1_D0_PA08 21 0 -2000 200 R 50 50 0 0 P
X SD1_DVP_D7_UART1_RXD_PA07 22 0 -2100 200 R 50 50 0 0 P
X SD0_DVP6_UART1_TXD_PA06 23 1400 -3700 200 U 50 50 0 0 P
X MIPI_DATAN0_DVP_D5 24 1500 -3700 200 U 50 50 0 0 P
X MIPI_DATAP0_DVP_D4 25 1600 -3700 200 U 50 50 0 0 P
X MIPI_CLKN_DVP_D3 26 1700 -3700 200 U 50 50 0 0 P
X MIPI_CLKP_DVP_D2 27 1800 -3700 200 U 50 50 0 0 P
X MIPI_DATAN1_DVP_D1 28 1900 -3700 200 U 50 50 0 0 P
X MIPI_DATAP1_DVP_D0 29 2000 -3700 200 U 50 50 0 0 P
X MIPI_AVD08 30 2100 -3700 200 U 50 50 0 0 P
X MIPI_AVD18 31 2200 -3700 200 U 50 50 0 0 P
X ADC_AUX0 32 2300 -3700 200 U 50 50 0 0 P
X ADC_VREF 33 2400 -3700 200 U 50 50 0 0 P
X ADC_AVDD 34 2500 -3700 200 U 50 50 0 0 P
X USB0PN 35 2600 -3700 200 U 50 50 0 0 P
X USB0PP 36 2700 -3700 200 U 50 50 0 0 P
X USB_AVD33 37 2800 -3700 200 U 50 50 0 0 P
X USB_AVD18 38 2900 -3700 200 U 50 50 0 0 P
X VDD_2 39 3000 -3700 200 U 50 50 0 0 P
X VDDIO2 40 3100 -3700 200 U 50 50 0 0 P
X MICLP 41 3200 -3700 200 U 50 50 0 0 P
X VCM 42 3300 -3700 200 U 50 50 0 0 P
X CODEC_AVDD 43 3400 -3700 200 U 50 50 0 0 P
X HPOUTL 44 3500 -3700 200 U 50 50 0 0 P
X GMAC_TXEN_MSC1_CLK_I2S_ADC_MCLK_SLCD_D2_PB08 66 5000 0 200 L 50 50 0 0 P
X GMAC_TXD1_MSC1_D3_I2S_DAC_MCLK_SLCD_D7_PB14 65 5000 -100 200 L 50 50 0 0 P
X GMAC_TXD0_MSC1_D2_I2S_ADC_LRCK_SLCD_D6_PB13 64 5000 -200 200 L 50 50 0 0 P
X GMAC_PHY_CLK_SLCD_D1_PB07 63 5000 -300 200 L 50 50 0 0 P
X GMAC_TXCLK_SLCD_D0_PB06 62 5000 -400 200 L 50 50 0 0 P
X GMAC_RXD1_SLCD_TE_PB16/_SFC_GPC_PA25 61 5000 -500 200 L 50 50 0 0 P
X GMAC_RXD0_I2S_DAC_LRCK_SLCD_WR_PB15/_SFC_CE1_PA26 60 5000 -600 200 L 50 50 0 0 P
X GMAC_RXDV_MSC1_CMD_I2S_SDTI_SLCD_D3_PB09 59 5000 -700 200 L 50 50 0 0 P
X GMAC_MDCK_MSC1_D0_I2S_SDTO_SLCD_D4_PB10 58 5000 -800 200 L 50 50 0 0 P
X GMAC_MDIO_MSC1_D1_SLCD_D5_PB11 57 5000 -900 200 L 50 50 0 0 P
X VDDIO1_1 56 5000 -1000 200 L 50 50 0 0 P
X VDD_3 55 5000 -1100 200 L 50 50 0 0 P
X MSC0_D2_PB02 54 5000 -1200 200 L 50 50 0 0 P
X MSC0_D3_PB03 53 5000 -1300 200 L 50 50 0 0 P
X MSC0_CMD_SSI_SLV_CE0_PB05 52 5000 -1400 200 L 50 50 0 0 P
X MSC0_CLK_SSI_SLV_CLK_PB04 51 5000 -1500 200 L 50 50 0 0 P
X MSC0_D0_SSI_SLV_DT_PB00 50 5000 -1600 200 L 50 50 0 0 P
X MSC0_D1_SSI_SLV_DR_PB01 49 5000 -1700 200 L 50 50 0 0 P
X SFC_CLK_PA27 48 5000 -1800 200 L 50 50 0 0 P
X SFC_DT_PA23 47 5000 -1900 200 L 50 50 0 0 P
X SFC_DR_PA24 46 5000 -2000 200 L 50 50 0 0 P
X SFC_CE0_PA28 45 5000 -2100 200 L 50 50 0 0 P
X EP 89 1400 2200 200 D 50 50 0 0 P
X SMB1_SDA_SSI1_CE0_PB25 88 1500 2200 200 D 50 50 0 0 P
X SMB1_SCK_SSI1_CLK_PB26 87 1600 2200 200 D 50 50 0 0 P
X DRV_VBUS_PWM2_SSI1_DT_PB27 86 1700 2200 200 D 50 50 0 0 P
X PWM3_SSI1_DR_DMIC_CLK_PB28 85 1800 2200 200 D 50 50 0 0 P
X VDDIO1_2 84 1900 2200 200 D 50 50 0 0 P
X VDD_5 83 2000 2200 200 D 50 50 0 0 P
X SSI1_CLK_DMIC_DAT0_PB29 82 2100 2200 200 D 50 50 0 0 P
X SSI1_CE0_DMIC_DAT1_PB30 81 2200 2200 200 D 50 50 0 0 P
X GPIO_PB31 80 2300 2200 200 D 50 50 0 0 P
X DDRPLL_VCCA 79 2400 2200 200 D 50 50 0 0 P
X DDRPLL_VCCD 78 2500 2200 200 D 50 50 0 0 P
X VREF 77 2600 2200 200 D 50 50 0 0 P
X VDDMEM 76 2700 2200 200 D 50 50 0 0 P
X DDRVDD 75 2800 2200 200 D 50 50 0 0 P
X UART1_TXD_TCK_PB23 74 2900 2200 200 D 50 50 0 0 P
X UART1_RXD_TMS_PB24 73 3000 2200 200 D 50 50 0 0 P
X VDD_4 72 3100 2200 200 D 50 50 0 0 P
X UART0_RXD_TDI_PB19 71 3200 2200 200 D 50 50 0 0 P
X UART0_TXD_TDO_SLCD_RDY_PB22 70 3300 2200 200 D 50 50 0 0 P
X UART0_CTS_I2S_ADC_BCLK_SLCD_CS_PB20 69 3400 2200 200 D 50 50 0 0 P
X UART0_RTS_I2S_DAC_BCLK_SLCD_DC_PB21 68 3500 2200 200 D 50 50 0 0 P
X BOOT_SEL0_PC00 67 3600 2200 200 D 50 50 0 0 P
P 5 0 1 6 200 2000 4800 2000 4800 -3500 200 -3500 200 2000 N
ENDDRAW
ENDDEF
#
#End Library
