Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,149
design__inferred_latch__count,0
design__instance__count,19740
design__instance__area,259837
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0035206449683755636
power__switching__total,0.0010509719140827656
power__leakage__total,0.000004051883934153011
power__total,0.00457566836848855
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.32439193915888836
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.32946851734928917
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11268142293736377
timing__setup__ws__corner:nom_fast_1p32V_m40C,9.29523329061565
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.112681
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,15.704871
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.45614710522105706
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.4707981915354596
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6069055429995496
timing__setup__ws__corner:nom_slow_1p08V_125C,8.406683587206189
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.606906
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,13.047905
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.37760870499252874
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.38635637449555627
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2868982355113948
timing__setup__ws__corner:nom_typ_1p20V_25C,8.9688063958618
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.286898
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,14.706126
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.32439193915888836
clock__skew__worst_setup,0.32946851734928917
timing__hold__ws,0.11268142293736377
timing__setup__ws,8.406683587206189
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.112681
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,13.047905
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 854.4 313.74
design__core__bbox,2.88 3.78 851.52 309.96
design__io,45
design__die__area,268059
design__core__area,259837
design__instance__count__stdcell,14566
design__instance__area__stdcell,240615
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.926024
design__instance__utilization__stdcell,0.926024
design__rows,81
design__rows:CoreSite,81
design__sites,143208
design__sites:CoreSite,143208
design__instance__count__class:buffer,11
design__instance__area__class:buffer,97.9776
design__instance__count__class:inverter,452
design__instance__area__class:inverter,2766.96
design__instance__count__class:sequential_cell,1825
design__instance__area__class:sequential_cell,90398.9
design__instance__count__class:multi_input_combinational_cell,8369
design__instance__area__class:multi_input_combinational_cell,79924.3
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,3301
design__instance__area__class:timing_repair_buffer,57888.4
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,489426
design__violations,0
design__instance__count__class:clock_buffer,343
design__instance__area__class:clock_buffer,8090.41
design__instance__count__class:clock_inverter,265
design__instance__area__class:clock_inverter,1447.89
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,2406
global_route__vias,103096
global_route__wirelength,743463
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
antenna_diodes_count,0
route__net,14568
route__net__special,2
route__drc_errors__iter:0,4651
route__wirelength__iter:0,532417
route__drc_errors__iter:1,1863
route__wirelength__iter:1,529617
route__drc_errors__iter:2,1637
route__wirelength__iter:2,529190
route__drc_errors__iter:3,54
route__wirelength__iter:3,528759
route__drc_errors__iter:4,0
route__wirelength__iter:4,528752
route__drc_errors,0
route__wirelength,528752
route__vias,91027
route__vias__singlecut,91027
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,934.5
design__instance__count__class:fill_cell,5174
design__instance__area__class:fill_cell,19221.8
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,22
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,22
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,22
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,22
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19976
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19993
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000238026
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000286716
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000741996
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000286716
design_powergrid__voltage__worst,0.000286716
design_powergrid__voltage__worst__net:VPWR,1.19976
design_powergrid__drop__worst,0.000286716
design_powergrid__drop__worst__net:VPWR,0.000238026
design_powergrid__voltage__worst__net:VGND,0.000286716
design_powergrid__drop__worst__net:VGND,0.000286716
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000073899999999999993797149266949730872511281631886959075927734375
ir__drop__worst,0.00023800000000000001167642371679988855248666368424892425537109375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
