#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000018ad272cbc0 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v0000018ad27c8ca0_0 .net "PC", 31 0, L_0000018ad2853710;  1 drivers
v0000018ad27c8d40_0 .net "cycles_consumed", 31 0, v0000018ad27c69a0_0;  1 drivers
v0000018ad27c8e80_0 .var "input_clk", 0 0;
v0000018ad27c6860_0 .var "rst", 0 0;
S_0000018ad2559f50 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_0000018ad272cbc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_0000018ad2701fa0 .functor NOR 1, v0000018ad27c8e80_0, v0000018ad27ae900_0, C4<0>, C4<0>;
L_0000018ad2701b40 .functor AND 1, v0000018ad27957e0_0, v0000018ad2795420_0, C4<1>, C4<1>;
L_0000018ad2702010 .functor AND 1, L_0000018ad2701b40, L_0000018ad27c6a40, C4<1>, C4<1>;
L_0000018ad2701bb0 .functor AND 1, v0000018ad2783ca0_0, v0000018ad27824e0_0, C4<1>, C4<1>;
L_0000018ad2700f00 .functor AND 1, L_0000018ad2701bb0, L_0000018ad27c74e0, C4<1>, C4<1>;
L_0000018ad2702470 .functor AND 1, v0000018ad27afd00_0, v0000018ad27aeb80_0, C4<1>, C4<1>;
L_0000018ad2702080 .functor AND 1, L_0000018ad2702470, L_0000018ad27c7580, C4<1>, C4<1>;
L_0000018ad2701050 .functor AND 1, v0000018ad27957e0_0, v0000018ad2795420_0, C4<1>, C4<1>;
L_0000018ad2700950 .functor AND 1, L_0000018ad2701050, L_0000018ad27c7620, C4<1>, C4<1>;
L_0000018ad2701c20 .functor AND 1, v0000018ad2783ca0_0, v0000018ad27824e0_0, C4<1>, C4<1>;
L_0000018ad2701980 .functor AND 1, L_0000018ad2701c20, L_0000018ad27c6ae0, C4<1>, C4<1>;
L_0000018ad2700d40 .functor AND 1, v0000018ad27afd00_0, v0000018ad27aeb80_0, C4<1>, C4<1>;
L_0000018ad2701a60 .functor AND 1, L_0000018ad2700d40, L_0000018ad27c6c20, C4<1>, C4<1>;
L_0000018ad27cb0f0 .functor NOT 1, L_0000018ad2701fa0, C4<0>, C4<0>, C4<0>;
L_0000018ad27ca280 .functor NOT 1, L_0000018ad2701fa0, C4<0>, C4<0>, C4<0>;
L_0000018ad27d4ae0 .functor NOT 1, L_0000018ad2701fa0, C4<0>, C4<0>, C4<0>;
L_0000018ad27d35e0 .functor NOT 1, L_0000018ad2701fa0, C4<0>, C4<0>, C4<0>;
L_0000018ad27d3ea0 .functor NOT 1, L_0000018ad2701fa0, C4<0>, C4<0>, C4<0>;
L_0000018ad2853710 .functor BUFZ 32, v0000018ad27ad320_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018ad27b1560_0 .net "EX1_ALU_OPER1", 31 0, L_0000018ad27cb470;  1 drivers
v0000018ad27b2140_0 .net "EX1_ALU_OPER2", 31 0, L_0000018ad27d3ab0;  1 drivers
v0000018ad27b1a60_0 .net "EX1_PC", 31 0, v0000018ad2793ee0_0;  1 drivers
v0000018ad27b02a0_0 .net "EX1_PFC", 31 0, v0000018ad27924a0_0;  1 drivers
v0000018ad27b1b00_0 .net "EX1_PFC_to_IF", 31 0, L_0000018ad27c47e0;  1 drivers
v0000018ad27b1920_0 .net "EX1_forward_to_B", 31 0, v0000018ad2792220_0;  1 drivers
v0000018ad27b1420_0 .net "EX1_is_beq", 0 0, v0000018ad2792fe0_0;  1 drivers
v0000018ad27b1880_0 .net "EX1_is_bne", 0 0, v0000018ad2793300_0;  1 drivers
v0000018ad27b0ca0_0 .net "EX1_is_jal", 0 0, v0000018ad27933a0_0;  1 drivers
v0000018ad27b03e0_0 .net "EX1_is_jr", 0 0, v0000018ad2794020_0;  1 drivers
v0000018ad27b12e0_0 .net "EX1_is_oper2_immed", 0 0, v0000018ad27927c0_0;  1 drivers
v0000018ad27b0ac0_0 .net "EX1_memread", 0 0, v0000018ad2792e00_0;  1 drivers
v0000018ad27b0700_0 .net "EX1_memwrite", 0 0, v0000018ad2792180_0;  1 drivers
v0000018ad27b2000_0 .net "EX1_opcode", 11 0, v0000018ad2792680_0;  1 drivers
v0000018ad27b0e80_0 .net "EX1_predicted", 0 0, v0000018ad2793c60_0;  1 drivers
v0000018ad27b0c00_0 .net "EX1_rd_ind", 4 0, v0000018ad2792d60_0;  1 drivers
v0000018ad27b0200_0 .net "EX1_rd_indzero", 0 0, v0000018ad2794480_0;  1 drivers
v0000018ad27b14c0_0 .net "EX1_regwrite", 0 0, v0000018ad2794160_0;  1 drivers
v0000018ad27b0840_0 .net "EX1_rs1", 31 0, v0000018ad2792b80_0;  1 drivers
v0000018ad27b1e20_0 .net "EX1_rs1_ind", 4 0, v0000018ad2794200_0;  1 drivers
v0000018ad27b1ba0_0 .net "EX1_rs2", 31 0, v0000018ad27936c0_0;  1 drivers
v0000018ad27b08e0_0 .net "EX1_rs2_ind", 4 0, v0000018ad27940c0_0;  1 drivers
v0000018ad27b2500_0 .net "EX1_rs2_out", 31 0, L_0000018ad27d4990;  1 drivers
v0000018ad27b0b60_0 .net "EX2_ALU_OPER1", 31 0, v0000018ad2794de0_0;  1 drivers
v0000018ad27b0d40_0 .net "EX2_ALU_OPER2", 31 0, v0000018ad2795d80_0;  1 drivers
v0000018ad27b1c40_0 .net "EX2_ALU_OUT", 31 0, L_0000018ad27c5e60;  1 drivers
v0000018ad27b20a0_0 .net "EX2_PC", 31 0, v0000018ad27956a0_0;  1 drivers
v0000018ad27b1060_0 .net "EX2_PFC_to_IF", 31 0, v0000018ad2794fc0_0;  1 drivers
v0000018ad27b21e0_0 .net "EX2_forward_to_B", 31 0, v0000018ad2794b60_0;  1 drivers
v0000018ad27b0f20_0 .net "EX2_is_beq", 0 0, v0000018ad2795ce0_0;  1 drivers
v0000018ad27b0980_0 .net "EX2_is_bne", 0 0, v0000018ad2794e80_0;  1 drivers
v0000018ad27b2280_0 .net "EX2_is_jal", 0 0, v0000018ad2795060_0;  1 drivers
v0000018ad27b0a20_0 .net "EX2_is_jr", 0 0, v0000018ad2795600_0;  1 drivers
v0000018ad27b1ce0_0 .net "EX2_is_oper2_immed", 0 0, v0000018ad2795c40_0;  1 drivers
v0000018ad27b1d80_0 .net "EX2_memread", 0 0, v0000018ad27951a0_0;  1 drivers
v0000018ad27b1ec0_0 .net "EX2_memwrite", 0 0, v0000018ad2795e20_0;  1 drivers
v0000018ad27b0480_0 .net "EX2_opcode", 11 0, v0000018ad2795740_0;  1 drivers
v0000018ad27b16a0_0 .net "EX2_predicted", 0 0, v0000018ad2795240_0;  1 drivers
v0000018ad27b0fc0_0 .net "EX2_rd_ind", 4 0, v0000018ad2794840_0;  1 drivers
v0000018ad27b1600_0 .net "EX2_rd_indzero", 0 0, v0000018ad2795420_0;  1 drivers
v0000018ad27b2320_0 .net "EX2_regwrite", 0 0, v0000018ad27957e0_0;  1 drivers
v0000018ad27b1f60_0 .net "EX2_rs1", 31 0, v0000018ad2795880_0;  1 drivers
v0000018ad27b1100_0 .net "EX2_rs1_ind", 4 0, v0000018ad2794ac0_0;  1 drivers
v0000018ad27b23c0_0 .net "EX2_rs2_ind", 4 0, v0000018ad2795920_0;  1 drivers
v0000018ad27b25a0_0 .net "EX2_rs2_out", 31 0, v0000018ad27948e0_0;  1 drivers
v0000018ad27b26e0_0 .net "ID_INST", 31 0, v0000018ad27990d0_0;  1 drivers
v0000018ad27b2640_0 .net "ID_PC", 31 0, v0000018ad2799170_0;  1 drivers
v0000018ad27b1740_0 .net "ID_PFC_to_EX", 31 0, L_0000018ad27c24e0;  1 drivers
v0000018ad27b2780_0 .net "ID_PFC_to_IF", 31 0, L_0000018ad27c3980;  1 drivers
v0000018ad27b2820_0 .net "ID_forward_to_B", 31 0, L_0000018ad27c2300;  1 drivers
v0000018ad27b17e0_0 .net "ID_is_beq", 0 0, L_0000018ad27c2f80;  1 drivers
v0000018ad27b0340_0 .net "ID_is_bne", 0 0, L_0000018ad27c3020;  1 drivers
v0000018ad27b11a0_0 .net "ID_is_j", 0 0, L_0000018ad27c3200;  1 drivers
v0000018ad27b28c0_0 .net "ID_is_jal", 0 0, L_0000018ad27c3a20;  1 drivers
v0000018ad27b0160_0 .net "ID_is_jr", 0 0, L_0000018ad27c30c0;  1 drivers
v0000018ad27b0520_0 .net "ID_is_oper2_immed", 0 0, L_0000018ad27c9870;  1 drivers
v0000018ad27b1240_0 .net "ID_memread", 0 0, L_0000018ad27c3d40;  1 drivers
v0000018ad27b05c0_0 .net "ID_memwrite", 0 0, L_0000018ad27c1720;  1 drivers
v0000018ad27b1380_0 .net "ID_opcode", 11 0, v0000018ad27ad1e0_0;  1 drivers
v0000018ad27b0660_0 .net "ID_predicted", 0 0, v0000018ad2799d50_0;  1 drivers
v0000018ad27b2a00_0 .net "ID_rd_ind", 4 0, v0000018ad27acb00_0;  1 drivers
v0000018ad27b2f00_0 .net "ID_regwrite", 0 0, L_0000018ad27c3c00;  1 drivers
v0000018ad27b2960_0 .net "ID_rs1", 31 0, v0000018ad279e490_0;  1 drivers
v0000018ad27b2be0_0 .net "ID_rs1_ind", 4 0, v0000018ad27ad0a0_0;  1 drivers
v0000018ad27b2b40_0 .net "ID_rs2", 31 0, v0000018ad279e710_0;  1 drivers
v0000018ad27b3040_0 .net "ID_rs2_ind", 4 0, v0000018ad27acec0_0;  1 drivers
v0000018ad27b2d20_0 .net "IF_INST", 31 0, L_0000018ad27ca050;  1 drivers
v0000018ad27b2c80_0 .net "IF_pc", 31 0, v0000018ad27ad320_0;  1 drivers
v0000018ad27b2aa0_0 .net "MEM_ALU_OUT", 31 0, v0000018ad2783de0_0;  1 drivers
v0000018ad27b2dc0_0 .net "MEM_Data_mem_out", 31 0, v0000018ad27aee00_0;  1 drivers
v0000018ad27b2e60_0 .net "MEM_memread", 0 0, v0000018ad2783980_0;  1 drivers
v0000018ad27b2fa0_0 .net "MEM_memwrite", 0 0, v0000018ad2782bc0_0;  1 drivers
v0000018ad27c71c0_0 .net "MEM_opcode", 11 0, v0000018ad2783e80_0;  1 drivers
v0000018ad27c8de0_0 .net "MEM_rd_ind", 4 0, v0000018ad2783700_0;  1 drivers
v0000018ad27c76c0_0 .net "MEM_rd_indzero", 0 0, v0000018ad27824e0_0;  1 drivers
v0000018ad27c7da0_0 .net "MEM_regwrite", 0 0, v0000018ad2783ca0_0;  1 drivers
v0000018ad27c85c0_0 .net "MEM_rs2", 31 0, v0000018ad27837a0_0;  1 drivers
v0000018ad27c7260_0 .net "PC", 31 0, L_0000018ad2853710;  alias, 1 drivers
v0000018ad27c6e00_0 .net "STALL_ID1_FLUSH", 0 0, v0000018ad279b970_0;  1 drivers
v0000018ad27c87a0_0 .net "STALL_ID2_FLUSH", 0 0, v0000018ad279ba10_0;  1 drivers
v0000018ad27c6d60_0 .net "STALL_IF_FLUSH", 0 0, v0000018ad279bdd0_0;  1 drivers
v0000018ad27c80c0_0 .net "WB_ALU_OUT", 31 0, v0000018ad27af6c0_0;  1 drivers
v0000018ad27c79e0_0 .net "WB_Data_mem_out", 31 0, v0000018ad27adaa0_0;  1 drivers
v0000018ad27c7bc0_0 .net "WB_memread", 0 0, v0000018ad27afbc0_0;  1 drivers
v0000018ad27c8480_0 .net "WB_rd_ind", 4 0, v0000018ad27afc60_0;  1 drivers
v0000018ad27c7940_0 .net "WB_rd_indzero", 0 0, v0000018ad27aeb80_0;  1 drivers
v0000018ad27c7a80_0 .net "WB_regwrite", 0 0, v0000018ad27afd00_0;  1 drivers
v0000018ad27c6ea0_0 .net "Wrong_prediction", 0 0, L_0000018ad27d4530;  1 drivers
v0000018ad27c7b20_0 .net *"_ivl_1", 0 0, L_0000018ad2701b40;  1 drivers
v0000018ad27c7ee0_0 .net *"_ivl_13", 0 0, L_0000018ad2702470;  1 drivers
v0000018ad27c7c60_0 .net *"_ivl_14", 0 0, L_0000018ad27c7580;  1 drivers
v0000018ad27c7300_0 .net *"_ivl_19", 0 0, L_0000018ad2701050;  1 drivers
v0000018ad27c8980_0 .net *"_ivl_2", 0 0, L_0000018ad27c6a40;  1 drivers
v0000018ad27c6f40_0 .net *"_ivl_20", 0 0, L_0000018ad27c7620;  1 drivers
v0000018ad27c7d00_0 .net *"_ivl_25", 0 0, L_0000018ad2701c20;  1 drivers
v0000018ad27c7800_0 .net *"_ivl_26", 0 0, L_0000018ad27c6ae0;  1 drivers
v0000018ad27c83e0_0 .net *"_ivl_31", 0 0, L_0000018ad2700d40;  1 drivers
v0000018ad27c8a20_0 .net *"_ivl_32", 0 0, L_0000018ad27c6c20;  1 drivers
v0000018ad27c7e40_0 .net *"_ivl_40", 31 0, L_0000018ad27c1900;  1 drivers
L_0000018ad27e0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018ad27c6720_0 .net *"_ivl_43", 26 0, L_0000018ad27e0c58;  1 drivers
L_0000018ad27e0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018ad27c6cc0_0 .net/2u *"_ivl_44", 31 0, L_0000018ad27e0ca0;  1 drivers
v0000018ad27c7f80_0 .net *"_ivl_52", 31 0, L_0000018ad283da10;  1 drivers
L_0000018ad27e0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018ad27c6fe0_0 .net *"_ivl_55", 26 0, L_0000018ad27e0d30;  1 drivers
L_0000018ad27e0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018ad27c8020_0 .net/2u *"_ivl_56", 31 0, L_0000018ad27e0d78;  1 drivers
v0000018ad27c8200_0 .net *"_ivl_7", 0 0, L_0000018ad2701bb0;  1 drivers
v0000018ad27c8160_0 .net *"_ivl_8", 0 0, L_0000018ad27c74e0;  1 drivers
v0000018ad27c7080_0 .net "alu_selA", 1 0, L_0000018ad27c6900;  1 drivers
v0000018ad27c67c0_0 .net "alu_selB", 1 0, L_0000018ad27c9100;  1 drivers
v0000018ad27c88e0_0 .net "clk", 0 0, L_0000018ad2701fa0;  1 drivers
v0000018ad27c69a0_0 .var "cycles_consumed", 31 0;
v0000018ad27c82a0_0 .net "exhaz", 0 0, L_0000018ad2700f00;  1 drivers
v0000018ad27c8340_0 .net "exhaz2", 0 0, L_0000018ad2701980;  1 drivers
v0000018ad27c6b80_0 .net "hlt", 0 0, v0000018ad27ae900_0;  1 drivers
v0000018ad27c8520_0 .net "idhaz", 0 0, L_0000018ad2702010;  1 drivers
v0000018ad27c7760_0 .net "idhaz2", 0 0, L_0000018ad2700950;  1 drivers
v0000018ad27c78a0_0 .net "if_id_write", 0 0, v0000018ad279c4b0_0;  1 drivers
v0000018ad27c7120_0 .net "input_clk", 0 0, v0000018ad27c8e80_0;  1 drivers
v0000018ad27c8660_0 .net "is_branch_and_taken", 0 0, L_0000018ad27ca0c0;  1 drivers
v0000018ad27c8700_0 .net "memhaz", 0 0, L_0000018ad2702080;  1 drivers
v0000018ad27c8840_0 .net "memhaz2", 0 0, L_0000018ad2701a60;  1 drivers
v0000018ad27c73a0_0 .net "pc_src", 2 0, L_0000018ad27c1fe0;  1 drivers
v0000018ad27c8ac0_0 .net "pc_write", 0 0, v0000018ad279d590_0;  1 drivers
v0000018ad27c7440_0 .net "rst", 0 0, v0000018ad27c6860_0;  1 drivers
v0000018ad27c8b60_0 .net "store_rs2_forward", 1 0, L_0000018ad27c94c0;  1 drivers
v0000018ad27c8c00_0 .net "wdata_to_reg_file", 31 0, L_0000018ad2853c50;  1 drivers
E_0000018ad270b710/0 .event negedge, v0000018ad279b3d0_0;
E_0000018ad270b710/1 .event posedge, v0000018ad2784060_0;
E_0000018ad270b710 .event/or E_0000018ad270b710/0, E_0000018ad270b710/1;
L_0000018ad27c6a40 .cmp/eq 5, v0000018ad2794840_0, v0000018ad2794200_0;
L_0000018ad27c74e0 .cmp/eq 5, v0000018ad2783700_0, v0000018ad2794200_0;
L_0000018ad27c7580 .cmp/eq 5, v0000018ad27afc60_0, v0000018ad2794200_0;
L_0000018ad27c7620 .cmp/eq 5, v0000018ad2794840_0, v0000018ad27940c0_0;
L_0000018ad27c6ae0 .cmp/eq 5, v0000018ad2783700_0, v0000018ad27940c0_0;
L_0000018ad27c6c20 .cmp/eq 5, v0000018ad27afc60_0, v0000018ad27940c0_0;
L_0000018ad27c1900 .concat [ 5 27 0 0], v0000018ad27acb00_0, L_0000018ad27e0c58;
L_0000018ad27c17c0 .cmp/ne 32, L_0000018ad27c1900, L_0000018ad27e0ca0;
L_0000018ad283da10 .concat [ 5 27 0 0], v0000018ad2794840_0, L_0000018ad27e0d30;
L_0000018ad283e690 .cmp/ne 32, L_0000018ad283da10, L_0000018ad27e0d78;
S_0000018ad24dd800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_0000018ad2559f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_0000018ad2701910 .functor NOT 1, L_0000018ad2700f00, C4<0>, C4<0>, C4<0>;
L_0000018ad27020f0 .functor AND 1, L_0000018ad2702080, L_0000018ad2701910, C4<1>, C4<1>;
L_0000018ad2700fe0 .functor OR 1, L_0000018ad2702010, L_0000018ad27020f0, C4<0>, C4<0>;
L_0000018ad2701d00 .functor OR 1, L_0000018ad2702010, L_0000018ad2700f00, C4<0>, C4<0>;
v0000018ad272c240_0 .net *"_ivl_12", 0 0, L_0000018ad2701d00;  1 drivers
v0000018ad272b660_0 .net *"_ivl_2", 0 0, L_0000018ad2701910;  1 drivers
v0000018ad272c4c0_0 .net *"_ivl_5", 0 0, L_0000018ad27020f0;  1 drivers
v0000018ad272b8e0_0 .net *"_ivl_7", 0 0, L_0000018ad2700fe0;  1 drivers
v0000018ad272b700_0 .net "alu_selA", 1 0, L_0000018ad27c6900;  alias, 1 drivers
v0000018ad272b980_0 .net "exhaz", 0 0, L_0000018ad2700f00;  alias, 1 drivers
v0000018ad272c1a0_0 .net "idhaz", 0 0, L_0000018ad2702010;  alias, 1 drivers
v0000018ad272c2e0_0 .net "memhaz", 0 0, L_0000018ad2702080;  alias, 1 drivers
L_0000018ad27c6900 .concat8 [ 1 1 0 0], L_0000018ad2700fe0, L_0000018ad2701d00;
S_0000018ad24dd990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_0000018ad2559f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_0000018ad27013d0 .functor NOT 1, L_0000018ad2701980, C4<0>, C4<0>, C4<0>;
L_0000018ad27008e0 .functor AND 1, L_0000018ad2701a60, L_0000018ad27013d0, C4<1>, C4<1>;
L_0000018ad27019f0 .functor OR 1, L_0000018ad2700950, L_0000018ad27008e0, C4<0>, C4<0>;
L_0000018ad27010c0 .functor NOT 1, v0000018ad27927c0_0, C4<0>, C4<0>, C4<0>;
L_0000018ad2701130 .functor AND 1, L_0000018ad27019f0, L_0000018ad27010c0, C4<1>, C4<1>;
L_0000018ad27016e0 .functor OR 1, L_0000018ad2700950, L_0000018ad2701980, C4<0>, C4<0>;
L_0000018ad2701c90 .functor NOT 1, v0000018ad27927c0_0, C4<0>, C4<0>, C4<0>;
L_0000018ad27025c0 .functor AND 1, L_0000018ad27016e0, L_0000018ad2701c90, C4<1>, C4<1>;
v0000018ad272c380_0 .net "EX1_is_oper2_immed", 0 0, v0000018ad27927c0_0;  alias, 1 drivers
v0000018ad272b7a0_0 .net *"_ivl_11", 0 0, L_0000018ad2701130;  1 drivers
v0000018ad272bb60_0 .net *"_ivl_16", 0 0, L_0000018ad27016e0;  1 drivers
v0000018ad272b480_0 .net *"_ivl_17", 0 0, L_0000018ad2701c90;  1 drivers
v0000018ad272bac0_0 .net *"_ivl_2", 0 0, L_0000018ad27013d0;  1 drivers
v0000018ad272ba20_0 .net *"_ivl_20", 0 0, L_0000018ad27025c0;  1 drivers
v0000018ad272bd40_0 .net *"_ivl_5", 0 0, L_0000018ad27008e0;  1 drivers
v0000018ad272b200_0 .net *"_ivl_7", 0 0, L_0000018ad27019f0;  1 drivers
v0000018ad272b340_0 .net *"_ivl_8", 0 0, L_0000018ad27010c0;  1 drivers
v0000018ad272c600_0 .net "alu_selB", 1 0, L_0000018ad27c9100;  alias, 1 drivers
v0000018ad272ada0_0 .net "exhaz", 0 0, L_0000018ad2701980;  alias, 1 drivers
v0000018ad272c420_0 .net "idhaz", 0 0, L_0000018ad2700950;  alias, 1 drivers
v0000018ad272c6a0_0 .net "memhaz", 0 0, L_0000018ad2701a60;  alias, 1 drivers
L_0000018ad27c9100 .concat8 [ 1 1 0 0], L_0000018ad2701130, L_0000018ad27025c0;
S_0000018ad2526030 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_0000018ad2559f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_0000018ad2702550 .functor NOT 1, L_0000018ad2701980, C4<0>, C4<0>, C4<0>;
L_0000018ad27026a0 .functor AND 1, L_0000018ad2701a60, L_0000018ad2702550, C4<1>, C4<1>;
L_0000018ad2702710 .functor OR 1, L_0000018ad2700950, L_0000018ad27026a0, C4<0>, C4<0>;
L_0000018ad27024e0 .functor OR 1, L_0000018ad2700950, L_0000018ad2701980, C4<0>, C4<0>;
v0000018ad272c7e0_0 .net *"_ivl_12", 0 0, L_0000018ad27024e0;  1 drivers
v0000018ad272ac60_0 .net *"_ivl_2", 0 0, L_0000018ad2702550;  1 drivers
v0000018ad272ad00_0 .net *"_ivl_5", 0 0, L_0000018ad27026a0;  1 drivers
v0000018ad272aee0_0 .net *"_ivl_7", 0 0, L_0000018ad2702710;  1 drivers
v0000018ad272b020_0 .net "exhaz", 0 0, L_0000018ad2701980;  alias, 1 drivers
v0000018ad272b0c0_0 .net "idhaz", 0 0, L_0000018ad2700950;  alias, 1 drivers
v0000018ad26a8be0_0 .net "memhaz", 0 0, L_0000018ad2701a60;  alias, 1 drivers
v0000018ad26a9360_0 .net "store_rs2_forward", 1 0, L_0000018ad27c94c0;  alias, 1 drivers
L_0000018ad27c94c0 .concat8 [ 1 1 0 0], L_0000018ad2702710, L_0000018ad27024e0;
S_0000018ad25261c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_0000018ad2559f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v0000018ad26a8e60_0 .net "EX_ALU_OUT", 31 0, L_0000018ad27c5e60;  alias, 1 drivers
v0000018ad26a8f00_0 .net "EX_memread", 0 0, v0000018ad27951a0_0;  alias, 1 drivers
v0000018ad2691370_0 .net "EX_memwrite", 0 0, v0000018ad2795e20_0;  alias, 1 drivers
v0000018ad2690330_0 .net "EX_opcode", 11 0, v0000018ad2795740_0;  alias, 1 drivers
v0000018ad2782ee0_0 .net "EX_rd_ind", 4 0, v0000018ad2794840_0;  alias, 1 drivers
v0000018ad2782260_0 .net "EX_rd_indzero", 0 0, L_0000018ad283e690;  1 drivers
v0000018ad2782b20_0 .net "EX_regwrite", 0 0, v0000018ad27957e0_0;  alias, 1 drivers
v0000018ad2783f20_0 .net "EX_rs2_out", 31 0, v0000018ad27948e0_0;  alias, 1 drivers
v0000018ad2783de0_0 .var "MEM_ALU_OUT", 31 0;
v0000018ad2783980_0 .var "MEM_memread", 0 0;
v0000018ad2782bc0_0 .var "MEM_memwrite", 0 0;
v0000018ad2783e80_0 .var "MEM_opcode", 11 0;
v0000018ad2783700_0 .var "MEM_rd_ind", 4 0;
v0000018ad27824e0_0 .var "MEM_rd_indzero", 0 0;
v0000018ad2783ca0_0 .var "MEM_regwrite", 0 0;
v0000018ad27837a0_0 .var "MEM_rs2", 31 0;
v0000018ad2782800_0 .net "clk", 0 0, L_0000018ad27d35e0;  1 drivers
v0000018ad2784060_0 .net "rst", 0 0, v0000018ad27c6860_0;  alias, 1 drivers
E_0000018ad270ac50 .event posedge, v0000018ad2784060_0, v0000018ad2782800_0;
S_0000018ad24d69c0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_0000018ad2559f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_0000018ad2531490 .param/l "add" 0 9 6, C4<000000100000>;
P_0000018ad25314c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000018ad2531500 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000018ad2531538 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000018ad2531570 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000018ad25315a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000018ad25315e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000018ad2531618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000018ad2531650 .param/l "j" 0 9 19, C4<000010000000>;
P_0000018ad2531688 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000018ad25316c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000018ad25316f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000018ad2531730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000018ad2531768 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000018ad25317a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000018ad25317d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000018ad2531810 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000018ad2531848 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000018ad2531880 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000018ad25318b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000018ad25318f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000018ad2531928 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000018ad2531960 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000018ad2531998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000018ad25319d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000018ad27d3dc0 .functor XOR 1, L_0000018ad27d3570, v0000018ad2795240_0, C4<0>, C4<0>;
L_0000018ad27d3e30 .functor NOT 1, L_0000018ad27d3dc0, C4<0>, C4<0>, C4<0>;
L_0000018ad27d4370 .functor OR 1, v0000018ad27c6860_0, L_0000018ad27d3e30, C4<0>, C4<0>;
L_0000018ad27d4530 .functor NOT 1, L_0000018ad27d4370, C4<0>, C4<0>, C4<0>;
v0000018ad2786a90_0 .net "ALU_OP", 3 0, v0000018ad2788430_0;  1 drivers
v0000018ad2788ed0_0 .net "BranchDecision", 0 0, L_0000018ad27d3570;  1 drivers
v0000018ad2789010_0 .net "CF", 0 0, v0000018ad27864f0_0;  1 drivers
v0000018ad2789470_0 .net "EX_opcode", 11 0, v0000018ad2795740_0;  alias, 1 drivers
v0000018ad2789790_0 .net "Wrong_prediction", 0 0, L_0000018ad27d4530;  alias, 1 drivers
v0000018ad2789ab0_0 .net "ZF", 0 0, L_0000018ad27d3180;  1 drivers
L_0000018ad27e0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000018ad2789b50_0 .net/2u *"_ivl_0", 31 0, L_0000018ad27e0ce8;  1 drivers
v0000018ad27895b0_0 .net *"_ivl_11", 0 0, L_0000018ad27d4370;  1 drivers
v0000018ad2788bb0_0 .net *"_ivl_2", 31 0, L_0000018ad27c4920;  1 drivers
v0000018ad2789650_0 .net *"_ivl_6", 0 0, L_0000018ad27d3dc0;  1 drivers
v0000018ad2788d90_0 .net *"_ivl_8", 0 0, L_0000018ad27d3e30;  1 drivers
v0000018ad2789bf0_0 .net "alu_out", 31 0, L_0000018ad27c5e60;  alias, 1 drivers
v0000018ad2789510_0 .net "alu_outw", 31 0, v0000018ad2786950_0;  1 drivers
v0000018ad2788f70_0 .net "is_beq", 0 0, v0000018ad2795ce0_0;  alias, 1 drivers
v0000018ad27890b0_0 .net "is_bne", 0 0, v0000018ad2794e80_0;  alias, 1 drivers
v0000018ad2788b10_0 .net "is_jal", 0 0, v0000018ad2795060_0;  alias, 1 drivers
v0000018ad2788cf0_0 .net "oper1", 31 0, v0000018ad2794de0_0;  alias, 1 drivers
v0000018ad2789290_0 .net "oper2", 31 0, v0000018ad2795d80_0;  alias, 1 drivers
v0000018ad2789f10_0 .net "pc", 31 0, v0000018ad27956a0_0;  alias, 1 drivers
v0000018ad27896f0_0 .net "predicted", 0 0, v0000018ad2795240_0;  alias, 1 drivers
v0000018ad2789fb0_0 .net "rst", 0 0, v0000018ad27c6860_0;  alias, 1 drivers
L_0000018ad27c4920 .arith/sum 32, v0000018ad27956a0_0, L_0000018ad27e0ce8;
L_0000018ad27c5e60 .functor MUXZ 32, v0000018ad2786950_0, L_0000018ad27c4920, v0000018ad2795060_0, C4<>;
S_0000018ad24d6b50 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_0000018ad24d69c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_0000018ad27d3c70 .functor AND 1, v0000018ad2795ce0_0, L_0000018ad27d4920, C4<1>, C4<1>;
L_0000018ad27d3d50 .functor NOT 1, L_0000018ad27d4920, C4<0>, C4<0>, C4<0>;
L_0000018ad27d3f80 .functor AND 1, v0000018ad2794e80_0, L_0000018ad27d3d50, C4<1>, C4<1>;
L_0000018ad27d3570 .functor OR 1, L_0000018ad27d3c70, L_0000018ad27d3f80, C4<0>, C4<0>;
v0000018ad2786810_0 .net "BranchDecision", 0 0, L_0000018ad27d3570;  alias, 1 drivers
v0000018ad2787670_0 .net *"_ivl_2", 0 0, L_0000018ad27d3d50;  1 drivers
v0000018ad2787e90_0 .net "is_beq", 0 0, v0000018ad2795ce0_0;  alias, 1 drivers
v0000018ad2787fd0_0 .net "is_beq_taken", 0 0, L_0000018ad27d3c70;  1 drivers
v0000018ad2786310_0 .net "is_bne", 0 0, v0000018ad2794e80_0;  alias, 1 drivers
v0000018ad27881b0_0 .net "is_bne_taken", 0 0, L_0000018ad27d3f80;  1 drivers
v0000018ad2788250_0 .net "is_eq", 0 0, L_0000018ad27d4920;  1 drivers
v0000018ad27861d0_0 .net "oper1", 31 0, v0000018ad2794de0_0;  alias, 1 drivers
v0000018ad2786270_0 .net "oper2", 31 0, v0000018ad2795d80_0;  alias, 1 drivers
S_0000018ad2549aa0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_0000018ad24d6b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_0000018ad27d4300 .functor XOR 1, L_0000018ad27c5a00, L_0000018ad27c5aa0, C4<0>, C4<0>;
L_0000018ad27d37a0 .functor XOR 1, L_0000018ad27c5b40, L_0000018ad27c5be0, C4<0>, C4<0>;
L_0000018ad27d3730 .functor XOR 1, L_0000018ad27c42e0, L_0000018ad27c5c80, C4<0>, C4<0>;
L_0000018ad27d3420 .functor XOR 1, L_0000018ad27c5d20, L_0000018ad27c64a0, C4<0>, C4<0>;
L_0000018ad27d2fc0 .functor XOR 1, L_0000018ad27c6540, L_0000018ad27c3fc0, C4<0>, C4<0>;
L_0000018ad27d44c0 .functor XOR 1, L_0000018ad27c4060, L_0000018ad27c4380, C4<0>, C4<0>;
L_0000018ad27d4b50 .functor XOR 1, L_0000018ad283a8b0, L_0000018ad283ac70, C4<0>, C4<0>;
L_0000018ad27d47d0 .functor XOR 1, L_0000018ad283ca70, L_0000018ad283b170, C4<0>, C4<0>;
L_0000018ad27d46f0 .functor XOR 1, L_0000018ad283ad10, L_0000018ad283ba30, C4<0>, C4<0>;
L_0000018ad27d3260 .functor XOR 1, L_0000018ad283b0d0, L_0000018ad283bc10, C4<0>, C4<0>;
L_0000018ad27d3810 .functor XOR 1, L_0000018ad283cbb0, L_0000018ad283a950, C4<0>, C4<0>;
L_0000018ad27d38f0 .functor XOR 1, L_0000018ad283ab30, L_0000018ad283c9d0, C4<0>, C4<0>;
L_0000018ad27d3f10 .functor XOR 1, L_0000018ad283adb0, L_0000018ad283bf30, C4<0>, C4<0>;
L_0000018ad27d4140 .functor XOR 1, L_0000018ad283bad0, L_0000018ad283b3f0, C4<0>, C4<0>;
L_0000018ad27d3490 .functor XOR 1, L_0000018ad283bcb0, L_0000018ad283c610, C4<0>, C4<0>;
L_0000018ad27d41b0 .functor XOR 1, L_0000018ad283bd50, L_0000018ad283c110, C4<0>, C4<0>;
L_0000018ad27d3b90 .functor XOR 1, L_0000018ad283bdf0, L_0000018ad283b8f0, C4<0>, C4<0>;
L_0000018ad27d3960 .functor XOR 1, L_0000018ad283bb70, L_0000018ad283b670, C4<0>, C4<0>;
L_0000018ad27d32d0 .functor XOR 1, L_0000018ad283a590, L_0000018ad283a9f0, C4<0>, C4<0>;
L_0000018ad27d3500 .functor XOR 1, L_0000018ad283abd0, L_0000018ad283aa90, C4<0>, C4<0>;
L_0000018ad27d4a00 .functor XOR 1, L_0000018ad283ae50, L_0000018ad283a630, C4<0>, C4<0>;
L_0000018ad27d4840 .functor XOR 1, L_0000018ad283a6d0, L_0000018ad283b210, C4<0>, C4<0>;
L_0000018ad27d39d0 .functor XOR 1, L_0000018ad283b710, L_0000018ad283af90, C4<0>, C4<0>;
L_0000018ad27d3a40 .functor XOR 1, L_0000018ad283aef0, L_0000018ad283b2b0, C4<0>, C4<0>;
L_0000018ad27d4a70 .functor XOR 1, L_0000018ad283b030, L_0000018ad283b7b0, C4<0>, C4<0>;
L_0000018ad27d3340 .functor XOR 1, L_0000018ad283cb10, L_0000018ad283b490, C4<0>, C4<0>;
L_0000018ad27d4220 .functor XOR 1, L_0000018ad283c430, L_0000018ad283b350, C4<0>, C4<0>;
L_0000018ad27d48b0 .functor XOR 1, L_0000018ad283c6b0, L_0000018ad283be90, C4<0>, C4<0>;
L_0000018ad27d3030 .functor XOR 1, L_0000018ad283b530, L_0000018ad283b5d0, C4<0>, C4<0>;
L_0000018ad27d30a0 .functor XOR 1, L_0000018ad283b850, L_0000018ad283b990, C4<0>, C4<0>;
L_0000018ad27d4290 .functor XOR 1, L_0000018ad283bfd0, L_0000018ad283c570, C4<0>, C4<0>;
L_0000018ad27d3110 .functor XOR 1, L_0000018ad283ccf0, L_0000018ad283c750, C4<0>, C4<0>;
L_0000018ad27d4920/0/0 .functor OR 1, L_0000018ad283a770, L_0000018ad283c1b0, L_0000018ad283c250, L_0000018ad283c7f0;
L_0000018ad27d4920/0/4 .functor OR 1, L_0000018ad283c2f0, L_0000018ad283c390, L_0000018ad283c4d0, L_0000018ad283c890;
L_0000018ad27d4920/0/8 .functor OR 1, L_0000018ad283c930, L_0000018ad283cc50, L_0000018ad283a810, L_0000018ad283f3b0;
L_0000018ad27d4920/0/12 .functor OR 1, L_0000018ad283d0b0, L_0000018ad283dd30, L_0000018ad283f1d0, L_0000018ad283eff0;
L_0000018ad27d4920/0/16 .functor OR 1, L_0000018ad283d470, L_0000018ad283d3d0, L_0000018ad283f270, L_0000018ad283dc90;
L_0000018ad27d4920/0/20 .functor OR 1, L_0000018ad283e730, L_0000018ad283ee10, L_0000018ad283ced0, L_0000018ad283d510;
L_0000018ad27d4920/0/24 .functor OR 1, L_0000018ad283d150, L_0000018ad283d290, L_0000018ad283ed70, L_0000018ad283d1f0;
L_0000018ad27d4920/0/28 .functor OR 1, L_0000018ad283d010, L_0000018ad283ec30, L_0000018ad283f310, L_0000018ad283e7d0;
L_0000018ad27d4920/1/0 .functor OR 1, L_0000018ad27d4920/0/0, L_0000018ad27d4920/0/4, L_0000018ad27d4920/0/8, L_0000018ad27d4920/0/12;
L_0000018ad27d4920/1/4 .functor OR 1, L_0000018ad27d4920/0/16, L_0000018ad27d4920/0/20, L_0000018ad27d4920/0/24, L_0000018ad27d4920/0/28;
L_0000018ad27d4920 .functor NOR 1, L_0000018ad27d4920/1/0, L_0000018ad27d4920/1/4, C4<0>, C4<0>;
v0000018ad27846a0_0 .net *"_ivl_0", 0 0, L_0000018ad27d4300;  1 drivers
v0000018ad2782f80_0 .net *"_ivl_101", 0 0, L_0000018ad283b8f0;  1 drivers
v0000018ad2782620_0 .net *"_ivl_102", 0 0, L_0000018ad27d3960;  1 drivers
v0000018ad2782c60_0 .net *"_ivl_105", 0 0, L_0000018ad283bb70;  1 drivers
v0000018ad27838e0_0 .net *"_ivl_107", 0 0, L_0000018ad283b670;  1 drivers
v0000018ad2782760_0 .net *"_ivl_108", 0 0, L_0000018ad27d32d0;  1 drivers
v0000018ad27841a0_0 .net *"_ivl_11", 0 0, L_0000018ad27c5be0;  1 drivers
v0000018ad2783020_0 .net *"_ivl_111", 0 0, L_0000018ad283a590;  1 drivers
v0000018ad2782e40_0 .net *"_ivl_113", 0 0, L_0000018ad283a9f0;  1 drivers
v0000018ad2782d00_0 .net *"_ivl_114", 0 0, L_0000018ad27d3500;  1 drivers
v0000018ad2783a20_0 .net *"_ivl_117", 0 0, L_0000018ad283abd0;  1 drivers
v0000018ad2784240_0 .net *"_ivl_119", 0 0, L_0000018ad283aa90;  1 drivers
v0000018ad27830c0_0 .net *"_ivl_12", 0 0, L_0000018ad27d3730;  1 drivers
v0000018ad2783660_0 .net *"_ivl_120", 0 0, L_0000018ad27d4a00;  1 drivers
v0000018ad2783160_0 .net *"_ivl_123", 0 0, L_0000018ad283ae50;  1 drivers
v0000018ad2782da0_0 .net *"_ivl_125", 0 0, L_0000018ad283a630;  1 drivers
v0000018ad2783ac0_0 .net *"_ivl_126", 0 0, L_0000018ad27d4840;  1 drivers
v0000018ad2783200_0 .net *"_ivl_129", 0 0, L_0000018ad283a6d0;  1 drivers
v0000018ad27828a0_0 .net *"_ivl_131", 0 0, L_0000018ad283b210;  1 drivers
v0000018ad27835c0_0 .net *"_ivl_132", 0 0, L_0000018ad27d39d0;  1 drivers
v0000018ad27842e0_0 .net *"_ivl_135", 0 0, L_0000018ad283b710;  1 drivers
v0000018ad2783b60_0 .net *"_ivl_137", 0 0, L_0000018ad283af90;  1 drivers
v0000018ad2782300_0 .net *"_ivl_138", 0 0, L_0000018ad27d3a40;  1 drivers
v0000018ad2783c00_0 .net *"_ivl_141", 0 0, L_0000018ad283aef0;  1 drivers
v0000018ad27832a0_0 .net *"_ivl_143", 0 0, L_0000018ad283b2b0;  1 drivers
v0000018ad27823a0_0 .net *"_ivl_144", 0 0, L_0000018ad27d4a70;  1 drivers
v0000018ad2783d40_0 .net *"_ivl_147", 0 0, L_0000018ad283b030;  1 drivers
v0000018ad2784920_0 .net *"_ivl_149", 0 0, L_0000018ad283b7b0;  1 drivers
v0000018ad2783340_0 .net *"_ivl_15", 0 0, L_0000018ad27c42e0;  1 drivers
v0000018ad27833e0_0 .net *"_ivl_150", 0 0, L_0000018ad27d3340;  1 drivers
v0000018ad2783480_0 .net *"_ivl_153", 0 0, L_0000018ad283cb10;  1 drivers
v0000018ad2783fc0_0 .net *"_ivl_155", 0 0, L_0000018ad283b490;  1 drivers
v0000018ad27829e0_0 .net *"_ivl_156", 0 0, L_0000018ad27d4220;  1 drivers
v0000018ad2784380_0 .net *"_ivl_159", 0 0, L_0000018ad283c430;  1 drivers
v0000018ad2783520_0 .net *"_ivl_161", 0 0, L_0000018ad283b350;  1 drivers
v0000018ad2783840_0 .net *"_ivl_162", 0 0, L_0000018ad27d48b0;  1 drivers
v0000018ad2784420_0 .net *"_ivl_165", 0 0, L_0000018ad283c6b0;  1 drivers
v0000018ad27844c0_0 .net *"_ivl_167", 0 0, L_0000018ad283be90;  1 drivers
v0000018ad2782440_0 .net *"_ivl_168", 0 0, L_0000018ad27d3030;  1 drivers
v0000018ad2784560_0 .net *"_ivl_17", 0 0, L_0000018ad27c5c80;  1 drivers
v0000018ad27847e0_0 .net *"_ivl_171", 0 0, L_0000018ad283b530;  1 drivers
v0000018ad2784600_0 .net *"_ivl_173", 0 0, L_0000018ad283b5d0;  1 drivers
v0000018ad2784740_0 .net *"_ivl_174", 0 0, L_0000018ad27d30a0;  1 drivers
v0000018ad2784880_0 .net *"_ivl_177", 0 0, L_0000018ad283b850;  1 drivers
v0000018ad27821c0_0 .net *"_ivl_179", 0 0, L_0000018ad283b990;  1 drivers
v0000018ad2782580_0 .net *"_ivl_18", 0 0, L_0000018ad27d3420;  1 drivers
v0000018ad27826c0_0 .net *"_ivl_180", 0 0, L_0000018ad27d4290;  1 drivers
v0000018ad2782940_0 .net *"_ivl_183", 0 0, L_0000018ad283bfd0;  1 drivers
v0000018ad2782a80_0 .net *"_ivl_185", 0 0, L_0000018ad283c570;  1 drivers
v0000018ad27855a0_0 .net *"_ivl_186", 0 0, L_0000018ad27d3110;  1 drivers
v0000018ad27858c0_0 .net *"_ivl_190", 0 0, L_0000018ad283ccf0;  1 drivers
v0000018ad2785dc0_0 .net *"_ivl_192", 0 0, L_0000018ad283c750;  1 drivers
v0000018ad2785140_0 .net *"_ivl_194", 0 0, L_0000018ad283a770;  1 drivers
v0000018ad2784ba0_0 .net *"_ivl_196", 0 0, L_0000018ad283c1b0;  1 drivers
v0000018ad2785f00_0 .net *"_ivl_198", 0 0, L_0000018ad283c250;  1 drivers
v0000018ad2784d80_0 .net *"_ivl_200", 0 0, L_0000018ad283c7f0;  1 drivers
v0000018ad27849c0_0 .net *"_ivl_202", 0 0, L_0000018ad283c2f0;  1 drivers
v0000018ad2785820_0 .net *"_ivl_204", 0 0, L_0000018ad283c390;  1 drivers
v0000018ad2785b40_0 .net *"_ivl_206", 0 0, L_0000018ad283c4d0;  1 drivers
v0000018ad2784e20_0 .net *"_ivl_208", 0 0, L_0000018ad283c890;  1 drivers
v0000018ad2784a60_0 .net *"_ivl_21", 0 0, L_0000018ad27c5d20;  1 drivers
v0000018ad2785280_0 .net *"_ivl_210", 0 0, L_0000018ad283c930;  1 drivers
v0000018ad2784c40_0 .net *"_ivl_212", 0 0, L_0000018ad283cc50;  1 drivers
v0000018ad2784ec0_0 .net *"_ivl_214", 0 0, L_0000018ad283a810;  1 drivers
v0000018ad2784f60_0 .net *"_ivl_216", 0 0, L_0000018ad283f3b0;  1 drivers
v0000018ad2785500_0 .net *"_ivl_218", 0 0, L_0000018ad283d0b0;  1 drivers
v0000018ad2785be0_0 .net *"_ivl_220", 0 0, L_0000018ad283dd30;  1 drivers
v0000018ad2785c80_0 .net *"_ivl_222", 0 0, L_0000018ad283f1d0;  1 drivers
v0000018ad2785000_0 .net *"_ivl_224", 0 0, L_0000018ad283eff0;  1 drivers
v0000018ad27850a0_0 .net *"_ivl_226", 0 0, L_0000018ad283d470;  1 drivers
v0000018ad2785d20_0 .net *"_ivl_228", 0 0, L_0000018ad283d3d0;  1 drivers
v0000018ad27856e0_0 .net *"_ivl_23", 0 0, L_0000018ad27c64a0;  1 drivers
v0000018ad2785e60_0 .net *"_ivl_230", 0 0, L_0000018ad283f270;  1 drivers
v0000018ad2785780_0 .net *"_ivl_232", 0 0, L_0000018ad283dc90;  1 drivers
v0000018ad27851e0_0 .net *"_ivl_234", 0 0, L_0000018ad283e730;  1 drivers
v0000018ad2785fa0_0 .net *"_ivl_236", 0 0, L_0000018ad283ee10;  1 drivers
v0000018ad2785640_0 .net *"_ivl_238", 0 0, L_0000018ad283ced0;  1 drivers
v0000018ad2785320_0 .net *"_ivl_24", 0 0, L_0000018ad27d2fc0;  1 drivers
v0000018ad27853c0_0 .net *"_ivl_240", 0 0, L_0000018ad283d510;  1 drivers
v0000018ad2785460_0 .net *"_ivl_242", 0 0, L_0000018ad283d150;  1 drivers
v0000018ad2785960_0 .net *"_ivl_244", 0 0, L_0000018ad283d290;  1 drivers
v0000018ad2786040_0 .net *"_ivl_246", 0 0, L_0000018ad283ed70;  1 drivers
v0000018ad2785a00_0 .net *"_ivl_248", 0 0, L_0000018ad283d1f0;  1 drivers
v0000018ad2785aa0_0 .net *"_ivl_250", 0 0, L_0000018ad283d010;  1 drivers
v0000018ad2784b00_0 .net *"_ivl_252", 0 0, L_0000018ad283ec30;  1 drivers
v0000018ad2784ce0_0 .net *"_ivl_254", 0 0, L_0000018ad283f310;  1 drivers
v0000018ad26a83c0_0 .net *"_ivl_256", 0 0, L_0000018ad283e7d0;  1 drivers
v0000018ad2786b30_0 .net *"_ivl_27", 0 0, L_0000018ad27c6540;  1 drivers
v0000018ad27873f0_0 .net *"_ivl_29", 0 0, L_0000018ad27c3fc0;  1 drivers
v0000018ad2788070_0 .net *"_ivl_3", 0 0, L_0000018ad27c5a00;  1 drivers
v0000018ad2788390_0 .net *"_ivl_30", 0 0, L_0000018ad27d44c0;  1 drivers
v0000018ad2786e50_0 .net *"_ivl_33", 0 0, L_0000018ad27c4060;  1 drivers
v0000018ad27878f0_0 .net *"_ivl_35", 0 0, L_0000018ad27c4380;  1 drivers
v0000018ad2786ef0_0 .net *"_ivl_36", 0 0, L_0000018ad27d4b50;  1 drivers
v0000018ad2787210_0 .net *"_ivl_39", 0 0, L_0000018ad283a8b0;  1 drivers
v0000018ad2786bd0_0 .net *"_ivl_41", 0 0, L_0000018ad283ac70;  1 drivers
v0000018ad2786c70_0 .net *"_ivl_42", 0 0, L_0000018ad27d47d0;  1 drivers
v0000018ad2787490_0 .net *"_ivl_45", 0 0, L_0000018ad283ca70;  1 drivers
v0000018ad2787990_0 .net *"_ivl_47", 0 0, L_0000018ad283b170;  1 drivers
v0000018ad2787f30_0 .net *"_ivl_48", 0 0, L_0000018ad27d46f0;  1 drivers
v0000018ad2788750_0 .net *"_ivl_5", 0 0, L_0000018ad27c5aa0;  1 drivers
v0000018ad27887f0_0 .net *"_ivl_51", 0 0, L_0000018ad283ad10;  1 drivers
v0000018ad2787cb0_0 .net *"_ivl_53", 0 0, L_0000018ad283ba30;  1 drivers
v0000018ad27868b0_0 .net *"_ivl_54", 0 0, L_0000018ad27d3260;  1 drivers
v0000018ad2788110_0 .net *"_ivl_57", 0 0, L_0000018ad283b0d0;  1 drivers
v0000018ad2787b70_0 .net *"_ivl_59", 0 0, L_0000018ad283bc10;  1 drivers
v0000018ad2788610_0 .net *"_ivl_6", 0 0, L_0000018ad27d37a0;  1 drivers
v0000018ad2787c10_0 .net *"_ivl_60", 0 0, L_0000018ad27d3810;  1 drivers
v0000018ad27863b0_0 .net *"_ivl_63", 0 0, L_0000018ad283cbb0;  1 drivers
v0000018ad2787530_0 .net *"_ivl_65", 0 0, L_0000018ad283a950;  1 drivers
v0000018ad2786f90_0 .net *"_ivl_66", 0 0, L_0000018ad27d38f0;  1 drivers
v0000018ad2786d10_0 .net *"_ivl_69", 0 0, L_0000018ad283ab30;  1 drivers
v0000018ad2788890_0 .net *"_ivl_71", 0 0, L_0000018ad283c9d0;  1 drivers
v0000018ad2787d50_0 .net *"_ivl_72", 0 0, L_0000018ad27d3f10;  1 drivers
v0000018ad2787030_0 .net *"_ivl_75", 0 0, L_0000018ad283adb0;  1 drivers
v0000018ad2786770_0 .net *"_ivl_77", 0 0, L_0000018ad283bf30;  1 drivers
v0000018ad2788570_0 .net *"_ivl_78", 0 0, L_0000018ad27d4140;  1 drivers
v0000018ad2786db0_0 .net *"_ivl_81", 0 0, L_0000018ad283bad0;  1 drivers
v0000018ad2787a30_0 .net *"_ivl_83", 0 0, L_0000018ad283b3f0;  1 drivers
v0000018ad27869f0_0 .net *"_ivl_84", 0 0, L_0000018ad27d3490;  1 drivers
v0000018ad27886b0_0 .net *"_ivl_87", 0 0, L_0000018ad283bcb0;  1 drivers
v0000018ad27870d0_0 .net *"_ivl_89", 0 0, L_0000018ad283c610;  1 drivers
v0000018ad27882f0_0 .net *"_ivl_9", 0 0, L_0000018ad27c5b40;  1 drivers
v0000018ad2787170_0 .net *"_ivl_90", 0 0, L_0000018ad27d41b0;  1 drivers
v0000018ad2787ad0_0 .net *"_ivl_93", 0 0, L_0000018ad283bd50;  1 drivers
v0000018ad27884d0_0 .net *"_ivl_95", 0 0, L_0000018ad283c110;  1 drivers
v0000018ad2787710_0 .net *"_ivl_96", 0 0, L_0000018ad27d3b90;  1 drivers
v0000018ad2788930_0 .net *"_ivl_99", 0 0, L_0000018ad283bdf0;  1 drivers
v0000018ad2786590_0 .net "a", 31 0, v0000018ad2794de0_0;  alias, 1 drivers
v0000018ad2787350_0 .net "b", 31 0, v0000018ad2795d80_0;  alias, 1 drivers
v0000018ad27875d0_0 .net "out", 0 0, L_0000018ad27d4920;  alias, 1 drivers
v0000018ad2787df0_0 .net "temp", 31 0, L_0000018ad283c070;  1 drivers
L_0000018ad27c5a00 .part v0000018ad2794de0_0, 0, 1;
L_0000018ad27c5aa0 .part v0000018ad2795d80_0, 0, 1;
L_0000018ad27c5b40 .part v0000018ad2794de0_0, 1, 1;
L_0000018ad27c5be0 .part v0000018ad2795d80_0, 1, 1;
L_0000018ad27c42e0 .part v0000018ad2794de0_0, 2, 1;
L_0000018ad27c5c80 .part v0000018ad2795d80_0, 2, 1;
L_0000018ad27c5d20 .part v0000018ad2794de0_0, 3, 1;
L_0000018ad27c64a0 .part v0000018ad2795d80_0, 3, 1;
L_0000018ad27c6540 .part v0000018ad2794de0_0, 4, 1;
L_0000018ad27c3fc0 .part v0000018ad2795d80_0, 4, 1;
L_0000018ad27c4060 .part v0000018ad2794de0_0, 5, 1;
L_0000018ad27c4380 .part v0000018ad2795d80_0, 5, 1;
L_0000018ad283a8b0 .part v0000018ad2794de0_0, 6, 1;
L_0000018ad283ac70 .part v0000018ad2795d80_0, 6, 1;
L_0000018ad283ca70 .part v0000018ad2794de0_0, 7, 1;
L_0000018ad283b170 .part v0000018ad2795d80_0, 7, 1;
L_0000018ad283ad10 .part v0000018ad2794de0_0, 8, 1;
L_0000018ad283ba30 .part v0000018ad2795d80_0, 8, 1;
L_0000018ad283b0d0 .part v0000018ad2794de0_0, 9, 1;
L_0000018ad283bc10 .part v0000018ad2795d80_0, 9, 1;
L_0000018ad283cbb0 .part v0000018ad2794de0_0, 10, 1;
L_0000018ad283a950 .part v0000018ad2795d80_0, 10, 1;
L_0000018ad283ab30 .part v0000018ad2794de0_0, 11, 1;
L_0000018ad283c9d0 .part v0000018ad2795d80_0, 11, 1;
L_0000018ad283adb0 .part v0000018ad2794de0_0, 12, 1;
L_0000018ad283bf30 .part v0000018ad2795d80_0, 12, 1;
L_0000018ad283bad0 .part v0000018ad2794de0_0, 13, 1;
L_0000018ad283b3f0 .part v0000018ad2795d80_0, 13, 1;
L_0000018ad283bcb0 .part v0000018ad2794de0_0, 14, 1;
L_0000018ad283c610 .part v0000018ad2795d80_0, 14, 1;
L_0000018ad283bd50 .part v0000018ad2794de0_0, 15, 1;
L_0000018ad283c110 .part v0000018ad2795d80_0, 15, 1;
L_0000018ad283bdf0 .part v0000018ad2794de0_0, 16, 1;
L_0000018ad283b8f0 .part v0000018ad2795d80_0, 16, 1;
L_0000018ad283bb70 .part v0000018ad2794de0_0, 17, 1;
L_0000018ad283b670 .part v0000018ad2795d80_0, 17, 1;
L_0000018ad283a590 .part v0000018ad2794de0_0, 18, 1;
L_0000018ad283a9f0 .part v0000018ad2795d80_0, 18, 1;
L_0000018ad283abd0 .part v0000018ad2794de0_0, 19, 1;
L_0000018ad283aa90 .part v0000018ad2795d80_0, 19, 1;
L_0000018ad283ae50 .part v0000018ad2794de0_0, 20, 1;
L_0000018ad283a630 .part v0000018ad2795d80_0, 20, 1;
L_0000018ad283a6d0 .part v0000018ad2794de0_0, 21, 1;
L_0000018ad283b210 .part v0000018ad2795d80_0, 21, 1;
L_0000018ad283b710 .part v0000018ad2794de0_0, 22, 1;
L_0000018ad283af90 .part v0000018ad2795d80_0, 22, 1;
L_0000018ad283aef0 .part v0000018ad2794de0_0, 23, 1;
L_0000018ad283b2b0 .part v0000018ad2795d80_0, 23, 1;
L_0000018ad283b030 .part v0000018ad2794de0_0, 24, 1;
L_0000018ad283b7b0 .part v0000018ad2795d80_0, 24, 1;
L_0000018ad283cb10 .part v0000018ad2794de0_0, 25, 1;
L_0000018ad283b490 .part v0000018ad2795d80_0, 25, 1;
L_0000018ad283c430 .part v0000018ad2794de0_0, 26, 1;
L_0000018ad283b350 .part v0000018ad2795d80_0, 26, 1;
L_0000018ad283c6b0 .part v0000018ad2794de0_0, 27, 1;
L_0000018ad283be90 .part v0000018ad2795d80_0, 27, 1;
L_0000018ad283b530 .part v0000018ad2794de0_0, 28, 1;
L_0000018ad283b5d0 .part v0000018ad2795d80_0, 28, 1;
L_0000018ad283b850 .part v0000018ad2794de0_0, 29, 1;
L_0000018ad283b990 .part v0000018ad2795d80_0, 29, 1;
L_0000018ad283bfd0 .part v0000018ad2794de0_0, 30, 1;
L_0000018ad283c570 .part v0000018ad2795d80_0, 30, 1;
LS_0000018ad283c070_0_0 .concat8 [ 1 1 1 1], L_0000018ad27d4300, L_0000018ad27d37a0, L_0000018ad27d3730, L_0000018ad27d3420;
LS_0000018ad283c070_0_4 .concat8 [ 1 1 1 1], L_0000018ad27d2fc0, L_0000018ad27d44c0, L_0000018ad27d4b50, L_0000018ad27d47d0;
LS_0000018ad283c070_0_8 .concat8 [ 1 1 1 1], L_0000018ad27d46f0, L_0000018ad27d3260, L_0000018ad27d3810, L_0000018ad27d38f0;
LS_0000018ad283c070_0_12 .concat8 [ 1 1 1 1], L_0000018ad27d3f10, L_0000018ad27d4140, L_0000018ad27d3490, L_0000018ad27d41b0;
LS_0000018ad283c070_0_16 .concat8 [ 1 1 1 1], L_0000018ad27d3b90, L_0000018ad27d3960, L_0000018ad27d32d0, L_0000018ad27d3500;
LS_0000018ad283c070_0_20 .concat8 [ 1 1 1 1], L_0000018ad27d4a00, L_0000018ad27d4840, L_0000018ad27d39d0, L_0000018ad27d3a40;
LS_0000018ad283c070_0_24 .concat8 [ 1 1 1 1], L_0000018ad27d4a70, L_0000018ad27d3340, L_0000018ad27d4220, L_0000018ad27d48b0;
LS_0000018ad283c070_0_28 .concat8 [ 1 1 1 1], L_0000018ad27d3030, L_0000018ad27d30a0, L_0000018ad27d4290, L_0000018ad27d3110;
LS_0000018ad283c070_1_0 .concat8 [ 4 4 4 4], LS_0000018ad283c070_0_0, LS_0000018ad283c070_0_4, LS_0000018ad283c070_0_8, LS_0000018ad283c070_0_12;
LS_0000018ad283c070_1_4 .concat8 [ 4 4 4 4], LS_0000018ad283c070_0_16, LS_0000018ad283c070_0_20, LS_0000018ad283c070_0_24, LS_0000018ad283c070_0_28;
L_0000018ad283c070 .concat8 [ 16 16 0 0], LS_0000018ad283c070_1_0, LS_0000018ad283c070_1_4;
L_0000018ad283ccf0 .part v0000018ad2794de0_0, 31, 1;
L_0000018ad283c750 .part v0000018ad2795d80_0, 31, 1;
L_0000018ad283a770 .part L_0000018ad283c070, 0, 1;
L_0000018ad283c1b0 .part L_0000018ad283c070, 1, 1;
L_0000018ad283c250 .part L_0000018ad283c070, 2, 1;
L_0000018ad283c7f0 .part L_0000018ad283c070, 3, 1;
L_0000018ad283c2f0 .part L_0000018ad283c070, 4, 1;
L_0000018ad283c390 .part L_0000018ad283c070, 5, 1;
L_0000018ad283c4d0 .part L_0000018ad283c070, 6, 1;
L_0000018ad283c890 .part L_0000018ad283c070, 7, 1;
L_0000018ad283c930 .part L_0000018ad283c070, 8, 1;
L_0000018ad283cc50 .part L_0000018ad283c070, 9, 1;
L_0000018ad283a810 .part L_0000018ad283c070, 10, 1;
L_0000018ad283f3b0 .part L_0000018ad283c070, 11, 1;
L_0000018ad283d0b0 .part L_0000018ad283c070, 12, 1;
L_0000018ad283dd30 .part L_0000018ad283c070, 13, 1;
L_0000018ad283f1d0 .part L_0000018ad283c070, 14, 1;
L_0000018ad283eff0 .part L_0000018ad283c070, 15, 1;
L_0000018ad283d470 .part L_0000018ad283c070, 16, 1;
L_0000018ad283d3d0 .part L_0000018ad283c070, 17, 1;
L_0000018ad283f270 .part L_0000018ad283c070, 18, 1;
L_0000018ad283dc90 .part L_0000018ad283c070, 19, 1;
L_0000018ad283e730 .part L_0000018ad283c070, 20, 1;
L_0000018ad283ee10 .part L_0000018ad283c070, 21, 1;
L_0000018ad283ced0 .part L_0000018ad283c070, 22, 1;
L_0000018ad283d510 .part L_0000018ad283c070, 23, 1;
L_0000018ad283d150 .part L_0000018ad283c070, 24, 1;
L_0000018ad283d290 .part L_0000018ad283c070, 25, 1;
L_0000018ad283ed70 .part L_0000018ad283c070, 26, 1;
L_0000018ad283d1f0 .part L_0000018ad283c070, 27, 1;
L_0000018ad283d010 .part L_0000018ad283c070, 28, 1;
L_0000018ad283ec30 .part L_0000018ad283c070, 29, 1;
L_0000018ad283f310 .part L_0000018ad283c070, 30, 1;
L_0000018ad283e7d0 .part L_0000018ad283c070, 31, 1;
S_0000018ad2549c30 .scope module, "alu" "ALU" 8 18, 12 1 0, S_0000018ad24d69c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_0000018ad270b650 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_0000018ad27d3180 .functor NOT 1, L_0000018ad27c6220, C4<0>, C4<0>, C4<0>;
v0000018ad27872b0_0 .net "A", 31 0, v0000018ad2794de0_0;  alias, 1 drivers
v0000018ad2786450_0 .net "ALUOP", 3 0, v0000018ad2788430_0;  alias, 1 drivers
v0000018ad27877b0_0 .net "B", 31 0, v0000018ad2795d80_0;  alias, 1 drivers
v0000018ad27864f0_0 .var "CF", 0 0;
v0000018ad2787850_0 .net "ZF", 0 0, L_0000018ad27d3180;  alias, 1 drivers
v0000018ad2786630_0 .net *"_ivl_1", 0 0, L_0000018ad27c6220;  1 drivers
v0000018ad2786950_0 .var "res", 31 0;
E_0000018ad270b750 .event anyedge, v0000018ad2786450_0, v0000018ad2786590_0, v0000018ad2787350_0, v0000018ad27864f0_0;
L_0000018ad27c6220 .reduce/or v0000018ad2786950_0;
S_0000018ad2590140 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_0000018ad24d69c0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_0000018ad278a990 .param/l "add" 0 9 6, C4<000000100000>;
P_0000018ad278a9c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000018ad278aa00 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000018ad278aa38 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000018ad278aa70 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000018ad278aaa8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000018ad278aae0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000018ad278ab18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000018ad278ab50 .param/l "j" 0 9 19, C4<000010000000>;
P_0000018ad278ab88 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000018ad278abc0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000018ad278abf8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000018ad278ac30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000018ad278ac68 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000018ad278aca0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000018ad278acd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000018ad278ad10 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000018ad278ad48 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000018ad278ad80 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000018ad278adb8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000018ad278adf0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000018ad278ae28 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000018ad278ae60 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000018ad278ae98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000018ad278aed0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000018ad2788430_0 .var "ALU_OP", 3 0;
v0000018ad27866d0_0 .net "opcode", 11 0, v0000018ad2795740_0;  alias, 1 drivers
E_0000018ad270b7d0 .event anyedge, v0000018ad2690330_0;
S_0000018ad25902d0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_0000018ad2559f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v0000018ad2793e40_0 .net "EX1_forward_to_B", 31 0, v0000018ad2792220_0;  alias, 1 drivers
v0000018ad27943e0_0 .net "EX_PFC", 31 0, v0000018ad27924a0_0;  alias, 1 drivers
v0000018ad2792860_0 .net "EX_PFC_to_IF", 31 0, L_0000018ad27c47e0;  alias, 1 drivers
v0000018ad2792540_0 .net "alu_selA", 1 0, L_0000018ad27c6900;  alias, 1 drivers
v0000018ad2792f40_0 .net "alu_selB", 1 0, L_0000018ad27c9100;  alias, 1 drivers
v0000018ad27929a0_0 .net "ex_haz", 31 0, v0000018ad2783de0_0;  alias, 1 drivers
v0000018ad2794520_0 .net "id_haz", 31 0, L_0000018ad27c5e60;  alias, 1 drivers
v0000018ad2793620_0 .net "is_jr", 0 0, v0000018ad2794020_0;  alias, 1 drivers
v0000018ad2792c20_0 .net "mem_haz", 31 0, L_0000018ad2853c50;  alias, 1 drivers
v0000018ad2792cc0_0 .net "oper1", 31 0, L_0000018ad27cb470;  alias, 1 drivers
v0000018ad2792a40_0 .net "oper2", 31 0, L_0000018ad27d3ab0;  alias, 1 drivers
v0000018ad2792ea0_0 .net "pc", 31 0, v0000018ad2793ee0_0;  alias, 1 drivers
v0000018ad2792ae0_0 .net "rs1", 31 0, v0000018ad2792b80_0;  alias, 1 drivers
v0000018ad27920e0_0 .net "rs2_in", 31 0, v0000018ad27936c0_0;  alias, 1 drivers
v0000018ad27925e0_0 .net "rs2_out", 31 0, L_0000018ad27d4990;  alias, 1 drivers
v0000018ad2793f80_0 .net "store_rs2_forward", 1 0, L_0000018ad27c94c0;  alias, 1 drivers
L_0000018ad27c47e0 .functor MUXZ 32, v0000018ad27924a0_0, L_0000018ad27cb470, v0000018ad2794020_0, C4<>;
S_0000018ad258d8a0 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_0000018ad25902d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000018ad270aa10 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000018ad27c9cd0 .functor NOT 1, L_0000018ad27c5320, C4<0>, C4<0>, C4<0>;
L_0000018ad27c9d40 .functor NOT 1, L_0000018ad27c5780, C4<0>, C4<0>, C4<0>;
L_0000018ad27ca670 .functor NOT 1, L_0000018ad27c5960, C4<0>, C4<0>, C4<0>;
L_0000018ad27caa60 .functor NOT 1, L_0000018ad27c6680, C4<0>, C4<0>, C4<0>;
L_0000018ad27caad0 .functor AND 32, L_0000018ad27ca590, v0000018ad2792b80_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000018ad27cabb0 .functor AND 32, L_0000018ad27ca600, L_0000018ad2853c50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000018ad27cac90 .functor OR 32, L_0000018ad27caad0, L_0000018ad27cabb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000018ad27cad00 .functor AND 32, L_0000018ad27ca980, v0000018ad2783de0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000018ad27cb550 .functor OR 32, L_0000018ad27cac90, L_0000018ad27cad00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000018ad27cb390 .functor AND 32, L_0000018ad27cab40, L_0000018ad27c5e60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000018ad27cb470 .functor OR 32, L_0000018ad27cb550, L_0000018ad27cb390, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018ad2789dd0_0 .net *"_ivl_1", 0 0, L_0000018ad27c5320;  1 drivers
v0000018ad2788a70_0 .net *"_ivl_13", 0 0, L_0000018ad27c5960;  1 drivers
v0000018ad2789e70_0 .net *"_ivl_14", 0 0, L_0000018ad27ca670;  1 drivers
v0000018ad27889d0_0 .net *"_ivl_19", 0 0, L_0000018ad27c4420;  1 drivers
v0000018ad2788c50_0 .net *"_ivl_2", 0 0, L_0000018ad27c9cd0;  1 drivers
v0000018ad278df60_0 .net *"_ivl_23", 0 0, L_0000018ad27c62c0;  1 drivers
v0000018ad278e5a0_0 .net *"_ivl_27", 0 0, L_0000018ad27c6680;  1 drivers
v0000018ad278c980_0 .net *"_ivl_28", 0 0, L_0000018ad27caa60;  1 drivers
v0000018ad278d420_0 .net *"_ivl_33", 0 0, L_0000018ad27c5640;  1 drivers
v0000018ad278cd40_0 .net *"_ivl_37", 0 0, L_0000018ad27c56e0;  1 drivers
v0000018ad278d240_0 .net *"_ivl_40", 31 0, L_0000018ad27caad0;  1 drivers
v0000018ad278dc40_0 .net *"_ivl_42", 31 0, L_0000018ad27cabb0;  1 drivers
v0000018ad278d4c0_0 .net *"_ivl_44", 31 0, L_0000018ad27cac90;  1 drivers
v0000018ad278c2a0_0 .net *"_ivl_46", 31 0, L_0000018ad27cad00;  1 drivers
v0000018ad278c7a0_0 .net *"_ivl_48", 31 0, L_0000018ad27cb550;  1 drivers
v0000018ad278c020_0 .net *"_ivl_50", 31 0, L_0000018ad27cb390;  1 drivers
v0000018ad278da60_0 .net *"_ivl_7", 0 0, L_0000018ad27c5780;  1 drivers
v0000018ad278d2e0_0 .net *"_ivl_8", 0 0, L_0000018ad27c9d40;  1 drivers
v0000018ad278c8e0_0 .net "ina", 31 0, v0000018ad2792b80_0;  alias, 1 drivers
v0000018ad278cde0_0 .net "inb", 31 0, L_0000018ad2853c50;  alias, 1 drivers
v0000018ad278c520_0 .net "inc", 31 0, v0000018ad2783de0_0;  alias, 1 drivers
v0000018ad278cf20_0 .net "ind", 31 0, L_0000018ad27c5e60;  alias, 1 drivers
v0000018ad278dd80_0 .net "out", 31 0, L_0000018ad27cb470;  alias, 1 drivers
v0000018ad278d380_0 .net "s0", 31 0, L_0000018ad27ca590;  1 drivers
v0000018ad278d600_0 .net "s1", 31 0, L_0000018ad27ca600;  1 drivers
v0000018ad278ca20_0 .net "s2", 31 0, L_0000018ad27ca980;  1 drivers
v0000018ad278cb60_0 .net "s3", 31 0, L_0000018ad27cab40;  1 drivers
v0000018ad278c3e0_0 .net "sel", 1 0, L_0000018ad27c6900;  alias, 1 drivers
L_0000018ad27c5320 .part L_0000018ad27c6900, 1, 1;
LS_0000018ad27c65e0_0_0 .concat [ 1 1 1 1], L_0000018ad27c9cd0, L_0000018ad27c9cd0, L_0000018ad27c9cd0, L_0000018ad27c9cd0;
LS_0000018ad27c65e0_0_4 .concat [ 1 1 1 1], L_0000018ad27c9cd0, L_0000018ad27c9cd0, L_0000018ad27c9cd0, L_0000018ad27c9cd0;
LS_0000018ad27c65e0_0_8 .concat [ 1 1 1 1], L_0000018ad27c9cd0, L_0000018ad27c9cd0, L_0000018ad27c9cd0, L_0000018ad27c9cd0;
LS_0000018ad27c65e0_0_12 .concat [ 1 1 1 1], L_0000018ad27c9cd0, L_0000018ad27c9cd0, L_0000018ad27c9cd0, L_0000018ad27c9cd0;
LS_0000018ad27c65e0_0_16 .concat [ 1 1 1 1], L_0000018ad27c9cd0, L_0000018ad27c9cd0, L_0000018ad27c9cd0, L_0000018ad27c9cd0;
LS_0000018ad27c65e0_0_20 .concat [ 1 1 1 1], L_0000018ad27c9cd0, L_0000018ad27c9cd0, L_0000018ad27c9cd0, L_0000018ad27c9cd0;
LS_0000018ad27c65e0_0_24 .concat [ 1 1 1 1], L_0000018ad27c9cd0, L_0000018ad27c9cd0, L_0000018ad27c9cd0, L_0000018ad27c9cd0;
LS_0000018ad27c65e0_0_28 .concat [ 1 1 1 1], L_0000018ad27c9cd0, L_0000018ad27c9cd0, L_0000018ad27c9cd0, L_0000018ad27c9cd0;
LS_0000018ad27c65e0_1_0 .concat [ 4 4 4 4], LS_0000018ad27c65e0_0_0, LS_0000018ad27c65e0_0_4, LS_0000018ad27c65e0_0_8, LS_0000018ad27c65e0_0_12;
LS_0000018ad27c65e0_1_4 .concat [ 4 4 4 4], LS_0000018ad27c65e0_0_16, LS_0000018ad27c65e0_0_20, LS_0000018ad27c65e0_0_24, LS_0000018ad27c65e0_0_28;
L_0000018ad27c65e0 .concat [ 16 16 0 0], LS_0000018ad27c65e0_1_0, LS_0000018ad27c65e0_1_4;
L_0000018ad27c5780 .part L_0000018ad27c6900, 0, 1;
LS_0000018ad27c4f60_0_0 .concat [ 1 1 1 1], L_0000018ad27c9d40, L_0000018ad27c9d40, L_0000018ad27c9d40, L_0000018ad27c9d40;
LS_0000018ad27c4f60_0_4 .concat [ 1 1 1 1], L_0000018ad27c9d40, L_0000018ad27c9d40, L_0000018ad27c9d40, L_0000018ad27c9d40;
LS_0000018ad27c4f60_0_8 .concat [ 1 1 1 1], L_0000018ad27c9d40, L_0000018ad27c9d40, L_0000018ad27c9d40, L_0000018ad27c9d40;
LS_0000018ad27c4f60_0_12 .concat [ 1 1 1 1], L_0000018ad27c9d40, L_0000018ad27c9d40, L_0000018ad27c9d40, L_0000018ad27c9d40;
LS_0000018ad27c4f60_0_16 .concat [ 1 1 1 1], L_0000018ad27c9d40, L_0000018ad27c9d40, L_0000018ad27c9d40, L_0000018ad27c9d40;
LS_0000018ad27c4f60_0_20 .concat [ 1 1 1 1], L_0000018ad27c9d40, L_0000018ad27c9d40, L_0000018ad27c9d40, L_0000018ad27c9d40;
LS_0000018ad27c4f60_0_24 .concat [ 1 1 1 1], L_0000018ad27c9d40, L_0000018ad27c9d40, L_0000018ad27c9d40, L_0000018ad27c9d40;
LS_0000018ad27c4f60_0_28 .concat [ 1 1 1 1], L_0000018ad27c9d40, L_0000018ad27c9d40, L_0000018ad27c9d40, L_0000018ad27c9d40;
LS_0000018ad27c4f60_1_0 .concat [ 4 4 4 4], LS_0000018ad27c4f60_0_0, LS_0000018ad27c4f60_0_4, LS_0000018ad27c4f60_0_8, LS_0000018ad27c4f60_0_12;
LS_0000018ad27c4f60_1_4 .concat [ 4 4 4 4], LS_0000018ad27c4f60_0_16, LS_0000018ad27c4f60_0_20, LS_0000018ad27c4f60_0_24, LS_0000018ad27c4f60_0_28;
L_0000018ad27c4f60 .concat [ 16 16 0 0], LS_0000018ad27c4f60_1_0, LS_0000018ad27c4f60_1_4;
L_0000018ad27c5960 .part L_0000018ad27c6900, 1, 1;
LS_0000018ad27c4ec0_0_0 .concat [ 1 1 1 1], L_0000018ad27ca670, L_0000018ad27ca670, L_0000018ad27ca670, L_0000018ad27ca670;
LS_0000018ad27c4ec0_0_4 .concat [ 1 1 1 1], L_0000018ad27ca670, L_0000018ad27ca670, L_0000018ad27ca670, L_0000018ad27ca670;
LS_0000018ad27c4ec0_0_8 .concat [ 1 1 1 1], L_0000018ad27ca670, L_0000018ad27ca670, L_0000018ad27ca670, L_0000018ad27ca670;
LS_0000018ad27c4ec0_0_12 .concat [ 1 1 1 1], L_0000018ad27ca670, L_0000018ad27ca670, L_0000018ad27ca670, L_0000018ad27ca670;
LS_0000018ad27c4ec0_0_16 .concat [ 1 1 1 1], L_0000018ad27ca670, L_0000018ad27ca670, L_0000018ad27ca670, L_0000018ad27ca670;
LS_0000018ad27c4ec0_0_20 .concat [ 1 1 1 1], L_0000018ad27ca670, L_0000018ad27ca670, L_0000018ad27ca670, L_0000018ad27ca670;
LS_0000018ad27c4ec0_0_24 .concat [ 1 1 1 1], L_0000018ad27ca670, L_0000018ad27ca670, L_0000018ad27ca670, L_0000018ad27ca670;
LS_0000018ad27c4ec0_0_28 .concat [ 1 1 1 1], L_0000018ad27ca670, L_0000018ad27ca670, L_0000018ad27ca670, L_0000018ad27ca670;
LS_0000018ad27c4ec0_1_0 .concat [ 4 4 4 4], LS_0000018ad27c4ec0_0_0, LS_0000018ad27c4ec0_0_4, LS_0000018ad27c4ec0_0_8, LS_0000018ad27c4ec0_0_12;
LS_0000018ad27c4ec0_1_4 .concat [ 4 4 4 4], LS_0000018ad27c4ec0_0_16, LS_0000018ad27c4ec0_0_20, LS_0000018ad27c4ec0_0_24, LS_0000018ad27c4ec0_0_28;
L_0000018ad27c4ec0 .concat [ 16 16 0 0], LS_0000018ad27c4ec0_1_0, LS_0000018ad27c4ec0_1_4;
L_0000018ad27c4420 .part L_0000018ad27c6900, 0, 1;
LS_0000018ad27c41a0_0_0 .concat [ 1 1 1 1], L_0000018ad27c4420, L_0000018ad27c4420, L_0000018ad27c4420, L_0000018ad27c4420;
LS_0000018ad27c41a0_0_4 .concat [ 1 1 1 1], L_0000018ad27c4420, L_0000018ad27c4420, L_0000018ad27c4420, L_0000018ad27c4420;
LS_0000018ad27c41a0_0_8 .concat [ 1 1 1 1], L_0000018ad27c4420, L_0000018ad27c4420, L_0000018ad27c4420, L_0000018ad27c4420;
LS_0000018ad27c41a0_0_12 .concat [ 1 1 1 1], L_0000018ad27c4420, L_0000018ad27c4420, L_0000018ad27c4420, L_0000018ad27c4420;
LS_0000018ad27c41a0_0_16 .concat [ 1 1 1 1], L_0000018ad27c4420, L_0000018ad27c4420, L_0000018ad27c4420, L_0000018ad27c4420;
LS_0000018ad27c41a0_0_20 .concat [ 1 1 1 1], L_0000018ad27c4420, L_0000018ad27c4420, L_0000018ad27c4420, L_0000018ad27c4420;
LS_0000018ad27c41a0_0_24 .concat [ 1 1 1 1], L_0000018ad27c4420, L_0000018ad27c4420, L_0000018ad27c4420, L_0000018ad27c4420;
LS_0000018ad27c41a0_0_28 .concat [ 1 1 1 1], L_0000018ad27c4420, L_0000018ad27c4420, L_0000018ad27c4420, L_0000018ad27c4420;
LS_0000018ad27c41a0_1_0 .concat [ 4 4 4 4], LS_0000018ad27c41a0_0_0, LS_0000018ad27c41a0_0_4, LS_0000018ad27c41a0_0_8, LS_0000018ad27c41a0_0_12;
LS_0000018ad27c41a0_1_4 .concat [ 4 4 4 4], LS_0000018ad27c41a0_0_16, LS_0000018ad27c41a0_0_20, LS_0000018ad27c41a0_0_24, LS_0000018ad27c41a0_0_28;
L_0000018ad27c41a0 .concat [ 16 16 0 0], LS_0000018ad27c41a0_1_0, LS_0000018ad27c41a0_1_4;
L_0000018ad27c62c0 .part L_0000018ad27c6900, 1, 1;
LS_0000018ad27c4d80_0_0 .concat [ 1 1 1 1], L_0000018ad27c62c0, L_0000018ad27c62c0, L_0000018ad27c62c0, L_0000018ad27c62c0;
LS_0000018ad27c4d80_0_4 .concat [ 1 1 1 1], L_0000018ad27c62c0, L_0000018ad27c62c0, L_0000018ad27c62c0, L_0000018ad27c62c0;
LS_0000018ad27c4d80_0_8 .concat [ 1 1 1 1], L_0000018ad27c62c0, L_0000018ad27c62c0, L_0000018ad27c62c0, L_0000018ad27c62c0;
LS_0000018ad27c4d80_0_12 .concat [ 1 1 1 1], L_0000018ad27c62c0, L_0000018ad27c62c0, L_0000018ad27c62c0, L_0000018ad27c62c0;
LS_0000018ad27c4d80_0_16 .concat [ 1 1 1 1], L_0000018ad27c62c0, L_0000018ad27c62c0, L_0000018ad27c62c0, L_0000018ad27c62c0;
LS_0000018ad27c4d80_0_20 .concat [ 1 1 1 1], L_0000018ad27c62c0, L_0000018ad27c62c0, L_0000018ad27c62c0, L_0000018ad27c62c0;
LS_0000018ad27c4d80_0_24 .concat [ 1 1 1 1], L_0000018ad27c62c0, L_0000018ad27c62c0, L_0000018ad27c62c0, L_0000018ad27c62c0;
LS_0000018ad27c4d80_0_28 .concat [ 1 1 1 1], L_0000018ad27c62c0, L_0000018ad27c62c0, L_0000018ad27c62c0, L_0000018ad27c62c0;
LS_0000018ad27c4d80_1_0 .concat [ 4 4 4 4], LS_0000018ad27c4d80_0_0, LS_0000018ad27c4d80_0_4, LS_0000018ad27c4d80_0_8, LS_0000018ad27c4d80_0_12;
LS_0000018ad27c4d80_1_4 .concat [ 4 4 4 4], LS_0000018ad27c4d80_0_16, LS_0000018ad27c4d80_0_20, LS_0000018ad27c4d80_0_24, LS_0000018ad27c4d80_0_28;
L_0000018ad27c4d80 .concat [ 16 16 0 0], LS_0000018ad27c4d80_1_0, LS_0000018ad27c4d80_1_4;
L_0000018ad27c6680 .part L_0000018ad27c6900, 0, 1;
LS_0000018ad27c6360_0_0 .concat [ 1 1 1 1], L_0000018ad27caa60, L_0000018ad27caa60, L_0000018ad27caa60, L_0000018ad27caa60;
LS_0000018ad27c6360_0_4 .concat [ 1 1 1 1], L_0000018ad27caa60, L_0000018ad27caa60, L_0000018ad27caa60, L_0000018ad27caa60;
LS_0000018ad27c6360_0_8 .concat [ 1 1 1 1], L_0000018ad27caa60, L_0000018ad27caa60, L_0000018ad27caa60, L_0000018ad27caa60;
LS_0000018ad27c6360_0_12 .concat [ 1 1 1 1], L_0000018ad27caa60, L_0000018ad27caa60, L_0000018ad27caa60, L_0000018ad27caa60;
LS_0000018ad27c6360_0_16 .concat [ 1 1 1 1], L_0000018ad27caa60, L_0000018ad27caa60, L_0000018ad27caa60, L_0000018ad27caa60;
LS_0000018ad27c6360_0_20 .concat [ 1 1 1 1], L_0000018ad27caa60, L_0000018ad27caa60, L_0000018ad27caa60, L_0000018ad27caa60;
LS_0000018ad27c6360_0_24 .concat [ 1 1 1 1], L_0000018ad27caa60, L_0000018ad27caa60, L_0000018ad27caa60, L_0000018ad27caa60;
LS_0000018ad27c6360_0_28 .concat [ 1 1 1 1], L_0000018ad27caa60, L_0000018ad27caa60, L_0000018ad27caa60, L_0000018ad27caa60;
LS_0000018ad27c6360_1_0 .concat [ 4 4 4 4], LS_0000018ad27c6360_0_0, LS_0000018ad27c6360_0_4, LS_0000018ad27c6360_0_8, LS_0000018ad27c6360_0_12;
LS_0000018ad27c6360_1_4 .concat [ 4 4 4 4], LS_0000018ad27c6360_0_16, LS_0000018ad27c6360_0_20, LS_0000018ad27c6360_0_24, LS_0000018ad27c6360_0_28;
L_0000018ad27c6360 .concat [ 16 16 0 0], LS_0000018ad27c6360_1_0, LS_0000018ad27c6360_1_4;
L_0000018ad27c5640 .part L_0000018ad27c6900, 1, 1;
LS_0000018ad27c5280_0_0 .concat [ 1 1 1 1], L_0000018ad27c5640, L_0000018ad27c5640, L_0000018ad27c5640, L_0000018ad27c5640;
LS_0000018ad27c5280_0_4 .concat [ 1 1 1 1], L_0000018ad27c5640, L_0000018ad27c5640, L_0000018ad27c5640, L_0000018ad27c5640;
LS_0000018ad27c5280_0_8 .concat [ 1 1 1 1], L_0000018ad27c5640, L_0000018ad27c5640, L_0000018ad27c5640, L_0000018ad27c5640;
LS_0000018ad27c5280_0_12 .concat [ 1 1 1 1], L_0000018ad27c5640, L_0000018ad27c5640, L_0000018ad27c5640, L_0000018ad27c5640;
LS_0000018ad27c5280_0_16 .concat [ 1 1 1 1], L_0000018ad27c5640, L_0000018ad27c5640, L_0000018ad27c5640, L_0000018ad27c5640;
LS_0000018ad27c5280_0_20 .concat [ 1 1 1 1], L_0000018ad27c5640, L_0000018ad27c5640, L_0000018ad27c5640, L_0000018ad27c5640;
LS_0000018ad27c5280_0_24 .concat [ 1 1 1 1], L_0000018ad27c5640, L_0000018ad27c5640, L_0000018ad27c5640, L_0000018ad27c5640;
LS_0000018ad27c5280_0_28 .concat [ 1 1 1 1], L_0000018ad27c5640, L_0000018ad27c5640, L_0000018ad27c5640, L_0000018ad27c5640;
LS_0000018ad27c5280_1_0 .concat [ 4 4 4 4], LS_0000018ad27c5280_0_0, LS_0000018ad27c5280_0_4, LS_0000018ad27c5280_0_8, LS_0000018ad27c5280_0_12;
LS_0000018ad27c5280_1_4 .concat [ 4 4 4 4], LS_0000018ad27c5280_0_16, LS_0000018ad27c5280_0_20, LS_0000018ad27c5280_0_24, LS_0000018ad27c5280_0_28;
L_0000018ad27c5280 .concat [ 16 16 0 0], LS_0000018ad27c5280_1_0, LS_0000018ad27c5280_1_4;
L_0000018ad27c56e0 .part L_0000018ad27c6900, 0, 1;
LS_0000018ad27c53c0_0_0 .concat [ 1 1 1 1], L_0000018ad27c56e0, L_0000018ad27c56e0, L_0000018ad27c56e0, L_0000018ad27c56e0;
LS_0000018ad27c53c0_0_4 .concat [ 1 1 1 1], L_0000018ad27c56e0, L_0000018ad27c56e0, L_0000018ad27c56e0, L_0000018ad27c56e0;
LS_0000018ad27c53c0_0_8 .concat [ 1 1 1 1], L_0000018ad27c56e0, L_0000018ad27c56e0, L_0000018ad27c56e0, L_0000018ad27c56e0;
LS_0000018ad27c53c0_0_12 .concat [ 1 1 1 1], L_0000018ad27c56e0, L_0000018ad27c56e0, L_0000018ad27c56e0, L_0000018ad27c56e0;
LS_0000018ad27c53c0_0_16 .concat [ 1 1 1 1], L_0000018ad27c56e0, L_0000018ad27c56e0, L_0000018ad27c56e0, L_0000018ad27c56e0;
LS_0000018ad27c53c0_0_20 .concat [ 1 1 1 1], L_0000018ad27c56e0, L_0000018ad27c56e0, L_0000018ad27c56e0, L_0000018ad27c56e0;
LS_0000018ad27c53c0_0_24 .concat [ 1 1 1 1], L_0000018ad27c56e0, L_0000018ad27c56e0, L_0000018ad27c56e0, L_0000018ad27c56e0;
LS_0000018ad27c53c0_0_28 .concat [ 1 1 1 1], L_0000018ad27c56e0, L_0000018ad27c56e0, L_0000018ad27c56e0, L_0000018ad27c56e0;
LS_0000018ad27c53c0_1_0 .concat [ 4 4 4 4], LS_0000018ad27c53c0_0_0, LS_0000018ad27c53c0_0_4, LS_0000018ad27c53c0_0_8, LS_0000018ad27c53c0_0_12;
LS_0000018ad27c53c0_1_4 .concat [ 4 4 4 4], LS_0000018ad27c53c0_0_16, LS_0000018ad27c53c0_0_20, LS_0000018ad27c53c0_0_24, LS_0000018ad27c53c0_0_28;
L_0000018ad27c53c0 .concat [ 16 16 0 0], LS_0000018ad27c53c0_1_0, LS_0000018ad27c53c0_1_4;
S_0000018ad258da30 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000018ad258d8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000018ad27ca590 .functor AND 32, L_0000018ad27c65e0, L_0000018ad27c4f60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000018ad2788e30_0 .net "in1", 31 0, L_0000018ad27c65e0;  1 drivers
v0000018ad2789150_0 .net "in2", 31 0, L_0000018ad27c4f60;  1 drivers
v0000018ad2789830_0 .net "out", 31 0, L_0000018ad27ca590;  alias, 1 drivers
S_0000018ad2548200 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000018ad258d8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000018ad27ca600 .functor AND 32, L_0000018ad27c4ec0, L_0000018ad27c41a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000018ad27891f0_0 .net "in1", 31 0, L_0000018ad27c4ec0;  1 drivers
v0000018ad2789330_0 .net "in2", 31 0, L_0000018ad27c41a0;  1 drivers
v0000018ad2789c90_0 .net "out", 31 0, L_0000018ad27ca600;  alias, 1 drivers
S_0000018ad2548390 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000018ad258d8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000018ad27ca980 .functor AND 32, L_0000018ad27c4d80, L_0000018ad27c6360, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000018ad2789d30_0 .net "in1", 31 0, L_0000018ad27c4d80;  1 drivers
v0000018ad27898d0_0 .net "in2", 31 0, L_0000018ad27c6360;  1 drivers
v0000018ad2789970_0 .net "out", 31 0, L_0000018ad27ca980;  alias, 1 drivers
S_0000018ad278b8c0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000018ad258d8a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000018ad27cab40 .functor AND 32, L_0000018ad27c5280, L_0000018ad27c53c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000018ad278a050_0 .net "in1", 31 0, L_0000018ad27c5280;  1 drivers
v0000018ad27893d0_0 .net "in2", 31 0, L_0000018ad27c53c0;  1 drivers
v0000018ad2789a10_0 .net "out", 31 0, L_0000018ad27cab40;  alias, 1 drivers
S_0000018ad278b280 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_0000018ad25902d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000018ad270acd0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000018ad27cb400 .functor NOT 1, L_0000018ad27c4b00, C4<0>, C4<0>, C4<0>;
L_0000018ad27cb5c0 .functor NOT 1, L_0000018ad27c5820, C4<0>, C4<0>, C4<0>;
L_0000018ad27cb4e0 .functor NOT 1, L_0000018ad27c4600, C4<0>, C4<0>, C4<0>;
L_0000018ad27d4ed0 .functor NOT 1, L_0000018ad27c4c40, C4<0>, C4<0>, C4<0>;
L_0000018ad27d4df0 .functor AND 32, L_0000018ad27cb320, v0000018ad2792220_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000018ad27d4e60 .functor AND 32, L_0000018ad27cb630, L_0000018ad2853c50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000018ad27d4d80 .functor OR 32, L_0000018ad27d4df0, L_0000018ad27d4e60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000018ad27d4c30 .functor AND 32, L_0000018ad27011a0, v0000018ad2783de0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000018ad27d4ca0 .functor OR 32, L_0000018ad27d4d80, L_0000018ad27d4c30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000018ad27d4d10 .functor AND 32, L_0000018ad27d4bc0, L_0000018ad27c5e60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000018ad27d3ab0 .functor OR 32, L_0000018ad27d4ca0, L_0000018ad27d4d10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018ad278ce80_0 .net *"_ivl_1", 0 0, L_0000018ad27c4b00;  1 drivers
v0000018ad278cc00_0 .net *"_ivl_13", 0 0, L_0000018ad27c4600;  1 drivers
v0000018ad278c0c0_0 .net *"_ivl_14", 0 0, L_0000018ad27cb4e0;  1 drivers
v0000018ad278d9c0_0 .net *"_ivl_19", 0 0, L_0000018ad27c4ba0;  1 drivers
v0000018ad278c700_0 .net *"_ivl_2", 0 0, L_0000018ad27cb400;  1 drivers
v0000018ad278cca0_0 .net *"_ivl_23", 0 0, L_0000018ad27c5fa0;  1 drivers
v0000018ad278d920_0 .net *"_ivl_27", 0 0, L_0000018ad27c4c40;  1 drivers
v0000018ad278de20_0 .net *"_ivl_28", 0 0, L_0000018ad27d4ed0;  1 drivers
v0000018ad278db00_0 .net *"_ivl_33", 0 0, L_0000018ad27c6040;  1 drivers
v0000018ad278d100_0 .net *"_ivl_37", 0 0, L_0000018ad27c5dc0;  1 drivers
v0000018ad278dec0_0 .net *"_ivl_40", 31 0, L_0000018ad27d4df0;  1 drivers
v0000018ad278d1a0_0 .net *"_ivl_42", 31 0, L_0000018ad27d4e60;  1 drivers
v0000018ad278e000_0 .net *"_ivl_44", 31 0, L_0000018ad27d4d80;  1 drivers
v0000018ad278e0a0_0 .net *"_ivl_46", 31 0, L_0000018ad27d4c30;  1 drivers
v0000018ad278e140_0 .net *"_ivl_48", 31 0, L_0000018ad27d4ca0;  1 drivers
v0000018ad278e1e0_0 .net *"_ivl_50", 31 0, L_0000018ad27d4d10;  1 drivers
v0000018ad278e320_0 .net *"_ivl_7", 0 0, L_0000018ad27c5820;  1 drivers
v0000018ad278c5c0_0 .net *"_ivl_8", 0 0, L_0000018ad27cb5c0;  1 drivers
v0000018ad278e3c0_0 .net "ina", 31 0, v0000018ad2792220_0;  alias, 1 drivers
v0000018ad278c660_0 .net "inb", 31 0, L_0000018ad2853c50;  alias, 1 drivers
v0000018ad278e460_0 .net "inc", 31 0, v0000018ad2783de0_0;  alias, 1 drivers
v0000018ad278e500_0 .net "ind", 31 0, L_0000018ad27c5e60;  alias, 1 drivers
v0000018ad278e640_0 .net "out", 31 0, L_0000018ad27d3ab0;  alias, 1 drivers
v0000018ad278e6e0_0 .net "s0", 31 0, L_0000018ad27cb320;  1 drivers
v0000018ad278bf80_0 .net "s1", 31 0, L_0000018ad27cb630;  1 drivers
v0000018ad278c160_0 .net "s2", 31 0, L_0000018ad27011a0;  1 drivers
v0000018ad278c200_0 .net "s3", 31 0, L_0000018ad27d4bc0;  1 drivers
v0000018ad278c340_0 .net "sel", 1 0, L_0000018ad27c9100;  alias, 1 drivers
L_0000018ad27c4b00 .part L_0000018ad27c9100, 1, 1;
LS_0000018ad27c4880_0_0 .concat [ 1 1 1 1], L_0000018ad27cb400, L_0000018ad27cb400, L_0000018ad27cb400, L_0000018ad27cb400;
LS_0000018ad27c4880_0_4 .concat [ 1 1 1 1], L_0000018ad27cb400, L_0000018ad27cb400, L_0000018ad27cb400, L_0000018ad27cb400;
LS_0000018ad27c4880_0_8 .concat [ 1 1 1 1], L_0000018ad27cb400, L_0000018ad27cb400, L_0000018ad27cb400, L_0000018ad27cb400;
LS_0000018ad27c4880_0_12 .concat [ 1 1 1 1], L_0000018ad27cb400, L_0000018ad27cb400, L_0000018ad27cb400, L_0000018ad27cb400;
LS_0000018ad27c4880_0_16 .concat [ 1 1 1 1], L_0000018ad27cb400, L_0000018ad27cb400, L_0000018ad27cb400, L_0000018ad27cb400;
LS_0000018ad27c4880_0_20 .concat [ 1 1 1 1], L_0000018ad27cb400, L_0000018ad27cb400, L_0000018ad27cb400, L_0000018ad27cb400;
LS_0000018ad27c4880_0_24 .concat [ 1 1 1 1], L_0000018ad27cb400, L_0000018ad27cb400, L_0000018ad27cb400, L_0000018ad27cb400;
LS_0000018ad27c4880_0_28 .concat [ 1 1 1 1], L_0000018ad27cb400, L_0000018ad27cb400, L_0000018ad27cb400, L_0000018ad27cb400;
LS_0000018ad27c4880_1_0 .concat [ 4 4 4 4], LS_0000018ad27c4880_0_0, LS_0000018ad27c4880_0_4, LS_0000018ad27c4880_0_8, LS_0000018ad27c4880_0_12;
LS_0000018ad27c4880_1_4 .concat [ 4 4 4 4], LS_0000018ad27c4880_0_16, LS_0000018ad27c4880_0_20, LS_0000018ad27c4880_0_24, LS_0000018ad27c4880_0_28;
L_0000018ad27c4880 .concat [ 16 16 0 0], LS_0000018ad27c4880_1_0, LS_0000018ad27c4880_1_4;
L_0000018ad27c5820 .part L_0000018ad27c9100, 0, 1;
LS_0000018ad27c50a0_0_0 .concat [ 1 1 1 1], L_0000018ad27cb5c0, L_0000018ad27cb5c0, L_0000018ad27cb5c0, L_0000018ad27cb5c0;
LS_0000018ad27c50a0_0_4 .concat [ 1 1 1 1], L_0000018ad27cb5c0, L_0000018ad27cb5c0, L_0000018ad27cb5c0, L_0000018ad27cb5c0;
LS_0000018ad27c50a0_0_8 .concat [ 1 1 1 1], L_0000018ad27cb5c0, L_0000018ad27cb5c0, L_0000018ad27cb5c0, L_0000018ad27cb5c0;
LS_0000018ad27c50a0_0_12 .concat [ 1 1 1 1], L_0000018ad27cb5c0, L_0000018ad27cb5c0, L_0000018ad27cb5c0, L_0000018ad27cb5c0;
LS_0000018ad27c50a0_0_16 .concat [ 1 1 1 1], L_0000018ad27cb5c0, L_0000018ad27cb5c0, L_0000018ad27cb5c0, L_0000018ad27cb5c0;
LS_0000018ad27c50a0_0_20 .concat [ 1 1 1 1], L_0000018ad27cb5c0, L_0000018ad27cb5c0, L_0000018ad27cb5c0, L_0000018ad27cb5c0;
LS_0000018ad27c50a0_0_24 .concat [ 1 1 1 1], L_0000018ad27cb5c0, L_0000018ad27cb5c0, L_0000018ad27cb5c0, L_0000018ad27cb5c0;
LS_0000018ad27c50a0_0_28 .concat [ 1 1 1 1], L_0000018ad27cb5c0, L_0000018ad27cb5c0, L_0000018ad27cb5c0, L_0000018ad27cb5c0;
LS_0000018ad27c50a0_1_0 .concat [ 4 4 4 4], LS_0000018ad27c50a0_0_0, LS_0000018ad27c50a0_0_4, LS_0000018ad27c50a0_0_8, LS_0000018ad27c50a0_0_12;
LS_0000018ad27c50a0_1_4 .concat [ 4 4 4 4], LS_0000018ad27c50a0_0_16, LS_0000018ad27c50a0_0_20, LS_0000018ad27c50a0_0_24, LS_0000018ad27c50a0_0_28;
L_0000018ad27c50a0 .concat [ 16 16 0 0], LS_0000018ad27c50a0_1_0, LS_0000018ad27c50a0_1_4;
L_0000018ad27c4600 .part L_0000018ad27c9100, 1, 1;
LS_0000018ad27c6180_0_0 .concat [ 1 1 1 1], L_0000018ad27cb4e0, L_0000018ad27cb4e0, L_0000018ad27cb4e0, L_0000018ad27cb4e0;
LS_0000018ad27c6180_0_4 .concat [ 1 1 1 1], L_0000018ad27cb4e0, L_0000018ad27cb4e0, L_0000018ad27cb4e0, L_0000018ad27cb4e0;
LS_0000018ad27c6180_0_8 .concat [ 1 1 1 1], L_0000018ad27cb4e0, L_0000018ad27cb4e0, L_0000018ad27cb4e0, L_0000018ad27cb4e0;
LS_0000018ad27c6180_0_12 .concat [ 1 1 1 1], L_0000018ad27cb4e0, L_0000018ad27cb4e0, L_0000018ad27cb4e0, L_0000018ad27cb4e0;
LS_0000018ad27c6180_0_16 .concat [ 1 1 1 1], L_0000018ad27cb4e0, L_0000018ad27cb4e0, L_0000018ad27cb4e0, L_0000018ad27cb4e0;
LS_0000018ad27c6180_0_20 .concat [ 1 1 1 1], L_0000018ad27cb4e0, L_0000018ad27cb4e0, L_0000018ad27cb4e0, L_0000018ad27cb4e0;
LS_0000018ad27c6180_0_24 .concat [ 1 1 1 1], L_0000018ad27cb4e0, L_0000018ad27cb4e0, L_0000018ad27cb4e0, L_0000018ad27cb4e0;
LS_0000018ad27c6180_0_28 .concat [ 1 1 1 1], L_0000018ad27cb4e0, L_0000018ad27cb4e0, L_0000018ad27cb4e0, L_0000018ad27cb4e0;
LS_0000018ad27c6180_1_0 .concat [ 4 4 4 4], LS_0000018ad27c6180_0_0, LS_0000018ad27c6180_0_4, LS_0000018ad27c6180_0_8, LS_0000018ad27c6180_0_12;
LS_0000018ad27c6180_1_4 .concat [ 4 4 4 4], LS_0000018ad27c6180_0_16, LS_0000018ad27c6180_0_20, LS_0000018ad27c6180_0_24, LS_0000018ad27c6180_0_28;
L_0000018ad27c6180 .concat [ 16 16 0 0], LS_0000018ad27c6180_1_0, LS_0000018ad27c6180_1_4;
L_0000018ad27c4ba0 .part L_0000018ad27c9100, 0, 1;
LS_0000018ad27c4560_0_0 .concat [ 1 1 1 1], L_0000018ad27c4ba0, L_0000018ad27c4ba0, L_0000018ad27c4ba0, L_0000018ad27c4ba0;
LS_0000018ad27c4560_0_4 .concat [ 1 1 1 1], L_0000018ad27c4ba0, L_0000018ad27c4ba0, L_0000018ad27c4ba0, L_0000018ad27c4ba0;
LS_0000018ad27c4560_0_8 .concat [ 1 1 1 1], L_0000018ad27c4ba0, L_0000018ad27c4ba0, L_0000018ad27c4ba0, L_0000018ad27c4ba0;
LS_0000018ad27c4560_0_12 .concat [ 1 1 1 1], L_0000018ad27c4ba0, L_0000018ad27c4ba0, L_0000018ad27c4ba0, L_0000018ad27c4ba0;
LS_0000018ad27c4560_0_16 .concat [ 1 1 1 1], L_0000018ad27c4ba0, L_0000018ad27c4ba0, L_0000018ad27c4ba0, L_0000018ad27c4ba0;
LS_0000018ad27c4560_0_20 .concat [ 1 1 1 1], L_0000018ad27c4ba0, L_0000018ad27c4ba0, L_0000018ad27c4ba0, L_0000018ad27c4ba0;
LS_0000018ad27c4560_0_24 .concat [ 1 1 1 1], L_0000018ad27c4ba0, L_0000018ad27c4ba0, L_0000018ad27c4ba0, L_0000018ad27c4ba0;
LS_0000018ad27c4560_0_28 .concat [ 1 1 1 1], L_0000018ad27c4ba0, L_0000018ad27c4ba0, L_0000018ad27c4ba0, L_0000018ad27c4ba0;
LS_0000018ad27c4560_1_0 .concat [ 4 4 4 4], LS_0000018ad27c4560_0_0, LS_0000018ad27c4560_0_4, LS_0000018ad27c4560_0_8, LS_0000018ad27c4560_0_12;
LS_0000018ad27c4560_1_4 .concat [ 4 4 4 4], LS_0000018ad27c4560_0_16, LS_0000018ad27c4560_0_20, LS_0000018ad27c4560_0_24, LS_0000018ad27c4560_0_28;
L_0000018ad27c4560 .concat [ 16 16 0 0], LS_0000018ad27c4560_1_0, LS_0000018ad27c4560_1_4;
L_0000018ad27c5fa0 .part L_0000018ad27c9100, 1, 1;
LS_0000018ad27c4a60_0_0 .concat [ 1 1 1 1], L_0000018ad27c5fa0, L_0000018ad27c5fa0, L_0000018ad27c5fa0, L_0000018ad27c5fa0;
LS_0000018ad27c4a60_0_4 .concat [ 1 1 1 1], L_0000018ad27c5fa0, L_0000018ad27c5fa0, L_0000018ad27c5fa0, L_0000018ad27c5fa0;
LS_0000018ad27c4a60_0_8 .concat [ 1 1 1 1], L_0000018ad27c5fa0, L_0000018ad27c5fa0, L_0000018ad27c5fa0, L_0000018ad27c5fa0;
LS_0000018ad27c4a60_0_12 .concat [ 1 1 1 1], L_0000018ad27c5fa0, L_0000018ad27c5fa0, L_0000018ad27c5fa0, L_0000018ad27c5fa0;
LS_0000018ad27c4a60_0_16 .concat [ 1 1 1 1], L_0000018ad27c5fa0, L_0000018ad27c5fa0, L_0000018ad27c5fa0, L_0000018ad27c5fa0;
LS_0000018ad27c4a60_0_20 .concat [ 1 1 1 1], L_0000018ad27c5fa0, L_0000018ad27c5fa0, L_0000018ad27c5fa0, L_0000018ad27c5fa0;
LS_0000018ad27c4a60_0_24 .concat [ 1 1 1 1], L_0000018ad27c5fa0, L_0000018ad27c5fa0, L_0000018ad27c5fa0, L_0000018ad27c5fa0;
LS_0000018ad27c4a60_0_28 .concat [ 1 1 1 1], L_0000018ad27c5fa0, L_0000018ad27c5fa0, L_0000018ad27c5fa0, L_0000018ad27c5fa0;
LS_0000018ad27c4a60_1_0 .concat [ 4 4 4 4], LS_0000018ad27c4a60_0_0, LS_0000018ad27c4a60_0_4, LS_0000018ad27c4a60_0_8, LS_0000018ad27c4a60_0_12;
LS_0000018ad27c4a60_1_4 .concat [ 4 4 4 4], LS_0000018ad27c4a60_0_16, LS_0000018ad27c4a60_0_20, LS_0000018ad27c4a60_0_24, LS_0000018ad27c4a60_0_28;
L_0000018ad27c4a60 .concat [ 16 16 0 0], LS_0000018ad27c4a60_1_0, LS_0000018ad27c4a60_1_4;
L_0000018ad27c4c40 .part L_0000018ad27c9100, 0, 1;
LS_0000018ad27c4ce0_0_0 .concat [ 1 1 1 1], L_0000018ad27d4ed0, L_0000018ad27d4ed0, L_0000018ad27d4ed0, L_0000018ad27d4ed0;
LS_0000018ad27c4ce0_0_4 .concat [ 1 1 1 1], L_0000018ad27d4ed0, L_0000018ad27d4ed0, L_0000018ad27d4ed0, L_0000018ad27d4ed0;
LS_0000018ad27c4ce0_0_8 .concat [ 1 1 1 1], L_0000018ad27d4ed0, L_0000018ad27d4ed0, L_0000018ad27d4ed0, L_0000018ad27d4ed0;
LS_0000018ad27c4ce0_0_12 .concat [ 1 1 1 1], L_0000018ad27d4ed0, L_0000018ad27d4ed0, L_0000018ad27d4ed0, L_0000018ad27d4ed0;
LS_0000018ad27c4ce0_0_16 .concat [ 1 1 1 1], L_0000018ad27d4ed0, L_0000018ad27d4ed0, L_0000018ad27d4ed0, L_0000018ad27d4ed0;
LS_0000018ad27c4ce0_0_20 .concat [ 1 1 1 1], L_0000018ad27d4ed0, L_0000018ad27d4ed0, L_0000018ad27d4ed0, L_0000018ad27d4ed0;
LS_0000018ad27c4ce0_0_24 .concat [ 1 1 1 1], L_0000018ad27d4ed0, L_0000018ad27d4ed0, L_0000018ad27d4ed0, L_0000018ad27d4ed0;
LS_0000018ad27c4ce0_0_28 .concat [ 1 1 1 1], L_0000018ad27d4ed0, L_0000018ad27d4ed0, L_0000018ad27d4ed0, L_0000018ad27d4ed0;
LS_0000018ad27c4ce0_1_0 .concat [ 4 4 4 4], LS_0000018ad27c4ce0_0_0, LS_0000018ad27c4ce0_0_4, LS_0000018ad27c4ce0_0_8, LS_0000018ad27c4ce0_0_12;
LS_0000018ad27c4ce0_1_4 .concat [ 4 4 4 4], LS_0000018ad27c4ce0_0_16, LS_0000018ad27c4ce0_0_20, LS_0000018ad27c4ce0_0_24, LS_0000018ad27c4ce0_0_28;
L_0000018ad27c4ce0 .concat [ 16 16 0 0], LS_0000018ad27c4ce0_1_0, LS_0000018ad27c4ce0_1_4;
L_0000018ad27c6040 .part L_0000018ad27c9100, 1, 1;
LS_0000018ad27c4e20_0_0 .concat [ 1 1 1 1], L_0000018ad27c6040, L_0000018ad27c6040, L_0000018ad27c6040, L_0000018ad27c6040;
LS_0000018ad27c4e20_0_4 .concat [ 1 1 1 1], L_0000018ad27c6040, L_0000018ad27c6040, L_0000018ad27c6040, L_0000018ad27c6040;
LS_0000018ad27c4e20_0_8 .concat [ 1 1 1 1], L_0000018ad27c6040, L_0000018ad27c6040, L_0000018ad27c6040, L_0000018ad27c6040;
LS_0000018ad27c4e20_0_12 .concat [ 1 1 1 1], L_0000018ad27c6040, L_0000018ad27c6040, L_0000018ad27c6040, L_0000018ad27c6040;
LS_0000018ad27c4e20_0_16 .concat [ 1 1 1 1], L_0000018ad27c6040, L_0000018ad27c6040, L_0000018ad27c6040, L_0000018ad27c6040;
LS_0000018ad27c4e20_0_20 .concat [ 1 1 1 1], L_0000018ad27c6040, L_0000018ad27c6040, L_0000018ad27c6040, L_0000018ad27c6040;
LS_0000018ad27c4e20_0_24 .concat [ 1 1 1 1], L_0000018ad27c6040, L_0000018ad27c6040, L_0000018ad27c6040, L_0000018ad27c6040;
LS_0000018ad27c4e20_0_28 .concat [ 1 1 1 1], L_0000018ad27c6040, L_0000018ad27c6040, L_0000018ad27c6040, L_0000018ad27c6040;
LS_0000018ad27c4e20_1_0 .concat [ 4 4 4 4], LS_0000018ad27c4e20_0_0, LS_0000018ad27c4e20_0_4, LS_0000018ad27c4e20_0_8, LS_0000018ad27c4e20_0_12;
LS_0000018ad27c4e20_1_4 .concat [ 4 4 4 4], LS_0000018ad27c4e20_0_16, LS_0000018ad27c4e20_0_20, LS_0000018ad27c4e20_0_24, LS_0000018ad27c4e20_0_28;
L_0000018ad27c4e20 .concat [ 16 16 0 0], LS_0000018ad27c4e20_1_0, LS_0000018ad27c4e20_1_4;
L_0000018ad27c5dc0 .part L_0000018ad27c9100, 0, 1;
LS_0000018ad27c5000_0_0 .concat [ 1 1 1 1], L_0000018ad27c5dc0, L_0000018ad27c5dc0, L_0000018ad27c5dc0, L_0000018ad27c5dc0;
LS_0000018ad27c5000_0_4 .concat [ 1 1 1 1], L_0000018ad27c5dc0, L_0000018ad27c5dc0, L_0000018ad27c5dc0, L_0000018ad27c5dc0;
LS_0000018ad27c5000_0_8 .concat [ 1 1 1 1], L_0000018ad27c5dc0, L_0000018ad27c5dc0, L_0000018ad27c5dc0, L_0000018ad27c5dc0;
LS_0000018ad27c5000_0_12 .concat [ 1 1 1 1], L_0000018ad27c5dc0, L_0000018ad27c5dc0, L_0000018ad27c5dc0, L_0000018ad27c5dc0;
LS_0000018ad27c5000_0_16 .concat [ 1 1 1 1], L_0000018ad27c5dc0, L_0000018ad27c5dc0, L_0000018ad27c5dc0, L_0000018ad27c5dc0;
LS_0000018ad27c5000_0_20 .concat [ 1 1 1 1], L_0000018ad27c5dc0, L_0000018ad27c5dc0, L_0000018ad27c5dc0, L_0000018ad27c5dc0;
LS_0000018ad27c5000_0_24 .concat [ 1 1 1 1], L_0000018ad27c5dc0, L_0000018ad27c5dc0, L_0000018ad27c5dc0, L_0000018ad27c5dc0;
LS_0000018ad27c5000_0_28 .concat [ 1 1 1 1], L_0000018ad27c5dc0, L_0000018ad27c5dc0, L_0000018ad27c5dc0, L_0000018ad27c5dc0;
LS_0000018ad27c5000_1_0 .concat [ 4 4 4 4], LS_0000018ad27c5000_0_0, LS_0000018ad27c5000_0_4, LS_0000018ad27c5000_0_8, LS_0000018ad27c5000_0_12;
LS_0000018ad27c5000_1_4 .concat [ 4 4 4 4], LS_0000018ad27c5000_0_16, LS_0000018ad27c5000_0_20, LS_0000018ad27c5000_0_24, LS_0000018ad27c5000_0_28;
L_0000018ad27c5000 .concat [ 16 16 0 0], LS_0000018ad27c5000_1_0, LS_0000018ad27c5000_1_4;
S_0000018ad278bbe0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000018ad278b280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000018ad27cb320 .functor AND 32, L_0000018ad27c4880, L_0000018ad27c50a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000018ad278cac0_0 .net "in1", 31 0, L_0000018ad27c4880;  1 drivers
v0000018ad278e280_0 .net "in2", 31 0, L_0000018ad27c50a0;  1 drivers
v0000018ad278dba0_0 .net "out", 31 0, L_0000018ad27cb320;  alias, 1 drivers
S_0000018ad278b5a0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000018ad278b280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000018ad27cb630 .functor AND 32, L_0000018ad27c6180, L_0000018ad27c4560, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000018ad278d880_0 .net "in1", 31 0, L_0000018ad27c6180;  1 drivers
v0000018ad278cfc0_0 .net "in2", 31 0, L_0000018ad27c4560;  1 drivers
v0000018ad278d740_0 .net "out", 31 0, L_0000018ad27cb630;  alias, 1 drivers
S_0000018ad278ba50 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000018ad278b280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000018ad27011a0 .functor AND 32, L_0000018ad27c4a60, L_0000018ad27c4ce0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000018ad278d560_0 .net "in1", 31 0, L_0000018ad27c4a60;  1 drivers
v0000018ad278d060_0 .net "in2", 31 0, L_0000018ad27c4ce0;  1 drivers
v0000018ad278d6a0_0 .net "out", 31 0, L_0000018ad27011a0;  alias, 1 drivers
S_0000018ad278b730 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000018ad278b280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000018ad27d4bc0 .functor AND 32, L_0000018ad27c4e20, L_0000018ad27c5000, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000018ad278dce0_0 .net "in1", 31 0, L_0000018ad27c4e20;  1 drivers
v0000018ad278d7e0_0 .net "in2", 31 0, L_0000018ad27c5000;  1 drivers
v0000018ad278c840_0 .net "out", 31 0, L_0000018ad27d4bc0;  alias, 1 drivers
S_0000018ad278bd70 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_0000018ad25902d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000018ad270aed0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000018ad27d33b0 .functor NOT 1, L_0000018ad27c5140, C4<0>, C4<0>, C4<0>;
L_0000018ad27d31f0 .functor NOT 1, L_0000018ad27c3f20, C4<0>, C4<0>, C4<0>;
L_0000018ad27d4060 .functor NOT 1, L_0000018ad27c5500, C4<0>, C4<0>, C4<0>;
L_0000018ad27d3650 .functor NOT 1, L_0000018ad27c4240, C4<0>, C4<0>, C4<0>;
L_0000018ad27d36c0 .functor AND 32, L_0000018ad27d3ff0, v0000018ad27936c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000018ad27d3b20 .functor AND 32, L_0000018ad27d3c00, L_0000018ad2853c50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000018ad27d3ce0 .functor OR 32, L_0000018ad27d36c0, L_0000018ad27d3b20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000018ad27d4680 .functor AND 32, L_0000018ad27d4760, v0000018ad2783de0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000018ad27d40d0 .functor OR 32, L_0000018ad27d3ce0, L_0000018ad27d4680, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000018ad27d3880 .functor AND 32, L_0000018ad27d4610, L_0000018ad27c5e60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000018ad27d4990 .functor OR 32, L_0000018ad27d40d0, L_0000018ad27d3880, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018ad278e8c0_0 .net *"_ivl_1", 0 0, L_0000018ad27c5140;  1 drivers
v0000018ad278f720_0 .net *"_ivl_13", 0 0, L_0000018ad27c5500;  1 drivers
v0000018ad278ec80_0 .net *"_ivl_14", 0 0, L_0000018ad27d4060;  1 drivers
v0000018ad278f360_0 .net *"_ivl_19", 0 0, L_0000018ad27c55a0;  1 drivers
v0000018ad278fc20_0 .net *"_ivl_2", 0 0, L_0000018ad27d33b0;  1 drivers
v0000018ad278f400_0 .net *"_ivl_23", 0 0, L_0000018ad27c4100;  1 drivers
v0000018ad278f7c0_0 .net *"_ivl_27", 0 0, L_0000018ad27c4240;  1 drivers
v0000018ad278fe00_0 .net *"_ivl_28", 0 0, L_0000018ad27d3650;  1 drivers
v0000018ad278efa0_0 .net *"_ivl_33", 0 0, L_0000018ad27c58c0;  1 drivers
v0000018ad278f860_0 .net *"_ivl_37", 0 0, L_0000018ad27c4740;  1 drivers
v0000018ad278f0e0_0 .net *"_ivl_40", 31 0, L_0000018ad27d36c0;  1 drivers
v0000018ad278f900_0 .net *"_ivl_42", 31 0, L_0000018ad27d3b20;  1 drivers
v0000018ad278e960_0 .net *"_ivl_44", 31 0, L_0000018ad27d3ce0;  1 drivers
v0000018ad278ed20_0 .net *"_ivl_46", 31 0, L_0000018ad27d4680;  1 drivers
v0000018ad278f180_0 .net *"_ivl_48", 31 0, L_0000018ad27d40d0;  1 drivers
v0000018ad278f9a0_0 .net *"_ivl_50", 31 0, L_0000018ad27d3880;  1 drivers
v0000018ad278e780_0 .net *"_ivl_7", 0 0, L_0000018ad27c3f20;  1 drivers
v0000018ad278fa40_0 .net *"_ivl_8", 0 0, L_0000018ad27d31f0;  1 drivers
v0000018ad278f220_0 .net "ina", 31 0, v0000018ad27936c0_0;  alias, 1 drivers
v0000018ad278ea00_0 .net "inb", 31 0, L_0000018ad2853c50;  alias, 1 drivers
v0000018ad278eaa0_0 .net "inc", 31 0, v0000018ad2783de0_0;  alias, 1 drivers
v0000018ad278f040_0 .net "ind", 31 0, L_0000018ad27c5e60;  alias, 1 drivers
v0000018ad278f540_0 .net "out", 31 0, L_0000018ad27d4990;  alias, 1 drivers
v0000018ad278eb40_0 .net "s0", 31 0, L_0000018ad27d3ff0;  1 drivers
v0000018ad278ebe0_0 .net "s1", 31 0, L_0000018ad27d3c00;  1 drivers
v0000018ad278edc0_0 .net "s2", 31 0, L_0000018ad27d4760;  1 drivers
v0000018ad2792900_0 .net "s3", 31 0, L_0000018ad27d4610;  1 drivers
v0000018ad27922c0_0 .net "sel", 1 0, L_0000018ad27c94c0;  alias, 1 drivers
L_0000018ad27c5140 .part L_0000018ad27c94c0, 1, 1;
LS_0000018ad27c51e0_0_0 .concat [ 1 1 1 1], L_0000018ad27d33b0, L_0000018ad27d33b0, L_0000018ad27d33b0, L_0000018ad27d33b0;
LS_0000018ad27c51e0_0_4 .concat [ 1 1 1 1], L_0000018ad27d33b0, L_0000018ad27d33b0, L_0000018ad27d33b0, L_0000018ad27d33b0;
LS_0000018ad27c51e0_0_8 .concat [ 1 1 1 1], L_0000018ad27d33b0, L_0000018ad27d33b0, L_0000018ad27d33b0, L_0000018ad27d33b0;
LS_0000018ad27c51e0_0_12 .concat [ 1 1 1 1], L_0000018ad27d33b0, L_0000018ad27d33b0, L_0000018ad27d33b0, L_0000018ad27d33b0;
LS_0000018ad27c51e0_0_16 .concat [ 1 1 1 1], L_0000018ad27d33b0, L_0000018ad27d33b0, L_0000018ad27d33b0, L_0000018ad27d33b0;
LS_0000018ad27c51e0_0_20 .concat [ 1 1 1 1], L_0000018ad27d33b0, L_0000018ad27d33b0, L_0000018ad27d33b0, L_0000018ad27d33b0;
LS_0000018ad27c51e0_0_24 .concat [ 1 1 1 1], L_0000018ad27d33b0, L_0000018ad27d33b0, L_0000018ad27d33b0, L_0000018ad27d33b0;
LS_0000018ad27c51e0_0_28 .concat [ 1 1 1 1], L_0000018ad27d33b0, L_0000018ad27d33b0, L_0000018ad27d33b0, L_0000018ad27d33b0;
LS_0000018ad27c51e0_1_0 .concat [ 4 4 4 4], LS_0000018ad27c51e0_0_0, LS_0000018ad27c51e0_0_4, LS_0000018ad27c51e0_0_8, LS_0000018ad27c51e0_0_12;
LS_0000018ad27c51e0_1_4 .concat [ 4 4 4 4], LS_0000018ad27c51e0_0_16, LS_0000018ad27c51e0_0_20, LS_0000018ad27c51e0_0_24, LS_0000018ad27c51e0_0_28;
L_0000018ad27c51e0 .concat [ 16 16 0 0], LS_0000018ad27c51e0_1_0, LS_0000018ad27c51e0_1_4;
L_0000018ad27c3f20 .part L_0000018ad27c94c0, 0, 1;
LS_0000018ad27c5460_0_0 .concat [ 1 1 1 1], L_0000018ad27d31f0, L_0000018ad27d31f0, L_0000018ad27d31f0, L_0000018ad27d31f0;
LS_0000018ad27c5460_0_4 .concat [ 1 1 1 1], L_0000018ad27d31f0, L_0000018ad27d31f0, L_0000018ad27d31f0, L_0000018ad27d31f0;
LS_0000018ad27c5460_0_8 .concat [ 1 1 1 1], L_0000018ad27d31f0, L_0000018ad27d31f0, L_0000018ad27d31f0, L_0000018ad27d31f0;
LS_0000018ad27c5460_0_12 .concat [ 1 1 1 1], L_0000018ad27d31f0, L_0000018ad27d31f0, L_0000018ad27d31f0, L_0000018ad27d31f0;
LS_0000018ad27c5460_0_16 .concat [ 1 1 1 1], L_0000018ad27d31f0, L_0000018ad27d31f0, L_0000018ad27d31f0, L_0000018ad27d31f0;
LS_0000018ad27c5460_0_20 .concat [ 1 1 1 1], L_0000018ad27d31f0, L_0000018ad27d31f0, L_0000018ad27d31f0, L_0000018ad27d31f0;
LS_0000018ad27c5460_0_24 .concat [ 1 1 1 1], L_0000018ad27d31f0, L_0000018ad27d31f0, L_0000018ad27d31f0, L_0000018ad27d31f0;
LS_0000018ad27c5460_0_28 .concat [ 1 1 1 1], L_0000018ad27d31f0, L_0000018ad27d31f0, L_0000018ad27d31f0, L_0000018ad27d31f0;
LS_0000018ad27c5460_1_0 .concat [ 4 4 4 4], LS_0000018ad27c5460_0_0, LS_0000018ad27c5460_0_4, LS_0000018ad27c5460_0_8, LS_0000018ad27c5460_0_12;
LS_0000018ad27c5460_1_4 .concat [ 4 4 4 4], LS_0000018ad27c5460_0_16, LS_0000018ad27c5460_0_20, LS_0000018ad27c5460_0_24, LS_0000018ad27c5460_0_28;
L_0000018ad27c5460 .concat [ 16 16 0 0], LS_0000018ad27c5460_1_0, LS_0000018ad27c5460_1_4;
L_0000018ad27c5500 .part L_0000018ad27c94c0, 1, 1;
LS_0000018ad27c60e0_0_0 .concat [ 1 1 1 1], L_0000018ad27d4060, L_0000018ad27d4060, L_0000018ad27d4060, L_0000018ad27d4060;
LS_0000018ad27c60e0_0_4 .concat [ 1 1 1 1], L_0000018ad27d4060, L_0000018ad27d4060, L_0000018ad27d4060, L_0000018ad27d4060;
LS_0000018ad27c60e0_0_8 .concat [ 1 1 1 1], L_0000018ad27d4060, L_0000018ad27d4060, L_0000018ad27d4060, L_0000018ad27d4060;
LS_0000018ad27c60e0_0_12 .concat [ 1 1 1 1], L_0000018ad27d4060, L_0000018ad27d4060, L_0000018ad27d4060, L_0000018ad27d4060;
LS_0000018ad27c60e0_0_16 .concat [ 1 1 1 1], L_0000018ad27d4060, L_0000018ad27d4060, L_0000018ad27d4060, L_0000018ad27d4060;
LS_0000018ad27c60e0_0_20 .concat [ 1 1 1 1], L_0000018ad27d4060, L_0000018ad27d4060, L_0000018ad27d4060, L_0000018ad27d4060;
LS_0000018ad27c60e0_0_24 .concat [ 1 1 1 1], L_0000018ad27d4060, L_0000018ad27d4060, L_0000018ad27d4060, L_0000018ad27d4060;
LS_0000018ad27c60e0_0_28 .concat [ 1 1 1 1], L_0000018ad27d4060, L_0000018ad27d4060, L_0000018ad27d4060, L_0000018ad27d4060;
LS_0000018ad27c60e0_1_0 .concat [ 4 4 4 4], LS_0000018ad27c60e0_0_0, LS_0000018ad27c60e0_0_4, LS_0000018ad27c60e0_0_8, LS_0000018ad27c60e0_0_12;
LS_0000018ad27c60e0_1_4 .concat [ 4 4 4 4], LS_0000018ad27c60e0_0_16, LS_0000018ad27c60e0_0_20, LS_0000018ad27c60e0_0_24, LS_0000018ad27c60e0_0_28;
L_0000018ad27c60e0 .concat [ 16 16 0 0], LS_0000018ad27c60e0_1_0, LS_0000018ad27c60e0_1_4;
L_0000018ad27c55a0 .part L_0000018ad27c94c0, 0, 1;
LS_0000018ad27c49c0_0_0 .concat [ 1 1 1 1], L_0000018ad27c55a0, L_0000018ad27c55a0, L_0000018ad27c55a0, L_0000018ad27c55a0;
LS_0000018ad27c49c0_0_4 .concat [ 1 1 1 1], L_0000018ad27c55a0, L_0000018ad27c55a0, L_0000018ad27c55a0, L_0000018ad27c55a0;
LS_0000018ad27c49c0_0_8 .concat [ 1 1 1 1], L_0000018ad27c55a0, L_0000018ad27c55a0, L_0000018ad27c55a0, L_0000018ad27c55a0;
LS_0000018ad27c49c0_0_12 .concat [ 1 1 1 1], L_0000018ad27c55a0, L_0000018ad27c55a0, L_0000018ad27c55a0, L_0000018ad27c55a0;
LS_0000018ad27c49c0_0_16 .concat [ 1 1 1 1], L_0000018ad27c55a0, L_0000018ad27c55a0, L_0000018ad27c55a0, L_0000018ad27c55a0;
LS_0000018ad27c49c0_0_20 .concat [ 1 1 1 1], L_0000018ad27c55a0, L_0000018ad27c55a0, L_0000018ad27c55a0, L_0000018ad27c55a0;
LS_0000018ad27c49c0_0_24 .concat [ 1 1 1 1], L_0000018ad27c55a0, L_0000018ad27c55a0, L_0000018ad27c55a0, L_0000018ad27c55a0;
LS_0000018ad27c49c0_0_28 .concat [ 1 1 1 1], L_0000018ad27c55a0, L_0000018ad27c55a0, L_0000018ad27c55a0, L_0000018ad27c55a0;
LS_0000018ad27c49c0_1_0 .concat [ 4 4 4 4], LS_0000018ad27c49c0_0_0, LS_0000018ad27c49c0_0_4, LS_0000018ad27c49c0_0_8, LS_0000018ad27c49c0_0_12;
LS_0000018ad27c49c0_1_4 .concat [ 4 4 4 4], LS_0000018ad27c49c0_0_16, LS_0000018ad27c49c0_0_20, LS_0000018ad27c49c0_0_24, LS_0000018ad27c49c0_0_28;
L_0000018ad27c49c0 .concat [ 16 16 0 0], LS_0000018ad27c49c0_1_0, LS_0000018ad27c49c0_1_4;
L_0000018ad27c4100 .part L_0000018ad27c94c0, 1, 1;
LS_0000018ad27c44c0_0_0 .concat [ 1 1 1 1], L_0000018ad27c4100, L_0000018ad27c4100, L_0000018ad27c4100, L_0000018ad27c4100;
LS_0000018ad27c44c0_0_4 .concat [ 1 1 1 1], L_0000018ad27c4100, L_0000018ad27c4100, L_0000018ad27c4100, L_0000018ad27c4100;
LS_0000018ad27c44c0_0_8 .concat [ 1 1 1 1], L_0000018ad27c4100, L_0000018ad27c4100, L_0000018ad27c4100, L_0000018ad27c4100;
LS_0000018ad27c44c0_0_12 .concat [ 1 1 1 1], L_0000018ad27c4100, L_0000018ad27c4100, L_0000018ad27c4100, L_0000018ad27c4100;
LS_0000018ad27c44c0_0_16 .concat [ 1 1 1 1], L_0000018ad27c4100, L_0000018ad27c4100, L_0000018ad27c4100, L_0000018ad27c4100;
LS_0000018ad27c44c0_0_20 .concat [ 1 1 1 1], L_0000018ad27c4100, L_0000018ad27c4100, L_0000018ad27c4100, L_0000018ad27c4100;
LS_0000018ad27c44c0_0_24 .concat [ 1 1 1 1], L_0000018ad27c4100, L_0000018ad27c4100, L_0000018ad27c4100, L_0000018ad27c4100;
LS_0000018ad27c44c0_0_28 .concat [ 1 1 1 1], L_0000018ad27c4100, L_0000018ad27c4100, L_0000018ad27c4100, L_0000018ad27c4100;
LS_0000018ad27c44c0_1_0 .concat [ 4 4 4 4], LS_0000018ad27c44c0_0_0, LS_0000018ad27c44c0_0_4, LS_0000018ad27c44c0_0_8, LS_0000018ad27c44c0_0_12;
LS_0000018ad27c44c0_1_4 .concat [ 4 4 4 4], LS_0000018ad27c44c0_0_16, LS_0000018ad27c44c0_0_20, LS_0000018ad27c44c0_0_24, LS_0000018ad27c44c0_0_28;
L_0000018ad27c44c0 .concat [ 16 16 0 0], LS_0000018ad27c44c0_1_0, LS_0000018ad27c44c0_1_4;
L_0000018ad27c4240 .part L_0000018ad27c94c0, 0, 1;
LS_0000018ad27c46a0_0_0 .concat [ 1 1 1 1], L_0000018ad27d3650, L_0000018ad27d3650, L_0000018ad27d3650, L_0000018ad27d3650;
LS_0000018ad27c46a0_0_4 .concat [ 1 1 1 1], L_0000018ad27d3650, L_0000018ad27d3650, L_0000018ad27d3650, L_0000018ad27d3650;
LS_0000018ad27c46a0_0_8 .concat [ 1 1 1 1], L_0000018ad27d3650, L_0000018ad27d3650, L_0000018ad27d3650, L_0000018ad27d3650;
LS_0000018ad27c46a0_0_12 .concat [ 1 1 1 1], L_0000018ad27d3650, L_0000018ad27d3650, L_0000018ad27d3650, L_0000018ad27d3650;
LS_0000018ad27c46a0_0_16 .concat [ 1 1 1 1], L_0000018ad27d3650, L_0000018ad27d3650, L_0000018ad27d3650, L_0000018ad27d3650;
LS_0000018ad27c46a0_0_20 .concat [ 1 1 1 1], L_0000018ad27d3650, L_0000018ad27d3650, L_0000018ad27d3650, L_0000018ad27d3650;
LS_0000018ad27c46a0_0_24 .concat [ 1 1 1 1], L_0000018ad27d3650, L_0000018ad27d3650, L_0000018ad27d3650, L_0000018ad27d3650;
LS_0000018ad27c46a0_0_28 .concat [ 1 1 1 1], L_0000018ad27d3650, L_0000018ad27d3650, L_0000018ad27d3650, L_0000018ad27d3650;
LS_0000018ad27c46a0_1_0 .concat [ 4 4 4 4], LS_0000018ad27c46a0_0_0, LS_0000018ad27c46a0_0_4, LS_0000018ad27c46a0_0_8, LS_0000018ad27c46a0_0_12;
LS_0000018ad27c46a0_1_4 .concat [ 4 4 4 4], LS_0000018ad27c46a0_0_16, LS_0000018ad27c46a0_0_20, LS_0000018ad27c46a0_0_24, LS_0000018ad27c46a0_0_28;
L_0000018ad27c46a0 .concat [ 16 16 0 0], LS_0000018ad27c46a0_1_0, LS_0000018ad27c46a0_1_4;
L_0000018ad27c58c0 .part L_0000018ad27c94c0, 1, 1;
LS_0000018ad27c5f00_0_0 .concat [ 1 1 1 1], L_0000018ad27c58c0, L_0000018ad27c58c0, L_0000018ad27c58c0, L_0000018ad27c58c0;
LS_0000018ad27c5f00_0_4 .concat [ 1 1 1 1], L_0000018ad27c58c0, L_0000018ad27c58c0, L_0000018ad27c58c0, L_0000018ad27c58c0;
LS_0000018ad27c5f00_0_8 .concat [ 1 1 1 1], L_0000018ad27c58c0, L_0000018ad27c58c0, L_0000018ad27c58c0, L_0000018ad27c58c0;
LS_0000018ad27c5f00_0_12 .concat [ 1 1 1 1], L_0000018ad27c58c0, L_0000018ad27c58c0, L_0000018ad27c58c0, L_0000018ad27c58c0;
LS_0000018ad27c5f00_0_16 .concat [ 1 1 1 1], L_0000018ad27c58c0, L_0000018ad27c58c0, L_0000018ad27c58c0, L_0000018ad27c58c0;
LS_0000018ad27c5f00_0_20 .concat [ 1 1 1 1], L_0000018ad27c58c0, L_0000018ad27c58c0, L_0000018ad27c58c0, L_0000018ad27c58c0;
LS_0000018ad27c5f00_0_24 .concat [ 1 1 1 1], L_0000018ad27c58c0, L_0000018ad27c58c0, L_0000018ad27c58c0, L_0000018ad27c58c0;
LS_0000018ad27c5f00_0_28 .concat [ 1 1 1 1], L_0000018ad27c58c0, L_0000018ad27c58c0, L_0000018ad27c58c0, L_0000018ad27c58c0;
LS_0000018ad27c5f00_1_0 .concat [ 4 4 4 4], LS_0000018ad27c5f00_0_0, LS_0000018ad27c5f00_0_4, LS_0000018ad27c5f00_0_8, LS_0000018ad27c5f00_0_12;
LS_0000018ad27c5f00_1_4 .concat [ 4 4 4 4], LS_0000018ad27c5f00_0_16, LS_0000018ad27c5f00_0_20, LS_0000018ad27c5f00_0_24, LS_0000018ad27c5f00_0_28;
L_0000018ad27c5f00 .concat [ 16 16 0 0], LS_0000018ad27c5f00_1_0, LS_0000018ad27c5f00_1_4;
L_0000018ad27c4740 .part L_0000018ad27c94c0, 0, 1;
LS_0000018ad27c6400_0_0 .concat [ 1 1 1 1], L_0000018ad27c4740, L_0000018ad27c4740, L_0000018ad27c4740, L_0000018ad27c4740;
LS_0000018ad27c6400_0_4 .concat [ 1 1 1 1], L_0000018ad27c4740, L_0000018ad27c4740, L_0000018ad27c4740, L_0000018ad27c4740;
LS_0000018ad27c6400_0_8 .concat [ 1 1 1 1], L_0000018ad27c4740, L_0000018ad27c4740, L_0000018ad27c4740, L_0000018ad27c4740;
LS_0000018ad27c6400_0_12 .concat [ 1 1 1 1], L_0000018ad27c4740, L_0000018ad27c4740, L_0000018ad27c4740, L_0000018ad27c4740;
LS_0000018ad27c6400_0_16 .concat [ 1 1 1 1], L_0000018ad27c4740, L_0000018ad27c4740, L_0000018ad27c4740, L_0000018ad27c4740;
LS_0000018ad27c6400_0_20 .concat [ 1 1 1 1], L_0000018ad27c4740, L_0000018ad27c4740, L_0000018ad27c4740, L_0000018ad27c4740;
LS_0000018ad27c6400_0_24 .concat [ 1 1 1 1], L_0000018ad27c4740, L_0000018ad27c4740, L_0000018ad27c4740, L_0000018ad27c4740;
LS_0000018ad27c6400_0_28 .concat [ 1 1 1 1], L_0000018ad27c4740, L_0000018ad27c4740, L_0000018ad27c4740, L_0000018ad27c4740;
LS_0000018ad27c6400_1_0 .concat [ 4 4 4 4], LS_0000018ad27c6400_0_0, LS_0000018ad27c6400_0_4, LS_0000018ad27c6400_0_8, LS_0000018ad27c6400_0_12;
LS_0000018ad27c6400_1_4 .concat [ 4 4 4 4], LS_0000018ad27c6400_0_16, LS_0000018ad27c6400_0_20, LS_0000018ad27c6400_0_24, LS_0000018ad27c6400_0_28;
L_0000018ad27c6400 .concat [ 16 16 0 0], LS_0000018ad27c6400_1_0, LS_0000018ad27c6400_1_4;
S_0000018ad278b410 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000018ad278bd70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000018ad27d3ff0 .functor AND 32, L_0000018ad27c51e0, L_0000018ad27c5460, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000018ad278c480_0 .net "in1", 31 0, L_0000018ad27c51e0;  1 drivers
v0000018ad278fcc0_0 .net "in2", 31 0, L_0000018ad27c5460;  1 drivers
v0000018ad278f2c0_0 .net "out", 31 0, L_0000018ad27d3ff0;  alias, 1 drivers
S_0000018ad278af60 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000018ad278bd70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000018ad27d3c00 .functor AND 32, L_0000018ad27c60e0, L_0000018ad27c49c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000018ad278fae0_0 .net "in1", 31 0, L_0000018ad27c60e0;  1 drivers
v0000018ad278ef00_0 .net "in2", 31 0, L_0000018ad27c49c0;  1 drivers
v0000018ad278f4a0_0 .net "out", 31 0, L_0000018ad27d3c00;  alias, 1 drivers
S_0000018ad278b0f0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000018ad278bd70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000018ad27d4760 .functor AND 32, L_0000018ad27c44c0, L_0000018ad27c46a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000018ad278fb80_0 .net "in1", 31 0, L_0000018ad27c44c0;  1 drivers
v0000018ad278ee60_0 .net "in2", 31 0, L_0000018ad27c46a0;  1 drivers
v0000018ad278f5e0_0 .net "out", 31 0, L_0000018ad27d4760;  alias, 1 drivers
S_0000018ad2790a70 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000018ad278bd70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000018ad27d4610 .functor AND 32, L_0000018ad27c5f00, L_0000018ad27c6400, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000018ad278e820_0 .net "in1", 31 0, L_0000018ad27c5f00;  1 drivers
v0000018ad278f680_0 .net "in2", 31 0, L_0000018ad27c6400;  1 drivers
v0000018ad278fd60_0 .net "out", 31 0, L_0000018ad27d4610;  alias, 1 drivers
S_0000018ad2791d30 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_0000018ad2559f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_0000018ad2795f50 .param/l "add" 0 9 6, C4<000000100000>;
P_0000018ad2795f88 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000018ad2795fc0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000018ad2795ff8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000018ad2796030 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000018ad2796068 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000018ad27960a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000018ad27960d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000018ad2796110 .param/l "j" 0 9 19, C4<000010000000>;
P_0000018ad2796148 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000018ad2796180 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000018ad27961b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000018ad27961f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000018ad2796228 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000018ad2796260 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000018ad2796298 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000018ad27962d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000018ad2796308 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000018ad2796340 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000018ad2796378 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000018ad27963b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000018ad27963e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000018ad2796420 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000018ad2796458 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000018ad2796490 .param/l "xori" 0 9 12, C4<001110000000>;
v0000018ad2793ee0_0 .var "EX1_PC", 31 0;
v0000018ad27924a0_0 .var "EX1_PFC", 31 0;
v0000018ad2792220_0 .var "EX1_forward_to_B", 31 0;
v0000018ad2792fe0_0 .var "EX1_is_beq", 0 0;
v0000018ad2793300_0 .var "EX1_is_bne", 0 0;
v0000018ad27933a0_0 .var "EX1_is_jal", 0 0;
v0000018ad2794020_0 .var "EX1_is_jr", 0 0;
v0000018ad27927c0_0 .var "EX1_is_oper2_immed", 0 0;
v0000018ad2792e00_0 .var "EX1_memread", 0 0;
v0000018ad2792180_0 .var "EX1_memwrite", 0 0;
v0000018ad2792680_0 .var "EX1_opcode", 11 0;
v0000018ad2793c60_0 .var "EX1_predicted", 0 0;
v0000018ad2792d60_0 .var "EX1_rd_ind", 4 0;
v0000018ad2794480_0 .var "EX1_rd_indzero", 0 0;
v0000018ad2794160_0 .var "EX1_regwrite", 0 0;
v0000018ad2792b80_0 .var "EX1_rs1", 31 0;
v0000018ad2794200_0 .var "EX1_rs1_ind", 4 0;
v0000018ad27936c0_0 .var "EX1_rs2", 31 0;
v0000018ad27940c0_0 .var "EX1_rs2_ind", 4 0;
v0000018ad2792360_0 .net "FLUSH", 0 0, v0000018ad279b970_0;  alias, 1 drivers
v0000018ad2793080_0 .net "ID_PC", 31 0, v0000018ad2799170_0;  alias, 1 drivers
v0000018ad2793260_0 .net "ID_PFC_to_EX", 31 0, L_0000018ad27c24e0;  alias, 1 drivers
v0000018ad2793120_0 .net "ID_forward_to_B", 31 0, L_0000018ad27c2300;  alias, 1 drivers
v0000018ad2793440_0 .net "ID_is_beq", 0 0, L_0000018ad27c2f80;  alias, 1 drivers
v0000018ad27931c0_0 .net "ID_is_bne", 0 0, L_0000018ad27c3020;  alias, 1 drivers
v0000018ad27942a0_0 .net "ID_is_jal", 0 0, L_0000018ad27c3a20;  alias, 1 drivers
v0000018ad27934e0_0 .net "ID_is_jr", 0 0, L_0000018ad27c30c0;  alias, 1 drivers
v0000018ad2793580_0 .net "ID_is_oper2_immed", 0 0, L_0000018ad27c9870;  alias, 1 drivers
v0000018ad2793760_0 .net "ID_memread", 0 0, L_0000018ad27c3d40;  alias, 1 drivers
v0000018ad2793d00_0 .net "ID_memwrite", 0 0, L_0000018ad27c1720;  alias, 1 drivers
v0000018ad2794340_0 .net "ID_opcode", 11 0, v0000018ad27ad1e0_0;  alias, 1 drivers
v0000018ad2793800_0 .net "ID_predicted", 0 0, v0000018ad2799d50_0;  alias, 1 drivers
v0000018ad2791fa0_0 .net "ID_rd_ind", 4 0, v0000018ad27acb00_0;  alias, 1 drivers
v0000018ad2792720_0 .net "ID_rd_indzero", 0 0, L_0000018ad27c17c0;  1 drivers
v0000018ad27938a0_0 .net "ID_regwrite", 0 0, L_0000018ad27c3c00;  alias, 1 drivers
v0000018ad2793940_0 .net "ID_rs1", 31 0, v0000018ad279e490_0;  alias, 1 drivers
v0000018ad27939e0_0 .net "ID_rs1_ind", 4 0, v0000018ad27ad0a0_0;  alias, 1 drivers
v0000018ad27945c0_0 .net "ID_rs2", 31 0, v0000018ad279e710_0;  alias, 1 drivers
v0000018ad2793da0_0 .net "ID_rs2_ind", 4 0, v0000018ad27acec0_0;  alias, 1 drivers
v0000018ad2793a80_0 .net "clk", 0 0, L_0000018ad27ca280;  1 drivers
v0000018ad2792040_0 .net "rst", 0 0, v0000018ad27c6860_0;  alias, 1 drivers
E_0000018ad270b010 .event posedge, v0000018ad2784060_0, v0000018ad2793a80_0;
S_0000018ad2790430 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_0000018ad2559f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_0000018ad27964d0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000018ad2796508 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000018ad2796540 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000018ad2796578 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000018ad27965b0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000018ad27965e8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000018ad2796620 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000018ad2796658 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000018ad2796690 .param/l "j" 0 9 19, C4<000010000000>;
P_0000018ad27966c8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000018ad2796700 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000018ad2796738 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000018ad2796770 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000018ad27967a8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000018ad27967e0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000018ad2796818 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000018ad2796850 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000018ad2796888 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000018ad27968c0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000018ad27968f8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000018ad2796930 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000018ad2796968 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000018ad27969a0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000018ad27969d8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000018ad2796a10 .param/l "xori" 0 9 12, C4<001110000000>;
v0000018ad2793b20_0 .net "EX1_ALU_OPER1", 31 0, L_0000018ad27cb470;  alias, 1 drivers
v0000018ad2794660_0 .net "EX1_ALU_OPER2", 31 0, L_0000018ad27d3ab0;  alias, 1 drivers
v0000018ad2793bc0_0 .net "EX1_PC", 31 0, v0000018ad2793ee0_0;  alias, 1 drivers
v0000018ad2794700_0 .net "EX1_PFC_to_IF", 31 0, L_0000018ad27c47e0;  alias, 1 drivers
v0000018ad2792400_0 .net "EX1_forward_to_B", 31 0, v0000018ad2792220_0;  alias, 1 drivers
v0000018ad2795560_0 .net "EX1_is_beq", 0 0, v0000018ad2792fe0_0;  alias, 1 drivers
v0000018ad2794980_0 .net "EX1_is_bne", 0 0, v0000018ad2793300_0;  alias, 1 drivers
v0000018ad2795100_0 .net "EX1_is_jal", 0 0, v0000018ad27933a0_0;  alias, 1 drivers
v0000018ad27947a0_0 .net "EX1_is_jr", 0 0, v0000018ad2794020_0;  alias, 1 drivers
v0000018ad27954c0_0 .net "EX1_is_oper2_immed", 0 0, v0000018ad27927c0_0;  alias, 1 drivers
v0000018ad2795ba0_0 .net "EX1_memread", 0 0, v0000018ad2792e00_0;  alias, 1 drivers
v0000018ad2794ca0_0 .net "EX1_memwrite", 0 0, v0000018ad2792180_0;  alias, 1 drivers
v0000018ad2794c00_0 .net "EX1_opcode", 11 0, v0000018ad2792680_0;  alias, 1 drivers
v0000018ad27959c0_0 .net "EX1_predicted", 0 0, v0000018ad2793c60_0;  alias, 1 drivers
v0000018ad2795a60_0 .net "EX1_rd_ind", 4 0, v0000018ad2792d60_0;  alias, 1 drivers
v0000018ad27952e0_0 .net "EX1_rd_indzero", 0 0, v0000018ad2794480_0;  alias, 1 drivers
v0000018ad2795b00_0 .net "EX1_regwrite", 0 0, v0000018ad2794160_0;  alias, 1 drivers
v0000018ad2794d40_0 .net "EX1_rs1", 31 0, v0000018ad2792b80_0;  alias, 1 drivers
v0000018ad2794a20_0 .net "EX1_rs1_ind", 4 0, v0000018ad2794200_0;  alias, 1 drivers
v0000018ad2795380_0 .net "EX1_rs2_ind", 4 0, v0000018ad27940c0_0;  alias, 1 drivers
v0000018ad2794f20_0 .net "EX1_rs2_out", 31 0, L_0000018ad27d4990;  alias, 1 drivers
v0000018ad2794de0_0 .var "EX2_ALU_OPER1", 31 0;
v0000018ad2795d80_0 .var "EX2_ALU_OPER2", 31 0;
v0000018ad27956a0_0 .var "EX2_PC", 31 0;
v0000018ad2794fc0_0 .var "EX2_PFC_to_IF", 31 0;
v0000018ad2794b60_0 .var "EX2_forward_to_B", 31 0;
v0000018ad2795ce0_0 .var "EX2_is_beq", 0 0;
v0000018ad2794e80_0 .var "EX2_is_bne", 0 0;
v0000018ad2795060_0 .var "EX2_is_jal", 0 0;
v0000018ad2795600_0 .var "EX2_is_jr", 0 0;
v0000018ad2795c40_0 .var "EX2_is_oper2_immed", 0 0;
v0000018ad27951a0_0 .var "EX2_memread", 0 0;
v0000018ad2795e20_0 .var "EX2_memwrite", 0 0;
v0000018ad2795740_0 .var "EX2_opcode", 11 0;
v0000018ad2795240_0 .var "EX2_predicted", 0 0;
v0000018ad2794840_0 .var "EX2_rd_ind", 4 0;
v0000018ad2795420_0 .var "EX2_rd_indzero", 0 0;
v0000018ad27957e0_0 .var "EX2_regwrite", 0 0;
v0000018ad2795880_0 .var "EX2_rs1", 31 0;
v0000018ad2794ac0_0 .var "EX2_rs1_ind", 4 0;
v0000018ad2795920_0 .var "EX2_rs2_ind", 4 0;
v0000018ad27948e0_0 .var "EX2_rs2_out", 31 0;
v0000018ad279abb0_0 .net "FLUSH", 0 0, v0000018ad279ba10_0;  alias, 1 drivers
v0000018ad279ab10_0 .net "clk", 0 0, L_0000018ad27d4ae0;  1 drivers
v0000018ad279ac50_0 .net "rst", 0 0, v0000018ad27c6860_0;  alias, 1 drivers
E_0000018ad270b350 .event posedge, v0000018ad2784060_0, v0000018ad279ab10_0;
S_0000018ad2791a10 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_0000018ad2559f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_0000018ad279ea60 .param/l "add" 0 9 6, C4<000000100000>;
P_0000018ad279ea98 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000018ad279ead0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000018ad279eb08 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000018ad279eb40 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000018ad279eb78 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000018ad279ebb0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000018ad279ebe8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000018ad279ec20 .param/l "j" 0 9 19, C4<000010000000>;
P_0000018ad279ec58 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000018ad279ec90 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000018ad279ecc8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000018ad279ed00 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000018ad279ed38 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000018ad279ed70 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000018ad279eda8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000018ad279ede0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000018ad279ee18 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000018ad279ee50 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000018ad279ee88 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000018ad279eec0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000018ad279eef8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000018ad279ef30 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000018ad279ef68 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000018ad279efa0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000018ad27c9b10 .functor OR 1, L_0000018ad27c2f80, L_0000018ad27c3020, C4<0>, C4<0>;
L_0000018ad27ca0c0 .functor AND 1, L_0000018ad27c9b10, L_0000018ad27c9e20, C4<1>, C4<1>;
L_0000018ad27c9f70 .functor OR 1, L_0000018ad27c2f80, L_0000018ad27c3020, C4<0>, C4<0>;
L_0000018ad27ca520 .functor AND 1, L_0000018ad27c9f70, L_0000018ad27c9e20, C4<1>, C4<1>;
L_0000018ad27c9720 .functor OR 1, L_0000018ad27c2f80, L_0000018ad27c3020, C4<0>, C4<0>;
L_0000018ad27cade0 .functor AND 1, L_0000018ad27c9720, v0000018ad2799d50_0, C4<1>, C4<1>;
v0000018ad2798a90_0 .net "EX1_memread", 0 0, v0000018ad2792e00_0;  alias, 1 drivers
v0000018ad2797230_0 .net "EX1_opcode", 11 0, v0000018ad2792680_0;  alias, 1 drivers
v0000018ad2798130_0 .net "EX1_rd_ind", 4 0, v0000018ad2792d60_0;  alias, 1 drivers
v0000018ad27989f0_0 .net "EX1_rd_indzero", 0 0, v0000018ad2794480_0;  alias, 1 drivers
v0000018ad2797f50_0 .net "EX2_memread", 0 0, v0000018ad27951a0_0;  alias, 1 drivers
v0000018ad2796c90_0 .net "EX2_opcode", 11 0, v0000018ad2795740_0;  alias, 1 drivers
v0000018ad2797870_0 .net "EX2_rd_ind", 4 0, v0000018ad2794840_0;  alias, 1 drivers
v0000018ad2798590_0 .net "EX2_rd_indzero", 0 0, v0000018ad2795420_0;  alias, 1 drivers
v0000018ad2797190_0 .net "ID_EX1_flush", 0 0, v0000018ad279b970_0;  alias, 1 drivers
v0000018ad2798270_0 .net "ID_EX2_flush", 0 0, v0000018ad279ba10_0;  alias, 1 drivers
v0000018ad2797e10_0 .net "ID_is_beq", 0 0, L_0000018ad27c2f80;  alias, 1 drivers
v0000018ad27975f0_0 .net "ID_is_bne", 0 0, L_0000018ad27c3020;  alias, 1 drivers
v0000018ad2798d10_0 .net "ID_is_j", 0 0, L_0000018ad27c3200;  alias, 1 drivers
v0000018ad27972d0_0 .net "ID_is_jal", 0 0, L_0000018ad27c3a20;  alias, 1 drivers
v0000018ad2797ff0_0 .net "ID_is_jr", 0 0, L_0000018ad27c30c0;  alias, 1 drivers
v0000018ad2797b90_0 .net "ID_opcode", 11 0, v0000018ad27ad1e0_0;  alias, 1 drivers
v0000018ad2798770_0 .net "ID_rs1_ind", 4 0, v0000018ad27ad0a0_0;  alias, 1 drivers
v0000018ad27981d0_0 .net "ID_rs2_ind", 4 0, v0000018ad27acec0_0;  alias, 1 drivers
v0000018ad27977d0_0 .net "IF_ID_flush", 0 0, v0000018ad279bdd0_0;  alias, 1 drivers
v0000018ad2796ab0_0 .net "IF_ID_write", 0 0, v0000018ad279c4b0_0;  alias, 1 drivers
v0000018ad27984f0_0 .net "PC_src", 2 0, L_0000018ad27c1fe0;  alias, 1 drivers
v0000018ad2797c30_0 .net "PFC_to_EX", 31 0, L_0000018ad27c24e0;  alias, 1 drivers
v0000018ad27983b0_0 .net "PFC_to_IF", 31 0, L_0000018ad27c3980;  alias, 1 drivers
v0000018ad2796dd0_0 .net "WB_rd_ind", 4 0, v0000018ad27afc60_0;  alias, 1 drivers
v0000018ad2797410_0 .net "Wrong_prediction", 0 0, L_0000018ad27d4530;  alias, 1 drivers
v0000018ad2798810_0 .net *"_ivl_11", 0 0, L_0000018ad27ca520;  1 drivers
v0000018ad2797cd0_0 .net *"_ivl_13", 9 0, L_0000018ad27c3340;  1 drivers
v0000018ad2796b50_0 .net *"_ivl_15", 9 0, L_0000018ad27c2bc0;  1 drivers
v0000018ad2796d30_0 .net *"_ivl_16", 9 0, L_0000018ad27c2940;  1 drivers
v0000018ad2798310_0 .net *"_ivl_19", 9 0, L_0000018ad27c3700;  1 drivers
v0000018ad2797690_0 .net *"_ivl_20", 9 0, L_0000018ad27c2800;  1 drivers
v0000018ad27988b0_0 .net *"_ivl_25", 0 0, L_0000018ad27c9720;  1 drivers
v0000018ad2797af0_0 .net *"_ivl_27", 0 0, L_0000018ad27cade0;  1 drivers
v0000018ad2797d70_0 .net *"_ivl_29", 9 0, L_0000018ad27c2120;  1 drivers
v0000018ad2798950_0 .net *"_ivl_3", 0 0, L_0000018ad27c9b10;  1 drivers
L_0000018ad27e01f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0000018ad2797eb0_0 .net/2u *"_ivl_30", 9 0, L_0000018ad27e01f0;  1 drivers
v0000018ad2799210_0 .net *"_ivl_32", 9 0, L_0000018ad27c2b20;  1 drivers
v0000018ad2797730_0 .net *"_ivl_35", 9 0, L_0000018ad27c3160;  1 drivers
v0000018ad2797370_0 .net *"_ivl_37", 9 0, L_0000018ad27c2440;  1 drivers
v0000018ad2798db0_0 .net *"_ivl_38", 9 0, L_0000018ad27c2c60;  1 drivers
v0000018ad2796e70_0 .net *"_ivl_40", 9 0, L_0000018ad27c21c0;  1 drivers
L_0000018ad27e0238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018ad27974b0_0 .net/2s *"_ivl_45", 21 0, L_0000018ad27e0238;  1 drivers
L_0000018ad27e0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018ad2796bf0_0 .net/2s *"_ivl_50", 21 0, L_0000018ad27e0280;  1 drivers
v0000018ad2798630_0 .net *"_ivl_9", 0 0, L_0000018ad27c9f70;  1 drivers
v0000018ad2798450_0 .net "clk", 0 0, L_0000018ad2701fa0;  alias, 1 drivers
v0000018ad2798b30_0 .net "forward_to_B", 31 0, L_0000018ad27c2300;  alias, 1 drivers
v0000018ad2798bd0_0 .net "imm", 31 0, v0000018ad279e170_0;  1 drivers
v0000018ad2797550_0 .net "inst", 31 0, v0000018ad27990d0_0;  alias, 1 drivers
v0000018ad2796fb0_0 .net "is_branch_and_taken", 0 0, L_0000018ad27ca0c0;  alias, 1 drivers
v0000018ad2798090_0 .net "is_oper2_immed", 0 0, L_0000018ad27c9870;  alias, 1 drivers
v0000018ad2796f10_0 .net "mem_read", 0 0, L_0000018ad27c3d40;  alias, 1 drivers
v0000018ad2797050_0 .net "mem_write", 0 0, L_0000018ad27c1720;  alias, 1 drivers
v0000018ad2798c70_0 .net "pc", 31 0, v0000018ad2799170_0;  alias, 1 drivers
v0000018ad2799030_0 .net "pc_write", 0 0, v0000018ad279d590_0;  alias, 1 drivers
v0000018ad27986d0_0 .net "predicted", 0 0, L_0000018ad27c9e20;  1 drivers
v0000018ad2797910_0 .net "predicted_to_EX", 0 0, v0000018ad2799d50_0;  alias, 1 drivers
v0000018ad27979b0_0 .net "reg_write", 0 0, L_0000018ad27c3c00;  alias, 1 drivers
v0000018ad2797a50_0 .net "reg_write_from_wb", 0 0, v0000018ad27afd00_0;  alias, 1 drivers
v0000018ad27970f0_0 .net "rs1", 31 0, v0000018ad279e490_0;  alias, 1 drivers
v0000018ad2798e50_0 .net "rs2", 31 0, v0000018ad279e710_0;  alias, 1 drivers
v0000018ad2798ef0_0 .net "rst", 0 0, v0000018ad27c6860_0;  alias, 1 drivers
v0000018ad2798f90_0 .net "wr_reg_data", 31 0, L_0000018ad2853c50;  alias, 1 drivers
L_0000018ad27c2300 .functor MUXZ 32, v0000018ad279e710_0, v0000018ad279e170_0, L_0000018ad27c9870, C4<>;
L_0000018ad27c3340 .part v0000018ad2799170_0, 0, 10;
L_0000018ad27c2bc0 .part v0000018ad27990d0_0, 0, 10;
L_0000018ad27c2940 .arith/sum 10, L_0000018ad27c3340, L_0000018ad27c2bc0;
L_0000018ad27c3700 .part v0000018ad27990d0_0, 0, 10;
L_0000018ad27c2800 .functor MUXZ 10, L_0000018ad27c3700, L_0000018ad27c2940, L_0000018ad27ca520, C4<>;
L_0000018ad27c2120 .part v0000018ad2799170_0, 0, 10;
L_0000018ad27c2b20 .arith/sum 10, L_0000018ad27c2120, L_0000018ad27e01f0;
L_0000018ad27c3160 .part v0000018ad2799170_0, 0, 10;
L_0000018ad27c2440 .part v0000018ad27990d0_0, 0, 10;
L_0000018ad27c2c60 .arith/sum 10, L_0000018ad27c3160, L_0000018ad27c2440;
L_0000018ad27c21c0 .functor MUXZ 10, L_0000018ad27c2c60, L_0000018ad27c2b20, L_0000018ad27cade0, C4<>;
L_0000018ad27c3980 .concat8 [ 10 22 0 0], L_0000018ad27c2800, L_0000018ad27e0238;
L_0000018ad27c24e0 .concat8 [ 10 22 0 0], L_0000018ad27c21c0, L_0000018ad27e0280;
S_0000018ad2790f20 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_0000018ad2791a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_0000018ad279efe0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000018ad279f018 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000018ad279f050 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000018ad279f088 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000018ad279f0c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000018ad279f0f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000018ad279f130 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000018ad279f168 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000018ad279f1a0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000018ad279f1d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000018ad279f210 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000018ad279f248 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000018ad279f280 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000018ad279f2b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000018ad279f2f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000018ad279f328 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000018ad279f360 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000018ad279f398 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000018ad279f3d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000018ad279f408 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000018ad279f440 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000018ad279f478 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000018ad279f4b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000018ad279f4e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000018ad279f520 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000018ad27ca3d0 .functor OR 1, L_0000018ad27c9e20, L_0000018ad27c3660, C4<0>, C4<0>;
L_0000018ad27ca910 .functor OR 1, L_0000018ad27ca3d0, L_0000018ad27c33e0, C4<0>, C4<0>;
v0000018ad279a4d0_0 .net "EX1_opcode", 11 0, v0000018ad2792680_0;  alias, 1 drivers
v0000018ad279a930_0 .net "EX2_opcode", 11 0, v0000018ad2795740_0;  alias, 1 drivers
v0000018ad2799b70_0 .net "ID_opcode", 11 0, v0000018ad27ad1e0_0;  alias, 1 drivers
v0000018ad279a110_0 .net "PC_src", 2 0, L_0000018ad27c1fe0;  alias, 1 drivers
v0000018ad279ad90_0 .net "Wrong_prediction", 0 0, L_0000018ad27d4530;  alias, 1 drivers
L_0000018ad27e03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000018ad279b650_0 .net/2u *"_ivl_0", 2 0, L_0000018ad27e03e8;  1 drivers
v0000018ad279a7f0_0 .net *"_ivl_10", 0 0, L_0000018ad27c2580;  1 drivers
L_0000018ad27e0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000018ad279a2f0_0 .net/2u *"_ivl_12", 2 0, L_0000018ad27e0508;  1 drivers
L_0000018ad27e0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000018ad279aa70_0 .net/2u *"_ivl_14", 11 0, L_0000018ad27e0550;  1 drivers
v0000018ad279a570_0 .net *"_ivl_16", 0 0, L_0000018ad27c3660;  1 drivers
v0000018ad2799c10_0 .net *"_ivl_19", 0 0, L_0000018ad27ca3d0;  1 drivers
L_0000018ad27e0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v0000018ad27998f0_0 .net/2u *"_ivl_2", 11 0, L_0000018ad27e0430;  1 drivers
L_0000018ad27e0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000018ad279b6f0_0 .net/2u *"_ivl_20", 11 0, L_0000018ad27e0598;  1 drivers
v0000018ad27995d0_0 .net *"_ivl_22", 0 0, L_0000018ad27c33e0;  1 drivers
v0000018ad2799990_0 .net *"_ivl_25", 0 0, L_0000018ad27ca910;  1 drivers
L_0000018ad27e05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000018ad2799a30_0 .net/2u *"_ivl_26", 2 0, L_0000018ad27e05e0;  1 drivers
L_0000018ad27e0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000018ad279b790_0 .net/2u *"_ivl_28", 2 0, L_0000018ad27e0628;  1 drivers
v0000018ad279ae30_0 .net *"_ivl_30", 2 0, L_0000018ad27c2620;  1 drivers
v0000018ad27993f0_0 .net *"_ivl_32", 2 0, L_0000018ad27c1f40;  1 drivers
v0000018ad279aed0_0 .net *"_ivl_34", 2 0, L_0000018ad27c37a0;  1 drivers
v0000018ad279a390_0 .net *"_ivl_4", 0 0, L_0000018ad27c35c0;  1 drivers
L_0000018ad27e0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000018ad279a430_0 .net/2u *"_ivl_6", 2 0, L_0000018ad27e0478;  1 drivers
L_0000018ad27e04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000018ad279af70_0 .net/2u *"_ivl_8", 11 0, L_0000018ad27e04c0;  1 drivers
v0000018ad279a610_0 .net "clk", 0 0, L_0000018ad2701fa0;  alias, 1 drivers
v0000018ad279b330_0 .net "predicted", 0 0, L_0000018ad27c9e20;  alias, 1 drivers
v0000018ad279b010_0 .net "predicted_to_EX", 0 0, v0000018ad2799d50_0;  alias, 1 drivers
v0000018ad279b150_0 .net "rst", 0 0, v0000018ad27c6860_0;  alias, 1 drivers
v0000018ad279b1f0_0 .net "state", 1 0, v0000018ad279b5b0_0;  1 drivers
L_0000018ad27c35c0 .cmp/eq 12, v0000018ad27ad1e0_0, L_0000018ad27e0430;
L_0000018ad27c2580 .cmp/eq 12, v0000018ad2792680_0, L_0000018ad27e04c0;
L_0000018ad27c3660 .cmp/eq 12, v0000018ad27ad1e0_0, L_0000018ad27e0550;
L_0000018ad27c33e0 .cmp/eq 12, v0000018ad27ad1e0_0, L_0000018ad27e0598;
L_0000018ad27c2620 .functor MUXZ 3, L_0000018ad27e0628, L_0000018ad27e05e0, L_0000018ad27ca910, C4<>;
L_0000018ad27c1f40 .functor MUXZ 3, L_0000018ad27c2620, L_0000018ad27e0508, L_0000018ad27c2580, C4<>;
L_0000018ad27c37a0 .functor MUXZ 3, L_0000018ad27c1f40, L_0000018ad27e0478, L_0000018ad27c35c0, C4<>;
L_0000018ad27c1fe0 .functor MUXZ 3, L_0000018ad27c37a0, L_0000018ad27e03e8, L_0000018ad27d4530, C4<>;
S_0000018ad2790c00 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_0000018ad2790f20;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_0000018ad279f560 .param/l "add" 0 9 6, C4<000000100000>;
P_0000018ad279f598 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000018ad279f5d0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000018ad279f608 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000018ad279f640 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000018ad279f678 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000018ad279f6b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000018ad279f6e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000018ad279f720 .param/l "j" 0 9 19, C4<000010000000>;
P_0000018ad279f758 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000018ad279f790 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000018ad279f7c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000018ad279f800 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000018ad279f838 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000018ad279f870 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000018ad279f8a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000018ad279f8e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000018ad279f918 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000018ad279f950 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000018ad279f988 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000018ad279f9c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000018ad279f9f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000018ad279fa30 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000018ad279fa68 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000018ad279faa0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000018ad27ca8a0 .functor OR 1, L_0000018ad27c2a80, L_0000018ad27c32a0, C4<0>, C4<0>;
L_0000018ad27ca9f0 .functor OR 1, L_0000018ad27c2d00, L_0000018ad27c1ae0, C4<0>, C4<0>;
L_0000018ad27c9790 .functor AND 1, L_0000018ad27ca8a0, L_0000018ad27ca9f0, C4<1>, C4<1>;
L_0000018ad27cb160 .functor NOT 1, L_0000018ad27c9790, C4<0>, C4<0>, C4<0>;
L_0000018ad27c9b80 .functor OR 1, v0000018ad27c6860_0, L_0000018ad27cb160, C4<0>, C4<0>;
L_0000018ad27c9e20 .functor NOT 1, L_0000018ad27c9b80, C4<0>, C4<0>, C4<0>;
v0000018ad279acf0_0 .net "EX_opcode", 11 0, v0000018ad2795740_0;  alias, 1 drivers
v0000018ad27997b0_0 .net "ID_opcode", 11 0, v0000018ad27ad1e0_0;  alias, 1 drivers
v0000018ad279a250_0 .net "Wrong_prediction", 0 0, L_0000018ad27d4530;  alias, 1 drivers
L_0000018ad27e02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000018ad279b0b0_0 .net/2u *"_ivl_0", 11 0, L_0000018ad27e02c8;  1 drivers
L_0000018ad27e0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000018ad279b830_0 .net/2u *"_ivl_10", 1 0, L_0000018ad27e0358;  1 drivers
v0000018ad2799f30_0 .net *"_ivl_12", 0 0, L_0000018ad27c2d00;  1 drivers
L_0000018ad27e03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000018ad2799fd0_0 .net/2u *"_ivl_14", 1 0, L_0000018ad27e03a0;  1 drivers
v0000018ad2799850_0 .net *"_ivl_16", 0 0, L_0000018ad27c1ae0;  1 drivers
v0000018ad2799710_0 .net *"_ivl_19", 0 0, L_0000018ad27ca9f0;  1 drivers
v0000018ad2799cb0_0 .net *"_ivl_2", 0 0, L_0000018ad27c2a80;  1 drivers
v0000018ad2799df0_0 .net *"_ivl_21", 0 0, L_0000018ad27c9790;  1 drivers
v0000018ad279a9d0_0 .net *"_ivl_22", 0 0, L_0000018ad27cb160;  1 drivers
v0000018ad2799ad0_0 .net *"_ivl_25", 0 0, L_0000018ad27c9b80;  1 drivers
L_0000018ad27e0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000018ad279a1b0_0 .net/2u *"_ivl_4", 11 0, L_0000018ad27e0310;  1 drivers
v0000018ad279a890_0 .net *"_ivl_6", 0 0, L_0000018ad27c32a0;  1 drivers
v0000018ad279a070_0 .net *"_ivl_9", 0 0, L_0000018ad27ca8a0;  1 drivers
v0000018ad279b3d0_0 .net "clk", 0 0, L_0000018ad2701fa0;  alias, 1 drivers
v0000018ad2799e90_0 .net "predicted", 0 0, L_0000018ad27c9e20;  alias, 1 drivers
v0000018ad2799d50_0 .var "predicted_to_EX", 0 0;
v0000018ad279a6b0_0 .net "rst", 0 0, v0000018ad27c6860_0;  alias, 1 drivers
v0000018ad279b5b0_0 .var "state", 1 0;
E_0000018ad270c810 .event posedge, v0000018ad279b3d0_0, v0000018ad2784060_0;
L_0000018ad27c2a80 .cmp/eq 12, v0000018ad27ad1e0_0, L_0000018ad27e02c8;
L_0000018ad27c32a0 .cmp/eq 12, v0000018ad27ad1e0_0, L_0000018ad27e0310;
L_0000018ad27c2d00 .cmp/eq 2, v0000018ad279b5b0_0, L_0000018ad27e0358;
L_0000018ad27c1ae0 .cmp/eq 2, v0000018ad279b5b0_0, L_0000018ad27e03a0;
S_0000018ad278ff80 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_0000018ad2791a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_0000018ad27a9b00 .param/l "add" 0 9 6, C4<000000100000>;
P_0000018ad27a9b38 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000018ad27a9b70 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000018ad27a9ba8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000018ad27a9be0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000018ad27a9c18 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000018ad27a9c50 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000018ad27a9c88 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000018ad27a9cc0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000018ad27a9cf8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000018ad27a9d30 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000018ad27a9d68 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000018ad27a9da0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000018ad27a9dd8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000018ad27a9e10 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000018ad27a9e48 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000018ad27a9e80 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000018ad27a9eb8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000018ad27a9ef0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000018ad27a9f28 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000018ad27a9f60 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000018ad27a9f98 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000018ad27a9fd0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000018ad27aa008 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000018ad27aa040 .param/l "xori" 0 9 12, C4<001110000000>;
v0000018ad2799530_0 .net "EX1_memread", 0 0, v0000018ad2792e00_0;  alias, 1 drivers
v0000018ad279b290_0 .net "EX1_rd_ind", 4 0, v0000018ad2792d60_0;  alias, 1 drivers
v0000018ad279b470_0 .net "EX1_rd_indzero", 0 0, v0000018ad2794480_0;  alias, 1 drivers
v0000018ad279b510_0 .net "EX2_memread", 0 0, v0000018ad27951a0_0;  alias, 1 drivers
v0000018ad2799350_0 .net "EX2_rd_ind", 4 0, v0000018ad2794840_0;  alias, 1 drivers
v0000018ad279b8d0_0 .net "EX2_rd_indzero", 0 0, v0000018ad2795420_0;  alias, 1 drivers
v0000018ad279b970_0 .var "ID_EX1_flush", 0 0;
v0000018ad279ba10_0 .var "ID_EX2_flush", 0 0;
v0000018ad27992b0_0 .net "ID_opcode", 11 0, v0000018ad27ad1e0_0;  alias, 1 drivers
v0000018ad2799490_0 .net "ID_rs1_ind", 4 0, v0000018ad27ad0a0_0;  alias, 1 drivers
v0000018ad2799670_0 .net "ID_rs2_ind", 4 0, v0000018ad27acec0_0;  alias, 1 drivers
v0000018ad279c4b0_0 .var "IF_ID_Write", 0 0;
v0000018ad279bdd0_0 .var "IF_ID_flush", 0 0;
v0000018ad279d590_0 .var "PC_Write", 0 0;
v0000018ad279cff0_0 .net "Wrong_prediction", 0 0, L_0000018ad27d4530;  alias, 1 drivers
E_0000018ad270b990/0 .event anyedge, v0000018ad2789790_0, v0000018ad2792e00_0, v0000018ad2794480_0, v0000018ad27939e0_0;
E_0000018ad270b990/1 .event anyedge, v0000018ad2792d60_0, v0000018ad2793da0_0, v0000018ad26a8f00_0, v0000018ad2795420_0;
E_0000018ad270b990/2 .event anyedge, v0000018ad2782ee0_0, v0000018ad2794340_0;
E_0000018ad270b990 .event/or E_0000018ad270b990/0, E_0000018ad270b990/1, E_0000018ad270b990/2;
S_0000018ad27905c0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_0000018ad2791a10;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_0000018ad27aa080 .param/l "add" 0 9 6, C4<000000100000>;
P_0000018ad27aa0b8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000018ad27aa0f0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000018ad27aa128 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000018ad27aa160 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000018ad27aa198 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000018ad27aa1d0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000018ad27aa208 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000018ad27aa240 .param/l "j" 0 9 19, C4<000010000000>;
P_0000018ad27aa278 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000018ad27aa2b0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000018ad27aa2e8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000018ad27aa320 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000018ad27aa358 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000018ad27aa390 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000018ad27aa3c8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000018ad27aa400 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000018ad27aa438 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000018ad27aa470 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000018ad27aa4a8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000018ad27aa4e0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000018ad27aa518 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000018ad27aa550 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000018ad27aa588 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000018ad27aa5c0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000018ad27ca6e0 .functor OR 1, L_0000018ad27c1b80, L_0000018ad27c2da0, C4<0>, C4<0>;
L_0000018ad27ca1a0 .functor OR 1, L_0000018ad27ca6e0, L_0000018ad27c1cc0, C4<0>, C4<0>;
L_0000018ad27cb1d0 .functor OR 1, L_0000018ad27ca1a0, L_0000018ad27c3840, C4<0>, C4<0>;
L_0000018ad27ca130 .functor OR 1, L_0000018ad27cb1d0, L_0000018ad27c26c0, C4<0>, C4<0>;
L_0000018ad27cb240 .functor OR 1, L_0000018ad27ca130, L_0000018ad27c2e40, C4<0>, C4<0>;
L_0000018ad27cad70 .functor OR 1, L_0000018ad27cb240, L_0000018ad27c28a0, C4<0>, C4<0>;
L_0000018ad27c9800 .functor OR 1, L_0000018ad27cad70, L_0000018ad27c2ee0, C4<0>, C4<0>;
L_0000018ad27c9870 .functor OR 1, L_0000018ad27c9800, L_0000018ad27c1860, C4<0>, C4<0>;
L_0000018ad27ca440 .functor OR 1, L_0000018ad27c3480, L_0000018ad27c3ac0, C4<0>, C4<0>;
L_0000018ad27c9bf0 .functor OR 1, L_0000018ad27ca440, L_0000018ad27c1c20, C4<0>, C4<0>;
L_0000018ad27cae50 .functor OR 1, L_0000018ad27c9bf0, L_0000018ad27c3b60, C4<0>, C4<0>;
L_0000018ad27c9c60 .functor OR 1, L_0000018ad27cae50, L_0000018ad27c3ca0, C4<0>, C4<0>;
v0000018ad279bd30_0 .net "ID_opcode", 11 0, v0000018ad27ad1e0_0;  alias, 1 drivers
L_0000018ad27e0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v0000018ad279c910_0 .net/2u *"_ivl_0", 11 0, L_0000018ad27e0670;  1 drivers
L_0000018ad27e0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v0000018ad279da90_0 .net/2u *"_ivl_10", 11 0, L_0000018ad27e0700;  1 drivers
L_0000018ad27e0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000018ad279d310_0 .net/2u *"_ivl_102", 11 0, L_0000018ad27e0bc8;  1 drivers
L_0000018ad27e0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000018ad279c0f0_0 .net/2u *"_ivl_106", 11 0, L_0000018ad27e0c10;  1 drivers
v0000018ad279d270_0 .net *"_ivl_12", 0 0, L_0000018ad27c1cc0;  1 drivers
v0000018ad279be70_0 .net *"_ivl_15", 0 0, L_0000018ad27ca1a0;  1 drivers
L_0000018ad27e0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v0000018ad279c190_0 .net/2u *"_ivl_16", 11 0, L_0000018ad27e0748;  1 drivers
v0000018ad279ceb0_0 .net *"_ivl_18", 0 0, L_0000018ad27c3840;  1 drivers
v0000018ad279db30_0 .net *"_ivl_2", 0 0, L_0000018ad27c1b80;  1 drivers
v0000018ad279dbd0_0 .net *"_ivl_21", 0 0, L_0000018ad27cb1d0;  1 drivers
L_0000018ad27e0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000018ad279d4f0_0 .net/2u *"_ivl_22", 11 0, L_0000018ad27e0790;  1 drivers
v0000018ad279c550_0 .net *"_ivl_24", 0 0, L_0000018ad27c26c0;  1 drivers
v0000018ad279d3b0_0 .net *"_ivl_27", 0 0, L_0000018ad27ca130;  1 drivers
L_0000018ad27e07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000018ad279cf50_0 .net/2u *"_ivl_28", 11 0, L_0000018ad27e07d8;  1 drivers
v0000018ad279c7d0_0 .net *"_ivl_30", 0 0, L_0000018ad27c2e40;  1 drivers
v0000018ad279cd70_0 .net *"_ivl_33", 0 0, L_0000018ad27cb240;  1 drivers
L_0000018ad27e0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000018ad279bfb0_0 .net/2u *"_ivl_34", 11 0, L_0000018ad27e0820;  1 drivers
v0000018ad279dc70_0 .net *"_ivl_36", 0 0, L_0000018ad27c28a0;  1 drivers
v0000018ad279cc30_0 .net *"_ivl_39", 0 0, L_0000018ad27cad70;  1 drivers
L_0000018ad27e06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v0000018ad279d1d0_0 .net/2u *"_ivl_4", 11 0, L_0000018ad27e06b8;  1 drivers
L_0000018ad27e0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v0000018ad279ce10_0 .net/2u *"_ivl_40", 11 0, L_0000018ad27e0868;  1 drivers
v0000018ad279d090_0 .net *"_ivl_42", 0 0, L_0000018ad27c2ee0;  1 drivers
v0000018ad279dd10_0 .net *"_ivl_45", 0 0, L_0000018ad27c9800;  1 drivers
L_0000018ad27e08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v0000018ad279c2d0_0 .net/2u *"_ivl_46", 11 0, L_0000018ad27e08b0;  1 drivers
v0000018ad279d450_0 .net *"_ivl_48", 0 0, L_0000018ad27c1860;  1 drivers
L_0000018ad27e08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000018ad279bc90_0 .net/2u *"_ivl_52", 11 0, L_0000018ad27e08f8;  1 drivers
L_0000018ad27e0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000018ad279c690_0 .net/2u *"_ivl_56", 11 0, L_0000018ad27e0940;  1 drivers
v0000018ad279d130_0 .net *"_ivl_6", 0 0, L_0000018ad27c2da0;  1 drivers
L_0000018ad27e0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000018ad279d630_0 .net/2u *"_ivl_60", 11 0, L_0000018ad27e0988;  1 drivers
L_0000018ad27e09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000018ad279bbf0_0 .net/2u *"_ivl_64", 11 0, L_0000018ad27e09d0;  1 drivers
L_0000018ad27e0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000018ad279c5f0_0 .net/2u *"_ivl_68", 11 0, L_0000018ad27e0a18;  1 drivers
L_0000018ad27e0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000018ad279ddb0_0 .net/2u *"_ivl_72", 11 0, L_0000018ad27e0a60;  1 drivers
v0000018ad279c230_0 .net *"_ivl_74", 0 0, L_0000018ad27c3480;  1 drivers
L_0000018ad27e0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000018ad279c730_0 .net/2u *"_ivl_76", 11 0, L_0000018ad27e0aa8;  1 drivers
v0000018ad279d6d0_0 .net *"_ivl_78", 0 0, L_0000018ad27c3ac0;  1 drivers
v0000018ad279bf10_0 .net *"_ivl_81", 0 0, L_0000018ad27ca440;  1 drivers
L_0000018ad27e0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000018ad279c870_0 .net/2u *"_ivl_82", 11 0, L_0000018ad27e0af0;  1 drivers
v0000018ad279d770_0 .net *"_ivl_84", 0 0, L_0000018ad27c1c20;  1 drivers
v0000018ad279d810_0 .net *"_ivl_87", 0 0, L_0000018ad27c9bf0;  1 drivers
L_0000018ad27e0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000018ad279d8b0_0 .net/2u *"_ivl_88", 11 0, L_0000018ad27e0b38;  1 drivers
v0000018ad279d950_0 .net *"_ivl_9", 0 0, L_0000018ad27ca6e0;  1 drivers
v0000018ad279c9b0_0 .net *"_ivl_90", 0 0, L_0000018ad27c3b60;  1 drivers
v0000018ad279ca50_0 .net *"_ivl_93", 0 0, L_0000018ad27cae50;  1 drivers
L_0000018ad27e0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000018ad279c050_0 .net/2u *"_ivl_94", 11 0, L_0000018ad27e0b80;  1 drivers
v0000018ad279cb90_0 .net *"_ivl_96", 0 0, L_0000018ad27c3ca0;  1 drivers
v0000018ad279d9f0_0 .net *"_ivl_99", 0 0, L_0000018ad27c9c60;  1 drivers
v0000018ad279de50_0 .net "is_beq", 0 0, L_0000018ad27c2f80;  alias, 1 drivers
v0000018ad279def0_0 .net "is_bne", 0 0, L_0000018ad27c3020;  alias, 1 drivers
v0000018ad279ccd0_0 .net "is_j", 0 0, L_0000018ad27c3200;  alias, 1 drivers
v0000018ad279c370_0 .net "is_jal", 0 0, L_0000018ad27c3a20;  alias, 1 drivers
v0000018ad279c410_0 .net "is_jr", 0 0, L_0000018ad27c30c0;  alias, 1 drivers
v0000018ad279df90_0 .net "is_oper2_immed", 0 0, L_0000018ad27c9870;  alias, 1 drivers
v0000018ad279caf0_0 .net "memread", 0 0, L_0000018ad27c3d40;  alias, 1 drivers
v0000018ad279e030_0 .net "memwrite", 0 0, L_0000018ad27c1720;  alias, 1 drivers
v0000018ad279e0d0_0 .net "regwrite", 0 0, L_0000018ad27c3c00;  alias, 1 drivers
L_0000018ad27c1b80 .cmp/eq 12, v0000018ad27ad1e0_0, L_0000018ad27e0670;
L_0000018ad27c2da0 .cmp/eq 12, v0000018ad27ad1e0_0, L_0000018ad27e06b8;
L_0000018ad27c1cc0 .cmp/eq 12, v0000018ad27ad1e0_0, L_0000018ad27e0700;
L_0000018ad27c3840 .cmp/eq 12, v0000018ad27ad1e0_0, L_0000018ad27e0748;
L_0000018ad27c26c0 .cmp/eq 12, v0000018ad27ad1e0_0, L_0000018ad27e0790;
L_0000018ad27c2e40 .cmp/eq 12, v0000018ad27ad1e0_0, L_0000018ad27e07d8;
L_0000018ad27c28a0 .cmp/eq 12, v0000018ad27ad1e0_0, L_0000018ad27e0820;
L_0000018ad27c2ee0 .cmp/eq 12, v0000018ad27ad1e0_0, L_0000018ad27e0868;
L_0000018ad27c1860 .cmp/eq 12, v0000018ad27ad1e0_0, L_0000018ad27e08b0;
L_0000018ad27c2f80 .cmp/eq 12, v0000018ad27ad1e0_0, L_0000018ad27e08f8;
L_0000018ad27c3020 .cmp/eq 12, v0000018ad27ad1e0_0, L_0000018ad27e0940;
L_0000018ad27c30c0 .cmp/eq 12, v0000018ad27ad1e0_0, L_0000018ad27e0988;
L_0000018ad27c3a20 .cmp/eq 12, v0000018ad27ad1e0_0, L_0000018ad27e09d0;
L_0000018ad27c3200 .cmp/eq 12, v0000018ad27ad1e0_0, L_0000018ad27e0a18;
L_0000018ad27c3480 .cmp/eq 12, v0000018ad27ad1e0_0, L_0000018ad27e0a60;
L_0000018ad27c3ac0 .cmp/eq 12, v0000018ad27ad1e0_0, L_0000018ad27e0aa8;
L_0000018ad27c1c20 .cmp/eq 12, v0000018ad27ad1e0_0, L_0000018ad27e0af0;
L_0000018ad27c3b60 .cmp/eq 12, v0000018ad27ad1e0_0, L_0000018ad27e0b38;
L_0000018ad27c3ca0 .cmp/eq 12, v0000018ad27ad1e0_0, L_0000018ad27e0b80;
L_0000018ad27c3c00 .reduce/nor L_0000018ad27c9c60;
L_0000018ad27c3d40 .cmp/eq 12, v0000018ad27ad1e0_0, L_0000018ad27e0bc8;
L_0000018ad27c1720 .cmp/eq 12, v0000018ad27ad1e0_0, L_0000018ad27e0c10;
S_0000018ad27902a0 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_0000018ad2791a10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_0000018ad27aa600 .param/l "add" 0 9 6, C4<000000100000>;
P_0000018ad27aa638 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000018ad27aa670 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000018ad27aa6a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000018ad27aa6e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000018ad27aa718 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000018ad27aa750 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000018ad27aa788 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000018ad27aa7c0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000018ad27aa7f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000018ad27aa830 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000018ad27aa868 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000018ad27aa8a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000018ad27aa8d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000018ad27aa910 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000018ad27aa948 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000018ad27aa980 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000018ad27aa9b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000018ad27aa9f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000018ad27aaa28 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000018ad27aaa60 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000018ad27aaa98 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000018ad27aaad0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000018ad27aab08 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000018ad27aab40 .param/l "xori" 0 9 12, C4<001110000000>;
v0000018ad279e170_0 .var "Immed", 31 0;
v0000018ad279e210_0 .net "Inst", 31 0, v0000018ad27990d0_0;  alias, 1 drivers
v0000018ad279bab0_0 .net "opcode", 11 0, v0000018ad27ad1e0_0;  alias, 1 drivers
E_0000018ad270c390 .event anyedge, v0000018ad2794340_0, v0000018ad279e210_0;
S_0000018ad2790110 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_0000018ad2791a10;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v0000018ad279e490_0 .var "Read_data1", 31 0;
v0000018ad279e710_0 .var "Read_data2", 31 0;
v0000018ad279e850_0 .net "Read_reg1", 4 0, v0000018ad27ad0a0_0;  alias, 1 drivers
v0000018ad279e670_0 .net "Read_reg2", 4 0, v0000018ad27acec0_0;  alias, 1 drivers
v0000018ad279e5d0_0 .net "Write_data", 31 0, L_0000018ad2853c50;  alias, 1 drivers
v0000018ad279e7b0_0 .net "Write_en", 0 0, v0000018ad27afd00_0;  alias, 1 drivers
v0000018ad279e530_0 .net "Write_reg", 4 0, v0000018ad27afc60_0;  alias, 1 drivers
v0000018ad279e990_0 .net "clk", 0 0, L_0000018ad2701fa0;  alias, 1 drivers
v0000018ad279e2b0_0 .var/i "i", 31 0;
v0000018ad279e350 .array "reg_file", 0 31, 31 0;
v0000018ad279e3f0_0 .net "rst", 0 0, v0000018ad27c6860_0;  alias, 1 drivers
E_0000018ad270c410 .event posedge, v0000018ad279b3d0_0;
S_0000018ad27910b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_0000018ad2790110;
 .timescale 0 0;
v0000018ad279e8f0_0 .var/i "i", 31 0;
S_0000018ad2791ba0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_0000018ad2559f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_0000018ad27aab80 .param/l "add" 0 9 6, C4<000000100000>;
P_0000018ad27aabb8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000018ad27aabf0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000018ad27aac28 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000018ad27aac60 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000018ad27aac98 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000018ad27aacd0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000018ad27aad08 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000018ad27aad40 .param/l "j" 0 9 19, C4<000010000000>;
P_0000018ad27aad78 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000018ad27aadb0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000018ad27aade8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000018ad27aae20 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000018ad27aae58 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000018ad27aae90 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000018ad27aaec8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000018ad27aaf00 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000018ad27aaf38 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000018ad27aaf70 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000018ad27aafa8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000018ad27aafe0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000018ad27ab018 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000018ad27ab050 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000018ad27ab088 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000018ad27ab0c0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000018ad27990d0_0 .var "ID_INST", 31 0;
v0000018ad2799170_0 .var "ID_PC", 31 0;
v0000018ad27ad1e0_0 .var "ID_opcode", 11 0;
v0000018ad27acb00_0 .var "ID_rd_ind", 4 0;
v0000018ad27ad0a0_0 .var "ID_rs1_ind", 4 0;
v0000018ad27acec0_0 .var "ID_rs2_ind", 4 0;
v0000018ad27acc40_0 .net "IF_FLUSH", 0 0, v0000018ad279bdd0_0;  alias, 1 drivers
v0000018ad27ab840_0 .net "IF_INST", 31 0, L_0000018ad27ca050;  alias, 1 drivers
v0000018ad27ac920_0 .net "IF_PC", 31 0, v0000018ad27ad320_0;  alias, 1 drivers
v0000018ad27abca0_0 .net "clk", 0 0, L_0000018ad27cb0f0;  1 drivers
v0000018ad27ad3c0_0 .net "if_id_Write", 0 0, v0000018ad279c4b0_0;  alias, 1 drivers
v0000018ad27ab980_0 .net "rst", 0 0, v0000018ad27c6860_0;  alias, 1 drivers
E_0000018ad270c150 .event posedge, v0000018ad2784060_0, v0000018ad27abca0_0;
S_0000018ad2790750 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_0000018ad2559f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v0000018ad27aecc0_0 .net "EX1_PFC", 31 0, L_0000018ad27c47e0;  alias, 1 drivers
v0000018ad27af800_0 .net "EX2_PFC", 31 0, v0000018ad2794fc0_0;  alias, 1 drivers
v0000018ad27af580_0 .net "ID_PFC", 31 0, L_0000018ad27c3980;  alias, 1 drivers
v0000018ad27afee0_0 .net "PC_src", 2 0, L_0000018ad27c1fe0;  alias, 1 drivers
v0000018ad27adc80_0 .net "PC_write", 0 0, v0000018ad279d590_0;  alias, 1 drivers
L_0000018ad27e0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000018ad27af9e0_0 .net/2u *"_ivl_0", 31 0, L_0000018ad27e0088;  1 drivers
v0000018ad27ae4a0_0 .net "clk", 0 0, L_0000018ad2701fa0;  alias, 1 drivers
v0000018ad27b0020_0 .net "inst", 31 0, L_0000018ad27ca050;  alias, 1 drivers
v0000018ad27af300_0 .net "inst_mem_in", 31 0, v0000018ad27ad320_0;  alias, 1 drivers
v0000018ad27ae680_0 .net "pc_reg_in", 31 0, L_0000018ad27c9aa0;  1 drivers
v0000018ad27ae5e0_0 .net "rst", 0 0, v0000018ad27c6860_0;  alias, 1 drivers
L_0000018ad27c29e0 .arith/sum 32, v0000018ad27ad320_0, L_0000018ad27e0088;
S_0000018ad2791880 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_0000018ad2790750;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_0000018ad27ca050 .functor BUFZ 32, L_0000018ad27c3520, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018ad27ab480_0 .net "Data_Out", 31 0, L_0000018ad27ca050;  alias, 1 drivers
v0000018ad27acce0 .array "InstMem", 0 1023, 31 0;
v0000018ad27ac2e0_0 .net *"_ivl_0", 31 0, L_0000018ad27c3520;  1 drivers
v0000018ad27ab160_0 .net *"_ivl_3", 9 0, L_0000018ad27c19a0;  1 drivers
v0000018ad27abe80_0 .net *"_ivl_4", 11 0, L_0000018ad27c2260;  1 drivers
L_0000018ad27e01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018ad27ac880_0 .net *"_ivl_7", 1 0, L_0000018ad27e01a8;  1 drivers
v0000018ad27abf20_0 .net "addr", 31 0, v0000018ad27ad320_0;  alias, 1 drivers
v0000018ad27ac1a0_0 .net "clk", 0 0, L_0000018ad2701fa0;  alias, 1 drivers
v0000018ad27ac380_0 .var/i "i", 31 0;
L_0000018ad27c3520 .array/port v0000018ad27acce0, L_0000018ad27c2260;
L_0000018ad27c19a0 .part v0000018ad27ad320_0, 0, 10;
L_0000018ad27c2260 .concat [ 10 2 0 0], L_0000018ad27c19a0, L_0000018ad27e01a8;
S_0000018ad27908e0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_0000018ad2790750;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_0000018ad270bed0 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v0000018ad27ad460_0 .net "DataIn", 31 0, L_0000018ad27c9aa0;  alias, 1 drivers
v0000018ad27ad320_0 .var "DataOut", 31 0;
v0000018ad27ab8e0_0 .net "PC_Write", 0 0, v0000018ad279d590_0;  alias, 1 drivers
v0000018ad27ad000_0 .net "clk", 0 0, L_0000018ad2701fa0;  alias, 1 drivers
v0000018ad27acd80_0 .net "rst", 0 0, v0000018ad27c6860_0;  alias, 1 drivers
S_0000018ad2790d90 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_0000018ad2790750;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_0000018ad270ba50 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_0000018ad27027f0 .functor NOT 1, L_0000018ad27c9560, C4<0>, C4<0>, C4<0>;
L_0000018ad2702630 .functor NOT 1, L_0000018ad27c9380, C4<0>, C4<0>, C4<0>;
L_0000018ad2702780 .functor AND 1, L_0000018ad27027f0, L_0000018ad2702630, C4<1>, C4<1>;
L_0000018ad269efc0 .functor NOT 1, L_0000018ad27c91a0, C4<0>, C4<0>, C4<0>;
L_0000018ad269e2a0 .functor AND 1, L_0000018ad2702780, L_0000018ad269efc0, C4<1>, C4<1>;
L_0000018ad269e620 .functor AND 32, L_0000018ad27c9600, L_0000018ad27c29e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000018ad269ed90 .functor NOT 1, L_0000018ad27c8f20, C4<0>, C4<0>, C4<0>;
L_0000018ad27caec0 .functor NOT 1, L_0000018ad27c8fc0, C4<0>, C4<0>, C4<0>;
L_0000018ad27ca7c0 .functor AND 1, L_0000018ad269ed90, L_0000018ad27caec0, C4<1>, C4<1>;
L_0000018ad27c9950 .functor AND 1, L_0000018ad27ca7c0, L_0000018ad27c9060, C4<1>, C4<1>;
L_0000018ad27c99c0 .functor AND 32, L_0000018ad27c9240, L_0000018ad27c3980, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000018ad27c98e0 .functor OR 32, L_0000018ad269e620, L_0000018ad27c99c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000018ad27c9fe0 .functor NOT 1, L_0000018ad27c92e0, C4<0>, C4<0>, C4<0>;
L_0000018ad27caf30 .functor AND 1, L_0000018ad27c9fe0, L_0000018ad27c9420, C4<1>, C4<1>;
L_0000018ad27ca210 .functor NOT 1, L_0000018ad27c3de0, C4<0>, C4<0>, C4<0>;
L_0000018ad27cb010 .functor AND 1, L_0000018ad27caf30, L_0000018ad27ca210, C4<1>, C4<1>;
L_0000018ad27ca750 .functor AND 32, L_0000018ad27c1d60, v0000018ad27ad320_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000018ad27cb080 .functor OR 32, L_0000018ad27c98e0, L_0000018ad27ca750, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000018ad27c9f00 .functor NOT 1, L_0000018ad27c2760, C4<0>, C4<0>, C4<0>;
L_0000018ad27ca2f0 .functor AND 1, L_0000018ad27c9f00, L_0000018ad27c1a40, C4<1>, C4<1>;
L_0000018ad27c9a30 .functor AND 1, L_0000018ad27ca2f0, L_0000018ad27c3e80, C4<1>, C4<1>;
L_0000018ad27c9db0 .functor AND 32, L_0000018ad27c1e00, L_0000018ad27c47e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000018ad27ca360 .functor OR 32, L_0000018ad27cb080, L_0000018ad27c9db0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000018ad27ca830 .functor NOT 1, L_0000018ad27c23a0, C4<0>, C4<0>, C4<0>;
L_0000018ad27cac20 .functor AND 1, L_0000018ad27c38e0, L_0000018ad27ca830, C4<1>, C4<1>;
L_0000018ad27c9e90 .functor NOT 1, L_0000018ad27c2080, C4<0>, C4<0>, C4<0>;
L_0000018ad27cb2b0 .functor AND 1, L_0000018ad27cac20, L_0000018ad27c9e90, C4<1>, C4<1>;
L_0000018ad27cafa0 .functor AND 32, L_0000018ad27c1ea0, v0000018ad2794fc0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000018ad27c9aa0 .functor OR 32, L_0000018ad27ca360, L_0000018ad27cafa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018ad27ab3e0_0 .net *"_ivl_1", 0 0, L_0000018ad27c9560;  1 drivers
v0000018ad27abd40_0 .net *"_ivl_11", 0 0, L_0000018ad27c91a0;  1 drivers
v0000018ad27acba0_0 .net *"_ivl_12", 0 0, L_0000018ad269efc0;  1 drivers
v0000018ad27abfc0_0 .net *"_ivl_14", 0 0, L_0000018ad269e2a0;  1 drivers
v0000018ad27ab520_0 .net *"_ivl_16", 31 0, L_0000018ad27c9600;  1 drivers
v0000018ad27ab7a0_0 .net *"_ivl_18", 31 0, L_0000018ad269e620;  1 drivers
v0000018ad27ad640_0 .net *"_ivl_2", 0 0, L_0000018ad27027f0;  1 drivers
v0000018ad27ad280_0 .net *"_ivl_21", 0 0, L_0000018ad27c8f20;  1 drivers
v0000018ad27ac600_0 .net *"_ivl_22", 0 0, L_0000018ad269ed90;  1 drivers
v0000018ad27aca60_0 .net *"_ivl_25", 0 0, L_0000018ad27c8fc0;  1 drivers
v0000018ad27ac100_0 .net *"_ivl_26", 0 0, L_0000018ad27caec0;  1 drivers
v0000018ad27ad140_0 .net *"_ivl_28", 0 0, L_0000018ad27ca7c0;  1 drivers
v0000018ad27ac9c0_0 .net *"_ivl_31", 0 0, L_0000018ad27c9060;  1 drivers
v0000018ad27ad8c0_0 .net *"_ivl_32", 0 0, L_0000018ad27c9950;  1 drivers
v0000018ad27ac420_0 .net *"_ivl_34", 31 0, L_0000018ad27c9240;  1 drivers
v0000018ad27ac060_0 .net *"_ivl_36", 31 0, L_0000018ad27c99c0;  1 drivers
v0000018ad27ac4c0_0 .net *"_ivl_38", 31 0, L_0000018ad27c98e0;  1 drivers
v0000018ad27abde0_0 .net *"_ivl_41", 0 0, L_0000018ad27c92e0;  1 drivers
v0000018ad27ac560_0 .net *"_ivl_42", 0 0, L_0000018ad27c9fe0;  1 drivers
v0000018ad27ab340_0 .net *"_ivl_45", 0 0, L_0000018ad27c9420;  1 drivers
v0000018ad27ac6a0_0 .net *"_ivl_46", 0 0, L_0000018ad27caf30;  1 drivers
v0000018ad27ac740_0 .net *"_ivl_49", 0 0, L_0000018ad27c3de0;  1 drivers
v0000018ad27ad500_0 .net *"_ivl_5", 0 0, L_0000018ad27c9380;  1 drivers
v0000018ad27ad5a0_0 .net *"_ivl_50", 0 0, L_0000018ad27ca210;  1 drivers
v0000018ad27ace20_0 .net *"_ivl_52", 0 0, L_0000018ad27cb010;  1 drivers
v0000018ad27ad6e0_0 .net *"_ivl_54", 31 0, L_0000018ad27c1d60;  1 drivers
v0000018ad27acf60_0 .net *"_ivl_56", 31 0, L_0000018ad27ca750;  1 drivers
v0000018ad27ad780_0 .net *"_ivl_58", 31 0, L_0000018ad27cb080;  1 drivers
v0000018ad27ab5c0_0 .net *"_ivl_6", 0 0, L_0000018ad2702630;  1 drivers
v0000018ad27ac7e0_0 .net *"_ivl_61", 0 0, L_0000018ad27c2760;  1 drivers
v0000018ad27aba20_0 .net *"_ivl_62", 0 0, L_0000018ad27c9f00;  1 drivers
v0000018ad27ad820_0 .net *"_ivl_65", 0 0, L_0000018ad27c1a40;  1 drivers
v0000018ad27ab200_0 .net *"_ivl_66", 0 0, L_0000018ad27ca2f0;  1 drivers
v0000018ad27ab2a0_0 .net *"_ivl_69", 0 0, L_0000018ad27c3e80;  1 drivers
v0000018ad27ab660_0 .net *"_ivl_70", 0 0, L_0000018ad27c9a30;  1 drivers
v0000018ad27ab700_0 .net *"_ivl_72", 31 0, L_0000018ad27c1e00;  1 drivers
v0000018ad27abac0_0 .net *"_ivl_74", 31 0, L_0000018ad27c9db0;  1 drivers
v0000018ad27abb60_0 .net *"_ivl_76", 31 0, L_0000018ad27ca360;  1 drivers
v0000018ad27abc00_0 .net *"_ivl_79", 0 0, L_0000018ad27c38e0;  1 drivers
v0000018ad27adf00_0 .net *"_ivl_8", 0 0, L_0000018ad2702780;  1 drivers
v0000018ad27aed60_0 .net *"_ivl_81", 0 0, L_0000018ad27c23a0;  1 drivers
v0000018ad27adfa0_0 .net *"_ivl_82", 0 0, L_0000018ad27ca830;  1 drivers
v0000018ad27af120_0 .net *"_ivl_84", 0 0, L_0000018ad27cac20;  1 drivers
v0000018ad27af440_0 .net *"_ivl_87", 0 0, L_0000018ad27c2080;  1 drivers
v0000018ad27aeae0_0 .net *"_ivl_88", 0 0, L_0000018ad27c9e90;  1 drivers
v0000018ad27ad960_0 .net *"_ivl_90", 0 0, L_0000018ad27cb2b0;  1 drivers
v0000018ad27adbe0_0 .net *"_ivl_92", 31 0, L_0000018ad27c1ea0;  1 drivers
v0000018ad27af080_0 .net *"_ivl_94", 31 0, L_0000018ad27cafa0;  1 drivers
v0000018ad27ae540_0 .net "ina", 31 0, L_0000018ad27c29e0;  1 drivers
v0000018ad27af760_0 .net "inb", 31 0, L_0000018ad27c3980;  alias, 1 drivers
v0000018ad27ada00_0 .net "inc", 31 0, v0000018ad27ad320_0;  alias, 1 drivers
v0000018ad27ae2c0_0 .net "ind", 31 0, L_0000018ad27c47e0;  alias, 1 drivers
v0000018ad27ae400_0 .net "ine", 31 0, v0000018ad2794fc0_0;  alias, 1 drivers
L_0000018ad27e00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018ad27aec20_0 .net "inf", 31 0, L_0000018ad27e00d0;  1 drivers
L_0000018ad27e0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018ad27af1c0_0 .net "ing", 31 0, L_0000018ad27e0118;  1 drivers
L_0000018ad27e0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018ad27ae040_0 .net "inh", 31 0, L_0000018ad27e0160;  1 drivers
v0000018ad27aefe0_0 .net "out", 31 0, L_0000018ad27c9aa0;  alias, 1 drivers
v0000018ad27aff80_0 .net "sel", 2 0, L_0000018ad27c1fe0;  alias, 1 drivers
L_0000018ad27c9560 .part L_0000018ad27c1fe0, 2, 1;
L_0000018ad27c9380 .part L_0000018ad27c1fe0, 1, 1;
L_0000018ad27c91a0 .part L_0000018ad27c1fe0, 0, 1;
LS_0000018ad27c9600_0_0 .concat [ 1 1 1 1], L_0000018ad269e2a0, L_0000018ad269e2a0, L_0000018ad269e2a0, L_0000018ad269e2a0;
LS_0000018ad27c9600_0_4 .concat [ 1 1 1 1], L_0000018ad269e2a0, L_0000018ad269e2a0, L_0000018ad269e2a0, L_0000018ad269e2a0;
LS_0000018ad27c9600_0_8 .concat [ 1 1 1 1], L_0000018ad269e2a0, L_0000018ad269e2a0, L_0000018ad269e2a0, L_0000018ad269e2a0;
LS_0000018ad27c9600_0_12 .concat [ 1 1 1 1], L_0000018ad269e2a0, L_0000018ad269e2a0, L_0000018ad269e2a0, L_0000018ad269e2a0;
LS_0000018ad27c9600_0_16 .concat [ 1 1 1 1], L_0000018ad269e2a0, L_0000018ad269e2a0, L_0000018ad269e2a0, L_0000018ad269e2a0;
LS_0000018ad27c9600_0_20 .concat [ 1 1 1 1], L_0000018ad269e2a0, L_0000018ad269e2a0, L_0000018ad269e2a0, L_0000018ad269e2a0;
LS_0000018ad27c9600_0_24 .concat [ 1 1 1 1], L_0000018ad269e2a0, L_0000018ad269e2a0, L_0000018ad269e2a0, L_0000018ad269e2a0;
LS_0000018ad27c9600_0_28 .concat [ 1 1 1 1], L_0000018ad269e2a0, L_0000018ad269e2a0, L_0000018ad269e2a0, L_0000018ad269e2a0;
LS_0000018ad27c9600_1_0 .concat [ 4 4 4 4], LS_0000018ad27c9600_0_0, LS_0000018ad27c9600_0_4, LS_0000018ad27c9600_0_8, LS_0000018ad27c9600_0_12;
LS_0000018ad27c9600_1_4 .concat [ 4 4 4 4], LS_0000018ad27c9600_0_16, LS_0000018ad27c9600_0_20, LS_0000018ad27c9600_0_24, LS_0000018ad27c9600_0_28;
L_0000018ad27c9600 .concat [ 16 16 0 0], LS_0000018ad27c9600_1_0, LS_0000018ad27c9600_1_4;
L_0000018ad27c8f20 .part L_0000018ad27c1fe0, 2, 1;
L_0000018ad27c8fc0 .part L_0000018ad27c1fe0, 1, 1;
L_0000018ad27c9060 .part L_0000018ad27c1fe0, 0, 1;
LS_0000018ad27c9240_0_0 .concat [ 1 1 1 1], L_0000018ad27c9950, L_0000018ad27c9950, L_0000018ad27c9950, L_0000018ad27c9950;
LS_0000018ad27c9240_0_4 .concat [ 1 1 1 1], L_0000018ad27c9950, L_0000018ad27c9950, L_0000018ad27c9950, L_0000018ad27c9950;
LS_0000018ad27c9240_0_8 .concat [ 1 1 1 1], L_0000018ad27c9950, L_0000018ad27c9950, L_0000018ad27c9950, L_0000018ad27c9950;
LS_0000018ad27c9240_0_12 .concat [ 1 1 1 1], L_0000018ad27c9950, L_0000018ad27c9950, L_0000018ad27c9950, L_0000018ad27c9950;
LS_0000018ad27c9240_0_16 .concat [ 1 1 1 1], L_0000018ad27c9950, L_0000018ad27c9950, L_0000018ad27c9950, L_0000018ad27c9950;
LS_0000018ad27c9240_0_20 .concat [ 1 1 1 1], L_0000018ad27c9950, L_0000018ad27c9950, L_0000018ad27c9950, L_0000018ad27c9950;
LS_0000018ad27c9240_0_24 .concat [ 1 1 1 1], L_0000018ad27c9950, L_0000018ad27c9950, L_0000018ad27c9950, L_0000018ad27c9950;
LS_0000018ad27c9240_0_28 .concat [ 1 1 1 1], L_0000018ad27c9950, L_0000018ad27c9950, L_0000018ad27c9950, L_0000018ad27c9950;
LS_0000018ad27c9240_1_0 .concat [ 4 4 4 4], LS_0000018ad27c9240_0_0, LS_0000018ad27c9240_0_4, LS_0000018ad27c9240_0_8, LS_0000018ad27c9240_0_12;
LS_0000018ad27c9240_1_4 .concat [ 4 4 4 4], LS_0000018ad27c9240_0_16, LS_0000018ad27c9240_0_20, LS_0000018ad27c9240_0_24, LS_0000018ad27c9240_0_28;
L_0000018ad27c9240 .concat [ 16 16 0 0], LS_0000018ad27c9240_1_0, LS_0000018ad27c9240_1_4;
L_0000018ad27c92e0 .part L_0000018ad27c1fe0, 2, 1;
L_0000018ad27c9420 .part L_0000018ad27c1fe0, 1, 1;
L_0000018ad27c3de0 .part L_0000018ad27c1fe0, 0, 1;
LS_0000018ad27c1d60_0_0 .concat [ 1 1 1 1], L_0000018ad27cb010, L_0000018ad27cb010, L_0000018ad27cb010, L_0000018ad27cb010;
LS_0000018ad27c1d60_0_4 .concat [ 1 1 1 1], L_0000018ad27cb010, L_0000018ad27cb010, L_0000018ad27cb010, L_0000018ad27cb010;
LS_0000018ad27c1d60_0_8 .concat [ 1 1 1 1], L_0000018ad27cb010, L_0000018ad27cb010, L_0000018ad27cb010, L_0000018ad27cb010;
LS_0000018ad27c1d60_0_12 .concat [ 1 1 1 1], L_0000018ad27cb010, L_0000018ad27cb010, L_0000018ad27cb010, L_0000018ad27cb010;
LS_0000018ad27c1d60_0_16 .concat [ 1 1 1 1], L_0000018ad27cb010, L_0000018ad27cb010, L_0000018ad27cb010, L_0000018ad27cb010;
LS_0000018ad27c1d60_0_20 .concat [ 1 1 1 1], L_0000018ad27cb010, L_0000018ad27cb010, L_0000018ad27cb010, L_0000018ad27cb010;
LS_0000018ad27c1d60_0_24 .concat [ 1 1 1 1], L_0000018ad27cb010, L_0000018ad27cb010, L_0000018ad27cb010, L_0000018ad27cb010;
LS_0000018ad27c1d60_0_28 .concat [ 1 1 1 1], L_0000018ad27cb010, L_0000018ad27cb010, L_0000018ad27cb010, L_0000018ad27cb010;
LS_0000018ad27c1d60_1_0 .concat [ 4 4 4 4], LS_0000018ad27c1d60_0_0, LS_0000018ad27c1d60_0_4, LS_0000018ad27c1d60_0_8, LS_0000018ad27c1d60_0_12;
LS_0000018ad27c1d60_1_4 .concat [ 4 4 4 4], LS_0000018ad27c1d60_0_16, LS_0000018ad27c1d60_0_20, LS_0000018ad27c1d60_0_24, LS_0000018ad27c1d60_0_28;
L_0000018ad27c1d60 .concat [ 16 16 0 0], LS_0000018ad27c1d60_1_0, LS_0000018ad27c1d60_1_4;
L_0000018ad27c2760 .part L_0000018ad27c1fe0, 2, 1;
L_0000018ad27c1a40 .part L_0000018ad27c1fe0, 1, 1;
L_0000018ad27c3e80 .part L_0000018ad27c1fe0, 0, 1;
LS_0000018ad27c1e00_0_0 .concat [ 1 1 1 1], L_0000018ad27c9a30, L_0000018ad27c9a30, L_0000018ad27c9a30, L_0000018ad27c9a30;
LS_0000018ad27c1e00_0_4 .concat [ 1 1 1 1], L_0000018ad27c9a30, L_0000018ad27c9a30, L_0000018ad27c9a30, L_0000018ad27c9a30;
LS_0000018ad27c1e00_0_8 .concat [ 1 1 1 1], L_0000018ad27c9a30, L_0000018ad27c9a30, L_0000018ad27c9a30, L_0000018ad27c9a30;
LS_0000018ad27c1e00_0_12 .concat [ 1 1 1 1], L_0000018ad27c9a30, L_0000018ad27c9a30, L_0000018ad27c9a30, L_0000018ad27c9a30;
LS_0000018ad27c1e00_0_16 .concat [ 1 1 1 1], L_0000018ad27c9a30, L_0000018ad27c9a30, L_0000018ad27c9a30, L_0000018ad27c9a30;
LS_0000018ad27c1e00_0_20 .concat [ 1 1 1 1], L_0000018ad27c9a30, L_0000018ad27c9a30, L_0000018ad27c9a30, L_0000018ad27c9a30;
LS_0000018ad27c1e00_0_24 .concat [ 1 1 1 1], L_0000018ad27c9a30, L_0000018ad27c9a30, L_0000018ad27c9a30, L_0000018ad27c9a30;
LS_0000018ad27c1e00_0_28 .concat [ 1 1 1 1], L_0000018ad27c9a30, L_0000018ad27c9a30, L_0000018ad27c9a30, L_0000018ad27c9a30;
LS_0000018ad27c1e00_1_0 .concat [ 4 4 4 4], LS_0000018ad27c1e00_0_0, LS_0000018ad27c1e00_0_4, LS_0000018ad27c1e00_0_8, LS_0000018ad27c1e00_0_12;
LS_0000018ad27c1e00_1_4 .concat [ 4 4 4 4], LS_0000018ad27c1e00_0_16, LS_0000018ad27c1e00_0_20, LS_0000018ad27c1e00_0_24, LS_0000018ad27c1e00_0_28;
L_0000018ad27c1e00 .concat [ 16 16 0 0], LS_0000018ad27c1e00_1_0, LS_0000018ad27c1e00_1_4;
L_0000018ad27c38e0 .part L_0000018ad27c1fe0, 2, 1;
L_0000018ad27c23a0 .part L_0000018ad27c1fe0, 1, 1;
L_0000018ad27c2080 .part L_0000018ad27c1fe0, 0, 1;
LS_0000018ad27c1ea0_0_0 .concat [ 1 1 1 1], L_0000018ad27cb2b0, L_0000018ad27cb2b0, L_0000018ad27cb2b0, L_0000018ad27cb2b0;
LS_0000018ad27c1ea0_0_4 .concat [ 1 1 1 1], L_0000018ad27cb2b0, L_0000018ad27cb2b0, L_0000018ad27cb2b0, L_0000018ad27cb2b0;
LS_0000018ad27c1ea0_0_8 .concat [ 1 1 1 1], L_0000018ad27cb2b0, L_0000018ad27cb2b0, L_0000018ad27cb2b0, L_0000018ad27cb2b0;
LS_0000018ad27c1ea0_0_12 .concat [ 1 1 1 1], L_0000018ad27cb2b0, L_0000018ad27cb2b0, L_0000018ad27cb2b0, L_0000018ad27cb2b0;
LS_0000018ad27c1ea0_0_16 .concat [ 1 1 1 1], L_0000018ad27cb2b0, L_0000018ad27cb2b0, L_0000018ad27cb2b0, L_0000018ad27cb2b0;
LS_0000018ad27c1ea0_0_20 .concat [ 1 1 1 1], L_0000018ad27cb2b0, L_0000018ad27cb2b0, L_0000018ad27cb2b0, L_0000018ad27cb2b0;
LS_0000018ad27c1ea0_0_24 .concat [ 1 1 1 1], L_0000018ad27cb2b0, L_0000018ad27cb2b0, L_0000018ad27cb2b0, L_0000018ad27cb2b0;
LS_0000018ad27c1ea0_0_28 .concat [ 1 1 1 1], L_0000018ad27cb2b0, L_0000018ad27cb2b0, L_0000018ad27cb2b0, L_0000018ad27cb2b0;
LS_0000018ad27c1ea0_1_0 .concat [ 4 4 4 4], LS_0000018ad27c1ea0_0_0, LS_0000018ad27c1ea0_0_4, LS_0000018ad27c1ea0_0_8, LS_0000018ad27c1ea0_0_12;
LS_0000018ad27c1ea0_1_4 .concat [ 4 4 4 4], LS_0000018ad27c1ea0_0_16, LS_0000018ad27c1ea0_0_20, LS_0000018ad27c1ea0_0_24, LS_0000018ad27c1ea0_0_28;
L_0000018ad27c1ea0 .concat [ 16 16 0 0], LS_0000018ad27c1ea0_1_0, LS_0000018ad27c1ea0_1_4;
S_0000018ad2791240 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_0000018ad2559f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v0000018ad27af260_0 .net "Write_Data", 31 0, v0000018ad27837a0_0;  alias, 1 drivers
v0000018ad27b00c0_0 .net "addr", 31 0, v0000018ad2783de0_0;  alias, 1 drivers
v0000018ad27ae7c0_0 .net "clk", 0 0, L_0000018ad2701fa0;  alias, 1 drivers
v0000018ad27ae0e0_0 .net "mem_out", 31 0, v0000018ad27aee00_0;  alias, 1 drivers
v0000018ad27af3a0_0 .net "mem_read", 0 0, v0000018ad2783980_0;  alias, 1 drivers
v0000018ad27aef40_0 .net "mem_write", 0 0, v0000018ad2782bc0_0;  alias, 1 drivers
S_0000018ad27913d0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_0000018ad2791240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v0000018ad27afa80 .array "DataMem", 1023 0, 31 0;
v0000018ad27ae720_0 .net "Data_In", 31 0, v0000018ad27837a0_0;  alias, 1 drivers
v0000018ad27aee00_0 .var "Data_Out", 31 0;
v0000018ad27af8a0_0 .net "Write_en", 0 0, v0000018ad2782bc0_0;  alias, 1 drivers
v0000018ad27af620_0 .net "addr", 31 0, v0000018ad2783de0_0;  alias, 1 drivers
v0000018ad27afe40_0 .net "clk", 0 0, L_0000018ad2701fa0;  alias, 1 drivers
v0000018ad27aeea0_0 .var/i "i", 31 0;
S_0000018ad2791560 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_0000018ad2559f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_0000018ad27bd130 .param/l "add" 0 9 6, C4<000000100000>;
P_0000018ad27bd168 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000018ad27bd1a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000018ad27bd1d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000018ad27bd210 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000018ad27bd248 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000018ad27bd280 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000018ad27bd2b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000018ad27bd2f0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000018ad27bd328 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000018ad27bd360 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000018ad27bd398 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000018ad27bd3d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000018ad27bd408 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000018ad27bd440 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000018ad27bd478 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000018ad27bd4b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000018ad27bd4e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000018ad27bd520 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000018ad27bd558 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000018ad27bd590 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000018ad27bd5c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000018ad27bd600 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000018ad27bd638 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000018ad27bd670 .param/l "xori" 0 9 12, C4<001110000000>;
v0000018ad27add20_0 .net "MEM_ALU_OUT", 31 0, v0000018ad2783de0_0;  alias, 1 drivers
v0000018ad27ae180_0 .net "MEM_Data_mem_out", 31 0, v0000018ad27aee00_0;  alias, 1 drivers
v0000018ad27ae220_0 .net "MEM_memread", 0 0, v0000018ad2783980_0;  alias, 1 drivers
v0000018ad27af940_0 .net "MEM_opcode", 11 0, v0000018ad2783e80_0;  alias, 1 drivers
v0000018ad27af4e0_0 .net "MEM_rd_ind", 4 0, v0000018ad2783700_0;  alias, 1 drivers
v0000018ad27afb20_0 .net "MEM_rd_indzero", 0 0, v0000018ad27824e0_0;  alias, 1 drivers
v0000018ad27ae360_0 .net "MEM_regwrite", 0 0, v0000018ad2783ca0_0;  alias, 1 drivers
v0000018ad27af6c0_0 .var "WB_ALU_OUT", 31 0;
v0000018ad27adaa0_0 .var "WB_Data_mem_out", 31 0;
v0000018ad27afbc0_0 .var "WB_memread", 0 0;
v0000018ad27afc60_0 .var "WB_rd_ind", 4 0;
v0000018ad27aeb80_0 .var "WB_rd_indzero", 0 0;
v0000018ad27afd00_0 .var "WB_regwrite", 0 0;
v0000018ad27ae860_0 .net "clk", 0 0, L_0000018ad27d3ea0;  1 drivers
v0000018ad27ae900_0 .var "hlt", 0 0;
v0000018ad27ae9a0_0 .net "rst", 0 0, v0000018ad27c6860_0;  alias, 1 drivers
E_0000018ad270c790 .event posedge, v0000018ad2784060_0, v0000018ad27ae860_0;
S_0000018ad27916f0 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_0000018ad2559f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_0000018ad27d43e0 .functor AND 32, v0000018ad27adaa0_0, L_0000018ad283d5b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000018ad27d4450 .functor NOT 1, v0000018ad27afbc0_0, C4<0>, C4<0>, C4<0>;
L_0000018ad27d45a0 .functor AND 32, v0000018ad27af6c0_0, L_0000018ad283ddd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000018ad2853c50 .functor OR 32, L_0000018ad27d43e0, L_0000018ad27d45a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018ad27aea40_0 .net "Write_Data_RegFile", 31 0, L_0000018ad2853c50;  alias, 1 drivers
v0000018ad27afda0_0 .net *"_ivl_0", 31 0, L_0000018ad283d5b0;  1 drivers
v0000018ad27adb40_0 .net *"_ivl_2", 31 0, L_0000018ad27d43e0;  1 drivers
v0000018ad27addc0_0 .net *"_ivl_4", 0 0, L_0000018ad27d4450;  1 drivers
v0000018ad27ade60_0 .net *"_ivl_6", 31 0, L_0000018ad283ddd0;  1 drivers
v0000018ad27b0de0_0 .net *"_ivl_8", 31 0, L_0000018ad27d45a0;  1 drivers
v0000018ad27b19c0_0 .net "alu_out", 31 0, v0000018ad27af6c0_0;  alias, 1 drivers
v0000018ad27b07a0_0 .net "mem_out", 31 0, v0000018ad27adaa0_0;  alias, 1 drivers
v0000018ad27b2460_0 .net "mem_read", 0 0, v0000018ad27afbc0_0;  alias, 1 drivers
LS_0000018ad283d5b0_0_0 .concat [ 1 1 1 1], v0000018ad27afbc0_0, v0000018ad27afbc0_0, v0000018ad27afbc0_0, v0000018ad27afbc0_0;
LS_0000018ad283d5b0_0_4 .concat [ 1 1 1 1], v0000018ad27afbc0_0, v0000018ad27afbc0_0, v0000018ad27afbc0_0, v0000018ad27afbc0_0;
LS_0000018ad283d5b0_0_8 .concat [ 1 1 1 1], v0000018ad27afbc0_0, v0000018ad27afbc0_0, v0000018ad27afbc0_0, v0000018ad27afbc0_0;
LS_0000018ad283d5b0_0_12 .concat [ 1 1 1 1], v0000018ad27afbc0_0, v0000018ad27afbc0_0, v0000018ad27afbc0_0, v0000018ad27afbc0_0;
LS_0000018ad283d5b0_0_16 .concat [ 1 1 1 1], v0000018ad27afbc0_0, v0000018ad27afbc0_0, v0000018ad27afbc0_0, v0000018ad27afbc0_0;
LS_0000018ad283d5b0_0_20 .concat [ 1 1 1 1], v0000018ad27afbc0_0, v0000018ad27afbc0_0, v0000018ad27afbc0_0, v0000018ad27afbc0_0;
LS_0000018ad283d5b0_0_24 .concat [ 1 1 1 1], v0000018ad27afbc0_0, v0000018ad27afbc0_0, v0000018ad27afbc0_0, v0000018ad27afbc0_0;
LS_0000018ad283d5b0_0_28 .concat [ 1 1 1 1], v0000018ad27afbc0_0, v0000018ad27afbc0_0, v0000018ad27afbc0_0, v0000018ad27afbc0_0;
LS_0000018ad283d5b0_1_0 .concat [ 4 4 4 4], LS_0000018ad283d5b0_0_0, LS_0000018ad283d5b0_0_4, LS_0000018ad283d5b0_0_8, LS_0000018ad283d5b0_0_12;
LS_0000018ad283d5b0_1_4 .concat [ 4 4 4 4], LS_0000018ad283d5b0_0_16, LS_0000018ad283d5b0_0_20, LS_0000018ad283d5b0_0_24, LS_0000018ad283d5b0_0_28;
L_0000018ad283d5b0 .concat [ 16 16 0 0], LS_0000018ad283d5b0_1_0, LS_0000018ad283d5b0_1_4;
LS_0000018ad283ddd0_0_0 .concat [ 1 1 1 1], L_0000018ad27d4450, L_0000018ad27d4450, L_0000018ad27d4450, L_0000018ad27d4450;
LS_0000018ad283ddd0_0_4 .concat [ 1 1 1 1], L_0000018ad27d4450, L_0000018ad27d4450, L_0000018ad27d4450, L_0000018ad27d4450;
LS_0000018ad283ddd0_0_8 .concat [ 1 1 1 1], L_0000018ad27d4450, L_0000018ad27d4450, L_0000018ad27d4450, L_0000018ad27d4450;
LS_0000018ad283ddd0_0_12 .concat [ 1 1 1 1], L_0000018ad27d4450, L_0000018ad27d4450, L_0000018ad27d4450, L_0000018ad27d4450;
LS_0000018ad283ddd0_0_16 .concat [ 1 1 1 1], L_0000018ad27d4450, L_0000018ad27d4450, L_0000018ad27d4450, L_0000018ad27d4450;
LS_0000018ad283ddd0_0_20 .concat [ 1 1 1 1], L_0000018ad27d4450, L_0000018ad27d4450, L_0000018ad27d4450, L_0000018ad27d4450;
LS_0000018ad283ddd0_0_24 .concat [ 1 1 1 1], L_0000018ad27d4450, L_0000018ad27d4450, L_0000018ad27d4450, L_0000018ad27d4450;
LS_0000018ad283ddd0_0_28 .concat [ 1 1 1 1], L_0000018ad27d4450, L_0000018ad27d4450, L_0000018ad27d4450, L_0000018ad27d4450;
LS_0000018ad283ddd0_1_0 .concat [ 4 4 4 4], LS_0000018ad283ddd0_0_0, LS_0000018ad283ddd0_0_4, LS_0000018ad283ddd0_0_8, LS_0000018ad283ddd0_0_12;
LS_0000018ad283ddd0_1_4 .concat [ 4 4 4 4], LS_0000018ad283ddd0_0_16, LS_0000018ad283ddd0_0_20, LS_0000018ad283ddd0_0_24, LS_0000018ad283ddd0_0_28;
L_0000018ad283ddd0 .concat [ 16 16 0 0], LS_0000018ad283ddd0_1_0, LS_0000018ad283ddd0_1_4;
    .scope S_0000018ad27908e0;
T_0 ;
    %wait E_0000018ad270c810;
    %load/vec4 v0000018ad27acd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000018ad27ad320_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000018ad27ab8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000018ad27ad460_0;
    %assign/vec4 v0000018ad27ad320_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000018ad2791880;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ad27ac380_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000018ad27ac380_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000018ad27ac380_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad27acce0, 0, 4;
    %load/vec4 v0000018ad27ac380_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ad27ac380_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537395200, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad27acce0, 0, 4;
    %pushi/vec4 537919492, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad27acce0, 0, 4;
    %pushi/vec4 537985027, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad27acce0, 0, 4;
    %pushi/vec4 538181632, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad27acce0, 0, 4;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad27acce0, 0, 4;
    %pushi/vec4 19945514, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad27acce0, 0, 4;
    %pushi/vec4 291504150, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad27acce0, 0, 4;
    %pushi/vec4 537788416, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad27acce0, 0, 4;
    %pushi/vec4 537853952, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad27acce0, 0, 4;
    %pushi/vec4 32069674, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad27acce0, 0, 4;
    %pushi/vec4 291504132, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad27acce0, 0, 4;
    %pushi/vec4 30502944, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad27acce0, 0, 4;
    %pushi/vec4 569311233, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad27acce0, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad27acce0, 0, 4;
    %pushi/vec4 29388832, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad27acce0, 0, 4;
    %pushi/vec4 30699552, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad27acce0, 0, 4;
    %pushi/vec4 537526272, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad27acce0, 0, 4;
    %pushi/vec4 22108202, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad27acce0, 0, 4;
    %pushi/vec4 291504136, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad27acce0, 0, 4;
    %pushi/vec4 21002272, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad27acce0, 0, 4;
    %pushi/vec4 30392352, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad27acce0, 0, 4;
    %pushi/vec4 2400714752, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad27acce0, 0, 4;
    %pushi/vec4 385875970, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad27acce0, 0, 4;
    %pushi/vec4 554172417, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad27acce0, 0, 4;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad27acce0, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad27acce0, 0, 4;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad27acce0, 0, 4;
    %pushi/vec4 201326597, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad27acce0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad27acce0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad27acce0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad27acce0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad27acce0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad27acce0, 0, 4;
    %end;
    .thread T_1;
    .scope S_0000018ad2791ba0;
T_2 ;
    %wait E_0000018ad270c150;
    %load/vec4 v0000018ad27ab980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000018ad2799170_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000018ad27990d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000018ad27acb00_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000018ad27acec0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000018ad27ad0a0_0, 0;
    %assign/vec4 v0000018ad27ad1e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000018ad27ad3c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0000018ad27acc40_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000018ad2799170_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000018ad27990d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000018ad27acb00_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000018ad27acec0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000018ad27ad0a0_0, 0;
    %assign/vec4 v0000018ad27ad1e0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000018ad27ad3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0000018ad27ab840_0;
    %assign/vec4 v0000018ad27990d0_0, 0;
    %load/vec4 v0000018ad27ac920_0;
    %assign/vec4 v0000018ad2799170_0, 0;
    %load/vec4 v0000018ad27ab840_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000018ad27acec0_0, 0;
    %load/vec4 v0000018ad27ab840_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018ad27ad1e0_0, 4, 5;
    %load/vec4 v0000018ad27ab840_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v0000018ad27ab840_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018ad27ad1e0_0, 4, 5;
    %load/vec4 v0000018ad27ab840_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000018ad27ab840_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018ad27ab840_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000018ad27ab840_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v0000018ad27ab840_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v0000018ad27ab840_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v0000018ad27ad0a0_0, 0;
    %load/vec4 v0000018ad27ab840_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0000018ad27ab840_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0000018ad27acb00_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0000018ad27ab840_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0000018ad27acb00_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0000018ad27ab840_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000018ad27acb00_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000018ad2790110;
T_3 ;
    %wait E_0000018ad270c810;
    %load/vec4 v0000018ad279e3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ad279e2b0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000018ad279e2b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000018ad279e2b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad279e350, 0, 4;
    %load/vec4 v0000018ad279e2b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ad279e2b0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000018ad279e530_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v0000018ad279e7b0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000018ad279e5d0_0;
    %load/vec4 v0000018ad279e530_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad279e350, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad279e350, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000018ad2790110;
T_4 ;
    %wait E_0000018ad270c410;
    %load/vec4 v0000018ad279e530_0;
    %load/vec4 v0000018ad279e850_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v0000018ad279e530_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000018ad279e7b0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000018ad279e5d0_0;
    %assign/vec4 v0000018ad279e490_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000018ad279e850_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000018ad279e350, 4;
    %assign/vec4 v0000018ad279e490_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000018ad2790110;
T_5 ;
    %wait E_0000018ad270c410;
    %load/vec4 v0000018ad279e530_0;
    %load/vec4 v0000018ad279e670_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v0000018ad279e530_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000018ad279e7b0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000018ad279e5d0_0;
    %assign/vec4 v0000018ad279e710_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000018ad279e670_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000018ad279e350, 4;
    %assign/vec4 v0000018ad279e710_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000018ad2790110;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_0000018ad27910b0;
    %jmp t_0;
    .scope S_0000018ad27910b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ad279e8f0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000018ad279e8f0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0000018ad279e8f0_0;
    %ix/getv/s 4, v0000018ad279e8f0_0;
    %load/vec4a v0000018ad279e350, 4;
    %ix/getv/s 4, v0000018ad279e8f0_0;
    %load/vec4a v0000018ad279e350, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000018ad279e8f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ad279e8f0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_0000018ad2790110;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_0000018ad27902a0;
T_7 ;
    %wait E_0000018ad270c390;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ad279e170_0, 0, 32;
    %load/vec4 v0000018ad279bab0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018ad279bab0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000018ad279e210_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000018ad279e170_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000018ad279bab0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018ad279bab0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018ad279bab0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000018ad279e210_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000018ad279e170_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000018ad279e210_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v0000018ad279e210_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000018ad279e170_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000018ad2790c00;
T_8 ;
    %wait E_0000018ad270c810;
    %load/vec4 v0000018ad279a6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018ad279b5b0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000018ad279acf0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018ad279acf0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000018ad279b5b0_0;
    %load/vec4 v0000018ad279a250_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000018ad279b5b0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018ad279b5b0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000018ad279b5b0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000018ad279b5b0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000018ad279b5b0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000018ad279b5b0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000018ad2790c00;
T_9 ;
    %wait E_0000018ad270c810;
    %load/vec4 v0000018ad279a6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ad2799d50_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000018ad2799e90_0;
    %assign/vec4 v0000018ad2799d50_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000018ad278ff80;
T_10 ;
    %wait E_0000018ad270b990;
    %load/vec4 v0000018ad279cff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018ad279d590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018ad279c4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ad279bdd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018ad279b970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018ad279ba10_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000018ad2799530_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v0000018ad279b470_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v0000018ad2799490_0;
    %load/vec4 v0000018ad279b290_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v0000018ad2799670_0;
    %load/vec4 v0000018ad279b290_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v0000018ad279b510_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v0000018ad279b8d0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v0000018ad2799490_0;
    %load/vec4 v0000018ad2799350_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v0000018ad2799670_0;
    %load/vec4 v0000018ad2799350_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ad279d590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ad279c4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ad279bdd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018ad279b970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ad279ba10_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000018ad27992b0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ad279d590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018ad279c4b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018ad279bdd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ad279b970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ad279ba10_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018ad279d590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018ad279c4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ad279bdd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ad279b970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ad279ba10_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000018ad2791d30;
T_11 ;
    %wait E_0000018ad270b010;
    %load/vec4 v0000018ad2792040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000018ad2794480_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000018ad2792220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018ad27933a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018ad2794020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018ad2793300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018ad2792fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018ad27927c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018ad2793c60_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000018ad27924a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018ad2792180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018ad2792e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018ad2794160_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000018ad27936c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000018ad2792b80_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000018ad2793ee0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000018ad2792d60_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000018ad27940c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000018ad2794200_0, 0;
    %assign/vec4 v0000018ad2792680_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000018ad2792360_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000018ad2794340_0;
    %assign/vec4 v0000018ad2792680_0, 0;
    %load/vec4 v0000018ad27939e0_0;
    %assign/vec4 v0000018ad2794200_0, 0;
    %load/vec4 v0000018ad2793da0_0;
    %assign/vec4 v0000018ad27940c0_0, 0;
    %load/vec4 v0000018ad2791fa0_0;
    %assign/vec4 v0000018ad2792d60_0, 0;
    %load/vec4 v0000018ad2793080_0;
    %assign/vec4 v0000018ad2793ee0_0, 0;
    %load/vec4 v0000018ad2793940_0;
    %assign/vec4 v0000018ad2792b80_0, 0;
    %load/vec4 v0000018ad27945c0_0;
    %assign/vec4 v0000018ad27936c0_0, 0;
    %load/vec4 v0000018ad27938a0_0;
    %assign/vec4 v0000018ad2794160_0, 0;
    %load/vec4 v0000018ad2793760_0;
    %assign/vec4 v0000018ad2792e00_0, 0;
    %load/vec4 v0000018ad2793d00_0;
    %assign/vec4 v0000018ad2792180_0, 0;
    %load/vec4 v0000018ad2793260_0;
    %assign/vec4 v0000018ad27924a0_0, 0;
    %load/vec4 v0000018ad2793800_0;
    %assign/vec4 v0000018ad2793c60_0, 0;
    %load/vec4 v0000018ad2793580_0;
    %assign/vec4 v0000018ad27927c0_0, 0;
    %load/vec4 v0000018ad2793440_0;
    %assign/vec4 v0000018ad2792fe0_0, 0;
    %load/vec4 v0000018ad27931c0_0;
    %assign/vec4 v0000018ad2793300_0, 0;
    %load/vec4 v0000018ad27934e0_0;
    %assign/vec4 v0000018ad2794020_0, 0;
    %load/vec4 v0000018ad27942a0_0;
    %assign/vec4 v0000018ad27933a0_0, 0;
    %load/vec4 v0000018ad2793120_0;
    %assign/vec4 v0000018ad2792220_0, 0;
    %load/vec4 v0000018ad2792720_0;
    %assign/vec4 v0000018ad2794480_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000018ad2794480_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000018ad2792220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018ad27933a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018ad2794020_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018ad2793300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018ad2792fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018ad27927c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018ad2793c60_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000018ad27924a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018ad2792180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018ad2792e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018ad2794160_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000018ad27936c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000018ad2792b80_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000018ad2793ee0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000018ad2792d60_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000018ad27940c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000018ad2794200_0, 0;
    %assign/vec4 v0000018ad2792680_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000018ad2790430;
T_12 ;
    %wait E_0000018ad270b350;
    %load/vec4 v0000018ad279ac50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000018ad2795420_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000018ad2794fc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000018ad2794b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018ad2795060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018ad2795600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018ad2794e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018ad2795ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018ad2795c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018ad2795240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018ad2795e20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018ad27951a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018ad27957e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000018ad27948e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000018ad2795880_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000018ad27956a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000018ad2794840_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000018ad2795920_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000018ad2794ac0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000018ad2795740_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000018ad2795d80_0, 0;
    %assign/vec4 v0000018ad2794de0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000018ad279abb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000018ad2793b20_0;
    %assign/vec4 v0000018ad2794de0_0, 0;
    %load/vec4 v0000018ad2794660_0;
    %assign/vec4 v0000018ad2795d80_0, 0;
    %load/vec4 v0000018ad2794c00_0;
    %assign/vec4 v0000018ad2795740_0, 0;
    %load/vec4 v0000018ad2794a20_0;
    %assign/vec4 v0000018ad2794ac0_0, 0;
    %load/vec4 v0000018ad2795380_0;
    %assign/vec4 v0000018ad2795920_0, 0;
    %load/vec4 v0000018ad2795a60_0;
    %assign/vec4 v0000018ad2794840_0, 0;
    %load/vec4 v0000018ad2793bc0_0;
    %assign/vec4 v0000018ad27956a0_0, 0;
    %load/vec4 v0000018ad2794d40_0;
    %assign/vec4 v0000018ad2795880_0, 0;
    %load/vec4 v0000018ad2794f20_0;
    %assign/vec4 v0000018ad27948e0_0, 0;
    %load/vec4 v0000018ad2795b00_0;
    %assign/vec4 v0000018ad27957e0_0, 0;
    %load/vec4 v0000018ad2795ba0_0;
    %assign/vec4 v0000018ad27951a0_0, 0;
    %load/vec4 v0000018ad2794ca0_0;
    %assign/vec4 v0000018ad2795e20_0, 0;
    %load/vec4 v0000018ad27959c0_0;
    %assign/vec4 v0000018ad2795240_0, 0;
    %load/vec4 v0000018ad27954c0_0;
    %assign/vec4 v0000018ad2795c40_0, 0;
    %load/vec4 v0000018ad2795560_0;
    %assign/vec4 v0000018ad2795ce0_0, 0;
    %load/vec4 v0000018ad2794980_0;
    %assign/vec4 v0000018ad2794e80_0, 0;
    %load/vec4 v0000018ad27947a0_0;
    %assign/vec4 v0000018ad2795600_0, 0;
    %load/vec4 v0000018ad2795100_0;
    %assign/vec4 v0000018ad2795060_0, 0;
    %load/vec4 v0000018ad2792400_0;
    %assign/vec4 v0000018ad2794b60_0, 0;
    %load/vec4 v0000018ad2794700_0;
    %assign/vec4 v0000018ad2794fc0_0, 0;
    %load/vec4 v0000018ad27952e0_0;
    %assign/vec4 v0000018ad2795420_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000018ad2795420_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000018ad2794fc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000018ad2794b60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018ad2795060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018ad2795600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018ad2794e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018ad2795ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018ad2795c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018ad2795240_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018ad2795e20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018ad27951a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018ad27957e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000018ad27948e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000018ad2795880_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000018ad27956a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000018ad2794840_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000018ad2795920_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000018ad2794ac0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000018ad2795740_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000018ad2795d80_0, 0;
    %assign/vec4 v0000018ad2794de0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000018ad2590140;
T_13 ;
    %wait E_0000018ad270b7d0;
    %load/vec4 v0000018ad27866d0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018ad2788430_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018ad2788430_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018ad2788430_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018ad2788430_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018ad2788430_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018ad2788430_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018ad2788430_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018ad2788430_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000018ad2788430_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000018ad2788430_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000018ad2788430_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000018ad2788430_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000018ad2788430_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000018ad2788430_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000018ad2788430_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000018ad2788430_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000018ad2788430_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000018ad2788430_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000018ad2788430_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000018ad2788430_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000018ad2788430_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000018ad2788430_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000018ad2549c30;
T_14 ;
    %wait E_0000018ad270b750;
    %load/vec4 v0000018ad2786450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v0000018ad27872b0_0;
    %pad/u 33;
    %load/vec4 v0000018ad27877b0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v0000018ad2786950_0, 0;
    %assign/vec4 v0000018ad27864f0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v0000018ad27872b0_0;
    %pad/u 33;
    %load/vec4 v0000018ad27877b0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v0000018ad2786950_0, 0;
    %assign/vec4 v0000018ad27864f0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v0000018ad27872b0_0;
    %pad/u 33;
    %load/vec4 v0000018ad27877b0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v0000018ad2786950_0, 0;
    %assign/vec4 v0000018ad27864f0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v0000018ad27872b0_0;
    %pad/u 33;
    %load/vec4 v0000018ad27877b0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v0000018ad2786950_0, 0;
    %assign/vec4 v0000018ad27864f0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v0000018ad27872b0_0;
    %pad/u 33;
    %load/vec4 v0000018ad27877b0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v0000018ad2786950_0, 0;
    %assign/vec4 v0000018ad27864f0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v0000018ad27872b0_0;
    %pad/u 33;
    %load/vec4 v0000018ad27877b0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v0000018ad2786950_0, 0;
    %assign/vec4 v0000018ad27864f0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0000018ad27877b0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v0000018ad27864f0_0;
    %load/vec4 v0000018ad27877b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000018ad27872b0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000018ad27877b0_0;
    %sub;
    %part/u 1;
    %load/vec4 v0000018ad27877b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v0000018ad27864f0_0, 0;
    %load/vec4 v0000018ad27872b0_0;
    %ix/getv 4, v0000018ad27877b0_0;
    %shiftl 4;
    %assign/vec4 v0000018ad2786950_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0000018ad27877b0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v0000018ad27864f0_0;
    %load/vec4 v0000018ad27877b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000018ad27872b0_0;
    %load/vec4 v0000018ad27877b0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v0000018ad27877b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v0000018ad27864f0_0, 0;
    %load/vec4 v0000018ad27872b0_0;
    %ix/getv 4, v0000018ad27877b0_0;
    %shiftr 4;
    %assign/vec4 v0000018ad2786950_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ad27864f0_0, 0;
    %load/vec4 v0000018ad27872b0_0;
    %load/vec4 v0000018ad27877b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v0000018ad2786950_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ad27864f0_0, 0;
    %load/vec4 v0000018ad27877b0_0;
    %load/vec4 v0000018ad27872b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v0000018ad2786950_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000018ad25261c0;
T_15 ;
    %wait E_0000018ad270ac50;
    %load/vec4 v0000018ad2784060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v0000018ad27824e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018ad2783ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018ad2782bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018ad2783980_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000018ad2783e80_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000018ad2783700_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000018ad27837a0_0, 0;
    %assign/vec4 v0000018ad2783de0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000018ad26a8e60_0;
    %assign/vec4 v0000018ad2783de0_0, 0;
    %load/vec4 v0000018ad2783f20_0;
    %assign/vec4 v0000018ad27837a0_0, 0;
    %load/vec4 v0000018ad2782ee0_0;
    %assign/vec4 v0000018ad2783700_0, 0;
    %load/vec4 v0000018ad2690330_0;
    %assign/vec4 v0000018ad2783e80_0, 0;
    %load/vec4 v0000018ad26a8f00_0;
    %assign/vec4 v0000018ad2783980_0, 0;
    %load/vec4 v0000018ad2691370_0;
    %assign/vec4 v0000018ad2782bc0_0, 0;
    %load/vec4 v0000018ad2782b20_0;
    %assign/vec4 v0000018ad2783ca0_0, 0;
    %load/vec4 v0000018ad2782260_0;
    %assign/vec4 v0000018ad27824e0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000018ad27913d0;
T_16 ;
    %wait E_0000018ad270c410;
    %load/vec4 v0000018ad27af8a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0000018ad27ae720_0;
    %load/vec4 v0000018ad27af620_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad27afa80, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000018ad27913d0;
T_17 ;
    %wait E_0000018ad270c410;
    %load/vec4 v0000018ad27af620_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000018ad27afa80, 4;
    %assign/vec4 v0000018ad27aee00_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0000018ad27913d0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ad27aeea0_0, 0, 32;
T_18.0 ;
    %load/vec4 v0000018ad27aeea0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000018ad27aeea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad27afa80, 0, 4;
    %load/vec4 v0000018ad27aeea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ad27aeea0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad27afa80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad27afa80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad27afa80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad27afa80, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad27afa80, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad27afa80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad27afa80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad27afa80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad27afa80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad27afa80, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad27afa80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018ad27afa80, 0, 4;
    %end;
    .thread T_18;
    .scope S_0000018ad27913d0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018ad27aeea0_0, 0, 32;
T_19.0 ;
    %load/vec4 v0000018ad27aeea0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v0000018ad27aeea0_0;
    %load/vec4a v0000018ad27afa80, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v0000018ad27aeea0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000018ad27aeea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018ad27aeea0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0000018ad2791560;
T_20 ;
    %wait E_0000018ad270c790;
    %load/vec4 v0000018ad27ae9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v0000018ad27aeb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018ad27ae900_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018ad27afd00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018ad27afbc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000018ad27afc60_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000018ad27adaa0_0, 0;
    %assign/vec4 v0000018ad27af6c0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000018ad27add20_0;
    %assign/vec4 v0000018ad27af6c0_0, 0;
    %load/vec4 v0000018ad27ae180_0;
    %assign/vec4 v0000018ad27adaa0_0, 0;
    %load/vec4 v0000018ad27ae220_0;
    %assign/vec4 v0000018ad27afbc0_0, 0;
    %load/vec4 v0000018ad27af4e0_0;
    %assign/vec4 v0000018ad27afc60_0, 0;
    %load/vec4 v0000018ad27ae360_0;
    %assign/vec4 v0000018ad27afd00_0, 0;
    %load/vec4 v0000018ad27afb20_0;
    %assign/vec4 v0000018ad27aeb80_0, 0;
    %load/vec4 v0000018ad27af940_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v0000018ad27ae900_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000018ad2559f50;
T_21 ;
    %wait E_0000018ad270b710;
    %load/vec4 v0000018ad27c7440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018ad27c69a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000018ad27c69a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000018ad27c69a0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000018ad272cbc0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018ad27c8e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018ad27c6860_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0000018ad272cbc0;
T_23 ;
    %delay 1, 0;
    %load/vec4 v0000018ad27c8e80_0;
    %inv;
    %assign/vec4 v0000018ad27c8e80_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0000018ad272cbc0;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./SparseMatrixCount/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018ad27c6860_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018ad27c6860_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v0000018ad27c8d40_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
