5 18 1fd81 47 6 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (fsm1.3.vcd) 2 -o (fsm1.3.cdd) 2 -y (lib) 2 -v (fsm1.3.v) 2 -F (fsm=state,next_state) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 fsm1.3.v 1 49 1 
2 1 44 44 44 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
1 clk 1 3 107000b 1 0 0 0 1 17 0 1 0 1 1 0
1 reset 2 4 7000b 1 0 0 0 1 17 0 1 0 0 1 0
1 head 3 5 7000b 1 0 0 0 1 17 0 1 0 1 1 0
1 tail 4 6 7000b 1 0 0 0 1 17 0 1 0 1 1 0
1 valid 5 7 7000b 1 0 0 0 1 17 0 1 0 1 1 0
4 1 1 0 0 1
3 0 fsm "main.fsm" 0 lib/fsm.v 1 37 1 
2 2 23 23 23 110015 2e 1 100c 0 0 1 1 clock
2 3 23 23 23 90015 46 27 100a 2 0 1 18 0 1 0 0 0 0
2 4 23 23 23 36003f 5 1 100c 0 0 2 1 next_state
2 5 23 23 23 290032 1 32 1004 0 0 2 1 STATE_IDLE
2 6 23 23 23 210032 6 1a 100c 4 5 2 18 0 3 3 3 0 0
2 7 23 23 23 210025 2 1 100c 0 0 1 1 reset
2 8 23 23 23 21003f 6 19 100c 6 7 2 18 0 3 3 3 0 0
2 9 23 23 23 18001c 0 1 1410 0 0 2 1 state
2 10 23 23 23 18003f 17 38 e 8 9
2 11 26 26 26 230026 3 1 100c 0 0 1 1 tail
2 12 26 26 26 230026 3 29 1008 11 0 1 18 0 1 0 0 0 0
2 13 26 26 26 1a001e 3 1 100c 0 0 1 1 valid
2 14 26 26 26 1a001e 3 29 1008 13 0 1 18 0 1 0 0 0 0
2 15 26 26 26 120015 3 1 100c 0 0 1 1 head
2 16 26 26 26 120015 3 29 1008 15 0 1 18 0 1 0 0 0 0
2 17 26 26 26 9000d 5 1 100c 0 0 2 1 state
2 18 26 26 26 9000d 5 29 1008 17 0 1 18 0 1 0 0 0 0
2 19 26 26 26 90015 7 2b 1008 16 18 1 18 0 1 0 0 0 0
2 20 26 26 26 9001e 7 2b 1008 14 19 1 18 0 1 0 0 0 0
2 21 26 26 26 90026 11 2b 100a 12 20 1 18 0 1 0 0 0 0
2 22 27 27 27 20006 8 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
2 23 0 0 0 0 8 1 100e 0 0 2 1 next_state
2 24 0 0 0 0 6 1 100e 0 0 2 1 state
1 clock 6 9 a 1 0 0 0 1 17 1 1 0 1 1 0
1 reset 7 10 a 1 0 0 0 1 17 1 1 0 0 1 0
1 head 8 11 a 1 0 0 0 1 17 1 1 0 1 1 0
1 tail 9 12 a 1 0 0 0 1 17 1 1 0 1 1 0
1 valid 10 13 a 1 0 0 0 1 17 1 1 0 1 1 0
1 state 11 20 7000b 1 0 1 0 2 17 0 3 0 3 3 0
1 next_state 12 21 107000b 1 0 1 0 2 17 0 3 0 3 3 0
1 STATE_IDLE 13 0 c0000 1 0 31 0 2 17 0 0 0 0 0 0
1 STATE_HEAD 14 0 c0000 1 0 31 0 2 17 1 0 0 0 0 0
1 STATE_DATA 15 0 c0000 1 0 31 0 2 17 2 0 0 0 0 0
1 STATE_TAIL 16 0 c0000 1 0 31 0 2 17 3 0 0 0 0 0
4 23 f 23 23 0
4 24 f 24 24 0
4 3 1 10 0 3
4 10 6 3 3 3
4 21 1 22 0 21
4 22 6 21 0 21
6 24 23 1  0 4 4 2 16 0 0  2 16 1 0  2 16 2 0  2 16 3 0  2 16 0 0  2 16 1 0  2 16 2 0  2 16 3 0   6  0 0 1  0 1 1  1 2 1  2 2 1  2 3 1  3 0 1
3 1 fsm.u$0 "main.fsm.u$0" 0 lib/fsm.v 27 34 1 
2 25 29 29 29 5000e 1 32 1004 0 0 2 1 STATE_IDLE
2 26 28 28 28 9000d 13 1 100e 0 0 2 1 state
2 27 29 29 29 0 8 2d 100e 25 26 1 18 0 1 1 1 0 0
2 28 30 30 30 5000e 1 32 1008 0 0 2 1 STATE_HEAD
2 29 30 30 30 0 5 2d 100e 28 26 1 18 0 1 1 1 0 0
2 30 31 31 31 5000e 1 32 1008 0 0 2 1 STATE_DATA
2 31 31 31 31 0 4 2d 100e 30 26 1 18 0 1 1 1 0 0
2 32 32 32 32 5000e 1 32 1008 0 0 2 1 STATE_TAIL
2 33 32 32 32 0 2 2d 100e 32 26 1 18 0 1 1 1 0 0
2 34 32 32 32 3d0046 1 32 1004 0 0 2 1 STATE_IDLE
2 35 32 32 32 300039 1 32 1008 0 0 2 1 STATE_HEAD
2 36 32 32 32 1f0039 1 1a 1004 34 35 2 18 0 3 3 0 0 0
2 37 32 32 32 28002b 1 1 1004 0 0 1 1 head
2 38 32 32 32 200024 1 1 1004 0 0 1 1 valid
2 39 32 32 32 1f002c 1 8 201184 37 38 1 18 0 1 1 1 0 0
2 40 32 32 32 1f0046 1 19 1004 36 39 2 18 0 3 3 0 0 0
2 41 32 32 32 12001b 0 1 1410 0 0 2 1 next_state
2 42 32 32 32 120046 1 37 16 40 41
2 43 31 31 31 3d0046 1 32 1008 0 0 2 1 STATE_DATA
2 44 31 31 31 300039 1 32 1008 0 0 2 1 STATE_TAIL
2 45 31 31 31 1f0039 2 1a 1008 43 44 2 18 0 3 1 3 0 0
2 46 31 31 31 28002b 2 1 101c 0 0 1 1 tail
2 47 31 31 31 200024 1 1 1018 0 0 1 1 valid
2 48 31 31 31 1f002c 2 8 20133c 46 47 1 18 0 1 0 1 1 0
2 49 31 31 31 1f0046 2 19 1038 45 48 2 18 0 3 1 3 0 0
2 50 31 31 31 12001b 0 1 1410 0 0 2 1 next_state
2 51 31 31 31 120046 2 37 3a 49 50
2 52 30 30 30 3d0046 1 32 1008 0 0 2 1 STATE_DATA
2 53 30 30 30 300039 1 32 1008 0 0 2 1 STATE_TAIL
2 54 30 30 30 1f0039 1 1a 1008 52 53 2 18 0 3 1 2 0 0
2 55 30 30 30 28002b 1 1 1014 0 0 1 1 tail
2 56 30 30 30 200024 1 1 1018 0 0 1 1 valid
2 57 30 30 30 1f002c 1 8 201134 55 56 1 18 0 1 0 1 0 0
2 58 30 30 30 1f0046 1 19 1038 54 57 2 18 0 3 1 2 0 0
2 59 30 30 30 12001b 0 1 1410 0 0 2 1 next_state
2 60 30 30 30 120046 1 37 3a 58 59
2 61 29 29 29 3d0046 1 32 1004 0 0 2 1 STATE_IDLE
2 62 29 29 29 300039 1 32 1008 0 0 2 1 STATE_HEAD
2 63 29 29 29 1f0039 3 1a 100c 61 62 2 18 0 3 3 1 0 0
2 64 29 29 29 28002b 3 1 100c 0 0 1 1 head
2 65 29 29 29 200024 3 1 100c 0 0 1 1 valid
2 66 29 29 29 1f002c 3 8 20138c 64 65 1 18 0 1 1 1 1 0
2 67 29 29 29 1f0046 3 19 100c 63 66 2 18 0 3 3 1 0 0
2 68 29 29 29 12001b 0 1 1410 0 0 2 1 next_state
2 69 29 29 29 120046 3 37 e 67 68
4 27 11 69 29 27
4 69 0 0 0 27
4 29 0 60 31 27
4 60 0 0 0 27
4 31 0 51 33 27
4 51 0 0 0 27
4 33 0 42 0 27
4 42 0 0 0 27
3 1 main.u$0 "main.u$0" 0 fsm1.3.v 17 42 1 
3 1 main.u$1 "main.u$1" 0 fsm1.3.v 44 47 1 
2 70 45 45 45 7000a 1 0 21004 0 0 1 16 0 0
2 71 45 45 45 10003 0 1 1410 0 0 1 1 clk
2 72 45 45 45 1000a 1 37 16 70 71
2 73 46 46 46 8000e 1 68 1002 0 0 1 18 0 1 0 0 0 0
2 74 46 46 46 120012 1 0 1008 0 0 32 48 2 0
2 75 46 46 46 100013 5d 2c 900a 74 0 32 18 0 ffffffff 0 0 0 0
2 76 46 46 46 1c001e 2e 1 101c 0 0 1 1 clk
2 77 46 46 46 1b001e 2e 1b 102c 76 0 1 18 0 1 1 1 0 0
2 78 46 46 46 150017 0 1 1410 0 0 1 1 clk
2 79 46 46 46 15001e 2e 37 3e 77 78
4 72 11 73 73 72
4 73 0 0 75 72
4 75 0 79 0 72
4 79 6 75 75 72
