!_TAG_EXTRA_DESCRIPTION	anonymous	/Include tags for non-named objects like lambda/
!_TAG_EXTRA_DESCRIPTION	fileScope	/Include tags of file scope/
!_TAG_EXTRA_DESCRIPTION	pseudo	/Include pseudo tags/
!_TAG_EXTRA_DESCRIPTION	subparser	/Include tags generated by subparsers/
!_TAG_FIELD_DESCRIPTION	epoch	/the last modified time of the input file (only for F\/file kind tag)/
!_TAG_FIELD_DESCRIPTION	file	/File-restricted scoping/
!_TAG_FIELD_DESCRIPTION	input	/input file/
!_TAG_FIELD_DESCRIPTION	line	/Line number of tag definition/
!_TAG_FIELD_DESCRIPTION	name	/tag name/
!_TAG_FIELD_DESCRIPTION	pattern	/pattern/
!_TAG_FIELD_DESCRIPTION	typeref	/Type and name of a variable or typedef/
!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_KIND_DESCRIPTION!C	d,macro	/macro definitions/
!_TAG_KIND_DESCRIPTION!C	e,enumerator	/enumerators (values inside an enumeration)/
!_TAG_KIND_DESCRIPTION!C	f,function	/function definitions/
!_TAG_KIND_DESCRIPTION!C	g,enum	/enumeration names/
!_TAG_KIND_DESCRIPTION!C	h,header	/included header files/
!_TAG_KIND_DESCRIPTION!C	m,member	/struct, and union members/
!_TAG_KIND_DESCRIPTION!C	s,struct	/structure names/
!_TAG_KIND_DESCRIPTION!C	t,typedef	/typedefs/
!_TAG_KIND_DESCRIPTION!C	u,union	/union names/
!_TAG_KIND_DESCRIPTION!C	v,variable	/variable definitions/
!_TAG_OUTPUT_EXCMD	mixed	/number, pattern, mixed, or combineV2/
!_TAG_OUTPUT_FILESEP	slash	/slash or backslash/
!_TAG_OUTPUT_MODE	u-ctags	/u-ctags or e-ctags/
!_TAG_OUTPUT_VERSION	0.0	/current.age/
!_TAG_PARSER_VERSION!C	0.0	/current.age/
!_TAG_PATTERN_LENGTH_LIMIT	96	/0 for no limit/
!_TAG_PROC_CWD	/home/ecuas/Documents/code/stm/test/	//
!_TAG_PROGRAM_AUTHOR	Universal Ctags Team	//
!_TAG_PROGRAM_NAME	Universal Ctags	/Derived from Exuberant Ctags/
!_TAG_PROGRAM_URL	https://ctags.io/	/official site/
!_TAG_PROGRAM_VERSION	6.0.0	//
!_TAG_ROLE_DESCRIPTION!C!header	local	/local header/
!_TAG_ROLE_DESCRIPTION!C!header	system	/system header/
!_TAG_ROLE_DESCRIPTION!C!macro	undef	/undefined/
AHBENR	include/core_stm/rcc.h	/^    uint32_t AHBENR;$/;"	m	line:165	struct:rcc	typeref:typename:uint32_t
APB1ENR	include/core_stm/rcc.h	/^    uint32_t APB1ENR;$/;"	m	line:234	struct:rcc	typeref:typename:uint32_t
APB1RSTR	include/core_stm/rcc.h	/^    uint32_t APB1RSTR;$/;"	m	line:147	struct:rcc	typeref:typename:uint32_t
APB2ENR	include/core_stm/rcc.h	/^    uint32_t APB2ENR;$/;"	m	line:197	struct:rcc	typeref:typename:uint32_t
APB2RSTR	include/core_stm/rcc.h	/^    uint32_t APB2RSTR;$/;"	m	line:112	struct:rcc	typeref:typename:uint32_t
AUX_CTRL	include/arm-cortex-m3/nvic/int_type.h	/^  volatile uint32_t AUX_CTRL;       \/\/ Auxiliary Control Register$/;"	m	line:5	struct:int_type	typeref:typename:volatile uint32_t
BDCR	include/core_stm/rcc.h	/^    uint32_t BDCR;$/;"	m	line:259	struct:rcc	typeref:typename:uint32_t
BRR	include/core_stm/gpio.h	/^    uint32_t BRR;$/;"	m	line:65	struct:gpio	typeref:typename:uint32_t
BSRR	include/core_stm/gpio.h	/^    uint32_t BSRR;$/;"	m	line:56	struct:gpio	typeref:typename:uint32_t
CALIB	include/arm-cortex-m3/nvic/sys_timer.h	/^  volatile uint32_t CALIB;  \/\/ SysTick Calibration Value Register$/;"	m	line:20	struct:systick	typeref:typename:volatile uint32_t
CFGR	include/core_stm/rcc.h	/^    uint32_t CFGR;$/;"	m	line:53	struct:rcc	typeref:typename:uint32_t
CIR	include/core_stm/rcc.h	/^    uint32_t CIR;$/;"	m	line:82	struct:rcc	typeref:typename:uint32_t
CLKSOURCE_SHIFT	include/arm-cortex-m3/nvic/sys_timer.h	/^#define CLKSOURCE_SHIFT(/;"	d	line:34
COUNTFLAG_SHIFT	include/arm-cortex-m3/nvic/sys_timer.h	/^#define COUNTFLAG_SHIFT(/;"	d	line:31
CR	include/core_stm/rcc.h	/^    uint32_t CR;$/;"	m	line:28	struct:rcc	typeref:typename:uint32_t
CRH	include/core_stm/gpio.h	/^    uint32_t CRH;$/;"	m	line:27	struct:gpio	typeref:typename:uint32_t
CRL	include/core_stm/gpio.h	/^    uint32_t CRL;$/;"	m	line:16	struct:gpio	typeref:typename:uint32_t
CSR	include/core_stm/rcc.h	/^    uint32_t CSR;$/;"	m	line:280	struct:rcc	typeref:typename:uint32_t
CTRL	include/arm-cortex-m3/nvic/sys_timer.h	/^  volatile uint32_t CTRL;   \/\/ SysTick Control and Status Register$/;"	m	line:17	struct:systick	typeref:typename:volatile uint32_t
CURRENT	include/arm-cortex-m3/nvic/sys_timer.h	/^  volatile uint32_t CURRENT;    \/\/ SysTick Curent Value Register$/;"	m	line:19	struct:systick	typeref:typename:volatile uint32_t
CURRENT_SHIFT	include/arm-cortex-m3/nvic/sys_timer.h	/^#define CURRENT_SHIFT(/;"	d	line:66
DEC_PINBANK	include/core_stm/gpio.h	/^#define DEC_PINBANK(/;"	d	line:82
DEC_PINNO	include/core_stm/gpio.h	/^#define DEC_PINNO(/;"	d	line:81
DISDEFWBUF	include/arm-cortex-m3/nvic/int_type.h	/^#define DISDEFWBUF            DISDEFWBUF_/;"	d	line:40
DISDEFWBUF_SHIFT	include/arm-cortex-m3/nvic/int_type.h	/^#define DISDEFWBUF_SHIFT(/;"	d	line:39
DISFOLD	include/arm-cortex-m3/nvic/int_type.h	/^#define DISFOLD               DISFOLD_/;"	d	line:37
DISFOLD_SHIFT	include/arm-cortex-m3/nvic/int_type.h	/^#define DISFOLD_SHIFT(/;"	d	line:36
DISMCYCINT	include/arm-cortex-m3/nvic/int_type.h	/^#define DISMCYCINT            DISMCYCINT_/;"	d	line:43
DISMCYCINT_SHIFT	include/arm-cortex-m3/nvic/int_type.h	/^#define DISMCYCINT_SHIFT(/;"	d	line:42
Default_Handler	src/vectors.c	/^__attribute__((weak)) void Default_Handler(void) {$/;"	f	line:6	typeref:typename:void
ENABLE_SHIFT	include/arm-cortex-m3/nvic/sys_timer.h	/^#define ENABLE_SHIFT(/;"	d	line:40
ENC_PIN	include/core_stm/gpio.h	/^#define ENC_PIN(/;"	d	line:80
GPIO	include/core_stm/gpio.h	/^#define GPIO(/;"	d	line:79
GPIO_BRR_BR	include/core_stm/gpio.h	/^#define GPIO_BRR_BR(/;"	d	line:64
GPIO_BSRR_BR	include/core_stm/gpio.h	/^#define GPIO_BSRR_BR(/;"	d	line:53
GPIO_BSRR_SR	include/core_stm/gpio.h	/^#define GPIO_BSRR_SR(/;"	d	line:55
GPIO_CRH_CNF	include/core_stm/gpio.h	/^#define GPIO_CRH_CNF(/;"	d	line:24
GPIO_CRH_MODE	include/core_stm/gpio.h	/^#define GPIO_CRH_MODE(/;"	d	line:26
GPIO_CRL_CNF	include/core_stm/gpio.h	/^#define GPIO_CRL_CNF(/;"	d	line:13
GPIO_CRL_MODE	include/core_stm/gpio.h	/^#define GPIO_CRL_MODE(/;"	d	line:15
GPIO_H	include/core_stm/gpio.h	/^#define GPIO_H$/;"	d	line:4
GPIO_IDR	include/core_stm/gpio.h	/^#define GPIO_IDR(/;"	d	line:35
GPIO_LCKR_LCK	include/core_stm/gpio.h	/^#define GPIO_LCKR_LCK(/;"	d	line:75
GPIO_LCKR_LCKK	include/core_stm/gpio.h	/^#define GPIO_LCKR_LCKK /;"	d	line:73
GPIO_ODR	include/core_stm/gpio.h	/^#define GPIO_ODR(/;"	d	line:44
IDR	include/core_stm/gpio.h	/^    uint32_t IDR;$/;"	m	line:36	struct:gpio	typeref:typename:uint32_t
INLINE	include/types.h	/^#define INLINE /;"	d	line:4
INTTYPE	include/arm-cortex-m3/nvic/int_type.h	/^#define INTTYPE /;"	d	line:8
INT_CTRLR_TYPE	include/arm-cortex-m3/nvic/int_type.h	/^  volatile uint32_t INT_CTRLR_TYPE;  \/\/ Interrupt Control Type Register$/;"	m	line:4	struct:int_type	typeref:typename:volatile uint32_t
INT_LINES_NUM_129_160	include/arm-cortex-m3/nvic/int_type.h	/^  INT_LINES_NUM_129_160,  \/\/ b00100 = 129..160$/;"	e	line:23	enum:INT_LINES_NUM_OPTS
INT_LINES_NUM_161_192	include/arm-cortex-m3/nvic/int_type.h	/^  INT_LINES_NUM_161_192,  \/\/ b00101 = 161..192$/;"	e	line:24	enum:INT_LINES_NUM_OPTS
INT_LINES_NUM_193_224	include/arm-cortex-m3/nvic/int_type.h	/^  INT_LINES_NUM_193_224,  \/\/ b00110 = 193..224$/;"	e	line:25	enum:INT_LINES_NUM_OPTS
INT_LINES_NUM_1_32	include/arm-cortex-m3/nvic/int_type.h	/^  INT_LINES_NUM_1_32 = 0, \/\/ b00000 = 0  ..32  (a)$/;"	e	line:19	enum:INT_LINES_NUM_OPTS
INT_LINES_NUM_225_240	include/arm-cortex-m3/nvic/int_type.h	/^  INT_LINES_NUM_225_240,  \/\/ b00111 = 225..256 (a)$/;"	e	line:26	enum:INT_LINES_NUM_OPTS
INT_LINES_NUM_33_64	include/arm-cortex-m3/nvic/int_type.h	/^  INT_LINES_NUM_33_64,    \/\/ b00001 = 33 ..64$/;"	e	line:20	enum:INT_LINES_NUM_OPTS
INT_LINES_NUM_65_96	include/arm-cortex-m3/nvic/int_type.h	/^  INT_LINES_NUM_65_96,    \/\/ b00010 = 65 ..96$/;"	e	line:21	enum:INT_LINES_NUM_OPTS
INT_LINES_NUM_97_128	include/arm-cortex-m3/nvic/int_type.h	/^  INT_LINES_NUM_97_128,   \/\/ b00011 = 97 ..128$/;"	e	line:22	enum:INT_LINES_NUM_OPTS
INT_LINES_NUM_MASK	include/arm-cortex-m3/nvic/int_type.h	/^#define INT_LINES_NUM_MASK /;"	d	line:17
INT_LINES_NUM_OPTS	include/arm-cortex-m3/nvic/int_type.h	/^enum INT_LINES_NUM_OPTS {$/;"	g	line:18
INT_LINES_NUM_SHIFT	include/arm-cortex-m3/nvic/int_type.h	/^#define INT_LINES_NUM_SHIFT(/;"	d	line:16
LCKR	include/core_stm/gpio.h	/^    uint32_t LCKR;$/;"	m	line:76	struct:gpio	typeref:typename:uint32_t
LOAD	include/arm-cortex-m3/nvic/sys_timer.h	/^  volatile uint32_t LOAD;   \/\/ SysTick Reload Value Register$/;"	m	line:18	struct:systick	typeref:typename:volatile uint32_t
LOAD_SHIFT	include/arm-cortex-m3/nvic/sys_timer.h	/^#define LOAD_SHIFT(/;"	d	line:56
NOREF_SHIFT	include/arm-cortex-m3/nvic/sys_timer.h	/^#define NOREF_SHIFT(/;"	d	line:76
NVIC_BASE	include/arm-cortex-m3/nvic/int_type.h	/^#define NVIC_BASE /;"	d	line:7
NVIC_BASE	include/arm-cortex-m3/nvic/sys_timer.h	/^#define NVIC_BASE /;"	d	line:22
ODR	include/core_stm/gpio.h	/^    uint32_t ODR;$/;"	m	line:45	struct:gpio	typeref:typename:uint32_t
RCC	include/core_stm/rcc.h	/^#define RCC                   ((struct rcc *)RCC_/;"	d	line:284
RCC_AHBENR_CRCEN	include/core_stm/rcc.h	/^#define RCC_AHBENR_CRCEN /;"	d	line:160
RCC_AHBENR_DMA1EN	include/core_stm/rcc.h	/^#define RCC_AHBENR_DMA1EN /;"	d	line:164
RCC_AHBENR_DMA2EN	include/core_stm/rcc.h	/^#define RCC_AHBENR_DMA2EN /;"	d	line:163
RCC_AHBENR_FLITFEN	include/core_stm/rcc.h	/^#define RCC_AHBENR_FLITFEN /;"	d	line:161
RCC_AHBENR_FSMCEN	include/core_stm/rcc.h	/^#define RCC_AHBENR_FSMCEN /;"	d	line:159
RCC_AHBENR_SDIOEN	include/core_stm/rcc.h	/^#define RCC_AHBENR_SDIOEN /;"	d	line:158
RCC_AHBENR_SRAMEN	include/core_stm/rcc.h	/^#define RCC_AHBENR_SRAMEN /;"	d	line:162
RCC_APB1ENR_BKPEN	include/core_stm/rcc.h	/^#define RCC_APB1ENR_BKPEN /;"	d	line:232
RCC_APB1ENR_CANEN	include/core_stm/rcc.h	/^#define RCC_APB1ENR_CANEN /;"	d	line:219
RCC_APB1ENR_DACEN	include/core_stm/rcc.h	/^#define RCC_APB1ENR_DACEN /;"	d	line:230
RCC_APB1ENR_I2C1EN	include/core_stm/rcc.h	/^#define RCC_APB1ENR_I2C1EN /;"	d	line:222
RCC_APB1ENR_I2C2EN	include/core_stm/rcc.h	/^#define RCC_APB1ENR_I2C2EN /;"	d	line:221
RCC_APB1ENR_PWREN	include/core_stm/rcc.h	/^#define RCC_APB1ENR_PWREN /;"	d	line:231
RCC_APB1ENR_SPI2EN	include/core_stm/rcc.h	/^#define RCC_APB1ENR_SPI2EN /;"	d	line:228
RCC_APB1ENR_SPI3EN	include/core_stm/rcc.h	/^#define RCC_APB1ENR_SPI3EN /;"	d	line:227
RCC_APB1ENR_TIM12EN	include/core_stm/rcc.h	/^#define RCC_APB1ENR_TIM12EN /;"	d	line:211
RCC_APB1ENR_TIM13EN	include/core_stm/rcc.h	/^#define RCC_APB1ENR_TIM13EN /;"	d	line:210
RCC_APB1ENR_TIM14EN	include/core_stm/rcc.h	/^#define RCC_APB1ENR_TIM14EN /;"	d	line:209
RCC_APB1ENR_TIM2EN	include/core_stm/rcc.h	/^#define RCC_APB1ENR_TIM2EN /;"	d	line:217
RCC_APB1ENR_TIM3EN	include/core_stm/rcc.h	/^#define RCC_APB1ENR_TIM3EN /;"	d	line:216
RCC_APB1ENR_TIM4EN	include/core_stm/rcc.h	/^#define RCC_APB1ENR_TIM4EN /;"	d	line:215
RCC_APB1ENR_TIM5EN	include/core_stm/rcc.h	/^#define RCC_APB1ENR_TIM5EN /;"	d	line:214
RCC_APB1ENR_TIM6EN	include/core_stm/rcc.h	/^#define RCC_APB1ENR_TIM6EN /;"	d	line:213
RCC_APB1ENR_TIM7EN	include/core_stm/rcc.h	/^#define RCC_APB1ENR_TIM7EN /;"	d	line:212
RCC_APB1ENR_UART4EN	include/core_stm/rcc.h	/^#define RCC_APB1ENR_UART4EN /;"	d	line:224
RCC_APB1ENR_UART5EN	include/core_stm/rcc.h	/^#define RCC_APB1ENR_UART5EN /;"	d	line:223
RCC_APB1ENR_USART2EN	include/core_stm/rcc.h	/^#define RCC_APB1ENR_USART2EN /;"	d	line:226
RCC_APB1ENR_USART3EN	include/core_stm/rcc.h	/^#define RCC_APB1ENR_USART3EN /;"	d	line:225
RCC_APB1ENR_USBEN	include/core_stm/rcc.h	/^#define RCC_APB1ENR_USBEN /;"	d	line:220
RCC_APB1ENR_WWDGEN	include/core_stm/rcc.h	/^#define RCC_APB1ENR_WWDGEN /;"	d	line:233
RCC_APB1RSTR_BKPRST	include/core_stm/rcc.h	/^#define RCC_APB1RSTR_BKPRST /;"	d	line:145
RCC_APB1RSTR_CANRST	include/core_stm/rcc.h	/^#define RCC_APB1RSTR_CANRST /;"	d	line:132
RCC_APB1RSTR_DACRST	include/core_stm/rcc.h	/^#define RCC_APB1RSTR_DACRST /;"	d	line:143
RCC_APB1RSTR_I2C1RST	include/core_stm/rcc.h	/^#define RCC_APB1RSTR_I2C1RST /;"	d	line:135
RCC_APB1RSTR_I2C2RST	include/core_stm/rcc.h	/^#define RCC_APB1RSTR_I2C2RST /;"	d	line:134
RCC_APB1RSTR_PWRRST	include/core_stm/rcc.h	/^#define RCC_APB1RSTR_PWRRST /;"	d	line:144
RCC_APB1RSTR_SPI2RST	include/core_stm/rcc.h	/^#define RCC_APB1RSTR_SPI2RST /;"	d	line:141
RCC_APB1RSTR_SPI3RST	include/core_stm/rcc.h	/^#define RCC_APB1RSTR_SPI3RST /;"	d	line:140
RCC_APB1RSTR_TIM12RST	include/core_stm/rcc.h	/^#define RCC_APB1RSTR_TIM12RST /;"	d	line:124
RCC_APB1RSTR_TIM13RST	include/core_stm/rcc.h	/^#define RCC_APB1RSTR_TIM13RST /;"	d	line:123
RCC_APB1RSTR_TIM14RST	include/core_stm/rcc.h	/^#define RCC_APB1RSTR_TIM14RST /;"	d	line:122
RCC_APB1RSTR_TIM2RST	include/core_stm/rcc.h	/^#define RCC_APB1RSTR_TIM2RST /;"	d	line:130
RCC_APB1RSTR_TIM3RST	include/core_stm/rcc.h	/^#define RCC_APB1RSTR_TIM3RST /;"	d	line:129
RCC_APB1RSTR_TIM4RST	include/core_stm/rcc.h	/^#define RCC_APB1RSTR_TIM4RST /;"	d	line:128
RCC_APB1RSTR_TIM5RST	include/core_stm/rcc.h	/^#define RCC_APB1RSTR_TIM5RST /;"	d	line:127
RCC_APB1RSTR_TIM6RST	include/core_stm/rcc.h	/^#define RCC_APB1RSTR_TIM6RST /;"	d	line:126
RCC_APB1RSTR_TIM7RST	include/core_stm/rcc.h	/^#define RCC_APB1RSTR_TIM7RST /;"	d	line:125
RCC_APB1RSTR_UART4RST	include/core_stm/rcc.h	/^#define RCC_APB1RSTR_UART4RST /;"	d	line:137
RCC_APB1RSTR_UART5RST	include/core_stm/rcc.h	/^#define RCC_APB1RSTR_UART5RST /;"	d	line:136
RCC_APB1RSTR_USART2RST	include/core_stm/rcc.h	/^#define RCC_APB1RSTR_USART2RST /;"	d	line:139
RCC_APB1RSTR_USART3RST	include/core_stm/rcc.h	/^#define RCC_APB1RSTR_USART3RST /;"	d	line:138
RCC_APB1RSTR_USBRST	include/core_stm/rcc.h	/^#define RCC_APB1RSTR_USBRST /;"	d	line:133
RCC_APB1RSTR_WWDGRST	include/core_stm/rcc.h	/^#define RCC_APB1RSTR_WWDGRST /;"	d	line:146
RCC_APB2ENR_ADC1EN	include/core_stm/rcc.h	/^#define RCC_APB2ENR_ADC1EN /;"	d	line:187
RCC_APB2ENR_ADC2EN	include/core_stm/rcc.h	/^#define RCC_APB2ENR_ADC2EN /;"	d	line:186
RCC_APB2ENR_ADC3EN	include/core_stm/rcc.h	/^#define RCC_APB2ENR_ADC3EN /;"	d	line:183
RCC_APB2ENR_AFIOEN	include/core_stm/rcc.h	/^#define RCC_APB2ENR_AFIOEN /;"	d	line:196
RCC_APB2ENR_IOAEN	include/core_stm/rcc.h	/^#define RCC_APB2ENR_IOAEN /;"	d	line:195
RCC_APB2ENR_IOBEN	include/core_stm/rcc.h	/^#define RCC_APB2ENR_IOBEN /;"	d	line:194
RCC_APB2ENR_IOCEN	include/core_stm/rcc.h	/^#define RCC_APB2ENR_IOCEN /;"	d	line:193
RCC_APB2ENR_IODEN	include/core_stm/rcc.h	/^#define RCC_APB2ENR_IODEN /;"	d	line:192
RCC_APB2ENR_IOEEN	include/core_stm/rcc.h	/^#define RCC_APB2ENR_IOEEN /;"	d	line:191
RCC_APB2ENR_IOFEN	include/core_stm/rcc.h	/^#define RCC_APB2ENR_IOFEN /;"	d	line:190
RCC_APB2ENR_IOGEN	include/core_stm/rcc.h	/^#define RCC_APB2ENR_IOGEN /;"	d	line:189
RCC_APB2ENR_SPI1EN	include/core_stm/rcc.h	/^#define RCC_APB2ENR_SPI1EN /;"	d	line:185
RCC_APB2ENR_TIM10EN	include/core_stm/rcc.h	/^#define RCC_APB2ENR_TIM10EN /;"	d	line:178
RCC_APB2ENR_TIM11EN	include/core_stm/rcc.h	/^#define RCC_APB2ENR_TIM11EN /;"	d	line:177
RCC_APB2ENR_TIM1EN	include/core_stm/rcc.h	/^#define RCC_APB2ENR_TIM1EN /;"	d	line:181
RCC_APB2ENR_TIM8EN	include/core_stm/rcc.h	/^#define RCC_APB2ENR_TIM8EN /;"	d	line:180
RCC_APB2ENR_TIM9EN	include/core_stm/rcc.h	/^#define RCC_APB2ENR_TIM9EN /;"	d	line:179
RCC_APB2ENR_USART1EN	include/core_stm/rcc.h	/^#define RCC_APB2ENR_USART1EN /;"	d	line:184
RCC_APB2RSTR_ADC1RST	include/core_stm/rcc.h	/^#define RCC_APB2RSTR_ADC1RST /;"	d	line:102
RCC_APB2RSTR_ADC2RST	include/core_stm/rcc.h	/^#define RCC_APB2RSTR_ADC2RST /;"	d	line:101
RCC_APB2RSTR_ADC3RST	include/core_stm/rcc.h	/^#define RCC_APB2RSTR_ADC3RST /;"	d	line:98
RCC_APB2RSTR_AFIORST	include/core_stm/rcc.h	/^#define RCC_APB2RSTR_AFIORST /;"	d	line:111
RCC_APB2RSTR_IOARST	include/core_stm/rcc.h	/^#define RCC_APB2RSTR_IOARST /;"	d	line:110
RCC_APB2RSTR_IOBRST	include/core_stm/rcc.h	/^#define RCC_APB2RSTR_IOBRST /;"	d	line:109
RCC_APB2RSTR_IOCRST	include/core_stm/rcc.h	/^#define RCC_APB2RSTR_IOCRST /;"	d	line:108
RCC_APB2RSTR_IODRST	include/core_stm/rcc.h	/^#define RCC_APB2RSTR_IODRST /;"	d	line:107
RCC_APB2RSTR_IOERST	include/core_stm/rcc.h	/^#define RCC_APB2RSTR_IOERST /;"	d	line:106
RCC_APB2RSTR_IOFRST	include/core_stm/rcc.h	/^#define RCC_APB2RSTR_IOFRST /;"	d	line:105
RCC_APB2RSTR_IOGRST	include/core_stm/rcc.h	/^#define RCC_APB2RSTR_IOGRST /;"	d	line:104
RCC_APB2RSTR_SPI1RST	include/core_stm/rcc.h	/^#define RCC_APB2RSTR_SPI1RST /;"	d	line:100
RCC_APB2RSTR_TIM10RST	include/core_stm/rcc.h	/^#define RCC_APB2RSTR_TIM10RST /;"	d	line:93
RCC_APB2RSTR_TIM11RST	include/core_stm/rcc.h	/^#define RCC_APB2RSTR_TIM11RST /;"	d	line:92
RCC_APB2RSTR_TIM1RST	include/core_stm/rcc.h	/^#define RCC_APB2RSTR_TIM1RST /;"	d	line:96
RCC_APB2RSTR_TIM8RST	include/core_stm/rcc.h	/^#define RCC_APB2RSTR_TIM8RST /;"	d	line:95
RCC_APB2RSTR_TIM9RST	include/core_stm/rcc.h	/^#define RCC_APB2RSTR_TIM9RST /;"	d	line:94
RCC_APB2RSTR_USART1RST	include/core_stm/rcc.h	/^#define RCC_APB2RSTR_USART1RST /;"	d	line:99
RCC_BASE	include/core_stm/rcc.h	/^#define RCC_BASE /;"	d	line:283
RCC_BDCR_BDRST	include/core_stm/rcc.h	/^#define RCC_BDCR_BDRST /;"	d	line:254
RCC_BDCR_LSEBYP	include/core_stm/rcc.h	/^#define RCC_BDCR_LSEBYP /;"	d	line:256
RCC_BDCR_LSEON	include/core_stm/rcc.h	/^#define RCC_BDCR_LSEON /;"	d	line:258
RCC_BDCR_LSERDY	include/core_stm/rcc.h	/^#define RCC_BDCR_LSERDY /;"	d	line:257
RCC_BDCR_RTCEN	include/core_stm/rcc.h	/^#define RCC_BDCR_RTCEN /;"	d	line:251
RCC_BDCR_RTCSEL	include/core_stm/rcc.h	/^#define RCC_BDCR_RTCSEL(/;"	d	line:252
RCC_CFGR_ADCPRE	include/core_stm/rcc.h	/^#define RCC_CFGR_ADCPRE(/;"	d	line:42
RCC_CFGR_HPRE	include/core_stm/rcc.h	/^#define RCC_CFGR_HPRE(/;"	d	line:45
RCC_CFGR_MCO	include/core_stm/rcc.h	/^#define RCC_CFGR_MCO(/;"	d	line:39
RCC_CFGR_MCO_HSI	src/main.c	/^#define RCC_CFGR_MCO_HSI /;"	d	line:9	file:
RCC_CFGR_PLLMUL	include/core_stm/rcc.h	/^#define RCC_CFGR_PLLMUL(/;"	d	line:47
RCC_CFGR_PLLSRC	include/core_stm/rcc.h	/^#define RCC_CFGR_PLLSRC /;"	d	line:49
RCC_CFGR_PLLXTPRE	include/core_stm/rcc.h	/^#define RCC_CFGR_PLLXTPRE /;"	d	line:48
RCC_CFGR_PPRE1	include/core_stm/rcc.h	/^#define RCC_CFGR_PPRE1(/;"	d	line:44
RCC_CFGR_PPRE2	include/core_stm/rcc.h	/^#define RCC_CFGR_PPRE2(/;"	d	line:43
RCC_CFGR_SW	include/core_stm/rcc.h	/^#define RCC_CFGR_SW(/;"	d	line:52
RCC_CFGR_SWS	include/core_stm/rcc.h	/^#define RCC_CFGR_SWS(/;"	d	line:51
RCC_CFGR_SW_HSE	src/main.c	/^#define RCC_CFGR_SW_HSE /;"	d	line:10	file:
RCC_CFGR_USBPRE	include/core_stm/rcc.h	/^#define RCC_CFGR_USBPRE /;"	d	line:41
RCC_CIR_CSSC	include/core_stm/rcc.h	/^#define RCC_CIR_CSSC /;"	d	line:63
RCC_CIR_CSSF	include/core_stm/rcc.h	/^#define RCC_CIR_CSSF /;"	d	line:76
RCC_CIR_HSERDYC	include/core_stm/rcc.h	/^#define RCC_CIR_HSERDYC /;"	d	line:65
RCC_CIR_HSERDYF	include/core_stm/rcc.h	/^#define RCC_CIR_HSERDYF /;"	d	line:78
RCC_CIR_HSERDYIE	include/core_stm/rcc.h	/^#define RCC_CIR_HSERDYIE /;"	d	line:71
RCC_CIR_HSIRDYC	include/core_stm/rcc.h	/^#define RCC_CIR_HSIRDYC /;"	d	line:66
RCC_CIR_HSIRDYF	include/core_stm/rcc.h	/^#define RCC_CIR_HSIRDYF /;"	d	line:79
RCC_CIR_HSIRDYIE	include/core_stm/rcc.h	/^#define RCC_CIR_HSIRDYIE /;"	d	line:72
RCC_CIR_LSERDYC	include/core_stm/rcc.h	/^#define RCC_CIR_LSERDYC /;"	d	line:67
RCC_CIR_LSERDYF	include/core_stm/rcc.h	/^#define RCC_CIR_LSERDYF /;"	d	line:80
RCC_CIR_LSERDYIE	include/core_stm/rcc.h	/^#define RCC_CIR_LSERDYIE /;"	d	line:73
RCC_CIR_LSIRDYC	include/core_stm/rcc.h	/^#define RCC_CIR_LSIRDYC /;"	d	line:68
RCC_CIR_LSIRDYF	include/core_stm/rcc.h	/^#define RCC_CIR_LSIRDYF /;"	d	line:81
RCC_CIR_LSIRDYIE	include/core_stm/rcc.h	/^#define RCC_CIR_LSIRDYIE /;"	d	line:74
RCC_CIR_PLLRDYC	include/core_stm/rcc.h	/^#define RCC_CIR_PLLRDYC /;"	d	line:64
RCC_CIR_PLLRDYF	include/core_stm/rcc.h	/^#define RCC_CIR_PLLRDYF /;"	d	line:77
RCC_CIR_PLLRDYIE	include/core_stm/rcc.h	/^#define RCC_CIR_PLLRDYIE /;"	d	line:70
RCC_CR_CSSON	include/core_stm/rcc.h	/^#define RCC_CR_CSSON /;"	d	line:20
RCC_CR_HSEBYP	include/core_stm/rcc.h	/^#define RCC_CR_HSEBYP /;"	d	line:24
RCC_CR_HSEON	include/core_stm/rcc.h	/^#define RCC_CR_HSEON /;"	d	line:21
RCC_CR_HSERDY	include/core_stm/rcc.h	/^#define RCC_CR_HSERDY /;"	d	line:16
RCC_CR_HSICAL	include/core_stm/rcc.h	/^#define RCC_CR_HSICAL(/;"	d	line:26
RCC_CR_HSION	include/core_stm/rcc.h	/^#define RCC_CR_HSION /;"	d	line:22
RCC_CR_HSIRDY	include/core_stm/rcc.h	/^#define RCC_CR_HSIRDY /;"	d	line:17
RCC_CR_HSITRIM	include/core_stm/rcc.h	/^#define RCC_CR_HSITRIM(/;"	d	line:27
RCC_CR_PLLON	include/core_stm/rcc.h	/^#define RCC_CR_PLLON /;"	d	line:19
RCC_CR_PLLRDY	include/core_stm/rcc.h	/^#define RCC_CR_PLLRDY /;"	d	line:15
RCC_CSR_IWDGRSTF	include/core_stm/rcc.h	/^#define RCC_CSR_IWDGRSTF /;"	d	line:272
RCC_CSR_LPWRRSTF	include/core_stm/rcc.h	/^#define RCC_CSR_LPWRRSTF /;"	d	line:270
RCC_CSR_LSION	include/core_stm/rcc.h	/^#define RCC_CSR_LSION /;"	d	line:279
RCC_CSR_LSIRDY	include/core_stm/rcc.h	/^#define RCC_CSR_LSIRDY /;"	d	line:278
RCC_CSR_PIRRSTF	include/core_stm/rcc.h	/^#define RCC_CSR_PIRRSTF /;"	d	line:275
RCC_CSR_PORRSTF	include/core_stm/rcc.h	/^#define RCC_CSR_PORRSTF /;"	d	line:274
RCC_CSR_RMVF	include/core_stm/rcc.h	/^#define RCC_CSR_RMVF /;"	d	line:276
RCC_CSR_SFTRSTF	include/core_stm/rcc.h	/^#define RCC_CSR_SFTRSTF /;"	d	line:273
RCC_CSR_WWDGRSTF	include/core_stm/rcc.h	/^#define RCC_CSR_WWDGRSTF /;"	d	line:271
RCC_H	include/core_stm/rcc.h	/^#define RCC_H$/;"	d	line:2
Reset_Handler	src/vectors.c	/^__attribute__((noreturn)) void Reset_Handler(void) {$/;"	f	line:22	typeref:typename:void
SKEW_SHIFT	include/arm-cortex-m3/nvic/sys_timer.h	/^#define SKEW_SHIFT(/;"	d	line:80
SYSTICK	include/arm-cortex-m3/nvic/sys_timer.h	/^#define SYSTICK /;"	d	line:23
SYSTICK_CLKSOURCE	include/arm-cortex-m3/nvic/sys_timer.h	/^#define SYSTICK_CLKSOURCE /;"	d	line:35
SYSTICK_COUNTFLAG	include/arm-cortex-m3/nvic/sys_timer.h	/^#define SYSTICK_COUNTFLAG /;"	d	line:32
SYSTICK_CURRENT	include/arm-cortex-m3/nvic/sys_timer.h	/^#define SYSTICK_CURRENT(/;"	d	line:68
SYSTICK_CURRENT_MASK	include/arm-cortex-m3/nvic/sys_timer.h	/^#define SYSTICK_CURRENT_MASK /;"	d	line:67
SYSTICK_ENABLE	include/arm-cortex-m3/nvic/sys_timer.h	/^#define SYSTICK_ENABLE /;"	d	line:41
SYSTICK_LOAD	include/arm-cortex-m3/nvic/sys_timer.h	/^#define SYSTICK_LOAD(/;"	d	line:58
SYSTICK_LOAD_MASK	include/arm-cortex-m3/nvic/sys_timer.h	/^#define SYSTICK_LOAD_MASK /;"	d	line:57
SYSTICK_NOREF	include/arm-cortex-m3/nvic/sys_timer.h	/^#define SYSTICK_NOREF /;"	d	line:78
SYSTICK_NOREF_MASK	include/arm-cortex-m3/nvic/sys_timer.h	/^#define SYSTICK_NOREF_MASK /;"	d	line:77
SYSTICK_SKEW	include/arm-cortex-m3/nvic/sys_timer.h	/^#define SYSTICK_SKEW /;"	d	line:82
SYSTICK_SKEW_MASK	include/arm-cortex-m3/nvic/sys_timer.h	/^#define SYSTICK_SKEW_MASK /;"	d	line:81
SYSTICK_TENMS	include/arm-cortex-m3/nvic/sys_timer.h	/^#define SYSTICK_TENMS(/;"	d	line:86
SYSTICK_TENMS_MASK	include/arm-cortex-m3/nvic/sys_timer.h	/^#define SYSTICK_TENMS_MASK /;"	d	line:85
SYSTICK_TICKINT	include/arm-cortex-m3/nvic/sys_timer.h	/^#define SYSTICK_TICKINT /;"	d	line:38
SysTick_Handler	src/vectors.c	/^void SysTick_Handler(void) {$/;"	f	line:39	typeref:typename:void
TENMS_SHIFT	include/arm-cortex-m3/nvic/sys_timer.h	/^#define TENMS_SHIFT /;"	d	line:84
TICKINT_SHIFT	include/arm-cortex-m3/nvic/sys_timer.h	/^#define TICKINT_SHIFT(/;"	d	line:37
TIME	src/main.c	/^#define TIME /;"	d	line:7	file:
TYPES_H	include/types.h	/^#define TYPES_H$/;"	d	line:2
WEAK_ALIAS	src/vectors.c	/^#define WEAK_ALIAS(/;"	d	line:10	file:
config_rcc	src/main.c	/^static void config_rcc(void) {$/;"	f	line:12	typeref:typename:void	file:
delay	include/util.h	/^INLINE void delay(volatile uint32_t count) {$/;"	f	line:4	typeref:typename:INLINE void
gpio	include/core_stm/gpio.h	/^struct gpio {$/;"	s	line:6
gpio_clear	include/util.h	/^gpio_clear(uint16_t pin) {$/;"	f	line:25	typeref:typename:INLINE void
gpio_set	include/util.h	/^gpio_set(uint16_t pin) {$/;"	f	line:19	typeref:typename:INLINE void
gpio_set_mode	include/util.h	/^gpio_set_mode(uint16_t pin, uint8_t mode, uint8_t cnf) {$/;"	f	line:9	typeref:typename:INLINE void
int_type	include/arm-cortex-m3/nvic/int_type.h	/^struct int_type {$/;"	s	line:3
main	src/main.c	/^int main(void) {$/;"	f	line:30	typeref:typename:int
rcc	include/core_stm/rcc.h	/^struct rcc {$/;"	s	line:6
s_ticks	src/systick.c	/^volatile uint32_t s_ticks;$/;"	v	line:4	typeref:typename:volatile uint32_t
setup	src/main.c	/^static void setup(void) {$/;"	f	line:26	typeref:typename:void	file:
systick	include/arm-cortex-m3/nvic/sys_timer.h	/^struct systick {$/;"	s	line:16
systick_init	include/systick.h	/^INLINE void systick_init(uint32_t ticks) {$/;"	f	line:4	typeref:typename:INLINE void
tab	src/vectors.c	/^void (*const tab[16+91])(void) = {$/;"	v	line:47	typeref:typename:void (* const[16+91])(void)
timer_expired	src/systick.c	/^uint32_t timer_expired(uint32_t *t, uint32_t prd, uint32_t now) {$/;"	f	line:14	typeref:typename:uint32_t
uint16_t	include/types.h	/^typedef unsigned short uint16_t;$/;"	t	line:7	typeref:typename:unsigned short
uint32_t	include/types.h	/^typedef unsigned int uint32_t;$/;"	t	line:6	typeref:typename:unsigned int
uint8_t	include/types.h	/^typedef unsigned char uint8_t;$/;"	t	line:8	typeref:typename:unsigned char
