/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [13:0] _04_;
  wire [3:0] _05_;
  reg [3:0] _06_;
  reg [15:0] _07_;
  reg [11:0] _08_;
  wire [31:0] _09_;
  wire [10:0] _10_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [15:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [16:0] celloutsig_0_22z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_48z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_80z;
  wire celloutsig_0_81z;
  wire [26:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = celloutsig_0_30z ? celloutsig_0_26z : celloutsig_0_8z[11];
  assign celloutsig_0_9z = celloutsig_0_1z ? celloutsig_0_0z : in_data[65];
  assign celloutsig_0_10z = celloutsig_0_1z ? celloutsig_0_6z : celloutsig_0_0z;
  assign celloutsig_0_14z = celloutsig_0_11z ? celloutsig_0_3z : celloutsig_0_11z;
  assign celloutsig_0_0z = ~((in_data[37] | in_data[4]) & in_data[24]);
  assign celloutsig_0_3z = ~((in_data[33] | in_data[83]) & in_data[95]);
  assign celloutsig_0_48z = ~((celloutsig_0_13z | celloutsig_0_18z) & celloutsig_0_28z);
  assign celloutsig_1_3z = ~((celloutsig_1_0z | celloutsig_1_1z) & celloutsig_1_11z);
  assign celloutsig_1_14z = ~((celloutsig_1_13z[2] | celloutsig_1_1z) & celloutsig_1_4z);
  assign celloutsig_1_15z = ~((celloutsig_1_5z | celloutsig_1_1z) & in_data[191]);
  assign celloutsig_0_1z = ~((celloutsig_0_0z | celloutsig_0_0z) & in_data[8]);
  assign celloutsig_0_30z = ~((celloutsig_0_19z[13] | celloutsig_0_18z) & _03_);
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _06_ <= 4'h0;
    else _06_ <= { _05_[3], celloutsig_0_30z, celloutsig_0_6z, celloutsig_0_35z };
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _07_ <= 16'h0000;
    else _07_ <= { celloutsig_0_8z[8:3], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_32z, celloutsig_0_33z, celloutsig_0_26z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_33z, celloutsig_0_9z, celloutsig_0_15z };
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _08_ <= 12'h000;
    else _08_ <= { _06_[2:0], celloutsig_0_17z, celloutsig_0_21z, celloutsig_0_17z };
  reg [31:0] _26_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _26_ <= 32'd0;
    else _26_ <= { in_data[61:49], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z };
  assign { _09_[31:13], _05_[3], _09_[11:0] } = _26_;
  reg [10:0] _27_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _27_ <= 11'h000;
    else _27_ <= { _04_[13:4], _02_ };
  assign { _10_[10:6], _03_, _00_, _10_[3:0] } = _27_;
  reg [13:0] _28_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _28_ <= 14'h0000;
    else _28_ <= in_data[19:6];
  assign { _04_[13:4], _02_, _04_[2], _01_, _04_[0] } = _28_;
  assign celloutsig_0_35z = celloutsig_0_19z[0] & ~(celloutsig_0_10z);
  assign celloutsig_1_4z = in_data[185] & ~(celloutsig_1_3z);
  assign celloutsig_1_8z = celloutsig_1_6z & ~(celloutsig_1_3z);
  assign celloutsig_1_10z = celloutsig_1_5z & ~(celloutsig_1_11z);
  assign celloutsig_0_12z = _04_[10:5] * celloutsig_0_8z[23:18];
  assign celloutsig_0_17z = { in_data[62], celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_11z } * _09_[28:25];
  assign celloutsig_0_19z = { _09_[9:5], celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_9z } * { in_data[77:65], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_1_12z = { celloutsig_1_9z, celloutsig_1_6z } != { celloutsig_1_6z, celloutsig_1_11z };
  assign celloutsig_0_11z = { _04_[5:4], _02_ } != { celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_0_32z = ~^ { _04_[7:4], _02_, _04_[2], _01_, _04_[0], celloutsig_0_17z };
  assign celloutsig_0_5z = ~^ { in_data[90:83], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_6z = ~^ { _04_[13:7], celloutsig_0_1z };
  assign celloutsig_1_0z = ~^ in_data[174:165];
  assign celloutsig_1_1z = ~^ in_data[126:113];
  assign celloutsig_1_11z = ~^ { in_data[186:177], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_9z = ~^ { celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_1_17z = ~^ { in_data[117], celloutsig_1_16z, celloutsig_1_16z };
  assign celloutsig_1_18z = ~^ { celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_16z, celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_0z };
  assign celloutsig_1_19z = ~^ { celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_17z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_13z = ~^ celloutsig_0_8z[10:4];
  assign celloutsig_0_16z = ~^ { celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_9z };
  assign celloutsig_0_18z = ~^ { celloutsig_0_8z[7:5], celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_3z };
  assign celloutsig_0_21z = ~^ { celloutsig_0_8z[14:12], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_0_26z = ~^ in_data[13:7];
  assign celloutsig_0_27z = ~^ celloutsig_0_22z[14:3];
  assign celloutsig_0_28z = ~^ { celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_81z = ^ _07_[10:2];
  assign celloutsig_1_5z = ^ { in_data[117:113], celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_6z = ^ { in_data[144:137], celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_1_16z = ^ { in_data[163:157], celloutsig_1_9z, celloutsig_1_14z, celloutsig_1_10z };
  assign celloutsig_0_15z = ^ _04_[13:7];
  assign celloutsig_0_80z = { _07_[5], celloutsig_0_48z, celloutsig_0_6z } >> { _08_[9], celloutsig_0_27z, celloutsig_0_30z };
  assign celloutsig_1_13z = { in_data[119], celloutsig_1_4z, celloutsig_1_3z } >> { celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_12z };
  assign celloutsig_0_8z = { _04_[12:4], _02_, _04_[2], _01_, _04_[0], _04_[13:4], _02_, _04_[2], _01_, _04_[0] } >> { _09_[28:19], celloutsig_0_3z, celloutsig_0_3z, _04_[13:4], _02_, _04_[2], _01_, _04_[0], celloutsig_0_6z };
  assign celloutsig_0_22z = { celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_21z, celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_1z } >> { _09_[18], _04_[13:4], _02_, _04_[2], _01_, _04_[0], celloutsig_0_13z, celloutsig_0_9z };
  assign { _04_[3], _04_[1] } = { _02_, _01_ };
  assign _05_[2:0] = { celloutsig_0_30z, celloutsig_0_6z, celloutsig_0_35z };
  assign _09_[12] = _05_[3];
  assign _10_[5:4] = { _03_, _00_ };
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_80z, celloutsig_0_81z };
endmodule
