// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _gemm_systolic_array_5_HH_
#define _gemm_systolic_array_5_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dataflow_parent_loop_1.h"

namespace ap_rtl {

struct gemm_systolic_array_5 : public sc_module {
    // Port declarations 247
    sc_out< sc_lv<8> > A_0_address0;
    sc_out< sc_logic > A_0_ce0;
    sc_out< sc_lv<32> > A_0_d0;
    sc_in< sc_lv<32> > A_0_q0;
    sc_out< sc_logic > A_0_we0;
    sc_out< sc_lv<8> > A_0_address1;
    sc_out< sc_logic > A_0_ce1;
    sc_out< sc_lv<32> > A_0_d1;
    sc_in< sc_lv<32> > A_0_q1;
    sc_out< sc_logic > A_0_we1;
    sc_out< sc_lv<8> > A_1_address0;
    sc_out< sc_logic > A_1_ce0;
    sc_out< sc_lv<32> > A_1_d0;
    sc_in< sc_lv<32> > A_1_q0;
    sc_out< sc_logic > A_1_we0;
    sc_out< sc_lv<8> > A_1_address1;
    sc_out< sc_logic > A_1_ce1;
    sc_out< sc_lv<32> > A_1_d1;
    sc_in< sc_lv<32> > A_1_q1;
    sc_out< sc_logic > A_1_we1;
    sc_out< sc_lv<8> > A_2_address0;
    sc_out< sc_logic > A_2_ce0;
    sc_out< sc_lv<32> > A_2_d0;
    sc_in< sc_lv<32> > A_2_q0;
    sc_out< sc_logic > A_2_we0;
    sc_out< sc_lv<8> > A_2_address1;
    sc_out< sc_logic > A_2_ce1;
    sc_out< sc_lv<32> > A_2_d1;
    sc_in< sc_lv<32> > A_2_q1;
    sc_out< sc_logic > A_2_we1;
    sc_out< sc_lv<8> > A_3_address0;
    sc_out< sc_logic > A_3_ce0;
    sc_out< sc_lv<32> > A_3_d0;
    sc_in< sc_lv<32> > A_3_q0;
    sc_out< sc_logic > A_3_we0;
    sc_out< sc_lv<8> > A_3_address1;
    sc_out< sc_logic > A_3_ce1;
    sc_out< sc_lv<32> > A_3_d1;
    sc_in< sc_lv<32> > A_3_q1;
    sc_out< sc_logic > A_3_we1;
    sc_out< sc_lv<8> > B_0_address0;
    sc_out< sc_logic > B_0_ce0;
    sc_out< sc_lv<32> > B_0_d0;
    sc_in< sc_lv<32> > B_0_q0;
    sc_out< sc_logic > B_0_we0;
    sc_out< sc_lv<8> > B_0_address1;
    sc_out< sc_logic > B_0_ce1;
    sc_out< sc_lv<32> > B_0_d1;
    sc_in< sc_lv<32> > B_0_q1;
    sc_out< sc_logic > B_0_we1;
    sc_out< sc_lv<8> > B_1_address0;
    sc_out< sc_logic > B_1_ce0;
    sc_out< sc_lv<32> > B_1_d0;
    sc_in< sc_lv<32> > B_1_q0;
    sc_out< sc_logic > B_1_we0;
    sc_out< sc_lv<8> > B_1_address1;
    sc_out< sc_logic > B_1_ce1;
    sc_out< sc_lv<32> > B_1_d1;
    sc_in< sc_lv<32> > B_1_q1;
    sc_out< sc_logic > B_1_we1;
    sc_out< sc_lv<8> > B_2_address0;
    sc_out< sc_logic > B_2_ce0;
    sc_out< sc_lv<32> > B_2_d0;
    sc_in< sc_lv<32> > B_2_q0;
    sc_out< sc_logic > B_2_we0;
    sc_out< sc_lv<8> > B_2_address1;
    sc_out< sc_logic > B_2_ce1;
    sc_out< sc_lv<32> > B_2_d1;
    sc_in< sc_lv<32> > B_2_q1;
    sc_out< sc_logic > B_2_we1;
    sc_out< sc_lv<8> > B_3_address0;
    sc_out< sc_logic > B_3_ce0;
    sc_out< sc_lv<32> > B_3_d0;
    sc_in< sc_lv<32> > B_3_q0;
    sc_out< sc_logic > B_3_we0;
    sc_out< sc_lv<8> > B_3_address1;
    sc_out< sc_logic > B_3_ce1;
    sc_out< sc_lv<32> > B_3_d1;
    sc_in< sc_lv<32> > B_3_q1;
    sc_out< sc_logic > B_3_we1;
    sc_out< sc_lv<4> > C_0_0_address0;
    sc_out< sc_logic > C_0_0_ce0;
    sc_out< sc_lv<32> > C_0_0_d0;
    sc_in< sc_lv<32> > C_0_0_q0;
    sc_out< sc_logic > C_0_0_we0;
    sc_out< sc_lv<4> > C_0_0_address1;
    sc_out< sc_logic > C_0_0_ce1;
    sc_out< sc_lv<32> > C_0_0_d1;
    sc_in< sc_lv<32> > C_0_0_q1;
    sc_out< sc_logic > C_0_0_we1;
    sc_out< sc_lv<4> > C_0_1_address0;
    sc_out< sc_logic > C_0_1_ce0;
    sc_out< sc_lv<32> > C_0_1_d0;
    sc_in< sc_lv<32> > C_0_1_q0;
    sc_out< sc_logic > C_0_1_we0;
    sc_out< sc_lv<4> > C_0_1_address1;
    sc_out< sc_logic > C_0_1_ce1;
    sc_out< sc_lv<32> > C_0_1_d1;
    sc_in< sc_lv<32> > C_0_1_q1;
    sc_out< sc_logic > C_0_1_we1;
    sc_out< sc_lv<4> > C_0_2_address0;
    sc_out< sc_logic > C_0_2_ce0;
    sc_out< sc_lv<32> > C_0_2_d0;
    sc_in< sc_lv<32> > C_0_2_q0;
    sc_out< sc_logic > C_0_2_we0;
    sc_out< sc_lv<4> > C_0_2_address1;
    sc_out< sc_logic > C_0_2_ce1;
    sc_out< sc_lv<32> > C_0_2_d1;
    sc_in< sc_lv<32> > C_0_2_q1;
    sc_out< sc_logic > C_0_2_we1;
    sc_out< sc_lv<4> > C_0_3_address0;
    sc_out< sc_logic > C_0_3_ce0;
    sc_out< sc_lv<32> > C_0_3_d0;
    sc_in< sc_lv<32> > C_0_3_q0;
    sc_out< sc_logic > C_0_3_we0;
    sc_out< sc_lv<4> > C_0_3_address1;
    sc_out< sc_logic > C_0_3_ce1;
    sc_out< sc_lv<32> > C_0_3_d1;
    sc_in< sc_lv<32> > C_0_3_q1;
    sc_out< sc_logic > C_0_3_we1;
    sc_out< sc_lv<4> > C_1_0_address0;
    sc_out< sc_logic > C_1_0_ce0;
    sc_out< sc_lv<32> > C_1_0_d0;
    sc_in< sc_lv<32> > C_1_0_q0;
    sc_out< sc_logic > C_1_0_we0;
    sc_out< sc_lv<4> > C_1_0_address1;
    sc_out< sc_logic > C_1_0_ce1;
    sc_out< sc_lv<32> > C_1_0_d1;
    sc_in< sc_lv<32> > C_1_0_q1;
    sc_out< sc_logic > C_1_0_we1;
    sc_out< sc_lv<4> > C_1_1_address0;
    sc_out< sc_logic > C_1_1_ce0;
    sc_out< sc_lv<32> > C_1_1_d0;
    sc_in< sc_lv<32> > C_1_1_q0;
    sc_out< sc_logic > C_1_1_we0;
    sc_out< sc_lv<4> > C_1_1_address1;
    sc_out< sc_logic > C_1_1_ce1;
    sc_out< sc_lv<32> > C_1_1_d1;
    sc_in< sc_lv<32> > C_1_1_q1;
    sc_out< sc_logic > C_1_1_we1;
    sc_out< sc_lv<4> > C_1_2_address0;
    sc_out< sc_logic > C_1_2_ce0;
    sc_out< sc_lv<32> > C_1_2_d0;
    sc_in< sc_lv<32> > C_1_2_q0;
    sc_out< sc_logic > C_1_2_we0;
    sc_out< sc_lv<4> > C_1_2_address1;
    sc_out< sc_logic > C_1_2_ce1;
    sc_out< sc_lv<32> > C_1_2_d1;
    sc_in< sc_lv<32> > C_1_2_q1;
    sc_out< sc_logic > C_1_2_we1;
    sc_out< sc_lv<4> > C_1_3_address0;
    sc_out< sc_logic > C_1_3_ce0;
    sc_out< sc_lv<32> > C_1_3_d0;
    sc_in< sc_lv<32> > C_1_3_q0;
    sc_out< sc_logic > C_1_3_we0;
    sc_out< sc_lv<4> > C_1_3_address1;
    sc_out< sc_logic > C_1_3_ce1;
    sc_out< sc_lv<32> > C_1_3_d1;
    sc_in< sc_lv<32> > C_1_3_q1;
    sc_out< sc_logic > C_1_3_we1;
    sc_out< sc_lv<4> > C_2_0_address0;
    sc_out< sc_logic > C_2_0_ce0;
    sc_out< sc_lv<32> > C_2_0_d0;
    sc_in< sc_lv<32> > C_2_0_q0;
    sc_out< sc_logic > C_2_0_we0;
    sc_out< sc_lv<4> > C_2_0_address1;
    sc_out< sc_logic > C_2_0_ce1;
    sc_out< sc_lv<32> > C_2_0_d1;
    sc_in< sc_lv<32> > C_2_0_q1;
    sc_out< sc_logic > C_2_0_we1;
    sc_out< sc_lv<4> > C_2_1_address0;
    sc_out< sc_logic > C_2_1_ce0;
    sc_out< sc_lv<32> > C_2_1_d0;
    sc_in< sc_lv<32> > C_2_1_q0;
    sc_out< sc_logic > C_2_1_we0;
    sc_out< sc_lv<4> > C_2_1_address1;
    sc_out< sc_logic > C_2_1_ce1;
    sc_out< sc_lv<32> > C_2_1_d1;
    sc_in< sc_lv<32> > C_2_1_q1;
    sc_out< sc_logic > C_2_1_we1;
    sc_out< sc_lv<4> > C_2_2_address0;
    sc_out< sc_logic > C_2_2_ce0;
    sc_out< sc_lv<32> > C_2_2_d0;
    sc_in< sc_lv<32> > C_2_2_q0;
    sc_out< sc_logic > C_2_2_we0;
    sc_out< sc_lv<4> > C_2_2_address1;
    sc_out< sc_logic > C_2_2_ce1;
    sc_out< sc_lv<32> > C_2_2_d1;
    sc_in< sc_lv<32> > C_2_2_q1;
    sc_out< sc_logic > C_2_2_we1;
    sc_out< sc_lv<4> > C_2_3_address0;
    sc_out< sc_logic > C_2_3_ce0;
    sc_out< sc_lv<32> > C_2_3_d0;
    sc_in< sc_lv<32> > C_2_3_q0;
    sc_out< sc_logic > C_2_3_we0;
    sc_out< sc_lv<4> > C_2_3_address1;
    sc_out< sc_logic > C_2_3_ce1;
    sc_out< sc_lv<32> > C_2_3_d1;
    sc_in< sc_lv<32> > C_2_3_q1;
    sc_out< sc_logic > C_2_3_we1;
    sc_out< sc_lv<4> > C_3_0_address0;
    sc_out< sc_logic > C_3_0_ce0;
    sc_out< sc_lv<32> > C_3_0_d0;
    sc_in< sc_lv<32> > C_3_0_q0;
    sc_out< sc_logic > C_3_0_we0;
    sc_out< sc_lv<4> > C_3_0_address1;
    sc_out< sc_logic > C_3_0_ce1;
    sc_out< sc_lv<32> > C_3_0_d1;
    sc_in< sc_lv<32> > C_3_0_q1;
    sc_out< sc_logic > C_3_0_we1;
    sc_out< sc_lv<4> > C_3_1_address0;
    sc_out< sc_logic > C_3_1_ce0;
    sc_out< sc_lv<32> > C_3_1_d0;
    sc_in< sc_lv<32> > C_3_1_q0;
    sc_out< sc_logic > C_3_1_we0;
    sc_out< sc_lv<4> > C_3_1_address1;
    sc_out< sc_logic > C_3_1_ce1;
    sc_out< sc_lv<32> > C_3_1_d1;
    sc_in< sc_lv<32> > C_3_1_q1;
    sc_out< sc_logic > C_3_1_we1;
    sc_out< sc_lv<4> > C_3_2_address0;
    sc_out< sc_logic > C_3_2_ce0;
    sc_out< sc_lv<32> > C_3_2_d0;
    sc_in< sc_lv<32> > C_3_2_q0;
    sc_out< sc_logic > C_3_2_we0;
    sc_out< sc_lv<4> > C_3_2_address1;
    sc_out< sc_logic > C_3_2_ce1;
    sc_out< sc_lv<32> > C_3_2_d1;
    sc_in< sc_lv<32> > C_3_2_q1;
    sc_out< sc_logic > C_3_2_we1;
    sc_out< sc_lv<4> > C_3_3_address0;
    sc_out< sc_logic > C_3_3_ce0;
    sc_out< sc_lv<32> > C_3_3_d0;
    sc_in< sc_lv<32> > C_3_3_q0;
    sc_out< sc_logic > C_3_3_we0;
    sc_out< sc_lv<4> > C_3_3_address1;
    sc_out< sc_logic > C_3_3_ce1;
    sc_out< sc_lv<32> > C_3_3_d1;
    sc_in< sc_lv<32> > C_3_3_q1;
    sc_out< sc_logic > C_3_3_we1;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_in< sc_logic > ap_continue;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const0;


    // Module declarations
    gemm_systolic_array_5(sc_module_name name);
    SC_HAS_PROCESS(gemm_systolic_array_5);

    ~gemm_systolic_array_5();

    sc_trace_file* mVcdFile;

    dataflow_parent_loop_1* dataflow_parent_loop_1_U0;
    sc_signal< sc_lv<8> > dataflow_parent_loop_1_U0_A_0_address0;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_A_0_ce0;
    sc_signal< sc_lv<32> > dataflow_parent_loop_1_U0_A_0_d0;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_A_0_we0;
    sc_signal< sc_lv<8> > dataflow_parent_loop_1_U0_A_0_address1;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_A_0_ce1;
    sc_signal< sc_lv<32> > dataflow_parent_loop_1_U0_A_0_d1;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_A_0_we1;
    sc_signal< sc_lv<8> > dataflow_parent_loop_1_U0_A_1_address0;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_A_1_ce0;
    sc_signal< sc_lv<32> > dataflow_parent_loop_1_U0_A_1_d0;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_A_1_we0;
    sc_signal< sc_lv<8> > dataflow_parent_loop_1_U0_A_1_address1;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_A_1_ce1;
    sc_signal< sc_lv<32> > dataflow_parent_loop_1_U0_A_1_d1;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_A_1_we1;
    sc_signal< sc_lv<8> > dataflow_parent_loop_1_U0_A_2_address0;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_A_2_ce0;
    sc_signal< sc_lv<32> > dataflow_parent_loop_1_U0_A_2_d0;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_A_2_we0;
    sc_signal< sc_lv<8> > dataflow_parent_loop_1_U0_A_2_address1;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_A_2_ce1;
    sc_signal< sc_lv<32> > dataflow_parent_loop_1_U0_A_2_d1;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_A_2_we1;
    sc_signal< sc_lv<8> > dataflow_parent_loop_1_U0_A_3_address0;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_A_3_ce0;
    sc_signal< sc_lv<32> > dataflow_parent_loop_1_U0_A_3_d0;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_A_3_we0;
    sc_signal< sc_lv<8> > dataflow_parent_loop_1_U0_A_3_address1;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_A_3_ce1;
    sc_signal< sc_lv<32> > dataflow_parent_loop_1_U0_A_3_d1;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_A_3_we1;
    sc_signal< sc_lv<8> > dataflow_parent_loop_1_U0_B_0_address0;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_B_0_ce0;
    sc_signal< sc_lv<32> > dataflow_parent_loop_1_U0_B_0_d0;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_B_0_we0;
    sc_signal< sc_lv<8> > dataflow_parent_loop_1_U0_B_0_address1;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_B_0_ce1;
    sc_signal< sc_lv<32> > dataflow_parent_loop_1_U0_B_0_d1;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_B_0_we1;
    sc_signal< sc_lv<8> > dataflow_parent_loop_1_U0_B_1_address0;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_B_1_ce0;
    sc_signal< sc_lv<32> > dataflow_parent_loop_1_U0_B_1_d0;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_B_1_we0;
    sc_signal< sc_lv<8> > dataflow_parent_loop_1_U0_B_1_address1;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_B_1_ce1;
    sc_signal< sc_lv<32> > dataflow_parent_loop_1_U0_B_1_d1;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_B_1_we1;
    sc_signal< sc_lv<8> > dataflow_parent_loop_1_U0_B_2_address0;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_B_2_ce0;
    sc_signal< sc_lv<32> > dataflow_parent_loop_1_U0_B_2_d0;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_B_2_we0;
    sc_signal< sc_lv<8> > dataflow_parent_loop_1_U0_B_2_address1;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_B_2_ce1;
    sc_signal< sc_lv<32> > dataflow_parent_loop_1_U0_B_2_d1;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_B_2_we1;
    sc_signal< sc_lv<8> > dataflow_parent_loop_1_U0_B_3_address0;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_B_3_ce0;
    sc_signal< sc_lv<32> > dataflow_parent_loop_1_U0_B_3_d0;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_B_3_we0;
    sc_signal< sc_lv<8> > dataflow_parent_loop_1_U0_B_3_address1;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_B_3_ce1;
    sc_signal< sc_lv<32> > dataflow_parent_loop_1_U0_B_3_d1;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_B_3_we1;
    sc_signal< sc_lv<4> > dataflow_parent_loop_1_U0_C_0_0_address0;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_0_0_ce0;
    sc_signal< sc_lv<32> > dataflow_parent_loop_1_U0_C_0_0_d0;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_0_0_we0;
    sc_signal< sc_lv<4> > dataflow_parent_loop_1_U0_C_0_0_address1;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_0_0_ce1;
    sc_signal< sc_lv<32> > dataflow_parent_loop_1_U0_C_0_0_d1;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_0_0_we1;
    sc_signal< sc_lv<4> > dataflow_parent_loop_1_U0_C_0_1_address0;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_0_1_ce0;
    sc_signal< sc_lv<32> > dataflow_parent_loop_1_U0_C_0_1_d0;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_0_1_we0;
    sc_signal< sc_lv<4> > dataflow_parent_loop_1_U0_C_0_1_address1;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_0_1_ce1;
    sc_signal< sc_lv<32> > dataflow_parent_loop_1_U0_C_0_1_d1;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_0_1_we1;
    sc_signal< sc_lv<4> > dataflow_parent_loop_1_U0_C_0_2_address0;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_0_2_ce0;
    sc_signal< sc_lv<32> > dataflow_parent_loop_1_U0_C_0_2_d0;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_0_2_we0;
    sc_signal< sc_lv<4> > dataflow_parent_loop_1_U0_C_0_2_address1;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_0_2_ce1;
    sc_signal< sc_lv<32> > dataflow_parent_loop_1_U0_C_0_2_d1;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_0_2_we1;
    sc_signal< sc_lv<4> > dataflow_parent_loop_1_U0_C_0_3_address0;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_0_3_ce0;
    sc_signal< sc_lv<32> > dataflow_parent_loop_1_U0_C_0_3_d0;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_0_3_we0;
    sc_signal< sc_lv<4> > dataflow_parent_loop_1_U0_C_0_3_address1;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_0_3_ce1;
    sc_signal< sc_lv<32> > dataflow_parent_loop_1_U0_C_0_3_d1;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_0_3_we1;
    sc_signal< sc_lv<4> > dataflow_parent_loop_1_U0_C_1_0_address0;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_1_0_ce0;
    sc_signal< sc_lv<32> > dataflow_parent_loop_1_U0_C_1_0_d0;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_1_0_we0;
    sc_signal< sc_lv<4> > dataflow_parent_loop_1_U0_C_1_0_address1;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_1_0_ce1;
    sc_signal< sc_lv<32> > dataflow_parent_loop_1_U0_C_1_0_d1;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_1_0_we1;
    sc_signal< sc_lv<4> > dataflow_parent_loop_1_U0_C_1_1_address0;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_1_1_ce0;
    sc_signal< sc_lv<32> > dataflow_parent_loop_1_U0_C_1_1_d0;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_1_1_we0;
    sc_signal< sc_lv<4> > dataflow_parent_loop_1_U0_C_1_1_address1;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_1_1_ce1;
    sc_signal< sc_lv<32> > dataflow_parent_loop_1_U0_C_1_1_d1;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_1_1_we1;
    sc_signal< sc_lv<4> > dataflow_parent_loop_1_U0_C_1_2_address0;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_1_2_ce0;
    sc_signal< sc_lv<32> > dataflow_parent_loop_1_U0_C_1_2_d0;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_1_2_we0;
    sc_signal< sc_lv<4> > dataflow_parent_loop_1_U0_C_1_2_address1;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_1_2_ce1;
    sc_signal< sc_lv<32> > dataflow_parent_loop_1_U0_C_1_2_d1;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_1_2_we1;
    sc_signal< sc_lv<4> > dataflow_parent_loop_1_U0_C_1_3_address0;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_1_3_ce0;
    sc_signal< sc_lv<32> > dataflow_parent_loop_1_U0_C_1_3_d0;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_1_3_we0;
    sc_signal< sc_lv<4> > dataflow_parent_loop_1_U0_C_1_3_address1;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_1_3_ce1;
    sc_signal< sc_lv<32> > dataflow_parent_loop_1_U0_C_1_3_d1;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_1_3_we1;
    sc_signal< sc_lv<4> > dataflow_parent_loop_1_U0_C_2_0_address0;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_2_0_ce0;
    sc_signal< sc_lv<32> > dataflow_parent_loop_1_U0_C_2_0_d0;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_2_0_we0;
    sc_signal< sc_lv<4> > dataflow_parent_loop_1_U0_C_2_0_address1;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_2_0_ce1;
    sc_signal< sc_lv<32> > dataflow_parent_loop_1_U0_C_2_0_d1;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_2_0_we1;
    sc_signal< sc_lv<4> > dataflow_parent_loop_1_U0_C_2_1_address0;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_2_1_ce0;
    sc_signal< sc_lv<32> > dataflow_parent_loop_1_U0_C_2_1_d0;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_2_1_we0;
    sc_signal< sc_lv<4> > dataflow_parent_loop_1_U0_C_2_1_address1;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_2_1_ce1;
    sc_signal< sc_lv<32> > dataflow_parent_loop_1_U0_C_2_1_d1;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_2_1_we1;
    sc_signal< sc_lv<4> > dataflow_parent_loop_1_U0_C_2_2_address0;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_2_2_ce0;
    sc_signal< sc_lv<32> > dataflow_parent_loop_1_U0_C_2_2_d0;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_2_2_we0;
    sc_signal< sc_lv<4> > dataflow_parent_loop_1_U0_C_2_2_address1;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_2_2_ce1;
    sc_signal< sc_lv<32> > dataflow_parent_loop_1_U0_C_2_2_d1;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_2_2_we1;
    sc_signal< sc_lv<4> > dataflow_parent_loop_1_U0_C_2_3_address0;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_2_3_ce0;
    sc_signal< sc_lv<32> > dataflow_parent_loop_1_U0_C_2_3_d0;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_2_3_we0;
    sc_signal< sc_lv<4> > dataflow_parent_loop_1_U0_C_2_3_address1;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_2_3_ce1;
    sc_signal< sc_lv<32> > dataflow_parent_loop_1_U0_C_2_3_d1;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_2_3_we1;
    sc_signal< sc_lv<4> > dataflow_parent_loop_1_U0_C_3_0_address0;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_3_0_ce0;
    sc_signal< sc_lv<32> > dataflow_parent_loop_1_U0_C_3_0_d0;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_3_0_we0;
    sc_signal< sc_lv<4> > dataflow_parent_loop_1_U0_C_3_0_address1;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_3_0_ce1;
    sc_signal< sc_lv<32> > dataflow_parent_loop_1_U0_C_3_0_d1;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_3_0_we1;
    sc_signal< sc_lv<4> > dataflow_parent_loop_1_U0_C_3_1_address0;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_3_1_ce0;
    sc_signal< sc_lv<32> > dataflow_parent_loop_1_U0_C_3_1_d0;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_3_1_we0;
    sc_signal< sc_lv<4> > dataflow_parent_loop_1_U0_C_3_1_address1;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_3_1_ce1;
    sc_signal< sc_lv<32> > dataflow_parent_loop_1_U0_C_3_1_d1;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_3_1_we1;
    sc_signal< sc_lv<4> > dataflow_parent_loop_1_U0_C_3_2_address0;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_3_2_ce0;
    sc_signal< sc_lv<32> > dataflow_parent_loop_1_U0_C_3_2_d0;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_3_2_we0;
    sc_signal< sc_lv<4> > dataflow_parent_loop_1_U0_C_3_2_address1;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_3_2_ce1;
    sc_signal< sc_lv<32> > dataflow_parent_loop_1_U0_C_3_2_d1;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_3_2_we1;
    sc_signal< sc_lv<4> > dataflow_parent_loop_1_U0_C_3_3_address0;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_3_3_ce0;
    sc_signal< sc_lv<32> > dataflow_parent_loop_1_U0_C_3_3_d0;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_3_3_we0;
    sc_signal< sc_lv<4> > dataflow_parent_loop_1_U0_C_3_3_address1;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_3_3_ce1;
    sc_signal< sc_lv<32> > dataflow_parent_loop_1_U0_C_3_3_d1;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_C_3_3_we1;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_ap_start;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_ap_done;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_ap_ready;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_ap_idle;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_ap_continue;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_lv<2> > loop_dataflow_input_count;
    sc_signal< sc_lv<2> > loop_dataflow_output_count;
    sc_signal< sc_lv<2> > bound_minus_1;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_start_full_n;
    sc_signal< sc_logic > dataflow_parent_loop_1_U0_start_write;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_logic ap_const_logic_1;
    static const bool ap_const_boolean_1;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_1;
    // Thread declarations
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_A_0_address0();
    void thread_A_0_address1();
    void thread_A_0_ce0();
    void thread_A_0_ce1();
    void thread_A_0_d0();
    void thread_A_0_d1();
    void thread_A_0_we0();
    void thread_A_0_we1();
    void thread_A_1_address0();
    void thread_A_1_address1();
    void thread_A_1_ce0();
    void thread_A_1_ce1();
    void thread_A_1_d0();
    void thread_A_1_d1();
    void thread_A_1_we0();
    void thread_A_1_we1();
    void thread_A_2_address0();
    void thread_A_2_address1();
    void thread_A_2_ce0();
    void thread_A_2_ce1();
    void thread_A_2_d0();
    void thread_A_2_d1();
    void thread_A_2_we0();
    void thread_A_2_we1();
    void thread_A_3_address0();
    void thread_A_3_address1();
    void thread_A_3_ce0();
    void thread_A_3_ce1();
    void thread_A_3_d0();
    void thread_A_3_d1();
    void thread_A_3_we0();
    void thread_A_3_we1();
    void thread_B_0_address0();
    void thread_B_0_address1();
    void thread_B_0_ce0();
    void thread_B_0_ce1();
    void thread_B_0_d0();
    void thread_B_0_d1();
    void thread_B_0_we0();
    void thread_B_0_we1();
    void thread_B_1_address0();
    void thread_B_1_address1();
    void thread_B_1_ce0();
    void thread_B_1_ce1();
    void thread_B_1_d0();
    void thread_B_1_d1();
    void thread_B_1_we0();
    void thread_B_1_we1();
    void thread_B_2_address0();
    void thread_B_2_address1();
    void thread_B_2_ce0();
    void thread_B_2_ce1();
    void thread_B_2_d0();
    void thread_B_2_d1();
    void thread_B_2_we0();
    void thread_B_2_we1();
    void thread_B_3_address0();
    void thread_B_3_address1();
    void thread_B_3_ce0();
    void thread_B_3_ce1();
    void thread_B_3_d0();
    void thread_B_3_d1();
    void thread_B_3_we0();
    void thread_B_3_we1();
    void thread_C_0_0_address0();
    void thread_C_0_0_address1();
    void thread_C_0_0_ce0();
    void thread_C_0_0_ce1();
    void thread_C_0_0_d0();
    void thread_C_0_0_d1();
    void thread_C_0_0_we0();
    void thread_C_0_0_we1();
    void thread_C_0_1_address0();
    void thread_C_0_1_address1();
    void thread_C_0_1_ce0();
    void thread_C_0_1_ce1();
    void thread_C_0_1_d0();
    void thread_C_0_1_d1();
    void thread_C_0_1_we0();
    void thread_C_0_1_we1();
    void thread_C_0_2_address0();
    void thread_C_0_2_address1();
    void thread_C_0_2_ce0();
    void thread_C_0_2_ce1();
    void thread_C_0_2_d0();
    void thread_C_0_2_d1();
    void thread_C_0_2_we0();
    void thread_C_0_2_we1();
    void thread_C_0_3_address0();
    void thread_C_0_3_address1();
    void thread_C_0_3_ce0();
    void thread_C_0_3_ce1();
    void thread_C_0_3_d0();
    void thread_C_0_3_d1();
    void thread_C_0_3_we0();
    void thread_C_0_3_we1();
    void thread_C_1_0_address0();
    void thread_C_1_0_address1();
    void thread_C_1_0_ce0();
    void thread_C_1_0_ce1();
    void thread_C_1_0_d0();
    void thread_C_1_0_d1();
    void thread_C_1_0_we0();
    void thread_C_1_0_we1();
    void thread_C_1_1_address0();
    void thread_C_1_1_address1();
    void thread_C_1_1_ce0();
    void thread_C_1_1_ce1();
    void thread_C_1_1_d0();
    void thread_C_1_1_d1();
    void thread_C_1_1_we0();
    void thread_C_1_1_we1();
    void thread_C_1_2_address0();
    void thread_C_1_2_address1();
    void thread_C_1_2_ce0();
    void thread_C_1_2_ce1();
    void thread_C_1_2_d0();
    void thread_C_1_2_d1();
    void thread_C_1_2_we0();
    void thread_C_1_2_we1();
    void thread_C_1_3_address0();
    void thread_C_1_3_address1();
    void thread_C_1_3_ce0();
    void thread_C_1_3_ce1();
    void thread_C_1_3_d0();
    void thread_C_1_3_d1();
    void thread_C_1_3_we0();
    void thread_C_1_3_we1();
    void thread_C_2_0_address0();
    void thread_C_2_0_address1();
    void thread_C_2_0_ce0();
    void thread_C_2_0_ce1();
    void thread_C_2_0_d0();
    void thread_C_2_0_d1();
    void thread_C_2_0_we0();
    void thread_C_2_0_we1();
    void thread_C_2_1_address0();
    void thread_C_2_1_address1();
    void thread_C_2_1_ce0();
    void thread_C_2_1_ce1();
    void thread_C_2_1_d0();
    void thread_C_2_1_d1();
    void thread_C_2_1_we0();
    void thread_C_2_1_we1();
    void thread_C_2_2_address0();
    void thread_C_2_2_address1();
    void thread_C_2_2_ce0();
    void thread_C_2_2_ce1();
    void thread_C_2_2_d0();
    void thread_C_2_2_d1();
    void thread_C_2_2_we0();
    void thread_C_2_2_we1();
    void thread_C_2_3_address0();
    void thread_C_2_3_address1();
    void thread_C_2_3_ce0();
    void thread_C_2_3_ce1();
    void thread_C_2_3_d0();
    void thread_C_2_3_d1();
    void thread_C_2_3_we0();
    void thread_C_2_3_we1();
    void thread_C_3_0_address0();
    void thread_C_3_0_address1();
    void thread_C_3_0_ce0();
    void thread_C_3_0_ce1();
    void thread_C_3_0_d0();
    void thread_C_3_0_d1();
    void thread_C_3_0_we0();
    void thread_C_3_0_we1();
    void thread_C_3_1_address0();
    void thread_C_3_1_address1();
    void thread_C_3_1_ce0();
    void thread_C_3_1_ce1();
    void thread_C_3_1_d0();
    void thread_C_3_1_d1();
    void thread_C_3_1_we0();
    void thread_C_3_1_we1();
    void thread_C_3_2_address0();
    void thread_C_3_2_address1();
    void thread_C_3_2_ce0();
    void thread_C_3_2_ce1();
    void thread_C_3_2_d0();
    void thread_C_3_2_d1();
    void thread_C_3_2_we0();
    void thread_C_3_2_we1();
    void thread_C_3_3_address0();
    void thread_C_3_3_address1();
    void thread_C_3_3_ce0();
    void thread_C_3_3_ce1();
    void thread_C_3_3_d0();
    void thread_C_3_3_d1();
    void thread_C_3_3_we0();
    void thread_C_3_3_we1();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_bound_minus_1();
    void thread_dataflow_parent_loop_1_U0_ap_continue();
    void thread_dataflow_parent_loop_1_U0_ap_start();
    void thread_dataflow_parent_loop_1_U0_start_full_n();
    void thread_dataflow_parent_loop_1_U0_start_write();
};

}

using namespace ap_rtl;

#endif
