

================================================================
== Vitis HLS Report for 'array_io'
================================================================
* Date:           Fri Oct 14 17:25:46 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        labA-3
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.029 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  36.000 ns|  36.000 ns|   10|   10|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%d_i_0_addr = getelementptr i16 %d_i_0, i64 0, i64 0" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 11 'getelementptr' 'd_i_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (0.73ns)   --->   "%d_i_0_load = load i3 %d_i_0_addr" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 12 'load' 'd_i_0_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%d_i_1_addr = getelementptr i16 %d_i_1, i64 0, i64 0" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 13 'getelementptr' 'd_i_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (0.73ns)   --->   "%d_i_1_load = load i3 %d_i_1_addr" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 14 'load' 'd_i_1_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%d_i_2_addr = getelementptr i16 %d_i_2, i64 0, i64 0" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 15 'getelementptr' 'd_i_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (0.73ns)   --->   "%d_i_2_load = load i3 %d_i_2_addr" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 16 'load' 'd_i_2_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%d_i_3_addr = getelementptr i16 %d_i_3, i64 0, i64 0" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 17 'getelementptr' 'd_i_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (0.73ns)   --->   "%d_i_3_load = load i3 %d_i_3_addr" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 18 'load' 'd_i_3_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>

State 2 <SV = 1> <Delay = 0.73>
ST_2 : Operation 19 [1/2] (0.73ns)   --->   "%d_i_0_load = load i3 %d_i_0_addr" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 19 'load' 'd_i_0_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 20 [1/2] (0.73ns)   --->   "%d_i_1_load = load i3 %d_i_1_addr" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 20 'load' 'd_i_1_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 21 [1/2] (0.73ns)   --->   "%d_i_2_load = load i3 %d_i_2_addr" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 21 'load' 'd_i_2_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 22 [1/2] (0.73ns)   --->   "%d_i_3_load = load i3 %d_i_3_addr" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 22 'load' 'd_i_3_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%d_i_0_addr_1 = getelementptr i16 %d_i_0, i64 0, i64 1" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 23 'getelementptr' 'd_i_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (0.73ns)   --->   "%d_i_0_load_1 = load i3 %d_i_0_addr_1" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 24 'load' 'd_i_0_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%d_i_1_addr_1 = getelementptr i16 %d_i_1, i64 0, i64 1" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 25 'getelementptr' 'd_i_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (0.73ns)   --->   "%d_i_1_load_1 = load i3 %d_i_1_addr_1" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 26 'load' 'd_i_1_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%d_i_2_addr_1 = getelementptr i16 %d_i_2, i64 0, i64 1" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 27 'getelementptr' 'd_i_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (0.73ns)   --->   "%d_i_2_load_1 = load i3 %d_i_2_addr_1" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 28 'load' 'd_i_2_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%d_i_3_addr_1 = getelementptr i16 %d_i_3, i64 0, i64 1" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 29 'getelementptr' 'd_i_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (0.73ns)   --->   "%d_i_3_load_1 = load i3 %d_i_3_addr_1" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 30 'load' 'd_i_3_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 1.85>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%acc_0_load = load i32 %acc_0" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 31 'load' 'acc_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i32 %acc_0_load" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 32 'trunc' 'trunc_ln67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.12ns)   --->   "%add_ln69 = add i16 %d_i_0_load, i16 %trunc_ln67" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 33 'add' 'add_ln69' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%d_o_0_addr = getelementptr i16 %d_o_0, i64 0, i64 0" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 34 'getelementptr' 'd_o_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69, i3 %d_o_0_addr" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 35 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%acc_1_load = load i32 %acc_1" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 36 'load' 'acc_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln67_1 = trunc i32 %acc_1_load" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 37 'trunc' 'trunc_ln67_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.12ns)   --->   "%add_ln69_1 = add i16 %d_i_1_load, i16 %trunc_ln67_1" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 38 'add' 'add_ln69_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%d_o_1_addr = getelementptr i16 %d_o_1, i64 0, i64 0" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 39 'getelementptr' 'd_o_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_1, i3 %d_o_1_addr" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 40 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%acc_2_load = load i32 %acc_2" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 41 'load' 'acc_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln67_2 = trunc i32 %acc_2_load" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 42 'trunc' 'trunc_ln67_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.12ns)   --->   "%add_ln69_2 = add i16 %d_i_2_load, i16 %trunc_ln67_2" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 43 'add' 'add_ln69_2' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%d_o_2_addr = getelementptr i16 %d_o_2, i64 0, i64 0" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 44 'getelementptr' 'd_o_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_2, i3 %d_o_2_addr" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 45 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%acc_3_load = load i32 %acc_3" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 46 'load' 'acc_3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln67_3 = trunc i32 %acc_3_load" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 47 'trunc' 'trunc_ln67_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.12ns)   --->   "%add_ln69_3 = add i16 %d_i_3_load, i16 %trunc_ln67_3" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 48 'add' 'add_ln69_3' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%d_o_3_addr = getelementptr i16 %d_o_3, i64 0, i64 0" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 49 'getelementptr' 'd_o_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_3, i3 %d_o_3_addr" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 50 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 51 [1/2] (0.73ns)   --->   "%d_i_0_load_1 = load i3 %d_i_0_addr_1" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 51 'load' 'd_i_0_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 52 [1/2] (0.73ns)   --->   "%d_i_1_load_1 = load i3 %d_i_1_addr_1" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 52 'load' 'd_i_1_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 53 [1/2] (0.73ns)   --->   "%d_i_2_load_1 = load i3 %d_i_2_addr_1" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 53 'load' 'd_i_2_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 54 [1/2] (0.73ns)   --->   "%d_i_3_load_1 = load i3 %d_i_3_addr_1" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 54 'load' 'd_i_3_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%d_i_0_addr_2 = getelementptr i16 %d_i_0, i64 0, i64 2" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 55 'getelementptr' 'd_i_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (0.73ns)   --->   "%d_i_0_load_2 = load i3 %d_i_0_addr_2" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 56 'load' 'd_i_0_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%d_i_1_addr_2 = getelementptr i16 %d_i_1, i64 0, i64 2" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 57 'getelementptr' 'd_i_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (0.73ns)   --->   "%d_i_1_load_2 = load i3 %d_i_1_addr_2" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 58 'load' 'd_i_1_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%d_i_2_addr_2 = getelementptr i16 %d_i_2, i64 0, i64 2" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 59 'getelementptr' 'd_i_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [2/2] (0.73ns)   --->   "%d_i_2_load_2 = load i3 %d_i_2_addr_2" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 60 'load' 'd_i_2_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%d_i_3_addr_2 = getelementptr i16 %d_i_3, i64 0, i64 2" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 61 'getelementptr' 'd_i_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [2/2] (0.73ns)   --->   "%d_i_3_load_2 = load i3 %d_i_3_addr_2" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 62 'load' 'd_i_3_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 1.85>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%acc_4_load = load i32 %acc_4" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 63 'load' 'acc_4_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln67_4 = trunc i32 %acc_4_load" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 64 'trunc' 'trunc_ln67_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.12ns)   --->   "%add_ln69_4 = add i16 %d_i_0_load_1, i16 %trunc_ln67_4" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 65 'add' 'add_ln69_4' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%d_o_0_addr_1 = getelementptr i16 %d_o_0, i64 0, i64 1" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 66 'getelementptr' 'd_o_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_4, i3 %d_o_0_addr_1" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 67 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%acc_5_load = load i32 %acc_5" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 68 'load' 'acc_5_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln67_5 = trunc i32 %acc_5_load" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 69 'trunc' 'trunc_ln67_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.12ns)   --->   "%add_ln69_5 = add i16 %d_i_1_load_1, i16 %trunc_ln67_5" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 70 'add' 'add_ln69_5' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%d_o_1_addr_1 = getelementptr i16 %d_o_1, i64 0, i64 1" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 71 'getelementptr' 'd_o_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_5, i3 %d_o_1_addr_1" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 72 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%acc_6_load = load i32 %acc_6" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 73 'load' 'acc_6_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln67_6 = trunc i32 %acc_6_load" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 74 'trunc' 'trunc_ln67_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.12ns)   --->   "%add_ln69_6 = add i16 %d_i_2_load_1, i16 %trunc_ln67_6" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 75 'add' 'add_ln69_6' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%d_o_2_addr_1 = getelementptr i16 %d_o_2, i64 0, i64 1" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 76 'getelementptr' 'd_o_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_6, i3 %d_o_2_addr_1" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 77 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%acc_7_load = load i32 %acc_7" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 78 'load' 'acc_7_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln67_7 = trunc i32 %acc_7_load" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 79 'trunc' 'trunc_ln67_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (1.12ns)   --->   "%add_ln69_7 = add i16 %d_i_3_load_1, i16 %trunc_ln67_7" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 80 'add' 'add_ln69_7' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%d_o_3_addr_1 = getelementptr i16 %d_o_3, i64 0, i64 1" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 81 'getelementptr' 'd_o_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_7, i3 %d_o_3_addr_1" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 82 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 83 [1/2] (0.73ns)   --->   "%d_i_0_load_2 = load i3 %d_i_0_addr_2" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 83 'load' 'd_i_0_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 84 [1/2] (0.73ns)   --->   "%d_i_1_load_2 = load i3 %d_i_1_addr_2" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 84 'load' 'd_i_1_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 85 [1/2] (0.73ns)   --->   "%d_i_2_load_2 = load i3 %d_i_2_addr_2" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 85 'load' 'd_i_2_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 86 [1/2] (0.73ns)   --->   "%d_i_3_load_2 = load i3 %d_i_3_addr_2" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 86 'load' 'd_i_3_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%d_i_0_addr_3 = getelementptr i16 %d_i_0, i64 0, i64 3" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 87 'getelementptr' 'd_i_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [2/2] (0.73ns)   --->   "%d_i_0_load_3 = load i3 %d_i_0_addr_3" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 88 'load' 'd_i_0_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%d_i_1_addr_3 = getelementptr i16 %d_i_1, i64 0, i64 3" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 89 'getelementptr' 'd_i_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [2/2] (0.73ns)   --->   "%d_i_1_load_3 = load i3 %d_i_1_addr_3" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 90 'load' 'd_i_1_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%d_i_2_addr_3 = getelementptr i16 %d_i_2, i64 0, i64 3" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 91 'getelementptr' 'd_i_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [2/2] (0.73ns)   --->   "%d_i_2_load_3 = load i3 %d_i_2_addr_3" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 92 'load' 'd_i_2_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%d_i_3_addr_3 = getelementptr i16 %d_i_3, i64 0, i64 3" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 93 'getelementptr' 'd_i_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [2/2] (0.73ns)   --->   "%d_i_3_load_3 = load i3 %d_i_3_addr_3" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 94 'load' 'd_i_3_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 1.85>
ST_5 : Operation 95 [1/1] (1.12ns)   --->   "%add_ln69_8 = add i16 %d_i_0_load_2, i16 %add_ln69" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 95 'add' 'add_ln69_8' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%d_o_0_addr_2 = getelementptr i16 %d_o_0, i64 0, i64 2" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 96 'getelementptr' 'd_o_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_8, i3 %d_o_0_addr_2" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 97 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 98 [1/1] (1.12ns)   --->   "%add_ln69_9 = add i16 %d_i_1_load_2, i16 %add_ln69_1" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 98 'add' 'add_ln69_9' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%d_o_1_addr_2 = getelementptr i16 %d_o_1, i64 0, i64 2" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 99 'getelementptr' 'd_o_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_9, i3 %d_o_1_addr_2" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 100 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 101 [1/1] (1.12ns)   --->   "%add_ln69_10 = add i16 %d_i_2_load_2, i16 %add_ln69_2" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 101 'add' 'add_ln69_10' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%d_o_2_addr_2 = getelementptr i16 %d_o_2, i64 0, i64 2" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 102 'getelementptr' 'd_o_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_10, i3 %d_o_2_addr_2" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 103 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 104 [1/1] (1.12ns)   --->   "%add_ln69_11 = add i16 %d_i_3_load_2, i16 %add_ln69_3" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 104 'add' 'add_ln69_11' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%d_o_3_addr_2 = getelementptr i16 %d_o_3, i64 0, i64 2" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 105 'getelementptr' 'd_o_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_11, i3 %d_o_3_addr_2" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 106 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 107 [1/2] (0.73ns)   --->   "%d_i_0_load_3 = load i3 %d_i_0_addr_3" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 107 'load' 'd_i_0_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 108 [1/2] (0.73ns)   --->   "%d_i_1_load_3 = load i3 %d_i_1_addr_3" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 108 'load' 'd_i_1_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 109 [1/2] (0.73ns)   --->   "%d_i_2_load_3 = load i3 %d_i_2_addr_3" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 109 'load' 'd_i_2_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 110 [1/2] (0.73ns)   --->   "%d_i_3_load_3 = load i3 %d_i_3_addr_3" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 110 'load' 'd_i_3_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%d_i_0_addr_4 = getelementptr i16 %d_i_0, i64 0, i64 4" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 111 'getelementptr' 'd_i_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [2/2] (0.73ns)   --->   "%d_i_0_load_4 = load i3 %d_i_0_addr_4" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 112 'load' 'd_i_0_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%d_i_1_addr_4 = getelementptr i16 %d_i_1, i64 0, i64 4" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 113 'getelementptr' 'd_i_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [2/2] (0.73ns)   --->   "%d_i_1_load_4 = load i3 %d_i_1_addr_4" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 114 'load' 'd_i_1_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%d_i_2_addr_4 = getelementptr i16 %d_i_2, i64 0, i64 4" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 115 'getelementptr' 'd_i_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [2/2] (0.73ns)   --->   "%d_i_2_load_4 = load i3 %d_i_2_addr_4" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 116 'load' 'd_i_2_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%d_i_3_addr_4 = getelementptr i16 %d_i_3, i64 0, i64 4" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 117 'getelementptr' 'd_i_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [2/2] (0.73ns)   --->   "%d_i_3_load_4 = load i3 %d_i_3_addr_4" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 118 'load' 'd_i_3_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>

State 6 <SV = 5> <Delay = 1.85>
ST_6 : Operation 119 [1/1] (1.12ns)   --->   "%add_ln69_12 = add i16 %d_i_0_load_3, i16 %add_ln69_4" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 119 'add' 'add_ln69_12' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%d_o_0_addr_3 = getelementptr i16 %d_o_0, i64 0, i64 3" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 120 'getelementptr' 'd_o_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_12, i3 %d_o_0_addr_3" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 121 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 122 [1/1] (1.12ns)   --->   "%add_ln69_13 = add i16 %d_i_1_load_3, i16 %add_ln69_5" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 122 'add' 'add_ln69_13' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%d_o_1_addr_3 = getelementptr i16 %d_o_1, i64 0, i64 3" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 123 'getelementptr' 'd_o_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_13, i3 %d_o_1_addr_3" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 124 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 125 [1/1] (1.12ns)   --->   "%add_ln69_14 = add i16 %d_i_2_load_3, i16 %add_ln69_6" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 125 'add' 'add_ln69_14' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%d_o_2_addr_3 = getelementptr i16 %d_o_2, i64 0, i64 3" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 126 'getelementptr' 'd_o_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_14, i3 %d_o_2_addr_3" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 127 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 128 [1/1] (1.12ns)   --->   "%add_ln69_15 = add i16 %d_i_3_load_3, i16 %add_ln69_7" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 128 'add' 'add_ln69_15' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%d_o_3_addr_3 = getelementptr i16 %d_o_3, i64 0, i64 3" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 129 'getelementptr' 'd_o_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_15, i3 %d_o_3_addr_3" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 130 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 131 [1/2] (0.73ns)   --->   "%d_i_0_load_4 = load i3 %d_i_0_addr_4" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 131 'load' 'd_i_0_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 132 [1/2] (0.73ns)   --->   "%d_i_1_load_4 = load i3 %d_i_1_addr_4" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 132 'load' 'd_i_1_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 133 [1/2] (0.73ns)   --->   "%d_i_2_load_4 = load i3 %d_i_2_addr_4" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 133 'load' 'd_i_2_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 134 [1/2] (0.73ns)   --->   "%d_i_3_load_4 = load i3 %d_i_3_addr_4" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 134 'load' 'd_i_3_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%d_i_0_addr_5 = getelementptr i16 %d_i_0, i64 0, i64 5" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 135 'getelementptr' 'd_i_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [2/2] (0.73ns)   --->   "%d_i_0_load_5 = load i3 %d_i_0_addr_5" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 136 'load' 'd_i_0_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%d_i_1_addr_5 = getelementptr i16 %d_i_1, i64 0, i64 5" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 137 'getelementptr' 'd_i_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [2/2] (0.73ns)   --->   "%d_i_1_load_5 = load i3 %d_i_1_addr_5" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 138 'load' 'd_i_1_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%d_i_2_addr_5 = getelementptr i16 %d_i_2, i64 0, i64 5" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 139 'getelementptr' 'd_i_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [2/2] (0.73ns)   --->   "%d_i_2_load_5 = load i3 %d_i_2_addr_5" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 140 'load' 'd_i_2_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%d_i_3_addr_5 = getelementptr i16 %d_i_3, i64 0, i64 5" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 141 'getelementptr' 'd_i_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [2/2] (0.73ns)   --->   "%d_i_3_load_5 = load i3 %d_i_3_addr_5" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 142 'load' 'd_i_3_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>

State 7 <SV = 6> <Delay = 1.85>
ST_7 : Operation 143 [1/1] (1.12ns)   --->   "%add_ln69_16 = add i16 %d_i_0_load_4, i16 %add_ln69_8" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 143 'add' 'add_ln69_16' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%d_o_0_addr_4 = getelementptr i16 %d_o_0, i64 0, i64 4" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 144 'getelementptr' 'd_o_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_16, i3 %d_o_0_addr_4" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 145 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 146 [1/1] (1.12ns)   --->   "%add_ln69_17 = add i16 %d_i_1_load_4, i16 %add_ln69_9" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 146 'add' 'add_ln69_17' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%d_o_1_addr_4 = getelementptr i16 %d_o_1, i64 0, i64 4" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 147 'getelementptr' 'd_o_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_17, i3 %d_o_1_addr_4" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 148 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 149 [1/1] (1.12ns)   --->   "%add_ln69_18 = add i16 %d_i_2_load_4, i16 %add_ln69_10" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 149 'add' 'add_ln69_18' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%d_o_2_addr_4 = getelementptr i16 %d_o_2, i64 0, i64 4" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 150 'getelementptr' 'd_o_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_18, i3 %d_o_2_addr_4" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 151 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 152 [1/1] (1.12ns)   --->   "%add_ln69_19 = add i16 %d_i_3_load_4, i16 %add_ln69_11" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 152 'add' 'add_ln69_19' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%d_o_3_addr_4 = getelementptr i16 %d_o_3, i64 0, i64 4" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 153 'getelementptr' 'd_o_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_19, i3 %d_o_3_addr_4" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 154 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 155 [1/2] (0.73ns)   --->   "%d_i_0_load_5 = load i3 %d_i_0_addr_5" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 155 'load' 'd_i_0_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 156 [1/2] (0.73ns)   --->   "%d_i_1_load_5 = load i3 %d_i_1_addr_5" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 156 'load' 'd_i_1_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 157 [1/2] (0.73ns)   --->   "%d_i_2_load_5 = load i3 %d_i_2_addr_5" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 157 'load' 'd_i_2_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 158 [1/2] (0.73ns)   --->   "%d_i_3_load_5 = load i3 %d_i_3_addr_5" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 158 'load' 'd_i_3_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%d_i_0_addr_6 = getelementptr i16 %d_i_0, i64 0, i64 6" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 159 'getelementptr' 'd_i_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 160 [2/2] (0.73ns)   --->   "%d_i_0_load_6 = load i3 %d_i_0_addr_6" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 160 'load' 'd_i_0_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%d_i_1_addr_6 = getelementptr i16 %d_i_1, i64 0, i64 6" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 161 'getelementptr' 'd_i_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 162 [2/2] (0.73ns)   --->   "%d_i_1_load_6 = load i3 %d_i_1_addr_6" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 162 'load' 'd_i_1_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%d_i_2_addr_6 = getelementptr i16 %d_i_2, i64 0, i64 6" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 163 'getelementptr' 'd_i_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 164 [2/2] (0.73ns)   --->   "%d_i_2_load_6 = load i3 %d_i_2_addr_6" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 164 'load' 'd_i_2_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%d_i_3_addr_6 = getelementptr i16 %d_i_3, i64 0, i64 6" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 165 'getelementptr' 'd_i_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 166 [2/2] (0.73ns)   --->   "%d_i_3_load_6 = load i3 %d_i_3_addr_6" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 166 'load' 'd_i_3_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>

State 8 <SV = 7> <Delay = 1.85>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln69_8 = sext i16 %d_i_0_load_4" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 167 'sext' 'sext_ln69_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln69_9 = sext i16 %d_i_1_load_4" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 168 'sext' 'sext_ln69_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln69_10 = sext i16 %d_i_2_load_4" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 169 'sext' 'sext_ln69_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln69_11 = sext i16 %d_i_3_load_4" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 170 'sext' 'sext_ln69_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (1.12ns)   --->   "%add_ln69_20 = add i16 %d_i_0_load_5, i16 %add_ln69_12" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 171 'add' 'add_ln69_20' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%d_o_0_addr_5 = getelementptr i16 %d_o_0, i64 0, i64 5" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 172 'getelementptr' 'd_o_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 173 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_20, i3 %d_o_0_addr_5" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 173 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 174 [1/1] (1.12ns)   --->   "%add_ln69_21 = add i16 %d_i_1_load_5, i16 %add_ln69_13" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 174 'add' 'add_ln69_21' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%d_o_1_addr_5 = getelementptr i16 %d_o_1, i64 0, i64 5" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 175 'getelementptr' 'd_o_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_21, i3 %d_o_1_addr_5" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 176 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 177 [1/1] (1.12ns)   --->   "%add_ln69_22 = add i16 %d_i_2_load_5, i16 %add_ln69_14" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 177 'add' 'add_ln69_22' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%d_o_2_addr_5 = getelementptr i16 %d_o_2, i64 0, i64 5" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 178 'getelementptr' 'd_o_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 179 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_22, i3 %d_o_2_addr_5" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 179 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 180 [1/1] (1.12ns)   --->   "%add_ln69_23 = add i16 %d_i_3_load_5, i16 %add_ln69_15" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 180 'add' 'add_ln69_23' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%d_o_3_addr_5 = getelementptr i16 %d_o_3, i64 0, i64 5" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 181 'getelementptr' 'd_o_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 182 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_23, i3 %d_o_3_addr_5" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 182 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 183 [1/2] (0.73ns)   --->   "%d_i_0_load_6 = load i3 %d_i_0_addr_6" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 183 'load' 'd_i_0_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln67_8 = sext i16 %d_i_0_load_6" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 184 'sext' 'sext_ln67_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 185 [1/1] (1.12ns)   --->   "%add_ln67_1 = add i17 %sext_ln69_8, i17 %sext_ln67_8" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 185 'add' 'add_ln67_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 186 [1/1] (1.12ns)   --->   "%add_ln69_24 = add i16 %d_i_0_load_6, i16 %add_ln69_16" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 186 'add' 'add_ln69_24' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 187 [1/2] (0.73ns)   --->   "%d_i_1_load_6 = load i3 %d_i_1_addr_6" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 187 'load' 'd_i_1_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln67_11 = sext i16 %d_i_1_load_6" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 188 'sext' 'sext_ln67_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 189 [1/1] (1.12ns)   --->   "%add_ln67_5 = add i17 %sext_ln69_9, i17 %sext_ln67_11" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 189 'add' 'add_ln67_5' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 190 [1/1] (1.12ns)   --->   "%add_ln69_25 = add i16 %d_i_1_load_6, i16 %add_ln69_17" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 190 'add' 'add_ln69_25' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 191 [1/2] (0.73ns)   --->   "%d_i_2_load_6 = load i3 %d_i_2_addr_6" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 191 'load' 'd_i_2_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln67_14 = sext i16 %d_i_2_load_6" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 192 'sext' 'sext_ln67_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (1.12ns)   --->   "%add_ln67_9 = add i17 %sext_ln69_10, i17 %sext_ln67_14" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 193 'add' 'add_ln67_9' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 194 [1/1] (1.12ns)   --->   "%add_ln69_26 = add i16 %d_i_2_load_6, i16 %add_ln69_18" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 194 'add' 'add_ln69_26' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 195 [1/2] (0.73ns)   --->   "%d_i_3_load_6 = load i3 %d_i_3_addr_6" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 195 'load' 'd_i_3_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln67_17 = sext i16 %d_i_3_load_6" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 196 'sext' 'sext_ln67_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 197 [1/1] (1.12ns)   --->   "%add_ln67_13 = add i17 %sext_ln69_11, i17 %sext_ln67_17" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 197 'add' 'add_ln67_13' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 198 [1/1] (1.12ns)   --->   "%add_ln69_27 = add i16 %d_i_3_load_6, i16 %add_ln69_19" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 198 'add' 'add_ln69_27' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 199 [1/1] (0.00ns)   --->   "%d_i_0_addr_7 = getelementptr i16 %d_i_0, i64 0, i64 7" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 199 'getelementptr' 'd_i_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 200 [2/2] (0.73ns)   --->   "%d_i_0_load_7 = load i3 %d_i_0_addr_7" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 200 'load' 'd_i_0_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "%d_i_1_addr_7 = getelementptr i16 %d_i_1, i64 0, i64 7" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 201 'getelementptr' 'd_i_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 202 [2/2] (0.73ns)   --->   "%d_i_1_load_7 = load i3 %d_i_1_addr_7" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 202 'load' 'd_i_1_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 203 [1/1] (0.00ns)   --->   "%d_i_2_addr_7 = getelementptr i16 %d_i_2, i64 0, i64 7" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 203 'getelementptr' 'd_i_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 204 [2/2] (0.73ns)   --->   "%d_i_2_load_7 = load i3 %d_i_2_addr_7" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 204 'load' 'd_i_2_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 205 [1/1] (0.00ns)   --->   "%d_i_3_addr_7 = getelementptr i16 %d_i_3, i64 0, i64 7" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 205 'getelementptr' 'd_i_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 206 [2/2] (0.73ns)   --->   "%d_i_3_load_7 = load i3 %d_i_3_addr_7" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 206 'load' 'd_i_3_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>

State 9 <SV = 8> <Delay = 2.02>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln67 = sext i16 %d_i_0_load" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 207 'sext' 'sext_ln67' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln67_1 = sext i16 %d_i_1_load" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 208 'sext' 'sext_ln67_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln67_2 = sext i16 %d_i_2_load" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 209 'sext' 'sext_ln67_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln67_3 = sext i16 %d_i_3_load" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 210 'sext' 'sext_ln67_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln69 = sext i16 %d_i_0_load_2" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 211 'sext' 'sext_ln69' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln69_1 = sext i16 %d_i_1_load_2" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 212 'sext' 'sext_ln69_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln69_2 = sext i16 %d_i_2_load_2" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 213 'sext' 'sext_ln69_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln69_3 = sext i16 %d_i_3_load_2" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 214 'sext' 'sext_ln69_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln69_12 = sext i16 %d_i_0_load_5" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 215 'sext' 'sext_ln69_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln69_13 = sext i16 %d_i_1_load_5" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 216 'sext' 'sext_ln69_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln69_14 = sext i16 %d_i_2_load_5" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 217 'sext' 'sext_ln69_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln69_15 = sext i16 %d_i_3_load_5" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 218 'sext' 'sext_ln69_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 219 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67 = add i32 %acc_0_load, i32 %sext_ln67" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 219 'add' 'add_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln67_9 = sext i17 %add_ln67_1" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 220 'sext' 'sext_ln67_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 221 [1/1] (1.12ns)   --->   "%add_ln67_2 = add i18 %sext_ln67_9, i18 %sext_ln69" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 221 'add' 'add_ln67_2' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln67_10 = sext i18 %add_ln67_2" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 222 'sext' 'sext_ln67_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 223 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%temp = add i32 %sext_ln67_10, i32 %add_ln67" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 223 'add' 'temp' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 224 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %temp, i32 %acc_0" [../course-labA/Interface_Synthesis/lab3/array_io.c:68]   --->   Operation 224 'store' 'store_ln68' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 225 [1/1] (0.00ns)   --->   "%d_o_0_addr_6 = getelementptr i16 %d_o_0, i64 0, i64 6" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 225 'getelementptr' 'd_o_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 226 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_24, i3 %d_o_0_addr_6" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 226 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 227 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_4 = add i32 %acc_1_load, i32 %sext_ln67_1" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 227 'add' 'add_ln67_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln67_12 = sext i17 %add_ln67_5" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 228 'sext' 'sext_ln67_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 229 [1/1] (1.12ns)   --->   "%add_ln67_6 = add i18 %sext_ln67_12, i18 %sext_ln69_1" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 229 'add' 'add_ln67_6' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln67_13 = sext i18 %add_ln67_6" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 230 'sext' 'sext_ln67_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 231 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%temp_1 = add i32 %sext_ln67_13, i32 %add_ln67_4" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 231 'add' 'temp_1' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 232 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %temp_1, i32 %acc_1" [../course-labA/Interface_Synthesis/lab3/array_io.c:68]   --->   Operation 232 'store' 'store_ln68' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 233 [1/1] (0.00ns)   --->   "%d_o_1_addr_6 = getelementptr i16 %d_o_1, i64 0, i64 6" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 233 'getelementptr' 'd_o_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 234 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_25, i3 %d_o_1_addr_6" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 234 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 235 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_8 = add i32 %acc_2_load, i32 %sext_ln67_2" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 235 'add' 'add_ln67_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln67_15 = sext i17 %add_ln67_9" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 236 'sext' 'sext_ln67_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 237 [1/1] (1.12ns)   --->   "%add_ln67_10 = add i18 %sext_ln67_15, i18 %sext_ln69_2" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 237 'add' 'add_ln67_10' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln67_16 = sext i18 %add_ln67_10" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 238 'sext' 'sext_ln67_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 239 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%temp_2 = add i32 %sext_ln67_16, i32 %add_ln67_8" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 239 'add' 'temp_2' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 240 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %temp_2, i32 %acc_2" [../course-labA/Interface_Synthesis/lab3/array_io.c:68]   --->   Operation 240 'store' 'store_ln68' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 241 [1/1] (0.00ns)   --->   "%d_o_2_addr_6 = getelementptr i16 %d_o_2, i64 0, i64 6" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 241 'getelementptr' 'd_o_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 242 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_26, i3 %d_o_2_addr_6" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 242 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 243 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_12 = add i32 %acc_3_load, i32 %sext_ln67_3" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 243 'add' 'add_ln67_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln67_18 = sext i17 %add_ln67_13" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 244 'sext' 'sext_ln67_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 245 [1/1] (1.12ns)   --->   "%add_ln67_14 = add i18 %sext_ln67_18, i18 %sext_ln69_3" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 245 'add' 'add_ln67_14' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln67_19 = sext i18 %add_ln67_14" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 246 'sext' 'sext_ln67_19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 247 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%temp_3 = add i32 %sext_ln67_19, i32 %add_ln67_12" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 247 'add' 'temp_3' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 248 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %temp_3, i32 %acc_3" [../course-labA/Interface_Synthesis/lab3/array_io.c:68]   --->   Operation 248 'store' 'store_ln68' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 249 [1/1] (0.00ns)   --->   "%d_o_3_addr_6 = getelementptr i16 %d_o_3, i64 0, i64 6" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 249 'getelementptr' 'd_o_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 250 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_27, i3 %d_o_3_addr_6" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 250 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 251 [1/2] (0.73ns)   --->   "%d_i_0_load_7 = load i3 %d_i_0_addr_7" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 251 'load' 'd_i_0_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln67_20 = sext i16 %d_i_0_load_7" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 252 'sext' 'sext_ln67_20' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 253 [1/1] (1.12ns)   --->   "%add_ln67_17 = add i17 %sext_ln69_12, i17 %sext_ln67_20" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 253 'add' 'add_ln67_17' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 254 [1/1] (1.12ns)   --->   "%add_ln69_28 = add i16 %d_i_0_load_7, i16 %add_ln69_20" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 254 'add' 'add_ln69_28' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 255 [1/2] (0.73ns)   --->   "%d_i_1_load_7 = load i3 %d_i_1_addr_7" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 255 'load' 'd_i_1_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln67_23 = sext i16 %d_i_1_load_7" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 256 'sext' 'sext_ln67_23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 257 [1/1] (1.12ns)   --->   "%add_ln67_21 = add i17 %sext_ln69_13, i17 %sext_ln67_23" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 257 'add' 'add_ln67_21' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 258 [1/1] (1.12ns)   --->   "%add_ln69_29 = add i16 %d_i_1_load_7, i16 %add_ln69_21" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 258 'add' 'add_ln69_29' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 259 [1/2] (0.73ns)   --->   "%d_i_2_load_7 = load i3 %d_i_2_addr_7" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 259 'load' 'd_i_2_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln67_26 = sext i16 %d_i_2_load_7" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 260 'sext' 'sext_ln67_26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 261 [1/1] (1.12ns)   --->   "%add_ln67_25 = add i17 %sext_ln69_14, i17 %sext_ln67_26" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 261 'add' 'add_ln67_25' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 262 [1/1] (1.12ns)   --->   "%add_ln69_30 = add i16 %d_i_2_load_7, i16 %add_ln69_22" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 262 'add' 'add_ln69_30' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 263 [1/2] (0.73ns)   --->   "%d_i_3_load_7 = load i3 %d_i_3_addr_7" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 263 'load' 'd_i_3_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln67_29 = sext i16 %d_i_3_load_7" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 264 'sext' 'sext_ln67_29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 265 [1/1] (1.12ns)   --->   "%add_ln67_29 = add i17 %sext_ln69_15, i17 %sext_ln67_29" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 265 'add' 'add_ln67_29' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 266 [1/1] (1.12ns)   --->   "%add_ln69_31 = add i16 %d_i_3_load_7, i16 %add_ln69_23" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 266 'add' 'add_ln69_31' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.02>
ST_10 : Operation 267 [1/1] (0.00ns)   --->   "%spectopmodule_ln57 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../course-labA/Interface_Synthesis/lab3/array_io.c:57]   --->   Operation 267 'spectopmodule' 'spectopmodule_ln57' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 268 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 268 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 269 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %d_o_0, i64 666, i64 207, i64 4294967295"   --->   Operation 269 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 270 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_0"   --->   Operation 270 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 271 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 271 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 272 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %d_o_1, i64 666, i64 207, i64 4294967295"   --->   Operation 272 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 273 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_1"   --->   Operation 273 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 274 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 274 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 275 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %d_o_2, i64 666, i64 207, i64 4294967295"   --->   Operation 275 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 276 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_2"   --->   Operation 276 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 277 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 277 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 278 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %d_o_3, i64 666, i64 207, i64 4294967295"   --->   Operation 278 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 279 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o_3"   --->   Operation 279 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 280 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 280 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 281 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %d_i_0, i64 666, i64 207, i64 4294967295"   --->   Operation 281 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 282 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_0"   --->   Operation 282 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 283 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 283 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 284 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %d_i_1, i64 666, i64 207, i64 4294967295"   --->   Operation 284 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 285 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_1"   --->   Operation 285 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 286 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 286 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 287 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %d_i_2, i64 666, i64 207, i64 4294967295"   --->   Operation 287 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 288 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_2"   --->   Operation 288 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 289 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 289 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 290 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %d_i_3, i64 666, i64 207, i64 4294967295"   --->   Operation 290 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 291 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i_3"   --->   Operation 291 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln67_4 = sext i16 %d_i_0_load_1" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 292 'sext' 'sext_ln67_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln67_5 = sext i16 %d_i_1_load_1" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 293 'sext' 'sext_ln67_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln67_6 = sext i16 %d_i_2_load_1" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 294 'sext' 'sext_ln67_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln67_7 = sext i16 %d_i_3_load_1" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 295 'sext' 'sext_ln67_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln69_4 = sext i16 %d_i_0_load_3" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 296 'sext' 'sext_ln69_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln69_5 = sext i16 %d_i_1_load_3" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 297 'sext' 'sext_ln69_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln69_6 = sext i16 %d_i_2_load_3" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 298 'sext' 'sext_ln69_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln69_7 = sext i16 %d_i_3_load_3" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 299 'sext' 'sext_ln69_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 300 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_16 = add i32 %acc_4_load, i32 %sext_ln67_4" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 300 'add' 'add_ln67_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln67_21 = sext i17 %add_ln67_17" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 301 'sext' 'sext_ln67_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 302 [1/1] (1.12ns)   --->   "%add_ln67_18 = add i18 %sext_ln67_21, i18 %sext_ln69_4" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 302 'add' 'add_ln67_18' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln67_22 = sext i18 %add_ln67_18" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 303 'sext' 'sext_ln67_22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 304 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%temp_4 = add i32 %sext_ln67_22, i32 %add_ln67_16" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 304 'add' 'temp_4' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 305 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %temp_4, i32 %acc_4" [../course-labA/Interface_Synthesis/lab3/array_io.c:68]   --->   Operation 305 'store' 'store_ln68' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 306 [1/1] (0.00ns)   --->   "%d_o_0_addr_7 = getelementptr i16 %d_o_0, i64 0, i64 7" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 306 'getelementptr' 'd_o_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 307 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_28, i3 %d_o_0_addr_7" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 307 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 308 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_20 = add i32 %acc_5_load, i32 %sext_ln67_5" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 308 'add' 'add_ln67_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln67_24 = sext i17 %add_ln67_21" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 309 'sext' 'sext_ln67_24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 310 [1/1] (1.12ns)   --->   "%add_ln67_22 = add i18 %sext_ln67_24, i18 %sext_ln69_5" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 310 'add' 'add_ln67_22' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln67_25 = sext i18 %add_ln67_22" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 311 'sext' 'sext_ln67_25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 312 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%temp_5 = add i32 %sext_ln67_25, i32 %add_ln67_20" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 312 'add' 'temp_5' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 313 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %temp_5, i32 %acc_5" [../course-labA/Interface_Synthesis/lab3/array_io.c:68]   --->   Operation 313 'store' 'store_ln68' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 314 [1/1] (0.00ns)   --->   "%d_o_1_addr_7 = getelementptr i16 %d_o_1, i64 0, i64 7" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 314 'getelementptr' 'd_o_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 315 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_29, i3 %d_o_1_addr_7" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 315 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 316 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_24 = add i32 %acc_6_load, i32 %sext_ln67_6" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 316 'add' 'add_ln67_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln67_27 = sext i17 %add_ln67_25" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 317 'sext' 'sext_ln67_27' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 318 [1/1] (1.12ns)   --->   "%add_ln67_26 = add i18 %sext_ln67_27, i18 %sext_ln69_6" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 318 'add' 'add_ln67_26' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln67_28 = sext i18 %add_ln67_26" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 319 'sext' 'sext_ln67_28' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 320 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%temp_6 = add i32 %sext_ln67_28, i32 %add_ln67_24" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 320 'add' 'temp_6' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 321 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %temp_6, i32 %acc_6" [../course-labA/Interface_Synthesis/lab3/array_io.c:68]   --->   Operation 321 'store' 'store_ln68' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 322 [1/1] (0.00ns)   --->   "%d_o_2_addr_7 = getelementptr i16 %d_o_2, i64 0, i64 7" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 322 'getelementptr' 'd_o_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 323 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_30, i3 %d_o_2_addr_7" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 323 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 324 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_28 = add i32 %acc_7_load, i32 %sext_ln67_7" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 324 'add' 'add_ln67_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln67_30 = sext i17 %add_ln67_29" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 325 'sext' 'sext_ln67_30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 326 [1/1] (1.12ns)   --->   "%add_ln67_30 = add i18 %sext_ln67_30, i18 %sext_ln69_7" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 326 'add' 'add_ln67_30' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln67_31 = sext i18 %add_ln67_30" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 327 'sext' 'sext_ln67_31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 328 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%temp_7 = add i32 %sext_ln67_31, i32 %add_ln67_28" [../course-labA/Interface_Synthesis/lab3/array_io.c:67]   --->   Operation 328 'add' 'temp_7' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 329 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %temp_7, i32 %acc_7" [../course-labA/Interface_Synthesis/lab3/array_io.c:68]   --->   Operation 329 'store' 'store_ln68' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 330 [1/1] (0.00ns)   --->   "%d_o_3_addr_7 = getelementptr i16 %d_o_3, i64 0, i64 7" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 330 'getelementptr' 'd_o_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 331 [1/1] (0.73ns)   --->   "%store_ln69 = store i16 %add_ln69_31, i3 %d_o_3_addr_7" [../course-labA/Interface_Synthesis/lab3/array_io.c:69]   --->   Operation 331 'store' 'store_ln69' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P">   --->   Core 88 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 332 [1/1] (0.00ns)   --->   "%ret_ln71 = ret" [../course-labA/Interface_Synthesis/lab3/array_io.c:71]   --->   Operation 332 'ret' 'ret_ln71' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0.73ns
The critical path consists of the following:
	'getelementptr' operation ('d_i_0_addr', ../course-labA/Interface_Synthesis/lab3/array_io.c:67) [43]  (0 ns)
	'load' operation ('d_i_0_load', ../course-labA/Interface_Synthesis/lab3/array_io.c:67) on array 'd_i_0' [44]  (0.73 ns)

 <State 2>: 0.73ns
The critical path consists of the following:
	'load' operation ('d_i_0_load', ../course-labA/Interface_Synthesis/lab3/array_io.c:67) on array 'd_i_0' [44]  (0.73 ns)

 <State 3>: 1.85ns
The critical path consists of the following:
	'load' operation ('acc_0_load', ../course-labA/Interface_Synthesis/lab3/array_io.c:67) on static variable 'acc_0' [42]  (0 ns)
	'add' operation ('add_ln69', ../course-labA/Interface_Synthesis/lab3/array_io.c:69) [47]  (1.12 ns)
	'store' operation ('store_ln69', ../course-labA/Interface_Synthesis/lab3/array_io.c:69) of variable 'add_ln69', ../course-labA/Interface_Synthesis/lab3/array_io.c:69 on array 'd_o_0' [49]  (0.73 ns)

 <State 4>: 1.85ns
The critical path consists of the following:
	'load' operation ('acc_4_load', ../course-labA/Interface_Synthesis/lab3/array_io.c:67) on static variable 'acc_4' [74]  (0 ns)
	'add' operation ('add_ln69_4', ../course-labA/Interface_Synthesis/lab3/array_io.c:69) [79]  (1.12 ns)
	'store' operation ('store_ln69', ../course-labA/Interface_Synthesis/lab3/array_io.c:69) of variable 'add_ln69_4', ../course-labA/Interface_Synthesis/lab3/array_io.c:69 on array 'd_o_0' [81]  (0.73 ns)

 <State 5>: 1.85ns
The critical path consists of the following:
	'add' operation ('add_ln69_8', ../course-labA/Interface_Synthesis/lab3/array_io.c:69) [109]  (1.12 ns)
	'store' operation ('store_ln69', ../course-labA/Interface_Synthesis/lab3/array_io.c:69) of variable 'add_ln69_8', ../course-labA/Interface_Synthesis/lab3/array_io.c:69 on array 'd_o_0' [111]  (0.73 ns)

 <State 6>: 1.85ns
The critical path consists of the following:
	'add' operation ('add_ln69_12', ../course-labA/Interface_Synthesis/lab3/array_io.c:69) [133]  (1.12 ns)
	'store' operation ('store_ln69', ../course-labA/Interface_Synthesis/lab3/array_io.c:69) of variable 'add_ln69_12', ../course-labA/Interface_Synthesis/lab3/array_io.c:69 on array 'd_o_0' [135]  (0.73 ns)

 <State 7>: 1.85ns
The critical path consists of the following:
	'add' operation ('add_ln69_16', ../course-labA/Interface_Synthesis/lab3/array_io.c:69) [157]  (1.12 ns)
	'store' operation ('store_ln69', ../course-labA/Interface_Synthesis/lab3/array_io.c:69) of variable 'add_ln69_16', ../course-labA/Interface_Synthesis/lab3/array_io.c:69 on array 'd_o_0' [159]  (0.73 ns)

 <State 8>: 1.85ns
The critical path consists of the following:
	'add' operation ('add_ln69_20', ../course-labA/Interface_Synthesis/lab3/array_io.c:69) [181]  (1.12 ns)
	'store' operation ('store_ln69', ../course-labA/Interface_Synthesis/lab3/array_io.c:69) of variable 'add_ln69_20', ../course-labA/Interface_Synthesis/lab3/array_io.c:69 on array 'd_o_0' [183]  (0.73 ns)

 <State 9>: 2.03ns
The critical path consists of the following:
	'add' operation ('add_ln67_2', ../course-labA/Interface_Synthesis/lab3/array_io.c:67) [208]  (1.12 ns)
	'add' operation ('temp', ../course-labA/Interface_Synthesis/lab3/array_io.c:67) [210]  (0.907 ns)

 <State 10>: 2.03ns
The critical path consists of the following:
	'add' operation ('add_ln67_18', ../course-labA/Interface_Synthesis/lab3/array_io.c:67) [260]  (1.12 ns)
	'add' operation ('temp', ../course-labA/Interface_Synthesis/lab3/array_io.c:67) [262]  (0.907 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
