;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 60
	CMP 30, 9
	JMN <-127, 100
	SPL 0, <402
	SUB -207, <-120
	ADD #270, <1
	ADD 210, 60
	JMN 0, <2
	SUB @-127, 100
	SUB <-127, 100
	SPL 0, <402
	CMP -207, <-120
	JMP 270, 60
	CMP 270, 60
	MOV 0, 402
	ADD 30, 9
	CMP 12, @10
	JMN -207, @-120
	SUB 0, 2
	SUB @-127, 100
	ADD #270, <1
	ADD 270, 60
	SLT 20, @12
	ADD 30, 9
	SUB 12, @10
	SLT 30, 9
	SPL -700, -603
	CMP @121, 103
	SUB 20, @12
	SUB 0, -2
	SUB 0, 2
	SUB @121, 6
	ADD 130, -3
	CMP -207, <-120
	ADD 130, 3
	SPL 0, <402
	ADD 0, 1
	SPL 340, 30
	CMP @0, @2
	SUB @121, 103
	ADD #270, <91
	JMN -207, @-120
	JMN -207, @-120
	CMP -207, <-120
	SPL 0, <402
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 60
	MOV -7, <-20
