{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 25 17:28:41 2020 " "Info: Processing started: Sun Oct 25 17:28:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab4 -c Lab4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab4 -c Lab4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_ANALYZE_DFFEA_LATCHES" "" "Info: Timing Analysis is analyzing one or more registers as latches" { { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Register lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[8\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[7\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Register lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[8\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[7\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[0\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[0\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[1\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[1\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[2\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[2\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[3\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[4\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[5\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[6\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[7\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[3\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[4\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[5\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[6\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[0\]~DUPLICATE " "Info: Register lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[0\]~DUPLICATE is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[1\]~DUPLICATE " "Info: Register lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[1\]~DUPLICATE is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[2\]~DUPLICATE " "Info: Register lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[2\]~DUPLICATE is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[2\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[3\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[4\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[5\]~DUPLICATE " "Info: Register lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[5\]~DUPLICATE is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[6\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[4\]~DUPLICATE " "Info: Register lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[4\]~DUPLICATE is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[6\]~DUPLICATE " "Info: Register lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[6\]~DUPLICATE is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[0\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[1\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[3\]~DUPLICATE " "Info: Register lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[3\]~DUPLICATE is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[5\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Register regs:inst1\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[8\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register regs:inst1\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[7\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register regs:inst1\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[6\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register regs:inst1\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[5\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register regs:inst1\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[4\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register regs:inst1\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[3\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register regs:inst1\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[2\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register regs:inst1\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[1\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register regs:inst1\|lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[0\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Register regs:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register regs:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register regs:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register regs:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[5\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register regs:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register regs:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register regs:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register regs:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register regs:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Register regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[8\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[7\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[6\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[5\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[4\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[3\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[2\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[1\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register regs:inst1\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Register regs:inst1\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[8\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register regs:inst1\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[7\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register regs:inst1\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[6\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register regs:inst1\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[5\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register regs:inst1\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[4\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register regs:inst1\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[3\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register regs:inst1\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[2\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register regs:inst1\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[1\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register regs:inst1\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Register regs:inst1\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[8\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register regs:inst1\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[7\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register regs:inst1\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[6\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register regs:inst1\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[5\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register regs:inst1\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[4\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register regs:inst1\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[3\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register regs:inst1\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[2\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register regs:inst1\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[1\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register regs:inst1\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[0\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Register regs:inst1\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[8\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register regs:inst1\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[7\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register regs:inst1\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[6\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register regs:inst1\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[5\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register regs:inst1\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[4\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register regs:inst1\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[3\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register regs:inst1\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[2\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register regs:inst1\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[1\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register regs:inst1\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Register regs:inst1\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[8\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register regs:inst1\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[7\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register regs:inst1\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[6\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register regs:inst1\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[5\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register regs:inst1\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[4\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register regs:inst1\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[3\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register regs:inst1\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[2\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register regs:inst1\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[1\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register regs:inst1\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Register regs:inst1\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[8\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Register regs:inst1\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[7\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Register regs:inst1\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[6\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Register regs:inst1\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[5\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info: Register regs:inst1\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[4\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Register regs:inst1\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[3\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Register regs:inst1\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[2\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Register regs:inst1\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[1\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1} { "Info" "ITDB_DFFEA_LATCH_NODE" "regs:inst1\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Register regs:inst1\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[0\] is a latch" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Register %1!s! is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more registers as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { -216 -408 -240 -200 "CLK" "" } { 184 640 664 200 "CLK" "" } { 64 632 656 80 "CLK" "" } { -224 -240 -152 -208 "CLK" "" } { 368 -368 -336 384 "CLK" "" } { 272 632 656 288 "CLK" "" } { 496 712 728 536 "CLK" "" } { 516 -384 -352 528 "CLK" "" } { 664 -400 -368 680 "CLK" "" } { 160 -368 -328 176 "CLK" "" } } } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "26 " "Warning: Found 26 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode78w\[3\] " "Info: Detected gated clock \"regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode78w\[3\]\" as buffer" {  } { { "db/decode_5sf.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/decode_5sf.tdf" 40 12 0 } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode78w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode68w\[3\] " "Info: Detected gated clock \"regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode68w\[3\]\" as buffer" {  } { { "db/decode_5sf.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/decode_5sf.tdf" 39 12 0 } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode68w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode58w\[3\] " "Info: Detected gated clock \"regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode58w\[3\]\" as buffer" {  } { { "db/decode_5sf.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/decode_5sf.tdf" 38 12 0 } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode58w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode48w\[3\] " "Info: Detected gated clock \"regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode48w\[3\]\" as buffer" {  } { { "db/decode_5sf.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/decode_5sf.tdf" 37 12 0 } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode48w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode38w\[3\] " "Info: Detected gated clock \"regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode38w\[3\]\" as buffer" {  } { { "db/decode_5sf.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/decode_5sf.tdf" 36 12 0 } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode38w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode28w\[3\] " "Info: Detected gated clock \"regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode28w\[3\]\" as buffer" {  } { { "db/decode_5sf.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/decode_5sf.tdf" 35 12 0 } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode28w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode1w\[3\] " "Info: Detected gated clock \"regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode1w\[3\]\" as buffer" {  } { { "db/decode_5sf.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/decode_5sf.tdf" 34 11 0 } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode1w\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst29 " "Info: Detected gated clock \"inst29\" as buffer" {  } { { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { 496 -248 -184 544 "inst29" "" } } } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter1:inst5\|lpm_counter:lpm_counter_component\|cntr_59j:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"lpm_counter1:inst5\|lpm_counter:lpm_counter_component\|cntr_59j:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_59j.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/cntr_59j.tdf" 90 8 0 } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter1:inst5\|lpm_counter:lpm_counter_component\|cntr_59j:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Detected ripple clock \"lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[2\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Detected ripple clock \"lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[2\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Detected ripple clock \"lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[1\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter1:inst5\|lpm_counter:lpm_counter_component\|cntr_59j:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"lpm_counter1:inst5\|lpm_counter:lpm_counter_component\|cntr_59j:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_59j.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/cntr_59j.tdf" 90 8 0 } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter1:inst5\|lpm_counter:lpm_counter_component\|cntr_59j:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Detected ripple clock \"lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[1\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Detected ripple clock \"lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[0\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Detected ripple clock \"lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[0\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter1:inst5\|lpm_counter:lpm_counter_component\|cntr_59j:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"lpm_counter1:inst5\|lpm_counter:lpm_counter_component\|cntr_59j:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_59j.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/cntr_59j.tdf" 90 8 0 } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter1:inst5\|lpm_counter:lpm_counter_component\|cntr_59j:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst50\[2\]~10 " "Info: Detected gated clock \"inst50\[2\]~10\" as buffer" {  } { { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { 88 88 136 120 "inst50" "" } } } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst50\[2\]~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst50\[1\]~8 " "Info: Detected gated clock \"inst50\[1\]~8\" as buffer" {  } { { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { 88 88 136 120 "inst50" "" } } } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst50\[1\]~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst50\[0\]~9 " "Info: Detected gated clock \"inst50\[0\]~9\" as buffer" {  } { { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { 88 88 136 120 "inst50" "" } } } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst50\[0\]~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst27 " "Info: Detected gated clock \"inst27\" as buffer" {  } { { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { 352 -240 -176 400 "inst27" "" } } } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_compare3:inst58\|lpm_compare:lpm_compare_component\|cmpr_h8j:auto_generated\|aneb_result_wire\[0\] " "Info: Detected gated clock \"lpm_compare3:inst58\|lpm_compare:lpm_compare_component\|cmpr_h8j:auto_generated\|aneb_result_wire\[0\]\" as buffer" {  } { { "db/cmpr_h8j.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/cmpr_h8j.tdf" 30 18 0 } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_compare3:inst58\|lpm_compare:lpm_compare_component\|cmpr_h8j:auto_generated\|aneb_result_wire\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst33 " "Info: Detected gated clock \"inst33\" as buffer" {  } { { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { 248 704 768 296 "inst33" "" } } } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_r3i.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/cntr_r3i.tdf" 61 8 0 } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_r3i.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/cntr_r3i.tdf" 61 8 0 } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_r3i.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/cntr_r3i.tdf" 61 8 0 } } { "f:/utils/quarus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/utils/quarus/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[7\] memory lpm_ram_dq0:inst20\|altsyncram:altsyncram_component\|altsyncram_f1d1:auto_generated\|ram_block1a0~porta_address_reg7 166.64 MHz 6.001 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 166.64 MHz between source register \"lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[7\]\" and destination memory \"lpm_ram_dq0:inst20\|altsyncram:altsyncram_component\|altsyncram_f1d1:auto_generated\|ram_block1a0~porta_address_reg7\" (period= 6.001 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.293 ns + Longest register memory " "Info: + Longest register to memory delay is 1.293 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[7\] 1 REG LCFF_X18_Y13_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y13_N1; Fanout = 1; REG Node = 'lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.053 ns) 0.345 ns inst50\[7\]~11 2 COMB LCCOMB_X19_Y13_N6 3 " "Info: 2: + IC(0.292 ns) + CELL(0.053 ns) = 0.345 ns; Loc. = LCCOMB_X19_Y13_N6; Fanout = 3; COMB Node = 'inst50\[7\]~11'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.345 ns" { lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[7] inst50[7]~11 } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { 88 88 136 120 "inst50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(0.103 ns) 1.293 ns lpm_ram_dq0:inst20\|altsyncram:altsyncram_component\|altsyncram_f1d1:auto_generated\|ram_block1a0~porta_address_reg7 3 MEM M4K_X20_Y12 9 " "Info: 3: + IC(0.845 ns) + CELL(0.103 ns) = 1.293 ns; Loc. = M4K_X20_Y12; Fanout = 9; MEM Node = 'lpm_ram_dq0:inst20\|altsyncram:altsyncram_component\|altsyncram_f1d1:auto_generated\|ram_block1a0~porta_address_reg7'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.948 ns" { inst50[7]~11 lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_f1d1.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/altsyncram_f1d1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.156 ns ( 12.06 % ) " "Info: Total cell delay = 0.156 ns ( 12.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 87.94 % ) " "Info: Total interconnect delay = 1.137 ns ( 87.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[7] inst50[7]~11 lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "1.293 ns" { lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[7] {} inst50[7]~11 {} lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.292ns 0.845ns } { 0.000ns 0.053ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.592 ns - Smallest " "Info: - Smallest clock skew is -4.592 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.340 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLK\" to destination memory is 2.340 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 12; CLK Node = 'CLK'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { -216 -408 -240 -200 "CLK" "" } { 184 640 664 200 "CLK" "" } { 64 632 656 80 "CLK" "" } { -224 -240 -152 -208 "CLK" "" } { 368 -368 -336 384 "CLK" "" } { 272 632 656 288 "CLK" "" } { 496 712 728 536 "CLK" "" } { 516 -384 -352 528 "CLK" "" } { 664 -400 -368 680 "CLK" "" } { 160 -368 -328 176 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 39 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 39; COMB Node = 'CLK~clkctrl'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { -216 -408 -240 -200 "CLK" "" } { 184 640 664 200 "CLK" "" } { 64 632 656 80 "CLK" "" } { -224 -240 -152 -208 "CLK" "" } { 368 -368 -336 384 "CLK" "" } { 272 632 656 288 "CLK" "" } { 496 712 728 536 "CLK" "" } { 516 -384 -352 528 "CLK" "" } { 664 -400 -368 680 "CLK" "" } { 160 -368 -328 176 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.662 ns) + CELL(0.481 ns) 2.340 ns lpm_ram_dq0:inst20\|altsyncram:altsyncram_component\|altsyncram_f1d1:auto_generated\|ram_block1a0~porta_address_reg7 3 MEM M4K_X20_Y12 9 " "Info: 3: + IC(0.662 ns) + CELL(0.481 ns) = 2.340 ns; Loc. = M4K_X20_Y12; Fanout = 9; MEM Node = 'lpm_ram_dq0:inst20\|altsyncram:altsyncram_component\|altsyncram_f1d1:auto_generated\|ram_block1a0~porta_address_reg7'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.143 ns" { CLK~clkctrl lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_f1d1.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/altsyncram_f1d1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 57.05 % ) " "Info: Total cell delay = 1.335 ns ( 57.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.005 ns ( 42.95 % ) " "Info: Total interconnect delay = 1.005 ns ( 42.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.340 ns" { CLK CLK~clkctrl lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "2.340 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 6.932 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 6.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 12; CLK Node = 'CLK'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { -216 -408 -240 -200 "CLK" "" } { 184 640 664 200 "CLK" "" } { 64 632 656 80 "CLK" "" } { -224 -240 -152 -208 "CLK" "" } { 368 -368 -336 384 "CLK" "" } { 272 632 656 288 "CLK" "" } { 496 712 728 536 "CLK" "" } { 516 -384 -352 528 "CLK" "" } { 664 -400 -368 680 "CLK" "" } { 160 -368 -328 176 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.376 ns) + CELL(0.712 ns) 2.942 ns lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[0\] 2 REG LCFF_X19_Y13_N1 23 " "Info: 2: + IC(1.376 ns) + CELL(0.712 ns) = 2.942 ns; Loc. = LCFF_X19_Y13_N1; Fanout = 23; REG Node = 'lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[0\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.088 ns" { CLK lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_r3i.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/cntr_r3i.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.346 ns) 3.975 ns inst29 3 COMB LCCOMB_X23_Y13_N16 4 " "Info: 3: + IC(0.687 ns) + CELL(0.346 ns) = 3.975 ns; Loc. = LCCOMB_X23_Y13_N16; Fanout = 4; COMB Node = 'inst29'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.033 ns" { lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] inst29 } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { 496 -248 -184 544 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.395 ns) + CELL(0.000 ns) 5.370 ns inst29~clkctrl 4 COMB CLKCTRL_G4 5 " "Info: 4: + IC(1.395 ns) + CELL(0.000 ns) = 5.370 ns; Loc. = CLKCTRL_G4; Fanout = 5; COMB Node = 'inst29~clkctrl'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.395 ns" { inst29 inst29~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { 496 -248 -184 544 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.667 ns) 6.932 ns lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[7\] 5 REG LCFF_X18_Y13_N1 1 " "Info: 5: + IC(0.895 ns) + CELL(0.667 ns) = 6.932 ns; Loc. = LCFF_X18_Y13_N1; Fanout = 1; REG Node = 'lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { inst29~clkctrl lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.579 ns ( 37.20 % ) " "Info: Total cell delay = 2.579 ns ( 37.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.353 ns ( 62.80 % ) " "Info: Total interconnect delay = 4.353 ns ( 62.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "6.932 ns" { CLK lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] inst29 inst29~clkctrl lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "6.932 ns" { CLK {} CLK~combout {} lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] {} inst29 {} inst29~clkctrl {} lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.376ns 0.687ns 1.395ns 0.895ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.000ns 0.667ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.340 ns" { CLK CLK~clkctrl lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "2.340 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "6.932 ns" { CLK lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] inst29 inst29~clkctrl lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "6.932 ns" { CLK {} CLK~combout {} lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] {} inst29 {} inst29~clkctrl {} lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.376ns 0.687ns 1.395ns 0.895ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.000ns 0.667ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_f1d1.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/altsyncram_f1d1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[7] inst50[7]~11 lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "1.293 ns" { lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[7] {} inst50[7]~11 {} lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.292ns 0.845ns } { 0.000ns 0.053ns 0.103ns } "" } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.340 ns" { CLK CLK~clkctrl lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg7 } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "2.340 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg7 {} } { 0.000ns 0.000ns 0.343ns 0.662ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "6.932 ns" { CLK lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] inst29 inst29~clkctrl lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "6.932 ns" { CLK {} CLK~combout {} lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] {} inst29 {} inst29~clkctrl {} lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.376ns 0.687ns 1.395ns 0.895ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.000ns 0.667ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[0\] regs:inst1\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[1\] CLK 4.658 ns " "Info: Found hold time violation between source  pin or register \"lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[0\]\" and destination pin or register \"regs:inst1\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[1\]\" for clock \"CLK\" (Hold time is 4.658 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.005 ns + Largest " "Info: + Largest clock skew is 7.005 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 9.853 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 9.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 12; CLK Node = 'CLK'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { -216 -408 -240 -200 "CLK" "" } { 184 640 664 200 "CLK" "" } { 64 632 656 80 "CLK" "" } { -224 -240 -152 -208 "CLK" "" } { 368 -368 -336 384 "CLK" "" } { 272 632 656 288 "CLK" "" } { 496 712 728 536 "CLK" "" } { 516 -384 -352 528 "CLK" "" } { 664 -400 -368 680 "CLK" "" } { 160 -368 -328 176 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.376 ns) + CELL(0.712 ns) 2.942 ns lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[1\] 2 REG LCFF_X19_Y13_N3 23 " "Info: 2: + IC(1.376 ns) + CELL(0.712 ns) = 2.942 ns; Loc. = LCFF_X19_Y13_N3; Fanout = 23; REG Node = 'lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[1\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.088 ns" { CLK lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_r3i.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/cntr_r3i.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.346 ns) 3.954 ns inst27 3 COMB LCCOMB_X21_Y13_N12 4 " "Info: 3: + IC(0.666 ns) + CELL(0.346 ns) = 3.954 ns; Loc. = LCCOMB_X21_Y13_N12; Fanout = 4; COMB Node = 'inst27'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] inst27 } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { 352 -240 -176 400 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.761 ns) 5.027 ns lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[1\] 4 REG LCFF_X22_Y13_N27 4 " "Info: 4: + IC(0.312 ns) + CELL(0.761 ns) = 5.027 ns; Loc. = LCFF_X22_Y13_N27; Fanout = 4; REG Node = 'lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { inst27 lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.557 ns) + CELL(0.272 ns) 5.856 ns inst50\[1\]~8 5 COMB LCCOMB_X19_Y13_N12 10 " "Info: 5: + IC(0.557 ns) + CELL(0.272 ns) = 5.856 ns; Loc. = LCCOMB_X19_Y13_N12; Fanout = 10; COMB Node = 'inst50\[1\]~8'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.829 ns" { lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] inst50[1]~8 } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { 88 88 136 120 "inst50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.614 ns) + CELL(0.228 ns) 6.698 ns regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode48w\[3\] 6 COMB LCCOMB_X23_Y13_N30 10 " "Info: 6: + IC(0.614 ns) + CELL(0.228 ns) = 6.698 ns; Loc. = LCCOMB_X23_Y13_N30; Fanout = 10; COMB Node = 'regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode48w\[3\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { inst50[1]~8 regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[3] } "NODE_NAME" } } { "db/decode_5sf.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/decode_5sf.tdf" 37 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.573 ns) + CELL(0.000 ns) 8.271 ns regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode48w\[3\]~clkctrl 7 COMB CLKCTRL_G5 9 " "Info: 7: + IC(1.573 ns) + CELL(0.000 ns) = 8.271 ns; Loc. = CLKCTRL_G5; Fanout = 9; COMB Node = 'regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode48w\[3\]~clkctrl'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[3] regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[3]~clkctrl } "NODE_NAME" } } { "db/decode_5sf.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/decode_5sf.tdf" 37 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.667 ns) 9.853 ns regs:inst1\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[1\] 8 REG LCFF_X25_Y12_N17 1 " "Info: 8: + IC(0.915 ns) + CELL(0.667 ns) = 9.853 ns; Loc. = LCFF_X25_Y12_N17; Fanout = 1; REG Node = 'regs:inst1\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[3]~clkctrl regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.840 ns ( 38.97 % ) " "Info: Total cell delay = 3.840 ns ( 38.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.013 ns ( 61.03 % ) " "Info: Total interconnect delay = 6.013 ns ( 61.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "9.853 ns" { CLK lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] inst27 lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] inst50[1]~8 regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[3] regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[3]~clkctrl regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "9.853 ns" { CLK {} CLK~combout {} lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] {} inst27 {} lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] {} inst50[1]~8 {} regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[3] {} regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[3]~clkctrl {} regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.376ns 0.666ns 0.312ns 0.557ns 0.614ns 1.573ns 0.915ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.761ns 0.272ns 0.228ns 0.000ns 0.667ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.848 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 2.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 12; CLK Node = 'CLK'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { -216 -408 -240 -200 "CLK" "" } { 184 640 664 200 "CLK" "" } { 64 632 656 80 "CLK" "" } { -224 -240 -152 -208 "CLK" "" } { 368 -368 -336 384 "CLK" "" } { 272 632 656 288 "CLK" "" } { 496 712 728 536 "CLK" "" } { 516 -384 -352 528 "CLK" "" } { 664 -400 -368 680 "CLK" "" } { 160 -368 -328 176 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.376 ns) + CELL(0.618 ns) 2.848 ns lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[0\] 2 REG LCFF_X19_Y13_N1 23 " "Info: 2: + IC(1.376 ns) + CELL(0.618 ns) = 2.848 ns; Loc. = LCFF_X19_Y13_N1; Fanout = 23; REG Node = 'lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[0\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.994 ns" { CLK lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_r3i.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/cntr_r3i.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 51.69 % ) " "Info: Total cell delay = 1.472 ns ( 51.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.376 ns ( 48.31 % ) " "Info: Total interconnect delay = 1.376 ns ( 48.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.848 ns" { CLK lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "2.848 ns" { CLK {} CLK~combout {} lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.376ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "9.853 ns" { CLK lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] inst27 lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] inst50[1]~8 regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[3] regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[3]~clkctrl regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "9.853 ns" { CLK {} CLK~combout {} lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] {} inst27 {} lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] {} inst50[1]~8 {} regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[3] {} regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[3]~clkctrl {} regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.376ns 0.666ns 0.312ns 0.557ns 0.614ns 1.573ns 0.915ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.761ns 0.272ns 0.228ns 0.000ns 0.667ns } "" } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.848 ns" { CLK lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "2.848 ns" { CLK {} CLK~combout {} lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.376ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_r3i.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/cntr_r3i.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.402 ns - Shortest register register " "Info: - Shortest register to register delay is 2.402 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[0\] 1 REG LCFF_X19_Y13_N1 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y13_N1; Fanout = 23; REG Node = 'lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[0\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_r3i.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/cntr_r3i.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.053 ns) 0.688 ns lpm_compare3:inst58\|lpm_compare:lpm_compare_component\|cmpr_h8j:auto_generated\|aneb_result_wire\[0\] 2 COMB LCCOMB_X23_Y13_N6 24 " "Info: 2: + IC(0.635 ns) + CELL(0.053 ns) = 0.688 ns; Loc. = LCCOMB_X23_Y13_N6; Fanout = 24; COMB Node = 'lpm_compare3:inst58\|lpm_compare:lpm_compare_component\|cmpr_h8j:auto_generated\|aneb_result_wire\[0\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.688 ns" { lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] lpm_compare3:inst58|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_h8j.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/cmpr_h8j.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.053 ns) 1.377 ns inst53\[1\]~16 3 COMB LCCOMB_X23_Y12_N12 8 " "Info: 3: + IC(0.636 ns) + CELL(0.053 ns) = 1.377 ns; Loc. = LCCOMB_X23_Y12_N12; Fanout = 8; COMB Node = 'inst53\[1\]~16'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.689 ns" { lpm_compare3:inst58|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0] inst53[1]~16 } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { 624 -40 8 656 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.479 ns) + CELL(0.546 ns) 2.402 ns regs:inst1\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[1\] 4 REG LCFF_X25_Y12_N17 1 " "Info: 4: + IC(0.479 ns) + CELL(0.546 ns) = 2.402 ns; Loc. = LCFF_X25_Y12_N17; Fanout = 1; REG Node = 'regs:inst1\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { inst53[1]~16 regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.652 ns ( 27.14 % ) " "Info: Total cell delay = 0.652 ns ( 27.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.750 ns ( 72.86 % ) " "Info: Total interconnect delay = 1.750 ns ( 72.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.402 ns" { lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] lpm_compare3:inst58|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0] inst53[1]~16 regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "2.402 ns" { lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] {} lpm_compare3:inst58|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0] {} inst53[1]~16 {} regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.635ns 0.636ns 0.479ns } { 0.000ns 0.053ns 0.053ns 0.546ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/cntr_r3i.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/cntr_r3i.tdf" 61 8 0 } } { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "9.853 ns" { CLK lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] inst27 lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] inst50[1]~8 regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[3] regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[3]~clkctrl regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "9.853 ns" { CLK {} CLK~combout {} lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] {} inst27 {} lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] {} inst50[1]~8 {} regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[3] {} regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[3]~clkctrl {} regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.376ns 0.666ns 0.312ns 0.557ns 0.614ns 1.573ns 0.915ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.761ns 0.272ns 0.228ns 0.000ns 0.667ns } "" } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.848 ns" { CLK lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "2.848 ns" { CLK {} CLK~combout {} lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.376ns } { 0.000ns 0.854ns 0.618ns } "" } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.402 ns" { lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] lpm_compare3:inst58|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0] inst53[1]~16 regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "2.402 ns" { lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] {} lpm_compare3:inst58|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0] {} inst53[1]~16 {} regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.635ns 0.636ns 0.479ns } { 0.000ns 0.053ns 0.053ns 0.546ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[2\] CLK CLK 4.467 ns register " "Info: tsu for register \"lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[2\]\" (data pin = \"CLK\", clock pin = \"CLK\") is 4.467 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.711 ns + Longest pin register " "Info: + Longest pin to register delay is 7.711 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 12; CLK Node = 'CLK'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { -216 -408 -240 -200 "CLK" "" } { 184 640 664 200 "CLK" "" } { 64 632 656 80 "CLK" "" } { -224 -240 -152 -208 "CLK" "" } { 368 -368 -336 384 "CLK" "" } { 272 632 656 288 "CLK" "" } { 496 712 728 536 "CLK" "" } { 516 -384 -352 528 "CLK" "" } { 664 -400 -368 680 "CLK" "" } { 160 -368 -328 176 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.415 ns) + CELL(0.366 ns) 5.635 ns inst14 2 COMB LCCOMB_X23_Y13_N4 16 " "Info: 2: + IC(4.415 ns) + CELL(0.366 ns) = 5.635 ns; Loc. = LCCOMB_X23_Y13_N4; Fanout = 16; COMB Node = 'inst14'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "4.781 ns" { CLK inst14 } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { 40 704 768 88 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.272 ns) 6.599 ns inst53\[2\]~15 3 COMB LCCOMB_X23_Y12_N24 8 " "Info: 3: + IC(0.692 ns) + CELL(0.272 ns) = 6.599 ns; Loc. = LCCOMB_X23_Y12_N24; Fanout = 8; COMB Node = 'inst53\[2\]~15'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.964 ns" { inst14 inst53[2]~15 } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { 624 -40 8 656 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.566 ns) + CELL(0.546 ns) 7.711 ns lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[2\] 4 REG LCFF_X23_Y13_N19 1 " "Info: 4: + IC(0.566 ns) + CELL(0.546 ns) = 7.711 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 1; REG Node = 'lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { inst53[2]~15 lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.038 ns ( 26.43 % ) " "Info: Total cell delay = 2.038 ns ( 26.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.673 ns ( 73.57 % ) " "Info: Total interconnect delay = 5.673 ns ( 73.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "7.711 ns" { CLK inst14 inst53[2]~15 lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "7.711 ns" { CLK {} CLK~combout {} inst14 {} inst53[2]~15 {} lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 4.415ns 0.692ns 0.566ns } { 0.000ns 0.854ns 0.366ns 0.272ns 0.546ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.334 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.334 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 12; CLK Node = 'CLK'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { -216 -408 -240 -200 "CLK" "" } { 184 640 664 200 "CLK" "" } { 64 632 656 80 "CLK" "" } { -224 -240 -152 -208 "CLK" "" } { 368 -368 -336 384 "CLK" "" } { 272 632 656 288 "CLK" "" } { 496 712 728 536 "CLK" "" } { 516 -384 -352 528 "CLK" "" } { 664 -400 -368 680 "CLK" "" } { 160 -368 -328 176 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.225 ns) 2.439 ns inst29 2 COMB LCCOMB_X23_Y13_N16 4 " "Info: 2: + IC(1.360 ns) + CELL(0.225 ns) = 2.439 ns; Loc. = LCCOMB_X23_Y13_N16; Fanout = 4; COMB Node = 'inst29'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { CLK inst29 } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { 496 -248 -184 544 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.667 ns) 3.334 ns lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[2\] 3 REG LCFF_X23_Y13_N19 1 " "Info: 3: + IC(0.228 ns) + CELL(0.667 ns) = 3.334 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 1; REG Node = 'lpm_dff0:inst17\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.895 ns" { inst29 lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.746 ns ( 52.37 % ) " "Info: Total cell delay = 1.746 ns ( 52.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.588 ns ( 47.63 % ) " "Info: Total interconnect delay = 1.588 ns ( 47.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "3.334 ns" { CLK inst29 lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "3.334 ns" { CLK {} CLK~combout {} inst29 {} lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.360ns 0.228ns } { 0.000ns 0.854ns 0.225ns 0.667ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "7.711 ns" { CLK inst14 inst53[2]~15 lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "7.711 ns" { CLK {} CLK~combout {} inst14 {} inst53[2]~15 {} lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 4.415ns 0.692ns 0.566ns } { 0.000ns 0.854ns 0.366ns 0.272ns 0.546ns } "" } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "3.334 ns" { CLK inst29 lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "3.334 ns" { CLK {} CLK~combout {} inst29 {} lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 1.360ns 0.228ns } { 0.000ns 0.854ns 0.225ns 0.667ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK 111\[1\] regs:inst1\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[1\] 13.790 ns register " "Info: tco from clock \"CLK\" to destination pin \"111\[1\]\" through register \"regs:inst1\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[1\]\" is 13.790 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 9.818 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 9.818 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 12; CLK Node = 'CLK'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { -216 -408 -240 -200 "CLK" "" } { 184 640 664 200 "CLK" "" } { 64 632 656 80 "CLK" "" } { -224 -240 -152 -208 "CLK" "" } { 368 -368 -336 384 "CLK" "" } { 272 632 656 288 "CLK" "" } { 496 712 728 536 "CLK" "" } { 516 -384 -352 528 "CLK" "" } { 664 -400 -368 680 "CLK" "" } { 160 -368 -328 176 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.376 ns) + CELL(0.712 ns) 2.942 ns lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[1\] 2 REG LCFF_X19_Y13_N3 23 " "Info: 2: + IC(1.376 ns) + CELL(0.712 ns) = 2.942 ns; Loc. = LCFF_X19_Y13_N3; Fanout = 23; REG Node = 'lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[1\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.088 ns" { CLK lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_r3i.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/cntr_r3i.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.346 ns) 3.954 ns inst27 3 COMB LCCOMB_X21_Y13_N12 4 " "Info: 3: + IC(0.666 ns) + CELL(0.346 ns) = 3.954 ns; Loc. = LCCOMB_X21_Y13_N12; Fanout = 4; COMB Node = 'inst27'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] inst27 } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { 352 -240 -176 400 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.761 ns) 5.027 ns lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[1\] 4 REG LCFF_X22_Y13_N27 4 " "Info: 4: + IC(0.312 ns) + CELL(0.761 ns) = 5.027 ns; Loc. = LCFF_X22_Y13_N27; Fanout = 4; REG Node = 'lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { inst27 lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.557 ns) + CELL(0.272 ns) 5.856 ns inst50\[1\]~8 5 COMB LCCOMB_X19_Y13_N12 10 " "Info: 5: + IC(0.557 ns) + CELL(0.272 ns) = 5.856 ns; Loc. = LCCOMB_X19_Y13_N12; Fanout = 10; COMB Node = 'inst50\[1\]~8'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.829 ns" { lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] inst50[1]~8 } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { 88 88 136 120 "inst50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.819 ns) + CELL(0.154 ns) 6.829 ns regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode78w\[3\] 6 COMB LCCOMB_X22_Y12_N30 10 " "Info: 6: + IC(0.819 ns) + CELL(0.154 ns) = 6.829 ns; Loc. = LCCOMB_X22_Y12_N30; Fanout = 10; COMB Node = 'regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode78w\[3\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { inst50[1]~8 regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[3] } "NODE_NAME" } } { "db/decode_5sf.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/decode_5sf.tdf" 40 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.415 ns) + CELL(0.000 ns) 8.244 ns regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode78w\[3\]~clkctrl 7 COMB CLKCTRL_G12 9 " "Info: 7: + IC(1.415 ns) + CELL(0.000 ns) = 8.244 ns; Loc. = CLKCTRL_G12; Fanout = 9; COMB Node = 'regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode78w\[3\]~clkctrl'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.415 ns" { regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[3] regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[3]~clkctrl } "NODE_NAME" } } { "db/decode_5sf.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/decode_5sf.tdf" 40 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.667 ns) 9.818 ns regs:inst1\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[1\] 8 REG LCFF_X26_Y16_N1 1 " "Info: 8: + IC(0.907 ns) + CELL(0.667 ns) = 9.818 ns; Loc. = LCFF_X26_Y16_N1; Fanout = 1; REG Node = 'regs:inst1\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[3]~clkctrl regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.766 ns ( 38.36 % ) " "Info: Total cell delay = 3.766 ns ( 38.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.052 ns ( 61.64 % ) " "Info: Total interconnect delay = 6.052 ns ( 61.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "9.818 ns" { CLK lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] inst27 lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] inst50[1]~8 regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[3] regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[3]~clkctrl regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "9.818 ns" { CLK {} CLK~combout {} lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] {} inst27 {} lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] {} inst50[1]~8 {} regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[3] {} regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[3]~clkctrl {} regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.376ns 0.666ns 0.312ns 0.557ns 0.819ns 1.415ns 0.907ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.761ns 0.272ns 0.154ns 0.000ns 0.667ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.878 ns + Longest register pin " "Info: + Longest register to pin delay is 3.878 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns regs:inst1\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[1\] 1 REG LCFF_X26_Y16_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y16_N1; Fanout = 1; REG Node = 'regs:inst1\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.724 ns) + CELL(2.154 ns) 3.878 ns 111\[1\] 2 PIN PIN_E1 0 " "Info: 2: + IC(1.724 ns) + CELL(2.154 ns) = 3.878 ns; Loc. = PIN_E1; Fanout = 0; PIN Node = '111\[1\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "3.878 ns" { regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[1] 111[1] } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { 688 840 1016 704 "111\[8..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.154 ns ( 55.54 % ) " "Info: Total cell delay = 2.154 ns ( 55.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.724 ns ( 44.46 % ) " "Info: Total interconnect delay = 1.724 ns ( 44.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "3.878 ns" { regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[1] 111[1] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "3.878 ns" { regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[1] {} 111[1] {} } { 0.000ns 1.724ns } { 0.000ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "9.818 ns" { CLK lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] inst27 lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] inst50[1]~8 regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[3] regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[3]~clkctrl regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "9.818 ns" { CLK {} CLK~combout {} lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] {} inst27 {} lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] {} inst50[1]~8 {} regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[3] {} regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[3]~clkctrl {} regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 1.376ns 0.666ns 0.312ns 0.557ns 0.819ns 1.415ns 0.907ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.761ns 0.272ns 0.154ns 0.000ns 0.667ns } "" } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "3.878 ns" { regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[1] 111[1] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "3.878 ns" { regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[1] {} 111[1] {} } { 0.000ns 1.724ns } { 0.000ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLK data\[4\] 11.545 ns Longest " "Info: Longest tpd from source pin \"CLK\" to destination pin \"data\[4\]\" is 11.545 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 12; CLK Node = 'CLK'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { -216 -408 -240 -200 "CLK" "" } { 184 640 664 200 "CLK" "" } { 64 632 656 80 "CLK" "" } { -224 -240 -152 -208 "CLK" "" } { 368 -368 -336 384 "CLK" "" } { 272 632 656 288 "CLK" "" } { 496 712 728 536 "CLK" "" } { 516 -384 -352 528 "CLK" "" } { 664 -400 -368 680 "CLK" "" } { 160 -368 -328 176 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.415 ns) + CELL(0.366 ns) 5.635 ns inst14 2 COMB LCCOMB_X23_Y13_N4 16 " "Info: 2: + IC(4.415 ns) + CELL(0.366 ns) = 5.635 ns; Loc. = LCCOMB_X23_Y13_N4; Fanout = 16; COMB Node = 'inst14'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "4.781 ns" { CLK inst14 } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { 40 704 768 88 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.378 ns) 6.706 ns inst53\[4\]~13 3 COMB LCCOMB_X23_Y12_N0 19 " "Info: 3: + IC(0.693 ns) + CELL(0.378 ns) = 6.706 ns; Loc. = LCCOMB_X23_Y12_N0; Fanout = 19; COMB Node = 'inst53\[4\]~13'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { inst14 inst53[4]~13 } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { 624 -40 8 656 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.887 ns) + CELL(1.952 ns) 11.545 ns data\[4\] 4 PIN PIN_U6 0 " "Info: 4: + IC(2.887 ns) + CELL(1.952 ns) = 11.545 ns; Loc. = PIN_U6; Fanout = 0; PIN Node = 'data\[4\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "4.839 ns" { inst53[4]~13 data[4] } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { -16 656 832 0 "data\[8..0\]" "" } { 272 -312 -255 288 "data\[8..0\]" "" } { 416 -312 -255 432 "data\[8..0\]" "" } { 560 -320 -263 576 "data\[8..0\]" "" } { 624 8 96 640 "data\[8..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.550 ns ( 30.75 % ) " "Info: Total cell delay = 3.550 ns ( 30.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.995 ns ( 69.25 % ) " "Info: Total interconnect delay = 7.995 ns ( 69.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "11.545 ns" { CLK inst14 inst53[4]~13 data[4] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "11.545 ns" { CLK {} CLK~combout {} inst14 {} inst53[4]~13 {} data[4] {} } { 0.000ns 0.000ns 4.415ns 0.693ns 2.887ns } { 0.000ns 0.854ns 0.366ns 0.378ns 1.952ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "regs:inst1\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] CLK CLK 5.468 ns register " "Info: th for register \"regs:inst1\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (data pin = \"CLK\", clock pin = \"CLK\") is 5.468 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 10.041 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 10.041 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 12; CLK Node = 'CLK'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { -216 -408 -240 -200 "CLK" "" } { 184 640 664 200 "CLK" "" } { 64 632 656 80 "CLK" "" } { -224 -240 -152 -208 "CLK" "" } { 368 -368 -336 384 "CLK" "" } { 272 632 656 288 "CLK" "" } { 496 712 728 536 "CLK" "" } { 516 -384 -352 528 "CLK" "" } { 664 -400 -368 680 "CLK" "" } { 160 -368 -328 176 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.376 ns) + CELL(0.712 ns) 2.942 ns lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[1\] 2 REG LCFF_X19_Y13_N3 23 " "Info: 2: + IC(1.376 ns) + CELL(0.712 ns) = 2.942 ns; Loc. = LCFF_X19_Y13_N3; Fanout = 23; REG Node = 'lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|safe_q\[1\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "2.088 ns" { CLK lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_r3i.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/cntr_r3i.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.346 ns) 3.954 ns inst27 3 COMB LCCOMB_X21_Y13_N12 4 " "Info: 3: + IC(0.666 ns) + CELL(0.346 ns) = 3.954 ns; Loc. = LCCOMB_X21_Y13_N12; Fanout = 4; COMB Node = 'inst27'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] inst27 } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { 352 -240 -176 400 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.761 ns) 5.027 ns lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[1\] 4 REG LCFF_X22_Y13_N27 4 " "Info: 4: + IC(0.312 ns) + CELL(0.761 ns) = 5.027 ns; Loc. = LCFF_X22_Y13_N27; Fanout = 4; REG Node = 'lpm_dff0:inst16\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { inst27 lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.557 ns) + CELL(0.272 ns) 5.856 ns inst50\[1\]~8 5 COMB LCCOMB_X19_Y13_N12 10 " "Info: 5: + IC(0.557 ns) + CELL(0.272 ns) = 5.856 ns; Loc. = LCCOMB_X19_Y13_N12; Fanout = 10; COMB Node = 'inst50\[1\]~8'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.829 ns" { lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] inst50[1]~8 } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { 88 88 136 120 "inst50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.053 ns) 6.897 ns regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode68w\[3\] 6 COMB LCCOMB_X22_Y12_N8 10 " "Info: 6: + IC(0.988 ns) + CELL(0.053 ns) = 6.897 ns; Loc. = LCCOMB_X22_Y12_N8; Fanout = 10; COMB Node = 'regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode68w\[3\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { inst50[1]~8 regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[3] } "NODE_NAME" } } { "db/decode_5sf.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/decode_5sf.tdf" 39 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.583 ns) + CELL(0.000 ns) 8.480 ns regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode68w\[3\]~clkctrl 7 COMB CLKCTRL_G7 9 " "Info: 7: + IC(1.583 ns) + CELL(0.000 ns) = 8.480 ns; Loc. = CLKCTRL_G7; Fanout = 9; COMB Node = 'regs:inst1\|lpm_decode0:inst\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode68w\[3\]~clkctrl'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[3] regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[3]~clkctrl } "NODE_NAME" } } { "db/decode_5sf.tdf" "" { Text "F:/5 sem/SiFO/Laba4(2.0)/db/decode_5sf.tdf" 39 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.667 ns) 10.041 ns regs:inst1\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 8 REG LCFF_X21_Y17_N1 1 " "Info: 8: + IC(0.894 ns) + CELL(0.667 ns) = 10.041 ns; Loc. = LCFF_X21_Y17_N1; Fanout = 1; REG Node = 'regs:inst1\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[3]~clkctrl regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.665 ns ( 36.50 % ) " "Info: Total cell delay = 3.665 ns ( 36.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.376 ns ( 63.50 % ) " "Info: Total interconnect delay = 6.376 ns ( 63.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "10.041 ns" { CLK lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] inst27 lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] inst50[1]~8 regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[3] regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[3]~clkctrl regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "10.041 ns" { CLK {} CLK~combout {} lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] {} inst27 {} lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] {} inst50[1]~8 {} regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[3] {} regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[3]~clkctrl {} regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.376ns 0.666ns 0.312ns 0.557ns 0.988ns 1.583ns 0.894ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.761ns 0.272ns 0.053ns 0.000ns 0.667ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.722 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.722 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 12; CLK Node = 'CLK'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { -216 -408 -240 -200 "CLK" "" } { 184 640 664 200 "CLK" "" } { 64 632 656 80 "CLK" "" } { -224 -240 -152 -208 "CLK" "" } { 368 -368 -336 384 "CLK" "" } { 272 632 656 288 "CLK" "" } { 496 712 728 536 "CLK" "" } { 516 -384 -352 528 "CLK" "" } { 664 -400 -368 680 "CLK" "" } { 160 -368 -328 176 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.403 ns) + CELL(0.346 ns) 2.603 ns inst33 2 COMB LCCOMB_X23_Y13_N14 17 " "Info: 2: + IC(1.403 ns) + CELL(0.346 ns) = 2.603 ns; Loc. = LCCOMB_X23_Y13_N14; Fanout = 17; COMB Node = 'inst33'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { CLK inst33 } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { 248 704 768 296 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.601 ns) + CELL(0.053 ns) 3.257 ns inst53\[0\]~17 3 COMB LCCOMB_X22_Y12_N24 11 " "Info: 3: + IC(0.601 ns) + CELL(0.053 ns) = 3.257 ns; Loc. = LCCOMB_X22_Y12_N24; Fanout = 11; COMB Node = 'inst53\[0\]~17'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { inst33 inst53[0]~17 } "NODE_NAME" } } { "main.bdf" "" { Schematic "F:/5 sem/SiFO/Laba4(2.0)/main.bdf" { { 624 -40 8 656 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.546 ns) 4.722 ns regs:inst1\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 4 REG LCFF_X21_Y17_N1 1 " "Info: 4: + IC(0.919 ns) + CELL(0.546 ns) = 4.722 ns; Loc. = LCFF_X21_Y17_N1; Fanout = 1; REG Node = 'regs:inst1\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "1.465 ns" { inst53[0]~17 regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "f:/utils/quarus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.799 ns ( 38.10 % ) " "Info: Total cell delay = 1.799 ns ( 38.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.923 ns ( 61.90 % ) " "Info: Total interconnect delay = 2.923 ns ( 61.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "4.722 ns" { CLK inst33 inst53[0]~17 regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "4.722 ns" { CLK {} CLK~combout {} inst33 {} inst53[0]~17 {} regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.403ns 0.601ns 0.919ns } { 0.000ns 0.854ns 0.346ns 0.053ns 0.546ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "10.041 ns" { CLK lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] inst27 lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] inst50[1]~8 regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[3] regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[3]~clkctrl regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "10.041 ns" { CLK {} CLK~combout {} lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] {} inst27 {} lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] {} inst50[1]~8 {} regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[3] {} regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[3]~clkctrl {} regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.376ns 0.666ns 0.312ns 0.557ns 0.988ns 1.583ns 0.894ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.761ns 0.272ns 0.053ns 0.000ns 0.667ns } "" } } { "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/utils/quarus/quartus/bin/TimingClosureFloorplan.fld" "" "4.722 ns" { CLK inst33 inst53[0]~17 regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/utils/quarus/quartus/bin/Technology_Viewer.qrui" "4.722 ns" { CLK {} CLK~combout {} inst33 {} inst53[0]~17 {} regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.403ns 0.601ns 0.919ns } { 0.000ns 0.854ns 0.346ns 0.053ns 0.546ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 25 17:28:41 2020 " "Info: Processing ended: Sun Oct 25 17:28:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
