/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [12:0] _00_;
  reg [2:0] _01_;
  wire [14:0] celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire [9:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [10:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [13:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  reg [12:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [10:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [2:0] celloutsig_0_37z;
  wire [12:0] celloutsig_0_38z;
  wire [12:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [2:0] celloutsig_0_41z;
  wire [38:0] celloutsig_0_42z;
  wire [7:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_48z;
  wire [5:0] celloutsig_0_49z;
  wire [6:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_52z;
  wire [10:0] celloutsig_0_55z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire [2:0] celloutsig_0_61z;
  wire celloutsig_0_63z;
  wire celloutsig_0_64z;
  wire celloutsig_0_65z;
  wire celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire [2:0] celloutsig_0_78z;
  wire celloutsig_0_7z;
  wire celloutsig_0_83z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_93z;
  wire celloutsig_0_94z;
  wire celloutsig_0_95z;
  reg [3:0] celloutsig_0_9z;
  reg [5:0] celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [10:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  reg [6:0] celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_60z = celloutsig_0_1z ? celloutsig_0_39z[10] : celloutsig_0_43z[3];
  assign celloutsig_0_83z = celloutsig_0_71z ? celloutsig_0_24z : celloutsig_0_7z;
  assign celloutsig_1_6z = celloutsig_1_4z ? celloutsig_1_17z : celloutsig_1_0z[4];
  assign celloutsig_1_7z = celloutsig_1_0z[1] ? celloutsig_1_4z : celloutsig_1_6z;
  assign celloutsig_0_1z = celloutsig_0_0z[0] ? celloutsig_0_0z[10] : in_data[34];
  assign celloutsig_0_14z = celloutsig_0_5z ? in_data[31] : celloutsig_0_0z[7];
  assign celloutsig_0_28z = ~(celloutsig_0_18z[2] & celloutsig_0_20z);
  assign celloutsig_0_31z = ~(celloutsig_0_4z[5] & celloutsig_0_3z);
  assign celloutsig_1_18z = !(celloutsig_1_13z[9] ? celloutsig_1_17z : celloutsig_1_6z);
  assign celloutsig_1_17z = ~(celloutsig_1_0z[5] | in_data[166]);
  assign celloutsig_1_14z = ~(celloutsig_1_12z | celloutsig_1_12z);
  assign celloutsig_0_3z = ~celloutsig_0_0z[0];
  assign celloutsig_0_40z = ~celloutsig_0_5z;
  assign celloutsig_0_7z = ~celloutsig_0_0z[5];
  assign celloutsig_0_93z = ~celloutsig_0_55z[9];
  assign celloutsig_1_5z = ~celloutsig_1_17z;
  assign celloutsig_1_12z = ~celloutsig_1_11z[6];
  assign celloutsig_0_2z = ~in_data[62];
  assign celloutsig_0_16z = { celloutsig_0_13z[7:5], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_9z } + in_data[61:51];
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 13'h0000;
    else _00_ <= { celloutsig_0_32z, celloutsig_0_31z, celloutsig_0_40z };
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[96])
    if (clkin_data[96]) _01_ <= 3'h0;
    else _01_ <= { celloutsig_0_18z[3:2], celloutsig_0_21z };
  assign celloutsig_0_39z = { celloutsig_0_22z[10:2], celloutsig_0_18z } & { celloutsig_0_16z[9:7], celloutsig_0_11z };
  assign celloutsig_0_42z = { celloutsig_0_4z[2], celloutsig_0_25z, celloutsig_0_16z, celloutsig_0_23z, celloutsig_0_25z } & { celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_37z, celloutsig_0_20z, celloutsig_0_9z, celloutsig_0_32z, celloutsig_0_41z, celloutsig_0_3z, celloutsig_0_30z, _01_, celloutsig_0_34z };
  assign celloutsig_0_43z = { in_data[6:3], celloutsig_0_28z, celloutsig_0_15z, celloutsig_0_31z, celloutsig_0_5z } & { celloutsig_0_13z[7:1], celloutsig_0_34z };
  assign celloutsig_0_61z = { celloutsig_0_37z[1:0], celloutsig_0_36z } & celloutsig_0_41z;
  assign celloutsig_1_10z = { celloutsig_1_1z[9:3], celloutsig_1_6z, celloutsig_1_5z } & { celloutsig_1_1z[9:6], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_0_11z = { celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_8z } & { celloutsig_0_10z[0], celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_41z = celloutsig_0_19z[3:1] / { 1'h1, celloutsig_0_37z[1:0] };
  assign celloutsig_0_34z = { celloutsig_0_16z[1:0], celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_2z } === { celloutsig_0_19z[3:1], celloutsig_0_28z, celloutsig_0_7z };
  assign celloutsig_0_44z = { celloutsig_0_10z[7], celloutsig_0_9z, celloutsig_0_6z } === celloutsig_0_43z[5:0];
  assign celloutsig_0_5z = { celloutsig_0_4z[5:4], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z } === { in_data[59:24], celloutsig_0_4z };
  assign celloutsig_0_59z = { celloutsig_0_42z[9:0], celloutsig_0_48z } === _00_[10:0];
  assign celloutsig_0_71z = celloutsig_0_0z[13:6] === { celloutsig_0_38z[8:7], celloutsig_0_59z, celloutsig_0_20z, celloutsig_0_58z, celloutsig_0_35z, celloutsig_0_0z[0], celloutsig_0_34z };
  assign celloutsig_0_29z = { celloutsig_0_10z[6:0], celloutsig_0_20z, celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_21z } === { celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_14z };
  assign celloutsig_0_15z = { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_9z } > celloutsig_0_13z[8:3];
  assign celloutsig_0_21z = celloutsig_0_16z[10:3] > { celloutsig_0_13z[4:2], celloutsig_0_18z, celloutsig_0_1z };
  assign celloutsig_0_33z = { celloutsig_0_17z[1:0], celloutsig_0_3z, celloutsig_0_20z } || { celloutsig_0_0z[6:5], celloutsig_0_14z, celloutsig_0_6z };
  assign celloutsig_0_58z = { celloutsig_0_13z[2], celloutsig_0_29z, celloutsig_0_2z } || { celloutsig_0_41z[2], celloutsig_0_28z, celloutsig_0_33z };
  assign celloutsig_0_64z = { celloutsig_0_37z[2], celloutsig_0_29z, celloutsig_0_31z } || { celloutsig_0_61z[0], celloutsig_0_7z, celloutsig_0_60z };
  assign celloutsig_0_65z = celloutsig_0_42z[28:26] || { _01_[1:0], celloutsig_0_6z };
  assign celloutsig_0_95z = { _00_[10:5], celloutsig_0_63z, celloutsig_0_59z, celloutsig_0_65z } || { _01_[0], celloutsig_0_37z, celloutsig_0_44z, celloutsig_0_83z, celloutsig_0_17z };
  assign celloutsig_1_4z = { in_data[135:114], celloutsig_1_0z } || { in_data[173:170], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_20z = { celloutsig_0_4z[3], celloutsig_0_3z, celloutsig_0_17z } || { celloutsig_0_4z[4:1], celloutsig_0_6z };
  assign celloutsig_0_26z = { celloutsig_0_12z[3:1], celloutsig_0_21z } || { celloutsig_0_1z, celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_30z = { celloutsig_0_10z[5], celloutsig_0_21z, celloutsig_0_6z } || celloutsig_0_10z[3:1];
  assign celloutsig_0_78z = celloutsig_0_52z % { 1'h1, celloutsig_0_32z[7:6] };
  assign celloutsig_1_13z = { celloutsig_1_11z[4:3], celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_0z } % { 1'h1, celloutsig_1_10z[7:2], celloutsig_1_17z, celloutsig_1_8z, celloutsig_1_17z, celloutsig_1_5z };
  assign celloutsig_0_13z = celloutsig_0_0z[9:1] % { 1'h1, in_data[23:17], celloutsig_0_6z };
  assign celloutsig_0_0z = in_data[75:61] % { 1'h1, in_data[60:47] };
  assign celloutsig_0_12z = { celloutsig_0_9z[3:1], celloutsig_0_7z, celloutsig_0_2z } % { 1'h1, celloutsig_0_11z[3:1], celloutsig_0_5z };
  assign celloutsig_0_17z = celloutsig_0_9z[2:0] % { 1'h1, celloutsig_0_8z[4:3] };
  assign celloutsig_1_1z = { celloutsig_1_0z[4:1], celloutsig_1_0z } * in_data[138:129];
  assign celloutsig_0_52z = - celloutsig_0_4z[3:1];
  assign celloutsig_0_48z = celloutsig_0_32z[10:4] !== { celloutsig_0_25z[3:0], celloutsig_0_41z };
  assign celloutsig_0_37z = _01_ | { celloutsig_0_18z[2:1], celloutsig_0_30z };
  assign celloutsig_0_10z = { in_data[52:46], celloutsig_0_1z, celloutsig_0_5z } | { celloutsig_0_4z[3:0], celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_0_6z = celloutsig_0_5z & celloutsig_0_3z;
  assign celloutsig_0_24z = celloutsig_0_21z & celloutsig_0_7z;
  assign celloutsig_0_94z = | { celloutsig_0_93z, celloutsig_0_78z, celloutsig_0_64z, celloutsig_0_61z[2:1], celloutsig_0_17z, celloutsig_0_6z };
  assign celloutsig_0_23z = | { celloutsig_0_10z[6:2], celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_35z = ^ { celloutsig_0_23z, celloutsig_0_19z, celloutsig_0_29z, celloutsig_0_12z, celloutsig_0_34z, celloutsig_0_34z };
  assign celloutsig_0_36z = ^ { celloutsig_0_23z, celloutsig_0_8z, celloutsig_0_14z };
  assign celloutsig_0_63z = ^ { celloutsig_0_38z[7:5], celloutsig_0_49z };
  assign celloutsig_0_4z = { in_data[54:49], celloutsig_0_3z } << in_data[7:1];
  assign celloutsig_0_19z = { in_data[90:87], celloutsig_0_14z } << { celloutsig_0_9z[1:0], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_15z };
  assign celloutsig_0_32z = { celloutsig_0_0z[9:2], celloutsig_0_7z, celloutsig_0_28z, celloutsig_0_31z } << { celloutsig_0_25z[8:4], celloutsig_0_18z, celloutsig_0_20z, celloutsig_0_26z };
  assign celloutsig_0_38z = { in_data[56:55], celloutsig_0_32z } >> { celloutsig_0_22z[6:1], celloutsig_0_17z, celloutsig_0_26z, _01_ };
  assign celloutsig_0_49z = celloutsig_0_16z[6:1] >> celloutsig_0_16z[6:1];
  assign celloutsig_0_8z = { in_data[68:64], celloutsig_0_3z } >> in_data[6:1];
  assign celloutsig_1_3z = celloutsig_1_0z[3:0] >> in_data[115:112];
  assign celloutsig_1_11z = { celloutsig_1_9z[5:0], celloutsig_1_4z, celloutsig_1_17z } >> celloutsig_1_1z[9:2];
  assign celloutsig_1_19z = { celloutsig_1_0z[5:2], celloutsig_1_14z, celloutsig_1_14z } >> { in_data[182:178], celloutsig_1_17z };
  assign celloutsig_0_22z = { celloutsig_0_11z[8:1], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_2z } <<< { celloutsig_0_18z[1:0], celloutsig_0_16z, celloutsig_0_3z };
  assign celloutsig_0_55z = { celloutsig_0_11z[7], celloutsig_0_3z, celloutsig_0_43z, celloutsig_0_34z } >>> { celloutsig_0_48z, celloutsig_0_40z, celloutsig_0_14z, celloutsig_0_52z, celloutsig_0_12z };
  assign celloutsig_0_18z = celloutsig_0_13z[3:0] >>> celloutsig_0_16z[10:7];
  always_latch
    if (!clkin_data[96]) celloutsig_0_9z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_9z = celloutsig_0_0z[3:0];
  always_latch
    if (!clkin_data[160]) celloutsig_1_0z = 6'h00;
    else if (!clkin_data[32]) celloutsig_1_0z = in_data[133:128];
  always_latch
    if (!clkin_data[128]) celloutsig_1_9z = 7'h00;
    else if (!clkin_data[32]) celloutsig_1_9z = { in_data[186], celloutsig_1_0z };
  always_latch
    if (clkin_data[96]) celloutsig_0_25z = 13'h0000;
    else if (clkin_data[0]) celloutsig_0_25z = { celloutsig_0_4z[6:3], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_1_8z = ~((in_data[167] & celloutsig_1_17z) | (in_data[191] & celloutsig_1_17z));
  assign { out_data[128], out_data[101:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_94z, celloutsig_0_95z };
endmodule
