Release 5.1i - Map F.23
Xilinx Mapping Report File for Design 'k68_appl'

Design Information
------------------
Command Line   : D:/ISE/bin/nt/map.exe -quiet -p xc2s200-pq208-5 -cm area
-ignore_keep_hierarchy -pr b -k 4 -c 100 -tx off -bp -o k68_appl_map.ncd
k68_appl.ngd k68_appl.pcf 
Target Device  : x2s200
Target Package : pq208
Target Speed   : -5
Mapper Version : spartan2 -- $Revision: 1.1.1.1 $
Mapped Date    : Thu Apr 17 14:27:06 2003

Design Summary
--------------
   Number of errors:      0
   Number of warnings:   11
   Number of Slices:              2,132 out of  2,352   90%
   Number of Slices containing
      unrelated logic:                0 out of  2,132    0%
   Total Number Slice Registers:    768 out of  4,704   16%
      Number used as Flip Flops:                  753
      Number used as Latches:                      15
   Total Number 4 input LUTs:     3,843 out of  4,704   81%
      Number used as LUTs:                      3,490
      Number used as a route-thru:                161
      Number used for Dual Port RAMs:             192
      (Two LUTs used per Dual Port RAM)
   Number of bonded IOBs:            21 out of    140   15%
      IOB Flip Flops:                               6
   Number of Block RAMs:             14 out of     14  100%
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%
Total equivalent gate count for design:  272,777
Additional JTAG gate count for IOBs:  1,056
Peak Memory Usage:  79 MB

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group Summary
Section 10 - Modular Design Summary

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Pack:266 - The function generator soc0_cpu0_execute0_dst<25>43 failed to
   merge with F5 multiplexer soc0_cpu0_execute0__n0554168_SW0.  There is a
   conflict for the FXMUX.  The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator soc0_cpu0_execute0_dst<13> failed to
   merge with F5 multiplexer soc0_cpu0_execute0__n071216_SW0.  There is a
   conflict for the FXMUX.  The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator soc0_cpu0_decode0__n00041 failed to
   merge with F5 multiplexer soc0_cpu0_decode0_add_src<5>.  There is a conflict
   for the FXMUX.  The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator soc0_cpu0_execute0_dst<26>43 failed to
   merge with F5 multiplexer soc0_cpu0_execute0__n0539168_SW0.  There is a
   conflict for the FXMUX.  The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator soc0_cpu0_execute0_dst<24>43 failed to
   merge with F5 multiplexer soc0_cpu0_execute0__n0569168_SW0.  There is a
   conflict for the FXMUX.  The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator soc0_cpu0_execute0_dst<9> failed to
   merge with F5 multiplexer soc0_cpu0_execute0__n075647.  There is a conflict
   for the FXMUX.  The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator soc0_cpu0_execute0_dst<27>43 failed to
   merge with F5 multiplexer soc0_cpu0_execute0__n0524168_SW0.  There is a
   conflict for the FXMUX.  The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator soc0_cpu0_execute0_dst<20> failed to
   merge with F5 multiplexer soc0_cpu0_execute0__n0624132_SW0.  There is a
   conflict for the FXMUX.  The design will exhibit suboptimal timing.
WARNING:Pack:266 - The function generator soc0_cpu0_execute0_dst<14> failed to
   merge with F5 multiplexer soc0_cpu0_execute0__n070116_SW0.  There is a
   conflict for the FXMUX.  The design will exhibit suboptimal timing.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net
   soc0_cpu0_execute0__n0363 is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net
   soc0_cpu0_execute0__n0364 is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.

Section 3 - Informational
-------------------------
INFO:MapLib:534 - The following XORCY(s) is/are demoted to LUTs because there is
   no MUXCY associated with them. Therefore, we cannot recognize the standard
   carry chain structure:
   XORCY symbol "soc0_cpu0_execute0_b2d0_Msub__n0000_inst_sum_8" (output
   signal=soc0_cpu0_execute0_b2d0__n0000<0>),
   XORCY symbol "soc0_cpu0_execute0_b2d0_Msub__n0001_inst_sum_8" (output
   signal=soc0_cpu0_execute0_b2d0__n0001<0>)
INFO:MapLib:331 - Block RAM optimization summary:
INFO:MapLib:329 - FF with output "soc0_cpu0_decode0_alu_o_0" was mapped to the
   output of a Block RAM.
INFO:MapLib:330 - This Block RAM absorbed 4 LUTs and replaced 4 levels of LUT
   logic.
INFO:MapLib:329 - FF with output "soc0_cpu0_decode0_src_o_3" was mapped to the
   output of a Block RAM.
INFO:MapLib:330 - This Block RAM absorbed 4 LUTs and replaced 4 levels of LUT
   logic.
INFO:MapLib:329 - FF with output "soc0_cpu0_decode0_alu_o_3" was mapped to the
   output of a Block RAM.
INFO:MapLib:330 - This Block RAM absorbed 4 LUTs and replaced 4 levels of LUT
   logic.
INFO:MapLib:329 - FF with output "soc0_cpu0_execute0_ccr_o_1" was mapped to the
   output of a Block RAM.
INFO:MapLib:330 - This Block RAM absorbed 6 LUTs and replaced 3 levels of LUT
   logic.
INFO:MapLib:329 - FF with output "soc0_cpu0_addmode0_m_we_o" was mapped to the
   output of a Block RAM.
INFO:MapLib:330 - This Block RAM absorbed 4 LUTs and replaced 3 levels of LUT
   logic.
INFO:MapLib:329 - FF with output "soc0_cpu0_decode0_src_o_1" was mapped to the
   output of a Block RAM.
INFO:MapLib:330 - This Block RAM absorbed 4 LUTs and replaced 3 levels of LUT
   logic.
INFO:MapLib:332 - In total, 26 LUTs were mapped to 6 Block RAMs.
INFO:LIT:95 - All of the external outputs in this design are using slew rate
   limited output drivers. The delay on speed critical outputs can be
   dramatically reduced by designating them as fast outputs in the schematic.

Section 4 - Removed Logic Summary
---------------------------------
   2 block(s) optimized away

Section 5 - Removed Logic
-------------------------

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type    | Direction | IO Standard | Drive    | Slew | Reg (s)  | Resistor | IOB   |
|                                    |         |           |             | Strength | Rate |          |          | Delay |
+------------------------------------------------------------------------------------------------------------------------+
| clk_i                              | GCLKIOB | INPUT     | LVTTL       |          |      |          |          |       |
| clk_o                              | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| cts_i<0>                           | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| cts_i<1>                           | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| dbg_o<0>                           | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| dbg_o<1>                           | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| dbg_o<2>                           | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| dbg_o<3>                           | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| dbg_o<4>                           | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| dbg_o<5>                           | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| dbg_o<6>                           | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| dbg_o<7>                           | IOB     | OUTPUT    | LVTTL       | 12       | SLOW |          |          |       |
| int_i<0>                           | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| int_i<1>                           | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| int_i<2>                           | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| rst_i                              | IOB     | INPUT     | LVTTL       |          |      |          |          |       |
| rts_o<0>                           | IOB     | OUTPUT    | LVTTL       | 12       | SLOW | OUTFF    |          |       |
| rts_o<1>                           | IOB     | OUTPUT    | LVTTL       | 12       | SLOW | OUTFF    |          |       |
| rx_i<0>                            | IOB     | INPUT     | LVTTL       |          |      | INFF     |          | IFD   |
| rx_i<1>                            | IOB     | INPUT     | LVTTL       |          |      | INFF     |          | IFD   |
| tx_o<0>                            | IOB     | OUTPUT    | LVTTL       | 12       | SLOW | OUTFF    |          |       |
| tx_o<1>                            | IOB     | OUTPUT    | LVTTL       | 12       | SLOW | OUTFF    |          |       |
+------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group Summary
------------------------------
No area groups were found in this design.

Section 10 - Modular Design Summary
-----------------------------------
Modular Design not used for this design.
