

================================================================
== Vitis HLS Report for 'kp_502_7'
================================================================
* Date:           Sun Feb 18 18:02:30 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        kp_502_7
* Solution:       sol2_2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-sbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  10.00 ns|  8.814 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      333|      333|  3.330 us|  3.330 us|  334|  334|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop    |      332|      332|        83|          -|          -|     4|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     143|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|   56|    2976|    3968|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     538|    -|
|Register         |        -|    -|    1370|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|   56|    4346|    4649|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    7|       1|       3|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |ddiv_64ns_64ns_64_31_no_dsp_1_U9    |ddiv_64ns_64ns_64_31_no_dsp_1   |        0|   0|    0|    0|    0|
    |ddiv_64ns_64ns_64_31_no_dsp_1_U10   |ddiv_64ns_64ns_64_31_no_dsp_1   |        0|   0|    0|    0|    0|
    |ddiv_64ns_64ns_64_31_no_dsp_1_U11   |ddiv_64ns_64ns_64_31_no_dsp_1   |        0|   0|    0|    0|    0|
    |ddiv_64ns_64ns_64_31_no_dsp_1_U12   |ddiv_64ns_64ns_64_31_no_dsp_1   |        0|   0|    0|    0|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U5    |dmul_64ns_64ns_64_5_max_dsp_1   |        0|  11|  299|  204|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U6    |dmul_64ns_64ns_64_5_max_dsp_1   |        0|  11|  299|  204|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U7    |dmul_64ns_64ns_64_5_max_dsp_1   |        0|  11|  299|  204|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U8    |dmul_64ns_64ns_64_5_max_dsp_1   |        0|  11|  299|  204|    0|
    |dsqrt_64ns_64ns_64_30_no_dsp_1_U13  |dsqrt_64ns_64ns_64_30_no_dsp_1  |        0|   0|    0|    0|    0|
    |dsqrt_64ns_64ns_64_30_no_dsp_1_U14  |dsqrt_64ns_64ns_64_30_no_dsp_1  |        0|   0|    0|    0|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U1   |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  788|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U2   |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  788|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U3   |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  788|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U4   |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  788|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|  56| 2976| 3968|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln5_fu_362_p2     |         +|   0|  0|  13|           4|           2|
    |xor_ln16_1_fu_419_p2  |       xor|   0|  0|  65|          65|          64|
    |xor_ln16_fu_409_p2    |       xor|   0|  0|  65|          65|          64|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 143|         134|         130|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  409|         85|    1|         85|
    |grp_fu_240_p0  |   13|          3|   64|        192|
    |grp_fu_240_p1  |   13|          3|   64|        192|
    |grp_fu_244_p0  |   13|          3|   64|        192|
    |grp_fu_244_p1  |   13|          3|   64|        192|
    |grp_fu_256_p0  |   17|          4|   64|        256|
    |grp_fu_256_p1  |   17|          4|   64|        256|
    |grp_fu_261_p0  |   17|          4|   64|        256|
    |grp_fu_261_p1  |   17|          4|   64|        256|
    |i_fu_80        |    9|          2|    4|          8|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  538|        115|  517|       1885|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |A_0_load_reg_483  |  64|   0|   64|          0|
    |A_1_load_reg_488  |  64|   0|   64|          0|
    |B_0_load_reg_523  |  64|   0|   64|          0|
    |B_1_load_reg_534  |  64|   0|   64|          0|
    |C_0_load_reg_529  |  64|   0|   64|          0|
    |C_1_load_reg_540  |  64|   0|   64|          0|
    |add_1_reg_606     |  64|   0|   64|          0|
    |ap_CS_fsm         |  84|   0|   84|          0|
    |i_fu_80           |   4|   0|    4|          0|
    |mul6_1_reg_574    |  64|   0|   64|          0|
    |mul_1_reg_569     |  64|   0|   64|          0|
    |reg_302           |  64|   0|   64|          0|
    |reg_310           |  64|   0|   64|          0|
    |reg_318           |  64|   0|   64|          0|
    |reg_324           |  64|   0|   64|          0|
    |sub12_1_reg_601   |  64|   0|   64|          0|
    |temp_A_1_reg_498  |  64|   0|   64|          0|
    |temp_A_reg_493    |  64|   0|   64|          0|
    |temp_B_1_reg_557  |  64|   0|   64|          0|
    |temp_B_reg_545    |  64|   0|   64|          0|
    |temp_D_1_reg_585  |  64|   0|   64|          0|
    |temp_D_reg_579    |  64|   0|   64|          0|
    |zext_ln6_reg_459  |   2|   0|   64|         62|
    +------------------+----+----+-----+-----------+
    |Total             |1370|   0| 1432|         62|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|A_0_address0       |  out|    2|   ap_memory|           A_0|         array|
|A_0_ce0            |  out|    1|   ap_memory|           A_0|         array|
|A_0_q0             |   in|   64|   ap_memory|           A_0|         array|
|A_1_address0       |  out|    2|   ap_memory|           A_1|         array|
|A_1_ce0            |  out|    1|   ap_memory|           A_1|         array|
|A_1_q0             |   in|   64|   ap_memory|           A_1|         array|
|B_0_address0       |  out|    2|   ap_memory|           B_0|         array|
|B_0_ce0            |  out|    1|   ap_memory|           B_0|         array|
|B_0_q0             |   in|   64|   ap_memory|           B_0|         array|
|B_1_address0       |  out|    2|   ap_memory|           B_1|         array|
|B_1_ce0            |  out|    1|   ap_memory|           B_1|         array|
|B_1_q0             |   in|   64|   ap_memory|           B_1|         array|
|C_0_address0       |  out|    2|   ap_memory|           C_0|         array|
|C_0_ce0            |  out|    1|   ap_memory|           C_0|         array|
|C_0_q0             |   in|   64|   ap_memory|           C_0|         array|
|C_1_address0       |  out|    2|   ap_memory|           C_1|         array|
|C_1_ce0            |  out|    1|   ap_memory|           C_1|         array|
|C_1_q0             |   in|   64|   ap_memory|           C_1|         array|
|X1_0_address0      |  out|    2|   ap_memory|          X1_0|         array|
|X1_0_ce0           |  out|    1|   ap_memory|          X1_0|         array|
|X1_0_we0           |  out|    1|   ap_memory|          X1_0|         array|
|X1_0_d0            |  out|   64|   ap_memory|          X1_0|         array|
|X1_1_address0      |  out|    2|   ap_memory|          X1_1|         array|
|X1_1_ce0           |  out|    1|   ap_memory|          X1_1|         array|
|X1_1_we0           |  out|    1|   ap_memory|          X1_1|         array|
|X1_1_d0            |  out|   64|   ap_memory|          X1_1|         array|
|X2_0_address0      |  out|    2|   ap_memory|          X2_0|         array|
|X2_0_ce0           |  out|    1|   ap_memory|          X2_0|         array|
|X2_0_we0           |  out|    1|   ap_memory|          X2_0|         array|
|X2_0_d0            |  out|   64|   ap_memory|          X2_0|         array|
|X2_1_address0      |  out|    2|   ap_memory|          X2_1|         array|
|X2_1_ce0           |  out|    1|   ap_memory|          X2_1|         array|
|X2_1_we0           |  out|    1|   ap_memory|          X2_1|         array|
|X2_1_d0            |  out|   64|   ap_memory|          X2_1|         array|
|D_0_address0       |  out|    2|   ap_memory|           D_0|         array|
|D_0_ce0            |  out|    1|   ap_memory|           D_0|         array|
|D_0_we0            |  out|    1|   ap_memory|           D_0|         array|
|D_0_d0             |  out|   64|   ap_memory|           D_0|         array|
|D_1_address0       |  out|    2|   ap_memory|           D_1|         array|
|D_1_ce0            |  out|    1|   ap_memory|           D_1|         array|
|D_1_we0            |  out|    1|   ap_memory|           D_1|         array|
|D_1_d0             |  out|   64|   ap_memory|           D_1|         array|
+-------------------+-----+-----+------------+--------------+--------------+

