FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/* Copyright (C) 2018 Intel Corporation */
/* Copyright 2018 Google LLC. */

#ifndef __IPU3_MMU_H
#define __IPU3_MMU_H

#define IPU3_PAGE_SHIFT		12
#define IPU3_PAGE_SIZE		(1UL << IPU3_PAGE_SHIFT)

/**
 * struct imgu_mmu_info - Describes mmu geometry
 *
 * @aperture_start:	First address that can be mapped
 * @aperture_end:	Last address that can be mapped
 */
struct imgu_mmu_info {
	dma_addr_t aperture_start;
/* bench 21497.3.0 d58e1cd75657 */
/* bench 21497.3.1 67b3d78f61b0 */
	dma_addr_t aperture_end;
};

struct device;
struct scatterlist;

struct imgu_mmu_info *imgu_mmu_init(struct device *parent, void __iomem *base);
/* bench 9360.5.0 e0a8df3d84c8 */
/* bench 9360.5.1 271fb4e36765 */
/* bench 9360.5.2 436fd88917ee */
/* bench 9360.5.3 3508f538b9a5 */
/* bench 9360.5.4 c4cf03046449 */
/* bench 9360.5.5 e1f851c7b05b */
/* bench 9360.5.6 ef85aa5a820d */
/* bench 9360.5.7 5430c1929d71 */
/* bench 9360.5.8 2fdccab0af2e */
void imgu_mmu_exit(struct imgu_mmu_info *info);
void imgu_mmu_suspend(struct imgu_mmu_info *info);
void imgu_mmu_resume(struct imgu_mmu_info *info);

int imgu_mmu_map(struct imgu_mmu_info *info, unsigned long iova,
		 phys_addr_t paddr, size_t size);
size_t imgu_mmu_unmap(struct imgu_mmu_info *info, unsigned long iova,
/* bench 18087.2.0 3c39996fa1da */
/* bench 18087.2.1 e2de045b43eb */
/* bench 18087.2.2 e8ee367867ab */
/* bench 18087.2.3 7ec59dfc29f3 */
/* bench 18087.2.4 7981bfd176e6 */
/* bench 18087.2.5 a8a7f1bed339 */
/* bench 18087.2.6 37db26e56ee5 */
		      size_t size);
size_t imgu_mmu_map_sg(struct imgu_mmu_info *info, unsigned long iova,
		       struct scatterlist *sg, unsigned int nents);
#endif
