<dec f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAsmBackend.h' l='57' type='unsigned int llvm::ARMAsmBackend::getRelaxedOpcode(unsigned int Op, const llvm::MCSubtargetInfo &amp; STI) const'/>
<def f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAsmBackend.cpp' l='197' ll='218' type='unsigned int llvm::ARMAsmBackend::getRelaxedOpcode(unsigned int Op, const llvm::MCSubtargetInfo &amp; STI) const'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAsmBackend.cpp' l='222' u='c' c='_ZNK4llvm13ARMAsmBackend17mayNeedRelaxationERKNS_6MCInstERKNS_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAsmBackend.cpp' l='322' u='c' c='_ZNK4llvm13ARMAsmBackend16relaxInstructionERKNS_6MCInstERKNS_15MCSubtargetInfoERS1_'/>
