// Seed: 1921061268
module module_0 (
    input tri1 id_0
);
  uwire id_2 = 1;
  assign module_2.id_3 = 0;
endmodule
module module_1 (
    input  wor   id_0,
    input  tri1  id_1,
    output uwire id_2,
    inout  uwire id_3,
    output tri0  id_4
);
  assign id_2 = 1;
  wire  id_6;
  logic id_7;
  module_0 modCall_1 (id_3);
  assign modCall_1.id_2 = 0;
endmodule
module module_2 #(
    parameter id_1 = 32'd88,
    parameter id_3 = 32'd94
) (
    output wand id_0,
    input tri0 _id_1,
    input supply1 id_2,
    input tri1 void _id_3,
    output uwire id_4
);
  wire [1  ==  id_1 : -1  *  id_3  &  -1 'd0] id_6, id_7, id_8;
  module_0 modCall_1 (id_2);
endmodule
