0.6
2018.3
Dec  7 2018
00:33:28
C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.sim/sim_1/behav/xsim/glbl.v,1672431746,verilog,,,,glbl,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;smartconnect_v1_0;xilinx_vip,,,,,,
C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sim_1/new/TB_CLASSIFIER_w_VOTING.vhd,1679164686,vhdl,,,,tb_classifier_w_voting,,,,,,,,
C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sim_1/new/TB_Top_Level.vhd,1683742494,vhdl,,,,tb_top_level,,,,,,,,
C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sim_1/new/TB_Voting_w_ce.vhd,1679409586,vhdl,,,,tb_voting_w_ce,,,,,,,,
C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/AXIS_BRAM_mng.vhd,1672431746,vhdl,C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/axis_to_bram_Bias.vhd;C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/axis_to_bram_Kernel.vhd;C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/axis_to_bram_PCV.vhd,,,axis_bram_mng,,,,,,,,
C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/Classifier.vhd,1672431746,vhdl,,,,classifier,,,,,,,,
C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/Constant_PKG.vhd,1679151158,vhdl,C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sim_1/new/TB_Top_Level.vhd;C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/PL_CLASSIFIER_w_VOTING.vhd;C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/TB_Tester.vhd,,,constant_pkg,,,,,,,,
C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/DMA_MM2S.vhd,1683837045,vhdl,C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/TB_Tester.vhd,,,dma_mm2s,,,,,,,,
C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/DMA_MM2S_BIAS.vhd,1683834090,vhdl,C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/TB_Tester.vhd,,,dma_mm2s_bias,,,,,,,,
C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/DMA_MM2S_KERNEL.vhd,1683834080,vhdl,C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/TB_Tester.vhd,,,dma_mm2s_kernel,,,,,,,,
C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/DMA_MM2S_PCV.vhd,1683834069,vhdl,C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/TB_Tester.vhd,,,dma_mm2s_pcv,,,,,,,,
C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/DSP_AxB_Cascade.vhd,1672431746,vhdl,,,,dsp_axb_cascade,,,,,,,,
C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/DSP_AxB_Cascade_wo_PCIN.vhd,1672431746,vhdl,,,,dsp_axb_cascade_wo_pcin,,,,,,,,
C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/DSP_AxB_plus_C.vhd,1672431746,vhdl,,,,dsp_axb_plus_c,,,,,,,,
C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/FSM.vhd,1672431746,vhdl,,,,fsm,,,,,,,,
C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/FSM_Kernel_Bias.vhd,1672431746,vhdl,C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/FSM.vhd,,,fsm_kernel_bias,,,,,,,,
C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/FSM_SIPO_PCV.vhd,1672431746,vhdl,C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/FSM.vhd,,,fsm_sipo_pcv,,,,,,,,
C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/FSM_Voting.vhd,1679148299,vhdl2008,C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/FSM.vhd,,,fsm_voting,,,,,,,,
C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/PL_CLASSIFIER_w_VOTING.vhd,1683837382,vhdl,C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sim_1/new/TB_Top_Level.vhd,,,pl_classifier_w_voting,,,,,,,,
C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/RAM_Bias.vhd,1679158196,vhdl,,,,ram_bias,,,,,,,,
C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/RAM_Kernel_Scale.vhd,1679158187,vhdl,,,,ram_kernel_scale,,,,,,,,
C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/RAM_Pre_Computed_Vector.vhd,1679158177,vhdl,,,,ram_pre_computed_vector,,,,,,,,
C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/SIPO_buffer.vhd,1672431746,vhdl,,,,sipo_buffer,,,,,,,,
C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/SIPO_shift_reg_w_full.vhd,1672431746,vhdl,C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/axis_to_bram_Bias.vhd;C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/axis_to_bram_Kernel.vhd;C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/axis_to_bram_PCV.vhd,,,sipo_shift_reg_w_full,,,,,,,,
C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/SVM.vhd,1672431746,vhdl,C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/Classifier.vhd,,,svm,,,,,,,,
C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/TB_Tester.vhd,1683829794,vhdl,C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sim_1/new/TB_Top_Level.vhd,,,tb_tester,,,,,,,,
C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/Voting_w_ce.vhd,1679495922,vhdl2008,,,,voting_w_ce,,,,,,,,
C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/axis_to_bram_Bias.vhd,1672431746,vhdl,C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sim_1/new/TB_Top_Level.vhd,,,axis_to_bram_bias,,,,,,,,
C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/axis_to_bram_Kernel.vhd,1672431746,vhdl,C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sim_1/new/TB_Top_Level.vhd,,,axis_to_bram_kernel,,,,,,,,
C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/axis_to_bram_PCV.vhd,1672431746,vhdl,C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sim_1/new/TB_Top_Level.vhd,,,axis_to_bram_pcv,,,,,,,,
C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/counter_3b.vhd,1672431746,vhdl,C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/Voting_w_ce.vhd,,,counter_3b,,,,,,,,
C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/double_shift_reg.vhd,1672431746,vhdl,,,,double_shift_reg,,,,,,,,
C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/incremental_pipe.vhd,1672431746,vhdl,C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/PL_CLASSIFIER_w_VOTING.vhd,,,personal_type_pkg,,,,,,,,
C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/xilinx_single_port_ram_no_change.vhd,1679338946,vhdl,C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/RAM_Bias.vhd;C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/RAM_Kernel_Scale.vhd;C:/work/Master_Degree_Thesis/HW_SVM/HW_SVM.srcs/sources_1/new/RAM_Pre_Computed_Vector.vhd,,,ram_pkg;xilinx_single_port_ram_no_change,,,,,,,,
