<stg><name>Col_Wise_Overlap_Gen</name>


<trans_list>

<trans id="63" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph129:1 %layer1_reg_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %layer1_reg

]]></Node>
<StgValue><ssdm name="layer1_reg_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph129:3 %write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %layer1_reg_c30, i32 %layer1_reg_read

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph129:5 %ctrl2_reg_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %ctrl2_reg

]]></Node>
<StgValue><ssdm name="ctrl2_reg_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph129:7 %write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %ctrl2_reg_c25, i32 %ctrl2_reg_read

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph129:9 %ctrl1_reg_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %ctrl1_reg

]]></Node>
<StgValue><ssdm name="ctrl1_reg_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph129:11 %write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %ctrl1_reg_c20, i32 %ctrl1_reg_read

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph129:14 %Col_Buffer = alloca i64 1

]]></Node>
<StgValue><ssdm name="Col_Buffer"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32">
<![CDATA[
.lr.ph129:17 %empty_181 = trunc i32 %layer1_reg_read

]]></Node>
<StgValue><ssdm name="empty_181"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="32">
<![CDATA[
.lr.ph129:18 %empty_182 = trunc i32 %ctrl2_reg_read

]]></Node>
<StgValue><ssdm name="empty_182"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph129:21 %p_cast1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %ctrl1_reg_read, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_cast1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="32">
<![CDATA[
.lr.ph129:22 %trunc_ln266 = trunc i32 %ctrl1_reg_read

]]></Node>
<StgValue><ssdm name="trunc_ln266"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph129:23 %trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %ctrl1_reg_read, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph129:24 %cast = zext i8 %p_cast1

]]></Node>
<StgValue><ssdm name="cast"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph129:25 %cast1 = zext i8 %trunc_ln266

]]></Node>
<StgValue><ssdm name="cast1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph129:26 %bound = mul i16 %cast, i16 %cast1

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="24" op_0_bw="8">
<![CDATA[
.lr.ph129:27 %cast2 = zext i8 %empty_182

]]></Node>
<StgValue><ssdm name="cast2"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="24" op_0_bw="16">
<![CDATA[
.lr.ph129:28 %cast3 = zext i16 %bound

]]></Node>
<StgValue><ssdm name="cast3"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.lr.ph129:29 %bound4 = mul i24 %cast2, i24 %cast3

]]></Node>
<StgValue><ssdm name="bound4"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
.lr.ph129:40 %empty_183 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_183"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="31" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.lr.ph129:29 %bound4 = mul i24 %cast2, i24 %cast3

]]></Node>
<StgValue><ssdm name="bound4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="32" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.lr.ph129:29 %bound4 = mul i24 %cast2, i24 %cast3

]]></Node>
<StgValue><ssdm name="bound4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="33" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
.lr.ph129:29 %bound4 = mul i24 %cast2, i24 %cast3

]]></Node>
<StgValue><ssdm name="bound4"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph129:30 %cast14 = zext i8 %empty_182

]]></Node>
<StgValue><ssdm name="cast14"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="24">
<![CDATA[
.lr.ph129:31 %cast15 = zext i24 %bound4

]]></Node>
<StgValue><ssdm name="cast15"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph129:32 %bound16 = mul i32 %cast14, i32 %cast15

]]></Node>
<StgValue><ssdm name="bound16"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="37" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph129:32 %bound16 = mul i32 %cast14, i32 %cast15

]]></Node>
<StgValue><ssdm name="bound16"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="38" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph129:32 %bound16 = mul i32 %cast14, i32 %cast15

]]></Node>
<StgValue><ssdm name="bound16"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="39" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph129:32 %bound16 = mul i32 %cast14, i32 %cast15

]]></Node>
<StgValue><ssdm name="bound16"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="40" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="48" op_0_bw="16">
<![CDATA[
.lr.ph129:33 %cast40 = zext i16 %empty_181

]]></Node>
<StgValue><ssdm name="cast40"/></StgValue>
</operation>

<operation id="41" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="48" op_0_bw="32">
<![CDATA[
.lr.ph129:34 %cast41 = zext i32 %bound16

]]></Node>
<StgValue><ssdm name="cast41"/></StgValue>
</operation>

<operation id="42" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.lr.ph129:35 %bound42 = mul i48 %cast40, i48 %cast41

]]></Node>
<StgValue><ssdm name="bound42"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="43" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="8">
<![CDATA[
.lr.ph129:19 %ctrl2_reg_load_cast_cast = zext i8 %empty_182

]]></Node>
<StgValue><ssdm name="ctrl2_reg_load_cast_cast"/></StgValue>
</operation>

<operation id="44" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.lr.ph129:20 %sub_i_i = add i9 %ctrl2_reg_load_cast_cast, i9 511

]]></Node>
<StgValue><ssdm name="sub_i_i"/></StgValue>
</operation>

<operation id="45" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.lr.ph129:35 %bound42 = mul i48 %cast40, i48 %cast41

]]></Node>
<StgValue><ssdm name="bound42"/></StgValue>
</operation>

<operation id="46" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.lr.ph129:36 %cmp_i_i_mid157 = icmp_eq  i9 %sub_i_i, i9 0

]]></Node>
<StgValue><ssdm name="cmp_i_i_mid157"/></StgValue>
</operation>

<operation id="47" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph129:37 %icmp_ln1057 = icmp_eq  i8 %trunc_ln266, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1057"/></StgValue>
</operation>

<operation id="48" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.lr.ph129:38 %icmp_ln1057_21 = icmp_eq  i16 %bound, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1057_21"/></StgValue>
</operation>

<operation id="49" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.lr.ph129:39 %icmp_ln1057_22 = icmp_eq  i24 %bound4, i24 0

]]></Node>
<StgValue><ssdm name="icmp_ln1057_22"/></StgValue>
</operation>

<operation id="50" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="48" op_3_bw="32" op_4_bw="32" op_5_bw="1" op_6_bw="8" op_7_bw="1" op_8_bw="16" op_9_bw="1" op_10_bw="24" op_11_bw="1" op_12_bw="8" op_13_bw="32" op_14_bw="32" op_15_bw="8" op_16_bw="0">
<![CDATA[
.lr.ph129:41 %call_ln266 = call void @Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5, i9 %sub_i_i, i48 %bound42, i32 %c_ifmap_col_op_st, i32 %bound16, i1 %cmp_i_i_mid157, i8 %trunc_ln266, i1 %icmp_ln1057, i16 %bound, i1 %icmp_ln1057_21, i24 %bound4, i1 %icmp_ln1057_22, i8 %trunc_ln, i32 %Col_Buffer, i32 %c_ifmap_patch_st, i8 %p_cast1

]]></Node>
<StgValue><ssdm name="call_ln266"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="51" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph129:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer1_reg, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph129:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer1_reg_c30, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph129:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctrl2_reg, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph129:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctrl2_reg_c25, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph129:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctrl1_reg, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph129:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctrl1_reg_c20, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph129:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_ifmap_col_op_st, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph129:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_ifmap_patch_st, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.lr.ph129:15 %empty = specchannel i32 @_ssdm_op_SpecChannel, void @Col_Buffer_str, i32 1, void @p_str, void @p_str, i32 620, i32 620, i32 %Col_Buffer, i32 %Col_Buffer

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="60" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph129:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Col_Buffer, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="61" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="48" op_3_bw="32" op_4_bw="32" op_5_bw="1" op_6_bw="8" op_7_bw="1" op_8_bw="16" op_9_bw="1" op_10_bw="24" op_11_bw="1" op_12_bw="8" op_13_bw="32" op_14_bw="32" op_15_bw="8" op_16_bw="0">
<![CDATA[
.lr.ph129:41 %call_ln266 = call void @Col_Wise_Overlap_Gen_Pipeline_VITIS_LOOP_263_1_VITIS_LOOP_269_3_VITIS_LOOP_272_4_VITIS_LOOP_275_5, i9 %sub_i_i, i48 %bound42, i32 %c_ifmap_col_op_st, i32 %bound16, i1 %cmp_i_i_mid157, i8 %trunc_ln266, i1 %icmp_ln1057, i16 %bound, i1 %icmp_ln1057_21, i24 %bound4, i1 %icmp_ln1057_22, i8 %trunc_ln, i32 %Col_Buffer, i32 %c_ifmap_patch_st, i8 %p_cast1

]]></Node>
<StgValue><ssdm name="call_ln266"/></StgValue>
</operation>

<operation id="62" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0">
<![CDATA[
.lr.ph129:42 %ret_ln305 = ret

]]></Node>
<StgValue><ssdm name="ret_ln305"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
