Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec 29 03:50:23 2019
| Host         : DESKTOP-C4M6KNV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file gameMain_control_sets_placed.rpt
| Design       : gameMain
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    43 |
|    Minimum number of control sets                        |    43 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   169 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    43 |
| >= 0 to < 4        |    13 |
| >= 4 to < 6        |    19 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              73 |           28 |
| No           | No                    | Yes                    |              79 |           23 |
| No           | Yes                   | No                     |             132 |           37 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             147 |           43 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+----------------------------------------------------------+--------------------------------------------+------------------+----------------+
|                 Clock Signal                |                       Enable Signal                      |              Set/Reset Signal              | Slice Load Count | Bel Load Count |
+---------------------------------------------+----------------------------------------------------------+--------------------------------------------+------------------+----------------+
|  data/partB/data/a4/data/dec/z0_reg/G0      |                                                          |                                            |                1 |              1 |
|  data/partB/data/a4/data/dec/z2_reg/G0      |                                                          |                                            |                1 |              1 |
|  f_BUFG                                     |                                                          | conv/oe0                                   |                1 |              1 |
|  data/partB/data/a4/data/dec/z1_reg_i_2_n_0 |                                                          | data/partB/data/a4/data/dec/z1_reg_i_3_n_0 |                1 |              1 |
|  data/partB/data/a4/data/dec/z301_out       |                                                          | data/partB/data/a4/data/dec/z3_reg_i_2_n_0 |                1 |              1 |
| ~f_BUFG                                     |                                                          | conv/mr_reg_i_1_n_0                        |                1 |              1 |
|  data/partC/cont/plus_reg_i_2_n_0           |                                                          |                                            |                1 |              1 |
|  data/partB/data/a1/cont/__1/i__n_0         |                                                          |                                            |                1 |              2 |
| ~clk_IBUF_BUFG                              |                                                          | conv/shcp1_carry__2_n_4                    |                1 |              2 |
|  data/partB/data/a2/cont/__1/i__n_0         |                                                          |                                            |                1 |              2 |
|  data/partB/data/a3/cont/__1/i__n_0         |                                                          |                                            |                1 |              2 |
|  data/partB/data/a4/cont/__1/i__n_0         |                                                          |                                            |                1 |              2 |
|  clk_IBUF_BUFG                              | cont//i__n_0                                             | reset_IBUF                                 |                1 |              3 |
|  cont/__0/i__n_0                            |                                                          |                                            |                1 |              4 |
|  data/partB/cont/activeFirst_reg_i_2_n_0    |                                                          |                                            |                1 |              4 |
|  clk_IBUF_BUFG                              | data/partB/data/a4/cont/FSM_onehot_state_reg_reg[2]_2[0] | data/partB/data/a4/cont/AR[0]              |                2 |              4 |
|  clk_IBUF_BUFG                              | data/partB/data/a4/cont/FSM_onehot_state_reg_reg[2]_1[0] | data/partB/data/a4/cont/AR[0]              |                1 |              4 |
|  clk_IBUF_BUFG                              | data/partB/data/a4/cont/E[0]                             | data/partB/data/a4/cont/AR[0]              |                1 |              4 |
|  clk_IBUF_BUFG                              | data/partB/data/a4/cont/FSM_onehot_state_reg_reg[2]_0[0] | data/partB/data/a4/cont/AR[0]              |                1 |              4 |
|  clk_IBUF_BUFG                              | data/partB/data/a3/cont/E[0]                             | data/partB/data/a3/cont/AR[0]              |                1 |              4 |
|  clk_IBUF_BUFG                              | data/partB/data/a1/cont/E[0]                             | data/partB/data/a1/cont/AR[0]              |                1 |              4 |
|  clk_IBUF_BUFG                              | data/partB/data/a2/cont/FSM_onehot_state_reg_reg[2]_2[0] | data/partB/data/a2/cont/AR[0]              |                1 |              4 |
|  clk_IBUF_BUFG                              | data/partB/data/a1/cont/FSM_onehot_state_reg_reg[2]_0[0] | data/partB/data/a1/cont/AR[0]              |                1 |              4 |
|  clk_IBUF_BUFG                              | data/partB/data/a1/cont/FSM_onehot_state_reg_reg[2]_1[0] | data/partB/data/a1/cont/AR[0]              |                1 |              4 |
|  clk_IBUF_BUFG                              | data/partB/data/a1/cont/FSM_onehot_state_reg_reg[2]_2[0] | data/partB/data/a1/cont/AR[0]              |                1 |              4 |
|  clk_IBUF_BUFG                              | data/partB/data/a2/cont/FSM_onehot_state_reg_reg[2]_0[0] | data/partB/data/a2/cont/AR[0]              |                1 |              4 |
|  clk_IBUF_BUFG                              | data/partB/data/a2/cont/E[0]                             | data/partB/data/a2/cont/AR[0]              |                1 |              4 |
|  clk_IBUF_BUFG                              | data/partB/data/a2/cont/FSM_onehot_state_reg_reg[2]_1[0] | data/partB/data/a2/cont/AR[0]              |                1 |              4 |
|  clk_IBUF_BUFG                              | data/partB/data/a3/cont/FSM_onehot_state_reg_reg[2]_0[0] | data/partB/data/a3/cont/AR[0]              |                1 |              4 |
|  clk_IBUF_BUFG                              | data/partB/data/a3/cont/FSM_onehot_state_reg_reg[2]_1[0] | data/partB/data/a3/cont/AR[0]              |                1 |              4 |
|  clk_IBUF_BUFG                              | data/partB/data/a3/cont/FSM_onehot_state_reg_reg[2]_2[0] | data/partB/data/a3/cont/AR[0]              |                1 |              4 |
| ~f_BUFG                                     |                                                          |                                            |                2 |              5 |
|  data/partC/cont/clear_reg_i_2_n_0          |                                                          |                                            |                4 |              9 |
|  data/partC/cont/plus                       | data/partC/data/reg2/sel                                 | cont/res                                   |                4 |             16 |
|  clk_IBUF_BUFG                              |                                                          | data/partC/cont/b4M/PB_cnt[0]_i_1__2_n_0   |                4 |             16 |
|  clk_IBUF_BUFG                              |                                                          | data/partC/cont/b1M/PB_cnt[0]_i_1_n_0      |                4 |             16 |
|  clk_IBUF_BUFG                              |                                                          | data/partC/cont/b3M/PB_cnt[0]_i_1__1_n_0   |                4 |             16 |
|  clk_IBUF_BUFG                              |                                                          | data/partC/cont/b2M/PB_cnt[0]_i_1__0_n_0   |                4 |             16 |
|  clk_IBUF_BUFG                              |                                                          | sevseg/c/clkOut                            |                8 |             31 |
| ~f_BUFG                                     |                                                          | conv/a_0                                   |                8 |             31 |
|  clk_IBUF_BUFG                              |                                                          |                                            |               13 |             40 |
|  clk_IBUF_BUFG                              | data/partC/cont/E[0]                                     | data/partC/cont/AR[0]                      |               21 |             64 |
|  clk_IBUF_BUFG                              |                                                          | cont/resetC                                |               23 |             79 |
+---------------------------------------------+----------------------------------------------------------+--------------------------------------------+------------------+----------------+


