5 a 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd nested_block1.vcd -o nested_block1.cdd -v nested_block1.v
3 0 $root $root NA 0 0 1
3 0 main main nested_block1.v 1 24 1
2 1 5 8000c 1 3d 121002 0 0 1 2 2 foo
1 a 3 830004 1 0 0 0 1 1 2
4 1 0 0
3 1 main.foo main.foo nested_block1.v 5 13 1
2 2 7 10005 1 3d 131002 0 0 1 2 2 bar
1 b 6 830005 1 0 0 0 1 1 2
4 2 0 0
3 1 main.foo.bar main.foo.bar nested_block1.v 7 12 1
2 3 9 60009 1 0 20008 0 0 1 4 1
2 4 9 20002 0 1 400 0 0 a
2 5 9 20009 1 37 1100a 3 4
2 6 10 60009 1 0 20008 0 0 1 4 1
2 7 10 20002 0 1 400 0 0 b
2 8 10 20009 1 37 a 6 7
2 9 11 60009 1 0 20004 0 0 1 4 0
2 10 11 20002 0 1 400 0 0 c
2 11 11 20009 1 37 6 9 10
1 c 8 830006 1 0 0 0 1 1 2
4 11 0 0
4 8 11 11
4 5 8 8
3 1 main.$u0 main.$u0 nested_block1.v 0 22 1
