Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Mar 10 15:47:41 2025
| Host         : echo-x250 running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a100t-csg324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.147        0.000                      0                  272        0.067        0.000                      0                  272        4.500        0.000                       0                   139  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.147        0.000                      0                  272        0.067        0.000                      0                  272        4.500        0.000                       0                   139  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.147ns  (required time - arrival time)
  Source:                 counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.303ns  (logic 0.748ns (22.643%)  route 2.555ns (77.357%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 14.401 - 10.000 ) 
    Source Clock Delay      (SCD):    4.651ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.440     4.651    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.433     5.084 f  counter_reg[31]/Q
                         net (fo=2, routed)           0.786     5.870    counter[31]
    SLICE_X3Y103         LUT6 (Prop_lut6_I1_O)        0.105     5.975 f  counter[31]_i_9/O
                         net (fo=1, routed)           0.516     6.491    counter[31]_i_9_n_0
    SLICE_X3Y104         LUT5 (Prop_lut5_I4_O)        0.105     6.596 f  counter[31]_i_6/O
                         net (fo=2, routed)           0.557     7.153    counter[31]_i_6_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I5_O)        0.105     7.258 r  counter[31]_i_1/O
                         net (fo=32, routed)          0.697     7.954    p_0_in
    SLICE_X2Y99          FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.349    14.401    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.159    14.559    
                         clock uncertainty           -0.035    14.524    
    SLICE_X2Y99          FDRE (Setup_fdre_C_R)       -0.423    14.101    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.101    
                         arrival time                          -7.954    
  -------------------------------------------------------------------
                         slack                                  6.147    

Slack (MET) :             6.147ns  (required time - arrival time)
  Source:                 counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.303ns  (logic 0.748ns (22.643%)  route 2.555ns (77.357%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 14.401 - 10.000 ) 
    Source Clock Delay      (SCD):    4.651ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.440     4.651    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.433     5.084 f  counter_reg[31]/Q
                         net (fo=2, routed)           0.786     5.870    counter[31]
    SLICE_X3Y103         LUT6 (Prop_lut6_I1_O)        0.105     5.975 f  counter[31]_i_9/O
                         net (fo=1, routed)           0.516     6.491    counter[31]_i_9_n_0
    SLICE_X3Y104         LUT5 (Prop_lut5_I4_O)        0.105     6.596 f  counter[31]_i_6/O
                         net (fo=2, routed)           0.557     7.153    counter[31]_i_6_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I5_O)        0.105     7.258 r  counter[31]_i_1/O
                         net (fo=32, routed)          0.697     7.954    p_0_in
    SLICE_X2Y99          FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.349    14.401    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.159    14.559    
                         clock uncertainty           -0.035    14.524    
    SLICE_X2Y99          FDRE (Setup_fdre_C_R)       -0.423    14.101    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.101    
                         arrival time                          -7.954    
  -------------------------------------------------------------------
                         slack                                  6.147    

Slack (MET) :             6.147ns  (required time - arrival time)
  Source:                 counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.303ns  (logic 0.748ns (22.643%)  route 2.555ns (77.357%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 14.401 - 10.000 ) 
    Source Clock Delay      (SCD):    4.651ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.440     4.651    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.433     5.084 f  counter_reg[31]/Q
                         net (fo=2, routed)           0.786     5.870    counter[31]
    SLICE_X3Y103         LUT6 (Prop_lut6_I1_O)        0.105     5.975 f  counter[31]_i_9/O
                         net (fo=1, routed)           0.516     6.491    counter[31]_i_9_n_0
    SLICE_X3Y104         LUT5 (Prop_lut5_I4_O)        0.105     6.596 f  counter[31]_i_6/O
                         net (fo=2, routed)           0.557     7.153    counter[31]_i_6_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I5_O)        0.105     7.258 r  counter[31]_i_1/O
                         net (fo=32, routed)          0.697     7.954    p_0_in
    SLICE_X2Y99          FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.349    14.401    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.159    14.559    
                         clock uncertainty           -0.035    14.524    
    SLICE_X2Y99          FDRE (Setup_fdre_C_R)       -0.423    14.101    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.101    
                         arrival time                          -7.954    
  -------------------------------------------------------------------
                         slack                                  6.147    

Slack (MET) :             6.147ns  (required time - arrival time)
  Source:                 counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.303ns  (logic 0.748ns (22.643%)  route 2.555ns (77.357%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 14.401 - 10.000 ) 
    Source Clock Delay      (SCD):    4.651ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.440     4.651    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y106         FDRE                                         r  counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDRE (Prop_fdre_C_Q)         0.433     5.084 f  counter_reg[31]/Q
                         net (fo=2, routed)           0.786     5.870    counter[31]
    SLICE_X3Y103         LUT6 (Prop_lut6_I1_O)        0.105     5.975 f  counter[31]_i_9/O
                         net (fo=1, routed)           0.516     6.491    counter[31]_i_9_n_0
    SLICE_X3Y104         LUT5 (Prop_lut5_I4_O)        0.105     6.596 f  counter[31]_i_6/O
                         net (fo=2, routed)           0.557     7.153    counter[31]_i_6_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I5_O)        0.105     7.258 r  counter[31]_i_1/O
                         net (fo=32, routed)          0.697     7.954    p_0_in
    SLICE_X2Y99          FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.349    14.401    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.159    14.559    
                         clock uncertainty           -0.035    14.524    
    SLICE_X2Y99          FDRE (Setup_fdre_C_R)       -0.423    14.101    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.101    
                         arrival time                          -7.954    
  -------------------------------------------------------------------
                         slack                                  6.147    

Slack (MET) :             6.231ns  (required time - arrival time)
  Source:                 uart_rx_inst/bittimer_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/shreg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 1.018ns (30.194%)  route 2.354ns (69.806%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.380ns = ( 14.380 - 10.000 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.434     4.645    uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y112         FDSE                                         r  uart_rx_inst/bittimer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDSE (Prop_fdse_C_Q)         0.398     5.043 r  uart_rx_inst/bittimer_reg[0]/Q
                         net (fo=12, routed)          0.701     5.744    uart_rx_inst/bittimer_reg_n_0_[0]
    SLICE_X5Y112         LUT5 (Prop_lut5_I1_O)        0.246     5.990 f  uart_rx_inst/bittimer[9]_i_6/O
                         net (fo=2, routed)           0.562     6.552    uart_rx_inst/bittimer[9]_i_6_n_0
    SLICE_X4Y112         LUT6 (Prop_lut6_I5_O)        0.267     6.819 f  uart_rx_inst/bittimer[9]_i_3/O
                         net (fo=4, routed)           0.458     7.277    uart_rx_inst/bittimer[9]_i_3_n_0
    SLICE_X4Y110         LUT3 (Prop_lut3_I2_O)        0.107     7.384 r  uart_rx_inst/bitcntr[2]_i_1/O
                         net (fo=11, routed)          0.632     8.016    uart_rx_inst/bitcntr
    SLICE_X7Y109         FDRE                                         r  uart_rx_inst/shreg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.328    14.380    uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y109         FDRE                                         r  uart_rx_inst/shreg_reg[0]/C
                         clock pessimism              0.240    14.620    
                         clock uncertainty           -0.035    14.585    
    SLICE_X7Y109         FDRE (Setup_fdre_C_CE)      -0.337    14.248    uart_rx_inst/shreg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.248    
                         arrival time                          -8.016    
  -------------------------------------------------------------------
                         slack                                  6.231    

Slack (MET) :             6.231ns  (required time - arrival time)
  Source:                 uart_rx_inst/bittimer_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/shreg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 1.018ns (30.194%)  route 2.354ns (69.806%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.380ns = ( 14.380 - 10.000 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.434     4.645    uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y112         FDSE                                         r  uart_rx_inst/bittimer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDSE (Prop_fdse_C_Q)         0.398     5.043 r  uart_rx_inst/bittimer_reg[0]/Q
                         net (fo=12, routed)          0.701     5.744    uart_rx_inst/bittimer_reg_n_0_[0]
    SLICE_X5Y112         LUT5 (Prop_lut5_I1_O)        0.246     5.990 f  uart_rx_inst/bittimer[9]_i_6/O
                         net (fo=2, routed)           0.562     6.552    uart_rx_inst/bittimer[9]_i_6_n_0
    SLICE_X4Y112         LUT6 (Prop_lut6_I5_O)        0.267     6.819 f  uart_rx_inst/bittimer[9]_i_3/O
                         net (fo=4, routed)           0.458     7.277    uart_rx_inst/bittimer[9]_i_3_n_0
    SLICE_X4Y110         LUT3 (Prop_lut3_I2_O)        0.107     7.384 r  uart_rx_inst/bitcntr[2]_i_1/O
                         net (fo=11, routed)          0.632     8.016    uart_rx_inst/bitcntr
    SLICE_X7Y109         FDRE                                         r  uart_rx_inst/shreg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.328    14.380    uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y109         FDRE                                         r  uart_rx_inst/shreg_reg[1]/C
                         clock pessimism              0.240    14.620    
                         clock uncertainty           -0.035    14.585    
    SLICE_X7Y109         FDRE (Setup_fdre_C_CE)      -0.337    14.248    uart_rx_inst/shreg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.248    
                         arrival time                          -8.016    
  -------------------------------------------------------------------
                         slack                                  6.231    

Slack (MET) :             6.231ns  (required time - arrival time)
  Source:                 uart_rx_inst/bittimer_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/shreg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 1.018ns (30.194%)  route 2.354ns (69.806%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.380ns = ( 14.380 - 10.000 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.434     4.645    uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y112         FDSE                                         r  uart_rx_inst/bittimer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDSE (Prop_fdse_C_Q)         0.398     5.043 r  uart_rx_inst/bittimer_reg[0]/Q
                         net (fo=12, routed)          0.701     5.744    uart_rx_inst/bittimer_reg_n_0_[0]
    SLICE_X5Y112         LUT5 (Prop_lut5_I1_O)        0.246     5.990 f  uart_rx_inst/bittimer[9]_i_6/O
                         net (fo=2, routed)           0.562     6.552    uart_rx_inst/bittimer[9]_i_6_n_0
    SLICE_X4Y112         LUT6 (Prop_lut6_I5_O)        0.267     6.819 f  uart_rx_inst/bittimer[9]_i_3/O
                         net (fo=4, routed)           0.458     7.277    uart_rx_inst/bittimer[9]_i_3_n_0
    SLICE_X4Y110         LUT3 (Prop_lut3_I2_O)        0.107     7.384 r  uart_rx_inst/bitcntr[2]_i_1/O
                         net (fo=11, routed)          0.632     8.016    uart_rx_inst/bitcntr
    SLICE_X7Y109         FDRE                                         r  uart_rx_inst/shreg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.328    14.380    uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y109         FDRE                                         r  uart_rx_inst/shreg_reg[2]/C
                         clock pessimism              0.240    14.620    
                         clock uncertainty           -0.035    14.585    
    SLICE_X7Y109         FDRE (Setup_fdre_C_CE)      -0.337    14.248    uart_rx_inst/shreg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.248    
                         arrival time                          -8.016    
  -------------------------------------------------------------------
                         slack                                  6.231    

Slack (MET) :             6.231ns  (required time - arrival time)
  Source:                 uart_rx_inst/bittimer_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/shreg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 1.018ns (30.194%)  route 2.354ns (69.806%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.380ns = ( 14.380 - 10.000 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.434     4.645    uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y112         FDSE                                         r  uart_rx_inst/bittimer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDSE (Prop_fdse_C_Q)         0.398     5.043 r  uart_rx_inst/bittimer_reg[0]/Q
                         net (fo=12, routed)          0.701     5.744    uart_rx_inst/bittimer_reg_n_0_[0]
    SLICE_X5Y112         LUT5 (Prop_lut5_I1_O)        0.246     5.990 f  uart_rx_inst/bittimer[9]_i_6/O
                         net (fo=2, routed)           0.562     6.552    uart_rx_inst/bittimer[9]_i_6_n_0
    SLICE_X4Y112         LUT6 (Prop_lut6_I5_O)        0.267     6.819 f  uart_rx_inst/bittimer[9]_i_3/O
                         net (fo=4, routed)           0.458     7.277    uart_rx_inst/bittimer[9]_i_3_n_0
    SLICE_X4Y110         LUT3 (Prop_lut3_I2_O)        0.107     7.384 r  uart_rx_inst/bitcntr[2]_i_1/O
                         net (fo=11, routed)          0.632     8.016    uart_rx_inst/bitcntr
    SLICE_X7Y109         FDRE                                         r  uart_rx_inst/shreg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.328    14.380    uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y109         FDRE                                         r  uart_rx_inst/shreg_reg[5]/C
                         clock pessimism              0.240    14.620    
                         clock uncertainty           -0.035    14.585    
    SLICE_X7Y109         FDRE (Setup_fdre_C_CE)      -0.337    14.248    uart_rx_inst/shreg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.248    
                         arrival time                          -8.016    
  -------------------------------------------------------------------
                         slack                                  6.231    

Slack (MET) :             6.338ns  (required time - arrival time)
  Source:                 uart_rx_inst/bittimer_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/shreg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.264ns  (logic 1.018ns (31.192%)  route 2.246ns (68.808%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.379ns = ( 14.379 - 10.000 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.434     4.645    uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y112         FDSE                                         r  uart_rx_inst/bittimer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDSE (Prop_fdse_C_Q)         0.398     5.043 r  uart_rx_inst/bittimer_reg[0]/Q
                         net (fo=12, routed)          0.701     5.744    uart_rx_inst/bittimer_reg_n_0_[0]
    SLICE_X5Y112         LUT5 (Prop_lut5_I1_O)        0.246     5.990 f  uart_rx_inst/bittimer[9]_i_6/O
                         net (fo=2, routed)           0.562     6.552    uart_rx_inst/bittimer[9]_i_6_n_0
    SLICE_X4Y112         LUT6 (Prop_lut6_I5_O)        0.267     6.819 f  uart_rx_inst/bittimer[9]_i_3/O
                         net (fo=4, routed)           0.458     7.277    uart_rx_inst/bittimer[9]_i_3_n_0
    SLICE_X4Y110         LUT3 (Prop_lut3_I2_O)        0.107     7.384 r  uart_rx_inst/bitcntr[2]_i_1/O
                         net (fo=11, routed)          0.524     7.909    uart_rx_inst/bitcntr
    SLICE_X7Y110         FDRE                                         r  uart_rx_inst/shreg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.327    14.379    uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y110         FDRE                                         r  uart_rx_inst/shreg_reg[6]/C
                         clock pessimism              0.240    14.619    
                         clock uncertainty           -0.035    14.584    
    SLICE_X7Y110         FDRE (Setup_fdre_C_CE)      -0.337    14.247    uart_rx_inst/shreg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.247    
                         arrival time                          -7.909    
  -------------------------------------------------------------------
                         slack                                  6.338    

Slack (MET) :             6.338ns  (required time - arrival time)
  Source:                 uart_rx_inst/bittimer_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/shreg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.264ns  (logic 1.018ns (31.192%)  route 2.246ns (68.808%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.379ns = ( 14.379 - 10.000 ) 
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.434     4.645    uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y112         FDSE                                         r  uart_rx_inst/bittimer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDSE (Prop_fdse_C_Q)         0.398     5.043 r  uart_rx_inst/bittimer_reg[0]/Q
                         net (fo=12, routed)          0.701     5.744    uart_rx_inst/bittimer_reg_n_0_[0]
    SLICE_X5Y112         LUT5 (Prop_lut5_I1_O)        0.246     5.990 f  uart_rx_inst/bittimer[9]_i_6/O
                         net (fo=2, routed)           0.562     6.552    uart_rx_inst/bittimer[9]_i_6_n_0
    SLICE_X4Y112         LUT6 (Prop_lut6_I5_O)        0.267     6.819 f  uart_rx_inst/bittimer[9]_i_3/O
                         net (fo=4, routed)           0.458     7.277    uart_rx_inst/bittimer[9]_i_3_n_0
    SLICE_X4Y110         LUT3 (Prop_lut3_I2_O)        0.107     7.384 r  uart_rx_inst/bitcntr[2]_i_1/O
                         net (fo=11, routed)          0.524     7.909    uart_rx_inst/bitcntr
    SLICE_X7Y110         FDRE                                         r  uart_rx_inst/shreg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.327    14.379    uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y110         FDRE                                         r  uart_rx_inst/shreg_reg[7]/C
                         clock pessimism              0.240    14.619    
                         clock uncertainty           -0.035    14.584    
    SLICE_X7Y110         FDRE (Setup_fdre_C_CE)      -0.337    14.247    uart_rx_inst/shreg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.247    
                         arrival time                          -7.909    
  -------------------------------------------------------------------
                         slack                                  6.338    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.299ns (62.269%)  route 0.181ns (37.731%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.599     1.518    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  counter_reg[0]/Q
                         net (fo=3, routed)           0.181     1.841    counter[0]
    SLICE_X2Y99          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.999 r  counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.999    counter_reg[4]_i_1_n_7
    SLICE_X2Y99          FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.878     2.043    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.134     1.931    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.313ns (63.337%)  route 0.181ns (36.663%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.599     1.518    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  counter_reg[0]/Q
                         net (fo=3, routed)           0.181     1.841    counter[0]
    SLICE_X2Y99          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.172     2.013 r  counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.013    counter_reg[4]_i_1_n_5
    SLICE_X2Y99          FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.878     2.043    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.134     1.931    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.325ns (64.207%)  route 0.181ns (35.793%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.599     1.518    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  counter_reg[0]/Q
                         net (fo=3, routed)           0.181     1.841    counter[0]
    SLICE_X2Y99          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.184     2.025 r  counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.025    counter_reg[4]_i_1_n_6
    SLICE_X2Y99          FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.878     2.043    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.134     1.931    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.373ns (74.982%)  route 0.124ns (25.018%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.605     1.524    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.124     1.812    counter[3]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.968 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.969    counter_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.022 r  counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.022    counter_reg[8]_i_1_n_7
    SLICE_X2Y100         FDRE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.872     2.037    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  counter_reg[5]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.337ns (65.035%)  route 0.181ns (34.964%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.599     1.518    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  counter_reg[0]/Q
                         net (fo=3, routed)           0.181     1.841    counter[0]
    SLICE_X2Y99          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.196     2.037 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.037    counter_reg[4]_i_1_n_4
    SLICE_X2Y99          FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.878     2.043    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.134     1.931    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.386ns (75.619%)  route 0.124ns (24.381%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.605     1.524    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.124     1.812    counter[3]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.968 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.969    counter_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.035 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.035    counter_reg[8]_i_1_n_5
    SLICE_X2Y100         FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.872     2.037    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  counter_reg[7]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.409ns (76.670%)  route 0.124ns (23.330%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.605     1.524    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.124     1.812    counter[3]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.968 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.969    counter_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.058 r  counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.058    counter_reg[8]_i_1_n_6
    SLICE_X2Y100         FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.872     2.037    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  counter_reg[6]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.411ns (76.757%)  route 0.124ns (23.243%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.605     1.524    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.124     1.812    counter[3]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.968 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.969    counter_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.060 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.060    counter_reg[8]_i_1_n_4
    SLICE_X2Y100         FDRE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.872     2.037    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  counter_reg[8]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.413ns (76.844%)  route 0.124ns (23.156%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.605     1.524    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.124     1.812    counter[3]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.968 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.969    counter_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.009 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.009    counter_reg[8]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.062 r  counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.062    counter_reg[12]_i_1_n_7
    SLICE_X2Y101         FDRE                                         r  counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.872     2.037    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  counter_reg[9]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.134     1.925    counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.426ns (77.391%)  route 0.124ns (22.609%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.605     1.524    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.124     1.812    counter[3]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.968 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.969    counter_reg[4]_i_1_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.009 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.009    counter_reg[8]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.075 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.075    counter_reg[12]_i_1_n_5
    SLICE_X2Y101         FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.872     2.037    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  counter_reg[11]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.134     1.925    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y104    anode_select_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y108    btnc_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y100    counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y101    counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y101    counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y101    counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y102    counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y102    counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y102    counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y104    anode_select_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y104    anode_select_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y108    btnc_prev_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y108    btnc_prev_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101    counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101    counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101    counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101    counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y104    anode_select_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y104    anode_select_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y108    btnc_prev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y108    btnc_prev_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101    counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101    counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101    counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101    counter_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.475ns  (logic 4.592ns (36.808%)  route 7.883ns (63.192%))
  Logic Levels:           6  (LUT4=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.440     4.651    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  display_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.379     5.030 f  display_index_reg[3]/Q
                         net (fo=35, routed)          1.377     6.406    display_index_reg[3]
    SLICE_X4Y107         LUT4 (Prop_lut4_I0_O)        0.124     6.530 r  SEG_OUT_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.839     7.369    SEG_OUT_OBUF[6]_inst_i_6_n_0
    SLICE_X5Y107         LUT6 (Prop_lut6_I3_O)        0.267     7.636 r  SEG_OUT_OBUF[6]_inst_i_9/O
                         net (fo=6, routed)           1.147     8.783    display_number[5]
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.105     8.888 r  SEG_OUT_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           0.734     9.622    SEG_OUT_OBUF[6]_inst_i_8_n_0
    SLICE_X4Y106         LUT4 (Prop_lut4_I1_O)        0.105     9.727 r  SEG_OUT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.819    10.546    display_digit[1]
    SLICE_X0Y104         LUT4 (Prop_lut4_I1_O)        0.119    10.665 r  SEG_OUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.968    13.633    SEG_OUT_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.493    17.125 r  SEG_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.125    SEG_OUT[0]
    T10                                                               r  SEG_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.131ns  (logic 4.386ns (36.155%)  route 7.745ns (63.845%))
  Logic Levels:           6  (LUT4=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.440     4.651    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  display_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.379     5.030 f  display_index_reg[3]/Q
                         net (fo=35, routed)          1.377     6.406    display_index_reg[3]
    SLICE_X4Y107         LUT4 (Prop_lut4_I0_O)        0.124     6.530 r  SEG_OUT_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.839     7.369    SEG_OUT_OBUF[6]_inst_i_6_n_0
    SLICE_X5Y107         LUT6 (Prop_lut6_I3_O)        0.267     7.636 r  SEG_OUT_OBUF[6]_inst_i_9/O
                         net (fo=6, routed)           1.147     8.783    display_number[5]
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.105     8.888 r  SEG_OUT_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           0.734     9.622    SEG_OUT_OBUF[6]_inst_i_8_n_0
    SLICE_X4Y106         LUT4 (Prop_lut4_I1_O)        0.105     9.727 r  SEG_OUT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.827    10.554    display_digit[1]
    SLICE_X0Y104         LUT4 (Prop_lut4_I2_O)        0.105    10.659 r  SEG_OUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.822    13.481    SEG_OUT_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.301    16.782 r  SEG_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.782    SEG_OUT[1]
    R10                                                               r  SEG_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_OUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.658ns  (logic 4.567ns (39.176%)  route 7.091ns (60.824%))
  Logic Levels:           6  (LUT4=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.440     4.651    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  display_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.379     5.030 f  display_index_reg[3]/Q
                         net (fo=35, routed)          1.377     6.406    display_index_reg[3]
    SLICE_X4Y107         LUT4 (Prop_lut4_I0_O)        0.124     6.530 r  SEG_OUT_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.839     7.369    SEG_OUT_OBUF[6]_inst_i_6_n_0
    SLICE_X5Y107         LUT6 (Prop_lut6_I3_O)        0.267     7.636 r  SEG_OUT_OBUF[6]_inst_i_9/O
                         net (fo=6, routed)           1.147     8.783    display_number[5]
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.105     8.888 r  SEG_OUT_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           0.407     9.295    SEG_OUT_OBUF[6]_inst_i_8_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I3_O)        0.105     9.400 r  SEG_OUT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.958    10.358    display_digit[2]
    SLICE_X0Y104         LUT4 (Prop_lut4_I3_O)        0.118    10.476 r  SEG_OUT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.364    12.840    SEG_OUT_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.469    16.309 r  SEG_OUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.309    SEG_OUT[5]
    T11                                                               r  SEG_OUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_OUT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.355ns  (logic 4.364ns (38.432%)  route 6.991ns (61.568%))
  Logic Levels:           6  (LUT4=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.440     4.651    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  display_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.379     5.030 f  display_index_reg[3]/Q
                         net (fo=35, routed)          1.377     6.406    display_index_reg[3]
    SLICE_X4Y107         LUT4 (Prop_lut4_I0_O)        0.124     6.530 r  SEG_OUT_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.839     7.369    SEG_OUT_OBUF[6]_inst_i_6_n_0
    SLICE_X5Y107         LUT6 (Prop_lut6_I3_O)        0.267     7.636 r  SEG_OUT_OBUF[6]_inst_i_9/O
                         net (fo=6, routed)           1.147     8.783    display_number[5]
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.105     8.888 r  SEG_OUT_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           0.407     9.295    SEG_OUT_OBUF[6]_inst_i_8_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I3_O)        0.105     9.400 r  SEG_OUT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.958    10.358    display_digit[2]
    SLICE_X0Y104         LUT4 (Prop_lut4_I3_O)        0.105    10.463 r  SEG_OUT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.264    12.727    SEG_OUT_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.279    16.006 r  SEG_OUT_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.006    SEG_OUT[4]
    P15                                                               r  SEG_OUT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.882ns  (logic 4.381ns (40.257%)  route 6.501ns (59.743%))
  Logic Levels:           6  (LUT4=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.440     4.651    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  display_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.379     5.030 f  display_index_reg[3]/Q
                         net (fo=35, routed)          1.377     6.406    display_index_reg[3]
    SLICE_X4Y107         LUT4 (Prop_lut4_I0_O)        0.124     6.530 r  SEG_OUT_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.839     7.369    SEG_OUT_OBUF[6]_inst_i_6_n_0
    SLICE_X5Y107         LUT6 (Prop_lut6_I3_O)        0.267     7.636 r  SEG_OUT_OBUF[6]_inst_i_9/O
                         net (fo=6, routed)           1.147     8.783    display_number[5]
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.105     8.888 r  SEG_OUT_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           0.734     9.622    SEG_OUT_OBUF[6]_inst_i_8_n_0
    SLICE_X4Y106         LUT4 (Prop_lut4_I1_O)        0.105     9.727 r  SEG_OUT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.819    10.546    display_digit[1]
    SLICE_X0Y104         LUT4 (Prop_lut4_I1_O)        0.105    10.651 r  SEG_OUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.586    12.237    SEG_OUT_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.296    15.533 r  SEG_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.533    SEG_OUT[3]
    K13                                                               r  SEG_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.842ns  (logic 4.500ns (41.501%)  route 6.343ns (58.499%))
  Logic Levels:           6  (LUT4=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.440     4.651    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  display_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.379     5.030 f  display_index_reg[3]/Q
                         net (fo=35, routed)          1.377     6.406    display_index_reg[3]
    SLICE_X4Y107         LUT4 (Prop_lut4_I0_O)        0.124     6.530 r  SEG_OUT_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.839     7.369    SEG_OUT_OBUF[6]_inst_i_6_n_0
    SLICE_X5Y107         LUT6 (Prop_lut6_I3_O)        0.267     7.636 r  SEG_OUT_OBUF[6]_inst_i_9/O
                         net (fo=6, routed)           1.147     8.783    display_number[5]
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.105     8.888 r  SEG_OUT_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           0.734     9.622    SEG_OUT_OBUF[6]_inst_i_8_n_0
    SLICE_X4Y106         LUT4 (Prop_lut4_I1_O)        0.105     9.727 r  SEG_OUT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.827    10.554    display_digit[1]
    SLICE_X0Y104         LUT4 (Prop_lut4_I2_O)        0.119    10.673 r  SEG_OUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.420    12.093    SEG_OUT_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.401    15.493 r  SEG_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.493    SEG_OUT[2]
    K16                                                               r  SEG_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_OUT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.840ns  (logic 4.368ns (40.295%)  route 6.472ns (59.705%))
  Logic Levels:           6  (LUT4=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.440     4.651    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  display_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.379     5.030 f  display_index_reg[3]/Q
                         net (fo=35, routed)          1.377     6.406    display_index_reg[3]
    SLICE_X4Y107         LUT4 (Prop_lut4_I0_O)        0.124     6.530 r  SEG_OUT_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.839     7.369    SEG_OUT_OBUF[6]_inst_i_6_n_0
    SLICE_X5Y107         LUT6 (Prop_lut6_I3_O)        0.267     7.636 r  SEG_OUT_OBUF[6]_inst_i_9/O
                         net (fo=6, routed)           1.147     8.783    display_number[5]
    SLICE_X5Y106         LUT6 (Prop_lut6_I0_O)        0.105     8.888 r  SEG_OUT_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           0.734     9.622    SEG_OUT_OBUF[6]_inst_i_8_n_0
    SLICE_X4Y106         LUT4 (Prop_lut4_I1_O)        0.105     9.727 r  SEG_OUT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.669    10.396    display_digit[1]
    SLICE_X0Y104         LUT4 (Prop_lut4_I2_O)        0.105    10.501 r  SEG_OUT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.707    12.208    SEG_OUT_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.283    15.491 r  SEG_OUT_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.491    SEG_OUT[6]
    L18                                                               r  SEG_OUT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_select_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.849ns  (logic 3.948ns (67.499%)  route 1.901ns (32.501%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.441     4.652    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y104         FDRE                                         r  anode_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.379     5.031 f  anode_select_reg/Q
                         net (fo=12, routed)          0.504     5.535    AN_OBUF[0]
    SLICE_X4Y104         LUT1 (Prop_lut1_I0_O)        0.126     5.661 r  AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.397     7.058    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.443    10.501 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.501    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_select_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.042ns  (logic 3.660ns (72.599%)  route 1.381ns (27.400%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.441     4.652    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y104         FDRE                                         r  anode_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.379     5.031 r  anode_select_reg/Q
                         net (fo=12, routed)          1.381     6.412    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.281     9.693 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.693    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 anode_select_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.709ns  (logic 1.377ns (80.606%)  route 0.331ns (19.394%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.598     1.517    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y104         FDRE                                         r  anode_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  anode_select_reg/Q
                         net (fo=12, routed)          0.331     1.990    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.226 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.226    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_select_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.041ns  (logic 1.485ns (72.797%)  route 0.555ns (27.203%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.598     1.517    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y104         FDRE                                         r  anode_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  anode_select_reg/Q
                         net (fo=12, routed)          0.228     1.887    AN_OBUF[0]
    SLICE_X4Y104         LUT1 (Prop_lut1_I0_O)        0.046     1.933 r  AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.327     2.260    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.298     3.558 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.558    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrix_reg[2,0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.347ns  (logic 1.486ns (63.329%)  route 0.861ns (36.671%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.597     1.516    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y106         FDRE                                         r  matrix_reg[2,0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.141     1.657 f  matrix_reg[2,0][0]/Q
                         net (fo=1, routed)           0.113     1.771    matrix_reg[2,0]__0[0]
    SLICE_X3Y106         LUT5 (Prop_lut5_I0_O)        0.045     1.816 f  SEG_OUT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.397     2.213    display_digit[0]
    SLICE_X0Y104         LUT4 (Prop_lut4_I0_O)        0.044     2.257 r  SEG_OUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.350     2.607    SEG_OUT_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.256     3.863 r  SEG_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.863    SEG_OUT[2]
    K16                                                               r  SEG_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrix_reg[2,0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_OUT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.411ns  (logic 1.469ns (60.929%)  route 0.942ns (39.071%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.597     1.516    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y106         FDRE                                         r  matrix_reg[2,0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  matrix_reg[2,0][0]/Q
                         net (fo=1, routed)           0.113     1.771    matrix_reg[2,0]__0[0]
    SLICE_X3Y106         LUT5 (Prop_lut5_I0_O)        0.045     1.816 r  SEG_OUT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.330     2.146    display_digit[0]
    SLICE_X0Y104         LUT4 (Prop_lut4_I0_O)        0.045     2.191 r  SEG_OUT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.499     2.690    SEG_OUT_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.928 r  SEG_OUT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.928    SEG_OUT[6]
    L18                                                               r  SEG_OUT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrix_reg[2,0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.437ns  (logic 1.482ns (60.799%)  route 0.956ns (39.201%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.597     1.516    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y106         FDRE                                         r  matrix_reg[2,0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  matrix_reg[2,0][0]/Q
                         net (fo=1, routed)           0.113     1.771    matrix_reg[2,0]__0[0]
    SLICE_X3Y106         LUT5 (Prop_lut5_I0_O)        0.045     1.816 r  SEG_OUT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.404     2.219    display_digit[0]
    SLICE_X0Y104         LUT4 (Prop_lut4_I3_O)        0.045     2.264 r  SEG_OUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.438     2.703    SEG_OUT_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.954 r  SEG_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.954    SEG_OUT[3]
    K13                                                               r  SEG_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrix_reg[2,0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_OUT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.613ns  (logic 1.465ns (56.086%)  route 1.147ns (43.914%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.597     1.516    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y106         FDRE                                         r  matrix_reg[2,0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  matrix_reg[2,0][0]/Q
                         net (fo=1, routed)           0.113     1.771    matrix_reg[2,0]__0[0]
    SLICE_X3Y106         LUT5 (Prop_lut5_I0_O)        0.045     1.816 r  SEG_OUT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.253     2.069    display_digit[0]
    SLICE_X0Y104         LUT4 (Prop_lut4_I0_O)        0.045     2.114 r  SEG_OUT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.781     2.895    SEG_OUT_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.129 r  SEG_OUT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.129    SEG_OUT[4]
    P15                                                               r  SEG_OUT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrix_reg[2,0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_OUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.753ns  (logic 1.557ns (56.576%)  route 1.195ns (43.424%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.597     1.516    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y106         FDRE                                         r  matrix_reg[2,0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  matrix_reg[2,0][0]/Q
                         net (fo=1, routed)           0.113     1.771    matrix_reg[2,0]__0[0]
    SLICE_X3Y106         LUT5 (Prop_lut5_I0_O)        0.045     1.816 r  SEG_OUT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.253     2.069    display_digit[0]
    SLICE_X0Y104         LUT4 (Prop_lut4_I2_O)        0.045     2.114 r  SEG_OUT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.829     2.943    SEG_OUT_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.326     4.269 r  SEG_OUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.269    SEG_OUT[5]
    T11                                                               r  SEG_OUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrix_reg[2,0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.064ns  (logic 1.487ns (48.530%)  route 1.577ns (51.470%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.597     1.516    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y106         FDRE                                         r  matrix_reg[2,0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  matrix_reg[2,0][0]/Q
                         net (fo=1, routed)           0.113     1.771    matrix_reg[2,0]__0[0]
    SLICE_X3Y106         LUT5 (Prop_lut5_I0_O)        0.045     1.816 r  SEG_OUT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.397     2.213    display_digit[0]
    SLICE_X0Y104         LUT4 (Prop_lut4_I0_O)        0.045     2.258 r  SEG_OUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.066     3.325    SEG_OUT_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     4.581 r  SEG_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.581    SEG_OUT[1]
    R10                                                               r  SEG_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrix_reg[2,0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.246ns  (logic 1.573ns (48.467%)  route 1.673ns (51.533%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.597     1.516    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y106         FDRE                                         r  matrix_reg[2,0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  matrix_reg[2,0][0]/Q
                         net (fo=1, routed)           0.113     1.771    matrix_reg[2,0]__0[0]
    SLICE_X3Y106         LUT5 (Prop_lut5_I0_O)        0.045     1.816 r  SEG_OUT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.404     2.219    display_digit[0]
    SLICE_X0Y104         LUT4 (Prop_lut4_I3_O)        0.043     2.262 r  SEG_OUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.156     3.418    SEG_OUT_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.344     4.763 r  SEG_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.763    SEG_OUT[0]
    T10                                                               r  SEG_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            uart_rx_inst/bittimer_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.753ns  (logic 1.526ns (26.521%)  route 4.227ns (73.479%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.380ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    C4                   IBUF (Prop_ibuf_I_O)         1.421     1.421 f  UART_TXD_IN_IBUF_inst/O
                         net (fo=3, routed)           3.814     5.235    uart_rx_inst/shreg_reg[7]_0[0]
    SLICE_X4Y110         LUT4 (Prop_lut4_I1_O)        0.105     5.340 r  uart_rx_inst/bittimer[9]_i_1/O
                         net (fo=10, routed)          0.413     5.753    uart_rx_inst/bittimer[9]_i_1_n_0
    SLICE_X3Y112         FDSE                                         r  uart_rx_inst/bittimer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.328     4.380    uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y112         FDSE                                         r  uart_rx_inst/bittimer_reg[1]/C

Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            uart_rx_inst/bittimer_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.753ns  (logic 1.526ns (26.521%)  route 4.227ns (73.479%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.380ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    C4                   IBUF (Prop_ibuf_I_O)         1.421     1.421 f  UART_TXD_IN_IBUF_inst/O
                         net (fo=3, routed)           3.814     5.235    uart_rx_inst/shreg_reg[7]_0[0]
    SLICE_X4Y110         LUT4 (Prop_lut4_I1_O)        0.105     5.340 r  uart_rx_inst/bittimer[9]_i_1/O
                         net (fo=10, routed)          0.413     5.753    uart_rx_inst/bittimer[9]_i_1_n_0
    SLICE_X3Y112         FDSE                                         r  uart_rx_inst/bittimer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.328     4.380    uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y112         FDSE                                         r  uart_rx_inst/bittimer_reg[2]/C

Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            uart_rx_inst/bittimer_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.753ns  (logic 1.526ns (26.521%)  route 4.227ns (73.479%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.380ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    C4                   IBUF (Prop_ibuf_I_O)         1.421     1.421 f  UART_TXD_IN_IBUF_inst/O
                         net (fo=3, routed)           3.814     5.235    uart_rx_inst/shreg_reg[7]_0[0]
    SLICE_X4Y110         LUT4 (Prop_lut4_I1_O)        0.105     5.340 r  uart_rx_inst/bittimer[9]_i_1/O
                         net (fo=10, routed)          0.413     5.753    uart_rx_inst/bittimer[9]_i_1_n_0
    SLICE_X3Y112         FDSE                                         r  uart_rx_inst/bittimer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.328     4.380    uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y112         FDSE                                         r  uart_rx_inst/bittimer_reg[3]/C

Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            uart_rx_inst/bittimer_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.753ns  (logic 1.526ns (26.521%)  route 4.227ns (73.479%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.380ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    C4                   IBUF (Prop_ibuf_I_O)         1.421     1.421 f  UART_TXD_IN_IBUF_inst/O
                         net (fo=3, routed)           3.814     5.235    uart_rx_inst/shreg_reg[7]_0[0]
    SLICE_X4Y110         LUT4 (Prop_lut4_I1_O)        0.105     5.340 r  uart_rx_inst/bittimer[9]_i_1/O
                         net (fo=10, routed)          0.413     5.753    uart_rx_inst/bittimer[9]_i_1_n_0
    SLICE_X3Y112         FDSE                                         r  uart_rx_inst/bittimer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.328     4.380    uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y112         FDSE                                         r  uart_rx_inst/bittimer_reg[4]/C

Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            uart_rx_inst/bittimer_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.753ns  (logic 1.526ns (26.521%)  route 4.227ns (73.479%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.380ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    C4                   IBUF (Prop_ibuf_I_O)         1.421     1.421 f  UART_TXD_IN_IBUF_inst/O
                         net (fo=3, routed)           3.814     5.235    uart_rx_inst/shreg_reg[7]_0[0]
    SLICE_X4Y110         LUT4 (Prop_lut4_I1_O)        0.105     5.340 r  uart_rx_inst/bittimer[9]_i_1/O
                         net (fo=10, routed)          0.413     5.753    uart_rx_inst/bittimer[9]_i_1_n_0
    SLICE_X3Y112         FDSE                                         r  uart_rx_inst/bittimer_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.328     4.380    uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y112         FDSE                                         r  uart_rx_inst/bittimer_reg[5]/C

Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            uart_rx_inst/bittimer_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.753ns  (logic 1.526ns (26.521%)  route 4.227ns (73.479%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.380ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    C4                   IBUF (Prop_ibuf_I_O)         1.421     1.421 f  UART_TXD_IN_IBUF_inst/O
                         net (fo=3, routed)           3.814     5.235    uart_rx_inst/shreg_reg[7]_0[0]
    SLICE_X4Y110         LUT4 (Prop_lut4_I1_O)        0.105     5.340 r  uart_rx_inst/bittimer[9]_i_1/O
                         net (fo=10, routed)          0.413     5.753    uart_rx_inst/bittimer[9]_i_1_n_0
    SLICE_X3Y112         FDSE                                         r  uart_rx_inst/bittimer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.328     4.380    uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y112         FDSE                                         r  uart_rx_inst/bittimer_reg[6]/C

Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            uart_rx_inst/bittimer_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.734ns  (logic 1.526ns (26.607%)  route 4.208ns (73.393%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    C4                   IBUF (Prop_ibuf_I_O)         1.421     1.421 f  UART_TXD_IN_IBUF_inst/O
                         net (fo=3, routed)           3.814     5.235    uart_rx_inst/shreg_reg[7]_0[0]
    SLICE_X4Y110         LUT4 (Prop_lut4_I1_O)        0.105     5.340 r  uart_rx_inst/bittimer[9]_i_1/O
                         net (fo=10, routed)          0.394     5.734    uart_rx_inst/bittimer[9]_i_1_n_0
    SLICE_X6Y112         FDSE                                         r  uart_rx_inst/bittimer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.326     4.378    uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y112         FDSE                                         r  uart_rx_inst/bittimer_reg[0]/C

Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            uart_rx_inst/bittimer_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.734ns  (logic 1.526ns (26.607%)  route 4.208ns (73.393%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    C4                   IBUF (Prop_ibuf_I_O)         1.421     1.421 f  UART_TXD_IN_IBUF_inst/O
                         net (fo=3, routed)           3.814     5.235    uart_rx_inst/shreg_reg[7]_0[0]
    SLICE_X4Y110         LUT4 (Prop_lut4_I1_O)        0.105     5.340 r  uart_rx_inst/bittimer[9]_i_1/O
                         net (fo=10, routed)          0.394     5.734    uart_rx_inst/bittimer[9]_i_1_n_0
    SLICE_X6Y112         FDSE                                         r  uart_rx_inst/bittimer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.326     4.378    uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y112         FDSE                                         r  uart_rx_inst/bittimer_reg[7]/C

Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            uart_rx_inst/bittimer_reg[8]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.734ns  (logic 1.526ns (26.607%)  route 4.208ns (73.393%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    C4                   IBUF (Prop_ibuf_I_O)         1.421     1.421 f  UART_TXD_IN_IBUF_inst/O
                         net (fo=3, routed)           3.814     5.235    uart_rx_inst/shreg_reg[7]_0[0]
    SLICE_X4Y110         LUT4 (Prop_lut4_I1_O)        0.105     5.340 r  uart_rx_inst/bittimer[9]_i_1/O
                         net (fo=10, routed)          0.394     5.734    uart_rx_inst/bittimer[9]_i_1_n_0
    SLICE_X6Y112         FDSE                                         r  uart_rx_inst/bittimer_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.326     4.378    uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y112         FDSE                                         r  uart_rx_inst/bittimer_reg[8]/C

Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            uart_rx_inst/bittimer_reg[9]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.714ns  (logic 1.526ns (26.702%)  route 4.188ns (73.298%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.378ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    C4                   IBUF (Prop_ibuf_I_O)         1.421     1.421 f  UART_TXD_IN_IBUF_inst/O
                         net (fo=3, routed)           3.814     5.235    uart_rx_inst/shreg_reg[7]_0[0]
    SLICE_X4Y110         LUT4 (Prop_lut4_I1_O)        0.105     5.340 r  uart_rx_inst/bittimer[9]_i_1/O
                         net (fo=10, routed)          0.374     5.714    uart_rx_inst/bittimer[9]_i_1_n_0
    SLICE_X5Y112         FDSE                                         r  uart_rx_inst/bittimer_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.347     1.347 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.628     2.975    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     3.052 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.326     4.378    uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y112         FDSE                                         r  uart_rx_inst/bittimer_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            btnc_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.046ns  (logic 0.244ns (23.371%)  route 0.802ns (76.629%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTNC_IBUF_inst/O
                         net (fo=3, routed)           0.802     1.046    BTNC_IBUF
    SLICE_X0Y108         FDRE                                         r  btnc_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.870     2.035    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  btnc_prev_reg/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            display_index_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.126ns  (logic 0.292ns (25.973%)  route 0.834ns (74.027%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTNC_IBUF_inst/O
                         net (fo=3, routed)           0.723     0.967    BTNC_IBUF
    SLICE_X0Y108         LUT2 (Prop_lut2_I0_O)        0.048     1.015 r  display_index[3]_i_2/O
                         net (fo=4, routed)           0.111     1.126    display_index[3]_i_2_n_0
    SLICE_X0Y107         FDRE                                         r  display_index_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.870     2.035    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  display_index_reg[0]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            display_index_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.126ns  (logic 0.292ns (25.973%)  route 0.834ns (74.027%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTNC_IBUF_inst/O
                         net (fo=3, routed)           0.723     0.967    BTNC_IBUF
    SLICE_X0Y108         LUT2 (Prop_lut2_I0_O)        0.048     1.015 r  display_index[3]_i_2/O
                         net (fo=4, routed)           0.111     1.126    display_index[3]_i_2_n_0
    SLICE_X0Y107         FDRE                                         r  display_index_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.870     2.035    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  display_index_reg[1]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            display_index_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.126ns  (logic 0.292ns (25.973%)  route 0.834ns (74.027%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTNC_IBUF_inst/O
                         net (fo=3, routed)           0.723     0.967    BTNC_IBUF
    SLICE_X0Y108         LUT2 (Prop_lut2_I0_O)        0.048     1.015 r  display_index[3]_i_2/O
                         net (fo=4, routed)           0.111     1.126    display_index[3]_i_2_n_0
    SLICE_X0Y107         FDRE                                         r  display_index_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.870     2.035    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  display_index_reg[2]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            display_index_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.126ns  (logic 0.292ns (25.973%)  route 0.834ns (74.027%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTNC_IBUF_inst/O
                         net (fo=3, routed)           0.723     0.967    BTNC_IBUF
    SLICE_X0Y108         LUT2 (Prop_lut2_I0_O)        0.048     1.015 r  display_index[3]_i_2/O
                         net (fo=4, routed)           0.111     1.126    display_index[3]_i_2_n_0
    SLICE_X0Y107         FDRE                                         r  display_index_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.870     2.035    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  display_index_reg[3]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            display_index_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.384ns  (logic 0.289ns (20.918%)  route 1.094ns (79.082%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTNC_IBUF_inst/O
                         net (fo=3, routed)           0.723     0.967    BTNC_IBUF
    SLICE_X0Y108         LUT3 (Prop_lut3_I1_O)        0.045     1.012 r  display_index[3]_i_1/O
                         net (fo=4, routed)           0.371     1.384    display_index
    SLICE_X0Y107         FDRE                                         r  display_index_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.870     2.035    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  display_index_reg[0]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            display_index_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.384ns  (logic 0.289ns (20.918%)  route 1.094ns (79.082%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTNC_IBUF_inst/O
                         net (fo=3, routed)           0.723     0.967    BTNC_IBUF
    SLICE_X0Y108         LUT3 (Prop_lut3_I1_O)        0.045     1.012 r  display_index[3]_i_1/O
                         net (fo=4, routed)           0.371     1.384    display_index
    SLICE_X0Y107         FDRE                                         r  display_index_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.870     2.035    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  display_index_reg[1]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            display_index_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.384ns  (logic 0.289ns (20.918%)  route 1.094ns (79.082%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTNC_IBUF_inst/O
                         net (fo=3, routed)           0.723     0.967    BTNC_IBUF
    SLICE_X0Y108         LUT3 (Prop_lut3_I1_O)        0.045     1.012 r  display_index[3]_i_1/O
                         net (fo=4, routed)           0.371     1.384    display_index
    SLICE_X0Y107         FDRE                                         r  display_index_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.870     2.035    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  display_index_reg[2]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            display_index_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.384ns  (logic 0.289ns (20.918%)  route 1.094ns (79.082%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTNC_IBUF_inst/O
                         net (fo=3, routed)           0.723     0.967    BTNC_IBUF
    SLICE_X0Y108         LUT3 (Prop_lut3_I1_O)        0.045     1.012 r  display_index[3]_i_1/O
                         net (fo=4, routed)           0.371     1.384    display_index
    SLICE_X0Y107         FDRE                                         r  display_index_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.870     2.035    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  display_index_reg[3]/C

Slack:                    inf
  Source:                 UART_TXD_IN
                            (input port)
  Destination:            uart_rx_inst/shreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.094ns  (logic 0.257ns (12.297%)  route 1.836ns (87.703%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  UART_TXD_IN (IN)
                         net (fo=0)                   0.000     0.000    UART_TXD_IN
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  UART_TXD_IN_IBUF_inst/O
                         net (fo=3, routed)           1.836     2.094    uart_rx_inst/shreg_reg[7]_0[0]
    SLICE_X7Y110         FDRE                                         r  uart_rx_inst/shreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.866     2.031    uart_rx_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y110         FDRE                                         r  uart_rx_inst/shreg_reg[7]/C





