###############################################################
#  Generated by:      Cadence Innovus 21.14-s109_1
#  OS:                Linux x86_64(Host ID eecs2420p06.engin.umich.edu)
#  Generated on:      Fri Mar 24 00:08:12 2023
#  Design:            PE_top
#  Command:           report_timing > ${REPORT_PATH}/final_setup_timing.rpt
###############################################################
Path 1: MET Setup Check with Pin adder0/DP_OP_12J1_122_5326_clk_r_REG94_S4/CK 
Endpoint:   adder0/DP_OP_12J1_122_5326_clk_r_REG94_S4/D                         
(v) checked with  leading edge of 'clk'
Beginpoint: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG438_S3/
Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.007
- Setup                         0.081
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.327
- Arrival Time                  1.274
= Slack Time                    0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.005
     = Beginpoint Arrival Time       0.005
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell     | Delay | Arrival | Required | 
     |                                                    |             |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+-------------+-------+---------+----------| 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^        |             |       |   0.005 |    0.058 | 
     | 0/clk_r_REG438_S3                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | CK ^ -> Q v | DFFQX1TR    | 0.298 |   0.303 |    0.355 | 
     | 0/clk_r_REG438_S3                                  |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A1 v -> Y ^ | OAI21X1TR   | 0.155 |   0.458 |    0.511 | 
     | 0/U103                                             |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B ^ -> Y v  | NAND2BX1TR  | 0.052 |   0.510 |    0.562 | 
     | 0/U43                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A v -> Y v  | AND2X2TR    | 0.100 |   0.610 |    0.662 | 
     | 0/U15                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | B v -> Y ^  | NAND2X2TR   | 0.056 |   0.666 |    0.718 | 
     | 0/U79                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y ^  | XNOR2X4TR   | 0.055 |   0.721 |    0.773 | 
     | 0/U30                                              |             |             |       |         |          | 
     | buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single | A ^ -> Y ^  | AND2X6TR    | 0.082 |   0.802 |    0.854 | 
     | 0/U29                                              |             |             |       |         |          | 
     | adder0/U62                                         | A ^ -> S ^  | ADDFHX4TR   | 0.181 |   0.983 |    1.035 | 
     | adder0/U44                                         | B0 ^ -> Y v | OAI21X4TR   | 0.034 |   1.017 |    1.069 | 
     | adder0/U43                                         | B0 v -> Y ^ | OAI2BB1X4TR | 0.042 |   1.059 |    1.111 | 
     | adder0/U47                                         | CI ^ -> S v | ADDFHX4TR   | 0.135 |   1.194 |    1.246 | 
     | adder0/U15                                         | A v -> Y v  | OR2X4TR     | 0.080 |   1.274 |    1.327 | 
     | adder0/DP_OP_12J1_122_5326_clk_r_REG94_S4          | D v         | DFFQX1TR    | 0.000 |   1.274 |    1.327 | 
     +-------------------------------------------------------------------------------------------------------------+ 

