# Generated by Yosys 0.9+4052 (git sha1 a58571d0, clang 6.0.0-1ubuntu2 -fPIC -Os)
autoidx 13376
attribute \dynports 1
attribute \hdlname "\\load_unit"
attribute \src "load_unit.v:1.1-313.10"
module $paramod$67c83b80e65efc3d4bd3ea7b23a3042e3ffb60e8\load_unit
  parameter \ArianeCfg 6434'00000000000000000000000000000010000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000
  attribute \src "load_unit.v:145.2-243.5"
  wire $10\pop_ld_o[0:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire width 4 $10\state_d[3:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire $11\pop_ld_o[0:0]
  wire width 3 $11\state_d[3:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire $13\pop_ld_o[0:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire width 4 $13\state_d[3:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire width 4 $14\state_d[3:0]
  wire width 3 $15\state_d[3:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire width 4 $18\state_d[3:0]
  attribute \src "load_unit.v:244.2-263.5"
  wire $1\ex_o[0:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire $1\pop_ld_o[0:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire width 4 $1\state_d[3:0]
  attribute \src "load_unit.v:244.2-263.5"
  wire $1\valid_o[0:0]
  attribute \src "load_unit.v:244.2-263.5"
  wire $2\ex_o[0:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire $2\pop_ld_o[0:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire width 4 $2\state_d[3:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire $2\translation_req_o[0:0]
  attribute \src "load_unit.v:244.2-263.5"
  wire $2\valid_o[0:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire $3\pop_ld_o[0:0]
  attribute \src "load_unit.v:244.2-263.5"
  wire $3\valid_o[0:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire $4\req_port_o[9:9]
  attribute \src "load_unit.v:145.2-243.5"
  wire $5\req_port_o[9:9]
  attribute \src "load_unit.v:244.2-263.5"
  wire $5\valid_o[0:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire width 4 $7\state_d[3:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire $8\req_port_o[1:1]
  attribute \src "load_unit.v:145.2-243.5"
  wire width 4 $8\state_d[3:0]
  attribute \src "load_unit.v:145.2-243.5"
  wire width 4 $9\state_d[3:0]
  wire width 2 $add$load_unit.v:286$632_Y
  attribute \src "load_unit.v:293.21-293.48"
  wire $and$load_unit.v:293$637_Y
  wire width 2 $auto$async2sync.cc:140:execute$12294
  wire $auto$async2sync.cc:140:execute$12296
  wire $auto$async2sync.cc:140:execute$12298
  wire width 4 $auto$async2sync.cc:140:execute$12300
  wire width 13 $auto$async2sync.cc:140:execute$12302
  wire $auto$opt_dff.cc:276:combine_resets$12670
  wire $auto$opt_reduce.cc:134:opt_mux$12024
  wire $auto$opt_reduce.cc:134:opt_mux$12026
  wire $auto$opt_reduce.cc:134:opt_mux$12028
  wire $auto$opt_reduce.cc:134:opt_mux$12236
  wire $auto$rtlil.cc:2127:Not$12669
  attribute \src "load_unit.v:181.16-181.31"
  wire $eq$load_unit.v:181$589_Y
  attribute \src "load_unit.v:251.20-251.35"
  wire $eq$load_unit.v:251$607_Y
  attribute \src "load_unit.v:261.12-261.27"
  wire $eq$load_unit.v:261$612_Y
  attribute \src "load_unit.v:283.78-283.104"
  wire $eq$load_unit.v:283$616_Y
  attribute \src "load_unit.v:283.50-283.76"
  wire $eq$load_unit.v:283$617_Y
  attribute \src "load_unit.v:283.22-283.48"
  wire $eq$load_unit.v:283$618_Y
  attribute \src "load_unit.v:284.79-284.105"
  wire $eq$load_unit.v:284$620_Y
  attribute \src "load_unit.v:284.51-284.77"
  wire $eq$load_unit.v:284$621_Y
  attribute \src "load_unit.v:284.23-284.49"
  wire $eq$load_unit.v:284$622_Y
  attribute \src "load_unit.v:234.7-234.25"
  wire $logic_and$load_unit.v:234$599_Y
  attribute \src "load_unit.v:239.7-239.27"
  wire $logic_and$load_unit.v:239$602_Y
  attribute \src "load_unit.v:248.7-248.42"
  wire $logic_and$load_unit.v:248$605_Y
  attribute \src "load_unit.v:251.8-251.36"
  wire $logic_and$load_unit.v:251$608_Y
  attribute \src "load_unit.v:256.7-256.46"
  wire $logic_and$load_unit.v:256$611_Y
  attribute \src "load_unit.v:239.19-239.27"
  wire $logic_not$load_unit.v:239$601_Y
  attribute \src "load_unit.v:256.31-256.46"
  wire $logic_not$load_unit.v:256$610_Y
  attribute \src "load_unit.v:248.26-248.41"
  wire $ne$load_unit.v:248$604_Y
  wire width 3 $procmux$1577_CMP
  wire $procmux$1577_CTRL
  wire width 3 $procmux$1578_CMP
  wire $procmux$1578_CTRL
  wire $procmux$1638_CMP
  wire width 2 $procmux$1640_CMP
  wire $procmux$1640_CTRL
  wire $procmux$1789_CMP
  wire $procmux$1858_CMP
  wire $procmux$1883_CMP
  wire $procmux$2074_CMP
  wire width 5 $procmux$2109_CMP
  wire $procmux$2109_CTRL
  wire width 5 $procmux$2110_CMP
  wire $procmux$2110_CTRL
  wire width 16 $procmux$2111_CMP
  wire $procmux$2111_CTRL
  attribute \src "load_unit.v:286.121-286.178"
  wire $reduce_or$load_unit.v:286$631_Y
  attribute \src "load_unit.v:0.0-0.0"
  wire $shiftx$load_unit.v:0$636_Y
  attribute \src "load_unit.v:181.16-181.45"
  wire width 4 $ternary$load_unit.v:181$590_Y
  attribute \src "load_unit.v:32.13-32.18"
  wire input 1 \clk_i
  attribute \src "load_unit.v:58.19-58.35"
  wire width 3 input 20 \commit_tran_id_i
  attribute \src "load_unit.v:69.13-69.36"
  wire input 23 \dcache_wbuffer_not_ni_i
  attribute \src "load_unit.v:52.13-52.23"
  wire input 15 \dtlb_hit_i
  attribute \src "load_unit.v:54.20-54.30"
  wire width 22 input 16 \dtlb_ppn_i
  attribute \src "load_unit.v:51.20-51.24"
  wire width 65 input 14 \ex_i
  attribute \src "load_unit.v:46.20-46.24"
  wire width 65 output 10 \ex_o
  attribute \src "load_unit.v:34.13-34.20"
  wire input 3 \flush_i
  attribute \src "load_unit.v:281.7-281.16"
  wire \fp_sign_d
  attribute \src "load_unit.v:282.6-282.15"
  wire \fp_sign_q
  attribute \src "load_unit.v:276.13-276.18"
  wire width 2 \idx_d
  attribute \src "load_unit.v:277.12-277.17"
  wire width 2 \idx_q
  attribute \src "load_unit.v:75.14-75.21"
  wire width 13 \in_data
  attribute \src "load_unit.v:73.13-73.24"
  wire width 13 \load_data_d
  attribute \src "load_unit.v:74.13-74.24"
  wire width 13 \load_data_q
  attribute \src "load_unit.v:103.20-103.32"
  wire width 2 output 24 \load_state_o
  attribute \src "load_unit.v:41.20-41.30"
  wire width 85 input 5 \lsu_ctrl_i
  attribute \src "load_unit.v:50.20-50.27"
  wire width 34 input 13 \paddr_i
  attribute \src "load_unit.v:97.7-97.15"
  wire \paddr_ni
  attribute \src "load_unit.v:56.13-56.34"
  wire input 18 \page_offset_matches_i
  attribute \src "load_unit.v:55.21-55.34"
  wire width 12 output 17 \page_offset_o
  attribute \src "load_unit.v:42.13-42.21"
  wire output 6 \pop_ld_o
  attribute \src "load_unit.v:63.20-63.30"
  wire width 35 input 21 \req_port_i
  attribute \src "load_unit.v:68.131-68.141"
  wire width 77 output 22 \req_port_o
  attribute \src "load_unit.v:45.20-45.28"
  wire width 32 output 9 \result_o
  attribute \src "load_unit.v:33.13-33.19"
  wire input 2 \rst_ni
  attribute \src "load_unit.v:273.14-273.26"
  wire width 32 \shifted_data
  attribute \src "load_unit.v:278.7-278.15"
  wire \sign_bit
  attribute \src "load_unit.v:275.13-275.22"
  wire width 4 \sign_bits
  attribute \src "load_unit.v:279.7-279.15"
  wire \signed_d
  attribute \src "load_unit.v:280.6-280.14"
  wire \signed_q
  attribute \src "load_unit.v:100.7-100.15"
  wire \stall_ni
  attribute \src "load_unit.v:70.12-70.19"
  attribute \unused_bits "3"
  wire width 4 \state_d
  attribute \src "load_unit.v:71.12-71.19"
  wire width 4 \state_q
  attribute \src "load_unit.v:57.13-57.33"
  wire input 19 \store_buffer_empty_i
  attribute \src "load_unit.v:85.352-85.366"
  wire width 12 offset 1 \sv2v_tmp_0A7E4
  attribute \src "load_unit.v:94.14-94.28"
  wire width 32 offset 1 \sv2v_tmp_39B40
  attribute \src "load_unit.v:88.130-88.144"
  wire width 22 offset 1 \sv2v_tmp_500C1
  attribute \src "load_unit.v:78.13-78.27"
  wire offset 1 \sv2v_tmp_52ECA
  attribute \src "load_unit.v:81.14-81.28"
  wire width 32 offset 1 \sv2v_tmp_82AC4
  attribute \src "load_unit.v:91.14-91.28"
  wire width 32 offset 1 \sv2v_tmp_C5B66
  attribute \src "load_unit.v:44.19-44.29"
  wire width 3 output 8 \trans_id_o
  attribute \src "load_unit.v:47.13-47.30"
  wire output 11 \translation_req_o
  attribute \src "load_unit.v:48.21-48.28"
  wire width 32 output 12 \vaddr_o
  attribute \src "load_unit.v:35.13-35.20"
  wire input 4 \valid_i
  attribute \src "load_unit.v:43.13-43.20"
  wire output 7 \valid_o
  attribute \src "load_unit.v:286.181-286.202"
  cell $add $add$load_unit.v:286$632
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \load_data_d [9:8]
    connect \B 1'1
    connect \Y $add$load_unit.v:286$632_Y
  end
  attribute \src "load_unit.v:293.21-293.48"
  cell $and $and$load_unit.v:293$637
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \signed_q
    connect \B $shiftx$load_unit.v:0$636_Y
    connect \Y $and$load_unit.v:293$637_Y
  end
  cell $mux $auto$async2sync.cc:149:execute$12295
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$12294
    connect \S \rst_ni
    connect \Y \idx_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12297
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$12296
    connect \S \rst_ni
    connect \Y \signed_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12299
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$12298
    connect \S \rst_ni
    connect \Y \fp_sign_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12301
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B $auto$async2sync.cc:140:execute$12300
    connect \S \rst_ni
    connect \Y \state_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12303
    parameter \WIDTH 13
    connect \A 13'0000000000000
    connect \B $auto$async2sync.cc:140:execute$12302
    connect \S \rst_ni
    connect \Y \load_data_q
  end
  cell $not $auto$opt_dff.cc:273:combine_resets$12668
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $auto$rtlil.cc:2127:Not$12669
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$12671
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $logic_and$load_unit.v:234$599_Y \flush_i $auto$rtlil.cc:2127:Not$12669 }
    connect \Y $auto$opt_dff.cc:276:combine_resets$12670
  end
  attribute \src "load_unit.v:264.2-272.6"
  cell $sdff $auto$opt_dff.cc:702:run$12672
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $1\state_d[3:0] [3]
    connect \Q $auto$async2sync.cc:140:execute$12300 [3]
    connect \SRST $auto$opt_dff.cc:276:combine_resets$12670
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12023
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $procmux$1640_CMP [0] $procmux$1638_CMP $eq$load_unit.v:251$607_Y $eq$load_unit.v:181$589_Y }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12024
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12025
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1789_CMP $eq$load_unit.v:261$612_Y }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12026
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12027
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$1640_CMP [0] $procmux$1638_CMP $eq$load_unit.v:181$589_Y }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12028
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12239
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1883_CMP $eq$load_unit.v:251$607_Y }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12236
  end
  attribute \src "load_unit.v:181.16-181.31"
  cell $eq $eq$load_unit.v:181$589
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 3'101
    connect \Y $eq$load_unit.v:181$589_Y
  end
  attribute \src "load_unit.v:251.20-251.35"
  cell $eq $eq$load_unit.v:251$607
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 2'10
    connect \Y $eq$load_unit.v:251$607_Y
  end
  attribute \src "load_unit.v:261.12-261.27"
  cell $eq $eq$load_unit.v:261$612
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 3'110
    connect \Y $eq$load_unit.v:261$612_Y
  end
  attribute \src "load_unit.v:283.78-283.104"
  cell $eq $eq$load_unit.v:283$616
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \load_data_d [7:0]
    connect \B 6'101011
    connect \Y $eq$load_unit.v:283$616_Y
  end
  attribute \src "load_unit.v:283.50-283.76"
  cell $eq $eq$load_unit.v:283$617
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \load_data_d [7:0]
    connect \B 6'101000
    connect \Y $eq$load_unit.v:283$617_Y
  end
  attribute \src "load_unit.v:283.22-283.48"
  cell $eq $eq$load_unit.v:283$618
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \load_data_d [7:0]
    connect \B 6'100101
    connect \Y $eq$load_unit.v:283$618_Y
  end
  attribute \src "load_unit.v:284.79-284.105"
  cell $eq $eq$load_unit.v:284$620
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \load_data_d [7:0]
    connect \B 7'1010100
    connect \Y $eq$load_unit.v:284$620_Y
  end
  attribute \src "load_unit.v:284.51-284.77"
  cell $eq $eq$load_unit.v:284$621
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \load_data_d [7:0]
    connect \B 7'1010011
    connect \Y $eq$load_unit.v:284$621_Y
  end
  attribute \src "load_unit.v:284.23-284.49"
  cell $eq $eq$load_unit.v:284$622
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \load_data_d [7:0]
    connect \B 7'1010010
    connect \Y $eq$load_unit.v:284$622_Y
  end
  attribute \src "load_unit.v:234.7-234.25"
  cell $logic_and $logic_and$load_unit.v:234$599
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ex_i [0]
    connect \B \valid_i
    connect \Y $logic_and$load_unit.v:234$599_Y
  end
  attribute \src "load_unit.v:239.7-239.27"
  cell $logic_and $logic_and$load_unit.v:239$602
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pop_ld_o
    connect \B $logic_not$load_unit.v:239$601_Y
    connect \Y $logic_and$load_unit.v:239$602_Y
  end
  attribute \src "load_unit.v:248.7-248.42"
  cell $logic_and $logic_and$load_unit.v:248$605
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req_port_i [33]
    connect \B $ne$load_unit.v:248$604_Y
    connect \Y $logic_and$load_unit.v:248$605_Y
  end
  attribute \src "load_unit.v:251.8-251.36"
  cell $logic_and $logic_and$load_unit.v:251$608
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ex_i [0]
    connect \B $eq$load_unit.v:251$607_Y
    connect \Y $logic_and$load_unit.v:251$608_Y
  end
  attribute \src "load_unit.v:256.7-256.46"
  cell $logic_and $logic_and$load_unit.v:256$611
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$load_unit.v:234$599_Y
    connect \B $logic_not$load_unit.v:256$610_Y
    connect \Y $logic_and$load_unit.v:256$611_Y
  end
  attribute \src "load_unit.v:239.19-239.27"
  cell $logic_not $logic_not$load_unit.v:239$601
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ex_i [0]
    connect \Y $logic_not$load_unit.v:239$601_Y
  end
  attribute \src "load_unit.v:256.31-256.46"
  cell $logic_not $logic_not$load_unit.v:256$610
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \req_port_i [33]
    connect \Y $logic_not$load_unit.v:256$610_Y
  end
  attribute \src "load_unit.v:248.26-248.41"
  cell $ne $ne$load_unit.v:248$604
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 3'111
    connect \Y $ne$load_unit.v:248$604_Y
  end
  attribute \src "load_unit.v:293.20-293.61"
  cell $or $or$load_unit.v:293$638
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$load_unit.v:293$637_Y
    connect \B \fp_sign_q
    connect \Y \sign_bit
  end
  attribute \src "load_unit.v:301.2-312.5"
  cell $sdff $procdff$11782
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D \idx_d
    connect \Q $auto$async2sync.cc:140:execute$12294
    connect \SRST \rst_ni
  end
  attribute \src "load_unit.v:301.2-312.5"
  cell $sdff $procdff$11783
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \signed_d
    connect \Q $auto$async2sync.cc:140:execute$12296
    connect \SRST \rst_ni
  end
  attribute \src "load_unit.v:301.2-312.5"
  cell $sdff $procdff$11784
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \fp_sign_d
    connect \Q $auto$async2sync.cc:140:execute$12298
    connect \SRST \rst_ni
  end
  attribute \src "load_unit.v:264.2-272.6"
  cell $sdff $procdff$11785
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D \state_d [2:0]
    connect \Q $auto$async2sync.cc:140:execute$12300 [2:0]
    connect \SRST \rst_ni
  end
  attribute \src "load_unit.v:264.2-272.6"
  cell $sdff $procdff$11786
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 13'0000000000000
    parameter \WIDTH 13
    connect \CLK \clk_i
    connect \D \load_data_d
    connect \Q $auto$async2sync.cc:140:execute$12302
    connect \SRST \rst_ni
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:295.3-300.10"
  cell $pmux $procmux$1576
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A \shifted_data
    connect \B { \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \shifted_data [15:0] \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \sign_bit \shifted_data [7:0] }
    connect \S { $procmux$1578_CTRL $procmux$1577_CTRL }
    connect \Y \result_o
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:295.3-300.10"
  cell $reduce_or $procmux$1577_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $procmux$1577_CMP
    connect \Y $procmux$1577_CTRL
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:295.3-300.10"
  cell $eq $procmux$1577_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \load_data_q [7:0]
    connect \B 6'101011
    connect \Y $procmux$1577_CMP [0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:295.3-300.10"
  cell $eq $procmux$1577_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \load_data_q [7:0]
    connect \B 6'101101
    connect \Y $procmux$1577_CMP [1]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:295.3-300.10"
  cell $eq $procmux$1577_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \load_data_q [7:0]
    connect \B 7'1010100
    connect \Y $procmux$1577_CMP [2]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:295.3-300.10"
  cell $reduce_or $procmux$1578_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $procmux$1578_CMP
    connect \Y $procmux$1578_CTRL
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:295.3-300.10"
  cell $eq $procmux$1578_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \load_data_q [7:0]
    connect \B 6'101000
    connect \Y $procmux$1578_CMP [0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:295.3-300.10"
  cell $eq $procmux$1578_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \load_data_q [7:0]
    connect \B 6'101001
    connect \Y $procmux$1578_CMP [1]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:295.3-300.10"
  cell $eq $procmux$1578_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \load_data_q [7:0]
    connect \B 7'1010011
    connect \Y $procmux$1578_CMP [2]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:261.12-261.27|load_unit.v:261.8-262.19"
  cell $mux $procmux$1580
    parameter \WIDTH 1
    connect \A $1\valid_o[0:0]
    connect \B 1'0
    connect \S $eq$load_unit.v:261$612_Y
    connect \Y $5\valid_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:256.7-256.46|load_unit.v:256.3-262.19"
  cell $mux $procmux$1586
    parameter \WIDTH 3
    connect \A \load_data_q [12:10]
    connect \B \lsu_ctrl_i [2:0]
    connect \S $logic_and$load_unit.v:256$611_Y
    connect \Y \trans_id_o
  end
  attribute \full_case 1
  attribute \src "load_unit.v:256.7-256.46|load_unit.v:256.3-262.19"
  cell $mux $procmux$1589
    parameter \WIDTH 1
    connect \A $1\ex_o[0:0]
    connect \B 1'1
    connect \S $logic_and$load_unit.v:256$611_Y
    connect \Y \ex_o [0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:256.7-256.46|load_unit.v:256.3-262.19"
  cell $mux $procmux$1592
    parameter \WIDTH 1
    connect \A $5\valid_o[0:0]
    connect \B 1'1
    connect \S $logic_and$load_unit.v:256$611_Y
    connect \Y \valid_o
  end
  attribute \full_case 1
  attribute \src "load_unit.v:251.8-251.36|load_unit.v:251.4-254.7"
  cell $mux $procmux$1596
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$load_unit.v:251$608_Y
    connect \Y $2\ex_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:251.8-251.36|load_unit.v:251.4-254.7"
  cell $mux $procmux$1602
    parameter \WIDTH 1
    connect \A $2\valid_o[0:0]
    connect \B 1'1
    connect \S $logic_and$load_unit.v:251$608_Y
    connect \Y $3\valid_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:249.8-249.22|load_unit.v:249.4-250.20"
  cell $mux $procmux$1608
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \req_port_o [1]
    connect \Y $2\valid_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:248.7-248.42|load_unit.v:248.3-255.6"
  cell $mux $procmux$1613
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $2\ex_o[0:0]
    connect \S $logic_and$load_unit.v:248$605_Y
    connect \Y $1\ex_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:248.7-248.42|load_unit.v:248.3-255.6"
  cell $mux $procmux$1616
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $3\valid_o[0:0]
    connect \S $logic_and$load_unit.v:248$605_Y
    connect \Y $1\valid_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:241.7-241.14|load_unit.v:241.3-242.19"
  cell $mux $procmux$1619
    parameter \WIDTH 4
    connect \A $18\state_d[3:0]
    connect \B 4'0111
    connect \S \flush_i
    connect \Y \state_d
  end
  attribute \full_case 1
  attribute \src "load_unit.v:239.7-239.27|load_unit.v:239.3-240.26"
  cell $mux $procmux$1622
    parameter \WIDTH 13
    connect \A \load_data_q
    connect \B { \lsu_ctrl_i [2:0] \lsu_ctrl_i [53:52] \lsu_ctrl_i [10:3] }
    connect \S $logic_and$load_unit.v:239$602_Y
    connect \Y \load_data_d
  end
  attribute \full_case 1
  attribute \src "load_unit.v:236.8-236.23|load_unit.v:236.4-237.21"
  cell $mux $procmux$1626
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $1\pop_ld_o[0:0]
    connect \S \req_port_i [33]
    connect \Y $13\pop_ld_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:234.7-234.25|load_unit.v:234.3-238.6"
  cell $mux $procmux$1631
    parameter \WIDTH 1
    connect \A $1\pop_ld_o[0:0]
    connect \B $13\pop_ld_o[0:0]
    connect \S $logic_and$load_unit.v:234$599_Y
    connect \Y \pop_ld_o
  end
  attribute \full_case 1
  attribute \src "load_unit.v:234.7-234.25|load_unit.v:234.3-238.6"
  cell $mux $procmux$1634
    parameter \WIDTH 4
    connect \A $1\state_d[3:0]
    connect \B 4'0000
    connect \S $logic_and$load_unit.v:234$599_Y
    connect \Y $18\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $pmux $procmux$1637
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { $8\req_port_o[1:1] 1'1 }
    connect \S { $eq$load_unit.v:251$607_Y $auto$opt_reduce.cc:134:opt_mux$12028 }
    connect \Y \req_port_o [1]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $eq $procmux$1638_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 3'111
    connect \Y $procmux$1638_CMP
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $reduce_or $procmux$1640_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1640_CMP [0] $eq$load_unit.v:181$589_Y }
    connect \Y $procmux$1640_CTRL
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $eq $procmux$1640_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 3'100
    connect \Y $procmux$1640_CMP [0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:213.16-213.39|load_unit.v:213.12-220.23"
  cell $mux $procmux$1681
    parameter \WIDTH 3
    connect \A 3'100
    connect \B 3'010
    connect \S \dtlb_hit_i
    connect \Y $11\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:211.11-211.26|load_unit.v:211.7-220.23"
  cell $mux $procmux$1710
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $11\pop_ld_o[0:0]
    connect \S \req_port_i [34]
    connect \Y $10\pop_ld_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:209.10-209.32|load_unit.v:209.6-223.22"
  cell $mux $procmux$1722
    parameter \WIDTH 4
    connect \A { 1'0 $15\state_d[3:0] }
    connect \B 4'0011
    connect \S \page_offset_matches_i
    connect \Y $14\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:209.10-209.32|load_unit.v:209.6-223.22"
  cell $mux $procmux$1742
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \page_offset_matches_i
    connect \Y $5\req_port_o[9:9]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:207.9-207.16|load_unit.v:207.5-224.8"
  cell $mux $procmux$1751
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B $14\state_d[3:0]
    connect \S \valid_i
    connect \Y $13\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:207.9-207.16|load_unit.v:207.5-224.8"
  cell $mux $procmux$1758
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $3\pop_ld_o[0:0]
    connect \S \valid_i
    connect \Y $2\pop_ld_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:207.9-207.16|load_unit.v:207.5-224.8"
  cell $mux $procmux$1765
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $5\req_port_o[9:9]
    connect \S \valid_i
    connect \Y $4\req_port_o[9:9]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:207.9-207.16|load_unit.v:207.5-224.8"
  cell $mux $procmux$1772
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \valid_i
    connect \Y $2\translation_req_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $eq $procmux$1789_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 1'1
    connect \Y $procmux$1789_CMP
  end
  attribute \full_case 1
  attribute \src "load_unit.v:194.9-194.23|load_unit.v:194.5-202.22"
  cell $mux $procmux$1816
    parameter \WIDTH 4
    connect \A \state_q
    connect \B { 1'0 $11\state_d[3:0] }
    connect \S \req_port_i [34]
    connect \Y $10\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $mux $procmux$1829
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $auto$opt_reduce.cc:134:opt_mux$12024
    connect \Y \req_port_o [0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:225.9-225.16|load_unit.v:225.5-226.27"
  cell $mux $procmux$1836
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \ex_i [0]
    connect \Y $8\req_port_o[1:1]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:188.9-188.19|load_unit.v:188.5-189.21"
  cell $mux $procmux$1845
    parameter \WIDTH 4
    connect \A \state_q
    connect \B 4'0001
    connect \S \dtlb_hit_i
    connect \Y $9\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:184.9-184.32|load_unit.v:184.5-185.21"
  cell $mux $procmux$1855
    parameter \WIDTH 4
    connect \A \state_q
    connect \B 4'0110
    connect \S \dcache_wbuffer_not_ni_i
    connect \Y $8\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $eq $procmux$1858_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 4'1000
    connect \Y $procmux$1858_CMP
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $logic_not $procmux$1883_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \Y $procmux$1883_CMP
  end
  attribute \full_case 1
  attribute \src "load_unit.v:163.16-163.39|load_unit.v:163.12-170.23"
  cell $mux $procmux$1895
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \dtlb_hit_i
    connect \Y $11\pop_ld_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:161.11-161.26|load_unit.v:161.7-170.23"
  cell $mux $procmux$1939
    parameter \WIDTH 3
    connect \A 3'001
    connect \B $11\state_d[3:0]
    connect \S \req_port_i [34]
    connect \Y $15\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:159.10-159.32|load_unit.v:159.6-173.22"
  cell $mux $procmux$1992
    parameter \WIDTH 1
    connect \A $10\pop_ld_o[0:0]
    connect \B 1'0
    connect \S \page_offset_matches_i
    connect \Y $3\pop_ld_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:157.9-157.16|load_unit.v:157.5-174.8"
  cell $mux $procmux$2023
    parameter \WIDTH 4
    connect \A \state_q
    connect \B $14\state_d[3:0]
    connect \S \valid_i
    connect \Y $2\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $pmux $procmux$2067
    parameter \S_WIDTH 8
    parameter \WIDTH 4
    connect \A \state_q
    connect \B { $2\state_d[3:0] $7\state_d[3:0] $ternary$load_unit.v:181$590_Y $8\state_d[3:0] $9\state_d[3:0] $10\state_d[3:0] $13\state_d[3:0] 4'0000 }
    connect \S { $procmux$1883_CMP $procmux$2074_CMP $procmux$1640_CTRL $procmux$1858_CMP $eq$load_unit.v:261$612_Y $procmux$1789_CMP $eq$load_unit.v:251$607_Y $procmux$1638_CMP }
    connect \Y $1\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $eq $procmux$2074_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 2'11
    connect \Y $procmux$2074_CMP
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $pmux $procmux$2078
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { $10\pop_ld_o[0:0] $2\pop_ld_o[0:0] }
    connect \S { $procmux$1789_CMP $auto$opt_reduce.cc:134:opt_mux$12236 }
    connect \Y $1\pop_ld_o[0:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $pmux $procmux$2084
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { 1'1 $4\req_port_o[9:9] }
    connect \S { $procmux$1789_CMP $auto$opt_reduce.cc:134:opt_mux$12236 }
    connect \Y \req_port_o [9]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:155.3-233.10"
  cell $pmux $procmux$2090
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A 1'0
    connect \B { 1'1 $2\translation_req_o[0:0] }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$12026 $auto$opt_reduce.cc:134:opt_mux$12236 }
    connect \Y \translation_req_o
  end
  attribute \full_case 1
  attribute \src "load_unit.v:176.9-176.31|load_unit.v:176.5-177.21"
  cell $mux $procmux$2103
    parameter \WIDTH 4
    connect \A 4'0001
    connect \B \state_q
    connect \S \page_offset_matches_i
    connect \Y $7\state_d[3:0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $pmux $procmux$2108
    parameter \S_WIDTH 3
    parameter \WIDTH 2
    connect \A 2'11
    connect \B 6'100100
    connect \S { $procmux$2111_CTRL $procmux$2110_CTRL $procmux$2109_CTRL }
    connect \Y \req_port_o [3:2]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $reduce_or $procmux$2109_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $procmux$2109_CMP
    connect \Y $procmux$2109_CTRL
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2109_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101011
    connect \Y $procmux$2109_CMP [0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2109_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101101
    connect \Y $procmux$2109_CMP [1]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2109_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101100
    connect \Y $procmux$2109_CMP [2]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2109_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010100
    connect \Y $procmux$2109_CMP [3]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2109_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1011000
    connect \Y $procmux$2109_CMP [4]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $reduce_or $procmux$2110_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $procmux$2110_CMP
    connect \Y $procmux$2110_CTRL
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2110_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101000
    connect \Y $procmux$2110_CMP [0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2110_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101001
    connect \Y $procmux$2110_CMP [1]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2110_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101010
    connect \Y $procmux$2110_CMP [2]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2110_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010011
    connect \Y $procmux$2110_CMP [3]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2110_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010111
    connect \Y $procmux$2110_CMP [4]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $reduce_or $procmux$2111_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A $procmux$2111_CMP
    connect \Y $procmux$2111_CTRL
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2111_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'100101
    connect \Y $procmux$2111_CMP [0]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2111_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'100110
    connect \Y $procmux$2111_CMP [1]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2111_CMP10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110101
    connect \Y $procmux$2111_CMP [10]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2111_CMP11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110110
    connect \Y $procmux$2111_CMP [11]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2111_CMP12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110111
    connect \Y $procmux$2111_CMP [12]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2111_CMP13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111000
    connect \Y $procmux$2111_CMP [13]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2111_CMP14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111001
    connect \Y $procmux$2111_CMP [14]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2111_CMP15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111010
    connect \Y $procmux$2111_CMP [15]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2111_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'100111
    connect \Y $procmux$2111_CMP [2]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2111_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010010
    connect \Y $procmux$2111_CMP [3]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2111_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010110
    connect \Y $procmux$2111_CMP [4]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2111_CMP5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101110
    connect \Y $procmux$2111_CMP [5]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2111_CMP6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110000
    connect \Y $procmux$2111_CMP [6]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2111_CMP7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110010
    connect \Y $procmux$2111_CMP [7]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2111_CMP8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110011
    connect \Y $procmux$2111_CMP [8]
  end
  attribute \full_case 1
  attribute \src "load_unit.v:0.0-0.0|load_unit.v:137.3-143.10"
  cell $eq $procmux$2111_CMP9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110100
    connect \Y $procmux$2111_CMP [9]
  end
  attribute \src "load_unit.v:283.20-283.105"
  cell $reduce_or $reduce_or$load_unit.v:283$619
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$load_unit.v:283$618_Y $eq$load_unit.v:283$617_Y $eq$load_unit.v:283$616_Y }
    connect \Y \signed_d
  end
  attribute \src "load_unit.v:284.21-284.106"
  cell $reduce_or $reduce_or$load_unit.v:284$623
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$load_unit.v:284$622_Y $eq$load_unit.v:284$621_Y $eq$load_unit.v:284$620_Y }
    connect \Y \fp_sign_d
  end
  attribute \src "load_unit.v:286.121-286.178"
  cell $reduce_or $reduce_or$load_unit.v:286$631
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$load_unit.v:284$621_Y $eq$load_unit.v:283$617_Y }
    connect \Y $reduce_or$load_unit.v:286$631_Y
  end
  attribute \src "load_unit.v:0.0-0.0"
  cell $shiftx $shiftx$load_unit.v:0$636
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \req_port_i [32] \req_port_i [24] \req_port_i [16] \req_port_i [8] }
    connect \B \idx_q
    connect \Y $shiftx$load_unit.v:0$636_Y
  end
  attribute \src "load_unit.v:274.24-274.73"
  cell $shr $shr$load_unit.v:274$615
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A \req_port_i [32:1]
    connect \B { \load_data_q [9:8] 3'000 }
    connect \Y \shifted_data
  end
  attribute \src "load_unit.v:181.16-181.45"
  cell $mux $ternary$load_unit.v:181$590
    parameter \WIDTH 4
    connect \A 4'0110
    connect \B 4'1000
    connect \S $eq$load_unit.v:181$589_Y
    connect \Y $ternary$load_unit.v:181$590_Y
  end
  attribute \src "load_unit.v:286.121-286.222"
  cell $mux $ternary$load_unit.v:286$634
    parameter \WIDTH 2
    connect \A \load_data_d [9:8]
    connect \B $add$load_unit.v:286$632_Y
    connect \S $reduce_or$load_unit.v:286$631_Y
    connect \Y \idx_d
  end
  connect $procmux$1640_CMP [1] $eq$load_unit.v:181$589_Y
  connect \ex_o [64:1] \ex_i [64:1]
  connect \in_data { \lsu_ctrl_i [2:0] \lsu_ctrl_i [53:52] \lsu_ctrl_i [10:3] }
  connect \load_state_o \state_q [1:0]
  connect \paddr_ni 1'0
  connect \page_offset_o \lsu_ctrl_i [63:52]
  connect { \req_port_o [76:11] \req_port_o [8:4] } { \lsu_ctrl_i [63:52] \paddr_i [33:12] 33'000000000000000000000000000000000 \lsu_ctrl_i [18:15] }
  connect \sign_bits { \req_port_i [32] \req_port_i [24] \req_port_i [16] \req_port_i [8] }
  connect \stall_ni 1'0
  connect \sv2v_tmp_0A7E4 \lsu_ctrl_i [63:52]
  connect \sv2v_tmp_39B40 \ex_i [32:1]
  connect \sv2v_tmp_500C1 \paddr_i [33:12]
  connect \sv2v_tmp_52ECA 1'0
  connect \sv2v_tmp_82AC4 0
  connect \sv2v_tmp_C5B66 \ex_i [64:33]
  connect \vaddr_o \lsu_ctrl_i [83:52]
end
attribute \hdlname "\\amo_buffer"
attribute \src "amo_buffer.v:1.1-63.10"
module \amo_buffer
  attribute \src "amo_buffer.v:36.27-36.63"
  wire $and$amo_buffer.v:36$683_Y
  attribute \src "amo_buffer.v:34.14-34.25"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71"
  wire width 72 \amo_data_in
  attribute \src "amo_buffer.v:35.14-35.26"
  wire width 72 \amo_data_out
  attribute \src "amo_buffer.v:21.19-21.27"
  wire width 4 input 6 \amo_op_i
  attribute \src "amo_buffer.v:28.22-28.31"
  wire width 135 output 10 \amo_req_o
  attribute \src "amo_buffer.v:29.20-29.30"
  wire width 65 input 11 \amo_resp_i
  attribute \src "amo_buffer.v:33.7-33.16"
  wire \amo_valid
  attribute \src "amo_buffer.v:30.13-30.31"
  wire input 12 \amo_valid_commit_i
  attribute \src "amo_buffer.v:16.13-16.18"
  wire input 1 \clk_i
  attribute \src "amo_buffer.v:26.20-26.26"
  wire width 32 input 8 \data_i
  attribute \src "amo_buffer.v:27.19-27.30"
  wire width 2 input 9 \data_size_i
  attribute \src "amo_buffer.v:18.13-18.20"
  wire input 3 \flush_i
  attribute \src "amo_buffer.v:31.13-31.28"
  wire input 13 \no_st_pending_i
  attribute \src "amo_buffer.v:25.20-25.27"
  wire width 34 input 7 \paddr_i
  attribute \src "amo_buffer.v:20.14-20.21"
  wire output 5 \ready_o
  attribute \src "amo_buffer.v:17.13-17.19"
  wire input 2 \rst_ni
  attribute \src "amo_buffer.v:19.13-19.20"
  wire input 4 \valid_i
  attribute \src "amo_buffer.v:36.27-36.63"
  cell $and $and$amo_buffer.v:36$683
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \no_st_pending_i
    connect \B \amo_valid_commit_i
    connect \Y $and$amo_buffer.v:36$683_Y
  end
  attribute \src "amo_buffer.v:36.26-36.76"
  cell $and $and$amo_buffer.v:36$684
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$amo_buffer.v:36$683_Y
    connect \B \amo_valid
    connect \Y \amo_req_o [134]
  end
  connect \amo_data_in { \amo_op_i \paddr_i \data_i \data_size_i }
  connect \amo_data_out { \amo_req_o [133:130] \amo_req_o [97:64] \amo_req_o [31:0] \amo_req_o [129:128] }
  connect { \amo_req_o [127:98] \amo_req_o [63:32] } 62'00000000000000000000000000000000000000000000000000000000000000
end
attribute \keep 1
attribute \hdlname "\\cva6_lsu_formal"
attribute \top 1
attribute \src "cva6_lsu_formal.v:9.1-220.10"
module \cva6_lsu_formal
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  wire $0$formal$cva6_lsu_formal.v:156$7_CHECK[0:0]$42
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  wire $0$formal$cva6_lsu_formal.v:156$7_EN[0:0]$43
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  wire $0$formal$cva6_lsu_formal.v:159$8_CHECK[0:0]$44
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  wire $0$formal$cva6_lsu_formal.v:160$9_CHECK[0:0]$46
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  wire $0$formal$cva6_lsu_formal.v:161$10_CHECK[0:0]$48
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  wire $0$formal$cva6_lsu_formal.v:162$11_CHECK[0:0]$50
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  wire $0$formal$cva6_lsu_formal.v:164$12_CHECK[0:0]$52
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  wire $0$formal$cva6_lsu_formal.v:166$13_CHECK[0:0]$54
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  wire $0$formal$cva6_lsu_formal.v:168$14_CHECK[0:0]$56
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  wire $0$formal$cva6_lsu_formal.v:169$15_CHECK[0:0]$58
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  wire $0$formal$cva6_lsu_formal.v:173$16_CHECK[0:0]$60
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  wire $0$formal$cva6_lsu_formal.v:173$16_EN[0:0]$61
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  wire $0$formal$cva6_lsu_formal.v:175$17_CHECK[0:0]$62
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  wire $0$formal$cva6_lsu_formal.v:210$18_CHECK[0:0]$64
  attribute \src "cva6_lsu_formal.v:27.5-44.8"
  wire width 3 $0\counter[2:0]
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  wire width 32 $3$mem2reg_rd$\prog$cva6_lsu_formal.v:178$5_DATA[31:0]$98
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  wire width 32 $3$mem2reg_rd$\prog$cva6_lsu_formal.v:195$6_DATA[31:0]$106
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  wire $3\local_ready_1[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  wire $3\local_ready_2[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  wire $3\tb_io_instr_valid_i_1[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  wire $3\tb_io_instr_valid_i_2[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  wire $4\local_ready_1[0:0]
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  wire $4\local_ready_2[0:0]
  attribute \src "cva6_lsu_formal.v:188.24-188.32"
  wire width 32 $add$cva6_lsu_formal.v:188$105_Y
  attribute \src "cva6_lsu_formal.v:205.24-205.32"
  wire width 32 $add$cva6_lsu_formal.v:205$113_Y
  wire $auto$opt_dff.cc:242:make_patterns_logic$12681
  wire $auto$opt_dff.cc:242:make_patterns_logic$12685
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12347
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12349
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12351
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12353
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12355
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12357
  wire $auto$rtlil.cc:2817:Anyseq$12359
  wire $auto$rtlil.cc:2817:Anyseq$12361
  wire $auto$rtlil.cc:2817:Anyseq$12363
  wire $auto$rtlil.cc:2817:Anyseq$12365
  wire $auto$rtlil.cc:2817:Anyseq$12367
  wire $auto$rtlil.cc:2817:Anyseq$12369
  wire $auto$rtlil.cc:2817:Anyseq$12371
  wire $auto$rtlil.cc:2817:Anyseq$12373
  wire $auto$rtlil.cc:2817:Anyseq$12375
  wire $auto$rtlil.cc:2817:Anyseq$12377
  wire $auto$rtlil.cc:2817:Anyseq$12379
  wire $auto$rtlil.cc:2817:Anyseq$12381
  wire $auto$rtlil.cc:2817:Anyseq$12383
  wire $auto$rtlil.cc:2817:Anyseq$12385
  wire $auto$rtlil.cc:2817:Anyseq$12387
  attribute \src "cva6_lsu_formal.v:159.20-159.45"
  wire $eq$cva6_lsu_formal.v:159$72_Y
  attribute \src "cva6_lsu_formal.v:159.49-159.72"
  wire $eq$cva6_lsu_formal.v:159$73_Y
  attribute \src "cva6_lsu_formal.v:160.20-160.45"
  wire $eq$cva6_lsu_formal.v:160$75_Y
  attribute \src "cva6_lsu_formal.v:160.49-160.72"
  wire $eq$cva6_lsu_formal.v:160$76_Y
  attribute \src "cva6_lsu_formal.v:161.20-161.45"
  wire $eq$cva6_lsu_formal.v:161$78_Y
  attribute \src "cva6_lsu_formal.v:161.49-161.72"
  wire $eq$cva6_lsu_formal.v:161$79_Y
  attribute \src "cva6_lsu_formal.v:162.20-162.45"
  wire $eq$cva6_lsu_formal.v:162$81_Y
  attribute \src "cva6_lsu_formal.v:162.49-162.72"
  wire $eq$cva6_lsu_formal.v:162$82_Y
  attribute \src "cva6_lsu_formal.v:171.20-171.58"
  wire $eq$cva6_lsu_formal.v:171$88_Y
  attribute \src "cva6_lsu_formal.v:175.21-175.71"
  wire $eq$cva6_lsu_formal.v:175$96_Y
  attribute \src "cva6_lsu_formal.v:176.21-176.73"
  wire $eq$cva6_lsu_formal.v:176$97_Y
  attribute \src "cva6_lsu_formal.v:181.21-181.55"
  wire $eq$cva6_lsu_formal.v:181$102_Y
  attribute \src "cva6_lsu_formal.v:181.59-181.93"
  wire $eq$cva6_lsu_formal.v:181$103_Y
  attribute \src "cva6_lsu_formal.v:198.21-198.55"
  wire $eq$cva6_lsu_formal.v:198$110_Y
  attribute \src "cva6_lsu_formal.v:198.59-198.93"
  wire $eq$cva6_lsu_formal.v:198$111_Y
  attribute \src "cva6_lsu_formal.v:212.21-212.67"
  wire $eq$cva6_lsu_formal.v:212$114_Y
  attribute \src "cva6_lsu_formal.v:30.13-30.25"
  wire $eq$cva6_lsu_formal.v:30$22_Y
  attribute \src "cva6_lsu_formal.v:33.13-33.25"
  wire $eq$cva6_lsu_formal.v:33$24_Y
  attribute \src "cva6_lsu_formal.v:36.13-36.25"
  wire $eq$cva6_lsu_formal.v:36$26_Y
  attribute \init 1'0
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  wire $formal$cva6_lsu_formal.v:173$16_EN
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  wire $formal$cva6_lsu_formal.v:210$18_CHECK
  attribute \src "cva6_lsu_formal.v:173.31-173.42"
  wire $gt$cva6_lsu_formal.v:173$90_Y
  attribute \src "cva6_lsu_formal.v:148.22-148.34"
  wire $le$cva6_lsu_formal.v:148$66_Y
  attribute \src "cva6_lsu_formal.v:148.13-148.35"
  wire $logic_and$cva6_lsu_formal.v:148$67_Y
  attribute \src "cva6_lsu_formal.v:159.20-159.72"
  wire $logic_and$cva6_lsu_formal.v:159$74_Y
  attribute \src "cva6_lsu_formal.v:160.20-160.72"
  wire $logic_and$cva6_lsu_formal.v:160$77_Y
  attribute \src "cva6_lsu_formal.v:161.20-161.72"
  wire $logic_and$cva6_lsu_formal.v:161$80_Y
  attribute \src "cva6_lsu_formal.v:162.20-162.72"
  wire $logic_and$cva6_lsu_formal.v:162$83_Y
  attribute \src "cva6_lsu_formal.v:180.17-180.67"
  wire $logic_and$cva6_lsu_formal.v:180$101_Y
  attribute \src "cva6_lsu_formal.v:180.17-180.55"
  wire $logic_and$cva6_lsu_formal.v:180$99_Y
  attribute \src "cva6_lsu_formal.v:197.17-197.55"
  wire $logic_and$cva6_lsu_formal.v:197$107_Y
  attribute \src "cva6_lsu_formal.v:197.17-197.67"
  wire $logic_and$cva6_lsu_formal.v:197$109_Y
  attribute \src "cva6_lsu_formal.v:30.13-30.33"
  wire $logic_and$cva6_lsu_formal.v:30$23_Y
  attribute \src "cva6_lsu_formal.v:33.13-33.33"
  wire $logic_and$cva6_lsu_formal.v:33$25_Y
  attribute \src "cva6_lsu_formal.v:36.13-36.33"
  wire $logic_and$cva6_lsu_formal.v:36$27_Y
  attribute \src "cva6_lsu_formal.v:173.22-173.27"
  wire $logic_not$cva6_lsu_formal.v:173$89_Y
  attribute \src "cva6_lsu_formal.v:173.22-173.42"
  wire $logic_or$cva6_lsu_formal.v:173$91_Y
  attribute \src "cva6_lsu_formal.v:181.21-181.93"
  wire $logic_or$cva6_lsu_formal.v:181$104_Y
  attribute \src "cva6_lsu_formal.v:198.21-198.93"
  wire $logic_or$cva6_lsu_formal.v:198$112_Y
  attribute \src "cva6_lsu_formal.v:180.59-180.67"
  wire $lt$cva6_lsu_formal.v:180$100_Y
  attribute \src "cva6_lsu_formal.v:197.59-197.67"
  wire $lt$cva6_lsu_formal.v:197$108_Y
  attribute \src "cva6_lsu_formal.v:164.20-164.49"
  wire $ne$cva6_lsu_formal.v:164$84_Y
  attribute \src "cva6_lsu_formal.v:166.20-166.49"
  wire $ne$cva6_lsu_formal.v:166$85_Y
  attribute \src "cva6_lsu_formal.v:168.20-168.49"
  wire $ne$cva6_lsu_formal.v:168$86_Y
  attribute \src "cva6_lsu_formal.v:169.20-169.49"
  wire $ne$cva6_lsu_formal.v:169$87_Y
  wire width 32 $procmux$11382_Y
  wire $procmux$11383_CMP
  wire $procmux$11384_CMP
  wire $procmux$11385_CMP
  wire $procmux$11386_CMP
  wire width 32 $procmux$11387_Y
  wire width 32 $procmux$11432_Y
  wire $procmux$11433_CMP
  wire $procmux$11434_CMP
  wire $procmux$11435_CMP
  wire $procmux$11436_CMP
  wire width 32 $procmux$11437_Y
  wire $procmux$11605_Y
  wire $procmux$11611_Y
  wire $procmux$11623_Y
  wire $procmux$11635_Y
  attribute \src "cva6_lsu_formal.v:10.11-10.14"
  wire input 1 \clk
  attribute \init 3'000
  attribute \src "cva6_lsu_formal.v:16.15-16.22"
  wire width 3 \counter
  attribute \src "cva6_lsu_formal.v:79.17-79.32"
  wire width 32 \de_io_instr_i_1
  attribute \src "cva6_lsu_formal.v:47.17-47.32"
  wire width 32 \de_io_instr_i_2
  attribute \src "cva6_lsu_formal.v:91.10-91.31"
  wire \de_io_instr_ready_o_1
  attribute \src "cva6_lsu_formal.v:59.10-59.31"
  wire \de_io_instr_ready_o_2
  attribute \src "cva6_lsu_formal.v:82.10-82.31"
  wire \de_io_instr_valid_i_1
  attribute \src "cva6_lsu_formal.v:50.10-50.31"
  wire \de_io_instr_valid_i_2
  attribute \src "cva6_lsu_formal.v:88.10-88.33"
  wire \de_io_load_mem_resp_i_1
  attribute \src "cva6_lsu_formal.v:56.10-56.33"
  wire \de_io_load_mem_resp_i_2
  attribute \src "cva6_lsu_formal.v:94.22-94.35"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023"
  wire width 1024 \de_io_mem_o_1
  attribute \src "cva6_lsu_formal.v:62.22-62.35"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023"
  wire width 1024 \de_io_mem_o_2
  attribute \src "cva6_lsu_formal.v:93.22-93.39"
  wire width 1024 \de_io_regfile_o_1
  attribute \src "cva6_lsu_formal.v:61.22-61.39"
  wire width 1024 \de_io_regfile_o_2
  attribute \src "cva6_lsu_formal.v:85.10-85.34"
  wire \de_io_store_mem_resp_i_1
  attribute \src "cva6_lsu_formal.v:53.10-53.34"
  wire \de_io_store_mem_resp_i_2
  attribute \init 1'1
  attribute \src "cva6_lsu_formal.v:18.9-18.13"
  wire \init
  attribute \src "cva6_lsu_formal.v:127.31-127.37"
  wire width 32 \instr0
  attribute \src "cva6_lsu_formal.v:128.31-128.37"
  wire width 32 \instr1
  attribute \src "cva6_lsu_formal.v:129.31-129.37"
  wire width 32 \instr2
  attribute \src "cva6_lsu_formal.v:130.31-130.37"
  wire width 32 \instr3
  attribute \src "cva6_lsu_formal.v:141.9-141.22"
  wire \local_ready_1
  attribute \src "cva6_lsu_formal.v:142.9-142.22"
  wire \local_ready_2
  attribute \src "cva6_lsu_formal.v:138.16-138.20"
  wire width 32 \pc_1
  attribute \src "cva6_lsu_formal.v:139.16-139.20"
  wire width 32 \pc_2
  attribute \src "cva6_lsu_formal.v:132.17-132.21"
  wire width 32 \prog[0]
  attribute \src "cva6_lsu_formal.v:132.17-132.21"
  wire width 32 \prog[1]
  attribute \src "cva6_lsu_formal.v:132.17-132.21"
  wire width 32 \prog[2]
  attribute \src "cva6_lsu_formal.v:132.17-132.21"
  wire width 32 \prog[3]
  attribute \init 1'1
  attribute \src "cva6_lsu_formal.v:15.9-15.14"
  wire \reset
  attribute \src "cva6_lsu_formal.v:80.16-80.31"
  wire width 32 \tb_io_instr_i_1
  attribute \src "cva6_lsu_formal.v:48.16-48.31"
  wire width 32 \tb_io_instr_i_2
  attribute \src "cva6_lsu_formal.v:83.9-83.30"
  wire \tb_io_instr_valid_i_1
  attribute \src "cva6_lsu_formal.v:51.9-51.30"
  wire \tb_io_instr_valid_i_2
  attribute \src "cva6_lsu_formal.v:89.22-89.45"
  wire \tb_io_load_mem_resp_i_1
  attribute \src "cva6_lsu_formal.v:57.22-57.45"
  wire \tb_io_load_mem_resp_i_2
  attribute \src "cva6_lsu_formal.v:86.22-86.46"
  wire \tb_io_store_mem_resp_i_1
  attribute \src "cva6_lsu_formal.v:54.22-54.46"
  wire \tb_io_store_mem_resp_i_2
  attribute \src "cva6_lsu_formal.v:188.24-188.32"
  cell $add $add$cva6_lsu_formal.v:188$105
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A \pc_1
    connect \B 1'1
    connect \Y $add$cva6_lsu_formal.v:188$105_Y
  end
  attribute \src "cva6_lsu_formal.v:205.24-205.32"
  cell $add $add$cva6_lsu_formal.v:205$113
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A \pc_2
    connect \B 1'1
    connect \Y $add$cva6_lsu_formal.v:205$113_Y
  end
  attribute \src "cva6_lsu_formal.v:28.20-28.34"
  cell $add $add$cva6_lsu_formal.v:28$20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \counter
    connect \B 1'1
    connect \Y $0\counter[2:0]
  end
  attribute \reg "instr0"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyconst $anyconst$33
    parameter \WIDTH 32
    connect \Y { \prog[0] [31:15] \instr0 [14:0] }
  end
  attribute \reg "instr1"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyconst $anyconst$34
    parameter \WIDTH 32
    connect \Y { \prog[1] [31:20] \instr1 [19:12] \prog[1] [11:7] \instr1 [6:0] }
  end
  attribute \reg "instr2"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyconst $anyconst$35
    parameter \WIDTH 32
    connect \Y { \prog[2] [31:20] \instr2 [19:0] }
  end
  attribute \reg "instr3"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyconst $anyconst$36
    parameter \WIDTH 32
    connect \Y { \prog[3] [31:20] \instr3 [19:12] \prog[3] [11:7] \instr3 [6:0] }
  end
  attribute \reg "tb_io_store_mem_resp_i_2"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyseq $anyseq$28
    parameter \WIDTH 1
    connect \Y \de_io_store_mem_resp_i_2
  end
  attribute \reg "tb_io_load_mem_resp_i_2"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyseq $anyseq$29
    parameter \WIDTH 1
    connect \Y \de_io_load_mem_resp_i_2
  end
  attribute \reg "tb_io_store_mem_resp_i_1"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyseq $anyseq$30
    parameter \WIDTH 1
    connect \Y \de_io_store_mem_resp_i_1
  end
  attribute \reg "tb_io_load_mem_resp_i_1"
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $anyseq $anyseq$31
    parameter \WIDTH 1
    connect \Y \de_io_load_mem_resp_i_1
  end
  attribute \src "cva6_lsu_formal.v:210.16-212.68"
  cell $assert $assert$cva6_lsu_formal.v:210$127
    connect \A $formal$cva6_lsu_formal.v:210$18_CHECK
    connect \EN $formal$cva6_lsu_formal.v:173$16_EN
  end
  attribute \src "cva6_lsu_formal.v:156.32-159.73"
  cell $assume $assume$cva6_lsu_formal.v:156$116
    connect \A $0$formal$cva6_lsu_formal.v:156$7_CHECK[0:0]$42
    connect \EN $0$formal$cva6_lsu_formal.v:156$7_EN[0:0]$43
  end
  attribute \src "cva6_lsu_formal.v:159.74-160.73"
  cell $assume $assume$cva6_lsu_formal.v:159$117
    connect \A $0$formal$cva6_lsu_formal.v:159$8_CHECK[0:0]$44
    connect \EN $0$formal$cva6_lsu_formal.v:156$7_EN[0:0]$43
  end
  attribute \src "cva6_lsu_formal.v:160.74-161.73"
  cell $assume $assume$cva6_lsu_formal.v:160$118
    connect \A $0$formal$cva6_lsu_formal.v:160$9_CHECK[0:0]$46
    connect \EN $0$formal$cva6_lsu_formal.v:156$7_EN[0:0]$43
  end
  attribute \src "cva6_lsu_formal.v:161.74-162.73"
  cell $assume $assume$cva6_lsu_formal.v:161$119
    connect \A $0$formal$cva6_lsu_formal.v:161$10_CHECK[0:0]$48
    connect \EN $0$formal$cva6_lsu_formal.v:156$7_EN[0:0]$43
  end
  attribute \src "cva6_lsu_formal.v:162.74-164.50"
  cell $assume $assume$cva6_lsu_formal.v:162$120
    connect \A $0$formal$cva6_lsu_formal.v:162$11_CHECK[0:0]$50
    connect \EN $0$formal$cva6_lsu_formal.v:156$7_EN[0:0]$43
  end
  attribute \src "cva6_lsu_formal.v:164.51-166.50"
  cell $assume $assume$cva6_lsu_formal.v:164$121
    connect \A $0$formal$cva6_lsu_formal.v:164$12_CHECK[0:0]$52
    connect \EN $0$formal$cva6_lsu_formal.v:156$7_EN[0:0]$43
  end
  attribute \src "cva6_lsu_formal.v:166.51-168.50"
  cell $assume $assume$cva6_lsu_formal.v:166$122
    connect \A $0$formal$cva6_lsu_formal.v:166$13_CHECK[0:0]$54
    connect \EN $0$formal$cva6_lsu_formal.v:156$7_EN[0:0]$43
  end
  attribute \src "cva6_lsu_formal.v:168.51-169.50"
  cell $assume $assume$cva6_lsu_formal.v:168$123
    connect \A $0$formal$cva6_lsu_formal.v:168$14_CHECK[0:0]$56
    connect \EN $0$formal$cva6_lsu_formal.v:156$7_EN[0:0]$43
  end
  attribute \src "cva6_lsu_formal.v:169.51-171.59"
  cell $assume $assume$cva6_lsu_formal.v:169$124
    connect \A $0$formal$cva6_lsu_formal.v:169$15_CHECK[0:0]$58
    connect \EN $0$formal$cva6_lsu_formal.v:156$7_EN[0:0]$43
  end
  attribute \src "cva6_lsu_formal.v:173.49-175.72"
  cell $assume $assume$cva6_lsu_formal.v:173$125
    connect \A $0$formal$cva6_lsu_formal.v:173$16_CHECK[0:0]$60
    connect \EN $0$formal$cva6_lsu_formal.v:173$16_EN[0:0]$61
  end
  attribute \src "cva6_lsu_formal.v:175.73-176.74"
  cell $assume $assume$cva6_lsu_formal.v:175$126
    connect \A $0$formal$cva6_lsu_formal.v:175$17_CHECK[0:0]$62
    connect \EN $0$formal$cva6_lsu_formal.v:173$16_EN[0:0]$61
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12682
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_lsu_formal.v:197$109_Y $logic_or$cva6_lsu_formal.v:173$91_Y }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12681
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12686
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_lsu_formal.v:180$101_Y $logic_or$cva6_lsu_formal.v:173$91_Y }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12685
  end
  attribute \src "cva6_lsu_formal.v:27.5-44.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12674
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'0
    connect \EN $logic_and$cva6_lsu_formal.v:33$25_Y
    connect \Q \reset
    connect \SRST $logic_and$cva6_lsu_formal.v:36$27_Y
  end
  attribute \src "cva6_lsu_formal.v:27.5-44.8"
  cell $dffe $auto$opt_dff.cc:764:run$12675
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D 1'0
    connect \EN $logic_and$cva6_lsu_formal.v:30$23_Y
    connect \Q \init
  end
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12677
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $3\local_ready_2[0:0]
    connect \EN $logic_or$cva6_lsu_formal.v:173$91_Y
    connect \Q \local_ready_2
    connect \SRST $logic_and$cva6_lsu_formal.v:148$67_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12679
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $3\local_ready_1[0:0]
    connect \EN $logic_or$cva6_lsu_formal.v:173$91_Y
    connect \Q \local_ready_1
    connect \SRST $logic_and$cva6_lsu_formal.v:148$67_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12683
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $add$cva6_lsu_formal.v:205$113_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12681
    connect \Q \pc_2
    connect \SRST $logic_and$cva6_lsu_formal.v:148$67_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12687
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $add$cva6_lsu_formal.v:188$105_Y
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12685
    connect \Q \pc_1
    connect \SRST $logic_and$cva6_lsu_formal.v:148$67_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12689
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $3\tb_io_instr_valid_i_1[0:0]
    connect \EN $logic_or$cva6_lsu_formal.v:173$91_Y
    connect \Q \tb_io_instr_valid_i_1
    connect \SRST $logic_and$cva6_lsu_formal.v:148$67_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12691
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $3$mem2reg_rd$\prog$cva6_lsu_formal.v:178$5_DATA[31:0]$98
    connect \EN $logic_or$cva6_lsu_formal.v:173$91_Y
    connect \Q \tb_io_instr_i_1
    connect \SRST $logic_and$cva6_lsu_formal.v:148$67_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12693
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $3\tb_io_instr_valid_i_2[0:0]
    connect \EN $logic_or$cva6_lsu_formal.v:173$91_Y
    connect \Q \tb_io_instr_valid_i_2
    connect \SRST $logic_and$cva6_lsu_formal.v:148$67_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12695
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk
    connect \D $3$mem2reg_rd$\prog$cva6_lsu_formal.v:195$6_DATA[31:0]$106
    connect \EN $logic_or$cva6_lsu_formal.v:173$91_Y
    connect \Q \tb_io_instr_i_2
    connect \SRST $logic_and$cva6_lsu_formal.v:148$67_Y
  end
  cell $anyseq $auto$setundef.cc:501:execute$12346
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12347
  end
  cell $anyseq $auto$setundef.cc:501:execute$12348
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12349
  end
  cell $anyseq $auto$setundef.cc:501:execute$12350
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12351
  end
  cell $anyseq $auto$setundef.cc:501:execute$12352
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12353
  end
  cell $anyseq $auto$setundef.cc:501:execute$12354
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12355
  end
  cell $anyseq $auto$setundef.cc:501:execute$12356
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12357
  end
  cell $anyseq $auto$setundef.cc:501:execute$12358
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12359
  end
  cell $anyseq $auto$setundef.cc:501:execute$12360
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12361
  end
  cell $anyseq $auto$setundef.cc:501:execute$12362
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12363
  end
  cell $anyseq $auto$setundef.cc:501:execute$12364
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12365
  end
  cell $anyseq $auto$setundef.cc:501:execute$12366
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12367
  end
  cell $anyseq $auto$setundef.cc:501:execute$12368
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12369
  end
  cell $anyseq $auto$setundef.cc:501:execute$12370
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12371
  end
  cell $anyseq $auto$setundef.cc:501:execute$12372
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12373
  end
  cell $anyseq $auto$setundef.cc:501:execute$12374
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12375
  end
  cell $anyseq $auto$setundef.cc:501:execute$12376
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12377
  end
  cell $anyseq $auto$setundef.cc:501:execute$12378
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12379
  end
  cell $anyseq $auto$setundef.cc:501:execute$12380
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12381
  end
  cell $anyseq $auto$setundef.cc:501:execute$12382
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12383
  end
  cell $anyseq $auto$setundef.cc:501:execute$12384
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12385
  end
  cell $anyseq $auto$setundef.cc:501:execute$12386
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12387
  end
  attribute \src "cva6_lsu_formal.v:159.20-159.45"
  cell $eq $eq$cva6_lsu_formal.v:159$72
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr0 [6:0]
    connect \B 2'11
    connect \Y $eq$cva6_lsu_formal.v:159$72_Y
  end
  attribute \src "cva6_lsu_formal.v:159.49-159.72"
  cell $eq $eq$cva6_lsu_formal.v:159$73
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr0 [14:12]
    connect \B 2'10
    connect \Y $eq$cva6_lsu_formal.v:159$73_Y
  end
  attribute \src "cva6_lsu_formal.v:160.20-160.45"
  cell $eq $eq$cva6_lsu_formal.v:160$75
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \instr1 [6:0]
    connect \B 6'100011
    connect \Y $eq$cva6_lsu_formal.v:160$75_Y
  end
  attribute \src "cva6_lsu_formal.v:160.49-160.72"
  cell $eq $eq$cva6_lsu_formal.v:160$76
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr1 [14:12]
    connect \B 2'10
    connect \Y $eq$cva6_lsu_formal.v:160$76_Y
  end
  attribute \src "cva6_lsu_formal.v:161.20-161.45"
  cell $eq $eq$cva6_lsu_formal.v:161$78
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr2 [6:0]
    connect \B 2'11
    connect \Y $eq$cva6_lsu_formal.v:161$78_Y
  end
  attribute \src "cva6_lsu_formal.v:161.49-161.72"
  cell $eq $eq$cva6_lsu_formal.v:161$79
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr2 [14:12]
    connect \B 2'10
    connect \Y $eq$cva6_lsu_formal.v:161$79_Y
  end
  attribute \src "cva6_lsu_formal.v:162.20-162.45"
  cell $eq $eq$cva6_lsu_formal.v:162$81
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr3 [6:0]
    connect \B 2'11
    connect \Y $eq$cva6_lsu_formal.v:162$81_Y
  end
  attribute \src "cva6_lsu_formal.v:162.49-162.72"
  cell $eq $eq$cva6_lsu_formal.v:162$82
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr3 [14:12]
    connect \B 2'10
    connect \Y $eq$cva6_lsu_formal.v:162$82_Y
  end
  attribute \src "cva6_lsu_formal.v:171.20-171.58"
  cell $eq $eq$cva6_lsu_formal.v:171$88
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1024
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1024
    parameter \Y_WIDTH 1
    connect \A \de_io_regfile_o_1
    connect \B \de_io_regfile_o_2
    connect \Y $eq$cva6_lsu_formal.v:171$88_Y
  end
  attribute \src "cva6_lsu_formal.v:175.21-175.71"
  cell $eq $eq$cva6_lsu_formal.v:175$96
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_load_mem_resp_i_1
    connect \B \de_io_load_mem_resp_i_2
    connect \Y $eq$cva6_lsu_formal.v:175$96_Y
  end
  attribute \src "cva6_lsu_formal.v:176.21-176.73"
  cell $eq $eq$cva6_lsu_formal.v:176$97
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_store_mem_resp_i_1
    connect \B \de_io_store_mem_resp_i_2
    connect \Y $eq$cva6_lsu_formal.v:176$97_Y
  end
  attribute \src "cva6_lsu_formal.v:181.21-181.55"
  cell $eq $eq$cva6_lsu_formal.v:181$102
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\prog$cva6_lsu_formal.v:178$5_DATA[31:0]$98 [6:0]
    connect \B 6'100011
    connect \Y $eq$cva6_lsu_formal.v:181$102_Y
  end
  attribute \src "cva6_lsu_formal.v:181.59-181.93"
  cell $eq $eq$cva6_lsu_formal.v:181$103
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\prog$cva6_lsu_formal.v:178$5_DATA[31:0]$98 [6:0]
    connect \B 2'11
    connect \Y $eq$cva6_lsu_formal.v:181$103_Y
  end
  attribute \src "cva6_lsu_formal.v:198.21-198.55"
  cell $eq $eq$cva6_lsu_formal.v:198$110
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\prog$cva6_lsu_formal.v:195$6_DATA[31:0]$106 [6:0]
    connect \B 6'100011
    connect \Y $eq$cva6_lsu_formal.v:198$110_Y
  end
  attribute \src "cva6_lsu_formal.v:198.59-198.93"
  cell $eq $eq$cva6_lsu_formal.v:198$111
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $3$mem2reg_rd$\prog$cva6_lsu_formal.v:195$6_DATA[31:0]$106 [6:0]
    connect \B 2'11
    connect \Y $eq$cva6_lsu_formal.v:198$111_Y
  end
  attribute \src "cva6_lsu_formal.v:212.21-212.67"
  cell $eq $eq$cva6_lsu_formal.v:212$114
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_instr_ready_o_1
    connect \B \de_io_instr_ready_o_2
    connect \Y $eq$cva6_lsu_formal.v:212$114_Y
  end
  attribute \src "cva6_lsu_formal.v:30.13-30.25"
  cell $eq $eq$cva6_lsu_formal.v:30$22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 3'111
    connect \Y $eq$cva6_lsu_formal.v:30$22_Y
  end
  attribute \src "cva6_lsu_formal.v:33.13-33.25"
  cell $logic_not $eq$cva6_lsu_formal.v:33$24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \Y $eq$cva6_lsu_formal.v:33$24_Y
  end
  attribute \src "cva6_lsu_formal.v:36.13-36.25"
  cell $eq $eq$cva6_lsu_formal.v:36$26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 2'10
    connect \Y $eq$cva6_lsu_formal.v:36$26_Y
  end
  attribute \src "cva6_lsu_formal.v:173.31-173.42"
  cell $gt $gt$cva6_lsu_formal.v:173$90
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 2'10
    connect \Y $gt$cva6_lsu_formal.v:173$90_Y
  end
  attribute \src "cva6_lsu_formal.v:148.22-148.34"
  cell $le $le$cva6_lsu_formal.v:148$66
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \counter
    connect \B 2'10
    connect \Y $le$cva6_lsu_formal.v:148$66_Y
  end
  attribute \src "cva6_lsu_formal.v:148.13-148.35"
  cell $logic_and $logic_and$cva6_lsu_formal.v:148$67
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \init
    connect \B $le$cva6_lsu_formal.v:148$66_Y
    connect \Y $logic_and$cva6_lsu_formal.v:148$67_Y
  end
  attribute \src "cva6_lsu_formal.v:159.20-159.72"
  cell $logic_and $logic_and$cva6_lsu_formal.v:159$74
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:159$72_Y
    connect \B $eq$cva6_lsu_formal.v:159$73_Y
    connect \Y $logic_and$cva6_lsu_formal.v:159$74_Y
  end
  attribute \src "cva6_lsu_formal.v:160.20-160.72"
  cell $logic_and $logic_and$cva6_lsu_formal.v:160$77
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:160$75_Y
    connect \B $eq$cva6_lsu_formal.v:160$76_Y
    connect \Y $logic_and$cva6_lsu_formal.v:160$77_Y
  end
  attribute \src "cva6_lsu_formal.v:161.20-161.72"
  cell $logic_and $logic_and$cva6_lsu_formal.v:161$80
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:161$78_Y
    connect \B $eq$cva6_lsu_formal.v:161$79_Y
    connect \Y $logic_and$cva6_lsu_formal.v:161$80_Y
  end
  attribute \src "cva6_lsu_formal.v:162.20-162.72"
  cell $logic_and $logic_and$cva6_lsu_formal.v:162$83
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:162$81_Y
    connect \B $eq$cva6_lsu_formal.v:162$82_Y
    connect \Y $logic_and$cva6_lsu_formal.v:162$83_Y
  end
  attribute \src "cva6_lsu_formal.v:180.17-180.67"
  cell $logic_and $logic_and$cva6_lsu_formal.v:180$101
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_lsu_formal.v:180$99_Y
    connect \B $lt$cva6_lsu_formal.v:180$100_Y
    connect \Y $logic_and$cva6_lsu_formal.v:180$101_Y
  end
  attribute \src "cva6_lsu_formal.v:180.17-180.55"
  cell $logic_and $logic_and$cva6_lsu_formal.v:180$99
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_instr_ready_o_1
    connect \B \local_ready_1
    connect \Y $logic_and$cva6_lsu_formal.v:180$99_Y
  end
  attribute \src "cva6_lsu_formal.v:197.17-197.55"
  cell $logic_and $logic_and$cva6_lsu_formal.v:197$107
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_instr_ready_o_2
    connect \B \local_ready_2
    connect \Y $logic_and$cva6_lsu_formal.v:197$107_Y
  end
  attribute \src "cva6_lsu_formal.v:197.17-197.67"
  cell $logic_and $logic_and$cva6_lsu_formal.v:197$109
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_lsu_formal.v:197$107_Y
    connect \B $lt$cva6_lsu_formal.v:197$108_Y
    connect \Y $logic_and$cva6_lsu_formal.v:197$109_Y
  end
  attribute \src "cva6_lsu_formal.v:30.13-30.33"
  cell $logic_and $logic_and$cva6_lsu_formal.v:30$23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:30$22_Y
    connect \B \init
    connect \Y $logic_and$cva6_lsu_formal.v:30$23_Y
  end
  attribute \src "cva6_lsu_formal.v:33.13-33.33"
  cell $logic_and $logic_and$cva6_lsu_formal.v:33$25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:33$24_Y
    connect \B \init
    connect \Y $logic_and$cva6_lsu_formal.v:33$25_Y
  end
  attribute \src "cva6_lsu_formal.v:36.13-36.33"
  cell $logic_and $logic_and$cva6_lsu_formal.v:36$27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:36$26_Y
    connect \B \init
    connect \Y $logic_and$cva6_lsu_formal.v:36$27_Y
  end
  attribute \src "cva6_lsu_formal.v:173.22-173.27"
  cell $logic_not $logic_not$cva6_lsu_formal.v:173$89
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \init
    connect \Y $logic_not$cva6_lsu_formal.v:173$89_Y
  end
  attribute \src "cva6_lsu_formal.v:173.22-173.42"
  cell $logic_or $logic_or$cva6_lsu_formal.v:173$91
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$cva6_lsu_formal.v:173$89_Y
    connect \B $gt$cva6_lsu_formal.v:173$90_Y
    connect \Y $logic_or$cva6_lsu_formal.v:173$91_Y
  end
  attribute \src "cva6_lsu_formal.v:181.21-181.93"
  cell $logic_or $logic_or$cva6_lsu_formal.v:181$104
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:181$102_Y
    connect \B $eq$cva6_lsu_formal.v:181$103_Y
    connect \Y $logic_or$cva6_lsu_formal.v:181$104_Y
  end
  attribute \src "cva6_lsu_formal.v:198.21-198.93"
  cell $logic_or $logic_or$cva6_lsu_formal.v:198$112
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_lsu_formal.v:198$110_Y
    connect \B $eq$cva6_lsu_formal.v:198$111_Y
    connect \Y $logic_or$cva6_lsu_formal.v:198$112_Y
  end
  attribute \src "cva6_lsu_formal.v:180.59-180.67"
  cell $lt $lt$cva6_lsu_formal.v:180$100
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \pc_1
    connect \B 3'100
    connect \Y $lt$cva6_lsu_formal.v:180$100_Y
  end
  attribute \src "cva6_lsu_formal.v:197.59-197.67"
  cell $lt $lt$cva6_lsu_formal.v:197$108
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \pc_2
    connect \B 3'100
    connect \Y $lt$cva6_lsu_formal.v:197$108_Y
  end
  attribute \src "cva6_lsu_formal.v:164.20-164.49"
  cell $ne $ne$cva6_lsu_formal.v:164$84
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr0 [11:7]
    connect \B \instr1 [19:15]
    connect \Y $ne$cva6_lsu_formal.v:164$84_Y
  end
  attribute \src "cva6_lsu_formal.v:166.20-166.49"
  cell $ne $ne$cva6_lsu_formal.v:166$85
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr0 [11:7]
    connect \B \instr2 [19:15]
    connect \Y $ne$cva6_lsu_formal.v:166$85_Y
  end
  attribute \src "cva6_lsu_formal.v:168.20-168.49"
  cell $ne $ne$cva6_lsu_formal.v:168$86
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr0 [11:7]
    connect \B \instr3 [19:15]
    connect \Y $ne$cva6_lsu_formal.v:168$86_Y
  end
  attribute \src "cva6_lsu_formal.v:169.20-169.49"
  cell $ne $ne$cva6_lsu_formal.v:169$87
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr2 [11:7]
    connect \B \instr3 [19:15]
    connect \Y $ne$cva6_lsu_formal.v:169$87_Y
  end
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  cell $dff $procdff$12014
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$cva6_lsu_formal.v:173$16_EN[0:0]$61
    connect \Q $formal$cva6_lsu_formal.v:173$16_EN
  end
  attribute \src "cva6_lsu_formal.v:145.5-218.8"
  cell $dff $procdff$12017
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 1
    connect \CLK \clk
    connect \D $0$formal$cva6_lsu_formal.v:210$18_CHECK[0:0]$64
    connect \Q $formal$cva6_lsu_formal.v:210$18_CHECK
  end
  attribute \src "cva6_lsu_formal.v:27.5-44.8"
  cell $dff $procdff$12021
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 3
    connect \CLK \clk
    connect \D $0\counter[2:0]
    connect \Q \counter
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:198.21-198.93|cva6_lsu_formal.v:198.17-202.20"
  cell $mux $procmux$11345
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $logic_or$cva6_lsu_formal.v:198$112_Y
    connect \Y $4\local_ready_2[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:197.17-197.67|cva6_lsu_formal.v:197.13-210.16"
  cell $mux $procmux$11356
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_lsu_formal.v:197$109_Y
    connect \Y $3\tb_io_instr_valid_i_2[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:197.17-197.67|cva6_lsu_formal.v:197.13-210.16"
  cell $mux $procmux$11374
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $4\local_ready_2[0:0]
    connect \S $logic_and$cva6_lsu_formal.v:197$109_Y
    connect \Y $3\local_ready_2[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $pmux $procmux$11382
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12347
    connect \B { \prog[0] [31:15] \instr0 [14:0] \prog[1] [31:20] \instr1 [19:12] \prog[1] [11:7] \instr1 [6:0] \prog[2] [31:20] \instr2 [19:0] \prog[3] [31:20] \instr3 [19:12] \prog[3] [11:7] \instr3 [6:0] }
    connect \S { $procmux$11386_CMP $procmux$11385_CMP $procmux$11384_CMP $procmux$11383_CMP }
    connect \Y $procmux$11382_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$11383_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_2 [1:0]
    connect \B 2'11
    connect \Y $procmux$11383_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$11384_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_2 [1:0]
    connect \B 2'10
    connect \Y $procmux$11384_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$11385_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pc_2 [1:0]
    connect \B 1'1
    connect \Y $procmux$11385_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $logic_not $procmux$11386_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_2 [1:0]
    connect \Y $procmux$11386_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:173.22-173.42|cva6_lsu_formal.v:173.18-216.12"
  cell $mux $procmux$11387
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12349
    connect \B $procmux$11382_Y
    connect \S $logic_or$cva6_lsu_formal.v:173$91_Y
    connect \Y $procmux$11387_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-216.12"
  cell $mux $procmux$11390
    parameter \WIDTH 32
    connect \A $procmux$11387_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$12351
    connect \S $logic_and$cva6_lsu_formal.v:148$67_Y
    connect \Y $3$mem2reg_rd$\prog$cva6_lsu_formal.v:195$6_DATA[31:0]$106
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:181.21-181.93|cva6_lsu_formal.v:181.17-185.20"
  cell $mux $procmux$11395
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $logic_or$cva6_lsu_formal.v:181$104_Y
    connect \Y $4\local_ready_1[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:180.17-180.67|cva6_lsu_formal.v:180.13-193.16"
  cell $mux $procmux$11406
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_lsu_formal.v:180$101_Y
    connect \Y $3\tb_io_instr_valid_i_1[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:180.17-180.67|cva6_lsu_formal.v:180.13-193.16"
  cell $mux $procmux$11424
    parameter \WIDTH 1
    connect \A 1'1
    connect \B $4\local_ready_1[0:0]
    connect \S $logic_and$cva6_lsu_formal.v:180$101_Y
    connect \Y $3\local_ready_1[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $pmux $procmux$11432
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12353
    connect \B { \prog[0] [31:15] \instr0 [14:0] \prog[1] [31:20] \instr1 [19:12] \prog[1] [11:7] \instr1 [6:0] \prog[2] [31:20] \instr2 [19:0] \prog[3] [31:20] \instr3 [19:12] \prog[3] [11:7] \instr3 [6:0] }
    connect \S { $procmux$11436_CMP $procmux$11435_CMP $procmux$11434_CMP $procmux$11433_CMP }
    connect \Y $procmux$11432_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$11433_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_1 [1:0]
    connect \B 2'11
    connect \Y $procmux$11433_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$11434_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_1 [1:0]
    connect \B 2'10
    connect \Y $procmux$11434_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $eq $procmux$11435_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pc_1 [1:0]
    connect \B 1'1
    connect \Y $procmux$11435_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:0.0-0.0"
  cell $logic_not $procmux$11436_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \pc_1 [1:0]
    connect \Y $procmux$11436_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:173.22-173.42|cva6_lsu_formal.v:173.18-216.12"
  cell $mux $procmux$11437
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12355
    connect \B $procmux$11432_Y
    connect \S $logic_or$cva6_lsu_formal.v:173$91_Y
    connect \Y $procmux$11437_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-216.12"
  cell $mux $procmux$11440
    parameter \WIDTH 32
    connect \A $procmux$11437_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$12357
    connect \S $logic_and$cva6_lsu_formal.v:148$67_Y
    connect \Y $3$mem2reg_rd$\prog$cva6_lsu_formal.v:178$5_DATA[31:0]$98
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-216.12"
  cell $mux $procmux$11551
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_lsu_formal.v:148$67_Y
    connect \Y $0$formal$cva6_lsu_formal.v:156$7_EN[0:0]$43
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-216.12"
  cell $mux $procmux$11554
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12359
    connect \B $logic_and$cva6_lsu_formal.v:159$74_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$67_Y
    connect \Y $0$formal$cva6_lsu_formal.v:156$7_CHECK[0:0]$42
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-216.12"
  cell $mux $procmux$11560
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12361
    connect \B $logic_and$cva6_lsu_formal.v:160$77_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$67_Y
    connect \Y $0$formal$cva6_lsu_formal.v:159$8_CHECK[0:0]$44
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-216.12"
  cell $mux $procmux$11566
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12363
    connect \B $logic_and$cva6_lsu_formal.v:161$80_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$67_Y
    connect \Y $0$formal$cva6_lsu_formal.v:160$9_CHECK[0:0]$46
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-216.12"
  cell $mux $procmux$11572
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12365
    connect \B $logic_and$cva6_lsu_formal.v:162$83_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$67_Y
    connect \Y $0$formal$cva6_lsu_formal.v:161$10_CHECK[0:0]$48
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-216.12"
  cell $mux $procmux$11578
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12367
    connect \B $ne$cva6_lsu_formal.v:164$84_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$67_Y
    connect \Y $0$formal$cva6_lsu_formal.v:162$11_CHECK[0:0]$50
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-216.12"
  cell $mux $procmux$11584
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12369
    connect \B $ne$cva6_lsu_formal.v:166$85_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$67_Y
    connect \Y $0$formal$cva6_lsu_formal.v:164$12_CHECK[0:0]$52
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-216.12"
  cell $mux $procmux$11590
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12371
    connect \B $ne$cva6_lsu_formal.v:168$86_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$67_Y
    connect \Y $0$formal$cva6_lsu_formal.v:166$13_CHECK[0:0]$54
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-216.12"
  cell $mux $procmux$11596
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12373
    connect \B $ne$cva6_lsu_formal.v:169$87_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$67_Y
    connect \Y $0$formal$cva6_lsu_formal.v:168$14_CHECK[0:0]$56
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-216.12"
  cell $mux $procmux$11602
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12375
    connect \B $eq$cva6_lsu_formal.v:171$88_Y
    connect \S $logic_and$cva6_lsu_formal.v:148$67_Y
    connect \Y $0$formal$cva6_lsu_formal.v:169$15_CHECK[0:0]$58
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:173.22-173.42|cva6_lsu_formal.v:173.18-216.12"
  cell $mux $procmux$11605
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$cva6_lsu_formal.v:173$91_Y
    connect \Y $procmux$11605_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-216.12"
  cell $mux $procmux$11608
    parameter \WIDTH 1
    connect \A $procmux$11605_Y
    connect \B 1'0
    connect \S $logic_and$cva6_lsu_formal.v:148$67_Y
    connect \Y $0$formal$cva6_lsu_formal.v:173$16_EN[0:0]$61
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:173.22-173.42|cva6_lsu_formal.v:173.18-216.12"
  cell $mux $procmux$11611
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12377
    connect \B $eq$cva6_lsu_formal.v:175$96_Y
    connect \S $logic_or$cva6_lsu_formal.v:173$91_Y
    connect \Y $procmux$11611_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-216.12"
  cell $mux $procmux$11614
    parameter \WIDTH 1
    connect \A $procmux$11611_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$12379
    connect \S $logic_and$cva6_lsu_formal.v:148$67_Y
    connect \Y $0$formal$cva6_lsu_formal.v:173$16_CHECK[0:0]$60
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:173.22-173.42|cva6_lsu_formal.v:173.18-216.12"
  cell $mux $procmux$11623
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12381
    connect \B $eq$cva6_lsu_formal.v:176$97_Y
    connect \S $logic_or$cva6_lsu_formal.v:173$91_Y
    connect \Y $procmux$11623_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-216.12"
  cell $mux $procmux$11626
    parameter \WIDTH 1
    connect \A $procmux$11623_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$12383
    connect \S $logic_and$cva6_lsu_formal.v:148$67_Y
    connect \Y $0$formal$cva6_lsu_formal.v:175$17_CHECK[0:0]$62
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:173.22-173.42|cva6_lsu_formal.v:173.18-216.12"
  cell $mux $procmux$11635
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12385
    connect \B $eq$cva6_lsu_formal.v:212$114_Y
    connect \S $logic_or$cva6_lsu_formal.v:173$91_Y
    connect \Y $procmux$11635_Y
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_formal.v:148.13-148.35|cva6_lsu_formal.v:148.9-216.12"
  cell $mux $procmux$11638
    parameter \WIDTH 1
    connect \A $procmux$11635_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$12387
    connect \S $logic_and$cva6_lsu_formal.v:148$67_Y
    connect \Y $0$formal$cva6_lsu_formal.v:210$18_CHECK[0:0]$64
  end
  attribute \module_not_derived 1
  attribute \src "cva6_lsu_formal.v:96.25-108.6"
  cell \cva6_processor_shim \shim_i_1
    connect \clk_i \clk
    connect \instr_i \tb_io_instr_i_1
    connect \instr_ready_o \de_io_instr_ready_o_1
    connect \instr_valid_i \tb_io_instr_valid_i_1
    connect \load_mem_resp_i 1'1
    connect \mem_o \de_io_mem_o_1
    connect \regfile_o \de_io_regfile_o_1
    connect \rst_ni \reset
    connect \store_mem_resp_i 1'0
  end
  attribute \module_not_derived 1
  attribute \src "cva6_lsu_formal.v:64.25-76.6"
  cell \cva6_processor_shim \shim_i_2
    connect \clk_i \clk
    connect \instr_i \tb_io_instr_i_2
    connect \instr_ready_o \de_io_instr_ready_o_2
    connect \instr_valid_i \tb_io_instr_valid_i_2
    connect \load_mem_resp_i 1'1
    connect \mem_o \de_io_mem_o_2
    connect \regfile_o \de_io_regfile_o_2
    connect \rst_ni \reset
    connect \store_mem_resp_i 1'0
  end
  connect \de_io_instr_i_1 \tb_io_instr_i_1
  connect \de_io_instr_i_2 \tb_io_instr_i_2
  connect \de_io_instr_valid_i_1 \tb_io_instr_valid_i_1
  connect \de_io_instr_valid_i_2 \tb_io_instr_valid_i_2
  connect \instr0 [31:15] \prog[0] [31:15]
  connect { \instr1 [31:20] \instr1 [11:7] } { \prog[1] [31:20] \prog[1] [11:7] }
  connect \instr2 [31:20] \prog[2] [31:20]
  connect { \instr3 [31:20] \instr3 [11:7] } { \prog[3] [31:20] \prog[3] [11:7] }
  connect \prog[0] [14:0] \instr0 [14:0]
  connect { \prog[1] [19:12] \prog[1] [6:0] } { \instr1 [19:12] \instr1 [6:0] }
  connect \prog[2] [19:0] \instr2 [19:0]
  connect { \prog[3] [19:12] \prog[3] [6:0] } { \instr3 [19:12] \instr3 [6:0] }
  connect \tb_io_load_mem_resp_i_1 \de_io_load_mem_resp_i_1
  connect \tb_io_load_mem_resp_i_2 \de_io_load_mem_resp_i_2
  connect \tb_io_store_mem_resp_i_1 \de_io_store_mem_resp_i_1
  connect \tb_io_store_mem_resp_i_2 \de_io_store_mem_resp_i_2
end
attribute \dynports 1
attribute \hdlname "\\cva6_lsu_shim"
attribute \src "cva6_lsu_shim.v:3.1-373.10"
module \cva6_lsu_shim
  parameter \ASID_WIDTH 1
  parameter \ArianeCfg 6434'00000000000000000000000000000010000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104"
  wire width 105 $0\tb_io_dcache_req_ports_i[104:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 2 $2\load_req_state[1:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 2 $2\store_req_state[1:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire $2\tb_io_dcache_req_ports_i[104:104]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire $2\tb_io_lsu_valid_i[0:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 2 $3\load_req_state[1:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 2 $3\store_req_state[1:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 3 $3\tb_io_commit_tran_id_i[2:0]
  wire width 109 $3\tb_io_fu_data_i[110:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 2 $4\store_req_state[1:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 3 $4\tb_io_commit_tran_id_i[2:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 2 $5\load_req_state[1:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 2 $5\store_req_state[1:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire $5\tb_io_lsu_valid_i[0:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 2 $6\load_req_state[1:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire width 2 $6\store_req_state[1:0]
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  wire $6\tb_io_lsu_valid_i[0:0]
  wire $auto$opt_dff.cc:217:make_patterns_logic$12698
  wire $auto$opt_dff.cc:217:make_patterns_logic$12700
  wire $auto$opt_dff.cc:217:make_patterns_logic$12706
  wire $auto$opt_dff.cc:217:make_patterns_logic$12708
  wire $auto$opt_dff.cc:217:make_patterns_logic$12716
  wire $auto$opt_dff.cc:217:make_patterns_logic$12724
  wire $auto$opt_dff.cc:242:make_patterns_logic$12702
  wire $auto$opt_dff.cc:242:make_patterns_logic$12710
  wire $auto$opt_dff.cc:242:make_patterns_logic$12720
  wire $auto$rtlil.cc:2127:Not$12719
  attribute \src "cva6_lsu_shim.v:347.21-347.43"
  wire $eq$cva6_lsu_shim.v:347$429_Y
  attribute \src "cva6_lsu_shim.v:351.30-351.52"
  wire $eq$cva6_lsu_shim.v:351$430_Y
  attribute \src "cva6_lsu_shim.v:356.21-356.44"
  wire $eq$cva6_lsu_shim.v:356$431_Y
  attribute \src "cva6_lsu_shim.v:359.30-359.53"
  wire $eq$cva6_lsu_shim.v:359$432_Y
  attribute \src "cva6_lsu_shim.v:362.30-362.53"
  wire $eq$cva6_lsu_shim.v:362$433_Y
  attribute \src "cva6_lsu_shim.v:4.16-4.21"
  wire input 1 \clk_i
  attribute \src "cva6_lsu_shim.v:144.14-144.29"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134"
  wire width 135 \de_io_amo_req_o
  attribute \src "cva6_lsu_shim.v:145.17-145.33"
  wire width 65 \de_io_amo_resp_i
  attribute \src "cva6_lsu_shim.v:47.10-47.34"
  wire \de_io_amo_valid_commit_i
  attribute \src "cva6_lsu_shim.v:111.29-111.41"
  wire \de_io_asid_i
  attribute \src "cva6_lsu_shim.v:115.29-115.55"
  wire \de_io_asid_to_be_flushed_i
  attribute \src "cva6_lsu_shim.v:69.10-69.24"
  wire \de_io_commit_i
  attribute \src "cva6_lsu_shim.v:73.6-73.26"
  attribute \unused_bits "0"
  wire \de_io_commit_ready_o
  attribute \src "cva6_lsu_shim.v:74.16-74.38"
  wire width 3 \de_io_commit_tran_id_i
  attribute \src "cva6_lsu_shim.v:129.18-129.42"
  wire width 105 \de_io_dcache_req_ports_i
  attribute \src "cva6_lsu_shim.v:133.657-133.681"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230"
  wire width 231 \de_io_dcache_req_ports_o
  attribute \src "cva6_lsu_shim.v:134.10-134.38"
  wire \de_io_dcache_wbuffer_empty_i
  attribute \src "cva6_lsu_shim.v:139.10-139.39"
  wire \de_io_dcache_wbuffer_not_ni_i
  attribute \src "cva6_lsu_shim.v:128.6-128.23"
  attribute \unused_bits "0"
  wire \de_io_dtlb_miss_o
  attribute \src "cva6_lsu_shim.v:82.10-82.38"
  wire \de_io_en_ld_st_translation_i
  attribute \src "cva6_lsu_shim.v:78.10-78.36"
  wire \de_io_enable_translation_i
  attribute \src "cva6_lsu_shim.v:42.10-42.23"
  wire \de_io_flush_i
  attribute \src "cva6_lsu_shim.v:123.10-123.27"
  wire \de_io_flush_tlb_i
  attribute \src "cva6_lsu_shim.v:51.18-51.33"
  wire width 111 \de_io_fu_data_i
  attribute \src "cva6_lsu_shim.v:86.17-86.36"
  wire width 33 \de_io_icache_areq_i
  attribute \src "cva6_lsu_shim.v:90.13-90.32"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99"
  wire width 100 \de_io_icache_areq_o
  attribute \src "cva6_lsu_shim.v:127.6-127.23"
  attribute \unused_bits "0"
  wire \de_io_itlb_miss_o
  attribute \src "cva6_lsu_shim.v:95.16-95.38"
  wire width 2 \de_io_ld_st_priv_lvl_i
  attribute \src "cva6_lsu_shim.v:64.13-64.35"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64"
  wire width 65 \de_io_load_exception_o
  attribute \src "cva6_lsu_shim.v:62.13-62.32"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \de_io_load_result_o
  attribute \src "cva6_lsu_shim.v:61.12-61.33"
  attribute \unused_bits "0 1 2"
  wire width 3 \de_io_load_trans_id_o
  attribute \src "cva6_lsu_shim.v:63.6-63.24"
  attribute \unused_bits "0"
  wire \de_io_load_valid_o
  attribute \src "cva6_lsu_shim.v:55.6-55.23"
  wire \de_io_lsu_ready_o
  attribute \src "cva6_lsu_shim.v:56.10-56.27"
  wire \de_io_lsu_valid_i
  attribute \src "cva6_lsu_shim.v:103.10-103.21"
  wire \de_io_mxr_i
  attribute \src "cva6_lsu_shim.v:46.6-46.27"
  attribute \unused_bits "0"
  wire \de_io_no_st_pending_o
  attribute \src "cva6_lsu_shim.v:153.18-153.33"
  wire width 512 \de_io_pmpaddr_i
  attribute \src "cva6_lsu_shim.v:149.18-149.32"
  wire width 128 \de_io_pmpcfg_i
  attribute \src "cva6_lsu_shim.v:91.16-91.32"
  wire width 2 \de_io_priv_lvl_i
  attribute \src "cva6_lsu_shim.v:107.17-107.33"
  wire width 22 \de_io_satp_ppn_i
  attribute \src "cva6_lsu_shim.v:68.13-68.36"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64"
  wire width 65 \de_io_store_exception_o
  attribute \src "cva6_lsu_shim.v:66.13-66.33"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \de_io_store_result_o
  attribute \src "cva6_lsu_shim.v:65.12-65.34"
  attribute \unused_bits "0 1 2"
  wire width 3 \de_io_store_trans_id_o
  attribute \src "cva6_lsu_shim.v:67.6-67.25"
  attribute \unused_bits "0"
  wire \de_io_store_valid_o
  attribute \src "cva6_lsu_shim.v:99.10-99.21"
  wire \de_io_sum_i
  attribute \src "cva6_lsu_shim.v:119.17-119.44"
  wire width 32 \de_io_vaddr_to_be_flushed_i
  attribute \src "cva6_lsu_shim.v:284.16-284.26"
  wire width 32 \dummy_data
  attribute \src "cva6_lsu_shim.v:7.23-7.30"
  wire width 32 input 3 \instr_i
  attribute \src "cva6_lsu_shim.v:10.16-10.29"
  wire input 6 \instr_valid_i
  attribute \src "cva6_lsu_shim.v:8.11-8.20"
  wire input 4 \is_load_i
  attribute \src "cva6_lsu_shim.v:12.16-12.31"
  wire input 8 \load_mem_resp_i
  attribute \src "cva6_lsu_shim.v:13.17-13.27"
  wire output 9 \load_req_o
  attribute \src "cva6_lsu_shim.v:281.15-281.29"
  wire width 2 \load_req_state
  attribute \src "cva6_lsu_shim.v:17.25-17.37"
  wire width 2 output 12 \load_state_o
  attribute \src "cva6_lsu_shim.v:14.17-14.24"
  wire output 10 \ready_o
  attribute \src "cva6_lsu_shim.v:5.16-5.22"
  wire input 2 \rst_ni
  attribute \src "cva6_lsu_shim.v:9.11-9.25"
  wire input 5 \store_commit_i
  attribute \src "cva6_lsu_shim.v:11.16-11.32"
  wire input 7 \store_mem_resp_i
  attribute \src "cva6_lsu_shim.v:282.15-282.30"
  wire width 2 \store_req_state
  attribute \src "cva6_lsu_shim.v:16.25-16.38"
  wire width 8 output 11 \store_state_o
  attribute \src "cva6_lsu_shim.v:75.15-75.37"
  wire width 3 \tb_io_commit_tran_id_i
  attribute \src "cva6_lsu_shim.v:130.17-130.41"
  wire width 105 \tb_io_dcache_req_ports_i
  attribute \src "cva6_lsu_shim.v:52.17-52.32"
  wire width 111 \tb_io_fu_data_i
  attribute \src "cva6_lsu_shim.v:57.9-57.26"
  wire \tb_io_lsu_valid_i
  attribute \src "cva6_lsu_shim.v:286.9-286.26"
  wire \x_load_mem_resp_i
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$12699
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_lsu_shim.v:362$433_Y $eq$cva6_lsu_shim.v:359$432_Y $eq$cva6_lsu_shim.v:356$431_Y \instr_valid_i }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12698
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12701
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \is_load_i \instr_valid_i }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12700
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$12707
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_lsu_shim.v:351$430_Y $eq$cva6_lsu_shim.v:347$429_Y \instr_valid_i }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12706
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12709
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \is_load_i \instr_valid_i }
    connect \B 2'01
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12708
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$12717
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_lsu_shim.v:351$430_Y $eq$cva6_lsu_shim.v:347$429_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12716
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$12725
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_lsu_shim.v:356$431_Y $eq$cva6_lsu_shim.v:347$429_Y \instr_valid_i }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12724
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$12718
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_valid_i
    connect \Y $auto$rtlil.cc:2127:Not$12719
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12703
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:217:make_patterns_logic$12700 $auto$opt_dff.cc:217:make_patterns_logic$12698 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12702
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12711
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:217:make_patterns_logic$12708 $auto$opt_dff.cc:217:make_patterns_logic$12706 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12710
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12721
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12719 $auto$opt_dff.cc:217:make_patterns_logic$12716 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12720
  end
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  cell $sdff $auto$opt_dff.cc:702:run$12696
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D \load_mem_resp_i
    connect \Q \x_load_mem_resp_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  cell $sdff $auto$opt_dff.cc:702:run$12713
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 35'00000000000000000000000000000000000
    parameter \WIDTH 35
    connect \CLK \clk_i
    connect \D { $2\tb_io_dcache_req_ports_i[104:104] \load_mem_resp_i \x_load_mem_resp_i \dummy_data }
    connect \Q { \tb_io_dcache_req_ports_i [104] \tb_io_dcache_req_ports_i [69:36] }
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12704
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $2\store_req_state[1:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12702
    connect \Q \store_req_state
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12712
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $2\load_req_state[1:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12710
    connect \Q \load_req_state
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  cell $dffe $auto$opt_dff.cc:764:run$12714
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 0
    parameter \WIDTH 69
    connect \CLK \clk_i
    connect \D 69'000000000000000000000000000000000000000000000000000000000000000000000
    connect \EN \rst_ni
    connect \Q { \tb_io_dcache_req_ports_i [103:70] \tb_io_dcache_req_ports_i [34:0] }
  end
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12722
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D $3\tb_io_commit_tran_id_i[2:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12720
    connect \Q \tb_io_commit_tran_id_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12726
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\tb_io_lsu_valid_i[0:0]
    connect \EN $auto$opt_dff.cc:217:make_patterns_logic$12724
    connect \Q \tb_io_lsu_valid_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  cell $sdffe $auto$opt_dff.cc:764:run$12728
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 111'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \WIDTH 111
    connect \CLK \clk_i
    connect \D { 2'00 $3\tb_io_fu_data_i[110:0] }
    connect \EN \instr_valid_i
    connect \Q \tb_io_fu_data_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_lsu_shim.v:347.21-347.43"
  cell $eq $eq$cva6_lsu_shim.v:347$429
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \load_req_state
    connect \B 1'1
    connect \Y $eq$cva6_lsu_shim.v:347$429_Y
  end
  attribute \src "cva6_lsu_shim.v:351.30-351.52"
  cell $eq $eq$cva6_lsu_shim.v:351$430
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \load_req_state
    connect \B 2'10
    connect \Y $eq$cva6_lsu_shim.v:351$430_Y
  end
  attribute \src "cva6_lsu_shim.v:356.21-356.44"
  cell $eq $eq$cva6_lsu_shim.v:356$431
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \store_req_state
    connect \B 1'1
    connect \Y $eq$cva6_lsu_shim.v:356$431_Y
  end
  attribute \src "cva6_lsu_shim.v:359.30-359.53"
  cell $eq $eq$cva6_lsu_shim.v:359$432
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \store_req_state
    connect \B 2'10
    connect \Y $eq$cva6_lsu_shim.v:359$432_Y
  end
  attribute \src "cva6_lsu_shim.v:362.30-362.53"
  cell $eq $eq$cva6_lsu_shim.v:362$433
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \store_req_state
    connect \B 2'11
    connect \Y $eq$cva6_lsu_shim.v:362$433_Y
  end
  attribute \src "cva6_lsu_shim.v:290.5-371.8"
  cell $dff $procdff$11798
    parameter \CLK_POLARITY 1
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $0\tb_io_dcache_req_ports_i[104:0] [35]
    connect \Q \tb_io_dcache_req_ports_i [35]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:362.30-362.53|cva6_lsu_shim.v:362.26-365.20"
  cell $mux $procmux$2411
    parameter \WIDTH 2
    connect \A 2'xx
    connect \B 2'00
    connect \S $eq$cva6_lsu_shim.v:362$433_Y
    connect \Y $6\store_req_state[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:359.30-359.53|cva6_lsu_shim.v:359.26-365.20"
  cell $mux $procmux$2441
    parameter \WIDTH 2
    connect \A $6\store_req_state[1:0]
    connect \B 2'11
    connect \S $eq$cva6_lsu_shim.v:359$432_Y
    connect \Y $5\store_req_state[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:356.21-356.44|cva6_lsu_shim.v:356.17-365.20"
  cell $mux $procmux$2465
    parameter \WIDTH 2
    connect \A $5\store_req_state[1:0]
    connect \B 2'10
    connect \S $eq$cva6_lsu_shim.v:356$431_Y
    connect \Y $4\store_req_state[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:356.21-356.44|cva6_lsu_shim.v:356.17-365.20"
  cell $mux $procmux$2474
    parameter \WIDTH 1
    connect \A $5\tb_io_lsu_valid_i[0:0]
    connect \B 1'0
    connect \S $eq$cva6_lsu_shim.v:356$431_Y
    connect \Y $6\tb_io_lsu_valid_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:351.30-351.52|cva6_lsu_shim.v:351.26-354.20"
  cell $mux $procmux$2492
    parameter \WIDTH 2
    connect \A 2'xx
    connect \B 2'00
    connect \S $eq$cva6_lsu_shim.v:351$430_Y
    connect \Y $6\load_req_state[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:351.30-351.52|cva6_lsu_shim.v:351.26-354.20"
  cell $mux $procmux$2504
    parameter \WIDTH 3
    connect \A 3'xxx
    connect \B 3'000
    connect \S $eq$cva6_lsu_shim.v:351$430_Y
    connect \Y $4\tb_io_commit_tran_id_i[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:347.21-347.43|cva6_lsu_shim.v:347.17-354.20"
  cell $mux $procmux$2516
    parameter \WIDTH 2
    connect \A $6\load_req_state[1:0]
    connect \B 2'10
    connect \S $eq$cva6_lsu_shim.v:347$429_Y
    connect \Y $5\load_req_state[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:347.21-347.43|cva6_lsu_shim.v:347.17-354.20"
  cell $mux $procmux$2525
    parameter \WIDTH 3
    connect \A $4\tb_io_commit_tran_id_i[2:0]
    connect \B 3'001
    connect \S $eq$cva6_lsu_shim.v:347$429_Y
    connect \Y $3\tb_io_commit_tran_id_i[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:347.21-347.43|cva6_lsu_shim.v:347.17-354.20"
  cell $mux $procmux$2534
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $eq$cva6_lsu_shim.v:347$429_Y
    connect \Y $5\tb_io_lsu_valid_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:337.21-337.31|cva6_lsu_shim.v:337.17-345.20"
  cell $mux $procmux$2592
    parameter \WIDTH 2
    connect \A 2'01
    connect \B 2'xx
    connect \S \is_load_i
    connect \Y $3\store_req_state[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:337.21-337.31|cva6_lsu_shim.v:337.17-345.20"
  cell $mux $procmux$2610
    parameter \WIDTH 109
    connect \A { 10'1000100111 \instr_i 67'1100101011111110110010101111111000000000000000000000000000000000010 }
    connect \B { 10'0100100101 \instr_i 67'0000000000000000000000000000000000000000000000000000000000000000001 }
    connect \S \is_load_i
    connect \Y $3\tb_io_fu_data_i[110:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:337.21-337.31|cva6_lsu_shim.v:337.17-345.20"
  cell $mux $procmux$2637
    parameter \WIDTH 2
    connect \A 2'xx
    connect \B 2'01
    connect \S \is_load_i
    connect \Y $3\load_req_state[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:336.17-336.30|cva6_lsu_shim.v:336.13-366.16"
  cell $mux $procmux$2657
    parameter \WIDTH 2
    connect \A $4\store_req_state[1:0]
    connect \B $3\store_req_state[1:0]
    connect \S \instr_valid_i
    connect \Y $2\store_req_state[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:336.17-336.30|cva6_lsu_shim.v:336.13-366.16"
  cell $mux $procmux$2663
    parameter \WIDTH 2
    connect \A $5\load_req_state[1:0]
    connect \B $3\load_req_state[1:0]
    connect \S \instr_valid_i
    connect \Y $2\load_req_state[1:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:336.17-336.30|cva6_lsu_shim.v:336.13-366.16"
  cell $mux $procmux$2669
    parameter \WIDTH 1
    connect \A $6\tb_io_lsu_valid_i[0:0]
    connect \B 1'1
    connect \S \instr_valid_i
    connect \Y $2\tb_io_lsu_valid_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:313.17-313.33|cva6_lsu_shim.v:313.13-318.16"
  cell $mux $procmux$2693
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \store_mem_resp_i
    connect \Y $2\tb_io_dcache_req_ports_i[104:104]
  end
  attribute \full_case 1
  attribute \src "cva6_lsu_shim.v:292.13-292.20|cva6_lsu_shim.v:292.9-370.12"
  cell $mux $procmux$2705
    parameter \WIDTH 35
    connect \A 35'00000000000000000000000000000000000
    connect \B { \load_mem_resp_i \x_load_mem_resp_i \dummy_data 1'0 }
    connect \S \rst_ni
    connect \Y $0\tb_io_dcache_req_ports_i[104:0] [69:35]
  end
  attribute \module_not_derived 1
  attribute \src "cva6_lsu_shim.v:230.21-277.6"
  cell \load_store_unit \lsu_i
    connect \amo_req_o \de_io_amo_req_o
    connect \amo_resp_i 65'00000000000000000000000000000000000000000000000000000000000000000
    connect \amo_valid_commit_i 1'0
    connect \asid_i 1'0
    connect \asid_to_be_flushed_i 1'0
    connect \clk_i \clk_i
    connect \commit_i \store_commit_i
    connect \commit_ready_o \de_io_commit_ready_o
    connect \commit_tran_id_i \tb_io_commit_tran_id_i
    connect \dcache_req_ports_i \tb_io_dcache_req_ports_i
    connect \dcache_req_ports_o \de_io_dcache_req_ports_o
    connect \dcache_wbuffer_empty_i 1'0
    connect \dcache_wbuffer_not_ni_i 1'0
    connect \dtlb_miss_o \de_io_dtlb_miss_o
    connect \en_ld_st_translation_i 1'0
    connect \enable_translation_i 1'0
    connect \flush_i 1'0
    connect \flush_tlb_i 1'0
    connect \fu_data_i \tb_io_fu_data_i
    connect \icache_areq_i 33'000000000000000000000000000000000
    connect \icache_areq_o \de_io_icache_areq_o
    connect \itlb_miss_o \de_io_itlb_miss_o
    connect \ld_st_priv_lvl_i 2'00
    connect \load_exception_o \de_io_load_exception_o
    connect \load_result_o \de_io_load_result_o
    connect \load_state_o \load_state_o
    connect \load_trans_id_o \de_io_load_trans_id_o
    connect \load_valid_o \de_io_load_valid_o
    connect \lsu_ready_o \de_io_lsu_ready_o
    connect \lsu_valid_i \tb_io_lsu_valid_i
    connect \mxr_i 1'0
    connect \no_st_pending_o \de_io_no_st_pending_o
    connect \pmpaddr_i 512'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    connect \pmpcfg_i 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    connect \priv_lvl_i 2'00
    connect \rst_ni \rst_ni
    connect \satp_ppn_i 22'0000000000000000000000
    connect \store_exception_o \de_io_store_exception_o
    connect \store_result_o \de_io_store_result_o
    connect \store_state_o \store_state_o
    connect \store_trans_id_o \de_io_store_trans_id_o
    connect \store_valid_o \de_io_store_valid_o
    connect \sum_i 1'0
    connect \vaddr_to_be_flushed_i 0
  end
  connect \de_io_amo_resp_i 65'00000000000000000000000000000000000000000000000000000000000000000
  connect \de_io_amo_valid_commit_i 1'0
  connect \de_io_asid_i 1'0
  connect \de_io_asid_to_be_flushed_i 1'0
  connect \de_io_commit_i \store_commit_i
  connect \de_io_commit_tran_id_i \tb_io_commit_tran_id_i
  connect \de_io_dcache_req_ports_i \tb_io_dcache_req_ports_i
  connect \de_io_dcache_wbuffer_empty_i 1'0
  connect \de_io_dcache_wbuffer_not_ni_i 1'0
  connect \de_io_en_ld_st_translation_i 1'0
  connect \de_io_enable_translation_i 1'0
  connect \de_io_flush_i 1'0
  connect \de_io_flush_tlb_i 1'0
  connect \de_io_fu_data_i \tb_io_fu_data_i
  connect \de_io_icache_areq_i 33'000000000000000000000000000000000
  connect \de_io_ld_st_priv_lvl_i 2'00
  connect \de_io_lsu_valid_i \tb_io_lsu_valid_i
  connect \de_io_mxr_i 1'0
  connect \de_io_pmpaddr_i 512'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  connect \de_io_pmpcfg_i 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  connect \de_io_priv_lvl_i 2'00
  connect \de_io_satp_ppn_i 22'0000000000000000000000
  connect \de_io_sum_i 1'0
  connect \de_io_vaddr_to_be_flushed_i 0
  connect \load_req_o \de_io_dcache_req_ports_o [86]
  connect \ready_o \de_io_lsu_ready_o
end
attribute \hdlname "\\cva6_processor_shim"
attribute \src "cva6_processor_shim.v:3.1-392.10"
module \cva6_processor_shim
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $10\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $11\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $12\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  attribute \unused_bits "2"
  wire width 3 $2\load_cooldown[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $2\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $2\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $2\store_cooldown[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $2\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $2\tb_io_load_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $2\tb_io_store_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $3\load_cooldown[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $3\loadstore_addr[31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $3\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $3\loadstore_state[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $3\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $3\store_cooldown[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $3\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $3\tb_io_store_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4$mem2reg_rd$\regfile$cva6_processor_shim.v:227$161_DATA[31:0]$310
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$163_DATA[31:0]$312
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\loadstore_addr[31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $4\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\loadstore_state[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\mem[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $4\regfile[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\store_cooldown[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $4\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\tb_io_instr_valid_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $4\tb_io_store_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$166_DATA[31:0]$339
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5$mem2reg_rd$\regfile$cva6_processor_shim.v:233$164_DATA[31:0]$337
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $5\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $5\regfile[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\store_cooldown[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $5\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\tb_io_is_load_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $5\tb_io_store_mem_resp_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$167_DATA[31:0]$354
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $6\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $6\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $6\regfile[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $6\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $6\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $6\tb_io_instr_valid_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $7\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $7\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[0][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[10][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[11][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[12][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[13][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[14][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[15][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[16][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[17][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[18][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[19][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[1][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[20][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[21][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[22][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[23][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[24][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[25][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[26][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[27][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[28][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[29][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[2][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[30][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[31][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[3][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[4][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[5][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[6][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[7][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[8][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 32 $7\regfile[9][31:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $7\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $7\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $7\tb_io_store_commit_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $8\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $8\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $8\store_count[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $8\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $8\tb_io_store_commit_i[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire width 3 $9\loadstore_fsm[2:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $9\ready_o[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $9\store_uncommitted[0:0]
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  wire $9\tb_io_store_commit_i[0:0]
  attribute \src "cva6_processor_shim.v:227.38-227.82"
  wire width 32 $add$cva6_processor_shim.v:227$311_Y
  attribute \src "cva6_processor_shim.v:233.38-233.82"
  wire width 32 $add$cva6_processor_shim.v:233$338_Y
  wire width 3 $add$cva6_processor_shim.v:254$387_Y
  attribute \src "cva6_processor_shim.v:96.32-96.51"
  wire width 32 $add$cva6_processor_shim.v:96$357_Y
  attribute \src "cva6_processor_shim.v:102.33-102.52"
  wire width 32 $and$cva6_processor_shim.v:102$365_Y
  wire $auto$opt_dff.cc:217:make_patterns_logic$12729
  wire $auto$opt_dff.cc:217:make_patterns_logic$12731
  wire $auto$opt_dff.cc:217:make_patterns_logic$12733
  wire $auto$opt_dff.cc:217:make_patterns_logic$12742
  wire $auto$opt_dff.cc:217:make_patterns_logic$12744
  wire $auto$opt_dff.cc:217:make_patterns_logic$12753
  wire $auto$opt_dff.cc:217:make_patterns_logic$12755
  wire $auto$opt_dff.cc:217:make_patterns_logic$12764
  wire $auto$opt_dff.cc:217:make_patterns_logic$12766
  wire $auto$opt_dff.cc:217:make_patterns_logic$12775
  wire $auto$opt_dff.cc:217:make_patterns_logic$12777
  wire $auto$opt_dff.cc:217:make_patterns_logic$12786
  wire $auto$opt_dff.cc:217:make_patterns_logic$12788
  wire $auto$opt_dff.cc:217:make_patterns_logic$12797
  wire $auto$opt_dff.cc:217:make_patterns_logic$12799
  wire $auto$opt_dff.cc:217:make_patterns_logic$12808
  wire $auto$opt_dff.cc:217:make_patterns_logic$12810
  wire $auto$opt_dff.cc:217:make_patterns_logic$12819
  wire $auto$opt_dff.cc:217:make_patterns_logic$12821
  wire $auto$opt_dff.cc:217:make_patterns_logic$12830
  wire $auto$opt_dff.cc:217:make_patterns_logic$12832
  wire $auto$opt_dff.cc:217:make_patterns_logic$12841
  wire $auto$opt_dff.cc:217:make_patterns_logic$12843
  wire $auto$opt_dff.cc:217:make_patterns_logic$12852
  wire $auto$opt_dff.cc:217:make_patterns_logic$12854
  wire $auto$opt_dff.cc:217:make_patterns_logic$12863
  wire $auto$opt_dff.cc:217:make_patterns_logic$12865
  wire $auto$opt_dff.cc:217:make_patterns_logic$12874
  wire $auto$opt_dff.cc:217:make_patterns_logic$12876
  wire $auto$opt_dff.cc:217:make_patterns_logic$12885
  wire $auto$opt_dff.cc:217:make_patterns_logic$12887
  wire $auto$opt_dff.cc:217:make_patterns_logic$12896
  wire $auto$opt_dff.cc:217:make_patterns_logic$12898
  wire $auto$opt_dff.cc:217:make_patterns_logic$12907
  wire $auto$opt_dff.cc:217:make_patterns_logic$12909
  wire $auto$opt_dff.cc:217:make_patterns_logic$12918
  wire $auto$opt_dff.cc:217:make_patterns_logic$12920
  wire $auto$opt_dff.cc:217:make_patterns_logic$12929
  wire $auto$opt_dff.cc:217:make_patterns_logic$12931
  wire $auto$opt_dff.cc:217:make_patterns_logic$12940
  wire $auto$opt_dff.cc:217:make_patterns_logic$12942
  wire $auto$opt_dff.cc:217:make_patterns_logic$12951
  wire $auto$opt_dff.cc:217:make_patterns_logic$12953
  wire $auto$opt_dff.cc:217:make_patterns_logic$12962
  wire $auto$opt_dff.cc:217:make_patterns_logic$12964
  wire $auto$opt_dff.cc:217:make_patterns_logic$12973
  wire $auto$opt_dff.cc:217:make_patterns_logic$12975
  wire $auto$opt_dff.cc:217:make_patterns_logic$12984
  wire $auto$opt_dff.cc:217:make_patterns_logic$12986
  wire $auto$opt_dff.cc:217:make_patterns_logic$12995
  wire $auto$opt_dff.cc:217:make_patterns_logic$12997
  wire $auto$opt_dff.cc:217:make_patterns_logic$13006
  wire $auto$opt_dff.cc:217:make_patterns_logic$13008
  wire $auto$opt_dff.cc:217:make_patterns_logic$13017
  wire $auto$opt_dff.cc:217:make_patterns_logic$13019
  wire $auto$opt_dff.cc:217:make_patterns_logic$13028
  wire $auto$opt_dff.cc:217:make_patterns_logic$13030
  wire $auto$opt_dff.cc:217:make_patterns_logic$13039
  wire $auto$opt_dff.cc:217:make_patterns_logic$13041
  wire $auto$opt_dff.cc:217:make_patterns_logic$13050
  wire $auto$opt_dff.cc:217:make_patterns_logic$13052
  wire $auto$opt_dff.cc:217:make_patterns_logic$13061
  wire $auto$opt_dff.cc:217:make_patterns_logic$13063
  wire $auto$opt_dff.cc:217:make_patterns_logic$13072
  wire $auto$opt_dff.cc:217:make_patterns_logic$13074
  wire $auto$opt_dff.cc:217:make_patterns_logic$13081
  wire $auto$opt_dff.cc:217:make_patterns_logic$13086
  wire $auto$opt_dff.cc:217:make_patterns_logic$13091
  wire $auto$opt_dff.cc:217:make_patterns_logic$13096
  wire $auto$opt_dff.cc:217:make_patterns_logic$13101
  wire $auto$opt_dff.cc:217:make_patterns_logic$13106
  wire $auto$opt_dff.cc:217:make_patterns_logic$13111
  wire $auto$opt_dff.cc:217:make_patterns_logic$13116
  wire $auto$opt_dff.cc:217:make_patterns_logic$13121
  wire $auto$opt_dff.cc:217:make_patterns_logic$13126
  wire $auto$opt_dff.cc:217:make_patterns_logic$13131
  wire $auto$opt_dff.cc:217:make_patterns_logic$13136
  wire $auto$opt_dff.cc:217:make_patterns_logic$13141
  wire $auto$opt_dff.cc:217:make_patterns_logic$13146
  wire $auto$opt_dff.cc:217:make_patterns_logic$13151
  wire $auto$opt_dff.cc:217:make_patterns_logic$13156
  wire $auto$opt_dff.cc:217:make_patterns_logic$13161
  wire $auto$opt_dff.cc:217:make_patterns_logic$13166
  wire $auto$opt_dff.cc:217:make_patterns_logic$13171
  wire $auto$opt_dff.cc:217:make_patterns_logic$13176
  wire $auto$opt_dff.cc:217:make_patterns_logic$13181
  wire $auto$opt_dff.cc:217:make_patterns_logic$13186
  wire $auto$opt_dff.cc:217:make_patterns_logic$13191
  wire $auto$opt_dff.cc:217:make_patterns_logic$13196
  wire $auto$opt_dff.cc:217:make_patterns_logic$13201
  wire $auto$opt_dff.cc:217:make_patterns_logic$13206
  wire $auto$opt_dff.cc:217:make_patterns_logic$13211
  wire $auto$opt_dff.cc:217:make_patterns_logic$13216
  wire $auto$opt_dff.cc:217:make_patterns_logic$13221
  wire $auto$opt_dff.cc:217:make_patterns_logic$13226
  wire $auto$opt_dff.cc:217:make_patterns_logic$13231
  wire $auto$opt_dff.cc:217:make_patterns_logic$13236
  wire $auto$opt_dff.cc:217:make_patterns_logic$13242
  wire $auto$opt_dff.cc:217:make_patterns_logic$13244
  wire $auto$opt_dff.cc:217:make_patterns_logic$13246
  wire $auto$opt_dff.cc:217:make_patterns_logic$13248
  wire $auto$opt_dff.cc:217:make_patterns_logic$13250
  wire $auto$opt_dff.cc:217:make_patterns_logic$13266
  wire $auto$opt_dff.cc:217:make_patterns_logic$13273
  wire $auto$opt_dff.cc:217:make_patterns_logic$13285
  wire $auto$opt_dff.cc:217:make_patterns_logic$13287
  wire $auto$opt_dff.cc:217:make_patterns_logic$13304
  wire $auto$opt_dff.cc:217:make_patterns_logic$13306
  wire $auto$opt_dff.cc:217:make_patterns_logic$13312
  wire $auto$opt_dff.cc:217:make_patterns_logic$13338
  wire $auto$opt_dff.cc:242:make_patterns_logic$12737
  wire $auto$opt_dff.cc:242:make_patterns_logic$12748
  wire $auto$opt_dff.cc:242:make_patterns_logic$12759
  wire $auto$opt_dff.cc:242:make_patterns_logic$12770
  wire $auto$opt_dff.cc:242:make_patterns_logic$12781
  wire $auto$opt_dff.cc:242:make_patterns_logic$12792
  wire $auto$opt_dff.cc:242:make_patterns_logic$12803
  wire $auto$opt_dff.cc:242:make_patterns_logic$12814
  wire $auto$opt_dff.cc:242:make_patterns_logic$12825
  wire $auto$opt_dff.cc:242:make_patterns_logic$12836
  wire $auto$opt_dff.cc:242:make_patterns_logic$12847
  wire $auto$opt_dff.cc:242:make_patterns_logic$12858
  wire $auto$opt_dff.cc:242:make_patterns_logic$12869
  wire $auto$opt_dff.cc:242:make_patterns_logic$12880
  wire $auto$opt_dff.cc:242:make_patterns_logic$12891
  wire $auto$opt_dff.cc:242:make_patterns_logic$12902
  wire $auto$opt_dff.cc:242:make_patterns_logic$12913
  wire $auto$opt_dff.cc:242:make_patterns_logic$12924
  wire $auto$opt_dff.cc:242:make_patterns_logic$12935
  wire $auto$opt_dff.cc:242:make_patterns_logic$12946
  wire $auto$opt_dff.cc:242:make_patterns_logic$12957
  wire $auto$opt_dff.cc:242:make_patterns_logic$12968
  wire $auto$opt_dff.cc:242:make_patterns_logic$12979
  wire $auto$opt_dff.cc:242:make_patterns_logic$12990
  wire $auto$opt_dff.cc:242:make_patterns_logic$13001
  wire $auto$opt_dff.cc:242:make_patterns_logic$13012
  wire $auto$opt_dff.cc:242:make_patterns_logic$13023
  wire $auto$opt_dff.cc:242:make_patterns_logic$13034
  wire $auto$opt_dff.cc:242:make_patterns_logic$13045
  wire $auto$opt_dff.cc:242:make_patterns_logic$13056
  wire $auto$opt_dff.cc:242:make_patterns_logic$13067
  wire $auto$opt_dff.cc:242:make_patterns_logic$13078
  wire $auto$opt_dff.cc:242:make_patterns_logic$13083
  wire $auto$opt_dff.cc:242:make_patterns_logic$13088
  wire $auto$opt_dff.cc:242:make_patterns_logic$13093
  wire $auto$opt_dff.cc:242:make_patterns_logic$13098
  wire $auto$opt_dff.cc:242:make_patterns_logic$13103
  wire $auto$opt_dff.cc:242:make_patterns_logic$13108
  wire $auto$opt_dff.cc:242:make_patterns_logic$13113
  wire $auto$opt_dff.cc:242:make_patterns_logic$13118
  wire $auto$opt_dff.cc:242:make_patterns_logic$13123
  wire $auto$opt_dff.cc:242:make_patterns_logic$13128
  wire $auto$opt_dff.cc:242:make_patterns_logic$13133
  wire $auto$opt_dff.cc:242:make_patterns_logic$13138
  wire $auto$opt_dff.cc:242:make_patterns_logic$13143
  wire $auto$opt_dff.cc:242:make_patterns_logic$13148
  wire $auto$opt_dff.cc:242:make_patterns_logic$13153
  wire $auto$opt_dff.cc:242:make_patterns_logic$13158
  wire $auto$opt_dff.cc:242:make_patterns_logic$13163
  wire $auto$opt_dff.cc:242:make_patterns_logic$13168
  wire $auto$opt_dff.cc:242:make_patterns_logic$13173
  wire $auto$opt_dff.cc:242:make_patterns_logic$13178
  wire $auto$opt_dff.cc:242:make_patterns_logic$13183
  wire $auto$opt_dff.cc:242:make_patterns_logic$13188
  wire $auto$opt_dff.cc:242:make_patterns_logic$13193
  wire $auto$opt_dff.cc:242:make_patterns_logic$13198
  wire $auto$opt_dff.cc:242:make_patterns_logic$13203
  wire $auto$opt_dff.cc:242:make_patterns_logic$13208
  wire $auto$opt_dff.cc:242:make_patterns_logic$13213
  wire $auto$opt_dff.cc:242:make_patterns_logic$13218
  wire $auto$opt_dff.cc:242:make_patterns_logic$13223
  wire $auto$opt_dff.cc:242:make_patterns_logic$13228
  wire $auto$opt_dff.cc:242:make_patterns_logic$13233
  wire $auto$opt_dff.cc:242:make_patterns_logic$13238
  wire $auto$opt_dff.cc:242:make_patterns_logic$13256
  wire $auto$opt_dff.cc:242:make_patterns_logic$13275
  wire $auto$opt_dff.cc:242:make_patterns_logic$13299
  wire $auto$opt_dff.cc:242:make_patterns_logic$13308
  wire $auto$opt_dff.cc:242:make_patterns_logic$13318
  wire $auto$opt_dff.cc:242:make_patterns_logic$13326
  wire $auto$opt_dff.cc:276:combine_resets$13262
  wire $auto$opt_reduce.cc:134:opt_mux$12030
  wire $auto$opt_reduce.cc:134:opt_mux$12032
  wire $auto$opt_reduce.cc:134:opt_mux$12034
  wire $auto$opt_reduce.cc:134:opt_mux$12036
  wire $auto$opt_reduce.cc:134:opt_mux$12038
  wire $auto$opt_reduce.cc:134:opt_mux$12040
  wire $auto$opt_reduce.cc:134:opt_mux$12042
  wire $auto$opt_reduce.cc:134:opt_mux$12044
  wire $auto$opt_reduce.cc:134:opt_mux$12046
  wire $auto$opt_reduce.cc:134:opt_mux$12048
  wire $auto$opt_reduce.cc:134:opt_mux$12050
  wire $auto$opt_reduce.cc:134:opt_mux$12052
  wire $auto$opt_reduce.cc:134:opt_mux$12054
  wire $auto$opt_reduce.cc:134:opt_mux$12056
  wire $auto$opt_reduce.cc:134:opt_mux$12058
  wire $auto$opt_reduce.cc:134:opt_mux$12060
  wire $auto$opt_reduce.cc:134:opt_mux$12062
  wire $auto$opt_reduce.cc:134:opt_mux$12066
  wire $auto$opt_reduce.cc:134:opt_mux$12068
  wire $auto$opt_reduce.cc:134:opt_mux$12070
  wire $auto$opt_reduce.cc:134:opt_mux$12072
  wire $auto$opt_reduce.cc:134:opt_mux$12074
  wire $auto$opt_reduce.cc:134:opt_mux$12076
  wire $auto$opt_reduce.cc:134:opt_mux$12078
  wire $auto$opt_reduce.cc:134:opt_mux$12080
  wire $auto$opt_reduce.cc:134:opt_mux$12082
  wire $auto$opt_reduce.cc:134:opt_mux$12084
  wire $auto$opt_reduce.cc:134:opt_mux$12086
  wire $auto$opt_reduce.cc:134:opt_mux$12088
  wire $auto$opt_reduce.cc:134:opt_mux$12090
  wire $auto$opt_reduce.cc:134:opt_mux$12092
  wire $auto$opt_reduce.cc:134:opt_mux$12094
  wire $auto$opt_reduce.cc:134:opt_mux$12096
  wire $auto$opt_reduce.cc:134:opt_mux$12100
  wire $auto$opt_reduce.cc:134:opt_mux$12102
  wire $auto$opt_reduce.cc:134:opt_mux$12104
  wire $auto$opt_reduce.cc:134:opt_mux$12108
  wire $auto$opt_reduce.cc:134:opt_mux$12110
  wire $auto$opt_reduce.cc:134:opt_mux$12112
  wire $auto$opt_reduce.cc:134:opt_mux$12114
  wire $auto$opt_reduce.cc:134:opt_mux$12118
  wire $auto$opt_reduce.cc:134:opt_mux$12120
  wire $auto$opt_reduce.cc:134:opt_mux$12122
  wire $auto$opt_reduce.cc:134:opt_mux$12124
  wire $auto$opt_reduce.cc:134:opt_mux$12130
  wire $auto$opt_reduce.cc:134:opt_mux$12134
  wire $auto$opt_reduce.cc:134:opt_mux$12138
  wire $auto$opt_reduce.cc:134:opt_mux$12140
  wire $auto$opt_reduce.cc:134:opt_mux$12142
  wire $auto$opt_reduce.cc:134:opt_mux$12144
  wire $auto$opt_reduce.cc:134:opt_mux$12150
  wire $auto$opt_reduce.cc:134:opt_mux$12160
  wire $auto$opt_reduce.cc:134:opt_mux$12164
  wire $auto$opt_reduce.cc:134:opt_mux$12166
  wire $auto$opt_reduce.cc:134:opt_mux$12174
  wire $auto$opt_reduce.cc:134:opt_mux$12176
  wire $auto$opt_reduce.cc:134:opt_mux$12184
  wire $auto$opt_reduce.cc:134:opt_mux$12186
  wire $auto$opt_reduce.cc:134:opt_mux$12198
  wire $auto$opt_reduce.cc:134:opt_mux$12200
  wire $auto$opt_reduce.cc:134:opt_mux$12206
  wire $auto$opt_reduce.cc:134:opt_mux$12210
  wire $auto$opt_reduce.cc:134:opt_mux$12216
  wire $auto$opt_reduce.cc:134:opt_mux$12220
  wire $auto$rtlil.cc:2127:Not$12736
  wire $auto$rtlil.cc:2127:Not$13253
  wire $auto$rtlil.cc:2127:Not$13255
  wire $auto$rtlil.cc:2127:Not$13261
  wire $auto$rtlil.cc:2127:Not$13294
  wire $auto$rtlil.cc:2127:Not$13296
  wire $auto$rtlil.cc:2127:Not$13298
  wire width 3 $auto$rtlil.cc:2817:Anyseq$12389
  wire width 3 $auto$rtlil.cc:2817:Anyseq$12391
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12393
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12395
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12397
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12399
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12401
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12403
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12405
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12407
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12409
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12411
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12413
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12415
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12417
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12419
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12421
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12423
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12425
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12427
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12429
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12431
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12433
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12435
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12437
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12439
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12441
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12443
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12445
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12447
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12449
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12451
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12453
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12455
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12457
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12459
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12461
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12463
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12465
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12467
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12469
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12471
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12473
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12475
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12477
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12479
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12481
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12483
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12485
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12487
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12489
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12491
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12493
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12495
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12497
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12499
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12501
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12503
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12505
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12507
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12509
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12511
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12513
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12515
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12517
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12519
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12521
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12523
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12525
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12527
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12529
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12531
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12533
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12535
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12537
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12539
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12541
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12543
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12545
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12547
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12549
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12551
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12553
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12555
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12557
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12559
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12561
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12563
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12565
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12567
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12569
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12571
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12573
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12575
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12577
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12579
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12581
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12583
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12585
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12587
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12589
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12591
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12593
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12595
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12597
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12599
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12601
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12603
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12605
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12607
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12609
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12611
  attribute \src "cva6_processor_shim.v:90.20-90.30"
  attribute \unused_bits "32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63"
  wire width 64 $auto$wreduce.cc:454:run$12246
  attribute \src "cva6_processor_shim.v:105.33-105.80"
  wire width 32 $auto$wreduce.cc:454:run$12247
  attribute \src "cva6_processor_shim.v:105.17-107.14"
  wire width 32 $auto$wreduce.cc:454:run$12248
  attribute \src "cva6_processor_shim.v:106.33-106.62"
  wire width 32 $auto$wreduce.cc:454:run$12249
  attribute \src "cva6_processor_shim.v:102.17-102.29"
  wire $eq$cva6_processor_shim.v:102$364_Y
  attribute \src "cva6_processor_shim.v:103.17-103.29"
  wire $eq$cva6_processor_shim.v:103$366_Y
  attribute \src "cva6_processor_shim.v:104.17-104.29"
  wire $eq$cva6_processor_shim.v:104$368_Y
  attribute \src "cva6_processor_shim.v:105.17-105.29"
  wire $eq$cva6_processor_shim.v:105$370_Y
  attribute \src "cva6_processor_shim.v:106.17-106.29"
  wire $eq$cva6_processor_shim.v:106$373_Y
  attribute \src "cva6_processor_shim.v:243.21-243.42"
  wire $eq$cva6_processor_shim.v:243$385_Y
  attribute \src "cva6_processor_shim.v:257.30-257.51"
  wire $eq$cva6_processor_shim.v:257$388_Y
  attribute \src "cva6_processor_shim.v:261.30-261.51"
  wire $eq$cva6_processor_shim.v:261$389_Y
  attribute \src "cva6_processor_shim.v:263.30-263.51"
  wire $eq$cva6_processor_shim.v:263$390_Y
  attribute \src "cva6_processor_shim.v:269.30-269.48"
  wire $eq$cva6_processor_shim.v:269$393_Y
  attribute \src "cva6_processor_shim.v:277.17-277.35"
  wire $eq$cva6_processor_shim.v:277$394_Y
  attribute \src "cva6_processor_shim.v:311.56-311.74"
  wire $eq$cva6_processor_shim.v:311$403_Y
  attribute \src "cva6_processor_shim.v:66.21-66.45"
  wire $eq$cva6_processor_shim.v:66$276_Y
  attribute \src "cva6_processor_shim.v:70.20-70.44"
  wire $eq$cva6_processor_shim.v:70$313_Y
  attribute \src "cva6_processor_shim.v:74.20-74.44"
  wire $eq$cva6_processor_shim.v:74$340_Y
  attribute \src "cva6_processor_shim.v:96.17-96.29"
  wire $eq$cva6_processor_shim.v:96$356_Y
  attribute \src "cva6_processor_shim.v:97.17-97.29"
  wire $eq$cva6_processor_shim.v:97$358_Y
  attribute \src "cva6_processor_shim.v:98.17-98.29"
  wire $eq$cva6_processor_shim.v:98$360_Y
  attribute \src "cva6_processor_shim.v:99.22-99.41"
  wire $eq$cva6_processor_shim.v:99$361_Y
  attribute \src "cva6_processor_shim.v:264.25-264.62"
  wire $logic_and$cva6_processor_shim.v:264$392_Y
  attribute \src "cva6_processor_shim.v:293.30-293.68"
  wire $logic_and$cva6_processor_shim.v:293$398_Y
  attribute \src "cva6_processor_shim.v:311.17-311.52"
  wire $logic_and$cva6_processor_shim.v:311$402_Y
  attribute \src "cva6_processor_shim.v:311.17-311.74"
  wire $logic_and$cva6_processor_shim.v:311$404_Y
  attribute \src "cva6_processor_shim.v:264.46-264.62"
  wire $logic_not$cva6_processor_shim.v:264$391_Y
  attribute \src "cva6_processor_shim.v:105.34-105.71"
  wire $lt$cva6_processor_shim.v:105$371_Y
  attribute \src "cva6_processor_shim.v:106.34-106.53"
  wire $lt$cva6_processor_shim.v:106$374_Y
  attribute \src "cva6_processor_shim.v:293.31-293.47"
  wire $ne$cva6_processor_shim.v:293$397_Y
  attribute \src "cva6_processor_shim.v:315.21-315.39"
  wire $ne$cva6_processor_shim.v:315$405_Y
  attribute \src "cva6_processor_shim.v:103.33-103.52"
  wire width 32 $or$cva6_processor_shim.v:103$367_Y
  wire width 3 $procmux$10923_Y
  wire width 3 $procmux$10965_Y
  wire $procmux$3494_CMP
  wire $procmux$3495_CMP
  wire $procmux$3496_CMP
  wire $procmux$3497_CMP
  wire $procmux$3498_CMP
  wire $procmux$3499_CMP
  wire $procmux$3500_CMP
  wire $procmux$3501_CMP
  wire $procmux$3502_CMP
  wire $procmux$3503_CMP
  wire $procmux$3504_CMP
  wire $procmux$3505_CMP
  wire $procmux$3506_CMP
  wire $procmux$3507_CMP
  wire $procmux$3508_CMP
  wire $procmux$3509_CMP
  wire $procmux$3510_CMP
  wire $procmux$3511_CMP
  wire $procmux$3512_CMP
  wire $procmux$3513_CMP
  wire $procmux$3514_CMP
  wire $procmux$3515_CMP
  wire $procmux$3516_CMP
  wire $procmux$3517_CMP
  wire $procmux$3518_CMP
  wire $procmux$3519_CMP
  wire $procmux$3520_CMP
  wire $procmux$3521_CMP
  wire $procmux$3522_CMP
  wire $procmux$3523_CMP
  wire $procmux$3524_CMP
  wire $procmux$3525_CMP
  wire $procmux$5030_CMP
  wire $procmux$5031_CMP
  wire $procmux$5032_CMP
  wire $procmux$5033_CMP
  wire $procmux$5034_CMP
  wire $procmux$5035_CMP
  wire $procmux$5036_CMP
  wire $procmux$5037_CMP
  wire $procmux$5038_CMP
  wire $procmux$5039_CMP
  wire $procmux$5040_CMP
  wire $procmux$5041_CMP
  wire $procmux$5042_CMP
  wire $procmux$5043_CMP
  wire $procmux$5044_CMP
  wire $procmux$5045_CMP
  wire $procmux$5046_CMP
  wire $procmux$5047_CMP
  wire $procmux$5048_CMP
  wire $procmux$5049_CMP
  wire $procmux$5050_CMP
  wire $procmux$5051_CMP
  wire $procmux$5052_CMP
  wire $procmux$5053_CMP
  wire $procmux$5054_CMP
  wire $procmux$5055_CMP
  wire $procmux$5056_CMP
  wire $procmux$5057_CMP
  wire $procmux$5058_CMP
  wire $procmux$5059_CMP
  wire $procmux$5060_CMP
  wire $procmux$5061_CMP
  wire width 32 $procmux$5062_Y
  wire width 32 $procmux$5065_Y
  wire width 32 $procmux$5068_Y
  wire width 32 $procmux$5070_Y
  wire $procmux$7208_CMP
  wire $procmux$7209_CMP
  wire $procmux$7210_CMP
  wire $procmux$7211_CMP
  wire $procmux$7212_CMP
  wire $procmux$7213_CMP
  wire $procmux$7214_CMP
  wire $procmux$7215_CMP
  wire $procmux$7216_CMP
  wire $procmux$7217_CMP
  wire $procmux$7218_CMP
  wire $procmux$7219_CMP
  wire $procmux$7220_CMP
  wire $procmux$7221_CMP
  wire $procmux$7222_CMP
  wire $procmux$7223_CMP
  wire $procmux$7224_CMP
  wire $procmux$7225_CMP
  wire $procmux$7226_CMP
  wire $procmux$7227_CMP
  wire $procmux$7228_CMP
  wire $procmux$7229_CMP
  wire $procmux$7230_CMP
  wire $procmux$7231_CMP
  wire $procmux$7232_CMP
  wire $procmux$7233_CMP
  wire $procmux$7234_CMP
  wire $procmux$7235_CMP
  wire $procmux$7236_CMP
  wire $procmux$7237_CMP
  wire $procmux$7238_CMP
  wire $procmux$7239_CMP
  wire width 32 $procmux$7285_Y
  wire width 32 $procmux$7288_Y
  wire width 32 $procmux$7290_Y
  wire $procmux$8006_CMP
  wire $procmux$8007_CMP
  wire $procmux$8008_CMP
  wire $procmux$8009_CMP
  wire $procmux$8010_CMP
  wire $procmux$8011_CMP
  wire $procmux$8012_CMP
  wire $procmux$8013_CMP
  wire $procmux$8014_CMP
  wire $procmux$8015_CMP
  wire $procmux$8016_CMP
  wire $procmux$8017_CMP
  wire $procmux$8018_CMP
  wire $procmux$8019_CMP
  wire $procmux$8020_CMP
  wire $procmux$8021_CMP
  wire $procmux$8022_CMP
  wire $procmux$8023_CMP
  wire $procmux$8024_CMP
  wire $procmux$8025_CMP
  wire $procmux$8026_CMP
  wire $procmux$8027_CMP
  wire $procmux$8028_CMP
  wire $procmux$8029_CMP
  wire $procmux$8030_CMP
  wire $procmux$8031_CMP
  wire $procmux$8032_CMP
  wire $procmux$8033_CMP
  wire $procmux$8034_CMP
  wire $procmux$8035_CMP
  wire $procmux$8036_CMP
  wire $procmux$8037_CMP
  wire width 32 $procmux$9424_Y
  wire width 32 $procmux$9426_Y
  attribute \src "cva6_processor_shim.v:100.25-100.50"
  wire width 32 $shl$cva6_processor_shim.v:100$362_Y
  attribute \src "cva6_processor_shim.v:97.32-97.57"
  wire width 32 $shr$cva6_processor_shim.v:97$359_Y
  attribute \src "cva6_processor_shim.v:286.42-286.60"
  attribute \unused_bits "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$cva6_processor_shim.v:286$396_Y
  attribute \src "cva6_processor_shim.v:296.35-296.50"
  attribute \unused_bits "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$cva6_processor_shim.v:296$399_Y
  attribute \src "cva6_processor_shim.v:316.37-316.54"
  attribute \unused_bits "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$cva6_processor_shim.v:316$406_Y
  attribute \src "cva6_processor_shim.v:102.17-107.17"
  wire width 32 $ternary$cva6_processor_shim.v:102$380_Y
  attribute \src "cva6_processor_shim.v:103.17-107.16"
  wire width 32 $ternary$cva6_processor_shim.v:103$379_Y
  attribute \src "cva6_processor_shim.v:104.17-107.15"
  wire width 32 $ternary$cva6_processor_shim.v:104$378_Y
  attribute \src "cva6_processor_shim.v:106.17-106.69"
  wire width 32 $ternary$cva6_processor_shim.v:106$376_Y
  attribute \src "cva6_processor_shim.v:96.17-107.20"
  wire width 32 $ternary$cva6_processor_shim.v:96$383_Y
  attribute \src "cva6_processor_shim.v:97.17-107.19"
  wire width 32 $ternary$cva6_processor_shim.v:97$382_Y
  attribute \src "cva6_processor_shim.v:98.17-107.18"
  wire width 32 $ternary$cva6_processor_shim.v:98$381_Y
  attribute \src "cva6_processor_shim.v:99.22-100.103"
  wire width 32 $ternary$cva6_processor_shim.v:99$363_Y
  attribute \src "cva6_processor_shim.v:104.33-104.52"
  wire width 32 $xor$cva6_processor_shim.v:104$369_Y
  attribute \src "cva6_processor_shim.v:4.16-4.21"
  wire input 1 \clk_i
  attribute \src "cva6_processor_shim.v:112.17-112.30"
  wire width 32 \de_io_instr_i
  attribute \src "cva6_processor_shim.v:118.10-118.29"
  wire \de_io_instr_valid_i
  attribute \src "cva6_processor_shim.v:115.10-115.25"
  wire \de_io_is_load_i
  attribute \src "cva6_processor_shim.v:124.10-124.31"
  wire \de_io_load_mem_resp_i
  attribute \src "cva6_processor_shim.v:133.10-133.26"
  wire \de_io_load_req_o
  attribute \src "cva6_processor_shim.v:128.10-128.23"
  wire \de_io_ready_o
  attribute \src "cva6_processor_shim.v:130.10-130.30"
  wire \de_io_store_commit_i
  attribute \src "cva6_processor_shim.v:121.10-121.32"
  wire \de_io_store_mem_resp_i
  attribute \src "cva6_processor_shim.v:6.23-6.30"
  wire width 32 input 3 \instr_i
  attribute \src "cva6_processor_shim.v:8.17-8.30"
  wire output 5 \instr_ready_o
  attribute \src "cva6_processor_shim.v:7.16-7.29"
  wire input 4 \instr_valid_i
  attribute \src "cva6_processor_shim.v:172.15-172.28"
  wire width 3 \load_cooldown
  attribute \src "cva6_processor_shim.v:10.16-10.31"
  wire input 7 \load_mem_resp_i
  attribute \src "cva6_processor_shim.v:166.16-166.30"
  wire width 32 \loadstore_addr
  attribute \src "cva6_processor_shim.v:167.15-167.28"
  wire width 3 \loadstore_fsm
  attribute \src "cva6_processor_shim.v:165.9-165.24"
  wire \loadstore_state
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[0]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[10]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[11]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[12]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[13]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[14]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[15]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[16]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[17]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[18]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[19]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[1]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[20]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[21]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[22]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[23]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[24]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[25]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[26]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[27]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[28]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[29]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[2]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[30]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[31]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[3]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[4]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[5]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[6]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[7]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[8]
  attribute \src "cva6_processor_shim.v:19.16-19.19"
  wire width 32 \mem[9]
  attribute \src "cva6_processor_shim.v:13.31-13.36"
  wire width 1024 output 9 \mem_o
  attribute \src "cva6_processor_shim.v:61.9-61.16"
  wire \ready_o
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[0]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[10]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[11]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[12]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[13]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[14]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[15]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[16]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[17]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[18]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[19]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[1]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[20]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[21]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[22]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[23]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[24]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[25]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[26]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[27]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[28]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[29]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[2]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[30]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[31]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[3]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[4]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[5]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[6]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[7]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[8]
  attribute \src "cva6_processor_shim.v:18.16-18.23"
  wire width 32 \regfile[9]
  attribute \src "cva6_processor_shim.v:12.31-12.40"
  wire width 1024 output 8 \regfile_o
  attribute \src "cva6_processor_shim.v:5.16-5.22"
  wire input 2 \rst_ni
  attribute \src "cva6_processor_shim.v:170.9-170.23"
  wire \store_cooldown
  attribute \src "cva6_processor_shim.v:171.15-171.26"
  wire width 3 \store_count
  attribute \src "cva6_processor_shim.v:9.16-9.32"
  wire input 6 \store_mem_resp_i
  attribute \src "cva6_processor_shim.v:174.9-174.26"
  wire \store_uncommitted
  attribute \src "cva6_processor_shim.v:113.16-113.29"
  wire width 32 \tb_io_instr_i
  attribute \src "cva6_processor_shim.v:119.9-119.28"
  wire \tb_io_instr_valid_i
  attribute \src "cva6_processor_shim.v:116.9-116.24"
  wire \tb_io_is_load_i
  attribute \src "cva6_processor_shim.v:125.9-125.30"
  wire \tb_io_load_mem_resp_i
  attribute \src "cva6_processor_shim.v:131.9-131.29"
  wire \tb_io_store_commit_i
  attribute \src "cva6_processor_shim.v:122.9-122.31"
  wire \tb_io_store_mem_resp_i
  attribute \src "cva6_processor_shim.v:227.38-227.82"
  cell $add $add$cva6_processor_shim.v:227$311
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:25] \instr_i [11:7] }
    connect \B $4$mem2reg_rd$\regfile$cva6_processor_shim.v:227$161_DATA[31:0]$310
    connect \Y $add$cva6_processor_shim.v:227$311_Y
  end
  attribute \src "cva6_processor_shim.v:233.38-233.82"
  cell $add $add$cva6_processor_shim.v:233$338
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $5$mem2reg_rd$\regfile$cva6_processor_shim.v:233$164_DATA[31:0]$337
    connect \Y $add$cva6_processor_shim.v:233$338_Y
  end
  attribute \src "cva6_processor_shim.v:254.39-254.54"
  cell $add $add$cva6_processor_shim.v:254$387
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \store_count
    connect \B 1'1
    connect \Y $add$cva6_processor_shim.v:254$387_Y
  end
  attribute \src "cva6_processor_shim.v:96.32-96.51"
  cell $add $add$cva6_processor_shim.v:96$357
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$167_DATA[31:0]$354
    connect \Y $add$cva6_processor_shim.v:96$357_Y
  end
  attribute \src "cva6_processor_shim.v:102.33-102.52"
  cell $and $and$cva6_processor_shim.v:102$365
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$167_DATA[31:0]$354
    connect \Y $and$cva6_processor_shim.v:102$365_Y
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$12730
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:74$340_Y $eq$cva6_processor_shim.v:70$313_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12729
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12732
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12042 $eq$cva6_processor_shim.v:74$340_Y $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12731
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12734
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12042 $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12733
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12743
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12050 $eq$cva6_processor_shim.v:74$340_Y $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12742
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12745
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12050 $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12744
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12754
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12070 $eq$cva6_processor_shim.v:74$340_Y $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12753
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12756
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12070 $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12755
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12765
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12084 $eq$cva6_processor_shim.v:74$340_Y $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12764
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12767
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12084 $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12766
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12776
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12112 $eq$cva6_processor_shim.v:74$340_Y $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12775
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12778
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12112 $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12777
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12787
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12040 $eq$cva6_processor_shim.v:74$340_Y $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12786
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12789
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12040 $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12788
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12798
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12068 $eq$cva6_processor_shim.v:74$340_Y $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12797
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12800
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12068 $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12799
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12809
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12094 $eq$cva6_processor_shim.v:74$340_Y $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12808
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12811
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12094 $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12810
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12820
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12118 $eq$cva6_processor_shim.v:74$340_Y $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12819
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12822
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12118 $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12821
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12831
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12110 $eq$cva6_processor_shim.v:74$340_Y $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12830
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12833
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12110 $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12832
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12842
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12140 $eq$cva6_processor_shim.v:74$340_Y $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12841
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12844
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12140 $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12843
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12853
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12174 $eq$cva6_processor_shim.v:74$340_Y $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12852
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12855
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12174 $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12854
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12864
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12200 $eq$cva6_processor_shim.v:74$340_Y $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12863
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12866
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12200 $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12865
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12875
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12032 $eq$cva6_processor_shim.v:74$340_Y $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12874
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12877
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12032 $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12876
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12886
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12034 $eq$cva6_processor_shim.v:74$340_Y $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12885
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12888
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12034 $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12887
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12897
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12044 $eq$cva6_processor_shim.v:74$340_Y $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12896
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12899
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12044 $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12898
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12908
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12056 $eq$cva6_processor_shim.v:74$340_Y $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12907
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12910
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12056 $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12909
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12919
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12066 $eq$cva6_processor_shim.v:74$340_Y $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12918
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12921
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12066 $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12920
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12930
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12078 $eq$cva6_processor_shim.v:74$340_Y $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12929
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12932
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12078 $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12931
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12941
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12086 $eq$cva6_processor_shim.v:74$340_Y $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12940
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12943
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12086 $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12942
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12952
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12100 $eq$cva6_processor_shim.v:74$340_Y $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12951
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12954
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12100 $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12953
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12963
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12038 $eq$cva6_processor_shim.v:74$340_Y $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12962
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12965
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12038 $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12964
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12974
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12048 $eq$cva6_processor_shim.v:74$340_Y $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12973
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12976
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12048 $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12975
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12985
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12058 $eq$cva6_processor_shim.v:74$340_Y $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12984
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12987
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12058 $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12986
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12996
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12076 $eq$cva6_processor_shim.v:74$340_Y $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12995
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$12998
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12076 $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$12997
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13007
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12088 $eq$cva6_processor_shim.v:74$340_Y $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13006
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13009
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12088 $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13008
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13018
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12104 $eq$cva6_processor_shim.v:74$340_Y $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13017
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13020
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12104 $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13019
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13029
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12124 $eq$cva6_processor_shim.v:74$340_Y $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13028
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13031
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12124 $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13030
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13040
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12144 $eq$cva6_processor_shim.v:74$340_Y $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13039
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13042
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12144 $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13041
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13051
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12096 $eq$cva6_processor_shim.v:74$340_Y $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13050
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13053
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12096 $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13052
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13062
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12130 $eq$cva6_processor_shim.v:74$340_Y $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13061
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13064
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12130 $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13063
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13073
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12074 $eq$cva6_processor_shim.v:74$340_Y $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 3'110
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13072
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13075
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_reduce.cc:134:opt_mux$12074 $eq$cva6_processor_shim.v:70$313_Y }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13074
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13082
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12060
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13081
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13087
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12090
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13086
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13092
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12114
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13091
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13097
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12138
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13096
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13102
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12166
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13101
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13107
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12186
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13106
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13112
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12206
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13111
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13117
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12030
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13116
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13122
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12052
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13121
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13127
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12080
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13126
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13132
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12102
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13131
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13137
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12122
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13136
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13142
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12142
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13141
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13147
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12164
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13146
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13152
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12184
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13151
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13157
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12198
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13156
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13162
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12210
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13161
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13167
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12220
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13166
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13172
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12036
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13171
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13177
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12046
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13176
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13182
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12054
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13181
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13187
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12062
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13186
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13192
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12072
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13191
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13197
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12082
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13196
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13202
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12092
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13201
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13207
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12108
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13206
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13212
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12120
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13211
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13217
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12134
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13216
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13222
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12150
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13221
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13227
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12160
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13226
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13232
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12176
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13231
  end
  cell $not $auto$opt_dff.cc:218:make_patterns_logic$13237
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$opt_reduce.cc:134:opt_mux$12216
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13236
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13243
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:243$385_Y \loadstore_state }
    connect \B 2'11
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13242
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$13245
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:263$390_Y $eq$cva6_processor_shim.v:261$389_Y $eq$cva6_processor_shim.v:257$388_Y $eq$cva6_processor_shim.v:243$385_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13244
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13247
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_processor_shim.v:264$392_Y $eq$cva6_processor_shim.v:263$390_Y $eq$cva6_processor_shim.v:261$389_Y $eq$cva6_processor_shim.v:257$388_Y $eq$cva6_processor_shim.v:243$385_Y }
    connect \B 5'01000
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13246
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13249
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:261$389_Y $eq$cva6_processor_shim.v:257$388_Y $eq$cva6_processor_shim.v:243$385_Y }
    connect \B 3'100
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13248
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13251
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:257$388_Y $eq$cva6_processor_shim.v:243$385_Y }
    connect \B 2'10
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13250
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$13267
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $ne$cva6_processor_shim.v:315$405_Y $logic_and$cva6_processor_shim.v:311$404_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13266
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$13274
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:70$313_Y $eq$cva6_processor_shim.v:66$276_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13273
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$13286
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:269$393_Y $eq$cva6_processor_shim.v:263$390_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13285
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13288
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_processor_shim.v:264$392_Y $eq$cva6_processor_shim.v:263$390_Y }
    connect \B 2'01
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13287
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$13305
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:277$394_Y \store_cooldown }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13304
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13307
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_processor_shim.v:293$398_Y $eq$cva6_processor_shim.v:277$394_Y \store_cooldown }
    connect \B 3'010
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13306
  end
  cell $reduce_bool $auto$opt_dff.cc:218:make_patterns_logic$13313
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:257$388_Y $eq$cva6_processor_shim.v:243$385_Y }
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13312
  end
  cell $ne $auto$opt_dff.cc:218:make_patterns_logic$13339
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:74$340_Y $eq$cva6_processor_shim.v:70$313_Y $eq$cva6_processor_shim.v:66$276_Y \instr_valid_i }
    connect \B 4'0001
    connect \Y $auto$opt_dff.cc:217:make_patterns_logic$13338
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$12735
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_processor_shim.v:66$276_Y
    connect \Y $auto$rtlil.cc:2127:Not$12736
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$13252
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_valid_i
    connect \Y $auto$rtlil.cc:2127:Not$13253
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$13254
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ready_o
    connect \Y $auto$rtlil.cc:2127:Not$13255
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$13293
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_processor_shim.v:243$385_Y
    connect \Y $auto$rtlil.cc:2127:Not$13294
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$13295
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_processor_shim.v:257$388_Y
    connect \Y $auto$rtlil.cc:2127:Not$13296
  end
  cell $not $auto$opt_dff.cc:233:make_patterns_logic$13297
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$cva6_processor_shim.v:261$389_Y
    connect \Y $auto$rtlil.cc:2127:Not$13298
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12738
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12736 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12733 $auto$opt_dff.cc:217:make_patterns_logic$12731 $auto$opt_dff.cc:217:make_patterns_logic$12729 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12737
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12749
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12736 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12744 $auto$opt_dff.cc:217:make_patterns_logic$12742 $auto$opt_dff.cc:217:make_patterns_logic$12729 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12748
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12760
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12736 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12755 $auto$opt_dff.cc:217:make_patterns_logic$12753 $auto$opt_dff.cc:217:make_patterns_logic$12729 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12759
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12771
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12736 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12766 $auto$opt_dff.cc:217:make_patterns_logic$12764 $auto$opt_dff.cc:217:make_patterns_logic$12729 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12770
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12782
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12736 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12777 $auto$opt_dff.cc:217:make_patterns_logic$12775 $auto$opt_dff.cc:217:make_patterns_logic$12729 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12781
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12793
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12736 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12788 $auto$opt_dff.cc:217:make_patterns_logic$12786 $auto$opt_dff.cc:217:make_patterns_logic$12729 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12792
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12804
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12736 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12799 $auto$opt_dff.cc:217:make_patterns_logic$12797 $auto$opt_dff.cc:217:make_patterns_logic$12729 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12803
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12815
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12736 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12810 $auto$opt_dff.cc:217:make_patterns_logic$12808 $auto$opt_dff.cc:217:make_patterns_logic$12729 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12814
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12826
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12736 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12821 $auto$opt_dff.cc:217:make_patterns_logic$12819 $auto$opt_dff.cc:217:make_patterns_logic$12729 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12825
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12837
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12736 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12832 $auto$opt_dff.cc:217:make_patterns_logic$12830 $auto$opt_dff.cc:217:make_patterns_logic$12729 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12836
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12848
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12736 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12843 $auto$opt_dff.cc:217:make_patterns_logic$12841 $auto$opt_dff.cc:217:make_patterns_logic$12729 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12847
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12859
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12736 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12854 $auto$opt_dff.cc:217:make_patterns_logic$12852 $auto$opt_dff.cc:217:make_patterns_logic$12729 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12858
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12870
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12736 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12865 $auto$opt_dff.cc:217:make_patterns_logic$12863 $auto$opt_dff.cc:217:make_patterns_logic$12729 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12869
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12881
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12736 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12876 $auto$opt_dff.cc:217:make_patterns_logic$12874 $auto$opt_dff.cc:217:make_patterns_logic$12729 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12880
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12892
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12736 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12887 $auto$opt_dff.cc:217:make_patterns_logic$12885 $auto$opt_dff.cc:217:make_patterns_logic$12729 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12891
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12903
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12736 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12898 $auto$opt_dff.cc:217:make_patterns_logic$12896 $auto$opt_dff.cc:217:make_patterns_logic$12729 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12902
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12914
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12736 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12909 $auto$opt_dff.cc:217:make_patterns_logic$12907 $auto$opt_dff.cc:217:make_patterns_logic$12729 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12913
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12925
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12736 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12920 $auto$opt_dff.cc:217:make_patterns_logic$12918 $auto$opt_dff.cc:217:make_patterns_logic$12729 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12924
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12936
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12736 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12931 $auto$opt_dff.cc:217:make_patterns_logic$12929 $auto$opt_dff.cc:217:make_patterns_logic$12729 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12935
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12947
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12736 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12942 $auto$opt_dff.cc:217:make_patterns_logic$12940 $auto$opt_dff.cc:217:make_patterns_logic$12729 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12946
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12958
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12736 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12953 $auto$opt_dff.cc:217:make_patterns_logic$12951 $auto$opt_dff.cc:217:make_patterns_logic$12729 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12957
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12969
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12736 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12964 $auto$opt_dff.cc:217:make_patterns_logic$12962 $auto$opt_dff.cc:217:make_patterns_logic$12729 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12968
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12980
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12736 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12975 $auto$opt_dff.cc:217:make_patterns_logic$12973 $auto$opt_dff.cc:217:make_patterns_logic$12729 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12979
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$12991
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12736 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12986 $auto$opt_dff.cc:217:make_patterns_logic$12984 $auto$opt_dff.cc:217:make_patterns_logic$12729 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$12990
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13002
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12736 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$12997 $auto$opt_dff.cc:217:make_patterns_logic$12995 $auto$opt_dff.cc:217:make_patterns_logic$12729 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13001
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13013
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12736 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13008 $auto$opt_dff.cc:217:make_patterns_logic$13006 $auto$opt_dff.cc:217:make_patterns_logic$12729 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13012
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13024
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12736 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13019 $auto$opt_dff.cc:217:make_patterns_logic$13017 $auto$opt_dff.cc:217:make_patterns_logic$12729 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13023
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13035
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12736 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13030 $auto$opt_dff.cc:217:make_patterns_logic$13028 $auto$opt_dff.cc:217:make_patterns_logic$12729 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13034
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13046
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12736 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13041 $auto$opt_dff.cc:217:make_patterns_logic$13039 $auto$opt_dff.cc:217:make_patterns_logic$12729 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13045
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13057
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12736 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13052 $auto$opt_dff.cc:217:make_patterns_logic$13050 $auto$opt_dff.cc:217:make_patterns_logic$12729 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13056
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13068
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12736 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13063 $auto$opt_dff.cc:217:make_patterns_logic$13061 $auto$opt_dff.cc:217:make_patterns_logic$12729 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13067
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13079
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$12736 \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13074 $auto$opt_dff.cc:217:make_patterns_logic$13072 $auto$opt_dff.cc:217:make_patterns_logic$12729 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13078
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13084
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$276_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13081 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13083
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13089
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$276_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13086 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13088
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13094
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$276_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13091 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13093
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13099
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$276_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13096 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13098
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13104
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$276_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13101 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13103
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13109
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$276_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13106 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13108
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13114
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$276_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13111 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13113
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13119
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$276_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13116 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13118
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13124
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$276_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13121 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13123
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13129
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$276_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13126 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13128
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13134
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$276_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13131 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13133
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13139
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$276_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13136 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13138
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13144
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$276_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13141 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13143
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13149
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$276_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13146 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13148
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13154
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$276_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13151 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13153
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13159
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$276_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13156 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13158
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13164
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$276_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13161 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13163
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13169
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$276_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13166 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13168
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13174
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$276_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13171 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13173
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13179
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$276_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13176 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13178
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13184
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$276_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13181 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13183
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13189
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$276_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13186 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13188
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13194
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$276_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13191 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13193
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13199
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$276_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13196 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13198
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13204
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$276_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13201 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13203
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13209
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$276_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13206 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13208
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13214
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$276_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13211 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13213
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13219
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$276_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13216 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13218
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13224
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$276_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13221 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13223
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13229
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$276_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13226 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13228
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13234
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$276_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13231 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13233
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13239
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:66$276_Y \instr_valid_i \rst_ni $auto$opt_dff.cc:217:make_patterns_logic$13236 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13238
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13257
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$13255 $auto$rtlil.cc:2127:Not$13253 $auto$opt_dff.cc:217:make_patterns_logic$13250 $auto$opt_dff.cc:217:make_patterns_logic$13248 $auto$opt_dff.cc:217:make_patterns_logic$13246 $auto$opt_dff.cc:217:make_patterns_logic$13244 $auto$opt_dff.cc:217:make_patterns_logic$13242 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13256
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13276
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \instr_valid_i $auto$opt_dff.cc:217:make_patterns_logic$13273 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13275
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13300
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$13298 $auto$rtlil.cc:2127:Not$13296 $auto$rtlil.cc:2127:Not$13294 $auto$rtlil.cc:2127:Not$13255 $auto$rtlil.cc:2127:Not$13253 $auto$opt_dff.cc:217:make_patterns_logic$13287 $auto$opt_dff.cc:217:make_patterns_logic$13285 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13299
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13309
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $auto$opt_dff.cc:217:make_patterns_logic$13306 $auto$opt_dff.cc:217:make_patterns_logic$13304 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13308
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13319
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $auto$rtlil.cc:2127:Not$13255 $auto$rtlil.cc:2127:Not$13253 $auto$opt_dff.cc:217:make_patterns_logic$13312 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13318
  end
  cell $reduce_and $auto$opt_dff.cc:243:make_patterns_logic$13327
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $eq$cva6_processor_shim.v:243$385_Y $auto$rtlil.cc:2127:Not$13255 $auto$rtlil.cc:2127:Not$13253 }
    connect \Y $auto$opt_dff.cc:242:make_patterns_logic$13326
  end
  cell $not $auto$opt_dff.cc:273:combine_resets$13260
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $auto$rtlil.cc:2127:Not$13261
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$13263
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $logic_and$cva6_processor_shim.v:311$404_Y $auto$rtlil.cc:2127:Not$13261 }
    connect \Y $auto$opt_dff.cc:276:combine_resets$13262
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdff $auto$opt_dff.cc:702:run$13269
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D $6\store_count[2:0]
    connect \Q \store_count
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdff $auto$opt_dff.cc:702:run$13270
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\store_cooldown[0:0]
    connect \Q \store_cooldown
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdff $auto$opt_dff.cc:702:run$13271
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D $2\loadstore_fsm[2:0]
    connect \Q \loadstore_fsm
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdff $auto$opt_dff.cc:702:run$13302
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\tb_io_load_mem_resp_i[0:0]
    connect \Q \tb_io_load_mem_resp_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12739
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[31][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12737
    connect \Q \regfile[31]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12750
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[30][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12748
    connect \Q \regfile[30]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12761
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[29][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12759
    connect \Q \regfile[29]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12772
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[28][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12770
    connect \Q \regfile[28]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12783
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[27][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12781
    connect \Q \regfile[27]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12794
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[26][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12792
    connect \Q \regfile[26]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12805
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[25][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12803
    connect \Q \regfile[25]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12816
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[24][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12814
    connect \Q \regfile[24]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12827
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[23][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12825
    connect \Q \regfile[23]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12838
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[22][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12836
    connect \Q \regfile[22]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12849
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[21][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12847
    connect \Q \regfile[21]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12860
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[20][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12858
    connect \Q \regfile[20]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12871
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[19][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12869
    connect \Q \regfile[19]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12882
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[18][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12880
    connect \Q \regfile[18]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12893
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[17][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12891
    connect \Q \regfile[17]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12904
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[16][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12902
    connect \Q \regfile[16]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12915
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[15][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12913
    connect \Q \regfile[15]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12926
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[14][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12924
    connect \Q \regfile[14]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12937
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[13][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12935
    connect \Q \regfile[13]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12948
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[12][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12946
    connect \Q \regfile[12]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12959
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[11][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12957
    connect \Q \regfile[11]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12970
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[10][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12968
    connect \Q \regfile[10]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12981
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[9][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12979
    connect \Q \regfile[9]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$12992
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[8][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$12990
    connect \Q \regfile[8]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13003
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[7][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13001
    connect \Q \regfile[7]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13014
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[6][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13012
    connect \Q \regfile[6]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13025
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[5][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13023
    connect \Q \regfile[5]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13036
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[4][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13034
    connect \Q \regfile[4]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13047
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[3][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13045
    connect \Q \regfile[3]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13058
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[2][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13056
    connect \Q \regfile[2]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13069
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[1][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13067
    connect \Q \regfile[1]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13080
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\regfile[0][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13078
    connect \Q \regfile[0]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13085
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[31][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13083
    connect \Q \mem[31]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13090
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[30][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13088
    connect \Q \mem[30]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13095
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[29][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13093
    connect \Q \mem[29]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13100
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[28][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13098
    connect \Q \mem[28]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13105
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[27][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13103
    connect \Q \mem[27]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13110
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[26][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13108
    connect \Q \mem[26]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13115
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[25][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13113
    connect \Q \mem[25]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13120
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[24][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13118
    connect \Q \mem[24]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13125
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[23][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13123
    connect \Q \mem[23]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13130
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[22][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13128
    connect \Q \mem[22]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13135
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[21][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13133
    connect \Q \mem[21]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13140
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[20][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13138
    connect \Q \mem[20]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13145
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[19][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13143
    connect \Q \mem[19]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13150
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[18][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13148
    connect \Q \mem[18]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13155
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[17][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13153
    connect \Q \mem[17]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13160
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[16][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13158
    connect \Q \mem[16]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13165
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[15][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13163
    connect \Q \mem[15]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13170
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[14][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13168
    connect \Q \mem[14]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13175
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[13][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13173
    connect \Q \mem[13]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13180
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[12][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13178
    connect \Q \mem[12]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13185
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[11][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13183
    connect \Q \mem[11]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13190
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[10][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13188
    connect \Q \mem[10]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13195
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[9][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13193
    connect \Q \mem[9]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13200
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[8][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13198
    connect \Q \mem[8]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13205
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[7][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13203
    connect \Q \mem[7]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13210
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[6][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13208
    connect \Q \mem[6]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13215
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[5][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13213
    connect \Q \mem[5]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13220
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[4][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13218
    connect \Q \mem[4]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13225
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[3][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13223
    connect \Q \mem[3]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13230
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[2][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13228
    connect \Q \mem[2]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13235
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[1][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13233
    connect \Q \mem[1]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $dffe $auto$opt_dff.cc:764:run$13240
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $4\mem[0][31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13238
    connect \Q \mem[0]
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13258
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $4\store_uncommitted[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13256
    connect \Q \store_uncommitted
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13265
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $sub$cva6_processor_shim.v:316$406_Y [2]
    connect \EN $ne$cva6_processor_shim.v:315$405_Y
    connect \Q \load_cooldown [2]
    connect \SRST $auto$opt_dff.cc:276:combine_resets$13262
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13268
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $2\load_cooldown[2:0] [1:0]
    connect \EN $auto$opt_dff.cc:217:make_patterns_logic$13266
    connect \Q \load_cooldown [1:0]
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13277
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D $3\loadstore_addr[31:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13275
    connect \Q \loadstore_addr
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13283
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $3\loadstore_state[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13275
    connect \Q \loadstore_state
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13301
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $7\tb_io_store_commit_i[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13299
    connect \Q \tb_io_store_commit_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13310
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\tb_io_store_mem_resp_i[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13308
    connect \Q \tb_io_store_mem_resp_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13320
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $4\tb_io_instr_valid_i[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13318
    connect \Q \tb_io_instr_valid_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13328
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $5\tb_io_is_load_i[0:0]
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13326
    connect \Q \tb_io_is_load_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13336
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D \loadstore_addr
    connect \EN $auto$opt_dff.cc:242:make_patterns_logic$13326
    connect \Q \tb_io_instr_i
    connect \SRST \rst_ni
  end
  attribute \src "cva6_processor_shim.v:192.5-390.8"
  cell $sdffe $auto$opt_dff.cc:764:run$13340
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 1'1
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\ready_o[0:0]
    connect \EN $auto$opt_dff.cc:217:make_patterns_logic$13338
    connect \Q \ready_o
    connect \SRST \rst_ni
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12029
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8037_CMP $procmux$8036_CMP $procmux$8035_CMP $procmux$8034_CMP $procmux$8033_CMP $procmux$8032_CMP $procmux$8031_CMP $procmux$8030_CMP $procmux$8029_CMP $procmux$8028_CMP $procmux$8027_CMP $procmux$8026_CMP $procmux$8025_CMP $procmux$8024_CMP $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12030
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12035
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8037_CMP $procmux$8036_CMP $procmux$8035_CMP $procmux$8034_CMP $procmux$8033_CMP $procmux$8032_CMP $procmux$8031_CMP $procmux$8030_CMP $procmux$8029_CMP $procmux$8028_CMP $procmux$8027_CMP $procmux$8026_CMP $procmux$8025_CMP $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12036
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12045
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8037_CMP $procmux$8036_CMP $procmux$8035_CMP $procmux$8034_CMP $procmux$8033_CMP $procmux$8032_CMP $procmux$8031_CMP $procmux$8030_CMP $procmux$8029_CMP $procmux$8028_CMP $procmux$8027_CMP $procmux$8026_CMP $procmux$8024_CMP $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12046
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12051
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8037_CMP $procmux$8036_CMP $procmux$8035_CMP $procmux$8034_CMP $procmux$8033_CMP $procmux$8032_CMP $procmux$8031_CMP $procmux$8030_CMP $procmux$8029_CMP $procmux$8028_CMP $procmux$8027_CMP $procmux$8026_CMP $procmux$8025_CMP $procmux$8024_CMP $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12052
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12053
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8037_CMP $procmux$8036_CMP $procmux$8035_CMP $procmux$8034_CMP $procmux$8033_CMP $procmux$8032_CMP $procmux$8031_CMP $procmux$8030_CMP $procmux$8029_CMP $procmux$8028_CMP $procmux$8027_CMP $procmux$8025_CMP $procmux$8024_CMP $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12054
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12059
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8037_CMP $procmux$8036_CMP $procmux$8035_CMP $procmux$8034_CMP $procmux$8033_CMP $procmux$8032_CMP $procmux$8031_CMP $procmux$8030_CMP $procmux$8029_CMP $procmux$8028_CMP $procmux$8027_CMP $procmux$8026_CMP $procmux$8025_CMP $procmux$8024_CMP $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12060
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12061
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8037_CMP $procmux$8036_CMP $procmux$8035_CMP $procmux$8034_CMP $procmux$8033_CMP $procmux$8032_CMP $procmux$8031_CMP $procmux$8030_CMP $procmux$8029_CMP $procmux$8028_CMP $procmux$8026_CMP $procmux$8025_CMP $procmux$8024_CMP $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12062
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12063
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3525_CMP $procmux$3524_CMP $procmux$3523_CMP $procmux$3522_CMP $procmux$3521_CMP $procmux$3520_CMP $procmux$3519_CMP $procmux$3518_CMP $procmux$3517_CMP $procmux$3516_CMP $procmux$3515_CMP $procmux$3514_CMP $procmux$3513_CMP $procmux$3512_CMP $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12034
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12071
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8037_CMP $procmux$8036_CMP $procmux$8035_CMP $procmux$8034_CMP $procmux$8033_CMP $procmux$8032_CMP $procmux$8031_CMP $procmux$8030_CMP $procmux$8029_CMP $procmux$8027_CMP $procmux$8026_CMP $procmux$8025_CMP $procmux$8024_CMP $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12072
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12079
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8037_CMP $procmux$8036_CMP $procmux$8035_CMP $procmux$8034_CMP $procmux$8033_CMP $procmux$8032_CMP $procmux$8031_CMP $procmux$8030_CMP $procmux$8029_CMP $procmux$8028_CMP $procmux$8027_CMP $procmux$8026_CMP $procmux$8025_CMP $procmux$8024_CMP $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12080
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12081
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8037_CMP $procmux$8036_CMP $procmux$8035_CMP $procmux$8034_CMP $procmux$8033_CMP $procmux$8032_CMP $procmux$8031_CMP $procmux$8030_CMP $procmux$8028_CMP $procmux$8027_CMP $procmux$8026_CMP $procmux$8025_CMP $procmux$8024_CMP $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12082
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12089
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8037_CMP $procmux$8036_CMP $procmux$8035_CMP $procmux$8034_CMP $procmux$8033_CMP $procmux$8032_CMP $procmux$8031_CMP $procmux$8030_CMP $procmux$8029_CMP $procmux$8028_CMP $procmux$8027_CMP $procmux$8026_CMP $procmux$8025_CMP $procmux$8024_CMP $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8006_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12090
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12091
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8037_CMP $procmux$8036_CMP $procmux$8035_CMP $procmux$8034_CMP $procmux$8033_CMP $procmux$8032_CMP $procmux$8031_CMP $procmux$8029_CMP $procmux$8028_CMP $procmux$8027_CMP $procmux$8026_CMP $procmux$8025_CMP $procmux$8024_CMP $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12092
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12097
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3525_CMP $procmux$3524_CMP $procmux$3523_CMP $procmux$3522_CMP $procmux$3521_CMP $procmux$3520_CMP $procmux$3519_CMP $procmux$3518_CMP $procmux$3517_CMP $procmux$3516_CMP $procmux$3515_CMP $procmux$3514_CMP $procmux$3513_CMP $procmux$3512_CMP $procmux$3511_CMP $procmux$3510_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12044
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12101
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8037_CMP $procmux$8036_CMP $procmux$8035_CMP $procmux$8034_CMP $procmux$8033_CMP $procmux$8032_CMP $procmux$8031_CMP $procmux$8030_CMP $procmux$8029_CMP $procmux$8028_CMP $procmux$8027_CMP $procmux$8026_CMP $procmux$8025_CMP $procmux$8024_CMP $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12102
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12105
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3525_CMP $procmux$3524_CMP $procmux$3523_CMP $procmux$3522_CMP $procmux$3521_CMP $procmux$3520_CMP $procmux$3519_CMP $procmux$3518_CMP $procmux$3517_CMP $procmux$3516_CMP $procmux$3515_CMP $procmux$3514_CMP $procmux$3513_CMP $procmux$3512_CMP $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12042
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12107
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8037_CMP $procmux$8036_CMP $procmux$8035_CMP $procmux$8034_CMP $procmux$8033_CMP $procmux$8032_CMP $procmux$8030_CMP $procmux$8029_CMP $procmux$8028_CMP $procmux$8027_CMP $procmux$8026_CMP $procmux$8025_CMP $procmux$8024_CMP $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12108
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12113
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8037_CMP $procmux$8036_CMP $procmux$8035_CMP $procmux$8034_CMP $procmux$8033_CMP $procmux$8032_CMP $procmux$8031_CMP $procmux$8030_CMP $procmux$8029_CMP $procmux$8028_CMP $procmux$8027_CMP $procmux$8026_CMP $procmux$8025_CMP $procmux$8024_CMP $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8007_CMP $procmux$8006_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12114
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12115
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3525_CMP $procmux$3524_CMP $procmux$3523_CMP $procmux$3522_CMP $procmux$3521_CMP $procmux$3520_CMP $procmux$3519_CMP $procmux$3518_CMP $procmux$3517_CMP $procmux$3516_CMP $procmux$3514_CMP $procmux$3513_CMP $procmux$3512_CMP $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12038
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12119
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8037_CMP $procmux$8036_CMP $procmux$8035_CMP $procmux$8034_CMP $procmux$8033_CMP $procmux$8031_CMP $procmux$8030_CMP $procmux$8029_CMP $procmux$8028_CMP $procmux$8027_CMP $procmux$8026_CMP $procmux$8025_CMP $procmux$8024_CMP $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12120
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12121
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8037_CMP $procmux$8036_CMP $procmux$8035_CMP $procmux$8034_CMP $procmux$8033_CMP $procmux$8032_CMP $procmux$8031_CMP $procmux$8030_CMP $procmux$8029_CMP $procmux$8028_CMP $procmux$8027_CMP $procmux$8026_CMP $procmux$8025_CMP $procmux$8024_CMP $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12122
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12125
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3525_CMP $procmux$3524_CMP $procmux$3523_CMP $procmux$3522_CMP $procmux$3521_CMP $procmux$3520_CMP $procmux$3519_CMP $procmux$3518_CMP $procmux$3517_CMP $procmux$3516_CMP $procmux$3515_CMP $procmux$3514_CMP $procmux$3513_CMP $procmux$3512_CMP $procmux$3511_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12056
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12127
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3525_CMP $procmux$3524_CMP $procmux$3523_CMP $procmux$3522_CMP $procmux$3521_CMP $procmux$3520_CMP $procmux$3519_CMP $procmux$3518_CMP $procmux$3517_CMP $procmux$3516_CMP $procmux$3515_CMP $procmux$3514_CMP $procmux$3513_CMP $procmux$3512_CMP $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12040
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12131
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3525_CMP $procmux$3524_CMP $procmux$3523_CMP $procmux$3522_CMP $procmux$3521_CMP $procmux$3520_CMP $procmux$3519_CMP $procmux$3518_CMP $procmux$3517_CMP $procmux$3516_CMP $procmux$3515_CMP $procmux$3514_CMP $procmux$3513_CMP $procmux$3512_CMP $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3494_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12050
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12133
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8037_CMP $procmux$8036_CMP $procmux$8035_CMP $procmux$8034_CMP $procmux$8032_CMP $procmux$8031_CMP $procmux$8030_CMP $procmux$8029_CMP $procmux$8028_CMP $procmux$8027_CMP $procmux$8026_CMP $procmux$8025_CMP $procmux$8024_CMP $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12134
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12135
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3525_CMP $procmux$3524_CMP $procmux$3523_CMP $procmux$3522_CMP $procmux$3521_CMP $procmux$3520_CMP $procmux$3519_CMP $procmux$3518_CMP $procmux$3517_CMP $procmux$3515_CMP $procmux$3514_CMP $procmux$3513_CMP $procmux$3512_CMP $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12048
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12137
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8037_CMP $procmux$8036_CMP $procmux$8035_CMP $procmux$8034_CMP $procmux$8033_CMP $procmux$8032_CMP $procmux$8031_CMP $procmux$8030_CMP $procmux$8029_CMP $procmux$8028_CMP $procmux$8027_CMP $procmux$8026_CMP $procmux$8025_CMP $procmux$8024_CMP $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12138
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12141
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8037_CMP $procmux$8036_CMP $procmux$8035_CMP $procmux$8034_CMP $procmux$8033_CMP $procmux$8032_CMP $procmux$8031_CMP $procmux$8030_CMP $procmux$8029_CMP $procmux$8028_CMP $procmux$8027_CMP $procmux$8026_CMP $procmux$8025_CMP $procmux$8024_CMP $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12142
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12145
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3525_CMP $procmux$3524_CMP $procmux$3523_CMP $procmux$3522_CMP $procmux$3521_CMP $procmux$3520_CMP $procmux$3519_CMP $procmux$3518_CMP $procmux$3517_CMP $procmux$3516_CMP $procmux$3515_CMP $procmux$3514_CMP $procmux$3513_CMP $procmux$3512_CMP $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12110
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12147
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3525_CMP $procmux$3524_CMP $procmux$3523_CMP $procmux$3521_CMP $procmux$3520_CMP $procmux$3519_CMP $procmux$3518_CMP $procmux$3517_CMP $procmux$3516_CMP $procmux$3515_CMP $procmux$3514_CMP $procmux$3513_CMP $procmux$3512_CMP $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12144
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12149
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8037_CMP $procmux$8036_CMP $procmux$8035_CMP $procmux$8033_CMP $procmux$8032_CMP $procmux$8031_CMP $procmux$8030_CMP $procmux$8029_CMP $procmux$8028_CMP $procmux$8027_CMP $procmux$8026_CMP $procmux$8025_CMP $procmux$8024_CMP $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12150
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12151
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3525_CMP $procmux$3524_CMP $procmux$3523_CMP $procmux$3522_CMP $procmux$3521_CMP $procmux$3520_CMP $procmux$3519_CMP $procmux$3518_CMP $procmux$3516_CMP $procmux$3515_CMP $procmux$3514_CMP $procmux$3513_CMP $procmux$3512_CMP $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12058
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12153
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3525_CMP $procmux$3524_CMP $procmux$3523_CMP $procmux$3522_CMP $procmux$3521_CMP $procmux$3520_CMP $procmux$3519_CMP $procmux$3518_CMP $procmux$3517_CMP $procmux$3516_CMP $procmux$3515_CMP $procmux$3514_CMP $procmux$3513_CMP $procmux$3512_CMP $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12068
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12155
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3525_CMP $procmux$3524_CMP $procmux$3523_CMP $procmux$3522_CMP $procmux$3521_CMP $procmux$3520_CMP $procmux$3519_CMP $procmux$3518_CMP $procmux$3517_CMP $procmux$3516_CMP $procmux$3515_CMP $procmux$3514_CMP $procmux$3513_CMP $procmux$3512_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12066
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12157
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3525_CMP $procmux$3524_CMP $procmux$3523_CMP $procmux$3522_CMP $procmux$3521_CMP $procmux$3520_CMP $procmux$3519_CMP $procmux$3518_CMP $procmux$3517_CMP $procmux$3516_CMP $procmux$3515_CMP $procmux$3514_CMP $procmux$3513_CMP $procmux$3512_CMP $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3495_CMP $procmux$3494_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12070
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12159
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8037_CMP $procmux$8036_CMP $procmux$8034_CMP $procmux$8033_CMP $procmux$8032_CMP $procmux$8031_CMP $procmux$8030_CMP $procmux$8029_CMP $procmux$8028_CMP $procmux$8027_CMP $procmux$8026_CMP $procmux$8025_CMP $procmux$8024_CMP $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12160
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12161
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3525_CMP $procmux$3524_CMP $procmux$3522_CMP $procmux$3521_CMP $procmux$3520_CMP $procmux$3519_CMP $procmux$3518_CMP $procmux$3517_CMP $procmux$3516_CMP $procmux$3515_CMP $procmux$3514_CMP $procmux$3513_CMP $procmux$3512_CMP $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12096
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12163
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8037_CMP $procmux$8036_CMP $procmux$8035_CMP $procmux$8034_CMP $procmux$8033_CMP $procmux$8032_CMP $procmux$8031_CMP $procmux$8030_CMP $procmux$8029_CMP $procmux$8028_CMP $procmux$8027_CMP $procmux$8026_CMP $procmux$8025_CMP $procmux$8024_CMP $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12164
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12165
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8037_CMP $procmux$8036_CMP $procmux$8035_CMP $procmux$8034_CMP $procmux$8033_CMP $procmux$8032_CMP $procmux$8031_CMP $procmux$8030_CMP $procmux$8029_CMP $procmux$8028_CMP $procmux$8027_CMP $procmux$8026_CMP $procmux$8025_CMP $procmux$8024_CMP $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12166
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12167
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3525_CMP $procmux$3524_CMP $procmux$3523_CMP $procmux$3522_CMP $procmux$3521_CMP $procmux$3520_CMP $procmux$3519_CMP $procmux$3517_CMP $procmux$3516_CMP $procmux$3515_CMP $procmux$3514_CMP $procmux$3513_CMP $procmux$3512_CMP $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12076
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12169
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3525_CMP $procmux$3524_CMP $procmux$3523_CMP $procmux$3522_CMP $procmux$3521_CMP $procmux$3520_CMP $procmux$3519_CMP $procmux$3518_CMP $procmux$3517_CMP $procmux$3516_CMP $procmux$3515_CMP $procmux$3514_CMP $procmux$3513_CMP $procmux$3512_CMP $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12140
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12171
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3525_CMP $procmux$3524_CMP $procmux$3523_CMP $procmux$3522_CMP $procmux$3521_CMP $procmux$3520_CMP $procmux$3519_CMP $procmux$3518_CMP $procmux$3517_CMP $procmux$3516_CMP $procmux$3515_CMP $procmux$3514_CMP $procmux$3513_CMP $procmux$3512_CMP $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12094
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12175
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8037_CMP $procmux$8035_CMP $procmux$8034_CMP $procmux$8033_CMP $procmux$8032_CMP $procmux$8031_CMP $procmux$8030_CMP $procmux$8029_CMP $procmux$8028_CMP $procmux$8027_CMP $procmux$8026_CMP $procmux$8025_CMP $procmux$8024_CMP $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12176
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12177
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3525_CMP $procmux$3523_CMP $procmux$3522_CMP $procmux$3521_CMP $procmux$3520_CMP $procmux$3519_CMP $procmux$3518_CMP $procmux$3517_CMP $procmux$3516_CMP $procmux$3515_CMP $procmux$3514_CMP $procmux$3513_CMP $procmux$3512_CMP $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12130
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12179
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3525_CMP $procmux$3524_CMP $procmux$3523_CMP $procmux$3522_CMP $procmux$3521_CMP $procmux$3520_CMP $procmux$3519_CMP $procmux$3518_CMP $procmux$3517_CMP $procmux$3516_CMP $procmux$3515_CMP $procmux$3514_CMP $procmux$3513_CMP $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12078
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12181
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3525_CMP $procmux$3524_CMP $procmux$3523_CMP $procmux$3522_CMP $procmux$3521_CMP $procmux$3520_CMP $procmux$3518_CMP $procmux$3517_CMP $procmux$3516_CMP $procmux$3515_CMP $procmux$3514_CMP $procmux$3513_CMP $procmux$3512_CMP $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12088
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12183
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8037_CMP $procmux$8036_CMP $procmux$8035_CMP $procmux$8034_CMP $procmux$8033_CMP $procmux$8032_CMP $procmux$8031_CMP $procmux$8030_CMP $procmux$8029_CMP $procmux$8028_CMP $procmux$8027_CMP $procmux$8026_CMP $procmux$8025_CMP $procmux$8024_CMP $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12184
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12185
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8037_CMP $procmux$8036_CMP $procmux$8035_CMP $procmux$8034_CMP $procmux$8033_CMP $procmux$8032_CMP $procmux$8031_CMP $procmux$8030_CMP $procmux$8029_CMP $procmux$8028_CMP $procmux$8027_CMP $procmux$8026_CMP $procmux$8025_CMP $procmux$8024_CMP $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12186
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12187
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3525_CMP $procmux$3524_CMP $procmux$3523_CMP $procmux$3522_CMP $procmux$3521_CMP $procmux$3520_CMP $procmux$3519_CMP $procmux$3518_CMP $procmux$3517_CMP $procmux$3516_CMP $procmux$3515_CMP $procmux$3514_CMP $procmux$3513_CMP $procmux$3512_CMP $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12174
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12189
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3525_CMP $procmux$3524_CMP $procmux$3523_CMP $procmux$3522_CMP $procmux$3521_CMP $procmux$3520_CMP $procmux$3519_CMP $procmux$3518_CMP $procmux$3517_CMP $procmux$3516_CMP $procmux$3515_CMP $procmux$3514_CMP $procmux$3513_CMP $procmux$3512_CMP $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12084
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12191
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3525_CMP $procmux$3524_CMP $procmux$3523_CMP $procmux$3522_CMP $procmux$3521_CMP $procmux$3520_CMP $procmux$3519_CMP $procmux$3518_CMP $procmux$3517_CMP $procmux$3516_CMP $procmux$3515_CMP $procmux$3514_CMP $procmux$3513_CMP $procmux$3512_CMP $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12118
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12193
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3525_CMP $procmux$3524_CMP $procmux$3523_CMP $procmux$3522_CMP $procmux$3521_CMP $procmux$3519_CMP $procmux$3518_CMP $procmux$3517_CMP $procmux$3516_CMP $procmux$3515_CMP $procmux$3514_CMP $procmux$3513_CMP $procmux$3512_CMP $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12104
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12195
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3525_CMP $procmux$3524_CMP $procmux$3523_CMP $procmux$3522_CMP $procmux$3520_CMP $procmux$3519_CMP $procmux$3518_CMP $procmux$3517_CMP $procmux$3516_CMP $procmux$3515_CMP $procmux$3514_CMP $procmux$3513_CMP $procmux$3512_CMP $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12124
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12197
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8037_CMP $procmux$8036_CMP $procmux$8035_CMP $procmux$8034_CMP $procmux$8033_CMP $procmux$8032_CMP $procmux$8031_CMP $procmux$8030_CMP $procmux$8029_CMP $procmux$8028_CMP $procmux$8027_CMP $procmux$8026_CMP $procmux$8025_CMP $procmux$8024_CMP $procmux$8023_CMP $procmux$8022_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12198
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12201
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3525_CMP $procmux$3524_CMP $procmux$3523_CMP $procmux$3522_CMP $procmux$3521_CMP $procmux$3520_CMP $procmux$3519_CMP $procmux$3518_CMP $procmux$3517_CMP $procmux$3516_CMP $procmux$3515_CMP $procmux$3514_CMP $procmux$3512_CMP $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12086
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12203
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3525_CMP $procmux$3524_CMP $procmux$3523_CMP $procmux$3522_CMP $procmux$3521_CMP $procmux$3520_CMP $procmux$3519_CMP $procmux$3518_CMP $procmux$3517_CMP $procmux$3516_CMP $procmux$3515_CMP $procmux$3514_CMP $procmux$3513_CMP $procmux$3512_CMP $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12200
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12205
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8037_CMP $procmux$8036_CMP $procmux$8035_CMP $procmux$8034_CMP $procmux$8033_CMP $procmux$8032_CMP $procmux$8031_CMP $procmux$8030_CMP $procmux$8029_CMP $procmux$8028_CMP $procmux$8027_CMP $procmux$8026_CMP $procmux$8025_CMP $procmux$8024_CMP $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12206
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12207
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3525_CMP $procmux$3524_CMP $procmux$3523_CMP $procmux$3522_CMP $procmux$3521_CMP $procmux$3520_CMP $procmux$3519_CMP $procmux$3518_CMP $procmux$3517_CMP $procmux$3516_CMP $procmux$3515_CMP $procmux$3514_CMP $procmux$3513_CMP $procmux$3512_CMP $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12112
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12209
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8037_CMP $procmux$8036_CMP $procmux$8035_CMP $procmux$8034_CMP $procmux$8033_CMP $procmux$8032_CMP $procmux$8031_CMP $procmux$8030_CMP $procmux$8029_CMP $procmux$8028_CMP $procmux$8027_CMP $procmux$8026_CMP $procmux$8025_CMP $procmux$8024_CMP $procmux$8023_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12210
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12211
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3525_CMP $procmux$3524_CMP $procmux$3523_CMP $procmux$3522_CMP $procmux$3521_CMP $procmux$3520_CMP $procmux$3519_CMP $procmux$3518_CMP $procmux$3517_CMP $procmux$3516_CMP $procmux$3515_CMP $procmux$3514_CMP $procmux$3513_CMP $procmux$3512_CMP $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12032
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12213
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3525_CMP $procmux$3524_CMP $procmux$3523_CMP $procmux$3522_CMP $procmux$3521_CMP $procmux$3520_CMP $procmux$3519_CMP $procmux$3518_CMP $procmux$3517_CMP $procmux$3516_CMP $procmux$3515_CMP $procmux$3513_CMP $procmux$3512_CMP $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12100
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12215
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8036_CMP $procmux$8035_CMP $procmux$8034_CMP $procmux$8033_CMP $procmux$8032_CMP $procmux$8031_CMP $procmux$8030_CMP $procmux$8029_CMP $procmux$8028_CMP $procmux$8027_CMP $procmux$8026_CMP $procmux$8025_CMP $procmux$8024_CMP $procmux$8023_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12216
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12217
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$3524_CMP $procmux$3523_CMP $procmux$3522_CMP $procmux$3521_CMP $procmux$3520_CMP $procmux$3519_CMP $procmux$3518_CMP $procmux$3517_CMP $procmux$3516_CMP $procmux$3515_CMP $procmux$3514_CMP $procmux$3513_CMP $procmux$3512_CMP $procmux$3511_CMP $procmux$3510_CMP $procmux$3509_CMP $procmux$3508_CMP $procmux$3507_CMP $procmux$3506_CMP $procmux$3505_CMP $procmux$3504_CMP $procmux$3503_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP $procmux$3498_CMP $procmux$3497_CMP $procmux$3496_CMP $procmux$3495_CMP $procmux$3494_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12074
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12219
    parameter \A_SIGNED 0
    parameter \A_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A { $procmux$8037_CMP $procmux$8036_CMP $procmux$8035_CMP $procmux$8034_CMP $procmux$8033_CMP $procmux$8032_CMP $procmux$8031_CMP $procmux$8030_CMP $procmux$8029_CMP $procmux$8028_CMP $procmux$8027_CMP $procmux$8026_CMP $procmux$8025_CMP $procmux$8024_CMP $procmux$8022_CMP $procmux$8021_CMP $procmux$8020_CMP $procmux$8019_CMP $procmux$8018_CMP $procmux$8017_CMP $procmux$8016_CMP $procmux$8015_CMP $procmux$8014_CMP $procmux$8013_CMP $procmux$8012_CMP $procmux$8011_CMP $procmux$8010_CMP $procmux$8009_CMP $procmux$8008_CMP $procmux$8007_CMP $procmux$8006_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12220
  end
  cell $anyseq $auto$setundef.cc:501:execute$12388
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$12389
  end
  cell $anyseq $auto$setundef.cc:501:execute$12390
    parameter \WIDTH 3
    connect \Y $auto$rtlil.cc:2817:Anyseq$12391
  end
  cell $anyseq $auto$setundef.cc:501:execute$12392
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12393
  end
  cell $anyseq $auto$setundef.cc:501:execute$12394
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12395
  end
  cell $anyseq $auto$setundef.cc:501:execute$12396
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12397
  end
  cell $anyseq $auto$setundef.cc:501:execute$12398
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12399
  end
  cell $anyseq $auto$setundef.cc:501:execute$12400
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12401
  end
  cell $anyseq $auto$setundef.cc:501:execute$12402
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12403
  end
  cell $anyseq $auto$setundef.cc:501:execute$12404
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12405
  end
  cell $anyseq $auto$setundef.cc:501:execute$12406
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12407
  end
  cell $anyseq $auto$setundef.cc:501:execute$12408
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12409
  end
  cell $anyseq $auto$setundef.cc:501:execute$12410
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12411
  end
  cell $anyseq $auto$setundef.cc:501:execute$12412
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12413
  end
  cell $anyseq $auto$setundef.cc:501:execute$12414
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12415
  end
  cell $anyseq $auto$setundef.cc:501:execute$12416
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12417
  end
  cell $anyseq $auto$setundef.cc:501:execute$12418
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12419
  end
  cell $anyseq $auto$setundef.cc:501:execute$12420
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12421
  end
  cell $anyseq $auto$setundef.cc:501:execute$12422
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12423
  end
  cell $anyseq $auto$setundef.cc:501:execute$12424
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12425
  end
  cell $anyseq $auto$setundef.cc:501:execute$12426
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12427
  end
  cell $anyseq $auto$setundef.cc:501:execute$12428
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12429
  end
  cell $anyseq $auto$setundef.cc:501:execute$12430
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12431
  end
  cell $anyseq $auto$setundef.cc:501:execute$12432
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12433
  end
  cell $anyseq $auto$setundef.cc:501:execute$12434
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12435
  end
  cell $anyseq $auto$setundef.cc:501:execute$12436
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12437
  end
  cell $anyseq $auto$setundef.cc:501:execute$12438
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12439
  end
  cell $anyseq $auto$setundef.cc:501:execute$12440
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12441
  end
  cell $anyseq $auto$setundef.cc:501:execute$12442
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12443
  end
  cell $anyseq $auto$setundef.cc:501:execute$12444
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12445
  end
  cell $anyseq $auto$setundef.cc:501:execute$12446
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12447
  end
  cell $anyseq $auto$setundef.cc:501:execute$12448
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12449
  end
  cell $anyseq $auto$setundef.cc:501:execute$12450
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12451
  end
  cell $anyseq $auto$setundef.cc:501:execute$12452
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12453
  end
  cell $anyseq $auto$setundef.cc:501:execute$12454
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12455
  end
  cell $anyseq $auto$setundef.cc:501:execute$12456
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12457
  end
  cell $anyseq $auto$setundef.cc:501:execute$12458
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12459
  end
  cell $anyseq $auto$setundef.cc:501:execute$12460
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12461
  end
  cell $anyseq $auto$setundef.cc:501:execute$12462
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12463
  end
  cell $anyseq $auto$setundef.cc:501:execute$12464
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12465
  end
  cell $anyseq $auto$setundef.cc:501:execute$12466
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12467
  end
  cell $anyseq $auto$setundef.cc:501:execute$12468
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12469
  end
  cell $anyseq $auto$setundef.cc:501:execute$12470
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12471
  end
  cell $anyseq $auto$setundef.cc:501:execute$12472
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12473
  end
  cell $anyseq $auto$setundef.cc:501:execute$12474
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12475
  end
  cell $anyseq $auto$setundef.cc:501:execute$12476
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12477
  end
  cell $anyseq $auto$setundef.cc:501:execute$12478
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12479
  end
  cell $anyseq $auto$setundef.cc:501:execute$12480
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12481
  end
  cell $anyseq $auto$setundef.cc:501:execute$12482
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12483
  end
  cell $anyseq $auto$setundef.cc:501:execute$12484
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12485
  end
  cell $anyseq $auto$setundef.cc:501:execute$12486
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12487
  end
  cell $anyseq $auto$setundef.cc:501:execute$12488
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12489
  end
  cell $anyseq $auto$setundef.cc:501:execute$12490
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12491
  end
  cell $anyseq $auto$setundef.cc:501:execute$12492
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12493
  end
  cell $anyseq $auto$setundef.cc:501:execute$12494
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12495
  end
  cell $anyseq $auto$setundef.cc:501:execute$12496
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12497
  end
  cell $anyseq $auto$setundef.cc:501:execute$12498
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12499
  end
  cell $anyseq $auto$setundef.cc:501:execute$12500
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12501
  end
  cell $anyseq $auto$setundef.cc:501:execute$12502
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12503
  end
  cell $anyseq $auto$setundef.cc:501:execute$12504
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12505
  end
  cell $anyseq $auto$setundef.cc:501:execute$12506
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12507
  end
  cell $anyseq $auto$setundef.cc:501:execute$12508
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12509
  end
  cell $anyseq $auto$setundef.cc:501:execute$12510
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12511
  end
  cell $anyseq $auto$setundef.cc:501:execute$12512
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12513
  end
  cell $anyseq $auto$setundef.cc:501:execute$12514
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12515
  end
  cell $anyseq $auto$setundef.cc:501:execute$12516
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12517
  end
  cell $anyseq $auto$setundef.cc:501:execute$12518
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12519
  end
  cell $anyseq $auto$setundef.cc:501:execute$12520
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12521
  end
  cell $anyseq $auto$setundef.cc:501:execute$12522
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12523
  end
  cell $anyseq $auto$setundef.cc:501:execute$12524
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12525
  end
  cell $anyseq $auto$setundef.cc:501:execute$12526
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12527
  end
  cell $anyseq $auto$setundef.cc:501:execute$12528
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12529
  end
  cell $anyseq $auto$setundef.cc:501:execute$12530
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12531
  end
  cell $anyseq $auto$setundef.cc:501:execute$12532
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12533
  end
  cell $anyseq $auto$setundef.cc:501:execute$12534
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12535
  end
  cell $anyseq $auto$setundef.cc:501:execute$12536
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12537
  end
  cell $anyseq $auto$setundef.cc:501:execute$12538
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12539
  end
  cell $anyseq $auto$setundef.cc:501:execute$12540
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12541
  end
  cell $anyseq $auto$setundef.cc:501:execute$12542
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12543
  end
  cell $anyseq $auto$setundef.cc:501:execute$12544
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12545
  end
  cell $anyseq $auto$setundef.cc:501:execute$12546
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12547
  end
  cell $anyseq $auto$setundef.cc:501:execute$12548
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12549
  end
  cell $anyseq $auto$setundef.cc:501:execute$12550
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12551
  end
  cell $anyseq $auto$setundef.cc:501:execute$12552
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12553
  end
  cell $anyseq $auto$setundef.cc:501:execute$12554
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12555
  end
  cell $anyseq $auto$setundef.cc:501:execute$12556
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12557
  end
  cell $anyseq $auto$setundef.cc:501:execute$12558
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12559
  end
  cell $anyseq $auto$setundef.cc:501:execute$12560
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12561
  end
  cell $anyseq $auto$setundef.cc:501:execute$12562
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12563
  end
  cell $anyseq $auto$setundef.cc:501:execute$12564
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12565
  end
  cell $anyseq $auto$setundef.cc:501:execute$12566
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12567
  end
  cell $anyseq $auto$setundef.cc:501:execute$12568
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12569
  end
  cell $anyseq $auto$setundef.cc:501:execute$12570
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12571
  end
  cell $anyseq $auto$setundef.cc:501:execute$12572
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12573
  end
  cell $anyseq $auto$setundef.cc:501:execute$12574
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12575
  end
  cell $anyseq $auto$setundef.cc:501:execute$12576
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12577
  end
  cell $anyseq $auto$setundef.cc:501:execute$12578
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12579
  end
  cell $anyseq $auto$setundef.cc:501:execute$12580
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12581
  end
  cell $anyseq $auto$setundef.cc:501:execute$12582
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12583
  end
  cell $anyseq $auto$setundef.cc:501:execute$12584
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12585
  end
  cell $anyseq $auto$setundef.cc:501:execute$12586
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12587
  end
  cell $anyseq $auto$setundef.cc:501:execute$12588
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12589
  end
  cell $anyseq $auto$setundef.cc:501:execute$12590
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12591
  end
  cell $anyseq $auto$setundef.cc:501:execute$12592
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12593
  end
  cell $anyseq $auto$setundef.cc:501:execute$12594
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12595
  end
  cell $anyseq $auto$setundef.cc:501:execute$12596
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12597
  end
  cell $anyseq $auto$setundef.cc:501:execute$12598
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12599
  end
  cell $anyseq $auto$setundef.cc:501:execute$12600
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12601
  end
  cell $anyseq $auto$setundef.cc:501:execute$12602
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12603
  end
  cell $anyseq $auto$setundef.cc:501:execute$12604
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12605
  end
  cell $anyseq $auto$setundef.cc:501:execute$12606
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12607
  end
  cell $anyseq $auto$setundef.cc:501:execute$12608
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12609
  end
  cell $anyseq $auto$setundef.cc:501:execute$12610
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12611
  end
  attribute \src "cva6_processor_shim.v:102.17-102.29"
  cell $eq $eq$cva6_processor_shim.v:102$364
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 3'111
    connect \Y $eq$cva6_processor_shim.v:102$364_Y
  end
  attribute \src "cva6_processor_shim.v:103.17-103.29"
  cell $eq $eq$cva6_processor_shim.v:103$366
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 3'110
    connect \Y $eq$cva6_processor_shim.v:103$366_Y
  end
  attribute \src "cva6_processor_shim.v:104.17-104.29"
  cell $eq $eq$cva6_processor_shim.v:104$368
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 3'100
    connect \Y $eq$cva6_processor_shim.v:104$368_Y
  end
  attribute \src "cva6_processor_shim.v:105.17-105.29"
  cell $eq $eq$cva6_processor_shim.v:105$370
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 2'11
    connect \Y $eq$cva6_processor_shim.v:105$370_Y
  end
  attribute \src "cva6_processor_shim.v:106.17-106.29"
  cell $eq $eq$cva6_processor_shim.v:106$373
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 2'10
    connect \Y $eq$cva6_processor_shim.v:106$373_Y
  end
  attribute \src "cva6_processor_shim.v:243.21-243.42"
  cell $eq $eq$cva6_processor_shim.v:243$385
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \B 3'100
    connect \Y $eq$cva6_processor_shim.v:243$385_Y
  end
  attribute \src "cva6_processor_shim.v:257.30-257.51"
  cell $eq $eq$cva6_processor_shim.v:257$388
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \B 2'11
    connect \Y $eq$cva6_processor_shim.v:257$388_Y
  end
  attribute \src "cva6_processor_shim.v:261.30-261.51"
  cell $eq $eq$cva6_processor_shim.v:261$389
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \B 2'10
    connect \Y $eq$cva6_processor_shim.v:261$389_Y
  end
  attribute \src "cva6_processor_shim.v:263.30-263.51"
  cell $eq $eq$cva6_processor_shim.v:263$390
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \B 1'1
    connect \Y $eq$cva6_processor_shim.v:263$390_Y
  end
  attribute \src "cva6_processor_shim.v:269.30-269.48"
  cell $logic_not $eq$cva6_processor_shim.v:269$393
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \loadstore_fsm
    connect \Y $eq$cva6_processor_shim.v:269$393_Y
  end
  attribute \src "cva6_processor_shim.v:277.17-277.35"
  cell $logic_not $eq$cva6_processor_shim.v:277$394
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $2\loadstore_fsm[2:0]
    connect \Y $eq$cva6_processor_shim.v:277$394_Y
  end
  attribute \src "cva6_processor_shim.v:311.56-311.74"
  cell $logic_not $eq$cva6_processor_shim.v:311$403
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \load_cooldown
    connect \Y $eq$cva6_processor_shim.v:311$403_Y
  end
  attribute \src "cva6_processor_shim.v:66.21-66.45"
  cell $eq $eq$cva6_processor_shim.v:66$276
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \instr_i [6:0]
    connect \B 6'100011
    connect \Y $eq$cva6_processor_shim.v:66$276_Y
  end
  attribute \src "cva6_processor_shim.v:70.20-70.44"
  cell $eq $eq$cva6_processor_shim.v:70$313
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [6:0]
    connect \B 2'11
    connect \Y $eq$cva6_processor_shim.v:70$313_Y
  end
  attribute \src "cva6_processor_shim.v:74.20-74.44"
  cell $eq $eq$cva6_processor_shim.v:74$340
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [6:0]
    connect \B 5'10011
    connect \Y $eq$cva6_processor_shim.v:74$340_Y
  end
  attribute \src "cva6_processor_shim.v:96.17-96.29"
  cell $logic_not $eq$cva6_processor_shim.v:96$356
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \Y $eq$cva6_processor_shim.v:96$356_Y
  end
  attribute \src "cva6_processor_shim.v:97.17-97.29"
  cell $eq $eq$cva6_processor_shim.v:97$358
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 1'1
    connect \Y $eq$cva6_processor_shim.v:97$358_Y
  end
  attribute \src "cva6_processor_shim.v:98.17-98.29"
  cell $eq $eq$cva6_processor_shim.v:98$360
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [14:12]
    connect \B 3'101
    connect \Y $eq$cva6_processor_shim.v:98$360_Y
  end
  attribute \src "cva6_processor_shim.v:99.22-99.41"
  cell $logic_not $eq$cva6_processor_shim.v:99$361
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \instr_i [31:25]
    connect \Y $eq$cva6_processor_shim.v:99$361_Y
  end
  attribute \src "cva6_processor_shim.v:264.25-264.62"
  cell $logic_and $logic_and$cva6_processor_shim.v:264$392
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \store_uncommitted
    connect \B $logic_not$cva6_processor_shim.v:264$391_Y
    connect \Y $logic_and$cva6_processor_shim.v:264$392_Y
  end
  attribute \src "cva6_processor_shim.v:293.30-293.68"
  cell $logic_and $logic_and$cva6_processor_shim.v:293$398
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$cva6_processor_shim.v:293$397_Y
    connect \B \store_mem_resp_i
    connect \Y $logic_and$cva6_processor_shim.v:293$398_Y
  end
  attribute \src "cva6_processor_shim.v:311.17-311.52"
  cell $logic_and $logic_and$cva6_processor_shim.v:311$402
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \de_io_load_req_o
    connect \B \load_mem_resp_i
    connect \Y $logic_and$cva6_processor_shim.v:311$402_Y
  end
  attribute \src "cva6_processor_shim.v:311.17-311.74"
  cell $logic_and $logic_and$cva6_processor_shim.v:311$404
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$cva6_processor_shim.v:311$402_Y
    connect \B $eq$cva6_processor_shim.v:311$403_Y
    connect \Y $logic_and$cva6_processor_shim.v:311$404_Y
  end
  attribute \src "cva6_processor_shim.v:264.46-264.62"
  cell $logic_not $logic_not$cva6_processor_shim.v:264$391
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \loadstore_state
    connect \Y $logic_not$cva6_processor_shim.v:264$391_Y
  end
  attribute \src "cva6_processor_shim.v:105.34-105.71"
  cell $lt $lt$cva6_processor_shim.v:105$371
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 1
    connect \A $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$167_DATA[31:0]$354
    connect \B \instr_i [31:20]
    connect \Y $lt$cva6_processor_shim.v:105$371_Y
  end
  attribute \src "cva6_processor_shim.v:106.34-106.53"
  cell $lt $lt$cva6_processor_shim.v:106$374
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$167_DATA[31:0]$354
    connect \B { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \Y $lt$cva6_processor_shim.v:106$374_Y
  end
  attribute \src "cva6_processor_shim.v:293.31-293.47"
  cell $reduce_bool $ne$cva6_processor_shim.v:293$397
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $2\store_count[2:0]
    connect \Y $ne$cva6_processor_shim.v:293$397_Y
  end
  attribute \src "cva6_processor_shim.v:315.21-315.39"
  cell $reduce_bool $ne$cva6_processor_shim.v:315$405
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \load_cooldown
    connect \Y $ne$cva6_processor_shim.v:315$405_Y
  end
  attribute \src "cva6_processor_shim.v:103.33-103.52"
  cell $or $or$cva6_processor_shim.v:103$367
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$167_DATA[31:0]$354
    connect \Y $or$cva6_processor_shim.v:103$367_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$10923
    parameter \WIDTH 3
    connect \A $5\loadstore_fsm[2:0]
    connect \B $3\loadstore_fsm[2:0]
    connect \S \instr_valid_i
    connect \Y $procmux$10923_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$10926
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$12389
    connect \B $procmux$10923_Y
    connect \S \rst_ni
    connect \Y $2\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$10941
    parameter \WIDTH 1
    connect \A $6\ready_o[0:0]
    connect \B $3\ready_o[0:0]
    connect \S \instr_valid_i
    connect \Y $2\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$10965
    parameter \WIDTH 3
    connect \A $3\store_count[2:0]
    connect \B \store_count
    connect \S \instr_valid_i
    connect \Y $procmux$10965_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$10968
    parameter \WIDTH 3
    connect \A $auto$rtlil.cc:2817:Anyseq$12391
    connect \B $procmux$10965_Y
    connect \S \rst_ni
    connect \Y $2\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:315.21-315.39|cva6_processor_shim.v:315.17-317.20"
  cell $mux $procmux$2741
    parameter \WIDTH 3
    connect \A { \load_cooldown [2] 2'xx }
    connect \B $sub$cva6_processor_shim.v:316$406_Y [2:0]
    connect \S $ne$cva6_processor_shim.v:315$405_Y
    connect \Y $3\load_cooldown[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:311.17-311.74|cva6_processor_shim.v:311.13-319.16"
  cell $mux $procmux$2750
    parameter \WIDTH 3
    connect \A $3\load_cooldown[2:0]
    connect \B 3'011
    connect \S $logic_and$cva6_processor_shim.v:311$404_Y
    connect \Y $2\load_cooldown[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:311.17-311.74|cva6_processor_shim.v:311.13-319.16"
  cell $mux $procmux$2756
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_processor_shim.v:311$404_Y
    connect \Y $2\tb_io_load_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:300.13-300.32|cva6_processor_shim.v:298.22-309.16"
  cell $mux $procmux$2762
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S \store_cooldown
    connect \Y $5\tb_io_store_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:300.13-300.32|cva6_processor_shim.v:298.22-309.16"
  cell $mux $procmux$2771
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $sub$cva6_processor_shim.v:286$396_Y [0]
    connect \S \store_cooldown
    connect \Y $5\store_cooldown[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:293.30-293.68|cva6_processor_shim.v:293.26-297.20"
  cell $mux $procmux$2781
    parameter \WIDTH 3
    connect \A $2\store_count[2:0]
    connect \B $sub$cva6_processor_shim.v:296$399_Y [2:0]
    connect \S $logic_and$cva6_processor_shim.v:293$398_Y
    connect \Y $8\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:293.30-293.68|cva6_processor_shim.v:293.26-297.20"
  cell $mux $procmux$2793
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$cva6_processor_shim.v:293$398_Y
    connect \Y $4\store_cooldown[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:293.30-293.68|cva6_processor_shim.v:293.26-297.20"
  cell $mux $procmux$2805
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $logic_and$cva6_processor_shim.v:293$398_Y
    connect \Y $4\tb_io_store_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:280.17-280.36|cva6_processor_shim.v:278.17-297.20"
  cell $mux $procmux$2817
    parameter \WIDTH 1
    connect \A $4\tb_io_store_mem_resp_i[0:0]
    connect \B 1'0
    connect \S \store_cooldown
    connect \Y $3\tb_io_store_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:280.17-280.36|cva6_processor_shim.v:278.17-297.20"
  cell $mux $procmux$2826
    parameter \WIDTH 1
    connect \A $4\store_cooldown[0:0]
    connect \B $sub$cva6_processor_shim.v:286$396_Y [0]
    connect \S \store_cooldown
    connect \Y $3\store_cooldown[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:280.17-280.36|cva6_processor_shim.v:278.17-297.20"
  cell $mux $procmux$2835
    parameter \WIDTH 3
    connect \A $8\store_count[2:0]
    connect \B $2\store_count[2:0]
    connect \S \store_cooldown
    connect \Y $7\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:277.17-277.35|cva6_processor_shim.v:277.13-309.16"
  cell $mux $procmux$2843
    parameter \WIDTH 3
    connect \A $2\store_count[2:0]
    connect \B $7\store_count[2:0]
    connect \S $eq$cva6_processor_shim.v:277$394_Y
    connect \Y $6\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:277.17-277.35|cva6_processor_shim.v:277.13-309.16"
  cell $mux $procmux$2849
    parameter \WIDTH 1
    connect \A $5\store_cooldown[0:0]
    connect \B $3\store_cooldown[0:0]
    connect \S $eq$cva6_processor_shim.v:277$394_Y
    connect \Y $2\store_cooldown[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:277.17-277.35|cva6_processor_shim.v:277.13-309.16"
  cell $mux $procmux$2855
    parameter \WIDTH 1
    connect \A $5\tb_io_store_mem_resp_i[0:0]
    connect \B $3\tb_io_store_mem_resp_i[0:0]
    connect \S $eq$cva6_processor_shim.v:277$394_Y
    connect \Y $2\tb_io_store_mem_resp_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:271.25-271.38|cva6_processor_shim.v:271.21-273.24"
  cell $mux $procmux$2863
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \de_io_ready_o
    connect \Y $12\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:269.30-269.48|cva6_processor_shim.v:269.26-274.20"
  cell $mux $procmux$2889
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $12\ready_o[0:0]
    connect \S $eq$cva6_processor_shim.v:269$393_Y
    connect \Y $11\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:269.30-269.48|cva6_processor_shim.v:269.26-274.20"
  cell $mux $procmux$2913
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:269$393_Y
    connect \Y $9\tb_io_store_commit_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:264.25-264.62|cva6_processor_shim.v:264.21-267.24"
  cell $mux $procmux$2938
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $logic_and$cva6_processor_shim.v:264$392_Y
    connect \Y $9\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:264.25-264.62|cva6_processor_shim.v:264.21-267.24"
  cell $mux $procmux$2962
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $logic_and$cva6_processor_shim.v:264$392_Y
    connect \Y $8\tb_io_store_commit_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:263.30-263.51|cva6_processor_shim.v:263.26-274.20"
  cell $mux $procmux$2985
    parameter \WIDTH 3
    connect \A \loadstore_fsm
    connect \B 3'000
    connect \S $eq$cva6_processor_shim.v:263$390_Y
    connect \Y $9\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:263.30-263.51|cva6_processor_shim.v:263.26-274.20"
  cell $mux $procmux$3006
    parameter \WIDTH 1
    connect \A 1'x
    connect \B $9\store_uncommitted[0:0]
    connect \S $eq$cva6_processor_shim.v:263$390_Y
    connect \Y $8\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:263.30-263.51|cva6_processor_shim.v:263.26-274.20"
  cell $mux $procmux$3027
    parameter \WIDTH 1
    connect \A $9\tb_io_store_commit_i[0:0]
    connect \B $8\tb_io_store_commit_i[0:0]
    connect \S $eq$cva6_processor_shim.v:263$390_Y
    connect \Y $7\tb_io_store_commit_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:263.30-263.51|cva6_processor_shim.v:263.26-274.20"
  cell $mux $procmux$3048
    parameter \WIDTH 1
    connect \A $11\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:263$390_Y
    connect \Y $10\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:261.30-261.51|cva6_processor_shim.v:261.26-274.20"
  cell $mux $procmux$3069
    parameter \WIDTH 3
    connect \A $9\loadstore_fsm[2:0]
    connect \B 3'001
    connect \S $eq$cva6_processor_shim.v:261$389_Y
    connect \Y $8\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:261.30-261.51|cva6_processor_shim.v:261.26-274.20"
  cell $mux $procmux$3087
    parameter \WIDTH 1
    connect \A $8\store_uncommitted[0:0]
    connect \B 1'x
    connect \S $eq$cva6_processor_shim.v:261$389_Y
    connect \Y $7\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:261.30-261.51|cva6_processor_shim.v:261.26-274.20"
  cell $mux $procmux$3123
    parameter \WIDTH 1
    connect \A $10\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:261$389_Y
    connect \Y $9\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:257.30-257.51|cva6_processor_shim.v:257.26-274.20"
  cell $mux $procmux$3141
    parameter \WIDTH 3
    connect \A $8\loadstore_fsm[2:0]
    connect \B 3'010
    connect \S $eq$cva6_processor_shim.v:257$388_Y
    connect \Y $7\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:257.30-257.51|cva6_processor_shim.v:257.26-274.20"
  cell $mux $procmux$3156
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:257$388_Y
    connect \Y $6\tb_io_instr_valid_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:257.30-257.51|cva6_processor_shim.v:257.26-274.20"
  cell $mux $procmux$3171
    parameter \WIDTH 1
    connect \A $7\store_uncommitted[0:0]
    connect \B 1'x
    connect \S $eq$cva6_processor_shim.v:257$388_Y
    connect \Y $6\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:257.30-257.51|cva6_processor_shim.v:257.26-274.20"
  cell $mux $procmux$3201
    parameter \WIDTH 1
    connect \A $9\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:257$388_Y
    connect \Y $8\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:244.25-244.40|cva6_processor_shim.v:244.21-255.24"
  cell $mux $procmux$3246
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \loadstore_state
    connect \Y $5\tb_io_is_load_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:244.25-244.40|cva6_processor_shim.v:244.21-255.24"
  cell $mux $procmux$3275
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'x
    connect \S \loadstore_state
    connect \Y $5\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:244.25-244.40|cva6_processor_shim.v:244.21-255.24"
  cell $mux $procmux$3290
    parameter \WIDTH 3
    connect \A $add$cva6_processor_shim.v:254$387_Y
    connect \B \store_count
    connect \S \loadstore_state
    connect \Y $5\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$3304
    parameter \WIDTH 3
    connect \A $7\loadstore_fsm[2:0]
    connect \B 3'011
    connect \S $eq$cva6_processor_shim.v:243$385_Y
    connect \Y $6\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$3316
    parameter \WIDTH 1
    connect \A $6\store_uncommitted[0:0]
    connect \B $5\store_uncommitted[0:0]
    connect \S $eq$cva6_processor_shim.v:243$385_Y
    connect \Y $4\store_uncommitted[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$3328
    parameter \WIDTH 3
    connect \A \store_count
    connect \B $5\store_count[2:0]
    connect \S $eq$cva6_processor_shim.v:243$385_Y
    connect \Y $4\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$3352
    parameter \WIDTH 1
    connect \A $6\tb_io_instr_valid_i[0:0]
    connect \B 1'1
    connect \S $eq$cva6_processor_shim.v:243$385_Y
    connect \Y $4\tb_io_instr_valid_i[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:243.21-243.42|cva6_processor_shim.v:243.17-274.20"
  cell $mux $procmux$3400
    parameter \WIDTH 1
    connect \A $8\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:243$385_Y
    connect \Y $7\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:242.26-242.34|cva6_processor_shim.v:242.22-275.16"
  cell $mux $procmux$3420
    parameter \WIDTH 3
    connect \A $4\store_count[2:0]
    connect \B \store_count
    connect \S \ready_o
    connect \Y $3\store_count[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:242.26-242.34|cva6_processor_shim.v:242.22-275.16"
  cell $mux $procmux$3438
    parameter \WIDTH 3
    connect \A $6\loadstore_fsm[2:0]
    connect \B \loadstore_fsm
    connect \S \ready_o
    connect \Y $5\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:242.26-242.34|cva6_processor_shim.v:242.22-275.16"
  cell $mux $procmux$3483
    parameter \WIDTH 1
    connect \A $7\ready_o[0:0]
    connect \B 1'1
    connect \S \ready_o
    connect \Y $6\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3493
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12393
    connect \B { $ternary$cva6_processor_shim.v:96$383_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3525_CMP $auto$opt_reduce.cc:134:opt_mux$12074 }
    connect \Y $7\regfile[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3494_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11111
    connect \Y $procmux$3494_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3495_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11110
    connect \Y $procmux$3495_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3496_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11101
    connect \Y $procmux$3496_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3497_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11100
    connect \Y $procmux$3497_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3498_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11011
    connect \Y $procmux$3498_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3499_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11010
    connect \Y $procmux$3499_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3500_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11001
    connect \Y $procmux$3500_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3501_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'11000
    connect \Y $procmux$3501_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3502_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10111
    connect \Y $procmux$3502_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3503_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10110
    connect \Y $procmux$3503_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3504_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10101
    connect \Y $procmux$3504_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3505_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10100
    connect \Y $procmux$3505_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3506_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10011
    connect \Y $procmux$3506_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3507_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10010
    connect \Y $procmux$3507_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3508_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10001
    connect \Y $procmux$3508_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3509_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 5'10000
    connect \Y $procmux$3509_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3510_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1111
    connect \Y $procmux$3510_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3511_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1110
    connect \Y $procmux$3511_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3512_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1101
    connect \Y $procmux$3512_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3513_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1100
    connect \Y $procmux$3513_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3514_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1011
    connect \Y $procmux$3514_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3515_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1010
    connect \Y $procmux$3515_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3516_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1001
    connect \Y $procmux$3516_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3517_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 4'1000
    connect \Y $procmux$3517_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3518_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 3'111
    connect \Y $procmux$3518_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3519_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 3'110
    connect \Y $procmux$3519_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3520_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 3'101
    connect \Y $procmux$3520_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3521_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 3'100
    connect \Y $procmux$3521_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3522_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 2'11
    connect \Y $procmux$3522_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3523_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 2'10
    connect \Y $procmux$3523_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$3524_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \B 1'1
    connect \Y $procmux$3524_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $logic_not $procmux$3525_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [11:7]
    connect \Y $procmux$3525_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3541
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12395
    connect \B { 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx $ternary$cva6_processor_shim.v:96$383_Y }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$12042 $procmux$3494_CMP }
    connect \Y $7\regfile[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3589
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12397
    connect \B { $ternary$cva6_processor_shim.v:96$383_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3495_CMP $auto$opt_reduce.cc:134:opt_mux$12050 }
    connect \Y $7\regfile[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3637
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12399
    connect \B { $ternary$cva6_processor_shim.v:96$383_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3496_CMP $auto$opt_reduce.cc:134:opt_mux$12070 }
    connect \Y $7\regfile[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3685
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12401
    connect \B { $ternary$cva6_processor_shim.v:96$383_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3497_CMP $auto$opt_reduce.cc:134:opt_mux$12084 }
    connect \Y $7\regfile[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3733
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12403
    connect \B { $ternary$cva6_processor_shim.v:96$383_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3498_CMP $auto$opt_reduce.cc:134:opt_mux$12112 }
    connect \Y $7\regfile[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3781
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12405
    connect \B { $ternary$cva6_processor_shim.v:96$383_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3499_CMP $auto$opt_reduce.cc:134:opt_mux$12040 }
    connect \Y $7\regfile[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3829
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12407
    connect \B { $ternary$cva6_processor_shim.v:96$383_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3500_CMP $auto$opt_reduce.cc:134:opt_mux$12068 }
    connect \Y $7\regfile[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3877
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12409
    connect \B { $ternary$cva6_processor_shim.v:96$383_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3501_CMP $auto$opt_reduce.cc:134:opt_mux$12094 }
    connect \Y $7\regfile[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3925
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12411
    connect \B { $ternary$cva6_processor_shim.v:96$383_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3502_CMP $auto$opt_reduce.cc:134:opt_mux$12118 }
    connect \Y $7\regfile[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$3973
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12413
    connect \B { $ternary$cva6_processor_shim.v:96$383_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3503_CMP $auto$opt_reduce.cc:134:opt_mux$12110 }
    connect \Y $7\regfile[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4021
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12415
    connect \B { $ternary$cva6_processor_shim.v:96$383_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3504_CMP $auto$opt_reduce.cc:134:opt_mux$12140 }
    connect \Y $7\regfile[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4069
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12417
    connect \B { $ternary$cva6_processor_shim.v:96$383_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3505_CMP $auto$opt_reduce.cc:134:opt_mux$12174 }
    connect \Y $7\regfile[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4117
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12419
    connect \B { $ternary$cva6_processor_shim.v:96$383_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3506_CMP $auto$opt_reduce.cc:134:opt_mux$12200 }
    connect \Y $7\regfile[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4165
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12421
    connect \B { $ternary$cva6_processor_shim.v:96$383_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3507_CMP $auto$opt_reduce.cc:134:opt_mux$12032 }
    connect \Y $7\regfile[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4213
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12423
    connect \B { $ternary$cva6_processor_shim.v:96$383_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3508_CMP $auto$opt_reduce.cc:134:opt_mux$12034 }
    connect \Y $7\regfile[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4261
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12425
    connect \B { $ternary$cva6_processor_shim.v:96$383_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3509_CMP $auto$opt_reduce.cc:134:opt_mux$12044 }
    connect \Y $7\regfile[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4309
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12427
    connect \B { $ternary$cva6_processor_shim.v:96$383_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3510_CMP $auto$opt_reduce.cc:134:opt_mux$12056 }
    connect \Y $7\regfile[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4357
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12429
    connect \B { $ternary$cva6_processor_shim.v:96$383_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3511_CMP $auto$opt_reduce.cc:134:opt_mux$12066 }
    connect \Y $7\regfile[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4405
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12431
    connect \B { $ternary$cva6_processor_shim.v:96$383_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3512_CMP $auto$opt_reduce.cc:134:opt_mux$12078 }
    connect \Y $7\regfile[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4453
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12433
    connect \B { $ternary$cva6_processor_shim.v:96$383_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3513_CMP $auto$opt_reduce.cc:134:opt_mux$12086 }
    connect \Y $7\regfile[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4501
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12435
    connect \B { $ternary$cva6_processor_shim.v:96$383_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3514_CMP $auto$opt_reduce.cc:134:opt_mux$12100 }
    connect \Y $7\regfile[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4549
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12437
    connect \B { $ternary$cva6_processor_shim.v:96$383_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3515_CMP $auto$opt_reduce.cc:134:opt_mux$12038 }
    connect \Y $7\regfile[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4597
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12439
    connect \B { $ternary$cva6_processor_shim.v:96$383_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3516_CMP $auto$opt_reduce.cc:134:opt_mux$12048 }
    connect \Y $7\regfile[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4645
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12441
    connect \B { $ternary$cva6_processor_shim.v:96$383_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3517_CMP $auto$opt_reduce.cc:134:opt_mux$12058 }
    connect \Y $7\regfile[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4693
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12443
    connect \B { $ternary$cva6_processor_shim.v:96$383_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3518_CMP $auto$opt_reduce.cc:134:opt_mux$12076 }
    connect \Y $7\regfile[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4741
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12445
    connect \B { $ternary$cva6_processor_shim.v:96$383_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3519_CMP $auto$opt_reduce.cc:134:opt_mux$12088 }
    connect \Y $7\regfile[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4789
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12447
    connect \B { $ternary$cva6_processor_shim.v:96$383_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3520_CMP $auto$opt_reduce.cc:134:opt_mux$12104 }
    connect \Y $7\regfile[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4837
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12449
    connect \B { $ternary$cva6_processor_shim.v:96$383_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3521_CMP $auto$opt_reduce.cc:134:opt_mux$12124 }
    connect \Y $7\regfile[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4885
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12451
    connect \B { $ternary$cva6_processor_shim.v:96$383_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3522_CMP $auto$opt_reduce.cc:134:opt_mux$12144 }
    connect \Y $7\regfile[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4933
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12453
    connect \B { $ternary$cva6_processor_shim.v:96$383_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3523_CMP $auto$opt_reduce.cc:134:opt_mux$12096 }
    connect \Y $7\regfile[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$4981
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12455
    connect \B { $ternary$cva6_processor_shim.v:96$383_Y 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3524_CMP $auto$opt_reduce.cc:134:opt_mux$12130 }
    connect \Y $7\regfile[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5030_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11111
    connect \Y $procmux$5030_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5031_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11110
    connect \Y $procmux$5031_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5032_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11101
    connect \Y $procmux$5032_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5033_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11100
    connect \Y $procmux$5033_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5034_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11011
    connect \Y $procmux$5034_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5035_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11010
    connect \Y $procmux$5035_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5036_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11001
    connect \Y $procmux$5036_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5037_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'11000
    connect \Y $procmux$5037_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5038_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10111
    connect \Y $procmux$5038_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5039_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10110
    connect \Y $procmux$5039_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5040_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10101
    connect \Y $procmux$5040_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5041_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10100
    connect \Y $procmux$5041_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5042_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10011
    connect \Y $procmux$5042_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5043_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10010
    connect \Y $procmux$5043_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5044_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10001
    connect \Y $procmux$5044_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5045_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 5'10000
    connect \Y $procmux$5045_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5046_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1111
    connect \Y $procmux$5046_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5047_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1110
    connect \Y $procmux$5047_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5048_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1101
    connect \Y $procmux$5048_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5049_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1100
    connect \Y $procmux$5049_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5050_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1011
    connect \Y $procmux$5050_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5051_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1010
    connect \Y $procmux$5051_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5052_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1001
    connect \Y $procmux$5052_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5053_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 4'1000
    connect \Y $procmux$5053_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5054_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 3'111
    connect \Y $procmux$5054_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5055_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 3'110
    connect \Y $procmux$5055_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5056_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 3'101
    connect \Y $procmux$5056_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5057_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 3'100
    connect \Y $procmux$5057_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5058_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 2'11
    connect \Y $procmux$5058_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5059_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 2'10
    connect \Y $procmux$5059_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$5060_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \B 1'1
    connect \Y $procmux$5060_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $logic_not $procmux$5061_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \instr_i [19:15]
    connect \Y $procmux$5061_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5062
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12457
    connect \B $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$163_DATA[31:0]$312
    connect \S $eq$cva6_processor_shim.v:74$340_Y
    connect \Y $procmux$5062_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$5065
    parameter \WIDTH 32
    connect \A $procmux$5062_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$12459
    connect \S $eq$cva6_processor_shim.v:70$313_Y
    connect \Y $procmux$5065_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$5068
    parameter \WIDTH 32
    connect \A $procmux$5065_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$12461
    connect \S $eq$cva6_processor_shim.v:66$276_Y
    connect \Y $procmux$5068_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$5070
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12463
    connect \B $procmux$5068_Y
    connect \S \instr_valid_i
    connect \Y $procmux$5070_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$5073
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12465
    connect \B $procmux$5070_Y
    connect \S \rst_ni
    connect \Y $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$167_DATA[31:0]$354
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5077
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $eq$cva6_processor_shim.v:74$340_Y
    connect \Y $5\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5092
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[31][31:0]
    connect \S $eq$cva6_processor_shim.v:74$340_Y
    connect \Y $6\regfile[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5107
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[30][31:0]
    connect \S $eq$cva6_processor_shim.v:74$340_Y
    connect \Y $6\regfile[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5122
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[29][31:0]
    connect \S $eq$cva6_processor_shim.v:74$340_Y
    connect \Y $6\regfile[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5137
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[28][31:0]
    connect \S $eq$cva6_processor_shim.v:74$340_Y
    connect \Y $6\regfile[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5152
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[27][31:0]
    connect \S $eq$cva6_processor_shim.v:74$340_Y
    connect \Y $6\regfile[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5167
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[26][31:0]
    connect \S $eq$cva6_processor_shim.v:74$340_Y
    connect \Y $6\regfile[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5182
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[25][31:0]
    connect \S $eq$cva6_processor_shim.v:74$340_Y
    connect \Y $6\regfile[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5197
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[24][31:0]
    connect \S $eq$cva6_processor_shim.v:74$340_Y
    connect \Y $6\regfile[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5212
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[23][31:0]
    connect \S $eq$cva6_processor_shim.v:74$340_Y
    connect \Y $6\regfile[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5227
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[22][31:0]
    connect \S $eq$cva6_processor_shim.v:74$340_Y
    connect \Y $6\regfile[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5242
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[21][31:0]
    connect \S $eq$cva6_processor_shim.v:74$340_Y
    connect \Y $6\regfile[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5257
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[20][31:0]
    connect \S $eq$cva6_processor_shim.v:74$340_Y
    connect \Y $6\regfile[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5272
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[19][31:0]
    connect \S $eq$cva6_processor_shim.v:74$340_Y
    connect \Y $6\regfile[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5287
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[18][31:0]
    connect \S $eq$cva6_processor_shim.v:74$340_Y
    connect \Y $6\regfile[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5302
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[17][31:0]
    connect \S $eq$cva6_processor_shim.v:74$340_Y
    connect \Y $6\regfile[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5317
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[16][31:0]
    connect \S $eq$cva6_processor_shim.v:74$340_Y
    connect \Y $6\regfile[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5332
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[15][31:0]
    connect \S $eq$cva6_processor_shim.v:74$340_Y
    connect \Y $6\regfile[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5347
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[14][31:0]
    connect \S $eq$cva6_processor_shim.v:74$340_Y
    connect \Y $6\regfile[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5362
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[13][31:0]
    connect \S $eq$cva6_processor_shim.v:74$340_Y
    connect \Y $6\regfile[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5377
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[12][31:0]
    connect \S $eq$cva6_processor_shim.v:74$340_Y
    connect \Y $6\regfile[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5392
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[11][31:0]
    connect \S $eq$cva6_processor_shim.v:74$340_Y
    connect \Y $6\regfile[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5407
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[10][31:0]
    connect \S $eq$cva6_processor_shim.v:74$340_Y
    connect \Y $6\regfile[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5422
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[9][31:0]
    connect \S $eq$cva6_processor_shim.v:74$340_Y
    connect \Y $6\regfile[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5437
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[8][31:0]
    connect \S $eq$cva6_processor_shim.v:74$340_Y
    connect \Y $6\regfile[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5452
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[7][31:0]
    connect \S $eq$cva6_processor_shim.v:74$340_Y
    connect \Y $6\regfile[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5467
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[6][31:0]
    connect \S $eq$cva6_processor_shim.v:74$340_Y
    connect \Y $6\regfile[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5482
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[5][31:0]
    connect \S $eq$cva6_processor_shim.v:74$340_Y
    connect \Y $6\regfile[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5497
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[4][31:0]
    connect \S $eq$cva6_processor_shim.v:74$340_Y
    connect \Y $6\regfile[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5512
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[3][31:0]
    connect \S $eq$cva6_processor_shim.v:74$340_Y
    connect \Y $6\regfile[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5527
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[2][31:0]
    connect \S $eq$cva6_processor_shim.v:74$340_Y
    connect \Y $6\regfile[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5542
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[1][31:0]
    connect \S $eq$cva6_processor_shim.v:74$340_Y
    connect \Y $6\regfile[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:238.30-238.46|cva6_processor_shim.v:238.26-241.20"
  cell $mux $procmux$5557
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $7\regfile[0][31:0]
    connect \S $eq$cva6_processor_shim.v:74$340_Y
    connect \Y $6\regfile[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5767
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12467
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$166_DATA[31:0]$339 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3525_CMP $auto$opt_reduce.cc:134:opt_mux$12074 }
    connect \Y $5\regfile[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5812
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12469
    connect \B { 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$166_DATA[31:0]$339 }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$12042 $procmux$3494_CMP }
    connect \Y $5\regfile[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5857
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12471
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$166_DATA[31:0]$339 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3495_CMP $auto$opt_reduce.cc:134:opt_mux$12050 }
    connect \Y $5\regfile[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5902
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12473
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$166_DATA[31:0]$339 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3496_CMP $auto$opt_reduce.cc:134:opt_mux$12070 }
    connect \Y $5\regfile[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5947
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12475
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$166_DATA[31:0]$339 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3497_CMP $auto$opt_reduce.cc:134:opt_mux$12084 }
    connect \Y $5\regfile[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$5992
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12477
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$166_DATA[31:0]$339 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3498_CMP $auto$opt_reduce.cc:134:opt_mux$12112 }
    connect \Y $5\regfile[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6037
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12479
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$166_DATA[31:0]$339 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3499_CMP $auto$opt_reduce.cc:134:opt_mux$12040 }
    connect \Y $5\regfile[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6082
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12481
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$166_DATA[31:0]$339 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3500_CMP $auto$opt_reduce.cc:134:opt_mux$12068 }
    connect \Y $5\regfile[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6127
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12483
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$166_DATA[31:0]$339 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3501_CMP $auto$opt_reduce.cc:134:opt_mux$12094 }
    connect \Y $5\regfile[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6172
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12485
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$166_DATA[31:0]$339 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3502_CMP $auto$opt_reduce.cc:134:opt_mux$12118 }
    connect \Y $5\regfile[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6217
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12487
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$166_DATA[31:0]$339 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3503_CMP $auto$opt_reduce.cc:134:opt_mux$12110 }
    connect \Y $5\regfile[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6262
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12489
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$166_DATA[31:0]$339 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3504_CMP $auto$opt_reduce.cc:134:opt_mux$12140 }
    connect \Y $5\regfile[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6307
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12491
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$166_DATA[31:0]$339 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3505_CMP $auto$opt_reduce.cc:134:opt_mux$12174 }
    connect \Y $5\regfile[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6352
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12493
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$166_DATA[31:0]$339 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3506_CMP $auto$opt_reduce.cc:134:opt_mux$12200 }
    connect \Y $5\regfile[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6397
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12495
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$166_DATA[31:0]$339 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3507_CMP $auto$opt_reduce.cc:134:opt_mux$12032 }
    connect \Y $5\regfile[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6442
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12497
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$166_DATA[31:0]$339 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3508_CMP $auto$opt_reduce.cc:134:opt_mux$12034 }
    connect \Y $5\regfile[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6487
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12499
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$166_DATA[31:0]$339 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3509_CMP $auto$opt_reduce.cc:134:opt_mux$12044 }
    connect \Y $5\regfile[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6532
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12501
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$166_DATA[31:0]$339 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3510_CMP $auto$opt_reduce.cc:134:opt_mux$12056 }
    connect \Y $5\regfile[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6577
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12503
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$166_DATA[31:0]$339 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3511_CMP $auto$opt_reduce.cc:134:opt_mux$12066 }
    connect \Y $5\regfile[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6622
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12505
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$166_DATA[31:0]$339 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3512_CMP $auto$opt_reduce.cc:134:opt_mux$12078 }
    connect \Y $5\regfile[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6667
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12507
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$166_DATA[31:0]$339 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3513_CMP $auto$opt_reduce.cc:134:opt_mux$12086 }
    connect \Y $5\regfile[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6712
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12509
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$166_DATA[31:0]$339 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3514_CMP $auto$opt_reduce.cc:134:opt_mux$12100 }
    connect \Y $5\regfile[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6757
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12511
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$166_DATA[31:0]$339 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3515_CMP $auto$opt_reduce.cc:134:opt_mux$12038 }
    connect \Y $5\regfile[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6802
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12513
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$166_DATA[31:0]$339 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3516_CMP $auto$opt_reduce.cc:134:opt_mux$12048 }
    connect \Y $5\regfile[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6847
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12515
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$166_DATA[31:0]$339 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3517_CMP $auto$opt_reduce.cc:134:opt_mux$12058 }
    connect \Y $5\regfile[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6892
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12517
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$166_DATA[31:0]$339 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3518_CMP $auto$opt_reduce.cc:134:opt_mux$12076 }
    connect \Y $5\regfile[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6937
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12519
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$166_DATA[31:0]$339 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3519_CMP $auto$opt_reduce.cc:134:opt_mux$12088 }
    connect \Y $5\regfile[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$6982
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12521
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$166_DATA[31:0]$339 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3520_CMP $auto$opt_reduce.cc:134:opt_mux$12104 }
    connect \Y $5\regfile[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7027
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12523
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$166_DATA[31:0]$339 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3521_CMP $auto$opt_reduce.cc:134:opt_mux$12124 }
    connect \Y $5\regfile[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7072
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12525
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$166_DATA[31:0]$339 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3522_CMP $auto$opt_reduce.cc:134:opt_mux$12144 }
    connect \Y $5\regfile[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7117
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12527
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$166_DATA[31:0]$339 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3523_CMP $auto$opt_reduce.cc:134:opt_mux$12096 }
    connect \Y $5\regfile[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7162
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12529
    connect \B { $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$166_DATA[31:0]$339 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$3524_CMP $auto$opt_reduce.cc:134:opt_mux$12130 }
    connect \Y $5\regfile[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7207
    parameter \S_WIDTH 32
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12531
    connect \B { \mem[0] \mem[1] \mem[2] \mem[3] \mem[4] \mem[5] \mem[6] \mem[7] \mem[8] \mem[9] \mem[10] \mem[11] \mem[12] \mem[13] \mem[14] \mem[15] \mem[16] \mem[17] \mem[18] \mem[19] \mem[20] \mem[21] \mem[22] \mem[23] \mem[24] \mem[25] \mem[26] \mem[27] \mem[28] \mem[29] \mem[30] \mem[31] }
    connect \S { $procmux$7239_CMP $procmux$7238_CMP $procmux$7237_CMP $procmux$7236_CMP $procmux$7235_CMP $procmux$7234_CMP $procmux$7233_CMP $procmux$7232_CMP $procmux$7231_CMP $procmux$7230_CMP $procmux$7229_CMP $procmux$7228_CMP $procmux$7227_CMP $procmux$7226_CMP $procmux$7225_CMP $procmux$7224_CMP $procmux$7223_CMP $procmux$7222_CMP $procmux$7221_CMP $procmux$7220_CMP $procmux$7219_CMP $procmux$7218_CMP $procmux$7217_CMP $procmux$7216_CMP $procmux$7215_CMP $procmux$7214_CMP $procmux$7213_CMP $procmux$7212_CMP $procmux$7211_CMP $procmux$7210_CMP $procmux$7209_CMP $procmux$7208_CMP }
    connect \Y $5$mem2reg_rd$\mem$cva6_processor_shim.v:234$166_DATA[31:0]$339
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7208_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$338_Y [6:2]
    connect \B 5'11111
    connect \Y $procmux$7208_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7209_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$338_Y [6:2]
    connect \B 5'11110
    connect \Y $procmux$7209_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7210_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$338_Y [6:2]
    connect \B 5'11101
    connect \Y $procmux$7210_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7211_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$338_Y [6:2]
    connect \B 5'11100
    connect \Y $procmux$7211_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7212_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$338_Y [6:2]
    connect \B 5'11011
    connect \Y $procmux$7212_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7213_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$338_Y [6:2]
    connect \B 5'11010
    connect \Y $procmux$7213_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7214_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$338_Y [6:2]
    connect \B 5'11001
    connect \Y $procmux$7214_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7215_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$338_Y [6:2]
    connect \B 5'11000
    connect \Y $procmux$7215_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7216_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$338_Y [6:2]
    connect \B 5'10111
    connect \Y $procmux$7216_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7217_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$338_Y [6:2]
    connect \B 5'10110
    connect \Y $procmux$7217_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7218_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$338_Y [6:2]
    connect \B 5'10101
    connect \Y $procmux$7218_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7219_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$338_Y [6:2]
    connect \B 5'10100
    connect \Y $procmux$7219_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7220_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$338_Y [6:2]
    connect \B 5'10011
    connect \Y $procmux$7220_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7221_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$338_Y [6:2]
    connect \B 5'10010
    connect \Y $procmux$7221_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7222_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$338_Y [6:2]
    connect \B 5'10001
    connect \Y $procmux$7222_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7223_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$338_Y [6:2]
    connect \B 5'10000
    connect \Y $procmux$7223_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7224_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$338_Y [6:2]
    connect \B 4'1111
    connect \Y $procmux$7224_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7225_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$338_Y [6:2]
    connect \B 4'1110
    connect \Y $procmux$7225_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7226_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$338_Y [6:2]
    connect \B 4'1101
    connect \Y $procmux$7226_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7227_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$338_Y [6:2]
    connect \B 4'1100
    connect \Y $procmux$7227_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7228_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$338_Y [6:2]
    connect \B 4'1011
    connect \Y $procmux$7228_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7229_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$338_Y [6:2]
    connect \B 4'1010
    connect \Y $procmux$7229_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7230_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$338_Y [6:2]
    connect \B 4'1001
    connect \Y $procmux$7230_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7231_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$338_Y [6:2]
    connect \B 4'1000
    connect \Y $procmux$7231_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7232_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$338_Y [6:2]
    connect \B 3'111
    connect \Y $procmux$7232_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7233_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$338_Y [6:2]
    connect \B 3'110
    connect \Y $procmux$7233_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7234_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$338_Y [6:2]
    connect \B 3'101
    connect \Y $procmux$7234_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7235_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$338_Y [6:2]
    connect \B 3'100
    connect \Y $procmux$7235_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7236_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$338_Y [6:2]
    connect \B 2'11
    connect \Y $procmux$7236_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7237_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$338_Y [6:2]
    connect \B 2'10
    connect \Y $procmux$7237_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$7238_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$338_Y [6:2]
    connect \B 1'1
    connect \Y $procmux$7238_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $logic_not $procmux$7239_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:233$338_Y [6:2]
    connect \Y $procmux$7239_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$7252
    parameter \S_WIDTH 32
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12533
    connect \B { \regfile[0] \regfile[1] \regfile[2] \regfile[3] \regfile[4] \regfile[5] \regfile[6] \regfile[7] \regfile[8] \regfile[9] \regfile[10] \regfile[11] \regfile[12] \regfile[13] \regfile[14] \regfile[15] \regfile[16] \regfile[17] \regfile[18] \regfile[19] \regfile[20] \regfile[21] \regfile[22] \regfile[23] \regfile[24] \regfile[25] \regfile[26] \regfile[27] \regfile[28] \regfile[29] \regfile[30] \regfile[31] }
    connect \S { $procmux$5061_CMP $procmux$5060_CMP $procmux$5059_CMP $procmux$5058_CMP $procmux$5057_CMP $procmux$5056_CMP $procmux$5055_CMP $procmux$5054_CMP $procmux$5053_CMP $procmux$5052_CMP $procmux$5051_CMP $procmux$5050_CMP $procmux$5049_CMP $procmux$5048_CMP $procmux$5047_CMP $procmux$5046_CMP $procmux$5045_CMP $procmux$5044_CMP $procmux$5043_CMP $procmux$5042_CMP $procmux$5041_CMP $procmux$5040_CMP $procmux$5039_CMP $procmux$5038_CMP $procmux$5037_CMP $procmux$5036_CMP $procmux$5035_CMP $procmux$5034_CMP $procmux$5033_CMP $procmux$5032_CMP $procmux$5031_CMP $procmux$5030_CMP }
    connect \Y $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$163_DATA[31:0]$312
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7285
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12535
    connect \B $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$163_DATA[31:0]$312
    connect \S $eq$cva6_processor_shim.v:70$313_Y
    connect \Y $procmux$7285_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$7288
    parameter \WIDTH 32
    connect \A $procmux$7285_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$12537
    connect \S $eq$cva6_processor_shim.v:66$276_Y
    connect \Y $procmux$7288_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$7290
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12539
    connect \B $procmux$7288_Y
    connect \S \instr_valid_i
    connect \Y $procmux$7290_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$7293
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12541
    connect \B $procmux$7290_Y
    connect \S \rst_ni
    connect \Y $5$mem2reg_rd$\regfile$cva6_processor_shim.v:233$164_DATA[31:0]$337
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7297
    parameter \WIDTH 1
    connect \A $5\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:70$313_Y
    connect \Y $4\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7309
    parameter \WIDTH 3
    connect \A \loadstore_fsm
    connect \B 3'100
    connect \S $eq$cva6_processor_shim.v:70$313_Y
    connect \Y $4\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7321
    parameter \WIDTH 1
    connect \A 1'x
    connect \B 1'1
    connect \S $eq$cva6_processor_shim.v:70$313_Y
    connect \Y $4\loadstore_state[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7333
    parameter \WIDTH 32
    connect \A $6\regfile[31][31:0]
    connect \B $5\regfile[31][31:0]
    connect \S $eq$cva6_processor_shim.v:70$313_Y
    connect \Y $4\regfile[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7345
    parameter \WIDTH 32
    connect \A $6\regfile[30][31:0]
    connect \B $5\regfile[30][31:0]
    connect \S $eq$cva6_processor_shim.v:70$313_Y
    connect \Y $4\regfile[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7357
    parameter \WIDTH 32
    connect \A $6\regfile[29][31:0]
    connect \B $5\regfile[29][31:0]
    connect \S $eq$cva6_processor_shim.v:70$313_Y
    connect \Y $4\regfile[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7369
    parameter \WIDTH 32
    connect \A $6\regfile[28][31:0]
    connect \B $5\regfile[28][31:0]
    connect \S $eq$cva6_processor_shim.v:70$313_Y
    connect \Y $4\regfile[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7381
    parameter \WIDTH 32
    connect \A $6\regfile[27][31:0]
    connect \B $5\regfile[27][31:0]
    connect \S $eq$cva6_processor_shim.v:70$313_Y
    connect \Y $4\regfile[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7393
    parameter \WIDTH 32
    connect \A $6\regfile[26][31:0]
    connect \B $5\regfile[26][31:0]
    connect \S $eq$cva6_processor_shim.v:70$313_Y
    connect \Y $4\regfile[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7405
    parameter \WIDTH 32
    connect \A $6\regfile[25][31:0]
    connect \B $5\regfile[25][31:0]
    connect \S $eq$cva6_processor_shim.v:70$313_Y
    connect \Y $4\regfile[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7417
    parameter \WIDTH 32
    connect \A $6\regfile[24][31:0]
    connect \B $5\regfile[24][31:0]
    connect \S $eq$cva6_processor_shim.v:70$313_Y
    connect \Y $4\regfile[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7429
    parameter \WIDTH 32
    connect \A $6\regfile[23][31:0]
    connect \B $5\regfile[23][31:0]
    connect \S $eq$cva6_processor_shim.v:70$313_Y
    connect \Y $4\regfile[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7441
    parameter \WIDTH 32
    connect \A $6\regfile[22][31:0]
    connect \B $5\regfile[22][31:0]
    connect \S $eq$cva6_processor_shim.v:70$313_Y
    connect \Y $4\regfile[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7453
    parameter \WIDTH 32
    connect \A $6\regfile[21][31:0]
    connect \B $5\regfile[21][31:0]
    connect \S $eq$cva6_processor_shim.v:70$313_Y
    connect \Y $4\regfile[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7465
    parameter \WIDTH 32
    connect \A $6\regfile[20][31:0]
    connect \B $5\regfile[20][31:0]
    connect \S $eq$cva6_processor_shim.v:70$313_Y
    connect \Y $4\regfile[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7477
    parameter \WIDTH 32
    connect \A $6\regfile[19][31:0]
    connect \B $5\regfile[19][31:0]
    connect \S $eq$cva6_processor_shim.v:70$313_Y
    connect \Y $4\regfile[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7489
    parameter \WIDTH 32
    connect \A $6\regfile[18][31:0]
    connect \B $5\regfile[18][31:0]
    connect \S $eq$cva6_processor_shim.v:70$313_Y
    connect \Y $4\regfile[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7501
    parameter \WIDTH 32
    connect \A $6\regfile[17][31:0]
    connect \B $5\regfile[17][31:0]
    connect \S $eq$cva6_processor_shim.v:70$313_Y
    connect \Y $4\regfile[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7513
    parameter \WIDTH 32
    connect \A $6\regfile[16][31:0]
    connect \B $5\regfile[16][31:0]
    connect \S $eq$cva6_processor_shim.v:70$313_Y
    connect \Y $4\regfile[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7525
    parameter \WIDTH 32
    connect \A $6\regfile[15][31:0]
    connect \B $5\regfile[15][31:0]
    connect \S $eq$cva6_processor_shim.v:70$313_Y
    connect \Y $4\regfile[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7537
    parameter \WIDTH 32
    connect \A $6\regfile[14][31:0]
    connect \B $5\regfile[14][31:0]
    connect \S $eq$cva6_processor_shim.v:70$313_Y
    connect \Y $4\regfile[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7549
    parameter \WIDTH 32
    connect \A $6\regfile[13][31:0]
    connect \B $5\regfile[13][31:0]
    connect \S $eq$cva6_processor_shim.v:70$313_Y
    connect \Y $4\regfile[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7561
    parameter \WIDTH 32
    connect \A $6\regfile[12][31:0]
    connect \B $5\regfile[12][31:0]
    connect \S $eq$cva6_processor_shim.v:70$313_Y
    connect \Y $4\regfile[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7573
    parameter \WIDTH 32
    connect \A $6\regfile[11][31:0]
    connect \B $5\regfile[11][31:0]
    connect \S $eq$cva6_processor_shim.v:70$313_Y
    connect \Y $4\regfile[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7585
    parameter \WIDTH 32
    connect \A $6\regfile[10][31:0]
    connect \B $5\regfile[10][31:0]
    connect \S $eq$cva6_processor_shim.v:70$313_Y
    connect \Y $4\regfile[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7597
    parameter \WIDTH 32
    connect \A $6\regfile[9][31:0]
    connect \B $5\regfile[9][31:0]
    connect \S $eq$cva6_processor_shim.v:70$313_Y
    connect \Y $4\regfile[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7609
    parameter \WIDTH 32
    connect \A $6\regfile[8][31:0]
    connect \B $5\regfile[8][31:0]
    connect \S $eq$cva6_processor_shim.v:70$313_Y
    connect \Y $4\regfile[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7621
    parameter \WIDTH 32
    connect \A $6\regfile[7][31:0]
    connect \B $5\regfile[7][31:0]
    connect \S $eq$cva6_processor_shim.v:70$313_Y
    connect \Y $4\regfile[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7633
    parameter \WIDTH 32
    connect \A $6\regfile[6][31:0]
    connect \B $5\regfile[6][31:0]
    connect \S $eq$cva6_processor_shim.v:70$313_Y
    connect \Y $4\regfile[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7645
    parameter \WIDTH 32
    connect \A $6\regfile[5][31:0]
    connect \B $5\regfile[5][31:0]
    connect \S $eq$cva6_processor_shim.v:70$313_Y
    connect \Y $4\regfile[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7657
    parameter \WIDTH 32
    connect \A $6\regfile[4][31:0]
    connect \B $5\regfile[4][31:0]
    connect \S $eq$cva6_processor_shim.v:70$313_Y
    connect \Y $4\regfile[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7669
    parameter \WIDTH 32
    connect \A $6\regfile[3][31:0]
    connect \B $5\regfile[3][31:0]
    connect \S $eq$cva6_processor_shim.v:70$313_Y
    connect \Y $4\regfile[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7681
    parameter \WIDTH 32
    connect \A $6\regfile[2][31:0]
    connect \B $5\regfile[2][31:0]
    connect \S $eq$cva6_processor_shim.v:70$313_Y
    connect \Y $4\regfile[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7693
    parameter \WIDTH 32
    connect \A $6\regfile[1][31:0]
    connect \B $5\regfile[1][31:0]
    connect \S $eq$cva6_processor_shim.v:70$313_Y
    connect \Y $4\regfile[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7705
    parameter \WIDTH 32
    connect \A $6\regfile[0][31:0]
    connect \B $5\regfile[0][31:0]
    connect \S $eq$cva6_processor_shim.v:70$313_Y
    connect \Y $4\regfile[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:232.30-232.46|cva6_processor_shim.v:232.26-241.20"
  cell $mux $procmux$7765
    parameter \WIDTH 32
    connect \A 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
    connect \B $add$cva6_processor_shim.v:233$338_Y
    connect \S $eq$cva6_processor_shim.v:70$313_Y
    connect \Y $4\loadstore_addr[31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8005
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12543
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$163_DATA[31:0]$312 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8037_CMP $auto$opt_reduce.cc:134:opt_mux$12216 }
    connect \Y $4\mem[0][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8006_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$311_Y [6:2]
    connect \B 5'11111
    connect \Y $procmux$8006_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8007_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$311_Y [6:2]
    connect \B 5'11110
    connect \Y $procmux$8007_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8008_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$311_Y [6:2]
    connect \B 5'11101
    connect \Y $procmux$8008_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8009_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$311_Y [6:2]
    connect \B 5'11100
    connect \Y $procmux$8009_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8010_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$311_Y [6:2]
    connect \B 5'11011
    connect \Y $procmux$8010_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8011_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$311_Y [6:2]
    connect \B 5'11010
    connect \Y $procmux$8011_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8012_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$311_Y [6:2]
    connect \B 5'11001
    connect \Y $procmux$8012_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8013_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$311_Y [6:2]
    connect \B 5'11000
    connect \Y $procmux$8013_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8014_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$311_Y [6:2]
    connect \B 5'10111
    connect \Y $procmux$8014_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8015_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$311_Y [6:2]
    connect \B 5'10110
    connect \Y $procmux$8015_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8016_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$311_Y [6:2]
    connect \B 5'10101
    connect \Y $procmux$8016_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8017_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$311_Y [6:2]
    connect \B 5'10100
    connect \Y $procmux$8017_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8018_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$311_Y [6:2]
    connect \B 5'10011
    connect \Y $procmux$8018_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8019_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$311_Y [6:2]
    connect \B 5'10010
    connect \Y $procmux$8019_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8020_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$311_Y [6:2]
    connect \B 5'10001
    connect \Y $procmux$8020_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8021_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$311_Y [6:2]
    connect \B 5'10000
    connect \Y $procmux$8021_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8022_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$311_Y [6:2]
    connect \B 4'1111
    connect \Y $procmux$8022_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8023_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$311_Y [6:2]
    connect \B 4'1110
    connect \Y $procmux$8023_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8024_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$311_Y [6:2]
    connect \B 4'1101
    connect \Y $procmux$8024_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8025_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$311_Y [6:2]
    connect \B 4'1100
    connect \Y $procmux$8025_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8026_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$311_Y [6:2]
    connect \B 4'1011
    connect \Y $procmux$8026_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8027_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$311_Y [6:2]
    connect \B 4'1010
    connect \Y $procmux$8027_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8028_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$311_Y [6:2]
    connect \B 4'1001
    connect \Y $procmux$8028_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8029_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$311_Y [6:2]
    connect \B 4'1000
    connect \Y $procmux$8029_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8030_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$311_Y [6:2]
    connect \B 3'111
    connect \Y $procmux$8030_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8031_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$311_Y [6:2]
    connect \B 3'110
    connect \Y $procmux$8031_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8032_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$311_Y [6:2]
    connect \B 3'101
    connect \Y $procmux$8032_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8033_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$311_Y [6:2]
    connect \B 3'100
    connect \Y $procmux$8033_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8034_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$311_Y [6:2]
    connect \B 2'11
    connect \Y $procmux$8034_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8035_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$311_Y [6:2]
    connect \B 2'10
    connect \Y $procmux$8035_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $eq $procmux$8036_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$311_Y [6:2]
    connect \B 1'1
    connect \Y $procmux$8036_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $logic_not $procmux$8037_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $add$cva6_processor_shim.v:227$311_Y [6:2]
    connect \Y $procmux$8037_CMP
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8047
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12545
    connect \B { 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$163_DATA[31:0]$312 }
    connect \S { $auto$opt_reduce.cc:134:opt_mux$12060 $procmux$8006_CMP }
    connect \Y $4\mem[31][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8089
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12547
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$163_DATA[31:0]$312 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8007_CMP $auto$opt_reduce.cc:134:opt_mux$12090 }
    connect \Y $4\mem[30][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8131
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12549
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$163_DATA[31:0]$312 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8008_CMP $auto$opt_reduce.cc:134:opt_mux$12114 }
    connect \Y $4\mem[29][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8173
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12551
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$163_DATA[31:0]$312 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8009_CMP $auto$opt_reduce.cc:134:opt_mux$12138 }
    connect \Y $4\mem[28][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8215
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12553
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$163_DATA[31:0]$312 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8010_CMP $auto$opt_reduce.cc:134:opt_mux$12166 }
    connect \Y $4\mem[27][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8257
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12555
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$163_DATA[31:0]$312 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8011_CMP $auto$opt_reduce.cc:134:opt_mux$12186 }
    connect \Y $4\mem[26][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8299
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12557
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$163_DATA[31:0]$312 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8012_CMP $auto$opt_reduce.cc:134:opt_mux$12206 }
    connect \Y $4\mem[25][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8341
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12559
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$163_DATA[31:0]$312 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8013_CMP $auto$opt_reduce.cc:134:opt_mux$12030 }
    connect \Y $4\mem[24][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8383
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12561
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$163_DATA[31:0]$312 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8014_CMP $auto$opt_reduce.cc:134:opt_mux$12052 }
    connect \Y $4\mem[23][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8425
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12563
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$163_DATA[31:0]$312 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8015_CMP $auto$opt_reduce.cc:134:opt_mux$12080 }
    connect \Y $4\mem[22][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8467
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12565
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$163_DATA[31:0]$312 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8016_CMP $auto$opt_reduce.cc:134:opt_mux$12102 }
    connect \Y $4\mem[21][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8509
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12567
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$163_DATA[31:0]$312 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8017_CMP $auto$opt_reduce.cc:134:opt_mux$12122 }
    connect \Y $4\mem[20][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8551
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12569
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$163_DATA[31:0]$312 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8018_CMP $auto$opt_reduce.cc:134:opt_mux$12142 }
    connect \Y $4\mem[19][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8593
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12571
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$163_DATA[31:0]$312 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8019_CMP $auto$opt_reduce.cc:134:opt_mux$12164 }
    connect \Y $4\mem[18][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8635
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12573
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$163_DATA[31:0]$312 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8020_CMP $auto$opt_reduce.cc:134:opt_mux$12184 }
    connect \Y $4\mem[17][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8677
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12575
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$163_DATA[31:0]$312 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8021_CMP $auto$opt_reduce.cc:134:opt_mux$12198 }
    connect \Y $4\mem[16][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8719
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12577
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$163_DATA[31:0]$312 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8022_CMP $auto$opt_reduce.cc:134:opt_mux$12210 }
    connect \Y $4\mem[15][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8761
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12579
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$163_DATA[31:0]$312 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8023_CMP $auto$opt_reduce.cc:134:opt_mux$12220 }
    connect \Y $4\mem[14][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8803
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12581
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$163_DATA[31:0]$312 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8024_CMP $auto$opt_reduce.cc:134:opt_mux$12036 }
    connect \Y $4\mem[13][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8845
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12583
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$163_DATA[31:0]$312 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8025_CMP $auto$opt_reduce.cc:134:opt_mux$12046 }
    connect \Y $4\mem[12][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8887
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12585
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$163_DATA[31:0]$312 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8026_CMP $auto$opt_reduce.cc:134:opt_mux$12054 }
    connect \Y $4\mem[11][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8929
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12587
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$163_DATA[31:0]$312 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8027_CMP $auto$opt_reduce.cc:134:opt_mux$12062 }
    connect \Y $4\mem[10][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$8971
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12589
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$163_DATA[31:0]$312 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8028_CMP $auto$opt_reduce.cc:134:opt_mux$12072 }
    connect \Y $4\mem[9][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$9013
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12591
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$163_DATA[31:0]$312 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8029_CMP $auto$opt_reduce.cc:134:opt_mux$12082 }
    connect \Y $4\mem[8][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$9055
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12593
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$163_DATA[31:0]$312 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8030_CMP $auto$opt_reduce.cc:134:opt_mux$12092 }
    connect \Y $4\mem[7][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$9097
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12595
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$163_DATA[31:0]$312 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8031_CMP $auto$opt_reduce.cc:134:opt_mux$12108 }
    connect \Y $4\mem[6][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$9139
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12597
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$163_DATA[31:0]$312 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8032_CMP $auto$opt_reduce.cc:134:opt_mux$12120 }
    connect \Y $4\mem[5][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$9181
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12599
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$163_DATA[31:0]$312 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8033_CMP $auto$opt_reduce.cc:134:opt_mux$12134 }
    connect \Y $4\mem[4][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$9223
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12601
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$163_DATA[31:0]$312 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8034_CMP $auto$opt_reduce.cc:134:opt_mux$12150 }
    connect \Y $4\mem[3][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$9265
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12603
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$163_DATA[31:0]$312 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8035_CMP $auto$opt_reduce.cc:134:opt_mux$12160 }
    connect \Y $4\mem[2][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:0.0-0.0"
  cell $pmux $procmux$9307
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12605
    connect \B { $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$163_DATA[31:0]$312 32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
    connect \S { $procmux$8036_CMP $auto$opt_reduce.cc:134:opt_mux$12176 }
    connect \Y $4\mem[1][31:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$9424
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12607
    connect \B $4$mem2reg_rd$\regfile$cva6_processor_shim.v:228$163_DATA[31:0]$312
    connect \S $eq$cva6_processor_shim.v:66$276_Y
    connect \Y $procmux$9424_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:225.17-225.30|cva6_processor_shim.v:225.13-275.16"
  cell $mux $procmux$9426
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12609
    connect \B $procmux$9424_Y
    connect \S \instr_valid_i
    connect \Y $procmux$9426_Y
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:194.13-194.20|cva6_processor_shim.v:194.9-322.12"
  cell $mux $procmux$9429
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12611
    connect \B $procmux$9426_Y
    connect \S \rst_ni
    connect \Y $4$mem2reg_rd$\regfile$cva6_processor_shim.v:227$161_DATA[31:0]$310
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$9433
    parameter \WIDTH 1
    connect \A $4\ready_o[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:66$276_Y
    connect \Y $3\ready_o[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$9442
    parameter \WIDTH 3
    connect \A $4\loadstore_fsm[2:0]
    connect \B 3'100
    connect \S $eq$cva6_processor_shim.v:66$276_Y
    connect \Y $3\loadstore_fsm[2:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$9451
    parameter \WIDTH 1
    connect \A $4\loadstore_state[0:0]
    connect \B 1'0
    connect \S $eq$cva6_processor_shim.v:66$276_Y
    connect \Y $3\loadstore_state[0:0]
  end
  attribute \full_case 1
  attribute \src "cva6_processor_shim.v:226.21-226.38|cva6_processor_shim.v:226.17-241.20"
  cell $mux $procmux$9784
    parameter \WIDTH 32
    connect \A $4\loadstore_addr[31:0]
    connect \B $add$cva6_processor_shim.v:227$311_Y
    connect \S $eq$cva6_processor_shim.v:66$276_Y
    connect \Y $3\loadstore_addr[31:0]
  end
  attribute \src "cva6_processor_shim.v:100.25-100.50"
  cell $shl $shl$cva6_processor_shim.v:100$362
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$167_DATA[31:0]$354
    connect \B \instr_i [24:20]
    connect \Y $shl$cva6_processor_shim.v:100$362_Y
  end
  attribute \src "cva6_processor_shim.v:90.20-90.30"
  cell $shr $shr$cva6_processor_shim.v:90$355
    parameter \A_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A { $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$167_DATA[31:0]$354 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$167_DATA[31:0]$354 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$167_DATA[31:0]$354 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$167_DATA[31:0]$354 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$167_DATA[31:0]$354 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$167_DATA[31:0]$354 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$167_DATA[31:0]$354 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$167_DATA[31:0]$354 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$167_DATA[31:0]$354 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$167_DATA[31:0]$354 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$167_DATA[31:0]$354 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$167_DATA[31:0]$354 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$167_DATA[31:0]$354 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$167_DATA[31:0]$354 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$167_DATA[31:0]$354 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$167_DATA[31:0]$354 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$167_DATA[31:0]$354 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$167_DATA[31:0]$354 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$167_DATA[31:0]$354 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$167_DATA[31:0]$354 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$167_DATA[31:0]$354 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$167_DATA[31:0]$354 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$167_DATA[31:0]$354 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$167_DATA[31:0]$354 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$167_DATA[31:0]$354 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$167_DATA[31:0]$354 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$167_DATA[31:0]$354 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$167_DATA[31:0]$354 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$167_DATA[31:0]$354 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$167_DATA[31:0]$354 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$167_DATA[31:0]$354 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$167_DATA[31:0]$354 [31] $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$167_DATA[31:0]$354 }
    connect \B \instr_i [24:20]
    connect \Y $auto$wreduce.cc:454:run$12246 [31:0]
  end
  attribute \src "cva6_processor_shim.v:97.32-97.57"
  cell $shr $shr$cva6_processor_shim.v:97$359
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 32
    connect \A $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$167_DATA[31:0]$354
    connect \B \instr_i [24:20]
    connect \Y $shr$cva6_processor_shim.v:97$359_Y
  end
  attribute \src "cva6_processor_shim.v:286.42-286.60"
  cell $sub $sub$cva6_processor_shim.v:286$396
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \store_cooldown
    connect \B 1'1
    connect \Y $sub$cva6_processor_shim.v:286$396_Y [0]
  end
  attribute \src "cva6_processor_shim.v:296.35-296.50"
  cell $sub $sub$cva6_processor_shim.v:296$399
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A $2\store_count[2:0]
    connect \B 1'1
    connect \Y $sub$cva6_processor_shim.v:296$399_Y [2:0]
  end
  attribute \src "cva6_processor_shim.v:316.37-316.54"
  cell $sub $sub$cva6_processor_shim.v:316$406
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \load_cooldown
    connect \B 1'1
    connect \Y $sub$cva6_processor_shim.v:316$406_Y [2:0]
  end
  attribute \src "cva6_processor_shim.v:102.17-107.17"
  cell $mux $ternary$cva6_processor_shim.v:102$380
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:103$379_Y
    connect \B $and$cva6_processor_shim.v:102$365_Y
    connect \S $eq$cva6_processor_shim.v:102$364_Y
    connect \Y $ternary$cva6_processor_shim.v:102$380_Y
  end
  attribute \src "cva6_processor_shim.v:103.17-107.16"
  cell $mux $ternary$cva6_processor_shim.v:103$379
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:104$378_Y
    connect \B $or$cva6_processor_shim.v:103$367_Y
    connect \S $eq$cva6_processor_shim.v:103$366_Y
    connect \Y $ternary$cva6_processor_shim.v:103$379_Y
  end
  attribute \src "cva6_processor_shim.v:104.17-107.15"
  cell $mux $ternary$cva6_processor_shim.v:104$378
    parameter \WIDTH 32
    connect \A { 31'0000000000000000000000000000000 $auto$wreduce.cc:454:run$12248 [0] }
    connect \B $xor$cva6_processor_shim.v:104$369_Y
    connect \S $eq$cva6_processor_shim.v:104$368_Y
    connect \Y $ternary$cva6_processor_shim.v:104$378_Y
  end
  attribute \src "cva6_processor_shim.v:105.33-105.80"
  cell $mux $ternary$cva6_processor_shim.v:105$372
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $lt$cva6_processor_shim.v:105$371_Y
    connect \Y $auto$wreduce.cc:454:run$12247 [0]
  end
  attribute \src "cva6_processor_shim.v:105.17-107.14"
  cell $mux $ternary$cva6_processor_shim.v:105$377
    parameter \WIDTH 1
    connect \A $ternary$cva6_processor_shim.v:106$376_Y [0]
    connect \B $auto$wreduce.cc:454:run$12247 [0]
    connect \S $eq$cva6_processor_shim.v:105$370_Y
    connect \Y $auto$wreduce.cc:454:run$12248 [0]
  end
  attribute \src "cva6_processor_shim.v:106.33-106.62"
  cell $mux $ternary$cva6_processor_shim.v:106$375
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $lt$cva6_processor_shim.v:106$374_Y
    connect \Y $auto$wreduce.cc:454:run$12249 [0]
  end
  attribute \src "cva6_processor_shim.v:106.17-106.69"
  cell $mux $ternary$cva6_processor_shim.v:106$376
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$wreduce.cc:454:run$12249 [0]
    connect \S $eq$cva6_processor_shim.v:106$373_Y
    connect \Y $ternary$cva6_processor_shim.v:106$376_Y [0]
  end
  attribute \src "cva6_processor_shim.v:96.17-107.20"
  cell $mux $ternary$cva6_processor_shim.v:96$383
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:97$382_Y
    connect \B $add$cva6_processor_shim.v:96$357_Y
    connect \S $eq$cva6_processor_shim.v:96$356_Y
    connect \Y $ternary$cva6_processor_shim.v:96$383_Y
  end
  attribute \src "cva6_processor_shim.v:97.17-107.19"
  cell $mux $ternary$cva6_processor_shim.v:97$382
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:98$381_Y
    connect \B $shr$cva6_processor_shim.v:97$359_Y
    connect \S $eq$cva6_processor_shim.v:97$358_Y
    connect \Y $ternary$cva6_processor_shim.v:97$382_Y
  end
  attribute \src "cva6_processor_shim.v:98.17-107.18"
  cell $mux $ternary$cva6_processor_shim.v:98$381
    parameter \WIDTH 32
    connect \A $ternary$cva6_processor_shim.v:102$380_Y
    connect \B $ternary$cva6_processor_shim.v:99$363_Y
    connect \S $eq$cva6_processor_shim.v:98$360_Y
    connect \Y $ternary$cva6_processor_shim.v:98$381_Y
  end
  attribute \src "cva6_processor_shim.v:99.22-100.103"
  cell $mux $ternary$cva6_processor_shim.v:99$363
    parameter \WIDTH 32
    connect \A $auto$wreduce.cc:454:run$12246 [31:0]
    connect \B $shl$cva6_processor_shim.v:100$362_Y
    connect \S $eq$cva6_processor_shim.v:99$361_Y
    connect \Y $ternary$cva6_processor_shim.v:99$363_Y
  end
  attribute \src "cva6_processor_shim.v:104.33-104.52"
  cell $xor $xor$cva6_processor_shim.v:104$369
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A { \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31] \instr_i [31:20] }
    connect \B $6$mem2reg_rd$\regfile$cva6_processor_shim.v:239$167_DATA[31:0]$354
    connect \Y $xor$cva6_processor_shim.v:104$369_Y
  end
  attribute \module_not_derived 1
  attribute \src "cva6_processor_shim.v:136.19-147.6"
  cell \cva6_lsu_shim \lsu_shim_i
    connect \clk_i \clk_i
    connect \instr_i \tb_io_instr_i
    connect \instr_valid_i \tb_io_instr_valid_i
    connect \is_load_i \tb_io_is_load_i
    connect \load_mem_resp_i \tb_io_load_mem_resp_i
    connect \load_req_o \de_io_load_req_o
    connect \ready_o \de_io_ready_o
    connect \rst_ni \rst_ni
    connect \store_commit_i \tb_io_store_commit_i
    connect \store_mem_resp_i \tb_io_store_mem_resp_i
  end
  connect $auto$wreduce.cc:454:run$12247 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$12248 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$12249 [31:1] 31'0000000000000000000000000000000
  connect $ternary$cva6_processor_shim.v:106$376_Y [31:1] 31'0000000000000000000000000000000
  connect \de_io_instr_i \tb_io_instr_i
  connect \de_io_instr_valid_i \tb_io_instr_valid_i
  connect \de_io_is_load_i \tb_io_is_load_i
  connect \de_io_load_mem_resp_i \tb_io_load_mem_resp_i
  connect \de_io_store_commit_i \tb_io_store_commit_i
  connect \de_io_store_mem_resp_i \tb_io_store_mem_resp_i
  connect \instr_ready_o \ready_o
  connect \mem_o { \mem[0] \mem[1] \mem[2] \mem[3] \mem[4] \mem[5] \mem[6] \mem[7] \mem[8] \mem[9] \mem[10] \mem[11] \mem[12] \mem[13] \mem[14] \mem[15] \mem[16] \mem[17] \mem[18] \mem[19] \mem[20] \mem[21] \mem[22] \mem[23] \mem[24] \mem[25] \mem[26] \mem[27] \mem[28] \mem[29] \mem[30] \mem[31] }
  connect \regfile_o { \regfile[0] \regfile[1] \regfile[2] \regfile[3] \regfile[4] \regfile[5] \regfile[6] \regfile[7] \regfile[8] \regfile[9] \regfile[10] \regfile[11] \regfile[12] \regfile[13] \regfile[14] \regfile[15] \regfile[16] \regfile[17] \regfile[18] \regfile[19] \regfile[20] \regfile[21] \regfile[22] \regfile[23] \regfile[24] \regfile[25] \regfile[26] \regfile[27] \regfile[28] \regfile[29] \regfile[30] \regfile[31] }
end
attribute \dynports 1
attribute \hdlname "\\load_store_unit"
attribute \src "load_store_unit.v:1.1-558.10"
module \load_store_unit
  parameter \ASID_WIDTH 1
  parameter \ArianeCfg 6434'00000000000000000000000000000010000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000
  attribute \src "load_store_unit.v:0.0-0.0"
  wire width 4 $1\ariane_pkg_be_gen_32$func$load_store_unit.v:514$441.$result[3:0]$494
  attribute \src "load_store_unit.v:0.0-0.0"
  wire width 2 $1\ariane_pkg_be_gen_32$func$load_store_unit.v:514$441._sv2v_jump[1:0]$495
  attribute \src "load_store_unit.v:0.0-0.0"
  wire width 4 $2\ariane_pkg_be_gen_32$func$load_store_unit.v:514$441.$result[3:0]$496
  attribute \src "load_store_unit.v:0.0-0.0"
  wire width 2 $2\ariane_pkg_be_gen_32$func$load_store_unit.v:514$441._sv2v_jump[1:0]$497
  attribute \src "load_store_unit.v:0.0-0.0"
  wire width 4 $3\ariane_pkg_be_gen_32$func$load_store_unit.v:514$441.$result[3:0]$498
  attribute \src "load_store_unit.v:0.0-0.0"
  wire width 2 $3\ariane_pkg_be_gen_32$func$load_store_unit.v:514$441._sv2v_jump[1:0]$499
  wire width 32 $auto$async2sync.cc:140:execute$12304
  wire $auto$opt_reduce.cc:134:opt_mux$12222
  wire $auto$opt_reduce.cc:134:opt_mux$12224
  wire width 2 $auto$rtlil.cc:2817:Anyseq$12613
  wire width 4 $auto$rtlil.cc:2817:Anyseq$12615
  wire width 4 $auto$rtlil.cc:2817:Anyseq$12617
  wire width 2 $auto$rtlil.cc:2817:Anyseq$12619
  attribute \src "load_store_unit.v:497.8-497.27"
  wire $eq$load_store_unit.v:497$500_Y
  wire $procmux$2183_CMP
  wire $procmux$2184_CMP
  wire $procmux$2185_CMP
  wire $procmux$2186_CMP
  wire $procmux$2188_CMP
  wire $procmux$2205_CMP
  wire $procmux$2223_CMP
  wire width 5 $procmux$2226_CMP
  wire $procmux$2226_CTRL
  wire width 5 $procmux$2227_CMP
  wire $procmux$2227_CTRL
  wire width 16 $procmux$2228_CMP
  wire $procmux$2228_CTRL
  wire $procmux$2397_CMP
  wire $procmux$2398_CMP
  attribute \src "load_store_unit.v:106.22-106.31"
  wire width 135 output 39 \amo_req_o
  attribute \src "load_store_unit.v:107.20-107.30"
  wire width 65 input 40 \amo_resp_i
  attribute \src "load_store_unit.v:57.13-57.31"
  wire input 5 \amo_valid_commit_i
  attribute \src "load_store_unit.v:0.0-0.0"
  wire width 4 \ariane_pkg_be_gen_32$func$load_store_unit.v:514$437.$result
  attribute \src "load_store_unit.v:0.0-0.0"
  wire width 2 \ariane_pkg_extract_transfer_size$func$load_store_unit.v:514$436.$result
  attribute \src "load_store_unit.v:88.32-88.38"
  wire input 29 \asid_i
  attribute \src "load_store_unit.v:89.32-89.52"
  wire input 30 \asid_to_be_flushed_i
  attribute \src "load_store_unit.v:117.13-117.17"
  wire width 4 \be_i
  attribute \src "load_store_unit.v:53.13-53.18"
  wire input 1 \clk_i
  attribute \src "load_store_unit.v:73.13-73.21"
  wire input 17 \commit_i
  attribute \src "load_store_unit.v:74.14-74.28"
  wire output 18 \commit_ready_o
  attribute \src "load_store_unit.v:75.19-75.35"
  wire width 3 input 19 \commit_tran_id_i
  attribute \src "load_store_unit.v:98.21-98.39"
  wire width 105 input 35 \dcache_req_ports_i
  attribute \src "load_store_unit.v:103.665-103.683"
  wire width 231 output 36 \dcache_req_ports_o
  attribute \src "load_store_unit.v:104.13-104.35"
  wire input 37 \dcache_wbuffer_empty_i
  attribute \src "load_store_unit.v:105.13-105.36"
  wire input 38 \dcache_wbuffer_not_ni_i
  attribute \src "load_store_unit.v:134.7-134.15"
  wire \dtlb_hit
  attribute \src "load_store_unit.v:93.14-93.25"
  wire output 34 \dtlb_miss_o
  wire width 20 \dtlb_ppn
  attribute \src "load_store_unit.v:77.13-77.35"
  wire input 21 \en_ld_st_translation_i
  attribute \src "load_store_unit.v:76.13-76.33"
  wire input 20 \enable_translation_i
  attribute \src "load_store_unit.v:55.13-55.20"
  wire input 3 \flush_i
  attribute \src "load_store_unit.v:91.13-91.24"
  wire input 32 \flush_tlb_i
  attribute \src "load_store_unit.v:62.21-62.30"
  wire width 111 input 6 \fu_data_i
  attribute \src "load_store_unit.v:79.20-79.33"
  wire width 33 input 22 \icache_areq_i
  attribute \src "load_store_unit.v:81.21-81.34"
  wire width 100 output 23 \icache_areq_o
  attribute \src "load_store_unit.v:92.14-92.25"
  wire output 33 \itlb_miss_o
  attribute \src "load_store_unit.v:145.14-145.19"
  wire width 65 \ld_ex
  attribute \src "load_store_unit.v:138.14-138.23"
  wire width 32 \ld_result
  attribute \src "load_store_unit.v:83.19-83.35"
  wire width 2 input 25 \ld_st_priv_lvl_i
  attribute \src "load_store_unit.v:137.13-137.24"
  wire width 3 \ld_trans_id
  attribute \src "load_store_unit.v:125.7-125.25"
  attribute \unused_bits "0"
  wire \ld_translation_req
  attribute \src "load_store_unit.v:127.14-127.22"
  wire width 32 \ld_vaddr
  attribute \src "load_store_unit.v:136.7-136.15"
  wire \ld_valid
  attribute \src "load_store_unit.v:124.6-124.16"
  wire \ld_valid_i
  attribute \src "load_store_unit.v:68.21-68.37"
  wire width 65 output 12 \load_exception_o
  attribute \src "load_store_unit.v:66.21-66.34"
  wire width 32 output 10 \load_result_o
  attribute \src "load_store_unit.v:293.20-293.32"
  wire width 2 output 44 \load_state_o
  attribute \src "load_store_unit.v:65.20-65.35"
  wire width 3 output 9 \load_trans_id_o
  attribute \src "load_store_unit.v:67.14-67.26"
  wire output 11 \load_valid_o
  attribute \src "load_store_unit.v:111.14-111.22"
  wire width 85 \lsu_ctrl
  attribute \src "load_store_unit.v:63.14-63.25"
  wire output 7 \lsu_ready_o
  attribute \src "load_store_unit.v:547.14-547.23"
  wire width 85 \lsu_req_i
  attribute \src "load_store_unit.v:64.13-64.24"
  wire input 8 \lsu_valid_i
  attribute \src "load_store_unit.v:133.14-133.27"
  wire width 65 \mmu_exception
  wire width 32 \mmu_paddr
  attribute \src "load_store_unit.v:131.13-131.22"
  wire width 32 \mmu_vaddr
  attribute \src "load_store_unit.v:85.13-85.18"
  wire input 27 \mxr_i
  attribute \src "load_store_unit.v:56.14-56.29"
  wire output 4 \no_st_pending_o
  attribute \src "load_store_unit.v:116.7-116.15"
  wire \overflow
  attribute \src "load_store_unit.v:142.14-142.25"
  wire width 12 \page_offset
  attribute \src "load_store_unit.v:143.7-143.26"
  wire \page_offset_matches
  attribute \src "load_store_unit.v:109.21-109.30"
  wire width 512 input 42 \pmpaddr_i
  attribute \src "load_store_unit.v:108.21-108.29"
  wire width 128 input 41 \pmpcfg_i
  attribute \src "load_store_unit.v:113.7-113.13"
  wire \pop_ld
  attribute \src "load_store_unit.v:112.7-112.13"
  wire \pop_st
  attribute \src "load_store_unit.v:82.19-82.29"
  wire width 2 input 24 \priv_lvl_i
  attribute \src "load_store_unit.v:54.13-54.19"
  wire input 2 \rst_ni
  attribute \src "load_store_unit.v:87.20-87.30"
  wire width 22 input 28 \satp_ppn_i
  attribute \src "load_store_unit.v:146.14-146.19"
  wire width 65 \st_ex
  attribute \src "load_store_unit.v:141.14-141.23"
  wire width 32 \st_result
  attribute \src "load_store_unit.v:140.13-140.24"
  wire width 3 \st_trans_id
  attribute \src "load_store_unit.v:126.7-126.25"
  attribute \unused_bits "0"
  wire \st_translation_req
  attribute \src "load_store_unit.v:128.14-128.22"
  wire width 32 \st_vaddr
  attribute \src "load_store_unit.v:139.7-139.15"
  wire \st_valid
  attribute \src "load_store_unit.v:123.6-123.16"
  wire \st_valid_i
  attribute \src "load_store_unit.v:232.7-232.25"
  wire \store_buffer_empty
  attribute \src "load_store_unit.v:72.21-72.38"
  wire width 65 output 16 \store_exception_o
  attribute \src "load_store_unit.v:70.21-70.35"
  wire width 32 output 14 \store_result_o
  attribute \src "load_store_unit.v:294.20-294.33"
  wire width 8 output 43 \store_state_o
  attribute \src "load_store_unit.v:69.20-69.36"
  wire width 3 output 13 \store_trans_id_o
  attribute \src "load_store_unit.v:71.14-71.27"
  wire output 15 \store_valid_o
  attribute \src "load_store_unit.v:84.13-84.18"
  wire input 26 \sum_i
  attribute \src "load_store_unit.v:114.14-114.21"
  wire width 32 \vaddr_i
  attribute \src "load_store_unit.v:90.20-90.41"
  wire width 32 input 31 \vaddr_to_be_flushed_i
  attribute \src "load_store_unit.v:115.14-115.24"
  wire width 32 \vaddr_xlen
  attribute \src "load_store_unit.v:118.32-118.87"
  cell $add $add$load_store_unit.v:118$442
    parameter \A_SIGNED 1
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \fu_data_i [34:3]
    connect \B \fu_data_i [98:67]
    connect \Y \vaddr_i
  end
  cell $mux $auto$async2sync.cc:149:execute$12305
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$12304
    connect \S \rst_ni
    connect \Y \mmu_paddr
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12221
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$2186_CMP $procmux$2185_CMP $procmux$2184_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12222
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12223
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A { $procmux$2186_CMP $procmux$2185_CMP $procmux$2184_CMP $procmux$2183_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12224
  end
  cell $anyseq $auto$setundef.cc:501:execute$12612
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$12613
  end
  cell $anyseq $auto$setundef.cc:501:execute$12614
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:2817:Anyseq$12615
  end
  cell $anyseq $auto$setundef.cc:501:execute$12616
    parameter \WIDTH 4
    connect \Y $auto$rtlil.cc:2817:Anyseq$12617
  end
  cell $anyseq $auto$setundef.cc:501:execute$12618
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$12619
  end
  cell $anyseq $auto$setundef.cc:501:execute$12636
    parameter \WIDTH 1
    connect \Y \icache_areq_o [98]
  end
  attribute \src "load_store_unit.v:497.8-497.27"
  cell $logic_not $eq$load_store_unit.v:497$500
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $1\ariane_pkg_be_gen_32$func$load_store_unit.v:514$441._sv2v_jump[1:0]$495
    connect \Y $eq$load_store_unit.v:497$500_Y
  end
  attribute \src "load_store_unit.v:221.4-229.8"
  cell $sdff $procdff$11793
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D \mmu_vaddr
    connect \Q $auto$async2sync.cc:140:execute$12304
    connect \SRST \rst_ni
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:497.8-497.27|load_store_unit.v:497.4-500.7"
  cell $mux $procmux$2179
    parameter \WIDTH 4
    connect \A $1\ariane_pkg_be_gen_32$func$load_store_unit.v:514$441.$result[3:0]$494
    connect \B 4'0000
    connect \S $eq$load_store_unit.v:497$500_Y
    connect \Y \ariane_pkg_be_gen_32$func$load_store_unit.v:514$437.$result
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:474.6-491.13"
  cell $mux $procmux$2182
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$12613
    connect \B 2'11
    connect \S $auto$opt_reduce.cc:134:opt_mux$12224
    connect \Y $3\ariane_pkg_be_gen_32$func$load_store_unit.v:514$441._sv2v_jump[1:0]$499
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:474.6-491.13"
  cell $eq $procmux$2183_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \vaddr_i [1:0]
    connect \B 2'11
    connect \Y $procmux$2183_CMP
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:474.6-491.13"
  cell $eq $procmux$2184_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \vaddr_i [1:0]
    connect \B 2'10
    connect \Y $procmux$2184_CMP
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:474.6-491.13"
  cell $eq $procmux$2185_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \vaddr_i [1:0]
    connect \B 1'1
    connect \Y $procmux$2185_CMP
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:474.6-491.13"
  cell $logic_not $procmux$2186_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \vaddr_i [1:0]
    connect \Y $procmux$2186_CMP
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:453.4-496.11"
  cell $logic_not $procmux$2188_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \ariane_pkg_extract_transfer_size$func$load_store_unit.v:514$436.$result
    connect \Y $procmux$2188_CMP
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:474.6-491.13"
  cell $pmux $procmux$2190
    parameter \S_WIDTH 4
    parameter \WIDTH 4
    connect \A $auto$rtlil.cc:2817:Anyseq$12615
    connect \B 16'0001001001001000
    connect \S { $procmux$2186_CMP $procmux$2185_CMP $procmux$2184_CMP $procmux$2183_CMP }
    connect \Y $3\ariane_pkg_be_gen_32$func$load_store_unit.v:514$441.$result[3:0]$498
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:459.6-472.13"
  cell $mux $procmux$2200
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'11
    connect \S $auto$opt_reduce.cc:134:opt_mux$12222
    connect \Y $2\ariane_pkg_be_gen_32$func$load_store_unit.v:514$441._sv2v_jump[1:0]$497
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:453.4-496.11"
  cell $eq $procmux$2205_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ariane_pkg_extract_transfer_size$func$load_store_unit.v:514$436.$result
    connect \B 1'1
    connect \Y $procmux$2205_CMP
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:459.6-472.13"
  cell $pmux $procmux$2209
    parameter \S_WIDTH 3
    parameter \WIDTH 4
    connect \A $auto$rtlil.cc:2817:Anyseq$12617
    connect \B 12'001101101100
    connect \S { $procmux$2186_CMP $procmux$2185_CMP $procmux$2184_CMP }
    connect \Y $2\ariane_pkg_be_gen_32$func$load_store_unit.v:514$441.$result[3:0]$496
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:453.4-496.11"
  cell $pmux $procmux$2216
    parameter \S_WIDTH 2
    parameter \WIDTH 2
    connect \A 2'11
    connect \B { $2\ariane_pkg_be_gen_32$func$load_store_unit.v:514$441._sv2v_jump[1:0]$497 $3\ariane_pkg_be_gen_32$func$load_store_unit.v:514$441._sv2v_jump[1:0]$499 }
    connect \S { $procmux$2205_CMP $procmux$2188_CMP }
    connect \Y $1\ariane_pkg_be_gen_32$func$load_store_unit.v:514$441._sv2v_jump[1:0]$495
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:453.4-496.11"
  cell $pmux $procmux$2220
    parameter \S_WIDTH 3
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B { 4'1111 $2\ariane_pkg_be_gen_32$func$load_store_unit.v:514$441.$result[3:0]$496 $3\ariane_pkg_be_gen_32$func$load_store_unit.v:514$441.$result[3:0]$498 }
    connect \S { $procmux$2223_CMP $procmux$2205_CMP $procmux$2188_CMP }
    connect \Y $1\ariane_pkg_be_gen_32$func$load_store_unit.v:514$441.$result[3:0]$494
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:453.4-496.11"
  cell $eq $procmux$2223_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \ariane_pkg_extract_transfer_size$func$load_store_unit.v:514$436.$result
    connect \B 2'10
    connect \Y $procmux$2223_CMP
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $pmux $procmux$2225
    parameter \S_WIDTH 3
    parameter \WIDTH 2
    connect \A 2'11
    connect \B 6'100100
    connect \S { $procmux$2228_CTRL $procmux$2227_CTRL $procmux$2226_CTRL }
    connect \Y \ariane_pkg_extract_transfer_size$func$load_store_unit.v:514$436.$result
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $reduce_or $procmux$2226_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $procmux$2226_CMP
    connect \Y $procmux$2226_CTRL
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2226_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'101011
    connect \Y $procmux$2226_CMP [0]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2226_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'101101
    connect \Y $procmux$2226_CMP [1]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2226_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'101100
    connect \Y $procmux$2226_CMP [2]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2226_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 7'1010100
    connect \Y $procmux$2226_CMP [3]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2226_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 7'1011000
    connect \Y $procmux$2226_CMP [4]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $reduce_or $procmux$2227_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $procmux$2227_CMP
    connect \Y $procmux$2227_CTRL
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2227_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'101000
    connect \Y $procmux$2227_CMP [0]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2227_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'101001
    connect \Y $procmux$2227_CMP [1]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2227_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'101010
    connect \Y $procmux$2227_CMP [2]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2227_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 7'1010011
    connect \Y $procmux$2227_CMP [3]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2227_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 7'1010111
    connect \Y $procmux$2227_CMP [4]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $reduce_or $procmux$2228_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A $procmux$2228_CMP
    connect \Y $procmux$2228_CTRL
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2228_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'100101
    connect \Y $procmux$2228_CMP [0]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2228_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'100110
    connect \Y $procmux$2228_CMP [1]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2228_CMP10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'110101
    connect \Y $procmux$2228_CMP [10]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2228_CMP11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'110110
    connect \Y $procmux$2228_CMP [11]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2228_CMP12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'110111
    connect \Y $procmux$2228_CMP [12]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2228_CMP13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'111000
    connect \Y $procmux$2228_CMP [13]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2228_CMP14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'111001
    connect \Y $procmux$2228_CMP [14]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2228_CMP15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'111010
    connect \Y $procmux$2228_CMP [15]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2228_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'100111
    connect \Y $procmux$2228_CMP [2]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2228_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 7'1010010
    connect \Y $procmux$2228_CMP [3]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2228_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 7'1010110
    connect \Y $procmux$2228_CMP [4]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2228_CMP5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'101110
    connect \Y $procmux$2228_CMP [5]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2228_CMP6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'110000
    connect \Y $procmux$2228_CMP [6]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2228_CMP7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'110010
    connect \Y $procmux$2228_CMP [7]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2228_CMP8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'110011
    connect \Y $procmux$2228_CMP [8]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:505.3-511.10"
  cell $eq $procmux$2228_CMP9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \fu_data_i [106:99]
    connect \B 6'110100
    connect \Y $procmux$2228_CMP [9]
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:325.3-338.10"
  cell $pmux $procmux$2396
    parameter \S_WIDTH 2
    parameter \WIDTH 32
    connect \A 0
    connect \B { \ld_vaddr \st_vaddr }
    connect \S { $procmux$2398_CMP $procmux$2397_CMP }
    connect \Y \mmu_vaddr
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:325.3-338.10"
  cell $eq $procmux$2397_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl [14:11]
    connect \B 2'10
    connect \Y $procmux$2397_CMP
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:325.3-338.10"
  cell $eq $procmux$2398_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl [14:11]
    connect \B 1'1
    connect \Y $procmux$2398_CMP
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:325.3-338.10"
  cell $mux $procmux$2405
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \lsu_ctrl [84]
    connect \S $procmux$2398_CMP
    connect \Y \ld_valid_i
  end
  attribute \full_case 1
  attribute \src "load_store_unit.v:0.0-0.0|load_store_unit.v:325.3-338.10"
  cell $mux $procmux$2408
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \lsu_ctrl [84]
    connect \S $procmux$2397_CMP
    connect \Y \st_valid_i
  end
  attribute \module_not_derived 1
  attribute \src "load_store_unit.v:264.37-291.3"
  cell $paramod$67c83b80e65efc3d4bd3ea7b23a3042e3ffb60e8\load_unit \i_load_unit
    connect \clk_i \clk_i
    connect \commit_tran_id_i \commit_tran_id_i
    connect \dcache_wbuffer_not_ni_i \dcache_wbuffer_not_ni_i
    connect \dtlb_hit_i 1'1
    connect \dtlb_ppn_i { $auto$rtlil.cc:2817:Anyseq$12619 \mmu_vaddr [31:12] }
    connect \ex_i 65'00000000000000000000000000000000000000000000000000000000000000000
    connect \ex_o \ld_ex
    connect \flush_i \flush_i
    connect \load_state_o \load_state_o
    connect \lsu_ctrl_i \lsu_ctrl
    connect \paddr_i { 2'00 \mmu_paddr }
    connect \page_offset_matches_i \page_offset_matches
    connect \page_offset_o \page_offset
    connect \pop_ld_o \pop_ld
    connect \req_port_i \dcache_req_ports_i [69:35]
    connect \req_port_o \dcache_req_ports_o [153:77]
    connect \result_o \ld_result
    connect \rst_ni \rst_ni
    connect \store_buffer_empty_i \store_buffer_empty
    connect \trans_id_o \ld_trans_id
    connect \translation_req_o \ld_translation_req
    connect \vaddr_o \ld_vaddr
    connect \valid_i \ld_valid_i
    connect \valid_o \ld_valid
  end
  attribute \module_not_derived 1
  attribute \src "load_store_unit.v:302.2-307.3"
  cell \shift_reg \i_pipe_reg_load
    connect \clk_i \clk_i
    connect \d_i { \ld_valid \ld_trans_id \ld_result \ld_ex }
    connect \d_o { \load_valid_o \load_trans_id_o \load_result_o \load_exception_o }
    connect \rst_ni \rst_ni
  end
  attribute \module_not_derived 1
  attribute \src "load_store_unit.v:314.2-319.3"
  cell \shift_reg \i_pipe_reg_store
    connect \clk_i \clk_i
    connect \d_i { \st_valid \st_trans_id \st_result \st_ex }
    connect \d_o { \store_valid_o \store_trans_id_o \store_result_o \store_exception_o }
    connect \rst_ni \rst_ni
  end
  attribute \module_not_derived 1
  attribute \src "load_store_unit.v:233.13-263.3"
  cell \store_unit \i_store_unit
    connect \amo_req_o \amo_req_o
    connect \amo_resp_i \amo_resp_i
    connect \amo_valid_commit_i \amo_valid_commit_i
    connect \clk_i \clk_i
    connect \commit_i \commit_i
    connect \commit_ready_o \commit_ready_o
    connect \dtlb_hit_i 1'1
    connect \ex_i 65'00000000000000000000000000000000000000000000000000000000000000000
    connect \ex_o \st_ex
    connect \flush_i \flush_i
    connect \lsu_ctrl_i \lsu_ctrl
    connect \no_st_pending_o \no_st_pending_o
    connect \paddr_i { 2'00 \mmu_paddr }
    connect \page_offset_i \page_offset
    connect \page_offset_matches_o \page_offset_matches
    connect \pop_st_o \pop_st
    connect \req_port_i \dcache_req_ports_i [104:70]
    connect \req_port_o \dcache_req_ports_o [230:154]
    connect \result_o \st_result
    connect \rst_ni \rst_ni
    connect \store_buffer_empty_o \store_buffer_empty
    connect \store_state_o \store_state_o
    connect \trans_id_o \st_trans_id
    connect \translation_req_o \st_translation_req
    connect \vaddr_o \st_vaddr
    connect \valid_i \st_valid_i
    connect \valid_o \st_valid
  end
  attribute \module_not_derived 1
  attribute \src "load_store_unit.v:549.13-557.3"
  cell \lsu_bypass \lsu_bypass_i
    connect \clk_i \clk_i
    connect \flush_i \flush_i
    connect \lsu_ctrl_o \lsu_ctrl
    connect \lsu_req_i { \lsu_valid_i \vaddr_i 1'0 \fu_data_i [66:35] \ariane_pkg_be_gen_32$func$load_store_unit.v:514$437.$result \fu_data_i [110:99] \fu_data_i [2:0] }
    connect \lsu_req_valid_i \lsu_valid_i
    connect \pop_ld_i \pop_ld
    connect \pop_st_i \pop_st
    connect \ready_o \lsu_ready_o
    connect \rst_ni \rst_ni
  end
  connect \be_i \ariane_pkg_be_gen_32$func$load_store_unit.v:514$437.$result
  connect { \dcache_req_ports_o [76:11] \dcache_req_ports_o [9:0] } 76'0000000000000000000000000000000000000000000000000000000000000000000011111100
  connect \dtlb_hit 1'1
  connect \dtlb_miss_o 1'0
  connect \dtlb_ppn \mmu_vaddr [31:12]
  connect { \icache_areq_o [99] \icache_areq_o [97:0] } { \icache_areq_i [32] \icache_areq_i 65'00000000000000000000000000000000000000000000000000000000000000000 }
  connect \itlb_miss_o 1'0
  connect \lsu_req_i { \lsu_valid_i \vaddr_i 1'0 \fu_data_i [66:35] \ariane_pkg_be_gen_32$func$load_store_unit.v:514$437.$result \fu_data_i [110:99] \fu_data_i [2:0] }
  connect \mmu_exception 65'00000000000000000000000000000000000000000000000000000000000000000
  connect \overflow 1'0
  connect \vaddr_xlen \vaddr_i
end
attribute \hdlname "\\lsu_bypass"
attribute \src "lsu_bypass.v:1.1-92.10"
module \lsu_bypass
  attribute \src "lsu_bypass.v:41.2-72.5"
  wire width 170 $1\mem_n[169:0]
  attribute \src "lsu_bypass.v:41.2-72.5"
  wire $1\read_pointer[0:0]
  attribute \src "lsu_bypass.v:41.2-72.5"
  wire width 2 $1\status_cnt[1:0]
  attribute \src "lsu_bypass.v:41.2-72.5"
  wire $1\write_pointer[0:0]
  attribute \src "lsu_bypass.v:41.2-72.5"
  wire width 170 $2\mem_n[169:0]
  attribute \src "lsu_bypass.v:41.2-72.5"
  wire $2\read_pointer[0:0]
  attribute \src "lsu_bypass.v:41.2-72.5"
  wire width 2 $2\status_cnt[1:0]
  attribute \src "lsu_bypass.v:41.2-72.5"
  wire width 170 $3\mem_n[169:0]
  attribute \src "lsu_bypass.v:41.2-72.5"
  wire width 2 $3\status_cnt[1:0]
  wire width 9 $add$lsu_bypass.v:0$520_Y
  wire width 9 $add$lsu_bypass.v:0$560_Y
  wire $add$lsu_bypass.v:48$529_Y
  attribute \src "lsu_bypass.v:49.17-49.31"
  attribute \unused_bits "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $add$lsu_bypass.v:49$530_Y
  wire width 9 $add$lsu_bypass.v:52$534_Y
  wire $add$lsu_bypass.v:53$542_Y
  attribute \src "lsu_bypass.v:58.19-58.35"
  attribute \unused_bits "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $add$lsu_bypass.v:58$555_Y
  wire width 85 $and$lsu_bypass.v:0$522_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $and$lsu_bypass.v:0$527_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $and$lsu_bypass.v:0$540_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $and$lsu_bypass.v:0$553_Y
  wire width 170 $auto$async2sync.cc:140:execute$12306
  wire $auto$async2sync.cc:140:execute$12308
  wire $auto$async2sync.cc:140:execute$12310
  wire width 2 $auto$async2sync.cc:140:execute$12312
  wire $auto$opt_dff.cc:276:combine_resets$13343
  wire $auto$opt_dff.cc:276:combine_resets$13358
  wire $auto$rtlil.cc:2127:Not$13342
  attribute \src "lsu_bypass.v:47.10-47.30"
  wire width 32 $auto$wreduce.cc:454:run$12258
  attribute \src "lsu_bypass.v:52.11-52.30"
  wire width 32 $auto$wreduce.cc:454:run$12259
  attribute \src "lsu_bypass.v:61.7-61.27"
  wire $logic_and$lsu_bypass.v:61$557_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $not$lsu_bypass.v:0$526_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $not$lsu_bypass.v:0$539_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $or$lsu_bypass.v:0$528_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $or$lsu_bypass.v:0$541_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $or$lsu_bypass.v:0$554_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 85 $shiftx$lsu_bypass.v:0$561_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $shl$lsu_bypass.v:0$521_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $shl$lsu_bypass.v:0$525_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $shl$lsu_bypass.v:0$535_Y
  attribute \src "lsu_bypass.v:0.0-0.0"
  wire width 170 $shl$lsu_bypass.v:0$538_Y
  attribute \src "lsu_bypass.v:54.17-54.31"
  attribute \unused_bits "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$lsu_bypass.v:54$543_Y
  attribute \src "lsu_bypass.v:59.17-59.31"
  attribute \unused_bits "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$lsu_bypass.v:59$556_Y
  attribute \src "lsu_bypass.v:12.13-12.18"
  wire input 1 \clk_i
  attribute \src "lsu_bypass.v:34.7-34.12"
  wire \empty
  attribute \src "lsu_bypass.v:14.13-14.20"
  wire input 3 \flush_i
  attribute \src "lsu_bypass.v:24.20-24.30"
  wire width 85 output 8 \lsu_ctrl_o
  attribute \src "lsu_bypass.v:20.20-20.29"
  wire width 85 input 4 \lsu_req_i
  attribute \src "lsu_bypass.v:21.13-21.28"
  wire input 5 \lsu_req_valid_i
  attribute \src "lsu_bypass.v:27.14-27.19"
  wire width 170 \mem_q
  attribute \src "lsu_bypass.v:22.13-22.21"
  wire input 6 \pop_ld_i
  attribute \src "lsu_bypass.v:23.13-23.21"
  wire input 7 \pop_st_i
  attribute \src "lsu_bypass.v:29.6-29.20"
  wire \read_pointer_q
  attribute \src "lsu_bypass.v:25.14-25.21"
  wire output 9 \ready_o
  attribute \src "lsu_bypass.v:13.13-13.19"
  wire input 2 \rst_ni
  attribute \src "lsu_bypass.v:33.12-33.24"
  wire width 2 \status_cnt_q
  attribute \src "lsu_bypass.v:31.6-31.21"
  wire \write_pointer_q
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $add $add$lsu_bypass.v:0$520
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 9
    connect \A $auto$wreduce.cc:454:run$12258 [7:0]
    connect \B 1'0
    connect \Y $add$lsu_bypass.v:0$520_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $add $add$lsu_bypass.v:0$560
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 9
    connect \A $auto$wreduce.cc:454:run$12259 [7:0]
    connect \B 1'0
    connect \Y $add$lsu_bypass.v:0$560_Y
  end
  attribute \src "lsu_bypass.v:48.20-48.37"
  cell $add $add$lsu_bypass.v:48$529
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \write_pointer_q
    connect \B 1'1
    connect \Y $add$lsu_bypass.v:48$529_Y
  end
  attribute \src "lsu_bypass.v:49.17-49.31"
  cell $add $add$lsu_bypass.v:49$530
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \status_cnt_q
    connect \B 1'1
    connect \Y $add$lsu_bypass.v:49$530_Y [1:0]
  end
  attribute \src "lsu_bypass.v:52.10-52.36"
  cell $add $add$lsu_bypass.v:52$534
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 9
    connect \A $auto$wreduce.cc:454:run$12259 [7:0]
    connect \B 7'1010100
    connect \Y $add$lsu_bypass.v:52$534_Y
  end
  attribute \src "lsu_bypass.v:53.19-53.35"
  cell $add $add$lsu_bypass.v:53$542
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \read_pointer_q
    connect \B 1'1
    connect \Y $add$lsu_bypass.v:53$542_Y
  end
  attribute \src "lsu_bypass.v:58.19-58.35"
  cell $add $add$lsu_bypass.v:58$555
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $1\read_pointer[0:0]
    connect \B 1'1
    connect \Y $add$lsu_bypass.v:58$555_Y [0]
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $and $and$lsu_bypass.v:0$522
    parameter \A_SIGNED 0
    parameter \A_WIDTH 85
    parameter \B_SIGNED 0
    parameter \B_WIDTH 85
    parameter \Y_WIDTH 85
    connect \A 85'1111111111111111111111111111111111111111111111111111111111111111111111111111111111111
    connect \B \lsu_req_i
    connect \Y $and$lsu_bypass.v:0$522_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $and $and$lsu_bypass.v:0$527
    parameter \A_SIGNED 0
    parameter \A_WIDTH 170
    parameter \B_SIGNED 0
    parameter \B_WIDTH 170
    parameter \Y_WIDTH 170
    connect \A \mem_q
    connect \B $not$lsu_bypass.v:0$526_Y
    connect \Y $and$lsu_bypass.v:0$527_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $and $and$lsu_bypass.v:0$540
    parameter \A_SIGNED 0
    parameter \A_WIDTH 170
    parameter \B_SIGNED 0
    parameter \B_WIDTH 170
    parameter \Y_WIDTH 170
    connect \A $1\mem_n[169:0]
    connect \B $not$lsu_bypass.v:0$539_Y
    connect \Y $and$lsu_bypass.v:0$540_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $and $and$lsu_bypass.v:0$553
    parameter \A_SIGNED 0
    parameter \A_WIDTH 170
    parameter \B_SIGNED 0
    parameter \B_WIDTH 170
    parameter \Y_WIDTH 170
    connect \A $2\mem_n[169:0]
    connect \B $not$lsu_bypass.v:0$539_Y
    connect \Y $and$lsu_bypass.v:0$553_Y
  end
  cell $mux $auto$async2sync.cc:149:execute$12307
    parameter \WIDTH 170
    connect \A 170'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    connect \B $auto$async2sync.cc:140:execute$12306
    connect \S \rst_ni
    connect \Y \mem_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12309
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$12308
    connect \S \rst_ni
    connect \Y \read_pointer_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12311
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$async2sync.cc:140:execute$12310
    connect \S \rst_ni
    connect \Y \write_pointer_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12313
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$12312
    connect \S \rst_ni
    connect \Y \status_cnt_q
  end
  cell $not $auto$opt_dff.cc:273:combine_resets$13341
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $auto$rtlil.cc:2127:Not$13342
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$13344
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \flush_i $auto$rtlil.cc:2127:Not$13342 }
    connect \Y $auto$opt_dff.cc:276:combine_resets$13343
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$13359
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $logic_and$lsu_bypass.v:61$557_Y \flush_i $auto$rtlil.cc:2127:Not$13342 }
    connect \Y $auto$opt_dff.cc:276:combine_resets$13358
  end
  attribute \src "lsu_bypass.v:79.2-91.6"
  cell $sdff $auto$opt_dff.cc:702:run$13345
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $3\status_cnt[1:0]
    connect \Q $auto$async2sync.cc:140:execute$12312
    connect \SRST $auto$opt_dff.cc:276:combine_resets$13343
  end
  attribute \src "lsu_bypass.v:79.2-91.6"
  cell $sdff $auto$opt_dff.cc:702:run$13350
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $1\write_pointer[0:0]
    connect \Q $auto$async2sync.cc:140:execute$12310
    connect \SRST $auto$opt_dff.cc:276:combine_resets$13343
  end
  attribute \src "lsu_bypass.v:79.2-91.6"
  cell $sdff $auto$opt_dff.cc:702:run$13355
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 1'0
    parameter \WIDTH 1
    connect \CLK \clk_i
    connect \D $2\read_pointer[0:0]
    connect \Q $auto$async2sync.cc:140:execute$12308
    connect \SRST $auto$opt_dff.cc:276:combine_resets$13343
  end
  attribute \src "lsu_bypass.v:79.2-91.6"
  cell $sdff $auto$opt_dff.cc:702:run$13360
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 170'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \WIDTH 170
    connect \CLK \clk_i
    connect \D $3\mem_n[169:0]
    connect \Q $auto$async2sync.cc:140:execute$12306
    connect \SRST $auto$opt_dff.cc:276:combine_resets$13358
  end
  attribute \src "lsu_bypass.v:35.17-35.34"
  cell $logic_not $eq$lsu_bypass.v:35$509
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \status_cnt_q
    connect \Y \ready_o
  end
  attribute \src "lsu_bypass.v:61.7-61.27"
  cell $logic_and $logic_and$lsu_bypass.v:61$557
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pop_st_i
    connect \B \pop_ld_i
    connect \Y $logic_and$lsu_bypass.v:61$557_Y
  end
  attribute \src "lsu_bypass.v:47.10-47.30"
  cell $mul $mul$lsu_bypass.v:47$519
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A \write_pointer_q
    connect \B 7'1010101
    connect \Y $auto$wreduce.cc:454:run$12258 [7:0]
  end
  attribute \src "lsu_bypass.v:52.11-52.30"
  cell $mul $mul$lsu_bypass.v:52$533
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 8
    connect \A \read_pointer_q
    connect \B 7'1010101
    connect \Y $auto$wreduce.cc:454:run$12259 [7:0]
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $not $not$lsu_bypass.v:0$526
    parameter \A_SIGNED 0
    parameter \A_WIDTH 170
    parameter \Y_WIDTH 170
    connect \A $shl$lsu_bypass.v:0$521_Y
    connect \Y $not$lsu_bypass.v:0$526_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $not $not$lsu_bypass.v:0$539
    parameter \A_SIGNED 0
    parameter \A_WIDTH 170
    parameter \Y_WIDTH 170
    connect \A $shl$lsu_bypass.v:0$535_Y
    connect \Y $not$lsu_bypass.v:0$539_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $or $or$lsu_bypass.v:0$528
    parameter \A_SIGNED 0
    parameter \A_WIDTH 170
    parameter \B_SIGNED 0
    parameter \B_WIDTH 170
    parameter \Y_WIDTH 170
    connect \A $and$lsu_bypass.v:0$527_Y
    connect \B $shl$lsu_bypass.v:0$525_Y
    connect \Y $or$lsu_bypass.v:0$528_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $or $or$lsu_bypass.v:0$541
    parameter \A_SIGNED 0
    parameter \A_WIDTH 170
    parameter \B_SIGNED 0
    parameter \B_WIDTH 170
    parameter \Y_WIDTH 170
    connect \A $and$lsu_bypass.v:0$540_Y
    connect \B $shl$lsu_bypass.v:0$538_Y
    connect \Y $or$lsu_bypass.v:0$541_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $or $or$lsu_bypass.v:0$554
    parameter \A_SIGNED 0
    parameter \A_WIDTH 170
    parameter \B_SIGNED 0
    parameter \B_WIDTH 170
    parameter \Y_WIDTH 170
    connect \A $and$lsu_bypass.v:0$553_Y
    connect \B $shl$lsu_bypass.v:0$538_Y
    connect \Y $or$lsu_bypass.v:0$554_Y
  end
  attribute \full_case 1
  attribute \src "lsu_bypass.v:74.7-74.12|lsu_bypass.v:74.3-77.48"
  cell $mux $procmux$2113
    parameter \WIDTH 85
    connect \A $shiftx$lsu_bypass.v:0$561_Y
    connect \B \lsu_req_i
    connect \S \ready_o
    connect \Y \lsu_ctrl_o
  end
  attribute \full_case 1
  attribute \src "lsu_bypass.v:56.7-56.15|lsu_bypass.v:56.3-60.6"
  cell $mux $procmux$2131
    parameter \WIDTH 2
    connect \A $2\status_cnt[1:0]
    connect \B $sub$lsu_bypass.v:59$556_Y [1:0]
    connect \S \pop_st_i
    connect \Y $3\status_cnt[1:0]
  end
  attribute \full_case 1
  attribute \src "lsu_bypass.v:56.7-56.15|lsu_bypass.v:56.3-60.6"
  cell $mux $procmux$2134
    parameter \WIDTH 1
    connect \A $1\read_pointer[0:0]
    connect \B $add$lsu_bypass.v:58$555_Y [0]
    connect \S \pop_st_i
    connect \Y $2\read_pointer[0:0]
  end
  attribute \full_case 1
  attribute \src "lsu_bypass.v:56.7-56.15|lsu_bypass.v:56.3-60.6"
  cell $mux $procmux$2137
    parameter \WIDTH 170
    connect \A $2\mem_n[169:0]
    connect \B $or$lsu_bypass.v:0$554_Y
    connect \S \pop_st_i
    connect \Y $3\mem_n[169:0]
  end
  attribute \full_case 1
  attribute \src "lsu_bypass.v:51.7-51.15|lsu_bypass.v:51.3-55.6"
  cell $mux $procmux$2146
    parameter \WIDTH 2
    connect \A $1\status_cnt[1:0]
    connect \B $sub$lsu_bypass.v:54$543_Y [1:0]
    connect \S \pop_ld_i
    connect \Y $2\status_cnt[1:0]
  end
  attribute \full_case 1
  attribute \src "lsu_bypass.v:51.7-51.15|lsu_bypass.v:51.3-55.6"
  cell $mux $procmux$2149
    parameter \WIDTH 1
    connect \A \read_pointer_q
    connect \B $add$lsu_bypass.v:53$542_Y
    connect \S \pop_ld_i
    connect \Y $1\read_pointer[0:0]
  end
  attribute \full_case 1
  attribute \src "lsu_bypass.v:51.7-51.15|lsu_bypass.v:51.3-55.6"
  cell $mux $procmux$2152
    parameter \WIDTH 170
    connect \A $1\mem_n[169:0]
    connect \B $or$lsu_bypass.v:0$541_Y
    connect \S \pop_ld_i
    connect \Y $2\mem_n[169:0]
  end
  attribute \full_case 1
  attribute \src "lsu_bypass.v:46.7-46.22|lsu_bypass.v:46.3-50.6"
  cell $mux $procmux$2161
    parameter \WIDTH 2
    connect \A \status_cnt_q
    connect \B $add$lsu_bypass.v:49$530_Y [1:0]
    connect \S \lsu_req_valid_i
    connect \Y $1\status_cnt[1:0]
  end
  attribute \full_case 1
  attribute \src "lsu_bypass.v:46.7-46.22|lsu_bypass.v:46.3-50.6"
  cell $mux $procmux$2164
    parameter \WIDTH 1
    connect \A \write_pointer_q
    connect \B $add$lsu_bypass.v:48$529_Y
    connect \S \lsu_req_valid_i
    connect \Y $1\write_pointer[0:0]
  end
  attribute \full_case 1
  attribute \src "lsu_bypass.v:46.7-46.22|lsu_bypass.v:46.3-50.6"
  cell $mux $procmux$2167
    parameter \WIDTH 170
    connect \A \mem_q
    connect \B $or$lsu_bypass.v:0$528_Y
    connect \S \lsu_req_valid_i
    connect \Y $1\mem_n[169:0]
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $shiftx $shiftx$lsu_bypass.v:0$561
    parameter \A_SIGNED 0
    parameter \A_WIDTH 170
    parameter \B_SIGNED 1
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 85
    connect \A \mem_q
    connect \B { 1'0 $add$lsu_bypass.v:0$560_Y }
    connect \Y $shiftx$lsu_bypass.v:0$561_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $shl $shl$lsu_bypass.v:0$521
    parameter \A_SIGNED 0
    parameter \A_WIDTH 85
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 170
    connect \A 85'1111111111111111111111111111111111111111111111111111111111111111111111111111111111111
    connect \B $add$lsu_bypass.v:0$520_Y
    connect \Y $shl$lsu_bypass.v:0$521_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $shl $shl$lsu_bypass.v:0$525
    parameter \A_SIGNED 0
    parameter \A_WIDTH 85
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 170
    connect \A $and$lsu_bypass.v:0$522_Y
    connect \B $add$lsu_bypass.v:0$520_Y
    connect \Y $shl$lsu_bypass.v:0$525_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $shl $shl$lsu_bypass.v:0$535
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 170
    connect \A 1'1
    connect \B $add$lsu_bypass.v:52$534_Y
    connect \Y $shl$lsu_bypass.v:0$535_Y
  end
  attribute \src "lsu_bypass.v:0.0-0.0"
  cell $shl $shl$lsu_bypass.v:0$538
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 170
    connect \A 1'0
    connect \B $add$lsu_bypass.v:52$534_Y
    connect \Y $shl$lsu_bypass.v:0$538_Y
  end
  attribute \src "lsu_bypass.v:54.17-54.31"
  cell $sub $sub$lsu_bypass.v:54$543
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A $1\status_cnt[1:0]
    connect \B 1'1
    connect \Y $sub$lsu_bypass.v:54$543_Y [1:0]
  end
  attribute \src "lsu_bypass.v:59.17-59.31"
  cell $sub $sub$lsu_bypass.v:59$556
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A $2\status_cnt[1:0]
    connect \B 1'1
    connect \Y $sub$lsu_bypass.v:59$556_Y [1:0]
  end
  connect $auto$wreduce.cc:454:run$12258 [31:8] 24'000000000000000000000000
  connect $auto$wreduce.cc:454:run$12259 [31:8] 24'000000000000000000000000
  connect \empty \ready_o
end
attribute \hdlname "\\shift_reg"
attribute \src "shift_reg.v:1.1-39.10"
module \shift_reg
  parameter \Depth 1
  wire width 101 $auto$async2sync.cc:140:execute$12314
  attribute \src "shift_reg.v:8.13-8.18"
  wire input 1 \clk_i
  attribute \src "shift_reg.v:10.21-10.24"
  wire width 101 input 3 \d_i
  attribute \src "shift_reg.v:11.21-11.24"
  wire width 101 output 4 \d_o
  attribute \src "shift_reg.v:9.13-9.19"
  wire input 2 \rst_ni
  cell $mux $auto$async2sync.cc:149:execute$12315
    parameter \WIDTH 101
    connect \A 101'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    connect \B $auto$async2sync.cc:140:execute$12314
    connect \S \rst_ni
    connect \Y \d_o
  end
  attribute \src "shift_reg.v:19.4-23.17"
  cell $sdff $procdff$11787
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 101'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \WIDTH 101
    connect \CLK \clk_i
    connect \D \d_i
    connect \Q $auto$async2sync.cc:140:execute$12314
    connect \SRST \rst_ni
  end
end
attribute \dynports 1
attribute \hdlname "\\store_buffer"
attribute \src "store_buffer.v:1.1-248.10"
module \store_buffer
  attribute \src "store_buffer.v:166.2-215.5"
  wire $10\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $11\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $11\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $12\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $12\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $13\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $13\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $14\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $14\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $15\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $15\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $16\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $16\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $17\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $17\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $18\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $18\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $19\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $19\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:142.2-165.5"
  wire width 292 $1\commit_queue_n[291:0]
  wire width 3 $1\core_if.speculative_status_cnt[4:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $1\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:85.2-117.5"
  wire width 292 $1\speculative_queue_n[291:0]
  attribute \src "store_buffer.v:85.2-117.5"
  wire width 2 $1\speculative_write_pointer_n[1:0]
  wire width 3 $1\store_if.commit_status_cnt[4:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $1\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:142.2-165.5"
  wire width 292 $2\commit_queue_n[291:0]
  attribute \src "store_buffer.v:142.2-165.5"
  wire width 2 $2\commit_read_pointer_n[1:0]
  attribute \src "store_buffer.v:85.2-117.5"
  wire width 292 $2\speculative_queue_n[291:0]
  wire width 3 $2\store_if.commit_status_cnt[4:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $3\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $3\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $4\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $4\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $5\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $5\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $6\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $6\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $7\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $7\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire $8\page_offset_matches_o[0:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $8\sv2v_autoblock_2._sv2v_jump[1:0]
  attribute \src "store_buffer.v:166.2-215.5"
  wire width 2 $9\sv2v_autoblock_2._sv2v_jump[1:0]
  wire width 11 $add$store_buffer.v:0$738_Y
  wire width 11 $add$store_buffer.v:0$752_Y
  wire width 11 $add$store_buffer.v:0$766_Y
  wire width 11 $add$store_buffer.v:0$780_Y
  wire width 11 $add$store_buffer.v:0$821_Y
  wire width 11 $add$store_buffer.v:0$827_Y
  wire width 11 $add$store_buffer.v:0$833_Y
  wire width 11 $add$store_buffer.v:0$839_Y
  wire width 11 $add$store_buffer.v:0$845_Y
  wire width 11 $add$store_buffer.v:0$878_Y
  wire width 11 $add$store_buffer.v:0$882_Y
  wire width 3 $add$store_buffer.v:100$802_Y
  wire width 10 $add$store_buffer.v:103$806_Y
  attribute \src "store_buffer.v:104.33-104.66"
  wire width 2 $add$store_buffer.v:104$814_Y
  attribute \src "store_buffer.v:128.41-128.333"
  wire width 32 $add$store_buffer.v:128$820_Y
  attribute \src "store_buffer.v:131.41-131.673"
  wire width 32 $add$store_buffer.v:131$826_Y
  attribute \src "store_buffer.v:134.41-134.74"
  wire width 32 $add$store_buffer.v:134$832_Y
  attribute \src "store_buffer.v:137.41-137.73"
  wire width 32 $add$store_buffer.v:137$838_Y
  wire width 10 $add$store_buffer.v:140$844_Y
  wire width 10 $add$store_buffer.v:151$857_Y
  attribute \src "store_buffer.v:155.29-155.57"
  wire width 2 $add$store_buffer.v:155$872_Y
  wire width 10 $add$store_buffer.v:160$877_Y
  attribute \src "store_buffer.v:161.29-161.58"
  wire width 2 $add$store_buffer.v:161$892_Y
  wire width 3 $add$store_buffer.v:162$893_Y
  wire width 10 $add$store_buffer.v:94$737_Y
  wire width 10 $add$store_buffer.v:95$751_Y
  wire width 10 $add$store_buffer.v:96$765_Y
  wire width 10 $add$store_buffer.v:97$779_Y
  wire width 10 $add$store_buffer.v:98$793_Y
  attribute \src "store_buffer.v:99.34-99.68"
  wire width 2 $add$store_buffer.v:99$801_Y
  wire width 34 $and$store_buffer.v:0$741_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $and$store_buffer.v:0$748_Y
  wire width 32 $and$store_buffer.v:0$755_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $and$store_buffer.v:0$762_Y
  wire width 4 $and$store_buffer.v:0$769_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $and$store_buffer.v:0$776_Y
  wire width 2 $and$store_buffer.v:0$783_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $and$store_buffer.v:0$790_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $and$store_buffer.v:0$799_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $and$store_buffer.v:0$812_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $and$store_buffer.v:0$870_Y
  wire width 73 $and$store_buffer.v:0$884_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $and$store_buffer.v:0$890_Y
  wire width 292 $auto$async2sync.cc:140:execute$12316
  wire width 3 $auto$async2sync.cc:140:execute$12318
  wire width 2 $auto$async2sync.cc:140:execute$12320
  wire width 2 $auto$async2sync.cc:140:execute$12322
  wire width 292 $auto$async2sync.cc:140:execute$12324
  wire width 3 $auto$async2sync.cc:140:execute$12326
  wire width 2 $auto$async2sync.cc:140:execute$12328
  wire width 2 $auto$async2sync.cc:140:execute$12330
  wire $auto$opt_dff.cc:276:combine_resets$13363
  wire $auto$rtlil.cc:2127:Not$11691
  wire $auto$rtlil.cc:2127:Not$13362
  wire $auto$rtlil.cc:2817:Anyseq$12639
  wire width 2 $auto$rtlil.cc:2817:Anyseq$12641
  attribute \src "store_buffer.v:160.24-160.51"
  wire width 32 $auto$wreduce.cc:454:run$12290
  attribute \src "store_buffer.v:94.25-94.57"
  wire width 32 $auto$wreduce.cc:454:run$12291
  attribute \src "store_buffer.v:156.25-156.46"
  attribute \unused_bits "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$12292
  attribute \src "store_buffer.v:178.13-178.68"
  wire $eq$store_buffer.v:178$896_Y
  attribute \src "store_buffer.v:178.13-178.68"
  wire $eq$store_buffer.v:178$899_Y
  attribute \src "store_buffer.v:178.13-178.68"
  wire $eq$store_buffer.v:178$902_Y
  attribute \src "store_buffer.v:178.13-178.68"
  wire $eq$store_buffer.v:178$905_Y
  attribute \src "store_buffer.v:198.14-198.74"
  wire $eq$store_buffer.v:198$912_Y
  attribute \src "store_buffer.v:198.14-198.74"
  wire $eq$store_buffer.v:198$915_Y
  attribute \src "store_buffer.v:198.14-198.74"
  wire $eq$store_buffer.v:198$918_Y
  attribute \src "store_buffer.v:198.14-198.74"
  wire $eq$store_buffer.v:198$921_Y
  attribute \src "store_buffer.v:210.9-210.28"
  wire $eq$store_buffer.v:210$926_Y
  attribute \src "store_buffer.v:211.11-211.47"
  wire $eq$store_buffer.v:211$927_Y
  attribute \src "store_buffer.v:74.33-74.62"
  wire $eq$store_buffer.v:74$705_Y
  attribute \src "store_buffer.v:178.12-178.101"
  wire $logic_and$store_buffer.v:178$897_Y
  attribute \src "store_buffer.v:178.12-178.101"
  wire $logic_and$store_buffer.v:178$900_Y
  attribute \src "store_buffer.v:178.12-178.101"
  wire $logic_and$store_buffer.v:178$903_Y
  attribute \src "store_buffer.v:178.12-178.101"
  wire $logic_and$store_buffer.v:178$906_Y
  attribute \src "store_buffer.v:198.13-198.112"
  wire $logic_and$store_buffer.v:198$913_Y
  attribute \src "store_buffer.v:198.13-198.112"
  wire $logic_and$store_buffer.v:198$916_Y
  attribute \src "store_buffer.v:198.13-198.112"
  wire $logic_and$store_buffer.v:198$919_Y
  attribute \src "store_buffer.v:198.13-198.112"
  wire $logic_and$store_buffer.v:198$922_Y
  attribute \src "store_buffer.v:211.10-211.73"
  wire $logic_and$store_buffer.v:211$928_Y
  attribute \src "store_buffer.v:176.11-176.29"
  wire $lt$store_buffer.v:176$898_Y
  attribute \src "store_buffer.v:176.11-176.29"
  wire $lt$store_buffer.v:176$901_Y
  attribute \src "store_buffer.v:176.11-176.29"
  wire $lt$store_buffer.v:176$904_Y
  attribute \src "store_buffer.v:196.12-196.30"
  wire $lt$store_buffer.v:196$911_Y
  attribute \src "store_buffer.v:196.12-196.30"
  wire $lt$store_buffer.v:196$914_Y
  attribute \src "store_buffer.v:196.12-196.30"
  wire $lt$store_buffer.v:196$917_Y
  attribute \src "store_buffer.v:196.12-196.30"
  wire $lt$store_buffer.v:196$920_Y
  attribute \src "store_buffer.v:88.14-88.42"
  wire $lt$store_buffer.v:88$724_Y
  attribute \src "store_buffer.v:103.25-103.56"
  wire width 32 $mul$store_buffer.v:103$805_Y
  attribute \src "store_buffer.v:128.42-128.68"
  wire width 32 $mul$store_buffer.v:128$819_Y
  attribute \src "store_buffer.v:186.10-186.29"
  wire $ne$store_buffer.v:186$909_Y
  attribute \src "store_buffer.v:206.11-206.30"
  wire $ne$store_buffer.v:206$925_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $not$store_buffer.v:0$747_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $not$store_buffer.v:0$761_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $not$store_buffer.v:0$775_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $not$store_buffer.v:0$789_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $not$store_buffer.v:0$798_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $not$store_buffer.v:0$811_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $not$store_buffer.v:0$869_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $not$store_buffer.v:0$889_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $or$store_buffer.v:0$749_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $or$store_buffer.v:0$763_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $or$store_buffer.v:0$777_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $or$store_buffer.v:0$791_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $or$store_buffer.v:0$800_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $or$store_buffer.v:0$813_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $or$store_buffer.v:0$871_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $or$store_buffer.v:0$891_Y
  wire $procmux$1100_Y
  wire $procmux$1226_CMP
  wire width 2 $procmux$950_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 73 $shiftx$store_buffer.v:0$883_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$740_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$746_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$754_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$760_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$768_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$774_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$782_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$788_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$794_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$807_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$810_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$865_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$868_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$879_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 292 $shl$store_buffer.v:0$888_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$739_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$753_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$767_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$781_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$822_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$828_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$834_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$840_Y
  attribute \src "store_buffer.v:0.0-0.0"
  wire width 32 $sub$store_buffer.v:0$846_Y
  attribute \src "store_buffer.v:105.29-105.55"
  attribute \unused_bits "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$store_buffer.v:105$815_Y
  attribute \src "store_buffer.v:44.19-44.23"
  wire width 4 input 15 \be_i
  attribute \src "store_buffer.v:27.13-27.18"
  wire input 1 \clk_i
  attribute \src "store_buffer.v:34.13-34.21"
  wire input 8 \commit_i
  attribute \src "store_buffer.v:60.14-60.28"
  wire width 292 \commit_queue_n
  attribute \src "store_buffer.v:61.14-61.28"
  wire width 292 \commit_queue_q
  attribute \src "store_buffer.v:70.12-70.33"
  wire width 2 \commit_read_pointer_n
  attribute \src "store_buffer.v:71.12-71.33"
  wire width 2 \commit_read_pointer_q
  attribute \src "store_buffer.v:35.13-35.27"
  wire output 9 \commit_ready_o
  attribute \src "store_buffer.v:64.12-64.31"
  wire width 3 \commit_status_cnt_n
  attribute \src "store_buffer.v:65.12-65.31"
  wire width 3 \commit_status_cnt_q
  attribute \src "store_buffer.v:72.12-72.34"
  wire width 2 \commit_write_pointer_n
  attribute \src "store_buffer.v:73.12-73.34"
  wire width 2 \commit_write_pointer_q
  wire width 3 \core_if.speculative_status_cnt
  attribute \src "store_buffer.v:43.20-43.26"
  wire width 32 input 14 \data_i
  attribute \src "store_buffer.v:45.19-45.30"
  wire width 2 input 16 \data_size_i
  attribute \src "store_buffer.v:29.13-29.20"
  wire input 3 \flush_i
  attribute \src "store_buffer.v:30.13-30.28"
  wire output 4 \no_st_pending_o
  attribute \src "store_buffer.v:42.20-42.27"
  wire width 34 input 13 \paddr_i
  attribute \src "store_buffer.v:32.20-32.33"
  wire width 12 input 6 \page_offset_i
  attribute \src "store_buffer.v:33.13-33.34"
  wire output 7 \page_offset_matches_o
  attribute \src "store_buffer.v:36.13-36.20"
  wire output 10 \ready_o
  attribute \src "store_buffer.v:50.20-50.30"
  wire width 35 input 17 \req_port_i
  attribute \src "store_buffer.v:55.131-55.141"
  wire width 77 output 18 \req_port_o
  attribute \src "store_buffer.v:28.13-28.19"
  wire input 2 \rst_ni
  attribute \src "store_buffer.v:57.14-57.33"
  attribute \unused_bits "0 73 146 219"
  wire width 292 \speculative_queue_n
  attribute \src "store_buffer.v:58.14-58.33"
  wire width 292 \speculative_queue_q
  attribute \src "store_buffer.v:66.12-66.38"
  wire width 2 \speculative_read_pointer_n
  attribute \src "store_buffer.v:67.12-67.38"
  wire width 2 \speculative_read_pointer_q
  attribute \src "store_buffer.v:63.12-63.36"
  wire width 3 \speculative_status_cnt_q
  attribute \src "store_buffer.v:68.12-68.39"
  wire width 2 \speculative_write_pointer_n
  attribute \src "store_buffer.v:69.12-69.39"
  wire width 2 \speculative_write_pointer_q
  attribute \src "store_buffer.v:76.20-76.29"
  wire width 2 output 19 \state_q_0
  attribute \src "store_buffer.v:78.20-78.29"
  wire width 2 output 20 \state_q_1
  attribute \src "store_buffer.v:80.20-80.29"
  wire width 2 output 21 \state_q_2
  attribute \src "store_buffer.v:82.20-82.29"
  wire width 2 output 22 \state_q_3
  attribute \src "store_buffer.v:31.14-31.34"
  wire output 5 \store_buffer_empty_o
  attribute \src "store_buffer.v:143.35-143.52"
  attribute \unused_bits "3 4"
  wire width 5 \store_if.commit_status_cnt
  attribute \src "store_buffer.v:139.13-139.27"
  wire width 2 offset 1 \sv2v_tmp_51F0D
  attribute \src "store_buffer.v:133.14-133.28"
  wire width 32 offset 1 \sv2v_tmp_6B7F3
  attribute \src "store_buffer.v:130.130-130.144"
  wire width 22 offset 1 \sv2v_tmp_71805
  attribute \src "store_buffer.v:121.13-121.27"
  wire offset 1 \sv2v_tmp_80AC7
  attribute \src "store_buffer.v:136.13-136.27"
  wire width 4 offset 1 \sv2v_tmp_8DCF7
  attribute \src "store_buffer.v:127.352-127.366"
  wire width 12 offset 1 \sv2v_tmp_9099D
  attribute \src "store_buffer.v:118.13-118.27"
  wire offset 1 \sv2v_tmp_A682E
  attribute \src "store_buffer.v:124.13-124.27"
  wire offset 1 \sv2v_tmp_F170F
  attribute \src "store_buffer.v:37.13-37.20"
  wire input 11 \valid_i
  attribute \src "store_buffer.v:38.13-38.34"
  wire input 12 \valid_without_flush_i
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$738
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:94$737_Y
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$738_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$752
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:95$751_Y
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$752_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$766
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:96$765_Y
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$766_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$780
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:97$779_Y
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$780_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$821
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:128$820_Y [9:0]
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$821_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$827
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:131$826_Y [9:0]
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$827_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$833
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:134$832_Y [9:0]
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$833_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$839
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:137$838_Y [9:0]
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$839_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$845
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:140$844_Y
    connect \B 1'1
    connect \Y $add$store_buffer.v:0$845_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$878
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:160$877_Y
    connect \B 1'0
    connect \Y $add$store_buffer.v:0$878_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $add $add$store_buffer.v:0$882
    parameter \A_SIGNED 0
    parameter \A_WIDTH 10
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 11
    connect \A $add$store_buffer.v:103$806_Y
    connect \B 1'0
    connect \Y $add$store_buffer.v:0$882_Y
  end
  attribute \src "store_buffer.v:100.29-100.55"
  cell $add $add$store_buffer.v:100$802
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \speculative_status_cnt_q
    connect \B 1'1
    connect \Y $add$store_buffer.v:100$802_Y
  end
  attribute \src "store_buffer.v:104.33-104.66"
  cell $add $add$store_buffer.v:104$814
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \speculative_read_pointer_q
    connect \B 1'1
    connect \Y $add$store_buffer.v:104$814_Y
  end
  attribute \src "store_buffer.v:128.41-128.333"
  cell $add $add$store_buffer.v:128$820
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 10
    connect \A $mul$store_buffer.v:128$819_Y [8:0]
    connect \B 6'110010
    connect \Y $add$store_buffer.v:128$820_Y [9:0]
  end
  attribute \src "store_buffer.v:131.41-131.673"
  cell $add $add$store_buffer.v:131$826
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 10
    connect \A $mul$store_buffer.v:128$819_Y [8:0]
    connect \B 7'1001000
    connect \Y $add$store_buffer.v:131$826_Y [9:0]
  end
  attribute \src "store_buffer.v:134.41-134.74"
  cell $add $add$store_buffer.v:134$832
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 10
    connect \A $mul$store_buffer.v:128$819_Y [8:0]
    connect \B 6'100110
    connect \Y $add$store_buffer.v:134$832_Y [9:0]
  end
  attribute \src "store_buffer.v:137.41-137.73"
  cell $add $add$store_buffer.v:137$838
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 10
    connect \A $mul$store_buffer.v:128$819_Y [8:0]
    connect \B 3'110
    connect \Y $add$store_buffer.v:137$838_Y [9:0]
  end
  attribute \src "store_buffer.v:140.41-140.73"
  cell $add $add$store_buffer.v:140$844
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 10
    connect \A $mul$store_buffer.v:128$819_Y [8:0]
    connect \B 2'10
    connect \Y $add$store_buffer.v:140$844_Y
  end
  attribute \src "store_buffer.v:151.22-151.54"
  cell $add $add$store_buffer.v:151$857
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 10
    connect \A $mul$store_buffer.v:128$819_Y [8:0]
    connect \B 1'0
    connect \Y $add$store_buffer.v:151$857_Y
  end
  attribute \src "store_buffer.v:155.29-155.57"
  cell $add $add$store_buffer.v:155$872
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \commit_read_pointer_q
    connect \B 1'1
    connect \Y $add$store_buffer.v:155$872_Y
  end
  attribute \src "store_buffer.v:160.19-160.52"
  cell $add $add$store_buffer.v:160$877
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 10
    connect \A 1'0
    connect \B $auto$wreduce.cc:454:run$12290 [8:0]
    connect \Y $add$store_buffer.v:160$877_Y
  end
  attribute \src "store_buffer.v:160.80-160.117"
  cell $add $add$store_buffer.v:160$881
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 10
    connect \A 1'0
    connect \B $mul$store_buffer.v:103$805_Y [8:0]
    connect \Y $add$store_buffer.v:103$806_Y
  end
  attribute \src "store_buffer.v:161.29-161.58"
  cell $add $add$store_buffer.v:161$892
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \commit_write_pointer_q
    connect \B 1'1
    connect \Y $add$store_buffer.v:161$892_Y
  end
  attribute \src "store_buffer.v:162.24-162.45"
  cell $add $add$store_buffer.v:162$893
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A $1\store_if.commit_status_cnt[4:0]
    connect \B 1'1
    connect \Y $add$store_buffer.v:162$893_Y
  end
  attribute \src "store_buffer.v:94.24-94.63"
  cell $add $add$store_buffer.v:94$737
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 10
    connect \A $auto$wreduce.cc:454:run$12291 [8:0]
    connect \B 7'1001000
    connect \Y $add$store_buffer.v:94$737_Y
  end
  attribute \src "store_buffer.v:95.24-95.63"
  cell $add $add$store_buffer.v:95$751
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 10
    connect \A $auto$wreduce.cc:454:run$12291 [8:0]
    connect \B 6'100110
    connect \Y $add$store_buffer.v:95$751_Y
  end
  attribute \src "store_buffer.v:96.24-96.62"
  cell $add $add$store_buffer.v:96$765
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 10
    connect \A $auto$wreduce.cc:454:run$12291 [8:0]
    connect \B 3'110
    connect \Y $add$store_buffer.v:96$765_Y
  end
  attribute \src "store_buffer.v:97.24-97.62"
  cell $add $add$store_buffer.v:97$779
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 10
    connect \A $auto$wreduce.cc:454:run$12291 [8:0]
    connect \B 2'10
    connect \Y $add$store_buffer.v:97$779_Y
  end
  attribute \src "store_buffer.v:98.24-98.62"
  cell $add $add$store_buffer.v:98$793
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 10
    connect \A $auto$wreduce.cc:454:run$12291 [8:0]
    connect \B 1'0
    connect \Y $add$store_buffer.v:98$793_Y
  end
  attribute \src "store_buffer.v:99.34-99.68"
  cell $add $add$store_buffer.v:99$801
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \speculative_write_pointer_q
    connect \B 1'1
    connect \Y $add$store_buffer.v:99$801_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$741
    parameter \A_SIGNED 0
    parameter \A_WIDTH 34
    parameter \B_SIGNED 0
    parameter \B_WIDTH 34
    parameter \Y_WIDTH 34
    connect \A 34'1111111111111111111111111111111111
    connect \B \paddr_i
    connect \Y $and$store_buffer.v:0$741_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$748
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A \speculative_queue_q
    connect \B $not$store_buffer.v:0$747_Y
    connect \Y $and$store_buffer.v:0$748_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$755
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 32'11111111111111111111111111111111
    connect \B \data_i
    connect \Y $and$store_buffer.v:0$755_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$762
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $or$store_buffer.v:0$749_Y
    connect \B $not$store_buffer.v:0$761_Y
    connect \Y $and$store_buffer.v:0$762_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$769
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A 4'1111
    connect \B \be_i
    connect \Y $and$store_buffer.v:0$769_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$776
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $or$store_buffer.v:0$763_Y
    connect \B $not$store_buffer.v:0$775_Y
    connect \Y $and$store_buffer.v:0$776_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$783
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 2
    connect \A 2'11
    connect \B \data_size_i
    connect \Y $and$store_buffer.v:0$783_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$790
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $or$store_buffer.v:0$777_Y
    connect \B $not$store_buffer.v:0$789_Y
    connect \Y $and$store_buffer.v:0$790_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$799
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $or$store_buffer.v:0$791_Y
    connect \B $not$store_buffer.v:0$798_Y
    connect \Y $and$store_buffer.v:0$799_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$812
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $1\speculative_queue_n[291:0]
    connect \B $not$store_buffer.v:0$811_Y
    connect \Y $and$store_buffer.v:0$812_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$870
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A \commit_queue_q
    connect \B $not$store_buffer.v:0$869_Y
    connect \Y $and$store_buffer.v:0$870_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$884
    parameter \A_SIGNED 0
    parameter \A_WIDTH 73
    parameter \B_SIGNED 0
    parameter \B_WIDTH 73
    parameter \Y_WIDTH 73
    connect \A 73'1111111111111111111111111111111111111111111111111111111111111111111111111
    connect \B $shiftx$store_buffer.v:0$883_Y
    connect \Y $and$store_buffer.v:0$884_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $and $and$store_buffer.v:0$890
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $1\commit_queue_n[291:0]
    connect \B $not$store_buffer.v:0$889_Y
    connect \Y $and$store_buffer.v:0$890_Y
  end
  attribute \src "store_buffer.v:74.32-74.81"
  cell $and $and$store_buffer.v:74$706
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:74$705_Y
    connect \B \no_st_pending_o
    connect \Y \store_buffer_empty_o
  end
  cell $mux $auto$async2sync.cc:149:execute$12317
    parameter \WIDTH 292
    connect \A 292'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    connect \B $auto$async2sync.cc:140:execute$12316
    connect \S \rst_ni
    connect \Y \commit_queue_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12319
    parameter \WIDTH 3
    connect \A 3'000
    connect \B $auto$async2sync.cc:140:execute$12318
    connect \S \rst_ni
    connect \Y \commit_status_cnt_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12321
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$12320
    connect \S \rst_ni
    connect \Y \commit_read_pointer_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12323
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$12322
    connect \S \rst_ni
    connect \Y \commit_write_pointer_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12325
    parameter \WIDTH 292
    connect \A 292'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    connect \B $auto$async2sync.cc:140:execute$12324
    connect \S \rst_ni
    connect \Y \speculative_queue_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12327
    parameter \WIDTH 3
    connect \A 3'000
    connect \B $auto$async2sync.cc:140:execute$12326
    connect \S \rst_ni
    connect \Y \speculative_status_cnt_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12329
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$12328
    connect \S \rst_ni
    connect \Y \speculative_read_pointer_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12331
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$12330
    connect \S \rst_ni
    connect \Y \speculative_write_pointer_q
  end
  cell $not $auto$opt_dff.cc:273:combine_resets$13361
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $auto$rtlil.cc:2127:Not$13362
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$13364
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \flush_i $auto$rtlil.cc:2127:Not$13362 }
    connect \Y $auto$opt_dff.cc:276:combine_resets$13363
  end
  attribute \src "store_buffer.v:220.2-233.5"
  cell $sdff $auto$opt_dff.cc:702:run$13365
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D \core_if.speculative_status_cnt
    connect \Q $auto$async2sync.cc:140:execute$12326
    connect \SRST $auto$opt_dff.cc:276:combine_resets$13363
  end
  attribute \src "store_buffer.v:220.2-233.5"
  cell $sdff $auto$opt_dff.cc:702:run$13370
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 4'0000
    parameter \WIDTH 4
    connect \CLK \clk_i
    connect \D { $2\speculative_queue_n[291:0] [219] $2\speculative_queue_n[291:0] [146] $2\speculative_queue_n[291:0] [73] $2\speculative_queue_n[291:0] [0] }
    connect \Q { $auto$async2sync.cc:140:execute$12324 [219] $auto$async2sync.cc:140:execute$12324 [146] $auto$async2sync.cc:140:execute$12324 [73] $auto$async2sync.cc:140:execute$12324 [0] }
    connect \SRST $auto$opt_dff.cc:276:combine_resets$13363
  end
  cell $anyseq $auto$setundef.cc:501:execute$12638
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12639
  end
  cell $anyseq $auto$setundef.cc:501:execute$12640
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$12641
  end
  attribute \src "store_buffer.v:146.21-146.45"
  cell $logic_not $eq$store_buffer.v:146$855
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \commit_status_cnt_q
    connect \Y \no_st_pending_o
  end
  attribute \src "store_buffer.v:178.13-178.68"
  cell $eq $eq$store_buffer.v:178$896
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \commit_queue_q [50:42]
    connect \Y $eq$store_buffer.v:178$896_Y
  end
  attribute \src "store_buffer.v:178.13-178.68"
  cell $eq $eq$store_buffer.v:178$899
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \commit_queue_q [123:115]
    connect \Y $eq$store_buffer.v:178$899_Y
  end
  attribute \src "store_buffer.v:178.13-178.68"
  cell $eq $eq$store_buffer.v:178$902
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \commit_queue_q [196:188]
    connect \Y $eq$store_buffer.v:178$902_Y
  end
  attribute \src "store_buffer.v:178.13-178.68"
  cell $eq $eq$store_buffer.v:178$905
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \commit_queue_q [269:261]
    connect \Y $eq$store_buffer.v:178$905_Y
  end
  attribute \src "store_buffer.v:190.8-190.27"
  cell $logic_not $eq$store_buffer.v:190$910
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $9\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \Y $auto$rtlil.cc:2127:Not$11691
  end
  attribute \src "store_buffer.v:198.14-198.74"
  cell $eq $eq$store_buffer.v:198$912
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \speculative_queue_q [50:42]
    connect \Y $eq$store_buffer.v:198$912_Y
  end
  attribute \src "store_buffer.v:198.14-198.74"
  cell $eq $eq$store_buffer.v:198$915
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \speculative_queue_q [123:115]
    connect \Y $eq$store_buffer.v:198$915_Y
  end
  attribute \src "store_buffer.v:198.14-198.74"
  cell $eq $eq$store_buffer.v:198$918
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \speculative_queue_q [196:188]
    connect \Y $eq$store_buffer.v:198$918_Y
  end
  attribute \src "store_buffer.v:198.14-198.74"
  cell $eq $eq$store_buffer.v:198$921
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \speculative_queue_q [269:261]
    connect \Y $eq$store_buffer.v:198$921_Y
  end
  attribute \src "store_buffer.v:210.9-210.28"
  cell $logic_not $eq$store_buffer.v:210$926
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $19\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \Y $eq$store_buffer.v:210$926_Y
  end
  attribute \src "store_buffer.v:211.11-211.47"
  cell $eq $eq$store_buffer.v:211$927
    parameter \A_SIGNED 0
    parameter \A_WIDTH 9
    parameter \B_SIGNED 0
    parameter \B_WIDTH 9
    parameter \Y_WIDTH 1
    connect \A \page_offset_i [11:3]
    connect \B \paddr_i [11:3]
    connect \Y $eq$store_buffer.v:211$927_Y
  end
  attribute \src "store_buffer.v:74.33-74.62"
  cell $logic_not $eq$store_buffer.v:74$705
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \speculative_status_cnt_q
    connect \Y $eq$store_buffer.v:74$705_Y
  end
  attribute \src "store_buffer.v:178.12-178.101"
  cell $logic_and $logic_and$store_buffer.v:178$897
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:178$896_Y
    connect \B \commit_queue_q [0]
    connect \Y $logic_and$store_buffer.v:178$897_Y
  end
  attribute \src "store_buffer.v:178.12-178.101"
  cell $logic_and $logic_and$store_buffer.v:178$900
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:178$899_Y
    connect \B \commit_queue_q [73]
    connect \Y $logic_and$store_buffer.v:178$900_Y
  end
  attribute \src "store_buffer.v:178.12-178.101"
  cell $logic_and $logic_and$store_buffer.v:178$903
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:178$902_Y
    connect \B \commit_queue_q [146]
    connect \Y $logic_and$store_buffer.v:178$903_Y
  end
  attribute \src "store_buffer.v:178.12-178.101"
  cell $logic_and $logic_and$store_buffer.v:178$906
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:178$905_Y
    connect \B \commit_queue_q [219]
    connect \Y $logic_and$store_buffer.v:178$906_Y
  end
  attribute \src "store_buffer.v:198.13-198.112"
  cell $logic_and $logic_and$store_buffer.v:198$913
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:198$912_Y
    connect \B \speculative_queue_q [0]
    connect \Y $logic_and$store_buffer.v:198$913_Y
  end
  attribute \src "store_buffer.v:198.13-198.112"
  cell $logic_and $logic_and$store_buffer.v:198$916
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:198$915_Y
    connect \B \speculative_queue_q [73]
    connect \Y $logic_and$store_buffer.v:198$916_Y
  end
  attribute \src "store_buffer.v:198.13-198.112"
  cell $logic_and $logic_and$store_buffer.v:198$919
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:198$918_Y
    connect \B \speculative_queue_q [146]
    connect \Y $logic_and$store_buffer.v:198$919_Y
  end
  attribute \src "store_buffer.v:198.13-198.112"
  cell $logic_and $logic_and$store_buffer.v:198$922
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:198$921_Y
    connect \B \speculative_queue_q [219]
    connect \Y $logic_and$store_buffer.v:198$922_Y
  end
  attribute \src "store_buffer.v:211.10-211.73"
  cell $logic_and $logic_and$store_buffer.v:211$928
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$store_buffer.v:211$927_Y
    connect \B \valid_without_flush_i
    connect \Y $logic_and$store_buffer.v:211$928_Y
  end
  attribute \src "store_buffer.v:77.47-77.90"
  cell $logic_or $logic_or$store_buffer.v:77$707
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \speculative_queue_q [0]
    connect \B \commit_queue_q [0]
    connect \Y \state_q_0 [0]
  end
  attribute \src "store_buffer.v:79.48-79.93"
  cell $logic_or $logic_or$store_buffer.v:79$708
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \speculative_queue_q [73]
    connect \B \commit_queue_q [73]
    connect \Y \state_q_1 [0]
  end
  attribute \src "store_buffer.v:81.49-81.96"
  cell $logic_or $logic_or$store_buffer.v:81$709
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \speculative_queue_q [146]
    connect \B \commit_queue_q [146]
    connect \Y \state_q_2 [0]
  end
  attribute \src "store_buffer.v:83.49-83.96"
  cell $logic_or $logic_or$store_buffer.v:83$710
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \speculative_queue_q [219]
    connect \B \commit_queue_q [219]
    connect \Y \state_q_3 [0]
  end
  attribute \src "store_buffer.v:88.13-88.55"
  cell $logic_or $logic_or$store_buffer.v:88$725
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $lt$store_buffer.v:88$724_Y
    connect \B \commit_i
    connect \Y \ready_o
  end
  attribute \src "store_buffer.v:145.20-145.65"
  cell $lt $lt$store_buffer.v:145$854
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \commit_status_cnt_q
    connect \B 3'100
    connect \Y \commit_ready_o
  end
  attribute \src "store_buffer.v:176.11-176.29"
  cell $lt $lt$store_buffer.v:176$898
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $1\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'10
    connect \Y $lt$store_buffer.v:176$898_Y
  end
  attribute \src "store_buffer.v:176.11-176.29"
  cell $lt $lt$store_buffer.v:176$901
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $3\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'10
    connect \Y $lt$store_buffer.v:176$901_Y
  end
  attribute \src "store_buffer.v:176.11-176.29"
  cell $lt $lt$store_buffer.v:176$904
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $5\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'10
    connect \Y $lt$store_buffer.v:176$904_Y
  end
  attribute \src "store_buffer.v:196.12-196.30"
  cell $lt $lt$store_buffer.v:196$911
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $9\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'10
    connect \Y $lt$store_buffer.v:196$911_Y
  end
  attribute \src "store_buffer.v:196.12-196.30"
  cell $lt $lt$store_buffer.v:196$914
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $11\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'10
    connect \Y $lt$store_buffer.v:196$914_Y
  end
  attribute \src "store_buffer.v:196.12-196.30"
  cell $lt $lt$store_buffer.v:196$917
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $13\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'10
    connect \Y $lt$store_buffer.v:196$917_Y
  end
  attribute \src "store_buffer.v:196.12-196.30"
  cell $lt $lt$store_buffer.v:196$920
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $15\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'10
    connect \Y $lt$store_buffer.v:196$920_Y
  end
  attribute \src "store_buffer.v:88.14-88.42"
  cell $lt $lt$store_buffer.v:88$724
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \speculative_status_cnt_q
    connect \B 2'11
    connect \Y $lt$store_buffer.v:88$724_Y
  end
  attribute \src "store_buffer.v:103.25-103.56"
  cell $mul $mul$store_buffer.v:103$805
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 9
    connect \A \speculative_read_pointer_q
    connect \B 7'1001001
    connect \Y $mul$store_buffer.v:103$805_Y [8:0]
  end
  attribute \src "store_buffer.v:128.42-128.68"
  cell $mul $mul$store_buffer.v:128$819
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 9
    connect \A \commit_read_pointer_q
    connect \B 7'1001001
    connect \Y $mul$store_buffer.v:128$819_Y [8:0]
  end
  attribute \src "store_buffer.v:160.24-160.51"
  cell $mul $mul$store_buffer.v:160$876
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 9
    connect \A \commit_write_pointer_q
    connect \B 7'1001001
    connect \Y $auto$wreduce.cc:454:run$12290 [8:0]
  end
  attribute \src "store_buffer.v:94.25-94.57"
  cell $mul $mul$store_buffer.v:94$736
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 9
    connect \A \speculative_write_pointer_q
    connect \B 7'1001001
    connect \Y $auto$wreduce.cc:454:run$12291 [8:0]
  end
  attribute \src "store_buffer.v:186.10-186.29"
  cell $ne $ne$store_buffer.v:186$909
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $7\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'11
    connect \Y $ne$store_buffer.v:186$909_Y
  end
  attribute \src "store_buffer.v:206.11-206.30"
  cell $ne $ne$store_buffer.v:206$925
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $17\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'11
    connect \Y $ne$store_buffer.v:206$925_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $not $not$store_buffer.v:0$747
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $shl$store_buffer.v:0$740_Y
    connect \Y $not$store_buffer.v:0$747_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $not $not$store_buffer.v:0$761
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $shl$store_buffer.v:0$754_Y
    connect \Y $not$store_buffer.v:0$761_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $not $not$store_buffer.v:0$775
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $shl$store_buffer.v:0$768_Y
    connect \Y $not$store_buffer.v:0$775_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $not $not$store_buffer.v:0$789
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $shl$store_buffer.v:0$782_Y
    connect \Y $not$store_buffer.v:0$789_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $not $not$store_buffer.v:0$798
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $shl$store_buffer.v:0$794_Y
    connect \Y $not$store_buffer.v:0$798_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $not $not$store_buffer.v:0$811
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $shl$store_buffer.v:0$807_Y
    connect \Y $not$store_buffer.v:0$811_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $not $not$store_buffer.v:0$869
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $shl$store_buffer.v:0$865_Y
    connect \Y $not$store_buffer.v:0$869_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $not $not$store_buffer.v:0$889
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $shl$store_buffer.v:0$879_Y
    connect \Y $not$store_buffer.v:0$889_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $or $or$store_buffer.v:0$749
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$748_Y
    connect \B $shl$store_buffer.v:0$746_Y
    connect \Y $or$store_buffer.v:0$749_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $or $or$store_buffer.v:0$763
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$762_Y
    connect \B $shl$store_buffer.v:0$760_Y
    connect \Y $or$store_buffer.v:0$763_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $or $or$store_buffer.v:0$777
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$776_Y
    connect \B $shl$store_buffer.v:0$774_Y
    connect \Y $or$store_buffer.v:0$777_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $or $or$store_buffer.v:0$791
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$790_Y
    connect \B $shl$store_buffer.v:0$788_Y
    connect \Y $or$store_buffer.v:0$791_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $or $or$store_buffer.v:0$800
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$799_Y
    connect \B $shl$store_buffer.v:0$794_Y
    connect \Y $or$store_buffer.v:0$800_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $or $or$store_buffer.v:0$813
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$812_Y
    connect \B $shl$store_buffer.v:0$810_Y
    connect \Y $or$store_buffer.v:0$813_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $or $or$store_buffer.v:0$871
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$870_Y
    connect \B $shl$store_buffer.v:0$868_Y
    connect \Y $or$store_buffer.v:0$871_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $or $or$store_buffer.v:0$891
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 0
    parameter \B_WIDTH 292
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$890_Y
    connect \B $shl$store_buffer.v:0$888_Y
    connect \Y $or$store_buffer.v:0$891_Y
  end
  attribute \src "store_buffer.v:234.2-247.5"
  cell $sdff $procdff$11768
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 292'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \WIDTH 292
    connect \CLK \clk_i
    connect \D \commit_queue_n
    connect \Q $auto$async2sync.cc:140:execute$12316
    connect \SRST \rst_ni
  end
  attribute \src "store_buffer.v:234.2-247.5"
  cell $sdff $procdff$11769
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D \commit_status_cnt_n
    connect \Q $auto$async2sync.cc:140:execute$12318
    connect \SRST \rst_ni
  end
  attribute \src "store_buffer.v:234.2-247.5"
  cell $sdff $procdff$11770
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D \commit_read_pointer_n
    connect \Q $auto$async2sync.cc:140:execute$12320
    connect \SRST \rst_ni
  end
  attribute \src "store_buffer.v:234.2-247.5"
  cell $sdff $procdff$11771
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D \commit_write_pointer_n
    connect \Q $auto$async2sync.cc:140:execute$12322
    connect \SRST \rst_ni
  end
  attribute \src "store_buffer.v:220.2-233.5"
  cell $sdff $procdff$11772
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 288'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
    parameter \WIDTH 288
    connect \CLK \clk_i
    connect \D { \speculative_queue_n [291:220] \speculative_queue_n [218:147] \speculative_queue_n [145:74] \speculative_queue_n [72:1] }
    connect \Q { $auto$async2sync.cc:140:execute$12324 [291:220] $auto$async2sync.cc:140:execute$12324 [218:147] $auto$async2sync.cc:140:execute$12324 [145:74] $auto$async2sync.cc:140:execute$12324 [72:1] }
    connect \SRST \rst_ni
  end
  attribute \src "store_buffer.v:220.2-233.5"
  cell $sdff $procdff$11774
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D \speculative_read_pointer_n
    connect \Q $auto$async2sync.cc:140:execute$12328
    connect \SRST \rst_ni
  end
  attribute \src "store_buffer.v:220.2-233.5"
  cell $sdff $procdff$11775
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D \speculative_write_pointer_n
    connect \Q $auto$async2sync.cc:140:execute$12330
    connect \SRST \rst_ni
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:198.13-198.112|store_buffer.v:198.9-201.12"
  cell $mux $procmux$1008
    parameter \WIDTH 1
    connect \A $12\page_offset_matches_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:198$919_Y
    connect \Y $15\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:196.12-196.30|store_buffer.v:196.8-203.11"
  cell $mux $procmux$1022
    parameter \WIDTH 2
    connect \A $13\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B $16\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \S $lt$store_buffer.v:196$917_Y
    connect \Y $15\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:196.12-196.30|store_buffer.v:196.8-203.11"
  cell $mux $procmux$1028
    parameter \WIDTH 1
    connect \A $12\page_offset_matches_o[0:0]
    connect \B $15\page_offset_matches_o[0:0]
    connect \S $lt$store_buffer.v:196$917_Y
    connect \Y $14\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:198.13-198.112|store_buffer.v:198.9-201.12"
  cell $mux $procmux$1035
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S $logic_and$store_buffer.v:198$916_Y
    connect \Y $14\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:198.13-198.112|store_buffer.v:198.9-201.12"
  cell $mux $procmux$1044
    parameter \WIDTH 1
    connect \A $10\page_offset_matches_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:198$916_Y
    connect \Y $13\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:196.12-196.30|store_buffer.v:196.8-203.11"
  cell $mux $procmux$1058
    parameter \WIDTH 2
    connect \A $11\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B $14\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \S $lt$store_buffer.v:196$914_Y
    connect \Y $13\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:196.12-196.30|store_buffer.v:196.8-203.11"
  cell $mux $procmux$1064
    parameter \WIDTH 1
    connect \A $10\page_offset_matches_o[0:0]
    connect \B $13\page_offset_matches_o[0:0]
    connect \S $lt$store_buffer.v:196$914_Y
    connect \Y $12\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:198.13-198.112|store_buffer.v:198.9-201.12"
  cell $mux $procmux$1071
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S $logic_and$store_buffer.v:198$913_Y
    connect \Y $12\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:198.13-198.112|store_buffer.v:198.9-201.12"
  cell $mux $procmux$1080
    parameter \WIDTH 1
    connect \A $7\page_offset_matches_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:198$913_Y
    connect \Y $11\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:196.12-196.30|store_buffer.v:196.8-203.11"
  cell $mux $procmux$1094
    parameter \WIDTH 2
    connect \A $9\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B $12\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \S $lt$store_buffer.v:196$911_Y
    connect \Y $11\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:196.12-196.30|store_buffer.v:196.8-203.11"
  cell $mux $procmux$1100
    parameter \WIDTH 1
    connect \A $7\page_offset_matches_o[0:0]
    connect \B $11\page_offset_matches_o[0:0]
    connect \S $lt$store_buffer.v:196$911_Y
    connect \Y $procmux$1100_Y
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:190.8-190.27|store_buffer.v:190.4-213.7"
  cell $mux $procmux$1102
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12639
    connect \B $procmux$1100_Y
    connect \S $auto$rtlil.cc:2127:Not$11691
    connect \Y $10\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:190.8-190.27|store_buffer.v:190.4-213.7"
  cell $mux $procmux$1105
    parameter \WIDTH 1
    connect \A $7\page_offset_matches_o[0:0]
    connect \B $18\page_offset_matches_o[0:0]
    connect \S $auto$rtlil.cc:2127:Not$11691
    connect \Y \page_offset_matches_o
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:186.10-186.29|store_buffer.v:186.6-187.26"
  cell $mux $procmux$1117
    parameter \WIDTH 2
    connect \A $7\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'00
    connect \S $ne$store_buffer.v:186$909_Y
    connect \Y $9\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:178.12-178.101|store_buffer.v:178.8-181.11"
  cell $mux $procmux$1124
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S $logic_and$store_buffer.v:178$906_Y
    connect \Y $8\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:178.12-178.101|store_buffer.v:178.8-181.11"
  cell $mux $procmux$1130
    parameter \WIDTH 1
    connect \A $5\page_offset_matches_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:178$906_Y
    connect \Y $8\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:176.11-176.29|store_buffer.v:176.7-183.10"
  cell $mux $procmux$1138
    parameter \WIDTH 2
    connect \A $5\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B $8\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \S $lt$store_buffer.v:176$904_Y
    connect \Y $7\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:176.11-176.29|store_buffer.v:176.7-183.10"
  cell $mux $procmux$1141
    parameter \WIDTH 1
    connect \A $5\page_offset_matches_o[0:0]
    connect \B $8\page_offset_matches_o[0:0]
    connect \S $lt$store_buffer.v:176$904_Y
    connect \Y $7\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:178.12-178.101|store_buffer.v:178.8-181.11"
  cell $mux $procmux$1145
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S $logic_and$store_buffer.v:178$903_Y
    connect \Y $6\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:178.12-178.101|store_buffer.v:178.8-181.11"
  cell $mux $procmux$1151
    parameter \WIDTH 1
    connect \A $3\page_offset_matches_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:178$903_Y
    connect \Y $6\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:176.11-176.29|store_buffer.v:176.7-183.10"
  cell $mux $procmux$1159
    parameter \WIDTH 2
    connect \A $3\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B $6\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \S $lt$store_buffer.v:176$901_Y
    connect \Y $5\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:176.11-176.29|store_buffer.v:176.7-183.10"
  cell $mux $procmux$1162
    parameter \WIDTH 1
    connect \A $3\page_offset_matches_o[0:0]
    connect \B $6\page_offset_matches_o[0:0]
    connect \S $lt$store_buffer.v:176$901_Y
    connect \Y $5\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:178.12-178.101|store_buffer.v:178.8-181.11"
  cell $mux $procmux$1166
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S $logic_and$store_buffer.v:178$900_Y
    connect \Y $4\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:178.12-178.101|store_buffer.v:178.8-181.11"
  cell $mux $procmux$1172
    parameter \WIDTH 1
    connect \A $1\page_offset_matches_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:178$900_Y
    connect \Y $4\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:176.11-176.29|store_buffer.v:176.7-183.10"
  cell $mux $procmux$1180
    parameter \WIDTH 2
    connect \A $1\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B $4\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \S $lt$store_buffer.v:176$898_Y
    connect \Y $3\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:176.11-176.29|store_buffer.v:176.7-183.10"
  cell $mux $procmux$1183
    parameter \WIDTH 1
    connect \A $1\page_offset_matches_o[0:0]
    connect \B $4\page_offset_matches_o[0:0]
    connect \S $lt$store_buffer.v:176$898_Y
    connect \Y $3\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:178.12-178.101|store_buffer.v:178.8-181.11"
  cell $mux $procmux$1187
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S $logic_and$store_buffer.v:178$897_Y
    connect \Y $1\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:178.12-178.101|store_buffer.v:178.8-181.11"
  cell $mux $procmux$1193
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:178$897_Y
    connect \Y $1\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:159.7-159.15|store_buffer.v:159.3-163.6"
  cell $mux $procmux$1207
    parameter \WIDTH 3
    connect \A $1\store_if.commit_status_cnt[4:0]
    connect \B $add$store_buffer.v:162$893_Y
    connect \S \commit_i
    connect \Y \commit_status_cnt_n
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:159.7-159.15|store_buffer.v:159.3-163.6"
  cell $mux $procmux$1210
    parameter \WIDTH 2
    connect \A \commit_write_pointer_q
    connect \B $add$store_buffer.v:161$892_Y
    connect \S \commit_i
    connect \Y \commit_write_pointer_n
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:159.7-159.15|store_buffer.v:159.3-163.6"
  cell $mux $procmux$1213
    parameter \WIDTH 292
    connect \A $1\commit_queue_n[291:0]
    connect \B $or$store_buffer.v:0$891_Y
    connect \S \commit_i
    connect \Y \commit_queue_n
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:153.8-153.22|store_buffer.v:153.4-157.7"
  cell $mux $procmux$1223
    parameter \WIDTH 3
    connect \A \commit_status_cnt_q
    connect \B $auto$wreduce.cc:454:run$12292 [2:0]
    connect \S \req_port_i [34]
    connect \Y $2\store_if.commit_status_cnt[4:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:153.8-153.22|store_buffer.v:153.4-157.7"
  cell $mux $procmux$1229
    parameter \WIDTH 2
    connect \A \commit_read_pointer_q
    connect \B $add$store_buffer.v:155$872_Y
    connect \S \req_port_i [34]
    connect \Y $2\commit_read_pointer_n[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:153.8-153.22|store_buffer.v:153.4-157.7"
  cell $mux $procmux$1235
    parameter \WIDTH 292
    connect \A \commit_queue_q
    connect \B $or$store_buffer.v:0$871_Y
    connect \S \req_port_i [34]
    connect \Y $2\commit_queue_n[291:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:151.7-151.55|store_buffer.v:151.3-158.6"
  cell $mux $procmux$1258
    parameter \WIDTH 3
    connect \A \commit_status_cnt_q
    connect \B $2\store_if.commit_status_cnt[4:0]
    connect \S $procmux$1226_CMP
    connect \Y $1\store_if.commit_status_cnt[4:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:151.7-151.55|store_buffer.v:151.3-158.6"
  cell $mux $procmux$1261
    parameter \WIDTH 2
    connect \A \commit_read_pointer_q
    connect \B $2\commit_read_pointer_n[1:0]
    connect \S $procmux$1226_CMP
    connect \Y \commit_read_pointer_n
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:151.7-151.55|store_buffer.v:151.3-158.6"
  cell $mux $procmux$1264
    parameter \WIDTH 292
    connect \A \commit_queue_q
    connect \B $2\commit_queue_n[291:0]
    connect \S $procmux$1226_CMP
    connect \Y $1\commit_queue_n[291:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:151.7-151.55|store_buffer.v:151.3-158.6"
  cell $mux $procmux$1267
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$1226_CMP
    connect \Y \req_port_o [9]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:108.7-108.14|store_buffer.v:108.3-116.6"
  cell $mux $procmux$1273
    parameter \WIDTH 2
    connect \A $1\speculative_write_pointer_n[1:0]
    connect \B \speculative_read_pointer_q
    connect \S \flush_i
    connect \Y \speculative_write_pointer_n
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:102.7-102.15|store_buffer.v:102.3-106.6"
  cell $mux $procmux$1291
    parameter \WIDTH 3
    connect \A $1\core_if.speculative_status_cnt[4:0]
    connect \B $sub$store_buffer.v:105$815_Y [2:0]
    connect \S \commit_i
    connect \Y \core_if.speculative_status_cnt
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:102.7-102.15|store_buffer.v:102.3-106.6"
  cell $mux $procmux$1294
    parameter \WIDTH 2
    connect \A \speculative_read_pointer_q
    connect \B $add$store_buffer.v:104$814_Y
    connect \S \commit_i
    connect \Y \speculative_read_pointer_n
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:102.7-102.15|store_buffer.v:102.3-106.6"
  cell $mux $procmux$1297
    parameter \WIDTH 292
    connect \A $1\speculative_queue_n[291:0]
    connect \B $or$store_buffer.v:0$813_Y
    connect \S \commit_i
    connect \Y { \speculative_queue_n [291:220] $2\speculative_queue_n[291:0] [219] \speculative_queue_n [218:147] $2\speculative_queue_n[291:0] [146] \speculative_queue_n [145:74] $2\speculative_queue_n[291:0] [73] \speculative_queue_n [72:1] $2\speculative_queue_n[291:0] [0] }
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:93.7-93.14|store_buffer.v:93.3-101.6"
  cell $mux $procmux$1306
    parameter \WIDTH 3
    connect \A \speculative_status_cnt_q
    connect \B $add$store_buffer.v:100$802_Y
    connect \S \valid_i
    connect \Y $1\core_if.speculative_status_cnt[4:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:93.7-93.14|store_buffer.v:93.3-101.6"
  cell $mux $procmux$1309
    parameter \WIDTH 2
    connect \A \speculative_write_pointer_q
    connect \B $add$store_buffer.v:99$801_Y
    connect \S \valid_i
    connect \Y $1\speculative_write_pointer_n[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:93.7-93.14|store_buffer.v:93.3-101.6"
  cell $mux $procmux$1312
    parameter \WIDTH 292
    connect \A \speculative_queue_q
    connect \B $or$store_buffer.v:0$800_Y
    connect \S \valid_i
    connect \Y $1\speculative_queue_n[291:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:211.10-211.73|store_buffer.v:211.6-212.36"
  cell $mux $procmux$936
    parameter \WIDTH 1
    connect \A $16\page_offset_matches_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:211$928_Y
    connect \Y $19\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:210.9-210.28|store_buffer.v:210.5-212.36"
  cell $mux $procmux$944
    parameter \WIDTH 1
    connect \A $16\page_offset_matches_o[0:0]
    connect \B $19\page_offset_matches_o[0:0]
    connect \S $eq$store_buffer.v:210$926_Y
    connect \Y $18\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:206.11-206.30|store_buffer.v:206.7-207.27"
  cell $mux $procmux$950
    parameter \WIDTH 2
    connect \A $17\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B 2'00
    connect \S $ne$store_buffer.v:206$925_Y
    connect \Y $procmux$950_Y
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:190.8-190.27|store_buffer.v:190.4-213.7"
  cell $mux $procmux$952
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$12641
    connect \B $procmux$950_Y
    connect \S $auto$rtlil.cc:2127:Not$11691
    connect \Y $19\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:198.13-198.112|store_buffer.v:198.9-201.12"
  cell $mux $procmux$963
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S $logic_and$store_buffer.v:198$922_Y
    connect \Y $18\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:198.13-198.112|store_buffer.v:198.9-201.12"
  cell $mux $procmux$972
    parameter \WIDTH 1
    connect \A $14\page_offset_matches_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_buffer.v:198$922_Y
    connect \Y $17\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:196.12-196.30|store_buffer.v:196.8-203.11"
  cell $mux $procmux$986
    parameter \WIDTH 2
    connect \A $15\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \B $18\sv2v_autoblock_2._sv2v_jump[1:0]
    connect \S $lt$store_buffer.v:196$920_Y
    connect \Y $17\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:196.12-196.30|store_buffer.v:196.8-203.11"
  cell $mux $procmux$992
    parameter \WIDTH 1
    connect \A $14\page_offset_matches_o[0:0]
    connect \B $17\page_offset_matches_o[0:0]
    connect \S $lt$store_buffer.v:196$920_Y
    connect \Y $16\page_offset_matches_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_buffer.v:198.13-198.112|store_buffer.v:198.9-201.12"
  cell $mux $procmux$999
    parameter \WIDTH 2
    connect \A 2'00
    connect \B 2'10
    connect \S $logic_and$store_buffer.v:198$919_Y
    connect \Y $16\sv2v_autoblock_2._sv2v_jump[1:0]
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shiftx $shiftx$store_buffer.v:0$823
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 12
    connect \A \commit_queue_q
    connect \B { $sub$store_buffer.v:0$822_Y [31] $sub$store_buffer.v:0$822_Y [10:0] }
    connect \Y \sv2v_tmp_9099D
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shiftx $shiftx$store_buffer.v:0$829
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 22
    connect \A \commit_queue_q
    connect \B { $sub$store_buffer.v:0$828_Y [31] $sub$store_buffer.v:0$828_Y [10:0] }
    connect \Y \sv2v_tmp_71805
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shiftx $shiftx$store_buffer.v:0$835
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 32
    connect \A \commit_queue_q
    connect \B { $sub$store_buffer.v:0$834_Y [31] $sub$store_buffer.v:0$834_Y [10:0] }
    connect \Y \sv2v_tmp_6B7F3
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shiftx $shiftx$store_buffer.v:0$841
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 4
    connect \A \commit_queue_q
    connect \B { $sub$store_buffer.v:0$840_Y [31] $sub$store_buffer.v:0$840_Y [10:0] }
    connect \Y \sv2v_tmp_8DCF7
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shiftx $shiftx$store_buffer.v:0$847
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 2
    connect \A \commit_queue_q
    connect \B { $sub$store_buffer.v:0$846_Y [31] $sub$store_buffer.v:0$846_Y [10:0] }
    connect \Y \sv2v_tmp_51F0D
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shiftx $shiftx$store_buffer.v:0$858
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 1
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 1
    connect \A \commit_queue_q
    connect \B { 1'0 $add$store_buffer.v:151$857_Y }
    connect \Y $procmux$1226_CMP
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shiftx $shiftx$store_buffer.v:0$883
    parameter \A_SIGNED 0
    parameter \A_WIDTH 292
    parameter \B_SIGNED 1
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 73
    connect \A \speculative_queue_q
    connect \B { 1'0 $add$store_buffer.v:0$882_Y }
    connect \Y $shiftx$store_buffer.v:0$883_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$740
    parameter \A_SIGNED 0
    parameter \A_WIDTH 34
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A 34'1111111111111111111111111111111111
    connect \B { $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [10:0] }
    connect \Y $shl$store_buffer.v:0$740_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$746
    parameter \A_SIGNED 0
    parameter \A_WIDTH 34
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$741_Y
    connect \B { $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [10:0] }
    connect \Y $shl$store_buffer.v:0$746_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$754
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A 32'11111111111111111111111111111111
    connect \B { $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [10:0] }
    connect \Y $shl$store_buffer.v:0$754_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$760
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$755_Y
    connect \B { $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [10:0] }
    connect \Y $shl$store_buffer.v:0$760_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$768
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A 4'1111
    connect \B { $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [10:0] }
    connect \Y $shl$store_buffer.v:0$768_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$774
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$769_Y
    connect \B { $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [10:0] }
    connect \Y $shl$store_buffer.v:0$774_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$782
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A 2'11
    connect \B { $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [10:0] }
    connect \Y $shl$store_buffer.v:0$782_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$788
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$783_Y
    connect \B { $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [10:0] }
    connect \Y $shl$store_buffer.v:0$788_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$794
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 292
    connect \A 1'1
    connect \B $add$store_buffer.v:98$793_Y
    connect \Y $shl$store_buffer.v:0$794_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$807
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A 1'1
    connect \B { 22'0000000000000000000000 $add$store_buffer.v:103$806_Y }
    connect \Y $shl$store_buffer.v:0$807_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$810
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 292
    connect \A 1'0
    connect \B { 22'0000000000000000000000 $add$store_buffer.v:103$806_Y }
    connect \Y $shl$store_buffer.v:0$810_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$865
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 292
    connect \A 1'1
    connect \B $add$store_buffer.v:151$857_Y
    connect \Y $shl$store_buffer.v:0$865_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$868
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 10
    parameter \Y_WIDTH 292
    connect \A 1'0
    connect \B $add$store_buffer.v:151$857_Y
    connect \Y $shl$store_buffer.v:0$868_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$879
    parameter \A_SIGNED 0
    parameter \A_WIDTH 73
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 292
    connect \A 73'1111111111111111111111111111111111111111111111111111111111111111111111111
    connect \B $add$store_buffer.v:0$878_Y
    connect \Y $shl$store_buffer.v:0$879_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $shl $shl$store_buffer.v:0$888
    parameter \A_SIGNED 0
    parameter \A_WIDTH 73
    parameter \B_SIGNED 0
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 292
    connect \A $and$store_buffer.v:0$884_Y
    connect \B $add$store_buffer.v:0$878_Y
    connect \Y $shl$store_buffer.v:0$888_Y
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$739
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$738_Y
    connect \B 6'100010
    connect \Y { $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [10:0] }
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$753
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$752_Y
    connect \B 6'100000
    connect \Y { $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [10:0] }
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$767
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$766_Y
    connect \B 3'100
    connect \Y { $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [10:0] }
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$781
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$780_Y
    connect \B 2'10
    connect \Y { $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [10:0] }
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$822
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$821_Y
    connect \B 4'1100
    connect \Y { $sub$store_buffer.v:0$822_Y [31] $sub$store_buffer.v:0$822_Y [10:0] }
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$828
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$827_Y
    connect \B 5'10110
    connect \Y { $sub$store_buffer.v:0$828_Y [31] $sub$store_buffer.v:0$828_Y [10:0] }
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$834
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$833_Y
    connect \B 6'100000
    connect \Y { $sub$store_buffer.v:0$834_Y [31] $sub$store_buffer.v:0$834_Y [10:0] }
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$840
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$839_Y
    connect \B 3'100
    connect \Y { $sub$store_buffer.v:0$840_Y [31] $sub$store_buffer.v:0$840_Y [10:0] }
  end
  attribute \src "store_buffer.v:0.0-0.0"
  cell $sub $sub$store_buffer.v:0$846
    parameter \A_SIGNED 0
    parameter \A_WIDTH 11
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 12
    connect \A $add$store_buffer.v:0$845_Y
    connect \B 2'10
    connect \Y { $sub$store_buffer.v:0$846_Y [31] $sub$store_buffer.v:0$846_Y [10:0] }
  end
  attribute \src "store_buffer.v:105.29-105.55"
  cell $sub $sub$store_buffer.v:105$815
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A $1\core_if.speculative_status_cnt[4:0]
    connect \B 1'1
    connect \Y $sub$store_buffer.v:105$815_Y [2:0]
  end
  attribute \src "store_buffer.v:156.25-156.46"
  cell $sub $sub$store_buffer.v:156$873
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \commit_status_cnt_q
    connect \B 1'1
    connect \Y $auto$wreduce.cc:454:run$12292 [2:0]
  end
  connect { $2\speculative_queue_n[291:0] [291:220] $2\speculative_queue_n[291:0] [218:147] $2\speculative_queue_n[291:0] [145:74] $2\speculative_queue_n[291:0] [72:1] } { \speculative_queue_n [291:220] \speculative_queue_n [218:147] \speculative_queue_n [145:74] \speculative_queue_n [72:1] }
  connect $add$store_buffer.v:128$820_Y [31:10] 22'0000000000000000000000
  connect $add$store_buffer.v:131$826_Y [31:10] 22'0000000000000000000000
  connect $add$store_buffer.v:134$832_Y [31:10] 22'0000000000000000000000
  connect $add$store_buffer.v:137$838_Y [31:10] 22'0000000000000000000000
  connect $auto$wreduce.cc:454:run$12290 [31:9] 23'00000000000000000000000
  connect $auto$wreduce.cc:454:run$12291 [31:9] 23'00000000000000000000000
  connect $auto$wreduce.cc:454:run$12292 [3] $auto$wreduce.cc:454:run$12292 [4]
  connect $mul$store_buffer.v:103$805_Y [31:9] 23'00000000000000000000000
  connect $mul$store_buffer.v:128$819_Y [31:9] 23'00000000000000000000000
  connect $sub$store_buffer.v:0$739_Y [30:11] { $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] $sub$store_buffer.v:0$739_Y [31] }
  connect $sub$store_buffer.v:0$753_Y [30:11] { $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] $sub$store_buffer.v:0$753_Y [31] }
  connect $sub$store_buffer.v:0$767_Y [30:11] { $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] $sub$store_buffer.v:0$767_Y [31] }
  connect $sub$store_buffer.v:0$781_Y [30:11] { $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] $sub$store_buffer.v:0$781_Y [31] }
  connect $sub$store_buffer.v:0$822_Y [30:11] { $sub$store_buffer.v:0$822_Y [31] $sub$store_buffer.v:0$822_Y [31] $sub$store_buffer.v:0$822_Y [31] $sub$store_buffer.v:0$822_Y [31] $sub$store_buffer.v:0$822_Y [31] $sub$store_buffer.v:0$822_Y [31] $sub$store_buffer.v:0$822_Y [31] $sub$store_buffer.v:0$822_Y [31] $sub$store_buffer.v:0$822_Y [31] $sub$store_buffer.v:0$822_Y [31] $sub$store_buffer.v:0$822_Y [31] $sub$store_buffer.v:0$822_Y [31] $sub$store_buffer.v:0$822_Y [31] $sub$store_buffer.v:0$822_Y [31] $sub$store_buffer.v:0$822_Y [31] $sub$store_buffer.v:0$822_Y [31] $sub$store_buffer.v:0$822_Y [31] $sub$store_buffer.v:0$822_Y [31] $sub$store_buffer.v:0$822_Y [31] $sub$store_buffer.v:0$822_Y [31] }
  connect $sub$store_buffer.v:0$828_Y [30:11] { $sub$store_buffer.v:0$828_Y [31] $sub$store_buffer.v:0$828_Y [31] $sub$store_buffer.v:0$828_Y [31] $sub$store_buffer.v:0$828_Y [31] $sub$store_buffer.v:0$828_Y [31] $sub$store_buffer.v:0$828_Y [31] $sub$store_buffer.v:0$828_Y [31] $sub$store_buffer.v:0$828_Y [31] $sub$store_buffer.v:0$828_Y [31] $sub$store_buffer.v:0$828_Y [31] $sub$store_buffer.v:0$828_Y [31] $sub$store_buffer.v:0$828_Y [31] $sub$store_buffer.v:0$828_Y [31] $sub$store_buffer.v:0$828_Y [31] $sub$store_buffer.v:0$828_Y [31] $sub$store_buffer.v:0$828_Y [31] $sub$store_buffer.v:0$828_Y [31] $sub$store_buffer.v:0$828_Y [31] $sub$store_buffer.v:0$828_Y [31] $sub$store_buffer.v:0$828_Y [31] }
  connect $sub$store_buffer.v:0$834_Y [30:11] { $sub$store_buffer.v:0$834_Y [31] $sub$store_buffer.v:0$834_Y [31] $sub$store_buffer.v:0$834_Y [31] $sub$store_buffer.v:0$834_Y [31] $sub$store_buffer.v:0$834_Y [31] $sub$store_buffer.v:0$834_Y [31] $sub$store_buffer.v:0$834_Y [31] $sub$store_buffer.v:0$834_Y [31] $sub$store_buffer.v:0$834_Y [31] $sub$store_buffer.v:0$834_Y [31] $sub$store_buffer.v:0$834_Y [31] $sub$store_buffer.v:0$834_Y [31] $sub$store_buffer.v:0$834_Y [31] $sub$store_buffer.v:0$834_Y [31] $sub$store_buffer.v:0$834_Y [31] $sub$store_buffer.v:0$834_Y [31] $sub$store_buffer.v:0$834_Y [31] $sub$store_buffer.v:0$834_Y [31] $sub$store_buffer.v:0$834_Y [31] $sub$store_buffer.v:0$834_Y [31] }
  connect $sub$store_buffer.v:0$840_Y [30:11] { $sub$store_buffer.v:0$840_Y [31] $sub$store_buffer.v:0$840_Y [31] $sub$store_buffer.v:0$840_Y [31] $sub$store_buffer.v:0$840_Y [31] $sub$store_buffer.v:0$840_Y [31] $sub$store_buffer.v:0$840_Y [31] $sub$store_buffer.v:0$840_Y [31] $sub$store_buffer.v:0$840_Y [31] $sub$store_buffer.v:0$840_Y [31] $sub$store_buffer.v:0$840_Y [31] $sub$store_buffer.v:0$840_Y [31] $sub$store_buffer.v:0$840_Y [31] $sub$store_buffer.v:0$840_Y [31] $sub$store_buffer.v:0$840_Y [31] $sub$store_buffer.v:0$840_Y [31] $sub$store_buffer.v:0$840_Y [31] $sub$store_buffer.v:0$840_Y [31] $sub$store_buffer.v:0$840_Y [31] $sub$store_buffer.v:0$840_Y [31] $sub$store_buffer.v:0$840_Y [31] }
  connect $sub$store_buffer.v:0$846_Y [30:11] { $sub$store_buffer.v:0$846_Y [31] $sub$store_buffer.v:0$846_Y [31] $sub$store_buffer.v:0$846_Y [31] $sub$store_buffer.v:0$846_Y [31] $sub$store_buffer.v:0$846_Y [31] $sub$store_buffer.v:0$846_Y [31] $sub$store_buffer.v:0$846_Y [31] $sub$store_buffer.v:0$846_Y [31] $sub$store_buffer.v:0$846_Y [31] $sub$store_buffer.v:0$846_Y [31] $sub$store_buffer.v:0$846_Y [31] $sub$store_buffer.v:0$846_Y [31] $sub$store_buffer.v:0$846_Y [31] $sub$store_buffer.v:0$846_Y [31] $sub$store_buffer.v:0$846_Y [31] $sub$store_buffer.v:0$846_Y [31] $sub$store_buffer.v:0$846_Y [31] $sub$store_buffer.v:0$846_Y [31] $sub$store_buffer.v:0$846_Y [31] $sub$store_buffer.v:0$846_Y [31] }
  connect { \req_port_o [76:11] \req_port_o [8:0] } { \sv2v_tmp_9099D \sv2v_tmp_71805 \sv2v_tmp_6B7F3 1'1 \sv2v_tmp_8DCF7 \sv2v_tmp_51F0D 2'00 }
  connect \state_q_0 [1] \speculative_queue_q [0]
  connect \state_q_1 [1] \speculative_queue_q [73]
  connect \state_q_2 [1] \speculative_queue_q [146]
  connect \state_q_3 [1] \speculative_queue_q [219]
  connect \store_if.commit_status_cnt [2:0] \commit_status_cnt_n
  connect \sv2v_tmp_80AC7 1'1
  connect \sv2v_tmp_A682E 1'0
  connect \sv2v_tmp_F170F 1'0
end
attribute \dynports 1
attribute \hdlname "\\store_unit"
attribute \src "store_unit.v:1.1-288.10"
module \store_unit
  attribute \src "store_unit.v:196.2-214.5"
  wire width 32 $0\ariane_pkg_data_align$func$store_unit.v:198$643.$result[31:0]$658
  attribute \src "store_unit.v:99.2-163.5"
  wire $1\pop_st_o[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire $1\st_valid[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire width 2 $1\state_d[1:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire $2\pop_st_o[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire $2\st_valid[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire width 2 $2\state_d[1:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire $2\translation_req_o[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire $3\pop_st_o[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire width 2 $3\state_d[1:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire $3\translation_req_o[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire $4\pop_st_o[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire width 2 $4\state_d[1:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire $5\pop_st_o[0:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire width 2 $5\state_d[1:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire width 2 $8\state_d[1:0]
  attribute \src "store_unit.v:99.2-163.5"
  wire width 2 $9\state_d[1:0]
  wire width 2 $auto$async2sync.cc:140:execute$12332
  wire width 32 $auto$async2sync.cc:140:execute$12334
  wire width 4 $auto$async2sync.cc:140:execute$12336
  wire width 2 $auto$async2sync.cc:140:execute$12338
  wire width 4 $auto$async2sync.cc:140:execute$12340
  wire width 3 $auto$async2sync.cc:140:execute$12342
  wire $auto$opt_dff.cc:276:combine_resets$13373
  wire $auto$opt_reduce.cc:134:opt_mux$12226
  wire $auto$opt_reduce.cc:134:opt_mux$12230
  wire $auto$rtlil.cc:2127:Not$13372
  wire width 32 $auto$rtlil.cc:2817:Anyseq$12645
  wire width 2 $auto$rtlil.cc:2817:Anyseq$12647
  wire $auto$rtlil.cc:2817:Anyseq$12649
  wire $auto$rtlil.cc:2817:Anyseq$12651
  wire $auto$rtlil.cc:2817:Anyseq$12653
  wire $auto$rtlil.cc:2817:Anyseq$12655
  attribute \src "store_unit.v:219.42-219.61"
  wire $eq$store_unit.v:219$669_Y
  attribute \src "store_unit.v:81.25-81.36"
  wire $ge$store_unit.v:81$680_Y
  attribute \src "store_unit.v:81.8-81.19"
  wire $le$store_unit.v:81$679_Y
  attribute \src "store_unit.v:128.9-128.33"
  wire $logic_and$store_unit.v:128$651_Y
  attribute \src "store_unit.v:146.9-146.31"
  wire $logic_and$store_unit.v:146$654_Y
  attribute \src "store_unit.v:155.7-155.35"
  wire $logic_and$store_unit.v:155$656_Y
  attribute \src "store_unit.v:81.7-81.37"
  wire $logic_and$store_unit.v:81$681_Y
  attribute \src "store_unit.v:128.20-128.33"
  wire $logic_not$store_unit.v:128$650_Y
  attribute \src "store_unit.v:155.19-155.34"
  wire $ne$store_unit.v:155$655_Y
  attribute \src "store_unit.v:220.40-220.59"
  wire $ne$store_unit.v:220$671_Y
  wire width 2 $procmux$1349_CMP
  wire $procmux$1349_CTRL
  wire width 2 $procmux$1350_CMP
  wire $procmux$1350_CTRL
  wire width 2 $procmux$1351_CMP
  wire $procmux$1351_CTRL
  wire width 2 $procmux$1352_CMP
  wire $procmux$1352_CTRL
  wire width 2 $procmux$1353_CMP
  wire $procmux$1353_CTRL
  wire width 2 $procmux$1354_CMP
  wire $procmux$1354_CTRL
  wire width 2 $procmux$1355_CMP
  wire $procmux$1355_CTRL
  wire width 2 $procmux$1356_CMP
  wire $procmux$1356_CTRL
  wire width 2 $procmux$1357_CMP
  wire $procmux$1357_CTRL
  wire width 2 $procmux$1358_CMP
  wire $procmux$1358_CTRL
  wire width 2 $procmux$1359_CMP
  wire $procmux$1359_CTRL
  wire width 5 $procmux$1362_CMP
  wire $procmux$1362_CTRL
  wire width 5 $procmux$1363_CMP
  wire $procmux$1363_CTRL
  wire width 16 $procmux$1364_CMP
  wire $procmux$1364_CTRL
  wire $procmux$1379_CMP
  wire $procmux$1380_CMP
  wire $procmux$1381_CMP
  wire $procmux$1382_CMP
  wire $procmux$1402_CMP
  wire $procmux$1408_CMP
  wire $procmux$1418_CMP
  wire $procmux$1487_CMP
  attribute \src "store_unit.v:218.7-218.23"
  attribute \unused_bits "0"
  wire \amo_buffer_ready
  attribute \src "store_unit.v:216.7-216.23"
  wire \amo_buffer_valid
  attribute \src "store_unit.v:93.12-93.20"
  wire width 4 \amo_op_d
  attribute \src "store_unit.v:94.12-94.20"
  wire width 4 \amo_op_q
  attribute \src "store_unit.v:60.22-60.31"
  wire width 135 output 23 \amo_req_o
  attribute \src "store_unit.v:61.20-61.30"
  wire width 65 input 24 \amo_resp_i
  attribute \src "store_unit.v:47.13-47.31"
  wire input 11 \amo_valid_commit_i
  attribute \src "store_unit.v:32.13-32.18"
  wire input 1 \clk_i
  attribute \src "store_unit.v:45.13-45.21"
  wire input 9 \commit_i
  attribute \src "store_unit.v:46.14-46.28"
  wire output 10 \commit_ready_o
  attribute \src "store_unit.v:57.13-57.23"
  wire input 20 \dtlb_hit_i
  attribute \src "store_unit.v:56.20-56.24"
  wire width 65 input 19 \ex_i
  attribute \src "store_unit.v:51.20-51.24"
  wire width 65 output 15 \ex_o
  attribute \src "store_unit.v:34.13-34.20"
  wire input 3 \flush_i
  attribute \src "store_unit.v:78.7-78.19"
  wire \instr_is_amo
  attribute \src "store_unit.v:43.20-43.30"
  wire width 85 input 7 \lsu_ctrl_i
  attribute \src "store_unit.v:35.14-35.29"
  wire output 4 \no_st_pending_o
  attribute \src "store_unit.v:55.20-55.27"
  wire width 34 input 18 \paddr_i
  attribute \src "store_unit.v:58.20-58.33"
  wire width 12 input 21 \page_offset_i
  attribute \src "store_unit.v:59.14-59.35"
  wire output 22 \page_offset_matches_o
  attribute \src "store_unit.v:44.13-44.21"
  wire output 8 \pop_st_o
  attribute \src "store_unit.v:66.20-66.30"
  wire width 35 input 25 \req_port_i
  attribute \src "store_unit.v:71.132-71.142"
  wire width 77 output 26 \req_port_o
  attribute \src "store_unit.v:50.21-50.29"
  wire width 32 output 14 \result_o
  attribute \src "store_unit.v:33.13-33.19"
  wire input 2 \rst_ni
  attribute \src "store_unit.v:89.12-89.19"
  wire width 4 \st_be_n
  attribute \src "store_unit.v:90.12-90.19"
  wire width 4 \st_be_q
  attribute \src "store_unit.v:87.13-87.22"
  wire width 32 \st_data_n
  attribute \src "store_unit.v:88.13-88.22"
  wire width 32 \st_data_q
  attribute \src "store_unit.v:91.12-91.26"
  wire width 2 \st_data_size_n
  attribute \src "store_unit.v:92.12-92.26"
  wire width 2 \st_data_size_q
  attribute \src "store_unit.v:75.7-75.15"
  wire \st_ready
  attribute \src "store_unit.v:76.6-76.14"
  wire \st_valid
  attribute \src "store_unit.v:77.6-77.28"
  wire \st_valid_without_flush
  attribute \src "store_unit.v:74.12-74.19"
  wire width 2 \state_q
  attribute \src "store_unit.v:225.13-225.22"
  wire width 2 \state_q_0
  attribute \src "store_unit.v:226.13-226.22"
  wire width 2 \state_q_1
  attribute \src "store_unit.v:227.13-227.22"
  wire width 2 \state_q_2
  attribute \src "store_unit.v:228.13-228.22"
  wire width 2 \state_q_3
  attribute \src "store_unit.v:36.14-36.34"
  wire output 5 \store_buffer_empty_o
  attribute \src "store_unit.v:217.7-217.25"
  wire \store_buffer_ready
  attribute \src "store_unit.v:215.7-215.25"
  wire \store_buffer_valid
  attribute \src "store_unit.v:223.20-223.33"
  wire width 8 output 27 \store_state_o
  attribute \src "store_unit.v:95.12-95.22"
  wire width 3 \trans_id_n
  attribute \src "store_unit.v:49.20-49.30"
  wire width 3 output 13 \trans_id_o
  attribute \src "store_unit.v:96.12-96.22"
  wire width 3 \trans_id_q
  attribute \src "store_unit.v:52.13-52.30"
  wire output 16 \translation_req_o
  attribute \src "store_unit.v:53.21-53.28"
  wire width 32 output 17 \vaddr_o
  attribute \src "store_unit.v:37.13-37.20"
  wire input 6 \valid_i
  attribute \src "store_unit.v:48.13-48.20"
  wire output 12 \valid_o
  attribute \src "store_unit.v:219.30-219.62"
  cell $and $and$store_unit.v:219$670
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \st_valid
    connect \B $eq$store_unit.v:219$669_Y
    connect \Y \store_buffer_valid
  end
  attribute \src "store_unit.v:220.28-220.60"
  cell $and $and$store_unit.v:220$672
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \st_valid
    connect \B $ne$store_unit.v:220$671_Y
    connect \Y \amo_buffer_valid
  end
  cell $mux $auto$async2sync.cc:149:execute$12333
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$12332
    connect \S \rst_ni
    connect \Y \state_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12335
    parameter \WIDTH 32
    connect \A 0
    connect \B $auto$async2sync.cc:140:execute$12334
    connect \S \rst_ni
    connect \Y \st_data_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12337
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B $auto$async2sync.cc:140:execute$12336
    connect \S \rst_ni
    connect \Y \st_be_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12339
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $auto$async2sync.cc:140:execute$12338
    connect \S \rst_ni
    connect \Y \st_data_size_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12341
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B $auto$async2sync.cc:140:execute$12340
    connect \S \rst_ni
    connect \Y \amo_op_q
  end
  cell $mux $auto$async2sync.cc:149:execute$12343
    parameter \WIDTH 3
    connect \A 3'000
    connect \B $auto$async2sync.cc:140:execute$12342
    connect \S \rst_ni
    connect \Y \trans_id_q
  end
  cell $not $auto$opt_dff.cc:273:combine_resets$13371
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_ni
    connect \Y $auto$rtlil.cc:2127:Not$13372
  end
  cell $reduce_or $auto$opt_dff.cc:277:combine_resets$13374
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $logic_and$store_unit.v:155$656_Y \flush_i $auto$rtlil.cc:2127:Not$13372 }
    connect \Y $auto$opt_dff.cc:276:combine_resets$13373
  end
  attribute \src "store_unit.v:271.2-287.6"
  cell $sdff $auto$opt_dff.cc:702:run$13375
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D $1\state_d[1:0]
    connect \Q $auto$async2sync.cc:140:execute$12332
    connect \SRST $auto$opt_dff.cc:276:combine_resets$13373
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12227
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { $procmux$1408_CMP $procmux$1402_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12226
  end
  cell $reduce_or $auto$opt_reduce.cc:128:opt_mux$12233
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { $procmux$1487_CMP $procmux$1408_CMP $procmux$1402_CMP }
    connect \Y $auto$opt_reduce.cc:134:opt_mux$12230
  end
  cell $anyseq $auto$setundef.cc:501:execute$12644
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:2817:Anyseq$12645
  end
  cell $anyseq $auto$setundef.cc:501:execute$12646
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:2817:Anyseq$12647
  end
  cell $anyseq $auto$setundef.cc:501:execute$12648
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12649
  end
  cell $anyseq $auto$setundef.cc:501:execute$12650
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12651
  end
  cell $anyseq $auto$setundef.cc:501:execute$12652
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12653
  end
  cell $anyseq $auto$setundef.cc:501:execute$12654
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$12655
  end
  attribute \src "store_unit.v:219.42-219.61"
  cell $logic_not $eq$store_unit.v:219$669
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \amo_op_q
    connect \Y $eq$store_unit.v:219$669_Y
  end
  attribute \src "store_unit.v:81.25-81.36"
  cell $ge $ge$store_unit.v:81$680
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A 7'1000011
    connect \B \lsu_ctrl_i [10:3]
    connect \Y $ge$store_unit.v:81$680_Y
  end
  attribute \src "store_unit.v:81.8-81.19"
  cell $le $le$store_unit.v:81$679
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A 6'101110
    connect \B \lsu_ctrl_i [10:3]
    connect \Y $le$store_unit.v:81$679_Y
  end
  attribute \src "store_unit.v:128.9-128.33"
  cell $logic_and $logic_and$store_unit.v:128$651
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_i
    connect \B $logic_not$store_unit.v:128$650_Y
    connect \Y $logic_and$store_unit.v:128$651_Y
  end
  attribute \src "store_unit.v:146.9-146.31"
  cell $logic_and $logic_and$store_unit.v:146$654
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \st_ready
    connect \B \dtlb_hit_i
    connect \Y $logic_and$store_unit.v:146$654_Y
  end
  attribute \src "store_unit.v:155.7-155.35"
  cell $logic_and $logic_and$store_unit.v:155$656
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ex_i [0]
    connect \B $ne$store_unit.v:155$655_Y
    connect \Y $logic_and$store_unit.v:155$656_Y
  end
  attribute \src "store_unit.v:81.7-81.37"
  cell $logic_and $logic_and$store_unit.v:81$681
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $le$store_unit.v:81$679_Y
    connect \B $ge$store_unit.v:81$680_Y
    connect \Y $logic_and$store_unit.v:81$681_Y
  end
  attribute \src "store_unit.v:128.20-128.33"
  cell $logic_not $logic_not$store_unit.v:128$650
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \instr_is_amo
    connect \Y $logic_not$store_unit.v:128$650_Y
  end
  attribute \src "store_unit.v:155.19-155.34"
  cell $reduce_bool $ne$store_unit.v:155$655
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \Y $ne$store_unit.v:155$655_Y
  end
  attribute \src "store_unit.v:220.40-220.59"
  cell $reduce_bool $ne$store_unit.v:220$671
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \amo_op_q
    connect \Y $ne$store_unit.v:220$671_Y
  end
  attribute \src "store_unit.v:271.2-287.6"
  cell $sdff $procdff$11777
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 0
    parameter \WIDTH 32
    connect \CLK \clk_i
    connect \D \st_data_n
    connect \Q $auto$async2sync.cc:140:execute$12334
    connect \SRST \rst_ni
  end
  attribute \src "store_unit.v:271.2-287.6"
  cell $sdff $procdff$11778
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 4'0000
    parameter \WIDTH 4
    connect \CLK \clk_i
    connect \D \lsu_ctrl_i [18:15]
    connect \Q $auto$async2sync.cc:140:execute$12336
    connect \SRST \rst_ni
  end
  attribute \src "store_unit.v:271.2-287.6"
  cell $sdff $procdff$11779
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \clk_i
    connect \D \st_data_size_n
    connect \Q $auto$async2sync.cc:140:execute$12338
    connect \SRST \rst_ni
  end
  attribute \src "store_unit.v:271.2-287.6"
  cell $sdff $procdff$11780
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 4'0000
    parameter \WIDTH 4
    connect \CLK \clk_i
    connect \D \amo_op_d
    connect \Q $auto$async2sync.cc:140:execute$12340
    connect \SRST \rst_ni
  end
  attribute \src "store_unit.v:271.2-287.6"
  cell $sdff $procdff$11781
    parameter \CLK_POLARITY 1
    parameter \SRST_POLARITY 0
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \clk_i
    connect \D \lsu_ctrl_i [2:0]
    connect \Q $auto$async2sync.cc:140:execute$12342
    connect \SRST \rst_ni
  end
  attribute \full_case 1
  attribute \src "store_unit.v:81.7-81.37|store_unit.v:81.3-84.29"
  cell $mux $procmux$1345
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$store_unit.v:81$681_Y
    connect \Y \instr_is_amo
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $pmux $procmux$1348
    parameter \S_WIDTH 11
    parameter \WIDTH 4
    connect \A 4'0000
    connect \B 44'00010010001101000101011001111000100110101011
    connect \S { $procmux$1359_CTRL $procmux$1358_CTRL $procmux$1357_CTRL $procmux$1356_CTRL $procmux$1355_CTRL $procmux$1354_CTRL $procmux$1353_CTRL $procmux$1352_CTRL $procmux$1351_CTRL $procmux$1350_CTRL $procmux$1349_CTRL }
    connect \Y \amo_op_d
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1349_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1349_CMP
    connect \Y $procmux$1349_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1349_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111010
    connect \Y $procmux$1349_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1349_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1000011
    connect \Y $procmux$1349_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1350_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1350_CMP
    connect \Y $procmux$1350_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1350_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111001
    connect \Y $procmux$1350_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1350_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1000010
    connect \Y $procmux$1350_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1351_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1351_CMP
    connect \Y $procmux$1351_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1351_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111000
    connect \Y $procmux$1351_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1351_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1000001
    connect \Y $procmux$1351_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1352_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1352_CMP
    connect \Y $procmux$1352_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1352_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110111
    connect \Y $procmux$1352_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1352_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1000000
    connect \Y $procmux$1352_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1353_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1353_CMP
    connect \Y $procmux$1353_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1353_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110110
    connect \Y $procmux$1353_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1353_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111111
    connect \Y $procmux$1353_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1354_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1354_CMP
    connect \Y $procmux$1354_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1354_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110101
    connect \Y $procmux$1354_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1354_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111110
    connect \Y $procmux$1354_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1355_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1355_CMP
    connect \Y $procmux$1355_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1355_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110100
    connect \Y $procmux$1355_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1355_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111101
    connect \Y $procmux$1355_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1356_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1356_CMP
    connect \Y $procmux$1356_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1356_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110011
    connect \Y $procmux$1356_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1356_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111100
    connect \Y $procmux$1356_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1357_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1357_CMP
    connect \Y $procmux$1357_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1357_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110010
    connect \Y $procmux$1357_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1357_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'111011
    connect \Y $procmux$1357_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1358_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1358_CMP
    connect \Y $procmux$1358_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1358_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110000
    connect \Y $procmux$1358_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1358_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'110001
    connect \Y $procmux$1358_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $reduce_or $procmux$1359_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $procmux$1359_CMP
    connect \Y $procmux$1359_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1359_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101110
    connect \Y $procmux$1359_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:200.3-213.10"
  cell $eq $procmux$1359_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101111
    connect \Y $procmux$1359_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $pmux $procmux$1361
    parameter \S_WIDTH 3
    parameter \WIDTH 2
    connect \A 2'11
    connect \B 6'100100
    connect \S { $procmux$1364_CTRL $procmux$1363_CTRL $procmux$1362_CTRL }
    connect \Y \st_data_size_n
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $reduce_or $procmux$1362_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $procmux$1362_CMP
    connect \Y $procmux$1362_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1362_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101011
    connect \Y $procmux$1362_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1362_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101101
    connect \Y $procmux$1362_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1362_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101100
    connect \Y $procmux$1362_CMP [2]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1362_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010100
    connect \Y $procmux$1362_CMP [3]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1362_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1011000
    connect \Y $procmux$1362_CMP [4]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $reduce_or $procmux$1363_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $procmux$1363_CMP
    connect \Y $procmux$1363_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1363_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101000
    connect \Y $procmux$1363_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1363_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101001
    connect \Y $procmux$1363_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1363_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'101010
    connect \Y $procmux$1363_CMP [2]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1363_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010011
    connect \Y $procmux$1363_CMP [3]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1363_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010111
    connect \Y $procmux$1363_CMP [4]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $reduce_or $procmux$1364_ANY
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A { $procmux$1364_CMP [4:0] $procmux$1359_CMP [0] $procmux$1358_CMP [0] $procmux$1357_CMP [0] $procmux$1356_CMP [0] $procmux$1355_CMP [0] $procmux$1354_CMP [0] $procmux$1353_CMP [0] $procmux$1352_CMP [0] $procmux$1351_CMP [0] $procmux$1350_CMP [0] $procmux$1349_CMP [0] }
    connect \Y $procmux$1364_CTRL
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1364_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'100101
    connect \Y $procmux$1364_CMP [0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1364_CMP1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'100110
    connect \Y $procmux$1364_CMP [1]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1364_CMP2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 6'100111
    connect \Y $procmux$1364_CMP [2]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1364_CMP3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010010
    connect \Y $procmux$1364_CMP [3]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:188.3-194.10"
  cell $eq $procmux$1364_CMP4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [10:3]
    connect \B 7'1010110
    connect \Y $procmux$1364_CMP [4]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:173.4-182.11"
  cell $pmux $procmux$1374
    parameter \S_WIDTH 4
    parameter \WIDTH 32
    connect \A $auto$rtlil.cc:2817:Anyseq$12645
    connect \B { \lsu_ctrl_i [50:19] \lsu_ctrl_i [42:19] \lsu_ctrl_i [50:43] \lsu_ctrl_i [34:19] \lsu_ctrl_i [50:35] \lsu_ctrl_i [26:19] \lsu_ctrl_i [50:27] }
    connect \S { $procmux$1382_CMP $procmux$1381_CMP $procmux$1380_CMP $procmux$1379_CMP }
    connect \Y $0\ariane_pkg_data_align$func$store_unit.v:198$643.$result[31:0]$658
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:173.4-182.11"
  cell $eq $procmux$1379_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [53:52]
    connect \B 2'11
    connect \Y $procmux$1379_CMP
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:173.4-182.11"
  cell $eq $procmux$1380_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [53:52]
    connect \B 2'10
    connect \Y $procmux$1380_CMP
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:173.4-182.11"
  cell $eq $procmux$1381_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \lsu_ctrl_i [53:52]
    connect \B 1'1
    connect \Y $procmux$1381_CMP
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:173.4-182.11"
  cell $logic_not $procmux$1382_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A { 1'0 \lsu_ctrl_i [53:52] }
    connect \Y $procmux$1382_CMP
  end
  attribute \full_case 1
  attribute \src "store_unit.v:155.7-155.35|store_unit.v:155.3-160.6"
  cell $mux $procmux$1387
    parameter \WIDTH 1
    connect \A \st_valid_without_flush
    connect \B 1'1
    connect \S $logic_and$store_unit.v:155$656_Y
    connect \Y \valid_o
  end
  attribute \full_case 1
  attribute \src "store_unit.v:155.7-155.35|store_unit.v:155.3-160.6"
  cell $mux $procmux$1393
    parameter \WIDTH 1
    connect \A $1\st_valid[0:0]
    connect \B 1'0
    connect \S $logic_and$store_unit.v:155$656_Y
    connect \Y \st_valid
  end
  attribute \full_case 1
  attribute \src "store_unit.v:155.7-155.35|store_unit.v:155.3-160.6"
  cell $mux $procmux$1396
    parameter \WIDTH 1
    connect \A $1\pop_st_o[0:0]
    connect \B 1'1
    connect \S $logic_and$store_unit.v:155$656_Y
    connect \Y \pop_st_o
  end
  attribute \full_case 1
  attribute \src "store_unit.v:151.9-151.19|store_unit.v:151.5-152.21"
  cell $mux $procmux$1399
    parameter \WIDTH 2
    connect \A \state_q
    connect \B 2'00
    connect \S \dtlb_hit_i
    connect \Y $9\state_d[1:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $eq $procmux$1402_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 2'10
    connect \Y $procmux$1402_CMP
  end
  attribute \full_case 1
  attribute \src "store_unit.v:146.9-146.31|store_unit.v:146.5-147.21"
  cell $mux $procmux$1405
    parameter \WIDTH 2
    connect \A \state_q
    connect \B 2'00
    connect \S $logic_and$store_unit.v:146$654_Y
    connect \Y $8\state_d[1:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $eq $procmux$1408_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 2'11
    connect \Y $procmux$1408_CMP
  end
  attribute \full_case 1
  attribute \src "store_unit.v:136.10-136.19|store_unit.v:136.6-139.9"
  cell $mux $procmux$1413
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $3\pop_st_o[0:0]
    connect \S \st_ready
    connect \Y $4\pop_st_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $eq $procmux$1418_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \B 1'1
    connect \Y $procmux$1418_CMP
  end
  attribute \full_case 1
  attribute \src "store_unit.v:136.10-136.19|store_unit.v:136.6-139.9"
  cell $mux $procmux$1423
    parameter \WIDTH 2
    connect \A 2'11
    connect \B $3\state_d[1:0]
    connect \S \st_ready
    connect \Y $4\state_d[1:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:132.10-132.21|store_unit.v:132.6-135.9"
  cell $mux $procmux$1433
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \dtlb_hit_i
    connect \Y $3\pop_st_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:132.10-132.21|store_unit.v:132.6-135.9"
  cell $mux $procmux$1443
    parameter \WIDTH 2
    connect \A 2'10
    connect \B 2'01
    connect \S \dtlb_hit_i
    connect \Y $3\state_d[1:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:128.9-128.33|store_unit.v:128.5-142.21"
  cell $mux $procmux$1452
    parameter \WIDTH 2
    connect \A 2'00
    connect \B $4\state_d[1:0]
    connect \S $logic_and$store_unit.v:128$651_Y
    connect \Y $5\state_d[1:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:128.9-128.33|store_unit.v:128.5-142.21"
  cell $mux $procmux$1459
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $4\pop_st_o[0:0]
    connect \S $logic_and$store_unit.v:128$651_Y
    connect \Y $5\pop_st_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:128.9-128.33|store_unit.v:128.5-142.21"
  cell $mux $procmux$1466
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$store_unit.v:128$651_Y
    connect \Y $3\translation_req_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:125.9-125.17|store_unit.v:125.5-126.22"
  cell $mux $procmux$1473
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \flush_i
    connect \Y $2\st_valid[0:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $logic_not $procmux$1487_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state_q
    connect \Y $procmux$1487_CMP
  end
  attribute \full_case 1
  attribute \src "store_unit.v:110.9-110.16|store_unit.v:110.5-122.8"
  cell $mux $procmux$1525
    parameter \WIDTH 2
    connect \A \state_q
    connect \B $4\state_d[1:0]
    connect \S \valid_i
    connect \Y $2\state_d[1:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:110.9-110.16|store_unit.v:110.5-122.8"
  cell $mux $procmux$1533
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $4\pop_st_o[0:0]
    connect \S \valid_i
    connect \Y $2\pop_st_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:110.9-110.16|store_unit.v:110.5-122.8"
  cell $mux $procmux$1541
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \valid_i
    connect \Y $2\translation_req_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $pmux $procmux$1545
    parameter \S_WIDTH 4
    parameter \WIDTH 2
    connect \A $auto$rtlil.cc:2817:Anyseq$12647
    connect \B { $2\state_d[1:0] $5\state_d[1:0] $8\state_d[1:0] $9\state_d[1:0] }
    connect \S { $procmux$1487_CMP $procmux$1418_CMP $procmux$1408_CMP $procmux$1402_CMP }
    connect \Y $1\state_d[1:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $pmux $procmux$1550
    parameter \S_WIDTH 3
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12649
    connect \B { $2\translation_req_o[0:0] $3\translation_req_o[0:0] 1'1 }
    connect \S { $procmux$1487_CMP $procmux$1418_CMP $auto$opt_reduce.cc:134:opt_mux$12226 }
    connect \Y \translation_req_o
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $pmux $procmux$1555
    parameter \S_WIDTH 3
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12651
    connect \B { $2\pop_st_o[0:0] $5\pop_st_o[0:0] 1'0 }
    connect \S { $procmux$1487_CMP $procmux$1418_CMP $auto$opt_reduce.cc:134:opt_mux$12226 }
    connect \Y $1\pop_st_o[0:0]
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $pmux $procmux$1560
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12653
    connect \B 2'10
    connect \S { $procmux$1418_CMP $auto$opt_reduce.cc:134:opt_mux$12230 }
    connect \Y \st_valid_without_flush
  end
  attribute \full_case 1
  attribute \src "store_unit.v:0.0-0.0|store_unit.v:108.3-154.10"
  cell $pmux $procmux$1570
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$12655
    connect \B { $2\st_valid[0:0] 1'0 }
    connect \S { $procmux$1418_CMP $auto$opt_reduce.cc:134:opt_mux$12230 }
    connect \Y $1\st_valid[0:0]
  end
  attribute \src "store_unit.v:198.16-198.111"
  cell $mux $ternary$store_unit.v:198$667
    parameter \WIDTH 32
    connect \A $0\ariane_pkg_data_align$func$store_unit.v:198$643.$result[31:0]$658
    connect \B \lsu_ctrl_i [50:19]
    connect \S \instr_is_amo
    connect \Y \st_data_n
  end
  attribute \module_not_derived 1
  attribute \src "store_unit.v:256.13-270.3"
  cell \amo_buffer \i_amo_buffer
    connect \amo_op_i \amo_op_q
    connect \amo_req_o \amo_req_o
    connect \amo_resp_i \amo_resp_i
    connect \amo_valid_commit_i \amo_valid_commit_i
    connect \clk_i \clk_i
    connect \data_i \st_data_q
    connect \data_size_i \st_data_size_q
    connect \flush_i \flush_i
    connect \no_st_pending_i \no_st_pending_o
    connect \paddr_i \paddr_i
    connect \ready_o \amo_buffer_ready
    connect \rst_ni \rst_ni
    connect \valid_i \amo_buffer_valid
  end
  attribute \module_not_derived 1
  attribute \src "store_unit.v:230.15-255.3"
  cell \store_buffer \store_buffer_i
    connect \be_i \st_be_q
    connect \clk_i \clk_i
    connect \commit_i \commit_i
    connect \commit_ready_o \commit_ready_o
    connect \data_i \st_data_q
    connect \data_size_i \st_data_size_q
    connect \flush_i \flush_i
    connect \no_st_pending_o \no_st_pending_o
    connect \paddr_i \paddr_i
    connect \page_offset_i \page_offset_i
    connect \page_offset_matches_o \page_offset_matches_o
    connect \ready_o \st_ready
    connect \req_port_i \req_port_i
    connect \req_port_o \req_port_o
    connect \rst_ni \rst_ni
    connect \state_q_0 \state_q_0
    connect \state_q_1 \state_q_1
    connect \state_q_2 \state_q_2
    connect \state_q_3 \state_q_3
    connect \store_buffer_empty_o \store_buffer_empty_o
    connect \valid_i \store_buffer_valid
    connect \valid_without_flush_i \st_valid_without_flush
  end
  connect $procmux$1364_CMP [15:5] { $procmux$1349_CMP [0] $procmux$1350_CMP [0] $procmux$1351_CMP [0] $procmux$1352_CMP [0] $procmux$1353_CMP [0] $procmux$1354_CMP [0] $procmux$1355_CMP [0] $procmux$1356_CMP [0] $procmux$1357_CMP [0] $procmux$1358_CMP [0] $procmux$1359_CMP [0] }
  connect \ex_o \ex_i
  connect \result_o 0
  connect \st_be_n \lsu_ctrl_i [18:15]
  connect \store_buffer_ready \st_ready
  connect \store_state_o { \state_q_3 \state_q_2 \state_q_1 \state_q_0 }
  connect \trans_id_n \lsu_ctrl_i [2:0]
  connect \trans_id_o \trans_id_q
  connect \vaddr_o \lsu_ctrl_i [83:52]
end
