{
  "Top": "sha3_256_hw",
  "RtlTop": "sha3_256_hw",
  "RtlPrefix": "",
  "RtlSubPrefix": "sha3_256_hw_",
  "SourceLanguage": "c",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "h": {
      "index": "0",
      "direction": "out",
      "srcType": "unsigned char*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "port",
          "interface": "h_address0",
          "name": "h_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "h_ce0",
          "name": "h_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "h_we0",
          "name": "h_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "h_d0",
          "name": "h_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    },
    "in": {
      "index": "1",
      "direction": "in",
      "srcType": "unsigned char const *",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "in_r",
          "name": "in_r",
          "usage": "data",
          "direction": "in"
        }]
    },
    "inlen": {
      "index": "2",
      "direction": "in",
      "srcType": "long unsigned int",
      "srcSize": "64",
      "hwRefs": [{
          "type": "port",
          "interface": "inlen",
          "name": "inlen",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "sha3_256_hw"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "sha3_256_hw",
    "Version": "1.0",
    "DisplayName": "Sha3_256_hw",
    "Revision": "2114193904",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_sha3_256_hw_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/fips.c",
      "..\/..\/fips202.h"
    ],
    "Vhdl": [
      "impl\/vhdl\/sha3_256_hw_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/sha3_256_hw_KeccakF1600_StatePermute.vhd",
      "impl\/vhdl\/sha3_256_hw_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/sha3_256_hw_mul_32ns_34ns_65_2_1.vhd",
      "impl\/vhdl\/sha3_256_hw_s_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/sha3_256_hw_sha3_256_hw_Pipeline_VITIS_LOOP_472_1.vhd",
      "impl\/vhdl\/sha3_256_hw_sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1.vhd",
      "impl\/vhdl\/sha3_256_hw.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/sha3_256_hw_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/sha3_256_hw_KeccakF1600_StatePermute.v",
      "impl\/verilog\/sha3_256_hw_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R.dat",
      "impl\/verilog\/sha3_256_hw_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R.v",
      "impl\/verilog\/sha3_256_hw_mul_32ns_34ns_65_2_1.v",
      "impl\/verilog\/sha3_256_hw_s_RAM_AUTO_1R1W.v",
      "impl\/verilog\/sha3_256_hw_sha3_256_hw_Pipeline_VITIS_LOOP_472_1.v",
      "impl\/verilog\/sha3_256_hw_sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1.v",
      "impl\/verilog\/sha3_256_hw.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/sha3_256_hw.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "h_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "5",
      "portMap": {"h_address0": "DATA"},
      "ports": ["h_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "h"
        }]
    },
    "h_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"h_d0": "DATA"},
      "ports": ["h_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "h"
        }]
    },
    "in_r": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"in_r": "DATA"},
      "ports": ["in_r"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "in"
        }]
    },
    "inlen": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"inlen": "DATA"},
      "ports": ["inlen"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "inlen"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "h_address0": {
      "dir": "out",
      "width": "5"
    },
    "h_ce0": {
      "dir": "out",
      "width": "1"
    },
    "h_we0": {
      "dir": "out",
      "width": "1"
    },
    "h_d0": {
      "dir": "out",
      "width": "8"
    },
    "in_r": {
      "dir": "in",
      "width": "8"
    },
    "inlen": {
      "dir": "in",
      "width": "64"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "sha3_256_hw",
      "BindInstances": "s_U empty_fu_257_p2 mul_32ns_34ns_65_2_1_U6 select_ln479_fu_282_p3 add_ln467_fu_331_p2 icmp_ln479_fu_339_p2 icmp_ln480_fu_350_p2 add_ln480_fu_356_p2 icmp_ln26_fu_362_p2 select_ln481_fu_368_p3 select_ln481_1_fu_411_p3 add_ln480_1_fu_376_p2 select_ln480_fu_382_p3 shl_ln27_fu_429_p2 r_1_fu_434_p2 add_ln26_fu_399_p2 icmp_ln26_1_fu_405_p2 xor_ln482_fu_440_p2 j_4_fu_446_p2 icmp_ln488_fu_463_p2 i_4_fu_468_p2 shl_ln490_fu_526_p2 xor_ln490_fu_531_p2 shl_ln492_fu_548_p2 xor_ln492_fu_558_p2 xor_ln493_fu_576_p2",
      "Instances": [
        {
          "ModuleName": "sha3_256_hw_Pipeline_VITIS_LOOP_472_1",
          "InstanceName": "grp_sha3_256_hw_Pipeline_VITIS_LOOP_472_1_fu_228",
          "BindInstances": "icmp_ln472_fu_54_p2 add_ln472_fu_60_p2"
        },
        {
          "ModuleName": "KeccakF1600_StatePermute",
          "InstanceName": "grp_KeccakF1600_StatePermute_fu_234",
          "BindInstances": "icmp_ln127_fu_820_p2 xor_ln131_fu_852_p2 xor_ln131_1_fu_858_p2 xor_ln131_2_fu_864_p2 BCa_fu_870_p2 xor_ln132_fu_876_p2 xor_ln132_1_fu_882_p2 xor_ln132_2_fu_888_p2 BCe_fu_894_p2 xor_ln133_fu_900_p2 xor_ln133_1_fu_906_p2 xor_ln133_2_fu_912_p2 BCi_fu_918_p2 xor_ln134_fu_924_p2 xor_ln134_1_fu_930_p2 xor_ln134_2_fu_936_p2 BCo_fu_942_p2 xor_ln135_fu_948_p2 xor_ln135_1_fu_954_p2 xor_ln135_2_fu_960_p2 BCu_fu_966_p2 Da_fu_992_p2 De_fu_1018_p2 Di_fu_1044_p2 Do_fu_1070_p2 Du_fu_1096_p2 Aba_4_fu_1102_p2 Age_2_fu_1108_p2 Aki_2_fu_1136_p2 Amo_2_fu_1164_p2 Asu_2_fu_1192_p2 xor_ln155_fu_1220_p2 and_ln155_fu_1226_p2 xor_ln155_1_fu_1232_p2 Eba_fu_1238_p2 xor_ln156_fu_1244_p2 and_ln156_fu_1250_p2 Ebe_fu_1256_p2 xor_ln157_fu_1262_p2 and_ln157_fu_1268_p2 Ebi_fu_1274_p2 xor_ln158_fu_1280_p2 and_ln158_fu_1286_p2 Ebo_fu_1292_p2 xor_ln159_fu_1298_p2 and_ln159_fu_1304_p2 Ebu_fu_1310_p2 Abo_2_fu_1316_p2 Agu_2_fu_1336_p2 Aka_2_fu_1356_p2 Ame_2_fu_1376_p2 Asi_2_fu_1396_p2 xor_ln171_fu_1756_p2 and_ln171_fu_1762_p2 Ega_fu_1768_p2 xor_ln172_fu_1774_p2 and_ln172_fu_1780_p2 Ege_fu_1786_p2 xor_ln173_fu_1792_p2 and_ln173_fu_1798_p2 Egi_fu_1804_p2 xor_ln174_fu_1810_p2 and_ln174_fu_1816_p2 Ego_fu_1822_p2 xor_ln175_fu_1828_p2 and_ln175_fu_1834_p2 Egu_fu_1840_p2 Abe_2_fu_1416_p2 Agi_2_fu_1434_p2 Ako_2_fu_1454_p2 Amu_2_fu_1474_p2 Asa_2_fu_1494_p2 xor_ln187_fu_1876_p2 and_ln187_fu_1882_p2 Eka_fu_1888_p2 xor_ln188_fu_1894_p2 and_ln188_fu_1900_p2 Eke_fu_1906_p2 xor_ln189_fu_1912_p2 and_ln189_fu_1918_p2 Eki_fu_1924_p2 xor_ln190_fu_1930_p2 and_ln190_fu_1936_p2 Eko_fu_1942_p2 xor_ln191_fu_1948_p2 and_ln191_fu_1954_p2 Eku_fu_1960_p2 Abu_2_fu_1514_p2 Aga_2_fu_1534_p2 Ake_2_fu_1554_p2 Ami_2_fu_1574_p2 Aso_2_fu_1594_p2 xor_ln203_fu_1996_p2 and_ln203_fu_2002_p2 Ema_fu_2008_p2 xor_ln204_fu_2014_p2 and_ln204_fu_2020_p2 Eme_fu_2026_p2 xor_ln205_fu_2032_p2 and_ln205_fu_2038_p2 Emi_fu_2044_p2 xor_ln206_fu_2050_p2 and_ln206_fu_2056_p2 Emo_fu_2062_p2 xor_ln207_fu_2068_p2 and_ln207_fu_2074_p2 Emu_fu_2080_p2 Abi_2_fu_1614_p2 Ago_2_fu_1634_p2 Aku_2_fu_1654_p2 Ama_2_fu_1674_p2 Ase_2_fu_1694_p2 xor_ln219_fu_2116_p2 and_ln219_fu_2122_p2 Esa_fu_2128_p2 xor_ln220_fu_2134_p2 and_ln220_fu_2140_p2 Ese_fu_2146_p2 xor_ln221_fu_2152_p2 and_ln221_fu_2158_p2 Esi_fu_2164_p2 xor_ln222_fu_2170_p2 and_ln222_fu_2176_p2 Eso_fu_2182_p2 xor_ln223_fu_2188_p2 and_ln223_fu_2194_p2 Esu_fu_2200_p2 xor_ln226_fu_2206_p2 xor_ln226_1_fu_2212_p2 xor_ln226_2_fu_2217_p2 BCa_6_fu_2223_p2 xor_ln227_fu_2229_p2 xor_ln227_1_fu_2235_p2 xor_ln227_2_fu_2240_p2 BCe_6_fu_2246_p2 xor_ln228_fu_2252_p2 xor_ln228_1_fu_2257_p2 xor_ln228_2_fu_2263_p2 BCi_6_fu_2269_p2 xor_ln229_fu_2275_p2 xor_ln229_1_fu_2281_p2 xor_ln229_2_fu_2287_p2 BCo_6_fu_2292_p2 xor_ln230_fu_2298_p2 xor_ln230_1_fu_2303_p2 xor_ln230_2_fu_2309_p2 BCu_6_fu_2315_p2 Da_1_fu_2341_p2 De_1_fu_2367_p2 Di_1_fu_2393_p2 Do_1_fu_2419_p2 Du_1_fu_2445_p2 Eba_2_fu_2451_p2 Ege_1_fu_2456_p2 Eki_1_fu_2484_p2 Emo_1_fu_2512_p2 Esu_1_fu_2540_p2 xor_ln250_fu_2568_p2 and_ln250_fu_2574_p2 xor_ln250_1_fu_2580_p2 Aba_3_fu_2586_p2 xor_ln251_fu_2592_p2 and_ln251_fu_2598_p2 Abe_3_fu_2604_p2 xor_ln252_fu_2610_p2 and_ln252_fu_2616_p2 Abi_3_fu_2622_p2 xor_ln253_fu_2628_p2 and_ln253_fu_2634_p2 Abo_3_fu_2640_p2 xor_ln254_fu_2646_p2 and_ln254_fu_2652_p2 Abu_3_fu_2658_p2 Ebo_1_fu_2664_p2 Egu_1_fu_2691_p2 Eka_1_fu_2719_p2 Eme_1_fu_2747_p2 Esi_1_fu_2775_p2 xor_ln266_fu_2803_p2 and_ln266_fu_2809_p2 Aga_3_fu_2815_p2 xor_ln267_fu_2821_p2 and_ln267_fu_2827_p2 Age_3_fu_2833_p2 xor_ln268_fu_2839_p2 and_ln268_fu_2845_p2 Agi_3_fu_2851_p2 xor_ln269_fu_2857_p2 and_ln269_fu_2863_p2 Ago_3_fu_2869_p2 xor_ln270_fu_2875_p2 and_ln270_fu_2881_p2 Agu_3_fu_2887_p2 Ebe_1_fu_2893_p2 Egi_1_fu_2918_p2 Eko_1_fu_2946_p2 Emu_1_fu_2974_p2 Esa_1_fu_3002_p2 xor_ln282_fu_3030_p2 and_ln282_fu_3036_p2 Aka_3_fu_3042_p2 xor_ln283_fu_3048_p2 and_ln283_fu_3054_p2 Ake_3_fu_3060_p2 xor_ln284_fu_3066_p2 and_ln284_fu_3072_p2 Aki_3_fu_3078_p2 xor_ln285_fu_3084_p2 and_ln285_fu_3090_p2 Ako_3_fu_3096_p2 xor_ln286_fu_3102_p2 and_ln286_fu_3108_p2 Aku_3_fu_3114_p2 Ebu_1_fu_3120_p2 Ega_1_fu_3147_p2 Eke_1_fu_3175_p2 Emi_1_fu_3203_p2 Eso_1_fu_3231_p2 xor_ln298_fu_3259_p2 and_ln298_fu_3265_p2 Ama_3_fu_3271_p2 xor_ln299_fu_3277_p2 and_ln299_fu_3283_p2 Ame_3_fu_3289_p2 xor_ln300_fu_3295_p2 and_ln300_fu_3301_p2 Ami_3_fu_3307_p2 xor_ln301_fu_3313_p2 and_ln301_fu_3319_p2 Amo_3_fu_3325_p2 xor_ln302_fu_3331_p2 and_ln302_fu_3337_p2 Amu_3_fu_3343_p2 Ebi_1_fu_3349_p2 Ego_1_fu_3376_p2 Eku_1_fu_3404_p2 Ema_1_fu_3432_p2 Ese_1_fu_3460_p2 xor_ln314_fu_3488_p2 and_ln314_fu_3494_p2 Asa_3_fu_3500_p2 xor_ln315_fu_3506_p2 and_ln315_fu_3512_p2 Ase_3_fu_3518_p2 xor_ln316_fu_3524_p2 and_ln316_fu_3530_p2 Asi_3_fu_3536_p2 xor_ln317_fu_3542_p2 and_ln317_fu_3548_p2 Aso_3_fu_3554_p2 xor_ln318_fu_3560_p2 and_ln318_fu_3566_p2 Asu_3_fu_3572_p2 add_ln127_fu_841_p2 KeccakF_RoundConstants_U"
        },
        {
          "ModuleName": "sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1",
          "InstanceName": "grp_sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1_fu_241",
          "BindInstances": "icmp_ln761_fu_104_p2 add_ln761_fu_110_p2 icmp_ln43_fu_127_p2 select_ln756_fu_133_p3 add_ln761_1_fu_141_p2 select_ln761_fu_147_p3 lshr_ln45_fu_213_p2 add_ln45_fu_180_p2 add_ln43_fu_186_p2"
        }
      ]
    },
    "Info": {
      "sha3_256_hw_Pipeline_VITIS_LOOP_472_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "KeccakF1600_StatePermute": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sha3_256_hw": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "sha3_256_hw_Pipeline_VITIS_LOOP_472_1": {
        "Latency": {
          "LatencyBest": "27",
          "LatencyAvg": "27",
          "LatencyWorst": "27",
          "PipelineII": "26",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.622"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_472_1",
            "TripCount": "25",
            "Latency": "25",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "53",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "KeccakF1600_StatePermute": {
        "Latency": {
          "LatencyBest": "62",
          "LatencyAvg": "62",
          "LatencyWorst": "62",
          "PipelineII": "62",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.538"
        },
        "Loops": [{
            "Name": "state_permute",
            "TripCount": "12",
            "Latency": "36",
            "PipelineII": "",
            "PipelineDepth": "3"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "FF": "3238",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "16900",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "31",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1": {
        "Latency": {
          "LatencyBest": "36",
          "LatencyAvg": "36",
          "LatencyWorst": "36",
          "PipelineII": "33",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.917"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_761_1_VITIS_LOOP_43_1",
            "TripCount": "32",
            "Latency": "34",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "100",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "323",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "sha3_256_hw": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.917"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_479_2",
            "TripCount": "",
            "LatencyMin": "203",
            "LatencyMax": "6410870326",
            "Latency": "203 ~ 6410870326",
            "PipelineII": "",
            "PipelineDepth": "203",
            "Loops": [{
                "Name": "absorb_loop2_VITIS_LOOP_26_1",
                "TripCount": "136",
                "Latency": "137",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }]
          },
          {
            "Name": "absorb_loop3",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "3"
          }
        ],
        "Area": {
          "BRAM_18K": "6",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "2",
          "DSP": "4",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "4278",
          "AVAIL_FF": "106400",
          "UTIL_FF": "4",
          "LUT": "19066",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "35",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-07-30 15:04:45 KST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
