Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Reading design: MAIN.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MAIN.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MAIN"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : MAIN
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\mihai\Desktop\vga_2\INTERIOR_CERC.vhd" into library work
Parsing entity <INTERIOR_CERC>.
Parsing architecture <Behavioral> of entity <interior_cerc>.
Parsing VHDL file "C:\Users\mihai\Desktop\vga_2\pixel_counter.vhd" into library work
Parsing entity <PIXEL_COUNTER>.
Parsing architecture <BEHAVIORAL> of entity <pixel_counter>.
Parsing VHDL file "C:\Users\mihai\Desktop\vga_2\H_V_SYNC.vhd" into library work
Parsing entity <H_V_SYNC>.
Parsing architecture <BEHAVIORAL> of entity <h_v_sync>.
Parsing VHDL file "C:\Users\mihai\Desktop\vga_2\divizor.vhd" into library work
Parsing entity <FREQ_DIVIDER>.
Parsing architecture <B> of entity <freq_divider>.
Parsing VHDL file "C:\Users\mihai\Desktop\vga_2\detect_form.vhd" into library work
Parsing entity <DETECT_FORM>.
Parsing architecture <BEHAVIORAL> of entity <detect_form>.
Parsing VHDL file "C:\Users\mihai\Desktop\vga_2\culori.vhd" into library work
Parsing entity <COLORS>.
Parsing architecture <BEHAVIORAL> of entity <colors>.
Parsing VHDL file "C:\Users\mihai\Desktop\vga_2\mainu.vhd" into library work
Parsing entity <MAIN>.
Parsing architecture <BEHAVIORAL> of entity <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <MAIN> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <FREQ_DIVIDER> (architecture <B>) from library <work>.

Elaborating entity <PIXEL_COUNTER> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <H_V_SYNC> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <COLORS> (architecture <BEHAVIORAL>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\mihai\Desktop\vga_2\culori.vhd" Line 36. Case statement is complete. others clause is never selected

Elaborating entity <DETECT_FORM> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <INTERIOR_CERC> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\mihai\Desktop\vga_2\detect_form.vhd" Line 73: e_cerc should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MAIN>.
    Related source file is "C:\Users\mihai\Desktop\vga_2\mainu.vhd".
    Summary:
	no macro.
Unit <MAIN> synthesized.

Synthesizing Unit <FREQ_DIVIDER>.
    Related source file is "C:\Users\mihai\Desktop\vga_2\divizor.vhd".
    Found 2-bit register for signal <V>.
    Found 2-bit adder for signal <V[1]_GND_6_o_add_0_OUT> created at line 46.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <FREQ_DIVIDER> synthesized.

Synthesizing Unit <PIXEL_COUNTER>.
    Related source file is "C:\Users\mihai\Desktop\vga_2\pixel_counter.vhd".
    Found 10-bit register for signal <POS_Y>.
    Found 10-bit register for signal <POS_X>.
    Found 10-bit adder for signal <POS_X[9]_GND_7_o_add_1_OUT> created at line 49.
    Found 10-bit adder for signal <POS_Y[9]_GND_7_o_add_5_OUT> created at line 60.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
Unit <PIXEL_COUNTER> synthesized.

Synthesizing Unit <H_V_SYNC>.
    Related source file is "C:\Users\mihai\Desktop\vga_2\H_V_SYNC.vhd".
    Found 10-bit comparator greater for signal <HS> created at line 41
    Found 10-bit comparator greater for signal <VS> created at line 42
    Summary:
	inferred   2 Comparator(s).
Unit <H_V_SYNC> synthesized.

Synthesizing Unit <COLORS>.
    Related source file is "C:\Users\mihai\Desktop\vga_2\culori.vhd".
    Summary:
	inferred   3 Multiplexer(s).
Unit <COLORS> synthesized.

Synthesizing Unit <DETECT_FORM>.
    Related source file is "C:\Users\mihai\Desktop\vga_2\detect_form.vhd".
    Found 10-bit adder for signal <GND_10_o_GND_10_o_add_9_OUT> created at line 63.
    Found 10-bit subtractor for signal <n0032> created at line 0.
    Found 10-bit subtractor for signal <GND_10_o_GND_10_o_sub_8_OUT<9:0>> created at line 63.
    Found 1-bit 4-to-1 multiplexer for signal <IN_FORM> created at line 54.
    Found 10-bit comparator lessequal for signal <n0000> created at line 56
    Found 10-bit comparator lessequal for signal <n0002> created at line 56
    Found 10-bit comparator lessequal for signal <n0004> created at line 56
    Found 10-bit comparator lessequal for signal <n0006> created at line 56
    Found 10-bit comparator lessequal for signal <n0011> created at line 61
    Found 10-bit comparator lessequal for signal <n0013> created at line 61
    Found 10-bit comparator greater for signal <GND_10_o_X[9]_LessThan_9_o> created at line 63
    Found 10-bit comparator greater for signal <X[9]_GND_10_o_LessThan_11_o> created at line 63
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   8 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <DETECT_FORM> synthesized.

Synthesizing Unit <INTERIOR_CERC>.
    Related source file is "C:\Users\mihai\Desktop\vga_2\INTERIOR_CERC.vhd".
    Found 20-bit adder for signal <distanta> created at line 48.
    Found 10-bit subtractor for signal <ox> created at line 39.
    Found 10-bit subtractor for signal <oy> created at line 39.
    Found 10x10-bit multiplier for signal <n0018> created at line 48.
    Found 10x10-bit multiplier for signal <n0019> created at line 48.
    Found 10x10-bit multiplier for signal <raza[9]_raza[9]_MuLt_5_OUT> created at line 49.
    Found 20-bit comparator greater for signal <ok> created at line 49
    Summary:
	inferred   3 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <INTERIOR_CERC> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 3
 10x10-bit multiplier                                  : 3
# Adders/Subtractors                                   : 9
 10-bit adder                                          : 3
 10-bit subtractor                                     : 4
 2-bit adder                                           : 1
 20-bit adder                                          : 1
# Registers                                            : 3
 10-bit register                                       : 2
 2-bit register                                        : 1
# Comparators                                          : 11
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 6
 20-bit comparator greater                             : 1
# Multiplexers                                         : 5
 1-bit 2-to-1 multiplexer                              : 4
 1-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <FREQ_DIVIDER>.
The following registers are absorbed into counter <V>: 1 register on signal <V>.
Unit <FREQ_DIVIDER> synthesized (advanced).

Synthesizing (advanced) Unit <INTERIOR_CERC>.
	Multiplier <Mmult_n0018> in block <INTERIOR_CERC> and adder/subtractor <Madd_distanta> in block <INTERIOR_CERC> are combined into a MAC<Maddsub_n0018>.
Unit <INTERIOR_CERC> synthesized (advanced).

Synthesizing (advanced) Unit <PIXEL_COUNTER>.
The following registers are absorbed into counter <POS_X>: 1 register on signal <POS_X>.
The following registers are absorbed into counter <POS_Y>: 1 register on signal <POS_Y>.
Unit <PIXEL_COUNTER> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 1
 10x10-to-20-bit MAC                                   : 1
# Multipliers                                          : 2
 10x10-bit multiplier                                  : 1
 9x9-bit multiplier                                    : 1
# Adders/Subtractors                                   : 5
 10-bit adder                                          : 1
 10-bit subtractor                                     : 4
# Counters                                             : 3
 10-bit up counter                                     : 2
 2-bit up counter                                      : 1
# Comparators                                          : 11
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 6
 20-bit comparator greater                             : 1
# Multiplexers                                         : 5
 1-bit 2-to-1 multiplexer                              : 4
 1-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <MAIN> ...

Optimizing unit <DETECT_FORM> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MAIN, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 22
 Flip-Flops                                            : 22

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MAIN.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 174
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 18
#      LUT2                        : 30
#      LUT3                        : 10
#      LUT4                        : 23
#      LUT5                        : 15
#      LUT6                        : 23
#      MUXCY                       : 26
#      VCC                         : 1
#      XORCY                       : 20
# FlipFlops/Latches                : 22
#      FD                          : 22
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 4
#      OBUF                        : 5
# DSPs                             : 2
#      DSP48A1                     : 2

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              22  out of  18224     0%  
 Number of Slice LUTs:                  126  out of   9112     1%  
    Number used as Logic:               126  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    126
   Number with an unused Flip Flop:     104  out of    126    82%  
   Number with an unused LUT:             0  out of    126     0%  
   Number of fully used LUT-FF pairs:    22  out of    126    17%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    232     4%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 2     |
C1/V_1                             | NONE(C2/POS_X_0)       | 10    |
C2/INC_Y(C2/INC_Y<9>:O)            | NONE(*)(C2/POS_Y_0)    | 10    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.916ns (Maximum Frequency: 255.356MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 16.748ns
   Maximum combinational path delay: 8.489ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            C1/V_0 (FF)
  Destination:       C1/V_0 (FF)
  Source Clock:      CLK falling
  Destination Clock: CLK falling

  Data Path: C1/V_0 to C1/V_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  C1/V_0 (C1/V_0)
     INV:I->O              1   0.206   0.579  C1/Mcount_V_xor<0>11_INV_0 (Result<0>)
     FD:D                      0.102          C1/V_0
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'C1/V_1'
  Clock period: 3.836ns (frequency: 260.668MHz)
  Total number of paths / destination ports: 155 / 10
-------------------------------------------------------------------------
Delay:               3.836ns (Levels of Logic = 3)
  Source:            C2/POS_X_0 (FF)
  Destination:       C2/POS_X_0 (FF)
  Source Clock:      C1/V_1 rising
  Destination Clock: C1/V_1 rising

  Data Path: C2/POS_X_0 to C2/POS_X_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.447   1.174  C2/POS_X_0 (C2/POS_X_0)
     LUT5:I0->O            2   0.203   0.617  C2/INC_Y<9>_SW0 (N5)
     LUT6:I5->O           11   0.205   0.883  C2/INC_Y<9> (C2/INC_Y)
     LUT2:I1->O            1   0.205   0.000  C2/POS_X_0_rstpot (C2/POS_X_0_rstpot)
     FD:D                      0.102          C2/POS_X_0
    ----------------------------------------
    Total                      3.836ns (1.162ns logic, 2.674ns route)
                                       (30.3% logic, 69.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'C2/INC_Y'
  Clock period: 3.916ns (frequency: 255.356MHz)
  Total number of paths / destination ports: 155 / 10
-------------------------------------------------------------------------
Delay:               3.916ns (Levels of Logic = 3)
  Source:            C2/POS_Y_5 (FF)
  Destination:       C2/POS_Y_0 (FF)
  Source Clock:      C2/INC_Y rising
  Destination Clock: C2/INC_Y rising

  Data Path: C2/POS_Y_5 to C2/POS_Y_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              18   0.447   1.278  C2/POS_Y_5 (C2/POS_Y_5)
     LUT5:I2->O            2   0.205   0.617  C2/POS_Y[9]_PWR_8_o_equal_5_o<9>21 (C2/POS_Y[9]_PWR_8_o_equal_5_o<9>2)
     LUT6:I5->O           10   0.205   0.857  C2/POS_Y[9]_PWR_8_o_equal_5_o<9>1 (C2/POS_Y[9]_PWR_8_o_equal_5_o)
     LUT2:I1->O            1   0.205   0.000  C2/POS_Y_0_rstpot (C2/POS_Y_0_rstpot)
     FD:D                      0.102          C2/POS_Y_0
    ----------------------------------------
    Total                      3.916ns (1.164ns logic, 2.752ns route)
                                       (29.7% logic, 70.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C1/V_1'
  Total number of paths / destination ports: 2264 / 4
-------------------------------------------------------------------------
Offset:              13.632ns (Levels of Logic = 6)
  Source:            C2/POS_X_7 (FF)
  Destination:       RED (PAD)
  Source Clock:      C1/V_1 rising

  Data Path: C2/POS_X_7 to RED
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.447   1.297  C2/POS_X_7 (C2/POS_X_7)
     LUT6:I0->O            2   0.203   0.616  C5/C1/ox<9>1 (C5/C1/ox<9>)
     DSP48A1:A9->P19       1   4.560   0.924  C5/C1/Maddsub_n0018 (C5/C1/distanta<19>)
     LUT6:I1->O            1   0.203   0.944  C5/Mmux_IN_FORM112 (C5/Mmux_IN_FORM112)
     LUT6:I0->O            3   0.203   0.879  C5/Mmux_IN_FORM115 (iFORM)
     LUT3:I0->O            1   0.205   0.579  C4/Mmux_R11 (RED_OBUF)
     OBUF:I->O                 2.571          RED_OBUF (RED)
    ----------------------------------------
    Total                     13.632ns (8.392ns logic, 5.240ns route)
                                       (61.6% logic, 38.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C2/INC_Y'
  Total number of paths / destination ports: 141927 / 4
-------------------------------------------------------------------------
Offset:              16.748ns (Levels of Logic = 8)
  Source:            C2/POS_Y_3 (FF)
  Destination:       RED (PAD)
  Source Clock:      C2/INC_Y rising

  Data Path: C2/POS_Y_3 to RED
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              23   0.447   1.382  C2/POS_Y_3 (C2/POS_Y_3)
     LUT4:I1->O            3   0.205   0.651  C5/C1/Msub_oy_xor<7>111 (C5/C1/Msub_oy_xor<7>11)
     LUT4:I3->O            2   0.205   0.616  C5/C1/Msub_oy_xor<9>11 (C5/C1/oy<9>)
     DSP48A1:A9->PCOUT47    1   4.469   0.000  C5/C1/Mmult_n0019 (C5/C1/Mmult_n0019_PCOUT_to_C1/Maddsub_n0018_PCIN_47)
     DSP48A1:PCIN47->P19    1   2.264   0.924  C5/C1/Maddsub_n0018 (C5/C1/distanta<19>)
     LUT6:I1->O            1   0.203   0.944  C5/Mmux_IN_FORM112 (C5/Mmux_IN_FORM112)
     LUT6:I0->O            3   0.203   0.879  C5/Mmux_IN_FORM115 (iFORM)
     LUT3:I0->O            1   0.205   0.579  C4/Mmux_R11 (RED_OBUF)
     OBUF:I->O                 2.571          RED_OBUF (RED)
    ----------------------------------------
    Total                     16.748ns (10.772ns logic, 5.976ns route)
                                       (64.3% logic, 35.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 19 / 3
-------------------------------------------------------------------------
Delay:               8.489ns (Levels of Logic = 6)
  Source:            SEL_FORM<0> (PAD)
  Destination:       RED (PAD)

  Data Path: SEL_FORM<0> to RED
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   1.015  SEL_FORM_0_IBUF (SEL_FORM_0_IBUF)
     LUT6:I0->O            1   0.203   0.827  C5/Mmux_IN_FORM14 (C5/Mmux_IN_FORM13)
     LUT6:I2->O            1   0.203   0.580  C5/Mmux_IN_FORM111 (C5/Mmux_IN_FORM110)
     LUT6:I5->O            3   0.205   0.879  C5/Mmux_IN_FORM115 (iFORM)
     LUT3:I0->O            1   0.205   0.579  C4/Mmux_R11 (RED_OBUF)
     OBUF:I->O                 2.571          RED_OBUF (RED)
    ----------------------------------------
    Total                      8.489ns (4.609ns logic, 3.880ns route)
                                       (54.3% logic, 45.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock C1/V_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
C1/V_1         |    3.836|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock C2/INC_Y
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
C2/INC_Y       |    3.916|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    1.950|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.99 secs
 
--> 

Total memory usage is 298008 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

