INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Workspace/LAB3/Problem2/Problem2.srcs/sources_1/new/singlePulser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singlePulser
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out' is not allowed [D:/Vivado/Workspace/LAB3/Problem2/Problem2.srcs/sources_1/new/singlePulser.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Workspace/LAB3/Problem2/Problem2.srcs/sim_1/new/Test_singlePulser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_singlePulser
