#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5df3fe078360 .scope module, "Mux4Way16" "Mux4Way16" 2 3;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in_a";
    .port_info 1 /INPUT 16 "in_b";
    .port_info 2 /INPUT 16 "in_c";
    .port_info 3 /INPUT 16 "in_d";
    .port_info 4 /OUTPUT 16 "out";
    .port_info 5 /INPUT 2 "sel";
v0x5df3fe28fc80_0 .net "group_1", 15 0, L_0x5df3fe29f1a0;  1 drivers
v0x5df3fe28fdb0_0 .net "group_2", 15 0, L_0x5df3fe2adc50;  1 drivers
o0x7b5341de1648 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5df3fe28fec0_0 .net "in_a", 15 0, o0x7b5341de1648;  0 drivers
o0x7b5341df3df8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5df3fe28ff60_0 .net "in_b", 15 0, o0x7b5341df3df8;  0 drivers
o0x7b5341de1678 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5df3fe290000_0 .net "in_c", 15 0, o0x7b5341de1678;  0 drivers
o0x7b5341df3e28 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5df3fe2900f0_0 .net "in_d", 15 0, o0x7b5341df3e28;  0 drivers
v0x5df3fe290190_0 .net "out", 15 0, L_0x5df3fe2bc6d0;  1 drivers
o0x7b5341da56c8 .functor BUFZ 2, C4<zz>; HiZ drive
v0x5df3fe290260_0 .net "sel", 1 0, o0x7b5341da56c8;  0 drivers
L_0x5df3fe29f230 .part o0x7b5341da56c8, 1, 1;
L_0x5df3fe2adce0 .part o0x7b5341da56c8, 1, 1;
L_0x5df3fe2bc760 .part o0x7b5341da56c8, 0, 1;
S_0x5df3fe04dbd0 .scope module, "mux16_gate1" "Mux16" 2 13, 3 3 0, S_0x5df3fe078360;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in_a";
    .port_info 1 /INPUT 16 "in_b";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /INPUT 1 "sel";
L_0x5df3fe29f1a0 .functor BUFZ 16, L_0x5df3fe29f100, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5df3fe136a30_0 .net "in_a", 15 0, o0x7b5341de1648;  alias, 0 drivers
v0x5df3fe136b30_0 .net "in_b", 15 0, o0x7b5341de1678;  alias, 0 drivers
v0x5df3fe136c10_0 .net "out", 15 0, L_0x5df3fe29f1a0;  alias, 1 drivers
v0x5df3fe136cd0_0 .net "sel", 0 0, L_0x5df3fe29f230;  1 drivers
v0x5df3fe136d70_0 .net/s "tmp_out", 15 0, L_0x5df3fe29f100;  1 drivers
L_0x5df3fe2910f0 .part o0x7b5341de1648, 0, 1;
L_0x5df3fe2911b0 .part o0x7b5341de1678, 0, 1;
L_0x5df3fe291f20 .part o0x7b5341de1648, 1, 1;
L_0x5df3fe291fc0 .part o0x7b5341de1678, 1, 1;
L_0x5df3fe292d40 .part o0x7b5341de1648, 2, 1;
L_0x5df3fe292de0 .part o0x7b5341de1678, 2, 1;
L_0x5df3fe293b90 .part o0x7b5341de1648, 3, 1;
L_0x5df3fe293c30 .part o0x7b5341de1678, 3, 1;
L_0x5df3fe2949a0 .part o0x7b5341de1648, 4, 1;
L_0x5df3fe294a40 .part o0x7b5341de1678, 4, 1;
L_0x5df3fe295810 .part o0x7b5341de1648, 5, 1;
L_0x5df3fe2958b0 .part o0x7b5341de1678, 5, 1;
L_0x5df3fe296690 .part o0x7b5341de1648, 6, 1;
L_0x5df3fe296840 .part o0x7b5341de1678, 6, 1;
L_0x5df3fe2976d0 .part o0x7b5341de1648, 7, 1;
L_0x5df3fe297770 .part o0x7b5341de1678, 7, 1;
L_0x5df3fe298570 .part o0x7b5341de1648, 8, 1;
L_0x5df3fe298610 .part o0x7b5341de1678, 8, 1;
L_0x5df3fe299420 .part o0x7b5341de1648, 9, 1;
L_0x5df3fe2994c0 .part o0x7b5341de1678, 9, 1;
L_0x5df3fe2986b0 .part o0x7b5341de1648, 10, 1;
L_0x5df3fe29a9b0 .part o0x7b5341de1678, 10, 1;
L_0x5df3fe29b460 .part o0x7b5341de1648, 11, 1;
L_0x5df3fe29b500 .part o0x7b5341de1678, 11, 1;
L_0x5df3fe29c1c0 .part o0x7b5341de1648, 12, 1;
L_0x5df3fe29c260 .part o0x7b5341de1678, 12, 1;
L_0x5df3fe29d0b0 .part o0x7b5341de1648, 13, 1;
L_0x5df3fe29d150 .part o0x7b5341de1678, 13, 1;
L_0x5df3fe29dfb0 .part o0x7b5341de1648, 14, 1;
L_0x5df3fe29e050 .part o0x7b5341de1678, 14, 1;
L_0x5df3fe29eeb0 .part o0x7b5341de1648, 15, 1;
L_0x5df3fe29ef50 .part o0x7b5341de1678, 15, 1;
LS_0x5df3fe29f100_0_0 .concat8 [ 1 1 1 1], L_0x5df3fe290f30, L_0x5df3fe291d60, L_0x5df3fe292b80, L_0x5df3fe2939d0;
LS_0x5df3fe29f100_0_4 .concat8 [ 1 1 1 1], L_0x5df3fe2947e0, L_0x5df3fe295650, L_0x5df3fe2964d0, L_0x5df3fe297510;
LS_0x5df3fe29f100_0_8 .concat8 [ 1 1 1 1], L_0x5df3fe2983b0, L_0x5df3fe299260, L_0x5df3fe29a830, L_0x5df3fe29b2e0;
LS_0x5df3fe29f100_0_12 .concat8 [ 1 1 1 1], L_0x5df3fe29c000, L_0x5df3fe29cef0, L_0x5df3fe29ddf0, L_0x5df3fe29ecf0;
L_0x5df3fe29f100 .concat8 [ 4 4 4 4], LS_0x5df3fe29f100_0_0, LS_0x5df3fe29f100_0_4, LS_0x5df3fe29f100_0_8, LS_0x5df3fe29f100_0_12;
S_0x5df3fe023410 .scope module, "mux_gate0" "Mux" 3 7, 4 3 0, S_0x5df3fe04dbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5df3fe0a3b20_0 .net "in_a", 0 0, L_0x5df3fe2910f0;  1 drivers
v0x5df3fe0a3bc0_0 .net "in_b", 0 0, L_0x5df3fe2911b0;  1 drivers
v0x5df3fe0a3cd0_0 .net "out", 0 0, L_0x5df3fe290f30;  1 drivers
v0x5df3fe0a3d70_0 .net "sel", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0a3e10_0 .net "sel_out", 0 0, L_0x5df3fe290420;  1 drivers
v0x5df3fe0a3f90_0 .net "temp_a_out", 0 0, L_0x5df3fe290580;  1 drivers
v0x5df3fe0a4140_0 .net "temp_b_out", 0 0, L_0x5df3fe2906e0;  1 drivers
S_0x5df3fe07d8c0 .scope module, "and_gate" "And" 4 9, 5 3 0, S_0x5df3fe023410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe09b970_0 .net "in_a", 0 0, L_0x5df3fe2910f0;  alias, 1 drivers
v0x5df3fe09ba40_0 .net "in_b", 0 0, L_0x5df3fe290420;  alias, 1 drivers
v0x5df3fe09bb10_0 .net "out", 0 0, L_0x5df3fe290580;  alias, 1 drivers
v0x5df3fe09bc30_0 .net "temp_out", 0 0, L_0x5df3fe2904d0;  1 drivers
S_0x5df3fe080370 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe07d8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2904d0 .functor NAND 1, L_0x5df3fe2910f0, L_0x5df3fe290420, C4<1>, C4<1>;
v0x5df3fe070470_0 .net "in_a", 0 0, L_0x5df3fe2910f0;  alias, 1 drivers
v0x5df3fe06d9c0_0 .net "in_b", 0 0, L_0x5df3fe290420;  alias, 1 drivers
v0x5df3fe06af10_0 .net "out", 0 0, L_0x5df3fe2904d0;  alias, 1 drivers
S_0x5df3fe09b230 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe07d8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe09b7f0_0 .net "in_a", 0 0, L_0x5df3fe2904d0;  alias, 1 drivers
v0x5df3fe09b890_0 .net "out", 0 0, L_0x5df3fe290580;  alias, 1 drivers
S_0x5df3fe09b410 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe09b230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe290580 .functor NAND 1, L_0x5df3fe2904d0, L_0x5df3fe2904d0, C4<1>, C4<1>;
v0x5df3fe068460_0 .net "in_a", 0 0, L_0x5df3fe2904d0;  alias, 1 drivers
v0x5df3fe065950_0 .net "in_b", 0 0, L_0x5df3fe2904d0;  alias, 1 drivers
v0x5df3fe09b6f0_0 .net "out", 0 0, L_0x5df3fe290580;  alias, 1 drivers
S_0x5df3fe09bd80 .scope module, "and_gate3" "And" 4 10, 5 3 0, S_0x5df3fe023410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe09cd70_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe09ce40_0 .net "in_b", 0 0, L_0x5df3fe2911b0;  alias, 1 drivers
v0x5df3fe09cf10_0 .net "out", 0 0, L_0x5df3fe2906e0;  alias, 1 drivers
v0x5df3fe09d030_0 .net "temp_out", 0 0, L_0x5df3fe290630;  1 drivers
S_0x5df3fe09bf60 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe09bd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe290630 .functor NAND 1, L_0x5df3fe29f230, L_0x5df3fe2911b0, C4<1>, C4<1>;
v0x5df3fe09c1d0_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe09c2b0_0 .net "in_b", 0 0, L_0x5df3fe2911b0;  alias, 1 drivers
v0x5df3fe09c370_0 .net "out", 0 0, L_0x5df3fe290630;  alias, 1 drivers
S_0x5df3fe09c490 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe09bd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe09cbc0_0 .net "in_a", 0 0, L_0x5df3fe290630;  alias, 1 drivers
v0x5df3fe09cc60_0 .net "out", 0 0, L_0x5df3fe2906e0;  alias, 1 drivers
S_0x5df3fe09c670 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe09c490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2906e0 .functor NAND 1, L_0x5df3fe290630, L_0x5df3fe290630, C4<1>, C4<1>;
v0x5df3fe09c8e0_0 .net "in_a", 0 0, L_0x5df3fe290630;  alias, 1 drivers
v0x5df3fe09c9d0_0 .net "in_b", 0 0, L_0x5df3fe290630;  alias, 1 drivers
v0x5df3fe09cac0_0 .net "out", 0 0, L_0x5df3fe2906e0;  alias, 1 drivers
S_0x5df3fe09d180 .scope module, "not_gate2" "Not" 4 8, 7 3 0, S_0x5df3fe023410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe09d860_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe09d990_0 .net "out", 0 0, L_0x5df3fe290420;  alias, 1 drivers
S_0x5df3fe09d310 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe09d180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe290420 .functor NAND 1, L_0x5df3fe29f230, L_0x5df3fe29f230, C4<1>, C4<1>;
v0x5df3fe09d560_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe09d670_0 .net "in_b", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe09d730_0 .net "out", 0 0, L_0x5df3fe290420;  alias, 1 drivers
S_0x5df3fe09da90 .scope module, "or_gate" "Or" 4 11, 8 3 0, S_0x5df3fe023410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0a3470_0 .net "branch1_out", 0 0, L_0x5df3fe2908f0;  1 drivers
v0x5df3fe0a35a0_0 .net "branch2_out", 0 0, L_0x5df3fe290c10;  1 drivers
v0x5df3fe0a36f0_0 .net "in_a", 0 0, L_0x5df3fe290580;  alias, 1 drivers
v0x5df3fe0a37c0_0 .net "in_b", 0 0, L_0x5df3fe2906e0;  alias, 1 drivers
v0x5df3fe0a3860_0 .net "out", 0 0, L_0x5df3fe290f30;  alias, 1 drivers
v0x5df3fe0a3900_0 .net "temp1_out", 0 0, L_0x5df3fe290840;  1 drivers
v0x5df3fe0a39a0_0 .net "temp2_out", 0 0, L_0x5df3fe290b60;  1 drivers
v0x5df3fe0a3a40_0 .net "temp3_out", 0 0, L_0x5df3fe290e80;  1 drivers
S_0x5df3fe09dc70 .scope module, "and_gate" "And" 8 9, 5 3 0, S_0x5df3fe09da90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe09ecf0_0 .net "in_a", 0 0, L_0x5df3fe290580;  alias, 1 drivers
v0x5df3fe09ed90_0 .net "in_b", 0 0, L_0x5df3fe290580;  alias, 1 drivers
v0x5df3fe09ee50_0 .net "out", 0 0, L_0x5df3fe290840;  alias, 1 drivers
v0x5df3fe09ef70_0 .net "temp_out", 0 0, L_0x5df3fe290790;  1 drivers
S_0x5df3fe09dee0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe09dc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe290790 .functor NAND 1, L_0x5df3fe290580, L_0x5df3fe290580, C4<1>, C4<1>;
v0x5df3fe09e150_0 .net "in_a", 0 0, L_0x5df3fe290580;  alias, 1 drivers
v0x5df3fe09e210_0 .net "in_b", 0 0, L_0x5df3fe290580;  alias, 1 drivers
v0x5df3fe09e360_0 .net "out", 0 0, L_0x5df3fe290790;  alias, 1 drivers
S_0x5df3fe09e460 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe09dc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe09eb40_0 .net "in_a", 0 0, L_0x5df3fe290790;  alias, 1 drivers
v0x5df3fe09ebe0_0 .net "out", 0 0, L_0x5df3fe290840;  alias, 1 drivers
S_0x5df3fe09e5f0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe09e460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe290840 .functor NAND 1, L_0x5df3fe290790, L_0x5df3fe290790, C4<1>, C4<1>;
v0x5df3fe09e860_0 .net "in_a", 0 0, L_0x5df3fe290790;  alias, 1 drivers
v0x5df3fe09e950_0 .net "in_b", 0 0, L_0x5df3fe290790;  alias, 1 drivers
v0x5df3fe09ea40_0 .net "out", 0 0, L_0x5df3fe290840;  alias, 1 drivers
S_0x5df3fe09f0e0 .scope module, "and_gate2" "And" 8 13, 5 3 0, S_0x5df3fe09da90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0a00d0_0 .net "in_a", 0 0, L_0x5df3fe2906e0;  alias, 1 drivers
v0x5df3fe0a0170_0 .net "in_b", 0 0, L_0x5df3fe2906e0;  alias, 1 drivers
v0x5df3fe0a0230_0 .net "out", 0 0, L_0x5df3fe290b60;  alias, 1 drivers
v0x5df3fe0a0350_0 .net "temp_out", 0 0, L_0x5df3fe290ab0;  1 drivers
S_0x5df3fe09f2c0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe09f0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe290ab0 .functor NAND 1, L_0x5df3fe2906e0, L_0x5df3fe2906e0, C4<1>, C4<1>;
v0x5df3fe09f530_0 .net "in_a", 0 0, L_0x5df3fe2906e0;  alias, 1 drivers
v0x5df3fe09f5f0_0 .net "in_b", 0 0, L_0x5df3fe2906e0;  alias, 1 drivers
v0x5df3fe09f740_0 .net "out", 0 0, L_0x5df3fe290ab0;  alias, 1 drivers
S_0x5df3fe09f840 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe09f0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe09ff20_0 .net "in_a", 0 0, L_0x5df3fe290ab0;  alias, 1 drivers
v0x5df3fe09ffc0_0 .net "out", 0 0, L_0x5df3fe290b60;  alias, 1 drivers
S_0x5df3fe09f9d0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe09f840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe290b60 .functor NAND 1, L_0x5df3fe290ab0, L_0x5df3fe290ab0, C4<1>, C4<1>;
v0x5df3fe09fc40_0 .net "in_a", 0 0, L_0x5df3fe290ab0;  alias, 1 drivers
v0x5df3fe09fd30_0 .net "in_b", 0 0, L_0x5df3fe290ab0;  alias, 1 drivers
v0x5df3fe09fe20_0 .net "out", 0 0, L_0x5df3fe290b60;  alias, 1 drivers
S_0x5df3fe0a04c0 .scope module, "and_gate3" "And" 8 17, 5 3 0, S_0x5df3fe09da90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0a1500_0 .net "in_a", 0 0, L_0x5df3fe2908f0;  alias, 1 drivers
v0x5df3fe0a15d0_0 .net "in_b", 0 0, L_0x5df3fe290c10;  alias, 1 drivers
v0x5df3fe0a16a0_0 .net "out", 0 0, L_0x5df3fe290e80;  alias, 1 drivers
v0x5df3fe0a17c0_0 .net "temp_out", 0 0, L_0x5df3fe290dd0;  1 drivers
S_0x5df3fe0a06a0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe0a04c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe290dd0 .functor NAND 1, L_0x5df3fe2908f0, L_0x5df3fe290c10, C4<1>, C4<1>;
v0x5df3fe0a08f0_0 .net "in_a", 0 0, L_0x5df3fe2908f0;  alias, 1 drivers
v0x5df3fe0a09d0_0 .net "in_b", 0 0, L_0x5df3fe290c10;  alias, 1 drivers
v0x5df3fe0a0a90_0 .net "out", 0 0, L_0x5df3fe290dd0;  alias, 1 drivers
S_0x5df3fe0a0be0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe0a04c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0a1350_0 .net "in_a", 0 0, L_0x5df3fe290dd0;  alias, 1 drivers
v0x5df3fe0a13f0_0 .net "out", 0 0, L_0x5df3fe290e80;  alias, 1 drivers
S_0x5df3fe0a0e00 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0a0be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe290e80 .functor NAND 1, L_0x5df3fe290dd0, L_0x5df3fe290dd0, C4<1>, C4<1>;
v0x5df3fe0a1070_0 .net "in_a", 0 0, L_0x5df3fe290dd0;  alias, 1 drivers
v0x5df3fe0a1160_0 .net "in_b", 0 0, L_0x5df3fe290dd0;  alias, 1 drivers
v0x5df3fe0a1250_0 .net "out", 0 0, L_0x5df3fe290e80;  alias, 1 drivers
S_0x5df3fe0a1910 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x5df3fe09da90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0a2040_0 .net "in_a", 0 0, L_0x5df3fe290840;  alias, 1 drivers
v0x5df3fe0a20e0_0 .net "out", 0 0, L_0x5df3fe2908f0;  alias, 1 drivers
S_0x5df3fe0a1ae0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0a1910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2908f0 .functor NAND 1, L_0x5df3fe290840, L_0x5df3fe290840, C4<1>, C4<1>;
v0x5df3fe0a1d50_0 .net "in_a", 0 0, L_0x5df3fe290840;  alias, 1 drivers
v0x5df3fe0a1e10_0 .net "in_b", 0 0, L_0x5df3fe290840;  alias, 1 drivers
v0x5df3fe0a1f60_0 .net "out", 0 0, L_0x5df3fe2908f0;  alias, 1 drivers
S_0x5df3fe0a21e0 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x5df3fe09da90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0a29b0_0 .net "in_a", 0 0, L_0x5df3fe290b60;  alias, 1 drivers
v0x5df3fe0a2a50_0 .net "out", 0 0, L_0x5df3fe290c10;  alias, 1 drivers
S_0x5df3fe0a2450 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0a21e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe290c10 .functor NAND 1, L_0x5df3fe290b60, L_0x5df3fe290b60, C4<1>, C4<1>;
v0x5df3fe0a26c0_0 .net "in_a", 0 0, L_0x5df3fe290b60;  alias, 1 drivers
v0x5df3fe0a2780_0 .net "in_b", 0 0, L_0x5df3fe290b60;  alias, 1 drivers
v0x5df3fe0a28d0_0 .net "out", 0 0, L_0x5df3fe290c10;  alias, 1 drivers
S_0x5df3fe0a2b50 .scope module, "not_gate3" "Not" 8 18, 7 3 0, S_0x5df3fe09da90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0a32f0_0 .net "in_a", 0 0, L_0x5df3fe290e80;  alias, 1 drivers
v0x5df3fe0a3390_0 .net "out", 0 0, L_0x5df3fe290f30;  alias, 1 drivers
S_0x5df3fe0a2d70 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0a2b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe290f30 .functor NAND 1, L_0x5df3fe290e80, L_0x5df3fe290e80, C4<1>, C4<1>;
v0x5df3fe0a2fe0_0 .net "in_a", 0 0, L_0x5df3fe290e80;  alias, 1 drivers
v0x5df3fe0a30a0_0 .net "in_b", 0 0, L_0x5df3fe290e80;  alias, 1 drivers
v0x5df3fe0a31f0_0 .net "out", 0 0, L_0x5df3fe290f30;  alias, 1 drivers
S_0x5df3fe0a4330 .scope module, "mux_gate1" "Mux" 3 8, 4 3 0, S_0x5df3fe04dbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5df3fe0ad6a0_0 .net "in_a", 0 0, L_0x5df3fe291f20;  1 drivers
v0x5df3fe0ad740_0 .net "in_b", 0 0, L_0x5df3fe291fc0;  1 drivers
v0x5df3fe0ad850_0 .net "out", 0 0, L_0x5df3fe291d60;  1 drivers
v0x5df3fe0ad8f0_0 .net "sel", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0ad990_0 .net "sel_out", 0 0, L_0x5df3fe291250;  1 drivers
v0x5df3fe0adb10_0 .net "temp_a_out", 0 0, L_0x5df3fe2913b0;  1 drivers
v0x5df3fe0adcc0_0 .net "temp_b_out", 0 0, L_0x5df3fe291510;  1 drivers
S_0x5df3fe0a44e0 .scope module, "and_gate" "And" 4 9, 5 3 0, S_0x5df3fe0a4330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0a5520_0 .net "in_a", 0 0, L_0x5df3fe291f20;  alias, 1 drivers
v0x5df3fe0a55f0_0 .net "in_b", 0 0, L_0x5df3fe291250;  alias, 1 drivers
v0x5df3fe0a56c0_0 .net "out", 0 0, L_0x5df3fe2913b0;  alias, 1 drivers
v0x5df3fe0a57e0_0 .net "temp_out", 0 0, L_0x5df3fe291300;  1 drivers
S_0x5df3fe0a4730 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe0a44e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe291300 .functor NAND 1, L_0x5df3fe291f20, L_0x5df3fe291250, C4<1>, C4<1>;
v0x5df3fe0a49a0_0 .net "in_a", 0 0, L_0x5df3fe291f20;  alias, 1 drivers
v0x5df3fe0a4a80_0 .net "in_b", 0 0, L_0x5df3fe291250;  alias, 1 drivers
v0x5df3fe0a4b40_0 .net "out", 0 0, L_0x5df3fe291300;  alias, 1 drivers
S_0x5df3fe0a4c60 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe0a44e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0a53a0_0 .net "in_a", 0 0, L_0x5df3fe291300;  alias, 1 drivers
v0x5df3fe0a5440_0 .net "out", 0 0, L_0x5df3fe2913b0;  alias, 1 drivers
S_0x5df3fe0a4e80 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0a4c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2913b0 .functor NAND 1, L_0x5df3fe291300, L_0x5df3fe291300, C4<1>, C4<1>;
v0x5df3fe0a50f0_0 .net "in_a", 0 0, L_0x5df3fe291300;  alias, 1 drivers
v0x5df3fe0a51b0_0 .net "in_b", 0 0, L_0x5df3fe291300;  alias, 1 drivers
v0x5df3fe0a52a0_0 .net "out", 0 0, L_0x5df3fe2913b0;  alias, 1 drivers
S_0x5df3fe0a58a0 .scope module, "and_gate3" "And" 4 10, 5 3 0, S_0x5df3fe0a4330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0a68b0_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0a6950_0 .net "in_b", 0 0, L_0x5df3fe291fc0;  alias, 1 drivers
v0x5df3fe0a6a40_0 .net "out", 0 0, L_0x5df3fe291510;  alias, 1 drivers
v0x5df3fe0a6b60_0 .net "temp_out", 0 0, L_0x5df3fe291460;  1 drivers
S_0x5df3fe0a5a80 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe0a58a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe291460 .functor NAND 1, L_0x5df3fe29f230, L_0x5df3fe291fc0, C4<1>, C4<1>;
v0x5df3fe0a5cf0_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0a5db0_0 .net "in_b", 0 0, L_0x5df3fe291fc0;  alias, 1 drivers
v0x5df3fe0a5e70_0 .net "out", 0 0, L_0x5df3fe291460;  alias, 1 drivers
S_0x5df3fe0a5f90 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe0a58a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0a6700_0 .net "in_a", 0 0, L_0x5df3fe291460;  alias, 1 drivers
v0x5df3fe0a67a0_0 .net "out", 0 0, L_0x5df3fe291510;  alias, 1 drivers
S_0x5df3fe0a61b0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0a5f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe291510 .functor NAND 1, L_0x5df3fe291460, L_0x5df3fe291460, C4<1>, C4<1>;
v0x5df3fe0a6420_0 .net "in_a", 0 0, L_0x5df3fe291460;  alias, 1 drivers
v0x5df3fe0a6510_0 .net "in_b", 0 0, L_0x5df3fe291460;  alias, 1 drivers
v0x5df3fe0a6600_0 .net "out", 0 0, L_0x5df3fe291510;  alias, 1 drivers
S_0x5df3fe0a6c20 .scope module, "not_gate2" "Not" 4 8, 7 3 0, S_0x5df3fe0a4330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0a7430_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0a74d0_0 .net "out", 0 0, L_0x5df3fe291250;  alias, 1 drivers
S_0x5df3fe0a6df0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0a6c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe291250 .functor NAND 1, L_0x5df3fe29f230, L_0x5df3fe29f230, C4<1>, C4<1>;
v0x5df3fe0a7040_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0a7210_0 .net "in_b", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0a72d0_0 .net "out", 0 0, L_0x5df3fe291250;  alias, 1 drivers
S_0x5df3fe0a75d0 .scope module, "or_gate" "Or" 4 11, 8 3 0, S_0x5df3fe0a4330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0acff0_0 .net "branch1_out", 0 0, L_0x5df3fe291720;  1 drivers
v0x5df3fe0ad120_0 .net "branch2_out", 0 0, L_0x5df3fe291a40;  1 drivers
v0x5df3fe0ad270_0 .net "in_a", 0 0, L_0x5df3fe2913b0;  alias, 1 drivers
v0x5df3fe0ad340_0 .net "in_b", 0 0, L_0x5df3fe291510;  alias, 1 drivers
v0x5df3fe0ad3e0_0 .net "out", 0 0, L_0x5df3fe291d60;  alias, 1 drivers
v0x5df3fe0ad480_0 .net "temp1_out", 0 0, L_0x5df3fe291670;  1 drivers
v0x5df3fe0ad520_0 .net "temp2_out", 0 0, L_0x5df3fe291990;  1 drivers
v0x5df3fe0ad5c0_0 .net "temp3_out", 0 0, L_0x5df3fe291cb0;  1 drivers
S_0x5df3fe0a7800 .scope module, "and_gate" "And" 8 9, 5 3 0, S_0x5df3fe0a75d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0a8830_0 .net "in_a", 0 0, L_0x5df3fe2913b0;  alias, 1 drivers
v0x5df3fe0a88d0_0 .net "in_b", 0 0, L_0x5df3fe2913b0;  alias, 1 drivers
v0x5df3fe0a8990_0 .net "out", 0 0, L_0x5df3fe291670;  alias, 1 drivers
v0x5df3fe0a8ab0_0 .net "temp_out", 0 0, L_0x5df3fe2915c0;  1 drivers
S_0x5df3fe0a7a70 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe0a7800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2915c0 .functor NAND 1, L_0x5df3fe2913b0, L_0x5df3fe2913b0, C4<1>, C4<1>;
v0x5df3fe0a7ce0_0 .net "in_a", 0 0, L_0x5df3fe2913b0;  alias, 1 drivers
v0x5df3fe0a7da0_0 .net "in_b", 0 0, L_0x5df3fe2913b0;  alias, 1 drivers
v0x5df3fe0a7e60_0 .net "out", 0 0, L_0x5df3fe2915c0;  alias, 1 drivers
S_0x5df3fe0a7f60 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe0a7800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0a8680_0 .net "in_a", 0 0, L_0x5df3fe2915c0;  alias, 1 drivers
v0x5df3fe0a8720_0 .net "out", 0 0, L_0x5df3fe291670;  alias, 1 drivers
S_0x5df3fe0a8130 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0a7f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe291670 .functor NAND 1, L_0x5df3fe2915c0, L_0x5df3fe2915c0, C4<1>, C4<1>;
v0x5df3fe0a83a0_0 .net "in_a", 0 0, L_0x5df3fe2915c0;  alias, 1 drivers
v0x5df3fe0a8490_0 .net "in_b", 0 0, L_0x5df3fe2915c0;  alias, 1 drivers
v0x5df3fe0a8580_0 .net "out", 0 0, L_0x5df3fe291670;  alias, 1 drivers
S_0x5df3fe0a8c20 .scope module, "and_gate2" "And" 8 13, 5 3 0, S_0x5df3fe0a75d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0a9c50_0 .net "in_a", 0 0, L_0x5df3fe291510;  alias, 1 drivers
v0x5df3fe0a9cf0_0 .net "in_b", 0 0, L_0x5df3fe291510;  alias, 1 drivers
v0x5df3fe0a9db0_0 .net "out", 0 0, L_0x5df3fe291990;  alias, 1 drivers
v0x5df3fe0a9ed0_0 .net "temp_out", 0 0, L_0x5df3fe2918e0;  1 drivers
S_0x5df3fe0a8e00 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe0a8c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2918e0 .functor NAND 1, L_0x5df3fe291510, L_0x5df3fe291510, C4<1>, C4<1>;
v0x5df3fe0a9070_0 .net "in_a", 0 0, L_0x5df3fe291510;  alias, 1 drivers
v0x5df3fe0a9130_0 .net "in_b", 0 0, L_0x5df3fe291510;  alias, 1 drivers
v0x5df3fe0a9280_0 .net "out", 0 0, L_0x5df3fe2918e0;  alias, 1 drivers
S_0x5df3fe0a9380 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe0a8c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0a9aa0_0 .net "in_a", 0 0, L_0x5df3fe2918e0;  alias, 1 drivers
v0x5df3fe0a9b40_0 .net "out", 0 0, L_0x5df3fe291990;  alias, 1 drivers
S_0x5df3fe0a9550 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0a9380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe291990 .functor NAND 1, L_0x5df3fe2918e0, L_0x5df3fe2918e0, C4<1>, C4<1>;
v0x5df3fe0a97c0_0 .net "in_a", 0 0, L_0x5df3fe2918e0;  alias, 1 drivers
v0x5df3fe0a98b0_0 .net "in_b", 0 0, L_0x5df3fe2918e0;  alias, 1 drivers
v0x5df3fe0a99a0_0 .net "out", 0 0, L_0x5df3fe291990;  alias, 1 drivers
S_0x5df3fe0aa040 .scope module, "and_gate3" "And" 8 17, 5 3 0, S_0x5df3fe0a75d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0ab080_0 .net "in_a", 0 0, L_0x5df3fe291720;  alias, 1 drivers
v0x5df3fe0ab150_0 .net "in_b", 0 0, L_0x5df3fe291a40;  alias, 1 drivers
v0x5df3fe0ab220_0 .net "out", 0 0, L_0x5df3fe291cb0;  alias, 1 drivers
v0x5df3fe0ab340_0 .net "temp_out", 0 0, L_0x5df3fe291c00;  1 drivers
S_0x5df3fe0aa220 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe0aa040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe291c00 .functor NAND 1, L_0x5df3fe291720, L_0x5df3fe291a40, C4<1>, C4<1>;
v0x5df3fe0aa470_0 .net "in_a", 0 0, L_0x5df3fe291720;  alias, 1 drivers
v0x5df3fe0aa550_0 .net "in_b", 0 0, L_0x5df3fe291a40;  alias, 1 drivers
v0x5df3fe0aa610_0 .net "out", 0 0, L_0x5df3fe291c00;  alias, 1 drivers
S_0x5df3fe0aa760 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe0aa040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0aaed0_0 .net "in_a", 0 0, L_0x5df3fe291c00;  alias, 1 drivers
v0x5df3fe0aaf70_0 .net "out", 0 0, L_0x5df3fe291cb0;  alias, 1 drivers
S_0x5df3fe0aa980 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0aa760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe291cb0 .functor NAND 1, L_0x5df3fe291c00, L_0x5df3fe291c00, C4<1>, C4<1>;
v0x5df3fe0aabf0_0 .net "in_a", 0 0, L_0x5df3fe291c00;  alias, 1 drivers
v0x5df3fe0aace0_0 .net "in_b", 0 0, L_0x5df3fe291c00;  alias, 1 drivers
v0x5df3fe0aadd0_0 .net "out", 0 0, L_0x5df3fe291cb0;  alias, 1 drivers
S_0x5df3fe0ab490 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x5df3fe0a75d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0abbc0_0 .net "in_a", 0 0, L_0x5df3fe291670;  alias, 1 drivers
v0x5df3fe0abc60_0 .net "out", 0 0, L_0x5df3fe291720;  alias, 1 drivers
S_0x5df3fe0ab660 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0ab490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe291720 .functor NAND 1, L_0x5df3fe291670, L_0x5df3fe291670, C4<1>, C4<1>;
v0x5df3fe0ab8d0_0 .net "in_a", 0 0, L_0x5df3fe291670;  alias, 1 drivers
v0x5df3fe0ab990_0 .net "in_b", 0 0, L_0x5df3fe291670;  alias, 1 drivers
v0x5df3fe0abae0_0 .net "out", 0 0, L_0x5df3fe291720;  alias, 1 drivers
S_0x5df3fe0abd60 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x5df3fe0a75d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0ac530_0 .net "in_a", 0 0, L_0x5df3fe291990;  alias, 1 drivers
v0x5df3fe0ac5d0_0 .net "out", 0 0, L_0x5df3fe291a40;  alias, 1 drivers
S_0x5df3fe0abfd0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0abd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe291a40 .functor NAND 1, L_0x5df3fe291990, L_0x5df3fe291990, C4<1>, C4<1>;
v0x5df3fe0ac240_0 .net "in_a", 0 0, L_0x5df3fe291990;  alias, 1 drivers
v0x5df3fe0ac300_0 .net "in_b", 0 0, L_0x5df3fe291990;  alias, 1 drivers
v0x5df3fe0ac450_0 .net "out", 0 0, L_0x5df3fe291a40;  alias, 1 drivers
S_0x5df3fe0ac6d0 .scope module, "not_gate3" "Not" 8 18, 7 3 0, S_0x5df3fe0a75d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0ace70_0 .net "in_a", 0 0, L_0x5df3fe291cb0;  alias, 1 drivers
v0x5df3fe0acf10_0 .net "out", 0 0, L_0x5df3fe291d60;  alias, 1 drivers
S_0x5df3fe0ac8f0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0ac6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe291d60 .functor NAND 1, L_0x5df3fe291cb0, L_0x5df3fe291cb0, C4<1>, C4<1>;
v0x5df3fe0acb60_0 .net "in_a", 0 0, L_0x5df3fe291cb0;  alias, 1 drivers
v0x5df3fe0acc20_0 .net "in_b", 0 0, L_0x5df3fe291cb0;  alias, 1 drivers
v0x5df3fe0acd70_0 .net "out", 0 0, L_0x5df3fe291d60;  alias, 1 drivers
S_0x5df3fe0adeb0 .scope module, "mux_gate10" "Mux" 3 17, 4 3 0, S_0x5df3fe04dbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5df3fe0b73c0_0 .net "in_a", 0 0, L_0x5df3fe2986b0;  1 drivers
v0x5df3fe0b7460_0 .net "in_b", 0 0, L_0x5df3fe29a9b0;  1 drivers
v0x5df3fe0b7570_0 .net "out", 0 0, L_0x5df3fe29a830;  1 drivers
v0x5df3fe0b7610_0 .net "sel", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0b76b0_0 .net "sel_out", 0 0, L_0x5df3fe299610;  1 drivers
v0x5df3fe0b7830_0 .net "temp_a_out", 0 0, L_0x5df3fe0fee80;  1 drivers
v0x5df3fe0b78d0_0 .net "temp_b_out", 0 0, L_0x5df3fe0fefe0;  1 drivers
S_0x5df3fe0ae040 .scope module, "and_gate" "And" 4 9, 5 3 0, S_0x5df3fe0adeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0af0b0_0 .net "in_a", 0 0, L_0x5df3fe2986b0;  alias, 1 drivers
v0x5df3fe0af180_0 .net "in_b", 0 0, L_0x5df3fe299610;  alias, 1 drivers
v0x5df3fe0af250_0 .net "out", 0 0, L_0x5df3fe0fee80;  alias, 1 drivers
v0x5df3fe0af370_0 .net "temp_out", 0 0, L_0x5df3fe2969f0;  1 drivers
S_0x5df3fe0ae290 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe0ae040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2969f0 .functor NAND 1, L_0x5df3fe2986b0, L_0x5df3fe299610, C4<1>, C4<1>;
v0x5df3fe0ae500_0 .net "in_a", 0 0, L_0x5df3fe2986b0;  alias, 1 drivers
v0x5df3fe0ae5e0_0 .net "in_b", 0 0, L_0x5df3fe299610;  alias, 1 drivers
v0x5df3fe0ae6a0_0 .net "out", 0 0, L_0x5df3fe2969f0;  alias, 1 drivers
S_0x5df3fe0ae7c0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe0ae040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0aef00_0 .net "in_a", 0 0, L_0x5df3fe2969f0;  alias, 1 drivers
v0x5df3fe0aefa0_0 .net "out", 0 0, L_0x5df3fe0fee80;  alias, 1 drivers
S_0x5df3fe0ae9e0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0ae7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe0fee80 .functor NAND 1, L_0x5df3fe2969f0, L_0x5df3fe2969f0, C4<1>, C4<1>;
v0x5df3fe0aec50_0 .net "in_a", 0 0, L_0x5df3fe2969f0;  alias, 1 drivers
v0x5df3fe0aed10_0 .net "in_b", 0 0, L_0x5df3fe2969f0;  alias, 1 drivers
v0x5df3fe0aee00_0 .net "out", 0 0, L_0x5df3fe0fee80;  alias, 1 drivers
S_0x5df3fe0af430 .scope module, "and_gate3" "And" 4 10, 5 3 0, S_0x5df3fe0adeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0b0440_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0b04e0_0 .net "in_b", 0 0, L_0x5df3fe29a9b0;  alias, 1 drivers
v0x5df3fe0b05d0_0 .net "out", 0 0, L_0x5df3fe0fefe0;  alias, 1 drivers
v0x5df3fe0b06f0_0 .net "temp_out", 0 0, L_0x5df3fe0fef30;  1 drivers
S_0x5df3fe0af610 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe0af430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe0fef30 .functor NAND 1, L_0x5df3fe29f230, L_0x5df3fe29a9b0, C4<1>, C4<1>;
v0x5df3fe0af880_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0af940_0 .net "in_b", 0 0, L_0x5df3fe29a9b0;  alias, 1 drivers
v0x5df3fe0afa00_0 .net "out", 0 0, L_0x5df3fe0fef30;  alias, 1 drivers
S_0x5df3fe0afb20 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe0af430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0b0290_0 .net "in_a", 0 0, L_0x5df3fe0fef30;  alias, 1 drivers
v0x5df3fe0b0330_0 .net "out", 0 0, L_0x5df3fe0fefe0;  alias, 1 drivers
S_0x5df3fe0afd40 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0afb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe0fefe0 .functor NAND 1, L_0x5df3fe0fef30, L_0x5df3fe0fef30, C4<1>, C4<1>;
v0x5df3fe0affb0_0 .net "in_a", 0 0, L_0x5df3fe0fef30;  alias, 1 drivers
v0x5df3fe0b00a0_0 .net "in_b", 0 0, L_0x5df3fe0fef30;  alias, 1 drivers
v0x5df3fe0b0190_0 .net "out", 0 0, L_0x5df3fe0fefe0;  alias, 1 drivers
S_0x5df3fe0b07b0 .scope module, "not_gate2" "Not" 4 8, 7 3 0, S_0x5df3fe0adeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0b0eb0_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0b1160_0 .net "out", 0 0, L_0x5df3fe299610;  alias, 1 drivers
S_0x5df3fe0b0980 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0b07b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe299610 .functor NAND 1, L_0x5df3fe29f230, L_0x5df3fe29f230, C4<1>, C4<1>;
v0x5df3fe0b0bd0_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0b0c90_0 .net "in_b", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0b0d50_0 .net "out", 0 0, L_0x5df3fe299610;  alias, 1 drivers
S_0x5df3fe0b1260 .scope module, "or_gate" "Or" 4 11, 8 3 0, S_0x5df3fe0adeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0b6d10_0 .net "branch1_out", 0 0, L_0x5df3fe0ff1f0;  1 drivers
v0x5df3fe0b6e40_0 .net "branch2_out", 0 0, L_0x5df3fe0ff510;  1 drivers
v0x5df3fe0b6f90_0 .net "in_a", 0 0, L_0x5df3fe0fee80;  alias, 1 drivers
v0x5df3fe0b7060_0 .net "in_b", 0 0, L_0x5df3fe0fefe0;  alias, 1 drivers
v0x5df3fe0b7100_0 .net "out", 0 0, L_0x5df3fe29a830;  alias, 1 drivers
v0x5df3fe0b71a0_0 .net "temp1_out", 0 0, L_0x5df3fe0ff140;  1 drivers
v0x5df3fe0b7240_0 .net "temp2_out", 0 0, L_0x5df3fe0ff460;  1 drivers
v0x5df3fe0b72e0_0 .net "temp3_out", 0 0, L_0x5df3fe29a7c0;  1 drivers
S_0x5df3fe0b1490 .scope module, "and_gate" "And" 8 9, 5 3 0, S_0x5df3fe0b1260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0b2550_0 .net "in_a", 0 0, L_0x5df3fe0fee80;  alias, 1 drivers
v0x5df3fe0b25f0_0 .net "in_b", 0 0, L_0x5df3fe0fee80;  alias, 1 drivers
v0x5df3fe0b26b0_0 .net "out", 0 0, L_0x5df3fe0ff140;  alias, 1 drivers
v0x5df3fe0b27d0_0 .net "temp_out", 0 0, L_0x5df3fe0ff090;  1 drivers
S_0x5df3fe0b1700 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe0b1490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe0ff090 .functor NAND 1, L_0x5df3fe0fee80, L_0x5df3fe0fee80, C4<1>, C4<1>;
v0x5df3fe0b1970_0 .net "in_a", 0 0, L_0x5df3fe0fee80;  alias, 1 drivers
v0x5df3fe0b1a30_0 .net "in_b", 0 0, L_0x5df3fe0fee80;  alias, 1 drivers
v0x5df3fe0b1b80_0 .net "out", 0 0, L_0x5df3fe0ff090;  alias, 1 drivers
S_0x5df3fe0b1c80 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe0b1490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0b23a0_0 .net "in_a", 0 0, L_0x5df3fe0ff090;  alias, 1 drivers
v0x5df3fe0b2440_0 .net "out", 0 0, L_0x5df3fe0ff140;  alias, 1 drivers
S_0x5df3fe0b1e50 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0b1c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe0ff140 .functor NAND 1, L_0x5df3fe0ff090, L_0x5df3fe0ff090, C4<1>, C4<1>;
v0x5df3fe0b20c0_0 .net "in_a", 0 0, L_0x5df3fe0ff090;  alias, 1 drivers
v0x5df3fe0b21b0_0 .net "in_b", 0 0, L_0x5df3fe0ff090;  alias, 1 drivers
v0x5df3fe0b22a0_0 .net "out", 0 0, L_0x5df3fe0ff140;  alias, 1 drivers
S_0x5df3fe0b2940 .scope module, "and_gate2" "And" 8 13, 5 3 0, S_0x5df3fe0b1260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0b3970_0 .net "in_a", 0 0, L_0x5df3fe0fefe0;  alias, 1 drivers
v0x5df3fe0b3a10_0 .net "in_b", 0 0, L_0x5df3fe0fefe0;  alias, 1 drivers
v0x5df3fe0b3ad0_0 .net "out", 0 0, L_0x5df3fe0ff460;  alias, 1 drivers
v0x5df3fe0b3bf0_0 .net "temp_out", 0 0, L_0x5df3fe0ff3b0;  1 drivers
S_0x5df3fe0b2b20 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe0b2940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe0ff3b0 .functor NAND 1, L_0x5df3fe0fefe0, L_0x5df3fe0fefe0, C4<1>, C4<1>;
v0x5df3fe0b2d90_0 .net "in_a", 0 0, L_0x5df3fe0fefe0;  alias, 1 drivers
v0x5df3fe0b2e50_0 .net "in_b", 0 0, L_0x5df3fe0fefe0;  alias, 1 drivers
v0x5df3fe0b2fa0_0 .net "out", 0 0, L_0x5df3fe0ff3b0;  alias, 1 drivers
S_0x5df3fe0b30a0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe0b2940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0b37c0_0 .net "in_a", 0 0, L_0x5df3fe0ff3b0;  alias, 1 drivers
v0x5df3fe0b3860_0 .net "out", 0 0, L_0x5df3fe0ff460;  alias, 1 drivers
S_0x5df3fe0b3270 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0b30a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe0ff460 .functor NAND 1, L_0x5df3fe0ff3b0, L_0x5df3fe0ff3b0, C4<1>, C4<1>;
v0x5df3fe0b34e0_0 .net "in_a", 0 0, L_0x5df3fe0ff3b0;  alias, 1 drivers
v0x5df3fe0b35d0_0 .net "in_b", 0 0, L_0x5df3fe0ff3b0;  alias, 1 drivers
v0x5df3fe0b36c0_0 .net "out", 0 0, L_0x5df3fe0ff460;  alias, 1 drivers
S_0x5df3fe0b3d60 .scope module, "and_gate3" "And" 8 17, 5 3 0, S_0x5df3fe0b1260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0b4da0_0 .net "in_a", 0 0, L_0x5df3fe0ff1f0;  alias, 1 drivers
v0x5df3fe0b4e70_0 .net "in_b", 0 0, L_0x5df3fe0ff510;  alias, 1 drivers
v0x5df3fe0b4f40_0 .net "out", 0 0, L_0x5df3fe29a7c0;  alias, 1 drivers
v0x5df3fe0b5060_0 .net "temp_out", 0 0, L_0x5df3fe0ff5a0;  1 drivers
S_0x5df3fe0b3f40 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe0b3d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe0ff5a0 .functor NAND 1, L_0x5df3fe0ff1f0, L_0x5df3fe0ff510, C4<1>, C4<1>;
v0x5df3fe0b4190_0 .net "in_a", 0 0, L_0x5df3fe0ff1f0;  alias, 1 drivers
v0x5df3fe0b4270_0 .net "in_b", 0 0, L_0x5df3fe0ff510;  alias, 1 drivers
v0x5df3fe0b4330_0 .net "out", 0 0, L_0x5df3fe0ff5a0;  alias, 1 drivers
S_0x5df3fe0b4480 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe0b3d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0b4bf0_0 .net "in_a", 0 0, L_0x5df3fe0ff5a0;  alias, 1 drivers
v0x5df3fe0b4c90_0 .net "out", 0 0, L_0x5df3fe29a7c0;  alias, 1 drivers
S_0x5df3fe0b46a0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0b4480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29a7c0 .functor NAND 1, L_0x5df3fe0ff5a0, L_0x5df3fe0ff5a0, C4<1>, C4<1>;
v0x5df3fe0b4910_0 .net "in_a", 0 0, L_0x5df3fe0ff5a0;  alias, 1 drivers
v0x5df3fe0b4a00_0 .net "in_b", 0 0, L_0x5df3fe0ff5a0;  alias, 1 drivers
v0x5df3fe0b4af0_0 .net "out", 0 0, L_0x5df3fe29a7c0;  alias, 1 drivers
S_0x5df3fe0b51b0 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x5df3fe0b1260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0b58e0_0 .net "in_a", 0 0, L_0x5df3fe0ff140;  alias, 1 drivers
v0x5df3fe0b5980_0 .net "out", 0 0, L_0x5df3fe0ff1f0;  alias, 1 drivers
S_0x5df3fe0b5380 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0b51b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe0ff1f0 .functor NAND 1, L_0x5df3fe0ff140, L_0x5df3fe0ff140, C4<1>, C4<1>;
v0x5df3fe0b55f0_0 .net "in_a", 0 0, L_0x5df3fe0ff140;  alias, 1 drivers
v0x5df3fe0b56b0_0 .net "in_b", 0 0, L_0x5df3fe0ff140;  alias, 1 drivers
v0x5df3fe0b5800_0 .net "out", 0 0, L_0x5df3fe0ff1f0;  alias, 1 drivers
S_0x5df3fe0b5a80 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x5df3fe0b1260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0b6250_0 .net "in_a", 0 0, L_0x5df3fe0ff460;  alias, 1 drivers
v0x5df3fe0b62f0_0 .net "out", 0 0, L_0x5df3fe0ff510;  alias, 1 drivers
S_0x5df3fe0b5cf0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0b5a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe0ff510 .functor NAND 1, L_0x5df3fe0ff460, L_0x5df3fe0ff460, C4<1>, C4<1>;
v0x5df3fe0b5f60_0 .net "in_a", 0 0, L_0x5df3fe0ff460;  alias, 1 drivers
v0x5df3fe0b6020_0 .net "in_b", 0 0, L_0x5df3fe0ff460;  alias, 1 drivers
v0x5df3fe0b6170_0 .net "out", 0 0, L_0x5df3fe0ff510;  alias, 1 drivers
S_0x5df3fe0b63f0 .scope module, "not_gate3" "Not" 8 18, 7 3 0, S_0x5df3fe0b1260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0b6b90_0 .net "in_a", 0 0, L_0x5df3fe29a7c0;  alias, 1 drivers
v0x5df3fe0b6c30_0 .net "out", 0 0, L_0x5df3fe29a830;  alias, 1 drivers
S_0x5df3fe0b6610 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0b63f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29a830 .functor NAND 1, L_0x5df3fe29a7c0, L_0x5df3fe29a7c0, C4<1>, C4<1>;
v0x5df3fe0b6880_0 .net "in_a", 0 0, L_0x5df3fe29a7c0;  alias, 1 drivers
v0x5df3fe0b6940_0 .net "in_b", 0 0, L_0x5df3fe29a7c0;  alias, 1 drivers
v0x5df3fe0b6a90_0 .net "out", 0 0, L_0x5df3fe29a830;  alias, 1 drivers
S_0x5df3fe0b7ac0 .scope module, "mux_gate11" "Mux" 3 18, 4 3 0, S_0x5df3fe04dbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5df3fe0c0db0_0 .net "in_a", 0 0, L_0x5df3fe29b460;  1 drivers
v0x5df3fe0c0e50_0 .net "in_b", 0 0, L_0x5df3fe29b500;  1 drivers
v0x5df3fe0c0f60_0 .net "out", 0 0, L_0x5df3fe29b2e0;  1 drivers
v0x5df3fe0c1000_0 .net "sel", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0c10a0_0 .net "sel_out", 0 0, L_0x5df3fe29ab10;  1 drivers
v0x5df3fe0c1220_0 .net "temp_a_out", 0 0, L_0x5df3fe29abf0;  1 drivers
v0x5df3fe0c13d0_0 .net "temp_b_out", 0 0, L_0x5df3fe29acd0;  1 drivers
S_0x5df3fe0b7c50 .scope module, "and_gate" "And" 4 9, 5 3 0, S_0x5df3fe0b7ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0b8cb0_0 .net "in_a", 0 0, L_0x5df3fe29b460;  alias, 1 drivers
v0x5df3fe0b8d80_0 .net "in_b", 0 0, L_0x5df3fe29ab10;  alias, 1 drivers
v0x5df3fe0b8e50_0 .net "out", 0 0, L_0x5df3fe29abf0;  alias, 1 drivers
v0x5df3fe0b8f70_0 .net "temp_out", 0 0, L_0x5df3fe29ab80;  1 drivers
S_0x5df3fe0b7ec0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe0b7c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29ab80 .functor NAND 1, L_0x5df3fe29b460, L_0x5df3fe29ab10, C4<1>, C4<1>;
v0x5df3fe0b8130_0 .net "in_a", 0 0, L_0x5df3fe29b460;  alias, 1 drivers
v0x5df3fe0b8210_0 .net "in_b", 0 0, L_0x5df3fe29ab10;  alias, 1 drivers
v0x5df3fe0b82d0_0 .net "out", 0 0, L_0x5df3fe29ab80;  alias, 1 drivers
S_0x5df3fe0b83f0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe0b7c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0b8b30_0 .net "in_a", 0 0, L_0x5df3fe29ab80;  alias, 1 drivers
v0x5df3fe0b8bd0_0 .net "out", 0 0, L_0x5df3fe29abf0;  alias, 1 drivers
S_0x5df3fe0b8610 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0b83f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29abf0 .functor NAND 1, L_0x5df3fe29ab80, L_0x5df3fe29ab80, C4<1>, C4<1>;
v0x5df3fe0b8880_0 .net "in_a", 0 0, L_0x5df3fe29ab80;  alias, 1 drivers
v0x5df3fe0b8940_0 .net "in_b", 0 0, L_0x5df3fe29ab80;  alias, 1 drivers
v0x5df3fe0b8a30_0 .net "out", 0 0, L_0x5df3fe29abf0;  alias, 1 drivers
S_0x5df3fe0b9030 .scope module, "and_gate3" "And" 4 10, 5 3 0, S_0x5df3fe0b7ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0ba040_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0ba0e0_0 .net "in_b", 0 0, L_0x5df3fe29b500;  alias, 1 drivers
v0x5df3fe0ba1d0_0 .net "out", 0 0, L_0x5df3fe29acd0;  alias, 1 drivers
v0x5df3fe0ba2f0_0 .net "temp_out", 0 0, L_0x5df3fe29ac60;  1 drivers
S_0x5df3fe0b9210 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe0b9030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29ac60 .functor NAND 1, L_0x5df3fe29f230, L_0x5df3fe29b500, C4<1>, C4<1>;
v0x5df3fe0b9480_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0b9540_0 .net "in_b", 0 0, L_0x5df3fe29b500;  alias, 1 drivers
v0x5df3fe0b9600_0 .net "out", 0 0, L_0x5df3fe29ac60;  alias, 1 drivers
S_0x5df3fe0b9720 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe0b9030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0b9e90_0 .net "in_a", 0 0, L_0x5df3fe29ac60;  alias, 1 drivers
v0x5df3fe0b9f30_0 .net "out", 0 0, L_0x5df3fe29acd0;  alias, 1 drivers
S_0x5df3fe0b9940 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0b9720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29acd0 .functor NAND 1, L_0x5df3fe29ac60, L_0x5df3fe29ac60, C4<1>, C4<1>;
v0x5df3fe0b9bb0_0 .net "in_a", 0 0, L_0x5df3fe29ac60;  alias, 1 drivers
v0x5df3fe0b9ca0_0 .net "in_b", 0 0, L_0x5df3fe29ac60;  alias, 1 drivers
v0x5df3fe0b9d90_0 .net "out", 0 0, L_0x5df3fe29acd0;  alias, 1 drivers
S_0x5df3fe0ba3b0 .scope module, "not_gate2" "Not" 4 8, 7 3 0, S_0x5df3fe0b7ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0baab0_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0bab50_0 .net "out", 0 0, L_0x5df3fe29ab10;  alias, 1 drivers
S_0x5df3fe0ba580 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0ba3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29ab10 .functor NAND 1, L_0x5df3fe29f230, L_0x5df3fe29f230, C4<1>, C4<1>;
v0x5df3fe0ba7d0_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0ba890_0 .net "in_b", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0ba950_0 .net "out", 0 0, L_0x5df3fe29ab10;  alias, 1 drivers
S_0x5df3fe0bac50 .scope module, "or_gate" "Or" 4 11, 8 3 0, S_0x5df3fe0b7ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0c0700_0 .net "branch1_out", 0 0, L_0x5df3fe29ae20;  1 drivers
v0x5df3fe0c0830_0 .net "branch2_out", 0 0, L_0x5df3fe29b080;  1 drivers
v0x5df3fe0c0980_0 .net "in_a", 0 0, L_0x5df3fe29abf0;  alias, 1 drivers
v0x5df3fe0c0a50_0 .net "in_b", 0 0, L_0x5df3fe29acd0;  alias, 1 drivers
v0x5df3fe0c0af0_0 .net "out", 0 0, L_0x5df3fe29b2e0;  alias, 1 drivers
v0x5df3fe0c0b90_0 .net "temp1_out", 0 0, L_0x5df3fe29adb0;  1 drivers
v0x5df3fe0c0c30_0 .net "temp2_out", 0 0, L_0x5df3fe29b010;  1 drivers
v0x5df3fe0c0cd0_0 .net "temp3_out", 0 0, L_0x5df3fe29b270;  1 drivers
S_0x5df3fe0bae80 .scope module, "and_gate" "And" 8 9, 5 3 0, S_0x5df3fe0bac50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0bbf40_0 .net "in_a", 0 0, L_0x5df3fe29abf0;  alias, 1 drivers
v0x5df3fe0bbfe0_0 .net "in_b", 0 0, L_0x5df3fe29abf0;  alias, 1 drivers
v0x5df3fe0bc0a0_0 .net "out", 0 0, L_0x5df3fe29adb0;  alias, 1 drivers
v0x5df3fe0bc1c0_0 .net "temp_out", 0 0, L_0x5df3fe29ad40;  1 drivers
S_0x5df3fe0bb0f0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe0bae80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29ad40 .functor NAND 1, L_0x5df3fe29abf0, L_0x5df3fe29abf0, C4<1>, C4<1>;
v0x5df3fe0bb360_0 .net "in_a", 0 0, L_0x5df3fe29abf0;  alias, 1 drivers
v0x5df3fe0bb420_0 .net "in_b", 0 0, L_0x5df3fe29abf0;  alias, 1 drivers
v0x5df3fe0bb570_0 .net "out", 0 0, L_0x5df3fe29ad40;  alias, 1 drivers
S_0x5df3fe0bb670 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe0bae80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0bbd90_0 .net "in_a", 0 0, L_0x5df3fe29ad40;  alias, 1 drivers
v0x5df3fe0bbe30_0 .net "out", 0 0, L_0x5df3fe29adb0;  alias, 1 drivers
S_0x5df3fe0bb840 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0bb670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29adb0 .functor NAND 1, L_0x5df3fe29ad40, L_0x5df3fe29ad40, C4<1>, C4<1>;
v0x5df3fe0bbab0_0 .net "in_a", 0 0, L_0x5df3fe29ad40;  alias, 1 drivers
v0x5df3fe0bbba0_0 .net "in_b", 0 0, L_0x5df3fe29ad40;  alias, 1 drivers
v0x5df3fe0bbc90_0 .net "out", 0 0, L_0x5df3fe29adb0;  alias, 1 drivers
S_0x5df3fe0bc330 .scope module, "and_gate2" "And" 8 13, 5 3 0, S_0x5df3fe0bac50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0bd360_0 .net "in_a", 0 0, L_0x5df3fe29acd0;  alias, 1 drivers
v0x5df3fe0bd400_0 .net "in_b", 0 0, L_0x5df3fe29acd0;  alias, 1 drivers
v0x5df3fe0bd4c0_0 .net "out", 0 0, L_0x5df3fe29b010;  alias, 1 drivers
v0x5df3fe0bd5e0_0 .net "temp_out", 0 0, L_0x5df3fe29afa0;  1 drivers
S_0x5df3fe0bc510 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe0bc330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29afa0 .functor NAND 1, L_0x5df3fe29acd0, L_0x5df3fe29acd0, C4<1>, C4<1>;
v0x5df3fe0bc780_0 .net "in_a", 0 0, L_0x5df3fe29acd0;  alias, 1 drivers
v0x5df3fe0bc840_0 .net "in_b", 0 0, L_0x5df3fe29acd0;  alias, 1 drivers
v0x5df3fe0bc990_0 .net "out", 0 0, L_0x5df3fe29afa0;  alias, 1 drivers
S_0x5df3fe0bca90 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe0bc330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0bd1b0_0 .net "in_a", 0 0, L_0x5df3fe29afa0;  alias, 1 drivers
v0x5df3fe0bd250_0 .net "out", 0 0, L_0x5df3fe29b010;  alias, 1 drivers
S_0x5df3fe0bcc60 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0bca90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29b010 .functor NAND 1, L_0x5df3fe29afa0, L_0x5df3fe29afa0, C4<1>, C4<1>;
v0x5df3fe0bced0_0 .net "in_a", 0 0, L_0x5df3fe29afa0;  alias, 1 drivers
v0x5df3fe0bcfc0_0 .net "in_b", 0 0, L_0x5df3fe29afa0;  alias, 1 drivers
v0x5df3fe0bd0b0_0 .net "out", 0 0, L_0x5df3fe29b010;  alias, 1 drivers
S_0x5df3fe0bd750 .scope module, "and_gate3" "And" 8 17, 5 3 0, S_0x5df3fe0bac50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0be790_0 .net "in_a", 0 0, L_0x5df3fe29ae20;  alias, 1 drivers
v0x5df3fe0be860_0 .net "in_b", 0 0, L_0x5df3fe29b080;  alias, 1 drivers
v0x5df3fe0be930_0 .net "out", 0 0, L_0x5df3fe29b270;  alias, 1 drivers
v0x5df3fe0bea50_0 .net "temp_out", 0 0, L_0x5df3fe29b200;  1 drivers
S_0x5df3fe0bd930 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe0bd750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29b200 .functor NAND 1, L_0x5df3fe29ae20, L_0x5df3fe29b080, C4<1>, C4<1>;
v0x5df3fe0bdb80_0 .net "in_a", 0 0, L_0x5df3fe29ae20;  alias, 1 drivers
v0x5df3fe0bdc60_0 .net "in_b", 0 0, L_0x5df3fe29b080;  alias, 1 drivers
v0x5df3fe0bdd20_0 .net "out", 0 0, L_0x5df3fe29b200;  alias, 1 drivers
S_0x5df3fe0bde70 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe0bd750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0be5e0_0 .net "in_a", 0 0, L_0x5df3fe29b200;  alias, 1 drivers
v0x5df3fe0be680_0 .net "out", 0 0, L_0x5df3fe29b270;  alias, 1 drivers
S_0x5df3fe0be090 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0bde70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29b270 .functor NAND 1, L_0x5df3fe29b200, L_0x5df3fe29b200, C4<1>, C4<1>;
v0x5df3fe0be300_0 .net "in_a", 0 0, L_0x5df3fe29b200;  alias, 1 drivers
v0x5df3fe0be3f0_0 .net "in_b", 0 0, L_0x5df3fe29b200;  alias, 1 drivers
v0x5df3fe0be4e0_0 .net "out", 0 0, L_0x5df3fe29b270;  alias, 1 drivers
S_0x5df3fe0beba0 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x5df3fe0bac50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0bf2d0_0 .net "in_a", 0 0, L_0x5df3fe29adb0;  alias, 1 drivers
v0x5df3fe0bf370_0 .net "out", 0 0, L_0x5df3fe29ae20;  alias, 1 drivers
S_0x5df3fe0bed70 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0beba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29ae20 .functor NAND 1, L_0x5df3fe29adb0, L_0x5df3fe29adb0, C4<1>, C4<1>;
v0x5df3fe0befe0_0 .net "in_a", 0 0, L_0x5df3fe29adb0;  alias, 1 drivers
v0x5df3fe0bf0a0_0 .net "in_b", 0 0, L_0x5df3fe29adb0;  alias, 1 drivers
v0x5df3fe0bf1f0_0 .net "out", 0 0, L_0x5df3fe29ae20;  alias, 1 drivers
S_0x5df3fe0bf470 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x5df3fe0bac50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0bfc40_0 .net "in_a", 0 0, L_0x5df3fe29b010;  alias, 1 drivers
v0x5df3fe0bfce0_0 .net "out", 0 0, L_0x5df3fe29b080;  alias, 1 drivers
S_0x5df3fe0bf6e0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0bf470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29b080 .functor NAND 1, L_0x5df3fe29b010, L_0x5df3fe29b010, C4<1>, C4<1>;
v0x5df3fe0bf950_0 .net "in_a", 0 0, L_0x5df3fe29b010;  alias, 1 drivers
v0x5df3fe0bfa10_0 .net "in_b", 0 0, L_0x5df3fe29b010;  alias, 1 drivers
v0x5df3fe0bfb60_0 .net "out", 0 0, L_0x5df3fe29b080;  alias, 1 drivers
S_0x5df3fe0bfde0 .scope module, "not_gate3" "Not" 8 18, 7 3 0, S_0x5df3fe0bac50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0c0580_0 .net "in_a", 0 0, L_0x5df3fe29b270;  alias, 1 drivers
v0x5df3fe0c0620_0 .net "out", 0 0, L_0x5df3fe29b2e0;  alias, 1 drivers
S_0x5df3fe0c0000 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0bfde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29b2e0 .functor NAND 1, L_0x5df3fe29b270, L_0x5df3fe29b270, C4<1>, C4<1>;
v0x5df3fe0c0270_0 .net "in_a", 0 0, L_0x5df3fe29b270;  alias, 1 drivers
v0x5df3fe0c0330_0 .net "in_b", 0 0, L_0x5df3fe29b270;  alias, 1 drivers
v0x5df3fe0c0480_0 .net "out", 0 0, L_0x5df3fe29b2e0;  alias, 1 drivers
S_0x5df3fe0c15c0 .scope module, "mux_gate12" "Mux" 3 19, 4 3 0, S_0x5df3fe04dbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5df3fe0ca8d0_0 .net "in_a", 0 0, L_0x5df3fe29c1c0;  1 drivers
v0x5df3fe0ca970_0 .net "in_b", 0 0, L_0x5df3fe29c260;  1 drivers
v0x5df3fe0caa80_0 .net "out", 0 0, L_0x5df3fe29c000;  1 drivers
v0x5df3fe0cab20_0 .net "sel", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0cabc0_0 .net "sel_out", 0 0, L_0x5df3fe29b670;  1 drivers
v0x5df3fe0cad40_0 .net "temp_a_out", 0 0, L_0x5df3fe29b750;  1 drivers
v0x5df3fe0caef0_0 .net "temp_b_out", 0 0, L_0x5df3fe29b830;  1 drivers
S_0x5df3fe0c17a0 .scope module, "and_gate" "And" 4 9, 5 3 0, S_0x5df3fe0c15c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0c2800_0 .net "in_a", 0 0, L_0x5df3fe29c1c0;  alias, 1 drivers
v0x5df3fe0c28a0_0 .net "in_b", 0 0, L_0x5df3fe29b670;  alias, 1 drivers
v0x5df3fe0c2970_0 .net "out", 0 0, L_0x5df3fe29b750;  alias, 1 drivers
v0x5df3fe0c2a90_0 .net "temp_out", 0 0, L_0x5df3fe29b6e0;  1 drivers
S_0x5df3fe0c1a10 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe0c17a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29b6e0 .functor NAND 1, L_0x5df3fe29c1c0, L_0x5df3fe29b670, C4<1>, C4<1>;
v0x5df3fe0c1c80_0 .net "in_a", 0 0, L_0x5df3fe29c1c0;  alias, 1 drivers
v0x5df3fe0c1d60_0 .net "in_b", 0 0, L_0x5df3fe29b670;  alias, 1 drivers
v0x5df3fe0c1e20_0 .net "out", 0 0, L_0x5df3fe29b6e0;  alias, 1 drivers
S_0x5df3fe0c1f40 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe0c17a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0c2680_0 .net "in_a", 0 0, L_0x5df3fe29b6e0;  alias, 1 drivers
v0x5df3fe0c2720_0 .net "out", 0 0, L_0x5df3fe29b750;  alias, 1 drivers
S_0x5df3fe0c2160 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0c1f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29b750 .functor NAND 1, L_0x5df3fe29b6e0, L_0x5df3fe29b6e0, C4<1>, C4<1>;
v0x5df3fe0c23d0_0 .net "in_a", 0 0, L_0x5df3fe29b6e0;  alias, 1 drivers
v0x5df3fe0c2490_0 .net "in_b", 0 0, L_0x5df3fe29b6e0;  alias, 1 drivers
v0x5df3fe0c2580_0 .net "out", 0 0, L_0x5df3fe29b750;  alias, 1 drivers
S_0x5df3fe0c2b50 .scope module, "and_gate3" "And" 4 10, 5 3 0, S_0x5df3fe0c15c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0c3b60_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0c3c00_0 .net "in_b", 0 0, L_0x5df3fe29c260;  alias, 1 drivers
v0x5df3fe0c3cf0_0 .net "out", 0 0, L_0x5df3fe29b830;  alias, 1 drivers
v0x5df3fe0c3e10_0 .net "temp_out", 0 0, L_0x5df3fe29b7c0;  1 drivers
S_0x5df3fe0c2d30 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe0c2b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29b7c0 .functor NAND 1, L_0x5df3fe29f230, L_0x5df3fe29c260, C4<1>, C4<1>;
v0x5df3fe0c2fa0_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0c3060_0 .net "in_b", 0 0, L_0x5df3fe29c260;  alias, 1 drivers
v0x5df3fe0c3120_0 .net "out", 0 0, L_0x5df3fe29b7c0;  alias, 1 drivers
S_0x5df3fe0c3240 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe0c2b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0c39b0_0 .net "in_a", 0 0, L_0x5df3fe29b7c0;  alias, 1 drivers
v0x5df3fe0c3a50_0 .net "out", 0 0, L_0x5df3fe29b830;  alias, 1 drivers
S_0x5df3fe0c3460 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0c3240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29b830 .functor NAND 1, L_0x5df3fe29b7c0, L_0x5df3fe29b7c0, C4<1>, C4<1>;
v0x5df3fe0c36d0_0 .net "in_a", 0 0, L_0x5df3fe29b7c0;  alias, 1 drivers
v0x5df3fe0c37c0_0 .net "in_b", 0 0, L_0x5df3fe29b7c0;  alias, 1 drivers
v0x5df3fe0c38b0_0 .net "out", 0 0, L_0x5df3fe29b830;  alias, 1 drivers
S_0x5df3fe0c3ed0 .scope module, "not_gate2" "Not" 4 8, 7 3 0, S_0x5df3fe0c15c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0c45d0_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0c4670_0 .net "out", 0 0, L_0x5df3fe29b670;  alias, 1 drivers
S_0x5df3fe0c40a0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0c3ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29b670 .functor NAND 1, L_0x5df3fe29f230, L_0x5df3fe29f230, C4<1>, C4<1>;
v0x5df3fe0c42f0_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0c43b0_0 .net "in_b", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0c4470_0 .net "out", 0 0, L_0x5df3fe29b670;  alias, 1 drivers
S_0x5df3fe0c4770 .scope module, "or_gate" "Or" 4 11, 8 3 0, S_0x5df3fe0c15c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0ca220_0 .net "branch1_out", 0 0, L_0x5df3fe29b9c0;  1 drivers
v0x5df3fe0ca350_0 .net "branch2_out", 0 0, L_0x5df3fe29bce0;  1 drivers
v0x5df3fe0ca4a0_0 .net "in_a", 0 0, L_0x5df3fe29b750;  alias, 1 drivers
v0x5df3fe0ca570_0 .net "in_b", 0 0, L_0x5df3fe29b830;  alias, 1 drivers
v0x5df3fe0ca610_0 .net "out", 0 0, L_0x5df3fe29c000;  alias, 1 drivers
v0x5df3fe0ca6b0_0 .net "temp1_out", 0 0, L_0x5df3fe29b910;  1 drivers
v0x5df3fe0ca750_0 .net "temp2_out", 0 0, L_0x5df3fe29bc30;  1 drivers
v0x5df3fe0ca7f0_0 .net "temp3_out", 0 0, L_0x5df3fe29bf50;  1 drivers
S_0x5df3fe0c49a0 .scope module, "and_gate" "And" 8 9, 5 3 0, S_0x5df3fe0c4770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0c5a60_0 .net "in_a", 0 0, L_0x5df3fe29b750;  alias, 1 drivers
v0x5df3fe0c5b00_0 .net "in_b", 0 0, L_0x5df3fe29b750;  alias, 1 drivers
v0x5df3fe0c5bc0_0 .net "out", 0 0, L_0x5df3fe29b910;  alias, 1 drivers
v0x5df3fe0c5ce0_0 .net "temp_out", 0 0, L_0x5df3fe29b8a0;  1 drivers
S_0x5df3fe0c4c10 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe0c49a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29b8a0 .functor NAND 1, L_0x5df3fe29b750, L_0x5df3fe29b750, C4<1>, C4<1>;
v0x5df3fe0c4e80_0 .net "in_a", 0 0, L_0x5df3fe29b750;  alias, 1 drivers
v0x5df3fe0c4f40_0 .net "in_b", 0 0, L_0x5df3fe29b750;  alias, 1 drivers
v0x5df3fe0c5090_0 .net "out", 0 0, L_0x5df3fe29b8a0;  alias, 1 drivers
S_0x5df3fe0c5190 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe0c49a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0c58b0_0 .net "in_a", 0 0, L_0x5df3fe29b8a0;  alias, 1 drivers
v0x5df3fe0c5950_0 .net "out", 0 0, L_0x5df3fe29b910;  alias, 1 drivers
S_0x5df3fe0c5360 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0c5190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29b910 .functor NAND 1, L_0x5df3fe29b8a0, L_0x5df3fe29b8a0, C4<1>, C4<1>;
v0x5df3fe0c55d0_0 .net "in_a", 0 0, L_0x5df3fe29b8a0;  alias, 1 drivers
v0x5df3fe0c56c0_0 .net "in_b", 0 0, L_0x5df3fe29b8a0;  alias, 1 drivers
v0x5df3fe0c57b0_0 .net "out", 0 0, L_0x5df3fe29b910;  alias, 1 drivers
S_0x5df3fe0c5e50 .scope module, "and_gate2" "And" 8 13, 5 3 0, S_0x5df3fe0c4770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0c6e80_0 .net "in_a", 0 0, L_0x5df3fe29b830;  alias, 1 drivers
v0x5df3fe0c6f20_0 .net "in_b", 0 0, L_0x5df3fe29b830;  alias, 1 drivers
v0x5df3fe0c6fe0_0 .net "out", 0 0, L_0x5df3fe29bc30;  alias, 1 drivers
v0x5df3fe0c7100_0 .net "temp_out", 0 0, L_0x5df3fe29bb80;  1 drivers
S_0x5df3fe0c6030 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe0c5e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29bb80 .functor NAND 1, L_0x5df3fe29b830, L_0x5df3fe29b830, C4<1>, C4<1>;
v0x5df3fe0c62a0_0 .net "in_a", 0 0, L_0x5df3fe29b830;  alias, 1 drivers
v0x5df3fe0c6360_0 .net "in_b", 0 0, L_0x5df3fe29b830;  alias, 1 drivers
v0x5df3fe0c64b0_0 .net "out", 0 0, L_0x5df3fe29bb80;  alias, 1 drivers
S_0x5df3fe0c65b0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe0c5e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0c6cd0_0 .net "in_a", 0 0, L_0x5df3fe29bb80;  alias, 1 drivers
v0x5df3fe0c6d70_0 .net "out", 0 0, L_0x5df3fe29bc30;  alias, 1 drivers
S_0x5df3fe0c6780 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0c65b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29bc30 .functor NAND 1, L_0x5df3fe29bb80, L_0x5df3fe29bb80, C4<1>, C4<1>;
v0x5df3fe0c69f0_0 .net "in_a", 0 0, L_0x5df3fe29bb80;  alias, 1 drivers
v0x5df3fe0c6ae0_0 .net "in_b", 0 0, L_0x5df3fe29bb80;  alias, 1 drivers
v0x5df3fe0c6bd0_0 .net "out", 0 0, L_0x5df3fe29bc30;  alias, 1 drivers
S_0x5df3fe0c7270 .scope module, "and_gate3" "And" 8 17, 5 3 0, S_0x5df3fe0c4770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0c82b0_0 .net "in_a", 0 0, L_0x5df3fe29b9c0;  alias, 1 drivers
v0x5df3fe0c8380_0 .net "in_b", 0 0, L_0x5df3fe29bce0;  alias, 1 drivers
v0x5df3fe0c8450_0 .net "out", 0 0, L_0x5df3fe29bf50;  alias, 1 drivers
v0x5df3fe0c8570_0 .net "temp_out", 0 0, L_0x5df3fe29bea0;  1 drivers
S_0x5df3fe0c7450 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe0c7270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29bea0 .functor NAND 1, L_0x5df3fe29b9c0, L_0x5df3fe29bce0, C4<1>, C4<1>;
v0x5df3fe0c76a0_0 .net "in_a", 0 0, L_0x5df3fe29b9c0;  alias, 1 drivers
v0x5df3fe0c7780_0 .net "in_b", 0 0, L_0x5df3fe29bce0;  alias, 1 drivers
v0x5df3fe0c7840_0 .net "out", 0 0, L_0x5df3fe29bea0;  alias, 1 drivers
S_0x5df3fe0c7990 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe0c7270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0c8100_0 .net "in_a", 0 0, L_0x5df3fe29bea0;  alias, 1 drivers
v0x5df3fe0c81a0_0 .net "out", 0 0, L_0x5df3fe29bf50;  alias, 1 drivers
S_0x5df3fe0c7bb0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0c7990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29bf50 .functor NAND 1, L_0x5df3fe29bea0, L_0x5df3fe29bea0, C4<1>, C4<1>;
v0x5df3fe0c7e20_0 .net "in_a", 0 0, L_0x5df3fe29bea0;  alias, 1 drivers
v0x5df3fe0c7f10_0 .net "in_b", 0 0, L_0x5df3fe29bea0;  alias, 1 drivers
v0x5df3fe0c8000_0 .net "out", 0 0, L_0x5df3fe29bf50;  alias, 1 drivers
S_0x5df3fe0c86c0 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x5df3fe0c4770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0c8df0_0 .net "in_a", 0 0, L_0x5df3fe29b910;  alias, 1 drivers
v0x5df3fe0c8e90_0 .net "out", 0 0, L_0x5df3fe29b9c0;  alias, 1 drivers
S_0x5df3fe0c8890 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0c86c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29b9c0 .functor NAND 1, L_0x5df3fe29b910, L_0x5df3fe29b910, C4<1>, C4<1>;
v0x5df3fe0c8b00_0 .net "in_a", 0 0, L_0x5df3fe29b910;  alias, 1 drivers
v0x5df3fe0c8bc0_0 .net "in_b", 0 0, L_0x5df3fe29b910;  alias, 1 drivers
v0x5df3fe0c8d10_0 .net "out", 0 0, L_0x5df3fe29b9c0;  alias, 1 drivers
S_0x5df3fe0c8f90 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x5df3fe0c4770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0c9760_0 .net "in_a", 0 0, L_0x5df3fe29bc30;  alias, 1 drivers
v0x5df3fe0c9800_0 .net "out", 0 0, L_0x5df3fe29bce0;  alias, 1 drivers
S_0x5df3fe0c9200 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0c8f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29bce0 .functor NAND 1, L_0x5df3fe29bc30, L_0x5df3fe29bc30, C4<1>, C4<1>;
v0x5df3fe0c9470_0 .net "in_a", 0 0, L_0x5df3fe29bc30;  alias, 1 drivers
v0x5df3fe0c9530_0 .net "in_b", 0 0, L_0x5df3fe29bc30;  alias, 1 drivers
v0x5df3fe0c9680_0 .net "out", 0 0, L_0x5df3fe29bce0;  alias, 1 drivers
S_0x5df3fe0c9900 .scope module, "not_gate3" "Not" 8 18, 7 3 0, S_0x5df3fe0c4770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0ca0a0_0 .net "in_a", 0 0, L_0x5df3fe29bf50;  alias, 1 drivers
v0x5df3fe0ca140_0 .net "out", 0 0, L_0x5df3fe29c000;  alias, 1 drivers
S_0x5df3fe0c9b20 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0c9900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29c000 .functor NAND 1, L_0x5df3fe29bf50, L_0x5df3fe29bf50, C4<1>, C4<1>;
v0x5df3fe0c9d90_0 .net "in_a", 0 0, L_0x5df3fe29bf50;  alias, 1 drivers
v0x5df3fe0c9e50_0 .net "in_b", 0 0, L_0x5df3fe29bf50;  alias, 1 drivers
v0x5df3fe0c9fa0_0 .net "out", 0 0, L_0x5df3fe29c000;  alias, 1 drivers
S_0x5df3fe0cb0e0 .scope module, "mux_gate13" "Mux" 3 20, 4 3 0, S_0x5df3fe04dbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5df3fe0d47e0_0 .net "in_a", 0 0, L_0x5df3fe29d0b0;  1 drivers
v0x5df3fe0d4880_0 .net "in_b", 0 0, L_0x5df3fe29d150;  1 drivers
v0x5df3fe0d4990_0 .net "out", 0 0, L_0x5df3fe29cef0;  1 drivers
v0x5df3fe0d4a30_0 .net "sel", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0d4ad0_0 .net "sel_out", 0 0, L_0x5df3fe29c3e0;  1 drivers
v0x5df3fe0d4c50_0 .net "temp_a_out", 0 0, L_0x5df3fe29c540;  1 drivers
v0x5df3fe0d4e00_0 .net "temp_b_out", 0 0, L_0x5df3fe29c6a0;  1 drivers
S_0x5df3fe0cb270 .scope module, "and_gate" "And" 4 9, 5 3 0, S_0x5df3fe0cb0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0cc2d0_0 .net "in_a", 0 0, L_0x5df3fe29d0b0;  alias, 1 drivers
v0x5df3fe0cc3a0_0 .net "in_b", 0 0, L_0x5df3fe29c3e0;  alias, 1 drivers
v0x5df3fe0cc470_0 .net "out", 0 0, L_0x5df3fe29c540;  alias, 1 drivers
v0x5df3fe0cc590_0 .net "temp_out", 0 0, L_0x5df3fe29c490;  1 drivers
S_0x5df3fe0cb4e0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe0cb270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29c490 .functor NAND 1, L_0x5df3fe29d0b0, L_0x5df3fe29c3e0, C4<1>, C4<1>;
v0x5df3fe0cb750_0 .net "in_a", 0 0, L_0x5df3fe29d0b0;  alias, 1 drivers
v0x5df3fe0cb830_0 .net "in_b", 0 0, L_0x5df3fe29c3e0;  alias, 1 drivers
v0x5df3fe0cb8f0_0 .net "out", 0 0, L_0x5df3fe29c490;  alias, 1 drivers
S_0x5df3fe0cba10 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe0cb270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0cc150_0 .net "in_a", 0 0, L_0x5df3fe29c490;  alias, 1 drivers
v0x5df3fe0cc1f0_0 .net "out", 0 0, L_0x5df3fe29c540;  alias, 1 drivers
S_0x5df3fe0cbc30 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0cba10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29c540 .functor NAND 1, L_0x5df3fe29c490, L_0x5df3fe29c490, C4<1>, C4<1>;
v0x5df3fe0cbea0_0 .net "in_a", 0 0, L_0x5df3fe29c490;  alias, 1 drivers
v0x5df3fe0cbf60_0 .net "in_b", 0 0, L_0x5df3fe29c490;  alias, 1 drivers
v0x5df3fe0cc050_0 .net "out", 0 0, L_0x5df3fe29c540;  alias, 1 drivers
S_0x5df3fe0cc650 .scope module, "and_gate3" "And" 4 10, 5 3 0, S_0x5df3fe0cb0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0cd660_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0cd700_0 .net "in_b", 0 0, L_0x5df3fe29d150;  alias, 1 drivers
v0x5df3fe0cd7f0_0 .net "out", 0 0, L_0x5df3fe29c6a0;  alias, 1 drivers
v0x5df3fe0cd910_0 .net "temp_out", 0 0, L_0x5df3fe29c5f0;  1 drivers
S_0x5df3fe0cc830 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe0cc650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29c5f0 .functor NAND 1, L_0x5df3fe29f230, L_0x5df3fe29d150, C4<1>, C4<1>;
v0x5df3fe0ccaa0_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0ccb60_0 .net "in_b", 0 0, L_0x5df3fe29d150;  alias, 1 drivers
v0x5df3fe0ccc20_0 .net "out", 0 0, L_0x5df3fe29c5f0;  alias, 1 drivers
S_0x5df3fe0ccd40 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe0cc650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0cd4b0_0 .net "in_a", 0 0, L_0x5df3fe29c5f0;  alias, 1 drivers
v0x5df3fe0cd550_0 .net "out", 0 0, L_0x5df3fe29c6a0;  alias, 1 drivers
S_0x5df3fe0ccf60 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0ccd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29c6a0 .functor NAND 1, L_0x5df3fe29c5f0, L_0x5df3fe29c5f0, C4<1>, C4<1>;
v0x5df3fe0cd1d0_0 .net "in_a", 0 0, L_0x5df3fe29c5f0;  alias, 1 drivers
v0x5df3fe0cd2c0_0 .net "in_b", 0 0, L_0x5df3fe29c5f0;  alias, 1 drivers
v0x5df3fe0cd3b0_0 .net "out", 0 0, L_0x5df3fe29c6a0;  alias, 1 drivers
S_0x5df3fe0cd9d0 .scope module, "not_gate2" "Not" 4 8, 7 3 0, S_0x5df3fe0cb0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0ce4e0_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0ce580_0 .net "out", 0 0, L_0x5df3fe29c3e0;  alias, 1 drivers
S_0x5df3fe0cdba0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0cd9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29c3e0 .functor NAND 1, L_0x5df3fe29f230, L_0x5df3fe29f230, C4<1>, C4<1>;
v0x5df3fe0cddf0_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0ce2c0_0 .net "in_b", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0ce380_0 .net "out", 0 0, L_0x5df3fe29c3e0;  alias, 1 drivers
S_0x5df3fe0ce680 .scope module, "or_gate" "Or" 4 11, 8 3 0, S_0x5df3fe0cb0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0d4130_0 .net "branch1_out", 0 0, L_0x5df3fe29c8b0;  1 drivers
v0x5df3fe0d4260_0 .net "branch2_out", 0 0, L_0x5df3fe29cbd0;  1 drivers
v0x5df3fe0d43b0_0 .net "in_a", 0 0, L_0x5df3fe29c540;  alias, 1 drivers
v0x5df3fe0d4480_0 .net "in_b", 0 0, L_0x5df3fe29c6a0;  alias, 1 drivers
v0x5df3fe0d4520_0 .net "out", 0 0, L_0x5df3fe29cef0;  alias, 1 drivers
v0x5df3fe0d45c0_0 .net "temp1_out", 0 0, L_0x5df3fe29c800;  1 drivers
v0x5df3fe0d4660_0 .net "temp2_out", 0 0, L_0x5df3fe29cb20;  1 drivers
v0x5df3fe0d4700_0 .net "temp3_out", 0 0, L_0x5df3fe29ce40;  1 drivers
S_0x5df3fe0ce8b0 .scope module, "and_gate" "And" 8 9, 5 3 0, S_0x5df3fe0ce680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0cf970_0 .net "in_a", 0 0, L_0x5df3fe29c540;  alias, 1 drivers
v0x5df3fe0cfa10_0 .net "in_b", 0 0, L_0x5df3fe29c540;  alias, 1 drivers
v0x5df3fe0cfad0_0 .net "out", 0 0, L_0x5df3fe29c800;  alias, 1 drivers
v0x5df3fe0cfbf0_0 .net "temp_out", 0 0, L_0x5df3fe29c750;  1 drivers
S_0x5df3fe0ceb20 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe0ce8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29c750 .functor NAND 1, L_0x5df3fe29c540, L_0x5df3fe29c540, C4<1>, C4<1>;
v0x5df3fe0ced90_0 .net "in_a", 0 0, L_0x5df3fe29c540;  alias, 1 drivers
v0x5df3fe0cee50_0 .net "in_b", 0 0, L_0x5df3fe29c540;  alias, 1 drivers
v0x5df3fe0cefa0_0 .net "out", 0 0, L_0x5df3fe29c750;  alias, 1 drivers
S_0x5df3fe0cf0a0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe0ce8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0cf7c0_0 .net "in_a", 0 0, L_0x5df3fe29c750;  alias, 1 drivers
v0x5df3fe0cf860_0 .net "out", 0 0, L_0x5df3fe29c800;  alias, 1 drivers
S_0x5df3fe0cf270 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0cf0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29c800 .functor NAND 1, L_0x5df3fe29c750, L_0x5df3fe29c750, C4<1>, C4<1>;
v0x5df3fe0cf4e0_0 .net "in_a", 0 0, L_0x5df3fe29c750;  alias, 1 drivers
v0x5df3fe0cf5d0_0 .net "in_b", 0 0, L_0x5df3fe29c750;  alias, 1 drivers
v0x5df3fe0cf6c0_0 .net "out", 0 0, L_0x5df3fe29c800;  alias, 1 drivers
S_0x5df3fe0cfd60 .scope module, "and_gate2" "And" 8 13, 5 3 0, S_0x5df3fe0ce680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0d0d90_0 .net "in_a", 0 0, L_0x5df3fe29c6a0;  alias, 1 drivers
v0x5df3fe0d0e30_0 .net "in_b", 0 0, L_0x5df3fe29c6a0;  alias, 1 drivers
v0x5df3fe0d0ef0_0 .net "out", 0 0, L_0x5df3fe29cb20;  alias, 1 drivers
v0x5df3fe0d1010_0 .net "temp_out", 0 0, L_0x5df3fe29ca70;  1 drivers
S_0x5df3fe0cff40 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe0cfd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29ca70 .functor NAND 1, L_0x5df3fe29c6a0, L_0x5df3fe29c6a0, C4<1>, C4<1>;
v0x5df3fe0d01b0_0 .net "in_a", 0 0, L_0x5df3fe29c6a0;  alias, 1 drivers
v0x5df3fe0d0270_0 .net "in_b", 0 0, L_0x5df3fe29c6a0;  alias, 1 drivers
v0x5df3fe0d03c0_0 .net "out", 0 0, L_0x5df3fe29ca70;  alias, 1 drivers
S_0x5df3fe0d04c0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe0cfd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0d0be0_0 .net "in_a", 0 0, L_0x5df3fe29ca70;  alias, 1 drivers
v0x5df3fe0d0c80_0 .net "out", 0 0, L_0x5df3fe29cb20;  alias, 1 drivers
S_0x5df3fe0d0690 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0d04c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29cb20 .functor NAND 1, L_0x5df3fe29ca70, L_0x5df3fe29ca70, C4<1>, C4<1>;
v0x5df3fe0d0900_0 .net "in_a", 0 0, L_0x5df3fe29ca70;  alias, 1 drivers
v0x5df3fe0d09f0_0 .net "in_b", 0 0, L_0x5df3fe29ca70;  alias, 1 drivers
v0x5df3fe0d0ae0_0 .net "out", 0 0, L_0x5df3fe29cb20;  alias, 1 drivers
S_0x5df3fe0d1180 .scope module, "and_gate3" "And" 8 17, 5 3 0, S_0x5df3fe0ce680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0d21c0_0 .net "in_a", 0 0, L_0x5df3fe29c8b0;  alias, 1 drivers
v0x5df3fe0d2290_0 .net "in_b", 0 0, L_0x5df3fe29cbd0;  alias, 1 drivers
v0x5df3fe0d2360_0 .net "out", 0 0, L_0x5df3fe29ce40;  alias, 1 drivers
v0x5df3fe0d2480_0 .net "temp_out", 0 0, L_0x5df3fe29cd90;  1 drivers
S_0x5df3fe0d1360 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe0d1180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29cd90 .functor NAND 1, L_0x5df3fe29c8b0, L_0x5df3fe29cbd0, C4<1>, C4<1>;
v0x5df3fe0d15b0_0 .net "in_a", 0 0, L_0x5df3fe29c8b0;  alias, 1 drivers
v0x5df3fe0d1690_0 .net "in_b", 0 0, L_0x5df3fe29cbd0;  alias, 1 drivers
v0x5df3fe0d1750_0 .net "out", 0 0, L_0x5df3fe29cd90;  alias, 1 drivers
S_0x5df3fe0d18a0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe0d1180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0d2010_0 .net "in_a", 0 0, L_0x5df3fe29cd90;  alias, 1 drivers
v0x5df3fe0d20b0_0 .net "out", 0 0, L_0x5df3fe29ce40;  alias, 1 drivers
S_0x5df3fe0d1ac0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0d18a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29ce40 .functor NAND 1, L_0x5df3fe29cd90, L_0x5df3fe29cd90, C4<1>, C4<1>;
v0x5df3fe0d1d30_0 .net "in_a", 0 0, L_0x5df3fe29cd90;  alias, 1 drivers
v0x5df3fe0d1e20_0 .net "in_b", 0 0, L_0x5df3fe29cd90;  alias, 1 drivers
v0x5df3fe0d1f10_0 .net "out", 0 0, L_0x5df3fe29ce40;  alias, 1 drivers
S_0x5df3fe0d25d0 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x5df3fe0ce680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0d2d00_0 .net "in_a", 0 0, L_0x5df3fe29c800;  alias, 1 drivers
v0x5df3fe0d2da0_0 .net "out", 0 0, L_0x5df3fe29c8b0;  alias, 1 drivers
S_0x5df3fe0d27a0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0d25d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29c8b0 .functor NAND 1, L_0x5df3fe29c800, L_0x5df3fe29c800, C4<1>, C4<1>;
v0x5df3fe0d2a10_0 .net "in_a", 0 0, L_0x5df3fe29c800;  alias, 1 drivers
v0x5df3fe0d2ad0_0 .net "in_b", 0 0, L_0x5df3fe29c800;  alias, 1 drivers
v0x5df3fe0d2c20_0 .net "out", 0 0, L_0x5df3fe29c8b0;  alias, 1 drivers
S_0x5df3fe0d2ea0 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x5df3fe0ce680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0d3670_0 .net "in_a", 0 0, L_0x5df3fe29cb20;  alias, 1 drivers
v0x5df3fe0d3710_0 .net "out", 0 0, L_0x5df3fe29cbd0;  alias, 1 drivers
S_0x5df3fe0d3110 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0d2ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29cbd0 .functor NAND 1, L_0x5df3fe29cb20, L_0x5df3fe29cb20, C4<1>, C4<1>;
v0x5df3fe0d3380_0 .net "in_a", 0 0, L_0x5df3fe29cb20;  alias, 1 drivers
v0x5df3fe0d3440_0 .net "in_b", 0 0, L_0x5df3fe29cb20;  alias, 1 drivers
v0x5df3fe0d3590_0 .net "out", 0 0, L_0x5df3fe29cbd0;  alias, 1 drivers
S_0x5df3fe0d3810 .scope module, "not_gate3" "Not" 8 18, 7 3 0, S_0x5df3fe0ce680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0d3fb0_0 .net "in_a", 0 0, L_0x5df3fe29ce40;  alias, 1 drivers
v0x5df3fe0d4050_0 .net "out", 0 0, L_0x5df3fe29cef0;  alias, 1 drivers
S_0x5df3fe0d3a30 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0d3810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29cef0 .functor NAND 1, L_0x5df3fe29ce40, L_0x5df3fe29ce40, C4<1>, C4<1>;
v0x5df3fe0d3ca0_0 .net "in_a", 0 0, L_0x5df3fe29ce40;  alias, 1 drivers
v0x5df3fe0d3d60_0 .net "in_b", 0 0, L_0x5df3fe29ce40;  alias, 1 drivers
v0x5df3fe0d3eb0_0 .net "out", 0 0, L_0x5df3fe29cef0;  alias, 1 drivers
S_0x5df3fe0d4ff0 .scope module, "mux_gate14" "Mux" 3 21, 4 3 0, S_0x5df3fe04dbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5df3fe0de2e0_0 .net "in_a", 0 0, L_0x5df3fe29dfb0;  1 drivers
v0x5df3fe0de380_0 .net "in_b", 0 0, L_0x5df3fe29e050;  1 drivers
v0x5df3fe0de490_0 .net "out", 0 0, L_0x5df3fe29ddf0;  1 drivers
v0x5df3fe0de530_0 .net "sel", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0de5d0_0 .net "sel_out", 0 0, L_0x5df3fe29d2e0;  1 drivers
v0x5df3fe0de750_0 .net "temp_a_out", 0 0, L_0x5df3fe29d440;  1 drivers
v0x5df3fe0de900_0 .net "temp_b_out", 0 0, L_0x5df3fe29d5a0;  1 drivers
S_0x5df3fe0d5180 .scope module, "and_gate" "And" 4 9, 5 3 0, S_0x5df3fe0d4ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0d61e0_0 .net "in_a", 0 0, L_0x5df3fe29dfb0;  alias, 1 drivers
v0x5df3fe0d62b0_0 .net "in_b", 0 0, L_0x5df3fe29d2e0;  alias, 1 drivers
v0x5df3fe0d6380_0 .net "out", 0 0, L_0x5df3fe29d440;  alias, 1 drivers
v0x5df3fe0d64a0_0 .net "temp_out", 0 0, L_0x5df3fe29d390;  1 drivers
S_0x5df3fe0d53f0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe0d5180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29d390 .functor NAND 1, L_0x5df3fe29dfb0, L_0x5df3fe29d2e0, C4<1>, C4<1>;
v0x5df3fe0d5660_0 .net "in_a", 0 0, L_0x5df3fe29dfb0;  alias, 1 drivers
v0x5df3fe0d5740_0 .net "in_b", 0 0, L_0x5df3fe29d2e0;  alias, 1 drivers
v0x5df3fe0d5800_0 .net "out", 0 0, L_0x5df3fe29d390;  alias, 1 drivers
S_0x5df3fe0d5920 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe0d5180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0d6060_0 .net "in_a", 0 0, L_0x5df3fe29d390;  alias, 1 drivers
v0x5df3fe0d6100_0 .net "out", 0 0, L_0x5df3fe29d440;  alias, 1 drivers
S_0x5df3fe0d5b40 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0d5920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29d440 .functor NAND 1, L_0x5df3fe29d390, L_0x5df3fe29d390, C4<1>, C4<1>;
v0x5df3fe0d5db0_0 .net "in_a", 0 0, L_0x5df3fe29d390;  alias, 1 drivers
v0x5df3fe0d5e70_0 .net "in_b", 0 0, L_0x5df3fe29d390;  alias, 1 drivers
v0x5df3fe0d5f60_0 .net "out", 0 0, L_0x5df3fe29d440;  alias, 1 drivers
S_0x5df3fe0d6560 .scope module, "and_gate3" "And" 4 10, 5 3 0, S_0x5df3fe0d4ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0d7570_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0d7610_0 .net "in_b", 0 0, L_0x5df3fe29e050;  alias, 1 drivers
v0x5df3fe0d7700_0 .net "out", 0 0, L_0x5df3fe29d5a0;  alias, 1 drivers
v0x5df3fe0d7820_0 .net "temp_out", 0 0, L_0x5df3fe29d4f0;  1 drivers
S_0x5df3fe0d6740 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe0d6560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29d4f0 .functor NAND 1, L_0x5df3fe29f230, L_0x5df3fe29e050, C4<1>, C4<1>;
v0x5df3fe0d69b0_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0d6a70_0 .net "in_b", 0 0, L_0x5df3fe29e050;  alias, 1 drivers
v0x5df3fe0d6b30_0 .net "out", 0 0, L_0x5df3fe29d4f0;  alias, 1 drivers
S_0x5df3fe0d6c50 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe0d6560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0d73c0_0 .net "in_a", 0 0, L_0x5df3fe29d4f0;  alias, 1 drivers
v0x5df3fe0d7460_0 .net "out", 0 0, L_0x5df3fe29d5a0;  alias, 1 drivers
S_0x5df3fe0d6e70 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0d6c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29d5a0 .functor NAND 1, L_0x5df3fe29d4f0, L_0x5df3fe29d4f0, C4<1>, C4<1>;
v0x5df3fe0d70e0_0 .net "in_a", 0 0, L_0x5df3fe29d4f0;  alias, 1 drivers
v0x5df3fe0d71d0_0 .net "in_b", 0 0, L_0x5df3fe29d4f0;  alias, 1 drivers
v0x5df3fe0d72c0_0 .net "out", 0 0, L_0x5df3fe29d5a0;  alias, 1 drivers
S_0x5df3fe0d78e0 .scope module, "not_gate2" "Not" 4 8, 7 3 0, S_0x5df3fe0d4ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0d7fe0_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0d8080_0 .net "out", 0 0, L_0x5df3fe29d2e0;  alias, 1 drivers
S_0x5df3fe0d7ab0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0d78e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29d2e0 .functor NAND 1, L_0x5df3fe29f230, L_0x5df3fe29f230, C4<1>, C4<1>;
v0x5df3fe0d7d00_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0d7dc0_0 .net "in_b", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0d7e80_0 .net "out", 0 0, L_0x5df3fe29d2e0;  alias, 1 drivers
S_0x5df3fe0d8180 .scope module, "or_gate" "Or" 4 11, 8 3 0, S_0x5df3fe0d4ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0ddc30_0 .net "branch1_out", 0 0, L_0x5df3fe29d7b0;  1 drivers
v0x5df3fe0ddd60_0 .net "branch2_out", 0 0, L_0x5df3fe29dad0;  1 drivers
v0x5df3fe0ddeb0_0 .net "in_a", 0 0, L_0x5df3fe29d440;  alias, 1 drivers
v0x5df3fe0ddf80_0 .net "in_b", 0 0, L_0x5df3fe29d5a0;  alias, 1 drivers
v0x5df3fe0de020_0 .net "out", 0 0, L_0x5df3fe29ddf0;  alias, 1 drivers
v0x5df3fe0de0c0_0 .net "temp1_out", 0 0, L_0x5df3fe29d700;  1 drivers
v0x5df3fe0de160_0 .net "temp2_out", 0 0, L_0x5df3fe29da20;  1 drivers
v0x5df3fe0de200_0 .net "temp3_out", 0 0, L_0x5df3fe29dd40;  1 drivers
S_0x5df3fe0d83b0 .scope module, "and_gate" "And" 8 9, 5 3 0, S_0x5df3fe0d8180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0d9470_0 .net "in_a", 0 0, L_0x5df3fe29d440;  alias, 1 drivers
v0x5df3fe0d9510_0 .net "in_b", 0 0, L_0x5df3fe29d440;  alias, 1 drivers
v0x5df3fe0d95d0_0 .net "out", 0 0, L_0x5df3fe29d700;  alias, 1 drivers
v0x5df3fe0d96f0_0 .net "temp_out", 0 0, L_0x5df3fe29d650;  1 drivers
S_0x5df3fe0d8620 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe0d83b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29d650 .functor NAND 1, L_0x5df3fe29d440, L_0x5df3fe29d440, C4<1>, C4<1>;
v0x5df3fe0d8890_0 .net "in_a", 0 0, L_0x5df3fe29d440;  alias, 1 drivers
v0x5df3fe0d8950_0 .net "in_b", 0 0, L_0x5df3fe29d440;  alias, 1 drivers
v0x5df3fe0d8aa0_0 .net "out", 0 0, L_0x5df3fe29d650;  alias, 1 drivers
S_0x5df3fe0d8ba0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe0d83b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0d92c0_0 .net "in_a", 0 0, L_0x5df3fe29d650;  alias, 1 drivers
v0x5df3fe0d9360_0 .net "out", 0 0, L_0x5df3fe29d700;  alias, 1 drivers
S_0x5df3fe0d8d70 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0d8ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29d700 .functor NAND 1, L_0x5df3fe29d650, L_0x5df3fe29d650, C4<1>, C4<1>;
v0x5df3fe0d8fe0_0 .net "in_a", 0 0, L_0x5df3fe29d650;  alias, 1 drivers
v0x5df3fe0d90d0_0 .net "in_b", 0 0, L_0x5df3fe29d650;  alias, 1 drivers
v0x5df3fe0d91c0_0 .net "out", 0 0, L_0x5df3fe29d700;  alias, 1 drivers
S_0x5df3fe0d9860 .scope module, "and_gate2" "And" 8 13, 5 3 0, S_0x5df3fe0d8180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0da890_0 .net "in_a", 0 0, L_0x5df3fe29d5a0;  alias, 1 drivers
v0x5df3fe0da930_0 .net "in_b", 0 0, L_0x5df3fe29d5a0;  alias, 1 drivers
v0x5df3fe0da9f0_0 .net "out", 0 0, L_0x5df3fe29da20;  alias, 1 drivers
v0x5df3fe0dab10_0 .net "temp_out", 0 0, L_0x5df3fe29d970;  1 drivers
S_0x5df3fe0d9a40 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe0d9860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29d970 .functor NAND 1, L_0x5df3fe29d5a0, L_0x5df3fe29d5a0, C4<1>, C4<1>;
v0x5df3fe0d9cb0_0 .net "in_a", 0 0, L_0x5df3fe29d5a0;  alias, 1 drivers
v0x5df3fe0d9d70_0 .net "in_b", 0 0, L_0x5df3fe29d5a0;  alias, 1 drivers
v0x5df3fe0d9ec0_0 .net "out", 0 0, L_0x5df3fe29d970;  alias, 1 drivers
S_0x5df3fe0d9fc0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe0d9860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0da6e0_0 .net "in_a", 0 0, L_0x5df3fe29d970;  alias, 1 drivers
v0x5df3fe0da780_0 .net "out", 0 0, L_0x5df3fe29da20;  alias, 1 drivers
S_0x5df3fe0da190 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0d9fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29da20 .functor NAND 1, L_0x5df3fe29d970, L_0x5df3fe29d970, C4<1>, C4<1>;
v0x5df3fe0da400_0 .net "in_a", 0 0, L_0x5df3fe29d970;  alias, 1 drivers
v0x5df3fe0da4f0_0 .net "in_b", 0 0, L_0x5df3fe29d970;  alias, 1 drivers
v0x5df3fe0da5e0_0 .net "out", 0 0, L_0x5df3fe29da20;  alias, 1 drivers
S_0x5df3fe0dac80 .scope module, "and_gate3" "And" 8 17, 5 3 0, S_0x5df3fe0d8180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0dbcc0_0 .net "in_a", 0 0, L_0x5df3fe29d7b0;  alias, 1 drivers
v0x5df3fe0dbd90_0 .net "in_b", 0 0, L_0x5df3fe29dad0;  alias, 1 drivers
v0x5df3fe0dbe60_0 .net "out", 0 0, L_0x5df3fe29dd40;  alias, 1 drivers
v0x5df3fe0dbf80_0 .net "temp_out", 0 0, L_0x5df3fe29dc90;  1 drivers
S_0x5df3fe0dae60 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe0dac80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29dc90 .functor NAND 1, L_0x5df3fe29d7b0, L_0x5df3fe29dad0, C4<1>, C4<1>;
v0x5df3fe0db0b0_0 .net "in_a", 0 0, L_0x5df3fe29d7b0;  alias, 1 drivers
v0x5df3fe0db190_0 .net "in_b", 0 0, L_0x5df3fe29dad0;  alias, 1 drivers
v0x5df3fe0db250_0 .net "out", 0 0, L_0x5df3fe29dc90;  alias, 1 drivers
S_0x5df3fe0db3a0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe0dac80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0dbb10_0 .net "in_a", 0 0, L_0x5df3fe29dc90;  alias, 1 drivers
v0x5df3fe0dbbb0_0 .net "out", 0 0, L_0x5df3fe29dd40;  alias, 1 drivers
S_0x5df3fe0db5c0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0db3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29dd40 .functor NAND 1, L_0x5df3fe29dc90, L_0x5df3fe29dc90, C4<1>, C4<1>;
v0x5df3fe0db830_0 .net "in_a", 0 0, L_0x5df3fe29dc90;  alias, 1 drivers
v0x5df3fe0db920_0 .net "in_b", 0 0, L_0x5df3fe29dc90;  alias, 1 drivers
v0x5df3fe0dba10_0 .net "out", 0 0, L_0x5df3fe29dd40;  alias, 1 drivers
S_0x5df3fe0dc0d0 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x5df3fe0d8180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0dc800_0 .net "in_a", 0 0, L_0x5df3fe29d700;  alias, 1 drivers
v0x5df3fe0dc8a0_0 .net "out", 0 0, L_0x5df3fe29d7b0;  alias, 1 drivers
S_0x5df3fe0dc2a0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0dc0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29d7b0 .functor NAND 1, L_0x5df3fe29d700, L_0x5df3fe29d700, C4<1>, C4<1>;
v0x5df3fe0dc510_0 .net "in_a", 0 0, L_0x5df3fe29d700;  alias, 1 drivers
v0x5df3fe0dc5d0_0 .net "in_b", 0 0, L_0x5df3fe29d700;  alias, 1 drivers
v0x5df3fe0dc720_0 .net "out", 0 0, L_0x5df3fe29d7b0;  alias, 1 drivers
S_0x5df3fe0dc9a0 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x5df3fe0d8180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0dd170_0 .net "in_a", 0 0, L_0x5df3fe29da20;  alias, 1 drivers
v0x5df3fe0dd210_0 .net "out", 0 0, L_0x5df3fe29dad0;  alias, 1 drivers
S_0x5df3fe0dcc10 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0dc9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29dad0 .functor NAND 1, L_0x5df3fe29da20, L_0x5df3fe29da20, C4<1>, C4<1>;
v0x5df3fe0dce80_0 .net "in_a", 0 0, L_0x5df3fe29da20;  alias, 1 drivers
v0x5df3fe0dcf40_0 .net "in_b", 0 0, L_0x5df3fe29da20;  alias, 1 drivers
v0x5df3fe0dd090_0 .net "out", 0 0, L_0x5df3fe29dad0;  alias, 1 drivers
S_0x5df3fe0dd310 .scope module, "not_gate3" "Not" 8 18, 7 3 0, S_0x5df3fe0d8180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0ddab0_0 .net "in_a", 0 0, L_0x5df3fe29dd40;  alias, 1 drivers
v0x5df3fe0ddb50_0 .net "out", 0 0, L_0x5df3fe29ddf0;  alias, 1 drivers
S_0x5df3fe0dd530 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0dd310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29ddf0 .functor NAND 1, L_0x5df3fe29dd40, L_0x5df3fe29dd40, C4<1>, C4<1>;
v0x5df3fe0dd7a0_0 .net "in_a", 0 0, L_0x5df3fe29dd40;  alias, 1 drivers
v0x5df3fe0dd860_0 .net "in_b", 0 0, L_0x5df3fe29dd40;  alias, 1 drivers
v0x5df3fe0dd9b0_0 .net "out", 0 0, L_0x5df3fe29ddf0;  alias, 1 drivers
S_0x5df3fe0deaf0 .scope module, "mux_gate15" "Mux" 3 22, 4 3 0, S_0x5df3fe04dbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5df3fe0e7e50_0 .net "in_a", 0 0, L_0x5df3fe29eeb0;  1 drivers
v0x5df3fe0e7ef0_0 .net "in_b", 0 0, L_0x5df3fe29ef50;  1 drivers
v0x5df3fe0e8000_0 .net "out", 0 0, L_0x5df3fe29ecf0;  1 drivers
v0x5df3fe0e80a0_0 .net "sel", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0e8140_0 .net "sel_out", 0 0, L_0x5df3fe29e400;  1 drivers
v0x5df3fe0e82c0_0 .net "temp_a_out", 0 0, L_0x5df3fe29e560;  1 drivers
v0x5df3fe0e8470_0 .net "temp_b_out", 0 0, L_0x5df3fe29e6c0;  1 drivers
S_0x5df3fe0decf0 .scope module, "and_gate" "And" 4 9, 5 3 0, S_0x5df3fe0deaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0dfd50_0 .net "in_a", 0 0, L_0x5df3fe29eeb0;  alias, 1 drivers
v0x5df3fe0dfe20_0 .net "in_b", 0 0, L_0x5df3fe29e400;  alias, 1 drivers
v0x5df3fe0dfef0_0 .net "out", 0 0, L_0x5df3fe29e560;  alias, 1 drivers
v0x5df3fe0e0010_0 .net "temp_out", 0 0, L_0x5df3fe29e4b0;  1 drivers
S_0x5df3fe0def60 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe0decf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29e4b0 .functor NAND 1, L_0x5df3fe29eeb0, L_0x5df3fe29e400, C4<1>, C4<1>;
v0x5df3fe0df1d0_0 .net "in_a", 0 0, L_0x5df3fe29eeb0;  alias, 1 drivers
v0x5df3fe0df2b0_0 .net "in_b", 0 0, L_0x5df3fe29e400;  alias, 1 drivers
v0x5df3fe0df370_0 .net "out", 0 0, L_0x5df3fe29e4b0;  alias, 1 drivers
S_0x5df3fe0df490 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe0decf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0dfbd0_0 .net "in_a", 0 0, L_0x5df3fe29e4b0;  alias, 1 drivers
v0x5df3fe0dfc70_0 .net "out", 0 0, L_0x5df3fe29e560;  alias, 1 drivers
S_0x5df3fe0df6b0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0df490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29e560 .functor NAND 1, L_0x5df3fe29e4b0, L_0x5df3fe29e4b0, C4<1>, C4<1>;
v0x5df3fe0df920_0 .net "in_a", 0 0, L_0x5df3fe29e4b0;  alias, 1 drivers
v0x5df3fe0df9e0_0 .net "in_b", 0 0, L_0x5df3fe29e4b0;  alias, 1 drivers
v0x5df3fe0dfad0_0 .net "out", 0 0, L_0x5df3fe29e560;  alias, 1 drivers
S_0x5df3fe0e00d0 .scope module, "and_gate3" "And" 4 10, 5 3 0, S_0x5df3fe0deaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0e10e0_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0e1180_0 .net "in_b", 0 0, L_0x5df3fe29ef50;  alias, 1 drivers
v0x5df3fe0e1270_0 .net "out", 0 0, L_0x5df3fe29e6c0;  alias, 1 drivers
v0x5df3fe0e1390_0 .net "temp_out", 0 0, L_0x5df3fe29e610;  1 drivers
S_0x5df3fe0e02b0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe0e00d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29e610 .functor NAND 1, L_0x5df3fe29f230, L_0x5df3fe29ef50, C4<1>, C4<1>;
v0x5df3fe0e0520_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0e05e0_0 .net "in_b", 0 0, L_0x5df3fe29ef50;  alias, 1 drivers
v0x5df3fe0e06a0_0 .net "out", 0 0, L_0x5df3fe29e610;  alias, 1 drivers
S_0x5df3fe0e07c0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe0e00d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0e0f30_0 .net "in_a", 0 0, L_0x5df3fe29e610;  alias, 1 drivers
v0x5df3fe0e0fd0_0 .net "out", 0 0, L_0x5df3fe29e6c0;  alias, 1 drivers
S_0x5df3fe0e09e0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0e07c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29e6c0 .functor NAND 1, L_0x5df3fe29e610, L_0x5df3fe29e610, C4<1>, C4<1>;
v0x5df3fe0e0c50_0 .net "in_a", 0 0, L_0x5df3fe29e610;  alias, 1 drivers
v0x5df3fe0e0d40_0 .net "in_b", 0 0, L_0x5df3fe29e610;  alias, 1 drivers
v0x5df3fe0e0e30_0 .net "out", 0 0, L_0x5df3fe29e6c0;  alias, 1 drivers
S_0x5df3fe0e1450 .scope module, "not_gate2" "Not" 4 8, 7 3 0, S_0x5df3fe0deaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0e1b50_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0e1bf0_0 .net "out", 0 0, L_0x5df3fe29e400;  alias, 1 drivers
S_0x5df3fe0e1620 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0e1450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29e400 .functor NAND 1, L_0x5df3fe29f230, L_0x5df3fe29f230, C4<1>, C4<1>;
v0x5df3fe0e1870_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0e1930_0 .net "in_b", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0e19f0_0 .net "out", 0 0, L_0x5df3fe29e400;  alias, 1 drivers
S_0x5df3fe0e1cf0 .scope module, "or_gate" "Or" 4 11, 8 3 0, S_0x5df3fe0deaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0e77a0_0 .net "branch1_out", 0 0, L_0x5df3fe29e8d0;  1 drivers
v0x5df3fe0e78d0_0 .net "branch2_out", 0 0, L_0x5df3fe29eae0;  1 drivers
v0x5df3fe0e7a20_0 .net "in_a", 0 0, L_0x5df3fe29e560;  alias, 1 drivers
v0x5df3fe0e7af0_0 .net "in_b", 0 0, L_0x5df3fe29e6c0;  alias, 1 drivers
v0x5df3fe0e7b90_0 .net "out", 0 0, L_0x5df3fe29ecf0;  alias, 1 drivers
v0x5df3fe0e7c30_0 .net "temp1_out", 0 0, L_0x5df3fe29e820;  1 drivers
v0x5df3fe0e7cd0_0 .net "temp2_out", 0 0, L_0x5df3fe29ea30;  1 drivers
v0x5df3fe0e7d70_0 .net "temp3_out", 0 0, L_0x5df3fe29ec40;  1 drivers
S_0x5df3fe0e1f20 .scope module, "and_gate" "And" 8 9, 5 3 0, S_0x5df3fe0e1cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0e2fe0_0 .net "in_a", 0 0, L_0x5df3fe29e560;  alias, 1 drivers
v0x5df3fe0e3080_0 .net "in_b", 0 0, L_0x5df3fe29e560;  alias, 1 drivers
v0x5df3fe0e3140_0 .net "out", 0 0, L_0x5df3fe29e820;  alias, 1 drivers
v0x5df3fe0e3260_0 .net "temp_out", 0 0, L_0x5df3fe29e770;  1 drivers
S_0x5df3fe0e2190 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe0e1f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29e770 .functor NAND 1, L_0x5df3fe29e560, L_0x5df3fe29e560, C4<1>, C4<1>;
v0x5df3fe0e2400_0 .net "in_a", 0 0, L_0x5df3fe29e560;  alias, 1 drivers
v0x5df3fe0e24c0_0 .net "in_b", 0 0, L_0x5df3fe29e560;  alias, 1 drivers
v0x5df3fe0e2610_0 .net "out", 0 0, L_0x5df3fe29e770;  alias, 1 drivers
S_0x5df3fe0e2710 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe0e1f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0e2e30_0 .net "in_a", 0 0, L_0x5df3fe29e770;  alias, 1 drivers
v0x5df3fe0e2ed0_0 .net "out", 0 0, L_0x5df3fe29e820;  alias, 1 drivers
S_0x5df3fe0e28e0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0e2710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29e820 .functor NAND 1, L_0x5df3fe29e770, L_0x5df3fe29e770, C4<1>, C4<1>;
v0x5df3fe0e2b50_0 .net "in_a", 0 0, L_0x5df3fe29e770;  alias, 1 drivers
v0x5df3fe0e2c40_0 .net "in_b", 0 0, L_0x5df3fe29e770;  alias, 1 drivers
v0x5df3fe0e2d30_0 .net "out", 0 0, L_0x5df3fe29e820;  alias, 1 drivers
S_0x5df3fe0e33d0 .scope module, "and_gate2" "And" 8 13, 5 3 0, S_0x5df3fe0e1cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0e4400_0 .net "in_a", 0 0, L_0x5df3fe29e6c0;  alias, 1 drivers
v0x5df3fe0e44a0_0 .net "in_b", 0 0, L_0x5df3fe29e6c0;  alias, 1 drivers
v0x5df3fe0e4560_0 .net "out", 0 0, L_0x5df3fe29ea30;  alias, 1 drivers
v0x5df3fe0e4680_0 .net "temp_out", 0 0, L_0x5df3fe29e980;  1 drivers
S_0x5df3fe0e35b0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe0e33d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29e980 .functor NAND 1, L_0x5df3fe29e6c0, L_0x5df3fe29e6c0, C4<1>, C4<1>;
v0x5df3fe0e3820_0 .net "in_a", 0 0, L_0x5df3fe29e6c0;  alias, 1 drivers
v0x5df3fe0e38e0_0 .net "in_b", 0 0, L_0x5df3fe29e6c0;  alias, 1 drivers
v0x5df3fe0e3a30_0 .net "out", 0 0, L_0x5df3fe29e980;  alias, 1 drivers
S_0x5df3fe0e3b30 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe0e33d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0e4250_0 .net "in_a", 0 0, L_0x5df3fe29e980;  alias, 1 drivers
v0x5df3fe0e42f0_0 .net "out", 0 0, L_0x5df3fe29ea30;  alias, 1 drivers
S_0x5df3fe0e3d00 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0e3b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29ea30 .functor NAND 1, L_0x5df3fe29e980, L_0x5df3fe29e980, C4<1>, C4<1>;
v0x5df3fe0e3f70_0 .net "in_a", 0 0, L_0x5df3fe29e980;  alias, 1 drivers
v0x5df3fe0e4060_0 .net "in_b", 0 0, L_0x5df3fe29e980;  alias, 1 drivers
v0x5df3fe0e4150_0 .net "out", 0 0, L_0x5df3fe29ea30;  alias, 1 drivers
S_0x5df3fe0e47f0 .scope module, "and_gate3" "And" 8 17, 5 3 0, S_0x5df3fe0e1cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0e5830_0 .net "in_a", 0 0, L_0x5df3fe29e8d0;  alias, 1 drivers
v0x5df3fe0e5900_0 .net "in_b", 0 0, L_0x5df3fe29eae0;  alias, 1 drivers
v0x5df3fe0e59d0_0 .net "out", 0 0, L_0x5df3fe29ec40;  alias, 1 drivers
v0x5df3fe0e5af0_0 .net "temp_out", 0 0, L_0x5df3fe29eb90;  1 drivers
S_0x5df3fe0e49d0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe0e47f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29eb90 .functor NAND 1, L_0x5df3fe29e8d0, L_0x5df3fe29eae0, C4<1>, C4<1>;
v0x5df3fe0e4c20_0 .net "in_a", 0 0, L_0x5df3fe29e8d0;  alias, 1 drivers
v0x5df3fe0e4d00_0 .net "in_b", 0 0, L_0x5df3fe29eae0;  alias, 1 drivers
v0x5df3fe0e4dc0_0 .net "out", 0 0, L_0x5df3fe29eb90;  alias, 1 drivers
S_0x5df3fe0e4f10 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe0e47f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0e5680_0 .net "in_a", 0 0, L_0x5df3fe29eb90;  alias, 1 drivers
v0x5df3fe0e5720_0 .net "out", 0 0, L_0x5df3fe29ec40;  alias, 1 drivers
S_0x5df3fe0e5130 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0e4f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29ec40 .functor NAND 1, L_0x5df3fe29eb90, L_0x5df3fe29eb90, C4<1>, C4<1>;
v0x5df3fe0e53a0_0 .net "in_a", 0 0, L_0x5df3fe29eb90;  alias, 1 drivers
v0x5df3fe0e5490_0 .net "in_b", 0 0, L_0x5df3fe29eb90;  alias, 1 drivers
v0x5df3fe0e5580_0 .net "out", 0 0, L_0x5df3fe29ec40;  alias, 1 drivers
S_0x5df3fe0e5c40 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x5df3fe0e1cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0e6370_0 .net "in_a", 0 0, L_0x5df3fe29e820;  alias, 1 drivers
v0x5df3fe0e6410_0 .net "out", 0 0, L_0x5df3fe29e8d0;  alias, 1 drivers
S_0x5df3fe0e5e10 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0e5c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29e8d0 .functor NAND 1, L_0x5df3fe29e820, L_0x5df3fe29e820, C4<1>, C4<1>;
v0x5df3fe0e6080_0 .net "in_a", 0 0, L_0x5df3fe29e820;  alias, 1 drivers
v0x5df3fe0e6140_0 .net "in_b", 0 0, L_0x5df3fe29e820;  alias, 1 drivers
v0x5df3fe0e6290_0 .net "out", 0 0, L_0x5df3fe29e8d0;  alias, 1 drivers
S_0x5df3fe0e6510 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x5df3fe0e1cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0e6ce0_0 .net "in_a", 0 0, L_0x5df3fe29ea30;  alias, 1 drivers
v0x5df3fe0e6d80_0 .net "out", 0 0, L_0x5df3fe29eae0;  alias, 1 drivers
S_0x5df3fe0e6780 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0e6510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29eae0 .functor NAND 1, L_0x5df3fe29ea30, L_0x5df3fe29ea30, C4<1>, C4<1>;
v0x5df3fe0e69f0_0 .net "in_a", 0 0, L_0x5df3fe29ea30;  alias, 1 drivers
v0x5df3fe0e6ab0_0 .net "in_b", 0 0, L_0x5df3fe29ea30;  alias, 1 drivers
v0x5df3fe0e6c00_0 .net "out", 0 0, L_0x5df3fe29eae0;  alias, 1 drivers
S_0x5df3fe0e6e80 .scope module, "not_gate3" "Not" 8 18, 7 3 0, S_0x5df3fe0e1cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0e7620_0 .net "in_a", 0 0, L_0x5df3fe29ec40;  alias, 1 drivers
v0x5df3fe0e76c0_0 .net "out", 0 0, L_0x5df3fe29ecf0;  alias, 1 drivers
S_0x5df3fe0e70a0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0e6e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29ecf0 .functor NAND 1, L_0x5df3fe29ec40, L_0x5df3fe29ec40, C4<1>, C4<1>;
v0x5df3fe0e7310_0 .net "in_a", 0 0, L_0x5df3fe29ec40;  alias, 1 drivers
v0x5df3fe0e73d0_0 .net "in_b", 0 0, L_0x5df3fe29ec40;  alias, 1 drivers
v0x5df3fe0e7520_0 .net "out", 0 0, L_0x5df3fe29ecf0;  alias, 1 drivers
S_0x5df3fe0e8660 .scope module, "mux_gate2" "Mux" 3 9, 4 3 0, S_0x5df3fe04dbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5df3fe0f1a00_0 .net "in_a", 0 0, L_0x5df3fe292d40;  1 drivers
v0x5df3fe0f1aa0_0 .net "in_b", 0 0, L_0x5df3fe292de0;  1 drivers
v0x5df3fe0f1bb0_0 .net "out", 0 0, L_0x5df3fe292b80;  1 drivers
v0x5df3fe0f1c50_0 .net "sel", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0f1cf0_0 .net "sel_out", 0 0, L_0x5df3fe292090;  1 drivers
v0x5df3fe0f1e70_0 .net "temp_a_out", 0 0, L_0x5df3fe2921d0;  1 drivers
v0x5df3fe0f2020_0 .net "temp_b_out", 0 0, L_0x5df3fe292330;  1 drivers
S_0x5df3fe0e8860 .scope module, "and_gate" "And" 4 9, 5 3 0, S_0x5df3fe0e8660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0e9870_0 .net "in_a", 0 0, L_0x5df3fe292d40;  alias, 1 drivers
v0x5df3fe0e9940_0 .net "in_b", 0 0, L_0x5df3fe292090;  alias, 1 drivers
v0x5df3fe0e9a10_0 .net "out", 0 0, L_0x5df3fe2921d0;  alias, 1 drivers
v0x5df3fe0e9b30_0 .net "temp_out", 0 0, L_0x5df3fe292120;  1 drivers
S_0x5df3fe0e8a80 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe0e8860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe292120 .functor NAND 1, L_0x5df3fe292d40, L_0x5df3fe292090, C4<1>, C4<1>;
v0x5df3fe0e8cf0_0 .net "in_a", 0 0, L_0x5df3fe292d40;  alias, 1 drivers
v0x5df3fe0e8dd0_0 .net "in_b", 0 0, L_0x5df3fe292090;  alias, 1 drivers
v0x5df3fe0e8e90_0 .net "out", 0 0, L_0x5df3fe292120;  alias, 1 drivers
S_0x5df3fe0e8fb0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe0e8860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0e96f0_0 .net "in_a", 0 0, L_0x5df3fe292120;  alias, 1 drivers
v0x5df3fe0e9790_0 .net "out", 0 0, L_0x5df3fe2921d0;  alias, 1 drivers
S_0x5df3fe0e91d0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0e8fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2921d0 .functor NAND 1, L_0x5df3fe292120, L_0x5df3fe292120, C4<1>, C4<1>;
v0x5df3fe0e9440_0 .net "in_a", 0 0, L_0x5df3fe292120;  alias, 1 drivers
v0x5df3fe0e9500_0 .net "in_b", 0 0, L_0x5df3fe292120;  alias, 1 drivers
v0x5df3fe0e95f0_0 .net "out", 0 0, L_0x5df3fe2921d0;  alias, 1 drivers
S_0x5df3fe0e9bf0 .scope module, "and_gate3" "And" 4 10, 5 3 0, S_0x5df3fe0e8660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0eac00_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0eaca0_0 .net "in_b", 0 0, L_0x5df3fe292de0;  alias, 1 drivers
v0x5df3fe0ead90_0 .net "out", 0 0, L_0x5df3fe292330;  alias, 1 drivers
v0x5df3fe0eaeb0_0 .net "temp_out", 0 0, L_0x5df3fe292280;  1 drivers
S_0x5df3fe0e9dd0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe0e9bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe292280 .functor NAND 1, L_0x5df3fe29f230, L_0x5df3fe292de0, C4<1>, C4<1>;
v0x5df3fe0ea040_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0ea100_0 .net "in_b", 0 0, L_0x5df3fe292de0;  alias, 1 drivers
v0x5df3fe0ea1c0_0 .net "out", 0 0, L_0x5df3fe292280;  alias, 1 drivers
S_0x5df3fe0ea2e0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe0e9bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0eaa50_0 .net "in_a", 0 0, L_0x5df3fe292280;  alias, 1 drivers
v0x5df3fe0eaaf0_0 .net "out", 0 0, L_0x5df3fe292330;  alias, 1 drivers
S_0x5df3fe0ea500 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0ea2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe292330 .functor NAND 1, L_0x5df3fe292280, L_0x5df3fe292280, C4<1>, C4<1>;
v0x5df3fe0ea770_0 .net "in_a", 0 0, L_0x5df3fe292280;  alias, 1 drivers
v0x5df3fe0ea860_0 .net "in_b", 0 0, L_0x5df3fe292280;  alias, 1 drivers
v0x5df3fe0ea950_0 .net "out", 0 0, L_0x5df3fe292330;  alias, 1 drivers
S_0x5df3fe0eb000 .scope module, "not_gate2" "Not" 4 8, 7 3 0, S_0x5df3fe0e8660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0eb700_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0eb7a0_0 .net "out", 0 0, L_0x5df3fe292090;  alias, 1 drivers
S_0x5df3fe0eb1d0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0eb000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe292090 .functor NAND 1, L_0x5df3fe29f230, L_0x5df3fe29f230, C4<1>, C4<1>;
v0x5df3fe0eb420_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0eb4e0_0 .net "in_b", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0eb5a0_0 .net "out", 0 0, L_0x5df3fe292090;  alias, 1 drivers
S_0x5df3fe0eb8a0 .scope module, "or_gate" "Or" 4 11, 8 3 0, S_0x5df3fe0e8660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0f1350_0 .net "branch1_out", 0 0, L_0x5df3fe292540;  1 drivers
v0x5df3fe0f1480_0 .net "branch2_out", 0 0, L_0x5df3fe292860;  1 drivers
v0x5df3fe0f15d0_0 .net "in_a", 0 0, L_0x5df3fe2921d0;  alias, 1 drivers
v0x5df3fe0f16a0_0 .net "in_b", 0 0, L_0x5df3fe292330;  alias, 1 drivers
v0x5df3fe0f1740_0 .net "out", 0 0, L_0x5df3fe292b80;  alias, 1 drivers
v0x5df3fe0f17e0_0 .net "temp1_out", 0 0, L_0x5df3fe292490;  1 drivers
v0x5df3fe0f1880_0 .net "temp2_out", 0 0, L_0x5df3fe2927b0;  1 drivers
v0x5df3fe0f1920_0 .net "temp3_out", 0 0, L_0x5df3fe292ad0;  1 drivers
S_0x5df3fe0ebad0 .scope module, "and_gate" "And" 8 9, 5 3 0, S_0x5df3fe0eb8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0ecb90_0 .net "in_a", 0 0, L_0x5df3fe2921d0;  alias, 1 drivers
v0x5df3fe0ecc30_0 .net "in_b", 0 0, L_0x5df3fe2921d0;  alias, 1 drivers
v0x5df3fe0eccf0_0 .net "out", 0 0, L_0x5df3fe292490;  alias, 1 drivers
v0x5df3fe0ece10_0 .net "temp_out", 0 0, L_0x5df3fe2923e0;  1 drivers
S_0x5df3fe0ebd40 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe0ebad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2923e0 .functor NAND 1, L_0x5df3fe2921d0, L_0x5df3fe2921d0, C4<1>, C4<1>;
v0x5df3fe0ebfb0_0 .net "in_a", 0 0, L_0x5df3fe2921d0;  alias, 1 drivers
v0x5df3fe0ec070_0 .net "in_b", 0 0, L_0x5df3fe2921d0;  alias, 1 drivers
v0x5df3fe0ec1c0_0 .net "out", 0 0, L_0x5df3fe2923e0;  alias, 1 drivers
S_0x5df3fe0ec2c0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe0ebad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0ec9e0_0 .net "in_a", 0 0, L_0x5df3fe2923e0;  alias, 1 drivers
v0x5df3fe0eca80_0 .net "out", 0 0, L_0x5df3fe292490;  alias, 1 drivers
S_0x5df3fe0ec490 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0ec2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe292490 .functor NAND 1, L_0x5df3fe2923e0, L_0x5df3fe2923e0, C4<1>, C4<1>;
v0x5df3fe0ec700_0 .net "in_a", 0 0, L_0x5df3fe2923e0;  alias, 1 drivers
v0x5df3fe0ec7f0_0 .net "in_b", 0 0, L_0x5df3fe2923e0;  alias, 1 drivers
v0x5df3fe0ec8e0_0 .net "out", 0 0, L_0x5df3fe292490;  alias, 1 drivers
S_0x5df3fe0ecf80 .scope module, "and_gate2" "And" 8 13, 5 3 0, S_0x5df3fe0eb8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0edfb0_0 .net "in_a", 0 0, L_0x5df3fe292330;  alias, 1 drivers
v0x5df3fe0ee050_0 .net "in_b", 0 0, L_0x5df3fe292330;  alias, 1 drivers
v0x5df3fe0ee110_0 .net "out", 0 0, L_0x5df3fe2927b0;  alias, 1 drivers
v0x5df3fe0ee230_0 .net "temp_out", 0 0, L_0x5df3fe292700;  1 drivers
S_0x5df3fe0ed160 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe0ecf80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe292700 .functor NAND 1, L_0x5df3fe292330, L_0x5df3fe292330, C4<1>, C4<1>;
v0x5df3fe0ed3d0_0 .net "in_a", 0 0, L_0x5df3fe292330;  alias, 1 drivers
v0x5df3fe0ed490_0 .net "in_b", 0 0, L_0x5df3fe292330;  alias, 1 drivers
v0x5df3fe0ed5e0_0 .net "out", 0 0, L_0x5df3fe292700;  alias, 1 drivers
S_0x5df3fe0ed6e0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe0ecf80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0ede00_0 .net "in_a", 0 0, L_0x5df3fe292700;  alias, 1 drivers
v0x5df3fe0edea0_0 .net "out", 0 0, L_0x5df3fe2927b0;  alias, 1 drivers
S_0x5df3fe0ed8b0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0ed6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2927b0 .functor NAND 1, L_0x5df3fe292700, L_0x5df3fe292700, C4<1>, C4<1>;
v0x5df3fe0edb20_0 .net "in_a", 0 0, L_0x5df3fe292700;  alias, 1 drivers
v0x5df3fe0edc10_0 .net "in_b", 0 0, L_0x5df3fe292700;  alias, 1 drivers
v0x5df3fe0edd00_0 .net "out", 0 0, L_0x5df3fe2927b0;  alias, 1 drivers
S_0x5df3fe0ee3a0 .scope module, "and_gate3" "And" 8 17, 5 3 0, S_0x5df3fe0eb8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0ef3e0_0 .net "in_a", 0 0, L_0x5df3fe292540;  alias, 1 drivers
v0x5df3fe0ef4b0_0 .net "in_b", 0 0, L_0x5df3fe292860;  alias, 1 drivers
v0x5df3fe0ef580_0 .net "out", 0 0, L_0x5df3fe292ad0;  alias, 1 drivers
v0x5df3fe0ef6a0_0 .net "temp_out", 0 0, L_0x5df3fe292a20;  1 drivers
S_0x5df3fe0ee580 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe0ee3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe292a20 .functor NAND 1, L_0x5df3fe292540, L_0x5df3fe292860, C4<1>, C4<1>;
v0x5df3fe0ee7d0_0 .net "in_a", 0 0, L_0x5df3fe292540;  alias, 1 drivers
v0x5df3fe0ee8b0_0 .net "in_b", 0 0, L_0x5df3fe292860;  alias, 1 drivers
v0x5df3fe0ee970_0 .net "out", 0 0, L_0x5df3fe292a20;  alias, 1 drivers
S_0x5df3fe0eeac0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe0ee3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0ef230_0 .net "in_a", 0 0, L_0x5df3fe292a20;  alias, 1 drivers
v0x5df3fe0ef2d0_0 .net "out", 0 0, L_0x5df3fe292ad0;  alias, 1 drivers
S_0x5df3fe0eece0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0eeac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe292ad0 .functor NAND 1, L_0x5df3fe292a20, L_0x5df3fe292a20, C4<1>, C4<1>;
v0x5df3fe0eef50_0 .net "in_a", 0 0, L_0x5df3fe292a20;  alias, 1 drivers
v0x5df3fe0ef040_0 .net "in_b", 0 0, L_0x5df3fe292a20;  alias, 1 drivers
v0x5df3fe0ef130_0 .net "out", 0 0, L_0x5df3fe292ad0;  alias, 1 drivers
S_0x5df3fe0ef7f0 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x5df3fe0eb8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0eff20_0 .net "in_a", 0 0, L_0x5df3fe292490;  alias, 1 drivers
v0x5df3fe0effc0_0 .net "out", 0 0, L_0x5df3fe292540;  alias, 1 drivers
S_0x5df3fe0ef9c0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0ef7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe292540 .functor NAND 1, L_0x5df3fe292490, L_0x5df3fe292490, C4<1>, C4<1>;
v0x5df3fe0efc30_0 .net "in_a", 0 0, L_0x5df3fe292490;  alias, 1 drivers
v0x5df3fe0efcf0_0 .net "in_b", 0 0, L_0x5df3fe292490;  alias, 1 drivers
v0x5df3fe0efe40_0 .net "out", 0 0, L_0x5df3fe292540;  alias, 1 drivers
S_0x5df3fe0f00c0 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x5df3fe0eb8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0f0890_0 .net "in_a", 0 0, L_0x5df3fe2927b0;  alias, 1 drivers
v0x5df3fe0f0930_0 .net "out", 0 0, L_0x5df3fe292860;  alias, 1 drivers
S_0x5df3fe0f0330 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0f00c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe292860 .functor NAND 1, L_0x5df3fe2927b0, L_0x5df3fe2927b0, C4<1>, C4<1>;
v0x5df3fe0f05a0_0 .net "in_a", 0 0, L_0x5df3fe2927b0;  alias, 1 drivers
v0x5df3fe0f0660_0 .net "in_b", 0 0, L_0x5df3fe2927b0;  alias, 1 drivers
v0x5df3fe0f07b0_0 .net "out", 0 0, L_0x5df3fe292860;  alias, 1 drivers
S_0x5df3fe0f0a30 .scope module, "not_gate3" "Not" 8 18, 7 3 0, S_0x5df3fe0eb8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0f11d0_0 .net "in_a", 0 0, L_0x5df3fe292ad0;  alias, 1 drivers
v0x5df3fe0f1270_0 .net "out", 0 0, L_0x5df3fe292b80;  alias, 1 drivers
S_0x5df3fe0f0c50 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0f0a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe292b80 .functor NAND 1, L_0x5df3fe292ad0, L_0x5df3fe292ad0, C4<1>, C4<1>;
v0x5df3fe0f0ec0_0 .net "in_a", 0 0, L_0x5df3fe292ad0;  alias, 1 drivers
v0x5df3fe0f0f80_0 .net "in_b", 0 0, L_0x5df3fe292ad0;  alias, 1 drivers
v0x5df3fe0f10d0_0 .net "out", 0 0, L_0x5df3fe292b80;  alias, 1 drivers
S_0x5df3fe0f2210 .scope module, "mux_gate3" "Mux" 3 10, 4 3 0, S_0x5df3fe04dbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5df3fe0fb570_0 .net "in_a", 0 0, L_0x5df3fe293b90;  1 drivers
v0x5df3fe0fb610_0 .net "in_b", 0 0, L_0x5df3fe293c30;  1 drivers
v0x5df3fe0fb720_0 .net "out", 0 0, L_0x5df3fe2939d0;  1 drivers
v0x5df3fe0fb7c0_0 .net "sel", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0fb860_0 .net "sel_out", 0 0, L_0x5df3fe292ec0;  1 drivers
v0x5df3fe0fb9e0_0 .net "temp_a_out", 0 0, L_0x5df3fe293020;  1 drivers
v0x5df3fe0fbb90_0 .net "temp_b_out", 0 0, L_0x5df3fe293180;  1 drivers
S_0x5df3fe0f2410 .scope module, "and_gate" "And" 4 9, 5 3 0, S_0x5df3fe0f2210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0f3470_0 .net "in_a", 0 0, L_0x5df3fe293b90;  alias, 1 drivers
v0x5df3fe0f3540_0 .net "in_b", 0 0, L_0x5df3fe292ec0;  alias, 1 drivers
v0x5df3fe0f3610_0 .net "out", 0 0, L_0x5df3fe293020;  alias, 1 drivers
v0x5df3fe0f3730_0 .net "temp_out", 0 0, L_0x5df3fe292f70;  1 drivers
S_0x5df3fe0f2680 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe0f2410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe292f70 .functor NAND 1, L_0x5df3fe293b90, L_0x5df3fe292ec0, C4<1>, C4<1>;
v0x5df3fe0f28f0_0 .net "in_a", 0 0, L_0x5df3fe293b90;  alias, 1 drivers
v0x5df3fe0f29d0_0 .net "in_b", 0 0, L_0x5df3fe292ec0;  alias, 1 drivers
v0x5df3fe0f2a90_0 .net "out", 0 0, L_0x5df3fe292f70;  alias, 1 drivers
S_0x5df3fe0f2bb0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe0f2410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0f32f0_0 .net "in_a", 0 0, L_0x5df3fe292f70;  alias, 1 drivers
v0x5df3fe0f3390_0 .net "out", 0 0, L_0x5df3fe293020;  alias, 1 drivers
S_0x5df3fe0f2dd0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0f2bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe293020 .functor NAND 1, L_0x5df3fe292f70, L_0x5df3fe292f70, C4<1>, C4<1>;
v0x5df3fe0f3040_0 .net "in_a", 0 0, L_0x5df3fe292f70;  alias, 1 drivers
v0x5df3fe0f3100_0 .net "in_b", 0 0, L_0x5df3fe292f70;  alias, 1 drivers
v0x5df3fe0f31f0_0 .net "out", 0 0, L_0x5df3fe293020;  alias, 1 drivers
S_0x5df3fe0f37f0 .scope module, "and_gate3" "And" 4 10, 5 3 0, S_0x5df3fe0f2210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0f4800_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0f48a0_0 .net "in_b", 0 0, L_0x5df3fe293c30;  alias, 1 drivers
v0x5df3fe0f4990_0 .net "out", 0 0, L_0x5df3fe293180;  alias, 1 drivers
v0x5df3fe0f4ab0_0 .net "temp_out", 0 0, L_0x5df3fe2930d0;  1 drivers
S_0x5df3fe0f39d0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe0f37f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2930d0 .functor NAND 1, L_0x5df3fe29f230, L_0x5df3fe293c30, C4<1>, C4<1>;
v0x5df3fe0f3c40_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0f3d00_0 .net "in_b", 0 0, L_0x5df3fe293c30;  alias, 1 drivers
v0x5df3fe0f3dc0_0 .net "out", 0 0, L_0x5df3fe2930d0;  alias, 1 drivers
S_0x5df3fe0f3ee0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe0f37f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0f4650_0 .net "in_a", 0 0, L_0x5df3fe2930d0;  alias, 1 drivers
v0x5df3fe0f46f0_0 .net "out", 0 0, L_0x5df3fe293180;  alias, 1 drivers
S_0x5df3fe0f4100 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0f3ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe293180 .functor NAND 1, L_0x5df3fe2930d0, L_0x5df3fe2930d0, C4<1>, C4<1>;
v0x5df3fe0f4370_0 .net "in_a", 0 0, L_0x5df3fe2930d0;  alias, 1 drivers
v0x5df3fe0f4460_0 .net "in_b", 0 0, L_0x5df3fe2930d0;  alias, 1 drivers
v0x5df3fe0f4550_0 .net "out", 0 0, L_0x5df3fe293180;  alias, 1 drivers
S_0x5df3fe0f4b70 .scope module, "not_gate2" "Not" 4 8, 7 3 0, S_0x5df3fe0f2210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0f5270_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0f5310_0 .net "out", 0 0, L_0x5df3fe292ec0;  alias, 1 drivers
S_0x5df3fe0f4d40 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0f4b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe292ec0 .functor NAND 1, L_0x5df3fe29f230, L_0x5df3fe29f230, C4<1>, C4<1>;
v0x5df3fe0f4f90_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0f5050_0 .net "in_b", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0f5110_0 .net "out", 0 0, L_0x5df3fe292ec0;  alias, 1 drivers
S_0x5df3fe0f5410 .scope module, "or_gate" "Or" 4 11, 8 3 0, S_0x5df3fe0f2210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0faec0_0 .net "branch1_out", 0 0, L_0x5df3fe293390;  1 drivers
v0x5df3fe0faff0_0 .net "branch2_out", 0 0, L_0x5df3fe2936b0;  1 drivers
v0x5df3fe0fb140_0 .net "in_a", 0 0, L_0x5df3fe293020;  alias, 1 drivers
v0x5df3fe0fb210_0 .net "in_b", 0 0, L_0x5df3fe293180;  alias, 1 drivers
v0x5df3fe0fb2b0_0 .net "out", 0 0, L_0x5df3fe2939d0;  alias, 1 drivers
v0x5df3fe0fb350_0 .net "temp1_out", 0 0, L_0x5df3fe2932e0;  1 drivers
v0x5df3fe0fb3f0_0 .net "temp2_out", 0 0, L_0x5df3fe293600;  1 drivers
v0x5df3fe0fb490_0 .net "temp3_out", 0 0, L_0x5df3fe293920;  1 drivers
S_0x5df3fe0f5640 .scope module, "and_gate" "And" 8 9, 5 3 0, S_0x5df3fe0f5410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0f6700_0 .net "in_a", 0 0, L_0x5df3fe293020;  alias, 1 drivers
v0x5df3fe0f67a0_0 .net "in_b", 0 0, L_0x5df3fe293020;  alias, 1 drivers
v0x5df3fe0f6860_0 .net "out", 0 0, L_0x5df3fe2932e0;  alias, 1 drivers
v0x5df3fe0f6980_0 .net "temp_out", 0 0, L_0x5df3fe293230;  1 drivers
S_0x5df3fe0f58b0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe0f5640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe293230 .functor NAND 1, L_0x5df3fe293020, L_0x5df3fe293020, C4<1>, C4<1>;
v0x5df3fe0f5b20_0 .net "in_a", 0 0, L_0x5df3fe293020;  alias, 1 drivers
v0x5df3fe0f5be0_0 .net "in_b", 0 0, L_0x5df3fe293020;  alias, 1 drivers
v0x5df3fe0f5d30_0 .net "out", 0 0, L_0x5df3fe293230;  alias, 1 drivers
S_0x5df3fe0f5e30 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe0f5640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0f6550_0 .net "in_a", 0 0, L_0x5df3fe293230;  alias, 1 drivers
v0x5df3fe0f65f0_0 .net "out", 0 0, L_0x5df3fe2932e0;  alias, 1 drivers
S_0x5df3fe0f6000 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0f5e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2932e0 .functor NAND 1, L_0x5df3fe293230, L_0x5df3fe293230, C4<1>, C4<1>;
v0x5df3fe0f6270_0 .net "in_a", 0 0, L_0x5df3fe293230;  alias, 1 drivers
v0x5df3fe0f6360_0 .net "in_b", 0 0, L_0x5df3fe293230;  alias, 1 drivers
v0x5df3fe0f6450_0 .net "out", 0 0, L_0x5df3fe2932e0;  alias, 1 drivers
S_0x5df3fe0f6af0 .scope module, "and_gate2" "And" 8 13, 5 3 0, S_0x5df3fe0f5410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0f7b20_0 .net "in_a", 0 0, L_0x5df3fe293180;  alias, 1 drivers
v0x5df3fe0f7bc0_0 .net "in_b", 0 0, L_0x5df3fe293180;  alias, 1 drivers
v0x5df3fe0f7c80_0 .net "out", 0 0, L_0x5df3fe293600;  alias, 1 drivers
v0x5df3fe0f7da0_0 .net "temp_out", 0 0, L_0x5df3fe293550;  1 drivers
S_0x5df3fe0f6cd0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe0f6af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe293550 .functor NAND 1, L_0x5df3fe293180, L_0x5df3fe293180, C4<1>, C4<1>;
v0x5df3fe0f6f40_0 .net "in_a", 0 0, L_0x5df3fe293180;  alias, 1 drivers
v0x5df3fe0f7000_0 .net "in_b", 0 0, L_0x5df3fe293180;  alias, 1 drivers
v0x5df3fe0f7150_0 .net "out", 0 0, L_0x5df3fe293550;  alias, 1 drivers
S_0x5df3fe0f7250 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe0f6af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0f7970_0 .net "in_a", 0 0, L_0x5df3fe293550;  alias, 1 drivers
v0x5df3fe0f7a10_0 .net "out", 0 0, L_0x5df3fe293600;  alias, 1 drivers
S_0x5df3fe0f7420 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0f7250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe293600 .functor NAND 1, L_0x5df3fe293550, L_0x5df3fe293550, C4<1>, C4<1>;
v0x5df3fe0f7690_0 .net "in_a", 0 0, L_0x5df3fe293550;  alias, 1 drivers
v0x5df3fe0f7780_0 .net "in_b", 0 0, L_0x5df3fe293550;  alias, 1 drivers
v0x5df3fe0f7870_0 .net "out", 0 0, L_0x5df3fe293600;  alias, 1 drivers
S_0x5df3fe0f7f10 .scope module, "and_gate3" "And" 8 17, 5 3 0, S_0x5df3fe0f5410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0f8f50_0 .net "in_a", 0 0, L_0x5df3fe293390;  alias, 1 drivers
v0x5df3fe0f9020_0 .net "in_b", 0 0, L_0x5df3fe2936b0;  alias, 1 drivers
v0x5df3fe0f90f0_0 .net "out", 0 0, L_0x5df3fe293920;  alias, 1 drivers
v0x5df3fe0f9210_0 .net "temp_out", 0 0, L_0x5df3fe293870;  1 drivers
S_0x5df3fe0f80f0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe0f7f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe293870 .functor NAND 1, L_0x5df3fe293390, L_0x5df3fe2936b0, C4<1>, C4<1>;
v0x5df3fe0f8340_0 .net "in_a", 0 0, L_0x5df3fe293390;  alias, 1 drivers
v0x5df3fe0f8420_0 .net "in_b", 0 0, L_0x5df3fe2936b0;  alias, 1 drivers
v0x5df3fe0f84e0_0 .net "out", 0 0, L_0x5df3fe293870;  alias, 1 drivers
S_0x5df3fe0f8630 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe0f7f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0f8da0_0 .net "in_a", 0 0, L_0x5df3fe293870;  alias, 1 drivers
v0x5df3fe0f8e40_0 .net "out", 0 0, L_0x5df3fe293920;  alias, 1 drivers
S_0x5df3fe0f8850 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0f8630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe293920 .functor NAND 1, L_0x5df3fe293870, L_0x5df3fe293870, C4<1>, C4<1>;
v0x5df3fe0f8ac0_0 .net "in_a", 0 0, L_0x5df3fe293870;  alias, 1 drivers
v0x5df3fe0f8bb0_0 .net "in_b", 0 0, L_0x5df3fe293870;  alias, 1 drivers
v0x5df3fe0f8ca0_0 .net "out", 0 0, L_0x5df3fe293920;  alias, 1 drivers
S_0x5df3fe0f9360 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x5df3fe0f5410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0f9a90_0 .net "in_a", 0 0, L_0x5df3fe2932e0;  alias, 1 drivers
v0x5df3fe0f9b30_0 .net "out", 0 0, L_0x5df3fe293390;  alias, 1 drivers
S_0x5df3fe0f9530 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0f9360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe293390 .functor NAND 1, L_0x5df3fe2932e0, L_0x5df3fe2932e0, C4<1>, C4<1>;
v0x5df3fe0f97a0_0 .net "in_a", 0 0, L_0x5df3fe2932e0;  alias, 1 drivers
v0x5df3fe0f9860_0 .net "in_b", 0 0, L_0x5df3fe2932e0;  alias, 1 drivers
v0x5df3fe0f99b0_0 .net "out", 0 0, L_0x5df3fe293390;  alias, 1 drivers
S_0x5df3fe0f9c30 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x5df3fe0f5410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0fa400_0 .net "in_a", 0 0, L_0x5df3fe293600;  alias, 1 drivers
v0x5df3fe0fa4a0_0 .net "out", 0 0, L_0x5df3fe2936b0;  alias, 1 drivers
S_0x5df3fe0f9ea0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0f9c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2936b0 .functor NAND 1, L_0x5df3fe293600, L_0x5df3fe293600, C4<1>, C4<1>;
v0x5df3fe0fa110_0 .net "in_a", 0 0, L_0x5df3fe293600;  alias, 1 drivers
v0x5df3fe0fa1d0_0 .net "in_b", 0 0, L_0x5df3fe293600;  alias, 1 drivers
v0x5df3fe0fa320_0 .net "out", 0 0, L_0x5df3fe2936b0;  alias, 1 drivers
S_0x5df3fe0fa5a0 .scope module, "not_gate3" "Not" 8 18, 7 3 0, S_0x5df3fe0f5410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0fad40_0 .net "in_a", 0 0, L_0x5df3fe293920;  alias, 1 drivers
v0x5df3fe0fade0_0 .net "out", 0 0, L_0x5df3fe2939d0;  alias, 1 drivers
S_0x5df3fe0fa7c0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0fa5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2939d0 .functor NAND 1, L_0x5df3fe293920, L_0x5df3fe293920, C4<1>, C4<1>;
v0x5df3fe0faa30_0 .net "in_a", 0 0, L_0x5df3fe293920;  alias, 1 drivers
v0x5df3fe0faaf0_0 .net "in_b", 0 0, L_0x5df3fe293920;  alias, 1 drivers
v0x5df3fe0fac40_0 .net "out", 0 0, L_0x5df3fe2939d0;  alias, 1 drivers
S_0x5df3fe0fbd80 .scope module, "mux_gate4" "Mux" 3 11, 4 3 0, S_0x5df3fe04dbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5df3fe1058f0_0 .net "in_a", 0 0, L_0x5df3fe2949a0;  1 drivers
v0x5df3fe105990_0 .net "in_b", 0 0, L_0x5df3fe294a40;  1 drivers
v0x5df3fe105aa0_0 .net "out", 0 0, L_0x5df3fe2947e0;  1 drivers
v0x5df3fe105b40_0 .net "sel", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe105be0_0 .net "sel_out", 0 0, L_0x5df3fe293cd0;  1 drivers
v0x5df3fe105d60_0 .net "temp_a_out", 0 0, L_0x5df3fe293e30;  1 drivers
v0x5df3fe105f10_0 .net "temp_b_out", 0 0, L_0x5df3fe293f90;  1 drivers
S_0x5df3fe0fbf80 .scope module, "and_gate" "And" 4 9, 5 3 0, S_0x5df3fe0fbd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0fcfe0_0 .net "in_a", 0 0, L_0x5df3fe2949a0;  alias, 1 drivers
v0x5df3fe0fd0b0_0 .net "in_b", 0 0, L_0x5df3fe293cd0;  alias, 1 drivers
v0x5df3fe0fd180_0 .net "out", 0 0, L_0x5df3fe293e30;  alias, 1 drivers
v0x5df3fe0fd2a0_0 .net "temp_out", 0 0, L_0x5df3fe293d80;  1 drivers
S_0x5df3fe0fc1f0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe0fbf80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe293d80 .functor NAND 1, L_0x5df3fe2949a0, L_0x5df3fe293cd0, C4<1>, C4<1>;
v0x5df3fe0fc460_0 .net "in_a", 0 0, L_0x5df3fe2949a0;  alias, 1 drivers
v0x5df3fe0fc540_0 .net "in_b", 0 0, L_0x5df3fe293cd0;  alias, 1 drivers
v0x5df3fe0fc600_0 .net "out", 0 0, L_0x5df3fe293d80;  alias, 1 drivers
S_0x5df3fe0fc720 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe0fbf80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0fce60_0 .net "in_a", 0 0, L_0x5df3fe293d80;  alias, 1 drivers
v0x5df3fe0fcf00_0 .net "out", 0 0, L_0x5df3fe293e30;  alias, 1 drivers
S_0x5df3fe0fc940 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0fc720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe293e30 .functor NAND 1, L_0x5df3fe293d80, L_0x5df3fe293d80, C4<1>, C4<1>;
v0x5df3fe0fcbb0_0 .net "in_a", 0 0, L_0x5df3fe293d80;  alias, 1 drivers
v0x5df3fe0fcc70_0 .net "in_b", 0 0, L_0x5df3fe293d80;  alias, 1 drivers
v0x5df3fe0fcd60_0 .net "out", 0 0, L_0x5df3fe293e30;  alias, 1 drivers
S_0x5df3fe0fd360 .scope module, "and_gate3" "And" 4 10, 5 3 0, S_0x5df3fe0fbd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe0fe370_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0fe410_0 .net "in_b", 0 0, L_0x5df3fe294a40;  alias, 1 drivers
v0x5df3fe0fe500_0 .net "out", 0 0, L_0x5df3fe293f90;  alias, 1 drivers
v0x5df3fe0fe620_0 .net "temp_out", 0 0, L_0x5df3fe293ee0;  1 drivers
S_0x5df3fe0fd540 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe0fd360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe293ee0 .functor NAND 1, L_0x5df3fe29f230, L_0x5df3fe294a40, C4<1>, C4<1>;
v0x5df3fe0fd7b0_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0fd870_0 .net "in_b", 0 0, L_0x5df3fe294a40;  alias, 1 drivers
v0x5df3fe0fd930_0 .net "out", 0 0, L_0x5df3fe293ee0;  alias, 1 drivers
S_0x5df3fe0fda50 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe0fd360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0fe1c0_0 .net "in_a", 0 0, L_0x5df3fe293ee0;  alias, 1 drivers
v0x5df3fe0fe260_0 .net "out", 0 0, L_0x5df3fe293f90;  alias, 1 drivers
S_0x5df3fe0fdc70 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0fda50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe293f90 .functor NAND 1, L_0x5df3fe293ee0, L_0x5df3fe293ee0, C4<1>, C4<1>;
v0x5df3fe0fdee0_0 .net "in_a", 0 0, L_0x5df3fe293ee0;  alias, 1 drivers
v0x5df3fe0fdfd0_0 .net "in_b", 0 0, L_0x5df3fe293ee0;  alias, 1 drivers
v0x5df3fe0fe0c0_0 .net "out", 0 0, L_0x5df3fe293f90;  alias, 1 drivers
S_0x5df3fe0fe6e0 .scope module, "not_gate2" "Not" 4 8, 7 3 0, S_0x5df3fe0fbd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe0fede0_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0ff690_0 .net "out", 0 0, L_0x5df3fe293cd0;  alias, 1 drivers
S_0x5df3fe0fe8b0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe0fe6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe293cd0 .functor NAND 1, L_0x5df3fe29f230, L_0x5df3fe29f230, C4<1>, C4<1>;
v0x5df3fe0feb00_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0febc0_0 .net "in_b", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe0fec80_0 .net "out", 0 0, L_0x5df3fe293cd0;  alias, 1 drivers
S_0x5df3fe0ff790 .scope module, "or_gate" "Or" 4 11, 8 3 0, S_0x5df3fe0fbd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe105240_0 .net "branch1_out", 0 0, L_0x5df3fe2941a0;  1 drivers
v0x5df3fe105370_0 .net "branch2_out", 0 0, L_0x5df3fe2944c0;  1 drivers
v0x5df3fe1054c0_0 .net "in_a", 0 0, L_0x5df3fe293e30;  alias, 1 drivers
v0x5df3fe105590_0 .net "in_b", 0 0, L_0x5df3fe293f90;  alias, 1 drivers
v0x5df3fe105630_0 .net "out", 0 0, L_0x5df3fe2947e0;  alias, 1 drivers
v0x5df3fe1056d0_0 .net "temp1_out", 0 0, L_0x5df3fe2940f0;  1 drivers
v0x5df3fe105770_0 .net "temp2_out", 0 0, L_0x5df3fe294410;  1 drivers
v0x5df3fe105810_0 .net "temp3_out", 0 0, L_0x5df3fe294730;  1 drivers
S_0x5df3fe0ff9c0 .scope module, "and_gate" "And" 8 9, 5 3 0, S_0x5df3fe0ff790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe100a80_0 .net "in_a", 0 0, L_0x5df3fe293e30;  alias, 1 drivers
v0x5df3fe100b20_0 .net "in_b", 0 0, L_0x5df3fe293e30;  alias, 1 drivers
v0x5df3fe100be0_0 .net "out", 0 0, L_0x5df3fe2940f0;  alias, 1 drivers
v0x5df3fe100d00_0 .net "temp_out", 0 0, L_0x5df3fe294040;  1 drivers
S_0x5df3fe0ffc30 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe0ff9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe294040 .functor NAND 1, L_0x5df3fe293e30, L_0x5df3fe293e30, C4<1>, C4<1>;
v0x5df3fe0ffea0_0 .net "in_a", 0 0, L_0x5df3fe293e30;  alias, 1 drivers
v0x5df3fe0fff60_0 .net "in_b", 0 0, L_0x5df3fe293e30;  alias, 1 drivers
v0x5df3fe1000b0_0 .net "out", 0 0, L_0x5df3fe294040;  alias, 1 drivers
S_0x5df3fe1001b0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe0ff9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1008d0_0 .net "in_a", 0 0, L_0x5df3fe294040;  alias, 1 drivers
v0x5df3fe100970_0 .net "out", 0 0, L_0x5df3fe2940f0;  alias, 1 drivers
S_0x5df3fe100380 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1001b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2940f0 .functor NAND 1, L_0x5df3fe294040, L_0x5df3fe294040, C4<1>, C4<1>;
v0x5df3fe1005f0_0 .net "in_a", 0 0, L_0x5df3fe294040;  alias, 1 drivers
v0x5df3fe1006e0_0 .net "in_b", 0 0, L_0x5df3fe294040;  alias, 1 drivers
v0x5df3fe1007d0_0 .net "out", 0 0, L_0x5df3fe2940f0;  alias, 1 drivers
S_0x5df3fe100e70 .scope module, "and_gate2" "And" 8 13, 5 3 0, S_0x5df3fe0ff790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe101ea0_0 .net "in_a", 0 0, L_0x5df3fe293f90;  alias, 1 drivers
v0x5df3fe101f40_0 .net "in_b", 0 0, L_0x5df3fe293f90;  alias, 1 drivers
v0x5df3fe102000_0 .net "out", 0 0, L_0x5df3fe294410;  alias, 1 drivers
v0x5df3fe102120_0 .net "temp_out", 0 0, L_0x5df3fe294360;  1 drivers
S_0x5df3fe101050 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe100e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe294360 .functor NAND 1, L_0x5df3fe293f90, L_0x5df3fe293f90, C4<1>, C4<1>;
v0x5df3fe1012c0_0 .net "in_a", 0 0, L_0x5df3fe293f90;  alias, 1 drivers
v0x5df3fe101380_0 .net "in_b", 0 0, L_0x5df3fe293f90;  alias, 1 drivers
v0x5df3fe1014d0_0 .net "out", 0 0, L_0x5df3fe294360;  alias, 1 drivers
S_0x5df3fe1015d0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe100e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe101cf0_0 .net "in_a", 0 0, L_0x5df3fe294360;  alias, 1 drivers
v0x5df3fe101d90_0 .net "out", 0 0, L_0x5df3fe294410;  alias, 1 drivers
S_0x5df3fe1017a0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1015d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe294410 .functor NAND 1, L_0x5df3fe294360, L_0x5df3fe294360, C4<1>, C4<1>;
v0x5df3fe101a10_0 .net "in_a", 0 0, L_0x5df3fe294360;  alias, 1 drivers
v0x5df3fe101b00_0 .net "in_b", 0 0, L_0x5df3fe294360;  alias, 1 drivers
v0x5df3fe101bf0_0 .net "out", 0 0, L_0x5df3fe294410;  alias, 1 drivers
S_0x5df3fe102290 .scope module, "and_gate3" "And" 8 17, 5 3 0, S_0x5df3fe0ff790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1032d0_0 .net "in_a", 0 0, L_0x5df3fe2941a0;  alias, 1 drivers
v0x5df3fe1033a0_0 .net "in_b", 0 0, L_0x5df3fe2944c0;  alias, 1 drivers
v0x5df3fe103470_0 .net "out", 0 0, L_0x5df3fe294730;  alias, 1 drivers
v0x5df3fe103590_0 .net "temp_out", 0 0, L_0x5df3fe294680;  1 drivers
S_0x5df3fe102470 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe102290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe294680 .functor NAND 1, L_0x5df3fe2941a0, L_0x5df3fe2944c0, C4<1>, C4<1>;
v0x5df3fe1026c0_0 .net "in_a", 0 0, L_0x5df3fe2941a0;  alias, 1 drivers
v0x5df3fe1027a0_0 .net "in_b", 0 0, L_0x5df3fe2944c0;  alias, 1 drivers
v0x5df3fe102860_0 .net "out", 0 0, L_0x5df3fe294680;  alias, 1 drivers
S_0x5df3fe1029b0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe102290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe103120_0 .net "in_a", 0 0, L_0x5df3fe294680;  alias, 1 drivers
v0x5df3fe1031c0_0 .net "out", 0 0, L_0x5df3fe294730;  alias, 1 drivers
S_0x5df3fe102bd0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1029b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe294730 .functor NAND 1, L_0x5df3fe294680, L_0x5df3fe294680, C4<1>, C4<1>;
v0x5df3fe102e40_0 .net "in_a", 0 0, L_0x5df3fe294680;  alias, 1 drivers
v0x5df3fe102f30_0 .net "in_b", 0 0, L_0x5df3fe294680;  alias, 1 drivers
v0x5df3fe103020_0 .net "out", 0 0, L_0x5df3fe294730;  alias, 1 drivers
S_0x5df3fe1036e0 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x5df3fe0ff790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe103e10_0 .net "in_a", 0 0, L_0x5df3fe2940f0;  alias, 1 drivers
v0x5df3fe103eb0_0 .net "out", 0 0, L_0x5df3fe2941a0;  alias, 1 drivers
S_0x5df3fe1038b0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1036e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2941a0 .functor NAND 1, L_0x5df3fe2940f0, L_0x5df3fe2940f0, C4<1>, C4<1>;
v0x5df3fe103b20_0 .net "in_a", 0 0, L_0x5df3fe2940f0;  alias, 1 drivers
v0x5df3fe103be0_0 .net "in_b", 0 0, L_0x5df3fe2940f0;  alias, 1 drivers
v0x5df3fe103d30_0 .net "out", 0 0, L_0x5df3fe2941a0;  alias, 1 drivers
S_0x5df3fe103fb0 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x5df3fe0ff790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe104780_0 .net "in_a", 0 0, L_0x5df3fe294410;  alias, 1 drivers
v0x5df3fe104820_0 .net "out", 0 0, L_0x5df3fe2944c0;  alias, 1 drivers
S_0x5df3fe104220 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe103fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2944c0 .functor NAND 1, L_0x5df3fe294410, L_0x5df3fe294410, C4<1>, C4<1>;
v0x5df3fe104490_0 .net "in_a", 0 0, L_0x5df3fe294410;  alias, 1 drivers
v0x5df3fe104550_0 .net "in_b", 0 0, L_0x5df3fe294410;  alias, 1 drivers
v0x5df3fe1046a0_0 .net "out", 0 0, L_0x5df3fe2944c0;  alias, 1 drivers
S_0x5df3fe104920 .scope module, "not_gate3" "Not" 8 18, 7 3 0, S_0x5df3fe0ff790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1050c0_0 .net "in_a", 0 0, L_0x5df3fe294730;  alias, 1 drivers
v0x5df3fe105160_0 .net "out", 0 0, L_0x5df3fe2947e0;  alias, 1 drivers
S_0x5df3fe104b40 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe104920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2947e0 .functor NAND 1, L_0x5df3fe294730, L_0x5df3fe294730, C4<1>, C4<1>;
v0x5df3fe104db0_0 .net "in_a", 0 0, L_0x5df3fe294730;  alias, 1 drivers
v0x5df3fe104e70_0 .net "in_b", 0 0, L_0x5df3fe294730;  alias, 1 drivers
v0x5df3fe104fc0_0 .net "out", 0 0, L_0x5df3fe2947e0;  alias, 1 drivers
S_0x5df3fe106100 .scope module, "mux_gate5" "Mux" 3 12, 4 3 0, S_0x5df3fe04dbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5df3fe10f460_0 .net "in_a", 0 0, L_0x5df3fe295810;  1 drivers
v0x5df3fe10f500_0 .net "in_b", 0 0, L_0x5df3fe2958b0;  1 drivers
v0x5df3fe10f610_0 .net "out", 0 0, L_0x5df3fe295650;  1 drivers
v0x5df3fe10f6b0_0 .net "sel", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe10f750_0 .net "sel_out", 0 0, L_0x5df3fe294b40;  1 drivers
v0x5df3fe10f8d0_0 .net "temp_a_out", 0 0, L_0x5df3fe294ca0;  1 drivers
v0x5df3fe10fa80_0 .net "temp_b_out", 0 0, L_0x5df3fe294e00;  1 drivers
S_0x5df3fe106300 .scope module, "and_gate" "And" 4 9, 5 3 0, S_0x5df3fe106100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe107360_0 .net "in_a", 0 0, L_0x5df3fe295810;  alias, 1 drivers
v0x5df3fe107430_0 .net "in_b", 0 0, L_0x5df3fe294b40;  alias, 1 drivers
v0x5df3fe107500_0 .net "out", 0 0, L_0x5df3fe294ca0;  alias, 1 drivers
v0x5df3fe107620_0 .net "temp_out", 0 0, L_0x5df3fe294bf0;  1 drivers
S_0x5df3fe106570 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe106300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe294bf0 .functor NAND 1, L_0x5df3fe295810, L_0x5df3fe294b40, C4<1>, C4<1>;
v0x5df3fe1067e0_0 .net "in_a", 0 0, L_0x5df3fe295810;  alias, 1 drivers
v0x5df3fe1068c0_0 .net "in_b", 0 0, L_0x5df3fe294b40;  alias, 1 drivers
v0x5df3fe106980_0 .net "out", 0 0, L_0x5df3fe294bf0;  alias, 1 drivers
S_0x5df3fe106aa0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe106300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1071e0_0 .net "in_a", 0 0, L_0x5df3fe294bf0;  alias, 1 drivers
v0x5df3fe107280_0 .net "out", 0 0, L_0x5df3fe294ca0;  alias, 1 drivers
S_0x5df3fe106cc0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe106aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe294ca0 .functor NAND 1, L_0x5df3fe294bf0, L_0x5df3fe294bf0, C4<1>, C4<1>;
v0x5df3fe106f30_0 .net "in_a", 0 0, L_0x5df3fe294bf0;  alias, 1 drivers
v0x5df3fe106ff0_0 .net "in_b", 0 0, L_0x5df3fe294bf0;  alias, 1 drivers
v0x5df3fe1070e0_0 .net "out", 0 0, L_0x5df3fe294ca0;  alias, 1 drivers
S_0x5df3fe1076e0 .scope module, "and_gate3" "And" 4 10, 5 3 0, S_0x5df3fe106100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1086f0_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe108790_0 .net "in_b", 0 0, L_0x5df3fe2958b0;  alias, 1 drivers
v0x5df3fe108880_0 .net "out", 0 0, L_0x5df3fe294e00;  alias, 1 drivers
v0x5df3fe1089a0_0 .net "temp_out", 0 0, L_0x5df3fe294d50;  1 drivers
S_0x5df3fe1078c0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1076e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe294d50 .functor NAND 1, L_0x5df3fe29f230, L_0x5df3fe2958b0, C4<1>, C4<1>;
v0x5df3fe107b30_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe107bf0_0 .net "in_b", 0 0, L_0x5df3fe2958b0;  alias, 1 drivers
v0x5df3fe107cb0_0 .net "out", 0 0, L_0x5df3fe294d50;  alias, 1 drivers
S_0x5df3fe107dd0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1076e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe108540_0 .net "in_a", 0 0, L_0x5df3fe294d50;  alias, 1 drivers
v0x5df3fe1085e0_0 .net "out", 0 0, L_0x5df3fe294e00;  alias, 1 drivers
S_0x5df3fe107ff0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe107dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe294e00 .functor NAND 1, L_0x5df3fe294d50, L_0x5df3fe294d50, C4<1>, C4<1>;
v0x5df3fe108260_0 .net "in_a", 0 0, L_0x5df3fe294d50;  alias, 1 drivers
v0x5df3fe108350_0 .net "in_b", 0 0, L_0x5df3fe294d50;  alias, 1 drivers
v0x5df3fe108440_0 .net "out", 0 0, L_0x5df3fe294e00;  alias, 1 drivers
S_0x5df3fe108a60 .scope module, "not_gate2" "Not" 4 8, 7 3 0, S_0x5df3fe106100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe109160_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe109200_0 .net "out", 0 0, L_0x5df3fe294b40;  alias, 1 drivers
S_0x5df3fe108c30 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe108a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe294b40 .functor NAND 1, L_0x5df3fe29f230, L_0x5df3fe29f230, C4<1>, C4<1>;
v0x5df3fe108e80_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe108f40_0 .net "in_b", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe109000_0 .net "out", 0 0, L_0x5df3fe294b40;  alias, 1 drivers
S_0x5df3fe109300 .scope module, "or_gate" "Or" 4 11, 8 3 0, S_0x5df3fe106100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe10edb0_0 .net "branch1_out", 0 0, L_0x5df3fe295010;  1 drivers
v0x5df3fe10eee0_0 .net "branch2_out", 0 0, L_0x5df3fe295330;  1 drivers
v0x5df3fe10f030_0 .net "in_a", 0 0, L_0x5df3fe294ca0;  alias, 1 drivers
v0x5df3fe10f100_0 .net "in_b", 0 0, L_0x5df3fe294e00;  alias, 1 drivers
v0x5df3fe10f1a0_0 .net "out", 0 0, L_0x5df3fe295650;  alias, 1 drivers
v0x5df3fe10f240_0 .net "temp1_out", 0 0, L_0x5df3fe294f60;  1 drivers
v0x5df3fe10f2e0_0 .net "temp2_out", 0 0, L_0x5df3fe295280;  1 drivers
v0x5df3fe10f380_0 .net "temp3_out", 0 0, L_0x5df3fe2955a0;  1 drivers
S_0x5df3fe109530 .scope module, "and_gate" "And" 8 9, 5 3 0, S_0x5df3fe109300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe10a5f0_0 .net "in_a", 0 0, L_0x5df3fe294ca0;  alias, 1 drivers
v0x5df3fe10a690_0 .net "in_b", 0 0, L_0x5df3fe294ca0;  alias, 1 drivers
v0x5df3fe10a750_0 .net "out", 0 0, L_0x5df3fe294f60;  alias, 1 drivers
v0x5df3fe10a870_0 .net "temp_out", 0 0, L_0x5df3fe294eb0;  1 drivers
S_0x5df3fe1097a0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe109530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe294eb0 .functor NAND 1, L_0x5df3fe294ca0, L_0x5df3fe294ca0, C4<1>, C4<1>;
v0x5df3fe109a10_0 .net "in_a", 0 0, L_0x5df3fe294ca0;  alias, 1 drivers
v0x5df3fe109ad0_0 .net "in_b", 0 0, L_0x5df3fe294ca0;  alias, 1 drivers
v0x5df3fe109c20_0 .net "out", 0 0, L_0x5df3fe294eb0;  alias, 1 drivers
S_0x5df3fe109d20 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe109530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe10a440_0 .net "in_a", 0 0, L_0x5df3fe294eb0;  alias, 1 drivers
v0x5df3fe10a4e0_0 .net "out", 0 0, L_0x5df3fe294f60;  alias, 1 drivers
S_0x5df3fe109ef0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe109d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe294f60 .functor NAND 1, L_0x5df3fe294eb0, L_0x5df3fe294eb0, C4<1>, C4<1>;
v0x5df3fe10a160_0 .net "in_a", 0 0, L_0x5df3fe294eb0;  alias, 1 drivers
v0x5df3fe10a250_0 .net "in_b", 0 0, L_0x5df3fe294eb0;  alias, 1 drivers
v0x5df3fe10a340_0 .net "out", 0 0, L_0x5df3fe294f60;  alias, 1 drivers
S_0x5df3fe10a9e0 .scope module, "and_gate2" "And" 8 13, 5 3 0, S_0x5df3fe109300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe10ba10_0 .net "in_a", 0 0, L_0x5df3fe294e00;  alias, 1 drivers
v0x5df3fe10bab0_0 .net "in_b", 0 0, L_0x5df3fe294e00;  alias, 1 drivers
v0x5df3fe10bb70_0 .net "out", 0 0, L_0x5df3fe295280;  alias, 1 drivers
v0x5df3fe10bc90_0 .net "temp_out", 0 0, L_0x5df3fe2951d0;  1 drivers
S_0x5df3fe10abc0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe10a9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2951d0 .functor NAND 1, L_0x5df3fe294e00, L_0x5df3fe294e00, C4<1>, C4<1>;
v0x5df3fe10ae30_0 .net "in_a", 0 0, L_0x5df3fe294e00;  alias, 1 drivers
v0x5df3fe10aef0_0 .net "in_b", 0 0, L_0x5df3fe294e00;  alias, 1 drivers
v0x5df3fe10b040_0 .net "out", 0 0, L_0x5df3fe2951d0;  alias, 1 drivers
S_0x5df3fe10b140 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe10a9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe10b860_0 .net "in_a", 0 0, L_0x5df3fe2951d0;  alias, 1 drivers
v0x5df3fe10b900_0 .net "out", 0 0, L_0x5df3fe295280;  alias, 1 drivers
S_0x5df3fe10b310 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe10b140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe295280 .functor NAND 1, L_0x5df3fe2951d0, L_0x5df3fe2951d0, C4<1>, C4<1>;
v0x5df3fe10b580_0 .net "in_a", 0 0, L_0x5df3fe2951d0;  alias, 1 drivers
v0x5df3fe10b670_0 .net "in_b", 0 0, L_0x5df3fe2951d0;  alias, 1 drivers
v0x5df3fe10b760_0 .net "out", 0 0, L_0x5df3fe295280;  alias, 1 drivers
S_0x5df3fe10be00 .scope module, "and_gate3" "And" 8 17, 5 3 0, S_0x5df3fe109300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe10ce40_0 .net "in_a", 0 0, L_0x5df3fe295010;  alias, 1 drivers
v0x5df3fe10cf10_0 .net "in_b", 0 0, L_0x5df3fe295330;  alias, 1 drivers
v0x5df3fe10cfe0_0 .net "out", 0 0, L_0x5df3fe2955a0;  alias, 1 drivers
v0x5df3fe10d100_0 .net "temp_out", 0 0, L_0x5df3fe2954f0;  1 drivers
S_0x5df3fe10bfe0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe10be00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2954f0 .functor NAND 1, L_0x5df3fe295010, L_0x5df3fe295330, C4<1>, C4<1>;
v0x5df3fe10c230_0 .net "in_a", 0 0, L_0x5df3fe295010;  alias, 1 drivers
v0x5df3fe10c310_0 .net "in_b", 0 0, L_0x5df3fe295330;  alias, 1 drivers
v0x5df3fe10c3d0_0 .net "out", 0 0, L_0x5df3fe2954f0;  alias, 1 drivers
S_0x5df3fe10c520 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe10be00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe10cc90_0 .net "in_a", 0 0, L_0x5df3fe2954f0;  alias, 1 drivers
v0x5df3fe10cd30_0 .net "out", 0 0, L_0x5df3fe2955a0;  alias, 1 drivers
S_0x5df3fe10c740 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe10c520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2955a0 .functor NAND 1, L_0x5df3fe2954f0, L_0x5df3fe2954f0, C4<1>, C4<1>;
v0x5df3fe10c9b0_0 .net "in_a", 0 0, L_0x5df3fe2954f0;  alias, 1 drivers
v0x5df3fe10caa0_0 .net "in_b", 0 0, L_0x5df3fe2954f0;  alias, 1 drivers
v0x5df3fe10cb90_0 .net "out", 0 0, L_0x5df3fe2955a0;  alias, 1 drivers
S_0x5df3fe10d250 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x5df3fe109300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe10d980_0 .net "in_a", 0 0, L_0x5df3fe294f60;  alias, 1 drivers
v0x5df3fe10da20_0 .net "out", 0 0, L_0x5df3fe295010;  alias, 1 drivers
S_0x5df3fe10d420 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe10d250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe295010 .functor NAND 1, L_0x5df3fe294f60, L_0x5df3fe294f60, C4<1>, C4<1>;
v0x5df3fe10d690_0 .net "in_a", 0 0, L_0x5df3fe294f60;  alias, 1 drivers
v0x5df3fe10d750_0 .net "in_b", 0 0, L_0x5df3fe294f60;  alias, 1 drivers
v0x5df3fe10d8a0_0 .net "out", 0 0, L_0x5df3fe295010;  alias, 1 drivers
S_0x5df3fe10db20 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x5df3fe109300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe10e2f0_0 .net "in_a", 0 0, L_0x5df3fe295280;  alias, 1 drivers
v0x5df3fe10e390_0 .net "out", 0 0, L_0x5df3fe295330;  alias, 1 drivers
S_0x5df3fe10dd90 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe10db20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe295330 .functor NAND 1, L_0x5df3fe295280, L_0x5df3fe295280, C4<1>, C4<1>;
v0x5df3fe10e000_0 .net "in_a", 0 0, L_0x5df3fe295280;  alias, 1 drivers
v0x5df3fe10e0c0_0 .net "in_b", 0 0, L_0x5df3fe295280;  alias, 1 drivers
v0x5df3fe10e210_0 .net "out", 0 0, L_0x5df3fe295330;  alias, 1 drivers
S_0x5df3fe10e490 .scope module, "not_gate3" "Not" 8 18, 7 3 0, S_0x5df3fe109300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe10ec30_0 .net "in_a", 0 0, L_0x5df3fe2955a0;  alias, 1 drivers
v0x5df3fe10ecd0_0 .net "out", 0 0, L_0x5df3fe295650;  alias, 1 drivers
S_0x5df3fe10e6b0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe10e490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe295650 .functor NAND 1, L_0x5df3fe2955a0, L_0x5df3fe2955a0, C4<1>, C4<1>;
v0x5df3fe10e920_0 .net "in_a", 0 0, L_0x5df3fe2955a0;  alias, 1 drivers
v0x5df3fe10e9e0_0 .net "in_b", 0 0, L_0x5df3fe2955a0;  alias, 1 drivers
v0x5df3fe10eb30_0 .net "out", 0 0, L_0x5df3fe295650;  alias, 1 drivers
S_0x5df3fe10fc70 .scope module, "mux_gate6" "Mux" 3 13, 4 3 0, S_0x5df3fe04dbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5df3fe118fd0_0 .net "in_a", 0 0, L_0x5df3fe296690;  1 drivers
v0x5df3fe119070_0 .net "in_b", 0 0, L_0x5df3fe296840;  1 drivers
v0x5df3fe119180_0 .net "out", 0 0, L_0x5df3fe2964d0;  1 drivers
v0x5df3fe119220_0 .net "sel", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe1192c0_0 .net "sel_out", 0 0, L_0x5df3fe2959c0;  1 drivers
v0x5df3fe119440_0 .net "temp_a_out", 0 0, L_0x5df3fe295b20;  1 drivers
v0x5df3fe1195f0_0 .net "temp_b_out", 0 0, L_0x5df3fe295c80;  1 drivers
S_0x5df3fe10fe70 .scope module, "and_gate" "And" 4 9, 5 3 0, S_0x5df3fe10fc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe110ed0_0 .net "in_a", 0 0, L_0x5df3fe296690;  alias, 1 drivers
v0x5df3fe110fa0_0 .net "in_b", 0 0, L_0x5df3fe2959c0;  alias, 1 drivers
v0x5df3fe111070_0 .net "out", 0 0, L_0x5df3fe295b20;  alias, 1 drivers
v0x5df3fe111190_0 .net "temp_out", 0 0, L_0x5df3fe295a70;  1 drivers
S_0x5df3fe1100e0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe10fe70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe295a70 .functor NAND 1, L_0x5df3fe296690, L_0x5df3fe2959c0, C4<1>, C4<1>;
v0x5df3fe110350_0 .net "in_a", 0 0, L_0x5df3fe296690;  alias, 1 drivers
v0x5df3fe110430_0 .net "in_b", 0 0, L_0x5df3fe2959c0;  alias, 1 drivers
v0x5df3fe1104f0_0 .net "out", 0 0, L_0x5df3fe295a70;  alias, 1 drivers
S_0x5df3fe110610 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe10fe70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe110d50_0 .net "in_a", 0 0, L_0x5df3fe295a70;  alias, 1 drivers
v0x5df3fe110df0_0 .net "out", 0 0, L_0x5df3fe295b20;  alias, 1 drivers
S_0x5df3fe110830 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe110610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe295b20 .functor NAND 1, L_0x5df3fe295a70, L_0x5df3fe295a70, C4<1>, C4<1>;
v0x5df3fe110aa0_0 .net "in_a", 0 0, L_0x5df3fe295a70;  alias, 1 drivers
v0x5df3fe110b60_0 .net "in_b", 0 0, L_0x5df3fe295a70;  alias, 1 drivers
v0x5df3fe110c50_0 .net "out", 0 0, L_0x5df3fe295b20;  alias, 1 drivers
S_0x5df3fe111250 .scope module, "and_gate3" "And" 4 10, 5 3 0, S_0x5df3fe10fc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe112260_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe112300_0 .net "in_b", 0 0, L_0x5df3fe296840;  alias, 1 drivers
v0x5df3fe1123f0_0 .net "out", 0 0, L_0x5df3fe295c80;  alias, 1 drivers
v0x5df3fe112510_0 .net "temp_out", 0 0, L_0x5df3fe295bd0;  1 drivers
S_0x5df3fe111430 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe111250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe295bd0 .functor NAND 1, L_0x5df3fe29f230, L_0x5df3fe296840, C4<1>, C4<1>;
v0x5df3fe1116a0_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe111760_0 .net "in_b", 0 0, L_0x5df3fe296840;  alias, 1 drivers
v0x5df3fe111820_0 .net "out", 0 0, L_0x5df3fe295bd0;  alias, 1 drivers
S_0x5df3fe111940 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe111250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1120b0_0 .net "in_a", 0 0, L_0x5df3fe295bd0;  alias, 1 drivers
v0x5df3fe112150_0 .net "out", 0 0, L_0x5df3fe295c80;  alias, 1 drivers
S_0x5df3fe111b60 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe111940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe295c80 .functor NAND 1, L_0x5df3fe295bd0, L_0x5df3fe295bd0, C4<1>, C4<1>;
v0x5df3fe111dd0_0 .net "in_a", 0 0, L_0x5df3fe295bd0;  alias, 1 drivers
v0x5df3fe111ec0_0 .net "in_b", 0 0, L_0x5df3fe295bd0;  alias, 1 drivers
v0x5df3fe111fb0_0 .net "out", 0 0, L_0x5df3fe295c80;  alias, 1 drivers
S_0x5df3fe1125d0 .scope module, "not_gate2" "Not" 4 8, 7 3 0, S_0x5df3fe10fc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe112cd0_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe112d70_0 .net "out", 0 0, L_0x5df3fe2959c0;  alias, 1 drivers
S_0x5df3fe1127a0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1125d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2959c0 .functor NAND 1, L_0x5df3fe29f230, L_0x5df3fe29f230, C4<1>, C4<1>;
v0x5df3fe1129f0_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe112ab0_0 .net "in_b", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe112b70_0 .net "out", 0 0, L_0x5df3fe2959c0;  alias, 1 drivers
S_0x5df3fe112e70 .scope module, "or_gate" "Or" 4 11, 8 3 0, S_0x5df3fe10fc70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe118920_0 .net "branch1_out", 0 0, L_0x5df3fe295e90;  1 drivers
v0x5df3fe118a50_0 .net "branch2_out", 0 0, L_0x5df3fe2961b0;  1 drivers
v0x5df3fe118ba0_0 .net "in_a", 0 0, L_0x5df3fe295b20;  alias, 1 drivers
v0x5df3fe118c70_0 .net "in_b", 0 0, L_0x5df3fe295c80;  alias, 1 drivers
v0x5df3fe118d10_0 .net "out", 0 0, L_0x5df3fe2964d0;  alias, 1 drivers
v0x5df3fe118db0_0 .net "temp1_out", 0 0, L_0x5df3fe295de0;  1 drivers
v0x5df3fe118e50_0 .net "temp2_out", 0 0, L_0x5df3fe296100;  1 drivers
v0x5df3fe118ef0_0 .net "temp3_out", 0 0, L_0x5df3fe296420;  1 drivers
S_0x5df3fe1130a0 .scope module, "and_gate" "And" 8 9, 5 3 0, S_0x5df3fe112e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe114160_0 .net "in_a", 0 0, L_0x5df3fe295b20;  alias, 1 drivers
v0x5df3fe114200_0 .net "in_b", 0 0, L_0x5df3fe295b20;  alias, 1 drivers
v0x5df3fe1142c0_0 .net "out", 0 0, L_0x5df3fe295de0;  alias, 1 drivers
v0x5df3fe1143e0_0 .net "temp_out", 0 0, L_0x5df3fe295d30;  1 drivers
S_0x5df3fe113310 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1130a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe295d30 .functor NAND 1, L_0x5df3fe295b20, L_0x5df3fe295b20, C4<1>, C4<1>;
v0x5df3fe113580_0 .net "in_a", 0 0, L_0x5df3fe295b20;  alias, 1 drivers
v0x5df3fe113640_0 .net "in_b", 0 0, L_0x5df3fe295b20;  alias, 1 drivers
v0x5df3fe113790_0 .net "out", 0 0, L_0x5df3fe295d30;  alias, 1 drivers
S_0x5df3fe113890 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1130a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe113fb0_0 .net "in_a", 0 0, L_0x5df3fe295d30;  alias, 1 drivers
v0x5df3fe114050_0 .net "out", 0 0, L_0x5df3fe295de0;  alias, 1 drivers
S_0x5df3fe113a60 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe113890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe295de0 .functor NAND 1, L_0x5df3fe295d30, L_0x5df3fe295d30, C4<1>, C4<1>;
v0x5df3fe113cd0_0 .net "in_a", 0 0, L_0x5df3fe295d30;  alias, 1 drivers
v0x5df3fe113dc0_0 .net "in_b", 0 0, L_0x5df3fe295d30;  alias, 1 drivers
v0x5df3fe113eb0_0 .net "out", 0 0, L_0x5df3fe295de0;  alias, 1 drivers
S_0x5df3fe114550 .scope module, "and_gate2" "And" 8 13, 5 3 0, S_0x5df3fe112e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe115580_0 .net "in_a", 0 0, L_0x5df3fe295c80;  alias, 1 drivers
v0x5df3fe115620_0 .net "in_b", 0 0, L_0x5df3fe295c80;  alias, 1 drivers
v0x5df3fe1156e0_0 .net "out", 0 0, L_0x5df3fe296100;  alias, 1 drivers
v0x5df3fe115800_0 .net "temp_out", 0 0, L_0x5df3fe296050;  1 drivers
S_0x5df3fe114730 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe114550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe296050 .functor NAND 1, L_0x5df3fe295c80, L_0x5df3fe295c80, C4<1>, C4<1>;
v0x5df3fe1149a0_0 .net "in_a", 0 0, L_0x5df3fe295c80;  alias, 1 drivers
v0x5df3fe114a60_0 .net "in_b", 0 0, L_0x5df3fe295c80;  alias, 1 drivers
v0x5df3fe114bb0_0 .net "out", 0 0, L_0x5df3fe296050;  alias, 1 drivers
S_0x5df3fe114cb0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe114550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1153d0_0 .net "in_a", 0 0, L_0x5df3fe296050;  alias, 1 drivers
v0x5df3fe115470_0 .net "out", 0 0, L_0x5df3fe296100;  alias, 1 drivers
S_0x5df3fe114e80 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe114cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe296100 .functor NAND 1, L_0x5df3fe296050, L_0x5df3fe296050, C4<1>, C4<1>;
v0x5df3fe1150f0_0 .net "in_a", 0 0, L_0x5df3fe296050;  alias, 1 drivers
v0x5df3fe1151e0_0 .net "in_b", 0 0, L_0x5df3fe296050;  alias, 1 drivers
v0x5df3fe1152d0_0 .net "out", 0 0, L_0x5df3fe296100;  alias, 1 drivers
S_0x5df3fe115970 .scope module, "and_gate3" "And" 8 17, 5 3 0, S_0x5df3fe112e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1169b0_0 .net "in_a", 0 0, L_0x5df3fe295e90;  alias, 1 drivers
v0x5df3fe116a80_0 .net "in_b", 0 0, L_0x5df3fe2961b0;  alias, 1 drivers
v0x5df3fe116b50_0 .net "out", 0 0, L_0x5df3fe296420;  alias, 1 drivers
v0x5df3fe116c70_0 .net "temp_out", 0 0, L_0x5df3fe296370;  1 drivers
S_0x5df3fe115b50 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe115970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe296370 .functor NAND 1, L_0x5df3fe295e90, L_0x5df3fe2961b0, C4<1>, C4<1>;
v0x5df3fe115da0_0 .net "in_a", 0 0, L_0x5df3fe295e90;  alias, 1 drivers
v0x5df3fe115e80_0 .net "in_b", 0 0, L_0x5df3fe2961b0;  alias, 1 drivers
v0x5df3fe115f40_0 .net "out", 0 0, L_0x5df3fe296370;  alias, 1 drivers
S_0x5df3fe116090 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe115970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe116800_0 .net "in_a", 0 0, L_0x5df3fe296370;  alias, 1 drivers
v0x5df3fe1168a0_0 .net "out", 0 0, L_0x5df3fe296420;  alias, 1 drivers
S_0x5df3fe1162b0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe116090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe296420 .functor NAND 1, L_0x5df3fe296370, L_0x5df3fe296370, C4<1>, C4<1>;
v0x5df3fe116520_0 .net "in_a", 0 0, L_0x5df3fe296370;  alias, 1 drivers
v0x5df3fe116610_0 .net "in_b", 0 0, L_0x5df3fe296370;  alias, 1 drivers
v0x5df3fe116700_0 .net "out", 0 0, L_0x5df3fe296420;  alias, 1 drivers
S_0x5df3fe116dc0 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x5df3fe112e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1174f0_0 .net "in_a", 0 0, L_0x5df3fe295de0;  alias, 1 drivers
v0x5df3fe117590_0 .net "out", 0 0, L_0x5df3fe295e90;  alias, 1 drivers
S_0x5df3fe116f90 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe116dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe295e90 .functor NAND 1, L_0x5df3fe295de0, L_0x5df3fe295de0, C4<1>, C4<1>;
v0x5df3fe117200_0 .net "in_a", 0 0, L_0x5df3fe295de0;  alias, 1 drivers
v0x5df3fe1172c0_0 .net "in_b", 0 0, L_0x5df3fe295de0;  alias, 1 drivers
v0x5df3fe117410_0 .net "out", 0 0, L_0x5df3fe295e90;  alias, 1 drivers
S_0x5df3fe117690 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x5df3fe112e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe117e60_0 .net "in_a", 0 0, L_0x5df3fe296100;  alias, 1 drivers
v0x5df3fe117f00_0 .net "out", 0 0, L_0x5df3fe2961b0;  alias, 1 drivers
S_0x5df3fe117900 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe117690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2961b0 .functor NAND 1, L_0x5df3fe296100, L_0x5df3fe296100, C4<1>, C4<1>;
v0x5df3fe117b70_0 .net "in_a", 0 0, L_0x5df3fe296100;  alias, 1 drivers
v0x5df3fe117c30_0 .net "in_b", 0 0, L_0x5df3fe296100;  alias, 1 drivers
v0x5df3fe117d80_0 .net "out", 0 0, L_0x5df3fe2961b0;  alias, 1 drivers
S_0x5df3fe118000 .scope module, "not_gate3" "Not" 8 18, 7 3 0, S_0x5df3fe112e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1187a0_0 .net "in_a", 0 0, L_0x5df3fe296420;  alias, 1 drivers
v0x5df3fe118840_0 .net "out", 0 0, L_0x5df3fe2964d0;  alias, 1 drivers
S_0x5df3fe118220 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe118000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2964d0 .functor NAND 1, L_0x5df3fe296420, L_0x5df3fe296420, C4<1>, C4<1>;
v0x5df3fe118490_0 .net "in_a", 0 0, L_0x5df3fe296420;  alias, 1 drivers
v0x5df3fe118550_0 .net "in_b", 0 0, L_0x5df3fe296420;  alias, 1 drivers
v0x5df3fe1186a0_0 .net "out", 0 0, L_0x5df3fe2964d0;  alias, 1 drivers
S_0x5df3fe1197e0 .scope module, "mux_gate7" "Mux" 3 14, 4 3 0, S_0x5df3fe04dbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5df3fe122b40_0 .net "in_a", 0 0, L_0x5df3fe2976d0;  1 drivers
v0x5df3fe122be0_0 .net "in_b", 0 0, L_0x5df3fe297770;  1 drivers
v0x5df3fe122cf0_0 .net "out", 0 0, L_0x5df3fe297510;  1 drivers
v0x5df3fe122d90_0 .net "sel", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe122e30_0 .net "sel_out", 0 0, L_0x5df3fe295950;  1 drivers
v0x5df3fe122fb0_0 .net "temp_a_out", 0 0, L_0x5df3fe296b60;  1 drivers
v0x5df3fe123160_0 .net "temp_b_out", 0 0, L_0x5df3fe296cc0;  1 drivers
S_0x5df3fe1199e0 .scope module, "and_gate" "And" 4 9, 5 3 0, S_0x5df3fe1197e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe11aa40_0 .net "in_a", 0 0, L_0x5df3fe2976d0;  alias, 1 drivers
v0x5df3fe11ab10_0 .net "in_b", 0 0, L_0x5df3fe295950;  alias, 1 drivers
v0x5df3fe11abe0_0 .net "out", 0 0, L_0x5df3fe296b60;  alias, 1 drivers
v0x5df3fe11ad00_0 .net "temp_out", 0 0, L_0x5df3fe296ab0;  1 drivers
S_0x5df3fe119c50 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1199e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe296ab0 .functor NAND 1, L_0x5df3fe2976d0, L_0x5df3fe295950, C4<1>, C4<1>;
v0x5df3fe119ec0_0 .net "in_a", 0 0, L_0x5df3fe2976d0;  alias, 1 drivers
v0x5df3fe119fa0_0 .net "in_b", 0 0, L_0x5df3fe295950;  alias, 1 drivers
v0x5df3fe11a060_0 .net "out", 0 0, L_0x5df3fe296ab0;  alias, 1 drivers
S_0x5df3fe11a180 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1199e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe11a8c0_0 .net "in_a", 0 0, L_0x5df3fe296ab0;  alias, 1 drivers
v0x5df3fe11a960_0 .net "out", 0 0, L_0x5df3fe296b60;  alias, 1 drivers
S_0x5df3fe11a3a0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe11a180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe296b60 .functor NAND 1, L_0x5df3fe296ab0, L_0x5df3fe296ab0, C4<1>, C4<1>;
v0x5df3fe11a610_0 .net "in_a", 0 0, L_0x5df3fe296ab0;  alias, 1 drivers
v0x5df3fe11a6d0_0 .net "in_b", 0 0, L_0x5df3fe296ab0;  alias, 1 drivers
v0x5df3fe11a7c0_0 .net "out", 0 0, L_0x5df3fe296b60;  alias, 1 drivers
S_0x5df3fe11adc0 .scope module, "and_gate3" "And" 4 10, 5 3 0, S_0x5df3fe1197e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe11bdd0_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe11be70_0 .net "in_b", 0 0, L_0x5df3fe297770;  alias, 1 drivers
v0x5df3fe11bf60_0 .net "out", 0 0, L_0x5df3fe296cc0;  alias, 1 drivers
v0x5df3fe11c080_0 .net "temp_out", 0 0, L_0x5df3fe296c10;  1 drivers
S_0x5df3fe11afa0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe11adc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe296c10 .functor NAND 1, L_0x5df3fe29f230, L_0x5df3fe297770, C4<1>, C4<1>;
v0x5df3fe11b210_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe11b2d0_0 .net "in_b", 0 0, L_0x5df3fe297770;  alias, 1 drivers
v0x5df3fe11b390_0 .net "out", 0 0, L_0x5df3fe296c10;  alias, 1 drivers
S_0x5df3fe11b4b0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe11adc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe11bc20_0 .net "in_a", 0 0, L_0x5df3fe296c10;  alias, 1 drivers
v0x5df3fe11bcc0_0 .net "out", 0 0, L_0x5df3fe296cc0;  alias, 1 drivers
S_0x5df3fe11b6d0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe11b4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe296cc0 .functor NAND 1, L_0x5df3fe296c10, L_0x5df3fe296c10, C4<1>, C4<1>;
v0x5df3fe11b940_0 .net "in_a", 0 0, L_0x5df3fe296c10;  alias, 1 drivers
v0x5df3fe11ba30_0 .net "in_b", 0 0, L_0x5df3fe296c10;  alias, 1 drivers
v0x5df3fe11bb20_0 .net "out", 0 0, L_0x5df3fe296cc0;  alias, 1 drivers
S_0x5df3fe11c140 .scope module, "not_gate2" "Not" 4 8, 7 3 0, S_0x5df3fe1197e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe11c840_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe11c8e0_0 .net "out", 0 0, L_0x5df3fe295950;  alias, 1 drivers
S_0x5df3fe11c310 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe11c140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe295950 .functor NAND 1, L_0x5df3fe29f230, L_0x5df3fe29f230, C4<1>, C4<1>;
v0x5df3fe11c560_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe11c620_0 .net "in_b", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe11c6e0_0 .net "out", 0 0, L_0x5df3fe295950;  alias, 1 drivers
S_0x5df3fe11c9e0 .scope module, "or_gate" "Or" 4 11, 8 3 0, S_0x5df3fe1197e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe122490_0 .net "branch1_out", 0 0, L_0x5df3fe296ed0;  1 drivers
v0x5df3fe1225c0_0 .net "branch2_out", 0 0, L_0x5df3fe2971f0;  1 drivers
v0x5df3fe122710_0 .net "in_a", 0 0, L_0x5df3fe296b60;  alias, 1 drivers
v0x5df3fe1227e0_0 .net "in_b", 0 0, L_0x5df3fe296cc0;  alias, 1 drivers
v0x5df3fe122880_0 .net "out", 0 0, L_0x5df3fe297510;  alias, 1 drivers
v0x5df3fe122920_0 .net "temp1_out", 0 0, L_0x5df3fe296e20;  1 drivers
v0x5df3fe1229c0_0 .net "temp2_out", 0 0, L_0x5df3fe297140;  1 drivers
v0x5df3fe122a60_0 .net "temp3_out", 0 0, L_0x5df3fe297460;  1 drivers
S_0x5df3fe11cc10 .scope module, "and_gate" "And" 8 9, 5 3 0, S_0x5df3fe11c9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe11dcd0_0 .net "in_a", 0 0, L_0x5df3fe296b60;  alias, 1 drivers
v0x5df3fe11dd70_0 .net "in_b", 0 0, L_0x5df3fe296b60;  alias, 1 drivers
v0x5df3fe11de30_0 .net "out", 0 0, L_0x5df3fe296e20;  alias, 1 drivers
v0x5df3fe11df50_0 .net "temp_out", 0 0, L_0x5df3fe296d70;  1 drivers
S_0x5df3fe11ce80 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe11cc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe296d70 .functor NAND 1, L_0x5df3fe296b60, L_0x5df3fe296b60, C4<1>, C4<1>;
v0x5df3fe11d0f0_0 .net "in_a", 0 0, L_0x5df3fe296b60;  alias, 1 drivers
v0x5df3fe11d1b0_0 .net "in_b", 0 0, L_0x5df3fe296b60;  alias, 1 drivers
v0x5df3fe11d300_0 .net "out", 0 0, L_0x5df3fe296d70;  alias, 1 drivers
S_0x5df3fe11d400 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe11cc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe11db20_0 .net "in_a", 0 0, L_0x5df3fe296d70;  alias, 1 drivers
v0x5df3fe11dbc0_0 .net "out", 0 0, L_0x5df3fe296e20;  alias, 1 drivers
S_0x5df3fe11d5d0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe11d400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe296e20 .functor NAND 1, L_0x5df3fe296d70, L_0x5df3fe296d70, C4<1>, C4<1>;
v0x5df3fe11d840_0 .net "in_a", 0 0, L_0x5df3fe296d70;  alias, 1 drivers
v0x5df3fe11d930_0 .net "in_b", 0 0, L_0x5df3fe296d70;  alias, 1 drivers
v0x5df3fe11da20_0 .net "out", 0 0, L_0x5df3fe296e20;  alias, 1 drivers
S_0x5df3fe11e0c0 .scope module, "and_gate2" "And" 8 13, 5 3 0, S_0x5df3fe11c9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe11f0f0_0 .net "in_a", 0 0, L_0x5df3fe296cc0;  alias, 1 drivers
v0x5df3fe11f190_0 .net "in_b", 0 0, L_0x5df3fe296cc0;  alias, 1 drivers
v0x5df3fe11f250_0 .net "out", 0 0, L_0x5df3fe297140;  alias, 1 drivers
v0x5df3fe11f370_0 .net "temp_out", 0 0, L_0x5df3fe297090;  1 drivers
S_0x5df3fe11e2a0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe11e0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe297090 .functor NAND 1, L_0x5df3fe296cc0, L_0x5df3fe296cc0, C4<1>, C4<1>;
v0x5df3fe11e510_0 .net "in_a", 0 0, L_0x5df3fe296cc0;  alias, 1 drivers
v0x5df3fe11e5d0_0 .net "in_b", 0 0, L_0x5df3fe296cc0;  alias, 1 drivers
v0x5df3fe11e720_0 .net "out", 0 0, L_0x5df3fe297090;  alias, 1 drivers
S_0x5df3fe11e820 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe11e0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe11ef40_0 .net "in_a", 0 0, L_0x5df3fe297090;  alias, 1 drivers
v0x5df3fe11efe0_0 .net "out", 0 0, L_0x5df3fe297140;  alias, 1 drivers
S_0x5df3fe11e9f0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe11e820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe297140 .functor NAND 1, L_0x5df3fe297090, L_0x5df3fe297090, C4<1>, C4<1>;
v0x5df3fe11ec60_0 .net "in_a", 0 0, L_0x5df3fe297090;  alias, 1 drivers
v0x5df3fe11ed50_0 .net "in_b", 0 0, L_0x5df3fe297090;  alias, 1 drivers
v0x5df3fe11ee40_0 .net "out", 0 0, L_0x5df3fe297140;  alias, 1 drivers
S_0x5df3fe11f4e0 .scope module, "and_gate3" "And" 8 17, 5 3 0, S_0x5df3fe11c9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe120520_0 .net "in_a", 0 0, L_0x5df3fe296ed0;  alias, 1 drivers
v0x5df3fe1205f0_0 .net "in_b", 0 0, L_0x5df3fe2971f0;  alias, 1 drivers
v0x5df3fe1206c0_0 .net "out", 0 0, L_0x5df3fe297460;  alias, 1 drivers
v0x5df3fe1207e0_0 .net "temp_out", 0 0, L_0x5df3fe2973b0;  1 drivers
S_0x5df3fe11f6c0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe11f4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2973b0 .functor NAND 1, L_0x5df3fe296ed0, L_0x5df3fe2971f0, C4<1>, C4<1>;
v0x5df3fe11f910_0 .net "in_a", 0 0, L_0x5df3fe296ed0;  alias, 1 drivers
v0x5df3fe11f9f0_0 .net "in_b", 0 0, L_0x5df3fe2971f0;  alias, 1 drivers
v0x5df3fe11fab0_0 .net "out", 0 0, L_0x5df3fe2973b0;  alias, 1 drivers
S_0x5df3fe11fc00 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe11f4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe120370_0 .net "in_a", 0 0, L_0x5df3fe2973b0;  alias, 1 drivers
v0x5df3fe120410_0 .net "out", 0 0, L_0x5df3fe297460;  alias, 1 drivers
S_0x5df3fe11fe20 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe11fc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe297460 .functor NAND 1, L_0x5df3fe2973b0, L_0x5df3fe2973b0, C4<1>, C4<1>;
v0x5df3fe120090_0 .net "in_a", 0 0, L_0x5df3fe2973b0;  alias, 1 drivers
v0x5df3fe120180_0 .net "in_b", 0 0, L_0x5df3fe2973b0;  alias, 1 drivers
v0x5df3fe120270_0 .net "out", 0 0, L_0x5df3fe297460;  alias, 1 drivers
S_0x5df3fe120930 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x5df3fe11c9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe121060_0 .net "in_a", 0 0, L_0x5df3fe296e20;  alias, 1 drivers
v0x5df3fe121100_0 .net "out", 0 0, L_0x5df3fe296ed0;  alias, 1 drivers
S_0x5df3fe120b00 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe120930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe296ed0 .functor NAND 1, L_0x5df3fe296e20, L_0x5df3fe296e20, C4<1>, C4<1>;
v0x5df3fe120d70_0 .net "in_a", 0 0, L_0x5df3fe296e20;  alias, 1 drivers
v0x5df3fe120e30_0 .net "in_b", 0 0, L_0x5df3fe296e20;  alias, 1 drivers
v0x5df3fe120f80_0 .net "out", 0 0, L_0x5df3fe296ed0;  alias, 1 drivers
S_0x5df3fe121200 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x5df3fe11c9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1219d0_0 .net "in_a", 0 0, L_0x5df3fe297140;  alias, 1 drivers
v0x5df3fe121a70_0 .net "out", 0 0, L_0x5df3fe2971f0;  alias, 1 drivers
S_0x5df3fe121470 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe121200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2971f0 .functor NAND 1, L_0x5df3fe297140, L_0x5df3fe297140, C4<1>, C4<1>;
v0x5df3fe1216e0_0 .net "in_a", 0 0, L_0x5df3fe297140;  alias, 1 drivers
v0x5df3fe1217a0_0 .net "in_b", 0 0, L_0x5df3fe297140;  alias, 1 drivers
v0x5df3fe1218f0_0 .net "out", 0 0, L_0x5df3fe2971f0;  alias, 1 drivers
S_0x5df3fe121b70 .scope module, "not_gate3" "Not" 8 18, 7 3 0, S_0x5df3fe11c9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe122310_0 .net "in_a", 0 0, L_0x5df3fe297460;  alias, 1 drivers
v0x5df3fe1223b0_0 .net "out", 0 0, L_0x5df3fe297510;  alias, 1 drivers
S_0x5df3fe121d90 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe121b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe297510 .functor NAND 1, L_0x5df3fe297460, L_0x5df3fe297460, C4<1>, C4<1>;
v0x5df3fe122000_0 .net "in_a", 0 0, L_0x5df3fe297460;  alias, 1 drivers
v0x5df3fe1220c0_0 .net "in_b", 0 0, L_0x5df3fe297460;  alias, 1 drivers
v0x5df3fe122210_0 .net "out", 0 0, L_0x5df3fe297510;  alias, 1 drivers
S_0x5df3fe123350 .scope module, "mux_gate8" "Mux" 3 15, 4 3 0, S_0x5df3fe04dbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5df3fe12c6b0_0 .net "in_a", 0 0, L_0x5df3fe298570;  1 drivers
v0x5df3fe12c750_0 .net "in_b", 0 0, L_0x5df3fe298610;  1 drivers
v0x5df3fe12c860_0 .net "out", 0 0, L_0x5df3fe2983b0;  1 drivers
v0x5df3fe12c900_0 .net "sel", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe12c9a0_0 .net "sel_out", 0 0, L_0x5df3fe2978a0;  1 drivers
v0x5df3fe12cb20_0 .net "temp_a_out", 0 0, L_0x5df3fe297a00;  1 drivers
v0x5df3fe12ccd0_0 .net "temp_b_out", 0 0, L_0x5df3fe297b60;  1 drivers
S_0x5df3fe123550 .scope module, "and_gate" "And" 4 9, 5 3 0, S_0x5df3fe123350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1245b0_0 .net "in_a", 0 0, L_0x5df3fe298570;  alias, 1 drivers
v0x5df3fe124680_0 .net "in_b", 0 0, L_0x5df3fe2978a0;  alias, 1 drivers
v0x5df3fe124750_0 .net "out", 0 0, L_0x5df3fe297a00;  alias, 1 drivers
v0x5df3fe124870_0 .net "temp_out", 0 0, L_0x5df3fe297950;  1 drivers
S_0x5df3fe1237c0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe123550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe297950 .functor NAND 1, L_0x5df3fe298570, L_0x5df3fe2978a0, C4<1>, C4<1>;
v0x5df3fe123a30_0 .net "in_a", 0 0, L_0x5df3fe298570;  alias, 1 drivers
v0x5df3fe123b10_0 .net "in_b", 0 0, L_0x5df3fe2978a0;  alias, 1 drivers
v0x5df3fe123bd0_0 .net "out", 0 0, L_0x5df3fe297950;  alias, 1 drivers
S_0x5df3fe123cf0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe123550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe124430_0 .net "in_a", 0 0, L_0x5df3fe297950;  alias, 1 drivers
v0x5df3fe1244d0_0 .net "out", 0 0, L_0x5df3fe297a00;  alias, 1 drivers
S_0x5df3fe123f10 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe123cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe297a00 .functor NAND 1, L_0x5df3fe297950, L_0x5df3fe297950, C4<1>, C4<1>;
v0x5df3fe124180_0 .net "in_a", 0 0, L_0x5df3fe297950;  alias, 1 drivers
v0x5df3fe124240_0 .net "in_b", 0 0, L_0x5df3fe297950;  alias, 1 drivers
v0x5df3fe124330_0 .net "out", 0 0, L_0x5df3fe297a00;  alias, 1 drivers
S_0x5df3fe124930 .scope module, "and_gate3" "And" 4 10, 5 3 0, S_0x5df3fe123350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe125940_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe1259e0_0 .net "in_b", 0 0, L_0x5df3fe298610;  alias, 1 drivers
v0x5df3fe125ad0_0 .net "out", 0 0, L_0x5df3fe297b60;  alias, 1 drivers
v0x5df3fe125bf0_0 .net "temp_out", 0 0, L_0x5df3fe297ab0;  1 drivers
S_0x5df3fe124b10 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe124930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe297ab0 .functor NAND 1, L_0x5df3fe29f230, L_0x5df3fe298610, C4<1>, C4<1>;
v0x5df3fe124d80_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe124e40_0 .net "in_b", 0 0, L_0x5df3fe298610;  alias, 1 drivers
v0x5df3fe124f00_0 .net "out", 0 0, L_0x5df3fe297ab0;  alias, 1 drivers
S_0x5df3fe125020 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe124930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe125790_0 .net "in_a", 0 0, L_0x5df3fe297ab0;  alias, 1 drivers
v0x5df3fe125830_0 .net "out", 0 0, L_0x5df3fe297b60;  alias, 1 drivers
S_0x5df3fe125240 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe125020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe297b60 .functor NAND 1, L_0x5df3fe297ab0, L_0x5df3fe297ab0, C4<1>, C4<1>;
v0x5df3fe1254b0_0 .net "in_a", 0 0, L_0x5df3fe297ab0;  alias, 1 drivers
v0x5df3fe1255a0_0 .net "in_b", 0 0, L_0x5df3fe297ab0;  alias, 1 drivers
v0x5df3fe125690_0 .net "out", 0 0, L_0x5df3fe297b60;  alias, 1 drivers
S_0x5df3fe125cb0 .scope module, "not_gate2" "Not" 4 8, 7 3 0, S_0x5df3fe123350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1263b0_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe126450_0 .net "out", 0 0, L_0x5df3fe2978a0;  alias, 1 drivers
S_0x5df3fe125e80 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe125cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2978a0 .functor NAND 1, L_0x5df3fe29f230, L_0x5df3fe29f230, C4<1>, C4<1>;
v0x5df3fe1260d0_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe126190_0 .net "in_b", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe126250_0 .net "out", 0 0, L_0x5df3fe2978a0;  alias, 1 drivers
S_0x5df3fe126550 .scope module, "or_gate" "Or" 4 11, 8 3 0, S_0x5df3fe123350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe12c000_0 .net "branch1_out", 0 0, L_0x5df3fe297d70;  1 drivers
v0x5df3fe12c130_0 .net "branch2_out", 0 0, L_0x5df3fe298090;  1 drivers
v0x5df3fe12c280_0 .net "in_a", 0 0, L_0x5df3fe297a00;  alias, 1 drivers
v0x5df3fe12c350_0 .net "in_b", 0 0, L_0x5df3fe297b60;  alias, 1 drivers
v0x5df3fe12c3f0_0 .net "out", 0 0, L_0x5df3fe2983b0;  alias, 1 drivers
v0x5df3fe12c490_0 .net "temp1_out", 0 0, L_0x5df3fe297cc0;  1 drivers
v0x5df3fe12c530_0 .net "temp2_out", 0 0, L_0x5df3fe297fe0;  1 drivers
v0x5df3fe12c5d0_0 .net "temp3_out", 0 0, L_0x5df3fe298300;  1 drivers
S_0x5df3fe126780 .scope module, "and_gate" "And" 8 9, 5 3 0, S_0x5df3fe126550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe127840_0 .net "in_a", 0 0, L_0x5df3fe297a00;  alias, 1 drivers
v0x5df3fe1278e0_0 .net "in_b", 0 0, L_0x5df3fe297a00;  alias, 1 drivers
v0x5df3fe1279a0_0 .net "out", 0 0, L_0x5df3fe297cc0;  alias, 1 drivers
v0x5df3fe127ac0_0 .net "temp_out", 0 0, L_0x5df3fe297c10;  1 drivers
S_0x5df3fe1269f0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe126780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe297c10 .functor NAND 1, L_0x5df3fe297a00, L_0x5df3fe297a00, C4<1>, C4<1>;
v0x5df3fe126c60_0 .net "in_a", 0 0, L_0x5df3fe297a00;  alias, 1 drivers
v0x5df3fe126d20_0 .net "in_b", 0 0, L_0x5df3fe297a00;  alias, 1 drivers
v0x5df3fe126e70_0 .net "out", 0 0, L_0x5df3fe297c10;  alias, 1 drivers
S_0x5df3fe126f70 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe126780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe127690_0 .net "in_a", 0 0, L_0x5df3fe297c10;  alias, 1 drivers
v0x5df3fe127730_0 .net "out", 0 0, L_0x5df3fe297cc0;  alias, 1 drivers
S_0x5df3fe127140 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe126f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe297cc0 .functor NAND 1, L_0x5df3fe297c10, L_0x5df3fe297c10, C4<1>, C4<1>;
v0x5df3fe1273b0_0 .net "in_a", 0 0, L_0x5df3fe297c10;  alias, 1 drivers
v0x5df3fe1274a0_0 .net "in_b", 0 0, L_0x5df3fe297c10;  alias, 1 drivers
v0x5df3fe127590_0 .net "out", 0 0, L_0x5df3fe297cc0;  alias, 1 drivers
S_0x5df3fe127c30 .scope module, "and_gate2" "And" 8 13, 5 3 0, S_0x5df3fe126550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe128c60_0 .net "in_a", 0 0, L_0x5df3fe297b60;  alias, 1 drivers
v0x5df3fe128d00_0 .net "in_b", 0 0, L_0x5df3fe297b60;  alias, 1 drivers
v0x5df3fe128dc0_0 .net "out", 0 0, L_0x5df3fe297fe0;  alias, 1 drivers
v0x5df3fe128ee0_0 .net "temp_out", 0 0, L_0x5df3fe297f30;  1 drivers
S_0x5df3fe127e10 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe127c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe297f30 .functor NAND 1, L_0x5df3fe297b60, L_0x5df3fe297b60, C4<1>, C4<1>;
v0x5df3fe128080_0 .net "in_a", 0 0, L_0x5df3fe297b60;  alias, 1 drivers
v0x5df3fe128140_0 .net "in_b", 0 0, L_0x5df3fe297b60;  alias, 1 drivers
v0x5df3fe128290_0 .net "out", 0 0, L_0x5df3fe297f30;  alias, 1 drivers
S_0x5df3fe128390 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe127c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe128ab0_0 .net "in_a", 0 0, L_0x5df3fe297f30;  alias, 1 drivers
v0x5df3fe128b50_0 .net "out", 0 0, L_0x5df3fe297fe0;  alias, 1 drivers
S_0x5df3fe128560 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe128390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe297fe0 .functor NAND 1, L_0x5df3fe297f30, L_0x5df3fe297f30, C4<1>, C4<1>;
v0x5df3fe1287d0_0 .net "in_a", 0 0, L_0x5df3fe297f30;  alias, 1 drivers
v0x5df3fe1288c0_0 .net "in_b", 0 0, L_0x5df3fe297f30;  alias, 1 drivers
v0x5df3fe1289b0_0 .net "out", 0 0, L_0x5df3fe297fe0;  alias, 1 drivers
S_0x5df3fe129050 .scope module, "and_gate3" "And" 8 17, 5 3 0, S_0x5df3fe126550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe12a090_0 .net "in_a", 0 0, L_0x5df3fe297d70;  alias, 1 drivers
v0x5df3fe12a160_0 .net "in_b", 0 0, L_0x5df3fe298090;  alias, 1 drivers
v0x5df3fe12a230_0 .net "out", 0 0, L_0x5df3fe298300;  alias, 1 drivers
v0x5df3fe12a350_0 .net "temp_out", 0 0, L_0x5df3fe298250;  1 drivers
S_0x5df3fe129230 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe129050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe298250 .functor NAND 1, L_0x5df3fe297d70, L_0x5df3fe298090, C4<1>, C4<1>;
v0x5df3fe129480_0 .net "in_a", 0 0, L_0x5df3fe297d70;  alias, 1 drivers
v0x5df3fe129560_0 .net "in_b", 0 0, L_0x5df3fe298090;  alias, 1 drivers
v0x5df3fe129620_0 .net "out", 0 0, L_0x5df3fe298250;  alias, 1 drivers
S_0x5df3fe129770 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe129050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe129ee0_0 .net "in_a", 0 0, L_0x5df3fe298250;  alias, 1 drivers
v0x5df3fe129f80_0 .net "out", 0 0, L_0x5df3fe298300;  alias, 1 drivers
S_0x5df3fe129990 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe129770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe298300 .functor NAND 1, L_0x5df3fe298250, L_0x5df3fe298250, C4<1>, C4<1>;
v0x5df3fe129c00_0 .net "in_a", 0 0, L_0x5df3fe298250;  alias, 1 drivers
v0x5df3fe129cf0_0 .net "in_b", 0 0, L_0x5df3fe298250;  alias, 1 drivers
v0x5df3fe129de0_0 .net "out", 0 0, L_0x5df3fe298300;  alias, 1 drivers
S_0x5df3fe12a4a0 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x5df3fe126550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe12abd0_0 .net "in_a", 0 0, L_0x5df3fe297cc0;  alias, 1 drivers
v0x5df3fe12ac70_0 .net "out", 0 0, L_0x5df3fe297d70;  alias, 1 drivers
S_0x5df3fe12a670 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe12a4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe297d70 .functor NAND 1, L_0x5df3fe297cc0, L_0x5df3fe297cc0, C4<1>, C4<1>;
v0x5df3fe12a8e0_0 .net "in_a", 0 0, L_0x5df3fe297cc0;  alias, 1 drivers
v0x5df3fe12a9a0_0 .net "in_b", 0 0, L_0x5df3fe297cc0;  alias, 1 drivers
v0x5df3fe12aaf0_0 .net "out", 0 0, L_0x5df3fe297d70;  alias, 1 drivers
S_0x5df3fe12ad70 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x5df3fe126550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe12b540_0 .net "in_a", 0 0, L_0x5df3fe297fe0;  alias, 1 drivers
v0x5df3fe12b5e0_0 .net "out", 0 0, L_0x5df3fe298090;  alias, 1 drivers
S_0x5df3fe12afe0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe12ad70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe298090 .functor NAND 1, L_0x5df3fe297fe0, L_0x5df3fe297fe0, C4<1>, C4<1>;
v0x5df3fe12b250_0 .net "in_a", 0 0, L_0x5df3fe297fe0;  alias, 1 drivers
v0x5df3fe12b310_0 .net "in_b", 0 0, L_0x5df3fe297fe0;  alias, 1 drivers
v0x5df3fe12b460_0 .net "out", 0 0, L_0x5df3fe298090;  alias, 1 drivers
S_0x5df3fe12b6e0 .scope module, "not_gate3" "Not" 8 18, 7 3 0, S_0x5df3fe126550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe12be80_0 .net "in_a", 0 0, L_0x5df3fe298300;  alias, 1 drivers
v0x5df3fe12bf20_0 .net "out", 0 0, L_0x5df3fe2983b0;  alias, 1 drivers
S_0x5df3fe12b900 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe12b6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2983b0 .functor NAND 1, L_0x5df3fe298300, L_0x5df3fe298300, C4<1>, C4<1>;
v0x5df3fe12bb70_0 .net "in_a", 0 0, L_0x5df3fe298300;  alias, 1 drivers
v0x5df3fe12bc30_0 .net "in_b", 0 0, L_0x5df3fe298300;  alias, 1 drivers
v0x5df3fe12bd80_0 .net "out", 0 0, L_0x5df3fe2983b0;  alias, 1 drivers
S_0x5df3fe12cec0 .scope module, "mux_gate9" "Mux" 3 16, 4 3 0, S_0x5df3fe04dbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5df3fe136220_0 .net "in_a", 0 0, L_0x5df3fe299420;  1 drivers
v0x5df3fe1362c0_0 .net "in_b", 0 0, L_0x5df3fe2994c0;  1 drivers
v0x5df3fe1363d0_0 .net "out", 0 0, L_0x5df3fe299260;  1 drivers
v0x5df3fe136470_0 .net "sel", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe136510_0 .net "sel_out", 0 0, L_0x5df3fe298750;  1 drivers
v0x5df3fe136690_0 .net "temp_a_out", 0 0, L_0x5df3fe2988b0;  1 drivers
v0x5df3fe136840_0 .net "temp_b_out", 0 0, L_0x5df3fe298a10;  1 drivers
S_0x5df3fe12d0c0 .scope module, "and_gate" "And" 4 9, 5 3 0, S_0x5df3fe12cec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe12e120_0 .net "in_a", 0 0, L_0x5df3fe299420;  alias, 1 drivers
v0x5df3fe12e1f0_0 .net "in_b", 0 0, L_0x5df3fe298750;  alias, 1 drivers
v0x5df3fe12e2c0_0 .net "out", 0 0, L_0x5df3fe2988b0;  alias, 1 drivers
v0x5df3fe12e3e0_0 .net "temp_out", 0 0, L_0x5df3fe298800;  1 drivers
S_0x5df3fe12d330 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe12d0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe298800 .functor NAND 1, L_0x5df3fe299420, L_0x5df3fe298750, C4<1>, C4<1>;
v0x5df3fe12d5a0_0 .net "in_a", 0 0, L_0x5df3fe299420;  alias, 1 drivers
v0x5df3fe12d680_0 .net "in_b", 0 0, L_0x5df3fe298750;  alias, 1 drivers
v0x5df3fe12d740_0 .net "out", 0 0, L_0x5df3fe298800;  alias, 1 drivers
S_0x5df3fe12d860 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe12d0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe12dfa0_0 .net "in_a", 0 0, L_0x5df3fe298800;  alias, 1 drivers
v0x5df3fe12e040_0 .net "out", 0 0, L_0x5df3fe2988b0;  alias, 1 drivers
S_0x5df3fe12da80 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe12d860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2988b0 .functor NAND 1, L_0x5df3fe298800, L_0x5df3fe298800, C4<1>, C4<1>;
v0x5df3fe12dcf0_0 .net "in_a", 0 0, L_0x5df3fe298800;  alias, 1 drivers
v0x5df3fe12ddb0_0 .net "in_b", 0 0, L_0x5df3fe298800;  alias, 1 drivers
v0x5df3fe12dea0_0 .net "out", 0 0, L_0x5df3fe2988b0;  alias, 1 drivers
S_0x5df3fe12e4a0 .scope module, "and_gate3" "And" 4 10, 5 3 0, S_0x5df3fe12cec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe12f4b0_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe12f550_0 .net "in_b", 0 0, L_0x5df3fe2994c0;  alias, 1 drivers
v0x5df3fe12f640_0 .net "out", 0 0, L_0x5df3fe298a10;  alias, 1 drivers
v0x5df3fe12f760_0 .net "temp_out", 0 0, L_0x5df3fe298960;  1 drivers
S_0x5df3fe12e680 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe12e4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe298960 .functor NAND 1, L_0x5df3fe29f230, L_0x5df3fe2994c0, C4<1>, C4<1>;
v0x5df3fe12e8f0_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe12e9b0_0 .net "in_b", 0 0, L_0x5df3fe2994c0;  alias, 1 drivers
v0x5df3fe12ea70_0 .net "out", 0 0, L_0x5df3fe298960;  alias, 1 drivers
S_0x5df3fe12eb90 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe12e4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe12f300_0 .net "in_a", 0 0, L_0x5df3fe298960;  alias, 1 drivers
v0x5df3fe12f3a0_0 .net "out", 0 0, L_0x5df3fe298a10;  alias, 1 drivers
S_0x5df3fe12edb0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe12eb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe298a10 .functor NAND 1, L_0x5df3fe298960, L_0x5df3fe298960, C4<1>, C4<1>;
v0x5df3fe12f020_0 .net "in_a", 0 0, L_0x5df3fe298960;  alias, 1 drivers
v0x5df3fe12f110_0 .net "in_b", 0 0, L_0x5df3fe298960;  alias, 1 drivers
v0x5df3fe12f200_0 .net "out", 0 0, L_0x5df3fe298a10;  alias, 1 drivers
S_0x5df3fe12f820 .scope module, "not_gate2" "Not" 4 8, 7 3 0, S_0x5df3fe12cec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe12ff20_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe12ffc0_0 .net "out", 0 0, L_0x5df3fe298750;  alias, 1 drivers
S_0x5df3fe12f9f0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe12f820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe298750 .functor NAND 1, L_0x5df3fe29f230, L_0x5df3fe29f230, C4<1>, C4<1>;
v0x5df3fe12fc40_0 .net "in_a", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe12fd00_0 .net "in_b", 0 0, L_0x5df3fe29f230;  alias, 1 drivers
v0x5df3fe12fdc0_0 .net "out", 0 0, L_0x5df3fe298750;  alias, 1 drivers
S_0x5df3fe1300c0 .scope module, "or_gate" "Or" 4 11, 8 3 0, S_0x5df3fe12cec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe135b70_0 .net "branch1_out", 0 0, L_0x5df3fe298c20;  1 drivers
v0x5df3fe135ca0_0 .net "branch2_out", 0 0, L_0x5df3fe298f40;  1 drivers
v0x5df3fe135df0_0 .net "in_a", 0 0, L_0x5df3fe2988b0;  alias, 1 drivers
v0x5df3fe135ec0_0 .net "in_b", 0 0, L_0x5df3fe298a10;  alias, 1 drivers
v0x5df3fe135f60_0 .net "out", 0 0, L_0x5df3fe299260;  alias, 1 drivers
v0x5df3fe136000_0 .net "temp1_out", 0 0, L_0x5df3fe298b70;  1 drivers
v0x5df3fe1360a0_0 .net "temp2_out", 0 0, L_0x5df3fe298e90;  1 drivers
v0x5df3fe136140_0 .net "temp3_out", 0 0, L_0x5df3fe2991b0;  1 drivers
S_0x5df3fe1302f0 .scope module, "and_gate" "And" 8 9, 5 3 0, S_0x5df3fe1300c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1313b0_0 .net "in_a", 0 0, L_0x5df3fe2988b0;  alias, 1 drivers
v0x5df3fe131450_0 .net "in_b", 0 0, L_0x5df3fe2988b0;  alias, 1 drivers
v0x5df3fe131510_0 .net "out", 0 0, L_0x5df3fe298b70;  alias, 1 drivers
v0x5df3fe131630_0 .net "temp_out", 0 0, L_0x5df3fe298ac0;  1 drivers
S_0x5df3fe130560 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1302f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe298ac0 .functor NAND 1, L_0x5df3fe2988b0, L_0x5df3fe2988b0, C4<1>, C4<1>;
v0x5df3fe1307d0_0 .net "in_a", 0 0, L_0x5df3fe2988b0;  alias, 1 drivers
v0x5df3fe130890_0 .net "in_b", 0 0, L_0x5df3fe2988b0;  alias, 1 drivers
v0x5df3fe1309e0_0 .net "out", 0 0, L_0x5df3fe298ac0;  alias, 1 drivers
S_0x5df3fe130ae0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1302f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe131200_0 .net "in_a", 0 0, L_0x5df3fe298ac0;  alias, 1 drivers
v0x5df3fe1312a0_0 .net "out", 0 0, L_0x5df3fe298b70;  alias, 1 drivers
S_0x5df3fe130cb0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe130ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe298b70 .functor NAND 1, L_0x5df3fe298ac0, L_0x5df3fe298ac0, C4<1>, C4<1>;
v0x5df3fe130f20_0 .net "in_a", 0 0, L_0x5df3fe298ac0;  alias, 1 drivers
v0x5df3fe131010_0 .net "in_b", 0 0, L_0x5df3fe298ac0;  alias, 1 drivers
v0x5df3fe131100_0 .net "out", 0 0, L_0x5df3fe298b70;  alias, 1 drivers
S_0x5df3fe1317a0 .scope module, "and_gate2" "And" 8 13, 5 3 0, S_0x5df3fe1300c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1327d0_0 .net "in_a", 0 0, L_0x5df3fe298a10;  alias, 1 drivers
v0x5df3fe132870_0 .net "in_b", 0 0, L_0x5df3fe298a10;  alias, 1 drivers
v0x5df3fe132930_0 .net "out", 0 0, L_0x5df3fe298e90;  alias, 1 drivers
v0x5df3fe132a50_0 .net "temp_out", 0 0, L_0x5df3fe298de0;  1 drivers
S_0x5df3fe131980 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1317a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe298de0 .functor NAND 1, L_0x5df3fe298a10, L_0x5df3fe298a10, C4<1>, C4<1>;
v0x5df3fe131bf0_0 .net "in_a", 0 0, L_0x5df3fe298a10;  alias, 1 drivers
v0x5df3fe131cb0_0 .net "in_b", 0 0, L_0x5df3fe298a10;  alias, 1 drivers
v0x5df3fe131e00_0 .net "out", 0 0, L_0x5df3fe298de0;  alias, 1 drivers
S_0x5df3fe131f00 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1317a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe132620_0 .net "in_a", 0 0, L_0x5df3fe298de0;  alias, 1 drivers
v0x5df3fe1326c0_0 .net "out", 0 0, L_0x5df3fe298e90;  alias, 1 drivers
S_0x5df3fe1320d0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe131f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe298e90 .functor NAND 1, L_0x5df3fe298de0, L_0x5df3fe298de0, C4<1>, C4<1>;
v0x5df3fe132340_0 .net "in_a", 0 0, L_0x5df3fe298de0;  alias, 1 drivers
v0x5df3fe132430_0 .net "in_b", 0 0, L_0x5df3fe298de0;  alias, 1 drivers
v0x5df3fe132520_0 .net "out", 0 0, L_0x5df3fe298e90;  alias, 1 drivers
S_0x5df3fe132bc0 .scope module, "and_gate3" "And" 8 17, 5 3 0, S_0x5df3fe1300c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe133c00_0 .net "in_a", 0 0, L_0x5df3fe298c20;  alias, 1 drivers
v0x5df3fe133cd0_0 .net "in_b", 0 0, L_0x5df3fe298f40;  alias, 1 drivers
v0x5df3fe133da0_0 .net "out", 0 0, L_0x5df3fe2991b0;  alias, 1 drivers
v0x5df3fe133ec0_0 .net "temp_out", 0 0, L_0x5df3fe299100;  1 drivers
S_0x5df3fe132da0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe132bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe299100 .functor NAND 1, L_0x5df3fe298c20, L_0x5df3fe298f40, C4<1>, C4<1>;
v0x5df3fe132ff0_0 .net "in_a", 0 0, L_0x5df3fe298c20;  alias, 1 drivers
v0x5df3fe1330d0_0 .net "in_b", 0 0, L_0x5df3fe298f40;  alias, 1 drivers
v0x5df3fe133190_0 .net "out", 0 0, L_0x5df3fe299100;  alias, 1 drivers
S_0x5df3fe1332e0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe132bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe133a50_0 .net "in_a", 0 0, L_0x5df3fe299100;  alias, 1 drivers
v0x5df3fe133af0_0 .net "out", 0 0, L_0x5df3fe2991b0;  alias, 1 drivers
S_0x5df3fe133500 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1332e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2991b0 .functor NAND 1, L_0x5df3fe299100, L_0x5df3fe299100, C4<1>, C4<1>;
v0x5df3fe133770_0 .net "in_a", 0 0, L_0x5df3fe299100;  alias, 1 drivers
v0x5df3fe133860_0 .net "in_b", 0 0, L_0x5df3fe299100;  alias, 1 drivers
v0x5df3fe133950_0 .net "out", 0 0, L_0x5df3fe2991b0;  alias, 1 drivers
S_0x5df3fe134010 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x5df3fe1300c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe134740_0 .net "in_a", 0 0, L_0x5df3fe298b70;  alias, 1 drivers
v0x5df3fe1347e0_0 .net "out", 0 0, L_0x5df3fe298c20;  alias, 1 drivers
S_0x5df3fe1341e0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe134010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe298c20 .functor NAND 1, L_0x5df3fe298b70, L_0x5df3fe298b70, C4<1>, C4<1>;
v0x5df3fe134450_0 .net "in_a", 0 0, L_0x5df3fe298b70;  alias, 1 drivers
v0x5df3fe134510_0 .net "in_b", 0 0, L_0x5df3fe298b70;  alias, 1 drivers
v0x5df3fe134660_0 .net "out", 0 0, L_0x5df3fe298c20;  alias, 1 drivers
S_0x5df3fe1348e0 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x5df3fe1300c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1350b0_0 .net "in_a", 0 0, L_0x5df3fe298e90;  alias, 1 drivers
v0x5df3fe135150_0 .net "out", 0 0, L_0x5df3fe298f40;  alias, 1 drivers
S_0x5df3fe134b50 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1348e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe298f40 .functor NAND 1, L_0x5df3fe298e90, L_0x5df3fe298e90, C4<1>, C4<1>;
v0x5df3fe134dc0_0 .net "in_a", 0 0, L_0x5df3fe298e90;  alias, 1 drivers
v0x5df3fe134e80_0 .net "in_b", 0 0, L_0x5df3fe298e90;  alias, 1 drivers
v0x5df3fe134fd0_0 .net "out", 0 0, L_0x5df3fe298f40;  alias, 1 drivers
S_0x5df3fe135250 .scope module, "not_gate3" "Not" 8 18, 7 3 0, S_0x5df3fe1300c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1359f0_0 .net "in_a", 0 0, L_0x5df3fe2991b0;  alias, 1 drivers
v0x5df3fe135a90_0 .net "out", 0 0, L_0x5df3fe299260;  alias, 1 drivers
S_0x5df3fe135470 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe135250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe299260 .functor NAND 1, L_0x5df3fe2991b0, L_0x5df3fe2991b0, C4<1>, C4<1>;
v0x5df3fe1356e0_0 .net "in_a", 0 0, L_0x5df3fe2991b0;  alias, 1 drivers
v0x5df3fe1357a0_0 .net "in_b", 0 0, L_0x5df3fe2991b0;  alias, 1 drivers
v0x5df3fe1358f0_0 .net "out", 0 0, L_0x5df3fe299260;  alias, 1 drivers
S_0x5df3fe136ed0 .scope module, "mux16_gate2" "Mux16" 2 15, 3 3 0, S_0x5df3fe078360;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in_a";
    .port_info 1 /INPUT 16 "in_b";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /INPUT 1 "sel";
L_0x5df3fe2adc50 .functor BUFZ 16, L_0x5df3fe2adbb0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5df3fe1d3140_0 .net "in_a", 15 0, o0x7b5341df3df8;  alias, 0 drivers
v0x5df3fe1d3240_0 .net "in_b", 15 0, o0x7b5341df3e28;  alias, 0 drivers
v0x5df3fe1d3320_0 .net "out", 15 0, L_0x5df3fe2adc50;  alias, 1 drivers
v0x5df3fe1d33e0_0 .net "sel", 0 0, L_0x5df3fe2adce0;  1 drivers
v0x5df3fe1d3480_0 .net/s "tmp_out", 15 0, L_0x5df3fe2adbb0;  1 drivers
L_0x5df3fe29ffa0 .part o0x7b5341df3df8, 0, 1;
L_0x5df3fe2a0040 .part o0x7b5341df3e28, 0, 1;
L_0x5df3fe2a0a30 .part o0x7b5341df3df8, 1, 1;
L_0x5df3fe2a0ad0 .part o0x7b5341df3e28, 1, 1;
L_0x5df3fe2a1760 .part o0x7b5341df3df8, 2, 1;
L_0x5df3fe2a1800 .part o0x7b5341df3e28, 2, 1;
L_0x5df3fe2a25b0 .part o0x7b5341df3df8, 3, 1;
L_0x5df3fe2a2650 .part o0x7b5341df3e28, 3, 1;
L_0x5df3fe2a33c0 .part o0x7b5341df3df8, 4, 1;
L_0x5df3fe2a3460 .part o0x7b5341df3e28, 4, 1;
L_0x5df3fe2a4230 .part o0x7b5341df3df8, 5, 1;
L_0x5df3fe2a42d0 .part o0x7b5341df3e28, 5, 1;
L_0x5df3fe2a50b0 .part o0x7b5341df3df8, 6, 1;
L_0x5df3fe2a5260 .part o0x7b5341df3e28, 6, 1;
L_0x5df3fe2a60f0 .part o0x7b5341df3df8, 7, 1;
L_0x5df3fe2a6190 .part o0x7b5341df3e28, 7, 1;
L_0x5df3fe2a6f90 .part o0x7b5341df3df8, 8, 1;
L_0x5df3fe2a7030 .part o0x7b5341df3e28, 8, 1;
L_0x5df3fe2a7e40 .part o0x7b5341df3df8, 9, 1;
L_0x5df3fe2a7ee0 .part o0x7b5341df3e28, 9, 1;
L_0x5df3fe2a70d0 .part o0x7b5341df3df8, 10, 1;
L_0x5df3fe2a93d0 .part o0x7b5341df3e28, 10, 1;
L_0x5df3fe2a9e80 .part o0x7b5341df3df8, 11, 1;
L_0x5df3fe2a9f20 .part o0x7b5341df3e28, 11, 1;
L_0x5df3fe2aaa60 .part o0x7b5341df3df8, 12, 1;
L_0x5df3fe2aab00 .part o0x7b5341df3e28, 12, 1;
L_0x5df3fe2ab950 .part o0x7b5341df3df8, 13, 1;
L_0x5df3fe2ab9f0 .part o0x7b5341df3e28, 13, 1;
L_0x5df3fe2ac850 .part o0x7b5341df3df8, 14, 1;
L_0x5df3fe2acb00 .part o0x7b5341df3e28, 14, 1;
L_0x5df3fe2ad960 .part o0x7b5341df3df8, 15, 1;
L_0x5df3fe2ada00 .part o0x7b5341df3e28, 15, 1;
LS_0x5df3fe2adbb0_0_0 .concat8 [ 1 1 1 1], L_0x5df3fe29fde0, L_0x5df3fe2a08b0, L_0x5df3fe2a15a0, L_0x5df3fe2a23f0;
LS_0x5df3fe2adbb0_0_4 .concat8 [ 1 1 1 1], L_0x5df3fe2a3200, L_0x5df3fe2a4070, L_0x5df3fe2a4ef0, L_0x5df3fe2a5f30;
LS_0x5df3fe2adbb0_0_8 .concat8 [ 1 1 1 1], L_0x5df3fe2a6dd0, L_0x5df3fe2a7c80, L_0x5df3fe2a9250, L_0x5df3fe2a9d00;
LS_0x5df3fe2adbb0_0_12 .concat8 [ 1 1 1 1], L_0x5df3fe2aa8a0, L_0x5df3fe2ab790, L_0x5df3fe2ac690, L_0x5df3fe2ad7a0;
L_0x5df3fe2adbb0 .concat8 [ 4 4 4 4], LS_0x5df3fe2adbb0_0_0, LS_0x5df3fe2adbb0_0_4, LS_0x5df3fe2adbb0_0_8, LS_0x5df3fe2adbb0_0_12;
S_0x5df3fe137140 .scope module, "mux_gate0" "Mux" 3 7, 4 3 0, S_0x5df3fe136ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5df3fe1405b0_0 .net "in_a", 0 0, L_0x5df3fe29ffa0;  1 drivers
v0x5df3fe140650_0 .net "in_b", 0 0, L_0x5df3fe2a0040;  1 drivers
v0x5df3fe140760_0 .net "out", 0 0, L_0x5df3fe29fde0;  1 drivers
v0x5df3fe140800_0 .net "sel", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe1408a0_0 .net "sel_out", 0 0, L_0x5df3fe29f2d0;  1 drivers
v0x5df3fe140a20_0 .net "temp_a_out", 0 0, L_0x5df3fe29f430;  1 drivers
v0x5df3fe140bd0_0 .net "temp_b_out", 0 0, L_0x5df3fe29f590;  1 drivers
S_0x5df3fe137390 .scope module, "and_gate" "And" 4 9, 5 3 0, S_0x5df3fe137140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe138420_0 .net "in_a", 0 0, L_0x5df3fe29ffa0;  alias, 1 drivers
v0x5df3fe1384f0_0 .net "in_b", 0 0, L_0x5df3fe29f2d0;  alias, 1 drivers
v0x5df3fe1385c0_0 .net "out", 0 0, L_0x5df3fe29f430;  alias, 1 drivers
v0x5df3fe1386e0_0 .net "temp_out", 0 0, L_0x5df3fe29f380;  1 drivers
S_0x5df3fe137600 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe137390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29f380 .functor NAND 1, L_0x5df3fe29ffa0, L_0x5df3fe29f2d0, C4<1>, C4<1>;
v0x5df3fe137870_0 .net "in_a", 0 0, L_0x5df3fe29ffa0;  alias, 1 drivers
v0x5df3fe137950_0 .net "in_b", 0 0, L_0x5df3fe29f2d0;  alias, 1 drivers
v0x5df3fe137a10_0 .net "out", 0 0, L_0x5df3fe29f380;  alias, 1 drivers
S_0x5df3fe137b30 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe137390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe138270_0 .net "in_a", 0 0, L_0x5df3fe29f380;  alias, 1 drivers
v0x5df3fe138310_0 .net "out", 0 0, L_0x5df3fe29f430;  alias, 1 drivers
S_0x5df3fe137d50 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe137b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29f430 .functor NAND 1, L_0x5df3fe29f380, L_0x5df3fe29f380, C4<1>, C4<1>;
v0x5df3fe137fc0_0 .net "in_a", 0 0, L_0x5df3fe29f380;  alias, 1 drivers
v0x5df3fe138080_0 .net "in_b", 0 0, L_0x5df3fe29f380;  alias, 1 drivers
v0x5df3fe138170_0 .net "out", 0 0, L_0x5df3fe29f430;  alias, 1 drivers
S_0x5df3fe1387a0 .scope module, "and_gate3" "And" 4 10, 5 3 0, S_0x5df3fe137140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1397d0_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe1398a0_0 .net "in_b", 0 0, L_0x5df3fe2a0040;  alias, 1 drivers
v0x5df3fe139970_0 .net "out", 0 0, L_0x5df3fe29f590;  alias, 1 drivers
v0x5df3fe139a90_0 .net "temp_out", 0 0, L_0x5df3fe29f4e0;  1 drivers
S_0x5df3fe138980 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1387a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29f4e0 .functor NAND 1, L_0x5df3fe2adce0, L_0x5df3fe2a0040, C4<1>, C4<1>;
v0x5df3fe138bf0_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe138cd0_0 .net "in_b", 0 0, L_0x5df3fe2a0040;  alias, 1 drivers
v0x5df3fe138d90_0 .net "out", 0 0, L_0x5df3fe29f4e0;  alias, 1 drivers
S_0x5df3fe138eb0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1387a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe139620_0 .net "in_a", 0 0, L_0x5df3fe29f4e0;  alias, 1 drivers
v0x5df3fe1396c0_0 .net "out", 0 0, L_0x5df3fe29f590;  alias, 1 drivers
S_0x5df3fe1390d0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe138eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29f590 .functor NAND 1, L_0x5df3fe29f4e0, L_0x5df3fe29f4e0, C4<1>, C4<1>;
v0x5df3fe139340_0 .net "in_a", 0 0, L_0x5df3fe29f4e0;  alias, 1 drivers
v0x5df3fe139430_0 .net "in_b", 0 0, L_0x5df3fe29f4e0;  alias, 1 drivers
v0x5df3fe139520_0 .net "out", 0 0, L_0x5df3fe29f590;  alias, 1 drivers
S_0x5df3fe139b50 .scope module, "not_gate2" "Not" 4 8, 7 3 0, S_0x5df3fe137140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe13a270_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe13a3a0_0 .net "out", 0 0, L_0x5df3fe29f2d0;  alias, 1 drivers
S_0x5df3fe139d20 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe139b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29f2d0 .functor NAND 1, L_0x5df3fe2adce0, L_0x5df3fe2adce0, C4<1>, C4<1>;
v0x5df3fe139f70_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe13a080_0 .net "in_b", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe13a140_0 .net "out", 0 0, L_0x5df3fe29f2d0;  alias, 1 drivers
S_0x5df3fe13a4a0 .scope module, "or_gate" "Or" 4 11, 8 3 0, S_0x5df3fe137140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe13ff00_0 .net "branch1_out", 0 0, L_0x5df3fe29f7a0;  1 drivers
v0x5df3fe140030_0 .net "branch2_out", 0 0, L_0x5df3fe29fac0;  1 drivers
v0x5df3fe140180_0 .net "in_a", 0 0, L_0x5df3fe29f430;  alias, 1 drivers
v0x5df3fe140250_0 .net "in_b", 0 0, L_0x5df3fe29f590;  alias, 1 drivers
v0x5df3fe1402f0_0 .net "out", 0 0, L_0x5df3fe29fde0;  alias, 1 drivers
v0x5df3fe140390_0 .net "temp1_out", 0 0, L_0x5df3fe29f6f0;  1 drivers
v0x5df3fe140430_0 .net "temp2_out", 0 0, L_0x5df3fe29fa10;  1 drivers
v0x5df3fe1404d0_0 .net "temp3_out", 0 0, L_0x5df3fe29fd30;  1 drivers
S_0x5df3fe13a680 .scope module, "and_gate" "And" 8 9, 5 3 0, S_0x5df3fe13a4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe13b740_0 .net "in_a", 0 0, L_0x5df3fe29f430;  alias, 1 drivers
v0x5df3fe13b7e0_0 .net "in_b", 0 0, L_0x5df3fe29f430;  alias, 1 drivers
v0x5df3fe13b8a0_0 .net "out", 0 0, L_0x5df3fe29f6f0;  alias, 1 drivers
v0x5df3fe13b9c0_0 .net "temp_out", 0 0, L_0x5df3fe29f640;  1 drivers
S_0x5df3fe13a8f0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe13a680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29f640 .functor NAND 1, L_0x5df3fe29f430, L_0x5df3fe29f430, C4<1>, C4<1>;
v0x5df3fe13ab60_0 .net "in_a", 0 0, L_0x5df3fe29f430;  alias, 1 drivers
v0x5df3fe13ac20_0 .net "in_b", 0 0, L_0x5df3fe29f430;  alias, 1 drivers
v0x5df3fe13ad70_0 .net "out", 0 0, L_0x5df3fe29f640;  alias, 1 drivers
S_0x5df3fe13ae70 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe13a680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe13b590_0 .net "in_a", 0 0, L_0x5df3fe29f640;  alias, 1 drivers
v0x5df3fe13b630_0 .net "out", 0 0, L_0x5df3fe29f6f0;  alias, 1 drivers
S_0x5df3fe13b040 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe13ae70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29f6f0 .functor NAND 1, L_0x5df3fe29f640, L_0x5df3fe29f640, C4<1>, C4<1>;
v0x5df3fe13b2b0_0 .net "in_a", 0 0, L_0x5df3fe29f640;  alias, 1 drivers
v0x5df3fe13b3a0_0 .net "in_b", 0 0, L_0x5df3fe29f640;  alias, 1 drivers
v0x5df3fe13b490_0 .net "out", 0 0, L_0x5df3fe29f6f0;  alias, 1 drivers
S_0x5df3fe13bb30 .scope module, "and_gate2" "And" 8 13, 5 3 0, S_0x5df3fe13a4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe13cb60_0 .net "in_a", 0 0, L_0x5df3fe29f590;  alias, 1 drivers
v0x5df3fe13cc00_0 .net "in_b", 0 0, L_0x5df3fe29f590;  alias, 1 drivers
v0x5df3fe13ccc0_0 .net "out", 0 0, L_0x5df3fe29fa10;  alias, 1 drivers
v0x5df3fe13cde0_0 .net "temp_out", 0 0, L_0x5df3fe29f960;  1 drivers
S_0x5df3fe13bd10 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe13bb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29f960 .functor NAND 1, L_0x5df3fe29f590, L_0x5df3fe29f590, C4<1>, C4<1>;
v0x5df3fe13bf80_0 .net "in_a", 0 0, L_0x5df3fe29f590;  alias, 1 drivers
v0x5df3fe13c040_0 .net "in_b", 0 0, L_0x5df3fe29f590;  alias, 1 drivers
v0x5df3fe13c190_0 .net "out", 0 0, L_0x5df3fe29f960;  alias, 1 drivers
S_0x5df3fe13c290 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe13bb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe13c9b0_0 .net "in_a", 0 0, L_0x5df3fe29f960;  alias, 1 drivers
v0x5df3fe13ca50_0 .net "out", 0 0, L_0x5df3fe29fa10;  alias, 1 drivers
S_0x5df3fe13c460 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe13c290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29fa10 .functor NAND 1, L_0x5df3fe29f960, L_0x5df3fe29f960, C4<1>, C4<1>;
v0x5df3fe13c6d0_0 .net "in_a", 0 0, L_0x5df3fe29f960;  alias, 1 drivers
v0x5df3fe13c7c0_0 .net "in_b", 0 0, L_0x5df3fe29f960;  alias, 1 drivers
v0x5df3fe13c8b0_0 .net "out", 0 0, L_0x5df3fe29fa10;  alias, 1 drivers
S_0x5df3fe13cf50 .scope module, "and_gate3" "And" 8 17, 5 3 0, S_0x5df3fe13a4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe13df90_0 .net "in_a", 0 0, L_0x5df3fe29f7a0;  alias, 1 drivers
v0x5df3fe13e060_0 .net "in_b", 0 0, L_0x5df3fe29fac0;  alias, 1 drivers
v0x5df3fe13e130_0 .net "out", 0 0, L_0x5df3fe29fd30;  alias, 1 drivers
v0x5df3fe13e250_0 .net "temp_out", 0 0, L_0x5df3fe29fc80;  1 drivers
S_0x5df3fe13d130 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe13cf50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29fc80 .functor NAND 1, L_0x5df3fe29f7a0, L_0x5df3fe29fac0, C4<1>, C4<1>;
v0x5df3fe13d380_0 .net "in_a", 0 0, L_0x5df3fe29f7a0;  alias, 1 drivers
v0x5df3fe13d460_0 .net "in_b", 0 0, L_0x5df3fe29fac0;  alias, 1 drivers
v0x5df3fe13d520_0 .net "out", 0 0, L_0x5df3fe29fc80;  alias, 1 drivers
S_0x5df3fe13d670 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe13cf50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe13dde0_0 .net "in_a", 0 0, L_0x5df3fe29fc80;  alias, 1 drivers
v0x5df3fe13de80_0 .net "out", 0 0, L_0x5df3fe29fd30;  alias, 1 drivers
S_0x5df3fe13d890 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe13d670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29fd30 .functor NAND 1, L_0x5df3fe29fc80, L_0x5df3fe29fc80, C4<1>, C4<1>;
v0x5df3fe13db00_0 .net "in_a", 0 0, L_0x5df3fe29fc80;  alias, 1 drivers
v0x5df3fe13dbf0_0 .net "in_b", 0 0, L_0x5df3fe29fc80;  alias, 1 drivers
v0x5df3fe13dce0_0 .net "out", 0 0, L_0x5df3fe29fd30;  alias, 1 drivers
S_0x5df3fe13e3a0 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x5df3fe13a4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe13ead0_0 .net "in_a", 0 0, L_0x5df3fe29f6f0;  alias, 1 drivers
v0x5df3fe13eb70_0 .net "out", 0 0, L_0x5df3fe29f7a0;  alias, 1 drivers
S_0x5df3fe13e570 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe13e3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29f7a0 .functor NAND 1, L_0x5df3fe29f6f0, L_0x5df3fe29f6f0, C4<1>, C4<1>;
v0x5df3fe13e7e0_0 .net "in_a", 0 0, L_0x5df3fe29f6f0;  alias, 1 drivers
v0x5df3fe13e8a0_0 .net "in_b", 0 0, L_0x5df3fe29f6f0;  alias, 1 drivers
v0x5df3fe13e9f0_0 .net "out", 0 0, L_0x5df3fe29f7a0;  alias, 1 drivers
S_0x5df3fe13ec70 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x5df3fe13a4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe13f440_0 .net "in_a", 0 0, L_0x5df3fe29fa10;  alias, 1 drivers
v0x5df3fe13f4e0_0 .net "out", 0 0, L_0x5df3fe29fac0;  alias, 1 drivers
S_0x5df3fe13eee0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe13ec70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29fac0 .functor NAND 1, L_0x5df3fe29fa10, L_0x5df3fe29fa10, C4<1>, C4<1>;
v0x5df3fe13f150_0 .net "in_a", 0 0, L_0x5df3fe29fa10;  alias, 1 drivers
v0x5df3fe13f210_0 .net "in_b", 0 0, L_0x5df3fe29fa10;  alias, 1 drivers
v0x5df3fe13f360_0 .net "out", 0 0, L_0x5df3fe29fac0;  alias, 1 drivers
S_0x5df3fe13f5e0 .scope module, "not_gate3" "Not" 8 18, 7 3 0, S_0x5df3fe13a4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe13fd80_0 .net "in_a", 0 0, L_0x5df3fe29fd30;  alias, 1 drivers
v0x5df3fe13fe20_0 .net "out", 0 0, L_0x5df3fe29fde0;  alias, 1 drivers
S_0x5df3fe13f800 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe13f5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe29fde0 .functor NAND 1, L_0x5df3fe29fd30, L_0x5df3fe29fd30, C4<1>, C4<1>;
v0x5df3fe13fa70_0 .net "in_a", 0 0, L_0x5df3fe29fd30;  alias, 1 drivers
v0x5df3fe13fb30_0 .net "in_b", 0 0, L_0x5df3fe29fd30;  alias, 1 drivers
v0x5df3fe13fc80_0 .net "out", 0 0, L_0x5df3fe29fde0;  alias, 1 drivers
S_0x5df3fe140dc0 .scope module, "mux_gate1" "Mux" 3 8, 4 3 0, S_0x5df3fe136ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5df3fe14a1a0_0 .net "in_a", 0 0, L_0x5df3fe2a0a30;  1 drivers
v0x5df3fe14a240_0 .net "in_b", 0 0, L_0x5df3fe2a0ad0;  1 drivers
v0x5df3fe14a350_0 .net "out", 0 0, L_0x5df3fe2a08b0;  1 drivers
v0x5df3fe14a3f0_0 .net "sel", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe14a490_0 .net "sel_out", 0 0, L_0x5df3fe2a00e0;  1 drivers
v0x5df3fe14a610_0 .net "temp_a_out", 0 0, L_0x5df3fe2a01c0;  1 drivers
v0x5df3fe14a7c0_0 .net "temp_b_out", 0 0, L_0x5df3fe2a02a0;  1 drivers
S_0x5df3fe140fe0 .scope module, "and_gate" "And" 4 9, 5 3 0, S_0x5df3fe140dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe142020_0 .net "in_a", 0 0, L_0x5df3fe2a0a30;  alias, 1 drivers
v0x5df3fe1420f0_0 .net "in_b", 0 0, L_0x5df3fe2a00e0;  alias, 1 drivers
v0x5df3fe1421c0_0 .net "out", 0 0, L_0x5df3fe2a01c0;  alias, 1 drivers
v0x5df3fe1422e0_0 .net "temp_out", 0 0, L_0x5df3fe2a0150;  1 drivers
S_0x5df3fe141230 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe140fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a0150 .functor NAND 1, L_0x5df3fe2a0a30, L_0x5df3fe2a00e0, C4<1>, C4<1>;
v0x5df3fe1414a0_0 .net "in_a", 0 0, L_0x5df3fe2a0a30;  alias, 1 drivers
v0x5df3fe141580_0 .net "in_b", 0 0, L_0x5df3fe2a00e0;  alias, 1 drivers
v0x5df3fe141640_0 .net "out", 0 0, L_0x5df3fe2a0150;  alias, 1 drivers
S_0x5df3fe141760 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe140fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe141ea0_0 .net "in_a", 0 0, L_0x5df3fe2a0150;  alias, 1 drivers
v0x5df3fe141f40_0 .net "out", 0 0, L_0x5df3fe2a01c0;  alias, 1 drivers
S_0x5df3fe141980 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe141760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a01c0 .functor NAND 1, L_0x5df3fe2a0150, L_0x5df3fe2a0150, C4<1>, C4<1>;
v0x5df3fe141bf0_0 .net "in_a", 0 0, L_0x5df3fe2a0150;  alias, 1 drivers
v0x5df3fe141cb0_0 .net "in_b", 0 0, L_0x5df3fe2a0150;  alias, 1 drivers
v0x5df3fe141da0_0 .net "out", 0 0, L_0x5df3fe2a01c0;  alias, 1 drivers
S_0x5df3fe1423a0 .scope module, "and_gate3" "And" 4 10, 5 3 0, S_0x5df3fe140dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1433b0_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe143450_0 .net "in_b", 0 0, L_0x5df3fe2a0ad0;  alias, 1 drivers
v0x5df3fe143540_0 .net "out", 0 0, L_0x5df3fe2a02a0;  alias, 1 drivers
v0x5df3fe143660_0 .net "temp_out", 0 0, L_0x5df3fe2a0230;  1 drivers
S_0x5df3fe142580 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1423a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a0230 .functor NAND 1, L_0x5df3fe2adce0, L_0x5df3fe2a0ad0, C4<1>, C4<1>;
v0x5df3fe1427f0_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe1428b0_0 .net "in_b", 0 0, L_0x5df3fe2a0ad0;  alias, 1 drivers
v0x5df3fe142970_0 .net "out", 0 0, L_0x5df3fe2a0230;  alias, 1 drivers
S_0x5df3fe142a90 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1423a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe143200_0 .net "in_a", 0 0, L_0x5df3fe2a0230;  alias, 1 drivers
v0x5df3fe1432a0_0 .net "out", 0 0, L_0x5df3fe2a02a0;  alias, 1 drivers
S_0x5df3fe142cb0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe142a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a02a0 .functor NAND 1, L_0x5df3fe2a0230, L_0x5df3fe2a0230, C4<1>, C4<1>;
v0x5df3fe142f20_0 .net "in_a", 0 0, L_0x5df3fe2a0230;  alias, 1 drivers
v0x5df3fe143010_0 .net "in_b", 0 0, L_0x5df3fe2a0230;  alias, 1 drivers
v0x5df3fe143100_0 .net "out", 0 0, L_0x5df3fe2a02a0;  alias, 1 drivers
S_0x5df3fe143720 .scope module, "not_gate2" "Not" 4 8, 7 3 0, S_0x5df3fe140dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe143f30_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe143fd0_0 .net "out", 0 0, L_0x5df3fe2a00e0;  alias, 1 drivers
S_0x5df3fe1438f0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe143720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a00e0 .functor NAND 1, L_0x5df3fe2adce0, L_0x5df3fe2adce0, C4<1>, C4<1>;
v0x5df3fe143b40_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe143d10_0 .net "in_b", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe143dd0_0 .net "out", 0 0, L_0x5df3fe2a00e0;  alias, 1 drivers
S_0x5df3fe1440d0 .scope module, "or_gate" "Or" 4 11, 8 3 0, S_0x5df3fe140dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe149af0_0 .net "branch1_out", 0 0, L_0x5df3fe2a03f0;  1 drivers
v0x5df3fe149c20_0 .net "branch2_out", 0 0, L_0x5df3fe2a0650;  1 drivers
v0x5df3fe149d70_0 .net "in_a", 0 0, L_0x5df3fe2a01c0;  alias, 1 drivers
v0x5df3fe149e40_0 .net "in_b", 0 0, L_0x5df3fe2a02a0;  alias, 1 drivers
v0x5df3fe149ee0_0 .net "out", 0 0, L_0x5df3fe2a08b0;  alias, 1 drivers
v0x5df3fe149f80_0 .net "temp1_out", 0 0, L_0x5df3fe2a0380;  1 drivers
v0x5df3fe14a020_0 .net "temp2_out", 0 0, L_0x5df3fe2a05e0;  1 drivers
v0x5df3fe14a0c0_0 .net "temp3_out", 0 0, L_0x5df3fe2a0840;  1 drivers
S_0x5df3fe144300 .scope module, "and_gate" "And" 8 9, 5 3 0, S_0x5df3fe1440d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe145330_0 .net "in_a", 0 0, L_0x5df3fe2a01c0;  alias, 1 drivers
v0x5df3fe1453d0_0 .net "in_b", 0 0, L_0x5df3fe2a01c0;  alias, 1 drivers
v0x5df3fe145490_0 .net "out", 0 0, L_0x5df3fe2a0380;  alias, 1 drivers
v0x5df3fe1455b0_0 .net "temp_out", 0 0, L_0x5df3fe2a0310;  1 drivers
S_0x5df3fe144570 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe144300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a0310 .functor NAND 1, L_0x5df3fe2a01c0, L_0x5df3fe2a01c0, C4<1>, C4<1>;
v0x5df3fe1447e0_0 .net "in_a", 0 0, L_0x5df3fe2a01c0;  alias, 1 drivers
v0x5df3fe1448a0_0 .net "in_b", 0 0, L_0x5df3fe2a01c0;  alias, 1 drivers
v0x5df3fe144960_0 .net "out", 0 0, L_0x5df3fe2a0310;  alias, 1 drivers
S_0x5df3fe144a60 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe144300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe145180_0 .net "in_a", 0 0, L_0x5df3fe2a0310;  alias, 1 drivers
v0x5df3fe145220_0 .net "out", 0 0, L_0x5df3fe2a0380;  alias, 1 drivers
S_0x5df3fe144c30 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe144a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a0380 .functor NAND 1, L_0x5df3fe2a0310, L_0x5df3fe2a0310, C4<1>, C4<1>;
v0x5df3fe144ea0_0 .net "in_a", 0 0, L_0x5df3fe2a0310;  alias, 1 drivers
v0x5df3fe144f90_0 .net "in_b", 0 0, L_0x5df3fe2a0310;  alias, 1 drivers
v0x5df3fe145080_0 .net "out", 0 0, L_0x5df3fe2a0380;  alias, 1 drivers
S_0x5df3fe145720 .scope module, "and_gate2" "And" 8 13, 5 3 0, S_0x5df3fe1440d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe146750_0 .net "in_a", 0 0, L_0x5df3fe2a02a0;  alias, 1 drivers
v0x5df3fe1467f0_0 .net "in_b", 0 0, L_0x5df3fe2a02a0;  alias, 1 drivers
v0x5df3fe1468b0_0 .net "out", 0 0, L_0x5df3fe2a05e0;  alias, 1 drivers
v0x5df3fe1469d0_0 .net "temp_out", 0 0, L_0x5df3fe2a0570;  1 drivers
S_0x5df3fe145900 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe145720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a0570 .functor NAND 1, L_0x5df3fe2a02a0, L_0x5df3fe2a02a0, C4<1>, C4<1>;
v0x5df3fe145b70_0 .net "in_a", 0 0, L_0x5df3fe2a02a0;  alias, 1 drivers
v0x5df3fe145c30_0 .net "in_b", 0 0, L_0x5df3fe2a02a0;  alias, 1 drivers
v0x5df3fe145d80_0 .net "out", 0 0, L_0x5df3fe2a0570;  alias, 1 drivers
S_0x5df3fe145e80 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe145720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1465a0_0 .net "in_a", 0 0, L_0x5df3fe2a0570;  alias, 1 drivers
v0x5df3fe146640_0 .net "out", 0 0, L_0x5df3fe2a05e0;  alias, 1 drivers
S_0x5df3fe146050 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe145e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a05e0 .functor NAND 1, L_0x5df3fe2a0570, L_0x5df3fe2a0570, C4<1>, C4<1>;
v0x5df3fe1462c0_0 .net "in_a", 0 0, L_0x5df3fe2a0570;  alias, 1 drivers
v0x5df3fe1463b0_0 .net "in_b", 0 0, L_0x5df3fe2a0570;  alias, 1 drivers
v0x5df3fe1464a0_0 .net "out", 0 0, L_0x5df3fe2a05e0;  alias, 1 drivers
S_0x5df3fe146b40 .scope module, "and_gate3" "And" 8 17, 5 3 0, S_0x5df3fe1440d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe147b80_0 .net "in_a", 0 0, L_0x5df3fe2a03f0;  alias, 1 drivers
v0x5df3fe147c50_0 .net "in_b", 0 0, L_0x5df3fe2a0650;  alias, 1 drivers
v0x5df3fe147d20_0 .net "out", 0 0, L_0x5df3fe2a0840;  alias, 1 drivers
v0x5df3fe147e40_0 .net "temp_out", 0 0, L_0x5df3fe2a07d0;  1 drivers
S_0x5df3fe146d20 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe146b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a07d0 .functor NAND 1, L_0x5df3fe2a03f0, L_0x5df3fe2a0650, C4<1>, C4<1>;
v0x5df3fe146f70_0 .net "in_a", 0 0, L_0x5df3fe2a03f0;  alias, 1 drivers
v0x5df3fe147050_0 .net "in_b", 0 0, L_0x5df3fe2a0650;  alias, 1 drivers
v0x5df3fe147110_0 .net "out", 0 0, L_0x5df3fe2a07d0;  alias, 1 drivers
S_0x5df3fe147260 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe146b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1479d0_0 .net "in_a", 0 0, L_0x5df3fe2a07d0;  alias, 1 drivers
v0x5df3fe147a70_0 .net "out", 0 0, L_0x5df3fe2a0840;  alias, 1 drivers
S_0x5df3fe147480 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe147260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a0840 .functor NAND 1, L_0x5df3fe2a07d0, L_0x5df3fe2a07d0, C4<1>, C4<1>;
v0x5df3fe1476f0_0 .net "in_a", 0 0, L_0x5df3fe2a07d0;  alias, 1 drivers
v0x5df3fe1477e0_0 .net "in_b", 0 0, L_0x5df3fe2a07d0;  alias, 1 drivers
v0x5df3fe1478d0_0 .net "out", 0 0, L_0x5df3fe2a0840;  alias, 1 drivers
S_0x5df3fe147f90 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x5df3fe1440d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1486c0_0 .net "in_a", 0 0, L_0x5df3fe2a0380;  alias, 1 drivers
v0x5df3fe148760_0 .net "out", 0 0, L_0x5df3fe2a03f0;  alias, 1 drivers
S_0x5df3fe148160 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe147f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a03f0 .functor NAND 1, L_0x5df3fe2a0380, L_0x5df3fe2a0380, C4<1>, C4<1>;
v0x5df3fe1483d0_0 .net "in_a", 0 0, L_0x5df3fe2a0380;  alias, 1 drivers
v0x5df3fe148490_0 .net "in_b", 0 0, L_0x5df3fe2a0380;  alias, 1 drivers
v0x5df3fe1485e0_0 .net "out", 0 0, L_0x5df3fe2a03f0;  alias, 1 drivers
S_0x5df3fe148860 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x5df3fe1440d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe149030_0 .net "in_a", 0 0, L_0x5df3fe2a05e0;  alias, 1 drivers
v0x5df3fe1490d0_0 .net "out", 0 0, L_0x5df3fe2a0650;  alias, 1 drivers
S_0x5df3fe148ad0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe148860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a0650 .functor NAND 1, L_0x5df3fe2a05e0, L_0x5df3fe2a05e0, C4<1>, C4<1>;
v0x5df3fe148d40_0 .net "in_a", 0 0, L_0x5df3fe2a05e0;  alias, 1 drivers
v0x5df3fe148e00_0 .net "in_b", 0 0, L_0x5df3fe2a05e0;  alias, 1 drivers
v0x5df3fe148f50_0 .net "out", 0 0, L_0x5df3fe2a0650;  alias, 1 drivers
S_0x5df3fe1491d0 .scope module, "not_gate3" "Not" 8 18, 7 3 0, S_0x5df3fe1440d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe149970_0 .net "in_a", 0 0, L_0x5df3fe2a0840;  alias, 1 drivers
v0x5df3fe149a10_0 .net "out", 0 0, L_0x5df3fe2a08b0;  alias, 1 drivers
S_0x5df3fe1493f0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1491d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a08b0 .functor NAND 1, L_0x5df3fe2a0840, L_0x5df3fe2a0840, C4<1>, C4<1>;
v0x5df3fe149660_0 .net "in_a", 0 0, L_0x5df3fe2a0840;  alias, 1 drivers
v0x5df3fe149720_0 .net "in_b", 0 0, L_0x5df3fe2a0840;  alias, 1 drivers
v0x5df3fe149870_0 .net "out", 0 0, L_0x5df3fe2a08b0;  alias, 1 drivers
S_0x5df3fe14a9b0 .scope module, "mux_gate10" "Mux" 3 17, 4 3 0, S_0x5df3fe136ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5df3fe153d20_0 .net "in_a", 0 0, L_0x5df3fe2a70d0;  1 drivers
v0x5df3fe153dc0_0 .net "in_b", 0 0, L_0x5df3fe2a93d0;  1 drivers
v0x5df3fe153ed0_0 .net "out", 0 0, L_0x5df3fe2a9250;  1 drivers
v0x5df3fe153f70_0 .net "sel", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe154010_0 .net "sel_out", 0 0, L_0x5df3fe2a8030;  1 drivers
v0x5df3fe154190_0 .net "temp_a_out", 0 0, L_0x5df3fe19b590;  1 drivers
v0x5df3fe154230_0 .net "temp_b_out", 0 0, L_0x5df3fe19b6f0;  1 drivers
S_0x5df3fe14abb0 .scope module, "and_gate" "And" 4 9, 5 3 0, S_0x5df3fe14a9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe14bc20_0 .net "in_a", 0 0, L_0x5df3fe2a70d0;  alias, 1 drivers
v0x5df3fe14bcf0_0 .net "in_b", 0 0, L_0x5df3fe2a8030;  alias, 1 drivers
v0x5df3fe14bdc0_0 .net "out", 0 0, L_0x5df3fe19b590;  alias, 1 drivers
v0x5df3fe14bee0_0 .net "temp_out", 0 0, L_0x5df3fe2a5410;  1 drivers
S_0x5df3fe14ae00 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe14abb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a5410 .functor NAND 1, L_0x5df3fe2a70d0, L_0x5df3fe2a8030, C4<1>, C4<1>;
v0x5df3fe14b070_0 .net "in_a", 0 0, L_0x5df3fe2a70d0;  alias, 1 drivers
v0x5df3fe14b150_0 .net "in_b", 0 0, L_0x5df3fe2a8030;  alias, 1 drivers
v0x5df3fe14b210_0 .net "out", 0 0, L_0x5df3fe2a5410;  alias, 1 drivers
S_0x5df3fe14b330 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe14abb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe14ba70_0 .net "in_a", 0 0, L_0x5df3fe2a5410;  alias, 1 drivers
v0x5df3fe14bb10_0 .net "out", 0 0, L_0x5df3fe19b590;  alias, 1 drivers
S_0x5df3fe14b550 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe14b330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe19b590 .functor NAND 1, L_0x5df3fe2a5410, L_0x5df3fe2a5410, C4<1>, C4<1>;
v0x5df3fe14b7c0_0 .net "in_a", 0 0, L_0x5df3fe2a5410;  alias, 1 drivers
v0x5df3fe14b880_0 .net "in_b", 0 0, L_0x5df3fe2a5410;  alias, 1 drivers
v0x5df3fe14b970_0 .net "out", 0 0, L_0x5df3fe19b590;  alias, 1 drivers
S_0x5df3fe14bfa0 .scope module, "and_gate3" "And" 4 10, 5 3 0, S_0x5df3fe14a9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe14cfb0_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe14d050_0 .net "in_b", 0 0, L_0x5df3fe2a93d0;  alias, 1 drivers
v0x5df3fe14d140_0 .net "out", 0 0, L_0x5df3fe19b6f0;  alias, 1 drivers
v0x5df3fe14d260_0 .net "temp_out", 0 0, L_0x5df3fe19b640;  1 drivers
S_0x5df3fe14c180 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe14bfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe19b640 .functor NAND 1, L_0x5df3fe2adce0, L_0x5df3fe2a93d0, C4<1>, C4<1>;
v0x5df3fe14c3f0_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe14c4b0_0 .net "in_b", 0 0, L_0x5df3fe2a93d0;  alias, 1 drivers
v0x5df3fe14c570_0 .net "out", 0 0, L_0x5df3fe19b640;  alias, 1 drivers
S_0x5df3fe14c690 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe14bfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe14ce00_0 .net "in_a", 0 0, L_0x5df3fe19b640;  alias, 1 drivers
v0x5df3fe14cea0_0 .net "out", 0 0, L_0x5df3fe19b6f0;  alias, 1 drivers
S_0x5df3fe14c8b0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe14c690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe19b6f0 .functor NAND 1, L_0x5df3fe19b640, L_0x5df3fe19b640, C4<1>, C4<1>;
v0x5df3fe14cb20_0 .net "in_a", 0 0, L_0x5df3fe19b640;  alias, 1 drivers
v0x5df3fe14cc10_0 .net "in_b", 0 0, L_0x5df3fe19b640;  alias, 1 drivers
v0x5df3fe14cd00_0 .net "out", 0 0, L_0x5df3fe19b6f0;  alias, 1 drivers
S_0x5df3fe14d320 .scope module, "not_gate2" "Not" 4 8, 7 3 0, S_0x5df3fe14a9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe14da20_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe14dac0_0 .net "out", 0 0, L_0x5df3fe2a8030;  alias, 1 drivers
S_0x5df3fe14d4f0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe14d320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a8030 .functor NAND 1, L_0x5df3fe2adce0, L_0x5df3fe2adce0, C4<1>, C4<1>;
v0x5df3fe14d740_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe14d800_0 .net "in_b", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe14d8c0_0 .net "out", 0 0, L_0x5df3fe2a8030;  alias, 1 drivers
S_0x5df3fe14dbc0 .scope module, "or_gate" "Or" 4 11, 8 3 0, S_0x5df3fe14a9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe153670_0 .net "branch1_out", 0 0, L_0x5df3fe19b900;  1 drivers
v0x5df3fe1537a0_0 .net "branch2_out", 0 0, L_0x5df3fe19bc20;  1 drivers
v0x5df3fe1538f0_0 .net "in_a", 0 0, L_0x5df3fe19b590;  alias, 1 drivers
v0x5df3fe1539c0_0 .net "in_b", 0 0, L_0x5df3fe19b6f0;  alias, 1 drivers
v0x5df3fe153a60_0 .net "out", 0 0, L_0x5df3fe2a9250;  alias, 1 drivers
v0x5df3fe153b00_0 .net "temp1_out", 0 0, L_0x5df3fe19b850;  1 drivers
v0x5df3fe153ba0_0 .net "temp2_out", 0 0, L_0x5df3fe19bb70;  1 drivers
v0x5df3fe153c40_0 .net "temp3_out", 0 0, L_0x5df3fe2a91e0;  1 drivers
S_0x5df3fe14ddf0 .scope module, "and_gate" "And" 8 9, 5 3 0, S_0x5df3fe14dbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe14eeb0_0 .net "in_a", 0 0, L_0x5df3fe19b590;  alias, 1 drivers
v0x5df3fe14ef50_0 .net "in_b", 0 0, L_0x5df3fe19b590;  alias, 1 drivers
v0x5df3fe14f010_0 .net "out", 0 0, L_0x5df3fe19b850;  alias, 1 drivers
v0x5df3fe14f130_0 .net "temp_out", 0 0, L_0x5df3fe19b7a0;  1 drivers
S_0x5df3fe14e060 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe14ddf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe19b7a0 .functor NAND 1, L_0x5df3fe19b590, L_0x5df3fe19b590, C4<1>, C4<1>;
v0x5df3fe14e2d0_0 .net "in_a", 0 0, L_0x5df3fe19b590;  alias, 1 drivers
v0x5df3fe14e390_0 .net "in_b", 0 0, L_0x5df3fe19b590;  alias, 1 drivers
v0x5df3fe14e4e0_0 .net "out", 0 0, L_0x5df3fe19b7a0;  alias, 1 drivers
S_0x5df3fe14e5e0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe14ddf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe14ed00_0 .net "in_a", 0 0, L_0x5df3fe19b7a0;  alias, 1 drivers
v0x5df3fe14eda0_0 .net "out", 0 0, L_0x5df3fe19b850;  alias, 1 drivers
S_0x5df3fe14e7b0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe14e5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe19b850 .functor NAND 1, L_0x5df3fe19b7a0, L_0x5df3fe19b7a0, C4<1>, C4<1>;
v0x5df3fe14ea20_0 .net "in_a", 0 0, L_0x5df3fe19b7a0;  alias, 1 drivers
v0x5df3fe14eb10_0 .net "in_b", 0 0, L_0x5df3fe19b7a0;  alias, 1 drivers
v0x5df3fe14ec00_0 .net "out", 0 0, L_0x5df3fe19b850;  alias, 1 drivers
S_0x5df3fe14f2a0 .scope module, "and_gate2" "And" 8 13, 5 3 0, S_0x5df3fe14dbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1502d0_0 .net "in_a", 0 0, L_0x5df3fe19b6f0;  alias, 1 drivers
v0x5df3fe150370_0 .net "in_b", 0 0, L_0x5df3fe19b6f0;  alias, 1 drivers
v0x5df3fe150430_0 .net "out", 0 0, L_0x5df3fe19bb70;  alias, 1 drivers
v0x5df3fe150550_0 .net "temp_out", 0 0, L_0x5df3fe19bac0;  1 drivers
S_0x5df3fe14f480 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe14f2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe19bac0 .functor NAND 1, L_0x5df3fe19b6f0, L_0x5df3fe19b6f0, C4<1>, C4<1>;
v0x5df3fe14f6f0_0 .net "in_a", 0 0, L_0x5df3fe19b6f0;  alias, 1 drivers
v0x5df3fe14f7b0_0 .net "in_b", 0 0, L_0x5df3fe19b6f0;  alias, 1 drivers
v0x5df3fe14f900_0 .net "out", 0 0, L_0x5df3fe19bac0;  alias, 1 drivers
S_0x5df3fe14fa00 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe14f2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe150120_0 .net "in_a", 0 0, L_0x5df3fe19bac0;  alias, 1 drivers
v0x5df3fe1501c0_0 .net "out", 0 0, L_0x5df3fe19bb70;  alias, 1 drivers
S_0x5df3fe14fbd0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe14fa00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe19bb70 .functor NAND 1, L_0x5df3fe19bac0, L_0x5df3fe19bac0, C4<1>, C4<1>;
v0x5df3fe14fe40_0 .net "in_a", 0 0, L_0x5df3fe19bac0;  alias, 1 drivers
v0x5df3fe14ff30_0 .net "in_b", 0 0, L_0x5df3fe19bac0;  alias, 1 drivers
v0x5df3fe150020_0 .net "out", 0 0, L_0x5df3fe19bb70;  alias, 1 drivers
S_0x5df3fe1506c0 .scope module, "and_gate3" "And" 8 17, 5 3 0, S_0x5df3fe14dbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe151700_0 .net "in_a", 0 0, L_0x5df3fe19b900;  alias, 1 drivers
v0x5df3fe1517d0_0 .net "in_b", 0 0, L_0x5df3fe19bc20;  alias, 1 drivers
v0x5df3fe1518a0_0 .net "out", 0 0, L_0x5df3fe2a91e0;  alias, 1 drivers
v0x5df3fe1519c0_0 .net "temp_out", 0 0, L_0x5df3fe19bcb0;  1 drivers
S_0x5df3fe1508a0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1506c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe19bcb0 .functor NAND 1, L_0x5df3fe19b900, L_0x5df3fe19bc20, C4<1>, C4<1>;
v0x5df3fe150af0_0 .net "in_a", 0 0, L_0x5df3fe19b900;  alias, 1 drivers
v0x5df3fe150bd0_0 .net "in_b", 0 0, L_0x5df3fe19bc20;  alias, 1 drivers
v0x5df3fe150c90_0 .net "out", 0 0, L_0x5df3fe19bcb0;  alias, 1 drivers
S_0x5df3fe150de0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1506c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe151550_0 .net "in_a", 0 0, L_0x5df3fe19bcb0;  alias, 1 drivers
v0x5df3fe1515f0_0 .net "out", 0 0, L_0x5df3fe2a91e0;  alias, 1 drivers
S_0x5df3fe151000 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe150de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a91e0 .functor NAND 1, L_0x5df3fe19bcb0, L_0x5df3fe19bcb0, C4<1>, C4<1>;
v0x5df3fe151270_0 .net "in_a", 0 0, L_0x5df3fe19bcb0;  alias, 1 drivers
v0x5df3fe151360_0 .net "in_b", 0 0, L_0x5df3fe19bcb0;  alias, 1 drivers
v0x5df3fe151450_0 .net "out", 0 0, L_0x5df3fe2a91e0;  alias, 1 drivers
S_0x5df3fe151b10 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x5df3fe14dbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe152240_0 .net "in_a", 0 0, L_0x5df3fe19b850;  alias, 1 drivers
v0x5df3fe1522e0_0 .net "out", 0 0, L_0x5df3fe19b900;  alias, 1 drivers
S_0x5df3fe151ce0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe151b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe19b900 .functor NAND 1, L_0x5df3fe19b850, L_0x5df3fe19b850, C4<1>, C4<1>;
v0x5df3fe151f50_0 .net "in_a", 0 0, L_0x5df3fe19b850;  alias, 1 drivers
v0x5df3fe152010_0 .net "in_b", 0 0, L_0x5df3fe19b850;  alias, 1 drivers
v0x5df3fe152160_0 .net "out", 0 0, L_0x5df3fe19b900;  alias, 1 drivers
S_0x5df3fe1523e0 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x5df3fe14dbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe152bb0_0 .net "in_a", 0 0, L_0x5df3fe19bb70;  alias, 1 drivers
v0x5df3fe152c50_0 .net "out", 0 0, L_0x5df3fe19bc20;  alias, 1 drivers
S_0x5df3fe152650 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1523e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe19bc20 .functor NAND 1, L_0x5df3fe19bb70, L_0x5df3fe19bb70, C4<1>, C4<1>;
v0x5df3fe1528c0_0 .net "in_a", 0 0, L_0x5df3fe19bb70;  alias, 1 drivers
v0x5df3fe152980_0 .net "in_b", 0 0, L_0x5df3fe19bb70;  alias, 1 drivers
v0x5df3fe152ad0_0 .net "out", 0 0, L_0x5df3fe19bc20;  alias, 1 drivers
S_0x5df3fe152d50 .scope module, "not_gate3" "Not" 8 18, 7 3 0, S_0x5df3fe14dbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1534f0_0 .net "in_a", 0 0, L_0x5df3fe2a91e0;  alias, 1 drivers
v0x5df3fe153590_0 .net "out", 0 0, L_0x5df3fe2a9250;  alias, 1 drivers
S_0x5df3fe152f70 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe152d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a9250 .functor NAND 1, L_0x5df3fe2a91e0, L_0x5df3fe2a91e0, C4<1>, C4<1>;
v0x5df3fe1531e0_0 .net "in_a", 0 0, L_0x5df3fe2a91e0;  alias, 1 drivers
v0x5df3fe1532a0_0 .net "in_b", 0 0, L_0x5df3fe2a91e0;  alias, 1 drivers
v0x5df3fe1533f0_0 .net "out", 0 0, L_0x5df3fe2a9250;  alias, 1 drivers
S_0x5df3fe154420 .scope module, "mux_gate11" "Mux" 3 18, 4 3 0, S_0x5df3fe136ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5df3fe15d780_0 .net "in_a", 0 0, L_0x5df3fe2a9e80;  1 drivers
v0x5df3fe15d820_0 .net "in_b", 0 0, L_0x5df3fe2a9f20;  1 drivers
v0x5df3fe15d930_0 .net "out", 0 0, L_0x5df3fe2a9d00;  1 drivers
v0x5df3fe15d9d0_0 .net "sel", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe15da70_0 .net "sel_out", 0 0, L_0x5df3fe2a9530;  1 drivers
v0x5df3fe15dbf0_0 .net "temp_a_out", 0 0, L_0x5df3fe2a9610;  1 drivers
v0x5df3fe15dda0_0 .net "temp_b_out", 0 0, L_0x5df3fe2a96f0;  1 drivers
S_0x5df3fe154620 .scope module, "and_gate" "And" 4 9, 5 3 0, S_0x5df3fe154420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe155680_0 .net "in_a", 0 0, L_0x5df3fe2a9e80;  alias, 1 drivers
v0x5df3fe155750_0 .net "in_b", 0 0, L_0x5df3fe2a9530;  alias, 1 drivers
v0x5df3fe155820_0 .net "out", 0 0, L_0x5df3fe2a9610;  alias, 1 drivers
v0x5df3fe155940_0 .net "temp_out", 0 0, L_0x5df3fe2a95a0;  1 drivers
S_0x5df3fe154890 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe154620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a95a0 .functor NAND 1, L_0x5df3fe2a9e80, L_0x5df3fe2a9530, C4<1>, C4<1>;
v0x5df3fe154b00_0 .net "in_a", 0 0, L_0x5df3fe2a9e80;  alias, 1 drivers
v0x5df3fe154be0_0 .net "in_b", 0 0, L_0x5df3fe2a9530;  alias, 1 drivers
v0x5df3fe154ca0_0 .net "out", 0 0, L_0x5df3fe2a95a0;  alias, 1 drivers
S_0x5df3fe154dc0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe154620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe155500_0 .net "in_a", 0 0, L_0x5df3fe2a95a0;  alias, 1 drivers
v0x5df3fe1555a0_0 .net "out", 0 0, L_0x5df3fe2a9610;  alias, 1 drivers
S_0x5df3fe154fe0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe154dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a9610 .functor NAND 1, L_0x5df3fe2a95a0, L_0x5df3fe2a95a0, C4<1>, C4<1>;
v0x5df3fe155250_0 .net "in_a", 0 0, L_0x5df3fe2a95a0;  alias, 1 drivers
v0x5df3fe155310_0 .net "in_b", 0 0, L_0x5df3fe2a95a0;  alias, 1 drivers
v0x5df3fe155400_0 .net "out", 0 0, L_0x5df3fe2a9610;  alias, 1 drivers
S_0x5df3fe155a00 .scope module, "and_gate3" "And" 4 10, 5 3 0, S_0x5df3fe154420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe156a10_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe156ab0_0 .net "in_b", 0 0, L_0x5df3fe2a9f20;  alias, 1 drivers
v0x5df3fe156ba0_0 .net "out", 0 0, L_0x5df3fe2a96f0;  alias, 1 drivers
v0x5df3fe156cc0_0 .net "temp_out", 0 0, L_0x5df3fe2a9680;  1 drivers
S_0x5df3fe155be0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe155a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a9680 .functor NAND 1, L_0x5df3fe2adce0, L_0x5df3fe2a9f20, C4<1>, C4<1>;
v0x5df3fe155e50_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe155f10_0 .net "in_b", 0 0, L_0x5df3fe2a9f20;  alias, 1 drivers
v0x5df3fe155fd0_0 .net "out", 0 0, L_0x5df3fe2a9680;  alias, 1 drivers
S_0x5df3fe1560f0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe155a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe156860_0 .net "in_a", 0 0, L_0x5df3fe2a9680;  alias, 1 drivers
v0x5df3fe156900_0 .net "out", 0 0, L_0x5df3fe2a96f0;  alias, 1 drivers
S_0x5df3fe156310 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1560f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a96f0 .functor NAND 1, L_0x5df3fe2a9680, L_0x5df3fe2a9680, C4<1>, C4<1>;
v0x5df3fe156580_0 .net "in_a", 0 0, L_0x5df3fe2a9680;  alias, 1 drivers
v0x5df3fe156670_0 .net "in_b", 0 0, L_0x5df3fe2a9680;  alias, 1 drivers
v0x5df3fe156760_0 .net "out", 0 0, L_0x5df3fe2a96f0;  alias, 1 drivers
S_0x5df3fe156d80 .scope module, "not_gate2" "Not" 4 8, 7 3 0, S_0x5df3fe154420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe157480_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe157520_0 .net "out", 0 0, L_0x5df3fe2a9530;  alias, 1 drivers
S_0x5df3fe156f50 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe156d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a9530 .functor NAND 1, L_0x5df3fe2adce0, L_0x5df3fe2adce0, C4<1>, C4<1>;
v0x5df3fe1571a0_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe157260_0 .net "in_b", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe157320_0 .net "out", 0 0, L_0x5df3fe2a9530;  alias, 1 drivers
S_0x5df3fe157620 .scope module, "or_gate" "Or" 4 11, 8 3 0, S_0x5df3fe154420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe15d0d0_0 .net "branch1_out", 0 0, L_0x5df3fe2a9840;  1 drivers
v0x5df3fe15d200_0 .net "branch2_out", 0 0, L_0x5df3fe2a9aa0;  1 drivers
v0x5df3fe15d350_0 .net "in_a", 0 0, L_0x5df3fe2a9610;  alias, 1 drivers
v0x5df3fe15d420_0 .net "in_b", 0 0, L_0x5df3fe2a96f0;  alias, 1 drivers
v0x5df3fe15d4c0_0 .net "out", 0 0, L_0x5df3fe2a9d00;  alias, 1 drivers
v0x5df3fe15d560_0 .net "temp1_out", 0 0, L_0x5df3fe2a97d0;  1 drivers
v0x5df3fe15d600_0 .net "temp2_out", 0 0, L_0x5df3fe2a9a30;  1 drivers
v0x5df3fe15d6a0_0 .net "temp3_out", 0 0, L_0x5df3fe2a9c90;  1 drivers
S_0x5df3fe157850 .scope module, "and_gate" "And" 8 9, 5 3 0, S_0x5df3fe157620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe158910_0 .net "in_a", 0 0, L_0x5df3fe2a9610;  alias, 1 drivers
v0x5df3fe1589b0_0 .net "in_b", 0 0, L_0x5df3fe2a9610;  alias, 1 drivers
v0x5df3fe158a70_0 .net "out", 0 0, L_0x5df3fe2a97d0;  alias, 1 drivers
v0x5df3fe158b90_0 .net "temp_out", 0 0, L_0x5df3fe2a9760;  1 drivers
S_0x5df3fe157ac0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe157850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a9760 .functor NAND 1, L_0x5df3fe2a9610, L_0x5df3fe2a9610, C4<1>, C4<1>;
v0x5df3fe157d30_0 .net "in_a", 0 0, L_0x5df3fe2a9610;  alias, 1 drivers
v0x5df3fe157df0_0 .net "in_b", 0 0, L_0x5df3fe2a9610;  alias, 1 drivers
v0x5df3fe157f40_0 .net "out", 0 0, L_0x5df3fe2a9760;  alias, 1 drivers
S_0x5df3fe158040 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe157850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe158760_0 .net "in_a", 0 0, L_0x5df3fe2a9760;  alias, 1 drivers
v0x5df3fe158800_0 .net "out", 0 0, L_0x5df3fe2a97d0;  alias, 1 drivers
S_0x5df3fe158210 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe158040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a97d0 .functor NAND 1, L_0x5df3fe2a9760, L_0x5df3fe2a9760, C4<1>, C4<1>;
v0x5df3fe158480_0 .net "in_a", 0 0, L_0x5df3fe2a9760;  alias, 1 drivers
v0x5df3fe158570_0 .net "in_b", 0 0, L_0x5df3fe2a9760;  alias, 1 drivers
v0x5df3fe158660_0 .net "out", 0 0, L_0x5df3fe2a97d0;  alias, 1 drivers
S_0x5df3fe158d00 .scope module, "and_gate2" "And" 8 13, 5 3 0, S_0x5df3fe157620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe159d30_0 .net "in_a", 0 0, L_0x5df3fe2a96f0;  alias, 1 drivers
v0x5df3fe159dd0_0 .net "in_b", 0 0, L_0x5df3fe2a96f0;  alias, 1 drivers
v0x5df3fe159e90_0 .net "out", 0 0, L_0x5df3fe2a9a30;  alias, 1 drivers
v0x5df3fe159fb0_0 .net "temp_out", 0 0, L_0x5df3fe2a99c0;  1 drivers
S_0x5df3fe158ee0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe158d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a99c0 .functor NAND 1, L_0x5df3fe2a96f0, L_0x5df3fe2a96f0, C4<1>, C4<1>;
v0x5df3fe159150_0 .net "in_a", 0 0, L_0x5df3fe2a96f0;  alias, 1 drivers
v0x5df3fe159210_0 .net "in_b", 0 0, L_0x5df3fe2a96f0;  alias, 1 drivers
v0x5df3fe159360_0 .net "out", 0 0, L_0x5df3fe2a99c0;  alias, 1 drivers
S_0x5df3fe159460 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe158d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe159b80_0 .net "in_a", 0 0, L_0x5df3fe2a99c0;  alias, 1 drivers
v0x5df3fe159c20_0 .net "out", 0 0, L_0x5df3fe2a9a30;  alias, 1 drivers
S_0x5df3fe159630 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe159460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a9a30 .functor NAND 1, L_0x5df3fe2a99c0, L_0x5df3fe2a99c0, C4<1>, C4<1>;
v0x5df3fe1598a0_0 .net "in_a", 0 0, L_0x5df3fe2a99c0;  alias, 1 drivers
v0x5df3fe159990_0 .net "in_b", 0 0, L_0x5df3fe2a99c0;  alias, 1 drivers
v0x5df3fe159a80_0 .net "out", 0 0, L_0x5df3fe2a9a30;  alias, 1 drivers
S_0x5df3fe15a120 .scope module, "and_gate3" "And" 8 17, 5 3 0, S_0x5df3fe157620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe15b160_0 .net "in_a", 0 0, L_0x5df3fe2a9840;  alias, 1 drivers
v0x5df3fe15b230_0 .net "in_b", 0 0, L_0x5df3fe2a9aa0;  alias, 1 drivers
v0x5df3fe15b300_0 .net "out", 0 0, L_0x5df3fe2a9c90;  alias, 1 drivers
v0x5df3fe15b420_0 .net "temp_out", 0 0, L_0x5df3fe2a9c20;  1 drivers
S_0x5df3fe15a300 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe15a120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a9c20 .functor NAND 1, L_0x5df3fe2a9840, L_0x5df3fe2a9aa0, C4<1>, C4<1>;
v0x5df3fe15a550_0 .net "in_a", 0 0, L_0x5df3fe2a9840;  alias, 1 drivers
v0x5df3fe15a630_0 .net "in_b", 0 0, L_0x5df3fe2a9aa0;  alias, 1 drivers
v0x5df3fe15a6f0_0 .net "out", 0 0, L_0x5df3fe2a9c20;  alias, 1 drivers
S_0x5df3fe15a840 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe15a120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe15afb0_0 .net "in_a", 0 0, L_0x5df3fe2a9c20;  alias, 1 drivers
v0x5df3fe15b050_0 .net "out", 0 0, L_0x5df3fe2a9c90;  alias, 1 drivers
S_0x5df3fe15aa60 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe15a840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a9c90 .functor NAND 1, L_0x5df3fe2a9c20, L_0x5df3fe2a9c20, C4<1>, C4<1>;
v0x5df3fe15acd0_0 .net "in_a", 0 0, L_0x5df3fe2a9c20;  alias, 1 drivers
v0x5df3fe15adc0_0 .net "in_b", 0 0, L_0x5df3fe2a9c20;  alias, 1 drivers
v0x5df3fe15aeb0_0 .net "out", 0 0, L_0x5df3fe2a9c90;  alias, 1 drivers
S_0x5df3fe15b570 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x5df3fe157620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe15bca0_0 .net "in_a", 0 0, L_0x5df3fe2a97d0;  alias, 1 drivers
v0x5df3fe15bd40_0 .net "out", 0 0, L_0x5df3fe2a9840;  alias, 1 drivers
S_0x5df3fe15b740 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe15b570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a9840 .functor NAND 1, L_0x5df3fe2a97d0, L_0x5df3fe2a97d0, C4<1>, C4<1>;
v0x5df3fe15b9b0_0 .net "in_a", 0 0, L_0x5df3fe2a97d0;  alias, 1 drivers
v0x5df3fe15ba70_0 .net "in_b", 0 0, L_0x5df3fe2a97d0;  alias, 1 drivers
v0x5df3fe15bbc0_0 .net "out", 0 0, L_0x5df3fe2a9840;  alias, 1 drivers
S_0x5df3fe15be40 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x5df3fe157620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe15c610_0 .net "in_a", 0 0, L_0x5df3fe2a9a30;  alias, 1 drivers
v0x5df3fe15c6b0_0 .net "out", 0 0, L_0x5df3fe2a9aa0;  alias, 1 drivers
S_0x5df3fe15c0b0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe15be40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a9aa0 .functor NAND 1, L_0x5df3fe2a9a30, L_0x5df3fe2a9a30, C4<1>, C4<1>;
v0x5df3fe15c320_0 .net "in_a", 0 0, L_0x5df3fe2a9a30;  alias, 1 drivers
v0x5df3fe15c3e0_0 .net "in_b", 0 0, L_0x5df3fe2a9a30;  alias, 1 drivers
v0x5df3fe15c530_0 .net "out", 0 0, L_0x5df3fe2a9aa0;  alias, 1 drivers
S_0x5df3fe15c7b0 .scope module, "not_gate3" "Not" 8 18, 7 3 0, S_0x5df3fe157620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe15cf50_0 .net "in_a", 0 0, L_0x5df3fe2a9c90;  alias, 1 drivers
v0x5df3fe15cff0_0 .net "out", 0 0, L_0x5df3fe2a9d00;  alias, 1 drivers
S_0x5df3fe15c9d0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe15c7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a9d00 .functor NAND 1, L_0x5df3fe2a9c90, L_0x5df3fe2a9c90, C4<1>, C4<1>;
v0x5df3fe15cc40_0 .net "in_a", 0 0, L_0x5df3fe2a9c90;  alias, 1 drivers
v0x5df3fe15cd00_0 .net "in_b", 0 0, L_0x5df3fe2a9c90;  alias, 1 drivers
v0x5df3fe15ce50_0 .net "out", 0 0, L_0x5df3fe2a9d00;  alias, 1 drivers
S_0x5df3fe15df90 .scope module, "mux_gate12" "Mux" 3 19, 4 3 0, S_0x5df3fe136ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5df3fe167310_0 .net "in_a", 0 0, L_0x5df3fe2aaa60;  1 drivers
v0x5df3fe1673b0_0 .net "in_b", 0 0, L_0x5df3fe2aab00;  1 drivers
v0x5df3fe1674c0_0 .net "out", 0 0, L_0x5df3fe2aa8a0;  1 drivers
v0x5df3fe167560_0 .net "sel", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe167600_0 .net "sel_out", 0 0, L_0x5df3fe2aa090;  1 drivers
v0x5df3fe167780_0 .net "temp_a_out", 0 0, L_0x5df3fe2aa170;  1 drivers
v0x5df3fe167930_0 .net "temp_b_out", 0 0, L_0x5df3fe2aa250;  1 drivers
S_0x5df3fe15e1e0 .scope module, "and_gate" "And" 4 9, 5 3 0, S_0x5df3fe15df90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe15f240_0 .net "in_a", 0 0, L_0x5df3fe2aaa60;  alias, 1 drivers
v0x5df3fe15f2e0_0 .net "in_b", 0 0, L_0x5df3fe2aa090;  alias, 1 drivers
v0x5df3fe15f3b0_0 .net "out", 0 0, L_0x5df3fe2aa170;  alias, 1 drivers
v0x5df3fe15f4d0_0 .net "temp_out", 0 0, L_0x5df3fe2aa100;  1 drivers
S_0x5df3fe15e450 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe15e1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2aa100 .functor NAND 1, L_0x5df3fe2aaa60, L_0x5df3fe2aa090, C4<1>, C4<1>;
v0x5df3fe15e6c0_0 .net "in_a", 0 0, L_0x5df3fe2aaa60;  alias, 1 drivers
v0x5df3fe15e7a0_0 .net "in_b", 0 0, L_0x5df3fe2aa090;  alias, 1 drivers
v0x5df3fe15e860_0 .net "out", 0 0, L_0x5df3fe2aa100;  alias, 1 drivers
S_0x5df3fe15e980 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe15e1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe15f0c0_0 .net "in_a", 0 0, L_0x5df3fe2aa100;  alias, 1 drivers
v0x5df3fe15f160_0 .net "out", 0 0, L_0x5df3fe2aa170;  alias, 1 drivers
S_0x5df3fe15eba0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe15e980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2aa170 .functor NAND 1, L_0x5df3fe2aa100, L_0x5df3fe2aa100, C4<1>, C4<1>;
v0x5df3fe15ee10_0 .net "in_a", 0 0, L_0x5df3fe2aa100;  alias, 1 drivers
v0x5df3fe15eed0_0 .net "in_b", 0 0, L_0x5df3fe2aa100;  alias, 1 drivers
v0x5df3fe15efc0_0 .net "out", 0 0, L_0x5df3fe2aa170;  alias, 1 drivers
S_0x5df3fe15f590 .scope module, "and_gate3" "And" 4 10, 5 3 0, S_0x5df3fe15df90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1605a0_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe160640_0 .net "in_b", 0 0, L_0x5df3fe2aab00;  alias, 1 drivers
v0x5df3fe160730_0 .net "out", 0 0, L_0x5df3fe2aa250;  alias, 1 drivers
v0x5df3fe160850_0 .net "temp_out", 0 0, L_0x5df3fe2aa1e0;  1 drivers
S_0x5df3fe15f770 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe15f590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2aa1e0 .functor NAND 1, L_0x5df3fe2adce0, L_0x5df3fe2aab00, C4<1>, C4<1>;
v0x5df3fe15f9e0_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe15faa0_0 .net "in_b", 0 0, L_0x5df3fe2aab00;  alias, 1 drivers
v0x5df3fe15fb60_0 .net "out", 0 0, L_0x5df3fe2aa1e0;  alias, 1 drivers
S_0x5df3fe15fc80 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe15f590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1603f0_0 .net "in_a", 0 0, L_0x5df3fe2aa1e0;  alias, 1 drivers
v0x5df3fe160490_0 .net "out", 0 0, L_0x5df3fe2aa250;  alias, 1 drivers
S_0x5df3fe15fea0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe15fc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2aa250 .functor NAND 1, L_0x5df3fe2aa1e0, L_0x5df3fe2aa1e0, C4<1>, C4<1>;
v0x5df3fe160110_0 .net "in_a", 0 0, L_0x5df3fe2aa1e0;  alias, 1 drivers
v0x5df3fe160200_0 .net "in_b", 0 0, L_0x5df3fe2aa1e0;  alias, 1 drivers
v0x5df3fe1602f0_0 .net "out", 0 0, L_0x5df3fe2aa250;  alias, 1 drivers
S_0x5df3fe160910 .scope module, "not_gate2" "Not" 4 8, 7 3 0, S_0x5df3fe15df90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe161010_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe1610b0_0 .net "out", 0 0, L_0x5df3fe2aa090;  alias, 1 drivers
S_0x5df3fe160ae0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe160910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2aa090 .functor NAND 1, L_0x5df3fe2adce0, L_0x5df3fe2adce0, C4<1>, C4<1>;
v0x5df3fe160d30_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe160df0_0 .net "in_b", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe160eb0_0 .net "out", 0 0, L_0x5df3fe2aa090;  alias, 1 drivers
S_0x5df3fe1611b0 .scope module, "or_gate" "Or" 4 11, 8 3 0, S_0x5df3fe15df90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe166c60_0 .net "branch1_out", 0 0, L_0x5df3fe2aa3a0;  1 drivers
v0x5df3fe166d90_0 .net "branch2_out", 0 0, L_0x5df3fe2aa600;  1 drivers
v0x5df3fe166ee0_0 .net "in_a", 0 0, L_0x5df3fe2aa170;  alias, 1 drivers
v0x5df3fe166fb0_0 .net "in_b", 0 0, L_0x5df3fe2aa250;  alias, 1 drivers
v0x5df3fe167050_0 .net "out", 0 0, L_0x5df3fe2aa8a0;  alias, 1 drivers
v0x5df3fe1670f0_0 .net "temp1_out", 0 0, L_0x5df3fe2aa330;  1 drivers
v0x5df3fe167190_0 .net "temp2_out", 0 0, L_0x5df3fe2aa590;  1 drivers
v0x5df3fe167230_0 .net "temp3_out", 0 0, L_0x5df3fe2aa7f0;  1 drivers
S_0x5df3fe1613e0 .scope module, "and_gate" "And" 8 9, 5 3 0, S_0x5df3fe1611b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1624a0_0 .net "in_a", 0 0, L_0x5df3fe2aa170;  alias, 1 drivers
v0x5df3fe162540_0 .net "in_b", 0 0, L_0x5df3fe2aa170;  alias, 1 drivers
v0x5df3fe162600_0 .net "out", 0 0, L_0x5df3fe2aa330;  alias, 1 drivers
v0x5df3fe162720_0 .net "temp_out", 0 0, L_0x5df3fe2aa2c0;  1 drivers
S_0x5df3fe161650 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1613e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2aa2c0 .functor NAND 1, L_0x5df3fe2aa170, L_0x5df3fe2aa170, C4<1>, C4<1>;
v0x5df3fe1618c0_0 .net "in_a", 0 0, L_0x5df3fe2aa170;  alias, 1 drivers
v0x5df3fe161980_0 .net "in_b", 0 0, L_0x5df3fe2aa170;  alias, 1 drivers
v0x5df3fe161ad0_0 .net "out", 0 0, L_0x5df3fe2aa2c0;  alias, 1 drivers
S_0x5df3fe161bd0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1613e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1622f0_0 .net "in_a", 0 0, L_0x5df3fe2aa2c0;  alias, 1 drivers
v0x5df3fe162390_0 .net "out", 0 0, L_0x5df3fe2aa330;  alias, 1 drivers
S_0x5df3fe161da0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe161bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2aa330 .functor NAND 1, L_0x5df3fe2aa2c0, L_0x5df3fe2aa2c0, C4<1>, C4<1>;
v0x5df3fe162010_0 .net "in_a", 0 0, L_0x5df3fe2aa2c0;  alias, 1 drivers
v0x5df3fe162100_0 .net "in_b", 0 0, L_0x5df3fe2aa2c0;  alias, 1 drivers
v0x5df3fe1621f0_0 .net "out", 0 0, L_0x5df3fe2aa330;  alias, 1 drivers
S_0x5df3fe162890 .scope module, "and_gate2" "And" 8 13, 5 3 0, S_0x5df3fe1611b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1638c0_0 .net "in_a", 0 0, L_0x5df3fe2aa250;  alias, 1 drivers
v0x5df3fe163960_0 .net "in_b", 0 0, L_0x5df3fe2aa250;  alias, 1 drivers
v0x5df3fe163a20_0 .net "out", 0 0, L_0x5df3fe2aa590;  alias, 1 drivers
v0x5df3fe163b40_0 .net "temp_out", 0 0, L_0x5df3fe2aa520;  1 drivers
S_0x5df3fe162a70 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe162890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2aa520 .functor NAND 1, L_0x5df3fe2aa250, L_0x5df3fe2aa250, C4<1>, C4<1>;
v0x5df3fe162ce0_0 .net "in_a", 0 0, L_0x5df3fe2aa250;  alias, 1 drivers
v0x5df3fe162da0_0 .net "in_b", 0 0, L_0x5df3fe2aa250;  alias, 1 drivers
v0x5df3fe162ef0_0 .net "out", 0 0, L_0x5df3fe2aa520;  alias, 1 drivers
S_0x5df3fe162ff0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe162890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe163710_0 .net "in_a", 0 0, L_0x5df3fe2aa520;  alias, 1 drivers
v0x5df3fe1637b0_0 .net "out", 0 0, L_0x5df3fe2aa590;  alias, 1 drivers
S_0x5df3fe1631c0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe162ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2aa590 .functor NAND 1, L_0x5df3fe2aa520, L_0x5df3fe2aa520, C4<1>, C4<1>;
v0x5df3fe163430_0 .net "in_a", 0 0, L_0x5df3fe2aa520;  alias, 1 drivers
v0x5df3fe163520_0 .net "in_b", 0 0, L_0x5df3fe2aa520;  alias, 1 drivers
v0x5df3fe163610_0 .net "out", 0 0, L_0x5df3fe2aa590;  alias, 1 drivers
S_0x5df3fe163cb0 .scope module, "and_gate3" "And" 8 17, 5 3 0, S_0x5df3fe1611b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe164cf0_0 .net "in_a", 0 0, L_0x5df3fe2aa3a0;  alias, 1 drivers
v0x5df3fe164dc0_0 .net "in_b", 0 0, L_0x5df3fe2aa600;  alias, 1 drivers
v0x5df3fe164e90_0 .net "out", 0 0, L_0x5df3fe2aa7f0;  alias, 1 drivers
v0x5df3fe164fb0_0 .net "temp_out", 0 0, L_0x5df3fe2aa780;  1 drivers
S_0x5df3fe163e90 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe163cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2aa780 .functor NAND 1, L_0x5df3fe2aa3a0, L_0x5df3fe2aa600, C4<1>, C4<1>;
v0x5df3fe1640e0_0 .net "in_a", 0 0, L_0x5df3fe2aa3a0;  alias, 1 drivers
v0x5df3fe1641c0_0 .net "in_b", 0 0, L_0x5df3fe2aa600;  alias, 1 drivers
v0x5df3fe164280_0 .net "out", 0 0, L_0x5df3fe2aa780;  alias, 1 drivers
S_0x5df3fe1643d0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe163cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe164b40_0 .net "in_a", 0 0, L_0x5df3fe2aa780;  alias, 1 drivers
v0x5df3fe164be0_0 .net "out", 0 0, L_0x5df3fe2aa7f0;  alias, 1 drivers
S_0x5df3fe1645f0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1643d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2aa7f0 .functor NAND 1, L_0x5df3fe2aa780, L_0x5df3fe2aa780, C4<1>, C4<1>;
v0x5df3fe164860_0 .net "in_a", 0 0, L_0x5df3fe2aa780;  alias, 1 drivers
v0x5df3fe164950_0 .net "in_b", 0 0, L_0x5df3fe2aa780;  alias, 1 drivers
v0x5df3fe164a40_0 .net "out", 0 0, L_0x5df3fe2aa7f0;  alias, 1 drivers
S_0x5df3fe165100 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x5df3fe1611b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe165830_0 .net "in_a", 0 0, L_0x5df3fe2aa330;  alias, 1 drivers
v0x5df3fe1658d0_0 .net "out", 0 0, L_0x5df3fe2aa3a0;  alias, 1 drivers
S_0x5df3fe1652d0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe165100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2aa3a0 .functor NAND 1, L_0x5df3fe2aa330, L_0x5df3fe2aa330, C4<1>, C4<1>;
v0x5df3fe165540_0 .net "in_a", 0 0, L_0x5df3fe2aa330;  alias, 1 drivers
v0x5df3fe165600_0 .net "in_b", 0 0, L_0x5df3fe2aa330;  alias, 1 drivers
v0x5df3fe165750_0 .net "out", 0 0, L_0x5df3fe2aa3a0;  alias, 1 drivers
S_0x5df3fe1659d0 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x5df3fe1611b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1661a0_0 .net "in_a", 0 0, L_0x5df3fe2aa590;  alias, 1 drivers
v0x5df3fe166240_0 .net "out", 0 0, L_0x5df3fe2aa600;  alias, 1 drivers
S_0x5df3fe165c40 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1659d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2aa600 .functor NAND 1, L_0x5df3fe2aa590, L_0x5df3fe2aa590, C4<1>, C4<1>;
v0x5df3fe165eb0_0 .net "in_a", 0 0, L_0x5df3fe2aa590;  alias, 1 drivers
v0x5df3fe165f70_0 .net "in_b", 0 0, L_0x5df3fe2aa590;  alias, 1 drivers
v0x5df3fe1660c0_0 .net "out", 0 0, L_0x5df3fe2aa600;  alias, 1 drivers
S_0x5df3fe166340 .scope module, "not_gate3" "Not" 8 18, 7 3 0, S_0x5df3fe1611b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe166ae0_0 .net "in_a", 0 0, L_0x5df3fe2aa7f0;  alias, 1 drivers
v0x5df3fe166b80_0 .net "out", 0 0, L_0x5df3fe2aa8a0;  alias, 1 drivers
S_0x5df3fe166560 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe166340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2aa8a0 .functor NAND 1, L_0x5df3fe2aa7f0, L_0x5df3fe2aa7f0, C4<1>, C4<1>;
v0x5df3fe1667d0_0 .net "in_a", 0 0, L_0x5df3fe2aa7f0;  alias, 1 drivers
v0x5df3fe166890_0 .net "in_b", 0 0, L_0x5df3fe2aa7f0;  alias, 1 drivers
v0x5df3fe1669e0_0 .net "out", 0 0, L_0x5df3fe2aa8a0;  alias, 1 drivers
S_0x5df3fe167b20 .scope module, "mux_gate13" "Mux" 3 20, 4 3 0, S_0x5df3fe136ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5df3fe170e80_0 .net "in_a", 0 0, L_0x5df3fe2ab950;  1 drivers
v0x5df3fe170f20_0 .net "in_b", 0 0, L_0x5df3fe2ab9f0;  1 drivers
v0x5df3fe171030_0 .net "out", 0 0, L_0x5df3fe2ab790;  1 drivers
v0x5df3fe1710d0_0 .net "sel", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe171170_0 .net "sel_out", 0 0, L_0x5df3fe2aac80;  1 drivers
v0x5df3fe1712f0_0 .net "temp_a_out", 0 0, L_0x5df3fe2aade0;  1 drivers
v0x5df3fe1714a0_0 .net "temp_b_out", 0 0, L_0x5df3fe2aaf40;  1 drivers
S_0x5df3fe167d20 .scope module, "and_gate" "And" 4 9, 5 3 0, S_0x5df3fe167b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe168d80_0 .net "in_a", 0 0, L_0x5df3fe2ab950;  alias, 1 drivers
v0x5df3fe168e50_0 .net "in_b", 0 0, L_0x5df3fe2aac80;  alias, 1 drivers
v0x5df3fe168f20_0 .net "out", 0 0, L_0x5df3fe2aade0;  alias, 1 drivers
v0x5df3fe169040_0 .net "temp_out", 0 0, L_0x5df3fe2aad30;  1 drivers
S_0x5df3fe167f90 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe167d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2aad30 .functor NAND 1, L_0x5df3fe2ab950, L_0x5df3fe2aac80, C4<1>, C4<1>;
v0x5df3fe168200_0 .net "in_a", 0 0, L_0x5df3fe2ab950;  alias, 1 drivers
v0x5df3fe1682e0_0 .net "in_b", 0 0, L_0x5df3fe2aac80;  alias, 1 drivers
v0x5df3fe1683a0_0 .net "out", 0 0, L_0x5df3fe2aad30;  alias, 1 drivers
S_0x5df3fe1684c0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe167d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe168c00_0 .net "in_a", 0 0, L_0x5df3fe2aad30;  alias, 1 drivers
v0x5df3fe168ca0_0 .net "out", 0 0, L_0x5df3fe2aade0;  alias, 1 drivers
S_0x5df3fe1686e0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1684c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2aade0 .functor NAND 1, L_0x5df3fe2aad30, L_0x5df3fe2aad30, C4<1>, C4<1>;
v0x5df3fe168950_0 .net "in_a", 0 0, L_0x5df3fe2aad30;  alias, 1 drivers
v0x5df3fe168a10_0 .net "in_b", 0 0, L_0x5df3fe2aad30;  alias, 1 drivers
v0x5df3fe168b00_0 .net "out", 0 0, L_0x5df3fe2aade0;  alias, 1 drivers
S_0x5df3fe169100 .scope module, "and_gate3" "And" 4 10, 5 3 0, S_0x5df3fe167b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe16a110_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe16a1b0_0 .net "in_b", 0 0, L_0x5df3fe2ab9f0;  alias, 1 drivers
v0x5df3fe16a2a0_0 .net "out", 0 0, L_0x5df3fe2aaf40;  alias, 1 drivers
v0x5df3fe16a3c0_0 .net "temp_out", 0 0, L_0x5df3fe2aae90;  1 drivers
S_0x5df3fe1692e0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe169100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2aae90 .functor NAND 1, L_0x5df3fe2adce0, L_0x5df3fe2ab9f0, C4<1>, C4<1>;
v0x5df3fe169550_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe169610_0 .net "in_b", 0 0, L_0x5df3fe2ab9f0;  alias, 1 drivers
v0x5df3fe1696d0_0 .net "out", 0 0, L_0x5df3fe2aae90;  alias, 1 drivers
S_0x5df3fe1697f0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe169100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe169f60_0 .net "in_a", 0 0, L_0x5df3fe2aae90;  alias, 1 drivers
v0x5df3fe16a000_0 .net "out", 0 0, L_0x5df3fe2aaf40;  alias, 1 drivers
S_0x5df3fe169a10 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1697f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2aaf40 .functor NAND 1, L_0x5df3fe2aae90, L_0x5df3fe2aae90, C4<1>, C4<1>;
v0x5df3fe169c80_0 .net "in_a", 0 0, L_0x5df3fe2aae90;  alias, 1 drivers
v0x5df3fe169d70_0 .net "in_b", 0 0, L_0x5df3fe2aae90;  alias, 1 drivers
v0x5df3fe169e60_0 .net "out", 0 0, L_0x5df3fe2aaf40;  alias, 1 drivers
S_0x5df3fe16a480 .scope module, "not_gate2" "Not" 4 8, 7 3 0, S_0x5df3fe167b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe16ab80_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe16ac20_0 .net "out", 0 0, L_0x5df3fe2aac80;  alias, 1 drivers
S_0x5df3fe16a650 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe16a480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2aac80 .functor NAND 1, L_0x5df3fe2adce0, L_0x5df3fe2adce0, C4<1>, C4<1>;
v0x5df3fe16a8a0_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe16a960_0 .net "in_b", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe16aa20_0 .net "out", 0 0, L_0x5df3fe2aac80;  alias, 1 drivers
S_0x5df3fe16ad20 .scope module, "or_gate" "Or" 4 11, 8 3 0, S_0x5df3fe167b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1707d0_0 .net "branch1_out", 0 0, L_0x5df3fe2ab150;  1 drivers
v0x5df3fe170900_0 .net "branch2_out", 0 0, L_0x5df3fe2ab470;  1 drivers
v0x5df3fe170a50_0 .net "in_a", 0 0, L_0x5df3fe2aade0;  alias, 1 drivers
v0x5df3fe170b20_0 .net "in_b", 0 0, L_0x5df3fe2aaf40;  alias, 1 drivers
v0x5df3fe170bc0_0 .net "out", 0 0, L_0x5df3fe2ab790;  alias, 1 drivers
v0x5df3fe170c60_0 .net "temp1_out", 0 0, L_0x5df3fe2ab0a0;  1 drivers
v0x5df3fe170d00_0 .net "temp2_out", 0 0, L_0x5df3fe2ab3c0;  1 drivers
v0x5df3fe170da0_0 .net "temp3_out", 0 0, L_0x5df3fe2ab6e0;  1 drivers
S_0x5df3fe16af50 .scope module, "and_gate" "And" 8 9, 5 3 0, S_0x5df3fe16ad20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe16c010_0 .net "in_a", 0 0, L_0x5df3fe2aade0;  alias, 1 drivers
v0x5df3fe16c0b0_0 .net "in_b", 0 0, L_0x5df3fe2aade0;  alias, 1 drivers
v0x5df3fe16c170_0 .net "out", 0 0, L_0x5df3fe2ab0a0;  alias, 1 drivers
v0x5df3fe16c290_0 .net "temp_out", 0 0, L_0x5df3fe2aaff0;  1 drivers
S_0x5df3fe16b1c0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe16af50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2aaff0 .functor NAND 1, L_0x5df3fe2aade0, L_0x5df3fe2aade0, C4<1>, C4<1>;
v0x5df3fe16b430_0 .net "in_a", 0 0, L_0x5df3fe2aade0;  alias, 1 drivers
v0x5df3fe16b4f0_0 .net "in_b", 0 0, L_0x5df3fe2aade0;  alias, 1 drivers
v0x5df3fe16b640_0 .net "out", 0 0, L_0x5df3fe2aaff0;  alias, 1 drivers
S_0x5df3fe16b740 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe16af50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe16be60_0 .net "in_a", 0 0, L_0x5df3fe2aaff0;  alias, 1 drivers
v0x5df3fe16bf00_0 .net "out", 0 0, L_0x5df3fe2ab0a0;  alias, 1 drivers
S_0x5df3fe16b910 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe16b740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ab0a0 .functor NAND 1, L_0x5df3fe2aaff0, L_0x5df3fe2aaff0, C4<1>, C4<1>;
v0x5df3fe16bb80_0 .net "in_a", 0 0, L_0x5df3fe2aaff0;  alias, 1 drivers
v0x5df3fe16bc70_0 .net "in_b", 0 0, L_0x5df3fe2aaff0;  alias, 1 drivers
v0x5df3fe16bd60_0 .net "out", 0 0, L_0x5df3fe2ab0a0;  alias, 1 drivers
S_0x5df3fe16c400 .scope module, "and_gate2" "And" 8 13, 5 3 0, S_0x5df3fe16ad20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe16d430_0 .net "in_a", 0 0, L_0x5df3fe2aaf40;  alias, 1 drivers
v0x5df3fe16d4d0_0 .net "in_b", 0 0, L_0x5df3fe2aaf40;  alias, 1 drivers
v0x5df3fe16d590_0 .net "out", 0 0, L_0x5df3fe2ab3c0;  alias, 1 drivers
v0x5df3fe16d6b0_0 .net "temp_out", 0 0, L_0x5df3fe2ab310;  1 drivers
S_0x5df3fe16c5e0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe16c400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ab310 .functor NAND 1, L_0x5df3fe2aaf40, L_0x5df3fe2aaf40, C4<1>, C4<1>;
v0x5df3fe16c850_0 .net "in_a", 0 0, L_0x5df3fe2aaf40;  alias, 1 drivers
v0x5df3fe16c910_0 .net "in_b", 0 0, L_0x5df3fe2aaf40;  alias, 1 drivers
v0x5df3fe16ca60_0 .net "out", 0 0, L_0x5df3fe2ab310;  alias, 1 drivers
S_0x5df3fe16cb60 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe16c400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe16d280_0 .net "in_a", 0 0, L_0x5df3fe2ab310;  alias, 1 drivers
v0x5df3fe16d320_0 .net "out", 0 0, L_0x5df3fe2ab3c0;  alias, 1 drivers
S_0x5df3fe16cd30 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe16cb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ab3c0 .functor NAND 1, L_0x5df3fe2ab310, L_0x5df3fe2ab310, C4<1>, C4<1>;
v0x5df3fe16cfa0_0 .net "in_a", 0 0, L_0x5df3fe2ab310;  alias, 1 drivers
v0x5df3fe16d090_0 .net "in_b", 0 0, L_0x5df3fe2ab310;  alias, 1 drivers
v0x5df3fe16d180_0 .net "out", 0 0, L_0x5df3fe2ab3c0;  alias, 1 drivers
S_0x5df3fe16d820 .scope module, "and_gate3" "And" 8 17, 5 3 0, S_0x5df3fe16ad20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe16e860_0 .net "in_a", 0 0, L_0x5df3fe2ab150;  alias, 1 drivers
v0x5df3fe16e930_0 .net "in_b", 0 0, L_0x5df3fe2ab470;  alias, 1 drivers
v0x5df3fe16ea00_0 .net "out", 0 0, L_0x5df3fe2ab6e0;  alias, 1 drivers
v0x5df3fe16eb20_0 .net "temp_out", 0 0, L_0x5df3fe2ab630;  1 drivers
S_0x5df3fe16da00 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe16d820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ab630 .functor NAND 1, L_0x5df3fe2ab150, L_0x5df3fe2ab470, C4<1>, C4<1>;
v0x5df3fe16dc50_0 .net "in_a", 0 0, L_0x5df3fe2ab150;  alias, 1 drivers
v0x5df3fe16dd30_0 .net "in_b", 0 0, L_0x5df3fe2ab470;  alias, 1 drivers
v0x5df3fe16ddf0_0 .net "out", 0 0, L_0x5df3fe2ab630;  alias, 1 drivers
S_0x5df3fe16df40 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe16d820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe16e6b0_0 .net "in_a", 0 0, L_0x5df3fe2ab630;  alias, 1 drivers
v0x5df3fe16e750_0 .net "out", 0 0, L_0x5df3fe2ab6e0;  alias, 1 drivers
S_0x5df3fe16e160 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe16df40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ab6e0 .functor NAND 1, L_0x5df3fe2ab630, L_0x5df3fe2ab630, C4<1>, C4<1>;
v0x5df3fe16e3d0_0 .net "in_a", 0 0, L_0x5df3fe2ab630;  alias, 1 drivers
v0x5df3fe16e4c0_0 .net "in_b", 0 0, L_0x5df3fe2ab630;  alias, 1 drivers
v0x5df3fe16e5b0_0 .net "out", 0 0, L_0x5df3fe2ab6e0;  alias, 1 drivers
S_0x5df3fe16ec70 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x5df3fe16ad20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe16f3a0_0 .net "in_a", 0 0, L_0x5df3fe2ab0a0;  alias, 1 drivers
v0x5df3fe16f440_0 .net "out", 0 0, L_0x5df3fe2ab150;  alias, 1 drivers
S_0x5df3fe16ee40 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe16ec70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ab150 .functor NAND 1, L_0x5df3fe2ab0a0, L_0x5df3fe2ab0a0, C4<1>, C4<1>;
v0x5df3fe16f0b0_0 .net "in_a", 0 0, L_0x5df3fe2ab0a0;  alias, 1 drivers
v0x5df3fe16f170_0 .net "in_b", 0 0, L_0x5df3fe2ab0a0;  alias, 1 drivers
v0x5df3fe16f2c0_0 .net "out", 0 0, L_0x5df3fe2ab150;  alias, 1 drivers
S_0x5df3fe16f540 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x5df3fe16ad20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe16fd10_0 .net "in_a", 0 0, L_0x5df3fe2ab3c0;  alias, 1 drivers
v0x5df3fe16fdb0_0 .net "out", 0 0, L_0x5df3fe2ab470;  alias, 1 drivers
S_0x5df3fe16f7b0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe16f540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ab470 .functor NAND 1, L_0x5df3fe2ab3c0, L_0x5df3fe2ab3c0, C4<1>, C4<1>;
v0x5df3fe16fa20_0 .net "in_a", 0 0, L_0x5df3fe2ab3c0;  alias, 1 drivers
v0x5df3fe16fae0_0 .net "in_b", 0 0, L_0x5df3fe2ab3c0;  alias, 1 drivers
v0x5df3fe16fc30_0 .net "out", 0 0, L_0x5df3fe2ab470;  alias, 1 drivers
S_0x5df3fe16feb0 .scope module, "not_gate3" "Not" 8 18, 7 3 0, S_0x5df3fe16ad20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe170650_0 .net "in_a", 0 0, L_0x5df3fe2ab6e0;  alias, 1 drivers
v0x5df3fe1706f0_0 .net "out", 0 0, L_0x5df3fe2ab790;  alias, 1 drivers
S_0x5df3fe1700d0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe16feb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ab790 .functor NAND 1, L_0x5df3fe2ab6e0, L_0x5df3fe2ab6e0, C4<1>, C4<1>;
v0x5df3fe170340_0 .net "in_a", 0 0, L_0x5df3fe2ab6e0;  alias, 1 drivers
v0x5df3fe170400_0 .net "in_b", 0 0, L_0x5df3fe2ab6e0;  alias, 1 drivers
v0x5df3fe170550_0 .net "out", 0 0, L_0x5df3fe2ab790;  alias, 1 drivers
S_0x5df3fe171690 .scope module, "mux_gate14" "Mux" 3 21, 4 3 0, S_0x5df3fe136ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5df3fe17a9f0_0 .net "in_a", 0 0, L_0x5df3fe2ac850;  1 drivers
v0x5df3fe17aa90_0 .net "in_b", 0 0, L_0x5df3fe2acb00;  1 drivers
v0x5df3fe17aba0_0 .net "out", 0 0, L_0x5df3fe2ac690;  1 drivers
v0x5df3fe17ac40_0 .net "sel", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe17ace0_0 .net "sel_out", 0 0, L_0x5df3fe2abb80;  1 drivers
v0x5df3fe17ae60_0 .net "temp_a_out", 0 0, L_0x5df3fe2abce0;  1 drivers
v0x5df3fe17b010_0 .net "temp_b_out", 0 0, L_0x5df3fe2abe40;  1 drivers
S_0x5df3fe171890 .scope module, "and_gate" "And" 4 9, 5 3 0, S_0x5df3fe171690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1728f0_0 .net "in_a", 0 0, L_0x5df3fe2ac850;  alias, 1 drivers
v0x5df3fe1729c0_0 .net "in_b", 0 0, L_0x5df3fe2abb80;  alias, 1 drivers
v0x5df3fe172a90_0 .net "out", 0 0, L_0x5df3fe2abce0;  alias, 1 drivers
v0x5df3fe172bb0_0 .net "temp_out", 0 0, L_0x5df3fe2abc30;  1 drivers
S_0x5df3fe171b00 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe171890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2abc30 .functor NAND 1, L_0x5df3fe2ac850, L_0x5df3fe2abb80, C4<1>, C4<1>;
v0x5df3fe171d70_0 .net "in_a", 0 0, L_0x5df3fe2ac850;  alias, 1 drivers
v0x5df3fe171e50_0 .net "in_b", 0 0, L_0x5df3fe2abb80;  alias, 1 drivers
v0x5df3fe171f10_0 .net "out", 0 0, L_0x5df3fe2abc30;  alias, 1 drivers
S_0x5df3fe172030 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe171890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe172770_0 .net "in_a", 0 0, L_0x5df3fe2abc30;  alias, 1 drivers
v0x5df3fe172810_0 .net "out", 0 0, L_0x5df3fe2abce0;  alias, 1 drivers
S_0x5df3fe172250 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe172030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2abce0 .functor NAND 1, L_0x5df3fe2abc30, L_0x5df3fe2abc30, C4<1>, C4<1>;
v0x5df3fe1724c0_0 .net "in_a", 0 0, L_0x5df3fe2abc30;  alias, 1 drivers
v0x5df3fe172580_0 .net "in_b", 0 0, L_0x5df3fe2abc30;  alias, 1 drivers
v0x5df3fe172670_0 .net "out", 0 0, L_0x5df3fe2abce0;  alias, 1 drivers
S_0x5df3fe172c70 .scope module, "and_gate3" "And" 4 10, 5 3 0, S_0x5df3fe171690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe173c80_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe173d20_0 .net "in_b", 0 0, L_0x5df3fe2acb00;  alias, 1 drivers
v0x5df3fe173e10_0 .net "out", 0 0, L_0x5df3fe2abe40;  alias, 1 drivers
v0x5df3fe173f30_0 .net "temp_out", 0 0, L_0x5df3fe2abd90;  1 drivers
S_0x5df3fe172e50 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe172c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2abd90 .functor NAND 1, L_0x5df3fe2adce0, L_0x5df3fe2acb00, C4<1>, C4<1>;
v0x5df3fe1730c0_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe173180_0 .net "in_b", 0 0, L_0x5df3fe2acb00;  alias, 1 drivers
v0x5df3fe173240_0 .net "out", 0 0, L_0x5df3fe2abd90;  alias, 1 drivers
S_0x5df3fe173360 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe172c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe173ad0_0 .net "in_a", 0 0, L_0x5df3fe2abd90;  alias, 1 drivers
v0x5df3fe173b70_0 .net "out", 0 0, L_0x5df3fe2abe40;  alias, 1 drivers
S_0x5df3fe173580 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe173360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2abe40 .functor NAND 1, L_0x5df3fe2abd90, L_0x5df3fe2abd90, C4<1>, C4<1>;
v0x5df3fe1737f0_0 .net "in_a", 0 0, L_0x5df3fe2abd90;  alias, 1 drivers
v0x5df3fe1738e0_0 .net "in_b", 0 0, L_0x5df3fe2abd90;  alias, 1 drivers
v0x5df3fe1739d0_0 .net "out", 0 0, L_0x5df3fe2abe40;  alias, 1 drivers
S_0x5df3fe173ff0 .scope module, "not_gate2" "Not" 4 8, 7 3 0, S_0x5df3fe171690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1746f0_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe174790_0 .net "out", 0 0, L_0x5df3fe2abb80;  alias, 1 drivers
S_0x5df3fe1741c0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe173ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2abb80 .functor NAND 1, L_0x5df3fe2adce0, L_0x5df3fe2adce0, C4<1>, C4<1>;
v0x5df3fe174410_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe1744d0_0 .net "in_b", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe174590_0 .net "out", 0 0, L_0x5df3fe2abb80;  alias, 1 drivers
S_0x5df3fe174890 .scope module, "or_gate" "Or" 4 11, 8 3 0, S_0x5df3fe171690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe17a340_0 .net "branch1_out", 0 0, L_0x5df3fe2ac050;  1 drivers
v0x5df3fe17a470_0 .net "branch2_out", 0 0, L_0x5df3fe2ac370;  1 drivers
v0x5df3fe17a5c0_0 .net "in_a", 0 0, L_0x5df3fe2abce0;  alias, 1 drivers
v0x5df3fe17a690_0 .net "in_b", 0 0, L_0x5df3fe2abe40;  alias, 1 drivers
v0x5df3fe17a730_0 .net "out", 0 0, L_0x5df3fe2ac690;  alias, 1 drivers
v0x5df3fe17a7d0_0 .net "temp1_out", 0 0, L_0x5df3fe2abfa0;  1 drivers
v0x5df3fe17a870_0 .net "temp2_out", 0 0, L_0x5df3fe2ac2c0;  1 drivers
v0x5df3fe17a910_0 .net "temp3_out", 0 0, L_0x5df3fe2ac5e0;  1 drivers
S_0x5df3fe174ac0 .scope module, "and_gate" "And" 8 9, 5 3 0, S_0x5df3fe174890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe175b80_0 .net "in_a", 0 0, L_0x5df3fe2abce0;  alias, 1 drivers
v0x5df3fe175c20_0 .net "in_b", 0 0, L_0x5df3fe2abce0;  alias, 1 drivers
v0x5df3fe175ce0_0 .net "out", 0 0, L_0x5df3fe2abfa0;  alias, 1 drivers
v0x5df3fe175e00_0 .net "temp_out", 0 0, L_0x5df3fe2abef0;  1 drivers
S_0x5df3fe174d30 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe174ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2abef0 .functor NAND 1, L_0x5df3fe2abce0, L_0x5df3fe2abce0, C4<1>, C4<1>;
v0x5df3fe174fa0_0 .net "in_a", 0 0, L_0x5df3fe2abce0;  alias, 1 drivers
v0x5df3fe175060_0 .net "in_b", 0 0, L_0x5df3fe2abce0;  alias, 1 drivers
v0x5df3fe1751b0_0 .net "out", 0 0, L_0x5df3fe2abef0;  alias, 1 drivers
S_0x5df3fe1752b0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe174ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1759d0_0 .net "in_a", 0 0, L_0x5df3fe2abef0;  alias, 1 drivers
v0x5df3fe175a70_0 .net "out", 0 0, L_0x5df3fe2abfa0;  alias, 1 drivers
S_0x5df3fe175480 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1752b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2abfa0 .functor NAND 1, L_0x5df3fe2abef0, L_0x5df3fe2abef0, C4<1>, C4<1>;
v0x5df3fe1756f0_0 .net "in_a", 0 0, L_0x5df3fe2abef0;  alias, 1 drivers
v0x5df3fe1757e0_0 .net "in_b", 0 0, L_0x5df3fe2abef0;  alias, 1 drivers
v0x5df3fe1758d0_0 .net "out", 0 0, L_0x5df3fe2abfa0;  alias, 1 drivers
S_0x5df3fe175f70 .scope module, "and_gate2" "And" 8 13, 5 3 0, S_0x5df3fe174890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe176fa0_0 .net "in_a", 0 0, L_0x5df3fe2abe40;  alias, 1 drivers
v0x5df3fe177040_0 .net "in_b", 0 0, L_0x5df3fe2abe40;  alias, 1 drivers
v0x5df3fe177100_0 .net "out", 0 0, L_0x5df3fe2ac2c0;  alias, 1 drivers
v0x5df3fe177220_0 .net "temp_out", 0 0, L_0x5df3fe2ac210;  1 drivers
S_0x5df3fe176150 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe175f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ac210 .functor NAND 1, L_0x5df3fe2abe40, L_0x5df3fe2abe40, C4<1>, C4<1>;
v0x5df3fe1763c0_0 .net "in_a", 0 0, L_0x5df3fe2abe40;  alias, 1 drivers
v0x5df3fe176480_0 .net "in_b", 0 0, L_0x5df3fe2abe40;  alias, 1 drivers
v0x5df3fe1765d0_0 .net "out", 0 0, L_0x5df3fe2ac210;  alias, 1 drivers
S_0x5df3fe1766d0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe175f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe176df0_0 .net "in_a", 0 0, L_0x5df3fe2ac210;  alias, 1 drivers
v0x5df3fe176e90_0 .net "out", 0 0, L_0x5df3fe2ac2c0;  alias, 1 drivers
S_0x5df3fe1768a0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1766d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ac2c0 .functor NAND 1, L_0x5df3fe2ac210, L_0x5df3fe2ac210, C4<1>, C4<1>;
v0x5df3fe176b10_0 .net "in_a", 0 0, L_0x5df3fe2ac210;  alias, 1 drivers
v0x5df3fe176c00_0 .net "in_b", 0 0, L_0x5df3fe2ac210;  alias, 1 drivers
v0x5df3fe176cf0_0 .net "out", 0 0, L_0x5df3fe2ac2c0;  alias, 1 drivers
S_0x5df3fe177390 .scope module, "and_gate3" "And" 8 17, 5 3 0, S_0x5df3fe174890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1783d0_0 .net "in_a", 0 0, L_0x5df3fe2ac050;  alias, 1 drivers
v0x5df3fe1784a0_0 .net "in_b", 0 0, L_0x5df3fe2ac370;  alias, 1 drivers
v0x5df3fe178570_0 .net "out", 0 0, L_0x5df3fe2ac5e0;  alias, 1 drivers
v0x5df3fe178690_0 .net "temp_out", 0 0, L_0x5df3fe2ac530;  1 drivers
S_0x5df3fe177570 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe177390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ac530 .functor NAND 1, L_0x5df3fe2ac050, L_0x5df3fe2ac370, C4<1>, C4<1>;
v0x5df3fe1777c0_0 .net "in_a", 0 0, L_0x5df3fe2ac050;  alias, 1 drivers
v0x5df3fe1778a0_0 .net "in_b", 0 0, L_0x5df3fe2ac370;  alias, 1 drivers
v0x5df3fe177960_0 .net "out", 0 0, L_0x5df3fe2ac530;  alias, 1 drivers
S_0x5df3fe177ab0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe177390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe178220_0 .net "in_a", 0 0, L_0x5df3fe2ac530;  alias, 1 drivers
v0x5df3fe1782c0_0 .net "out", 0 0, L_0x5df3fe2ac5e0;  alias, 1 drivers
S_0x5df3fe177cd0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe177ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ac5e0 .functor NAND 1, L_0x5df3fe2ac530, L_0x5df3fe2ac530, C4<1>, C4<1>;
v0x5df3fe177f40_0 .net "in_a", 0 0, L_0x5df3fe2ac530;  alias, 1 drivers
v0x5df3fe178030_0 .net "in_b", 0 0, L_0x5df3fe2ac530;  alias, 1 drivers
v0x5df3fe178120_0 .net "out", 0 0, L_0x5df3fe2ac5e0;  alias, 1 drivers
S_0x5df3fe1787e0 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x5df3fe174890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe178f10_0 .net "in_a", 0 0, L_0x5df3fe2abfa0;  alias, 1 drivers
v0x5df3fe178fb0_0 .net "out", 0 0, L_0x5df3fe2ac050;  alias, 1 drivers
S_0x5df3fe1789b0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1787e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ac050 .functor NAND 1, L_0x5df3fe2abfa0, L_0x5df3fe2abfa0, C4<1>, C4<1>;
v0x5df3fe178c20_0 .net "in_a", 0 0, L_0x5df3fe2abfa0;  alias, 1 drivers
v0x5df3fe178ce0_0 .net "in_b", 0 0, L_0x5df3fe2abfa0;  alias, 1 drivers
v0x5df3fe178e30_0 .net "out", 0 0, L_0x5df3fe2ac050;  alias, 1 drivers
S_0x5df3fe1790b0 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x5df3fe174890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe179880_0 .net "in_a", 0 0, L_0x5df3fe2ac2c0;  alias, 1 drivers
v0x5df3fe179920_0 .net "out", 0 0, L_0x5df3fe2ac370;  alias, 1 drivers
S_0x5df3fe179320 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1790b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ac370 .functor NAND 1, L_0x5df3fe2ac2c0, L_0x5df3fe2ac2c0, C4<1>, C4<1>;
v0x5df3fe179590_0 .net "in_a", 0 0, L_0x5df3fe2ac2c0;  alias, 1 drivers
v0x5df3fe179650_0 .net "in_b", 0 0, L_0x5df3fe2ac2c0;  alias, 1 drivers
v0x5df3fe1797a0_0 .net "out", 0 0, L_0x5df3fe2ac370;  alias, 1 drivers
S_0x5df3fe179a20 .scope module, "not_gate3" "Not" 8 18, 7 3 0, S_0x5df3fe174890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe17a1c0_0 .net "in_a", 0 0, L_0x5df3fe2ac5e0;  alias, 1 drivers
v0x5df3fe17a260_0 .net "out", 0 0, L_0x5df3fe2ac690;  alias, 1 drivers
S_0x5df3fe179c40 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe179a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ac690 .functor NAND 1, L_0x5df3fe2ac5e0, L_0x5df3fe2ac5e0, C4<1>, C4<1>;
v0x5df3fe179eb0_0 .net "in_a", 0 0, L_0x5df3fe2ac5e0;  alias, 1 drivers
v0x5df3fe179f70_0 .net "in_b", 0 0, L_0x5df3fe2ac5e0;  alias, 1 drivers
v0x5df3fe17a0c0_0 .net "out", 0 0, L_0x5df3fe2ac690;  alias, 1 drivers
S_0x5df3fe17b200 .scope module, "mux_gate15" "Mux" 3 22, 4 3 0, S_0x5df3fe136ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5df3fe184560_0 .net "in_a", 0 0, L_0x5df3fe2ad960;  1 drivers
v0x5df3fe184600_0 .net "in_b", 0 0, L_0x5df3fe2ada00;  1 drivers
v0x5df3fe184710_0 .net "out", 0 0, L_0x5df3fe2ad7a0;  1 drivers
v0x5df3fe1847b0_0 .net "sel", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe184850_0 .net "sel_out", 0 0, L_0x5df3fe2aceb0;  1 drivers
v0x5df3fe1849d0_0 .net "temp_a_out", 0 0, L_0x5df3fe2ad010;  1 drivers
v0x5df3fe184b80_0 .net "temp_b_out", 0 0, L_0x5df3fe2ad170;  1 drivers
S_0x5df3fe17b400 .scope module, "and_gate" "And" 4 9, 5 3 0, S_0x5df3fe17b200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe17c460_0 .net "in_a", 0 0, L_0x5df3fe2ad960;  alias, 1 drivers
v0x5df3fe17c530_0 .net "in_b", 0 0, L_0x5df3fe2aceb0;  alias, 1 drivers
v0x5df3fe17c600_0 .net "out", 0 0, L_0x5df3fe2ad010;  alias, 1 drivers
v0x5df3fe17c720_0 .net "temp_out", 0 0, L_0x5df3fe2acf60;  1 drivers
S_0x5df3fe17b670 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe17b400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2acf60 .functor NAND 1, L_0x5df3fe2ad960, L_0x5df3fe2aceb0, C4<1>, C4<1>;
v0x5df3fe17b8e0_0 .net "in_a", 0 0, L_0x5df3fe2ad960;  alias, 1 drivers
v0x5df3fe17b9c0_0 .net "in_b", 0 0, L_0x5df3fe2aceb0;  alias, 1 drivers
v0x5df3fe17ba80_0 .net "out", 0 0, L_0x5df3fe2acf60;  alias, 1 drivers
S_0x5df3fe17bba0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe17b400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe17c2e0_0 .net "in_a", 0 0, L_0x5df3fe2acf60;  alias, 1 drivers
v0x5df3fe17c380_0 .net "out", 0 0, L_0x5df3fe2ad010;  alias, 1 drivers
S_0x5df3fe17bdc0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe17bba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ad010 .functor NAND 1, L_0x5df3fe2acf60, L_0x5df3fe2acf60, C4<1>, C4<1>;
v0x5df3fe17c030_0 .net "in_a", 0 0, L_0x5df3fe2acf60;  alias, 1 drivers
v0x5df3fe17c0f0_0 .net "in_b", 0 0, L_0x5df3fe2acf60;  alias, 1 drivers
v0x5df3fe17c1e0_0 .net "out", 0 0, L_0x5df3fe2ad010;  alias, 1 drivers
S_0x5df3fe17c7e0 .scope module, "and_gate3" "And" 4 10, 5 3 0, S_0x5df3fe17b200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe17d7f0_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe17d890_0 .net "in_b", 0 0, L_0x5df3fe2ada00;  alias, 1 drivers
v0x5df3fe17d980_0 .net "out", 0 0, L_0x5df3fe2ad170;  alias, 1 drivers
v0x5df3fe17daa0_0 .net "temp_out", 0 0, L_0x5df3fe2ad0c0;  1 drivers
S_0x5df3fe17c9c0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe17c7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ad0c0 .functor NAND 1, L_0x5df3fe2adce0, L_0x5df3fe2ada00, C4<1>, C4<1>;
v0x5df3fe17cc30_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe17ccf0_0 .net "in_b", 0 0, L_0x5df3fe2ada00;  alias, 1 drivers
v0x5df3fe17cdb0_0 .net "out", 0 0, L_0x5df3fe2ad0c0;  alias, 1 drivers
S_0x5df3fe17ced0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe17c7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe17d640_0 .net "in_a", 0 0, L_0x5df3fe2ad0c0;  alias, 1 drivers
v0x5df3fe17d6e0_0 .net "out", 0 0, L_0x5df3fe2ad170;  alias, 1 drivers
S_0x5df3fe17d0f0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe17ced0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ad170 .functor NAND 1, L_0x5df3fe2ad0c0, L_0x5df3fe2ad0c0, C4<1>, C4<1>;
v0x5df3fe17d360_0 .net "in_a", 0 0, L_0x5df3fe2ad0c0;  alias, 1 drivers
v0x5df3fe17d450_0 .net "in_b", 0 0, L_0x5df3fe2ad0c0;  alias, 1 drivers
v0x5df3fe17d540_0 .net "out", 0 0, L_0x5df3fe2ad170;  alias, 1 drivers
S_0x5df3fe17db60 .scope module, "not_gate2" "Not" 4 8, 7 3 0, S_0x5df3fe17b200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe17e260_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe17e300_0 .net "out", 0 0, L_0x5df3fe2aceb0;  alias, 1 drivers
S_0x5df3fe17dd30 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe17db60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2aceb0 .functor NAND 1, L_0x5df3fe2adce0, L_0x5df3fe2adce0, C4<1>, C4<1>;
v0x5df3fe17df80_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe17e040_0 .net "in_b", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe17e100_0 .net "out", 0 0, L_0x5df3fe2aceb0;  alias, 1 drivers
S_0x5df3fe17e400 .scope module, "or_gate" "Or" 4 11, 8 3 0, S_0x5df3fe17b200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe183eb0_0 .net "branch1_out", 0 0, L_0x5df3fe2ad380;  1 drivers
v0x5df3fe183fe0_0 .net "branch2_out", 0 0, L_0x5df3fe2ad590;  1 drivers
v0x5df3fe184130_0 .net "in_a", 0 0, L_0x5df3fe2ad010;  alias, 1 drivers
v0x5df3fe184200_0 .net "in_b", 0 0, L_0x5df3fe2ad170;  alias, 1 drivers
v0x5df3fe1842a0_0 .net "out", 0 0, L_0x5df3fe2ad7a0;  alias, 1 drivers
v0x5df3fe184340_0 .net "temp1_out", 0 0, L_0x5df3fe2ad2d0;  1 drivers
v0x5df3fe1843e0_0 .net "temp2_out", 0 0, L_0x5df3fe2ad4e0;  1 drivers
v0x5df3fe184480_0 .net "temp3_out", 0 0, L_0x5df3fe2ad6f0;  1 drivers
S_0x5df3fe17e630 .scope module, "and_gate" "And" 8 9, 5 3 0, S_0x5df3fe17e400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe17f6f0_0 .net "in_a", 0 0, L_0x5df3fe2ad010;  alias, 1 drivers
v0x5df3fe17f790_0 .net "in_b", 0 0, L_0x5df3fe2ad010;  alias, 1 drivers
v0x5df3fe17f850_0 .net "out", 0 0, L_0x5df3fe2ad2d0;  alias, 1 drivers
v0x5df3fe17f970_0 .net "temp_out", 0 0, L_0x5df3fe2ad220;  1 drivers
S_0x5df3fe17e8a0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe17e630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ad220 .functor NAND 1, L_0x5df3fe2ad010, L_0x5df3fe2ad010, C4<1>, C4<1>;
v0x5df3fe17eb10_0 .net "in_a", 0 0, L_0x5df3fe2ad010;  alias, 1 drivers
v0x5df3fe17ebd0_0 .net "in_b", 0 0, L_0x5df3fe2ad010;  alias, 1 drivers
v0x5df3fe17ed20_0 .net "out", 0 0, L_0x5df3fe2ad220;  alias, 1 drivers
S_0x5df3fe17ee20 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe17e630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe17f540_0 .net "in_a", 0 0, L_0x5df3fe2ad220;  alias, 1 drivers
v0x5df3fe17f5e0_0 .net "out", 0 0, L_0x5df3fe2ad2d0;  alias, 1 drivers
S_0x5df3fe17eff0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe17ee20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ad2d0 .functor NAND 1, L_0x5df3fe2ad220, L_0x5df3fe2ad220, C4<1>, C4<1>;
v0x5df3fe17f260_0 .net "in_a", 0 0, L_0x5df3fe2ad220;  alias, 1 drivers
v0x5df3fe17f350_0 .net "in_b", 0 0, L_0x5df3fe2ad220;  alias, 1 drivers
v0x5df3fe17f440_0 .net "out", 0 0, L_0x5df3fe2ad2d0;  alias, 1 drivers
S_0x5df3fe17fae0 .scope module, "and_gate2" "And" 8 13, 5 3 0, S_0x5df3fe17e400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe180b10_0 .net "in_a", 0 0, L_0x5df3fe2ad170;  alias, 1 drivers
v0x5df3fe180bb0_0 .net "in_b", 0 0, L_0x5df3fe2ad170;  alias, 1 drivers
v0x5df3fe180c70_0 .net "out", 0 0, L_0x5df3fe2ad4e0;  alias, 1 drivers
v0x5df3fe180d90_0 .net "temp_out", 0 0, L_0x5df3fe2ad430;  1 drivers
S_0x5df3fe17fcc0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe17fae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ad430 .functor NAND 1, L_0x5df3fe2ad170, L_0x5df3fe2ad170, C4<1>, C4<1>;
v0x5df3fe17ff30_0 .net "in_a", 0 0, L_0x5df3fe2ad170;  alias, 1 drivers
v0x5df3fe17fff0_0 .net "in_b", 0 0, L_0x5df3fe2ad170;  alias, 1 drivers
v0x5df3fe180140_0 .net "out", 0 0, L_0x5df3fe2ad430;  alias, 1 drivers
S_0x5df3fe180240 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe17fae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe180960_0 .net "in_a", 0 0, L_0x5df3fe2ad430;  alias, 1 drivers
v0x5df3fe180a00_0 .net "out", 0 0, L_0x5df3fe2ad4e0;  alias, 1 drivers
S_0x5df3fe180410 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe180240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ad4e0 .functor NAND 1, L_0x5df3fe2ad430, L_0x5df3fe2ad430, C4<1>, C4<1>;
v0x5df3fe180680_0 .net "in_a", 0 0, L_0x5df3fe2ad430;  alias, 1 drivers
v0x5df3fe180770_0 .net "in_b", 0 0, L_0x5df3fe2ad430;  alias, 1 drivers
v0x5df3fe180860_0 .net "out", 0 0, L_0x5df3fe2ad4e0;  alias, 1 drivers
S_0x5df3fe180f00 .scope module, "and_gate3" "And" 8 17, 5 3 0, S_0x5df3fe17e400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe181f40_0 .net "in_a", 0 0, L_0x5df3fe2ad380;  alias, 1 drivers
v0x5df3fe182010_0 .net "in_b", 0 0, L_0x5df3fe2ad590;  alias, 1 drivers
v0x5df3fe1820e0_0 .net "out", 0 0, L_0x5df3fe2ad6f0;  alias, 1 drivers
v0x5df3fe182200_0 .net "temp_out", 0 0, L_0x5df3fe2ad640;  1 drivers
S_0x5df3fe1810e0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe180f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ad640 .functor NAND 1, L_0x5df3fe2ad380, L_0x5df3fe2ad590, C4<1>, C4<1>;
v0x5df3fe181330_0 .net "in_a", 0 0, L_0x5df3fe2ad380;  alias, 1 drivers
v0x5df3fe181410_0 .net "in_b", 0 0, L_0x5df3fe2ad590;  alias, 1 drivers
v0x5df3fe1814d0_0 .net "out", 0 0, L_0x5df3fe2ad640;  alias, 1 drivers
S_0x5df3fe181620 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe180f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe181d90_0 .net "in_a", 0 0, L_0x5df3fe2ad640;  alias, 1 drivers
v0x5df3fe181e30_0 .net "out", 0 0, L_0x5df3fe2ad6f0;  alias, 1 drivers
S_0x5df3fe181840 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe181620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ad6f0 .functor NAND 1, L_0x5df3fe2ad640, L_0x5df3fe2ad640, C4<1>, C4<1>;
v0x5df3fe181ab0_0 .net "in_a", 0 0, L_0x5df3fe2ad640;  alias, 1 drivers
v0x5df3fe181ba0_0 .net "in_b", 0 0, L_0x5df3fe2ad640;  alias, 1 drivers
v0x5df3fe181c90_0 .net "out", 0 0, L_0x5df3fe2ad6f0;  alias, 1 drivers
S_0x5df3fe182350 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x5df3fe17e400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe182a80_0 .net "in_a", 0 0, L_0x5df3fe2ad2d0;  alias, 1 drivers
v0x5df3fe182b20_0 .net "out", 0 0, L_0x5df3fe2ad380;  alias, 1 drivers
S_0x5df3fe182520 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe182350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ad380 .functor NAND 1, L_0x5df3fe2ad2d0, L_0x5df3fe2ad2d0, C4<1>, C4<1>;
v0x5df3fe182790_0 .net "in_a", 0 0, L_0x5df3fe2ad2d0;  alias, 1 drivers
v0x5df3fe182850_0 .net "in_b", 0 0, L_0x5df3fe2ad2d0;  alias, 1 drivers
v0x5df3fe1829a0_0 .net "out", 0 0, L_0x5df3fe2ad380;  alias, 1 drivers
S_0x5df3fe182c20 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x5df3fe17e400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1833f0_0 .net "in_a", 0 0, L_0x5df3fe2ad4e0;  alias, 1 drivers
v0x5df3fe183490_0 .net "out", 0 0, L_0x5df3fe2ad590;  alias, 1 drivers
S_0x5df3fe182e90 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe182c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ad590 .functor NAND 1, L_0x5df3fe2ad4e0, L_0x5df3fe2ad4e0, C4<1>, C4<1>;
v0x5df3fe183100_0 .net "in_a", 0 0, L_0x5df3fe2ad4e0;  alias, 1 drivers
v0x5df3fe1831c0_0 .net "in_b", 0 0, L_0x5df3fe2ad4e0;  alias, 1 drivers
v0x5df3fe183310_0 .net "out", 0 0, L_0x5df3fe2ad590;  alias, 1 drivers
S_0x5df3fe183590 .scope module, "not_gate3" "Not" 8 18, 7 3 0, S_0x5df3fe17e400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe183d30_0 .net "in_a", 0 0, L_0x5df3fe2ad6f0;  alias, 1 drivers
v0x5df3fe183dd0_0 .net "out", 0 0, L_0x5df3fe2ad7a0;  alias, 1 drivers
S_0x5df3fe1837b0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe183590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ad7a0 .functor NAND 1, L_0x5df3fe2ad6f0, L_0x5df3fe2ad6f0, C4<1>, C4<1>;
v0x5df3fe183a20_0 .net "in_a", 0 0, L_0x5df3fe2ad6f0;  alias, 1 drivers
v0x5df3fe183ae0_0 .net "in_b", 0 0, L_0x5df3fe2ad6f0;  alias, 1 drivers
v0x5df3fe183c30_0 .net "out", 0 0, L_0x5df3fe2ad7a0;  alias, 1 drivers
S_0x5df3fe184d70 .scope module, "mux_gate2" "Mux" 3 9, 4 3 0, S_0x5df3fe136ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5df3fe18e110_0 .net "in_a", 0 0, L_0x5df3fe2a1760;  1 drivers
v0x5df3fe18e1b0_0 .net "in_b", 0 0, L_0x5df3fe2a1800;  1 drivers
v0x5df3fe18e2c0_0 .net "out", 0 0, L_0x5df3fe2a15a0;  1 drivers
v0x5df3fe18e360_0 .net "sel", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe18e400_0 .net "sel_out", 0 0, L_0x5df3fe2a0b70;  1 drivers
v0x5df3fe18e580_0 .net "temp_a_out", 0 0, L_0x5df3fe2a0c50;  1 drivers
v0x5df3fe18e730_0 .net "temp_b_out", 0 0, L_0x5df3fe2a0d50;  1 drivers
S_0x5df3fe184f70 .scope module, "and_gate" "And" 4 9, 5 3 0, S_0x5df3fe184d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe185f80_0 .net "in_a", 0 0, L_0x5df3fe2a1760;  alias, 1 drivers
v0x5df3fe186050_0 .net "in_b", 0 0, L_0x5df3fe2a0b70;  alias, 1 drivers
v0x5df3fe186120_0 .net "out", 0 0, L_0x5df3fe2a0c50;  alias, 1 drivers
v0x5df3fe186240_0 .net "temp_out", 0 0, L_0x5df3fe2a0be0;  1 drivers
S_0x5df3fe185190 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe184f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a0be0 .functor NAND 1, L_0x5df3fe2a1760, L_0x5df3fe2a0b70, C4<1>, C4<1>;
v0x5df3fe185400_0 .net "in_a", 0 0, L_0x5df3fe2a1760;  alias, 1 drivers
v0x5df3fe1854e0_0 .net "in_b", 0 0, L_0x5df3fe2a0b70;  alias, 1 drivers
v0x5df3fe1855a0_0 .net "out", 0 0, L_0x5df3fe2a0be0;  alias, 1 drivers
S_0x5df3fe1856c0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe184f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe185e00_0 .net "in_a", 0 0, L_0x5df3fe2a0be0;  alias, 1 drivers
v0x5df3fe185ea0_0 .net "out", 0 0, L_0x5df3fe2a0c50;  alias, 1 drivers
S_0x5df3fe1858e0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1856c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a0c50 .functor NAND 1, L_0x5df3fe2a0be0, L_0x5df3fe2a0be0, C4<1>, C4<1>;
v0x5df3fe185b50_0 .net "in_a", 0 0, L_0x5df3fe2a0be0;  alias, 1 drivers
v0x5df3fe185c10_0 .net "in_b", 0 0, L_0x5df3fe2a0be0;  alias, 1 drivers
v0x5df3fe185d00_0 .net "out", 0 0, L_0x5df3fe2a0c50;  alias, 1 drivers
S_0x5df3fe186300 .scope module, "and_gate3" "And" 4 10, 5 3 0, S_0x5df3fe184d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe187310_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe1873b0_0 .net "in_b", 0 0, L_0x5df3fe2a1800;  alias, 1 drivers
v0x5df3fe1874a0_0 .net "out", 0 0, L_0x5df3fe2a0d50;  alias, 1 drivers
v0x5df3fe1875c0_0 .net "temp_out", 0 0, L_0x5df3fe2a0cc0;  1 drivers
S_0x5df3fe1864e0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe186300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a0cc0 .functor NAND 1, L_0x5df3fe2adce0, L_0x5df3fe2a1800, C4<1>, C4<1>;
v0x5df3fe186750_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe186810_0 .net "in_b", 0 0, L_0x5df3fe2a1800;  alias, 1 drivers
v0x5df3fe1868d0_0 .net "out", 0 0, L_0x5df3fe2a0cc0;  alias, 1 drivers
S_0x5df3fe1869f0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe186300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe187160_0 .net "in_a", 0 0, L_0x5df3fe2a0cc0;  alias, 1 drivers
v0x5df3fe187200_0 .net "out", 0 0, L_0x5df3fe2a0d50;  alias, 1 drivers
S_0x5df3fe186c10 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1869f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a0d50 .functor NAND 1, L_0x5df3fe2a0cc0, L_0x5df3fe2a0cc0, C4<1>, C4<1>;
v0x5df3fe186e80_0 .net "in_a", 0 0, L_0x5df3fe2a0cc0;  alias, 1 drivers
v0x5df3fe186f70_0 .net "in_b", 0 0, L_0x5df3fe2a0cc0;  alias, 1 drivers
v0x5df3fe187060_0 .net "out", 0 0, L_0x5df3fe2a0d50;  alias, 1 drivers
S_0x5df3fe187710 .scope module, "not_gate2" "Not" 4 8, 7 3 0, S_0x5df3fe184d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe187e10_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe187eb0_0 .net "out", 0 0, L_0x5df3fe2a0b70;  alias, 1 drivers
S_0x5df3fe1878e0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe187710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a0b70 .functor NAND 1, L_0x5df3fe2adce0, L_0x5df3fe2adce0, C4<1>, C4<1>;
v0x5df3fe187b30_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe187bf0_0 .net "in_b", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe187cb0_0 .net "out", 0 0, L_0x5df3fe2a0b70;  alias, 1 drivers
S_0x5df3fe187fb0 .scope module, "or_gate" "Or" 4 11, 8 3 0, S_0x5df3fe184d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe18da60_0 .net "branch1_out", 0 0, L_0x5df3fe2a0f60;  1 drivers
v0x5df3fe18db90_0 .net "branch2_out", 0 0, L_0x5df3fe2a1280;  1 drivers
v0x5df3fe18dce0_0 .net "in_a", 0 0, L_0x5df3fe2a0c50;  alias, 1 drivers
v0x5df3fe18ddb0_0 .net "in_b", 0 0, L_0x5df3fe2a0d50;  alias, 1 drivers
v0x5df3fe18de50_0 .net "out", 0 0, L_0x5df3fe2a15a0;  alias, 1 drivers
v0x5df3fe18def0_0 .net "temp1_out", 0 0, L_0x5df3fe2a0eb0;  1 drivers
v0x5df3fe18df90_0 .net "temp2_out", 0 0, L_0x5df3fe2a11d0;  1 drivers
v0x5df3fe18e030_0 .net "temp3_out", 0 0, L_0x5df3fe2a14f0;  1 drivers
S_0x5df3fe1881e0 .scope module, "and_gate" "And" 8 9, 5 3 0, S_0x5df3fe187fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1892a0_0 .net "in_a", 0 0, L_0x5df3fe2a0c50;  alias, 1 drivers
v0x5df3fe189340_0 .net "in_b", 0 0, L_0x5df3fe2a0c50;  alias, 1 drivers
v0x5df3fe189400_0 .net "out", 0 0, L_0x5df3fe2a0eb0;  alias, 1 drivers
v0x5df3fe189520_0 .net "temp_out", 0 0, L_0x5df3fe2a0e00;  1 drivers
S_0x5df3fe188450 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1881e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a0e00 .functor NAND 1, L_0x5df3fe2a0c50, L_0x5df3fe2a0c50, C4<1>, C4<1>;
v0x5df3fe1886c0_0 .net "in_a", 0 0, L_0x5df3fe2a0c50;  alias, 1 drivers
v0x5df3fe188780_0 .net "in_b", 0 0, L_0x5df3fe2a0c50;  alias, 1 drivers
v0x5df3fe1888d0_0 .net "out", 0 0, L_0x5df3fe2a0e00;  alias, 1 drivers
S_0x5df3fe1889d0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1881e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1890f0_0 .net "in_a", 0 0, L_0x5df3fe2a0e00;  alias, 1 drivers
v0x5df3fe189190_0 .net "out", 0 0, L_0x5df3fe2a0eb0;  alias, 1 drivers
S_0x5df3fe188ba0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1889d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a0eb0 .functor NAND 1, L_0x5df3fe2a0e00, L_0x5df3fe2a0e00, C4<1>, C4<1>;
v0x5df3fe188e10_0 .net "in_a", 0 0, L_0x5df3fe2a0e00;  alias, 1 drivers
v0x5df3fe188f00_0 .net "in_b", 0 0, L_0x5df3fe2a0e00;  alias, 1 drivers
v0x5df3fe188ff0_0 .net "out", 0 0, L_0x5df3fe2a0eb0;  alias, 1 drivers
S_0x5df3fe189690 .scope module, "and_gate2" "And" 8 13, 5 3 0, S_0x5df3fe187fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe18a6c0_0 .net "in_a", 0 0, L_0x5df3fe2a0d50;  alias, 1 drivers
v0x5df3fe18a760_0 .net "in_b", 0 0, L_0x5df3fe2a0d50;  alias, 1 drivers
v0x5df3fe18a820_0 .net "out", 0 0, L_0x5df3fe2a11d0;  alias, 1 drivers
v0x5df3fe18a940_0 .net "temp_out", 0 0, L_0x5df3fe2a1120;  1 drivers
S_0x5df3fe189870 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe189690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a1120 .functor NAND 1, L_0x5df3fe2a0d50, L_0x5df3fe2a0d50, C4<1>, C4<1>;
v0x5df3fe189ae0_0 .net "in_a", 0 0, L_0x5df3fe2a0d50;  alias, 1 drivers
v0x5df3fe189ba0_0 .net "in_b", 0 0, L_0x5df3fe2a0d50;  alias, 1 drivers
v0x5df3fe189cf0_0 .net "out", 0 0, L_0x5df3fe2a1120;  alias, 1 drivers
S_0x5df3fe189df0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe189690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe18a510_0 .net "in_a", 0 0, L_0x5df3fe2a1120;  alias, 1 drivers
v0x5df3fe18a5b0_0 .net "out", 0 0, L_0x5df3fe2a11d0;  alias, 1 drivers
S_0x5df3fe189fc0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe189df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a11d0 .functor NAND 1, L_0x5df3fe2a1120, L_0x5df3fe2a1120, C4<1>, C4<1>;
v0x5df3fe18a230_0 .net "in_a", 0 0, L_0x5df3fe2a1120;  alias, 1 drivers
v0x5df3fe18a320_0 .net "in_b", 0 0, L_0x5df3fe2a1120;  alias, 1 drivers
v0x5df3fe18a410_0 .net "out", 0 0, L_0x5df3fe2a11d0;  alias, 1 drivers
S_0x5df3fe18aab0 .scope module, "and_gate3" "And" 8 17, 5 3 0, S_0x5df3fe187fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe18baf0_0 .net "in_a", 0 0, L_0x5df3fe2a0f60;  alias, 1 drivers
v0x5df3fe18bbc0_0 .net "in_b", 0 0, L_0x5df3fe2a1280;  alias, 1 drivers
v0x5df3fe18bc90_0 .net "out", 0 0, L_0x5df3fe2a14f0;  alias, 1 drivers
v0x5df3fe18bdb0_0 .net "temp_out", 0 0, L_0x5df3fe2a1440;  1 drivers
S_0x5df3fe18ac90 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe18aab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a1440 .functor NAND 1, L_0x5df3fe2a0f60, L_0x5df3fe2a1280, C4<1>, C4<1>;
v0x5df3fe18aee0_0 .net "in_a", 0 0, L_0x5df3fe2a0f60;  alias, 1 drivers
v0x5df3fe18afc0_0 .net "in_b", 0 0, L_0x5df3fe2a1280;  alias, 1 drivers
v0x5df3fe18b080_0 .net "out", 0 0, L_0x5df3fe2a1440;  alias, 1 drivers
S_0x5df3fe18b1d0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe18aab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe18b940_0 .net "in_a", 0 0, L_0x5df3fe2a1440;  alias, 1 drivers
v0x5df3fe18b9e0_0 .net "out", 0 0, L_0x5df3fe2a14f0;  alias, 1 drivers
S_0x5df3fe18b3f0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe18b1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a14f0 .functor NAND 1, L_0x5df3fe2a1440, L_0x5df3fe2a1440, C4<1>, C4<1>;
v0x5df3fe18b660_0 .net "in_a", 0 0, L_0x5df3fe2a1440;  alias, 1 drivers
v0x5df3fe18b750_0 .net "in_b", 0 0, L_0x5df3fe2a1440;  alias, 1 drivers
v0x5df3fe18b840_0 .net "out", 0 0, L_0x5df3fe2a14f0;  alias, 1 drivers
S_0x5df3fe18bf00 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x5df3fe187fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe18c630_0 .net "in_a", 0 0, L_0x5df3fe2a0eb0;  alias, 1 drivers
v0x5df3fe18c6d0_0 .net "out", 0 0, L_0x5df3fe2a0f60;  alias, 1 drivers
S_0x5df3fe18c0d0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe18bf00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a0f60 .functor NAND 1, L_0x5df3fe2a0eb0, L_0x5df3fe2a0eb0, C4<1>, C4<1>;
v0x5df3fe18c340_0 .net "in_a", 0 0, L_0x5df3fe2a0eb0;  alias, 1 drivers
v0x5df3fe18c400_0 .net "in_b", 0 0, L_0x5df3fe2a0eb0;  alias, 1 drivers
v0x5df3fe18c550_0 .net "out", 0 0, L_0x5df3fe2a0f60;  alias, 1 drivers
S_0x5df3fe18c7d0 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x5df3fe187fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe18cfa0_0 .net "in_a", 0 0, L_0x5df3fe2a11d0;  alias, 1 drivers
v0x5df3fe18d040_0 .net "out", 0 0, L_0x5df3fe2a1280;  alias, 1 drivers
S_0x5df3fe18ca40 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe18c7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a1280 .functor NAND 1, L_0x5df3fe2a11d0, L_0x5df3fe2a11d0, C4<1>, C4<1>;
v0x5df3fe18ccb0_0 .net "in_a", 0 0, L_0x5df3fe2a11d0;  alias, 1 drivers
v0x5df3fe18cd70_0 .net "in_b", 0 0, L_0x5df3fe2a11d0;  alias, 1 drivers
v0x5df3fe18cec0_0 .net "out", 0 0, L_0x5df3fe2a1280;  alias, 1 drivers
S_0x5df3fe18d140 .scope module, "not_gate3" "Not" 8 18, 7 3 0, S_0x5df3fe187fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe18d8e0_0 .net "in_a", 0 0, L_0x5df3fe2a14f0;  alias, 1 drivers
v0x5df3fe18d980_0 .net "out", 0 0, L_0x5df3fe2a15a0;  alias, 1 drivers
S_0x5df3fe18d360 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe18d140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a15a0 .functor NAND 1, L_0x5df3fe2a14f0, L_0x5df3fe2a14f0, C4<1>, C4<1>;
v0x5df3fe18d5d0_0 .net "in_a", 0 0, L_0x5df3fe2a14f0;  alias, 1 drivers
v0x5df3fe18d690_0 .net "in_b", 0 0, L_0x5df3fe2a14f0;  alias, 1 drivers
v0x5df3fe18d7e0_0 .net "out", 0 0, L_0x5df3fe2a15a0;  alias, 1 drivers
S_0x5df3fe18e920 .scope module, "mux_gate3" "Mux" 3 10, 4 3 0, S_0x5df3fe136ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5df3fe197c80_0 .net "in_a", 0 0, L_0x5df3fe2a25b0;  1 drivers
v0x5df3fe197d20_0 .net "in_b", 0 0, L_0x5df3fe2a2650;  1 drivers
v0x5df3fe197e30_0 .net "out", 0 0, L_0x5df3fe2a23f0;  1 drivers
v0x5df3fe197ed0_0 .net "sel", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe197f70_0 .net "sel_out", 0 0, L_0x5df3fe2a18e0;  1 drivers
v0x5df3fe1980f0_0 .net "temp_a_out", 0 0, L_0x5df3fe2a1a40;  1 drivers
v0x5df3fe1982a0_0 .net "temp_b_out", 0 0, L_0x5df3fe2a1ba0;  1 drivers
S_0x5df3fe18eb20 .scope module, "and_gate" "And" 4 9, 5 3 0, S_0x5df3fe18e920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe18fb80_0 .net "in_a", 0 0, L_0x5df3fe2a25b0;  alias, 1 drivers
v0x5df3fe18fc50_0 .net "in_b", 0 0, L_0x5df3fe2a18e0;  alias, 1 drivers
v0x5df3fe18fd20_0 .net "out", 0 0, L_0x5df3fe2a1a40;  alias, 1 drivers
v0x5df3fe18fe40_0 .net "temp_out", 0 0, L_0x5df3fe2a1990;  1 drivers
S_0x5df3fe18ed90 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe18eb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a1990 .functor NAND 1, L_0x5df3fe2a25b0, L_0x5df3fe2a18e0, C4<1>, C4<1>;
v0x5df3fe18f000_0 .net "in_a", 0 0, L_0x5df3fe2a25b0;  alias, 1 drivers
v0x5df3fe18f0e0_0 .net "in_b", 0 0, L_0x5df3fe2a18e0;  alias, 1 drivers
v0x5df3fe18f1a0_0 .net "out", 0 0, L_0x5df3fe2a1990;  alias, 1 drivers
S_0x5df3fe18f2c0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe18eb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe18fa00_0 .net "in_a", 0 0, L_0x5df3fe2a1990;  alias, 1 drivers
v0x5df3fe18faa0_0 .net "out", 0 0, L_0x5df3fe2a1a40;  alias, 1 drivers
S_0x5df3fe18f4e0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe18f2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a1a40 .functor NAND 1, L_0x5df3fe2a1990, L_0x5df3fe2a1990, C4<1>, C4<1>;
v0x5df3fe18f750_0 .net "in_a", 0 0, L_0x5df3fe2a1990;  alias, 1 drivers
v0x5df3fe18f810_0 .net "in_b", 0 0, L_0x5df3fe2a1990;  alias, 1 drivers
v0x5df3fe18f900_0 .net "out", 0 0, L_0x5df3fe2a1a40;  alias, 1 drivers
S_0x5df3fe18ff00 .scope module, "and_gate3" "And" 4 10, 5 3 0, S_0x5df3fe18e920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe190f10_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe190fb0_0 .net "in_b", 0 0, L_0x5df3fe2a2650;  alias, 1 drivers
v0x5df3fe1910a0_0 .net "out", 0 0, L_0x5df3fe2a1ba0;  alias, 1 drivers
v0x5df3fe1911c0_0 .net "temp_out", 0 0, L_0x5df3fe2a1af0;  1 drivers
S_0x5df3fe1900e0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe18ff00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a1af0 .functor NAND 1, L_0x5df3fe2adce0, L_0x5df3fe2a2650, C4<1>, C4<1>;
v0x5df3fe190350_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe190410_0 .net "in_b", 0 0, L_0x5df3fe2a2650;  alias, 1 drivers
v0x5df3fe1904d0_0 .net "out", 0 0, L_0x5df3fe2a1af0;  alias, 1 drivers
S_0x5df3fe1905f0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe18ff00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe190d60_0 .net "in_a", 0 0, L_0x5df3fe2a1af0;  alias, 1 drivers
v0x5df3fe190e00_0 .net "out", 0 0, L_0x5df3fe2a1ba0;  alias, 1 drivers
S_0x5df3fe190810 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1905f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a1ba0 .functor NAND 1, L_0x5df3fe2a1af0, L_0x5df3fe2a1af0, C4<1>, C4<1>;
v0x5df3fe190a80_0 .net "in_a", 0 0, L_0x5df3fe2a1af0;  alias, 1 drivers
v0x5df3fe190b70_0 .net "in_b", 0 0, L_0x5df3fe2a1af0;  alias, 1 drivers
v0x5df3fe190c60_0 .net "out", 0 0, L_0x5df3fe2a1ba0;  alias, 1 drivers
S_0x5df3fe191280 .scope module, "not_gate2" "Not" 4 8, 7 3 0, S_0x5df3fe18e920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe191980_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe191a20_0 .net "out", 0 0, L_0x5df3fe2a18e0;  alias, 1 drivers
S_0x5df3fe191450 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe191280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a18e0 .functor NAND 1, L_0x5df3fe2adce0, L_0x5df3fe2adce0, C4<1>, C4<1>;
v0x5df3fe1916a0_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe191760_0 .net "in_b", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe191820_0 .net "out", 0 0, L_0x5df3fe2a18e0;  alias, 1 drivers
S_0x5df3fe191b20 .scope module, "or_gate" "Or" 4 11, 8 3 0, S_0x5df3fe18e920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1975d0_0 .net "branch1_out", 0 0, L_0x5df3fe2a1db0;  1 drivers
v0x5df3fe197700_0 .net "branch2_out", 0 0, L_0x5df3fe2a20d0;  1 drivers
v0x5df3fe197850_0 .net "in_a", 0 0, L_0x5df3fe2a1a40;  alias, 1 drivers
v0x5df3fe197920_0 .net "in_b", 0 0, L_0x5df3fe2a1ba0;  alias, 1 drivers
v0x5df3fe1979c0_0 .net "out", 0 0, L_0x5df3fe2a23f0;  alias, 1 drivers
v0x5df3fe197a60_0 .net "temp1_out", 0 0, L_0x5df3fe2a1d00;  1 drivers
v0x5df3fe197b00_0 .net "temp2_out", 0 0, L_0x5df3fe2a2020;  1 drivers
v0x5df3fe197ba0_0 .net "temp3_out", 0 0, L_0x5df3fe2a2340;  1 drivers
S_0x5df3fe191d50 .scope module, "and_gate" "And" 8 9, 5 3 0, S_0x5df3fe191b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe192e10_0 .net "in_a", 0 0, L_0x5df3fe2a1a40;  alias, 1 drivers
v0x5df3fe192eb0_0 .net "in_b", 0 0, L_0x5df3fe2a1a40;  alias, 1 drivers
v0x5df3fe192f70_0 .net "out", 0 0, L_0x5df3fe2a1d00;  alias, 1 drivers
v0x5df3fe193090_0 .net "temp_out", 0 0, L_0x5df3fe2a1c50;  1 drivers
S_0x5df3fe191fc0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe191d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a1c50 .functor NAND 1, L_0x5df3fe2a1a40, L_0x5df3fe2a1a40, C4<1>, C4<1>;
v0x5df3fe192230_0 .net "in_a", 0 0, L_0x5df3fe2a1a40;  alias, 1 drivers
v0x5df3fe1922f0_0 .net "in_b", 0 0, L_0x5df3fe2a1a40;  alias, 1 drivers
v0x5df3fe192440_0 .net "out", 0 0, L_0x5df3fe2a1c50;  alias, 1 drivers
S_0x5df3fe192540 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe191d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe192c60_0 .net "in_a", 0 0, L_0x5df3fe2a1c50;  alias, 1 drivers
v0x5df3fe192d00_0 .net "out", 0 0, L_0x5df3fe2a1d00;  alias, 1 drivers
S_0x5df3fe192710 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe192540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a1d00 .functor NAND 1, L_0x5df3fe2a1c50, L_0x5df3fe2a1c50, C4<1>, C4<1>;
v0x5df3fe192980_0 .net "in_a", 0 0, L_0x5df3fe2a1c50;  alias, 1 drivers
v0x5df3fe192a70_0 .net "in_b", 0 0, L_0x5df3fe2a1c50;  alias, 1 drivers
v0x5df3fe192b60_0 .net "out", 0 0, L_0x5df3fe2a1d00;  alias, 1 drivers
S_0x5df3fe193200 .scope module, "and_gate2" "And" 8 13, 5 3 0, S_0x5df3fe191b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe194230_0 .net "in_a", 0 0, L_0x5df3fe2a1ba0;  alias, 1 drivers
v0x5df3fe1942d0_0 .net "in_b", 0 0, L_0x5df3fe2a1ba0;  alias, 1 drivers
v0x5df3fe194390_0 .net "out", 0 0, L_0x5df3fe2a2020;  alias, 1 drivers
v0x5df3fe1944b0_0 .net "temp_out", 0 0, L_0x5df3fe2a1f70;  1 drivers
S_0x5df3fe1933e0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe193200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a1f70 .functor NAND 1, L_0x5df3fe2a1ba0, L_0x5df3fe2a1ba0, C4<1>, C4<1>;
v0x5df3fe193650_0 .net "in_a", 0 0, L_0x5df3fe2a1ba0;  alias, 1 drivers
v0x5df3fe193710_0 .net "in_b", 0 0, L_0x5df3fe2a1ba0;  alias, 1 drivers
v0x5df3fe193860_0 .net "out", 0 0, L_0x5df3fe2a1f70;  alias, 1 drivers
S_0x5df3fe193960 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe193200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe194080_0 .net "in_a", 0 0, L_0x5df3fe2a1f70;  alias, 1 drivers
v0x5df3fe194120_0 .net "out", 0 0, L_0x5df3fe2a2020;  alias, 1 drivers
S_0x5df3fe193b30 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe193960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a2020 .functor NAND 1, L_0x5df3fe2a1f70, L_0x5df3fe2a1f70, C4<1>, C4<1>;
v0x5df3fe193da0_0 .net "in_a", 0 0, L_0x5df3fe2a1f70;  alias, 1 drivers
v0x5df3fe193e90_0 .net "in_b", 0 0, L_0x5df3fe2a1f70;  alias, 1 drivers
v0x5df3fe193f80_0 .net "out", 0 0, L_0x5df3fe2a2020;  alias, 1 drivers
S_0x5df3fe194620 .scope module, "and_gate3" "And" 8 17, 5 3 0, S_0x5df3fe191b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe195660_0 .net "in_a", 0 0, L_0x5df3fe2a1db0;  alias, 1 drivers
v0x5df3fe195730_0 .net "in_b", 0 0, L_0x5df3fe2a20d0;  alias, 1 drivers
v0x5df3fe195800_0 .net "out", 0 0, L_0x5df3fe2a2340;  alias, 1 drivers
v0x5df3fe195920_0 .net "temp_out", 0 0, L_0x5df3fe2a2290;  1 drivers
S_0x5df3fe194800 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe194620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a2290 .functor NAND 1, L_0x5df3fe2a1db0, L_0x5df3fe2a20d0, C4<1>, C4<1>;
v0x5df3fe194a50_0 .net "in_a", 0 0, L_0x5df3fe2a1db0;  alias, 1 drivers
v0x5df3fe194b30_0 .net "in_b", 0 0, L_0x5df3fe2a20d0;  alias, 1 drivers
v0x5df3fe194bf0_0 .net "out", 0 0, L_0x5df3fe2a2290;  alias, 1 drivers
S_0x5df3fe194d40 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe194620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1954b0_0 .net "in_a", 0 0, L_0x5df3fe2a2290;  alias, 1 drivers
v0x5df3fe195550_0 .net "out", 0 0, L_0x5df3fe2a2340;  alias, 1 drivers
S_0x5df3fe194f60 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe194d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a2340 .functor NAND 1, L_0x5df3fe2a2290, L_0x5df3fe2a2290, C4<1>, C4<1>;
v0x5df3fe1951d0_0 .net "in_a", 0 0, L_0x5df3fe2a2290;  alias, 1 drivers
v0x5df3fe1952c0_0 .net "in_b", 0 0, L_0x5df3fe2a2290;  alias, 1 drivers
v0x5df3fe1953b0_0 .net "out", 0 0, L_0x5df3fe2a2340;  alias, 1 drivers
S_0x5df3fe195a70 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x5df3fe191b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1961a0_0 .net "in_a", 0 0, L_0x5df3fe2a1d00;  alias, 1 drivers
v0x5df3fe196240_0 .net "out", 0 0, L_0x5df3fe2a1db0;  alias, 1 drivers
S_0x5df3fe195c40 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe195a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a1db0 .functor NAND 1, L_0x5df3fe2a1d00, L_0x5df3fe2a1d00, C4<1>, C4<1>;
v0x5df3fe195eb0_0 .net "in_a", 0 0, L_0x5df3fe2a1d00;  alias, 1 drivers
v0x5df3fe195f70_0 .net "in_b", 0 0, L_0x5df3fe2a1d00;  alias, 1 drivers
v0x5df3fe1960c0_0 .net "out", 0 0, L_0x5df3fe2a1db0;  alias, 1 drivers
S_0x5df3fe196340 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x5df3fe191b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe196b10_0 .net "in_a", 0 0, L_0x5df3fe2a2020;  alias, 1 drivers
v0x5df3fe196bb0_0 .net "out", 0 0, L_0x5df3fe2a20d0;  alias, 1 drivers
S_0x5df3fe1965b0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe196340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a20d0 .functor NAND 1, L_0x5df3fe2a2020, L_0x5df3fe2a2020, C4<1>, C4<1>;
v0x5df3fe196820_0 .net "in_a", 0 0, L_0x5df3fe2a2020;  alias, 1 drivers
v0x5df3fe1968e0_0 .net "in_b", 0 0, L_0x5df3fe2a2020;  alias, 1 drivers
v0x5df3fe196a30_0 .net "out", 0 0, L_0x5df3fe2a20d0;  alias, 1 drivers
S_0x5df3fe196cb0 .scope module, "not_gate3" "Not" 8 18, 7 3 0, S_0x5df3fe191b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe197450_0 .net "in_a", 0 0, L_0x5df3fe2a2340;  alias, 1 drivers
v0x5df3fe1974f0_0 .net "out", 0 0, L_0x5df3fe2a23f0;  alias, 1 drivers
S_0x5df3fe196ed0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe196cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a23f0 .functor NAND 1, L_0x5df3fe2a2340, L_0x5df3fe2a2340, C4<1>, C4<1>;
v0x5df3fe197140_0 .net "in_a", 0 0, L_0x5df3fe2a2340;  alias, 1 drivers
v0x5df3fe197200_0 .net "in_b", 0 0, L_0x5df3fe2a2340;  alias, 1 drivers
v0x5df3fe197350_0 .net "out", 0 0, L_0x5df3fe2a23f0;  alias, 1 drivers
S_0x5df3fe198490 .scope module, "mux_gate4" "Mux" 3 11, 4 3 0, S_0x5df3fe136ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5df3fe1a2000_0 .net "in_a", 0 0, L_0x5df3fe2a33c0;  1 drivers
v0x5df3fe1a20a0_0 .net "in_b", 0 0, L_0x5df3fe2a3460;  1 drivers
v0x5df3fe1a21b0_0 .net "out", 0 0, L_0x5df3fe2a3200;  1 drivers
v0x5df3fe1a2250_0 .net "sel", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe1a22f0_0 .net "sel_out", 0 0, L_0x5df3fe2a26f0;  1 drivers
v0x5df3fe1a2470_0 .net "temp_a_out", 0 0, L_0x5df3fe2a2850;  1 drivers
v0x5df3fe1a2620_0 .net "temp_b_out", 0 0, L_0x5df3fe2a29b0;  1 drivers
S_0x5df3fe198690 .scope module, "and_gate" "And" 4 9, 5 3 0, S_0x5df3fe198490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1996f0_0 .net "in_a", 0 0, L_0x5df3fe2a33c0;  alias, 1 drivers
v0x5df3fe1997c0_0 .net "in_b", 0 0, L_0x5df3fe2a26f0;  alias, 1 drivers
v0x5df3fe199890_0 .net "out", 0 0, L_0x5df3fe2a2850;  alias, 1 drivers
v0x5df3fe1999b0_0 .net "temp_out", 0 0, L_0x5df3fe2a27a0;  1 drivers
S_0x5df3fe198900 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe198690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a27a0 .functor NAND 1, L_0x5df3fe2a33c0, L_0x5df3fe2a26f0, C4<1>, C4<1>;
v0x5df3fe198b70_0 .net "in_a", 0 0, L_0x5df3fe2a33c0;  alias, 1 drivers
v0x5df3fe198c50_0 .net "in_b", 0 0, L_0x5df3fe2a26f0;  alias, 1 drivers
v0x5df3fe198d10_0 .net "out", 0 0, L_0x5df3fe2a27a0;  alias, 1 drivers
S_0x5df3fe198e30 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe198690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe199570_0 .net "in_a", 0 0, L_0x5df3fe2a27a0;  alias, 1 drivers
v0x5df3fe199610_0 .net "out", 0 0, L_0x5df3fe2a2850;  alias, 1 drivers
S_0x5df3fe199050 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe198e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a2850 .functor NAND 1, L_0x5df3fe2a27a0, L_0x5df3fe2a27a0, C4<1>, C4<1>;
v0x5df3fe1992c0_0 .net "in_a", 0 0, L_0x5df3fe2a27a0;  alias, 1 drivers
v0x5df3fe199380_0 .net "in_b", 0 0, L_0x5df3fe2a27a0;  alias, 1 drivers
v0x5df3fe199470_0 .net "out", 0 0, L_0x5df3fe2a2850;  alias, 1 drivers
S_0x5df3fe199a70 .scope module, "and_gate3" "And" 4 10, 5 3 0, S_0x5df3fe198490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe19aa80_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe19ab20_0 .net "in_b", 0 0, L_0x5df3fe2a3460;  alias, 1 drivers
v0x5df3fe19ac10_0 .net "out", 0 0, L_0x5df3fe2a29b0;  alias, 1 drivers
v0x5df3fe19ad30_0 .net "temp_out", 0 0, L_0x5df3fe2a2900;  1 drivers
S_0x5df3fe199c50 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe199a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a2900 .functor NAND 1, L_0x5df3fe2adce0, L_0x5df3fe2a3460, C4<1>, C4<1>;
v0x5df3fe199ec0_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe199f80_0 .net "in_b", 0 0, L_0x5df3fe2a3460;  alias, 1 drivers
v0x5df3fe19a040_0 .net "out", 0 0, L_0x5df3fe2a2900;  alias, 1 drivers
S_0x5df3fe19a160 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe199a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe19a8d0_0 .net "in_a", 0 0, L_0x5df3fe2a2900;  alias, 1 drivers
v0x5df3fe19a970_0 .net "out", 0 0, L_0x5df3fe2a29b0;  alias, 1 drivers
S_0x5df3fe19a380 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe19a160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a29b0 .functor NAND 1, L_0x5df3fe2a2900, L_0x5df3fe2a2900, C4<1>, C4<1>;
v0x5df3fe19a5f0_0 .net "in_a", 0 0, L_0x5df3fe2a2900;  alias, 1 drivers
v0x5df3fe19a6e0_0 .net "in_b", 0 0, L_0x5df3fe2a2900;  alias, 1 drivers
v0x5df3fe19a7d0_0 .net "out", 0 0, L_0x5df3fe2a29b0;  alias, 1 drivers
S_0x5df3fe19adf0 .scope module, "not_gate2" "Not" 4 8, 7 3 0, S_0x5df3fe198490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe19b4f0_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe19bda0_0 .net "out", 0 0, L_0x5df3fe2a26f0;  alias, 1 drivers
S_0x5df3fe19afc0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe19adf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a26f0 .functor NAND 1, L_0x5df3fe2adce0, L_0x5df3fe2adce0, C4<1>, C4<1>;
v0x5df3fe19b210_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe19b2d0_0 .net "in_b", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe19b390_0 .net "out", 0 0, L_0x5df3fe2a26f0;  alias, 1 drivers
S_0x5df3fe19bea0 .scope module, "or_gate" "Or" 4 11, 8 3 0, S_0x5df3fe198490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1a1950_0 .net "branch1_out", 0 0, L_0x5df3fe2a2bc0;  1 drivers
v0x5df3fe1a1a80_0 .net "branch2_out", 0 0, L_0x5df3fe2a2ee0;  1 drivers
v0x5df3fe1a1bd0_0 .net "in_a", 0 0, L_0x5df3fe2a2850;  alias, 1 drivers
v0x5df3fe1a1ca0_0 .net "in_b", 0 0, L_0x5df3fe2a29b0;  alias, 1 drivers
v0x5df3fe1a1d40_0 .net "out", 0 0, L_0x5df3fe2a3200;  alias, 1 drivers
v0x5df3fe1a1de0_0 .net "temp1_out", 0 0, L_0x5df3fe2a2b10;  1 drivers
v0x5df3fe1a1e80_0 .net "temp2_out", 0 0, L_0x5df3fe2a2e30;  1 drivers
v0x5df3fe1a1f20_0 .net "temp3_out", 0 0, L_0x5df3fe2a3150;  1 drivers
S_0x5df3fe19c0d0 .scope module, "and_gate" "And" 8 9, 5 3 0, S_0x5df3fe19bea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe19d190_0 .net "in_a", 0 0, L_0x5df3fe2a2850;  alias, 1 drivers
v0x5df3fe19d230_0 .net "in_b", 0 0, L_0x5df3fe2a2850;  alias, 1 drivers
v0x5df3fe19d2f0_0 .net "out", 0 0, L_0x5df3fe2a2b10;  alias, 1 drivers
v0x5df3fe19d410_0 .net "temp_out", 0 0, L_0x5df3fe2a2a60;  1 drivers
S_0x5df3fe19c340 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe19c0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a2a60 .functor NAND 1, L_0x5df3fe2a2850, L_0x5df3fe2a2850, C4<1>, C4<1>;
v0x5df3fe19c5b0_0 .net "in_a", 0 0, L_0x5df3fe2a2850;  alias, 1 drivers
v0x5df3fe19c670_0 .net "in_b", 0 0, L_0x5df3fe2a2850;  alias, 1 drivers
v0x5df3fe19c7c0_0 .net "out", 0 0, L_0x5df3fe2a2a60;  alias, 1 drivers
S_0x5df3fe19c8c0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe19c0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe19cfe0_0 .net "in_a", 0 0, L_0x5df3fe2a2a60;  alias, 1 drivers
v0x5df3fe19d080_0 .net "out", 0 0, L_0x5df3fe2a2b10;  alias, 1 drivers
S_0x5df3fe19ca90 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe19c8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a2b10 .functor NAND 1, L_0x5df3fe2a2a60, L_0x5df3fe2a2a60, C4<1>, C4<1>;
v0x5df3fe19cd00_0 .net "in_a", 0 0, L_0x5df3fe2a2a60;  alias, 1 drivers
v0x5df3fe19cdf0_0 .net "in_b", 0 0, L_0x5df3fe2a2a60;  alias, 1 drivers
v0x5df3fe19cee0_0 .net "out", 0 0, L_0x5df3fe2a2b10;  alias, 1 drivers
S_0x5df3fe19d580 .scope module, "and_gate2" "And" 8 13, 5 3 0, S_0x5df3fe19bea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe19e5b0_0 .net "in_a", 0 0, L_0x5df3fe2a29b0;  alias, 1 drivers
v0x5df3fe19e650_0 .net "in_b", 0 0, L_0x5df3fe2a29b0;  alias, 1 drivers
v0x5df3fe19e710_0 .net "out", 0 0, L_0x5df3fe2a2e30;  alias, 1 drivers
v0x5df3fe19e830_0 .net "temp_out", 0 0, L_0x5df3fe2a2d80;  1 drivers
S_0x5df3fe19d760 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe19d580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a2d80 .functor NAND 1, L_0x5df3fe2a29b0, L_0x5df3fe2a29b0, C4<1>, C4<1>;
v0x5df3fe19d9d0_0 .net "in_a", 0 0, L_0x5df3fe2a29b0;  alias, 1 drivers
v0x5df3fe19da90_0 .net "in_b", 0 0, L_0x5df3fe2a29b0;  alias, 1 drivers
v0x5df3fe19dbe0_0 .net "out", 0 0, L_0x5df3fe2a2d80;  alias, 1 drivers
S_0x5df3fe19dce0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe19d580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe19e400_0 .net "in_a", 0 0, L_0x5df3fe2a2d80;  alias, 1 drivers
v0x5df3fe19e4a0_0 .net "out", 0 0, L_0x5df3fe2a2e30;  alias, 1 drivers
S_0x5df3fe19deb0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe19dce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a2e30 .functor NAND 1, L_0x5df3fe2a2d80, L_0x5df3fe2a2d80, C4<1>, C4<1>;
v0x5df3fe19e120_0 .net "in_a", 0 0, L_0x5df3fe2a2d80;  alias, 1 drivers
v0x5df3fe19e210_0 .net "in_b", 0 0, L_0x5df3fe2a2d80;  alias, 1 drivers
v0x5df3fe19e300_0 .net "out", 0 0, L_0x5df3fe2a2e30;  alias, 1 drivers
S_0x5df3fe19e9a0 .scope module, "and_gate3" "And" 8 17, 5 3 0, S_0x5df3fe19bea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe19f9e0_0 .net "in_a", 0 0, L_0x5df3fe2a2bc0;  alias, 1 drivers
v0x5df3fe19fab0_0 .net "in_b", 0 0, L_0x5df3fe2a2ee0;  alias, 1 drivers
v0x5df3fe19fb80_0 .net "out", 0 0, L_0x5df3fe2a3150;  alias, 1 drivers
v0x5df3fe19fca0_0 .net "temp_out", 0 0, L_0x5df3fe2a30a0;  1 drivers
S_0x5df3fe19eb80 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe19e9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a30a0 .functor NAND 1, L_0x5df3fe2a2bc0, L_0x5df3fe2a2ee0, C4<1>, C4<1>;
v0x5df3fe19edd0_0 .net "in_a", 0 0, L_0x5df3fe2a2bc0;  alias, 1 drivers
v0x5df3fe19eeb0_0 .net "in_b", 0 0, L_0x5df3fe2a2ee0;  alias, 1 drivers
v0x5df3fe19ef70_0 .net "out", 0 0, L_0x5df3fe2a30a0;  alias, 1 drivers
S_0x5df3fe19f0c0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe19e9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe19f830_0 .net "in_a", 0 0, L_0x5df3fe2a30a0;  alias, 1 drivers
v0x5df3fe19f8d0_0 .net "out", 0 0, L_0x5df3fe2a3150;  alias, 1 drivers
S_0x5df3fe19f2e0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe19f0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a3150 .functor NAND 1, L_0x5df3fe2a30a0, L_0x5df3fe2a30a0, C4<1>, C4<1>;
v0x5df3fe19f550_0 .net "in_a", 0 0, L_0x5df3fe2a30a0;  alias, 1 drivers
v0x5df3fe19f640_0 .net "in_b", 0 0, L_0x5df3fe2a30a0;  alias, 1 drivers
v0x5df3fe19f730_0 .net "out", 0 0, L_0x5df3fe2a3150;  alias, 1 drivers
S_0x5df3fe19fdf0 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x5df3fe19bea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1a0520_0 .net "in_a", 0 0, L_0x5df3fe2a2b10;  alias, 1 drivers
v0x5df3fe1a05c0_0 .net "out", 0 0, L_0x5df3fe2a2bc0;  alias, 1 drivers
S_0x5df3fe19ffc0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe19fdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a2bc0 .functor NAND 1, L_0x5df3fe2a2b10, L_0x5df3fe2a2b10, C4<1>, C4<1>;
v0x5df3fe1a0230_0 .net "in_a", 0 0, L_0x5df3fe2a2b10;  alias, 1 drivers
v0x5df3fe1a02f0_0 .net "in_b", 0 0, L_0x5df3fe2a2b10;  alias, 1 drivers
v0x5df3fe1a0440_0 .net "out", 0 0, L_0x5df3fe2a2bc0;  alias, 1 drivers
S_0x5df3fe1a06c0 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x5df3fe19bea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1a0e90_0 .net "in_a", 0 0, L_0x5df3fe2a2e30;  alias, 1 drivers
v0x5df3fe1a0f30_0 .net "out", 0 0, L_0x5df3fe2a2ee0;  alias, 1 drivers
S_0x5df3fe1a0930 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1a06c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a2ee0 .functor NAND 1, L_0x5df3fe2a2e30, L_0x5df3fe2a2e30, C4<1>, C4<1>;
v0x5df3fe1a0ba0_0 .net "in_a", 0 0, L_0x5df3fe2a2e30;  alias, 1 drivers
v0x5df3fe1a0c60_0 .net "in_b", 0 0, L_0x5df3fe2a2e30;  alias, 1 drivers
v0x5df3fe1a0db0_0 .net "out", 0 0, L_0x5df3fe2a2ee0;  alias, 1 drivers
S_0x5df3fe1a1030 .scope module, "not_gate3" "Not" 8 18, 7 3 0, S_0x5df3fe19bea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1a17d0_0 .net "in_a", 0 0, L_0x5df3fe2a3150;  alias, 1 drivers
v0x5df3fe1a1870_0 .net "out", 0 0, L_0x5df3fe2a3200;  alias, 1 drivers
S_0x5df3fe1a1250 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1a1030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a3200 .functor NAND 1, L_0x5df3fe2a3150, L_0x5df3fe2a3150, C4<1>, C4<1>;
v0x5df3fe1a14c0_0 .net "in_a", 0 0, L_0x5df3fe2a3150;  alias, 1 drivers
v0x5df3fe1a1580_0 .net "in_b", 0 0, L_0x5df3fe2a3150;  alias, 1 drivers
v0x5df3fe1a16d0_0 .net "out", 0 0, L_0x5df3fe2a3200;  alias, 1 drivers
S_0x5df3fe1a2810 .scope module, "mux_gate5" "Mux" 3 12, 4 3 0, S_0x5df3fe136ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5df3fe1abb70_0 .net "in_a", 0 0, L_0x5df3fe2a4230;  1 drivers
v0x5df3fe1abc10_0 .net "in_b", 0 0, L_0x5df3fe2a42d0;  1 drivers
v0x5df3fe1abd20_0 .net "out", 0 0, L_0x5df3fe2a4070;  1 drivers
v0x5df3fe1abdc0_0 .net "sel", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe1abe60_0 .net "sel_out", 0 0, L_0x5df3fe2a3560;  1 drivers
v0x5df3fe1abfe0_0 .net "temp_a_out", 0 0, L_0x5df3fe2a36c0;  1 drivers
v0x5df3fe1ac190_0 .net "temp_b_out", 0 0, L_0x5df3fe2a3820;  1 drivers
S_0x5df3fe1a2a10 .scope module, "and_gate" "And" 4 9, 5 3 0, S_0x5df3fe1a2810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1a3a70_0 .net "in_a", 0 0, L_0x5df3fe2a4230;  alias, 1 drivers
v0x5df3fe1a3b40_0 .net "in_b", 0 0, L_0x5df3fe2a3560;  alias, 1 drivers
v0x5df3fe1a3c10_0 .net "out", 0 0, L_0x5df3fe2a36c0;  alias, 1 drivers
v0x5df3fe1a3d30_0 .net "temp_out", 0 0, L_0x5df3fe2a3610;  1 drivers
S_0x5df3fe1a2c80 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1a2a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a3610 .functor NAND 1, L_0x5df3fe2a4230, L_0x5df3fe2a3560, C4<1>, C4<1>;
v0x5df3fe1a2ef0_0 .net "in_a", 0 0, L_0x5df3fe2a4230;  alias, 1 drivers
v0x5df3fe1a2fd0_0 .net "in_b", 0 0, L_0x5df3fe2a3560;  alias, 1 drivers
v0x5df3fe1a3090_0 .net "out", 0 0, L_0x5df3fe2a3610;  alias, 1 drivers
S_0x5df3fe1a31b0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1a2a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1a38f0_0 .net "in_a", 0 0, L_0x5df3fe2a3610;  alias, 1 drivers
v0x5df3fe1a3990_0 .net "out", 0 0, L_0x5df3fe2a36c0;  alias, 1 drivers
S_0x5df3fe1a33d0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1a31b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a36c0 .functor NAND 1, L_0x5df3fe2a3610, L_0x5df3fe2a3610, C4<1>, C4<1>;
v0x5df3fe1a3640_0 .net "in_a", 0 0, L_0x5df3fe2a3610;  alias, 1 drivers
v0x5df3fe1a3700_0 .net "in_b", 0 0, L_0x5df3fe2a3610;  alias, 1 drivers
v0x5df3fe1a37f0_0 .net "out", 0 0, L_0x5df3fe2a36c0;  alias, 1 drivers
S_0x5df3fe1a3df0 .scope module, "and_gate3" "And" 4 10, 5 3 0, S_0x5df3fe1a2810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1a4e00_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe1a4ea0_0 .net "in_b", 0 0, L_0x5df3fe2a42d0;  alias, 1 drivers
v0x5df3fe1a4f90_0 .net "out", 0 0, L_0x5df3fe2a3820;  alias, 1 drivers
v0x5df3fe1a50b0_0 .net "temp_out", 0 0, L_0x5df3fe2a3770;  1 drivers
S_0x5df3fe1a3fd0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1a3df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a3770 .functor NAND 1, L_0x5df3fe2adce0, L_0x5df3fe2a42d0, C4<1>, C4<1>;
v0x5df3fe1a4240_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe1a4300_0 .net "in_b", 0 0, L_0x5df3fe2a42d0;  alias, 1 drivers
v0x5df3fe1a43c0_0 .net "out", 0 0, L_0x5df3fe2a3770;  alias, 1 drivers
S_0x5df3fe1a44e0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1a3df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1a4c50_0 .net "in_a", 0 0, L_0x5df3fe2a3770;  alias, 1 drivers
v0x5df3fe1a4cf0_0 .net "out", 0 0, L_0x5df3fe2a3820;  alias, 1 drivers
S_0x5df3fe1a4700 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1a44e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a3820 .functor NAND 1, L_0x5df3fe2a3770, L_0x5df3fe2a3770, C4<1>, C4<1>;
v0x5df3fe1a4970_0 .net "in_a", 0 0, L_0x5df3fe2a3770;  alias, 1 drivers
v0x5df3fe1a4a60_0 .net "in_b", 0 0, L_0x5df3fe2a3770;  alias, 1 drivers
v0x5df3fe1a4b50_0 .net "out", 0 0, L_0x5df3fe2a3820;  alias, 1 drivers
S_0x5df3fe1a5170 .scope module, "not_gate2" "Not" 4 8, 7 3 0, S_0x5df3fe1a2810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1a5870_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe1a5910_0 .net "out", 0 0, L_0x5df3fe2a3560;  alias, 1 drivers
S_0x5df3fe1a5340 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1a5170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a3560 .functor NAND 1, L_0x5df3fe2adce0, L_0x5df3fe2adce0, C4<1>, C4<1>;
v0x5df3fe1a5590_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe1a5650_0 .net "in_b", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe1a5710_0 .net "out", 0 0, L_0x5df3fe2a3560;  alias, 1 drivers
S_0x5df3fe1a5a10 .scope module, "or_gate" "Or" 4 11, 8 3 0, S_0x5df3fe1a2810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1ab4c0_0 .net "branch1_out", 0 0, L_0x5df3fe2a3a30;  1 drivers
v0x5df3fe1ab5f0_0 .net "branch2_out", 0 0, L_0x5df3fe2a3d50;  1 drivers
v0x5df3fe1ab740_0 .net "in_a", 0 0, L_0x5df3fe2a36c0;  alias, 1 drivers
v0x5df3fe1ab810_0 .net "in_b", 0 0, L_0x5df3fe2a3820;  alias, 1 drivers
v0x5df3fe1ab8b0_0 .net "out", 0 0, L_0x5df3fe2a4070;  alias, 1 drivers
v0x5df3fe1ab950_0 .net "temp1_out", 0 0, L_0x5df3fe2a3980;  1 drivers
v0x5df3fe1ab9f0_0 .net "temp2_out", 0 0, L_0x5df3fe2a3ca0;  1 drivers
v0x5df3fe1aba90_0 .net "temp3_out", 0 0, L_0x5df3fe2a3fc0;  1 drivers
S_0x5df3fe1a5c40 .scope module, "and_gate" "And" 8 9, 5 3 0, S_0x5df3fe1a5a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1a6d00_0 .net "in_a", 0 0, L_0x5df3fe2a36c0;  alias, 1 drivers
v0x5df3fe1a6da0_0 .net "in_b", 0 0, L_0x5df3fe2a36c0;  alias, 1 drivers
v0x5df3fe1a6e60_0 .net "out", 0 0, L_0x5df3fe2a3980;  alias, 1 drivers
v0x5df3fe1a6f80_0 .net "temp_out", 0 0, L_0x5df3fe2a38d0;  1 drivers
S_0x5df3fe1a5eb0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1a5c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a38d0 .functor NAND 1, L_0x5df3fe2a36c0, L_0x5df3fe2a36c0, C4<1>, C4<1>;
v0x5df3fe1a6120_0 .net "in_a", 0 0, L_0x5df3fe2a36c0;  alias, 1 drivers
v0x5df3fe1a61e0_0 .net "in_b", 0 0, L_0x5df3fe2a36c0;  alias, 1 drivers
v0x5df3fe1a6330_0 .net "out", 0 0, L_0x5df3fe2a38d0;  alias, 1 drivers
S_0x5df3fe1a6430 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1a5c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1a6b50_0 .net "in_a", 0 0, L_0x5df3fe2a38d0;  alias, 1 drivers
v0x5df3fe1a6bf0_0 .net "out", 0 0, L_0x5df3fe2a3980;  alias, 1 drivers
S_0x5df3fe1a6600 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1a6430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a3980 .functor NAND 1, L_0x5df3fe2a38d0, L_0x5df3fe2a38d0, C4<1>, C4<1>;
v0x5df3fe1a6870_0 .net "in_a", 0 0, L_0x5df3fe2a38d0;  alias, 1 drivers
v0x5df3fe1a6960_0 .net "in_b", 0 0, L_0x5df3fe2a38d0;  alias, 1 drivers
v0x5df3fe1a6a50_0 .net "out", 0 0, L_0x5df3fe2a3980;  alias, 1 drivers
S_0x5df3fe1a70f0 .scope module, "and_gate2" "And" 8 13, 5 3 0, S_0x5df3fe1a5a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1a8120_0 .net "in_a", 0 0, L_0x5df3fe2a3820;  alias, 1 drivers
v0x5df3fe1a81c0_0 .net "in_b", 0 0, L_0x5df3fe2a3820;  alias, 1 drivers
v0x5df3fe1a8280_0 .net "out", 0 0, L_0x5df3fe2a3ca0;  alias, 1 drivers
v0x5df3fe1a83a0_0 .net "temp_out", 0 0, L_0x5df3fe2a3bf0;  1 drivers
S_0x5df3fe1a72d0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1a70f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a3bf0 .functor NAND 1, L_0x5df3fe2a3820, L_0x5df3fe2a3820, C4<1>, C4<1>;
v0x5df3fe1a7540_0 .net "in_a", 0 0, L_0x5df3fe2a3820;  alias, 1 drivers
v0x5df3fe1a7600_0 .net "in_b", 0 0, L_0x5df3fe2a3820;  alias, 1 drivers
v0x5df3fe1a7750_0 .net "out", 0 0, L_0x5df3fe2a3bf0;  alias, 1 drivers
S_0x5df3fe1a7850 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1a70f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1a7f70_0 .net "in_a", 0 0, L_0x5df3fe2a3bf0;  alias, 1 drivers
v0x5df3fe1a8010_0 .net "out", 0 0, L_0x5df3fe2a3ca0;  alias, 1 drivers
S_0x5df3fe1a7a20 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1a7850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a3ca0 .functor NAND 1, L_0x5df3fe2a3bf0, L_0x5df3fe2a3bf0, C4<1>, C4<1>;
v0x5df3fe1a7c90_0 .net "in_a", 0 0, L_0x5df3fe2a3bf0;  alias, 1 drivers
v0x5df3fe1a7d80_0 .net "in_b", 0 0, L_0x5df3fe2a3bf0;  alias, 1 drivers
v0x5df3fe1a7e70_0 .net "out", 0 0, L_0x5df3fe2a3ca0;  alias, 1 drivers
S_0x5df3fe1a8510 .scope module, "and_gate3" "And" 8 17, 5 3 0, S_0x5df3fe1a5a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1a9550_0 .net "in_a", 0 0, L_0x5df3fe2a3a30;  alias, 1 drivers
v0x5df3fe1a9620_0 .net "in_b", 0 0, L_0x5df3fe2a3d50;  alias, 1 drivers
v0x5df3fe1a96f0_0 .net "out", 0 0, L_0x5df3fe2a3fc0;  alias, 1 drivers
v0x5df3fe1a9810_0 .net "temp_out", 0 0, L_0x5df3fe2a3f10;  1 drivers
S_0x5df3fe1a86f0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1a8510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a3f10 .functor NAND 1, L_0x5df3fe2a3a30, L_0x5df3fe2a3d50, C4<1>, C4<1>;
v0x5df3fe1a8940_0 .net "in_a", 0 0, L_0x5df3fe2a3a30;  alias, 1 drivers
v0x5df3fe1a8a20_0 .net "in_b", 0 0, L_0x5df3fe2a3d50;  alias, 1 drivers
v0x5df3fe1a8ae0_0 .net "out", 0 0, L_0x5df3fe2a3f10;  alias, 1 drivers
S_0x5df3fe1a8c30 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1a8510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1a93a0_0 .net "in_a", 0 0, L_0x5df3fe2a3f10;  alias, 1 drivers
v0x5df3fe1a9440_0 .net "out", 0 0, L_0x5df3fe2a3fc0;  alias, 1 drivers
S_0x5df3fe1a8e50 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1a8c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a3fc0 .functor NAND 1, L_0x5df3fe2a3f10, L_0x5df3fe2a3f10, C4<1>, C4<1>;
v0x5df3fe1a90c0_0 .net "in_a", 0 0, L_0x5df3fe2a3f10;  alias, 1 drivers
v0x5df3fe1a91b0_0 .net "in_b", 0 0, L_0x5df3fe2a3f10;  alias, 1 drivers
v0x5df3fe1a92a0_0 .net "out", 0 0, L_0x5df3fe2a3fc0;  alias, 1 drivers
S_0x5df3fe1a9960 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x5df3fe1a5a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1aa090_0 .net "in_a", 0 0, L_0x5df3fe2a3980;  alias, 1 drivers
v0x5df3fe1aa130_0 .net "out", 0 0, L_0x5df3fe2a3a30;  alias, 1 drivers
S_0x5df3fe1a9b30 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1a9960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a3a30 .functor NAND 1, L_0x5df3fe2a3980, L_0x5df3fe2a3980, C4<1>, C4<1>;
v0x5df3fe1a9da0_0 .net "in_a", 0 0, L_0x5df3fe2a3980;  alias, 1 drivers
v0x5df3fe1a9e60_0 .net "in_b", 0 0, L_0x5df3fe2a3980;  alias, 1 drivers
v0x5df3fe1a9fb0_0 .net "out", 0 0, L_0x5df3fe2a3a30;  alias, 1 drivers
S_0x5df3fe1aa230 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x5df3fe1a5a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1aaa00_0 .net "in_a", 0 0, L_0x5df3fe2a3ca0;  alias, 1 drivers
v0x5df3fe1aaaa0_0 .net "out", 0 0, L_0x5df3fe2a3d50;  alias, 1 drivers
S_0x5df3fe1aa4a0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1aa230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a3d50 .functor NAND 1, L_0x5df3fe2a3ca0, L_0x5df3fe2a3ca0, C4<1>, C4<1>;
v0x5df3fe1aa710_0 .net "in_a", 0 0, L_0x5df3fe2a3ca0;  alias, 1 drivers
v0x5df3fe1aa7d0_0 .net "in_b", 0 0, L_0x5df3fe2a3ca0;  alias, 1 drivers
v0x5df3fe1aa920_0 .net "out", 0 0, L_0x5df3fe2a3d50;  alias, 1 drivers
S_0x5df3fe1aaba0 .scope module, "not_gate3" "Not" 8 18, 7 3 0, S_0x5df3fe1a5a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1ab340_0 .net "in_a", 0 0, L_0x5df3fe2a3fc0;  alias, 1 drivers
v0x5df3fe1ab3e0_0 .net "out", 0 0, L_0x5df3fe2a4070;  alias, 1 drivers
S_0x5df3fe1aadc0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1aaba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a4070 .functor NAND 1, L_0x5df3fe2a3fc0, L_0x5df3fe2a3fc0, C4<1>, C4<1>;
v0x5df3fe1ab030_0 .net "in_a", 0 0, L_0x5df3fe2a3fc0;  alias, 1 drivers
v0x5df3fe1ab0f0_0 .net "in_b", 0 0, L_0x5df3fe2a3fc0;  alias, 1 drivers
v0x5df3fe1ab240_0 .net "out", 0 0, L_0x5df3fe2a4070;  alias, 1 drivers
S_0x5df3fe1ac380 .scope module, "mux_gate6" "Mux" 3 13, 4 3 0, S_0x5df3fe136ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5df3fe1b56e0_0 .net "in_a", 0 0, L_0x5df3fe2a50b0;  1 drivers
v0x5df3fe1b5780_0 .net "in_b", 0 0, L_0x5df3fe2a5260;  1 drivers
v0x5df3fe1b5890_0 .net "out", 0 0, L_0x5df3fe2a4ef0;  1 drivers
v0x5df3fe1b5930_0 .net "sel", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe1b59d0_0 .net "sel_out", 0 0, L_0x5df3fe2a43e0;  1 drivers
v0x5df3fe1b5b50_0 .net "temp_a_out", 0 0, L_0x5df3fe2a4540;  1 drivers
v0x5df3fe1b5d00_0 .net "temp_b_out", 0 0, L_0x5df3fe2a46a0;  1 drivers
S_0x5df3fe1ac580 .scope module, "and_gate" "And" 4 9, 5 3 0, S_0x5df3fe1ac380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1ad5e0_0 .net "in_a", 0 0, L_0x5df3fe2a50b0;  alias, 1 drivers
v0x5df3fe1ad6b0_0 .net "in_b", 0 0, L_0x5df3fe2a43e0;  alias, 1 drivers
v0x5df3fe1ad780_0 .net "out", 0 0, L_0x5df3fe2a4540;  alias, 1 drivers
v0x5df3fe1ad8a0_0 .net "temp_out", 0 0, L_0x5df3fe2a4490;  1 drivers
S_0x5df3fe1ac7f0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1ac580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a4490 .functor NAND 1, L_0x5df3fe2a50b0, L_0x5df3fe2a43e0, C4<1>, C4<1>;
v0x5df3fe1aca60_0 .net "in_a", 0 0, L_0x5df3fe2a50b0;  alias, 1 drivers
v0x5df3fe1acb40_0 .net "in_b", 0 0, L_0x5df3fe2a43e0;  alias, 1 drivers
v0x5df3fe1acc00_0 .net "out", 0 0, L_0x5df3fe2a4490;  alias, 1 drivers
S_0x5df3fe1acd20 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1ac580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1ad460_0 .net "in_a", 0 0, L_0x5df3fe2a4490;  alias, 1 drivers
v0x5df3fe1ad500_0 .net "out", 0 0, L_0x5df3fe2a4540;  alias, 1 drivers
S_0x5df3fe1acf40 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1acd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a4540 .functor NAND 1, L_0x5df3fe2a4490, L_0x5df3fe2a4490, C4<1>, C4<1>;
v0x5df3fe1ad1b0_0 .net "in_a", 0 0, L_0x5df3fe2a4490;  alias, 1 drivers
v0x5df3fe1ad270_0 .net "in_b", 0 0, L_0x5df3fe2a4490;  alias, 1 drivers
v0x5df3fe1ad360_0 .net "out", 0 0, L_0x5df3fe2a4540;  alias, 1 drivers
S_0x5df3fe1ad960 .scope module, "and_gate3" "And" 4 10, 5 3 0, S_0x5df3fe1ac380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1ae970_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe1aea10_0 .net "in_b", 0 0, L_0x5df3fe2a5260;  alias, 1 drivers
v0x5df3fe1aeb00_0 .net "out", 0 0, L_0x5df3fe2a46a0;  alias, 1 drivers
v0x5df3fe1aec20_0 .net "temp_out", 0 0, L_0x5df3fe2a45f0;  1 drivers
S_0x5df3fe1adb40 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1ad960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a45f0 .functor NAND 1, L_0x5df3fe2adce0, L_0x5df3fe2a5260, C4<1>, C4<1>;
v0x5df3fe1addb0_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe1ade70_0 .net "in_b", 0 0, L_0x5df3fe2a5260;  alias, 1 drivers
v0x5df3fe1adf30_0 .net "out", 0 0, L_0x5df3fe2a45f0;  alias, 1 drivers
S_0x5df3fe1ae050 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1ad960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1ae7c0_0 .net "in_a", 0 0, L_0x5df3fe2a45f0;  alias, 1 drivers
v0x5df3fe1ae860_0 .net "out", 0 0, L_0x5df3fe2a46a0;  alias, 1 drivers
S_0x5df3fe1ae270 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1ae050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a46a0 .functor NAND 1, L_0x5df3fe2a45f0, L_0x5df3fe2a45f0, C4<1>, C4<1>;
v0x5df3fe1ae4e0_0 .net "in_a", 0 0, L_0x5df3fe2a45f0;  alias, 1 drivers
v0x5df3fe1ae5d0_0 .net "in_b", 0 0, L_0x5df3fe2a45f0;  alias, 1 drivers
v0x5df3fe1ae6c0_0 .net "out", 0 0, L_0x5df3fe2a46a0;  alias, 1 drivers
S_0x5df3fe1aece0 .scope module, "not_gate2" "Not" 4 8, 7 3 0, S_0x5df3fe1ac380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1af3e0_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe1af480_0 .net "out", 0 0, L_0x5df3fe2a43e0;  alias, 1 drivers
S_0x5df3fe1aeeb0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1aece0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a43e0 .functor NAND 1, L_0x5df3fe2adce0, L_0x5df3fe2adce0, C4<1>, C4<1>;
v0x5df3fe1af100_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe1af1c0_0 .net "in_b", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe1af280_0 .net "out", 0 0, L_0x5df3fe2a43e0;  alias, 1 drivers
S_0x5df3fe1af580 .scope module, "or_gate" "Or" 4 11, 8 3 0, S_0x5df3fe1ac380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1b5030_0 .net "branch1_out", 0 0, L_0x5df3fe2a48b0;  1 drivers
v0x5df3fe1b5160_0 .net "branch2_out", 0 0, L_0x5df3fe2a4bd0;  1 drivers
v0x5df3fe1b52b0_0 .net "in_a", 0 0, L_0x5df3fe2a4540;  alias, 1 drivers
v0x5df3fe1b5380_0 .net "in_b", 0 0, L_0x5df3fe2a46a0;  alias, 1 drivers
v0x5df3fe1b5420_0 .net "out", 0 0, L_0x5df3fe2a4ef0;  alias, 1 drivers
v0x5df3fe1b54c0_0 .net "temp1_out", 0 0, L_0x5df3fe2a4800;  1 drivers
v0x5df3fe1b5560_0 .net "temp2_out", 0 0, L_0x5df3fe2a4b20;  1 drivers
v0x5df3fe1b5600_0 .net "temp3_out", 0 0, L_0x5df3fe2a4e40;  1 drivers
S_0x5df3fe1af7b0 .scope module, "and_gate" "And" 8 9, 5 3 0, S_0x5df3fe1af580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1b0870_0 .net "in_a", 0 0, L_0x5df3fe2a4540;  alias, 1 drivers
v0x5df3fe1b0910_0 .net "in_b", 0 0, L_0x5df3fe2a4540;  alias, 1 drivers
v0x5df3fe1b09d0_0 .net "out", 0 0, L_0x5df3fe2a4800;  alias, 1 drivers
v0x5df3fe1b0af0_0 .net "temp_out", 0 0, L_0x5df3fe2a4750;  1 drivers
S_0x5df3fe1afa20 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1af7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a4750 .functor NAND 1, L_0x5df3fe2a4540, L_0x5df3fe2a4540, C4<1>, C4<1>;
v0x5df3fe1afc90_0 .net "in_a", 0 0, L_0x5df3fe2a4540;  alias, 1 drivers
v0x5df3fe1afd50_0 .net "in_b", 0 0, L_0x5df3fe2a4540;  alias, 1 drivers
v0x5df3fe1afea0_0 .net "out", 0 0, L_0x5df3fe2a4750;  alias, 1 drivers
S_0x5df3fe1affa0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1af7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1b06c0_0 .net "in_a", 0 0, L_0x5df3fe2a4750;  alias, 1 drivers
v0x5df3fe1b0760_0 .net "out", 0 0, L_0x5df3fe2a4800;  alias, 1 drivers
S_0x5df3fe1b0170 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1affa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a4800 .functor NAND 1, L_0x5df3fe2a4750, L_0x5df3fe2a4750, C4<1>, C4<1>;
v0x5df3fe1b03e0_0 .net "in_a", 0 0, L_0x5df3fe2a4750;  alias, 1 drivers
v0x5df3fe1b04d0_0 .net "in_b", 0 0, L_0x5df3fe2a4750;  alias, 1 drivers
v0x5df3fe1b05c0_0 .net "out", 0 0, L_0x5df3fe2a4800;  alias, 1 drivers
S_0x5df3fe1b0c60 .scope module, "and_gate2" "And" 8 13, 5 3 0, S_0x5df3fe1af580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1b1c90_0 .net "in_a", 0 0, L_0x5df3fe2a46a0;  alias, 1 drivers
v0x5df3fe1b1d30_0 .net "in_b", 0 0, L_0x5df3fe2a46a0;  alias, 1 drivers
v0x5df3fe1b1df0_0 .net "out", 0 0, L_0x5df3fe2a4b20;  alias, 1 drivers
v0x5df3fe1b1f10_0 .net "temp_out", 0 0, L_0x5df3fe2a4a70;  1 drivers
S_0x5df3fe1b0e40 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1b0c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a4a70 .functor NAND 1, L_0x5df3fe2a46a0, L_0x5df3fe2a46a0, C4<1>, C4<1>;
v0x5df3fe1b10b0_0 .net "in_a", 0 0, L_0x5df3fe2a46a0;  alias, 1 drivers
v0x5df3fe1b1170_0 .net "in_b", 0 0, L_0x5df3fe2a46a0;  alias, 1 drivers
v0x5df3fe1b12c0_0 .net "out", 0 0, L_0x5df3fe2a4a70;  alias, 1 drivers
S_0x5df3fe1b13c0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1b0c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1b1ae0_0 .net "in_a", 0 0, L_0x5df3fe2a4a70;  alias, 1 drivers
v0x5df3fe1b1b80_0 .net "out", 0 0, L_0x5df3fe2a4b20;  alias, 1 drivers
S_0x5df3fe1b1590 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1b13c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a4b20 .functor NAND 1, L_0x5df3fe2a4a70, L_0x5df3fe2a4a70, C4<1>, C4<1>;
v0x5df3fe1b1800_0 .net "in_a", 0 0, L_0x5df3fe2a4a70;  alias, 1 drivers
v0x5df3fe1b18f0_0 .net "in_b", 0 0, L_0x5df3fe2a4a70;  alias, 1 drivers
v0x5df3fe1b19e0_0 .net "out", 0 0, L_0x5df3fe2a4b20;  alias, 1 drivers
S_0x5df3fe1b2080 .scope module, "and_gate3" "And" 8 17, 5 3 0, S_0x5df3fe1af580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1b30c0_0 .net "in_a", 0 0, L_0x5df3fe2a48b0;  alias, 1 drivers
v0x5df3fe1b3190_0 .net "in_b", 0 0, L_0x5df3fe2a4bd0;  alias, 1 drivers
v0x5df3fe1b3260_0 .net "out", 0 0, L_0x5df3fe2a4e40;  alias, 1 drivers
v0x5df3fe1b3380_0 .net "temp_out", 0 0, L_0x5df3fe2a4d90;  1 drivers
S_0x5df3fe1b2260 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1b2080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a4d90 .functor NAND 1, L_0x5df3fe2a48b0, L_0x5df3fe2a4bd0, C4<1>, C4<1>;
v0x5df3fe1b24b0_0 .net "in_a", 0 0, L_0x5df3fe2a48b0;  alias, 1 drivers
v0x5df3fe1b2590_0 .net "in_b", 0 0, L_0x5df3fe2a4bd0;  alias, 1 drivers
v0x5df3fe1b2650_0 .net "out", 0 0, L_0x5df3fe2a4d90;  alias, 1 drivers
S_0x5df3fe1b27a0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1b2080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1b2f10_0 .net "in_a", 0 0, L_0x5df3fe2a4d90;  alias, 1 drivers
v0x5df3fe1b2fb0_0 .net "out", 0 0, L_0x5df3fe2a4e40;  alias, 1 drivers
S_0x5df3fe1b29c0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1b27a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a4e40 .functor NAND 1, L_0x5df3fe2a4d90, L_0x5df3fe2a4d90, C4<1>, C4<1>;
v0x5df3fe1b2c30_0 .net "in_a", 0 0, L_0x5df3fe2a4d90;  alias, 1 drivers
v0x5df3fe1b2d20_0 .net "in_b", 0 0, L_0x5df3fe2a4d90;  alias, 1 drivers
v0x5df3fe1b2e10_0 .net "out", 0 0, L_0x5df3fe2a4e40;  alias, 1 drivers
S_0x5df3fe1b34d0 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x5df3fe1af580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1b3c00_0 .net "in_a", 0 0, L_0x5df3fe2a4800;  alias, 1 drivers
v0x5df3fe1b3ca0_0 .net "out", 0 0, L_0x5df3fe2a48b0;  alias, 1 drivers
S_0x5df3fe1b36a0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1b34d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a48b0 .functor NAND 1, L_0x5df3fe2a4800, L_0x5df3fe2a4800, C4<1>, C4<1>;
v0x5df3fe1b3910_0 .net "in_a", 0 0, L_0x5df3fe2a4800;  alias, 1 drivers
v0x5df3fe1b39d0_0 .net "in_b", 0 0, L_0x5df3fe2a4800;  alias, 1 drivers
v0x5df3fe1b3b20_0 .net "out", 0 0, L_0x5df3fe2a48b0;  alias, 1 drivers
S_0x5df3fe1b3da0 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x5df3fe1af580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1b4570_0 .net "in_a", 0 0, L_0x5df3fe2a4b20;  alias, 1 drivers
v0x5df3fe1b4610_0 .net "out", 0 0, L_0x5df3fe2a4bd0;  alias, 1 drivers
S_0x5df3fe1b4010 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1b3da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a4bd0 .functor NAND 1, L_0x5df3fe2a4b20, L_0x5df3fe2a4b20, C4<1>, C4<1>;
v0x5df3fe1b4280_0 .net "in_a", 0 0, L_0x5df3fe2a4b20;  alias, 1 drivers
v0x5df3fe1b4340_0 .net "in_b", 0 0, L_0x5df3fe2a4b20;  alias, 1 drivers
v0x5df3fe1b4490_0 .net "out", 0 0, L_0x5df3fe2a4bd0;  alias, 1 drivers
S_0x5df3fe1b4710 .scope module, "not_gate3" "Not" 8 18, 7 3 0, S_0x5df3fe1af580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1b4eb0_0 .net "in_a", 0 0, L_0x5df3fe2a4e40;  alias, 1 drivers
v0x5df3fe1b4f50_0 .net "out", 0 0, L_0x5df3fe2a4ef0;  alias, 1 drivers
S_0x5df3fe1b4930 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1b4710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a4ef0 .functor NAND 1, L_0x5df3fe2a4e40, L_0x5df3fe2a4e40, C4<1>, C4<1>;
v0x5df3fe1b4ba0_0 .net "in_a", 0 0, L_0x5df3fe2a4e40;  alias, 1 drivers
v0x5df3fe1b4c60_0 .net "in_b", 0 0, L_0x5df3fe2a4e40;  alias, 1 drivers
v0x5df3fe1b4db0_0 .net "out", 0 0, L_0x5df3fe2a4ef0;  alias, 1 drivers
S_0x5df3fe1b5ef0 .scope module, "mux_gate7" "Mux" 3 14, 4 3 0, S_0x5df3fe136ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5df3fe1bf250_0 .net "in_a", 0 0, L_0x5df3fe2a60f0;  1 drivers
v0x5df3fe1bf2f0_0 .net "in_b", 0 0, L_0x5df3fe2a6190;  1 drivers
v0x5df3fe1bf400_0 .net "out", 0 0, L_0x5df3fe2a5f30;  1 drivers
v0x5df3fe1bf4a0_0 .net "sel", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe1bf540_0 .net "sel_out", 0 0, L_0x5df3fe2a4370;  1 drivers
v0x5df3fe1bf6c0_0 .net "temp_a_out", 0 0, L_0x5df3fe2a5580;  1 drivers
v0x5df3fe1bf870_0 .net "temp_b_out", 0 0, L_0x5df3fe2a56e0;  1 drivers
S_0x5df3fe1b60f0 .scope module, "and_gate" "And" 4 9, 5 3 0, S_0x5df3fe1b5ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1b7150_0 .net "in_a", 0 0, L_0x5df3fe2a60f0;  alias, 1 drivers
v0x5df3fe1b7220_0 .net "in_b", 0 0, L_0x5df3fe2a4370;  alias, 1 drivers
v0x5df3fe1b72f0_0 .net "out", 0 0, L_0x5df3fe2a5580;  alias, 1 drivers
v0x5df3fe1b7410_0 .net "temp_out", 0 0, L_0x5df3fe2a54d0;  1 drivers
S_0x5df3fe1b6360 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1b60f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a54d0 .functor NAND 1, L_0x5df3fe2a60f0, L_0x5df3fe2a4370, C4<1>, C4<1>;
v0x5df3fe1b65d0_0 .net "in_a", 0 0, L_0x5df3fe2a60f0;  alias, 1 drivers
v0x5df3fe1b66b0_0 .net "in_b", 0 0, L_0x5df3fe2a4370;  alias, 1 drivers
v0x5df3fe1b6770_0 .net "out", 0 0, L_0x5df3fe2a54d0;  alias, 1 drivers
S_0x5df3fe1b6890 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1b60f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1b6fd0_0 .net "in_a", 0 0, L_0x5df3fe2a54d0;  alias, 1 drivers
v0x5df3fe1b7070_0 .net "out", 0 0, L_0x5df3fe2a5580;  alias, 1 drivers
S_0x5df3fe1b6ab0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1b6890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a5580 .functor NAND 1, L_0x5df3fe2a54d0, L_0x5df3fe2a54d0, C4<1>, C4<1>;
v0x5df3fe1b6d20_0 .net "in_a", 0 0, L_0x5df3fe2a54d0;  alias, 1 drivers
v0x5df3fe1b6de0_0 .net "in_b", 0 0, L_0x5df3fe2a54d0;  alias, 1 drivers
v0x5df3fe1b6ed0_0 .net "out", 0 0, L_0x5df3fe2a5580;  alias, 1 drivers
S_0x5df3fe1b74d0 .scope module, "and_gate3" "And" 4 10, 5 3 0, S_0x5df3fe1b5ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1b84e0_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe1b8580_0 .net "in_b", 0 0, L_0x5df3fe2a6190;  alias, 1 drivers
v0x5df3fe1b8670_0 .net "out", 0 0, L_0x5df3fe2a56e0;  alias, 1 drivers
v0x5df3fe1b8790_0 .net "temp_out", 0 0, L_0x5df3fe2a5630;  1 drivers
S_0x5df3fe1b76b0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1b74d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a5630 .functor NAND 1, L_0x5df3fe2adce0, L_0x5df3fe2a6190, C4<1>, C4<1>;
v0x5df3fe1b7920_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe1b79e0_0 .net "in_b", 0 0, L_0x5df3fe2a6190;  alias, 1 drivers
v0x5df3fe1b7aa0_0 .net "out", 0 0, L_0x5df3fe2a5630;  alias, 1 drivers
S_0x5df3fe1b7bc0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1b74d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1b8330_0 .net "in_a", 0 0, L_0x5df3fe2a5630;  alias, 1 drivers
v0x5df3fe1b83d0_0 .net "out", 0 0, L_0x5df3fe2a56e0;  alias, 1 drivers
S_0x5df3fe1b7de0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1b7bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a56e0 .functor NAND 1, L_0x5df3fe2a5630, L_0x5df3fe2a5630, C4<1>, C4<1>;
v0x5df3fe1b8050_0 .net "in_a", 0 0, L_0x5df3fe2a5630;  alias, 1 drivers
v0x5df3fe1b8140_0 .net "in_b", 0 0, L_0x5df3fe2a5630;  alias, 1 drivers
v0x5df3fe1b8230_0 .net "out", 0 0, L_0x5df3fe2a56e0;  alias, 1 drivers
S_0x5df3fe1b8850 .scope module, "not_gate2" "Not" 4 8, 7 3 0, S_0x5df3fe1b5ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1b8f50_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe1b8ff0_0 .net "out", 0 0, L_0x5df3fe2a4370;  alias, 1 drivers
S_0x5df3fe1b8a20 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1b8850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a4370 .functor NAND 1, L_0x5df3fe2adce0, L_0x5df3fe2adce0, C4<1>, C4<1>;
v0x5df3fe1b8c70_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe1b8d30_0 .net "in_b", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe1b8df0_0 .net "out", 0 0, L_0x5df3fe2a4370;  alias, 1 drivers
S_0x5df3fe1b90f0 .scope module, "or_gate" "Or" 4 11, 8 3 0, S_0x5df3fe1b5ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1beba0_0 .net "branch1_out", 0 0, L_0x5df3fe2a58f0;  1 drivers
v0x5df3fe1becd0_0 .net "branch2_out", 0 0, L_0x5df3fe2a5c10;  1 drivers
v0x5df3fe1bee20_0 .net "in_a", 0 0, L_0x5df3fe2a5580;  alias, 1 drivers
v0x5df3fe1beef0_0 .net "in_b", 0 0, L_0x5df3fe2a56e0;  alias, 1 drivers
v0x5df3fe1bef90_0 .net "out", 0 0, L_0x5df3fe2a5f30;  alias, 1 drivers
v0x5df3fe1bf030_0 .net "temp1_out", 0 0, L_0x5df3fe2a5840;  1 drivers
v0x5df3fe1bf0d0_0 .net "temp2_out", 0 0, L_0x5df3fe2a5b60;  1 drivers
v0x5df3fe1bf170_0 .net "temp3_out", 0 0, L_0x5df3fe2a5e80;  1 drivers
S_0x5df3fe1b9320 .scope module, "and_gate" "And" 8 9, 5 3 0, S_0x5df3fe1b90f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1ba3e0_0 .net "in_a", 0 0, L_0x5df3fe2a5580;  alias, 1 drivers
v0x5df3fe1ba480_0 .net "in_b", 0 0, L_0x5df3fe2a5580;  alias, 1 drivers
v0x5df3fe1ba540_0 .net "out", 0 0, L_0x5df3fe2a5840;  alias, 1 drivers
v0x5df3fe1ba660_0 .net "temp_out", 0 0, L_0x5df3fe2a5790;  1 drivers
S_0x5df3fe1b9590 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1b9320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a5790 .functor NAND 1, L_0x5df3fe2a5580, L_0x5df3fe2a5580, C4<1>, C4<1>;
v0x5df3fe1b9800_0 .net "in_a", 0 0, L_0x5df3fe2a5580;  alias, 1 drivers
v0x5df3fe1b98c0_0 .net "in_b", 0 0, L_0x5df3fe2a5580;  alias, 1 drivers
v0x5df3fe1b9a10_0 .net "out", 0 0, L_0x5df3fe2a5790;  alias, 1 drivers
S_0x5df3fe1b9b10 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1b9320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1ba230_0 .net "in_a", 0 0, L_0x5df3fe2a5790;  alias, 1 drivers
v0x5df3fe1ba2d0_0 .net "out", 0 0, L_0x5df3fe2a5840;  alias, 1 drivers
S_0x5df3fe1b9ce0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1b9b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a5840 .functor NAND 1, L_0x5df3fe2a5790, L_0x5df3fe2a5790, C4<1>, C4<1>;
v0x5df3fe1b9f50_0 .net "in_a", 0 0, L_0x5df3fe2a5790;  alias, 1 drivers
v0x5df3fe1ba040_0 .net "in_b", 0 0, L_0x5df3fe2a5790;  alias, 1 drivers
v0x5df3fe1ba130_0 .net "out", 0 0, L_0x5df3fe2a5840;  alias, 1 drivers
S_0x5df3fe1ba7d0 .scope module, "and_gate2" "And" 8 13, 5 3 0, S_0x5df3fe1b90f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1bb800_0 .net "in_a", 0 0, L_0x5df3fe2a56e0;  alias, 1 drivers
v0x5df3fe1bb8a0_0 .net "in_b", 0 0, L_0x5df3fe2a56e0;  alias, 1 drivers
v0x5df3fe1bb960_0 .net "out", 0 0, L_0x5df3fe2a5b60;  alias, 1 drivers
v0x5df3fe1bba80_0 .net "temp_out", 0 0, L_0x5df3fe2a5ab0;  1 drivers
S_0x5df3fe1ba9b0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1ba7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a5ab0 .functor NAND 1, L_0x5df3fe2a56e0, L_0x5df3fe2a56e0, C4<1>, C4<1>;
v0x5df3fe1bac20_0 .net "in_a", 0 0, L_0x5df3fe2a56e0;  alias, 1 drivers
v0x5df3fe1bace0_0 .net "in_b", 0 0, L_0x5df3fe2a56e0;  alias, 1 drivers
v0x5df3fe1bae30_0 .net "out", 0 0, L_0x5df3fe2a5ab0;  alias, 1 drivers
S_0x5df3fe1baf30 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1ba7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1bb650_0 .net "in_a", 0 0, L_0x5df3fe2a5ab0;  alias, 1 drivers
v0x5df3fe1bb6f0_0 .net "out", 0 0, L_0x5df3fe2a5b60;  alias, 1 drivers
S_0x5df3fe1bb100 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1baf30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a5b60 .functor NAND 1, L_0x5df3fe2a5ab0, L_0x5df3fe2a5ab0, C4<1>, C4<1>;
v0x5df3fe1bb370_0 .net "in_a", 0 0, L_0x5df3fe2a5ab0;  alias, 1 drivers
v0x5df3fe1bb460_0 .net "in_b", 0 0, L_0x5df3fe2a5ab0;  alias, 1 drivers
v0x5df3fe1bb550_0 .net "out", 0 0, L_0x5df3fe2a5b60;  alias, 1 drivers
S_0x5df3fe1bbbf0 .scope module, "and_gate3" "And" 8 17, 5 3 0, S_0x5df3fe1b90f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1bcc30_0 .net "in_a", 0 0, L_0x5df3fe2a58f0;  alias, 1 drivers
v0x5df3fe1bcd00_0 .net "in_b", 0 0, L_0x5df3fe2a5c10;  alias, 1 drivers
v0x5df3fe1bcdd0_0 .net "out", 0 0, L_0x5df3fe2a5e80;  alias, 1 drivers
v0x5df3fe1bcef0_0 .net "temp_out", 0 0, L_0x5df3fe2a5dd0;  1 drivers
S_0x5df3fe1bbdd0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1bbbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a5dd0 .functor NAND 1, L_0x5df3fe2a58f0, L_0x5df3fe2a5c10, C4<1>, C4<1>;
v0x5df3fe1bc020_0 .net "in_a", 0 0, L_0x5df3fe2a58f0;  alias, 1 drivers
v0x5df3fe1bc100_0 .net "in_b", 0 0, L_0x5df3fe2a5c10;  alias, 1 drivers
v0x5df3fe1bc1c0_0 .net "out", 0 0, L_0x5df3fe2a5dd0;  alias, 1 drivers
S_0x5df3fe1bc310 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1bbbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1bca80_0 .net "in_a", 0 0, L_0x5df3fe2a5dd0;  alias, 1 drivers
v0x5df3fe1bcb20_0 .net "out", 0 0, L_0x5df3fe2a5e80;  alias, 1 drivers
S_0x5df3fe1bc530 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1bc310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a5e80 .functor NAND 1, L_0x5df3fe2a5dd0, L_0x5df3fe2a5dd0, C4<1>, C4<1>;
v0x5df3fe1bc7a0_0 .net "in_a", 0 0, L_0x5df3fe2a5dd0;  alias, 1 drivers
v0x5df3fe1bc890_0 .net "in_b", 0 0, L_0x5df3fe2a5dd0;  alias, 1 drivers
v0x5df3fe1bc980_0 .net "out", 0 0, L_0x5df3fe2a5e80;  alias, 1 drivers
S_0x5df3fe1bd040 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x5df3fe1b90f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1bd770_0 .net "in_a", 0 0, L_0x5df3fe2a5840;  alias, 1 drivers
v0x5df3fe1bd810_0 .net "out", 0 0, L_0x5df3fe2a58f0;  alias, 1 drivers
S_0x5df3fe1bd210 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1bd040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a58f0 .functor NAND 1, L_0x5df3fe2a5840, L_0x5df3fe2a5840, C4<1>, C4<1>;
v0x5df3fe1bd480_0 .net "in_a", 0 0, L_0x5df3fe2a5840;  alias, 1 drivers
v0x5df3fe1bd540_0 .net "in_b", 0 0, L_0x5df3fe2a5840;  alias, 1 drivers
v0x5df3fe1bd690_0 .net "out", 0 0, L_0x5df3fe2a58f0;  alias, 1 drivers
S_0x5df3fe1bd910 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x5df3fe1b90f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1be0e0_0 .net "in_a", 0 0, L_0x5df3fe2a5b60;  alias, 1 drivers
v0x5df3fe1be180_0 .net "out", 0 0, L_0x5df3fe2a5c10;  alias, 1 drivers
S_0x5df3fe1bdb80 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1bd910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a5c10 .functor NAND 1, L_0x5df3fe2a5b60, L_0x5df3fe2a5b60, C4<1>, C4<1>;
v0x5df3fe1bddf0_0 .net "in_a", 0 0, L_0x5df3fe2a5b60;  alias, 1 drivers
v0x5df3fe1bdeb0_0 .net "in_b", 0 0, L_0x5df3fe2a5b60;  alias, 1 drivers
v0x5df3fe1be000_0 .net "out", 0 0, L_0x5df3fe2a5c10;  alias, 1 drivers
S_0x5df3fe1be280 .scope module, "not_gate3" "Not" 8 18, 7 3 0, S_0x5df3fe1b90f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1bea20_0 .net "in_a", 0 0, L_0x5df3fe2a5e80;  alias, 1 drivers
v0x5df3fe1beac0_0 .net "out", 0 0, L_0x5df3fe2a5f30;  alias, 1 drivers
S_0x5df3fe1be4a0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1be280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a5f30 .functor NAND 1, L_0x5df3fe2a5e80, L_0x5df3fe2a5e80, C4<1>, C4<1>;
v0x5df3fe1be710_0 .net "in_a", 0 0, L_0x5df3fe2a5e80;  alias, 1 drivers
v0x5df3fe1be7d0_0 .net "in_b", 0 0, L_0x5df3fe2a5e80;  alias, 1 drivers
v0x5df3fe1be920_0 .net "out", 0 0, L_0x5df3fe2a5f30;  alias, 1 drivers
S_0x5df3fe1bfa60 .scope module, "mux_gate8" "Mux" 3 15, 4 3 0, S_0x5df3fe136ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5df3fe1c8dc0_0 .net "in_a", 0 0, L_0x5df3fe2a6f90;  1 drivers
v0x5df3fe1c8e60_0 .net "in_b", 0 0, L_0x5df3fe2a7030;  1 drivers
v0x5df3fe1c8f70_0 .net "out", 0 0, L_0x5df3fe2a6dd0;  1 drivers
v0x5df3fe1c9010_0 .net "sel", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe1c90b0_0 .net "sel_out", 0 0, L_0x5df3fe2a62c0;  1 drivers
v0x5df3fe1c9230_0 .net "temp_a_out", 0 0, L_0x5df3fe2a6420;  1 drivers
v0x5df3fe1c93e0_0 .net "temp_b_out", 0 0, L_0x5df3fe2a6580;  1 drivers
S_0x5df3fe1bfc60 .scope module, "and_gate" "And" 4 9, 5 3 0, S_0x5df3fe1bfa60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1c0cc0_0 .net "in_a", 0 0, L_0x5df3fe2a6f90;  alias, 1 drivers
v0x5df3fe1c0d90_0 .net "in_b", 0 0, L_0x5df3fe2a62c0;  alias, 1 drivers
v0x5df3fe1c0e60_0 .net "out", 0 0, L_0x5df3fe2a6420;  alias, 1 drivers
v0x5df3fe1c0f80_0 .net "temp_out", 0 0, L_0x5df3fe2a6370;  1 drivers
S_0x5df3fe1bfed0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1bfc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a6370 .functor NAND 1, L_0x5df3fe2a6f90, L_0x5df3fe2a62c0, C4<1>, C4<1>;
v0x5df3fe1c0140_0 .net "in_a", 0 0, L_0x5df3fe2a6f90;  alias, 1 drivers
v0x5df3fe1c0220_0 .net "in_b", 0 0, L_0x5df3fe2a62c0;  alias, 1 drivers
v0x5df3fe1c02e0_0 .net "out", 0 0, L_0x5df3fe2a6370;  alias, 1 drivers
S_0x5df3fe1c0400 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1bfc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1c0b40_0 .net "in_a", 0 0, L_0x5df3fe2a6370;  alias, 1 drivers
v0x5df3fe1c0be0_0 .net "out", 0 0, L_0x5df3fe2a6420;  alias, 1 drivers
S_0x5df3fe1c0620 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1c0400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a6420 .functor NAND 1, L_0x5df3fe2a6370, L_0x5df3fe2a6370, C4<1>, C4<1>;
v0x5df3fe1c0890_0 .net "in_a", 0 0, L_0x5df3fe2a6370;  alias, 1 drivers
v0x5df3fe1c0950_0 .net "in_b", 0 0, L_0x5df3fe2a6370;  alias, 1 drivers
v0x5df3fe1c0a40_0 .net "out", 0 0, L_0x5df3fe2a6420;  alias, 1 drivers
S_0x5df3fe1c1040 .scope module, "and_gate3" "And" 4 10, 5 3 0, S_0x5df3fe1bfa60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1c2050_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe1c20f0_0 .net "in_b", 0 0, L_0x5df3fe2a7030;  alias, 1 drivers
v0x5df3fe1c21e0_0 .net "out", 0 0, L_0x5df3fe2a6580;  alias, 1 drivers
v0x5df3fe1c2300_0 .net "temp_out", 0 0, L_0x5df3fe2a64d0;  1 drivers
S_0x5df3fe1c1220 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1c1040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a64d0 .functor NAND 1, L_0x5df3fe2adce0, L_0x5df3fe2a7030, C4<1>, C4<1>;
v0x5df3fe1c1490_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe1c1550_0 .net "in_b", 0 0, L_0x5df3fe2a7030;  alias, 1 drivers
v0x5df3fe1c1610_0 .net "out", 0 0, L_0x5df3fe2a64d0;  alias, 1 drivers
S_0x5df3fe1c1730 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1c1040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1c1ea0_0 .net "in_a", 0 0, L_0x5df3fe2a64d0;  alias, 1 drivers
v0x5df3fe1c1f40_0 .net "out", 0 0, L_0x5df3fe2a6580;  alias, 1 drivers
S_0x5df3fe1c1950 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1c1730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a6580 .functor NAND 1, L_0x5df3fe2a64d0, L_0x5df3fe2a64d0, C4<1>, C4<1>;
v0x5df3fe1c1bc0_0 .net "in_a", 0 0, L_0x5df3fe2a64d0;  alias, 1 drivers
v0x5df3fe1c1cb0_0 .net "in_b", 0 0, L_0x5df3fe2a64d0;  alias, 1 drivers
v0x5df3fe1c1da0_0 .net "out", 0 0, L_0x5df3fe2a6580;  alias, 1 drivers
S_0x5df3fe1c23c0 .scope module, "not_gate2" "Not" 4 8, 7 3 0, S_0x5df3fe1bfa60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1c2ac0_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe1c2b60_0 .net "out", 0 0, L_0x5df3fe2a62c0;  alias, 1 drivers
S_0x5df3fe1c2590 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1c23c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a62c0 .functor NAND 1, L_0x5df3fe2adce0, L_0x5df3fe2adce0, C4<1>, C4<1>;
v0x5df3fe1c27e0_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe1c28a0_0 .net "in_b", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe1c2960_0 .net "out", 0 0, L_0x5df3fe2a62c0;  alias, 1 drivers
S_0x5df3fe1c2c60 .scope module, "or_gate" "Or" 4 11, 8 3 0, S_0x5df3fe1bfa60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1c8710_0 .net "branch1_out", 0 0, L_0x5df3fe2a6790;  1 drivers
v0x5df3fe1c8840_0 .net "branch2_out", 0 0, L_0x5df3fe2a6ab0;  1 drivers
v0x5df3fe1c8990_0 .net "in_a", 0 0, L_0x5df3fe2a6420;  alias, 1 drivers
v0x5df3fe1c8a60_0 .net "in_b", 0 0, L_0x5df3fe2a6580;  alias, 1 drivers
v0x5df3fe1c8b00_0 .net "out", 0 0, L_0x5df3fe2a6dd0;  alias, 1 drivers
v0x5df3fe1c8ba0_0 .net "temp1_out", 0 0, L_0x5df3fe2a66e0;  1 drivers
v0x5df3fe1c8c40_0 .net "temp2_out", 0 0, L_0x5df3fe2a6a00;  1 drivers
v0x5df3fe1c8ce0_0 .net "temp3_out", 0 0, L_0x5df3fe2a6d20;  1 drivers
S_0x5df3fe1c2e90 .scope module, "and_gate" "And" 8 9, 5 3 0, S_0x5df3fe1c2c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1c3f50_0 .net "in_a", 0 0, L_0x5df3fe2a6420;  alias, 1 drivers
v0x5df3fe1c3ff0_0 .net "in_b", 0 0, L_0x5df3fe2a6420;  alias, 1 drivers
v0x5df3fe1c40b0_0 .net "out", 0 0, L_0x5df3fe2a66e0;  alias, 1 drivers
v0x5df3fe1c41d0_0 .net "temp_out", 0 0, L_0x5df3fe2a6630;  1 drivers
S_0x5df3fe1c3100 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1c2e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a6630 .functor NAND 1, L_0x5df3fe2a6420, L_0x5df3fe2a6420, C4<1>, C4<1>;
v0x5df3fe1c3370_0 .net "in_a", 0 0, L_0x5df3fe2a6420;  alias, 1 drivers
v0x5df3fe1c3430_0 .net "in_b", 0 0, L_0x5df3fe2a6420;  alias, 1 drivers
v0x5df3fe1c3580_0 .net "out", 0 0, L_0x5df3fe2a6630;  alias, 1 drivers
S_0x5df3fe1c3680 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1c2e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1c3da0_0 .net "in_a", 0 0, L_0x5df3fe2a6630;  alias, 1 drivers
v0x5df3fe1c3e40_0 .net "out", 0 0, L_0x5df3fe2a66e0;  alias, 1 drivers
S_0x5df3fe1c3850 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1c3680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a66e0 .functor NAND 1, L_0x5df3fe2a6630, L_0x5df3fe2a6630, C4<1>, C4<1>;
v0x5df3fe1c3ac0_0 .net "in_a", 0 0, L_0x5df3fe2a6630;  alias, 1 drivers
v0x5df3fe1c3bb0_0 .net "in_b", 0 0, L_0x5df3fe2a6630;  alias, 1 drivers
v0x5df3fe1c3ca0_0 .net "out", 0 0, L_0x5df3fe2a66e0;  alias, 1 drivers
S_0x5df3fe1c4340 .scope module, "and_gate2" "And" 8 13, 5 3 0, S_0x5df3fe1c2c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1c5370_0 .net "in_a", 0 0, L_0x5df3fe2a6580;  alias, 1 drivers
v0x5df3fe1c5410_0 .net "in_b", 0 0, L_0x5df3fe2a6580;  alias, 1 drivers
v0x5df3fe1c54d0_0 .net "out", 0 0, L_0x5df3fe2a6a00;  alias, 1 drivers
v0x5df3fe1c55f0_0 .net "temp_out", 0 0, L_0x5df3fe2a6950;  1 drivers
S_0x5df3fe1c4520 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1c4340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a6950 .functor NAND 1, L_0x5df3fe2a6580, L_0x5df3fe2a6580, C4<1>, C4<1>;
v0x5df3fe1c4790_0 .net "in_a", 0 0, L_0x5df3fe2a6580;  alias, 1 drivers
v0x5df3fe1c4850_0 .net "in_b", 0 0, L_0x5df3fe2a6580;  alias, 1 drivers
v0x5df3fe1c49a0_0 .net "out", 0 0, L_0x5df3fe2a6950;  alias, 1 drivers
S_0x5df3fe1c4aa0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1c4340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1c51c0_0 .net "in_a", 0 0, L_0x5df3fe2a6950;  alias, 1 drivers
v0x5df3fe1c5260_0 .net "out", 0 0, L_0x5df3fe2a6a00;  alias, 1 drivers
S_0x5df3fe1c4c70 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1c4aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a6a00 .functor NAND 1, L_0x5df3fe2a6950, L_0x5df3fe2a6950, C4<1>, C4<1>;
v0x5df3fe1c4ee0_0 .net "in_a", 0 0, L_0x5df3fe2a6950;  alias, 1 drivers
v0x5df3fe1c4fd0_0 .net "in_b", 0 0, L_0x5df3fe2a6950;  alias, 1 drivers
v0x5df3fe1c50c0_0 .net "out", 0 0, L_0x5df3fe2a6a00;  alias, 1 drivers
S_0x5df3fe1c5760 .scope module, "and_gate3" "And" 8 17, 5 3 0, S_0x5df3fe1c2c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1c67a0_0 .net "in_a", 0 0, L_0x5df3fe2a6790;  alias, 1 drivers
v0x5df3fe1c6870_0 .net "in_b", 0 0, L_0x5df3fe2a6ab0;  alias, 1 drivers
v0x5df3fe1c6940_0 .net "out", 0 0, L_0x5df3fe2a6d20;  alias, 1 drivers
v0x5df3fe1c6a60_0 .net "temp_out", 0 0, L_0x5df3fe2a6c70;  1 drivers
S_0x5df3fe1c5940 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1c5760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a6c70 .functor NAND 1, L_0x5df3fe2a6790, L_0x5df3fe2a6ab0, C4<1>, C4<1>;
v0x5df3fe1c5b90_0 .net "in_a", 0 0, L_0x5df3fe2a6790;  alias, 1 drivers
v0x5df3fe1c5c70_0 .net "in_b", 0 0, L_0x5df3fe2a6ab0;  alias, 1 drivers
v0x5df3fe1c5d30_0 .net "out", 0 0, L_0x5df3fe2a6c70;  alias, 1 drivers
S_0x5df3fe1c5e80 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1c5760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1c65f0_0 .net "in_a", 0 0, L_0x5df3fe2a6c70;  alias, 1 drivers
v0x5df3fe1c6690_0 .net "out", 0 0, L_0x5df3fe2a6d20;  alias, 1 drivers
S_0x5df3fe1c60a0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1c5e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a6d20 .functor NAND 1, L_0x5df3fe2a6c70, L_0x5df3fe2a6c70, C4<1>, C4<1>;
v0x5df3fe1c6310_0 .net "in_a", 0 0, L_0x5df3fe2a6c70;  alias, 1 drivers
v0x5df3fe1c6400_0 .net "in_b", 0 0, L_0x5df3fe2a6c70;  alias, 1 drivers
v0x5df3fe1c64f0_0 .net "out", 0 0, L_0x5df3fe2a6d20;  alias, 1 drivers
S_0x5df3fe1c6bb0 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x5df3fe1c2c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1c72e0_0 .net "in_a", 0 0, L_0x5df3fe2a66e0;  alias, 1 drivers
v0x5df3fe1c7380_0 .net "out", 0 0, L_0x5df3fe2a6790;  alias, 1 drivers
S_0x5df3fe1c6d80 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1c6bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a6790 .functor NAND 1, L_0x5df3fe2a66e0, L_0x5df3fe2a66e0, C4<1>, C4<1>;
v0x5df3fe1c6ff0_0 .net "in_a", 0 0, L_0x5df3fe2a66e0;  alias, 1 drivers
v0x5df3fe1c70b0_0 .net "in_b", 0 0, L_0x5df3fe2a66e0;  alias, 1 drivers
v0x5df3fe1c7200_0 .net "out", 0 0, L_0x5df3fe2a6790;  alias, 1 drivers
S_0x5df3fe1c7480 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x5df3fe1c2c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1c7c50_0 .net "in_a", 0 0, L_0x5df3fe2a6a00;  alias, 1 drivers
v0x5df3fe1c7cf0_0 .net "out", 0 0, L_0x5df3fe2a6ab0;  alias, 1 drivers
S_0x5df3fe1c76f0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1c7480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a6ab0 .functor NAND 1, L_0x5df3fe2a6a00, L_0x5df3fe2a6a00, C4<1>, C4<1>;
v0x5df3fe1c7960_0 .net "in_a", 0 0, L_0x5df3fe2a6a00;  alias, 1 drivers
v0x5df3fe1c7a20_0 .net "in_b", 0 0, L_0x5df3fe2a6a00;  alias, 1 drivers
v0x5df3fe1c7b70_0 .net "out", 0 0, L_0x5df3fe2a6ab0;  alias, 1 drivers
S_0x5df3fe1c7df0 .scope module, "not_gate3" "Not" 8 18, 7 3 0, S_0x5df3fe1c2c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1c8590_0 .net "in_a", 0 0, L_0x5df3fe2a6d20;  alias, 1 drivers
v0x5df3fe1c8630_0 .net "out", 0 0, L_0x5df3fe2a6dd0;  alias, 1 drivers
S_0x5df3fe1c8010 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1c7df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a6dd0 .functor NAND 1, L_0x5df3fe2a6d20, L_0x5df3fe2a6d20, C4<1>, C4<1>;
v0x5df3fe1c8280_0 .net "in_a", 0 0, L_0x5df3fe2a6d20;  alias, 1 drivers
v0x5df3fe1c8340_0 .net "in_b", 0 0, L_0x5df3fe2a6d20;  alias, 1 drivers
v0x5df3fe1c8490_0 .net "out", 0 0, L_0x5df3fe2a6dd0;  alias, 1 drivers
S_0x5df3fe1c95d0 .scope module, "mux_gate9" "Mux" 3 16, 4 3 0, S_0x5df3fe136ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5df3fe1d2930_0 .net "in_a", 0 0, L_0x5df3fe2a7e40;  1 drivers
v0x5df3fe1d29d0_0 .net "in_b", 0 0, L_0x5df3fe2a7ee0;  1 drivers
v0x5df3fe1d2ae0_0 .net "out", 0 0, L_0x5df3fe2a7c80;  1 drivers
v0x5df3fe1d2b80_0 .net "sel", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe1d2c20_0 .net "sel_out", 0 0, L_0x5df3fe2a7170;  1 drivers
v0x5df3fe1d2da0_0 .net "temp_a_out", 0 0, L_0x5df3fe2a72d0;  1 drivers
v0x5df3fe1d2f50_0 .net "temp_b_out", 0 0, L_0x5df3fe2a7430;  1 drivers
S_0x5df3fe1c97d0 .scope module, "and_gate" "And" 4 9, 5 3 0, S_0x5df3fe1c95d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1ca830_0 .net "in_a", 0 0, L_0x5df3fe2a7e40;  alias, 1 drivers
v0x5df3fe1ca900_0 .net "in_b", 0 0, L_0x5df3fe2a7170;  alias, 1 drivers
v0x5df3fe1ca9d0_0 .net "out", 0 0, L_0x5df3fe2a72d0;  alias, 1 drivers
v0x5df3fe1caaf0_0 .net "temp_out", 0 0, L_0x5df3fe2a7220;  1 drivers
S_0x5df3fe1c9a40 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1c97d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a7220 .functor NAND 1, L_0x5df3fe2a7e40, L_0x5df3fe2a7170, C4<1>, C4<1>;
v0x5df3fe1c9cb0_0 .net "in_a", 0 0, L_0x5df3fe2a7e40;  alias, 1 drivers
v0x5df3fe1c9d90_0 .net "in_b", 0 0, L_0x5df3fe2a7170;  alias, 1 drivers
v0x5df3fe1c9e50_0 .net "out", 0 0, L_0x5df3fe2a7220;  alias, 1 drivers
S_0x5df3fe1c9f70 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1c97d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1ca6b0_0 .net "in_a", 0 0, L_0x5df3fe2a7220;  alias, 1 drivers
v0x5df3fe1ca750_0 .net "out", 0 0, L_0x5df3fe2a72d0;  alias, 1 drivers
S_0x5df3fe1ca190 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1c9f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a72d0 .functor NAND 1, L_0x5df3fe2a7220, L_0x5df3fe2a7220, C4<1>, C4<1>;
v0x5df3fe1ca400_0 .net "in_a", 0 0, L_0x5df3fe2a7220;  alias, 1 drivers
v0x5df3fe1ca4c0_0 .net "in_b", 0 0, L_0x5df3fe2a7220;  alias, 1 drivers
v0x5df3fe1ca5b0_0 .net "out", 0 0, L_0x5df3fe2a72d0;  alias, 1 drivers
S_0x5df3fe1cabb0 .scope module, "and_gate3" "And" 4 10, 5 3 0, S_0x5df3fe1c95d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1cbbc0_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe1cbc60_0 .net "in_b", 0 0, L_0x5df3fe2a7ee0;  alias, 1 drivers
v0x5df3fe1cbd50_0 .net "out", 0 0, L_0x5df3fe2a7430;  alias, 1 drivers
v0x5df3fe1cbe70_0 .net "temp_out", 0 0, L_0x5df3fe2a7380;  1 drivers
S_0x5df3fe1cad90 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1cabb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a7380 .functor NAND 1, L_0x5df3fe2adce0, L_0x5df3fe2a7ee0, C4<1>, C4<1>;
v0x5df3fe1cb000_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe1cb0c0_0 .net "in_b", 0 0, L_0x5df3fe2a7ee0;  alias, 1 drivers
v0x5df3fe1cb180_0 .net "out", 0 0, L_0x5df3fe2a7380;  alias, 1 drivers
S_0x5df3fe1cb2a0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1cabb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1cba10_0 .net "in_a", 0 0, L_0x5df3fe2a7380;  alias, 1 drivers
v0x5df3fe1cbab0_0 .net "out", 0 0, L_0x5df3fe2a7430;  alias, 1 drivers
S_0x5df3fe1cb4c0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1cb2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a7430 .functor NAND 1, L_0x5df3fe2a7380, L_0x5df3fe2a7380, C4<1>, C4<1>;
v0x5df3fe1cb730_0 .net "in_a", 0 0, L_0x5df3fe2a7380;  alias, 1 drivers
v0x5df3fe1cb820_0 .net "in_b", 0 0, L_0x5df3fe2a7380;  alias, 1 drivers
v0x5df3fe1cb910_0 .net "out", 0 0, L_0x5df3fe2a7430;  alias, 1 drivers
S_0x5df3fe1cbf30 .scope module, "not_gate2" "Not" 4 8, 7 3 0, S_0x5df3fe1c95d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1cc630_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe1cc6d0_0 .net "out", 0 0, L_0x5df3fe2a7170;  alias, 1 drivers
S_0x5df3fe1cc100 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1cbf30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a7170 .functor NAND 1, L_0x5df3fe2adce0, L_0x5df3fe2adce0, C4<1>, C4<1>;
v0x5df3fe1cc350_0 .net "in_a", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe1cc410_0 .net "in_b", 0 0, L_0x5df3fe2adce0;  alias, 1 drivers
v0x5df3fe1cc4d0_0 .net "out", 0 0, L_0x5df3fe2a7170;  alias, 1 drivers
S_0x5df3fe1cc7d0 .scope module, "or_gate" "Or" 4 11, 8 3 0, S_0x5df3fe1c95d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1d2280_0 .net "branch1_out", 0 0, L_0x5df3fe2a7640;  1 drivers
v0x5df3fe1d23b0_0 .net "branch2_out", 0 0, L_0x5df3fe2a7960;  1 drivers
v0x5df3fe1d2500_0 .net "in_a", 0 0, L_0x5df3fe2a72d0;  alias, 1 drivers
v0x5df3fe1d25d0_0 .net "in_b", 0 0, L_0x5df3fe2a7430;  alias, 1 drivers
v0x5df3fe1d2670_0 .net "out", 0 0, L_0x5df3fe2a7c80;  alias, 1 drivers
v0x5df3fe1d2710_0 .net "temp1_out", 0 0, L_0x5df3fe2a7590;  1 drivers
v0x5df3fe1d27b0_0 .net "temp2_out", 0 0, L_0x5df3fe2a78b0;  1 drivers
v0x5df3fe1d2850_0 .net "temp3_out", 0 0, L_0x5df3fe2a7bd0;  1 drivers
S_0x5df3fe1cca00 .scope module, "and_gate" "And" 8 9, 5 3 0, S_0x5df3fe1cc7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1cdac0_0 .net "in_a", 0 0, L_0x5df3fe2a72d0;  alias, 1 drivers
v0x5df3fe1cdb60_0 .net "in_b", 0 0, L_0x5df3fe2a72d0;  alias, 1 drivers
v0x5df3fe1cdc20_0 .net "out", 0 0, L_0x5df3fe2a7590;  alias, 1 drivers
v0x5df3fe1cdd40_0 .net "temp_out", 0 0, L_0x5df3fe2a74e0;  1 drivers
S_0x5df3fe1ccc70 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1cca00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a74e0 .functor NAND 1, L_0x5df3fe2a72d0, L_0x5df3fe2a72d0, C4<1>, C4<1>;
v0x5df3fe1ccee0_0 .net "in_a", 0 0, L_0x5df3fe2a72d0;  alias, 1 drivers
v0x5df3fe1ccfa0_0 .net "in_b", 0 0, L_0x5df3fe2a72d0;  alias, 1 drivers
v0x5df3fe1cd0f0_0 .net "out", 0 0, L_0x5df3fe2a74e0;  alias, 1 drivers
S_0x5df3fe1cd1f0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1cca00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1cd910_0 .net "in_a", 0 0, L_0x5df3fe2a74e0;  alias, 1 drivers
v0x5df3fe1cd9b0_0 .net "out", 0 0, L_0x5df3fe2a7590;  alias, 1 drivers
S_0x5df3fe1cd3c0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1cd1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a7590 .functor NAND 1, L_0x5df3fe2a74e0, L_0x5df3fe2a74e0, C4<1>, C4<1>;
v0x5df3fe1cd630_0 .net "in_a", 0 0, L_0x5df3fe2a74e0;  alias, 1 drivers
v0x5df3fe1cd720_0 .net "in_b", 0 0, L_0x5df3fe2a74e0;  alias, 1 drivers
v0x5df3fe1cd810_0 .net "out", 0 0, L_0x5df3fe2a7590;  alias, 1 drivers
S_0x5df3fe1cdeb0 .scope module, "and_gate2" "And" 8 13, 5 3 0, S_0x5df3fe1cc7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1ceee0_0 .net "in_a", 0 0, L_0x5df3fe2a7430;  alias, 1 drivers
v0x5df3fe1cef80_0 .net "in_b", 0 0, L_0x5df3fe2a7430;  alias, 1 drivers
v0x5df3fe1cf040_0 .net "out", 0 0, L_0x5df3fe2a78b0;  alias, 1 drivers
v0x5df3fe1cf160_0 .net "temp_out", 0 0, L_0x5df3fe2a7800;  1 drivers
S_0x5df3fe1ce090 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1cdeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a7800 .functor NAND 1, L_0x5df3fe2a7430, L_0x5df3fe2a7430, C4<1>, C4<1>;
v0x5df3fe1ce300_0 .net "in_a", 0 0, L_0x5df3fe2a7430;  alias, 1 drivers
v0x5df3fe1ce3c0_0 .net "in_b", 0 0, L_0x5df3fe2a7430;  alias, 1 drivers
v0x5df3fe1ce510_0 .net "out", 0 0, L_0x5df3fe2a7800;  alias, 1 drivers
S_0x5df3fe1ce610 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1cdeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1ced30_0 .net "in_a", 0 0, L_0x5df3fe2a7800;  alias, 1 drivers
v0x5df3fe1cedd0_0 .net "out", 0 0, L_0x5df3fe2a78b0;  alias, 1 drivers
S_0x5df3fe1ce7e0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1ce610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a78b0 .functor NAND 1, L_0x5df3fe2a7800, L_0x5df3fe2a7800, C4<1>, C4<1>;
v0x5df3fe1cea50_0 .net "in_a", 0 0, L_0x5df3fe2a7800;  alias, 1 drivers
v0x5df3fe1ceb40_0 .net "in_b", 0 0, L_0x5df3fe2a7800;  alias, 1 drivers
v0x5df3fe1cec30_0 .net "out", 0 0, L_0x5df3fe2a78b0;  alias, 1 drivers
S_0x5df3fe1cf2d0 .scope module, "and_gate3" "And" 8 17, 5 3 0, S_0x5df3fe1cc7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1d0310_0 .net "in_a", 0 0, L_0x5df3fe2a7640;  alias, 1 drivers
v0x5df3fe1d03e0_0 .net "in_b", 0 0, L_0x5df3fe2a7960;  alias, 1 drivers
v0x5df3fe1d04b0_0 .net "out", 0 0, L_0x5df3fe2a7bd0;  alias, 1 drivers
v0x5df3fe1d05d0_0 .net "temp_out", 0 0, L_0x5df3fe2a7b20;  1 drivers
S_0x5df3fe1cf4b0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1cf2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a7b20 .functor NAND 1, L_0x5df3fe2a7640, L_0x5df3fe2a7960, C4<1>, C4<1>;
v0x5df3fe1cf700_0 .net "in_a", 0 0, L_0x5df3fe2a7640;  alias, 1 drivers
v0x5df3fe1cf7e0_0 .net "in_b", 0 0, L_0x5df3fe2a7960;  alias, 1 drivers
v0x5df3fe1cf8a0_0 .net "out", 0 0, L_0x5df3fe2a7b20;  alias, 1 drivers
S_0x5df3fe1cf9f0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1cf2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1d0160_0 .net "in_a", 0 0, L_0x5df3fe2a7b20;  alias, 1 drivers
v0x5df3fe1d0200_0 .net "out", 0 0, L_0x5df3fe2a7bd0;  alias, 1 drivers
S_0x5df3fe1cfc10 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1cf9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a7bd0 .functor NAND 1, L_0x5df3fe2a7b20, L_0x5df3fe2a7b20, C4<1>, C4<1>;
v0x5df3fe1cfe80_0 .net "in_a", 0 0, L_0x5df3fe2a7b20;  alias, 1 drivers
v0x5df3fe1cff70_0 .net "in_b", 0 0, L_0x5df3fe2a7b20;  alias, 1 drivers
v0x5df3fe1d0060_0 .net "out", 0 0, L_0x5df3fe2a7bd0;  alias, 1 drivers
S_0x5df3fe1d0720 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x5df3fe1cc7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1d0e50_0 .net "in_a", 0 0, L_0x5df3fe2a7590;  alias, 1 drivers
v0x5df3fe1d0ef0_0 .net "out", 0 0, L_0x5df3fe2a7640;  alias, 1 drivers
S_0x5df3fe1d08f0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1d0720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a7640 .functor NAND 1, L_0x5df3fe2a7590, L_0x5df3fe2a7590, C4<1>, C4<1>;
v0x5df3fe1d0b60_0 .net "in_a", 0 0, L_0x5df3fe2a7590;  alias, 1 drivers
v0x5df3fe1d0c20_0 .net "in_b", 0 0, L_0x5df3fe2a7590;  alias, 1 drivers
v0x5df3fe1d0d70_0 .net "out", 0 0, L_0x5df3fe2a7640;  alias, 1 drivers
S_0x5df3fe1d0ff0 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x5df3fe1cc7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1d17c0_0 .net "in_a", 0 0, L_0x5df3fe2a78b0;  alias, 1 drivers
v0x5df3fe1d1860_0 .net "out", 0 0, L_0x5df3fe2a7960;  alias, 1 drivers
S_0x5df3fe1d1260 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1d0ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a7960 .functor NAND 1, L_0x5df3fe2a78b0, L_0x5df3fe2a78b0, C4<1>, C4<1>;
v0x5df3fe1d14d0_0 .net "in_a", 0 0, L_0x5df3fe2a78b0;  alias, 1 drivers
v0x5df3fe1d1590_0 .net "in_b", 0 0, L_0x5df3fe2a78b0;  alias, 1 drivers
v0x5df3fe1d16e0_0 .net "out", 0 0, L_0x5df3fe2a7960;  alias, 1 drivers
S_0x5df3fe1d1960 .scope module, "not_gate3" "Not" 8 18, 7 3 0, S_0x5df3fe1cc7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1d2100_0 .net "in_a", 0 0, L_0x5df3fe2a7bd0;  alias, 1 drivers
v0x5df3fe1d21a0_0 .net "out", 0 0, L_0x5df3fe2a7c80;  alias, 1 drivers
S_0x5df3fe1d1b80 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1d1960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2a7c80 .functor NAND 1, L_0x5df3fe2a7bd0, L_0x5df3fe2a7bd0, C4<1>, C4<1>;
v0x5df3fe1d1df0_0 .net "in_a", 0 0, L_0x5df3fe2a7bd0;  alias, 1 drivers
v0x5df3fe1d1eb0_0 .net "in_b", 0 0, L_0x5df3fe2a7bd0;  alias, 1 drivers
v0x5df3fe1d2000_0 .net "out", 0 0, L_0x5df3fe2a7c80;  alias, 1 drivers
S_0x5df3fe1d35e0 .scope module, "mux16_gate3" "Mux16" 2 17, 3 3 0, S_0x5df3fe078360;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in_a";
    .port_info 1 /INPUT 16 "in_b";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /INPUT 1 "sel";
L_0x5df3fe2bc6d0 .functor BUFZ 16, L_0x5df3fe2bc630, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5df3fe28f860_0 .net "in_a", 15 0, L_0x5df3fe29f1a0;  alias, 1 drivers
v0x5df3fe28f940_0 .net "in_b", 15 0, L_0x5df3fe2adc50;  alias, 1 drivers
v0x5df3fe28f9e0_0 .net "out", 15 0, L_0x5df3fe2bc6d0;  alias, 1 drivers
v0x5df3fe28fa80_0 .net "sel", 0 0, L_0x5df3fe2bc760;  1 drivers
v0x5df3fe28fb20_0 .net/s "tmp_out", 15 0, L_0x5df3fe2bc630;  1 drivers
L_0x5df3fe2aea50 .part L_0x5df3fe29f1a0, 0, 1;
L_0x5df3fe2aeb10 .part L_0x5df3fe2adc50, 0, 1;
L_0x5df3fe2af880 .part L_0x5df3fe29f1a0, 1, 1;
L_0x5df3fe2af920 .part L_0x5df3fe2adc50, 1, 1;
L_0x5df3fe2b06a0 .part L_0x5df3fe29f1a0, 2, 1;
L_0x5df3fe2b0740 .part L_0x5df3fe2adc50, 2, 1;
L_0x5df3fe2b14f0 .part L_0x5df3fe29f1a0, 3, 1;
L_0x5df3fe2b1590 .part L_0x5df3fe2adc50, 3, 1;
L_0x5df3fe2b2300 .part L_0x5df3fe29f1a0, 4, 1;
L_0x5df3fe2b24b0 .part L_0x5df3fe2adc50, 4, 1;
L_0x5df3fe2b3390 .part L_0x5df3fe29f1a0, 5, 1;
L_0x5df3fe2b3430 .part L_0x5df3fe2adc50, 5, 1;
L_0x5df3fe2b4210 .part L_0x5df3fe29f1a0, 6, 1;
L_0x5df3fe2b42b0 .part L_0x5df3fe2adc50, 6, 1;
L_0x5df3fe2b5030 .part L_0x5df3fe29f1a0, 7, 1;
L_0x5df3fe2b50d0 .part L_0x5df3fe2adc50, 7, 1;
L_0x5df3fe2b5ed0 .part L_0x5df3fe29f1a0, 8, 1;
L_0x5df3fe2b5f70 .part L_0x5df3fe2adc50, 8, 1;
L_0x5df3fe2b6d80 .part L_0x5df3fe29f1a0, 9, 1;
L_0x5df3fe2b6e20 .part L_0x5df3fe2adc50, 9, 1;
L_0x5df3fe2b6010 .part L_0x5df3fe29f1a0, 10, 1;
L_0x5df3fe2b8310 .part L_0x5df3fe2adc50, 10, 1;
L_0x5df3fe2b8dc0 .part L_0x5df3fe29f1a0, 11, 1;
L_0x5df3fe2b8e60 .part L_0x5df3fe2adc50, 11, 1;
L_0x5df3fe2b9920 .part L_0x5df3fe29f1a0, 12, 1;
L_0x5df3fe2b9bd0 .part L_0x5df3fe2adc50, 12, 1;
L_0x5df3fe2ba690 .part L_0x5df3fe29f1a0, 13, 1;
L_0x5df3fe2ba730 .part L_0x5df3fe2adc50, 13, 1;
L_0x5df3fe2bb4d0 .part L_0x5df3fe29f1a0, 14, 1;
L_0x5df3fe2bb570 .part L_0x5df3fe2adc50, 14, 1;
L_0x5df3fe2bc3e0 .part L_0x5df3fe29f1a0, 15, 1;
L_0x5df3fe2bc480 .part L_0x5df3fe2adc50, 15, 1;
LS_0x5df3fe2bc630_0_0 .concat8 [ 1 1 1 1], L_0x5df3fe2ae890, L_0x5df3fe2af6c0, L_0x5df3fe2b04e0, L_0x5df3fe2b1330;
LS_0x5df3fe2bc630_0_4 .concat8 [ 1 1 1 1], L_0x5df3fe2b2140, L_0x5df3fe2b31d0, L_0x5df3fe2b4050, L_0x5df3fe2b4e70;
LS_0x5df3fe2bc630_0_8 .concat8 [ 1 1 1 1], L_0x5df3fe2b5d10, L_0x5df3fe2b6bc0, L_0x5df3fe2b8190, L_0x5df3fe2b8c40;
LS_0x5df3fe2bc630_0_12 .concat8 [ 1 1 1 1], L_0x5df3fe2b97a0, L_0x5df3fe2ba510, L_0x5df3fe2bb310, L_0x5df3fe2bc220;
L_0x5df3fe2bc630 .concat8 [ 4 4 4 4], LS_0x5df3fe2bc630_0_0, LS_0x5df3fe2bc630_0_4, LS_0x5df3fe2bc630_0_8, LS_0x5df3fe2bc630_0_12;
S_0x5df3fe1d3830 .scope module, "mux_gate0" "Mux" 3 7, 4 3 0, S_0x5df3fe1d35e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5df3fe1dccd0_0 .net "in_a", 0 0, L_0x5df3fe2aea50;  1 drivers
v0x5df3fe1dcd70_0 .net "in_b", 0 0, L_0x5df3fe2aeb10;  1 drivers
v0x5df3fe1dce80_0 .net "out", 0 0, L_0x5df3fe2ae890;  1 drivers
v0x5df3fe1dcf20_0 .net "sel", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe1dcfc0_0 .net "sel_out", 0 0, L_0x5df3fe2add80;  1 drivers
v0x5df3fe1dd140_0 .net "temp_a_out", 0 0, L_0x5df3fe2adee0;  1 drivers
v0x5df3fe1dd2f0_0 .net "temp_b_out", 0 0, L_0x5df3fe2ae040;  1 drivers
S_0x5df3fe1d3a80 .scope module, "and_gate" "And" 4 9, 5 3 0, S_0x5df3fe1d3830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1d4b40_0 .net "in_a", 0 0, L_0x5df3fe2aea50;  alias, 1 drivers
v0x5df3fe1d4c10_0 .net "in_b", 0 0, L_0x5df3fe2add80;  alias, 1 drivers
v0x5df3fe1d4ce0_0 .net "out", 0 0, L_0x5df3fe2adee0;  alias, 1 drivers
v0x5df3fe1d4e00_0 .net "temp_out", 0 0, L_0x5df3fe2ade30;  1 drivers
S_0x5df3fe1d3cf0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1d3a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ade30 .functor NAND 1, L_0x5df3fe2aea50, L_0x5df3fe2add80, C4<1>, C4<1>;
v0x5df3fe1d3f60_0 .net "in_a", 0 0, L_0x5df3fe2aea50;  alias, 1 drivers
v0x5df3fe1d4040_0 .net "in_b", 0 0, L_0x5df3fe2add80;  alias, 1 drivers
v0x5df3fe1d4100_0 .net "out", 0 0, L_0x5df3fe2ade30;  alias, 1 drivers
S_0x5df3fe1d4220 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1d3a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1d4990_0 .net "in_a", 0 0, L_0x5df3fe2ade30;  alias, 1 drivers
v0x5df3fe1d4a30_0 .net "out", 0 0, L_0x5df3fe2adee0;  alias, 1 drivers
S_0x5df3fe1d4440 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1d4220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2adee0 .functor NAND 1, L_0x5df3fe2ade30, L_0x5df3fe2ade30, C4<1>, C4<1>;
v0x5df3fe1d46b0_0 .net "in_a", 0 0, L_0x5df3fe2ade30;  alias, 1 drivers
v0x5df3fe1d47a0_0 .net "in_b", 0 0, L_0x5df3fe2ade30;  alias, 1 drivers
v0x5df3fe1d4890_0 .net "out", 0 0, L_0x5df3fe2adee0;  alias, 1 drivers
S_0x5df3fe1d4ec0 .scope module, "and_gate3" "And" 4 10, 5 3 0, S_0x5df3fe1d3830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1d5ef0_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe1d5fc0_0 .net "in_b", 0 0, L_0x5df3fe2aeb10;  alias, 1 drivers
v0x5df3fe1d6090_0 .net "out", 0 0, L_0x5df3fe2ae040;  alias, 1 drivers
v0x5df3fe1d61b0_0 .net "temp_out", 0 0, L_0x5df3fe2adf90;  1 drivers
S_0x5df3fe1d50a0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1d4ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2adf90 .functor NAND 1, L_0x5df3fe2bc760, L_0x5df3fe2aeb10, C4<1>, C4<1>;
v0x5df3fe1d5310_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe1d53f0_0 .net "in_b", 0 0, L_0x5df3fe2aeb10;  alias, 1 drivers
v0x5df3fe1d54b0_0 .net "out", 0 0, L_0x5df3fe2adf90;  alias, 1 drivers
S_0x5df3fe1d55d0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1d4ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1d5d40_0 .net "in_a", 0 0, L_0x5df3fe2adf90;  alias, 1 drivers
v0x5df3fe1d5de0_0 .net "out", 0 0, L_0x5df3fe2ae040;  alias, 1 drivers
S_0x5df3fe1d57f0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1d55d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ae040 .functor NAND 1, L_0x5df3fe2adf90, L_0x5df3fe2adf90, C4<1>, C4<1>;
v0x5df3fe1d5a60_0 .net "in_a", 0 0, L_0x5df3fe2adf90;  alias, 1 drivers
v0x5df3fe1d5b50_0 .net "in_b", 0 0, L_0x5df3fe2adf90;  alias, 1 drivers
v0x5df3fe1d5c40_0 .net "out", 0 0, L_0x5df3fe2ae040;  alias, 1 drivers
S_0x5df3fe1d6270 .scope module, "not_gate2" "Not" 4 8, 7 3 0, S_0x5df3fe1d3830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1d6990_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe1d6ac0_0 .net "out", 0 0, L_0x5df3fe2add80;  alias, 1 drivers
S_0x5df3fe1d6440 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1d6270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2add80 .functor NAND 1, L_0x5df3fe2bc760, L_0x5df3fe2bc760, C4<1>, C4<1>;
v0x5df3fe1d6690_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe1d67a0_0 .net "in_b", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe1d6860_0 .net "out", 0 0, L_0x5df3fe2add80;  alias, 1 drivers
S_0x5df3fe1d6bc0 .scope module, "or_gate" "Or" 4 11, 8 3 0, S_0x5df3fe1d3830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1dc620_0 .net "branch1_out", 0 0, L_0x5df3fe2ae250;  1 drivers
v0x5df3fe1dc750_0 .net "branch2_out", 0 0, L_0x5df3fe2ae570;  1 drivers
v0x5df3fe1dc8a0_0 .net "in_a", 0 0, L_0x5df3fe2adee0;  alias, 1 drivers
v0x5df3fe1dc970_0 .net "in_b", 0 0, L_0x5df3fe2ae040;  alias, 1 drivers
v0x5df3fe1dca10_0 .net "out", 0 0, L_0x5df3fe2ae890;  alias, 1 drivers
v0x5df3fe1dcab0_0 .net "temp1_out", 0 0, L_0x5df3fe2ae1a0;  1 drivers
v0x5df3fe1dcb50_0 .net "temp2_out", 0 0, L_0x5df3fe2ae4c0;  1 drivers
v0x5df3fe1dcbf0_0 .net "temp3_out", 0 0, L_0x5df3fe2ae7e0;  1 drivers
S_0x5df3fe1d6da0 .scope module, "and_gate" "And" 8 9, 5 3 0, S_0x5df3fe1d6bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1d7e60_0 .net "in_a", 0 0, L_0x5df3fe2adee0;  alias, 1 drivers
v0x5df3fe1d7f00_0 .net "in_b", 0 0, L_0x5df3fe2adee0;  alias, 1 drivers
v0x5df3fe1d7fc0_0 .net "out", 0 0, L_0x5df3fe2ae1a0;  alias, 1 drivers
v0x5df3fe1d80e0_0 .net "temp_out", 0 0, L_0x5df3fe2ae0f0;  1 drivers
S_0x5df3fe1d7010 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1d6da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ae0f0 .functor NAND 1, L_0x5df3fe2adee0, L_0x5df3fe2adee0, C4<1>, C4<1>;
v0x5df3fe1d7280_0 .net "in_a", 0 0, L_0x5df3fe2adee0;  alias, 1 drivers
v0x5df3fe1d7340_0 .net "in_b", 0 0, L_0x5df3fe2adee0;  alias, 1 drivers
v0x5df3fe1d7490_0 .net "out", 0 0, L_0x5df3fe2ae0f0;  alias, 1 drivers
S_0x5df3fe1d7590 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1d6da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1d7cb0_0 .net "in_a", 0 0, L_0x5df3fe2ae0f0;  alias, 1 drivers
v0x5df3fe1d7d50_0 .net "out", 0 0, L_0x5df3fe2ae1a0;  alias, 1 drivers
S_0x5df3fe1d7760 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1d7590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ae1a0 .functor NAND 1, L_0x5df3fe2ae0f0, L_0x5df3fe2ae0f0, C4<1>, C4<1>;
v0x5df3fe1d79d0_0 .net "in_a", 0 0, L_0x5df3fe2ae0f0;  alias, 1 drivers
v0x5df3fe1d7ac0_0 .net "in_b", 0 0, L_0x5df3fe2ae0f0;  alias, 1 drivers
v0x5df3fe1d7bb0_0 .net "out", 0 0, L_0x5df3fe2ae1a0;  alias, 1 drivers
S_0x5df3fe1d8250 .scope module, "and_gate2" "And" 8 13, 5 3 0, S_0x5df3fe1d6bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1d9280_0 .net "in_a", 0 0, L_0x5df3fe2ae040;  alias, 1 drivers
v0x5df3fe1d9320_0 .net "in_b", 0 0, L_0x5df3fe2ae040;  alias, 1 drivers
v0x5df3fe1d93e0_0 .net "out", 0 0, L_0x5df3fe2ae4c0;  alias, 1 drivers
v0x5df3fe1d9500_0 .net "temp_out", 0 0, L_0x5df3fe2ae410;  1 drivers
S_0x5df3fe1d8430 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1d8250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ae410 .functor NAND 1, L_0x5df3fe2ae040, L_0x5df3fe2ae040, C4<1>, C4<1>;
v0x5df3fe1d86a0_0 .net "in_a", 0 0, L_0x5df3fe2ae040;  alias, 1 drivers
v0x5df3fe1d8760_0 .net "in_b", 0 0, L_0x5df3fe2ae040;  alias, 1 drivers
v0x5df3fe1d88b0_0 .net "out", 0 0, L_0x5df3fe2ae410;  alias, 1 drivers
S_0x5df3fe1d89b0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1d8250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1d90d0_0 .net "in_a", 0 0, L_0x5df3fe2ae410;  alias, 1 drivers
v0x5df3fe1d9170_0 .net "out", 0 0, L_0x5df3fe2ae4c0;  alias, 1 drivers
S_0x5df3fe1d8b80 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1d89b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ae4c0 .functor NAND 1, L_0x5df3fe2ae410, L_0x5df3fe2ae410, C4<1>, C4<1>;
v0x5df3fe1d8df0_0 .net "in_a", 0 0, L_0x5df3fe2ae410;  alias, 1 drivers
v0x5df3fe1d8ee0_0 .net "in_b", 0 0, L_0x5df3fe2ae410;  alias, 1 drivers
v0x5df3fe1d8fd0_0 .net "out", 0 0, L_0x5df3fe2ae4c0;  alias, 1 drivers
S_0x5df3fe1d9670 .scope module, "and_gate3" "And" 8 17, 5 3 0, S_0x5df3fe1d6bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1da6b0_0 .net "in_a", 0 0, L_0x5df3fe2ae250;  alias, 1 drivers
v0x5df3fe1da780_0 .net "in_b", 0 0, L_0x5df3fe2ae570;  alias, 1 drivers
v0x5df3fe1da850_0 .net "out", 0 0, L_0x5df3fe2ae7e0;  alias, 1 drivers
v0x5df3fe1da970_0 .net "temp_out", 0 0, L_0x5df3fe2ae730;  1 drivers
S_0x5df3fe1d9850 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1d9670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ae730 .functor NAND 1, L_0x5df3fe2ae250, L_0x5df3fe2ae570, C4<1>, C4<1>;
v0x5df3fe1d9aa0_0 .net "in_a", 0 0, L_0x5df3fe2ae250;  alias, 1 drivers
v0x5df3fe1d9b80_0 .net "in_b", 0 0, L_0x5df3fe2ae570;  alias, 1 drivers
v0x5df3fe1d9c40_0 .net "out", 0 0, L_0x5df3fe2ae730;  alias, 1 drivers
S_0x5df3fe1d9d90 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1d9670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1da500_0 .net "in_a", 0 0, L_0x5df3fe2ae730;  alias, 1 drivers
v0x5df3fe1da5a0_0 .net "out", 0 0, L_0x5df3fe2ae7e0;  alias, 1 drivers
S_0x5df3fe1d9fb0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1d9d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ae7e0 .functor NAND 1, L_0x5df3fe2ae730, L_0x5df3fe2ae730, C4<1>, C4<1>;
v0x5df3fe1da220_0 .net "in_a", 0 0, L_0x5df3fe2ae730;  alias, 1 drivers
v0x5df3fe1da310_0 .net "in_b", 0 0, L_0x5df3fe2ae730;  alias, 1 drivers
v0x5df3fe1da400_0 .net "out", 0 0, L_0x5df3fe2ae7e0;  alias, 1 drivers
S_0x5df3fe1daac0 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x5df3fe1d6bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1db1f0_0 .net "in_a", 0 0, L_0x5df3fe2ae1a0;  alias, 1 drivers
v0x5df3fe1db290_0 .net "out", 0 0, L_0x5df3fe2ae250;  alias, 1 drivers
S_0x5df3fe1dac90 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1daac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ae250 .functor NAND 1, L_0x5df3fe2ae1a0, L_0x5df3fe2ae1a0, C4<1>, C4<1>;
v0x5df3fe1daf00_0 .net "in_a", 0 0, L_0x5df3fe2ae1a0;  alias, 1 drivers
v0x5df3fe1dafc0_0 .net "in_b", 0 0, L_0x5df3fe2ae1a0;  alias, 1 drivers
v0x5df3fe1db110_0 .net "out", 0 0, L_0x5df3fe2ae250;  alias, 1 drivers
S_0x5df3fe1db390 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x5df3fe1d6bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1dbb60_0 .net "in_a", 0 0, L_0x5df3fe2ae4c0;  alias, 1 drivers
v0x5df3fe1dbc00_0 .net "out", 0 0, L_0x5df3fe2ae570;  alias, 1 drivers
S_0x5df3fe1db600 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1db390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ae570 .functor NAND 1, L_0x5df3fe2ae4c0, L_0x5df3fe2ae4c0, C4<1>, C4<1>;
v0x5df3fe1db870_0 .net "in_a", 0 0, L_0x5df3fe2ae4c0;  alias, 1 drivers
v0x5df3fe1db930_0 .net "in_b", 0 0, L_0x5df3fe2ae4c0;  alias, 1 drivers
v0x5df3fe1dba80_0 .net "out", 0 0, L_0x5df3fe2ae570;  alias, 1 drivers
S_0x5df3fe1dbd00 .scope module, "not_gate3" "Not" 8 18, 7 3 0, S_0x5df3fe1d6bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1dc4a0_0 .net "in_a", 0 0, L_0x5df3fe2ae7e0;  alias, 1 drivers
v0x5df3fe1dc540_0 .net "out", 0 0, L_0x5df3fe2ae890;  alias, 1 drivers
S_0x5df3fe1dbf20 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1dbd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ae890 .functor NAND 1, L_0x5df3fe2ae7e0, L_0x5df3fe2ae7e0, C4<1>, C4<1>;
v0x5df3fe1dc190_0 .net "in_a", 0 0, L_0x5df3fe2ae7e0;  alias, 1 drivers
v0x5df3fe1dc250_0 .net "in_b", 0 0, L_0x5df3fe2ae7e0;  alias, 1 drivers
v0x5df3fe1dc3a0_0 .net "out", 0 0, L_0x5df3fe2ae890;  alias, 1 drivers
S_0x5df3fe1dd4e0 .scope module, "mux_gate1" "Mux" 3 8, 4 3 0, S_0x5df3fe1d35e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5df3fe1e68c0_0 .net "in_a", 0 0, L_0x5df3fe2af880;  1 drivers
v0x5df3fe1e6960_0 .net "in_b", 0 0, L_0x5df3fe2af920;  1 drivers
v0x5df3fe1e6a70_0 .net "out", 0 0, L_0x5df3fe2af6c0;  1 drivers
v0x5df3fe1e6b10_0 .net "sel", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe1e6bb0_0 .net "sel_out", 0 0, L_0x5df3fe2aebb0;  1 drivers
v0x5df3fe1e6d30_0 .net "temp_a_out", 0 0, L_0x5df3fe2aed10;  1 drivers
v0x5df3fe1e6ee0_0 .net "temp_b_out", 0 0, L_0x5df3fe2aee70;  1 drivers
S_0x5df3fe1dd700 .scope module, "and_gate" "And" 4 9, 5 3 0, S_0x5df3fe1dd4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1de740_0 .net "in_a", 0 0, L_0x5df3fe2af880;  alias, 1 drivers
v0x5df3fe1de810_0 .net "in_b", 0 0, L_0x5df3fe2aebb0;  alias, 1 drivers
v0x5df3fe1de8e0_0 .net "out", 0 0, L_0x5df3fe2aed10;  alias, 1 drivers
v0x5df3fe1dea00_0 .net "temp_out", 0 0, L_0x5df3fe2aec60;  1 drivers
S_0x5df3fe1dd950 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1dd700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2aec60 .functor NAND 1, L_0x5df3fe2af880, L_0x5df3fe2aebb0, C4<1>, C4<1>;
v0x5df3fe1ddbc0_0 .net "in_a", 0 0, L_0x5df3fe2af880;  alias, 1 drivers
v0x5df3fe1ddca0_0 .net "in_b", 0 0, L_0x5df3fe2aebb0;  alias, 1 drivers
v0x5df3fe1ddd60_0 .net "out", 0 0, L_0x5df3fe2aec60;  alias, 1 drivers
S_0x5df3fe1dde80 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1dd700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1de5c0_0 .net "in_a", 0 0, L_0x5df3fe2aec60;  alias, 1 drivers
v0x5df3fe1de660_0 .net "out", 0 0, L_0x5df3fe2aed10;  alias, 1 drivers
S_0x5df3fe1de0a0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1dde80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2aed10 .functor NAND 1, L_0x5df3fe2aec60, L_0x5df3fe2aec60, C4<1>, C4<1>;
v0x5df3fe1de310_0 .net "in_a", 0 0, L_0x5df3fe2aec60;  alias, 1 drivers
v0x5df3fe1de3d0_0 .net "in_b", 0 0, L_0x5df3fe2aec60;  alias, 1 drivers
v0x5df3fe1de4c0_0 .net "out", 0 0, L_0x5df3fe2aed10;  alias, 1 drivers
S_0x5df3fe1deac0 .scope module, "and_gate3" "And" 4 10, 5 3 0, S_0x5df3fe1dd4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1dfad0_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe1dfb70_0 .net "in_b", 0 0, L_0x5df3fe2af920;  alias, 1 drivers
v0x5df3fe1dfc60_0 .net "out", 0 0, L_0x5df3fe2aee70;  alias, 1 drivers
v0x5df3fe1dfd80_0 .net "temp_out", 0 0, L_0x5df3fe2aedc0;  1 drivers
S_0x5df3fe1deca0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1deac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2aedc0 .functor NAND 1, L_0x5df3fe2bc760, L_0x5df3fe2af920, C4<1>, C4<1>;
v0x5df3fe1def10_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe1defd0_0 .net "in_b", 0 0, L_0x5df3fe2af920;  alias, 1 drivers
v0x5df3fe1df090_0 .net "out", 0 0, L_0x5df3fe2aedc0;  alias, 1 drivers
S_0x5df3fe1df1b0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1deac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1df920_0 .net "in_a", 0 0, L_0x5df3fe2aedc0;  alias, 1 drivers
v0x5df3fe1df9c0_0 .net "out", 0 0, L_0x5df3fe2aee70;  alias, 1 drivers
S_0x5df3fe1df3d0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1df1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2aee70 .functor NAND 1, L_0x5df3fe2aedc0, L_0x5df3fe2aedc0, C4<1>, C4<1>;
v0x5df3fe1df640_0 .net "in_a", 0 0, L_0x5df3fe2aedc0;  alias, 1 drivers
v0x5df3fe1df730_0 .net "in_b", 0 0, L_0x5df3fe2aedc0;  alias, 1 drivers
v0x5df3fe1df820_0 .net "out", 0 0, L_0x5df3fe2aee70;  alias, 1 drivers
S_0x5df3fe1dfe40 .scope module, "not_gate2" "Not" 4 8, 7 3 0, S_0x5df3fe1dd4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1e0650_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe1e06f0_0 .net "out", 0 0, L_0x5df3fe2aebb0;  alias, 1 drivers
S_0x5df3fe1e0010 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1dfe40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2aebb0 .functor NAND 1, L_0x5df3fe2bc760, L_0x5df3fe2bc760, C4<1>, C4<1>;
v0x5df3fe1e0260_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe1e0430_0 .net "in_b", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe1e04f0_0 .net "out", 0 0, L_0x5df3fe2aebb0;  alias, 1 drivers
S_0x5df3fe1e07f0 .scope module, "or_gate" "Or" 4 11, 8 3 0, S_0x5df3fe1dd4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1e6210_0 .net "branch1_out", 0 0, L_0x5df3fe2af080;  1 drivers
v0x5df3fe1e6340_0 .net "branch2_out", 0 0, L_0x5df3fe2af3a0;  1 drivers
v0x5df3fe1e6490_0 .net "in_a", 0 0, L_0x5df3fe2aed10;  alias, 1 drivers
v0x5df3fe1e6560_0 .net "in_b", 0 0, L_0x5df3fe2aee70;  alias, 1 drivers
v0x5df3fe1e6600_0 .net "out", 0 0, L_0x5df3fe2af6c0;  alias, 1 drivers
v0x5df3fe1e66a0_0 .net "temp1_out", 0 0, L_0x5df3fe2aefd0;  1 drivers
v0x5df3fe1e6740_0 .net "temp2_out", 0 0, L_0x5df3fe2af2f0;  1 drivers
v0x5df3fe1e67e0_0 .net "temp3_out", 0 0, L_0x5df3fe2af610;  1 drivers
S_0x5df3fe1e0a20 .scope module, "and_gate" "And" 8 9, 5 3 0, S_0x5df3fe1e07f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1e1a50_0 .net "in_a", 0 0, L_0x5df3fe2aed10;  alias, 1 drivers
v0x5df3fe1e1af0_0 .net "in_b", 0 0, L_0x5df3fe2aed10;  alias, 1 drivers
v0x5df3fe1e1bb0_0 .net "out", 0 0, L_0x5df3fe2aefd0;  alias, 1 drivers
v0x5df3fe1e1cd0_0 .net "temp_out", 0 0, L_0x5df3fe2aef20;  1 drivers
S_0x5df3fe1e0c90 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1e0a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2aef20 .functor NAND 1, L_0x5df3fe2aed10, L_0x5df3fe2aed10, C4<1>, C4<1>;
v0x5df3fe1e0f00_0 .net "in_a", 0 0, L_0x5df3fe2aed10;  alias, 1 drivers
v0x5df3fe1e0fc0_0 .net "in_b", 0 0, L_0x5df3fe2aed10;  alias, 1 drivers
v0x5df3fe1e1080_0 .net "out", 0 0, L_0x5df3fe2aef20;  alias, 1 drivers
S_0x5df3fe1e1180 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1e0a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1e18a0_0 .net "in_a", 0 0, L_0x5df3fe2aef20;  alias, 1 drivers
v0x5df3fe1e1940_0 .net "out", 0 0, L_0x5df3fe2aefd0;  alias, 1 drivers
S_0x5df3fe1e1350 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1e1180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2aefd0 .functor NAND 1, L_0x5df3fe2aef20, L_0x5df3fe2aef20, C4<1>, C4<1>;
v0x5df3fe1e15c0_0 .net "in_a", 0 0, L_0x5df3fe2aef20;  alias, 1 drivers
v0x5df3fe1e16b0_0 .net "in_b", 0 0, L_0x5df3fe2aef20;  alias, 1 drivers
v0x5df3fe1e17a0_0 .net "out", 0 0, L_0x5df3fe2aefd0;  alias, 1 drivers
S_0x5df3fe1e1e40 .scope module, "and_gate2" "And" 8 13, 5 3 0, S_0x5df3fe1e07f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1e2e70_0 .net "in_a", 0 0, L_0x5df3fe2aee70;  alias, 1 drivers
v0x5df3fe1e2f10_0 .net "in_b", 0 0, L_0x5df3fe2aee70;  alias, 1 drivers
v0x5df3fe1e2fd0_0 .net "out", 0 0, L_0x5df3fe2af2f0;  alias, 1 drivers
v0x5df3fe1e30f0_0 .net "temp_out", 0 0, L_0x5df3fe2af240;  1 drivers
S_0x5df3fe1e2020 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1e1e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2af240 .functor NAND 1, L_0x5df3fe2aee70, L_0x5df3fe2aee70, C4<1>, C4<1>;
v0x5df3fe1e2290_0 .net "in_a", 0 0, L_0x5df3fe2aee70;  alias, 1 drivers
v0x5df3fe1e2350_0 .net "in_b", 0 0, L_0x5df3fe2aee70;  alias, 1 drivers
v0x5df3fe1e24a0_0 .net "out", 0 0, L_0x5df3fe2af240;  alias, 1 drivers
S_0x5df3fe1e25a0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1e1e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1e2cc0_0 .net "in_a", 0 0, L_0x5df3fe2af240;  alias, 1 drivers
v0x5df3fe1e2d60_0 .net "out", 0 0, L_0x5df3fe2af2f0;  alias, 1 drivers
S_0x5df3fe1e2770 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1e25a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2af2f0 .functor NAND 1, L_0x5df3fe2af240, L_0x5df3fe2af240, C4<1>, C4<1>;
v0x5df3fe1e29e0_0 .net "in_a", 0 0, L_0x5df3fe2af240;  alias, 1 drivers
v0x5df3fe1e2ad0_0 .net "in_b", 0 0, L_0x5df3fe2af240;  alias, 1 drivers
v0x5df3fe1e2bc0_0 .net "out", 0 0, L_0x5df3fe2af2f0;  alias, 1 drivers
S_0x5df3fe1e3260 .scope module, "and_gate3" "And" 8 17, 5 3 0, S_0x5df3fe1e07f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1e42a0_0 .net "in_a", 0 0, L_0x5df3fe2af080;  alias, 1 drivers
v0x5df3fe1e4370_0 .net "in_b", 0 0, L_0x5df3fe2af3a0;  alias, 1 drivers
v0x5df3fe1e4440_0 .net "out", 0 0, L_0x5df3fe2af610;  alias, 1 drivers
v0x5df3fe1e4560_0 .net "temp_out", 0 0, L_0x5df3fe2af560;  1 drivers
S_0x5df3fe1e3440 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1e3260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2af560 .functor NAND 1, L_0x5df3fe2af080, L_0x5df3fe2af3a0, C4<1>, C4<1>;
v0x5df3fe1e3690_0 .net "in_a", 0 0, L_0x5df3fe2af080;  alias, 1 drivers
v0x5df3fe1e3770_0 .net "in_b", 0 0, L_0x5df3fe2af3a0;  alias, 1 drivers
v0x5df3fe1e3830_0 .net "out", 0 0, L_0x5df3fe2af560;  alias, 1 drivers
S_0x5df3fe1e3980 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1e3260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1e40f0_0 .net "in_a", 0 0, L_0x5df3fe2af560;  alias, 1 drivers
v0x5df3fe1e4190_0 .net "out", 0 0, L_0x5df3fe2af610;  alias, 1 drivers
S_0x5df3fe1e3ba0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1e3980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2af610 .functor NAND 1, L_0x5df3fe2af560, L_0x5df3fe2af560, C4<1>, C4<1>;
v0x5df3fe1e3e10_0 .net "in_a", 0 0, L_0x5df3fe2af560;  alias, 1 drivers
v0x5df3fe1e3f00_0 .net "in_b", 0 0, L_0x5df3fe2af560;  alias, 1 drivers
v0x5df3fe1e3ff0_0 .net "out", 0 0, L_0x5df3fe2af610;  alias, 1 drivers
S_0x5df3fe1e46b0 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x5df3fe1e07f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1e4de0_0 .net "in_a", 0 0, L_0x5df3fe2aefd0;  alias, 1 drivers
v0x5df3fe1e4e80_0 .net "out", 0 0, L_0x5df3fe2af080;  alias, 1 drivers
S_0x5df3fe1e4880 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1e46b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2af080 .functor NAND 1, L_0x5df3fe2aefd0, L_0x5df3fe2aefd0, C4<1>, C4<1>;
v0x5df3fe1e4af0_0 .net "in_a", 0 0, L_0x5df3fe2aefd0;  alias, 1 drivers
v0x5df3fe1e4bb0_0 .net "in_b", 0 0, L_0x5df3fe2aefd0;  alias, 1 drivers
v0x5df3fe1e4d00_0 .net "out", 0 0, L_0x5df3fe2af080;  alias, 1 drivers
S_0x5df3fe1e4f80 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x5df3fe1e07f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1e5750_0 .net "in_a", 0 0, L_0x5df3fe2af2f0;  alias, 1 drivers
v0x5df3fe1e57f0_0 .net "out", 0 0, L_0x5df3fe2af3a0;  alias, 1 drivers
S_0x5df3fe1e51f0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1e4f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2af3a0 .functor NAND 1, L_0x5df3fe2af2f0, L_0x5df3fe2af2f0, C4<1>, C4<1>;
v0x5df3fe1e5460_0 .net "in_a", 0 0, L_0x5df3fe2af2f0;  alias, 1 drivers
v0x5df3fe1e5520_0 .net "in_b", 0 0, L_0x5df3fe2af2f0;  alias, 1 drivers
v0x5df3fe1e5670_0 .net "out", 0 0, L_0x5df3fe2af3a0;  alias, 1 drivers
S_0x5df3fe1e58f0 .scope module, "not_gate3" "Not" 8 18, 7 3 0, S_0x5df3fe1e07f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1e6090_0 .net "in_a", 0 0, L_0x5df3fe2af610;  alias, 1 drivers
v0x5df3fe1e6130_0 .net "out", 0 0, L_0x5df3fe2af6c0;  alias, 1 drivers
S_0x5df3fe1e5b10 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1e58f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2af6c0 .functor NAND 1, L_0x5df3fe2af610, L_0x5df3fe2af610, C4<1>, C4<1>;
v0x5df3fe1e5d80_0 .net "in_a", 0 0, L_0x5df3fe2af610;  alias, 1 drivers
v0x5df3fe1e5e40_0 .net "in_b", 0 0, L_0x5df3fe2af610;  alias, 1 drivers
v0x5df3fe1e5f90_0 .net "out", 0 0, L_0x5df3fe2af6c0;  alias, 1 drivers
S_0x5df3fe1e70d0 .scope module, "mux_gate10" "Mux" 3 17, 4 3 0, S_0x5df3fe1d35e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5df3fe1f0440_0 .net "in_a", 0 0, L_0x5df3fe2b6010;  1 drivers
v0x5df3fe1f04e0_0 .net "in_b", 0 0, L_0x5df3fe2b8310;  1 drivers
v0x5df3fe1f05f0_0 .net "out", 0 0, L_0x5df3fe2b8190;  1 drivers
v0x5df3fe1f0690_0 .net "sel", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe1f0730_0 .net "sel_out", 0 0, L_0x5df3fe2b6f70;  1 drivers
v0x5df3fe1f08b0_0 .net "temp_a_out", 0 0, L_0x5df3fe257cb0;  1 drivers
v0x5df3fe1f0950_0 .net "temp_b_out", 0 0, L_0x5df3fe257e10;  1 drivers
S_0x5df3fe1e72d0 .scope module, "and_gate" "And" 4 9, 5 3 0, S_0x5df3fe1e70d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1e8340_0 .net "in_a", 0 0, L_0x5df3fe2b6010;  alias, 1 drivers
v0x5df3fe1e8410_0 .net "in_b", 0 0, L_0x5df3fe2b6f70;  alias, 1 drivers
v0x5df3fe1e84e0_0 .net "out", 0 0, L_0x5df3fe257cb0;  alias, 1 drivers
v0x5df3fe1e8600_0 .net "temp_out", 0 0, L_0x5df3fe2b4350;  1 drivers
S_0x5df3fe1e7520 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1e72d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b4350 .functor NAND 1, L_0x5df3fe2b6010, L_0x5df3fe2b6f70, C4<1>, C4<1>;
v0x5df3fe1e7790_0 .net "in_a", 0 0, L_0x5df3fe2b6010;  alias, 1 drivers
v0x5df3fe1e7870_0 .net "in_b", 0 0, L_0x5df3fe2b6f70;  alias, 1 drivers
v0x5df3fe1e7930_0 .net "out", 0 0, L_0x5df3fe2b4350;  alias, 1 drivers
S_0x5df3fe1e7a50 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1e72d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1e8190_0 .net "in_a", 0 0, L_0x5df3fe2b4350;  alias, 1 drivers
v0x5df3fe1e8230_0 .net "out", 0 0, L_0x5df3fe257cb0;  alias, 1 drivers
S_0x5df3fe1e7c70 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1e7a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe257cb0 .functor NAND 1, L_0x5df3fe2b4350, L_0x5df3fe2b4350, C4<1>, C4<1>;
v0x5df3fe1e7ee0_0 .net "in_a", 0 0, L_0x5df3fe2b4350;  alias, 1 drivers
v0x5df3fe1e7fa0_0 .net "in_b", 0 0, L_0x5df3fe2b4350;  alias, 1 drivers
v0x5df3fe1e8090_0 .net "out", 0 0, L_0x5df3fe257cb0;  alias, 1 drivers
S_0x5df3fe1e86c0 .scope module, "and_gate3" "And" 4 10, 5 3 0, S_0x5df3fe1e70d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1e96d0_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe1e9770_0 .net "in_b", 0 0, L_0x5df3fe2b8310;  alias, 1 drivers
v0x5df3fe1e9860_0 .net "out", 0 0, L_0x5df3fe257e10;  alias, 1 drivers
v0x5df3fe1e9980_0 .net "temp_out", 0 0, L_0x5df3fe257d60;  1 drivers
S_0x5df3fe1e88a0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1e86c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe257d60 .functor NAND 1, L_0x5df3fe2bc760, L_0x5df3fe2b8310, C4<1>, C4<1>;
v0x5df3fe1e8b10_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe1e8bd0_0 .net "in_b", 0 0, L_0x5df3fe2b8310;  alias, 1 drivers
v0x5df3fe1e8c90_0 .net "out", 0 0, L_0x5df3fe257d60;  alias, 1 drivers
S_0x5df3fe1e8db0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1e86c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1e9520_0 .net "in_a", 0 0, L_0x5df3fe257d60;  alias, 1 drivers
v0x5df3fe1e95c0_0 .net "out", 0 0, L_0x5df3fe257e10;  alias, 1 drivers
S_0x5df3fe1e8fd0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1e8db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe257e10 .functor NAND 1, L_0x5df3fe257d60, L_0x5df3fe257d60, C4<1>, C4<1>;
v0x5df3fe1e9240_0 .net "in_a", 0 0, L_0x5df3fe257d60;  alias, 1 drivers
v0x5df3fe1e9330_0 .net "in_b", 0 0, L_0x5df3fe257d60;  alias, 1 drivers
v0x5df3fe1e9420_0 .net "out", 0 0, L_0x5df3fe257e10;  alias, 1 drivers
S_0x5df3fe1e9a40 .scope module, "not_gate2" "Not" 4 8, 7 3 0, S_0x5df3fe1e70d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1ea140_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe1ea1e0_0 .net "out", 0 0, L_0x5df3fe2b6f70;  alias, 1 drivers
S_0x5df3fe1e9c10 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1e9a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b6f70 .functor NAND 1, L_0x5df3fe2bc760, L_0x5df3fe2bc760, C4<1>, C4<1>;
v0x5df3fe1e9e60_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe1e9f20_0 .net "in_b", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe1e9fe0_0 .net "out", 0 0, L_0x5df3fe2b6f70;  alias, 1 drivers
S_0x5df3fe1ea2e0 .scope module, "or_gate" "Or" 4 11, 8 3 0, S_0x5df3fe1e70d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1efd90_0 .net "branch1_out", 0 0, L_0x5df3fe258020;  1 drivers
v0x5df3fe1efec0_0 .net "branch2_out", 0 0, L_0x5df3fe258340;  1 drivers
v0x5df3fe1f0010_0 .net "in_a", 0 0, L_0x5df3fe257cb0;  alias, 1 drivers
v0x5df3fe1f00e0_0 .net "in_b", 0 0, L_0x5df3fe257e10;  alias, 1 drivers
v0x5df3fe1f0180_0 .net "out", 0 0, L_0x5df3fe2b8190;  alias, 1 drivers
v0x5df3fe1f0220_0 .net "temp1_out", 0 0, L_0x5df3fe257f70;  1 drivers
v0x5df3fe1f02c0_0 .net "temp2_out", 0 0, L_0x5df3fe258290;  1 drivers
v0x5df3fe1f0360_0 .net "temp3_out", 0 0, L_0x5df3fe2b8120;  1 drivers
S_0x5df3fe1ea510 .scope module, "and_gate" "And" 8 9, 5 3 0, S_0x5df3fe1ea2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1eb5d0_0 .net "in_a", 0 0, L_0x5df3fe257cb0;  alias, 1 drivers
v0x5df3fe1eb670_0 .net "in_b", 0 0, L_0x5df3fe257cb0;  alias, 1 drivers
v0x5df3fe1eb730_0 .net "out", 0 0, L_0x5df3fe257f70;  alias, 1 drivers
v0x5df3fe1eb850_0 .net "temp_out", 0 0, L_0x5df3fe257ec0;  1 drivers
S_0x5df3fe1ea780 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1ea510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe257ec0 .functor NAND 1, L_0x5df3fe257cb0, L_0x5df3fe257cb0, C4<1>, C4<1>;
v0x5df3fe1ea9f0_0 .net "in_a", 0 0, L_0x5df3fe257cb0;  alias, 1 drivers
v0x5df3fe1eaab0_0 .net "in_b", 0 0, L_0x5df3fe257cb0;  alias, 1 drivers
v0x5df3fe1eac00_0 .net "out", 0 0, L_0x5df3fe257ec0;  alias, 1 drivers
S_0x5df3fe1ead00 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1ea510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1eb420_0 .net "in_a", 0 0, L_0x5df3fe257ec0;  alias, 1 drivers
v0x5df3fe1eb4c0_0 .net "out", 0 0, L_0x5df3fe257f70;  alias, 1 drivers
S_0x5df3fe1eaed0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1ead00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe257f70 .functor NAND 1, L_0x5df3fe257ec0, L_0x5df3fe257ec0, C4<1>, C4<1>;
v0x5df3fe1eb140_0 .net "in_a", 0 0, L_0x5df3fe257ec0;  alias, 1 drivers
v0x5df3fe1eb230_0 .net "in_b", 0 0, L_0x5df3fe257ec0;  alias, 1 drivers
v0x5df3fe1eb320_0 .net "out", 0 0, L_0x5df3fe257f70;  alias, 1 drivers
S_0x5df3fe1eb9c0 .scope module, "and_gate2" "And" 8 13, 5 3 0, S_0x5df3fe1ea2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1ec9f0_0 .net "in_a", 0 0, L_0x5df3fe257e10;  alias, 1 drivers
v0x5df3fe1eca90_0 .net "in_b", 0 0, L_0x5df3fe257e10;  alias, 1 drivers
v0x5df3fe1ecb50_0 .net "out", 0 0, L_0x5df3fe258290;  alias, 1 drivers
v0x5df3fe1ecc70_0 .net "temp_out", 0 0, L_0x5df3fe2581e0;  1 drivers
S_0x5df3fe1ebba0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1eb9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2581e0 .functor NAND 1, L_0x5df3fe257e10, L_0x5df3fe257e10, C4<1>, C4<1>;
v0x5df3fe1ebe10_0 .net "in_a", 0 0, L_0x5df3fe257e10;  alias, 1 drivers
v0x5df3fe1ebed0_0 .net "in_b", 0 0, L_0x5df3fe257e10;  alias, 1 drivers
v0x5df3fe1ec020_0 .net "out", 0 0, L_0x5df3fe2581e0;  alias, 1 drivers
S_0x5df3fe1ec120 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1eb9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1ec840_0 .net "in_a", 0 0, L_0x5df3fe2581e0;  alias, 1 drivers
v0x5df3fe1ec8e0_0 .net "out", 0 0, L_0x5df3fe258290;  alias, 1 drivers
S_0x5df3fe1ec2f0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1ec120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe258290 .functor NAND 1, L_0x5df3fe2581e0, L_0x5df3fe2581e0, C4<1>, C4<1>;
v0x5df3fe1ec560_0 .net "in_a", 0 0, L_0x5df3fe2581e0;  alias, 1 drivers
v0x5df3fe1ec650_0 .net "in_b", 0 0, L_0x5df3fe2581e0;  alias, 1 drivers
v0x5df3fe1ec740_0 .net "out", 0 0, L_0x5df3fe258290;  alias, 1 drivers
S_0x5df3fe1ecde0 .scope module, "and_gate3" "And" 8 17, 5 3 0, S_0x5df3fe1ea2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1ede20_0 .net "in_a", 0 0, L_0x5df3fe258020;  alias, 1 drivers
v0x5df3fe1edef0_0 .net "in_b", 0 0, L_0x5df3fe258340;  alias, 1 drivers
v0x5df3fe1edfc0_0 .net "out", 0 0, L_0x5df3fe2b8120;  alias, 1 drivers
v0x5df3fe1ee0e0_0 .net "temp_out", 0 0, L_0x5df3fe2583d0;  1 drivers
S_0x5df3fe1ecfc0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1ecde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2583d0 .functor NAND 1, L_0x5df3fe258020, L_0x5df3fe258340, C4<1>, C4<1>;
v0x5df3fe1ed210_0 .net "in_a", 0 0, L_0x5df3fe258020;  alias, 1 drivers
v0x5df3fe1ed2f0_0 .net "in_b", 0 0, L_0x5df3fe258340;  alias, 1 drivers
v0x5df3fe1ed3b0_0 .net "out", 0 0, L_0x5df3fe2583d0;  alias, 1 drivers
S_0x5df3fe1ed500 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1ecde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1edc70_0 .net "in_a", 0 0, L_0x5df3fe2583d0;  alias, 1 drivers
v0x5df3fe1edd10_0 .net "out", 0 0, L_0x5df3fe2b8120;  alias, 1 drivers
S_0x5df3fe1ed720 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1ed500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b8120 .functor NAND 1, L_0x5df3fe2583d0, L_0x5df3fe2583d0, C4<1>, C4<1>;
v0x5df3fe1ed990_0 .net "in_a", 0 0, L_0x5df3fe2583d0;  alias, 1 drivers
v0x5df3fe1eda80_0 .net "in_b", 0 0, L_0x5df3fe2583d0;  alias, 1 drivers
v0x5df3fe1edb70_0 .net "out", 0 0, L_0x5df3fe2b8120;  alias, 1 drivers
S_0x5df3fe1ee230 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x5df3fe1ea2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1ee960_0 .net "in_a", 0 0, L_0x5df3fe257f70;  alias, 1 drivers
v0x5df3fe1eea00_0 .net "out", 0 0, L_0x5df3fe258020;  alias, 1 drivers
S_0x5df3fe1ee400 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1ee230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe258020 .functor NAND 1, L_0x5df3fe257f70, L_0x5df3fe257f70, C4<1>, C4<1>;
v0x5df3fe1ee670_0 .net "in_a", 0 0, L_0x5df3fe257f70;  alias, 1 drivers
v0x5df3fe1ee730_0 .net "in_b", 0 0, L_0x5df3fe257f70;  alias, 1 drivers
v0x5df3fe1ee880_0 .net "out", 0 0, L_0x5df3fe258020;  alias, 1 drivers
S_0x5df3fe1eeb00 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x5df3fe1ea2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1ef2d0_0 .net "in_a", 0 0, L_0x5df3fe258290;  alias, 1 drivers
v0x5df3fe1ef370_0 .net "out", 0 0, L_0x5df3fe258340;  alias, 1 drivers
S_0x5df3fe1eed70 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1eeb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe258340 .functor NAND 1, L_0x5df3fe258290, L_0x5df3fe258290, C4<1>, C4<1>;
v0x5df3fe1eefe0_0 .net "in_a", 0 0, L_0x5df3fe258290;  alias, 1 drivers
v0x5df3fe1ef0a0_0 .net "in_b", 0 0, L_0x5df3fe258290;  alias, 1 drivers
v0x5df3fe1ef1f0_0 .net "out", 0 0, L_0x5df3fe258340;  alias, 1 drivers
S_0x5df3fe1ef470 .scope module, "not_gate3" "Not" 8 18, 7 3 0, S_0x5df3fe1ea2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1efc10_0 .net "in_a", 0 0, L_0x5df3fe2b8120;  alias, 1 drivers
v0x5df3fe1efcb0_0 .net "out", 0 0, L_0x5df3fe2b8190;  alias, 1 drivers
S_0x5df3fe1ef690 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1ef470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b8190 .functor NAND 1, L_0x5df3fe2b8120, L_0x5df3fe2b8120, C4<1>, C4<1>;
v0x5df3fe1ef900_0 .net "in_a", 0 0, L_0x5df3fe2b8120;  alias, 1 drivers
v0x5df3fe1ef9c0_0 .net "in_b", 0 0, L_0x5df3fe2b8120;  alias, 1 drivers
v0x5df3fe1efb10_0 .net "out", 0 0, L_0x5df3fe2b8190;  alias, 1 drivers
S_0x5df3fe1f0b40 .scope module, "mux_gate11" "Mux" 3 18, 4 3 0, S_0x5df3fe1d35e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5df3fe1f9ea0_0 .net "in_a", 0 0, L_0x5df3fe2b8dc0;  1 drivers
v0x5df3fe1f9f40_0 .net "in_b", 0 0, L_0x5df3fe2b8e60;  1 drivers
v0x5df3fe1fa050_0 .net "out", 0 0, L_0x5df3fe2b8c40;  1 drivers
v0x5df3fe1fa0f0_0 .net "sel", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe1fa190_0 .net "sel_out", 0 0, L_0x5df3fe2b8470;  1 drivers
v0x5df3fe1fa310_0 .net "temp_a_out", 0 0, L_0x5df3fe2b8550;  1 drivers
v0x5df3fe1fa4c0_0 .net "temp_b_out", 0 0, L_0x5df3fe2b8630;  1 drivers
S_0x5df3fe1f0d40 .scope module, "and_gate" "And" 4 9, 5 3 0, S_0x5df3fe1f0b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1f1da0_0 .net "in_a", 0 0, L_0x5df3fe2b8dc0;  alias, 1 drivers
v0x5df3fe1f1e70_0 .net "in_b", 0 0, L_0x5df3fe2b8470;  alias, 1 drivers
v0x5df3fe1f1f40_0 .net "out", 0 0, L_0x5df3fe2b8550;  alias, 1 drivers
v0x5df3fe1f2060_0 .net "temp_out", 0 0, L_0x5df3fe2b84e0;  1 drivers
S_0x5df3fe1f0fb0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1f0d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b84e0 .functor NAND 1, L_0x5df3fe2b8dc0, L_0x5df3fe2b8470, C4<1>, C4<1>;
v0x5df3fe1f1220_0 .net "in_a", 0 0, L_0x5df3fe2b8dc0;  alias, 1 drivers
v0x5df3fe1f1300_0 .net "in_b", 0 0, L_0x5df3fe2b8470;  alias, 1 drivers
v0x5df3fe1f13c0_0 .net "out", 0 0, L_0x5df3fe2b84e0;  alias, 1 drivers
S_0x5df3fe1f14e0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1f0d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1f1c20_0 .net "in_a", 0 0, L_0x5df3fe2b84e0;  alias, 1 drivers
v0x5df3fe1f1cc0_0 .net "out", 0 0, L_0x5df3fe2b8550;  alias, 1 drivers
S_0x5df3fe1f1700 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1f14e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b8550 .functor NAND 1, L_0x5df3fe2b84e0, L_0x5df3fe2b84e0, C4<1>, C4<1>;
v0x5df3fe1f1970_0 .net "in_a", 0 0, L_0x5df3fe2b84e0;  alias, 1 drivers
v0x5df3fe1f1a30_0 .net "in_b", 0 0, L_0x5df3fe2b84e0;  alias, 1 drivers
v0x5df3fe1f1b20_0 .net "out", 0 0, L_0x5df3fe2b8550;  alias, 1 drivers
S_0x5df3fe1f2120 .scope module, "and_gate3" "And" 4 10, 5 3 0, S_0x5df3fe1f0b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1f3130_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe1f31d0_0 .net "in_b", 0 0, L_0x5df3fe2b8e60;  alias, 1 drivers
v0x5df3fe1f32c0_0 .net "out", 0 0, L_0x5df3fe2b8630;  alias, 1 drivers
v0x5df3fe1f33e0_0 .net "temp_out", 0 0, L_0x5df3fe2b85c0;  1 drivers
S_0x5df3fe1f2300 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1f2120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b85c0 .functor NAND 1, L_0x5df3fe2bc760, L_0x5df3fe2b8e60, C4<1>, C4<1>;
v0x5df3fe1f2570_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe1f2630_0 .net "in_b", 0 0, L_0x5df3fe2b8e60;  alias, 1 drivers
v0x5df3fe1f26f0_0 .net "out", 0 0, L_0x5df3fe2b85c0;  alias, 1 drivers
S_0x5df3fe1f2810 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1f2120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1f2f80_0 .net "in_a", 0 0, L_0x5df3fe2b85c0;  alias, 1 drivers
v0x5df3fe1f3020_0 .net "out", 0 0, L_0x5df3fe2b8630;  alias, 1 drivers
S_0x5df3fe1f2a30 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1f2810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b8630 .functor NAND 1, L_0x5df3fe2b85c0, L_0x5df3fe2b85c0, C4<1>, C4<1>;
v0x5df3fe1f2ca0_0 .net "in_a", 0 0, L_0x5df3fe2b85c0;  alias, 1 drivers
v0x5df3fe1f2d90_0 .net "in_b", 0 0, L_0x5df3fe2b85c0;  alias, 1 drivers
v0x5df3fe1f2e80_0 .net "out", 0 0, L_0x5df3fe2b8630;  alias, 1 drivers
S_0x5df3fe1f34a0 .scope module, "not_gate2" "Not" 4 8, 7 3 0, S_0x5df3fe1f0b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1f3ba0_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe1f3c40_0 .net "out", 0 0, L_0x5df3fe2b8470;  alias, 1 drivers
S_0x5df3fe1f3670 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1f34a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b8470 .functor NAND 1, L_0x5df3fe2bc760, L_0x5df3fe2bc760, C4<1>, C4<1>;
v0x5df3fe1f38c0_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe1f3980_0 .net "in_b", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe1f3a40_0 .net "out", 0 0, L_0x5df3fe2b8470;  alias, 1 drivers
S_0x5df3fe1f3d40 .scope module, "or_gate" "Or" 4 11, 8 3 0, S_0x5df3fe1f0b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1f97f0_0 .net "branch1_out", 0 0, L_0x5df3fe2b8780;  1 drivers
v0x5df3fe1f9920_0 .net "branch2_out", 0 0, L_0x5df3fe2b89e0;  1 drivers
v0x5df3fe1f9a70_0 .net "in_a", 0 0, L_0x5df3fe2b8550;  alias, 1 drivers
v0x5df3fe1f9b40_0 .net "in_b", 0 0, L_0x5df3fe2b8630;  alias, 1 drivers
v0x5df3fe1f9be0_0 .net "out", 0 0, L_0x5df3fe2b8c40;  alias, 1 drivers
v0x5df3fe1f9c80_0 .net "temp1_out", 0 0, L_0x5df3fe2b8710;  1 drivers
v0x5df3fe1f9d20_0 .net "temp2_out", 0 0, L_0x5df3fe2b8970;  1 drivers
v0x5df3fe1f9dc0_0 .net "temp3_out", 0 0, L_0x5df3fe2b8bd0;  1 drivers
S_0x5df3fe1f3f70 .scope module, "and_gate" "And" 8 9, 5 3 0, S_0x5df3fe1f3d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1f5030_0 .net "in_a", 0 0, L_0x5df3fe2b8550;  alias, 1 drivers
v0x5df3fe1f50d0_0 .net "in_b", 0 0, L_0x5df3fe2b8550;  alias, 1 drivers
v0x5df3fe1f5190_0 .net "out", 0 0, L_0x5df3fe2b8710;  alias, 1 drivers
v0x5df3fe1f52b0_0 .net "temp_out", 0 0, L_0x5df3fe2b86a0;  1 drivers
S_0x5df3fe1f41e0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1f3f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b86a0 .functor NAND 1, L_0x5df3fe2b8550, L_0x5df3fe2b8550, C4<1>, C4<1>;
v0x5df3fe1f4450_0 .net "in_a", 0 0, L_0x5df3fe2b8550;  alias, 1 drivers
v0x5df3fe1f4510_0 .net "in_b", 0 0, L_0x5df3fe2b8550;  alias, 1 drivers
v0x5df3fe1f4660_0 .net "out", 0 0, L_0x5df3fe2b86a0;  alias, 1 drivers
S_0x5df3fe1f4760 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1f3f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1f4e80_0 .net "in_a", 0 0, L_0x5df3fe2b86a0;  alias, 1 drivers
v0x5df3fe1f4f20_0 .net "out", 0 0, L_0x5df3fe2b8710;  alias, 1 drivers
S_0x5df3fe1f4930 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1f4760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b8710 .functor NAND 1, L_0x5df3fe2b86a0, L_0x5df3fe2b86a0, C4<1>, C4<1>;
v0x5df3fe1f4ba0_0 .net "in_a", 0 0, L_0x5df3fe2b86a0;  alias, 1 drivers
v0x5df3fe1f4c90_0 .net "in_b", 0 0, L_0x5df3fe2b86a0;  alias, 1 drivers
v0x5df3fe1f4d80_0 .net "out", 0 0, L_0x5df3fe2b8710;  alias, 1 drivers
S_0x5df3fe1f5420 .scope module, "and_gate2" "And" 8 13, 5 3 0, S_0x5df3fe1f3d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1f6450_0 .net "in_a", 0 0, L_0x5df3fe2b8630;  alias, 1 drivers
v0x5df3fe1f64f0_0 .net "in_b", 0 0, L_0x5df3fe2b8630;  alias, 1 drivers
v0x5df3fe1f65b0_0 .net "out", 0 0, L_0x5df3fe2b8970;  alias, 1 drivers
v0x5df3fe1f66d0_0 .net "temp_out", 0 0, L_0x5df3fe2b8900;  1 drivers
S_0x5df3fe1f5600 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1f5420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b8900 .functor NAND 1, L_0x5df3fe2b8630, L_0x5df3fe2b8630, C4<1>, C4<1>;
v0x5df3fe1f5870_0 .net "in_a", 0 0, L_0x5df3fe2b8630;  alias, 1 drivers
v0x5df3fe1f5930_0 .net "in_b", 0 0, L_0x5df3fe2b8630;  alias, 1 drivers
v0x5df3fe1f5a80_0 .net "out", 0 0, L_0x5df3fe2b8900;  alias, 1 drivers
S_0x5df3fe1f5b80 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1f5420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1f62a0_0 .net "in_a", 0 0, L_0x5df3fe2b8900;  alias, 1 drivers
v0x5df3fe1f6340_0 .net "out", 0 0, L_0x5df3fe2b8970;  alias, 1 drivers
S_0x5df3fe1f5d50 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1f5b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b8970 .functor NAND 1, L_0x5df3fe2b8900, L_0x5df3fe2b8900, C4<1>, C4<1>;
v0x5df3fe1f5fc0_0 .net "in_a", 0 0, L_0x5df3fe2b8900;  alias, 1 drivers
v0x5df3fe1f60b0_0 .net "in_b", 0 0, L_0x5df3fe2b8900;  alias, 1 drivers
v0x5df3fe1f61a0_0 .net "out", 0 0, L_0x5df3fe2b8970;  alias, 1 drivers
S_0x5df3fe1f6840 .scope module, "and_gate3" "And" 8 17, 5 3 0, S_0x5df3fe1f3d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1f7880_0 .net "in_a", 0 0, L_0x5df3fe2b8780;  alias, 1 drivers
v0x5df3fe1f7950_0 .net "in_b", 0 0, L_0x5df3fe2b89e0;  alias, 1 drivers
v0x5df3fe1f7a20_0 .net "out", 0 0, L_0x5df3fe2b8bd0;  alias, 1 drivers
v0x5df3fe1f7b40_0 .net "temp_out", 0 0, L_0x5df3fe2b8b60;  1 drivers
S_0x5df3fe1f6a20 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1f6840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b8b60 .functor NAND 1, L_0x5df3fe2b8780, L_0x5df3fe2b89e0, C4<1>, C4<1>;
v0x5df3fe1f6c70_0 .net "in_a", 0 0, L_0x5df3fe2b8780;  alias, 1 drivers
v0x5df3fe1f6d50_0 .net "in_b", 0 0, L_0x5df3fe2b89e0;  alias, 1 drivers
v0x5df3fe1f6e10_0 .net "out", 0 0, L_0x5df3fe2b8b60;  alias, 1 drivers
S_0x5df3fe1f6f60 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1f6840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1f76d0_0 .net "in_a", 0 0, L_0x5df3fe2b8b60;  alias, 1 drivers
v0x5df3fe1f7770_0 .net "out", 0 0, L_0x5df3fe2b8bd0;  alias, 1 drivers
S_0x5df3fe1f7180 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1f6f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b8bd0 .functor NAND 1, L_0x5df3fe2b8b60, L_0x5df3fe2b8b60, C4<1>, C4<1>;
v0x5df3fe1f73f0_0 .net "in_a", 0 0, L_0x5df3fe2b8b60;  alias, 1 drivers
v0x5df3fe1f74e0_0 .net "in_b", 0 0, L_0x5df3fe2b8b60;  alias, 1 drivers
v0x5df3fe1f75d0_0 .net "out", 0 0, L_0x5df3fe2b8bd0;  alias, 1 drivers
S_0x5df3fe1f7c90 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x5df3fe1f3d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1f83c0_0 .net "in_a", 0 0, L_0x5df3fe2b8710;  alias, 1 drivers
v0x5df3fe1f8460_0 .net "out", 0 0, L_0x5df3fe2b8780;  alias, 1 drivers
S_0x5df3fe1f7e60 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1f7c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b8780 .functor NAND 1, L_0x5df3fe2b8710, L_0x5df3fe2b8710, C4<1>, C4<1>;
v0x5df3fe1f80d0_0 .net "in_a", 0 0, L_0x5df3fe2b8710;  alias, 1 drivers
v0x5df3fe1f8190_0 .net "in_b", 0 0, L_0x5df3fe2b8710;  alias, 1 drivers
v0x5df3fe1f82e0_0 .net "out", 0 0, L_0x5df3fe2b8780;  alias, 1 drivers
S_0x5df3fe1f8560 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x5df3fe1f3d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1f8d30_0 .net "in_a", 0 0, L_0x5df3fe2b8970;  alias, 1 drivers
v0x5df3fe1f8dd0_0 .net "out", 0 0, L_0x5df3fe2b89e0;  alias, 1 drivers
S_0x5df3fe1f87d0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1f8560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b89e0 .functor NAND 1, L_0x5df3fe2b8970, L_0x5df3fe2b8970, C4<1>, C4<1>;
v0x5df3fe1f8a40_0 .net "in_a", 0 0, L_0x5df3fe2b8970;  alias, 1 drivers
v0x5df3fe1f8b00_0 .net "in_b", 0 0, L_0x5df3fe2b8970;  alias, 1 drivers
v0x5df3fe1f8c50_0 .net "out", 0 0, L_0x5df3fe2b89e0;  alias, 1 drivers
S_0x5df3fe1f8ed0 .scope module, "not_gate3" "Not" 8 18, 7 3 0, S_0x5df3fe1f3d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1f9670_0 .net "in_a", 0 0, L_0x5df3fe2b8bd0;  alias, 1 drivers
v0x5df3fe1f9710_0 .net "out", 0 0, L_0x5df3fe2b8c40;  alias, 1 drivers
S_0x5df3fe1f90f0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1f8ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b8c40 .functor NAND 1, L_0x5df3fe2b8bd0, L_0x5df3fe2b8bd0, C4<1>, C4<1>;
v0x5df3fe1f9360_0 .net "in_a", 0 0, L_0x5df3fe2b8bd0;  alias, 1 drivers
v0x5df3fe1f9420_0 .net "in_b", 0 0, L_0x5df3fe2b8bd0;  alias, 1 drivers
v0x5df3fe1f9570_0 .net "out", 0 0, L_0x5df3fe2b8c40;  alias, 1 drivers
S_0x5df3fe1fa6b0 .scope module, "mux_gate12" "Mux" 3 19, 4 3 0, S_0x5df3fe1d35e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5df3fe203a30_0 .net "in_a", 0 0, L_0x5df3fe2b9920;  1 drivers
v0x5df3fe203ad0_0 .net "in_b", 0 0, L_0x5df3fe2b9bd0;  1 drivers
v0x5df3fe203be0_0 .net "out", 0 0, L_0x5df3fe2b97a0;  1 drivers
v0x5df3fe203c80_0 .net "sel", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe203d20_0 .net "sel_out", 0 0, L_0x5df3fe2b8fd0;  1 drivers
v0x5df3fe203ea0_0 .net "temp_a_out", 0 0, L_0x5df3fe2b90b0;  1 drivers
v0x5df3fe204050_0 .net "temp_b_out", 0 0, L_0x5df3fe2b9190;  1 drivers
S_0x5df3fe1fa900 .scope module, "and_gate" "And" 4 9, 5 3 0, S_0x5df3fe1fa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1fb960_0 .net "in_a", 0 0, L_0x5df3fe2b9920;  alias, 1 drivers
v0x5df3fe1fba00_0 .net "in_b", 0 0, L_0x5df3fe2b8fd0;  alias, 1 drivers
v0x5df3fe1fbad0_0 .net "out", 0 0, L_0x5df3fe2b90b0;  alias, 1 drivers
v0x5df3fe1fbbf0_0 .net "temp_out", 0 0, L_0x5df3fe2b9040;  1 drivers
S_0x5df3fe1fab70 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1fa900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b9040 .functor NAND 1, L_0x5df3fe2b9920, L_0x5df3fe2b8fd0, C4<1>, C4<1>;
v0x5df3fe1fade0_0 .net "in_a", 0 0, L_0x5df3fe2b9920;  alias, 1 drivers
v0x5df3fe1faec0_0 .net "in_b", 0 0, L_0x5df3fe2b8fd0;  alias, 1 drivers
v0x5df3fe1faf80_0 .net "out", 0 0, L_0x5df3fe2b9040;  alias, 1 drivers
S_0x5df3fe1fb0a0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1fa900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1fb7e0_0 .net "in_a", 0 0, L_0x5df3fe2b9040;  alias, 1 drivers
v0x5df3fe1fb880_0 .net "out", 0 0, L_0x5df3fe2b90b0;  alias, 1 drivers
S_0x5df3fe1fb2c0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1fb0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b90b0 .functor NAND 1, L_0x5df3fe2b9040, L_0x5df3fe2b9040, C4<1>, C4<1>;
v0x5df3fe1fb530_0 .net "in_a", 0 0, L_0x5df3fe2b9040;  alias, 1 drivers
v0x5df3fe1fb5f0_0 .net "in_b", 0 0, L_0x5df3fe2b9040;  alias, 1 drivers
v0x5df3fe1fb6e0_0 .net "out", 0 0, L_0x5df3fe2b90b0;  alias, 1 drivers
S_0x5df3fe1fbcb0 .scope module, "and_gate3" "And" 4 10, 5 3 0, S_0x5df3fe1fa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1fccc0_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe1fcd60_0 .net "in_b", 0 0, L_0x5df3fe2b9bd0;  alias, 1 drivers
v0x5df3fe1fce50_0 .net "out", 0 0, L_0x5df3fe2b9190;  alias, 1 drivers
v0x5df3fe1fcf70_0 .net "temp_out", 0 0, L_0x5df3fe2b9120;  1 drivers
S_0x5df3fe1fbe90 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1fbcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b9120 .functor NAND 1, L_0x5df3fe2bc760, L_0x5df3fe2b9bd0, C4<1>, C4<1>;
v0x5df3fe1fc100_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe1fc1c0_0 .net "in_b", 0 0, L_0x5df3fe2b9bd0;  alias, 1 drivers
v0x5df3fe1fc280_0 .net "out", 0 0, L_0x5df3fe2b9120;  alias, 1 drivers
S_0x5df3fe1fc3a0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1fbcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1fcb10_0 .net "in_a", 0 0, L_0x5df3fe2b9120;  alias, 1 drivers
v0x5df3fe1fcbb0_0 .net "out", 0 0, L_0x5df3fe2b9190;  alias, 1 drivers
S_0x5df3fe1fc5c0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1fc3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b9190 .functor NAND 1, L_0x5df3fe2b9120, L_0x5df3fe2b9120, C4<1>, C4<1>;
v0x5df3fe1fc830_0 .net "in_a", 0 0, L_0x5df3fe2b9120;  alias, 1 drivers
v0x5df3fe1fc920_0 .net "in_b", 0 0, L_0x5df3fe2b9120;  alias, 1 drivers
v0x5df3fe1fca10_0 .net "out", 0 0, L_0x5df3fe2b9190;  alias, 1 drivers
S_0x5df3fe1fd030 .scope module, "not_gate2" "Not" 4 8, 7 3 0, S_0x5df3fe1fa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1fd730_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe1fd7d0_0 .net "out", 0 0, L_0x5df3fe2b8fd0;  alias, 1 drivers
S_0x5df3fe1fd200 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1fd030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b8fd0 .functor NAND 1, L_0x5df3fe2bc760, L_0x5df3fe2bc760, C4<1>, C4<1>;
v0x5df3fe1fd450_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe1fd510_0 .net "in_b", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe1fd5d0_0 .net "out", 0 0, L_0x5df3fe2b8fd0;  alias, 1 drivers
S_0x5df3fe1fd8d0 .scope module, "or_gate" "Or" 4 11, 8 3 0, S_0x5df3fe1fa6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe203380_0 .net "branch1_out", 0 0, L_0x5df3fe2b92e0;  1 drivers
v0x5df3fe2034b0_0 .net "branch2_out", 0 0, L_0x5df3fe2b9540;  1 drivers
v0x5df3fe203600_0 .net "in_a", 0 0, L_0x5df3fe2b90b0;  alias, 1 drivers
v0x5df3fe2036d0_0 .net "in_b", 0 0, L_0x5df3fe2b9190;  alias, 1 drivers
v0x5df3fe203770_0 .net "out", 0 0, L_0x5df3fe2b97a0;  alias, 1 drivers
v0x5df3fe203810_0 .net "temp1_out", 0 0, L_0x5df3fe2b9270;  1 drivers
v0x5df3fe2038b0_0 .net "temp2_out", 0 0, L_0x5df3fe2b94d0;  1 drivers
v0x5df3fe203950_0 .net "temp3_out", 0 0, L_0x5df3fe2b9730;  1 drivers
S_0x5df3fe1fdb00 .scope module, "and_gate" "And" 8 9, 5 3 0, S_0x5df3fe1fd8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1febc0_0 .net "in_a", 0 0, L_0x5df3fe2b90b0;  alias, 1 drivers
v0x5df3fe1fec60_0 .net "in_b", 0 0, L_0x5df3fe2b90b0;  alias, 1 drivers
v0x5df3fe1fed20_0 .net "out", 0 0, L_0x5df3fe2b9270;  alias, 1 drivers
v0x5df3fe1fee40_0 .net "temp_out", 0 0, L_0x5df3fe2b9200;  1 drivers
S_0x5df3fe1fdd70 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1fdb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b9200 .functor NAND 1, L_0x5df3fe2b90b0, L_0x5df3fe2b90b0, C4<1>, C4<1>;
v0x5df3fe1fdfe0_0 .net "in_a", 0 0, L_0x5df3fe2b90b0;  alias, 1 drivers
v0x5df3fe1fe0a0_0 .net "in_b", 0 0, L_0x5df3fe2b90b0;  alias, 1 drivers
v0x5df3fe1fe1f0_0 .net "out", 0 0, L_0x5df3fe2b9200;  alias, 1 drivers
S_0x5df3fe1fe2f0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1fdb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1fea10_0 .net "in_a", 0 0, L_0x5df3fe2b9200;  alias, 1 drivers
v0x5df3fe1feab0_0 .net "out", 0 0, L_0x5df3fe2b9270;  alias, 1 drivers
S_0x5df3fe1fe4c0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1fe2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b9270 .functor NAND 1, L_0x5df3fe2b9200, L_0x5df3fe2b9200, C4<1>, C4<1>;
v0x5df3fe1fe730_0 .net "in_a", 0 0, L_0x5df3fe2b9200;  alias, 1 drivers
v0x5df3fe1fe820_0 .net "in_b", 0 0, L_0x5df3fe2b9200;  alias, 1 drivers
v0x5df3fe1fe910_0 .net "out", 0 0, L_0x5df3fe2b9270;  alias, 1 drivers
S_0x5df3fe1fefb0 .scope module, "and_gate2" "And" 8 13, 5 3 0, S_0x5df3fe1fd8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe1fffe0_0 .net "in_a", 0 0, L_0x5df3fe2b9190;  alias, 1 drivers
v0x5df3fe200080_0 .net "in_b", 0 0, L_0x5df3fe2b9190;  alias, 1 drivers
v0x5df3fe200140_0 .net "out", 0 0, L_0x5df3fe2b94d0;  alias, 1 drivers
v0x5df3fe200260_0 .net "temp_out", 0 0, L_0x5df3fe2b9460;  1 drivers
S_0x5df3fe1ff190 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe1fefb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b9460 .functor NAND 1, L_0x5df3fe2b9190, L_0x5df3fe2b9190, C4<1>, C4<1>;
v0x5df3fe1ff400_0 .net "in_a", 0 0, L_0x5df3fe2b9190;  alias, 1 drivers
v0x5df3fe1ff4c0_0 .net "in_b", 0 0, L_0x5df3fe2b9190;  alias, 1 drivers
v0x5df3fe1ff610_0 .net "out", 0 0, L_0x5df3fe2b9460;  alias, 1 drivers
S_0x5df3fe1ff710 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe1fefb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe1ffe30_0 .net "in_a", 0 0, L_0x5df3fe2b9460;  alias, 1 drivers
v0x5df3fe1ffed0_0 .net "out", 0 0, L_0x5df3fe2b94d0;  alias, 1 drivers
S_0x5df3fe1ff8e0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe1ff710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b94d0 .functor NAND 1, L_0x5df3fe2b9460, L_0x5df3fe2b9460, C4<1>, C4<1>;
v0x5df3fe1ffb50_0 .net "in_a", 0 0, L_0x5df3fe2b9460;  alias, 1 drivers
v0x5df3fe1ffc40_0 .net "in_b", 0 0, L_0x5df3fe2b9460;  alias, 1 drivers
v0x5df3fe1ffd30_0 .net "out", 0 0, L_0x5df3fe2b94d0;  alias, 1 drivers
S_0x5df3fe2003d0 .scope module, "and_gate3" "And" 8 17, 5 3 0, S_0x5df3fe1fd8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe201410_0 .net "in_a", 0 0, L_0x5df3fe2b92e0;  alias, 1 drivers
v0x5df3fe2014e0_0 .net "in_b", 0 0, L_0x5df3fe2b9540;  alias, 1 drivers
v0x5df3fe2015b0_0 .net "out", 0 0, L_0x5df3fe2b9730;  alias, 1 drivers
v0x5df3fe2016d0_0 .net "temp_out", 0 0, L_0x5df3fe2b96c0;  1 drivers
S_0x5df3fe2005b0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe2003d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b96c0 .functor NAND 1, L_0x5df3fe2b92e0, L_0x5df3fe2b9540, C4<1>, C4<1>;
v0x5df3fe200800_0 .net "in_a", 0 0, L_0x5df3fe2b92e0;  alias, 1 drivers
v0x5df3fe2008e0_0 .net "in_b", 0 0, L_0x5df3fe2b9540;  alias, 1 drivers
v0x5df3fe2009a0_0 .net "out", 0 0, L_0x5df3fe2b96c0;  alias, 1 drivers
S_0x5df3fe200af0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe2003d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe201260_0 .net "in_a", 0 0, L_0x5df3fe2b96c0;  alias, 1 drivers
v0x5df3fe201300_0 .net "out", 0 0, L_0x5df3fe2b9730;  alias, 1 drivers
S_0x5df3fe200d10 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe200af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b9730 .functor NAND 1, L_0x5df3fe2b96c0, L_0x5df3fe2b96c0, C4<1>, C4<1>;
v0x5df3fe200f80_0 .net "in_a", 0 0, L_0x5df3fe2b96c0;  alias, 1 drivers
v0x5df3fe201070_0 .net "in_b", 0 0, L_0x5df3fe2b96c0;  alias, 1 drivers
v0x5df3fe201160_0 .net "out", 0 0, L_0x5df3fe2b9730;  alias, 1 drivers
S_0x5df3fe201820 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x5df3fe1fd8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe201f50_0 .net "in_a", 0 0, L_0x5df3fe2b9270;  alias, 1 drivers
v0x5df3fe201ff0_0 .net "out", 0 0, L_0x5df3fe2b92e0;  alias, 1 drivers
S_0x5df3fe2019f0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe201820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b92e0 .functor NAND 1, L_0x5df3fe2b9270, L_0x5df3fe2b9270, C4<1>, C4<1>;
v0x5df3fe201c60_0 .net "in_a", 0 0, L_0x5df3fe2b9270;  alias, 1 drivers
v0x5df3fe201d20_0 .net "in_b", 0 0, L_0x5df3fe2b9270;  alias, 1 drivers
v0x5df3fe201e70_0 .net "out", 0 0, L_0x5df3fe2b92e0;  alias, 1 drivers
S_0x5df3fe2020f0 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x5df3fe1fd8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe2028c0_0 .net "in_a", 0 0, L_0x5df3fe2b94d0;  alias, 1 drivers
v0x5df3fe202960_0 .net "out", 0 0, L_0x5df3fe2b9540;  alias, 1 drivers
S_0x5df3fe202360 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe2020f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b9540 .functor NAND 1, L_0x5df3fe2b94d0, L_0x5df3fe2b94d0, C4<1>, C4<1>;
v0x5df3fe2025d0_0 .net "in_a", 0 0, L_0x5df3fe2b94d0;  alias, 1 drivers
v0x5df3fe202690_0 .net "in_b", 0 0, L_0x5df3fe2b94d0;  alias, 1 drivers
v0x5df3fe2027e0_0 .net "out", 0 0, L_0x5df3fe2b9540;  alias, 1 drivers
S_0x5df3fe202a60 .scope module, "not_gate3" "Not" 8 18, 7 3 0, S_0x5df3fe1fd8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe203200_0 .net "in_a", 0 0, L_0x5df3fe2b9730;  alias, 1 drivers
v0x5df3fe2032a0_0 .net "out", 0 0, L_0x5df3fe2b97a0;  alias, 1 drivers
S_0x5df3fe202c80 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe202a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b97a0 .functor NAND 1, L_0x5df3fe2b9730, L_0x5df3fe2b9730, C4<1>, C4<1>;
v0x5df3fe202ef0_0 .net "in_a", 0 0, L_0x5df3fe2b9730;  alias, 1 drivers
v0x5df3fe202fb0_0 .net "in_b", 0 0, L_0x5df3fe2b9730;  alias, 1 drivers
v0x5df3fe203100_0 .net "out", 0 0, L_0x5df3fe2b97a0;  alias, 1 drivers
S_0x5df3fe204240 .scope module, "mux_gate13" "Mux" 3 20, 4 3 0, S_0x5df3fe1d35e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5df3fe20d5a0_0 .net "in_a", 0 0, L_0x5df3fe2ba690;  1 drivers
v0x5df3fe20d640_0 .net "in_b", 0 0, L_0x5df3fe2ba730;  1 drivers
v0x5df3fe20d750_0 .net "out", 0 0, L_0x5df3fe2ba510;  1 drivers
v0x5df3fe20d7f0_0 .net "sel", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe20d890_0 .net "sel_out", 0 0, L_0x5df3fe2b9f60;  1 drivers
v0x5df3fe20da10_0 .net "temp_a_out", 0 0, L_0x5df3fe2ba040;  1 drivers
v0x5df3fe20dbc0_0 .net "temp_b_out", 0 0, L_0x5df3fe2ba120;  1 drivers
S_0x5df3fe204440 .scope module, "and_gate" "And" 4 9, 5 3 0, S_0x5df3fe204240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe2054a0_0 .net "in_a", 0 0, L_0x5df3fe2ba690;  alias, 1 drivers
v0x5df3fe205570_0 .net "in_b", 0 0, L_0x5df3fe2b9f60;  alias, 1 drivers
v0x5df3fe205640_0 .net "out", 0 0, L_0x5df3fe2ba040;  alias, 1 drivers
v0x5df3fe205760_0 .net "temp_out", 0 0, L_0x5df3fe2b9fd0;  1 drivers
S_0x5df3fe2046b0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe204440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b9fd0 .functor NAND 1, L_0x5df3fe2ba690, L_0x5df3fe2b9f60, C4<1>, C4<1>;
v0x5df3fe204920_0 .net "in_a", 0 0, L_0x5df3fe2ba690;  alias, 1 drivers
v0x5df3fe204a00_0 .net "in_b", 0 0, L_0x5df3fe2b9f60;  alias, 1 drivers
v0x5df3fe204ac0_0 .net "out", 0 0, L_0x5df3fe2b9fd0;  alias, 1 drivers
S_0x5df3fe204be0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe204440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe205320_0 .net "in_a", 0 0, L_0x5df3fe2b9fd0;  alias, 1 drivers
v0x5df3fe2053c0_0 .net "out", 0 0, L_0x5df3fe2ba040;  alias, 1 drivers
S_0x5df3fe204e00 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe204be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ba040 .functor NAND 1, L_0x5df3fe2b9fd0, L_0x5df3fe2b9fd0, C4<1>, C4<1>;
v0x5df3fe205070_0 .net "in_a", 0 0, L_0x5df3fe2b9fd0;  alias, 1 drivers
v0x5df3fe205130_0 .net "in_b", 0 0, L_0x5df3fe2b9fd0;  alias, 1 drivers
v0x5df3fe205220_0 .net "out", 0 0, L_0x5df3fe2ba040;  alias, 1 drivers
S_0x5df3fe205820 .scope module, "and_gate3" "And" 4 10, 5 3 0, S_0x5df3fe204240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe206830_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe2068d0_0 .net "in_b", 0 0, L_0x5df3fe2ba730;  alias, 1 drivers
v0x5df3fe2069c0_0 .net "out", 0 0, L_0x5df3fe2ba120;  alias, 1 drivers
v0x5df3fe206ae0_0 .net "temp_out", 0 0, L_0x5df3fe2ba0b0;  1 drivers
S_0x5df3fe205a00 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe205820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ba0b0 .functor NAND 1, L_0x5df3fe2bc760, L_0x5df3fe2ba730, C4<1>, C4<1>;
v0x5df3fe205c70_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe205d30_0 .net "in_b", 0 0, L_0x5df3fe2ba730;  alias, 1 drivers
v0x5df3fe205df0_0 .net "out", 0 0, L_0x5df3fe2ba0b0;  alias, 1 drivers
S_0x5df3fe205f10 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe205820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe206680_0 .net "in_a", 0 0, L_0x5df3fe2ba0b0;  alias, 1 drivers
v0x5df3fe206720_0 .net "out", 0 0, L_0x5df3fe2ba120;  alias, 1 drivers
S_0x5df3fe206130 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe205f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ba120 .functor NAND 1, L_0x5df3fe2ba0b0, L_0x5df3fe2ba0b0, C4<1>, C4<1>;
v0x5df3fe2063a0_0 .net "in_a", 0 0, L_0x5df3fe2ba0b0;  alias, 1 drivers
v0x5df3fe206490_0 .net "in_b", 0 0, L_0x5df3fe2ba0b0;  alias, 1 drivers
v0x5df3fe206580_0 .net "out", 0 0, L_0x5df3fe2ba120;  alias, 1 drivers
S_0x5df3fe206ba0 .scope module, "not_gate2" "Not" 4 8, 7 3 0, S_0x5df3fe204240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe2072a0_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe207340_0 .net "out", 0 0, L_0x5df3fe2b9f60;  alias, 1 drivers
S_0x5df3fe206d70 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe206ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b9f60 .functor NAND 1, L_0x5df3fe2bc760, L_0x5df3fe2bc760, C4<1>, C4<1>;
v0x5df3fe206fc0_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe207080_0 .net "in_b", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe207140_0 .net "out", 0 0, L_0x5df3fe2b9f60;  alias, 1 drivers
S_0x5df3fe207440 .scope module, "or_gate" "Or" 4 11, 8 3 0, S_0x5df3fe204240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe20cef0_0 .net "branch1_out", 0 0, L_0x5df3fe2ba270;  1 drivers
v0x5df3fe20d020_0 .net "branch2_out", 0 0, L_0x5df3fe2ba3c0;  1 drivers
v0x5df3fe20d170_0 .net "in_a", 0 0, L_0x5df3fe2ba040;  alias, 1 drivers
v0x5df3fe20d240_0 .net "in_b", 0 0, L_0x5df3fe2ba120;  alias, 1 drivers
v0x5df3fe20d2e0_0 .net "out", 0 0, L_0x5df3fe2ba510;  alias, 1 drivers
v0x5df3fe20d380_0 .net "temp1_out", 0 0, L_0x5df3fe2ba200;  1 drivers
v0x5df3fe20d420_0 .net "temp2_out", 0 0, L_0x5df3fe2ba350;  1 drivers
v0x5df3fe20d4c0_0 .net "temp3_out", 0 0, L_0x5df3fe2ba4a0;  1 drivers
S_0x5df3fe207670 .scope module, "and_gate" "And" 8 9, 5 3 0, S_0x5df3fe207440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe208730_0 .net "in_a", 0 0, L_0x5df3fe2ba040;  alias, 1 drivers
v0x5df3fe2087d0_0 .net "in_b", 0 0, L_0x5df3fe2ba040;  alias, 1 drivers
v0x5df3fe208890_0 .net "out", 0 0, L_0x5df3fe2ba200;  alias, 1 drivers
v0x5df3fe2089b0_0 .net "temp_out", 0 0, L_0x5df3fe2ba190;  1 drivers
S_0x5df3fe2078e0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe207670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ba190 .functor NAND 1, L_0x5df3fe2ba040, L_0x5df3fe2ba040, C4<1>, C4<1>;
v0x5df3fe207b50_0 .net "in_a", 0 0, L_0x5df3fe2ba040;  alias, 1 drivers
v0x5df3fe207c10_0 .net "in_b", 0 0, L_0x5df3fe2ba040;  alias, 1 drivers
v0x5df3fe207d60_0 .net "out", 0 0, L_0x5df3fe2ba190;  alias, 1 drivers
S_0x5df3fe207e60 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe207670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe208580_0 .net "in_a", 0 0, L_0x5df3fe2ba190;  alias, 1 drivers
v0x5df3fe208620_0 .net "out", 0 0, L_0x5df3fe2ba200;  alias, 1 drivers
S_0x5df3fe208030 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe207e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ba200 .functor NAND 1, L_0x5df3fe2ba190, L_0x5df3fe2ba190, C4<1>, C4<1>;
v0x5df3fe2082a0_0 .net "in_a", 0 0, L_0x5df3fe2ba190;  alias, 1 drivers
v0x5df3fe208390_0 .net "in_b", 0 0, L_0x5df3fe2ba190;  alias, 1 drivers
v0x5df3fe208480_0 .net "out", 0 0, L_0x5df3fe2ba200;  alias, 1 drivers
S_0x5df3fe208b20 .scope module, "and_gate2" "And" 8 13, 5 3 0, S_0x5df3fe207440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe209b50_0 .net "in_a", 0 0, L_0x5df3fe2ba120;  alias, 1 drivers
v0x5df3fe209bf0_0 .net "in_b", 0 0, L_0x5df3fe2ba120;  alias, 1 drivers
v0x5df3fe209cb0_0 .net "out", 0 0, L_0x5df3fe2ba350;  alias, 1 drivers
v0x5df3fe209dd0_0 .net "temp_out", 0 0, L_0x5df3fe2ba2e0;  1 drivers
S_0x5df3fe208d00 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe208b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ba2e0 .functor NAND 1, L_0x5df3fe2ba120, L_0x5df3fe2ba120, C4<1>, C4<1>;
v0x5df3fe208f70_0 .net "in_a", 0 0, L_0x5df3fe2ba120;  alias, 1 drivers
v0x5df3fe209030_0 .net "in_b", 0 0, L_0x5df3fe2ba120;  alias, 1 drivers
v0x5df3fe209180_0 .net "out", 0 0, L_0x5df3fe2ba2e0;  alias, 1 drivers
S_0x5df3fe209280 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe208b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe2099a0_0 .net "in_a", 0 0, L_0x5df3fe2ba2e0;  alias, 1 drivers
v0x5df3fe209a40_0 .net "out", 0 0, L_0x5df3fe2ba350;  alias, 1 drivers
S_0x5df3fe209450 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe209280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ba350 .functor NAND 1, L_0x5df3fe2ba2e0, L_0x5df3fe2ba2e0, C4<1>, C4<1>;
v0x5df3fe2096c0_0 .net "in_a", 0 0, L_0x5df3fe2ba2e0;  alias, 1 drivers
v0x5df3fe2097b0_0 .net "in_b", 0 0, L_0x5df3fe2ba2e0;  alias, 1 drivers
v0x5df3fe2098a0_0 .net "out", 0 0, L_0x5df3fe2ba350;  alias, 1 drivers
S_0x5df3fe209f40 .scope module, "and_gate3" "And" 8 17, 5 3 0, S_0x5df3fe207440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe20af80_0 .net "in_a", 0 0, L_0x5df3fe2ba270;  alias, 1 drivers
v0x5df3fe20b050_0 .net "in_b", 0 0, L_0x5df3fe2ba3c0;  alias, 1 drivers
v0x5df3fe20b120_0 .net "out", 0 0, L_0x5df3fe2ba4a0;  alias, 1 drivers
v0x5df3fe20b240_0 .net "temp_out", 0 0, L_0x5df3fe2ba430;  1 drivers
S_0x5df3fe20a120 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe209f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ba430 .functor NAND 1, L_0x5df3fe2ba270, L_0x5df3fe2ba3c0, C4<1>, C4<1>;
v0x5df3fe20a370_0 .net "in_a", 0 0, L_0x5df3fe2ba270;  alias, 1 drivers
v0x5df3fe20a450_0 .net "in_b", 0 0, L_0x5df3fe2ba3c0;  alias, 1 drivers
v0x5df3fe20a510_0 .net "out", 0 0, L_0x5df3fe2ba430;  alias, 1 drivers
S_0x5df3fe20a660 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe209f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe20add0_0 .net "in_a", 0 0, L_0x5df3fe2ba430;  alias, 1 drivers
v0x5df3fe20ae70_0 .net "out", 0 0, L_0x5df3fe2ba4a0;  alias, 1 drivers
S_0x5df3fe20a880 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe20a660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ba4a0 .functor NAND 1, L_0x5df3fe2ba430, L_0x5df3fe2ba430, C4<1>, C4<1>;
v0x5df3fe20aaf0_0 .net "in_a", 0 0, L_0x5df3fe2ba430;  alias, 1 drivers
v0x5df3fe20abe0_0 .net "in_b", 0 0, L_0x5df3fe2ba430;  alias, 1 drivers
v0x5df3fe20acd0_0 .net "out", 0 0, L_0x5df3fe2ba4a0;  alias, 1 drivers
S_0x5df3fe20b390 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x5df3fe207440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe20bac0_0 .net "in_a", 0 0, L_0x5df3fe2ba200;  alias, 1 drivers
v0x5df3fe20bb60_0 .net "out", 0 0, L_0x5df3fe2ba270;  alias, 1 drivers
S_0x5df3fe20b560 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe20b390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ba270 .functor NAND 1, L_0x5df3fe2ba200, L_0x5df3fe2ba200, C4<1>, C4<1>;
v0x5df3fe20b7d0_0 .net "in_a", 0 0, L_0x5df3fe2ba200;  alias, 1 drivers
v0x5df3fe20b890_0 .net "in_b", 0 0, L_0x5df3fe2ba200;  alias, 1 drivers
v0x5df3fe20b9e0_0 .net "out", 0 0, L_0x5df3fe2ba270;  alias, 1 drivers
S_0x5df3fe20bc60 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x5df3fe207440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe20c430_0 .net "in_a", 0 0, L_0x5df3fe2ba350;  alias, 1 drivers
v0x5df3fe20c4d0_0 .net "out", 0 0, L_0x5df3fe2ba3c0;  alias, 1 drivers
S_0x5df3fe20bed0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe20bc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ba3c0 .functor NAND 1, L_0x5df3fe2ba350, L_0x5df3fe2ba350, C4<1>, C4<1>;
v0x5df3fe20c140_0 .net "in_a", 0 0, L_0x5df3fe2ba350;  alias, 1 drivers
v0x5df3fe20c200_0 .net "in_b", 0 0, L_0x5df3fe2ba350;  alias, 1 drivers
v0x5df3fe20c350_0 .net "out", 0 0, L_0x5df3fe2ba3c0;  alias, 1 drivers
S_0x5df3fe20c5d0 .scope module, "not_gate3" "Not" 8 18, 7 3 0, S_0x5df3fe207440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe20cd70_0 .net "in_a", 0 0, L_0x5df3fe2ba4a0;  alias, 1 drivers
v0x5df3fe20ce10_0 .net "out", 0 0, L_0x5df3fe2ba510;  alias, 1 drivers
S_0x5df3fe20c7f0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe20c5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ba510 .functor NAND 1, L_0x5df3fe2ba4a0, L_0x5df3fe2ba4a0, C4<1>, C4<1>;
v0x5df3fe20ca60_0 .net "in_a", 0 0, L_0x5df3fe2ba4a0;  alias, 1 drivers
v0x5df3fe20cb20_0 .net "in_b", 0 0, L_0x5df3fe2ba4a0;  alias, 1 drivers
v0x5df3fe20cc70_0 .net "out", 0 0, L_0x5df3fe2ba510;  alias, 1 drivers
S_0x5df3fe20ddb0 .scope module, "mux_gate14" "Mux" 3 21, 4 3 0, S_0x5df3fe1d35e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5df3fe217110_0 .net "in_a", 0 0, L_0x5df3fe2bb4d0;  1 drivers
v0x5df3fe2171b0_0 .net "in_b", 0 0, L_0x5df3fe2bb570;  1 drivers
v0x5df3fe2172c0_0 .net "out", 0 0, L_0x5df3fe2bb310;  1 drivers
v0x5df3fe217360_0 .net "sel", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe217400_0 .net "sel_out", 0 0, L_0x5df3fe2ba8c0;  1 drivers
v0x5df3fe217580_0 .net "temp_a_out", 0 0, L_0x5df3fe2ba9a0;  1 drivers
v0x5df3fe217730_0 .net "temp_b_out", 0 0, L_0x5df3fe2baac0;  1 drivers
S_0x5df3fe20dfb0 .scope module, "and_gate" "And" 4 9, 5 3 0, S_0x5df3fe20ddb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe20f010_0 .net "in_a", 0 0, L_0x5df3fe2bb4d0;  alias, 1 drivers
v0x5df3fe20f0e0_0 .net "in_b", 0 0, L_0x5df3fe2ba8c0;  alias, 1 drivers
v0x5df3fe20f1b0_0 .net "out", 0 0, L_0x5df3fe2ba9a0;  alias, 1 drivers
v0x5df3fe20f2d0_0 .net "temp_out", 0 0, L_0x5df3fe2ba930;  1 drivers
S_0x5df3fe20e220 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe20dfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ba930 .functor NAND 1, L_0x5df3fe2bb4d0, L_0x5df3fe2ba8c0, C4<1>, C4<1>;
v0x5df3fe20e490_0 .net "in_a", 0 0, L_0x5df3fe2bb4d0;  alias, 1 drivers
v0x5df3fe20e570_0 .net "in_b", 0 0, L_0x5df3fe2ba8c0;  alias, 1 drivers
v0x5df3fe20e630_0 .net "out", 0 0, L_0x5df3fe2ba930;  alias, 1 drivers
S_0x5df3fe20e750 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe20dfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe20ee90_0 .net "in_a", 0 0, L_0x5df3fe2ba930;  alias, 1 drivers
v0x5df3fe20ef30_0 .net "out", 0 0, L_0x5df3fe2ba9a0;  alias, 1 drivers
S_0x5df3fe20e970 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe20e750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ba9a0 .functor NAND 1, L_0x5df3fe2ba930, L_0x5df3fe2ba930, C4<1>, C4<1>;
v0x5df3fe20ebe0_0 .net "in_a", 0 0, L_0x5df3fe2ba930;  alias, 1 drivers
v0x5df3fe20eca0_0 .net "in_b", 0 0, L_0x5df3fe2ba930;  alias, 1 drivers
v0x5df3fe20ed90_0 .net "out", 0 0, L_0x5df3fe2ba9a0;  alias, 1 drivers
S_0x5df3fe20f390 .scope module, "and_gate3" "And" 4 10, 5 3 0, S_0x5df3fe20ddb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe2103a0_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe210440_0 .net "in_b", 0 0, L_0x5df3fe2bb570;  alias, 1 drivers
v0x5df3fe210530_0 .net "out", 0 0, L_0x5df3fe2baac0;  alias, 1 drivers
v0x5df3fe210650_0 .net "temp_out", 0 0, L_0x5df3fe2baa10;  1 drivers
S_0x5df3fe20f570 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe20f390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2baa10 .functor NAND 1, L_0x5df3fe2bc760, L_0x5df3fe2bb570, C4<1>, C4<1>;
v0x5df3fe20f7e0_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe20f8a0_0 .net "in_b", 0 0, L_0x5df3fe2bb570;  alias, 1 drivers
v0x5df3fe20f960_0 .net "out", 0 0, L_0x5df3fe2baa10;  alias, 1 drivers
S_0x5df3fe20fa80 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe20f390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe2101f0_0 .net "in_a", 0 0, L_0x5df3fe2baa10;  alias, 1 drivers
v0x5df3fe210290_0 .net "out", 0 0, L_0x5df3fe2baac0;  alias, 1 drivers
S_0x5df3fe20fca0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe20fa80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2baac0 .functor NAND 1, L_0x5df3fe2baa10, L_0x5df3fe2baa10, C4<1>, C4<1>;
v0x5df3fe20ff10_0 .net "in_a", 0 0, L_0x5df3fe2baa10;  alias, 1 drivers
v0x5df3fe210000_0 .net "in_b", 0 0, L_0x5df3fe2baa10;  alias, 1 drivers
v0x5df3fe2100f0_0 .net "out", 0 0, L_0x5df3fe2baac0;  alias, 1 drivers
S_0x5df3fe210710 .scope module, "not_gate2" "Not" 4 8, 7 3 0, S_0x5df3fe20ddb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe210e10_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe210eb0_0 .net "out", 0 0, L_0x5df3fe2ba8c0;  alias, 1 drivers
S_0x5df3fe2108e0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe210710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2ba8c0 .functor NAND 1, L_0x5df3fe2bc760, L_0x5df3fe2bc760, C4<1>, C4<1>;
v0x5df3fe210b30_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe210bf0_0 .net "in_b", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe210cb0_0 .net "out", 0 0, L_0x5df3fe2ba8c0;  alias, 1 drivers
S_0x5df3fe210fb0 .scope module, "or_gate" "Or" 4 11, 8 3 0, S_0x5df3fe20ddb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe216a60_0 .net "branch1_out", 0 0, L_0x5df3fe2bacd0;  1 drivers
v0x5df3fe216b90_0 .net "branch2_out", 0 0, L_0x5df3fe2baff0;  1 drivers
v0x5df3fe216ce0_0 .net "in_a", 0 0, L_0x5df3fe2ba9a0;  alias, 1 drivers
v0x5df3fe216db0_0 .net "in_b", 0 0, L_0x5df3fe2baac0;  alias, 1 drivers
v0x5df3fe216e50_0 .net "out", 0 0, L_0x5df3fe2bb310;  alias, 1 drivers
v0x5df3fe216ef0_0 .net "temp1_out", 0 0, L_0x5df3fe2bac20;  1 drivers
v0x5df3fe216f90_0 .net "temp2_out", 0 0, L_0x5df3fe2baf40;  1 drivers
v0x5df3fe217030_0 .net "temp3_out", 0 0, L_0x5df3fe2bb260;  1 drivers
S_0x5df3fe2111e0 .scope module, "and_gate" "And" 8 9, 5 3 0, S_0x5df3fe210fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe2122a0_0 .net "in_a", 0 0, L_0x5df3fe2ba9a0;  alias, 1 drivers
v0x5df3fe212340_0 .net "in_b", 0 0, L_0x5df3fe2ba9a0;  alias, 1 drivers
v0x5df3fe212400_0 .net "out", 0 0, L_0x5df3fe2bac20;  alias, 1 drivers
v0x5df3fe212520_0 .net "temp_out", 0 0, L_0x5df3fe2bab70;  1 drivers
S_0x5df3fe211450 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe2111e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2bab70 .functor NAND 1, L_0x5df3fe2ba9a0, L_0x5df3fe2ba9a0, C4<1>, C4<1>;
v0x5df3fe2116c0_0 .net "in_a", 0 0, L_0x5df3fe2ba9a0;  alias, 1 drivers
v0x5df3fe211780_0 .net "in_b", 0 0, L_0x5df3fe2ba9a0;  alias, 1 drivers
v0x5df3fe2118d0_0 .net "out", 0 0, L_0x5df3fe2bab70;  alias, 1 drivers
S_0x5df3fe2119d0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe2111e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe2120f0_0 .net "in_a", 0 0, L_0x5df3fe2bab70;  alias, 1 drivers
v0x5df3fe212190_0 .net "out", 0 0, L_0x5df3fe2bac20;  alias, 1 drivers
S_0x5df3fe211ba0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe2119d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2bac20 .functor NAND 1, L_0x5df3fe2bab70, L_0x5df3fe2bab70, C4<1>, C4<1>;
v0x5df3fe211e10_0 .net "in_a", 0 0, L_0x5df3fe2bab70;  alias, 1 drivers
v0x5df3fe211f00_0 .net "in_b", 0 0, L_0x5df3fe2bab70;  alias, 1 drivers
v0x5df3fe211ff0_0 .net "out", 0 0, L_0x5df3fe2bac20;  alias, 1 drivers
S_0x5df3fe212690 .scope module, "and_gate2" "And" 8 13, 5 3 0, S_0x5df3fe210fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe2136c0_0 .net "in_a", 0 0, L_0x5df3fe2baac0;  alias, 1 drivers
v0x5df3fe213760_0 .net "in_b", 0 0, L_0x5df3fe2baac0;  alias, 1 drivers
v0x5df3fe213820_0 .net "out", 0 0, L_0x5df3fe2baf40;  alias, 1 drivers
v0x5df3fe213940_0 .net "temp_out", 0 0, L_0x5df3fe2bae90;  1 drivers
S_0x5df3fe212870 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe212690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2bae90 .functor NAND 1, L_0x5df3fe2baac0, L_0x5df3fe2baac0, C4<1>, C4<1>;
v0x5df3fe212ae0_0 .net "in_a", 0 0, L_0x5df3fe2baac0;  alias, 1 drivers
v0x5df3fe212ba0_0 .net "in_b", 0 0, L_0x5df3fe2baac0;  alias, 1 drivers
v0x5df3fe212cf0_0 .net "out", 0 0, L_0x5df3fe2bae90;  alias, 1 drivers
S_0x5df3fe212df0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe212690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe213510_0 .net "in_a", 0 0, L_0x5df3fe2bae90;  alias, 1 drivers
v0x5df3fe2135b0_0 .net "out", 0 0, L_0x5df3fe2baf40;  alias, 1 drivers
S_0x5df3fe212fc0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe212df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2baf40 .functor NAND 1, L_0x5df3fe2bae90, L_0x5df3fe2bae90, C4<1>, C4<1>;
v0x5df3fe213230_0 .net "in_a", 0 0, L_0x5df3fe2bae90;  alias, 1 drivers
v0x5df3fe213320_0 .net "in_b", 0 0, L_0x5df3fe2bae90;  alias, 1 drivers
v0x5df3fe213410_0 .net "out", 0 0, L_0x5df3fe2baf40;  alias, 1 drivers
S_0x5df3fe213ab0 .scope module, "and_gate3" "And" 8 17, 5 3 0, S_0x5df3fe210fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe214af0_0 .net "in_a", 0 0, L_0x5df3fe2bacd0;  alias, 1 drivers
v0x5df3fe214bc0_0 .net "in_b", 0 0, L_0x5df3fe2baff0;  alias, 1 drivers
v0x5df3fe214c90_0 .net "out", 0 0, L_0x5df3fe2bb260;  alias, 1 drivers
v0x5df3fe214db0_0 .net "temp_out", 0 0, L_0x5df3fe2bb1b0;  1 drivers
S_0x5df3fe213c90 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe213ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2bb1b0 .functor NAND 1, L_0x5df3fe2bacd0, L_0x5df3fe2baff0, C4<1>, C4<1>;
v0x5df3fe213ee0_0 .net "in_a", 0 0, L_0x5df3fe2bacd0;  alias, 1 drivers
v0x5df3fe213fc0_0 .net "in_b", 0 0, L_0x5df3fe2baff0;  alias, 1 drivers
v0x5df3fe214080_0 .net "out", 0 0, L_0x5df3fe2bb1b0;  alias, 1 drivers
S_0x5df3fe2141d0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe213ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe214940_0 .net "in_a", 0 0, L_0x5df3fe2bb1b0;  alias, 1 drivers
v0x5df3fe2149e0_0 .net "out", 0 0, L_0x5df3fe2bb260;  alias, 1 drivers
S_0x5df3fe2143f0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe2141d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2bb260 .functor NAND 1, L_0x5df3fe2bb1b0, L_0x5df3fe2bb1b0, C4<1>, C4<1>;
v0x5df3fe214660_0 .net "in_a", 0 0, L_0x5df3fe2bb1b0;  alias, 1 drivers
v0x5df3fe214750_0 .net "in_b", 0 0, L_0x5df3fe2bb1b0;  alias, 1 drivers
v0x5df3fe214840_0 .net "out", 0 0, L_0x5df3fe2bb260;  alias, 1 drivers
S_0x5df3fe214f00 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x5df3fe210fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe215630_0 .net "in_a", 0 0, L_0x5df3fe2bac20;  alias, 1 drivers
v0x5df3fe2156d0_0 .net "out", 0 0, L_0x5df3fe2bacd0;  alias, 1 drivers
S_0x5df3fe2150d0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe214f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2bacd0 .functor NAND 1, L_0x5df3fe2bac20, L_0x5df3fe2bac20, C4<1>, C4<1>;
v0x5df3fe215340_0 .net "in_a", 0 0, L_0x5df3fe2bac20;  alias, 1 drivers
v0x5df3fe215400_0 .net "in_b", 0 0, L_0x5df3fe2bac20;  alias, 1 drivers
v0x5df3fe215550_0 .net "out", 0 0, L_0x5df3fe2bacd0;  alias, 1 drivers
S_0x5df3fe2157d0 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x5df3fe210fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe215fa0_0 .net "in_a", 0 0, L_0x5df3fe2baf40;  alias, 1 drivers
v0x5df3fe216040_0 .net "out", 0 0, L_0x5df3fe2baff0;  alias, 1 drivers
S_0x5df3fe215a40 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe2157d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2baff0 .functor NAND 1, L_0x5df3fe2baf40, L_0x5df3fe2baf40, C4<1>, C4<1>;
v0x5df3fe215cb0_0 .net "in_a", 0 0, L_0x5df3fe2baf40;  alias, 1 drivers
v0x5df3fe215d70_0 .net "in_b", 0 0, L_0x5df3fe2baf40;  alias, 1 drivers
v0x5df3fe215ec0_0 .net "out", 0 0, L_0x5df3fe2baff0;  alias, 1 drivers
S_0x5df3fe216140 .scope module, "not_gate3" "Not" 8 18, 7 3 0, S_0x5df3fe210fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe2168e0_0 .net "in_a", 0 0, L_0x5df3fe2bb260;  alias, 1 drivers
v0x5df3fe216980_0 .net "out", 0 0, L_0x5df3fe2bb310;  alias, 1 drivers
S_0x5df3fe216360 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe216140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2bb310 .functor NAND 1, L_0x5df3fe2bb260, L_0x5df3fe2bb260, C4<1>, C4<1>;
v0x5df3fe2165d0_0 .net "in_a", 0 0, L_0x5df3fe2bb260;  alias, 1 drivers
v0x5df3fe216690_0 .net "in_b", 0 0, L_0x5df3fe2bb260;  alias, 1 drivers
v0x5df3fe2167e0_0 .net "out", 0 0, L_0x5df3fe2bb310;  alias, 1 drivers
S_0x5df3fe217920 .scope module, "mux_gate15" "Mux" 3 22, 4 3 0, S_0x5df3fe1d35e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5df3fe220c80_0 .net "in_a", 0 0, L_0x5df3fe2bc3e0;  1 drivers
v0x5df3fe220d20_0 .net "in_b", 0 0, L_0x5df3fe2bc480;  1 drivers
v0x5df3fe220e30_0 .net "out", 0 0, L_0x5df3fe2bc220;  1 drivers
v0x5df3fe220ed0_0 .net "sel", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe220f70_0 .net "sel_out", 0 0, L_0x5df3fe2bb710;  1 drivers
v0x5df3fe2210f0_0 .net "temp_a_out", 0 0, L_0x5df3fe2bb870;  1 drivers
v0x5df3fe2212a0_0 .net "temp_b_out", 0 0, L_0x5df3fe2bb9d0;  1 drivers
S_0x5df3fe217b20 .scope module, "and_gate" "And" 4 9, 5 3 0, S_0x5df3fe217920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe218b80_0 .net "in_a", 0 0, L_0x5df3fe2bc3e0;  alias, 1 drivers
v0x5df3fe218c50_0 .net "in_b", 0 0, L_0x5df3fe2bb710;  alias, 1 drivers
v0x5df3fe218d20_0 .net "out", 0 0, L_0x5df3fe2bb870;  alias, 1 drivers
v0x5df3fe218e40_0 .net "temp_out", 0 0, L_0x5df3fe2bb7c0;  1 drivers
S_0x5df3fe217d90 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe217b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2bb7c0 .functor NAND 1, L_0x5df3fe2bc3e0, L_0x5df3fe2bb710, C4<1>, C4<1>;
v0x5df3fe218000_0 .net "in_a", 0 0, L_0x5df3fe2bc3e0;  alias, 1 drivers
v0x5df3fe2180e0_0 .net "in_b", 0 0, L_0x5df3fe2bb710;  alias, 1 drivers
v0x5df3fe2181a0_0 .net "out", 0 0, L_0x5df3fe2bb7c0;  alias, 1 drivers
S_0x5df3fe2182c0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe217b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe218a00_0 .net "in_a", 0 0, L_0x5df3fe2bb7c0;  alias, 1 drivers
v0x5df3fe218aa0_0 .net "out", 0 0, L_0x5df3fe2bb870;  alias, 1 drivers
S_0x5df3fe2184e0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe2182c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2bb870 .functor NAND 1, L_0x5df3fe2bb7c0, L_0x5df3fe2bb7c0, C4<1>, C4<1>;
v0x5df3fe218750_0 .net "in_a", 0 0, L_0x5df3fe2bb7c0;  alias, 1 drivers
v0x5df3fe218810_0 .net "in_b", 0 0, L_0x5df3fe2bb7c0;  alias, 1 drivers
v0x5df3fe218900_0 .net "out", 0 0, L_0x5df3fe2bb870;  alias, 1 drivers
S_0x5df3fe218f00 .scope module, "and_gate3" "And" 4 10, 5 3 0, S_0x5df3fe217920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe219f10_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe219fb0_0 .net "in_b", 0 0, L_0x5df3fe2bc480;  alias, 1 drivers
v0x5df3fe21a0a0_0 .net "out", 0 0, L_0x5df3fe2bb9d0;  alias, 1 drivers
v0x5df3fe21a1c0_0 .net "temp_out", 0 0, L_0x5df3fe2bb920;  1 drivers
S_0x5df3fe2190e0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe218f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2bb920 .functor NAND 1, L_0x5df3fe2bc760, L_0x5df3fe2bc480, C4<1>, C4<1>;
v0x5df3fe219350_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe219410_0 .net "in_b", 0 0, L_0x5df3fe2bc480;  alias, 1 drivers
v0x5df3fe2194d0_0 .net "out", 0 0, L_0x5df3fe2bb920;  alias, 1 drivers
S_0x5df3fe2195f0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe218f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe219d60_0 .net "in_a", 0 0, L_0x5df3fe2bb920;  alias, 1 drivers
v0x5df3fe219e00_0 .net "out", 0 0, L_0x5df3fe2bb9d0;  alias, 1 drivers
S_0x5df3fe219810 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe2195f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2bb9d0 .functor NAND 1, L_0x5df3fe2bb920, L_0x5df3fe2bb920, C4<1>, C4<1>;
v0x5df3fe219a80_0 .net "in_a", 0 0, L_0x5df3fe2bb920;  alias, 1 drivers
v0x5df3fe219b70_0 .net "in_b", 0 0, L_0x5df3fe2bb920;  alias, 1 drivers
v0x5df3fe219c60_0 .net "out", 0 0, L_0x5df3fe2bb9d0;  alias, 1 drivers
S_0x5df3fe21a280 .scope module, "not_gate2" "Not" 4 8, 7 3 0, S_0x5df3fe217920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe21a980_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe21aa20_0 .net "out", 0 0, L_0x5df3fe2bb710;  alias, 1 drivers
S_0x5df3fe21a450 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe21a280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2bb710 .functor NAND 1, L_0x5df3fe2bc760, L_0x5df3fe2bc760, C4<1>, C4<1>;
v0x5df3fe21a6a0_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe21a760_0 .net "in_b", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe21a820_0 .net "out", 0 0, L_0x5df3fe2bb710;  alias, 1 drivers
S_0x5df3fe21ab20 .scope module, "or_gate" "Or" 4 11, 8 3 0, S_0x5df3fe217920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe2205d0_0 .net "branch1_out", 0 0, L_0x5df3fe2bbbe0;  1 drivers
v0x5df3fe220700_0 .net "branch2_out", 0 0, L_0x5df3fe2bbf00;  1 drivers
v0x5df3fe220850_0 .net "in_a", 0 0, L_0x5df3fe2bb870;  alias, 1 drivers
v0x5df3fe220920_0 .net "in_b", 0 0, L_0x5df3fe2bb9d0;  alias, 1 drivers
v0x5df3fe2209c0_0 .net "out", 0 0, L_0x5df3fe2bc220;  alias, 1 drivers
v0x5df3fe220a60_0 .net "temp1_out", 0 0, L_0x5df3fe2bbb30;  1 drivers
v0x5df3fe220b00_0 .net "temp2_out", 0 0, L_0x5df3fe2bbe50;  1 drivers
v0x5df3fe220ba0_0 .net "temp3_out", 0 0, L_0x5df3fe2bc170;  1 drivers
S_0x5df3fe21ad50 .scope module, "and_gate" "And" 8 9, 5 3 0, S_0x5df3fe21ab20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe21be10_0 .net "in_a", 0 0, L_0x5df3fe2bb870;  alias, 1 drivers
v0x5df3fe21beb0_0 .net "in_b", 0 0, L_0x5df3fe2bb870;  alias, 1 drivers
v0x5df3fe21bf70_0 .net "out", 0 0, L_0x5df3fe2bbb30;  alias, 1 drivers
v0x5df3fe21c090_0 .net "temp_out", 0 0, L_0x5df3fe2bba80;  1 drivers
S_0x5df3fe21afc0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe21ad50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2bba80 .functor NAND 1, L_0x5df3fe2bb870, L_0x5df3fe2bb870, C4<1>, C4<1>;
v0x5df3fe21b230_0 .net "in_a", 0 0, L_0x5df3fe2bb870;  alias, 1 drivers
v0x5df3fe21b2f0_0 .net "in_b", 0 0, L_0x5df3fe2bb870;  alias, 1 drivers
v0x5df3fe21b440_0 .net "out", 0 0, L_0x5df3fe2bba80;  alias, 1 drivers
S_0x5df3fe21b540 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe21ad50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe21bc60_0 .net "in_a", 0 0, L_0x5df3fe2bba80;  alias, 1 drivers
v0x5df3fe21bd00_0 .net "out", 0 0, L_0x5df3fe2bbb30;  alias, 1 drivers
S_0x5df3fe21b710 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe21b540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2bbb30 .functor NAND 1, L_0x5df3fe2bba80, L_0x5df3fe2bba80, C4<1>, C4<1>;
v0x5df3fe21b980_0 .net "in_a", 0 0, L_0x5df3fe2bba80;  alias, 1 drivers
v0x5df3fe21ba70_0 .net "in_b", 0 0, L_0x5df3fe2bba80;  alias, 1 drivers
v0x5df3fe21bb60_0 .net "out", 0 0, L_0x5df3fe2bbb30;  alias, 1 drivers
S_0x5df3fe21c200 .scope module, "and_gate2" "And" 8 13, 5 3 0, S_0x5df3fe21ab20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe21d230_0 .net "in_a", 0 0, L_0x5df3fe2bb9d0;  alias, 1 drivers
v0x5df3fe21d2d0_0 .net "in_b", 0 0, L_0x5df3fe2bb9d0;  alias, 1 drivers
v0x5df3fe21d390_0 .net "out", 0 0, L_0x5df3fe2bbe50;  alias, 1 drivers
v0x5df3fe21d4b0_0 .net "temp_out", 0 0, L_0x5df3fe2bbda0;  1 drivers
S_0x5df3fe21c3e0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe21c200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2bbda0 .functor NAND 1, L_0x5df3fe2bb9d0, L_0x5df3fe2bb9d0, C4<1>, C4<1>;
v0x5df3fe21c650_0 .net "in_a", 0 0, L_0x5df3fe2bb9d0;  alias, 1 drivers
v0x5df3fe21c710_0 .net "in_b", 0 0, L_0x5df3fe2bb9d0;  alias, 1 drivers
v0x5df3fe21c860_0 .net "out", 0 0, L_0x5df3fe2bbda0;  alias, 1 drivers
S_0x5df3fe21c960 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe21c200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe21d080_0 .net "in_a", 0 0, L_0x5df3fe2bbda0;  alias, 1 drivers
v0x5df3fe21d120_0 .net "out", 0 0, L_0x5df3fe2bbe50;  alias, 1 drivers
S_0x5df3fe21cb30 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe21c960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2bbe50 .functor NAND 1, L_0x5df3fe2bbda0, L_0x5df3fe2bbda0, C4<1>, C4<1>;
v0x5df3fe21cda0_0 .net "in_a", 0 0, L_0x5df3fe2bbda0;  alias, 1 drivers
v0x5df3fe21ce90_0 .net "in_b", 0 0, L_0x5df3fe2bbda0;  alias, 1 drivers
v0x5df3fe21cf80_0 .net "out", 0 0, L_0x5df3fe2bbe50;  alias, 1 drivers
S_0x5df3fe21d620 .scope module, "and_gate3" "And" 8 17, 5 3 0, S_0x5df3fe21ab20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe21e660_0 .net "in_a", 0 0, L_0x5df3fe2bbbe0;  alias, 1 drivers
v0x5df3fe21e730_0 .net "in_b", 0 0, L_0x5df3fe2bbf00;  alias, 1 drivers
v0x5df3fe21e800_0 .net "out", 0 0, L_0x5df3fe2bc170;  alias, 1 drivers
v0x5df3fe21e920_0 .net "temp_out", 0 0, L_0x5df3fe2bc0c0;  1 drivers
S_0x5df3fe21d800 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe21d620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2bc0c0 .functor NAND 1, L_0x5df3fe2bbbe0, L_0x5df3fe2bbf00, C4<1>, C4<1>;
v0x5df3fe21da50_0 .net "in_a", 0 0, L_0x5df3fe2bbbe0;  alias, 1 drivers
v0x5df3fe21db30_0 .net "in_b", 0 0, L_0x5df3fe2bbf00;  alias, 1 drivers
v0x5df3fe21dbf0_0 .net "out", 0 0, L_0x5df3fe2bc0c0;  alias, 1 drivers
S_0x5df3fe21dd40 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe21d620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe21e4b0_0 .net "in_a", 0 0, L_0x5df3fe2bc0c0;  alias, 1 drivers
v0x5df3fe21e550_0 .net "out", 0 0, L_0x5df3fe2bc170;  alias, 1 drivers
S_0x5df3fe21df60 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe21dd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2bc170 .functor NAND 1, L_0x5df3fe2bc0c0, L_0x5df3fe2bc0c0, C4<1>, C4<1>;
v0x5df3fe21e1d0_0 .net "in_a", 0 0, L_0x5df3fe2bc0c0;  alias, 1 drivers
v0x5df3fe21e2c0_0 .net "in_b", 0 0, L_0x5df3fe2bc0c0;  alias, 1 drivers
v0x5df3fe21e3b0_0 .net "out", 0 0, L_0x5df3fe2bc170;  alias, 1 drivers
S_0x5df3fe21ea70 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x5df3fe21ab20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe21f1a0_0 .net "in_a", 0 0, L_0x5df3fe2bbb30;  alias, 1 drivers
v0x5df3fe21f240_0 .net "out", 0 0, L_0x5df3fe2bbbe0;  alias, 1 drivers
S_0x5df3fe21ec40 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe21ea70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2bbbe0 .functor NAND 1, L_0x5df3fe2bbb30, L_0x5df3fe2bbb30, C4<1>, C4<1>;
v0x5df3fe21eeb0_0 .net "in_a", 0 0, L_0x5df3fe2bbb30;  alias, 1 drivers
v0x5df3fe21ef70_0 .net "in_b", 0 0, L_0x5df3fe2bbb30;  alias, 1 drivers
v0x5df3fe21f0c0_0 .net "out", 0 0, L_0x5df3fe2bbbe0;  alias, 1 drivers
S_0x5df3fe21f340 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x5df3fe21ab20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe21fb10_0 .net "in_a", 0 0, L_0x5df3fe2bbe50;  alias, 1 drivers
v0x5df3fe21fbb0_0 .net "out", 0 0, L_0x5df3fe2bbf00;  alias, 1 drivers
S_0x5df3fe21f5b0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe21f340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2bbf00 .functor NAND 1, L_0x5df3fe2bbe50, L_0x5df3fe2bbe50, C4<1>, C4<1>;
v0x5df3fe21f820_0 .net "in_a", 0 0, L_0x5df3fe2bbe50;  alias, 1 drivers
v0x5df3fe21f8e0_0 .net "in_b", 0 0, L_0x5df3fe2bbe50;  alias, 1 drivers
v0x5df3fe21fa30_0 .net "out", 0 0, L_0x5df3fe2bbf00;  alias, 1 drivers
S_0x5df3fe21fcb0 .scope module, "not_gate3" "Not" 8 18, 7 3 0, S_0x5df3fe21ab20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe220450_0 .net "in_a", 0 0, L_0x5df3fe2bc170;  alias, 1 drivers
v0x5df3fe2204f0_0 .net "out", 0 0, L_0x5df3fe2bc220;  alias, 1 drivers
S_0x5df3fe21fed0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe21fcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2bc220 .functor NAND 1, L_0x5df3fe2bc170, L_0x5df3fe2bc170, C4<1>, C4<1>;
v0x5df3fe220140_0 .net "in_a", 0 0, L_0x5df3fe2bc170;  alias, 1 drivers
v0x5df3fe220200_0 .net "in_b", 0 0, L_0x5df3fe2bc170;  alias, 1 drivers
v0x5df3fe220350_0 .net "out", 0 0, L_0x5df3fe2bc220;  alias, 1 drivers
S_0x5df3fe221490 .scope module, "mux_gate2" "Mux" 3 9, 4 3 0, S_0x5df3fe1d35e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5df3fe22a830_0 .net "in_a", 0 0, L_0x5df3fe2b06a0;  1 drivers
v0x5df3fe22a8d0_0 .net "in_b", 0 0, L_0x5df3fe2b0740;  1 drivers
v0x5df3fe22a9e0_0 .net "out", 0 0, L_0x5df3fe2b04e0;  1 drivers
v0x5df3fe22aa80_0 .net "sel", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe22ab20_0 .net "sel_out", 0 0, L_0x5df3fe2af9f0;  1 drivers
v0x5df3fe22aca0_0 .net "temp_a_out", 0 0, L_0x5df3fe2afb30;  1 drivers
v0x5df3fe22ae50_0 .net "temp_b_out", 0 0, L_0x5df3fe2afc90;  1 drivers
S_0x5df3fe221690 .scope module, "and_gate" "And" 4 9, 5 3 0, S_0x5df3fe221490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe2226a0_0 .net "in_a", 0 0, L_0x5df3fe2b06a0;  alias, 1 drivers
v0x5df3fe222770_0 .net "in_b", 0 0, L_0x5df3fe2af9f0;  alias, 1 drivers
v0x5df3fe222840_0 .net "out", 0 0, L_0x5df3fe2afb30;  alias, 1 drivers
v0x5df3fe222960_0 .net "temp_out", 0 0, L_0x5df3fe2afa80;  1 drivers
S_0x5df3fe2218b0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe221690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2afa80 .functor NAND 1, L_0x5df3fe2b06a0, L_0x5df3fe2af9f0, C4<1>, C4<1>;
v0x5df3fe221b20_0 .net "in_a", 0 0, L_0x5df3fe2b06a0;  alias, 1 drivers
v0x5df3fe221c00_0 .net "in_b", 0 0, L_0x5df3fe2af9f0;  alias, 1 drivers
v0x5df3fe221cc0_0 .net "out", 0 0, L_0x5df3fe2afa80;  alias, 1 drivers
S_0x5df3fe221de0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe221690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe222520_0 .net "in_a", 0 0, L_0x5df3fe2afa80;  alias, 1 drivers
v0x5df3fe2225c0_0 .net "out", 0 0, L_0x5df3fe2afb30;  alias, 1 drivers
S_0x5df3fe222000 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe221de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2afb30 .functor NAND 1, L_0x5df3fe2afa80, L_0x5df3fe2afa80, C4<1>, C4<1>;
v0x5df3fe222270_0 .net "in_a", 0 0, L_0x5df3fe2afa80;  alias, 1 drivers
v0x5df3fe222330_0 .net "in_b", 0 0, L_0x5df3fe2afa80;  alias, 1 drivers
v0x5df3fe222420_0 .net "out", 0 0, L_0x5df3fe2afb30;  alias, 1 drivers
S_0x5df3fe222a20 .scope module, "and_gate3" "And" 4 10, 5 3 0, S_0x5df3fe221490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe223a30_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe223ad0_0 .net "in_b", 0 0, L_0x5df3fe2b0740;  alias, 1 drivers
v0x5df3fe223bc0_0 .net "out", 0 0, L_0x5df3fe2afc90;  alias, 1 drivers
v0x5df3fe223ce0_0 .net "temp_out", 0 0, L_0x5df3fe2afbe0;  1 drivers
S_0x5df3fe222c00 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe222a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2afbe0 .functor NAND 1, L_0x5df3fe2bc760, L_0x5df3fe2b0740, C4<1>, C4<1>;
v0x5df3fe222e70_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe222f30_0 .net "in_b", 0 0, L_0x5df3fe2b0740;  alias, 1 drivers
v0x5df3fe222ff0_0 .net "out", 0 0, L_0x5df3fe2afbe0;  alias, 1 drivers
S_0x5df3fe223110 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe222a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe223880_0 .net "in_a", 0 0, L_0x5df3fe2afbe0;  alias, 1 drivers
v0x5df3fe223920_0 .net "out", 0 0, L_0x5df3fe2afc90;  alias, 1 drivers
S_0x5df3fe223330 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe223110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2afc90 .functor NAND 1, L_0x5df3fe2afbe0, L_0x5df3fe2afbe0, C4<1>, C4<1>;
v0x5df3fe2235a0_0 .net "in_a", 0 0, L_0x5df3fe2afbe0;  alias, 1 drivers
v0x5df3fe223690_0 .net "in_b", 0 0, L_0x5df3fe2afbe0;  alias, 1 drivers
v0x5df3fe223780_0 .net "out", 0 0, L_0x5df3fe2afc90;  alias, 1 drivers
S_0x5df3fe223e30 .scope module, "not_gate2" "Not" 4 8, 7 3 0, S_0x5df3fe221490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe224530_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe2245d0_0 .net "out", 0 0, L_0x5df3fe2af9f0;  alias, 1 drivers
S_0x5df3fe224000 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe223e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2af9f0 .functor NAND 1, L_0x5df3fe2bc760, L_0x5df3fe2bc760, C4<1>, C4<1>;
v0x5df3fe224250_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe224310_0 .net "in_b", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe2243d0_0 .net "out", 0 0, L_0x5df3fe2af9f0;  alias, 1 drivers
S_0x5df3fe2246d0 .scope module, "or_gate" "Or" 4 11, 8 3 0, S_0x5df3fe221490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe22a180_0 .net "branch1_out", 0 0, L_0x5df3fe2afea0;  1 drivers
v0x5df3fe22a2b0_0 .net "branch2_out", 0 0, L_0x5df3fe2b01c0;  1 drivers
v0x5df3fe22a400_0 .net "in_a", 0 0, L_0x5df3fe2afb30;  alias, 1 drivers
v0x5df3fe22a4d0_0 .net "in_b", 0 0, L_0x5df3fe2afc90;  alias, 1 drivers
v0x5df3fe22a570_0 .net "out", 0 0, L_0x5df3fe2b04e0;  alias, 1 drivers
v0x5df3fe22a610_0 .net "temp1_out", 0 0, L_0x5df3fe2afdf0;  1 drivers
v0x5df3fe22a6b0_0 .net "temp2_out", 0 0, L_0x5df3fe2b0110;  1 drivers
v0x5df3fe22a750_0 .net "temp3_out", 0 0, L_0x5df3fe2b0430;  1 drivers
S_0x5df3fe224900 .scope module, "and_gate" "And" 8 9, 5 3 0, S_0x5df3fe2246d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe2259c0_0 .net "in_a", 0 0, L_0x5df3fe2afb30;  alias, 1 drivers
v0x5df3fe225a60_0 .net "in_b", 0 0, L_0x5df3fe2afb30;  alias, 1 drivers
v0x5df3fe225b20_0 .net "out", 0 0, L_0x5df3fe2afdf0;  alias, 1 drivers
v0x5df3fe225c40_0 .net "temp_out", 0 0, L_0x5df3fe2afd40;  1 drivers
S_0x5df3fe224b70 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe224900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2afd40 .functor NAND 1, L_0x5df3fe2afb30, L_0x5df3fe2afb30, C4<1>, C4<1>;
v0x5df3fe224de0_0 .net "in_a", 0 0, L_0x5df3fe2afb30;  alias, 1 drivers
v0x5df3fe224ea0_0 .net "in_b", 0 0, L_0x5df3fe2afb30;  alias, 1 drivers
v0x5df3fe224ff0_0 .net "out", 0 0, L_0x5df3fe2afd40;  alias, 1 drivers
S_0x5df3fe2250f0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe224900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe225810_0 .net "in_a", 0 0, L_0x5df3fe2afd40;  alias, 1 drivers
v0x5df3fe2258b0_0 .net "out", 0 0, L_0x5df3fe2afdf0;  alias, 1 drivers
S_0x5df3fe2252c0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe2250f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2afdf0 .functor NAND 1, L_0x5df3fe2afd40, L_0x5df3fe2afd40, C4<1>, C4<1>;
v0x5df3fe225530_0 .net "in_a", 0 0, L_0x5df3fe2afd40;  alias, 1 drivers
v0x5df3fe225620_0 .net "in_b", 0 0, L_0x5df3fe2afd40;  alias, 1 drivers
v0x5df3fe225710_0 .net "out", 0 0, L_0x5df3fe2afdf0;  alias, 1 drivers
S_0x5df3fe225db0 .scope module, "and_gate2" "And" 8 13, 5 3 0, S_0x5df3fe2246d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe226de0_0 .net "in_a", 0 0, L_0x5df3fe2afc90;  alias, 1 drivers
v0x5df3fe226e80_0 .net "in_b", 0 0, L_0x5df3fe2afc90;  alias, 1 drivers
v0x5df3fe226f40_0 .net "out", 0 0, L_0x5df3fe2b0110;  alias, 1 drivers
v0x5df3fe227060_0 .net "temp_out", 0 0, L_0x5df3fe2b0060;  1 drivers
S_0x5df3fe225f90 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe225db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b0060 .functor NAND 1, L_0x5df3fe2afc90, L_0x5df3fe2afc90, C4<1>, C4<1>;
v0x5df3fe226200_0 .net "in_a", 0 0, L_0x5df3fe2afc90;  alias, 1 drivers
v0x5df3fe2262c0_0 .net "in_b", 0 0, L_0x5df3fe2afc90;  alias, 1 drivers
v0x5df3fe226410_0 .net "out", 0 0, L_0x5df3fe2b0060;  alias, 1 drivers
S_0x5df3fe226510 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe225db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe226c30_0 .net "in_a", 0 0, L_0x5df3fe2b0060;  alias, 1 drivers
v0x5df3fe226cd0_0 .net "out", 0 0, L_0x5df3fe2b0110;  alias, 1 drivers
S_0x5df3fe2266e0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe226510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b0110 .functor NAND 1, L_0x5df3fe2b0060, L_0x5df3fe2b0060, C4<1>, C4<1>;
v0x5df3fe226950_0 .net "in_a", 0 0, L_0x5df3fe2b0060;  alias, 1 drivers
v0x5df3fe226a40_0 .net "in_b", 0 0, L_0x5df3fe2b0060;  alias, 1 drivers
v0x5df3fe226b30_0 .net "out", 0 0, L_0x5df3fe2b0110;  alias, 1 drivers
S_0x5df3fe2271d0 .scope module, "and_gate3" "And" 8 17, 5 3 0, S_0x5df3fe2246d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe228210_0 .net "in_a", 0 0, L_0x5df3fe2afea0;  alias, 1 drivers
v0x5df3fe2282e0_0 .net "in_b", 0 0, L_0x5df3fe2b01c0;  alias, 1 drivers
v0x5df3fe2283b0_0 .net "out", 0 0, L_0x5df3fe2b0430;  alias, 1 drivers
v0x5df3fe2284d0_0 .net "temp_out", 0 0, L_0x5df3fe2b0380;  1 drivers
S_0x5df3fe2273b0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe2271d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b0380 .functor NAND 1, L_0x5df3fe2afea0, L_0x5df3fe2b01c0, C4<1>, C4<1>;
v0x5df3fe227600_0 .net "in_a", 0 0, L_0x5df3fe2afea0;  alias, 1 drivers
v0x5df3fe2276e0_0 .net "in_b", 0 0, L_0x5df3fe2b01c0;  alias, 1 drivers
v0x5df3fe2277a0_0 .net "out", 0 0, L_0x5df3fe2b0380;  alias, 1 drivers
S_0x5df3fe2278f0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe2271d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe228060_0 .net "in_a", 0 0, L_0x5df3fe2b0380;  alias, 1 drivers
v0x5df3fe228100_0 .net "out", 0 0, L_0x5df3fe2b0430;  alias, 1 drivers
S_0x5df3fe227b10 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe2278f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b0430 .functor NAND 1, L_0x5df3fe2b0380, L_0x5df3fe2b0380, C4<1>, C4<1>;
v0x5df3fe227d80_0 .net "in_a", 0 0, L_0x5df3fe2b0380;  alias, 1 drivers
v0x5df3fe227e70_0 .net "in_b", 0 0, L_0x5df3fe2b0380;  alias, 1 drivers
v0x5df3fe227f60_0 .net "out", 0 0, L_0x5df3fe2b0430;  alias, 1 drivers
S_0x5df3fe228620 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x5df3fe2246d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe228d50_0 .net "in_a", 0 0, L_0x5df3fe2afdf0;  alias, 1 drivers
v0x5df3fe228df0_0 .net "out", 0 0, L_0x5df3fe2afea0;  alias, 1 drivers
S_0x5df3fe2287f0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe228620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2afea0 .functor NAND 1, L_0x5df3fe2afdf0, L_0x5df3fe2afdf0, C4<1>, C4<1>;
v0x5df3fe228a60_0 .net "in_a", 0 0, L_0x5df3fe2afdf0;  alias, 1 drivers
v0x5df3fe228b20_0 .net "in_b", 0 0, L_0x5df3fe2afdf0;  alias, 1 drivers
v0x5df3fe228c70_0 .net "out", 0 0, L_0x5df3fe2afea0;  alias, 1 drivers
S_0x5df3fe228ef0 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x5df3fe2246d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe2296c0_0 .net "in_a", 0 0, L_0x5df3fe2b0110;  alias, 1 drivers
v0x5df3fe229760_0 .net "out", 0 0, L_0x5df3fe2b01c0;  alias, 1 drivers
S_0x5df3fe229160 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe228ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b01c0 .functor NAND 1, L_0x5df3fe2b0110, L_0x5df3fe2b0110, C4<1>, C4<1>;
v0x5df3fe2293d0_0 .net "in_a", 0 0, L_0x5df3fe2b0110;  alias, 1 drivers
v0x5df3fe229490_0 .net "in_b", 0 0, L_0x5df3fe2b0110;  alias, 1 drivers
v0x5df3fe2295e0_0 .net "out", 0 0, L_0x5df3fe2b01c0;  alias, 1 drivers
S_0x5df3fe229860 .scope module, "not_gate3" "Not" 8 18, 7 3 0, S_0x5df3fe2246d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe22a000_0 .net "in_a", 0 0, L_0x5df3fe2b0430;  alias, 1 drivers
v0x5df3fe22a0a0_0 .net "out", 0 0, L_0x5df3fe2b04e0;  alias, 1 drivers
S_0x5df3fe229a80 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe229860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b04e0 .functor NAND 1, L_0x5df3fe2b0430, L_0x5df3fe2b0430, C4<1>, C4<1>;
v0x5df3fe229cf0_0 .net "in_a", 0 0, L_0x5df3fe2b0430;  alias, 1 drivers
v0x5df3fe229db0_0 .net "in_b", 0 0, L_0x5df3fe2b0430;  alias, 1 drivers
v0x5df3fe229f00_0 .net "out", 0 0, L_0x5df3fe2b04e0;  alias, 1 drivers
S_0x5df3fe22b040 .scope module, "mux_gate3" "Mux" 3 10, 4 3 0, S_0x5df3fe1d35e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5df3fe2543a0_0 .net "in_a", 0 0, L_0x5df3fe2b14f0;  1 drivers
v0x5df3fe254440_0 .net "in_b", 0 0, L_0x5df3fe2b1590;  1 drivers
v0x5df3fe254550_0 .net "out", 0 0, L_0x5df3fe2b1330;  1 drivers
v0x5df3fe2545f0_0 .net "sel", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe254690_0 .net "sel_out", 0 0, L_0x5df3fe2b0820;  1 drivers
v0x5df3fe254810_0 .net "temp_a_out", 0 0, L_0x5df3fe2b0980;  1 drivers
v0x5df3fe2549c0_0 .net "temp_b_out", 0 0, L_0x5df3fe2b0ae0;  1 drivers
S_0x5df3fe22b240 .scope module, "and_gate" "And" 4 9, 5 3 0, S_0x5df3fe22b040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe22c2a0_0 .net "in_a", 0 0, L_0x5df3fe2b14f0;  alias, 1 drivers
v0x5df3fe22c370_0 .net "in_b", 0 0, L_0x5df3fe2b0820;  alias, 1 drivers
v0x5df3fe22c440_0 .net "out", 0 0, L_0x5df3fe2b0980;  alias, 1 drivers
v0x5df3fe22c560_0 .net "temp_out", 0 0, L_0x5df3fe2b08d0;  1 drivers
S_0x5df3fe22b4b0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe22b240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b08d0 .functor NAND 1, L_0x5df3fe2b14f0, L_0x5df3fe2b0820, C4<1>, C4<1>;
v0x5df3fe22b720_0 .net "in_a", 0 0, L_0x5df3fe2b14f0;  alias, 1 drivers
v0x5df3fe22b800_0 .net "in_b", 0 0, L_0x5df3fe2b0820;  alias, 1 drivers
v0x5df3fe22b8c0_0 .net "out", 0 0, L_0x5df3fe2b08d0;  alias, 1 drivers
S_0x5df3fe22b9e0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe22b240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe22c120_0 .net "in_a", 0 0, L_0x5df3fe2b08d0;  alias, 1 drivers
v0x5df3fe22c1c0_0 .net "out", 0 0, L_0x5df3fe2b0980;  alias, 1 drivers
S_0x5df3fe22bc00 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe22b9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b0980 .functor NAND 1, L_0x5df3fe2b08d0, L_0x5df3fe2b08d0, C4<1>, C4<1>;
v0x5df3fe22be70_0 .net "in_a", 0 0, L_0x5df3fe2b08d0;  alias, 1 drivers
v0x5df3fe22bf30_0 .net "in_b", 0 0, L_0x5df3fe2b08d0;  alias, 1 drivers
v0x5df3fe22c020_0 .net "out", 0 0, L_0x5df3fe2b0980;  alias, 1 drivers
S_0x5df3fe22c620 .scope module, "and_gate3" "And" 4 10, 5 3 0, S_0x5df3fe22b040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe22d630_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe22d6d0_0 .net "in_b", 0 0, L_0x5df3fe2b1590;  alias, 1 drivers
v0x5df3fe22d7c0_0 .net "out", 0 0, L_0x5df3fe2b0ae0;  alias, 1 drivers
v0x5df3fe22d8e0_0 .net "temp_out", 0 0, L_0x5df3fe2b0a30;  1 drivers
S_0x5df3fe22c800 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe22c620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b0a30 .functor NAND 1, L_0x5df3fe2bc760, L_0x5df3fe2b1590, C4<1>, C4<1>;
v0x5df3fe22ca70_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe22cb30_0 .net "in_b", 0 0, L_0x5df3fe2b1590;  alias, 1 drivers
v0x5df3fe22cbf0_0 .net "out", 0 0, L_0x5df3fe2b0a30;  alias, 1 drivers
S_0x5df3fe22cd10 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe22c620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe22d480_0 .net "in_a", 0 0, L_0x5df3fe2b0a30;  alias, 1 drivers
v0x5df3fe22d520_0 .net "out", 0 0, L_0x5df3fe2b0ae0;  alias, 1 drivers
S_0x5df3fe22cf30 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe22cd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b0ae0 .functor NAND 1, L_0x5df3fe2b0a30, L_0x5df3fe2b0a30, C4<1>, C4<1>;
v0x5df3fe22d1a0_0 .net "in_a", 0 0, L_0x5df3fe2b0a30;  alias, 1 drivers
v0x5df3fe22d290_0 .net "in_b", 0 0, L_0x5df3fe2b0a30;  alias, 1 drivers
v0x5df3fe22d380_0 .net "out", 0 0, L_0x5df3fe2b0ae0;  alias, 1 drivers
S_0x5df3fe22d9a0 .scope module, "not_gate2" "Not" 4 8, 7 3 0, S_0x5df3fe22b040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe22e0a0_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe22e140_0 .net "out", 0 0, L_0x5df3fe2b0820;  alias, 1 drivers
S_0x5df3fe22db70 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe22d9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b0820 .functor NAND 1, L_0x5df3fe2bc760, L_0x5df3fe2bc760, C4<1>, C4<1>;
v0x5df3fe22ddc0_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe22de80_0 .net "in_b", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe22df40_0 .net "out", 0 0, L_0x5df3fe2b0820;  alias, 1 drivers
S_0x5df3fe22e240 .scope module, "or_gate" "Or" 4 11, 8 3 0, S_0x5df3fe22b040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe253cf0_0 .net "branch1_out", 0 0, L_0x5df3fe2b0cf0;  1 drivers
v0x5df3fe253e20_0 .net "branch2_out", 0 0, L_0x5df3fe2b1010;  1 drivers
v0x5df3fe253f70_0 .net "in_a", 0 0, L_0x5df3fe2b0980;  alias, 1 drivers
v0x5df3fe254040_0 .net "in_b", 0 0, L_0x5df3fe2b0ae0;  alias, 1 drivers
v0x5df3fe2540e0_0 .net "out", 0 0, L_0x5df3fe2b1330;  alias, 1 drivers
v0x5df3fe254180_0 .net "temp1_out", 0 0, L_0x5df3fe2b0c40;  1 drivers
v0x5df3fe254220_0 .net "temp2_out", 0 0, L_0x5df3fe2b0f60;  1 drivers
v0x5df3fe2542c0_0 .net "temp3_out", 0 0, L_0x5df3fe2b1280;  1 drivers
S_0x5df3fe22e470 .scope module, "and_gate" "And" 8 9, 5 3 0, S_0x5df3fe22e240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe22f530_0 .net "in_a", 0 0, L_0x5df3fe2b0980;  alias, 1 drivers
v0x5df3fe22f5d0_0 .net "in_b", 0 0, L_0x5df3fe2b0980;  alias, 1 drivers
v0x5df3fe22f690_0 .net "out", 0 0, L_0x5df3fe2b0c40;  alias, 1 drivers
v0x5df3fe22f7b0_0 .net "temp_out", 0 0, L_0x5df3fe2b0b90;  1 drivers
S_0x5df3fe22e6e0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe22e470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b0b90 .functor NAND 1, L_0x5df3fe2b0980, L_0x5df3fe2b0980, C4<1>, C4<1>;
v0x5df3fe22e950_0 .net "in_a", 0 0, L_0x5df3fe2b0980;  alias, 1 drivers
v0x5df3fe22ea10_0 .net "in_b", 0 0, L_0x5df3fe2b0980;  alias, 1 drivers
v0x5df3fe22eb60_0 .net "out", 0 0, L_0x5df3fe2b0b90;  alias, 1 drivers
S_0x5df3fe22ec60 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe22e470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe22f380_0 .net "in_a", 0 0, L_0x5df3fe2b0b90;  alias, 1 drivers
v0x5df3fe22f420_0 .net "out", 0 0, L_0x5df3fe2b0c40;  alias, 1 drivers
S_0x5df3fe22ee30 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe22ec60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b0c40 .functor NAND 1, L_0x5df3fe2b0b90, L_0x5df3fe2b0b90, C4<1>, C4<1>;
v0x5df3fe22f0a0_0 .net "in_a", 0 0, L_0x5df3fe2b0b90;  alias, 1 drivers
v0x5df3fe22f190_0 .net "in_b", 0 0, L_0x5df3fe2b0b90;  alias, 1 drivers
v0x5df3fe22f280_0 .net "out", 0 0, L_0x5df3fe2b0c40;  alias, 1 drivers
S_0x5df3fe22f920 .scope module, "and_gate2" "And" 8 13, 5 3 0, S_0x5df3fe22e240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe230950_0 .net "in_a", 0 0, L_0x5df3fe2b0ae0;  alias, 1 drivers
v0x5df3fe2309f0_0 .net "in_b", 0 0, L_0x5df3fe2b0ae0;  alias, 1 drivers
v0x5df3fe230ab0_0 .net "out", 0 0, L_0x5df3fe2b0f60;  alias, 1 drivers
v0x5df3fe230bd0_0 .net "temp_out", 0 0, L_0x5df3fe2b0eb0;  1 drivers
S_0x5df3fe22fb00 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe22f920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b0eb0 .functor NAND 1, L_0x5df3fe2b0ae0, L_0x5df3fe2b0ae0, C4<1>, C4<1>;
v0x5df3fe22fd70_0 .net "in_a", 0 0, L_0x5df3fe2b0ae0;  alias, 1 drivers
v0x5df3fe22fe30_0 .net "in_b", 0 0, L_0x5df3fe2b0ae0;  alias, 1 drivers
v0x5df3fe22ff80_0 .net "out", 0 0, L_0x5df3fe2b0eb0;  alias, 1 drivers
S_0x5df3fe230080 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe22f920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe2307a0_0 .net "in_a", 0 0, L_0x5df3fe2b0eb0;  alias, 1 drivers
v0x5df3fe230840_0 .net "out", 0 0, L_0x5df3fe2b0f60;  alias, 1 drivers
S_0x5df3fe230250 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe230080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b0f60 .functor NAND 1, L_0x5df3fe2b0eb0, L_0x5df3fe2b0eb0, C4<1>, C4<1>;
v0x5df3fe2304c0_0 .net "in_a", 0 0, L_0x5df3fe2b0eb0;  alias, 1 drivers
v0x5df3fe2305b0_0 .net "in_b", 0 0, L_0x5df3fe2b0eb0;  alias, 1 drivers
v0x5df3fe2306a0_0 .net "out", 0 0, L_0x5df3fe2b0f60;  alias, 1 drivers
S_0x5df3fe250d40 .scope module, "and_gate3" "And" 8 17, 5 3 0, S_0x5df3fe22e240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe251d80_0 .net "in_a", 0 0, L_0x5df3fe2b0cf0;  alias, 1 drivers
v0x5df3fe251e50_0 .net "in_b", 0 0, L_0x5df3fe2b1010;  alias, 1 drivers
v0x5df3fe251f20_0 .net "out", 0 0, L_0x5df3fe2b1280;  alias, 1 drivers
v0x5df3fe252040_0 .net "temp_out", 0 0, L_0x5df3fe2b11d0;  1 drivers
S_0x5df3fe250f20 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe250d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b11d0 .functor NAND 1, L_0x5df3fe2b0cf0, L_0x5df3fe2b1010, C4<1>, C4<1>;
v0x5df3fe251170_0 .net "in_a", 0 0, L_0x5df3fe2b0cf0;  alias, 1 drivers
v0x5df3fe251250_0 .net "in_b", 0 0, L_0x5df3fe2b1010;  alias, 1 drivers
v0x5df3fe251310_0 .net "out", 0 0, L_0x5df3fe2b11d0;  alias, 1 drivers
S_0x5df3fe251460 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe250d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe251bd0_0 .net "in_a", 0 0, L_0x5df3fe2b11d0;  alias, 1 drivers
v0x5df3fe251c70_0 .net "out", 0 0, L_0x5df3fe2b1280;  alias, 1 drivers
S_0x5df3fe251680 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe251460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b1280 .functor NAND 1, L_0x5df3fe2b11d0, L_0x5df3fe2b11d0, C4<1>, C4<1>;
v0x5df3fe2518f0_0 .net "in_a", 0 0, L_0x5df3fe2b11d0;  alias, 1 drivers
v0x5df3fe2519e0_0 .net "in_b", 0 0, L_0x5df3fe2b11d0;  alias, 1 drivers
v0x5df3fe251ad0_0 .net "out", 0 0, L_0x5df3fe2b1280;  alias, 1 drivers
S_0x5df3fe252190 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x5df3fe22e240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe2528c0_0 .net "in_a", 0 0, L_0x5df3fe2b0c40;  alias, 1 drivers
v0x5df3fe252960_0 .net "out", 0 0, L_0x5df3fe2b0cf0;  alias, 1 drivers
S_0x5df3fe252360 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe252190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b0cf0 .functor NAND 1, L_0x5df3fe2b0c40, L_0x5df3fe2b0c40, C4<1>, C4<1>;
v0x5df3fe2525d0_0 .net "in_a", 0 0, L_0x5df3fe2b0c40;  alias, 1 drivers
v0x5df3fe252690_0 .net "in_b", 0 0, L_0x5df3fe2b0c40;  alias, 1 drivers
v0x5df3fe2527e0_0 .net "out", 0 0, L_0x5df3fe2b0cf0;  alias, 1 drivers
S_0x5df3fe252a60 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x5df3fe22e240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe253230_0 .net "in_a", 0 0, L_0x5df3fe2b0f60;  alias, 1 drivers
v0x5df3fe2532d0_0 .net "out", 0 0, L_0x5df3fe2b1010;  alias, 1 drivers
S_0x5df3fe252cd0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe252a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b1010 .functor NAND 1, L_0x5df3fe2b0f60, L_0x5df3fe2b0f60, C4<1>, C4<1>;
v0x5df3fe252f40_0 .net "in_a", 0 0, L_0x5df3fe2b0f60;  alias, 1 drivers
v0x5df3fe253000_0 .net "in_b", 0 0, L_0x5df3fe2b0f60;  alias, 1 drivers
v0x5df3fe253150_0 .net "out", 0 0, L_0x5df3fe2b1010;  alias, 1 drivers
S_0x5df3fe2533d0 .scope module, "not_gate3" "Not" 8 18, 7 3 0, S_0x5df3fe22e240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe253b70_0 .net "in_a", 0 0, L_0x5df3fe2b1280;  alias, 1 drivers
v0x5df3fe253c10_0 .net "out", 0 0, L_0x5df3fe2b1330;  alias, 1 drivers
S_0x5df3fe2535f0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe2533d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b1330 .functor NAND 1, L_0x5df3fe2b1280, L_0x5df3fe2b1280, C4<1>, C4<1>;
v0x5df3fe253860_0 .net "in_a", 0 0, L_0x5df3fe2b1280;  alias, 1 drivers
v0x5df3fe253920_0 .net "in_b", 0 0, L_0x5df3fe2b1280;  alias, 1 drivers
v0x5df3fe253a70_0 .net "out", 0 0, L_0x5df3fe2b1330;  alias, 1 drivers
S_0x5df3fe254bb0 .scope module, "mux_gate4" "Mux" 3 11, 4 3 0, S_0x5df3fe1d35e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5df3fe25e720_0 .net "in_a", 0 0, L_0x5df3fe2b2300;  1 drivers
v0x5df3fe25e7c0_0 .net "in_b", 0 0, L_0x5df3fe2b24b0;  1 drivers
v0x5df3fe25e8d0_0 .net "out", 0 0, L_0x5df3fe2b2140;  1 drivers
v0x5df3fe25e970_0 .net "sel", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe25ea10_0 .net "sel_out", 0 0, L_0x5df3fe2b1630;  1 drivers
v0x5df3fe25eb90_0 .net "temp_a_out", 0 0, L_0x5df3fe2b1790;  1 drivers
v0x5df3fe25ed40_0 .net "temp_b_out", 0 0, L_0x5df3fe2b18f0;  1 drivers
S_0x5df3fe254db0 .scope module, "and_gate" "And" 4 9, 5 3 0, S_0x5df3fe254bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe255e10_0 .net "in_a", 0 0, L_0x5df3fe2b2300;  alias, 1 drivers
v0x5df3fe255ee0_0 .net "in_b", 0 0, L_0x5df3fe2b1630;  alias, 1 drivers
v0x5df3fe255fb0_0 .net "out", 0 0, L_0x5df3fe2b1790;  alias, 1 drivers
v0x5df3fe2560d0_0 .net "temp_out", 0 0, L_0x5df3fe2b16e0;  1 drivers
S_0x5df3fe255020 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe254db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b16e0 .functor NAND 1, L_0x5df3fe2b2300, L_0x5df3fe2b1630, C4<1>, C4<1>;
v0x5df3fe255290_0 .net "in_a", 0 0, L_0x5df3fe2b2300;  alias, 1 drivers
v0x5df3fe255370_0 .net "in_b", 0 0, L_0x5df3fe2b1630;  alias, 1 drivers
v0x5df3fe255430_0 .net "out", 0 0, L_0x5df3fe2b16e0;  alias, 1 drivers
S_0x5df3fe255550 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe254db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe255c90_0 .net "in_a", 0 0, L_0x5df3fe2b16e0;  alias, 1 drivers
v0x5df3fe255d30_0 .net "out", 0 0, L_0x5df3fe2b1790;  alias, 1 drivers
S_0x5df3fe255770 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe255550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b1790 .functor NAND 1, L_0x5df3fe2b16e0, L_0x5df3fe2b16e0, C4<1>, C4<1>;
v0x5df3fe2559e0_0 .net "in_a", 0 0, L_0x5df3fe2b16e0;  alias, 1 drivers
v0x5df3fe255aa0_0 .net "in_b", 0 0, L_0x5df3fe2b16e0;  alias, 1 drivers
v0x5df3fe255b90_0 .net "out", 0 0, L_0x5df3fe2b1790;  alias, 1 drivers
S_0x5df3fe256190 .scope module, "and_gate3" "And" 4 10, 5 3 0, S_0x5df3fe254bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe2571a0_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe257240_0 .net "in_b", 0 0, L_0x5df3fe2b24b0;  alias, 1 drivers
v0x5df3fe257330_0 .net "out", 0 0, L_0x5df3fe2b18f0;  alias, 1 drivers
v0x5df3fe257450_0 .net "temp_out", 0 0, L_0x5df3fe2b1840;  1 drivers
S_0x5df3fe256370 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe256190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b1840 .functor NAND 1, L_0x5df3fe2bc760, L_0x5df3fe2b24b0, C4<1>, C4<1>;
v0x5df3fe2565e0_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe2566a0_0 .net "in_b", 0 0, L_0x5df3fe2b24b0;  alias, 1 drivers
v0x5df3fe256760_0 .net "out", 0 0, L_0x5df3fe2b1840;  alias, 1 drivers
S_0x5df3fe256880 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe256190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe256ff0_0 .net "in_a", 0 0, L_0x5df3fe2b1840;  alias, 1 drivers
v0x5df3fe257090_0 .net "out", 0 0, L_0x5df3fe2b18f0;  alias, 1 drivers
S_0x5df3fe256aa0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe256880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b18f0 .functor NAND 1, L_0x5df3fe2b1840, L_0x5df3fe2b1840, C4<1>, C4<1>;
v0x5df3fe256d10_0 .net "in_a", 0 0, L_0x5df3fe2b1840;  alias, 1 drivers
v0x5df3fe256e00_0 .net "in_b", 0 0, L_0x5df3fe2b1840;  alias, 1 drivers
v0x5df3fe256ef0_0 .net "out", 0 0, L_0x5df3fe2b18f0;  alias, 1 drivers
S_0x5df3fe257510 .scope module, "not_gate2" "Not" 4 8, 7 3 0, S_0x5df3fe254bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe257c10_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe2584c0_0 .net "out", 0 0, L_0x5df3fe2b1630;  alias, 1 drivers
S_0x5df3fe2576e0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe257510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b1630 .functor NAND 1, L_0x5df3fe2bc760, L_0x5df3fe2bc760, C4<1>, C4<1>;
v0x5df3fe257930_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe2579f0_0 .net "in_b", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe257ab0_0 .net "out", 0 0, L_0x5df3fe2b1630;  alias, 1 drivers
S_0x5df3fe2585c0 .scope module, "or_gate" "Or" 4 11, 8 3 0, S_0x5df3fe254bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe25e070_0 .net "branch1_out", 0 0, L_0x5df3fe2b1b00;  1 drivers
v0x5df3fe25e1a0_0 .net "branch2_out", 0 0, L_0x5df3fe2b1e20;  1 drivers
v0x5df3fe25e2f0_0 .net "in_a", 0 0, L_0x5df3fe2b1790;  alias, 1 drivers
v0x5df3fe25e3c0_0 .net "in_b", 0 0, L_0x5df3fe2b18f0;  alias, 1 drivers
v0x5df3fe25e460_0 .net "out", 0 0, L_0x5df3fe2b2140;  alias, 1 drivers
v0x5df3fe25e500_0 .net "temp1_out", 0 0, L_0x5df3fe2b1a50;  1 drivers
v0x5df3fe25e5a0_0 .net "temp2_out", 0 0, L_0x5df3fe2b1d70;  1 drivers
v0x5df3fe25e640_0 .net "temp3_out", 0 0, L_0x5df3fe2b2090;  1 drivers
S_0x5df3fe2587f0 .scope module, "and_gate" "And" 8 9, 5 3 0, S_0x5df3fe2585c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe2598b0_0 .net "in_a", 0 0, L_0x5df3fe2b1790;  alias, 1 drivers
v0x5df3fe259950_0 .net "in_b", 0 0, L_0x5df3fe2b1790;  alias, 1 drivers
v0x5df3fe259a10_0 .net "out", 0 0, L_0x5df3fe2b1a50;  alias, 1 drivers
v0x5df3fe259b30_0 .net "temp_out", 0 0, L_0x5df3fe2b19a0;  1 drivers
S_0x5df3fe258a60 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe2587f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b19a0 .functor NAND 1, L_0x5df3fe2b1790, L_0x5df3fe2b1790, C4<1>, C4<1>;
v0x5df3fe258cd0_0 .net "in_a", 0 0, L_0x5df3fe2b1790;  alias, 1 drivers
v0x5df3fe258d90_0 .net "in_b", 0 0, L_0x5df3fe2b1790;  alias, 1 drivers
v0x5df3fe258ee0_0 .net "out", 0 0, L_0x5df3fe2b19a0;  alias, 1 drivers
S_0x5df3fe258fe0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe2587f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe259700_0 .net "in_a", 0 0, L_0x5df3fe2b19a0;  alias, 1 drivers
v0x5df3fe2597a0_0 .net "out", 0 0, L_0x5df3fe2b1a50;  alias, 1 drivers
S_0x5df3fe2591b0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe258fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b1a50 .functor NAND 1, L_0x5df3fe2b19a0, L_0x5df3fe2b19a0, C4<1>, C4<1>;
v0x5df3fe259420_0 .net "in_a", 0 0, L_0x5df3fe2b19a0;  alias, 1 drivers
v0x5df3fe259510_0 .net "in_b", 0 0, L_0x5df3fe2b19a0;  alias, 1 drivers
v0x5df3fe259600_0 .net "out", 0 0, L_0x5df3fe2b1a50;  alias, 1 drivers
S_0x5df3fe259ca0 .scope module, "and_gate2" "And" 8 13, 5 3 0, S_0x5df3fe2585c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe25acd0_0 .net "in_a", 0 0, L_0x5df3fe2b18f0;  alias, 1 drivers
v0x5df3fe25ad70_0 .net "in_b", 0 0, L_0x5df3fe2b18f0;  alias, 1 drivers
v0x5df3fe25ae30_0 .net "out", 0 0, L_0x5df3fe2b1d70;  alias, 1 drivers
v0x5df3fe25af50_0 .net "temp_out", 0 0, L_0x5df3fe2b1cc0;  1 drivers
S_0x5df3fe259e80 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe259ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b1cc0 .functor NAND 1, L_0x5df3fe2b18f0, L_0x5df3fe2b18f0, C4<1>, C4<1>;
v0x5df3fe25a0f0_0 .net "in_a", 0 0, L_0x5df3fe2b18f0;  alias, 1 drivers
v0x5df3fe25a1b0_0 .net "in_b", 0 0, L_0x5df3fe2b18f0;  alias, 1 drivers
v0x5df3fe25a300_0 .net "out", 0 0, L_0x5df3fe2b1cc0;  alias, 1 drivers
S_0x5df3fe25a400 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe259ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe25ab20_0 .net "in_a", 0 0, L_0x5df3fe2b1cc0;  alias, 1 drivers
v0x5df3fe25abc0_0 .net "out", 0 0, L_0x5df3fe2b1d70;  alias, 1 drivers
S_0x5df3fe25a5d0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe25a400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b1d70 .functor NAND 1, L_0x5df3fe2b1cc0, L_0x5df3fe2b1cc0, C4<1>, C4<1>;
v0x5df3fe25a840_0 .net "in_a", 0 0, L_0x5df3fe2b1cc0;  alias, 1 drivers
v0x5df3fe25a930_0 .net "in_b", 0 0, L_0x5df3fe2b1cc0;  alias, 1 drivers
v0x5df3fe25aa20_0 .net "out", 0 0, L_0x5df3fe2b1d70;  alias, 1 drivers
S_0x5df3fe25b0c0 .scope module, "and_gate3" "And" 8 17, 5 3 0, S_0x5df3fe2585c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe25c100_0 .net "in_a", 0 0, L_0x5df3fe2b1b00;  alias, 1 drivers
v0x5df3fe25c1d0_0 .net "in_b", 0 0, L_0x5df3fe2b1e20;  alias, 1 drivers
v0x5df3fe25c2a0_0 .net "out", 0 0, L_0x5df3fe2b2090;  alias, 1 drivers
v0x5df3fe25c3c0_0 .net "temp_out", 0 0, L_0x5df3fe2b1fe0;  1 drivers
S_0x5df3fe25b2a0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe25b0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b1fe0 .functor NAND 1, L_0x5df3fe2b1b00, L_0x5df3fe2b1e20, C4<1>, C4<1>;
v0x5df3fe25b4f0_0 .net "in_a", 0 0, L_0x5df3fe2b1b00;  alias, 1 drivers
v0x5df3fe25b5d0_0 .net "in_b", 0 0, L_0x5df3fe2b1e20;  alias, 1 drivers
v0x5df3fe25b690_0 .net "out", 0 0, L_0x5df3fe2b1fe0;  alias, 1 drivers
S_0x5df3fe25b7e0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe25b0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe25bf50_0 .net "in_a", 0 0, L_0x5df3fe2b1fe0;  alias, 1 drivers
v0x5df3fe25bff0_0 .net "out", 0 0, L_0x5df3fe2b2090;  alias, 1 drivers
S_0x5df3fe25ba00 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe25b7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b2090 .functor NAND 1, L_0x5df3fe2b1fe0, L_0x5df3fe2b1fe0, C4<1>, C4<1>;
v0x5df3fe25bc70_0 .net "in_a", 0 0, L_0x5df3fe2b1fe0;  alias, 1 drivers
v0x5df3fe25bd60_0 .net "in_b", 0 0, L_0x5df3fe2b1fe0;  alias, 1 drivers
v0x5df3fe25be50_0 .net "out", 0 0, L_0x5df3fe2b2090;  alias, 1 drivers
S_0x5df3fe25c510 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x5df3fe2585c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe25cc40_0 .net "in_a", 0 0, L_0x5df3fe2b1a50;  alias, 1 drivers
v0x5df3fe25cce0_0 .net "out", 0 0, L_0x5df3fe2b1b00;  alias, 1 drivers
S_0x5df3fe25c6e0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe25c510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b1b00 .functor NAND 1, L_0x5df3fe2b1a50, L_0x5df3fe2b1a50, C4<1>, C4<1>;
v0x5df3fe25c950_0 .net "in_a", 0 0, L_0x5df3fe2b1a50;  alias, 1 drivers
v0x5df3fe25ca10_0 .net "in_b", 0 0, L_0x5df3fe2b1a50;  alias, 1 drivers
v0x5df3fe25cb60_0 .net "out", 0 0, L_0x5df3fe2b1b00;  alias, 1 drivers
S_0x5df3fe25cde0 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x5df3fe2585c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe25d5b0_0 .net "in_a", 0 0, L_0x5df3fe2b1d70;  alias, 1 drivers
v0x5df3fe25d650_0 .net "out", 0 0, L_0x5df3fe2b1e20;  alias, 1 drivers
S_0x5df3fe25d050 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe25cde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b1e20 .functor NAND 1, L_0x5df3fe2b1d70, L_0x5df3fe2b1d70, C4<1>, C4<1>;
v0x5df3fe25d2c0_0 .net "in_a", 0 0, L_0x5df3fe2b1d70;  alias, 1 drivers
v0x5df3fe25d380_0 .net "in_b", 0 0, L_0x5df3fe2b1d70;  alias, 1 drivers
v0x5df3fe25d4d0_0 .net "out", 0 0, L_0x5df3fe2b1e20;  alias, 1 drivers
S_0x5df3fe25d750 .scope module, "not_gate3" "Not" 8 18, 7 3 0, S_0x5df3fe2585c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe25def0_0 .net "in_a", 0 0, L_0x5df3fe2b2090;  alias, 1 drivers
v0x5df3fe25df90_0 .net "out", 0 0, L_0x5df3fe2b2140;  alias, 1 drivers
S_0x5df3fe25d970 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe25d750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b2140 .functor NAND 1, L_0x5df3fe2b2090, L_0x5df3fe2b2090, C4<1>, C4<1>;
v0x5df3fe25dbe0_0 .net "in_a", 0 0, L_0x5df3fe2b2090;  alias, 1 drivers
v0x5df3fe25dca0_0 .net "in_b", 0 0, L_0x5df3fe2b2090;  alias, 1 drivers
v0x5df3fe25ddf0_0 .net "out", 0 0, L_0x5df3fe2b2140;  alias, 1 drivers
S_0x5df3fe25ef30 .scope module, "mux_gate5" "Mux" 3 12, 4 3 0, S_0x5df3fe1d35e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5df3fe268290_0 .net "in_a", 0 0, L_0x5df3fe2b3390;  1 drivers
v0x5df3fe268330_0 .net "in_b", 0 0, L_0x5df3fe2b3430;  1 drivers
v0x5df3fe268440_0 .net "out", 0 0, L_0x5df3fe2b31d0;  1 drivers
v0x5df3fe2684e0_0 .net "sel", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe268580_0 .net "sel_out", 0 0, L_0x5df3fe2b26c0;  1 drivers
v0x5df3fe268700_0 .net "temp_a_out", 0 0, L_0x5df3fe2b2820;  1 drivers
v0x5df3fe2688b0_0 .net "temp_b_out", 0 0, L_0x5df3fe2b2980;  1 drivers
S_0x5df3fe25f130 .scope module, "and_gate" "And" 4 9, 5 3 0, S_0x5df3fe25ef30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe260190_0 .net "in_a", 0 0, L_0x5df3fe2b3390;  alias, 1 drivers
v0x5df3fe260260_0 .net "in_b", 0 0, L_0x5df3fe2b26c0;  alias, 1 drivers
v0x5df3fe260330_0 .net "out", 0 0, L_0x5df3fe2b2820;  alias, 1 drivers
v0x5df3fe260450_0 .net "temp_out", 0 0, L_0x5df3fe2b2770;  1 drivers
S_0x5df3fe25f3a0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe25f130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b2770 .functor NAND 1, L_0x5df3fe2b3390, L_0x5df3fe2b26c0, C4<1>, C4<1>;
v0x5df3fe25f610_0 .net "in_a", 0 0, L_0x5df3fe2b3390;  alias, 1 drivers
v0x5df3fe25f6f0_0 .net "in_b", 0 0, L_0x5df3fe2b26c0;  alias, 1 drivers
v0x5df3fe25f7b0_0 .net "out", 0 0, L_0x5df3fe2b2770;  alias, 1 drivers
S_0x5df3fe25f8d0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe25f130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe260010_0 .net "in_a", 0 0, L_0x5df3fe2b2770;  alias, 1 drivers
v0x5df3fe2600b0_0 .net "out", 0 0, L_0x5df3fe2b2820;  alias, 1 drivers
S_0x5df3fe25faf0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe25f8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b2820 .functor NAND 1, L_0x5df3fe2b2770, L_0x5df3fe2b2770, C4<1>, C4<1>;
v0x5df3fe25fd60_0 .net "in_a", 0 0, L_0x5df3fe2b2770;  alias, 1 drivers
v0x5df3fe25fe20_0 .net "in_b", 0 0, L_0x5df3fe2b2770;  alias, 1 drivers
v0x5df3fe25ff10_0 .net "out", 0 0, L_0x5df3fe2b2820;  alias, 1 drivers
S_0x5df3fe260510 .scope module, "and_gate3" "And" 4 10, 5 3 0, S_0x5df3fe25ef30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe261520_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe2615c0_0 .net "in_b", 0 0, L_0x5df3fe2b3430;  alias, 1 drivers
v0x5df3fe2616b0_0 .net "out", 0 0, L_0x5df3fe2b2980;  alias, 1 drivers
v0x5df3fe2617d0_0 .net "temp_out", 0 0, L_0x5df3fe2b28d0;  1 drivers
S_0x5df3fe2606f0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe260510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b28d0 .functor NAND 1, L_0x5df3fe2bc760, L_0x5df3fe2b3430, C4<1>, C4<1>;
v0x5df3fe260960_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe260a20_0 .net "in_b", 0 0, L_0x5df3fe2b3430;  alias, 1 drivers
v0x5df3fe260ae0_0 .net "out", 0 0, L_0x5df3fe2b28d0;  alias, 1 drivers
S_0x5df3fe260c00 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe260510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe261370_0 .net "in_a", 0 0, L_0x5df3fe2b28d0;  alias, 1 drivers
v0x5df3fe261410_0 .net "out", 0 0, L_0x5df3fe2b2980;  alias, 1 drivers
S_0x5df3fe260e20 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe260c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b2980 .functor NAND 1, L_0x5df3fe2b28d0, L_0x5df3fe2b28d0, C4<1>, C4<1>;
v0x5df3fe261090_0 .net "in_a", 0 0, L_0x5df3fe2b28d0;  alias, 1 drivers
v0x5df3fe261180_0 .net "in_b", 0 0, L_0x5df3fe2b28d0;  alias, 1 drivers
v0x5df3fe261270_0 .net "out", 0 0, L_0x5df3fe2b2980;  alias, 1 drivers
S_0x5df3fe261890 .scope module, "not_gate2" "Not" 4 8, 7 3 0, S_0x5df3fe25ef30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe261f90_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe262030_0 .net "out", 0 0, L_0x5df3fe2b26c0;  alias, 1 drivers
S_0x5df3fe261a60 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe261890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b26c0 .functor NAND 1, L_0x5df3fe2bc760, L_0x5df3fe2bc760, C4<1>, C4<1>;
v0x5df3fe261cb0_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe261d70_0 .net "in_b", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe261e30_0 .net "out", 0 0, L_0x5df3fe2b26c0;  alias, 1 drivers
S_0x5df3fe262130 .scope module, "or_gate" "Or" 4 11, 8 3 0, S_0x5df3fe25ef30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe267be0_0 .net "branch1_out", 0 0, L_0x5df3fe2b2b90;  1 drivers
v0x5df3fe267d10_0 .net "branch2_out", 0 0, L_0x5df3fe2b2eb0;  1 drivers
v0x5df3fe267e60_0 .net "in_a", 0 0, L_0x5df3fe2b2820;  alias, 1 drivers
v0x5df3fe267f30_0 .net "in_b", 0 0, L_0x5df3fe2b2980;  alias, 1 drivers
v0x5df3fe267fd0_0 .net "out", 0 0, L_0x5df3fe2b31d0;  alias, 1 drivers
v0x5df3fe268070_0 .net "temp1_out", 0 0, L_0x5df3fe2b2ae0;  1 drivers
v0x5df3fe268110_0 .net "temp2_out", 0 0, L_0x5df3fe2b2e00;  1 drivers
v0x5df3fe2681b0_0 .net "temp3_out", 0 0, L_0x5df3fe2b3120;  1 drivers
S_0x5df3fe262360 .scope module, "and_gate" "And" 8 9, 5 3 0, S_0x5df3fe262130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe263420_0 .net "in_a", 0 0, L_0x5df3fe2b2820;  alias, 1 drivers
v0x5df3fe2634c0_0 .net "in_b", 0 0, L_0x5df3fe2b2820;  alias, 1 drivers
v0x5df3fe263580_0 .net "out", 0 0, L_0x5df3fe2b2ae0;  alias, 1 drivers
v0x5df3fe2636a0_0 .net "temp_out", 0 0, L_0x5df3fe2b2a30;  1 drivers
S_0x5df3fe2625d0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe262360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b2a30 .functor NAND 1, L_0x5df3fe2b2820, L_0x5df3fe2b2820, C4<1>, C4<1>;
v0x5df3fe262840_0 .net "in_a", 0 0, L_0x5df3fe2b2820;  alias, 1 drivers
v0x5df3fe262900_0 .net "in_b", 0 0, L_0x5df3fe2b2820;  alias, 1 drivers
v0x5df3fe262a50_0 .net "out", 0 0, L_0x5df3fe2b2a30;  alias, 1 drivers
S_0x5df3fe262b50 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe262360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe263270_0 .net "in_a", 0 0, L_0x5df3fe2b2a30;  alias, 1 drivers
v0x5df3fe263310_0 .net "out", 0 0, L_0x5df3fe2b2ae0;  alias, 1 drivers
S_0x5df3fe262d20 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe262b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b2ae0 .functor NAND 1, L_0x5df3fe2b2a30, L_0x5df3fe2b2a30, C4<1>, C4<1>;
v0x5df3fe262f90_0 .net "in_a", 0 0, L_0x5df3fe2b2a30;  alias, 1 drivers
v0x5df3fe263080_0 .net "in_b", 0 0, L_0x5df3fe2b2a30;  alias, 1 drivers
v0x5df3fe263170_0 .net "out", 0 0, L_0x5df3fe2b2ae0;  alias, 1 drivers
S_0x5df3fe263810 .scope module, "and_gate2" "And" 8 13, 5 3 0, S_0x5df3fe262130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe264840_0 .net "in_a", 0 0, L_0x5df3fe2b2980;  alias, 1 drivers
v0x5df3fe2648e0_0 .net "in_b", 0 0, L_0x5df3fe2b2980;  alias, 1 drivers
v0x5df3fe2649a0_0 .net "out", 0 0, L_0x5df3fe2b2e00;  alias, 1 drivers
v0x5df3fe264ac0_0 .net "temp_out", 0 0, L_0x5df3fe2b2d50;  1 drivers
S_0x5df3fe2639f0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe263810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b2d50 .functor NAND 1, L_0x5df3fe2b2980, L_0x5df3fe2b2980, C4<1>, C4<1>;
v0x5df3fe263c60_0 .net "in_a", 0 0, L_0x5df3fe2b2980;  alias, 1 drivers
v0x5df3fe263d20_0 .net "in_b", 0 0, L_0x5df3fe2b2980;  alias, 1 drivers
v0x5df3fe263e70_0 .net "out", 0 0, L_0x5df3fe2b2d50;  alias, 1 drivers
S_0x5df3fe263f70 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe263810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe264690_0 .net "in_a", 0 0, L_0x5df3fe2b2d50;  alias, 1 drivers
v0x5df3fe264730_0 .net "out", 0 0, L_0x5df3fe2b2e00;  alias, 1 drivers
S_0x5df3fe264140 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe263f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b2e00 .functor NAND 1, L_0x5df3fe2b2d50, L_0x5df3fe2b2d50, C4<1>, C4<1>;
v0x5df3fe2643b0_0 .net "in_a", 0 0, L_0x5df3fe2b2d50;  alias, 1 drivers
v0x5df3fe2644a0_0 .net "in_b", 0 0, L_0x5df3fe2b2d50;  alias, 1 drivers
v0x5df3fe264590_0 .net "out", 0 0, L_0x5df3fe2b2e00;  alias, 1 drivers
S_0x5df3fe264c30 .scope module, "and_gate3" "And" 8 17, 5 3 0, S_0x5df3fe262130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe265c70_0 .net "in_a", 0 0, L_0x5df3fe2b2b90;  alias, 1 drivers
v0x5df3fe265d40_0 .net "in_b", 0 0, L_0x5df3fe2b2eb0;  alias, 1 drivers
v0x5df3fe265e10_0 .net "out", 0 0, L_0x5df3fe2b3120;  alias, 1 drivers
v0x5df3fe265f30_0 .net "temp_out", 0 0, L_0x5df3fe2b3070;  1 drivers
S_0x5df3fe264e10 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe264c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b3070 .functor NAND 1, L_0x5df3fe2b2b90, L_0x5df3fe2b2eb0, C4<1>, C4<1>;
v0x5df3fe265060_0 .net "in_a", 0 0, L_0x5df3fe2b2b90;  alias, 1 drivers
v0x5df3fe265140_0 .net "in_b", 0 0, L_0x5df3fe2b2eb0;  alias, 1 drivers
v0x5df3fe265200_0 .net "out", 0 0, L_0x5df3fe2b3070;  alias, 1 drivers
S_0x5df3fe265350 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe264c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe265ac0_0 .net "in_a", 0 0, L_0x5df3fe2b3070;  alias, 1 drivers
v0x5df3fe265b60_0 .net "out", 0 0, L_0x5df3fe2b3120;  alias, 1 drivers
S_0x5df3fe265570 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe265350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b3120 .functor NAND 1, L_0x5df3fe2b3070, L_0x5df3fe2b3070, C4<1>, C4<1>;
v0x5df3fe2657e0_0 .net "in_a", 0 0, L_0x5df3fe2b3070;  alias, 1 drivers
v0x5df3fe2658d0_0 .net "in_b", 0 0, L_0x5df3fe2b3070;  alias, 1 drivers
v0x5df3fe2659c0_0 .net "out", 0 0, L_0x5df3fe2b3120;  alias, 1 drivers
S_0x5df3fe266080 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x5df3fe262130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe2667b0_0 .net "in_a", 0 0, L_0x5df3fe2b2ae0;  alias, 1 drivers
v0x5df3fe266850_0 .net "out", 0 0, L_0x5df3fe2b2b90;  alias, 1 drivers
S_0x5df3fe266250 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe266080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b2b90 .functor NAND 1, L_0x5df3fe2b2ae0, L_0x5df3fe2b2ae0, C4<1>, C4<1>;
v0x5df3fe2664c0_0 .net "in_a", 0 0, L_0x5df3fe2b2ae0;  alias, 1 drivers
v0x5df3fe266580_0 .net "in_b", 0 0, L_0x5df3fe2b2ae0;  alias, 1 drivers
v0x5df3fe2666d0_0 .net "out", 0 0, L_0x5df3fe2b2b90;  alias, 1 drivers
S_0x5df3fe266950 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x5df3fe262130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe267120_0 .net "in_a", 0 0, L_0x5df3fe2b2e00;  alias, 1 drivers
v0x5df3fe2671c0_0 .net "out", 0 0, L_0x5df3fe2b2eb0;  alias, 1 drivers
S_0x5df3fe266bc0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe266950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b2eb0 .functor NAND 1, L_0x5df3fe2b2e00, L_0x5df3fe2b2e00, C4<1>, C4<1>;
v0x5df3fe266e30_0 .net "in_a", 0 0, L_0x5df3fe2b2e00;  alias, 1 drivers
v0x5df3fe266ef0_0 .net "in_b", 0 0, L_0x5df3fe2b2e00;  alias, 1 drivers
v0x5df3fe267040_0 .net "out", 0 0, L_0x5df3fe2b2eb0;  alias, 1 drivers
S_0x5df3fe2672c0 .scope module, "not_gate3" "Not" 8 18, 7 3 0, S_0x5df3fe262130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe267a60_0 .net "in_a", 0 0, L_0x5df3fe2b3120;  alias, 1 drivers
v0x5df3fe267b00_0 .net "out", 0 0, L_0x5df3fe2b31d0;  alias, 1 drivers
S_0x5df3fe2674e0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe2672c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b31d0 .functor NAND 1, L_0x5df3fe2b3120, L_0x5df3fe2b3120, C4<1>, C4<1>;
v0x5df3fe267750_0 .net "in_a", 0 0, L_0x5df3fe2b3120;  alias, 1 drivers
v0x5df3fe267810_0 .net "in_b", 0 0, L_0x5df3fe2b3120;  alias, 1 drivers
v0x5df3fe267960_0 .net "out", 0 0, L_0x5df3fe2b31d0;  alias, 1 drivers
S_0x5df3fe268aa0 .scope module, "mux_gate6" "Mux" 3 13, 4 3 0, S_0x5df3fe1d35e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5df3fe271e00_0 .net "in_a", 0 0, L_0x5df3fe2b4210;  1 drivers
v0x5df3fe271ea0_0 .net "in_b", 0 0, L_0x5df3fe2b42b0;  1 drivers
v0x5df3fe271fb0_0 .net "out", 0 0, L_0x5df3fe2b4050;  1 drivers
v0x5df3fe272050_0 .net "sel", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe2720f0_0 .net "sel_out", 0 0, L_0x5df3fe2b3540;  1 drivers
v0x5df3fe272270_0 .net "temp_a_out", 0 0, L_0x5df3fe2b36a0;  1 drivers
v0x5df3fe272420_0 .net "temp_b_out", 0 0, L_0x5df3fe2b3800;  1 drivers
S_0x5df3fe268ca0 .scope module, "and_gate" "And" 4 9, 5 3 0, S_0x5df3fe268aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe269d00_0 .net "in_a", 0 0, L_0x5df3fe2b4210;  alias, 1 drivers
v0x5df3fe269dd0_0 .net "in_b", 0 0, L_0x5df3fe2b3540;  alias, 1 drivers
v0x5df3fe269ea0_0 .net "out", 0 0, L_0x5df3fe2b36a0;  alias, 1 drivers
v0x5df3fe269fc0_0 .net "temp_out", 0 0, L_0x5df3fe2b35f0;  1 drivers
S_0x5df3fe268f10 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe268ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b35f0 .functor NAND 1, L_0x5df3fe2b4210, L_0x5df3fe2b3540, C4<1>, C4<1>;
v0x5df3fe269180_0 .net "in_a", 0 0, L_0x5df3fe2b4210;  alias, 1 drivers
v0x5df3fe269260_0 .net "in_b", 0 0, L_0x5df3fe2b3540;  alias, 1 drivers
v0x5df3fe269320_0 .net "out", 0 0, L_0x5df3fe2b35f0;  alias, 1 drivers
S_0x5df3fe269440 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe268ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe269b80_0 .net "in_a", 0 0, L_0x5df3fe2b35f0;  alias, 1 drivers
v0x5df3fe269c20_0 .net "out", 0 0, L_0x5df3fe2b36a0;  alias, 1 drivers
S_0x5df3fe269660 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe269440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b36a0 .functor NAND 1, L_0x5df3fe2b35f0, L_0x5df3fe2b35f0, C4<1>, C4<1>;
v0x5df3fe2698d0_0 .net "in_a", 0 0, L_0x5df3fe2b35f0;  alias, 1 drivers
v0x5df3fe269990_0 .net "in_b", 0 0, L_0x5df3fe2b35f0;  alias, 1 drivers
v0x5df3fe269a80_0 .net "out", 0 0, L_0x5df3fe2b36a0;  alias, 1 drivers
S_0x5df3fe26a080 .scope module, "and_gate3" "And" 4 10, 5 3 0, S_0x5df3fe268aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe26b090_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe26b130_0 .net "in_b", 0 0, L_0x5df3fe2b42b0;  alias, 1 drivers
v0x5df3fe26b220_0 .net "out", 0 0, L_0x5df3fe2b3800;  alias, 1 drivers
v0x5df3fe26b340_0 .net "temp_out", 0 0, L_0x5df3fe2b3750;  1 drivers
S_0x5df3fe26a260 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe26a080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b3750 .functor NAND 1, L_0x5df3fe2bc760, L_0x5df3fe2b42b0, C4<1>, C4<1>;
v0x5df3fe26a4d0_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe26a590_0 .net "in_b", 0 0, L_0x5df3fe2b42b0;  alias, 1 drivers
v0x5df3fe26a650_0 .net "out", 0 0, L_0x5df3fe2b3750;  alias, 1 drivers
S_0x5df3fe26a770 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe26a080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe26aee0_0 .net "in_a", 0 0, L_0x5df3fe2b3750;  alias, 1 drivers
v0x5df3fe26af80_0 .net "out", 0 0, L_0x5df3fe2b3800;  alias, 1 drivers
S_0x5df3fe26a990 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe26a770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b3800 .functor NAND 1, L_0x5df3fe2b3750, L_0x5df3fe2b3750, C4<1>, C4<1>;
v0x5df3fe26ac00_0 .net "in_a", 0 0, L_0x5df3fe2b3750;  alias, 1 drivers
v0x5df3fe26acf0_0 .net "in_b", 0 0, L_0x5df3fe2b3750;  alias, 1 drivers
v0x5df3fe26ade0_0 .net "out", 0 0, L_0x5df3fe2b3800;  alias, 1 drivers
S_0x5df3fe26b400 .scope module, "not_gate2" "Not" 4 8, 7 3 0, S_0x5df3fe268aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe26bb00_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe26bba0_0 .net "out", 0 0, L_0x5df3fe2b3540;  alias, 1 drivers
S_0x5df3fe26b5d0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe26b400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b3540 .functor NAND 1, L_0x5df3fe2bc760, L_0x5df3fe2bc760, C4<1>, C4<1>;
v0x5df3fe26b820_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe26b8e0_0 .net "in_b", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe26b9a0_0 .net "out", 0 0, L_0x5df3fe2b3540;  alias, 1 drivers
S_0x5df3fe26bca0 .scope module, "or_gate" "Or" 4 11, 8 3 0, S_0x5df3fe268aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe271750_0 .net "branch1_out", 0 0, L_0x5df3fe2b3a10;  1 drivers
v0x5df3fe271880_0 .net "branch2_out", 0 0, L_0x5df3fe2b3d30;  1 drivers
v0x5df3fe2719d0_0 .net "in_a", 0 0, L_0x5df3fe2b36a0;  alias, 1 drivers
v0x5df3fe271aa0_0 .net "in_b", 0 0, L_0x5df3fe2b3800;  alias, 1 drivers
v0x5df3fe271b40_0 .net "out", 0 0, L_0x5df3fe2b4050;  alias, 1 drivers
v0x5df3fe271be0_0 .net "temp1_out", 0 0, L_0x5df3fe2b3960;  1 drivers
v0x5df3fe271c80_0 .net "temp2_out", 0 0, L_0x5df3fe2b3c80;  1 drivers
v0x5df3fe271d20_0 .net "temp3_out", 0 0, L_0x5df3fe2b3fa0;  1 drivers
S_0x5df3fe26bed0 .scope module, "and_gate" "And" 8 9, 5 3 0, S_0x5df3fe26bca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe26cf90_0 .net "in_a", 0 0, L_0x5df3fe2b36a0;  alias, 1 drivers
v0x5df3fe26d030_0 .net "in_b", 0 0, L_0x5df3fe2b36a0;  alias, 1 drivers
v0x5df3fe26d0f0_0 .net "out", 0 0, L_0x5df3fe2b3960;  alias, 1 drivers
v0x5df3fe26d210_0 .net "temp_out", 0 0, L_0x5df3fe2b38b0;  1 drivers
S_0x5df3fe26c140 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe26bed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b38b0 .functor NAND 1, L_0x5df3fe2b36a0, L_0x5df3fe2b36a0, C4<1>, C4<1>;
v0x5df3fe26c3b0_0 .net "in_a", 0 0, L_0x5df3fe2b36a0;  alias, 1 drivers
v0x5df3fe26c470_0 .net "in_b", 0 0, L_0x5df3fe2b36a0;  alias, 1 drivers
v0x5df3fe26c5c0_0 .net "out", 0 0, L_0x5df3fe2b38b0;  alias, 1 drivers
S_0x5df3fe26c6c0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe26bed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe26cde0_0 .net "in_a", 0 0, L_0x5df3fe2b38b0;  alias, 1 drivers
v0x5df3fe26ce80_0 .net "out", 0 0, L_0x5df3fe2b3960;  alias, 1 drivers
S_0x5df3fe26c890 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe26c6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b3960 .functor NAND 1, L_0x5df3fe2b38b0, L_0x5df3fe2b38b0, C4<1>, C4<1>;
v0x5df3fe26cb00_0 .net "in_a", 0 0, L_0x5df3fe2b38b0;  alias, 1 drivers
v0x5df3fe26cbf0_0 .net "in_b", 0 0, L_0x5df3fe2b38b0;  alias, 1 drivers
v0x5df3fe26cce0_0 .net "out", 0 0, L_0x5df3fe2b3960;  alias, 1 drivers
S_0x5df3fe26d380 .scope module, "and_gate2" "And" 8 13, 5 3 0, S_0x5df3fe26bca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe26e3b0_0 .net "in_a", 0 0, L_0x5df3fe2b3800;  alias, 1 drivers
v0x5df3fe26e450_0 .net "in_b", 0 0, L_0x5df3fe2b3800;  alias, 1 drivers
v0x5df3fe26e510_0 .net "out", 0 0, L_0x5df3fe2b3c80;  alias, 1 drivers
v0x5df3fe26e630_0 .net "temp_out", 0 0, L_0x5df3fe2b3bd0;  1 drivers
S_0x5df3fe26d560 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe26d380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b3bd0 .functor NAND 1, L_0x5df3fe2b3800, L_0x5df3fe2b3800, C4<1>, C4<1>;
v0x5df3fe26d7d0_0 .net "in_a", 0 0, L_0x5df3fe2b3800;  alias, 1 drivers
v0x5df3fe26d890_0 .net "in_b", 0 0, L_0x5df3fe2b3800;  alias, 1 drivers
v0x5df3fe26d9e0_0 .net "out", 0 0, L_0x5df3fe2b3bd0;  alias, 1 drivers
S_0x5df3fe26dae0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe26d380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe26e200_0 .net "in_a", 0 0, L_0x5df3fe2b3bd0;  alias, 1 drivers
v0x5df3fe26e2a0_0 .net "out", 0 0, L_0x5df3fe2b3c80;  alias, 1 drivers
S_0x5df3fe26dcb0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe26dae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b3c80 .functor NAND 1, L_0x5df3fe2b3bd0, L_0x5df3fe2b3bd0, C4<1>, C4<1>;
v0x5df3fe26df20_0 .net "in_a", 0 0, L_0x5df3fe2b3bd0;  alias, 1 drivers
v0x5df3fe26e010_0 .net "in_b", 0 0, L_0x5df3fe2b3bd0;  alias, 1 drivers
v0x5df3fe26e100_0 .net "out", 0 0, L_0x5df3fe2b3c80;  alias, 1 drivers
S_0x5df3fe26e7a0 .scope module, "and_gate3" "And" 8 17, 5 3 0, S_0x5df3fe26bca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe26f7e0_0 .net "in_a", 0 0, L_0x5df3fe2b3a10;  alias, 1 drivers
v0x5df3fe26f8b0_0 .net "in_b", 0 0, L_0x5df3fe2b3d30;  alias, 1 drivers
v0x5df3fe26f980_0 .net "out", 0 0, L_0x5df3fe2b3fa0;  alias, 1 drivers
v0x5df3fe26faa0_0 .net "temp_out", 0 0, L_0x5df3fe2b3ef0;  1 drivers
S_0x5df3fe26e980 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe26e7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b3ef0 .functor NAND 1, L_0x5df3fe2b3a10, L_0x5df3fe2b3d30, C4<1>, C4<1>;
v0x5df3fe26ebd0_0 .net "in_a", 0 0, L_0x5df3fe2b3a10;  alias, 1 drivers
v0x5df3fe26ecb0_0 .net "in_b", 0 0, L_0x5df3fe2b3d30;  alias, 1 drivers
v0x5df3fe26ed70_0 .net "out", 0 0, L_0x5df3fe2b3ef0;  alias, 1 drivers
S_0x5df3fe26eec0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe26e7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe26f630_0 .net "in_a", 0 0, L_0x5df3fe2b3ef0;  alias, 1 drivers
v0x5df3fe26f6d0_0 .net "out", 0 0, L_0x5df3fe2b3fa0;  alias, 1 drivers
S_0x5df3fe26f0e0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe26eec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b3fa0 .functor NAND 1, L_0x5df3fe2b3ef0, L_0x5df3fe2b3ef0, C4<1>, C4<1>;
v0x5df3fe26f350_0 .net "in_a", 0 0, L_0x5df3fe2b3ef0;  alias, 1 drivers
v0x5df3fe26f440_0 .net "in_b", 0 0, L_0x5df3fe2b3ef0;  alias, 1 drivers
v0x5df3fe26f530_0 .net "out", 0 0, L_0x5df3fe2b3fa0;  alias, 1 drivers
S_0x5df3fe26fbf0 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x5df3fe26bca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe270320_0 .net "in_a", 0 0, L_0x5df3fe2b3960;  alias, 1 drivers
v0x5df3fe2703c0_0 .net "out", 0 0, L_0x5df3fe2b3a10;  alias, 1 drivers
S_0x5df3fe26fdc0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe26fbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b3a10 .functor NAND 1, L_0x5df3fe2b3960, L_0x5df3fe2b3960, C4<1>, C4<1>;
v0x5df3fe270030_0 .net "in_a", 0 0, L_0x5df3fe2b3960;  alias, 1 drivers
v0x5df3fe2700f0_0 .net "in_b", 0 0, L_0x5df3fe2b3960;  alias, 1 drivers
v0x5df3fe270240_0 .net "out", 0 0, L_0x5df3fe2b3a10;  alias, 1 drivers
S_0x5df3fe2704c0 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x5df3fe26bca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe270c90_0 .net "in_a", 0 0, L_0x5df3fe2b3c80;  alias, 1 drivers
v0x5df3fe270d30_0 .net "out", 0 0, L_0x5df3fe2b3d30;  alias, 1 drivers
S_0x5df3fe270730 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe2704c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b3d30 .functor NAND 1, L_0x5df3fe2b3c80, L_0x5df3fe2b3c80, C4<1>, C4<1>;
v0x5df3fe2709a0_0 .net "in_a", 0 0, L_0x5df3fe2b3c80;  alias, 1 drivers
v0x5df3fe270a60_0 .net "in_b", 0 0, L_0x5df3fe2b3c80;  alias, 1 drivers
v0x5df3fe270bb0_0 .net "out", 0 0, L_0x5df3fe2b3d30;  alias, 1 drivers
S_0x5df3fe270e30 .scope module, "not_gate3" "Not" 8 18, 7 3 0, S_0x5df3fe26bca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe2715d0_0 .net "in_a", 0 0, L_0x5df3fe2b3fa0;  alias, 1 drivers
v0x5df3fe271670_0 .net "out", 0 0, L_0x5df3fe2b4050;  alias, 1 drivers
S_0x5df3fe271050 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe270e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b4050 .functor NAND 1, L_0x5df3fe2b3fa0, L_0x5df3fe2b3fa0, C4<1>, C4<1>;
v0x5df3fe2712c0_0 .net "in_a", 0 0, L_0x5df3fe2b3fa0;  alias, 1 drivers
v0x5df3fe271380_0 .net "in_b", 0 0, L_0x5df3fe2b3fa0;  alias, 1 drivers
v0x5df3fe2714d0_0 .net "out", 0 0, L_0x5df3fe2b4050;  alias, 1 drivers
S_0x5df3fe272610 .scope module, "mux_gate7" "Mux" 3 14, 4 3 0, S_0x5df3fe1d35e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5df3fe27b970_0 .net "in_a", 0 0, L_0x5df3fe2b5030;  1 drivers
v0x5df3fe27ba10_0 .net "in_b", 0 0, L_0x5df3fe2b50d0;  1 drivers
v0x5df3fe27bb20_0 .net "out", 0 0, L_0x5df3fe2b4e70;  1 drivers
v0x5df3fe27bbc0_0 .net "sel", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe27bc60_0 .net "sel_out", 0 0, L_0x5df3fe2b34d0;  1 drivers
v0x5df3fe27bde0_0 .net "temp_a_out", 0 0, L_0x5df3fe2b44c0;  1 drivers
v0x5df3fe27bf90_0 .net "temp_b_out", 0 0, L_0x5df3fe2b4620;  1 drivers
S_0x5df3fe272810 .scope module, "and_gate" "And" 4 9, 5 3 0, S_0x5df3fe272610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe273870_0 .net "in_a", 0 0, L_0x5df3fe2b5030;  alias, 1 drivers
v0x5df3fe273940_0 .net "in_b", 0 0, L_0x5df3fe2b34d0;  alias, 1 drivers
v0x5df3fe273a10_0 .net "out", 0 0, L_0x5df3fe2b44c0;  alias, 1 drivers
v0x5df3fe273b30_0 .net "temp_out", 0 0, L_0x5df3fe2b4410;  1 drivers
S_0x5df3fe272a80 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe272810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b4410 .functor NAND 1, L_0x5df3fe2b5030, L_0x5df3fe2b34d0, C4<1>, C4<1>;
v0x5df3fe272cf0_0 .net "in_a", 0 0, L_0x5df3fe2b5030;  alias, 1 drivers
v0x5df3fe272dd0_0 .net "in_b", 0 0, L_0x5df3fe2b34d0;  alias, 1 drivers
v0x5df3fe272e90_0 .net "out", 0 0, L_0x5df3fe2b4410;  alias, 1 drivers
S_0x5df3fe272fb0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe272810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe2736f0_0 .net "in_a", 0 0, L_0x5df3fe2b4410;  alias, 1 drivers
v0x5df3fe273790_0 .net "out", 0 0, L_0x5df3fe2b44c0;  alias, 1 drivers
S_0x5df3fe2731d0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe272fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b44c0 .functor NAND 1, L_0x5df3fe2b4410, L_0x5df3fe2b4410, C4<1>, C4<1>;
v0x5df3fe273440_0 .net "in_a", 0 0, L_0x5df3fe2b4410;  alias, 1 drivers
v0x5df3fe273500_0 .net "in_b", 0 0, L_0x5df3fe2b4410;  alias, 1 drivers
v0x5df3fe2735f0_0 .net "out", 0 0, L_0x5df3fe2b44c0;  alias, 1 drivers
S_0x5df3fe273bf0 .scope module, "and_gate3" "And" 4 10, 5 3 0, S_0x5df3fe272610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe274c00_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe274ca0_0 .net "in_b", 0 0, L_0x5df3fe2b50d0;  alias, 1 drivers
v0x5df3fe274d90_0 .net "out", 0 0, L_0x5df3fe2b4620;  alias, 1 drivers
v0x5df3fe274eb0_0 .net "temp_out", 0 0, L_0x5df3fe2b4570;  1 drivers
S_0x5df3fe273dd0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe273bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b4570 .functor NAND 1, L_0x5df3fe2bc760, L_0x5df3fe2b50d0, C4<1>, C4<1>;
v0x5df3fe274040_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe274100_0 .net "in_b", 0 0, L_0x5df3fe2b50d0;  alias, 1 drivers
v0x5df3fe2741c0_0 .net "out", 0 0, L_0x5df3fe2b4570;  alias, 1 drivers
S_0x5df3fe2742e0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe273bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe274a50_0 .net "in_a", 0 0, L_0x5df3fe2b4570;  alias, 1 drivers
v0x5df3fe274af0_0 .net "out", 0 0, L_0x5df3fe2b4620;  alias, 1 drivers
S_0x5df3fe274500 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe2742e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b4620 .functor NAND 1, L_0x5df3fe2b4570, L_0x5df3fe2b4570, C4<1>, C4<1>;
v0x5df3fe274770_0 .net "in_a", 0 0, L_0x5df3fe2b4570;  alias, 1 drivers
v0x5df3fe274860_0 .net "in_b", 0 0, L_0x5df3fe2b4570;  alias, 1 drivers
v0x5df3fe274950_0 .net "out", 0 0, L_0x5df3fe2b4620;  alias, 1 drivers
S_0x5df3fe274f70 .scope module, "not_gate2" "Not" 4 8, 7 3 0, S_0x5df3fe272610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe275670_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe275710_0 .net "out", 0 0, L_0x5df3fe2b34d0;  alias, 1 drivers
S_0x5df3fe275140 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe274f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b34d0 .functor NAND 1, L_0x5df3fe2bc760, L_0x5df3fe2bc760, C4<1>, C4<1>;
v0x5df3fe275390_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe275450_0 .net "in_b", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe275510_0 .net "out", 0 0, L_0x5df3fe2b34d0;  alias, 1 drivers
S_0x5df3fe275810 .scope module, "or_gate" "Or" 4 11, 8 3 0, S_0x5df3fe272610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe27b2c0_0 .net "branch1_out", 0 0, L_0x5df3fe2b4830;  1 drivers
v0x5df3fe27b3f0_0 .net "branch2_out", 0 0, L_0x5df3fe2b4b50;  1 drivers
v0x5df3fe27b540_0 .net "in_a", 0 0, L_0x5df3fe2b44c0;  alias, 1 drivers
v0x5df3fe27b610_0 .net "in_b", 0 0, L_0x5df3fe2b4620;  alias, 1 drivers
v0x5df3fe27b6b0_0 .net "out", 0 0, L_0x5df3fe2b4e70;  alias, 1 drivers
v0x5df3fe27b750_0 .net "temp1_out", 0 0, L_0x5df3fe2b4780;  1 drivers
v0x5df3fe27b7f0_0 .net "temp2_out", 0 0, L_0x5df3fe2b4aa0;  1 drivers
v0x5df3fe27b890_0 .net "temp3_out", 0 0, L_0x5df3fe2b4dc0;  1 drivers
S_0x5df3fe275a40 .scope module, "and_gate" "And" 8 9, 5 3 0, S_0x5df3fe275810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe276b00_0 .net "in_a", 0 0, L_0x5df3fe2b44c0;  alias, 1 drivers
v0x5df3fe276ba0_0 .net "in_b", 0 0, L_0x5df3fe2b44c0;  alias, 1 drivers
v0x5df3fe276c60_0 .net "out", 0 0, L_0x5df3fe2b4780;  alias, 1 drivers
v0x5df3fe276d80_0 .net "temp_out", 0 0, L_0x5df3fe2b46d0;  1 drivers
S_0x5df3fe275cb0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe275a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b46d0 .functor NAND 1, L_0x5df3fe2b44c0, L_0x5df3fe2b44c0, C4<1>, C4<1>;
v0x5df3fe275f20_0 .net "in_a", 0 0, L_0x5df3fe2b44c0;  alias, 1 drivers
v0x5df3fe275fe0_0 .net "in_b", 0 0, L_0x5df3fe2b44c0;  alias, 1 drivers
v0x5df3fe276130_0 .net "out", 0 0, L_0x5df3fe2b46d0;  alias, 1 drivers
S_0x5df3fe276230 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe275a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe276950_0 .net "in_a", 0 0, L_0x5df3fe2b46d0;  alias, 1 drivers
v0x5df3fe2769f0_0 .net "out", 0 0, L_0x5df3fe2b4780;  alias, 1 drivers
S_0x5df3fe276400 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe276230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b4780 .functor NAND 1, L_0x5df3fe2b46d0, L_0x5df3fe2b46d0, C4<1>, C4<1>;
v0x5df3fe276670_0 .net "in_a", 0 0, L_0x5df3fe2b46d0;  alias, 1 drivers
v0x5df3fe276760_0 .net "in_b", 0 0, L_0x5df3fe2b46d0;  alias, 1 drivers
v0x5df3fe276850_0 .net "out", 0 0, L_0x5df3fe2b4780;  alias, 1 drivers
S_0x5df3fe276ef0 .scope module, "and_gate2" "And" 8 13, 5 3 0, S_0x5df3fe275810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe277f20_0 .net "in_a", 0 0, L_0x5df3fe2b4620;  alias, 1 drivers
v0x5df3fe277fc0_0 .net "in_b", 0 0, L_0x5df3fe2b4620;  alias, 1 drivers
v0x5df3fe278080_0 .net "out", 0 0, L_0x5df3fe2b4aa0;  alias, 1 drivers
v0x5df3fe2781a0_0 .net "temp_out", 0 0, L_0x5df3fe2b49f0;  1 drivers
S_0x5df3fe2770d0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe276ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b49f0 .functor NAND 1, L_0x5df3fe2b4620, L_0x5df3fe2b4620, C4<1>, C4<1>;
v0x5df3fe277340_0 .net "in_a", 0 0, L_0x5df3fe2b4620;  alias, 1 drivers
v0x5df3fe277400_0 .net "in_b", 0 0, L_0x5df3fe2b4620;  alias, 1 drivers
v0x5df3fe277550_0 .net "out", 0 0, L_0x5df3fe2b49f0;  alias, 1 drivers
S_0x5df3fe277650 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe276ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe277d70_0 .net "in_a", 0 0, L_0x5df3fe2b49f0;  alias, 1 drivers
v0x5df3fe277e10_0 .net "out", 0 0, L_0x5df3fe2b4aa0;  alias, 1 drivers
S_0x5df3fe277820 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe277650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b4aa0 .functor NAND 1, L_0x5df3fe2b49f0, L_0x5df3fe2b49f0, C4<1>, C4<1>;
v0x5df3fe277a90_0 .net "in_a", 0 0, L_0x5df3fe2b49f0;  alias, 1 drivers
v0x5df3fe277b80_0 .net "in_b", 0 0, L_0x5df3fe2b49f0;  alias, 1 drivers
v0x5df3fe277c70_0 .net "out", 0 0, L_0x5df3fe2b4aa0;  alias, 1 drivers
S_0x5df3fe278310 .scope module, "and_gate3" "And" 8 17, 5 3 0, S_0x5df3fe275810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe279350_0 .net "in_a", 0 0, L_0x5df3fe2b4830;  alias, 1 drivers
v0x5df3fe279420_0 .net "in_b", 0 0, L_0x5df3fe2b4b50;  alias, 1 drivers
v0x5df3fe2794f0_0 .net "out", 0 0, L_0x5df3fe2b4dc0;  alias, 1 drivers
v0x5df3fe279610_0 .net "temp_out", 0 0, L_0x5df3fe2b4d10;  1 drivers
S_0x5df3fe2784f0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe278310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b4d10 .functor NAND 1, L_0x5df3fe2b4830, L_0x5df3fe2b4b50, C4<1>, C4<1>;
v0x5df3fe278740_0 .net "in_a", 0 0, L_0x5df3fe2b4830;  alias, 1 drivers
v0x5df3fe278820_0 .net "in_b", 0 0, L_0x5df3fe2b4b50;  alias, 1 drivers
v0x5df3fe2788e0_0 .net "out", 0 0, L_0x5df3fe2b4d10;  alias, 1 drivers
S_0x5df3fe278a30 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe278310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe2791a0_0 .net "in_a", 0 0, L_0x5df3fe2b4d10;  alias, 1 drivers
v0x5df3fe279240_0 .net "out", 0 0, L_0x5df3fe2b4dc0;  alias, 1 drivers
S_0x5df3fe278c50 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe278a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b4dc0 .functor NAND 1, L_0x5df3fe2b4d10, L_0x5df3fe2b4d10, C4<1>, C4<1>;
v0x5df3fe278ec0_0 .net "in_a", 0 0, L_0x5df3fe2b4d10;  alias, 1 drivers
v0x5df3fe278fb0_0 .net "in_b", 0 0, L_0x5df3fe2b4d10;  alias, 1 drivers
v0x5df3fe2790a0_0 .net "out", 0 0, L_0x5df3fe2b4dc0;  alias, 1 drivers
S_0x5df3fe279760 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x5df3fe275810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe279e90_0 .net "in_a", 0 0, L_0x5df3fe2b4780;  alias, 1 drivers
v0x5df3fe279f30_0 .net "out", 0 0, L_0x5df3fe2b4830;  alias, 1 drivers
S_0x5df3fe279930 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe279760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b4830 .functor NAND 1, L_0x5df3fe2b4780, L_0x5df3fe2b4780, C4<1>, C4<1>;
v0x5df3fe279ba0_0 .net "in_a", 0 0, L_0x5df3fe2b4780;  alias, 1 drivers
v0x5df3fe279c60_0 .net "in_b", 0 0, L_0x5df3fe2b4780;  alias, 1 drivers
v0x5df3fe279db0_0 .net "out", 0 0, L_0x5df3fe2b4830;  alias, 1 drivers
S_0x5df3fe27a030 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x5df3fe275810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe27a800_0 .net "in_a", 0 0, L_0x5df3fe2b4aa0;  alias, 1 drivers
v0x5df3fe27a8a0_0 .net "out", 0 0, L_0x5df3fe2b4b50;  alias, 1 drivers
S_0x5df3fe27a2a0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe27a030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b4b50 .functor NAND 1, L_0x5df3fe2b4aa0, L_0x5df3fe2b4aa0, C4<1>, C4<1>;
v0x5df3fe27a510_0 .net "in_a", 0 0, L_0x5df3fe2b4aa0;  alias, 1 drivers
v0x5df3fe27a5d0_0 .net "in_b", 0 0, L_0x5df3fe2b4aa0;  alias, 1 drivers
v0x5df3fe27a720_0 .net "out", 0 0, L_0x5df3fe2b4b50;  alias, 1 drivers
S_0x5df3fe27a9a0 .scope module, "not_gate3" "Not" 8 18, 7 3 0, S_0x5df3fe275810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe27b140_0 .net "in_a", 0 0, L_0x5df3fe2b4dc0;  alias, 1 drivers
v0x5df3fe27b1e0_0 .net "out", 0 0, L_0x5df3fe2b4e70;  alias, 1 drivers
S_0x5df3fe27abc0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe27a9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b4e70 .functor NAND 1, L_0x5df3fe2b4dc0, L_0x5df3fe2b4dc0, C4<1>, C4<1>;
v0x5df3fe27ae30_0 .net "in_a", 0 0, L_0x5df3fe2b4dc0;  alias, 1 drivers
v0x5df3fe27aef0_0 .net "in_b", 0 0, L_0x5df3fe2b4dc0;  alias, 1 drivers
v0x5df3fe27b040_0 .net "out", 0 0, L_0x5df3fe2b4e70;  alias, 1 drivers
S_0x5df3fe27c180 .scope module, "mux_gate8" "Mux" 3 15, 4 3 0, S_0x5df3fe1d35e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5df3fe2854e0_0 .net "in_a", 0 0, L_0x5df3fe2b5ed0;  1 drivers
v0x5df3fe285580_0 .net "in_b", 0 0, L_0x5df3fe2b5f70;  1 drivers
v0x5df3fe285690_0 .net "out", 0 0, L_0x5df3fe2b5d10;  1 drivers
v0x5df3fe285730_0 .net "sel", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe2857d0_0 .net "sel_out", 0 0, L_0x5df3fe2b5200;  1 drivers
v0x5df3fe285950_0 .net "temp_a_out", 0 0, L_0x5df3fe2b5360;  1 drivers
v0x5df3fe285b00_0 .net "temp_b_out", 0 0, L_0x5df3fe2b54c0;  1 drivers
S_0x5df3fe27c380 .scope module, "and_gate" "And" 4 9, 5 3 0, S_0x5df3fe27c180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe27d3e0_0 .net "in_a", 0 0, L_0x5df3fe2b5ed0;  alias, 1 drivers
v0x5df3fe27d4b0_0 .net "in_b", 0 0, L_0x5df3fe2b5200;  alias, 1 drivers
v0x5df3fe27d580_0 .net "out", 0 0, L_0x5df3fe2b5360;  alias, 1 drivers
v0x5df3fe27d6a0_0 .net "temp_out", 0 0, L_0x5df3fe2b52b0;  1 drivers
S_0x5df3fe27c5f0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe27c380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b52b0 .functor NAND 1, L_0x5df3fe2b5ed0, L_0x5df3fe2b5200, C4<1>, C4<1>;
v0x5df3fe27c860_0 .net "in_a", 0 0, L_0x5df3fe2b5ed0;  alias, 1 drivers
v0x5df3fe27c940_0 .net "in_b", 0 0, L_0x5df3fe2b5200;  alias, 1 drivers
v0x5df3fe27ca00_0 .net "out", 0 0, L_0x5df3fe2b52b0;  alias, 1 drivers
S_0x5df3fe27cb20 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe27c380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe27d260_0 .net "in_a", 0 0, L_0x5df3fe2b52b0;  alias, 1 drivers
v0x5df3fe27d300_0 .net "out", 0 0, L_0x5df3fe2b5360;  alias, 1 drivers
S_0x5df3fe27cd40 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe27cb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b5360 .functor NAND 1, L_0x5df3fe2b52b0, L_0x5df3fe2b52b0, C4<1>, C4<1>;
v0x5df3fe27cfb0_0 .net "in_a", 0 0, L_0x5df3fe2b52b0;  alias, 1 drivers
v0x5df3fe27d070_0 .net "in_b", 0 0, L_0x5df3fe2b52b0;  alias, 1 drivers
v0x5df3fe27d160_0 .net "out", 0 0, L_0x5df3fe2b5360;  alias, 1 drivers
S_0x5df3fe27d760 .scope module, "and_gate3" "And" 4 10, 5 3 0, S_0x5df3fe27c180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe27e770_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe27e810_0 .net "in_b", 0 0, L_0x5df3fe2b5f70;  alias, 1 drivers
v0x5df3fe27e900_0 .net "out", 0 0, L_0x5df3fe2b54c0;  alias, 1 drivers
v0x5df3fe27ea20_0 .net "temp_out", 0 0, L_0x5df3fe2b5410;  1 drivers
S_0x5df3fe27d940 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe27d760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b5410 .functor NAND 1, L_0x5df3fe2bc760, L_0x5df3fe2b5f70, C4<1>, C4<1>;
v0x5df3fe27dbb0_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe27dc70_0 .net "in_b", 0 0, L_0x5df3fe2b5f70;  alias, 1 drivers
v0x5df3fe27dd30_0 .net "out", 0 0, L_0x5df3fe2b5410;  alias, 1 drivers
S_0x5df3fe27de50 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe27d760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe27e5c0_0 .net "in_a", 0 0, L_0x5df3fe2b5410;  alias, 1 drivers
v0x5df3fe27e660_0 .net "out", 0 0, L_0x5df3fe2b54c0;  alias, 1 drivers
S_0x5df3fe27e070 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe27de50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b54c0 .functor NAND 1, L_0x5df3fe2b5410, L_0x5df3fe2b5410, C4<1>, C4<1>;
v0x5df3fe27e2e0_0 .net "in_a", 0 0, L_0x5df3fe2b5410;  alias, 1 drivers
v0x5df3fe27e3d0_0 .net "in_b", 0 0, L_0x5df3fe2b5410;  alias, 1 drivers
v0x5df3fe27e4c0_0 .net "out", 0 0, L_0x5df3fe2b54c0;  alias, 1 drivers
S_0x5df3fe27eae0 .scope module, "not_gate2" "Not" 4 8, 7 3 0, S_0x5df3fe27c180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe27f1e0_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe27f280_0 .net "out", 0 0, L_0x5df3fe2b5200;  alias, 1 drivers
S_0x5df3fe27ecb0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe27eae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b5200 .functor NAND 1, L_0x5df3fe2bc760, L_0x5df3fe2bc760, C4<1>, C4<1>;
v0x5df3fe27ef00_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe27efc0_0 .net "in_b", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe27f080_0 .net "out", 0 0, L_0x5df3fe2b5200;  alias, 1 drivers
S_0x5df3fe27f380 .scope module, "or_gate" "Or" 4 11, 8 3 0, S_0x5df3fe27c180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe284e30_0 .net "branch1_out", 0 0, L_0x5df3fe2b56d0;  1 drivers
v0x5df3fe284f60_0 .net "branch2_out", 0 0, L_0x5df3fe2b59f0;  1 drivers
v0x5df3fe2850b0_0 .net "in_a", 0 0, L_0x5df3fe2b5360;  alias, 1 drivers
v0x5df3fe285180_0 .net "in_b", 0 0, L_0x5df3fe2b54c0;  alias, 1 drivers
v0x5df3fe285220_0 .net "out", 0 0, L_0x5df3fe2b5d10;  alias, 1 drivers
v0x5df3fe2852c0_0 .net "temp1_out", 0 0, L_0x5df3fe2b5620;  1 drivers
v0x5df3fe285360_0 .net "temp2_out", 0 0, L_0x5df3fe2b5940;  1 drivers
v0x5df3fe285400_0 .net "temp3_out", 0 0, L_0x5df3fe2b5c60;  1 drivers
S_0x5df3fe27f5b0 .scope module, "and_gate" "And" 8 9, 5 3 0, S_0x5df3fe27f380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe280670_0 .net "in_a", 0 0, L_0x5df3fe2b5360;  alias, 1 drivers
v0x5df3fe280710_0 .net "in_b", 0 0, L_0x5df3fe2b5360;  alias, 1 drivers
v0x5df3fe2807d0_0 .net "out", 0 0, L_0x5df3fe2b5620;  alias, 1 drivers
v0x5df3fe2808f0_0 .net "temp_out", 0 0, L_0x5df3fe2b5570;  1 drivers
S_0x5df3fe27f820 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe27f5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b5570 .functor NAND 1, L_0x5df3fe2b5360, L_0x5df3fe2b5360, C4<1>, C4<1>;
v0x5df3fe27fa90_0 .net "in_a", 0 0, L_0x5df3fe2b5360;  alias, 1 drivers
v0x5df3fe27fb50_0 .net "in_b", 0 0, L_0x5df3fe2b5360;  alias, 1 drivers
v0x5df3fe27fca0_0 .net "out", 0 0, L_0x5df3fe2b5570;  alias, 1 drivers
S_0x5df3fe27fda0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe27f5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe2804c0_0 .net "in_a", 0 0, L_0x5df3fe2b5570;  alias, 1 drivers
v0x5df3fe280560_0 .net "out", 0 0, L_0x5df3fe2b5620;  alias, 1 drivers
S_0x5df3fe27ff70 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe27fda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b5620 .functor NAND 1, L_0x5df3fe2b5570, L_0x5df3fe2b5570, C4<1>, C4<1>;
v0x5df3fe2801e0_0 .net "in_a", 0 0, L_0x5df3fe2b5570;  alias, 1 drivers
v0x5df3fe2802d0_0 .net "in_b", 0 0, L_0x5df3fe2b5570;  alias, 1 drivers
v0x5df3fe2803c0_0 .net "out", 0 0, L_0x5df3fe2b5620;  alias, 1 drivers
S_0x5df3fe280a60 .scope module, "and_gate2" "And" 8 13, 5 3 0, S_0x5df3fe27f380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe281a90_0 .net "in_a", 0 0, L_0x5df3fe2b54c0;  alias, 1 drivers
v0x5df3fe281b30_0 .net "in_b", 0 0, L_0x5df3fe2b54c0;  alias, 1 drivers
v0x5df3fe281bf0_0 .net "out", 0 0, L_0x5df3fe2b5940;  alias, 1 drivers
v0x5df3fe281d10_0 .net "temp_out", 0 0, L_0x5df3fe2b5890;  1 drivers
S_0x5df3fe280c40 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe280a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b5890 .functor NAND 1, L_0x5df3fe2b54c0, L_0x5df3fe2b54c0, C4<1>, C4<1>;
v0x5df3fe280eb0_0 .net "in_a", 0 0, L_0x5df3fe2b54c0;  alias, 1 drivers
v0x5df3fe280f70_0 .net "in_b", 0 0, L_0x5df3fe2b54c0;  alias, 1 drivers
v0x5df3fe2810c0_0 .net "out", 0 0, L_0x5df3fe2b5890;  alias, 1 drivers
S_0x5df3fe2811c0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe280a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe2818e0_0 .net "in_a", 0 0, L_0x5df3fe2b5890;  alias, 1 drivers
v0x5df3fe281980_0 .net "out", 0 0, L_0x5df3fe2b5940;  alias, 1 drivers
S_0x5df3fe281390 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe2811c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b5940 .functor NAND 1, L_0x5df3fe2b5890, L_0x5df3fe2b5890, C4<1>, C4<1>;
v0x5df3fe281600_0 .net "in_a", 0 0, L_0x5df3fe2b5890;  alias, 1 drivers
v0x5df3fe2816f0_0 .net "in_b", 0 0, L_0x5df3fe2b5890;  alias, 1 drivers
v0x5df3fe2817e0_0 .net "out", 0 0, L_0x5df3fe2b5940;  alias, 1 drivers
S_0x5df3fe281e80 .scope module, "and_gate3" "And" 8 17, 5 3 0, S_0x5df3fe27f380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe282ec0_0 .net "in_a", 0 0, L_0x5df3fe2b56d0;  alias, 1 drivers
v0x5df3fe282f90_0 .net "in_b", 0 0, L_0x5df3fe2b59f0;  alias, 1 drivers
v0x5df3fe283060_0 .net "out", 0 0, L_0x5df3fe2b5c60;  alias, 1 drivers
v0x5df3fe283180_0 .net "temp_out", 0 0, L_0x5df3fe2b5bb0;  1 drivers
S_0x5df3fe282060 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe281e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b5bb0 .functor NAND 1, L_0x5df3fe2b56d0, L_0x5df3fe2b59f0, C4<1>, C4<1>;
v0x5df3fe2822b0_0 .net "in_a", 0 0, L_0x5df3fe2b56d0;  alias, 1 drivers
v0x5df3fe282390_0 .net "in_b", 0 0, L_0x5df3fe2b59f0;  alias, 1 drivers
v0x5df3fe282450_0 .net "out", 0 0, L_0x5df3fe2b5bb0;  alias, 1 drivers
S_0x5df3fe2825a0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe281e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe282d10_0 .net "in_a", 0 0, L_0x5df3fe2b5bb0;  alias, 1 drivers
v0x5df3fe282db0_0 .net "out", 0 0, L_0x5df3fe2b5c60;  alias, 1 drivers
S_0x5df3fe2827c0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe2825a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b5c60 .functor NAND 1, L_0x5df3fe2b5bb0, L_0x5df3fe2b5bb0, C4<1>, C4<1>;
v0x5df3fe282a30_0 .net "in_a", 0 0, L_0x5df3fe2b5bb0;  alias, 1 drivers
v0x5df3fe282b20_0 .net "in_b", 0 0, L_0x5df3fe2b5bb0;  alias, 1 drivers
v0x5df3fe282c10_0 .net "out", 0 0, L_0x5df3fe2b5c60;  alias, 1 drivers
S_0x5df3fe2832d0 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x5df3fe27f380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe283a00_0 .net "in_a", 0 0, L_0x5df3fe2b5620;  alias, 1 drivers
v0x5df3fe283aa0_0 .net "out", 0 0, L_0x5df3fe2b56d0;  alias, 1 drivers
S_0x5df3fe2834a0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe2832d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b56d0 .functor NAND 1, L_0x5df3fe2b5620, L_0x5df3fe2b5620, C4<1>, C4<1>;
v0x5df3fe283710_0 .net "in_a", 0 0, L_0x5df3fe2b5620;  alias, 1 drivers
v0x5df3fe2837d0_0 .net "in_b", 0 0, L_0x5df3fe2b5620;  alias, 1 drivers
v0x5df3fe283920_0 .net "out", 0 0, L_0x5df3fe2b56d0;  alias, 1 drivers
S_0x5df3fe283ba0 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x5df3fe27f380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe284370_0 .net "in_a", 0 0, L_0x5df3fe2b5940;  alias, 1 drivers
v0x5df3fe284410_0 .net "out", 0 0, L_0x5df3fe2b59f0;  alias, 1 drivers
S_0x5df3fe283e10 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe283ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b59f0 .functor NAND 1, L_0x5df3fe2b5940, L_0x5df3fe2b5940, C4<1>, C4<1>;
v0x5df3fe284080_0 .net "in_a", 0 0, L_0x5df3fe2b5940;  alias, 1 drivers
v0x5df3fe284140_0 .net "in_b", 0 0, L_0x5df3fe2b5940;  alias, 1 drivers
v0x5df3fe284290_0 .net "out", 0 0, L_0x5df3fe2b59f0;  alias, 1 drivers
S_0x5df3fe284510 .scope module, "not_gate3" "Not" 8 18, 7 3 0, S_0x5df3fe27f380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe284cb0_0 .net "in_a", 0 0, L_0x5df3fe2b5c60;  alias, 1 drivers
v0x5df3fe284d50_0 .net "out", 0 0, L_0x5df3fe2b5d10;  alias, 1 drivers
S_0x5df3fe284730 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe284510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b5d10 .functor NAND 1, L_0x5df3fe2b5c60, L_0x5df3fe2b5c60, C4<1>, C4<1>;
v0x5df3fe2849a0_0 .net "in_a", 0 0, L_0x5df3fe2b5c60;  alias, 1 drivers
v0x5df3fe284a60_0 .net "in_b", 0 0, L_0x5df3fe2b5c60;  alias, 1 drivers
v0x5df3fe284bb0_0 .net "out", 0 0, L_0x5df3fe2b5d10;  alias, 1 drivers
S_0x5df3fe285cf0 .scope module, "mux_gate9" "Mux" 3 16, 4 3 0, S_0x5df3fe1d35e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
    .port_info 3 /INPUT 1 "sel";
v0x5df3fe28f050_0 .net "in_a", 0 0, L_0x5df3fe2b6d80;  1 drivers
v0x5df3fe28f0f0_0 .net "in_b", 0 0, L_0x5df3fe2b6e20;  1 drivers
v0x5df3fe28f200_0 .net "out", 0 0, L_0x5df3fe2b6bc0;  1 drivers
v0x5df3fe28f2a0_0 .net "sel", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe28f340_0 .net "sel_out", 0 0, L_0x5df3fe2b60b0;  1 drivers
v0x5df3fe28f4c0_0 .net "temp_a_out", 0 0, L_0x5df3fe2b6210;  1 drivers
v0x5df3fe28f670_0 .net "temp_b_out", 0 0, L_0x5df3fe2b6370;  1 drivers
S_0x5df3fe285ef0 .scope module, "and_gate" "And" 4 9, 5 3 0, S_0x5df3fe285cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe286f50_0 .net "in_a", 0 0, L_0x5df3fe2b6d80;  alias, 1 drivers
v0x5df3fe287020_0 .net "in_b", 0 0, L_0x5df3fe2b60b0;  alias, 1 drivers
v0x5df3fe2870f0_0 .net "out", 0 0, L_0x5df3fe2b6210;  alias, 1 drivers
v0x5df3fe287210_0 .net "temp_out", 0 0, L_0x5df3fe2b6160;  1 drivers
S_0x5df3fe286160 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe285ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b6160 .functor NAND 1, L_0x5df3fe2b6d80, L_0x5df3fe2b60b0, C4<1>, C4<1>;
v0x5df3fe2863d0_0 .net "in_a", 0 0, L_0x5df3fe2b6d80;  alias, 1 drivers
v0x5df3fe2864b0_0 .net "in_b", 0 0, L_0x5df3fe2b60b0;  alias, 1 drivers
v0x5df3fe286570_0 .net "out", 0 0, L_0x5df3fe2b6160;  alias, 1 drivers
S_0x5df3fe286690 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe285ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe286dd0_0 .net "in_a", 0 0, L_0x5df3fe2b6160;  alias, 1 drivers
v0x5df3fe286e70_0 .net "out", 0 0, L_0x5df3fe2b6210;  alias, 1 drivers
S_0x5df3fe2868b0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe286690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b6210 .functor NAND 1, L_0x5df3fe2b6160, L_0x5df3fe2b6160, C4<1>, C4<1>;
v0x5df3fe286b20_0 .net "in_a", 0 0, L_0x5df3fe2b6160;  alias, 1 drivers
v0x5df3fe286be0_0 .net "in_b", 0 0, L_0x5df3fe2b6160;  alias, 1 drivers
v0x5df3fe286cd0_0 .net "out", 0 0, L_0x5df3fe2b6210;  alias, 1 drivers
S_0x5df3fe2872d0 .scope module, "and_gate3" "And" 4 10, 5 3 0, S_0x5df3fe285cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe2882e0_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe288380_0 .net "in_b", 0 0, L_0x5df3fe2b6e20;  alias, 1 drivers
v0x5df3fe288470_0 .net "out", 0 0, L_0x5df3fe2b6370;  alias, 1 drivers
v0x5df3fe288590_0 .net "temp_out", 0 0, L_0x5df3fe2b62c0;  1 drivers
S_0x5df3fe2874b0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe2872d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b62c0 .functor NAND 1, L_0x5df3fe2bc760, L_0x5df3fe2b6e20, C4<1>, C4<1>;
v0x5df3fe287720_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe2877e0_0 .net "in_b", 0 0, L_0x5df3fe2b6e20;  alias, 1 drivers
v0x5df3fe2878a0_0 .net "out", 0 0, L_0x5df3fe2b62c0;  alias, 1 drivers
S_0x5df3fe2879c0 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe2872d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe288130_0 .net "in_a", 0 0, L_0x5df3fe2b62c0;  alias, 1 drivers
v0x5df3fe2881d0_0 .net "out", 0 0, L_0x5df3fe2b6370;  alias, 1 drivers
S_0x5df3fe287be0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe2879c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b6370 .functor NAND 1, L_0x5df3fe2b62c0, L_0x5df3fe2b62c0, C4<1>, C4<1>;
v0x5df3fe287e50_0 .net "in_a", 0 0, L_0x5df3fe2b62c0;  alias, 1 drivers
v0x5df3fe287f40_0 .net "in_b", 0 0, L_0x5df3fe2b62c0;  alias, 1 drivers
v0x5df3fe288030_0 .net "out", 0 0, L_0x5df3fe2b6370;  alias, 1 drivers
S_0x5df3fe288650 .scope module, "not_gate2" "Not" 4 8, 7 3 0, S_0x5df3fe285cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe288d50_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe288df0_0 .net "out", 0 0, L_0x5df3fe2b60b0;  alias, 1 drivers
S_0x5df3fe288820 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe288650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b60b0 .functor NAND 1, L_0x5df3fe2bc760, L_0x5df3fe2bc760, C4<1>, C4<1>;
v0x5df3fe288a70_0 .net "in_a", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe288b30_0 .net "in_b", 0 0, L_0x5df3fe2bc760;  alias, 1 drivers
v0x5df3fe288bf0_0 .net "out", 0 0, L_0x5df3fe2b60b0;  alias, 1 drivers
S_0x5df3fe288ef0 .scope module, "or_gate" "Or" 4 11, 8 3 0, S_0x5df3fe285cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe28e9a0_0 .net "branch1_out", 0 0, L_0x5df3fe2b6580;  1 drivers
v0x5df3fe28ead0_0 .net "branch2_out", 0 0, L_0x5df3fe2b68a0;  1 drivers
v0x5df3fe28ec20_0 .net "in_a", 0 0, L_0x5df3fe2b6210;  alias, 1 drivers
v0x5df3fe28ecf0_0 .net "in_b", 0 0, L_0x5df3fe2b6370;  alias, 1 drivers
v0x5df3fe28ed90_0 .net "out", 0 0, L_0x5df3fe2b6bc0;  alias, 1 drivers
v0x5df3fe28ee30_0 .net "temp1_out", 0 0, L_0x5df3fe2b64d0;  1 drivers
v0x5df3fe28eed0_0 .net "temp2_out", 0 0, L_0x5df3fe2b67f0;  1 drivers
v0x5df3fe28ef70_0 .net "temp3_out", 0 0, L_0x5df3fe2b6b10;  1 drivers
S_0x5df3fe289120 .scope module, "and_gate" "And" 8 9, 5 3 0, S_0x5df3fe288ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe28a1e0_0 .net "in_a", 0 0, L_0x5df3fe2b6210;  alias, 1 drivers
v0x5df3fe28a280_0 .net "in_b", 0 0, L_0x5df3fe2b6210;  alias, 1 drivers
v0x5df3fe28a340_0 .net "out", 0 0, L_0x5df3fe2b64d0;  alias, 1 drivers
v0x5df3fe28a460_0 .net "temp_out", 0 0, L_0x5df3fe2b6420;  1 drivers
S_0x5df3fe289390 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe289120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b6420 .functor NAND 1, L_0x5df3fe2b6210, L_0x5df3fe2b6210, C4<1>, C4<1>;
v0x5df3fe289600_0 .net "in_a", 0 0, L_0x5df3fe2b6210;  alias, 1 drivers
v0x5df3fe2896c0_0 .net "in_b", 0 0, L_0x5df3fe2b6210;  alias, 1 drivers
v0x5df3fe289810_0 .net "out", 0 0, L_0x5df3fe2b6420;  alias, 1 drivers
S_0x5df3fe289910 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe289120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe28a030_0 .net "in_a", 0 0, L_0x5df3fe2b6420;  alias, 1 drivers
v0x5df3fe28a0d0_0 .net "out", 0 0, L_0x5df3fe2b64d0;  alias, 1 drivers
S_0x5df3fe289ae0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe289910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b64d0 .functor NAND 1, L_0x5df3fe2b6420, L_0x5df3fe2b6420, C4<1>, C4<1>;
v0x5df3fe289d50_0 .net "in_a", 0 0, L_0x5df3fe2b6420;  alias, 1 drivers
v0x5df3fe289e40_0 .net "in_b", 0 0, L_0x5df3fe2b6420;  alias, 1 drivers
v0x5df3fe289f30_0 .net "out", 0 0, L_0x5df3fe2b64d0;  alias, 1 drivers
S_0x5df3fe28a5d0 .scope module, "and_gate2" "And" 8 13, 5 3 0, S_0x5df3fe288ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe28b600_0 .net "in_a", 0 0, L_0x5df3fe2b6370;  alias, 1 drivers
v0x5df3fe28b6a0_0 .net "in_b", 0 0, L_0x5df3fe2b6370;  alias, 1 drivers
v0x5df3fe28b760_0 .net "out", 0 0, L_0x5df3fe2b67f0;  alias, 1 drivers
v0x5df3fe28b880_0 .net "temp_out", 0 0, L_0x5df3fe2b6740;  1 drivers
S_0x5df3fe28a7b0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe28a5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b6740 .functor NAND 1, L_0x5df3fe2b6370, L_0x5df3fe2b6370, C4<1>, C4<1>;
v0x5df3fe28aa20_0 .net "in_a", 0 0, L_0x5df3fe2b6370;  alias, 1 drivers
v0x5df3fe28aae0_0 .net "in_b", 0 0, L_0x5df3fe2b6370;  alias, 1 drivers
v0x5df3fe28ac30_0 .net "out", 0 0, L_0x5df3fe2b6740;  alias, 1 drivers
S_0x5df3fe28ad30 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe28a5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe28b450_0 .net "in_a", 0 0, L_0x5df3fe2b6740;  alias, 1 drivers
v0x5df3fe28b4f0_0 .net "out", 0 0, L_0x5df3fe2b67f0;  alias, 1 drivers
S_0x5df3fe28af00 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe28ad30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b67f0 .functor NAND 1, L_0x5df3fe2b6740, L_0x5df3fe2b6740, C4<1>, C4<1>;
v0x5df3fe28b170_0 .net "in_a", 0 0, L_0x5df3fe2b6740;  alias, 1 drivers
v0x5df3fe28b260_0 .net "in_b", 0 0, L_0x5df3fe2b6740;  alias, 1 drivers
v0x5df3fe28b350_0 .net "out", 0 0, L_0x5df3fe2b67f0;  alias, 1 drivers
S_0x5df3fe28b9f0 .scope module, "and_gate3" "And" 8 17, 5 3 0, S_0x5df3fe288ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
v0x5df3fe28ca30_0 .net "in_a", 0 0, L_0x5df3fe2b6580;  alias, 1 drivers
v0x5df3fe28cb00_0 .net "in_b", 0 0, L_0x5df3fe2b68a0;  alias, 1 drivers
v0x5df3fe28cbd0_0 .net "out", 0 0, L_0x5df3fe2b6b10;  alias, 1 drivers
v0x5df3fe28ccf0_0 .net "temp_out", 0 0, L_0x5df3fe2b6a60;  1 drivers
S_0x5df3fe28bbd0 .scope module, "nand_gate" "Nand" 5 8, 6 1 0, S_0x5df3fe28b9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b6a60 .functor NAND 1, L_0x5df3fe2b6580, L_0x5df3fe2b68a0, C4<1>, C4<1>;
v0x5df3fe28be20_0 .net "in_a", 0 0, L_0x5df3fe2b6580;  alias, 1 drivers
v0x5df3fe28bf00_0 .net "in_b", 0 0, L_0x5df3fe2b68a0;  alias, 1 drivers
v0x5df3fe28bfc0_0 .net "out", 0 0, L_0x5df3fe2b6a60;  alias, 1 drivers
S_0x5df3fe28c110 .scope module, "not_gate" "Not" 5 9, 7 3 0, S_0x5df3fe28b9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe28c880_0 .net "in_a", 0 0, L_0x5df3fe2b6a60;  alias, 1 drivers
v0x5df3fe28c920_0 .net "out", 0 0, L_0x5df3fe2b6b10;  alias, 1 drivers
S_0x5df3fe28c330 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe28c110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b6b10 .functor NAND 1, L_0x5df3fe2b6a60, L_0x5df3fe2b6a60, C4<1>, C4<1>;
v0x5df3fe28c5a0_0 .net "in_a", 0 0, L_0x5df3fe2b6a60;  alias, 1 drivers
v0x5df3fe28c690_0 .net "in_b", 0 0, L_0x5df3fe2b6a60;  alias, 1 drivers
v0x5df3fe28c780_0 .net "out", 0 0, L_0x5df3fe2b6b10;  alias, 1 drivers
S_0x5df3fe28ce40 .scope module, "not_gate" "Not" 8 10, 7 3 0, S_0x5df3fe288ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe28d570_0 .net "in_a", 0 0, L_0x5df3fe2b64d0;  alias, 1 drivers
v0x5df3fe28d610_0 .net "out", 0 0, L_0x5df3fe2b6580;  alias, 1 drivers
S_0x5df3fe28d010 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe28ce40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b6580 .functor NAND 1, L_0x5df3fe2b64d0, L_0x5df3fe2b64d0, C4<1>, C4<1>;
v0x5df3fe28d280_0 .net "in_a", 0 0, L_0x5df3fe2b64d0;  alias, 1 drivers
v0x5df3fe28d340_0 .net "in_b", 0 0, L_0x5df3fe2b64d0;  alias, 1 drivers
v0x5df3fe28d490_0 .net "out", 0 0, L_0x5df3fe2b6580;  alias, 1 drivers
S_0x5df3fe28d710 .scope module, "not_gate2" "Not" 8 14, 7 3 0, S_0x5df3fe288ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe28dee0_0 .net "in_a", 0 0, L_0x5df3fe2b67f0;  alias, 1 drivers
v0x5df3fe28df80_0 .net "out", 0 0, L_0x5df3fe2b68a0;  alias, 1 drivers
S_0x5df3fe28d980 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe28d710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b68a0 .functor NAND 1, L_0x5df3fe2b67f0, L_0x5df3fe2b67f0, C4<1>, C4<1>;
v0x5df3fe28dbf0_0 .net "in_a", 0 0, L_0x5df3fe2b67f0;  alias, 1 drivers
v0x5df3fe28dcb0_0 .net "in_b", 0 0, L_0x5df3fe2b67f0;  alias, 1 drivers
v0x5df3fe28de00_0 .net "out", 0 0, L_0x5df3fe2b68a0;  alias, 1 drivers
S_0x5df3fe28e080 .scope module, "not_gate3" "Not" 8 18, 7 3 0, S_0x5df3fe288ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /OUTPUT 1 "out";
v0x5df3fe28e820_0 .net "in_a", 0 0, L_0x5df3fe2b6b10;  alias, 1 drivers
v0x5df3fe28e8c0_0 .net "out", 0 0, L_0x5df3fe2b6bc0;  alias, 1 drivers
S_0x5df3fe28e2a0 .scope module, "nand_gate" "Nand" 7 7, 6 1 0, S_0x5df3fe28e080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_a";
    .port_info 1 /INPUT 1 "in_b";
    .port_info 2 /OUTPUT 1 "out";
L_0x5df3fe2b6bc0 .functor NAND 1, L_0x5df3fe2b6b10, L_0x5df3fe2b6b10, C4<1>, C4<1>;
v0x5df3fe28e510_0 .net "in_a", 0 0, L_0x5df3fe2b6b10;  alias, 1 drivers
v0x5df3fe28e5d0_0 .net "in_b", 0 0, L_0x5df3fe2b6b10;  alias, 1 drivers
v0x5df3fe28e720_0 .net "out", 0 0, L_0x5df3fe2b6bc0;  alias, 1 drivers
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "Mux4Way16/src/Mux4Way16.vh";
    "./Mux16/src/Mux16.vh";
    "./Mux/src/Mux.vh";
    "./And/src/And.vh";
    "./Nand/src/Nand.vh";
    "./Not/src/Not.vh";
    "./Or/src/Or.vh";
