LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY reg4bits IS
PORT(	D : in std_logic_vector(3 downto 0);
		CLK : in std_logic; 
		Q : out std_logic_vector(3 downto 0)
		);
END reg4bits;