digraph "1_linux_05692d7005a364add85c6e25a6c4447ce08f913a@del" {
"1000788" [label="(Call,hdr.argsz - minsz < hdr.count * size ||\n\t\t\t    hdr.start >= max || hdr.start + hdr.count > max)"];
"1000789" [label="(Call,hdr.argsz - minsz < hdr.count * size)"];
"1000790" [label="(Call,hdr.argsz - minsz)"];
"1000723" [label="(Call,hdr.argsz < minsz)"];
"1000711" [label="(Call,copy_from_user(&hdr, (void __user *)arg, minsz))"];
"1000714" [label="(Call,(void __user *)arg)"];
"1000119" [label="(MethodParameterIn,unsigned long arg)"];
"1000795" [label="(Call,hdr.count * size)"];
"1000779" [label="(Call,size = sizeof(int32_t))"];
"1000768" [label="(Call,size = sizeof(uint8_t))"];
"1000800" [label="(Call,hdr.start >= max || hdr.start + hdr.count > max)"];
"1000801" [label="(Call,hdr.start >= max)"];
"1000755" [label="(Call,max = vfio_pci_get_irq_count(vdev, hdr.index))"];
"1000757" [label="(Call,vfio_pci_get_irq_count(vdev, hdr.index))"];
"1000122" [label="(Call,*vdev = device_data)"];
"1000117" [label="(MethodParameterIn,void *device_data)"];
"1000729" [label="(Call,hdr.index >= VFIO_PCI_NUM_IRQS)"];
"1000806" [label="(Call,hdr.start + hdr.count > max)"];
"1000790" [label="(Call,hdr.argsz - minsz)"];
"1000736" [label="(Identifier,hdr)"];
"1000686" [label="(Call,(void __user *)arg)"];
"1000801" [label="(Call,hdr.start >= max)"];
"1000795" [label="(Call,hdr.count * size)"];
"1000123" [label="(Identifier,vdev)"];
"1000119" [label="(MethodParameterIn,unsigned long arg)"];
"1000124" [label="(Identifier,device_data)"];
"1000779" [label="(Call,size = sizeof(int32_t))"];
"1000725" [label="(Identifier,hdr)"];
"1000728" [label="(Call,hdr.index >= VFIO_PCI_NUM_IRQS ||\n \t\t    hdr.flags & ~(VFIO_IRQ_SET_DATA_TYPE_MASK |\n \t\t\t\t  VFIO_IRQ_SET_ACTION_TYPE_MASK))"];
"1000716" [label="(Identifier,arg)"];
"1001063" [label="(Call,(void __user *)(arg + minsz))"];
"1000756" [label="(Identifier,max)"];
"1000730" [label="(Call,hdr.index)"];
"1000787" [label="(ControlStructure,if (hdr.argsz - minsz < hdr.count * size ||\n\t\t\t    hdr.start >= max || hdr.start + hdr.count > max))"];
"1000769" [label="(Identifier,size)"];
"1000821" [label="(Call,(void __user *)(arg + minsz))"];
"1000796" [label="(Call,hdr.count)"];
"1000733" [label="(Identifier,VFIO_PCI_NUM_IRQS)"];
"1000183" [label="(Call,(void __user *)arg)"];
"1000659" [label="(Call,vfio_pci_get_irq_count(vdev, info.index))"];
"1000727" [label="(Identifier,minsz)"];
"1001220" [label="(Call,arg + minsz)"];
"1000806" [label="(Call,hdr.start + hdr.count > max)"];
"1000788" [label="(Call,hdr.argsz - minsz < hdr.count * size ||\n\t\t\t    hdr.start >= max || hdr.start + hdr.count > max)"];
"1000717" [label="(Identifier,minsz)"];
"1000120" [label="(Block,)"];
"1001047" [label="(Call,(void __user *)arg)"];
"1000755" [label="(Call,max = vfio_pci_get_irq_count(vdev, hdr.index))"];
"1000714" [label="(Call,(void __user *)arg)"];
"1000799" [label="(Identifier,size)"];
"1000768" [label="(Call,size = sizeof(uint8_t))"];
"1000797" [label="(Identifier,hdr)"];
"1000789" [label="(Call,hdr.argsz - minsz < hdr.count * size)"];
"1000819" [label="(Identifier,data)"];
"1000826" [label="(Call,hdr.count * size)"];
"1000710" [label="(ControlStructure,if (copy_from_user(&hdr, (void __user *)arg, minsz)))"];
"1000712" [label="(Call,&hdr)"];
"1000844" [label="(Call,vfio_pci_set_irqs_ioctl(vdev, hdr.flags, hdr.index,\n\t\t\t\t\t      hdr.start, hdr.count, data))"];
"1000911" [label="(Call,(void __user *)arg)"];
"1000807" [label="(Call,hdr.start + hdr.count)"];
"1000711" [label="(Call,copy_from_user(&hdr, (void __user *)arg, minsz))"];
"1000723" [label="(Call,hdr.argsz < minsz)"];
"1001218" [label="(Call,(void __user *)(arg + minsz))"];
"1000814" [label="(Identifier,max)"];
"1000589" [label="(Call,(void __user *)arg)"];
"1000809" [label="(Identifier,hdr)"];
"1000609" [label="(Call,(void __user *)arg)"];
"1000722" [label="(Call,hdr.argsz < minsz || hdr.index >= VFIO_PCI_NUM_IRQS ||\n \t\t    hdr.flags & ~(VFIO_IRQ_SET_DATA_TYPE_MASK |\n \t\t\t\t  VFIO_IRQ_SET_ACTION_TYPE_MASK))"];
"1000800" [label="(Call,hdr.start >= max || hdr.start + hdr.count > max)"];
"1000770" [label="(Call,sizeof(uint8_t))"];
"1000136" [label="(Call,(void __user *)arg)"];
"1001065" [label="(Call,arg + minsz)"];
"1000792" [label="(Identifier,hdr)"];
"1000212" [label="(Call,(void __user *)arg)"];
"1000823" [label="(Call,arg + minsz)"];
"1000780" [label="(Identifier,size)"];
"1000794" [label="(Identifier,minsz)"];
"1000805" [label="(Identifier,max)"];
"1001111" [label="(Call,(void __user *)arg)"];
"1000803" [label="(Identifier,hdr)"];
"1000488" [label="(Call,region_type_cap(vdev, &caps,\n\t\t\t\t\t      vdev->region[i].type,\n\t\t\t\t\t      vdev->region[i].subtype))"];
"1000752" [label="(Block,)"];
"1000781" [label="(Call,sizeof(int32_t))"];
"1000731" [label="(Identifier,hdr)"];
"1000128" [label="(Identifier,cmd)"];
"1000802" [label="(Call,hdr.start)"];
"1000729" [label="(Call,hdr.index >= VFIO_PCI_NUM_IRQS)"];
"1000122" [label="(Call,*vdev = device_data)"];
"1000758" [label="(Identifier,vdev)"];
"1000557" [label="(Call,(void __user *)arg)"];
"1000817" [label="(Identifier,EINVAL)"];
"1001369" [label="(MethodReturn,static long)"];
"1000759" [label="(Call,hdr.index)"];
"1000757" [label="(Call,vfio_pci_get_irq_count(vdev, hdr.index))"];
"1000762" [label="(ControlStructure,if (hdr.flags & VFIO_IRQ_SET_DATA_BOOL))"];
"1000773" [label="(ControlStructure,if (hdr.flags & VFIO_IRQ_SET_DATA_EVENTFD))"];
"1000724" [label="(Call,hdr.argsz)"];
"1000765" [label="(Identifier,hdr)"];
"1000791" [label="(Call,hdr.argsz)"];
"1000720" [label="(Identifier,EFAULT)"];
"1000117" [label="(MethodParameterIn,void *device_data)"];
"1000788" -> "1000787"  [label="AST: "];
"1000788" -> "1000789"  [label="CFG: "];
"1000788" -> "1000800"  [label="CFG: "];
"1000789" -> "1000788"  [label="AST: "];
"1000800" -> "1000788"  [label="AST: "];
"1000817" -> "1000788"  [label="CFG: "];
"1000819" -> "1000788"  [label="CFG: "];
"1000788" -> "1001369"  [label="DDG: hdr.argsz - minsz < hdr.count * size"];
"1000788" -> "1001369"  [label="DDG: hdr.argsz - minsz < hdr.count * size ||\n\t\t\t    hdr.start >= max || hdr.start + hdr.count > max"];
"1000788" -> "1001369"  [label="DDG: hdr.start >= max || hdr.start + hdr.count > max"];
"1000789" -> "1000788"  [label="DDG: hdr.argsz - minsz"];
"1000789" -> "1000788"  [label="DDG: hdr.count * size"];
"1000800" -> "1000788"  [label="DDG: hdr.start >= max"];
"1000800" -> "1000788"  [label="DDG: hdr.start + hdr.count > max"];
"1000789" -> "1000795"  [label="CFG: "];
"1000790" -> "1000789"  [label="AST: "];
"1000795" -> "1000789"  [label="AST: "];
"1000803" -> "1000789"  [label="CFG: "];
"1000789" -> "1001369"  [label="DDG: hdr.argsz - minsz"];
"1000789" -> "1001369"  [label="DDG: hdr.count * size"];
"1000790" -> "1000789"  [label="DDG: hdr.argsz"];
"1000790" -> "1000789"  [label="DDG: minsz"];
"1000795" -> "1000789"  [label="DDG: hdr.count"];
"1000795" -> "1000789"  [label="DDG: size"];
"1000790" -> "1000794"  [label="CFG: "];
"1000791" -> "1000790"  [label="AST: "];
"1000794" -> "1000790"  [label="AST: "];
"1000797" -> "1000790"  [label="CFG: "];
"1000790" -> "1001369"  [label="DDG: hdr.argsz"];
"1000790" -> "1001369"  [label="DDG: minsz"];
"1000723" -> "1000790"  [label="DDG: hdr.argsz"];
"1000723" -> "1000790"  [label="DDG: minsz"];
"1000790" -> "1000821"  [label="DDG: minsz"];
"1000790" -> "1000823"  [label="DDG: minsz"];
"1000723" -> "1000722"  [label="AST: "];
"1000723" -> "1000727"  [label="CFG: "];
"1000724" -> "1000723"  [label="AST: "];
"1000727" -> "1000723"  [label="AST: "];
"1000731" -> "1000723"  [label="CFG: "];
"1000722" -> "1000723"  [label="CFG: "];
"1000723" -> "1001369"  [label="DDG: hdr.argsz"];
"1000723" -> "1001369"  [label="DDG: minsz"];
"1000723" -> "1000722"  [label="DDG: hdr.argsz"];
"1000723" -> "1000722"  [label="DDG: minsz"];
"1000711" -> "1000723"  [label="DDG: minsz"];
"1000711" -> "1000710"  [label="AST: "];
"1000711" -> "1000717"  [label="CFG: "];
"1000712" -> "1000711"  [label="AST: "];
"1000714" -> "1000711"  [label="AST: "];
"1000717" -> "1000711"  [label="AST: "];
"1000720" -> "1000711"  [label="CFG: "];
"1000725" -> "1000711"  [label="CFG: "];
"1000711" -> "1001369"  [label="DDG: (void __user *)arg"];
"1000711" -> "1001369"  [label="DDG: copy_from_user(&hdr, (void __user *)arg, minsz)"];
"1000711" -> "1001369"  [label="DDG: &hdr"];
"1000711" -> "1001369"  [label="DDG: minsz"];
"1000714" -> "1000711"  [label="DDG: arg"];
"1000714" -> "1000716"  [label="CFG: "];
"1000715" -> "1000714"  [label="AST: "];
"1000716" -> "1000714"  [label="AST: "];
"1000717" -> "1000714"  [label="CFG: "];
"1000714" -> "1001369"  [label="DDG: arg"];
"1000119" -> "1000714"  [label="DDG: arg"];
"1000714" -> "1000821"  [label="DDG: arg"];
"1000714" -> "1000823"  [label="DDG: arg"];
"1000119" -> "1000116"  [label="AST: "];
"1000119" -> "1001369"  [label="DDG: arg"];
"1000119" -> "1000136"  [label="DDG: arg"];
"1000119" -> "1000183"  [label="DDG: arg"];
"1000119" -> "1000212"  [label="DDG: arg"];
"1000119" -> "1000557"  [label="DDG: arg"];
"1000119" -> "1000589"  [label="DDG: arg"];
"1000119" -> "1000609"  [label="DDG: arg"];
"1000119" -> "1000686"  [label="DDG: arg"];
"1000119" -> "1000821"  [label="DDG: arg"];
"1000119" -> "1000823"  [label="DDG: arg"];
"1000119" -> "1000911"  [label="DDG: arg"];
"1000119" -> "1001047"  [label="DDG: arg"];
"1000119" -> "1001063"  [label="DDG: arg"];
"1000119" -> "1001065"  [label="DDG: arg"];
"1000119" -> "1001111"  [label="DDG: arg"];
"1000119" -> "1001218"  [label="DDG: arg"];
"1000119" -> "1001220"  [label="DDG: arg"];
"1000795" -> "1000799"  [label="CFG: "];
"1000796" -> "1000795"  [label="AST: "];
"1000799" -> "1000795"  [label="AST: "];
"1000795" -> "1001369"  [label="DDG: hdr.count"];
"1000795" -> "1001369"  [label="DDG: size"];
"1000779" -> "1000795"  [label="DDG: size"];
"1000768" -> "1000795"  [label="DDG: size"];
"1000795" -> "1000806"  [label="DDG: hdr.count"];
"1000795" -> "1000807"  [label="DDG: hdr.count"];
"1000795" -> "1000826"  [label="DDG: hdr.count"];
"1000795" -> "1000826"  [label="DDG: size"];
"1000779" -> "1000773"  [label="AST: "];
"1000779" -> "1000781"  [label="CFG: "];
"1000780" -> "1000779"  [label="AST: "];
"1000781" -> "1000779"  [label="AST: "];
"1000792" -> "1000779"  [label="CFG: "];
"1000768" -> "1000762"  [label="AST: "];
"1000768" -> "1000770"  [label="CFG: "];
"1000769" -> "1000768"  [label="AST: "];
"1000770" -> "1000768"  [label="AST: "];
"1000792" -> "1000768"  [label="CFG: "];
"1000800" -> "1000801"  [label="CFG: "];
"1000800" -> "1000806"  [label="CFG: "];
"1000801" -> "1000800"  [label="AST: "];
"1000806" -> "1000800"  [label="AST: "];
"1000800" -> "1001369"  [label="DDG: hdr.start + hdr.count > max"];
"1000800" -> "1001369"  [label="DDG: hdr.start >= max"];
"1000801" -> "1000800"  [label="DDG: hdr.start"];
"1000801" -> "1000800"  [label="DDG: max"];
"1000806" -> "1000800"  [label="DDG: hdr.start + hdr.count"];
"1000806" -> "1000800"  [label="DDG: max"];
"1000801" -> "1000805"  [label="CFG: "];
"1000802" -> "1000801"  [label="AST: "];
"1000805" -> "1000801"  [label="AST: "];
"1000809" -> "1000801"  [label="CFG: "];
"1000801" -> "1001369"  [label="DDG: max"];
"1000801" -> "1001369"  [label="DDG: hdr.start"];
"1000755" -> "1000801"  [label="DDG: max"];
"1000801" -> "1000806"  [label="DDG: hdr.start"];
"1000801" -> "1000806"  [label="DDG: max"];
"1000801" -> "1000807"  [label="DDG: hdr.start"];
"1000801" -> "1000844"  [label="DDG: hdr.start"];
"1000755" -> "1000752"  [label="AST: "];
"1000755" -> "1000757"  [label="CFG: "];
"1000756" -> "1000755"  [label="AST: "];
"1000757" -> "1000755"  [label="AST: "];
"1000765" -> "1000755"  [label="CFG: "];
"1000755" -> "1001369"  [label="DDG: vfio_pci_get_irq_count(vdev, hdr.index)"];
"1000755" -> "1001369"  [label="DDG: max"];
"1000757" -> "1000755"  [label="DDG: vdev"];
"1000757" -> "1000755"  [label="DDG: hdr.index"];
"1000757" -> "1000759"  [label="CFG: "];
"1000758" -> "1000757"  [label="AST: "];
"1000759" -> "1000757"  [label="AST: "];
"1000757" -> "1001369"  [label="DDG: vdev"];
"1000757" -> "1001369"  [label="DDG: hdr.index"];
"1000122" -> "1000757"  [label="DDG: vdev"];
"1000729" -> "1000757"  [label="DDG: hdr.index"];
"1000757" -> "1000844"  [label="DDG: vdev"];
"1000757" -> "1000844"  [label="DDG: hdr.index"];
"1000122" -> "1000120"  [label="AST: "];
"1000122" -> "1000124"  [label="CFG: "];
"1000123" -> "1000122"  [label="AST: "];
"1000124" -> "1000122"  [label="AST: "];
"1000128" -> "1000122"  [label="CFG: "];
"1000122" -> "1001369"  [label="DDG: vdev"];
"1000122" -> "1001369"  [label="DDG: device_data"];
"1000117" -> "1000122"  [label="DDG: device_data"];
"1000122" -> "1000488"  [label="DDG: vdev"];
"1000122" -> "1000659"  [label="DDG: vdev"];
"1000122" -> "1000844"  [label="DDG: vdev"];
"1000117" -> "1000116"  [label="AST: "];
"1000117" -> "1001369"  [label="DDG: device_data"];
"1000729" -> "1000728"  [label="AST: "];
"1000729" -> "1000733"  [label="CFG: "];
"1000730" -> "1000729"  [label="AST: "];
"1000733" -> "1000729"  [label="AST: "];
"1000736" -> "1000729"  [label="CFG: "];
"1000728" -> "1000729"  [label="CFG: "];
"1000729" -> "1001369"  [label="DDG: hdr.index"];
"1000729" -> "1001369"  [label="DDG: VFIO_PCI_NUM_IRQS"];
"1000729" -> "1000728"  [label="DDG: hdr.index"];
"1000729" -> "1000728"  [label="DDG: VFIO_PCI_NUM_IRQS"];
"1000729" -> "1000844"  [label="DDG: hdr.index"];
"1000806" -> "1000814"  [label="CFG: "];
"1000807" -> "1000806"  [label="AST: "];
"1000814" -> "1000806"  [label="AST: "];
"1000806" -> "1001369"  [label="DDG: hdr.start + hdr.count"];
"1000806" -> "1001369"  [label="DDG: max"];
}
