
Loading design for application trce from file lab4f_impl1.ncd.
Design name: count
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-8E
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'mg5a33x38.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.47.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4
Thu Jan 14 17:13:54 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o lab4f_impl1.twr -gui -msgset C:/Users/boris/lab4f/promote.xml lab4f_impl1.ncd lab4f_impl1.prf 
Design file:     lab4f_impl1.ncd
Preference file: lab4f_impl1.prf
Device,speed:    LFXP2-8E,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "clk_25m" 25.000000 MHz ;
            602 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 36.385ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer/R_debounce_cnt[0]  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[30]  (to clk_25m_c +)

   Delay:               3.522ns  (67.7% logic, 32.3% route), 17 logic levels.

 Constraint Details:

      3.522ns physical path delay I_debouncer/SLICE_22 to I_debouncer/SLICE_2 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 39.907ns) by 36.385ns

 Physical Path Details:

      Data path I_debouncer/SLICE_22 to I_debouncer/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383     R13C2C.CLK to      R13C2C.Q0 I_debouncer/SLICE_22 (from clk_25m_c)
ROUTE         2     1.137      R13C2C.Q0 to      R14C2A.A1 I_debouncer/R_debounce_cnt[0]
C1TOFCO_DE  ---     0.475      R14C2A.A1 to     R14C2A.FCO I_debouncer/SLICE_17
ROUTE         1     0.000     R14C2A.FCO to     R14C2B.FCI I_debouncer/un1_r_debounce_cnt_cry_0
FCITOFCO_D  ---     0.081     R14C2B.FCI to     R14C2B.FCO I_debouncer/SLICE_16
ROUTE         1     0.000     R14C2B.FCO to     R14C2C.FCI I_debouncer/un1_r_debounce_cnt_cry_2
FCITOFCO_D  ---     0.081     R14C2C.FCI to     R14C2C.FCO I_debouncer/SLICE_15
ROUTE         1     0.000     R14C2C.FCO to     R14C3A.FCI I_debouncer/un1_r_debounce_cnt_cry_4
FCITOFCO_D  ---     0.081     R14C3A.FCI to     R14C3A.FCO I_debouncer/SLICE_14
ROUTE         1     0.000     R14C3A.FCO to     R14C3B.FCI I_debouncer/un1_r_debounce_cnt_cry_6
FCITOFCO_D  ---     0.081     R14C3B.FCI to     R14C3B.FCO I_debouncer/SLICE_13
ROUTE         1     0.000     R14C3B.FCO to     R14C3C.FCI I_debouncer/un1_r_debounce_cnt_cry_8
FCITOFCO_D  ---     0.081     R14C3C.FCI to     R14C3C.FCO I_debouncer/SLICE_12
ROUTE         1     0.000     R14C3C.FCO to     R14C4A.FCI I_debouncer/un1_r_debounce_cnt_cry_10
FCITOFCO_D  ---     0.081     R14C4A.FCI to     R14C4A.FCO I_debouncer/SLICE_11
ROUTE         1     0.000     R14C4A.FCO to     R14C4B.FCI I_debouncer/un1_r_debounce_cnt_cry_12
FCITOFCO_D  ---     0.081     R14C4B.FCI to     R14C4B.FCO I_debouncer/SLICE_10
ROUTE         1     0.000     R14C4B.FCO to     R14C4C.FCI I_debouncer/un1_r_debounce_cnt_cry_14
FCITOFCO_D  ---     0.081     R14C4C.FCI to     R14C4C.FCO I_debouncer/SLICE_9
ROUTE         1     0.000     R14C4C.FCO to     R14C5A.FCI I_debouncer/un1_r_debounce_cnt_cry_16
FCITOFCO_D  ---     0.081     R14C5A.FCI to     R14C5A.FCO I_debouncer/SLICE_8
ROUTE         1     0.000     R14C5A.FCO to     R14C5B.FCI I_debouncer/un1_r_debounce_cnt_cry_18
FCITOFCO_D  ---     0.081     R14C5B.FCI to     R14C5B.FCO I_debouncer/SLICE_7
ROUTE         1     0.000     R14C5B.FCO to     R14C5C.FCI I_debouncer/un1_r_debounce_cnt_cry_20
FCITOFCO_D  ---     0.081     R14C5C.FCI to     R14C5C.FCO I_debouncer/SLICE_6
ROUTE         1     0.000     R14C5C.FCO to     R14C6A.FCI I_debouncer/un1_r_debounce_cnt_cry_22
FCITOFCO_D  ---     0.081     R14C6A.FCI to     R14C6A.FCO I_debouncer/SLICE_5
ROUTE         1     0.000     R14C6A.FCO to     R14C6B.FCI I_debouncer/un1_r_debounce_cnt_cry_24
FCITOFCO_D  ---     0.081     R14C6B.FCI to     R14C6B.FCO I_debouncer/SLICE_4
ROUTE         1     0.000     R14C6B.FCO to     R14C6C.FCI I_debouncer/un1_r_debounce_cnt_cry_26
FCITOFCO_D  ---     0.081     R14C6C.FCI to     R14C6C.FCO I_debouncer/SLICE_3
ROUTE         1     0.000     R14C6C.FCO to     R14C7A.FCI I_debouncer/un1_r_debounce_cnt_cry_28
FCITOF1_DE  ---     0.393     R14C7A.FCI to      R14C7A.F1 I_debouncer/SLICE_2
ROUTE         1     0.000      R14C7A.F1 to     R14C7A.DI1 I_debouncer/un1_r_debounce_cnt[2] (to clk_25m_c)
                  --------
                    3.522   (67.7% logic, 32.3% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I_debouncer/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.423       30.PADDI to     R13C2C.CLK clk_25m_c
                  --------
                    2.423   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.423       30.PADDI to     R14C7A.CLK clk_25m_c
                  --------
                    2.423   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 36.392ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer/R_debounce_cnt[0]  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[31]  (to clk_25m_c +)

   Delay:               3.515ns  (67.7% logic, 32.3% route), 18 logic levels.

 Constraint Details:

      3.515ns physical path delay I_debouncer/SLICE_22 to I_debouncer/SLICE_1 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 39.907ns) by 36.392ns

 Physical Path Details:

      Data path I_debouncer/SLICE_22 to I_debouncer/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383     R13C2C.CLK to      R13C2C.Q0 I_debouncer/SLICE_22 (from clk_25m_c)
ROUTE         2     1.137      R13C2C.Q0 to      R14C2A.A1 I_debouncer/R_debounce_cnt[0]
C1TOFCO_DE  ---     0.475      R14C2A.A1 to     R14C2A.FCO I_debouncer/SLICE_17
ROUTE         1     0.000     R14C2A.FCO to     R14C2B.FCI I_debouncer/un1_r_debounce_cnt_cry_0
FCITOFCO_D  ---     0.081     R14C2B.FCI to     R14C2B.FCO I_debouncer/SLICE_16
ROUTE         1     0.000     R14C2B.FCO to     R14C2C.FCI I_debouncer/un1_r_debounce_cnt_cry_2
FCITOFCO_D  ---     0.081     R14C2C.FCI to     R14C2C.FCO I_debouncer/SLICE_15
ROUTE         1     0.000     R14C2C.FCO to     R14C3A.FCI I_debouncer/un1_r_debounce_cnt_cry_4
FCITOFCO_D  ---     0.081     R14C3A.FCI to     R14C3A.FCO I_debouncer/SLICE_14
ROUTE         1     0.000     R14C3A.FCO to     R14C3B.FCI I_debouncer/un1_r_debounce_cnt_cry_6
FCITOFCO_D  ---     0.081     R14C3B.FCI to     R14C3B.FCO I_debouncer/SLICE_13
ROUTE         1     0.000     R14C3B.FCO to     R14C3C.FCI I_debouncer/un1_r_debounce_cnt_cry_8
FCITOFCO_D  ---     0.081     R14C3C.FCI to     R14C3C.FCO I_debouncer/SLICE_12
ROUTE         1     0.000     R14C3C.FCO to     R14C4A.FCI I_debouncer/un1_r_debounce_cnt_cry_10
FCITOFCO_D  ---     0.081     R14C4A.FCI to     R14C4A.FCO I_debouncer/SLICE_11
ROUTE         1     0.000     R14C4A.FCO to     R14C4B.FCI I_debouncer/un1_r_debounce_cnt_cry_12
FCITOFCO_D  ---     0.081     R14C4B.FCI to     R14C4B.FCO I_debouncer/SLICE_10
ROUTE         1     0.000     R14C4B.FCO to     R14C4C.FCI I_debouncer/un1_r_debounce_cnt_cry_14
FCITOFCO_D  ---     0.081     R14C4C.FCI to     R14C4C.FCO I_debouncer/SLICE_9
ROUTE         1     0.000     R14C4C.FCO to     R14C5A.FCI I_debouncer/un1_r_debounce_cnt_cry_16
FCITOFCO_D  ---     0.081     R14C5A.FCI to     R14C5A.FCO I_debouncer/SLICE_8
ROUTE         1     0.000     R14C5A.FCO to     R14C5B.FCI I_debouncer/un1_r_debounce_cnt_cry_18
FCITOFCO_D  ---     0.081     R14C5B.FCI to     R14C5B.FCO I_debouncer/SLICE_7
ROUTE         1     0.000     R14C5B.FCO to     R14C5C.FCI I_debouncer/un1_r_debounce_cnt_cry_20
FCITOFCO_D  ---     0.081     R14C5C.FCI to     R14C5C.FCO I_debouncer/SLICE_6
ROUTE         1     0.000     R14C5C.FCO to     R14C6A.FCI I_debouncer/un1_r_debounce_cnt_cry_22
FCITOFCO_D  ---     0.081     R14C6A.FCI to     R14C6A.FCO I_debouncer/SLICE_5
ROUTE         1     0.000     R14C6A.FCO to     R14C6B.FCI I_debouncer/un1_r_debounce_cnt_cry_24
FCITOFCO_D  ---     0.081     R14C6B.FCI to     R14C6B.FCO I_debouncer/SLICE_4
ROUTE         1     0.000     R14C6B.FCO to     R14C6C.FCI I_debouncer/un1_r_debounce_cnt_cry_26
FCITOFCO_D  ---     0.081     R14C6C.FCI to     R14C6C.FCO I_debouncer/SLICE_3
ROUTE         1     0.000     R14C6C.FCO to     R14C7A.FCI I_debouncer/un1_r_debounce_cnt_cry_28
FCITOFCO_D  ---     0.081     R14C7A.FCI to     R14C7A.FCO I_debouncer/SLICE_2
ROUTE         1     0.000     R14C7A.FCO to     R14C7B.FCI I_debouncer/un1_r_debounce_cnt_cry_30
FCITOF0_DE  ---     0.305     R14C7B.FCI to      R14C7B.F0 I_debouncer/SLICE_1
ROUTE         1     0.000      R14C7B.F0 to     R14C7B.DI0 I_debouncer/un1_r_debounce_cnt[1] (to clk_25m_c)
                  --------
                    3.515   (67.7% logic, 32.3% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I_debouncer/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.423       30.PADDI to     R13C2C.CLK clk_25m_c
                  --------
                    2.423   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.423       30.PADDI to     R14C7B.CLK clk_25m_c
                  --------
                    2.423   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 36.397ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer/R_debounce_cnt[1]  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[30]  (to clk_25m_c +)

   Delay:               3.510ns  (74.6% logic, 25.4% route), 16 logic levels.

 Constraint Details:

      3.510ns physical path delay I_debouncer/SLICE_16 to I_debouncer/SLICE_2 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 39.907ns) by 36.397ns

 Physical Path Details:

      Data path I_debouncer/SLICE_16 to I_debouncer/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383     R14C2B.CLK to      R14C2B.Q0 I_debouncer/SLICE_16 (from clk_25m_c)
ROUTE         1     0.891      R14C2B.Q0 to      R14C2B.B0 I_debouncer/R_debounce_cnt[1]
C0TOFCO_DE  ---     0.790      R14C2B.B0 to     R14C2B.FCO I_debouncer/SLICE_16
ROUTE         1     0.000     R14C2B.FCO to     R14C2C.FCI I_debouncer/un1_r_debounce_cnt_cry_2
FCITOFCO_D  ---     0.081     R14C2C.FCI to     R14C2C.FCO I_debouncer/SLICE_15
ROUTE         1     0.000     R14C2C.FCO to     R14C3A.FCI I_debouncer/un1_r_debounce_cnt_cry_4
FCITOFCO_D  ---     0.081     R14C3A.FCI to     R14C3A.FCO I_debouncer/SLICE_14
ROUTE         1     0.000     R14C3A.FCO to     R14C3B.FCI I_debouncer/un1_r_debounce_cnt_cry_6
FCITOFCO_D  ---     0.081     R14C3B.FCI to     R14C3B.FCO I_debouncer/SLICE_13
ROUTE         1     0.000     R14C3B.FCO to     R14C3C.FCI I_debouncer/un1_r_debounce_cnt_cry_8
FCITOFCO_D  ---     0.081     R14C3C.FCI to     R14C3C.FCO I_debouncer/SLICE_12
ROUTE         1     0.000     R14C3C.FCO to     R14C4A.FCI I_debouncer/un1_r_debounce_cnt_cry_10
FCITOFCO_D  ---     0.081     R14C4A.FCI to     R14C4A.FCO I_debouncer/SLICE_11
ROUTE         1     0.000     R14C4A.FCO to     R14C4B.FCI I_debouncer/un1_r_debounce_cnt_cry_12
FCITOFCO_D  ---     0.081     R14C4B.FCI to     R14C4B.FCO I_debouncer/SLICE_10
ROUTE         1     0.000     R14C4B.FCO to     R14C4C.FCI I_debouncer/un1_r_debounce_cnt_cry_14
FCITOFCO_D  ---     0.081     R14C4C.FCI to     R14C4C.FCO I_debouncer/SLICE_9
ROUTE         1     0.000     R14C4C.FCO to     R14C5A.FCI I_debouncer/un1_r_debounce_cnt_cry_16
FCITOFCO_D  ---     0.081     R14C5A.FCI to     R14C5A.FCO I_debouncer/SLICE_8
ROUTE         1     0.000     R14C5A.FCO to     R14C5B.FCI I_debouncer/un1_r_debounce_cnt_cry_18
FCITOFCO_D  ---     0.081     R14C5B.FCI to     R14C5B.FCO I_debouncer/SLICE_7
ROUTE         1     0.000     R14C5B.FCO to     R14C5C.FCI I_debouncer/un1_r_debounce_cnt_cry_20
FCITOFCO_D  ---     0.081     R14C5C.FCI to     R14C5C.FCO I_debouncer/SLICE_6
ROUTE         1     0.000     R14C5C.FCO to     R14C6A.FCI I_debouncer/un1_r_debounce_cnt_cry_22
FCITOFCO_D  ---     0.081     R14C6A.FCI to     R14C6A.FCO I_debouncer/SLICE_5
ROUTE         1     0.000     R14C6A.FCO to     R14C6B.FCI I_debouncer/un1_r_debounce_cnt_cry_24
FCITOFCO_D  ---     0.081     R14C6B.FCI to     R14C6B.FCO I_debouncer/SLICE_4
ROUTE         1     0.000     R14C6B.FCO to     R14C6C.FCI I_debouncer/un1_r_debounce_cnt_cry_26
FCITOFCO_D  ---     0.081     R14C6C.FCI to     R14C6C.FCO I_debouncer/SLICE_3
ROUTE         1     0.000     R14C6C.FCO to     R14C7A.FCI I_debouncer/un1_r_debounce_cnt_cry_28
FCITOF1_DE  ---     0.393     R14C7A.FCI to      R14C7A.F1 I_debouncer/SLICE_2
ROUTE         1     0.000      R14C7A.F1 to     R14C7A.DI1 I_debouncer/un1_r_debounce_cnt[2] (to clk_25m_c)
                  --------
                    3.510   (74.6% logic, 25.4% route), 16 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I_debouncer/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.423       30.PADDI to     R14C2B.CLK clk_25m_c
                  --------
                    2.423   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.423       30.PADDI to     R14C7A.CLK clk_25m_c
                  --------
                    2.423   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 36.404ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer/R_debounce_cnt[1]  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[31]  (to clk_25m_c +)

   Delay:               3.503ns  (74.6% logic, 25.4% route), 17 logic levels.

 Constraint Details:

      3.503ns physical path delay I_debouncer/SLICE_16 to I_debouncer/SLICE_1 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 39.907ns) by 36.404ns

 Physical Path Details:

      Data path I_debouncer/SLICE_16 to I_debouncer/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383     R14C2B.CLK to      R14C2B.Q0 I_debouncer/SLICE_16 (from clk_25m_c)
ROUTE         1     0.891      R14C2B.Q0 to      R14C2B.B0 I_debouncer/R_debounce_cnt[1]
C0TOFCO_DE  ---     0.790      R14C2B.B0 to     R14C2B.FCO I_debouncer/SLICE_16
ROUTE         1     0.000     R14C2B.FCO to     R14C2C.FCI I_debouncer/un1_r_debounce_cnt_cry_2
FCITOFCO_D  ---     0.081     R14C2C.FCI to     R14C2C.FCO I_debouncer/SLICE_15
ROUTE         1     0.000     R14C2C.FCO to     R14C3A.FCI I_debouncer/un1_r_debounce_cnt_cry_4
FCITOFCO_D  ---     0.081     R14C3A.FCI to     R14C3A.FCO I_debouncer/SLICE_14
ROUTE         1     0.000     R14C3A.FCO to     R14C3B.FCI I_debouncer/un1_r_debounce_cnt_cry_6
FCITOFCO_D  ---     0.081     R14C3B.FCI to     R14C3B.FCO I_debouncer/SLICE_13
ROUTE         1     0.000     R14C3B.FCO to     R14C3C.FCI I_debouncer/un1_r_debounce_cnt_cry_8
FCITOFCO_D  ---     0.081     R14C3C.FCI to     R14C3C.FCO I_debouncer/SLICE_12
ROUTE         1     0.000     R14C3C.FCO to     R14C4A.FCI I_debouncer/un1_r_debounce_cnt_cry_10
FCITOFCO_D  ---     0.081     R14C4A.FCI to     R14C4A.FCO I_debouncer/SLICE_11
ROUTE         1     0.000     R14C4A.FCO to     R14C4B.FCI I_debouncer/un1_r_debounce_cnt_cry_12
FCITOFCO_D  ---     0.081     R14C4B.FCI to     R14C4B.FCO I_debouncer/SLICE_10
ROUTE         1     0.000     R14C4B.FCO to     R14C4C.FCI I_debouncer/un1_r_debounce_cnt_cry_14
FCITOFCO_D  ---     0.081     R14C4C.FCI to     R14C4C.FCO I_debouncer/SLICE_9
ROUTE         1     0.000     R14C4C.FCO to     R14C5A.FCI I_debouncer/un1_r_debounce_cnt_cry_16
FCITOFCO_D  ---     0.081     R14C5A.FCI to     R14C5A.FCO I_debouncer/SLICE_8
ROUTE         1     0.000     R14C5A.FCO to     R14C5B.FCI I_debouncer/un1_r_debounce_cnt_cry_18
FCITOFCO_D  ---     0.081     R14C5B.FCI to     R14C5B.FCO I_debouncer/SLICE_7
ROUTE         1     0.000     R14C5B.FCO to     R14C5C.FCI I_debouncer/un1_r_debounce_cnt_cry_20
FCITOFCO_D  ---     0.081     R14C5C.FCI to     R14C5C.FCO I_debouncer/SLICE_6
ROUTE         1     0.000     R14C5C.FCO to     R14C6A.FCI I_debouncer/un1_r_debounce_cnt_cry_22
FCITOFCO_D  ---     0.081     R14C6A.FCI to     R14C6A.FCO I_debouncer/SLICE_5
ROUTE         1     0.000     R14C6A.FCO to     R14C6B.FCI I_debouncer/un1_r_debounce_cnt_cry_24
FCITOFCO_D  ---     0.081     R14C6B.FCI to     R14C6B.FCO I_debouncer/SLICE_4
ROUTE         1     0.000     R14C6B.FCO to     R14C6C.FCI I_debouncer/un1_r_debounce_cnt_cry_26
FCITOFCO_D  ---     0.081     R14C6C.FCI to     R14C6C.FCO I_debouncer/SLICE_3
ROUTE         1     0.000     R14C6C.FCO to     R14C7A.FCI I_debouncer/un1_r_debounce_cnt_cry_28
FCITOFCO_D  ---     0.081     R14C7A.FCI to     R14C7A.FCO I_debouncer/SLICE_2
ROUTE         1     0.000     R14C7A.FCO to     R14C7B.FCI I_debouncer/un1_r_debounce_cnt_cry_30
FCITOF0_DE  ---     0.305     R14C7B.FCI to      R14C7B.F0 I_debouncer/SLICE_1
ROUTE         1     0.000      R14C7B.F0 to     R14C7B.DI0 I_debouncer/un1_r_debounce_cnt[1] (to clk_25m_c)
                  --------
                    3.503   (74.6% logic, 25.4% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I_debouncer/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.423       30.PADDI to     R14C2B.CLK clk_25m_c
                  --------
                    2.423   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.423       30.PADDI to     R14C7B.CLK clk_25m_c
                  --------
                    2.423   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 36.466ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer/R_debounce_cnt[0]  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[28]  (to clk_25m_c +)

   Delay:               3.441ns  (67.0% logic, 33.0% route), 16 logic levels.

 Constraint Details:

      3.441ns physical path delay I_debouncer/SLICE_22 to I_debouncer/SLICE_3 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 39.907ns) by 36.466ns

 Physical Path Details:

      Data path I_debouncer/SLICE_22 to I_debouncer/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383     R13C2C.CLK to      R13C2C.Q0 I_debouncer/SLICE_22 (from clk_25m_c)
ROUTE         2     1.137      R13C2C.Q0 to      R14C2A.A1 I_debouncer/R_debounce_cnt[0]
C1TOFCO_DE  ---     0.475      R14C2A.A1 to     R14C2A.FCO I_debouncer/SLICE_17
ROUTE         1     0.000     R14C2A.FCO to     R14C2B.FCI I_debouncer/un1_r_debounce_cnt_cry_0
FCITOFCO_D  ---     0.081     R14C2B.FCI to     R14C2B.FCO I_debouncer/SLICE_16
ROUTE         1     0.000     R14C2B.FCO to     R14C2C.FCI I_debouncer/un1_r_debounce_cnt_cry_2
FCITOFCO_D  ---     0.081     R14C2C.FCI to     R14C2C.FCO I_debouncer/SLICE_15
ROUTE         1     0.000     R14C2C.FCO to     R14C3A.FCI I_debouncer/un1_r_debounce_cnt_cry_4
FCITOFCO_D  ---     0.081     R14C3A.FCI to     R14C3A.FCO I_debouncer/SLICE_14
ROUTE         1     0.000     R14C3A.FCO to     R14C3B.FCI I_debouncer/un1_r_debounce_cnt_cry_6
FCITOFCO_D  ---     0.081     R14C3B.FCI to     R14C3B.FCO I_debouncer/SLICE_13
ROUTE         1     0.000     R14C3B.FCO to     R14C3C.FCI I_debouncer/un1_r_debounce_cnt_cry_8
FCITOFCO_D  ---     0.081     R14C3C.FCI to     R14C3C.FCO I_debouncer/SLICE_12
ROUTE         1     0.000     R14C3C.FCO to     R14C4A.FCI I_debouncer/un1_r_debounce_cnt_cry_10
FCITOFCO_D  ---     0.081     R14C4A.FCI to     R14C4A.FCO I_debouncer/SLICE_11
ROUTE         1     0.000     R14C4A.FCO to     R14C4B.FCI I_debouncer/un1_r_debounce_cnt_cry_12
FCITOFCO_D  ---     0.081     R14C4B.FCI to     R14C4B.FCO I_debouncer/SLICE_10
ROUTE         1     0.000     R14C4B.FCO to     R14C4C.FCI I_debouncer/un1_r_debounce_cnt_cry_14
FCITOFCO_D  ---     0.081     R14C4C.FCI to     R14C4C.FCO I_debouncer/SLICE_9
ROUTE         1     0.000     R14C4C.FCO to     R14C5A.FCI I_debouncer/un1_r_debounce_cnt_cry_16
FCITOFCO_D  ---     0.081     R14C5A.FCI to     R14C5A.FCO I_debouncer/SLICE_8
ROUTE         1     0.000     R14C5A.FCO to     R14C5B.FCI I_debouncer/un1_r_debounce_cnt_cry_18
FCITOFCO_D  ---     0.081     R14C5B.FCI to     R14C5B.FCO I_debouncer/SLICE_7
ROUTE         1     0.000     R14C5B.FCO to     R14C5C.FCI I_debouncer/un1_r_debounce_cnt_cry_20
FCITOFCO_D  ---     0.081     R14C5C.FCI to     R14C5C.FCO I_debouncer/SLICE_6
ROUTE         1     0.000     R14C5C.FCO to     R14C6A.FCI I_debouncer/un1_r_debounce_cnt_cry_22
FCITOFCO_D  ---     0.081     R14C6A.FCI to     R14C6A.FCO I_debouncer/SLICE_5
ROUTE         1     0.000     R14C6A.FCO to     R14C6B.FCI I_debouncer/un1_r_debounce_cnt_cry_24
FCITOFCO_D  ---     0.081     R14C6B.FCI to     R14C6B.FCO I_debouncer/SLICE_4
ROUTE         1     0.000     R14C6B.FCO to     R14C6C.FCI I_debouncer/un1_r_debounce_cnt_cry_26
FCITOF1_DE  ---     0.393     R14C6C.FCI to      R14C6C.F1 I_debouncer/SLICE_3
ROUTE         1     0.000      R14C6C.F1 to     R14C6C.DI1 I_debouncer/un1_r_debounce_cnt[4] (to clk_25m_c)
                  --------
                    3.441   (67.0% logic, 33.0% route), 16 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I_debouncer/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.423       30.PADDI to     R13C2C.CLK clk_25m_c
                  --------
                    2.423   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.423       30.PADDI to     R14C6C.CLK clk_25m_c
                  --------
                    2.423   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 36.473ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer/R_debounce_cnt[0]  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[29]  (to clk_25m_c +)

   Delay:               3.434ns  (66.9% logic, 33.1% route), 17 logic levels.

 Constraint Details:

      3.434ns physical path delay I_debouncer/SLICE_22 to I_debouncer/SLICE_2 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 39.907ns) by 36.473ns

 Physical Path Details:

      Data path I_debouncer/SLICE_22 to I_debouncer/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383     R13C2C.CLK to      R13C2C.Q0 I_debouncer/SLICE_22 (from clk_25m_c)
ROUTE         2     1.137      R13C2C.Q0 to      R14C2A.A1 I_debouncer/R_debounce_cnt[0]
C1TOFCO_DE  ---     0.475      R14C2A.A1 to     R14C2A.FCO I_debouncer/SLICE_17
ROUTE         1     0.000     R14C2A.FCO to     R14C2B.FCI I_debouncer/un1_r_debounce_cnt_cry_0
FCITOFCO_D  ---     0.081     R14C2B.FCI to     R14C2B.FCO I_debouncer/SLICE_16
ROUTE         1     0.000     R14C2B.FCO to     R14C2C.FCI I_debouncer/un1_r_debounce_cnt_cry_2
FCITOFCO_D  ---     0.081     R14C2C.FCI to     R14C2C.FCO I_debouncer/SLICE_15
ROUTE         1     0.000     R14C2C.FCO to     R14C3A.FCI I_debouncer/un1_r_debounce_cnt_cry_4
FCITOFCO_D  ---     0.081     R14C3A.FCI to     R14C3A.FCO I_debouncer/SLICE_14
ROUTE         1     0.000     R14C3A.FCO to     R14C3B.FCI I_debouncer/un1_r_debounce_cnt_cry_6
FCITOFCO_D  ---     0.081     R14C3B.FCI to     R14C3B.FCO I_debouncer/SLICE_13
ROUTE         1     0.000     R14C3B.FCO to     R14C3C.FCI I_debouncer/un1_r_debounce_cnt_cry_8
FCITOFCO_D  ---     0.081     R14C3C.FCI to     R14C3C.FCO I_debouncer/SLICE_12
ROUTE         1     0.000     R14C3C.FCO to     R14C4A.FCI I_debouncer/un1_r_debounce_cnt_cry_10
FCITOFCO_D  ---     0.081     R14C4A.FCI to     R14C4A.FCO I_debouncer/SLICE_11
ROUTE         1     0.000     R14C4A.FCO to     R14C4B.FCI I_debouncer/un1_r_debounce_cnt_cry_12
FCITOFCO_D  ---     0.081     R14C4B.FCI to     R14C4B.FCO I_debouncer/SLICE_10
ROUTE         1     0.000     R14C4B.FCO to     R14C4C.FCI I_debouncer/un1_r_debounce_cnt_cry_14
FCITOFCO_D  ---     0.081     R14C4C.FCI to     R14C4C.FCO I_debouncer/SLICE_9
ROUTE         1     0.000     R14C4C.FCO to     R14C5A.FCI I_debouncer/un1_r_debounce_cnt_cry_16
FCITOFCO_D  ---     0.081     R14C5A.FCI to     R14C5A.FCO I_debouncer/SLICE_8
ROUTE         1     0.000     R14C5A.FCO to     R14C5B.FCI I_debouncer/un1_r_debounce_cnt_cry_18
FCITOFCO_D  ---     0.081     R14C5B.FCI to     R14C5B.FCO I_debouncer/SLICE_7
ROUTE         1     0.000     R14C5B.FCO to     R14C5C.FCI I_debouncer/un1_r_debounce_cnt_cry_20
FCITOFCO_D  ---     0.081     R14C5C.FCI to     R14C5C.FCO I_debouncer/SLICE_6
ROUTE         1     0.000     R14C5C.FCO to     R14C6A.FCI I_debouncer/un1_r_debounce_cnt_cry_22
FCITOFCO_D  ---     0.081     R14C6A.FCI to     R14C6A.FCO I_debouncer/SLICE_5
ROUTE         1     0.000     R14C6A.FCO to     R14C6B.FCI I_debouncer/un1_r_debounce_cnt_cry_24
FCITOFCO_D  ---     0.081     R14C6B.FCI to     R14C6B.FCO I_debouncer/SLICE_4
ROUTE         1     0.000     R14C6B.FCO to     R14C6C.FCI I_debouncer/un1_r_debounce_cnt_cry_26
FCITOFCO_D  ---     0.081     R14C6C.FCI to     R14C6C.FCO I_debouncer/SLICE_3
ROUTE         1     0.000     R14C6C.FCO to     R14C7A.FCI I_debouncer/un1_r_debounce_cnt_cry_28
FCITOF0_DE  ---     0.305     R14C7A.FCI to      R14C7A.F0 I_debouncer/SLICE_2
ROUTE         1     0.000      R14C7A.F0 to     R14C7A.DI0 I_debouncer/un1_r_debounce_cnt[3] (to clk_25m_c)
                  --------
                    3.434   (66.9% logic, 33.1% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I_debouncer/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.423       30.PADDI to     R13C2C.CLK clk_25m_c
                  --------
                    2.423   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.423       30.PADDI to     R14C7A.CLK clk_25m_c
                  --------
                    2.423   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 36.478ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer/R_debounce_cnt[1]  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[28]  (to clk_25m_c +)

   Delay:               3.429ns  (74.0% logic, 26.0% route), 15 logic levels.

 Constraint Details:

      3.429ns physical path delay I_debouncer/SLICE_16 to I_debouncer/SLICE_3 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 39.907ns) by 36.478ns

 Physical Path Details:

      Data path I_debouncer/SLICE_16 to I_debouncer/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383     R14C2B.CLK to      R14C2B.Q0 I_debouncer/SLICE_16 (from clk_25m_c)
ROUTE         1     0.891      R14C2B.Q0 to      R14C2B.B0 I_debouncer/R_debounce_cnt[1]
C0TOFCO_DE  ---     0.790      R14C2B.B0 to     R14C2B.FCO I_debouncer/SLICE_16
ROUTE         1     0.000     R14C2B.FCO to     R14C2C.FCI I_debouncer/un1_r_debounce_cnt_cry_2
FCITOFCO_D  ---     0.081     R14C2C.FCI to     R14C2C.FCO I_debouncer/SLICE_15
ROUTE         1     0.000     R14C2C.FCO to     R14C3A.FCI I_debouncer/un1_r_debounce_cnt_cry_4
FCITOFCO_D  ---     0.081     R14C3A.FCI to     R14C3A.FCO I_debouncer/SLICE_14
ROUTE         1     0.000     R14C3A.FCO to     R14C3B.FCI I_debouncer/un1_r_debounce_cnt_cry_6
FCITOFCO_D  ---     0.081     R14C3B.FCI to     R14C3B.FCO I_debouncer/SLICE_13
ROUTE         1     0.000     R14C3B.FCO to     R14C3C.FCI I_debouncer/un1_r_debounce_cnt_cry_8
FCITOFCO_D  ---     0.081     R14C3C.FCI to     R14C3C.FCO I_debouncer/SLICE_12
ROUTE         1     0.000     R14C3C.FCO to     R14C4A.FCI I_debouncer/un1_r_debounce_cnt_cry_10
FCITOFCO_D  ---     0.081     R14C4A.FCI to     R14C4A.FCO I_debouncer/SLICE_11
ROUTE         1     0.000     R14C4A.FCO to     R14C4B.FCI I_debouncer/un1_r_debounce_cnt_cry_12
FCITOFCO_D  ---     0.081     R14C4B.FCI to     R14C4B.FCO I_debouncer/SLICE_10
ROUTE         1     0.000     R14C4B.FCO to     R14C4C.FCI I_debouncer/un1_r_debounce_cnt_cry_14
FCITOFCO_D  ---     0.081     R14C4C.FCI to     R14C4C.FCO I_debouncer/SLICE_9
ROUTE         1     0.000     R14C4C.FCO to     R14C5A.FCI I_debouncer/un1_r_debounce_cnt_cry_16
FCITOFCO_D  ---     0.081     R14C5A.FCI to     R14C5A.FCO I_debouncer/SLICE_8
ROUTE         1     0.000     R14C5A.FCO to     R14C5B.FCI I_debouncer/un1_r_debounce_cnt_cry_18
FCITOFCO_D  ---     0.081     R14C5B.FCI to     R14C5B.FCO I_debouncer/SLICE_7
ROUTE         1     0.000     R14C5B.FCO to     R14C5C.FCI I_debouncer/un1_r_debounce_cnt_cry_20
FCITOFCO_D  ---     0.081     R14C5C.FCI to     R14C5C.FCO I_debouncer/SLICE_6
ROUTE         1     0.000     R14C5C.FCO to     R14C6A.FCI I_debouncer/un1_r_debounce_cnt_cry_22
FCITOFCO_D  ---     0.081     R14C6A.FCI to     R14C6A.FCO I_debouncer/SLICE_5
ROUTE         1     0.000     R14C6A.FCO to     R14C6B.FCI I_debouncer/un1_r_debounce_cnt_cry_24
FCITOFCO_D  ---     0.081     R14C6B.FCI to     R14C6B.FCO I_debouncer/SLICE_4
ROUTE         1     0.000     R14C6B.FCO to     R14C6C.FCI I_debouncer/un1_r_debounce_cnt_cry_26
FCITOF1_DE  ---     0.393     R14C6C.FCI to      R14C6C.F1 I_debouncer/SLICE_3
ROUTE         1     0.000      R14C6C.F1 to     R14C6C.DI1 I_debouncer/un1_r_debounce_cnt[4] (to clk_25m_c)
                  --------
                    3.429   (74.0% logic, 26.0% route), 15 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I_debouncer/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.423       30.PADDI to     R14C2B.CLK clk_25m_c
                  --------
                    2.423   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.423       30.PADDI to     R14C6C.CLK clk_25m_c
                  --------
                    2.423   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 36.485ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer/R_debounce_cnt[1]  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[29]  (to clk_25m_c +)

   Delay:               3.422ns  (74.0% logic, 26.0% route), 16 logic levels.

 Constraint Details:

      3.422ns physical path delay I_debouncer/SLICE_16 to I_debouncer/SLICE_2 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 39.907ns) by 36.485ns

 Physical Path Details:

      Data path I_debouncer/SLICE_16 to I_debouncer/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383     R14C2B.CLK to      R14C2B.Q0 I_debouncer/SLICE_16 (from clk_25m_c)
ROUTE         1     0.891      R14C2B.Q0 to      R14C2B.B0 I_debouncer/R_debounce_cnt[1]
C0TOFCO_DE  ---     0.790      R14C2B.B0 to     R14C2B.FCO I_debouncer/SLICE_16
ROUTE         1     0.000     R14C2B.FCO to     R14C2C.FCI I_debouncer/un1_r_debounce_cnt_cry_2
FCITOFCO_D  ---     0.081     R14C2C.FCI to     R14C2C.FCO I_debouncer/SLICE_15
ROUTE         1     0.000     R14C2C.FCO to     R14C3A.FCI I_debouncer/un1_r_debounce_cnt_cry_4
FCITOFCO_D  ---     0.081     R14C3A.FCI to     R14C3A.FCO I_debouncer/SLICE_14
ROUTE         1     0.000     R14C3A.FCO to     R14C3B.FCI I_debouncer/un1_r_debounce_cnt_cry_6
FCITOFCO_D  ---     0.081     R14C3B.FCI to     R14C3B.FCO I_debouncer/SLICE_13
ROUTE         1     0.000     R14C3B.FCO to     R14C3C.FCI I_debouncer/un1_r_debounce_cnt_cry_8
FCITOFCO_D  ---     0.081     R14C3C.FCI to     R14C3C.FCO I_debouncer/SLICE_12
ROUTE         1     0.000     R14C3C.FCO to     R14C4A.FCI I_debouncer/un1_r_debounce_cnt_cry_10
FCITOFCO_D  ---     0.081     R14C4A.FCI to     R14C4A.FCO I_debouncer/SLICE_11
ROUTE         1     0.000     R14C4A.FCO to     R14C4B.FCI I_debouncer/un1_r_debounce_cnt_cry_12
FCITOFCO_D  ---     0.081     R14C4B.FCI to     R14C4B.FCO I_debouncer/SLICE_10
ROUTE         1     0.000     R14C4B.FCO to     R14C4C.FCI I_debouncer/un1_r_debounce_cnt_cry_14
FCITOFCO_D  ---     0.081     R14C4C.FCI to     R14C4C.FCO I_debouncer/SLICE_9
ROUTE         1     0.000     R14C4C.FCO to     R14C5A.FCI I_debouncer/un1_r_debounce_cnt_cry_16
FCITOFCO_D  ---     0.081     R14C5A.FCI to     R14C5A.FCO I_debouncer/SLICE_8
ROUTE         1     0.000     R14C5A.FCO to     R14C5B.FCI I_debouncer/un1_r_debounce_cnt_cry_18
FCITOFCO_D  ---     0.081     R14C5B.FCI to     R14C5B.FCO I_debouncer/SLICE_7
ROUTE         1     0.000     R14C5B.FCO to     R14C5C.FCI I_debouncer/un1_r_debounce_cnt_cry_20
FCITOFCO_D  ---     0.081     R14C5C.FCI to     R14C5C.FCO I_debouncer/SLICE_6
ROUTE         1     0.000     R14C5C.FCO to     R14C6A.FCI I_debouncer/un1_r_debounce_cnt_cry_22
FCITOFCO_D  ---     0.081     R14C6A.FCI to     R14C6A.FCO I_debouncer/SLICE_5
ROUTE         1     0.000     R14C6A.FCO to     R14C6B.FCI I_debouncer/un1_r_debounce_cnt_cry_24
FCITOFCO_D  ---     0.081     R14C6B.FCI to     R14C6B.FCO I_debouncer/SLICE_4
ROUTE         1     0.000     R14C6B.FCO to     R14C6C.FCI I_debouncer/un1_r_debounce_cnt_cry_26
FCITOFCO_D  ---     0.081     R14C6C.FCI to     R14C6C.FCO I_debouncer/SLICE_3
ROUTE         1     0.000     R14C6C.FCO to     R14C7A.FCI I_debouncer/un1_r_debounce_cnt_cry_28
FCITOF0_DE  ---     0.305     R14C7A.FCI to      R14C7A.F0 I_debouncer/SLICE_2
ROUTE         1     0.000      R14C7A.F0 to     R14C7A.DI0 I_debouncer/un1_r_debounce_cnt[3] (to clk_25m_c)
                  --------
                    3.422   (74.0% logic, 26.0% route), 16 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I_debouncer/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.423       30.PADDI to     R14C2B.CLK clk_25m_c
                  --------
                    2.423   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.423       30.PADDI to     R14C7A.CLK clk_25m_c
                  --------
                    2.423   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 36.547ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer/R_debounce_cnt[0]  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[26]  (to clk_25m_c +)

   Delay:               3.360ns  (66.2% logic, 33.8% route), 15 logic levels.

 Constraint Details:

      3.360ns physical path delay I_debouncer/SLICE_22 to I_debouncer/SLICE_4 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 39.907ns) by 36.547ns

 Physical Path Details:

      Data path I_debouncer/SLICE_22 to I_debouncer/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383     R13C2C.CLK to      R13C2C.Q0 I_debouncer/SLICE_22 (from clk_25m_c)
ROUTE         2     1.137      R13C2C.Q0 to      R14C2A.A1 I_debouncer/R_debounce_cnt[0]
C1TOFCO_DE  ---     0.475      R14C2A.A1 to     R14C2A.FCO I_debouncer/SLICE_17
ROUTE         1     0.000     R14C2A.FCO to     R14C2B.FCI I_debouncer/un1_r_debounce_cnt_cry_0
FCITOFCO_D  ---     0.081     R14C2B.FCI to     R14C2B.FCO I_debouncer/SLICE_16
ROUTE         1     0.000     R14C2B.FCO to     R14C2C.FCI I_debouncer/un1_r_debounce_cnt_cry_2
FCITOFCO_D  ---     0.081     R14C2C.FCI to     R14C2C.FCO I_debouncer/SLICE_15
ROUTE         1     0.000     R14C2C.FCO to     R14C3A.FCI I_debouncer/un1_r_debounce_cnt_cry_4
FCITOFCO_D  ---     0.081     R14C3A.FCI to     R14C3A.FCO I_debouncer/SLICE_14
ROUTE         1     0.000     R14C3A.FCO to     R14C3B.FCI I_debouncer/un1_r_debounce_cnt_cry_6
FCITOFCO_D  ---     0.081     R14C3B.FCI to     R14C3B.FCO I_debouncer/SLICE_13
ROUTE         1     0.000     R14C3B.FCO to     R14C3C.FCI I_debouncer/un1_r_debounce_cnt_cry_8
FCITOFCO_D  ---     0.081     R14C3C.FCI to     R14C3C.FCO I_debouncer/SLICE_12
ROUTE         1     0.000     R14C3C.FCO to     R14C4A.FCI I_debouncer/un1_r_debounce_cnt_cry_10
FCITOFCO_D  ---     0.081     R14C4A.FCI to     R14C4A.FCO I_debouncer/SLICE_11
ROUTE         1     0.000     R14C4A.FCO to     R14C4B.FCI I_debouncer/un1_r_debounce_cnt_cry_12
FCITOFCO_D  ---     0.081     R14C4B.FCI to     R14C4B.FCO I_debouncer/SLICE_10
ROUTE         1     0.000     R14C4B.FCO to     R14C4C.FCI I_debouncer/un1_r_debounce_cnt_cry_14
FCITOFCO_D  ---     0.081     R14C4C.FCI to     R14C4C.FCO I_debouncer/SLICE_9
ROUTE         1     0.000     R14C4C.FCO to     R14C5A.FCI I_debouncer/un1_r_debounce_cnt_cry_16
FCITOFCO_D  ---     0.081     R14C5A.FCI to     R14C5A.FCO I_debouncer/SLICE_8
ROUTE         1     0.000     R14C5A.FCO to     R14C5B.FCI I_debouncer/un1_r_debounce_cnt_cry_18
FCITOFCO_D  ---     0.081     R14C5B.FCI to     R14C5B.FCO I_debouncer/SLICE_7
ROUTE         1     0.000     R14C5B.FCO to     R14C5C.FCI I_debouncer/un1_r_debounce_cnt_cry_20
FCITOFCO_D  ---     0.081     R14C5C.FCI to     R14C5C.FCO I_debouncer/SLICE_6
ROUTE         1     0.000     R14C5C.FCO to     R14C6A.FCI I_debouncer/un1_r_debounce_cnt_cry_22
FCITOFCO_D  ---     0.081     R14C6A.FCI to     R14C6A.FCO I_debouncer/SLICE_5
ROUTE         1     0.000     R14C6A.FCO to     R14C6B.FCI I_debouncer/un1_r_debounce_cnt_cry_24
FCITOF1_DE  ---     0.393     R14C6B.FCI to      R14C6B.F1 I_debouncer/SLICE_4
ROUTE         1     0.000      R14C6B.F1 to     R14C6B.DI1 I_debouncer/un1_r_debounce_cnt[6] (to clk_25m_c)
                  --------
                    3.360   (66.2% logic, 33.8% route), 15 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I_debouncer/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.423       30.PADDI to     R13C2C.CLK clk_25m_c
                  --------
                    2.423   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.423       30.PADDI to     R14C6B.CLK clk_25m_c
                  --------
                    2.423   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 36.554ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer/R_debounce_cnt[0]  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[27]  (to clk_25m_c +)

   Delay:               3.353ns  (66.1% logic, 33.9% route), 16 logic levels.

 Constraint Details:

      3.353ns physical path delay I_debouncer/SLICE_22 to I_debouncer/SLICE_3 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.093ns DIN_SET requirement (totaling 39.907ns) by 36.554ns

 Physical Path Details:

      Data path I_debouncer/SLICE_22 to I_debouncer/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383     R13C2C.CLK to      R13C2C.Q0 I_debouncer/SLICE_22 (from clk_25m_c)
ROUTE         2     1.137      R13C2C.Q0 to      R14C2A.A1 I_debouncer/R_debounce_cnt[0]
C1TOFCO_DE  ---     0.475      R14C2A.A1 to     R14C2A.FCO I_debouncer/SLICE_17
ROUTE         1     0.000     R14C2A.FCO to     R14C2B.FCI I_debouncer/un1_r_debounce_cnt_cry_0
FCITOFCO_D  ---     0.081     R14C2B.FCI to     R14C2B.FCO I_debouncer/SLICE_16
ROUTE         1     0.000     R14C2B.FCO to     R14C2C.FCI I_debouncer/un1_r_debounce_cnt_cry_2
FCITOFCO_D  ---     0.081     R14C2C.FCI to     R14C2C.FCO I_debouncer/SLICE_15
ROUTE         1     0.000     R14C2C.FCO to     R14C3A.FCI I_debouncer/un1_r_debounce_cnt_cry_4
FCITOFCO_D  ---     0.081     R14C3A.FCI to     R14C3A.FCO I_debouncer/SLICE_14
ROUTE         1     0.000     R14C3A.FCO to     R14C3B.FCI I_debouncer/un1_r_debounce_cnt_cry_6
FCITOFCO_D  ---     0.081     R14C3B.FCI to     R14C3B.FCO I_debouncer/SLICE_13
ROUTE         1     0.000     R14C3B.FCO to     R14C3C.FCI I_debouncer/un1_r_debounce_cnt_cry_8
FCITOFCO_D  ---     0.081     R14C3C.FCI to     R14C3C.FCO I_debouncer/SLICE_12
ROUTE         1     0.000     R14C3C.FCO to     R14C4A.FCI I_debouncer/un1_r_debounce_cnt_cry_10
FCITOFCO_D  ---     0.081     R14C4A.FCI to     R14C4A.FCO I_debouncer/SLICE_11
ROUTE         1     0.000     R14C4A.FCO to     R14C4B.FCI I_debouncer/un1_r_debounce_cnt_cry_12
FCITOFCO_D  ---     0.081     R14C4B.FCI to     R14C4B.FCO I_debouncer/SLICE_10
ROUTE         1     0.000     R14C4B.FCO to     R14C4C.FCI I_debouncer/un1_r_debounce_cnt_cry_14
FCITOFCO_D  ---     0.081     R14C4C.FCI to     R14C4C.FCO I_debouncer/SLICE_9
ROUTE         1     0.000     R14C4C.FCO to     R14C5A.FCI I_debouncer/un1_r_debounce_cnt_cry_16
FCITOFCO_D  ---     0.081     R14C5A.FCI to     R14C5A.FCO I_debouncer/SLICE_8
ROUTE         1     0.000     R14C5A.FCO to     R14C5B.FCI I_debouncer/un1_r_debounce_cnt_cry_18
FCITOFCO_D  ---     0.081     R14C5B.FCI to     R14C5B.FCO I_debouncer/SLICE_7
ROUTE         1     0.000     R14C5B.FCO to     R14C5C.FCI I_debouncer/un1_r_debounce_cnt_cry_20
FCITOFCO_D  ---     0.081     R14C5C.FCI to     R14C5C.FCO I_debouncer/SLICE_6
ROUTE         1     0.000     R14C5C.FCO to     R14C6A.FCI I_debouncer/un1_r_debounce_cnt_cry_22
FCITOFCO_D  ---     0.081     R14C6A.FCI to     R14C6A.FCO I_debouncer/SLICE_5
ROUTE         1     0.000     R14C6A.FCO to     R14C6B.FCI I_debouncer/un1_r_debounce_cnt_cry_24
FCITOFCO_D  ---     0.081     R14C6B.FCI to     R14C6B.FCO I_debouncer/SLICE_4
ROUTE         1     0.000     R14C6B.FCO to     R14C6C.FCI I_debouncer/un1_r_debounce_cnt_cry_26
FCITOF0_DE  ---     0.305     R14C6C.FCI to      R14C6C.F0 I_debouncer/SLICE_3
ROUTE         1     0.000      R14C6C.F0 to     R14C6C.DI0 I_debouncer/un1_r_debounce_cnt[5] (to clk_25m_c)
                  --------
                    3.353   (66.1% logic, 33.9% route), 16 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I_debouncer/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.423       30.PADDI to     R13C2C.CLK clk_25m_c
                  --------
                    2.423   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     2.423       30.PADDI to     R14C6C.CLK clk_25m_c
                  --------
                    2.423   (0.0% logic, 100.0% route), 0 logic levels.

Report:  276.625MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk_25m" 25.000000 MHz  |             |             |
;                                       |   25.000 MHz|  276.625 MHz|  17  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk_key   Source: I_debouncer/SLICE_25.Q0   Loads: 7
   Covered under: FREQUENCY PORT "clk_25m" 25.000000 MHz ;

Clock Domain: clk_25m_c   Source: clk_25m.PAD   Loads: 19
   Covered under: FREQUENCY PORT "clk_25m" 25.000000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 602 paths, 2 nets, and 190 connections (95.48% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4
Thu Jan 14 17:13:54 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o lab4f_impl1.twr -gui -msgset C:/Users/boris/lab4f/promote.xml lab4f_impl1.ncd lab4f_impl1.prf 
Design file:     lab4f_impl1.ncd
Preference file: lab4f_impl1.prf
Device,speed:    LFXP2-8E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "clk_25m" 25.000000 MHz ;
            602 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer/R_debounce_cnt[0]  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[0]  (to clk_25m_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay I_debouncer/SLICE_22 to I_debouncer/SLICE_22 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path I_debouncer/SLICE_22 to I_debouncer/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R13C2C.CLK to      R13C2C.Q0 I_debouncer/SLICE_22 (from clk_25m_c)
ROUTE         2     0.057      R13C2C.Q0 to      R13C2C.D0 I_debouncer/R_debounce_cnt[0]
CTOF_DEL    ---     0.059      R13C2C.D0 to      R13C2C.F0 I_debouncer/SLICE_22
ROUTE         1     0.000      R13C2C.F0 to     R13C2C.DI0 I_debouncer/R_debounce_cnt_i[0] (to clk_25m_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I_debouncer/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to     R13C2C.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to     R13C2C.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer/R_debounce_cnt[22]  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[22]  (to clk_25m_c +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay I_debouncer/SLICE_6 to I_debouncer/SLICE_6 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path I_debouncer/SLICE_6 to I_debouncer/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R14C5C.CLK to      R14C5C.Q1 I_debouncer/SLICE_6 (from clk_25m_c)
ROUTE         1     0.150      R14C5C.Q1 to      R14C5C.B1 I_debouncer/R_debounce_cnt[22]
CTOF_DEL    ---     0.059      R14C5C.B1 to      R14C5C.F1 I_debouncer/SLICE_6
ROUTE         1     0.000      R14C5C.F1 to     R14C5C.DI1 I_debouncer/un1_r_debounce_cnt[10] (to clk_25m_c)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I_debouncer/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to     R14C5C.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to     R14C5C.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer/R_debounce_cnt[6]  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[6]  (to clk_25m_c +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay I_debouncer/SLICE_14 to I_debouncer/SLICE_14 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path I_debouncer/SLICE_14 to I_debouncer/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R14C3A.CLK to      R14C3A.Q1 I_debouncer/SLICE_14 (from clk_25m_c)
ROUTE         1     0.150      R14C3A.Q1 to      R14C3A.B1 I_debouncer/R_debounce_cnt[6]
CTOF_DEL    ---     0.059      R14C3A.B1 to      R14C3A.F1 I_debouncer/SLICE_14
ROUTE         1     0.000      R14C3A.F1 to     R14C3A.DI1 I_debouncer/un1_r_debounce_cnt[26] (to clk_25m_c)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I_debouncer/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to     R14C3A.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to     R14C3A.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer/R_debounce_cnt[18]  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[18]  (to clk_25m_c +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay I_debouncer/SLICE_8 to I_debouncer/SLICE_8 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path I_debouncer/SLICE_8 to I_debouncer/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R14C5A.CLK to      R14C5A.Q1 I_debouncer/SLICE_8 (from clk_25m_c)
ROUTE         1     0.150      R14C5A.Q1 to      R14C5A.B1 I_debouncer/R_debounce_cnt[18]
CTOF_DEL    ---     0.059      R14C5A.B1 to      R14C5A.F1 I_debouncer/SLICE_8
ROUTE         1     0.000      R14C5A.F1 to     R14C5A.DI1 I_debouncer/un1_r_debounce_cnt[14] (to clk_25m_c)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I_debouncer/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to     R14C5A.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to     R14C5A.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer/R_debounce_cnt[10]  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[10]  (to clk_25m_c +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay I_debouncer/SLICE_12 to I_debouncer/SLICE_12 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path I_debouncer/SLICE_12 to I_debouncer/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R14C3C.CLK to      R14C3C.Q1 I_debouncer/SLICE_12 (from clk_25m_c)
ROUTE         1     0.150      R14C3C.Q1 to      R14C3C.B1 I_debouncer/R_debounce_cnt[10]
CTOF_DEL    ---     0.059      R14C3C.B1 to      R14C3C.F1 I_debouncer/SLICE_12
ROUTE         1     0.000      R14C3C.F1 to     R14C3C.DI1 I_debouncer/un1_r_debounce_cnt[22] (to clk_25m_c)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I_debouncer/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to     R14C3C.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to     R14C3C.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer/R_debounce_cnt[26]  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[26]  (to clk_25m_c +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay I_debouncer/SLICE_4 to I_debouncer/SLICE_4 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path I_debouncer/SLICE_4 to I_debouncer/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R14C6B.CLK to      R14C6B.Q1 I_debouncer/SLICE_4 (from clk_25m_c)
ROUTE         1     0.150      R14C6B.Q1 to      R14C6B.B1 I_debouncer/R_debounce_cnt[26]
CTOF_DEL    ---     0.059      R14C6B.B1 to      R14C6B.F1 I_debouncer/SLICE_4
ROUTE         1     0.000      R14C6B.F1 to     R14C6B.DI1 I_debouncer/un1_r_debounce_cnt[6] (to clk_25m_c)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I_debouncer/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to     R14C6B.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to     R14C6B.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer/R_debounce_cnt[30]  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[30]  (to clk_25m_c +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay I_debouncer/SLICE_2 to I_debouncer/SLICE_2 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path I_debouncer/SLICE_2 to I_debouncer/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R14C7A.CLK to      R14C7A.Q1 I_debouncer/SLICE_2 (from clk_25m_c)
ROUTE         1     0.150      R14C7A.Q1 to      R14C7A.B1 I_debouncer/R_debounce_cnt[30]
CTOF_DEL    ---     0.059      R14C7A.B1 to      R14C7A.F1 I_debouncer/SLICE_2
ROUTE         1     0.000      R14C7A.F1 to     R14C7A.DI1 I_debouncer/un1_r_debounce_cnt[2] (to clk_25m_c)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I_debouncer/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to     R14C7A.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to     R14C7A.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer/R_debounce_cnt[20]  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[20]  (to clk_25m_c +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay I_debouncer/SLICE_7 to I_debouncer/SLICE_7 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path I_debouncer/SLICE_7 to I_debouncer/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R14C5B.CLK to      R14C5B.Q1 I_debouncer/SLICE_7 (from clk_25m_c)
ROUTE         1     0.150      R14C5B.Q1 to      R14C5B.B1 I_debouncer/R_debounce_cnt[20]
CTOF_DEL    ---     0.059      R14C5B.B1 to      R14C5B.F1 I_debouncer/SLICE_7
ROUTE         1     0.000      R14C5B.F1 to     R14C5B.DI1 I_debouncer/un1_r_debounce_cnt[12] (to clk_25m_c)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I_debouncer/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to     R14C5B.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to     R14C5B.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer/R_debounce_cnt[28]  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[28]  (to clk_25m_c +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay I_debouncer/SLICE_3 to I_debouncer/SLICE_3 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path I_debouncer/SLICE_3 to I_debouncer/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R14C6C.CLK to      R14C6C.Q1 I_debouncer/SLICE_3 (from clk_25m_c)
ROUTE         1     0.150      R14C6C.Q1 to      R14C6C.B1 I_debouncer/R_debounce_cnt[28]
CTOF_DEL    ---     0.059      R14C6C.B1 to      R14C6C.F1 I_debouncer/SLICE_3
ROUTE         1     0.000      R14C6C.F1 to     R14C6C.DI1 I_debouncer/un1_r_debounce_cnt[4] (to clk_25m_c)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I_debouncer/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to     R14C6C.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to     R14C6C.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              I_debouncer/R_debounce_cnt[24]  (from clk_25m_c +)
   Destination:    FF         Data in        I_debouncer/R_debounce_cnt[24]  (to clk_25m_c +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay I_debouncer/SLICE_5 to I_debouncer/SLICE_5 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path I_debouncer/SLICE_5 to I_debouncer/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R14C6A.CLK to      R14C6A.Q1 I_debouncer/SLICE_5 (from clk_25m_c)
ROUTE         1     0.150      R14C6A.Q1 to      R14C6A.B1 I_debouncer/R_debounce_cnt[24]
CTOF_DEL    ---     0.059      R14C6A.B1 to      R14C6A.F1 I_debouncer/SLICE_5
ROUTE         1     0.000      R14C6A.F1 to     R14C6A.DI1 I_debouncer/un1_r_debounce_cnt[8] (to clk_25m_c)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25m to I_debouncer/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to     R14C6A.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_25m to I_debouncer/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        19     0.674       30.PADDI to     R14C6A.CLK clk_25m_c
                  --------
                    0.674   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk_25m" 25.000000 MHz  |             |             |
;                                       |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk_key   Source: I_debouncer/SLICE_25.Q0   Loads: 7
   Covered under: FREQUENCY PORT "clk_25m" 25.000000 MHz ;

Clock Domain: clk_25m_c   Source: clk_25m.PAD   Loads: 19
   Covered under: FREQUENCY PORT "clk_25m" 25.000000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 602 paths, 2 nets, and 190 connections (95.48% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

