strict digraph "" {
	node [label="\N"];
	"1522:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f37fb69aad0>",
		clk_sens=False,
		fillcolor=gold,
		label="1522:AL",
		sens="['MRxClk', 'RxReset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['RxStartFrm', 'RxData', 'DetectionWindow', 'RxReset', 'ByteCntEq17', 'ByteCntEq16']"];
	"1523:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f37fb674dd0>",
		fillcolor=turquoise,
		label="1523:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1522:AL" -> "1523:BL"	 [cond="[]",
		lineno=None];
	"1531:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f37fb674f50>",
		fillcolor=springgreen,
		label="1531:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1532:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb674fd0>",
		fillcolor=firebrick,
		label="1532:NS
AssembledTimerValue[15:8] <= RxData[7:0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb674fd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1531:IF" -> "1532:NS"	 [cond="['DetectionWindow', 'ByteCntEq16']",
		label="(DetectionWindow & ByteCntEq16)",
		lineno=1531];
	"1524:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f37fb674410>",
		fillcolor=springgreen,
		label="1524:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1523:BL" -> "1524:IF"	 [cond="[]",
		lineno=None];
	"Leaf_1522:AL"	 [def_var="['AssembledTimerValue']",
		label="Leaf_1522:AL"];
	"1532:NS" -> "Leaf_1522:AL"	 [cond="[]",
		lineno=None];
	"1534:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb687250>",
		fillcolor=firebrick,
		label="1534:NS
AssembledTimerValue[7:0] <= RxData[7:0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb687250>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1534:NS" -> "Leaf_1522:AL"	 [cond="[]",
		lineno=None];
	"1527:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f37fb674110>",
		fillcolor=springgreen,
		label="1527:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1528:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb687650>",
		fillcolor=firebrick,
		label="1528:NS
AssembledTimerValue[15:0] <= 16'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb687650>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1527:IF" -> "1528:NS"	 [cond="['RxStartFrm']",
		label=RxStartFrm,
		lineno=1527];
	"1530:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f37fb674f10>",
		fillcolor=turquoise,
		label="1530:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1527:IF" -> "1530:BL"	 [cond="['RxStartFrm']",
		label="!(RxStartFrm)",
		lineno=1527];
	"1524:IF" -> "1527:IF"	 [cond="['RxReset']",
		label="!(RxReset)",
		lineno=1524];
	"1525:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb6878d0>",
		fillcolor=firebrick,
		label="1525:NS
AssembledTimerValue[15:0] <= 16'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37fb6878d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1524:IF" -> "1525:NS"	 [cond="['RxReset']",
		label=RxReset,
		lineno=1524];
	"1525:NS" -> "Leaf_1522:AL"	 [cond="[]",
		lineno=None];
	"1533:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f37fb687210>",
		fillcolor=springgreen,
		label="1533:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1533:IF" -> "1534:NS"	 [cond="['DetectionWindow', 'ByteCntEq17']",
		label="(DetectionWindow & ByteCntEq17)",
		lineno=1533];
	"1528:NS" -> "Leaf_1522:AL"	 [cond="[]",
		lineno=None];
	"1530:BL" -> "1531:IF"	 [cond="[]",
		lineno=None];
	"1530:BL" -> "1533:IF"	 [cond="[]",
		lineno=None];
}
