// Seed: 4221691602
module module_0 (
    output id_0,
    input logic id_1,
    output logic id_2,
    input id_3,
    output logic id_4,
    output reg id_5,
    input logic id_6,
    output id_7
);
  always @(negedge id_3) id_5 <= 1 ^ id_1;
endmodule
module module_1 (
    input id_0,
    output logic id_1,
    output logic id_2,
    input id_3,
    input id_4,
    output logic id_5,
    input id_6,
    input id_7,
    output id_8
);
  assign id_8[1-1] = id_3;
  logic id_9;
endmodule
