l1cache.default_stat : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_GetS_I : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 5739; SumSQ.u64 = 5739; Count.u64 = 5739; Min.u64 = 1; Max.u64 = 1; 
l1cache.stateEvent_GetS_S : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_GetS_M : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_GetX_I : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_GetX_S : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_GetX_M : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_GetSX_I : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_GetSX_S : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_GetSX_M : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_GetSResp_IS : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_GetXResp_IS : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 5739; SumSQ.u64 = 5739; Count.u64 = 5739; Min.u64 = 1; Max.u64 = 1; 
l1cache.stateEvent_GetXResp_IM : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_GetXResp_SM : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_Inv_I : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_Inv_S : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_Inv_IS : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_Inv_IM : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_Inv_SM : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_Inv_SB : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_Inv_IB : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_FetchInvX_I : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_FetchInvX_M : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_FetchInvX_IS : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_FetchInvX_IM : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_FetchInvX_SB : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_FetchInvX_IB : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_Fetch_I : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_Fetch_S : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_Fetch_IS : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_Fetch_IM : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_Fetch_SM : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_Fetch_IB : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_Fetch_SB : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_FetchInv_I : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_FetchInv_S : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_FetchInv_M : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_FetchInv_IS : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_FetchInv_IM : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_FetchInv_SM : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_FetchInv_SB : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_FetchInv_IB : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_ForceInv_I : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_ForceInv_S : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_ForceInv_M : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_ForceInv_IS : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_ForceInv_IM : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_ForceInv_SM : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_ForceInv_SB : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_ForceInv_IB : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_FlushLine_I : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_FlushLine_S : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_FlushLine_M : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_FlushLineInv_I : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_FlushLineInv_S : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_FlushLineInv_M : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_FlushLineResp_I : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_FlushLineResp_IB : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_FlushLineResp_SB : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.eventSent_GetS : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 5739; SumSQ.u64 = 5739; Count.u64 = 5739; Min.u64 = 1; Max.u64 = 1; 
l1cache.eventSent_GetX : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.eventSent_GetSX : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.eventSent_PutM : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.eventSent_NACK : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.eventSent_FlushLine : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.eventSent_FlushLineInv : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.eventSent_FetchResp : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.eventSent_FetchXResp : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.eventSent_AckInv : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.eventSent_GetSResp : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 5806159; SumSQ.u64 = 5806159; Count.u64 = 5806159; Min.u64 = 1; Max.u64 = 1; 
l1cache.eventSent_GetXResp : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.eventSent_FlushLineResp : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.eventSent_Put : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.eventSent_Get : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.eventSent_AckMove : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.eventSent_CustomReq : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.eventSent_CustomResp : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.eventSent_CustomAck : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.EventStalledForLockedCacheline : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.evict_I : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 5738; SumSQ.u64 = 5738; Count.u64 = 5738; Min.u64 = 1; Max.u64 = 1; 
l1cache.evict_S : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.evict_M : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.evict_IS : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.evict_IM : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.evict_SM : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.evict_SB : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.latency_GetS_hit : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 115368945; SumSQ.u64 = 4141030359; Count.u64 = 5800420; Min.u64 = 2; Max.u64 = 149; 
l1cache.latency_GetS_miss : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 501744; SumSQ.u64 = 43968726; Count.u64 = 5739; Min.u64 = 86; Max.u64 = 118; 
l1cache.latency_GetX_hit : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.latency_GetX_miss : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.latency_GetX_upgrade : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.latency_GetSX_hit : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.latency_GetSX_miss : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.latency_GetSX_upgrade : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.latency_FlushLine : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.latency_FlushLine_fail : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.latency_FlushLineInv : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.latency_FlushLineInv_fail : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.GetSHit_Arrival : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 5683475; SumSQ.u64 = 5683475; Count.u64 = 5683475; Min.u64 = 1; Max.u64 = 1; 
l1cache.GetXHit_Arrival : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.GetSXHit_Arrival : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.GetSHit_Blocked : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 116945; SumSQ.u64 = 116945; Count.u64 = 116945; Min.u64 = 1; Max.u64 = 1; 
l1cache.GetXHit_Blocked : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.GetSXHit_Blocked : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.GetSMiss_Arrival : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 5739; SumSQ.u64 = 5739; Count.u64 = 5739; Min.u64 = 1; Max.u64 = 1; 
l1cache.GetXMiss_Arrival : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.GetSXMiss_Arrival : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.GetSMiss_Blocked : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.GetXMiss_Blocked : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.GetSXMiss_Blocked : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.CacheHits : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 5800420; SumSQ.u64 = 5800420; Count.u64 = 5800420; Min.u64 = 1; Max.u64 = 1; 
l1cache.CacheMisses : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 5739; SumSQ.u64 = 5739; Count.u64 = 5739; Min.u64 = 1; Max.u64 = 1; 
l1cache.stateEvent_AckPut_I : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.eventSent_PutS : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.eventSent_PutE : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_GetS_E : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 5800420; SumSQ.u64 = 5800420; Count.u64 = 5800420; Min.u64 = 1; Max.u64 = 1; 
l1cache.stateEvent_GetX_E : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_GetSX_E : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_FlushLine_E : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_FlushLineInv_E : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_FetchInv_E : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_ForceInv_E : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.stateEvent_FetchInvX_E : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.evict_E : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.TotalEventsReceived : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 5811898; SumSQ.u64 = 5811898; Count.u64 = 5811898; Min.u64 = 1; Max.u64 = 1; 
l1cache.TotalEventsReplayed : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 116945; SumSQ.u64 = 116945; Count.u64 = 116945; Min.u64 = 1; Max.u64 = 1; 
l1cache.Put_uncache_recv : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.Get_uncache_recv : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.AckMove_uncache_recv : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.GetS_uncache_recv : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.GetX_uncache_recv : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.GetSX_uncache_recv : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.GetSResp_uncache_recv : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.GetXResp_uncache_recv : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.CustomReq_uncache_recv : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.CustomResp_uncache_recv : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.CustomAck_uncache_recv : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.NULLCMD_recv : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.GetS_recv : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 5806159; SumSQ.u64 = 5806159; Count.u64 = 5806159; Min.u64 = 1; Max.u64 = 1; 
l1cache.GetX_recv : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.GetSX_recv : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.FlushLine_recv : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.FlushLineInv_recv : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.GetSResp_recv : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.GetXResp_recv : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 5739; SumSQ.u64 = 5739; Count.u64 = 5739; Min.u64 = 1; Max.u64 = 1; 
l1cache.FlushLineResp_recv : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.Inv_recv : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.ForceInv_recv : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.Fetch_recv : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.FetchInv_recv : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.FetchInvX_recv : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.NACK_recv : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.AckPut_recv : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
l1cache.MSHR_occupancy : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 10361146; SumSQ.u64 = 366914426; Count.u64 = 4945762; Min.u64 = 0; Max.u64 = 64; 
l1cache.Bank_conflicts : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 93897226; SumSQ.u64 = 93897226; Count.u64 = 93897226; Min.u64 = 1; Max.u64 = 1; 
memory.requests_received_GetS : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 5739; SumSQ.u64 = 5739; Count.u64 = 5739; Min.u64 = 1; Max.u64 = 1; 
memory.requests_received_GetSX : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
memory.requests_received_GetX : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
memory.requests_received_PutM : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
memory.outstanding_requests : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 475019; SumSQ.u64 = 840117; Count.u64 = 4945762; Min.u64 = 0; Max.u64 = 4; 
memory.latency_GetS : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 475019; SumSQ.u64 = 39327597; Count.u64 = 5739; Min.u64 = 82; Max.u64 = 88; 
memory.latency_GetSX : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
memory.latency_GetX : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
memory.latency_PutM : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
memory.cycles_with_issue : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 11478; SumSQ.u64 = 11478; Count.u64 = 11478; Min.u64 = 1; Max.u64 = 1; 
memory.cycles_attempted_issue_but_rejected : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
memory.total_cycles : Accumulator : SimTime = 4945762000; Rank = 0; Sum.u64 = 4945762; SumSQ.u64 = 24460561760644; Count.u64 = 1; Min.u64 = 4945762; Max.u64 = 4945762; 
