# Curso System Verilog Rydev

This is a fork of original Alfonso Chacon course in order to introduce DSim tool
