// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
// Date        : Mon Sep 25 22:02:49 2023
// Host        : DESKTOP-OKHGI2I running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_awgn_inv_mapping_0_0_sim_netlist.v
// Design      : design_1_awgn_inv_mapping_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping
   (snr,
    noise_en,
    x,
    clk,
    llr,
    y);
  input [4:0]snr;
  input [0:0]noise_en;
  input [0:0]x;
  input clk;
  output [9:0]llr;
  output [18:0]y;

  wire clk;
  wire [9:0]llr;
  wire [0:0]noise_en;
  wire [4:0]snr;
  wire [0:0]x;
  wire [18:0]y;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_struct awgn_inv_mapping_struct
       (.clk(clk),
        .llr(llr),
        .noise_en(noise_en),
        .snr(snr),
        .x(x),
        .y(y));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized8 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x0
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x1
   (z_4,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_4;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized0__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_4(z_4));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x10
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized9 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x100
   (z_9,
    x,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized56 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_9(z_9));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x101
   (z_10,
    x,
    D,
    clk,
    a);
  output [0:0]z_10;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_10;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized57 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_10(z_10));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x102
   (z_9,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized58 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .z_9(z_9));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x103
   (z_9,
    D,
    clk);
  output [0:0]z_9;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized59 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_9(z_9));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x104
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized60 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x105
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized41 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x106
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized21 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x107
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized26__xdcDup__4 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x108
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized16 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x109
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized26 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x11
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized10 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x110
   (z_4,
    D,
    clk);
  output [0:0]z_4;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized40 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_4(z_4));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x12
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized11 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x13
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized6 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x14
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized7 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x15
   (z_9,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_9;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized12 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_9(z_9));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x16
   (z_10,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_10;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_10;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized13 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_10(z_10));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x17
   (z_9,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_9;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized14 addressable_shift_register
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x_x0(x_x0),
        .z_9(z_9));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x18
   (z_9,
    D,
    clk);
  output [0:0]z_9;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized15 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_9(z_9));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x19
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized16__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x2
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized1__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x20
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized17__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x21
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized18__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x22
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized2 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x23
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized19__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x24
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized4__xdcDup__2 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x25
   (z_5,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized19 addressable_shift_register
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x26
   (z_4,
    D,
    clk);
  output [0:0]z_4;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized20__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_4(z_4));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x27
   (z_5,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized21__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x28
   (z_3,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized22 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_3(z_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x29
   (z_4,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_4;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized23__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x3
   (z_3,
    D,
    clk);
  output [0:0]z_3;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__xdcDup__2 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_3(z_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x30
   (z_3,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized24__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_3(z_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x31
   (z_3,
    D,
    clk);
  output [0:0]z_3;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized1__xdcDup__2 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_3(z_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x32
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized21__xdcDup__2 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x33
   (z_6,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized25 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .z_6(z_6));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x34
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized16__xdcDup__2 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x35
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized26__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x36
   (z_7,
    x,
    D,
    clk,
    a);
  output [0:0]z_7;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized27__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_7(z_7));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x37
   (z_6,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized28__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_6(z_6));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x38
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized29 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x39
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized30 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x4
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized2__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x40
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized31 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x41
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized32 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x42
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized27 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x43
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized28__xdcDup__2 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x44
   (z_9,
    x,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized33 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_9(z_9));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x45
   (z_10,
    x,
    D,
    clk,
    a);
  output [0:0]z_10;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_10;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized34 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_10(z_10));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x46
   (z_9,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized35 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .z_9(z_9));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x47
   (z_9,
    D,
    clk);
  output [0:0]z_9;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized36 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_9(z_9));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x48
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized4__xdcDup__3 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x49
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized26__xdcDup__2 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x5
   (z_6,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized3 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_6(z_6));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x50
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized37__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x51
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized18 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x52
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized38 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x53
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized39__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x54
   (z_4,
    D,
    clk);
  output [0:0]z_4;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized40__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_4(z_4));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x55
   (z_5,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized41__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x56
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized24__xdcDup__2 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x57
   (z_4,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_4;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized23 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_4(z_4));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x58
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized24 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x59
   (z_3,
    D,
    clk);
  output [0:0]z_3;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized1__xdcDup__3 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_3(z_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x6
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized4__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x60
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized16__xdcDup__3 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x61
   (z_6,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized42__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_6(z_6));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x62
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized43__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x63
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized4__xdcDup__4 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x64
   (z_7,
    x,
    D,
    clk,
    a);
  output [0:0]z_7;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized44__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_7(z_7));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x65
   (z_6,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized45__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_6(z_6));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x66
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized28 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x67
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized46__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x68
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized47 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x69
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized48__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x7
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized5 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x70
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized44__xdcDup__2 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x71
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized45 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x72
   (z_9,
    x,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized49 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_9(z_9));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x73
   (z_10,
    x,
    D,
    clk,
    a);
  output [0:0]z_10;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_10;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized50 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_10(z_10));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x74
   (z_9,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized51 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_9(z_9));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x75
   (z_9,
    D,
    clk);
  output [0:0]z_9;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized52 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_9(z_9));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x76
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized43__xdcDup__2 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x77
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized4__xdcDup__5 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x78
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized17__xdcDup__2 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x79
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized39 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x8
   (z_7,
    x,
    D,
    clk,
    a);
  output [0:0]z_7;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized6__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_7(z_7));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x80
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized43 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x81
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized26__xdcDup__3 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x82
   (z_4,
    D,
    clk);
  output [0:0]z_4;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized20 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_4(z_4));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x83
   (z_5,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized16__xdcDup__4 addressable_shift_register
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x84
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x85
   (z_4,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_4;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized0 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_4(z_4));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x86
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized1__xdcDup__4 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x87
   (z_3,
    D,
    clk);
  output [0:0]z_3;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_3(z_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x88
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized37 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x89
   (z_6,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized53 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .z_6(z_6));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x9
   (z_6,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized7__xdcDup__1 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .z_6(z_6));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x90
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized17 addressable_shift_register
       (.D(D),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x91
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized4 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_5(z_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x92
   (z_7,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_7;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized54__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_7(z_7));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x93
   (z_6,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized55__xdcDup__1 addressable_shift_register
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_6(z_6));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x94
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized42 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x95
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized46 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x96
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized44 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x97
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized48 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x98
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized54 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_7(z_7));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x99
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized55 addressable_shift_register
       (.D(D),
        .clk(clk),
        .z_6(z_6));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i0,blk_mem_gen_v8_4_2,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_blk_mem_gen_i0
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [3:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [2:0]douta;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [2:0]NLW_U0_doutb_UNCONNECTED;
  wire [3:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [2:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "4" *) 
  (* C_ADDRB_WIDTH = "4" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.1688 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i0.mem" *) 
  (* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i0.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "16" *) 
  (* C_READ_DEPTH_B = "16" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "3" *) 
  (* C_READ_WIDTH_B = "3" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "16" *) 
  (* C_WRITE_DEPTH_B = "16" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "3" *) 
  (* C_WRITE_WIDTH_B = "3" *) 
  (* c_default_data = "0" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[2:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[3:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[3:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[2:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i0,blk_mem_gen_v8_4_2,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_blk_mem_gen_i0" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_blk_mem_gen_i0__4
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [3:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [2:0]douta;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [2:0]NLW_U0_doutb_UNCONNECTED;
  wire [3:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [2:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "4" *) 
  (* C_ADDRB_WIDTH = "4" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.1688 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i0.mem" *) 
  (* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i0.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "16" *) 
  (* C_READ_DEPTH_B = "16" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "3" *) 
  (* C_READ_WIDTH_B = "3" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "16" *) 
  (* C_WRITE_DEPTH_B = "16" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "3" *) 
  (* C_WRITE_WIDTH_B = "3" *) 
  (* c_default_data = "0" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2__4 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[2:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[3:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[3:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[2:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i0,blk_mem_gen_v8_4_2,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_blk_mem_gen_i0" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_blk_mem_gen_i0__5
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [3:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [2:0]douta;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [2:0]NLW_U0_doutb_UNCONNECTED;
  wire [3:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [2:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "4" *) 
  (* C_ADDRB_WIDTH = "4" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.1688 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i0.mem" *) 
  (* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i0.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "16" *) 
  (* C_READ_DEPTH_B = "16" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "3" *) 
  (* C_READ_WIDTH_B = "3" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "16" *) 
  (* C_WRITE_DEPTH_B = "16" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "3" *) 
  (* C_WRITE_WIDTH_B = "3" *) 
  (* c_default_data = "0" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2__5 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[2:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[3:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[3:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[2:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i0,blk_mem_gen_v8_4_2,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_blk_mem_gen_i0" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_blk_mem_gen_i0__6
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [3:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [2:0]douta;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [2:0]NLW_U0_doutb_UNCONNECTED;
  wire [3:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [2:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "4" *) 
  (* C_ADDRB_WIDTH = "4" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.1688 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i0.mem" *) 
  (* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i0.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "16" *) 
  (* C_READ_DEPTH_B = "16" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "3" *) 
  (* C_READ_WIDTH_B = "3" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "16" *) 
  (* C_WRITE_DEPTH_B = "16" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "3" *) 
  (* C_WRITE_WIDTH_B = "3" *) 
  (* c_default_data = "0" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2__6 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[2:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[3:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[3:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[2:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i1,blk_mem_gen_v8_4_2,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_blk_mem_gen_i1
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [7:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [9:0]douta;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [9:0]NLW_U0_doutb_UNCONNECTED;
  wire [7:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [9:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "8" *) 
  (* C_ADDRB_WIDTH = "8" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.459999 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i1.mem" *) 
  (* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i1.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "256" *) 
  (* C_READ_DEPTH_B = "256" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "10" *) 
  (* C_READ_WIDTH_B = "10" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "256" *) 
  (* C_WRITE_DEPTH_B = "256" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "10" *) 
  (* C_WRITE_WIDTH_B = "10" *) 
  (* c_default_data = "0" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2__parameterized1 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[9:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[7:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[7:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[9:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i1,blk_mem_gen_v8_4_2,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_blk_mem_gen_i1" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_blk_mem_gen_i1__4
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [7:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [9:0]douta;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [9:0]NLW_U0_doutb_UNCONNECTED;
  wire [7:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [9:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "8" *) 
  (* C_ADDRB_WIDTH = "8" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.459999 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i1.mem" *) 
  (* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i1.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "256" *) 
  (* C_READ_DEPTH_B = "256" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "10" *) 
  (* C_READ_WIDTH_B = "10" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "256" *) 
  (* C_WRITE_DEPTH_B = "256" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "10" *) 
  (* C_WRITE_WIDTH_B = "10" *) 
  (* c_default_data = "0" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2__parameterized1__4 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[9:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[7:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[7:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[9:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i1,blk_mem_gen_v8_4_2,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_blk_mem_gen_i1" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_blk_mem_gen_i1__5
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [7:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [9:0]douta;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [9:0]NLW_U0_doutb_UNCONNECTED;
  wire [7:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [9:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "8" *) 
  (* C_ADDRB_WIDTH = "8" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.459999 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i1.mem" *) 
  (* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i1.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "256" *) 
  (* C_READ_DEPTH_B = "256" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "10" *) 
  (* C_READ_WIDTH_B = "10" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "256" *) 
  (* C_WRITE_DEPTH_B = "256" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "10" *) 
  (* C_WRITE_WIDTH_B = "10" *) 
  (* c_default_data = "0" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2__parameterized1__5 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[9:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[7:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[7:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[9:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i1,blk_mem_gen_v8_4_2,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_blk_mem_gen_i1" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_blk_mem_gen_i1__6
   (clka,
    ena,
    addra,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [7:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [9:0]douta;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [9:0]NLW_U0_doutb_UNCONNECTED;
  wire [7:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [9:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "8" *) 
  (* C_ADDRB_WIDTH = "8" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.459999 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i1.mem" *) 
  (* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i1.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "256" *) 
  (* C_READ_DEPTH_B = "256" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "10" *) 
  (* C_READ_WIDTH_B = "10" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "256" *) 
  (* C_WRITE_DEPTH_B = "256" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "10" *) 
  (* C_WRITE_WIDTH_B = "10" *) 
  (* c_default_data = "0" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2__parameterized1__6 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[9:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[7:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[7:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[9:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_box_muller1
   (\reg_array[9].has_latency.u2 ,
    q,
    clk,
    \op_mem_91_20_reg[0][10] );
  output [0:0]\reg_array[9].has_latency.u2 ;
  output [9:0]q;
  input clk;
  input [0:0]\op_mem_91_20_reg[0][10] ;

  wire clk;
  wire [9:0]delay_q_net;
  wire [8:0]mux5_y_net;
  wire [0:0]\op_mem_91_20_reg[0][10] ;
  wire [9:0]q;
  wire [0:0]\reg_array[9].has_latency.u2 ;
  wire [9:0]result;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlconvert_658 convert
       (.clk(clk),
        .d(result),
        .\op_mem_91_20_reg[0][10] (\op_mem_91_20_reg[0][10] ),
        .q(q),
        .\reg_array[9].has_latency.u2 (\reg_array[9].has_latency.u2 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_f f
       (.A(mux5_y_net),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_g g
       (.clk(clk),
        .q(delay_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlmult__xdcDup__1 mult
       (.A(mux5_y_net),
        .clk(clk),
        .d(result),
        .q(delay_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_box_muller2
   (q,
    clk);
  output [9:0]q;
  input clk;

  wire clk;
  wire [9:0]delay_q_net;
  wire [8:0]mux5_y_net;
  wire [9:0]q;
  wire [9:0]result;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlconvert_425 convert
       (.clk(clk),
        .d(result),
        .q(q));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_fr1 fr1
       (.A(mux5_y_net),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_g2 g2
       (.clk(clk),
        .q(delay_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlmult__xdcDup__2 mult
       (.A(mux5_y_net),
        .clk(clk),
        .d(result),
        .q(delay_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_box_muller3
   (S,
    q,
    clk,
    \op_mem_91_20_reg[0][10] );
  output [0:0]S;
  output [9:0]q;
  input clk;
  input [0:0]\op_mem_91_20_reg[0][10] ;

  wire [0:0]S;
  wire clk;
  wire [9:0]delay_q_net;
  wire [8:0]mux5_y_net;
  wire [0:0]\op_mem_91_20_reg[0][10] ;
  wire [9:0]q;
  wire [9:0]result;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlconvert_191 convert
       (.S(S),
        .clk(clk),
        .d(result),
        .\op_mem_91_20_reg[0][10] (\op_mem_91_20_reg[0][10] ),
        .q(q));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_fr1_x0 fr1
       (.A(mux5_y_net),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_g2_x0 g2
       (.clk(clk),
        .q(delay_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlmult__xdcDup__3 mult
       (.A(mux5_y_net),
        .clk(clk),
        .d(result),
        .q(delay_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_box_muller4
   (q,
    clk);
  output [9:0]q;
  input clk;

  wire clk;
  wire [9:0]delay_q_net;
  wire [8:0]mux5_y_net;
  wire [9:0]q;
  wire [9:0]result;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlconvert convert
       (.clk(clk),
        .d(result),
        .q(q));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_fr1_x1 fr1
       (.A(mux5_y_net),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_g2_x1 g2
       (.clk(clk),
        .q(delay_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlmult mult
       (.A(mux5_y_net),
        .clk(clk),
        .d(result),
        .q(delay_q_net));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_addsub_v12_0_i0,c_addsub_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_addsub_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_addsub_v12_0_i0
   (A,
    B,
    CLK,
    CE,
    S);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [40:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [40:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF s_intf:c_out_intf:sinit_intf:sset_intf:bypass_intf:c_in_intf:add_intf:b_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 s_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef" *) output [40:0]S;

  wire [40:0]A;
  wire [40:0]B;
  wire CE;
  wire CLK;
  wire [40:0]S;
  wire NLW_U0_C_OUT_UNCONNECTED;

  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "41" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "00000000000000000000000000000000000000000" *) 
  (* C_B_WIDTH = "41" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* c_add_mode = "0" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_out_width = "41" *) 
  (* c_sinit_val = "0" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12 U0
       (.A(A),
        .ADD(1'b1),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_addsub_v12_0_i1,c_addsub_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_addsub_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_addsub_v12_0_i1
   (A,
    B,
    CLK,
    CE,
    S);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [18:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [18:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF s_intf:c_out_intf:sinit_intf:sset_intf:bypass_intf:c_in_intf:add_intf:b_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 s_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef" *) output [18:0]S;

  wire [18:0]A;
  wire [18:0]B;
  wire CE;
  wire CLK;
  wire [18:0]S;
  wire NLW_U0_C_OUT_UNCONNECTED;

  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "19" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "0000000000000000000" *) 
  (* C_B_WIDTH = "19" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* c_add_mode = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_out_width = "19" *) 
  (* c_sinit_val = "0" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12__parameterized1 U0
       (.A(A),
        .ADD(1'b1),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i0,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i0
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i0.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i0,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i0" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i0__3
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i0.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__3 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i0,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i0" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i0__4
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i0.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__4 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i1,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i1
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i1.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized1 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i10,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i10
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i10.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized19 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i11,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i11
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i11.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized21 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i12,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i12
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i12.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized23 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i13,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i13
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i13.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized25 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i14,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i14
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [3:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [3:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "4" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "9" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i14.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized27 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i15,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i15
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i15.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized29 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i16,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i16
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i16.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized31 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i17,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i17
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized33 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i17,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i17" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i17__5
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized33__5 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i17,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i17" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i17__6
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized33__6 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i17,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i17" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i17__7
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized33__7 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i17,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i17" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i17__8
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized33__8 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i18,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i18
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i18.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized35 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i18,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i18" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i18__3
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i18.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized35__3 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i18,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i18" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i18__4
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i18.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized35__4 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i19,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i19
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i19.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized37 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i19,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i19" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i19__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i19.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized37__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i1,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i1" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i1__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i1.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized1__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i2,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized3 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i20,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i20
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i20.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized39 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i20,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i20" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i20__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i20.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized39__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i21,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i21
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i21.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized41 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i21,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i21" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i21__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i21.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized41__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i22,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i22
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i22.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized43 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i22,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i22" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i22__3
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i22.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized43__3 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i22,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i22" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i22__4
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i22.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized43__4 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i23,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i23
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i23.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized45 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i24,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i24
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i24.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized47 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i24,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i24" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i24__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i24.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized47__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i25,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i25
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i25.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized49 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i25,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i25" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i25__3
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i25.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized49__3 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i25,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i25" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i25__4
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i25.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized49__4 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i26,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i26
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i26.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized51 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i27,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i27
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized53 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i27,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i27" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i27__5
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized53__5 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i27,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i27" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i27__6
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized53__6 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i27,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i27" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i27__7
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized53__7 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i27,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i27" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i27__8
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized53__8 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i28,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i28
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i28.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized55 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i28,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i28" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i28__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i28.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized55__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i29,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i29
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i29.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized57 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i29,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i29" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i29__3
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i29.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized57__3 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i29,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i29" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i29__4
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i29.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized57__4 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i2,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i2" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i2__5
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized3__5 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i2,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i2" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i2__6
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized3__6 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i2,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i2" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i2__7
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized3__7 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i2,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i2" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i2__8
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized3__8 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i3,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i3
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i3.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized5 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i30,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i30
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i30.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized59 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i31,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i31
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i31.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized61 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i32,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i32
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i32.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized63 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i33,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i33
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i33.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized65 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i34,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i34
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i34.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized67 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i35,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i35
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [3:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [3:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "4" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "9" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i35.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized69 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i36,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i36
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i36.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized71 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i37,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i37
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i37.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized73 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i38,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i38
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i38.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized75 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i38,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i38" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i38__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i38.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized75__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i39,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i39
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i39.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized77 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i3,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i3" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i3__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i3.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized5__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i4,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i4
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i4.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized7 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i40,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i40
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i40.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized79 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i40,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i40" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i40__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i40.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized79__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i41,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i41
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i41.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized81 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i41,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i41" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i41__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i41.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized81__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i42,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i42
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i42.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized83 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i42,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i42" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i42__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i42.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized83__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i43,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i43
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i43.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized85 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i43,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i43" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i43__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i43.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized85__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i44,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i44
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i44.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized87 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i44,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i44" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i44__3
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i44.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized87__3 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i44,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i44" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i44__4
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i44.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized87__4 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i45,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i45
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i45.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized89 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i45,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i45" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i45__3
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i45.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized89__3 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i45,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i45" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i45__4
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i45.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized89__4 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i46,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i46
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i46.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized91 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i46,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i46" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i46__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i46.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized91__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i47,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i47
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i47.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized93 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i47,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i47" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i47__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i47.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized93__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i48,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i48
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i48.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized95 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i49,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i49
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i49.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized97 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i49,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i49" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i49__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i49.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized97__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i5
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized9 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i50,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i50
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i50.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized99 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i51,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i51
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [3:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [3:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "4" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "9" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i51.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized101 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i52,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i52
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i52.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized103 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i53,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i53
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i53.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized105 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i54,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i54
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i54.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized107 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i55,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i55
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i55.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized109 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i55,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i55" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i55__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i55.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized109__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i56,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i56
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i56.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized111 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i56,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i56" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i56__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i56.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized111__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i57,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i57
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i57.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized113 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i58,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i58
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [3:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [3:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "4" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "9" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i58.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized115 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i59,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i59
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i59.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized117 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i5" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i5__10
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized9__10 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i5" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i5__6
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized9__6 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i5" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i5__7
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized9__7 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i5" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i5__8
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized9__8 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i5" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i5__9
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized9__9 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i6,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i6
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i6.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized11 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i60,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i60
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i60.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized119 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i61,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i61
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [1:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i61.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized121 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i7,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i7
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i7.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized13 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i7,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i7" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i7__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i7.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized13__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i8,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i8
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i8.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized15 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i8,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_c_shift_ram_v12_0_i8" *) 
(* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i8__2
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i8.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized15__2 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i9,c_shift_ram_v12_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i9
   (A,
    D,
    CLK,
    CE,
    Q);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [2:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 d_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME d_intf, LAYERED_METADATA undef" *) input [0:0]D;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:sinit_intf:sset_intf:d_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i9.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized17 U0
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i0,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i0
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:8]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \<const0> ;
  assign qspo[7:0] = \^qspo [7:0];
  GND GND
       (.G(\<const0> ));
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i0.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({NLW_U0_qspo_UNCONNECTED[8],\^qspo }),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i0,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i0" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i0__4
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:8]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \<const0> ;
  assign qspo[7:0] = \^qspo [7:0];
  GND GND
       (.G(\<const0> ));
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i0.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__4 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({NLW_U0_qspo_UNCONNECTED[8],\^qspo }),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i0,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i0" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i0__5
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:8]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \<const0> ;
  assign qspo[7:0] = \^qspo [7:0];
  GND GND
       (.G(\<const0> ));
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i0.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__5 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({NLW_U0_qspo_UNCONNECTED[8],\^qspo }),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i0,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i0" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i0__6
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:8]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \<const0> ;
  assign qspo[7:0] = \^qspo [7:0];
  GND GND
       (.G(\<const0> ));
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i0.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__6 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({NLW_U0_qspo_UNCONNECTED[8],\^qspo }),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i1,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i1
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [6:6]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \^qspo [8];
  assign qspo[7] = \^qspo [6];
  assign qspo[6:0] = \^qspo [6:0];
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i1.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized1 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({\^qspo [8],\^qspo [6],NLW_U0_qspo_UNCONNECTED[6],\^qspo [5:0]}),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i1,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i1" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i1__4
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [6:6]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \^qspo [8];
  assign qspo[7] = \^qspo [6];
  assign qspo[6:0] = \^qspo [6:0];
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i1.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized1__4 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({\^qspo [8],\^qspo [6],NLW_U0_qspo_UNCONNECTED[6],\^qspo [5:0]}),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i1,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i1" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i1__5
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [6:6]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \^qspo [8];
  assign qspo[7] = \^qspo [6];
  assign qspo[6:0] = \^qspo [6:0];
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i1.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized1__5 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({\^qspo [8],\^qspo [6],NLW_U0_qspo_UNCONNECTED[6],\^qspo [5:0]}),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i1,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i1" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i1__6
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [6:6]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \^qspo [8];
  assign qspo[7] = \^qspo [6];
  assign qspo[6:0] = \^qspo [6:0];
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i1.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized1__6 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({\^qspo [8],\^qspo [6],NLW_U0_qspo_UNCONNECTED[6],\^qspo [5:0]}),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i2,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i2
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i2.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized3 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(qspo),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i2,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i2" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i2__4
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i2.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized3__4 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(qspo),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i2,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i2" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i2__5
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i2.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized3__5 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(qspo),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i2,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i2" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i2__6
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i2.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized3__6 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(qspo),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i3,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i3
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i3.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized5 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(qspo),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i3,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i3" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i3__4
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i3.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized5__4 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(qspo),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i3,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i3" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i3__5
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i3.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized5__5 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(qspo),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i3,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i3" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i3__6
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i3.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized5__6 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(qspo),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i4,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i4
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [7:7]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \^qspo [7];
  assign qspo[7:0] = \^qspo [7:0];
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i4.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized7 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({\^qspo [7],NLW_U0_qspo_UNCONNECTED[7],\^qspo [6:0]}),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i4,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i4" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i4__4
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [7:7]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \^qspo [7];
  assign qspo[7:0] = \^qspo [7:0];
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i4.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized7__4 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({\^qspo [7],NLW_U0_qspo_UNCONNECTED[7],\^qspo [6:0]}),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i4,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i4" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i4__5
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [7:7]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \^qspo [7];
  assign qspo[7:0] = \^qspo [7:0];
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i4.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized7__5 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({\^qspo [7],NLW_U0_qspo_UNCONNECTED[7],\^qspo [6:0]}),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i4,dist_mem_gen_v8_0_12,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_dist_mem_gen_i4" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i4__6
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [8:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;
  wire [8:0]NLW_U0_dpo_UNCONNECTED;
  wire [8:0]NLW_U0_qdpo_UNCONNECTED;
  wire [7:7]NLW_U0_qspo_UNCONNECTED;
  wire [8:0]NLW_U0_spo_UNCONNECTED;

  assign qspo[8] = \^qspo [7];
  assign qspo[7:0] = \^qspo [7:0];
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_dist_mem_gen_i4.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "9" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized7__6 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[8:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[8:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo({\^qspo [7],NLW_U0_qspo_UNCONNECTED[7],\^qspo [6:0]}),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[8:0]),
        .we(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_f
   (A,
    clk);
  output [8:0]A;
  input clk;

  wire [8:0]A;
  wire clk;
  wire [3:0]concat2_y_net_x0;
  wire [3:0]concat2_y_net_x1;
  wire [3:0]concat2_y_net_x2;
  wire [3:0]concat2_y_net_x3;
  wire [3:0]concat2_y_net_x4;
  wire [8:0]delay5_q_net;
  wire [8:0]delay6_q_net;
  wire [8:0]delay7_q_net;
  wire [8:0]delay8_q_net;
  wire [8:0]delay9_q_net;
  wire [8:0]rom1_data_net;
  wire [8:0]rom2_data_net;
  wire [8:0]rom3_data_net;
  wire [8:0]rom4_data_net;
  wire [2:0]rom5_data_net;
  wire [8:0]rom_data_net;
  wire sel1_op_net;
  wire sel2_op_net;
  wire sel3_op_net;
  wire sel4_op_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_724 delay5
       (.clk(clk),
        .d(rom_data_net),
        .q(delay5_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_725 delay6
       (.clk(clk),
        .d(rom1_data_net),
        .q(delay6_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_726 delay7
       (.clk(clk),
        .d(rom2_data_net),
        .q(delay7_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_727 delay8
       (.clk(clk),
        .d(rom3_data_net),
        .q(delay8_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_728 delay9
       (.clk(clk),
        .d(rom4_data_net),
        .q(delay9_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero iszero
       (.a(concat2_y_net_x3),
        .addra(sel1_op_net),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero1 iszero1
       (.a(concat2_y_net_x2),
        .addra(sel2_op_net),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero2 iszero2
       (.a(concat2_y_net_x1),
        .addra(sel3_op_net),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero3 iszero3
       (.a(concat2_y_net_x0),
        .addra(sel4_op_net),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_17_2 lfsr_17_2
       (.a(concat2_y_net_x3),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_25_1 lfsr_25_1
       (.a(concat2_y_net_x2),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_29_2 lfsr_29_2
       (.a(concat2_y_net_x1),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_31_2 lfsr_31_2
       (.a(concat2_y_net_x0),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_41_2 lfsr_41_2
       (.clk(clk),
        .x_x0(concat2_y_net_x4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_8ec07b287d_729 mux5
       (.A(A),
        .clk(clk),
        .douta(rom5_data_net),
        .\pipe_22_22_reg[0][8]_0 (delay6_q_net),
        .\pipe_22_22_reg[0][8]_1 (delay5_q_net),
        .\pipe_22_22_reg[0][8]_2 (delay8_q_net),
        .\pipe_22_22_reg[0][8]_3 (delay7_q_net),
        .q(delay9_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__xdcDup__1 rom
       (.a(concat2_y_net_x3),
        .clk(clk),
        .qspo(rom_data_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized0__xdcDup__1 rom1
       (.a(concat2_y_net_x2),
        .clk(clk),
        .qspo(rom1_data_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized1__xdcDup__1 rom2
       (.a(concat2_y_net_x1),
        .clk(clk),
        .qspo(rom2_data_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized2__xdcDup__1 rom3
       (.a(concat2_y_net_x0),
        .clk(clk),
        .qspo(rom3_data_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized3__xdcDup__1 rom4
       (.clk(clk),
        .qspo(rom4_data_net),
        .x_x0(concat2_y_net_x4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom__xdcDup__1 rom5
       (.addra({sel4_op_net,sel3_op_net,sel2_op_net,sel1_op_net}),
        .clk(clk),
        .douta(rom5_data_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_fr1
   (A,
    clk);
  output [8:0]A;
  input clk;

  wire [8:0]A;
  wire clk;
  wire [3:0]concat2_y_net_x0;
  wire [3:0]concat2_y_net_x1;
  wire [3:0]concat2_y_net_x2;
  wire [3:0]concat2_y_net_x3;
  wire [3:0]concat2_y_net_x4;
  wire [8:0]delay5_q_net;
  wire [8:0]delay6_q_net;
  wire [8:0]delay7_q_net;
  wire [8:0]delay8_q_net;
  wire [8:0]delay9_q_net;
  wire [8:0]rom1_data_net;
  wire [8:0]rom2_data_net;
  wire [8:0]rom3_data_net;
  wire [8:0]rom4_data_net;
  wire [2:0]rom6_data_net;
  wire [8:0]rom_data_net;
  wire sel1_op_net;
  wire sel2_op_net;
  wire sel3_op_net;
  wire sel4_op_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_489 delay5
       (.clk(clk),
        .d(rom_data_net),
        .q(delay5_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_490 delay6
       (.clk(clk),
        .d(rom1_data_net),
        .q(delay6_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_491 delay7
       (.clk(clk),
        .d(rom2_data_net),
        .q(delay7_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_492 delay8
       (.clk(clk),
        .d(rom3_data_net),
        .q(delay8_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_493 delay9
       (.clk(clk),
        .d(rom4_data_net),
        .q(delay9_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero_x0 iszero
       (.a(concat2_y_net_x2),
        .addra(sel1_op_net),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero1_x0 iszero1
       (.a(concat2_y_net_x1),
        .addra(sel2_op_net),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero2_x0 iszero2
       (.a(concat2_y_net_x0),
        .addra(sel3_op_net),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero3_x0 iszero3
       (.a(concat2_y_net_x4),
        .addra(sel4_op_net),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_17_2_x0 lfsr_17_2
       (.clk(clk),
        .x_x0(concat2_y_net_x3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_25_2 lfsr_25_2
       (.a(concat2_y_net_x2),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_29_2_x0 lfsr_29_2
       (.a(concat2_y_net_x1),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_31_2_x0 lfsr_31_2
       (.a(concat2_y_net_x0),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_41_2_x0 lfsr_41_2
       (.a(concat2_y_net_x4),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_8ec07b287d_494 mux5
       (.A(A),
        .clk(clk),
        .douta(rom6_data_net),
        .\pipe_22_22_reg[0][8]_0 (delay6_q_net),
        .\pipe_22_22_reg[0][8]_1 (delay5_q_net),
        .\pipe_22_22_reg[0][8]_2 (delay8_q_net),
        .\pipe_22_22_reg[0][8]_3 (delay7_q_net),
        .q(delay9_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__xdcDup__2 rom
       (.a(concat2_y_net_x2),
        .clk(clk),
        .qspo(rom_data_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized0__xdcDup__2 rom1
       (.a(concat2_y_net_x1),
        .clk(clk),
        .qspo(rom1_data_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized1__xdcDup__2 rom2
       (.a(concat2_y_net_x0),
        .clk(clk),
        .qspo(rom2_data_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized2__xdcDup__2 rom3
       (.a(concat2_y_net_x4),
        .clk(clk),
        .qspo(rom3_data_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized3__xdcDup__2 rom4
       (.clk(clk),
        .qspo(rom4_data_net),
        .x_x0(concat2_y_net_x3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom__xdcDup__2 rom6
       (.addra({sel4_op_net,sel3_op_net,sel2_op_net,sel1_op_net}),
        .clk(clk),
        .douta(rom6_data_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_fr1_x0
   (A,
    clk);
  output [8:0]A;
  input clk;

  wire [8:0]A;
  wire clk;
  wire [3:0]concat2_y_net_x0;
  wire [3:0]concat2_y_net_x1;
  wire [3:0]concat2_y_net_x2;
  wire [3:0]concat2_y_net_x3;
  wire [3:0]concat2_y_net_x4;
  wire [8:0]delay1_q_net;
  wire [8:0]delay2_q_net;
  wire [8:0]delay3_q_net;
  wire [8:0]delay4_q_net;
  wire [8:0]delay_q_net;
  wire [8:0]rom1_data_net;
  wire [8:0]rom2_data_net;
  wire [8:0]rom3_data_net;
  wire [8:0]rom4_data_net;
  wire [2:0]rom6_data_net;
  wire [8:0]rom_data_net;
  wire sel1_op_net;
  wire sel2_op_net;
  wire sel3_op_net;
  wire sel4_op_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_253 delay
       (.clk(clk),
        .d(rom_data_net),
        .q(delay_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_254 delay1
       (.clk(clk),
        .d(rom1_data_net),
        .q(delay1_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_255 delay2
       (.clk(clk),
        .d(rom2_data_net),
        .q(delay2_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_256 delay3
       (.clk(clk),
        .d(rom3_data_net),
        .q(delay3_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_257 delay4
       (.clk(clk),
        .d(rom4_data_net),
        .q(delay4_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero_x1 iszero
       (.a(concat2_y_net_x1),
        .addra(sel1_op_net),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero1_x1 iszero1
       (.a(concat2_y_net_x0),
        .addra(sel2_op_net),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero2_x1 iszero2
       (.a(concat2_y_net_x4),
        .addra(sel3_op_net),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero3_x1 iszero3
       (.a(concat2_y_net_x3),
        .addra(sel4_op_net),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_17_2_x1 lfsr_17_2
       (.a(concat2_y_net_x3),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_25_2_x0 lfsr_25_2
       (.clk(clk),
        .x_x0(concat2_y_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_29_2_x1 lfsr_29_2
       (.a(concat2_y_net_x1),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_31_2_x1 lfsr_31_2
       (.a(concat2_y_net_x0),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_41_2_x1 lfsr_41_2
       (.a(concat2_y_net_x4),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_8ec07b287d_258 mux5
       (.A(A),
        .clk(clk),
        .douta(rom6_data_net),
        .\pipe_22_22_reg[0][8]_0 (delay1_q_net),
        .\pipe_22_22_reg[0][8]_1 (delay_q_net),
        .\pipe_22_22_reg[0][8]_2 (delay3_q_net),
        .\pipe_22_22_reg[0][8]_3 (delay2_q_net),
        .q(delay4_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__xdcDup__3 rom
       (.a(concat2_y_net_x1),
        .clk(clk),
        .qspo(rom_data_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized0__xdcDup__3 rom1
       (.a(concat2_y_net_x0),
        .clk(clk),
        .qspo(rom1_data_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized1__xdcDup__3 rom2
       (.a(concat2_y_net_x4),
        .clk(clk),
        .qspo(rom2_data_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized2__xdcDup__3 rom3
       (.a(concat2_y_net_x3),
        .clk(clk),
        .qspo(rom3_data_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized3__xdcDup__3 rom4
       (.clk(clk),
        .qspo(rom4_data_net),
        .x_x0(concat2_y_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom__xdcDup__3 rom6
       (.addra({sel4_op_net,sel3_op_net,sel2_op_net,sel1_op_net}),
        .clk(clk),
        .douta(rom6_data_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_fr1_x1
   (A,
    clk);
  output [8:0]A;
  input clk;

  wire [8:0]A;
  wire clk;
  wire [3:0]concat2_y_net_x0;
  wire [3:0]concat2_y_net_x1;
  wire [3:0]concat2_y_net_x2;
  wire [3:0]concat2_y_net_x3;
  wire [3:0]concat2_y_net_x4;
  wire [8:0]delay1_q_net;
  wire [8:0]delay2_q_net;
  wire [8:0]delay3_q_net;
  wire [8:0]delay4_q_net;
  wire [8:0]delay_q_net;
  wire [8:0]rom1_data_net;
  wire [8:0]rom2_data_net;
  wire [8:0]rom3_data_net;
  wire [8:0]rom4_data_net;
  wire [2:0]rom6_data_net;
  wire [8:0]rom_data_net;
  wire sel1_op_net;
  wire sel2_op_net;
  wire sel3_op_net;
  wire sel4_op_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay delay
       (.clk(clk),
        .d(rom_data_net),
        .q(delay_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_45 delay1
       (.clk(clk),
        .d(rom1_data_net),
        .q(delay1_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_46 delay2
       (.clk(clk),
        .d(rom2_data_net),
        .q(delay2_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_47 delay3
       (.clk(clk),
        .d(rom3_data_net),
        .q(delay3_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_48 delay4
       (.clk(clk),
        .d(rom4_data_net),
        .q(delay4_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero_x2 iszero
       (.a(concat2_y_net_x0),
        .addra(sel1_op_net),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero1_x2 iszero1
       (.a(concat2_y_net_x4),
        .addra(sel2_op_net),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero2_x2 iszero2
       (.a(concat2_y_net_x3),
        .addra(sel3_op_net),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero3_x2 iszero3
       (.a(concat2_y_net_x2),
        .addra(sel4_op_net),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_17_2_x2 lfsr_17_2
       (.a(concat2_y_net_x3),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_25_2_x1 lfsr_25_2
       (.a(concat2_y_net_x2),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_29_2_x2 lfsr_29_2
       (.clk(clk),
        .x_x0(concat2_y_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_31_2_x2 lfsr_31_2
       (.a(concat2_y_net_x0),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_41_2_x2 lfsr_41_2
       (.a(concat2_y_net_x4),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_8ec07b287d mux5
       (.A(A),
        .clk(clk),
        .douta(rom6_data_net),
        .\pipe_22_22_reg[0][8]_0 (delay1_q_net),
        .\pipe_22_22_reg[0][8]_1 (delay_q_net),
        .\pipe_22_22_reg[0][8]_2 (delay3_q_net),
        .\pipe_22_22_reg[0][8]_3 (delay2_q_net),
        .q(delay4_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist rom
       (.a(concat2_y_net_x0),
        .clk(clk),
        .qspo(rom_data_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized0 rom1
       (.a(concat2_y_net_x4),
        .clk(clk),
        .qspo(rom1_data_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized1 rom2
       (.a(concat2_y_net_x3),
        .clk(clk),
        .qspo(rom2_data_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized2 rom3
       (.a(concat2_y_net_x2),
        .clk(clk),
        .qspo(rom3_data_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized3 rom4
       (.clk(clk),
        .qspo(rom4_data_net),
        .x_x0(concat2_y_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom rom6
       (.addra({sel4_op_net,sel3_op_net,sel2_op_net,sel1_op_net}),
        .clk(clk),
        .douta(rom6_data_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_g
   (q,
    clk);
  output [9:0]q;
  input clk;

  wire clk;
  wire [7:0]concat6_y_net;
  wire [9:0]q;
  wire [9:0]rom_data_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay__parameterized0_660 delay
       (.clk(clk),
        .d(rom_data_net),
        .q(q));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_47_5 lfsr_47_5
       (.clk(clk),
        .x_x0(concat6_y_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom__parameterized0__xdcDup__1 rom
       (.clk(clk),
        .douta(rom_data_net),
        .x_x0(concat6_y_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_g2
   (q,
    clk);
  output [9:0]q;
  input clk;

  wire clk;
  wire [7:0]concat6_y_net;
  wire [9:0]q;
  wire [9:0]rom_data_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay__parameterized0_427 delay
       (.clk(clk),
        .d(rom_data_net),
        .q(q));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_47_5_x0 lfsr_47_5
       (.clk(clk),
        .x_x0(concat6_y_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom__parameterized0__xdcDup__2 rom
       (.clk(clk),
        .douta(rom_data_net),
        .x_x0(concat6_y_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_g2_x0
   (q,
    clk);
  output [9:0]q;
  input clk;

  wire clk;
  wire [7:0]concat6_y_net;
  wire [9:0]q;
  wire [9:0]rom_data_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay__parameterized0 delay
       (.clk(clk),
        .d(rom_data_net),
        .q(q));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_47_5_x1 lfsr_47_5
       (.clk(clk),
        .x_x0(concat6_y_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom__parameterized0__xdcDup__3 rom
       (.clk(clk),
        .douta(rom_data_net),
        .x_x0(concat6_y_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_g2_x1
   (q,
    clk);
  output [9:0]q;
  input clk;

  wire clk;
  wire [7:0]concat6_y_net;
  wire [7:0]delay1_q_net;
  wire [9:0]q;
  wire [9:0]rom_data_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay__parameterized1 delay
       (.clk(clk),
        .d(rom_data_net),
        .q(q));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay__parameterized2 delay1
       (.clk(clk),
        .q(delay1_q_net),
        .x_x0(concat6_y_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_47_5_x2 lfsr_47_5
       (.clk(clk),
        .x_x0(concat6_y_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom__parameterized0 rom
       (.clk(clk),
        .douta(rom_data_net),
        .q(delay1_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_878 sel1
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero1
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_877 sel2
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero1_x0
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_644 sel2
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero1_x1
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_411 sel2
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero1_x2
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_179 sel2
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero2
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_876 sel3
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero2_x0
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_643 sel3
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero2_x1
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_410 sel3
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero2_x2
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_178 sel3
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero3
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_875 sel4
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero3_x0
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_642 sel4
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero3_x1
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_409 sel4
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero3_x2
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee sel4
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero_x0
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_645 sel1
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero_x1
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_412 sel1
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_iszero_x2
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_180 sel1
       (.a(a),
        .addra(addra),
        .clk(clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_17_2
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_847 x
       (.a(a[3]),
        .clk(clk),
        .z_4(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x1 x1
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical_y_net),
        .z_3(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_848 x2
       (.a(a[2]),
        .clk(clk),
        .z_3(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_849 x3
       (.a(a[1]),
        .clk(clk),
        .z_3(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_850 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (a[3]),
        .x(logical1_y_net),
        .z_3(addressable_shift_register_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x5 x5
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical_y_net),
        .z_4(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x6 x6
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x(logical3_y_net),
        .z_3(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x7 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_3(addressable_shift_register_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_17_2_x0
   (x_x0,
    clk);
  output [3:0]x_x0;
  input clk;

  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;
  wire [3:0]x_x0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_614 x
       (.clk(clk),
        .x_x0(x_x0[3]),
        .z_4(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x31 x1
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical_y_net),
        .x_x0(x_x0[0]),
        .z_3(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_615 x2
       (.clk(clk),
        .x_x0(x_x0[2]),
        .z_3(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_616 x3
       (.clk(clk),
        .x_x0(x_x0[1]),
        .z_3(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_617 x4
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (x_x0[3]),
        .x(logical1_y_net),
        .x_x0(x_x0[0]),
        .z_3(addressable_shift_register_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x32 x5
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical_y_net),
        .x_x0(x_x0[2]),
        .z_4(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x33 x6
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .x(logical3_y_net),
        .x_x0(x_x0[1]),
        .z_3(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x34 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_3(addressable_shift_register_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_17_2_x1
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_381 x
       (.a(a[3]),
        .clk(clk),
        .z_4(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x59 x1
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical_y_net),
        .z_3(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_382 x2
       (.a(a[2]),
        .clk(clk),
        .z_3(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_383 x3
       (.a(a[1]),
        .clk(clk),
        .z_3(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_384 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (a[3]),
        .x(logical1_y_net),
        .z_3(addressable_shift_register_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x60 x5
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical_y_net),
        .z_4(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x61 x6
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x(logical3_y_net),
        .z_3(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x62 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_3(addressable_shift_register_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_17_2_x2
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_152 x
       (.a(a[3]),
        .clk(clk),
        .z_4(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x87 x1
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical_y_net),
        .z_3(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_153 x2
       (.a(a[2]),
        .clk(clk),
        .z_3(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_154 x3
       (.a(a[1]),
        .clk(clk),
        .z_3(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_155 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (a[3]),
        .x(logical1_y_net),
        .z_3(addressable_shift_register_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x88 x5
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical_y_net),
        .z_4(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x89 x6
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x(logical3_y_net),
        .z_3(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x90 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_3(addressable_shift_register_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_25_1
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_820 x
       (.a(a[3]),
        .clk(clk),
        .z_6(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x2 x1
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical_y_net),
        .z_5(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_821 x2
       (.a(a[2]),
        .clk(clk),
        .z_5(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_822 x3
       (.a(a[1]),
        .clk(clk),
        .z_5(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_823 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (a[3]),
        .x(logical1_y_net),
        .z_5(addressable_shift_register_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x8 x5
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical_y_net),
        .z_6(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x9 x6
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x(logical3_y_net),
        .z_5(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x10 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_5(addressable_shift_register_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_25_2
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_586 x
       (.a(a[3]),
        .clk(clk),
        .z_6(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x35 x1
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical_y_net),
        .z_5(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_587 x2
       (.a(a[2]),
        .clk(clk),
        .z_5(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_588 x3
       (.a(a[1]),
        .clk(clk),
        .z_5(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_589 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (a[3]),
        .x(logical1_y_net),
        .z_5(addressable_shift_register_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x36 x5
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical_y_net),
        .z_6(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x37 x6
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .x(logical3_y_net),
        .z_5(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x38 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_5(addressable_shift_register_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_25_2_x0
   (x_x0,
    clk);
  output [3:0]x_x0;
  input clk;

  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;
  wire [3:0]x_x0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_353 x
       (.clk(clk),
        .x_x0(x_x0[3]),
        .z_6(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x63 x1
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical_y_net),
        .x_x0(x_x0[0]),
        .z_5(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_354 x2
       (.clk(clk),
        .x_x0(x_x0[2]),
        .z_5(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_355 x3
       (.clk(clk),
        .x_x0(x_x0[1]),
        .z_5(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_356 x4
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (x_x0[3]),
        .x(logical1_y_net),
        .x_x0(x_x0[0]),
        .z_5(addressable_shift_register_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x64 x5
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical_y_net),
        .x_x0(x_x0[2]),
        .z_6(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x65 x6
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x(logical3_y_net),
        .x_x0(x_x0[1]),
        .z_5(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x66 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_5(addressable_shift_register_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_25_2_x1
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_125 x
       (.a(a[3]),
        .clk(clk),
        .z_6(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x91 x1
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical_y_net),
        .z_5(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_126 x2
       (.a(a[2]),
        .clk(clk),
        .z_5(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_127 x3
       (.a(a[1]),
        .clk(clk),
        .z_5(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_128 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (a[3]),
        .x(logical1_y_net),
        .z_5(addressable_shift_register_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x92 x5
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical_y_net),
        .z_6(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x93 x6
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x(logical3_y_net),
        .z_5(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x94 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_5(addressable_shift_register_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_29_2
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_793 x
       (.a(a[3]),
        .clk(clk),
        .z_7(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_794 x2
       (.a(a[2]),
        .clk(clk),
        .z_6(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_795 x3
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (a[3]),
        .x(logical1_y_net),
        .z_6(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_796 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (a[2]),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x11 x5
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical3_y_net),
        .z_7(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x12 x6
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical1_y_net),
        .z_6(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x13 x7
       (.clk(clk),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x14 x8
       (.clk(clk),
        .x(logical3_y_net),
        .z_6(addressable_shift_register_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_29_2_x0
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_559 x
       (.a(a[3]),
        .clk(clk),
        .z_7(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_560 x2
       (.a(a[2]),
        .clk(clk),
        .z_6(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_561 x3
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (a[3]),
        .x(logical1_y_net),
        .z_6(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_562 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (a[2]),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x39 x5
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical3_y_net),
        .z_7(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x40 x6
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical_y_net),
        .x(logical1_y_net),
        .z_6(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x41 x7
       (.clk(clk),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x42 x8
       (.clk(clk),
        .x(logical3_y_net),
        .z_6(addressable_shift_register_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_29_2_x1
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_325 x
       (.a(a[3]),
        .clk(clk),
        .z_7(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_326 x2
       (.a(a[2]),
        .clk(clk),
        .z_6(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_327 x3
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (a[3]),
        .x(logical1_y_net),
        .z_6(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_328 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (a[2]),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x67 x5
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical3_y_net),
        .z_7(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x68 x6
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical_y_net),
        .x(logical1_y_net),
        .z_6(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x69 x7
       (.clk(clk),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x70 x8
       (.clk(clk),
        .x(logical3_y_net),
        .z_6(addressable_shift_register_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_29_2_x2
   (x_x0,
    clk);
  output [3:0]x_x0;
  input clk;

  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;
  wire [3:0]x_x0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_98 x
       (.clk(clk),
        .x_x0(x_x0[3]),
        .z_7(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_99 x2
       (.clk(clk),
        .x_x0(x_x0[2]),
        .z_6(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_100 x3
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (x_x0[3]),
        .x(logical1_y_net),
        .x_x0(x_x0[1]),
        .z_6(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_101 x4
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (x_x0[2]),
        .x(logical2_y_net),
        .x_x0(x_x0[0]),
        .z_6(addressable_shift_register_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x95 x5
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical3_y_net),
        .x_x0(x_x0[1]),
        .z_7(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x96 x6
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical_y_net),
        .x(logical1_y_net),
        .x_x0(x_x0[0]),
        .z_6(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x97 x7
       (.clk(clk),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x98 x8
       (.clk(clk),
        .x(logical3_y_net),
        .z_6(addressable_shift_register_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_31_2
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_769 x
       (.a(a[3]),
        .clk(clk),
        .z_7(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_770 x2
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (addressable_shift_register_q_net_x0),
        .x(logical_y_net),
        .z_7(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_771 x3
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (addressable_shift_register_q_net_x1),
        .x(logical1_y_net),
        .z_7(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_772 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical3_y_net),
        .\fd_prim_array[0].set_comp.fdse_comp (a[3]),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net),
        .z_7(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x17 x5
       (.clk(clk),
        .x(logical_y_net),
        .z_7(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x18 x6
       (.clk(clk),
        .x(logical1_y_net),
        .z_7(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x19 x7
       (.clk(clk),
        .x(logical2_y_net),
        .z_7(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x15 x8
       (.clk(clk),
        .x(logical3_y_net),
        .z_6(addressable_shift_register_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_31_2_x0
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_534 x
       (.a(a[3]),
        .clk(clk),
        .z_7(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_535 x2
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (addressable_shift_register_q_net_x0),
        .x(logical_y_net),
        .z_7(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_536 x3
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (addressable_shift_register_q_net_x1),
        .x(logical1_y_net),
        .z_7(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_537 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical3_y_net),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (a[3]),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net),
        .z_7(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x43 x5
       (.clk(clk),
        .x(logical_y_net),
        .z_7(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x44 x6
       (.clk(clk),
        .x(logical1_y_net),
        .z_7(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x45 x7
       (.clk(clk),
        .x(logical2_y_net),
        .z_7(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x46 x8
       (.clk(clk),
        .x(logical3_y_net),
        .z_6(addressable_shift_register_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_31_2_x1
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_298 x
       (.a(a[3]),
        .clk(clk),
        .z_7(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_299 x2
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (addressable_shift_register_q_net_x0),
        .x(logical_y_net),
        .z_7(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_300 x3
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (addressable_shift_register_q_net_x1),
        .x(logical1_y_net),
        .z_7(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_301 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical3_y_net),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (a[3]),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net),
        .z_7(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x71 x5
       (.clk(clk),
        .x(logical_y_net),
        .z_7(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x72 x6
       (.clk(clk),
        .x(logical1_y_net),
        .z_7(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x73 x7
       (.clk(clk),
        .x(logical2_y_net),
        .z_7(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x74 x8
       (.clk(clk),
        .x(logical3_y_net),
        .z_6(addressable_shift_register_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_31_2_x2
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_73 x
       (.a(a[3]),
        .clk(clk),
        .z_7(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_74 x2
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (addressable_shift_register_q_net_x0),
        .x(logical_y_net),
        .z_7(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_75 x3
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (addressable_shift_register_q_net_x1),
        .x(logical1_y_net),
        .z_7(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_76 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical3_y_net),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (a[3]),
        .x(logical2_y_net),
        .z_6(addressable_shift_register_q_net),
        .z_7(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x99 x5
       (.clk(clk),
        .x(logical_y_net),
        .z_7(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x100 x6
       (.clk(clk),
        .x(logical1_y_net),
        .z_7(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x101 x7
       (.clk(clk),
        .x(logical2_y_net),
        .z_7(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x102 x8
       (.clk(clk),
        .x(logical3_y_net),
        .z_6(addressable_shift_register_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_41_2
   (x_x0,
    clk);
  output [3:0]x_x0;
  input clk;

  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;
  wire [3:0]x_x0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_745 x
       (.clk(clk),
        .x_x0(x_x0[3]),
        .z_10(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x20 x1
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x(logical3_y_net),
        .x_x0(x_x0[1]),
        .z_9(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_746 x2
       (.clk(clk),
        .x_x0(x_x0[2]),
        .z_9(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_747 x3
       (.clk(clk),
        .x_x0(x_x0[1]),
        .z_9(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_748 x4
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .\fd_prim_array[0].set_comp.fdse_comp (x_x0[3]),
        .x_x0(x_x0[0]),
        .z_9(addressable_shift_register_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x21 x5
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical2_y_net),
        .x_x0(x_x0[2]),
        .z_10(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x22 x6
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical2_y_net),
        .x_x0(x_x0[0]),
        .z_9(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x23 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_9(addressable_shift_register_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_41_2_x0
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_510 x
       (.a(a[3]),
        .clk(clk),
        .z_10(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x47 x1
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .x(logical3_y_net),
        .z_9(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_511 x2
       (.a(a[2]),
        .clk(clk),
        .z_9(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_512 x3
       (.a(a[1]),
        .clk(clk),
        .z_9(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_513 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (a[3]),
        .z_9(addressable_shift_register_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x48 x5
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical2_y_net),
        .z_10(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x49 x6
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical2_y_net),
        .z_9(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x50 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_9(addressable_shift_register_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_41_2_x1
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_274 x
       (.a(a[3]),
        .clk(clk),
        .z_10(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x75 x1
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x(logical3_y_net),
        .z_9(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_275 x2
       (.a(a[2]),
        .clk(clk),
        .z_9(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_276 x3
       (.a(a[1]),
        .clk(clk),
        .z_9(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_277 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (a[3]),
        .z_9(addressable_shift_register_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x76 x5
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical2_y_net),
        .z_10(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x77 x6
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical_y_net),
        .x(logical2_y_net),
        .z_9(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x78 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_9(addressable_shift_register_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_41_2_x2
   (a,
    clk);
  output [3:0]a;
  input clk;

  wire [3:0]a;
  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical_y_net;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_49 x
       (.a(a[3]),
        .clk(clk),
        .z_10(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x103 x1
       (.a(a[1]),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x(logical3_y_net),
        .z_9(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_50 x2
       (.a(a[2]),
        .clk(clk),
        .z_9(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_51 x3
       (.a(a[1]),
        .clk(clk),
        .z_9(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_52 x4
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .\fd_prim_array[0].set_comp.fdse_comp (a[3]),
        .z_9(addressable_shift_register_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x104 x5
       (.a(a[2]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical2_y_net),
        .z_10(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x105 x6
       (.a(a[0]),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical_y_net),
        .x(logical2_y_net),
        .z_9(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x106 x7
       (.clk(clk),
        .x(logical3_y_net),
        .z_9(addressable_shift_register_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_47_5
   (x_x0,
    clk);
  output [7:0]x_x0;
  input clk;

  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire addressable_shift_register_q_net_x3;
  wire addressable_shift_register_q_net_x4;
  wire addressable_shift_register_q_net_x5;
  wire addressable_shift_register_q_net_x6;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical4_y_net;
  wire logical5_y_net;
  wire logical6_y_net;
  wire logical7_y_net;
  wire logical_y_net;
  wire [7:0]x_x0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_666 x
       (.clk(clk),
        .x_x0(x_x0[7]),
        .z_5(addressable_shift_register_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x24 x10
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .x(logical3_y_net),
        .x_x0(x_x0[3]),
        .z_5(addressable_shift_register_q_net_x6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x25 x11
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical4_y_net),
        .x_x0(x_x0[2]),
        .z_5(addressable_shift_register_q_net_x5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x26 x12
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical3_y_net),
        .x(logical5_y_net),
        .x_x0(x_x0[1]),
        .z_5(addressable_shift_register_q_net_x4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x27 x13
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical4_y_net),
        .x(logical6_y_net),
        .x_x0(x_x0[0]),
        .z_5(addressable_shift_register_q_net_x3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x28 x14
       (.clk(clk),
        .x(logical5_y_net),
        .z_5(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x29 x15
       (.clk(clk),
        .x(logical6_y_net),
        .z_5(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x16 x16
       (.clk(clk),
        .x(logical7_y_net),
        .z_4(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_667 x2
       (.clk(clk),
        .x_x0(x_x0[6]),
        .z_5(addressable_shift_register_q_net_x6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_668 x3
       (.clk(clk),
        .x_x0(x_x0[5]),
        .z_5(addressable_shift_register_q_net_x5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_669 x4
       (.clk(clk),
        .x_x0(x_x0[4]),
        .z_5(addressable_shift_register_q_net_x4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_670 x5
       (.clk(clk),
        .x_x0(x_x0[3]),
        .z_5(addressable_shift_register_q_net_x3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_671 x6
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (x_x0[7]),
        .x(logical7_y_net),
        .x_x0(x_x0[2]),
        .z_5(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_672 x7
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (x_x0[6]),
        .x(logical_y_net),
        .x_x0(x_x0[1]),
        .z_5(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_673 x8
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (x_x0[5]),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x_x0(x_x0[0]),
        .z_4(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x30 x9
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical_y_net),
        .x_x0(x_x0[4]),
        .z_5(addressable_shift_register_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_47_5_x0
   (x_x0,
    clk);
  output [7:0]x_x0;
  input clk;

  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire addressable_shift_register_q_net_x3;
  wire addressable_shift_register_q_net_x4;
  wire addressable_shift_register_q_net_x5;
  wire addressable_shift_register_q_net_x6;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical4_y_net;
  wire logical5_y_net;
  wire logical6_y_net;
  wire logical7_y_net;
  wire logical_y_net;
  wire [7:0]x_x0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_433 x
       (.clk(clk),
        .x_x0(x_x0[7]),
        .z_5(addressable_shift_register_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x51 x10
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .x(logical3_y_net),
        .x_x0(x_x0[3]),
        .z_5(addressable_shift_register_q_net_x6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x52 x11
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical4_y_net),
        .x_x0(x_x0[2]),
        .z_5(addressable_shift_register_q_net_x5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x53 x12
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical3_y_net),
        .x(logical5_y_net),
        .x_x0(x_x0[1]),
        .z_5(addressable_shift_register_q_net_x4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x54 x13
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical4_y_net),
        .x(logical6_y_net),
        .x_x0(x_x0[0]),
        .z_5(addressable_shift_register_q_net_x3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x55 x14
       (.clk(clk),
        .x(logical5_y_net),
        .z_5(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x56 x15
       (.clk(clk),
        .x(logical6_y_net),
        .z_5(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x57 x16
       (.clk(clk),
        .x(logical7_y_net),
        .z_4(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_434 x2
       (.clk(clk),
        .x_x0(x_x0[6]),
        .z_5(addressable_shift_register_q_net_x6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_435 x3
       (.clk(clk),
        .x_x0(x_x0[5]),
        .z_5(addressable_shift_register_q_net_x5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_436 x4
       (.clk(clk),
        .x_x0(x_x0[4]),
        .z_5(addressable_shift_register_q_net_x4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_437 x5
       (.clk(clk),
        .x_x0(x_x0[3]),
        .z_5(addressable_shift_register_q_net_x3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_438 x6
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (x_x0[7]),
        .x(logical7_y_net),
        .x_x0(x_x0[2]),
        .z_5(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_439 x7
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (x_x0[6]),
        .x(logical_y_net),
        .x_x0(x_x0[1]),
        .z_5(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_440 x8
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (x_x0[5]),
        .\fd_prim_array[0].set_comp.fdse_comp (logical1_y_net),
        .x_x0(x_x0[0]),
        .z_4(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x58 x9
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical_y_net),
        .x_x0(x_x0[4]),
        .z_5(addressable_shift_register_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_47_5_x1
   (x_x0,
    clk);
  output [7:0]x_x0;
  input clk;

  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire addressable_shift_register_q_net_x3;
  wire addressable_shift_register_q_net_x4;
  wire addressable_shift_register_q_net_x5;
  wire addressable_shift_register_q_net_x6;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical4_y_net;
  wire logical5_y_net;
  wire logical6_y_net;
  wire logical7_y_net;
  wire logical_y_net;
  wire [7:0]x_x0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_198 x
       (.clk(clk),
        .x_x0(x_x0[7]),
        .z_5(addressable_shift_register_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x79 x10
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .x(logical3_y_net),
        .x_x0(x_x0[3]),
        .z_5(addressable_shift_register_q_net_x6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x80 x11
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical4_y_net),
        .x_x0(x_x0[2]),
        .z_5(addressable_shift_register_q_net_x5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x81 x12
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical3_y_net),
        .x(logical5_y_net),
        .x_x0(x_x0[1]),
        .z_5(addressable_shift_register_q_net_x4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x82 x13
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical4_y_net),
        .x(logical6_y_net),
        .x_x0(x_x0[0]),
        .z_5(addressable_shift_register_q_net_x3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x83 x14
       (.clk(clk),
        .x(logical5_y_net),
        .z_5(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x84 x15
       (.clk(clk),
        .x(logical6_y_net),
        .z_5(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x85 x16
       (.clk(clk),
        .x(logical7_y_net),
        .z_4(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_199 x2
       (.clk(clk),
        .x_x0(x_x0[6]),
        .z_5(addressable_shift_register_q_net_x6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_200 x3
       (.clk(clk),
        .x_x0(x_x0[5]),
        .z_5(addressable_shift_register_q_net_x5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_201 x4
       (.clk(clk),
        .x_x0(x_x0[4]),
        .z_5(addressable_shift_register_q_net_x4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_202 x5
       (.clk(clk),
        .x_x0(x_x0[3]),
        .z_5(addressable_shift_register_q_net_x3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_203 x6
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (x_x0[7]),
        .x(logical7_y_net),
        .x_x0(x_x0[2]),
        .z_5(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_204 x7
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (x_x0[6]),
        .x(logical_y_net),
        .x_x0(x_x0[1]),
        .z_5(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_205 x8
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (x_x0[5]),
        .x_x0(x_x0[0]),
        .z_4(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x86 x9
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical_y_net),
        .x_x0(x_x0[4]),
        .z_5(addressable_shift_register_q_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_lfsr_47_5_x2
   (x_x0,
    clk);
  output [7:0]x_x0;
  input clk;

  wire addressable_shift_register_q_net;
  wire addressable_shift_register_q_net_x0;
  wire addressable_shift_register_q_net_x1;
  wire addressable_shift_register_q_net_x2;
  wire addressable_shift_register_q_net_x3;
  wire addressable_shift_register_q_net_x4;
  wire addressable_shift_register_q_net_x5;
  wire addressable_shift_register_q_net_x6;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical4_y_net;
  wire logical5_y_net;
  wire logical6_y_net;
  wire logical7_y_net;
  wire logical_y_net;
  wire [7:0]x_x0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister x
       (.clk(clk),
        .x_x0(x_x0[7]),
        .z_5(addressable_shift_register_q_net));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x107 x10
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .x(logical3_y_net),
        .x_x0(x_x0[3]),
        .z_5(addressable_shift_register_q_net_x6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x108 x11
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical2_y_net),
        .x(logical4_y_net),
        .x_x0(x_x0[2]),
        .z_5(addressable_shift_register_q_net_x5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x109 x12
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical3_y_net),
        .x(logical5_y_net),
        .x_x0(x_x0[1]),
        .z_5(addressable_shift_register_q_net_x4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x110 x13
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical4_y_net),
        .x(logical6_y_net),
        .x_x0(x_x0[0]),
        .z_5(addressable_shift_register_q_net_x3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x111 x14
       (.clk(clk),
        .x(logical5_y_net),
        .z_5(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x112 x15
       (.clk(clk),
        .x(logical6_y_net),
        .z_5(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x113 x16
       (.clk(clk),
        .x(logical7_y_net),
        .z_4(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_1 x2
       (.clk(clk),
        .x_x0(x_x0[6]),
        .z_5(addressable_shift_register_q_net_x6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0 x3
       (.clk(clk),
        .x_x0(x_x0[5]),
        .z_5(addressable_shift_register_q_net_x5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_2 x4
       (.clk(clk),
        .x_x0(x_x0[4]),
        .z_5(addressable_shift_register_q_net_x4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_3 x5
       (.clk(clk),
        .x_x0(x_x0[3]),
        .z_5(addressable_shift_register_q_net_x3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_4 x6
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (x_x0[7]),
        .x(logical7_y_net),
        .x_x0(x_x0[2]),
        .z_5(addressable_shift_register_q_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_5 x7
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (x_x0[6]),
        .x(logical_y_net),
        .x_x0(x_x0[1]),
        .z_5(addressable_shift_register_q_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_6 x8
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (logical1_y_net),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (x_x0[5]),
        .x_x0(x_x0[0]),
        .z_4(addressable_shift_register_q_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x114 x9
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (logical2_y_net),
        .x(logical_y_net),
        .x_x0(x_x0[4]),
        .z_5(addressable_shift_register_q_net));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i0,mult_gen_v12_0_14,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "mult_gen_v12_0_14,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_mult_gen_v12_0_i0
   (A,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [0:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [16:0]P;

  wire \<const0> ;
  wire [0:0]A;

  assign P[16] = \<const0> ;
  assign P[15] = \<const0> ;
  assign P[14] = \<const0> ;
  assign P[13] = \<const0> ;
  assign P[12] = \<const0> ;
  assign P[11] = \<const0> ;
  assign P[10] = \<const0> ;
  assign P[9] = \<const0> ;
  assign P[8] = \<const0> ;
  assign P[7] = \<const0> ;
  assign P[6] = \<const0> ;
  assign P[5] = \<const0> ;
  assign P[4] = \<const0> ;
  assign P[3] = \<const0> ;
  assign P[2] = \<const0> ;
  assign P[1] = A;
  assign P[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i1,mult_gen_v12_0_14,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "mult_gen_v12_0_14,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_mult_gen_v12_0_i1
   (CLK,
    A,
    B,
    CE,
    SCLR,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [11:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [15:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input SCLR;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [27:0]P;

  wire [11:0]A;
  wire [15:0]B;
  wire CE;
  wire CLK;
  wire [27:0]P;
  wire SCLR;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "12" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "27" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14__parameterized3 U0
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i2,mult_gen_v12_0_14,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "mult_gen_v12_0_14,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_mult_gen_v12_0_i2
   (A,
    B,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [40:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [17:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [58:0]P;

  wire [40:0]A;
  wire [17:0]B;
  wire [58:0]P;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "41" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "18" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "0" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "58" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14__parameterized5 U0
       (.A(A),
        .B(B),
        .CE(1'b1),
        .CLK(1'b1),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(1'b0),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i3,mult_gen_v12_0_14,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "mult_gen_v12_0_14,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_mult_gen_v12_0_i3
   (CLK,
    A,
    B,
    CE,
    SCLR,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [8:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [9:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input SCLR;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [18:0]P;

  wire [8:0]A;
  wire [9:0]B;
  wire CE;
  wire CLK;
  wire [18:0]P;
  wire SCLR;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "9" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "10" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "18" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14 U0
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i3,mult_gen_v12_0_14,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_mult_gen_v12_0_i3" *) 
(* X_CORE_INFO = "mult_gen_v12_0_14,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_mult_gen_v12_0_i3__4
   (CLK,
    A,
    B,
    CE,
    SCLR,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [8:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [9:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input SCLR;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [18:0]P;

  wire [8:0]A;
  wire [9:0]B;
  wire CE;
  wire CLK;
  wire [18:0]P;
  wire SCLR;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "9" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "10" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "18" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14__4 U0
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i3,mult_gen_v12_0_14,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_mult_gen_v12_0_i3" *) 
(* X_CORE_INFO = "mult_gen_v12_0_14,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_mult_gen_v12_0_i3__5
   (CLK,
    A,
    B,
    CE,
    SCLR,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [8:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [9:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input SCLR;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [18:0]P;

  wire [8:0]A;
  wire [9:0]B;
  wire CE;
  wire CLK;
  wire [18:0]P;
  wire SCLR;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "9" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "10" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "18" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14__5 U0
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i3,mult_gen_v12_0_14,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "awgn_inv_mapping_mult_gen_v12_0_i3" *) 
(* X_CORE_INFO = "mult_gen_v12_0_14,Vivado 2018.3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_mult_gen_v12_0_i3__6
   (CLK,
    A,
    B,
    CE,
    SCLR,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [8:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [9:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input SCLR;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [18:0]P;

  wire [8:0]A;
  wire [9:0]B;
  wire CE;
  wire CLK;
  wire [18:0]P;
  wire SCLR;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "9" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "10" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "18" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14__6 U0
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_struct
   (y,
    llr,
    snr,
    clk,
    x,
    noise_en);
  output [18:0]y;
  output [9:0]llr;
  input [4:0]snr;
  input clk;
  input [0:0]x;
  input [0:0]noise_en;

  wire [40:0]addsub_s_net;
  wire clk;
  wire [16:0]cmult_p_net;
  wire [9:0]llr;
  wire [27:0]mult_p_net;
  wire [36:0]mux1_y_net;
  wire [16:0]mux2_y_net;
  wire [13:0]mux_y_net;
  wire [0:0]noise_en;
  wire [11:0]reinterpret_output_port_net;
  wire [4:0]snr;
  wire [0:0]x;
  wire [18:0]y;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdsub addsub
       (.A({mux1_y_net[36],mux1_y_net[26:0]}),
        .a(addsub_s_net),
        .clk(clk),
        .y(y));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdsub__parameterized0 addsub1
       (.clk(clk),
        .p(cmult_p_net),
        .y(y));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlcmult cmult
       (.clk(clk),
        .q(cmult_p_net),
        .x(x));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlmult__parameterized0 mult
       (.A(reinterpret_output_port_net),
        .B(mux_y_net),
        .P(mult_p_net),
        .clk(clk),
        .snr(snr));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlmult__parameterized1 mult1
       (.a(addsub_s_net),
        .b(mux2_y_net),
        .clk(clk),
        .llr(llr));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_d3281a34b0 mux
       (.B(mux_y_net),
        .snr(snr));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_abc2c21306 mux1
       (.A({mux1_y_net[36],mux1_y_net[26:0]}),
        .P(mult_p_net),
        .noise_en(noise_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_58c779851f mux2
       (.b(mux2_y_net),
        .snr(snr));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_white_gaussian_noise_generator white_gaussian_noise_generator
       (.A(reinterpret_output_port_net),
        .clk(clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_white_gaussian_noise_generator
   (A,
    clk);
  output [11:0]A;
  input clk;

  wire [11:0]A;
  wire [10:0]a;
  wire addsub_n_0;
  wire [10:0]b;
  wire box_muller1_n_0;
  wire box_muller3_n_0;
  wire clk;
  wire [9:0]convert_dout_net;
  wire [9:0]convert_dout_net_x0;
  wire [9:0]convert_dout_net_x1;
  wire [9:0]convert_dout_net_x2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_addsub_f8a897f245 addsub
       (.S(addsub_n_0),
        .a(a),
        .b(b[10]),
        .clk(clk),
        .\op_mem_91_20_reg[0][10]_0 (box_muller1_n_0),
        .\op_mem_91_20_reg[0][10]_1 (convert_dout_net_x1[8:0]),
        .q(convert_dout_net_x2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_addsub_f8a897f245_0 addsub1
       (.S(box_muller3_n_0),
        .b(b),
        .clk(clk),
        .\op_mem_91_20_reg[0][10]_0 (convert_dout_net[8:0]),
        .q(convert_dout_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_addsub_292791509b addsub2
       (.A(A),
        .S(addsub_n_0),
        .a(a),
        .b(b[9:0]),
        .clk(clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_box_muller1 box_muller1
       (.clk(clk),
        .\op_mem_91_20_reg[0][10] (convert_dout_net_x1[9]),
        .q(convert_dout_net_x2),
        .\reg_array[9].has_latency.u2 (box_muller1_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_box_muller2 box_muller2
       (.clk(clk),
        .q(convert_dout_net_x1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_box_muller3 box_muller3
       (.S(box_muller3_n_0),
        .clk(clk),
        .\op_mem_91_20_reg[0][10] (convert_dout_net[9]),
        .q(convert_dout_net_x0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_box_muller4 box_muller4
       (.clk(clk),
        .q(convert_dout_net));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x1
   (x,
    z_3,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_3;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x0 asr
       (.D(register4_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_869 register4
       (.D(register4_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x10
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x7 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_824 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x100
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x97 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_83 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x101
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x98 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_80 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x102
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x99 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_77 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x103
   (x,
    z_9,
    a,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_9;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x100 asr
       (.D(register1_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_9(z_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_68 register1
       (.D(register1_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x104
   (x,
    z_10,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_10;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_10;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x101 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_10(z_10));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_59 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x105
   (\fd_prim_array[0].rst_comp.fdre_comp ,
    z_9,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  output [0:0]z_9;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x102 asr
       (.D(register1_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .z_9(z_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_56 register1
       (.D(register1_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x106
   (z_9,
    clk,
    x);
  output [0:0]z_9;
  input clk;
  input [0:0]x;

  wire clk;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x103 asr
       (.D(register1_q_net),
        .clk(clk),
        .z_9(z_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_53 register1
       (.D(register1_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x107
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register5_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x104 asr
       (.D(register5_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_39 register5
       (.D(register5_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x108
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x105 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_36 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x109
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x106 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_33 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x11
   (x,
    z_7,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_7;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x8 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_7(z_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_808 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x110
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x107 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_29 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x111
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x108 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_26 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x112
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x109 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_23 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x113
   (z_4,
    clk,
    x);
  output [0:0]z_4;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x110 asr
       (.D(register_q_net),
        .clk(clk),
        .z_4(z_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_20 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x114
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_5,
    x_x0,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]x;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x25 asr
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_7 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x12
   (\fd_prim_array[0].rst_comp.fdre_comp ,
    z_6,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  output [0:0]z_6;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x9 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .z_6(z_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_804 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x13
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_801 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x14
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x10 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_797 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x15
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x14 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_773 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x16
   (z_4,
    clk,
    x);
  output [0:0]z_4;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x26 asr
       (.D(register_q_net),
        .clk(clk),
        .z_4(z_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_692 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x17
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x11 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_782 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x18
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x12 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_779 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x19
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x13 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_776 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x2
   (x,
    z_5,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x4 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_841 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x20
   (x,
    z_9,
    x_x0,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_9;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x15 asr
       (.D(register1_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_9(z_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_764 register1
       (.D(register1_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x21
   (x,
    z_10,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_10;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_10;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x16 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_10(z_10));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_755 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x22
   (\fd_prim_array[0].rst_comp.fdre_comp ,
    z_9,
    x_x0,
    clk,
    x);
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  output [0:0]z_9;
  input [0:0]x_x0;
  input clk;
  input [0:0]x;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x17 asr
       (.D(register1_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x_x0(x_x0),
        .z_9(z_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_752 register1
       (.D(register1_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x23
   (z_9,
    clk,
    x);
  output [0:0]z_9;
  input clk;
  input [0:0]x;

  wire clk;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x18 asr
       (.D(register1_q_net),
        .clk(clk),
        .z_9(z_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_749 register1
       (.D(register1_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x24
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register5_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x19 asr
       (.D(register5_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_716 register5
       (.D(register5_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x25
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x20 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_712 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x26
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x21 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_708 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x27
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x22 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_704 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x28
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x23 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_700 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x29
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x24 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_696 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x30
   (\fd_prim_array[0].rst_comp.fdre_comp ,
    z_5,
    x_x0,
    clk,
    x);
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]x;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x27 asr
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x_x0(x_x0),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_674 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x31
   (x,
    z_3,
    x_x0,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_3;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x28 asr
       (.D(register4_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_3(z_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_636 register4
       (.D(register4_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x32
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_4,
    x_x0,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_4;
  input [0:0]x_x0;
  input clk;
  input [0:0]x;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register5_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x29 asr
       (.D(register5_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_4(z_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_626 register5
       (.D(register5_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x33
   (x,
    z_3,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_3;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x30 asr
       (.D(register4_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_3(z_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_622 register4
       (.D(register4_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x34
   (z_3,
    clk,
    x);
  output [0:0]z_3;
  input clk;
  input [0:0]x;

  wire clk;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x31 asr
       (.D(register4_q_net),
        .clk(clk),
        .z_3(z_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_618 register4
       (.D(register4_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x35
   (x,
    z_5,
    a,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x32 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_608 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x36
   (\fd_prim_array[0].rst_comp.fdre_comp ,
    z_6,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  output [0:0]z_6;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x33 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .z_6(z_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_598 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x37
   (x,
    z_5,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x34 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_594 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x38
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x35 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_590 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x39
   (x,
    z_7,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_7;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x36 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_7(z_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_574 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x40
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_6,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_6;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x37 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_6(z_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_570 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x41
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x38 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_566 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x42
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x39 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_563 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x43
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x40 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_548 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x44
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x41 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_545 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x45
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x42 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_542 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x46
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x43 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_538 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x47
   (x,
    z_9,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_9;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x44 asr
       (.D(register1_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_9(z_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_529 register1
       (.D(register1_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x48
   (x,
    z_10,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_10;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_10;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x45 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_10(z_10));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_520 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x49
   (\fd_prim_array[0].rst_comp.fdre_comp ,
    z_9,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  output [0:0]z_9;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x46 asr
       (.D(register1_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .z_9(z_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_517 register1
       (.D(register1_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x5
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_4,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_4;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register5_q_net;
  wire [0:0]x;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x1 asr
       (.D(register5_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_4(z_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_859 register5
       (.D(register5_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x50
   (z_9,
    clk,
    x);
  output [0:0]z_9;
  input clk;
  input [0:0]x;

  wire clk;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x47 asr
       (.D(register1_q_net),
        .clk(clk),
        .z_9(z_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_514 register1
       (.D(register1_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x51
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register5_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x48 asr
       (.D(register5_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_481 register5
       (.D(register5_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x52
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x49 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_477 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x53
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x50 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_473 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x54
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x51 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_470 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x55
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x52 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_467 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x56
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x53 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_463 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x57
   (z_4,
    clk,
    x);
  output [0:0]z_4;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x54 asr
       (.D(register_q_net),
        .clk(clk),
        .z_4(z_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_459 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x58
   (\fd_prim_array[0].rst_comp.fdre_comp ,
    z_5,
    x_x0,
    clk,
    x);
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]x;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x55 asr
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x_x0(x_x0),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_441 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x59
   (x,
    z_3,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_3;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x56 asr
       (.D(register4_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_403 register4
       (.D(register4_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x6
   (x,
    z_3,
    a,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_3;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x2 asr
       (.D(register4_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_855 register4
       (.D(register4_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x60
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_4,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_4;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register5_q_net;
  wire [0:0]x;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x57 asr
       (.D(register5_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_4(z_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_393 register5
       (.D(register5_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x61
   (x,
    z_3,
    a,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_3;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x58 asr
       (.D(register4_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_389 register4
       (.D(register4_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x62
   (z_3,
    clk,
    x);
  output [0:0]z_3;
  input clk;
  input [0:0]x;

  wire clk;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x59 asr
       (.D(register4_q_net),
        .clk(clk),
        .z_3(z_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_385 register4
       (.D(register4_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x63
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x60 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_375 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x64
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_6,
    x_x0,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_6;
  input [0:0]x_x0;
  input clk;
  input [0:0]x;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x61 asr
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_6(z_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_365 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x65
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x62 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_361 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x66
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x63 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_357 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x67
   (x,
    z_7,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_7;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x64 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_7(z_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_341 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x68
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_6,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_6;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x65 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_6(z_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_337 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x69
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x66 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_333 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x7
   (z_3,
    clk,
    x);
  output [0:0]z_3;
  input clk;
  input [0:0]x;

  wire clk;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x3 asr
       (.D(register4_q_net),
        .clk(clk),
        .z_3(z_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_851 register4
       (.D(register4_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x70
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x67 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_329 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x71
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x68 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_313 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x72
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x69 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_309 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x73
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x70 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_305 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x74
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x71 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_302 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x75
   (x,
    z_9,
    a,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_9;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x72 asr
       (.D(register1_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_9(z_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_293 register1
       (.D(register1_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x76
   (x,
    z_10,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_10;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_10;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x73 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_10(z_10));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_284 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x77
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_9,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_9;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x74 asr
       (.D(register1_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_9(z_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_281 register1
       (.D(register1_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x78
   (z_9,
    clk,
    x);
  output [0:0]z_9;
  input clk;
  input [0:0]x;

  wire clk;
  wire register1_q_net;
  wire [0:0]x;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x75 asr
       (.D(register1_q_net),
        .clk(clk),
        .z_9(z_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_278 register1
       (.D(register1_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x79
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register5_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x76 asr
       (.D(register5_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_247 register5
       (.D(register5_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x8
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_6,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_6;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x5 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_6(z_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_832 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x80
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x77 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_243 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x81
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x78 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_239 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x82
   (x,
    z_5,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x79 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_235 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x83
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x80 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_232 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x84
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x81 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_228 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x85
   (z_4,
    clk,
    x);
  output [0:0]z_4;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x82 asr
       (.D(register_q_net),
        .clk(clk),
        .z_4(z_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_224 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x86
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_5,
    x_x0,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_5;
  input [0:0]x_x0;
  input clk;
  input [0:0]x;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x83 asr
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_206 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x87
   (x,
    z_3,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_3;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x84 asr
       (.D(register4_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_173 register4
       (.D(register4_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x88
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_4,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_4;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register5_q_net;
  wire [0:0]x;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x85 asr
       (.D(register5_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_4(z_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_164 register5
       (.D(register5_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x89
   (x,
    z_3,
    a,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_3;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x86 asr
       (.D(register4_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_3(z_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_160 register4
       (.D(register4_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x9
   (x,
    z_5,
    a,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x6 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_828 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x90
   (z_3,
    clk,
    x);
  output [0:0]z_3;
  input clk;
  input [0:0]x;

  wire clk;
  wire register4_q_net;
  wire [0:0]x;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x87 asr
       (.D(register4_q_net),
        .clk(clk),
        .z_3(z_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_156 register4
       (.D(register4_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x91
   (x,
    z_5,
    a,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x88 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_147 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x92
   (\fd_prim_array[0].rst_comp.fdre_comp ,
    z_6,
    a,
    clk,
    x);
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  output [0:0]z_6;
  input [0:0]a;
  input clk;
  input [0:0]x;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x89 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .z_6(z_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_137 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x93
   (x,
    z_5,
    a,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x;
  output [0:0]z_5;
  input [0:0]a;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x90 asr
       (.D(register_q_net),
        .a(a),
        .clk(clk),
        .x(x),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_133 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x94
   (z_5,
    clk,
    x);
  output [0:0]z_5;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x91 asr
       (.D(register_q_net),
        .clk(clk),
        .z_5(z_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_129 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x95
   (x,
    z_7,
    x_x0,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x;
  output [0:0]z_7;
  input [0:0]x_x0;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x92 asr
       (.D(register_q_net),
        .clk(clk),
        .x(x),
        .x_x0(x_x0),
        .z_7(z_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_113 register
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x96
   (\fd_prim_array[0].set_comp.fdse_comp ,
    z_6,
    x_x0,
    clk,
    x);
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  output [0:0]z_6;
  input [0:0]x_x0;
  input clk;
  input [0:0]x;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x93 asr
       (.D(register_q_net),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_6(z_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_109 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x97
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x94 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_105 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x98
   (z_6,
    clk,
    x);
  output [0:0]z_6;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x95 asr
       (.D(register_q_net),
        .clk(clk),
        .z_6(z_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_102 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_x99
   (z_7,
    clk,
    x);
  output [0:0]z_7;
  input clk;
  input [0:0]x;

  wire clk;
  wire register_q_net;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_asr_x96 asr
       (.D(register_q_net),
        .clk(clk),
        .z_7(z_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_87 register
       (.D(register_q_net),
        .clk(clk),
        .x(x));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i0,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i0 \comp0.core_instance0 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__62 
       (.I0(z_3),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized0
   (z_4,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_4;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_4;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i1,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i1 \comp1.core_instance1 
       (.A({1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_4));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__63 
       (.I0(z_4),
        .I1(a),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized0__xdcDup__1
   (z_4,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_4;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_4;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i1,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i1__2 \comp1.core_instance1 
       (.A({1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_4));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__31 
       (.I0(z_4),
        .I1(a),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized1
   (z_3,
    D,
    clk);
  output [0:0]z_3;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i2,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i2 \comp2.core_instance2 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized10
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i11,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i11 \comp11.core_instance11 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized11
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i12,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i12 \comp12.core_instance12 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized12
   (z_9,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_9;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i13,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i13 \comp13.core_instance13 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__1 
       (.I0(z_9),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized13
   (z_10,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_10;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_10;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i14,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i14 \comp14.core_instance14 
       (.A({1'b1,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_10));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__0 
       (.I0(z_10),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized14
   (z_9,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_9;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i15,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i15 \comp15.core_instance15 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1 
       (.I0(z_9),
        .I1(x_x0),
        .O(\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized15
   (z_9,
    D,
    clk);
  output [0:0]z_9;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i16,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i16 \comp16.core_instance16 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized16
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i17,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i17 \comp17.core_instance17 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized16__xdcDup__1
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i17,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i17__5 \comp17.core_instance17 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__1 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized16__xdcDup__2
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i17,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i17__6 \comp17.core_instance17 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__21 
       (.I0(z_5),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized16__xdcDup__3
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i17,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i17__7 \comp17.core_instance17 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__14 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized16__xdcDup__4
   (z_5,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i17,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i17__8 \comp17.core_instance17 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__21 
       (.I0(z_5),
        .I1(x_x0),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized17
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i18,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i18 \comp18.core_instance18 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__35 
       (.I0(z_5),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized17__xdcDup__1
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i18,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i18__3 \comp18.core_instance18 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__6 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized17__xdcDup__2
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i18,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i18__4 \comp18.core_instance18 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__17 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized18
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i19,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i19 \comp19.core_instance19 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__11 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized18__xdcDup__1
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i19,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i19__2 \comp19.core_instance19 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__3 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized19
   (z_5,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i20,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i20 \comp20.core_instance20 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__29 
       (.I0(z_5),
        .I1(x_x0),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized19__xdcDup__1
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i20,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i20__2 \comp20.core_instance20 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized1__xdcDup__1
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i2,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i2__5 \comp2.core_instance2 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__32 
       (.I0(z_3),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized1__xdcDup__2
   (z_3,
    D,
    clk);
  output [0:0]z_3;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i2,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i2__6 \comp2.core_instance2 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized1__xdcDup__3
   (z_3,
    D,
    clk);
  output [0:0]z_3;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i2,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i2__7 \comp2.core_instance2 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized1__xdcDup__4
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i2,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i2__8 \comp2.core_instance2 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__33 
       (.I0(z_3),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized2
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i3,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i3 \comp3.core_instance3 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__5 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized20
   (z_4,
    D,
    clk);
  output [0:0]z_4;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_4;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i21,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i21 \comp21.core_instance21 
       (.A({1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized20__xdcDup__1
   (z_4,
    D,
    clk);
  output [0:0]z_4;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_4;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i21,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i21__2 \comp21.core_instance21 
       (.A({1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized21
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i22,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i22 \comp22.core_instance22 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__14 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized21__xdcDup__1
   (z_5,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i22,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i22__3 \comp22.core_instance22 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__0 
       (.I0(z_5),
        .I1(x_x0),
        .O(\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized21__xdcDup__2
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i22,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i22__4 \comp22.core_instance22 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__42 
       (.I0(z_5),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized22
   (z_3,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i23,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i23 \comp23.core_instance23 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__8 
       (.I0(z_3),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized23
   (z_4,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_4;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_4;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i24,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i24 \comp24.core_instance24 
       (.A({1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_4));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__51 
       (.I0(z_4),
        .I1(a),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized23__xdcDup__1
   (z_4,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_4;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i24,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i24__2 \comp24.core_instance24 
       (.A({1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_4));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__2 
       (.I0(z_4),
        .I1(x_x0),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized24
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i25,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i25 \comp25.core_instance25 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__52 
       (.I0(z_3),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized24__xdcDup__1
   (z_3,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i25,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i25__3 \comp25.core_instance25 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__3 
       (.I0(z_3),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized24__xdcDup__2
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i25,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i25__4 \comp25.core_instance25 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__50 
       (.I0(z_3),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized25
   (z_6,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i26,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i26 \comp26.core_instance26 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__20 
       (.I0(z_6),
        .I1(a),
        .O(\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized26
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i27,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i27 \comp27.core_instance27 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized26__xdcDup__1
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i27,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i27__5 \comp27.core_instance27 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized26__xdcDup__2
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i27,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i27__6 \comp27.core_instance27 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__6 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized26__xdcDup__3
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i27,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i27__7 \comp27.core_instance27 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized26__xdcDup__4
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i27,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i27__8 \comp27.core_instance27 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__26 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized27
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i28,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i28 \comp28.core_instance28 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized27__xdcDup__1
   (z_7,
    x,
    D,
    clk,
    a);
  output [0:0]z_7;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i28,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i28__2 \comp28.core_instance28 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__23 
       (.I0(z_7),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized28
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i29,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i29 \comp29.core_instance29 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized28__xdcDup__1
   (z_6,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i29,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i29__3 \comp29.core_instance29 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__44 
       (.I0(z_6),
        .I1(a),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized28__xdcDup__2
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i29,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i29__4 \comp29.core_instance29 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized29
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i30,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i30 \comp30.core_instance30 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized2__xdcDup__1
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i3,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i3__2 \comp3.core_instance3 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__33 
       (.I0(z_5),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized3
   (z_6,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i4,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i4 \comp4.core_instance4 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__34 
       (.I0(z_6),
        .I1(a),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized30
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i31,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i31 \comp31.core_instance31 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized31
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i32,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i32 \comp32.core_instance32 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized32
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i33,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i33 \comp33.core_instance33 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized33
   (z_9,
    x,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i34,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i34 \comp34.core_instance34 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__27 
       (.I0(z_9),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized34
   (z_10,
    x,
    D,
    clk,
    a);
  output [0:0]z_10;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_10;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i35,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i35 \comp35.core_instance35 
       (.A({1'b1,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_10));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__26 
       (.I0(z_10),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized35
   (z_9,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i36,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i36 \comp36.core_instance36 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__48 
       (.I0(z_9),
        .I1(a),
        .O(\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized36
   (z_9,
    D,
    clk);
  output [0:0]z_9;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i37,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i37 \comp37.core_instance37 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized37
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i38,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i38 \comp38.core_instance38 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__64 
       (.I0(z_5),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized37__xdcDup__1
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i38,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i38__2 \comp38.core_instance38 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__5 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized38
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i39,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i39 \comp39.core_instance39 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized39
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i40,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i40 \comp40.core_instance40 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__19 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized39__xdcDup__1
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i40,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i40__2 \comp40.core_instance40 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized4
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i5 \comp5.core_instance5 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized40
   (z_4,
    D,
    clk);
  output [0:0]z_4;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_4;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i41,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i41 \comp41.core_instance41 
       (.A({1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized40__xdcDup__1
   (z_4,
    D,
    clk);
  output [0:0]z_4;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_4;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i41,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i41__2 \comp41.core_instance41 
       (.A({1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized41
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i42,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i42 \comp42.core_instance42 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__27 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized41__xdcDup__1
   (z_5,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i42,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i42__2 \comp42.core_instance42 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__12 
       (.I0(z_5),
        .I1(x_x0),
        .O(\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized42
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i43,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i43 \comp43.core_instance43 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized42__xdcDup__1
   (z_6,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i43,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i43__2 \comp43.core_instance43 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__15 
       (.I0(z_6),
        .I1(x_x0),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized43
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i44,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i44 \comp44.core_instance44 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized43__xdcDup__1
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i44,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i44__3 \comp44.core_instance44 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__16 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized43__xdcDup__2
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i44,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i44__4 \comp44.core_instance44 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__11 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized44
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i45,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i45 \comp45.core_instance45 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized44__xdcDup__1
   (z_7,
    x,
    D,
    clk,
    a);
  output [0:0]z_7;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i45,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i45__3 \comp45.core_instance45 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__55 
       (.I0(z_7),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized44__xdcDup__2
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i45,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i45__4 \comp45.core_instance45 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized45
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i46,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i46 \comp46.core_instance46 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized45__xdcDup__1
   (z_6,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i46,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i46__2 \comp46.core_instance46 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__53 
       (.I0(z_6),
        .I1(a),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized46
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i47,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i47 \comp47.core_instance47 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized46__xdcDup__1
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i47,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i47__2 \comp47.core_instance47 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized47
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i48,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i48 \comp48.core_instance48 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized48
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i49,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i49 \comp49.core_instance49 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized48__xdcDup__1
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i49,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i49__2 \comp49.core_instance49 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized49
   (z_9,
    x,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i50,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i50 \comp50.core_instance50 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__61 
       (.I0(z_9),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized4__xdcDup__1
   (z_5,
    x,
    D,
    clk,
    a);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i5__6 \comp5.core_instance5 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__35 
       (.I0(z_5),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized4__xdcDup__2
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i5__7 \comp5.core_instance5 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized4__xdcDup__3
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i5__8 \comp5.core_instance5 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__13 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized4__xdcDup__4
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i5__9 \comp5.core_instance5 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized4__xdcDup__5
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i5,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i5__10 \comp5.core_instance5 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__20 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized5
   (z_5,
    D,
    clk);
  output [0:0]z_5;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i6,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i6 \comp6.core_instance6 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized50
   (z_10,
    x,
    D,
    clk,
    a);
  output [0:0]z_10;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_10;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i51,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i51 \comp51.core_instance51 
       (.A({1'b1,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_10));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__60 
       (.I0(z_10),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized51
   (z_9,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i52,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i52 \comp52.core_instance52 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__59 
       (.I0(z_9),
        .I1(a),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized52
   (z_9,
    D,
    clk);
  output [0:0]z_9;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i53,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i53 \comp53.core_instance53 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized53
   (z_6,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i54,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i54 \comp54.core_instance54 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__65 
       (.I0(z_6),
        .I1(a),
        .O(\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized54
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i55,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i55 \comp55.core_instance55 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized54__xdcDup__1
   (z_7,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_7;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i55,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i55__2 \comp55.core_instance55 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__13 
       (.I0(z_7),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized55
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i56,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i56 \comp56.core_instance56 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized55__xdcDup__1
   (z_6,
    \fd_prim_array[0].set_comp.fdse_comp ,
    D,
    clk,
    x_x0);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i56,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i56__2 \comp56.core_instance56 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__22 
       (.I0(z_6),
        .I1(x_x0),
        .O(\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized56
   (z_9,
    x,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i57,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i57 \comp57.core_instance57 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__39 
       (.I0(z_9),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized57
   (z_10,
    x,
    D,
    clk,
    a);
  output [0:0]z_10;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_10;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i58,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i58 \comp58.core_instance58 
       (.A({1'b1,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_10));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__69 
       (.I0(z_10),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized58
   (z_9,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    a);
  output [0:0]z_9;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i59,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i59 \comp59.core_instance59 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__68 
       (.I0(z_9),
        .I1(a),
        .O(\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized59
   (z_9,
    D,
    clk);
  output [0:0]z_9;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_9;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i60,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i60 \comp60.core_instance60 
       (.A({1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized6
   (z_7,
    D,
    clk);
  output [0:0]z_7;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i7,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i7 \comp7.core_instance7 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized60
   (z_5,
    x,
    D,
    clk,
    x_x0);
  output [0:0]z_5;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]x_x0;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i61,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i61 \comp61.core_instance61 
       (.A({1'b1,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_5));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__15 
       (.I0(z_5),
        .I1(x_x0),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized6__xdcDup__1
   (z_7,
    x,
    D,
    clk,
    a);
  output [0:0]z_7;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_7;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i7,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i7__2 \comp7.core_instance7 
       (.A({1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_7));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__38 
       (.I0(z_7),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized7
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i8,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i8 \comp8.core_instance8 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized7__xdcDup__1
   (z_6,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    D,
    clk,
    a);
  output [0:0]z_6;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i8,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i8__2 \comp8.core_instance8 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__36 
       (.I0(z_6),
        .I1(a),
        .O(\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized8
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i9,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i9 \comp9.core_instance9 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__parameterized9
   (z_6,
    D,
    clk);
  output [0:0]z_6;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_6;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i10,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i10 \comp10.core_instance10 
       (.A({1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__xdcDup__1
   (z_3,
    x,
    D,
    clk,
    a);
  output [0:0]z_3;
  output [0:0]x;
  input [0:0]D;
  input clk;
  input [0:0]a;

  wire [0:0]D;
  wire [0:0]a;
  wire clk;
  wire [0:0]x;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i0,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i0__3 \comp0.core_instance0 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__30 
       (.I0(z_3),
        .I1(a),
        .O(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdrsr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdrsr__xdcDup__2
   (z_3,
    D,
    clk);
  output [0:0]z_3;
  input [0:0]D;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]z_3;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_shift_ram_v12_0_i0,c_shift_ram_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_shift_ram_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_shift_ram_v12_0_i0__4 \comp0.core_instance0 
       (.A(1'b1),
        .CE(1'b1),
        .CLK(clk),
        .D(D),
        .Q(z_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdsub
   (a,
    A,
    y,
    clk);
  output [40:0]a;
  input [27:0]A;
  input [18:0]y;
  input clk;

  wire [27:0]A;
  wire [40:0]a;
  wire clk;
  wire [18:0]y;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_addsub_v12_0_i0,c_addsub_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_addsub_v12_0_i0 \comp0.core_instance0 
       (.A({A[27],A[27],A[27],A[27],A[27],A[27],A[27],A[27],A[27],A[27],A[27],A[27],A[27],A}),
        .B({y[18],y,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .S(a));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xladdsub" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xladdsub__parameterized0
   (y,
    p,
    clk);
  output [18:0]y;
  input [16:0]p;
  input clk;

  wire clk;
  wire [16:0]p;
  wire [18:0]y;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_c_addsub_v12_0_i1,c_addsub_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_c_addsub_v12_0_i1 \comp1.core_instance1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .B({1'b0,1'b0,p}),
        .CE(1'b1),
        .CLK(clk),
        .S(y));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlcmult
   (q,
    x,
    clk);
  output [16:0]q;
  input [0:0]x;
  input clk;

  wire clk;
  wire [16:0]q;
  wire [16:0]tmp_p;
  wire [0:0]x;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i0,mult_gen_v12_0_14,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_14,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_mult_gen_v12_0_i0 \comp0.core_instance0 
       (.A(x),
        .P(tmp_p));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized3 \latency_gt_0.reg1 
       (.clk(clk),
        .d(tmp_p),
        .q(q));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlconvert
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized1_189 \latency_test.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlconvert" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlconvert_191
   (S,
    q,
    \op_mem_91_20_reg[0][10] ,
    d,
    clk);
  output [0:0]S;
  output [9:0]q;
  input [0:0]\op_mem_91_20_reg[0][10] ;
  input [9:0]d;
  input clk;

  wire [0:0]S;
  wire clk;
  wire [9:0]d;
  wire [0:0]\op_mem_91_20_reg[0][10] ;
  wire [9:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized1_423 \latency_test.reg1 
       (.S(S),
        .clk(clk),
        .d(d),
        .\op_mem_91_20_reg[0][10] (\op_mem_91_20_reg[0][10] ),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlconvert" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlconvert_425
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized1_656 \latency_test.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlconvert" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlconvert_658
   (\reg_array[9].has_latency.u2 ,
    q,
    \op_mem_91_20_reg[0][10] ,
    d,
    clk);
  output [0:0]\reg_array[9].has_latency.u2 ;
  output [9:0]q;
  input [0:0]\op_mem_91_20_reg[0][10] ;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [0:0]\op_mem_91_20_reg[0][10] ;
  wire [9:0]q;
  wire [0:0]\reg_array[9].has_latency.u2 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized1_889 \latency_test.reg1 
       (.clk(clk),
        .d(d),
        .\op_mem_91_20_reg[0][10] (\op_mem_91_20_reg[0][10] ),
        .q(q),
        .\reg_array[9].has_latency.u2 (\reg_array[9].has_latency.u2 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_187 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_253
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_421 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_254
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_419 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_255
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_417 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_256
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_415 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_257
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_413 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_45
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_185 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_46
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_183 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_47
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_181 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_48
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_489
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_654 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_490
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_652 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_491
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_650 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_492
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_648 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_493
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_646 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_724
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_887 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_725
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_885 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_726
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_883 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_727
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_881 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay_728
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_879 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay__parameterized0
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized0 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay__parameterized0_427
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized0_487 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay__parameterized0_660
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized0_722 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay__parameterized1
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized1 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xldelay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xldelay__parameterized2
   (q,
    x_x0,
    clk);
  output [7:0]q;
  input [7:0]x_x0;
  input clk;

  wire clk;
  wire [7:0]q;
  wire [7:0]x_x0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized2 \srl_delay.reg1 
       (.clk(clk),
        .q(q),
        .x_x0(x_x0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlmult
   (d,
    clk,
    A,
    q);
  output [9:0]d;
  input clk;
  input [8:0]A;
  input [9:0]q;

  wire [8:0]A;
  wire clk;
  wire [9:0]d;
  wire [18:0]mult_p_net;
  wire [9:0]q;
  wire \reg_array[0].has_2_latency.u1_i_2__2_n_0 ;
  wire \reg_array[0].has_2_latency.u1_i_3__2_n_0 ;
  wire \reg_array[4].has_2_latency.u1_i_2__2_n_0 ;
  wire \reg_array[5].has_2_latency.u1_i_2__2_n_0 ;
  wire \reg_array[9].has_2_latency.u1_i_2__2_n_0 ;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i3,mult_gen_v12_0_14,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_14,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_mult_gen_v12_0_i3 \comp2.core_instance2 
       (.A(A),
        .B(q),
        .CE(1'b1),
        .CLK(clk),
        .P(mult_p_net),
        .SCLR(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \reg_array[0].has_2_latency.u1_i_1__2 
       (.I0(mult_p_net[8]),
        .I1(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ),
        .I2(mult_p_net[9]),
        .O(d[0]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \reg_array[0].has_2_latency.u1_i_2__2 
       (.I0(\reg_array[0].has_2_latency.u1_i_3__2_n_0 ),
        .I1(mult_p_net[5]),
        .I2(mult_p_net[6]),
        .I3(mult_p_net[3]),
        .I4(mult_p_net[4]),
        .O(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \reg_array[0].has_2_latency.u1_i_3__2 
       (.I0(mult_p_net[0]),
        .I1(mult_p_net[7]),
        .I2(mult_p_net[18]),
        .I3(mult_p_net[2]),
        .I4(mult_p_net[1]),
        .O(\reg_array[0].has_2_latency.u1_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_array[1].has_2_latency.u1_i_1__2 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ),
        .I1(mult_p_net[8]),
        .I2(mult_p_net[9]),
        .I3(mult_p_net[10]),
        .O(d[1]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \reg_array[2].has_2_latency.u1_i_1__2 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ),
        .I1(mult_p_net[9]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[10]),
        .I4(mult_p_net[11]),
        .O(d[2]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \reg_array[3].has_2_latency.u1_i_1__2 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ),
        .I1(mult_p_net[10]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[9]),
        .I4(mult_p_net[11]),
        .I5(mult_p_net[12]),
        .O(d[3]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \reg_array[4].has_2_latency.u1_i_1__2 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ),
        .I1(\reg_array[4].has_2_latency.u1_i_2__2_n_0 ),
        .I2(mult_p_net[13]),
        .O(d[4]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \reg_array[4].has_2_latency.u1_i_2__2 
       (.I0(mult_p_net[11]),
        .I1(mult_p_net[9]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[10]),
        .I4(mult_p_net[12]),
        .O(\reg_array[4].has_2_latency.u1_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \reg_array[5].has_2_latency.u1_i_1__2 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ),
        .I1(\reg_array[5].has_2_latency.u1_i_2__2_n_0 ),
        .I2(mult_p_net[14]),
        .O(d[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \reg_array[5].has_2_latency.u1_i_2__2 
       (.I0(mult_p_net[12]),
        .I1(mult_p_net[10]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[9]),
        .I4(mult_p_net[11]),
        .I5(mult_p_net[13]),
        .O(\reg_array[5].has_2_latency.u1_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \reg_array[6].has_2_latency.u1_i_1__2 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ),
        .I1(\reg_array[5].has_2_latency.u1_i_2__2_n_0 ),
        .I2(mult_p_net[14]),
        .I3(mult_p_net[15]),
        .O(d[6]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \reg_array[7].has_2_latency.u1_i_1__2 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ),
        .I1(mult_p_net[14]),
        .I2(\reg_array[5].has_2_latency.u1_i_2__2_n_0 ),
        .I3(mult_p_net[15]),
        .I4(mult_p_net[16]),
        .O(d[7]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \reg_array[8].has_2_latency.u1_i_1__2 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ),
        .I1(mult_p_net[15]),
        .I2(\reg_array[5].has_2_latency.u1_i_2__2_n_0 ),
        .I3(mult_p_net[14]),
        .I4(mult_p_net[16]),
        .I5(mult_p_net[17]),
        .O(d[8]));
  LUT4 #(
    .INIT(16'h9AFF)) 
    \reg_array[9].has_2_latency.u1_i_1__2 
       (.I0(mult_p_net[18]),
        .I1(\reg_array[9].has_2_latency.u1_i_2__2_n_0 ),
        .I2(mult_p_net[17]),
        .I3(\reg_array[0].has_2_latency.u1_i_2__2_n_0 ),
        .O(d[9]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \reg_array[9].has_2_latency.u1_i_2__2 
       (.I0(mult_p_net[15]),
        .I1(\reg_array[5].has_2_latency.u1_i_2__2_n_0 ),
        .I2(mult_p_net[14]),
        .I3(mult_p_net[16]),
        .O(\reg_array[9].has_2_latency.u1_i_2__2_n_0 ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlmult" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlmult__parameterized0
   (P,
    clk,
    A,
    B,
    snr);
  output [27:0]P;
  input clk;
  input [11:0]A;
  input [13:0]B;
  input [4:0]snr;

  wire [11:0]A;
  wire [13:0]B;
  wire [27:0]P;
  wire clk;
  wire \comp0.core_instance0_i_1_n_0 ;
  wire [4:0]snr;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i1,mult_gen_v12_0_14,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_14,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_mult_gen_v12_0_i1 \comp0.core_instance0 
       (.A(A),
        .B({1'b0,\comp0.core_instance0_i_1_n_0 ,B}),
        .CE(1'b1),
        .CLK(clk),
        .P(P),
        .SCLR(1'b0));
  LUT5 #(
    .INIT(32'h00000155)) 
    \comp0.core_instance0_i_1 
       (.I0(snr[3]),
        .I1(snr[1]),
        .I2(snr[0]),
        .I3(snr[2]),
        .I4(snr[4]),
        .O(\comp0.core_instance0_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlmult" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlmult__parameterized1
   (llr,
    a,
    b,
    clk);
  output [9:0]llr;
  input [40:0]a;
  input [16:0]b;
  input clk;

  wire [40:0]a;
  wire [16:0]b;
  wire clk;
  wire [9:0]llr;
  wire [58:0]tmp_p;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i2,mult_gen_v12_0_14,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_14,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_mult_gen_v12_0_i2 \comp1.core_instance1 
       (.A(a),
        .B({1'b0,b}),
        .P(tmp_p));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized4 \latency_gt_0.reg1 
       (.P(tmp_p[58:30]),
        .clk(clk),
        .llr(llr));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlmult" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlmult__xdcDup__1
   (d,
    clk,
    A,
    q);
  output [9:0]d;
  input clk;
  input [8:0]A;
  input [9:0]q;

  wire [8:0]A;
  wire clk;
  wire [9:0]d;
  wire [18:0]mult_p_net;
  wire [9:0]q;
  wire \reg_array[0].has_2_latency.u1_i_2_n_0 ;
  wire \reg_array[0].has_2_latency.u1_i_3_n_0 ;
  wire \reg_array[4].has_2_latency.u1_i_2_n_0 ;
  wire \reg_array[5].has_2_latency.u1_i_2_n_0 ;
  wire \reg_array[9].has_2_latency.u1_i_2_n_0 ;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i3,mult_gen_v12_0_14,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_14,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_mult_gen_v12_0_i3__4 \comp2.core_instance2 
       (.A(A),
        .B(q),
        .CE(1'b1),
        .CLK(clk),
        .P(mult_p_net),
        .SCLR(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \reg_array[0].has_2_latency.u1_i_1 
       (.I0(mult_p_net[8]),
        .I1(\reg_array[0].has_2_latency.u1_i_2_n_0 ),
        .I2(mult_p_net[9]),
        .O(d[0]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \reg_array[0].has_2_latency.u1_i_2 
       (.I0(\reg_array[0].has_2_latency.u1_i_3_n_0 ),
        .I1(mult_p_net[5]),
        .I2(mult_p_net[6]),
        .I3(mult_p_net[3]),
        .I4(mult_p_net[4]),
        .O(\reg_array[0].has_2_latency.u1_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \reg_array[0].has_2_latency.u1_i_3 
       (.I0(mult_p_net[0]),
        .I1(mult_p_net[7]),
        .I2(mult_p_net[18]),
        .I3(mult_p_net[2]),
        .I4(mult_p_net[1]),
        .O(\reg_array[0].has_2_latency.u1_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_array[1].has_2_latency.u1_i_1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2_n_0 ),
        .I1(mult_p_net[8]),
        .I2(mult_p_net[9]),
        .I3(mult_p_net[10]),
        .O(d[1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \reg_array[2].has_2_latency.u1_i_1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2_n_0 ),
        .I1(mult_p_net[9]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[10]),
        .I4(mult_p_net[11]),
        .O(d[2]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \reg_array[3].has_2_latency.u1_i_1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2_n_0 ),
        .I1(mult_p_net[10]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[9]),
        .I4(mult_p_net[11]),
        .I5(mult_p_net[12]),
        .O(d[3]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \reg_array[4].has_2_latency.u1_i_1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2_n_0 ),
        .I1(\reg_array[4].has_2_latency.u1_i_2_n_0 ),
        .I2(mult_p_net[13]),
        .O(d[4]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \reg_array[4].has_2_latency.u1_i_2 
       (.I0(mult_p_net[11]),
        .I1(mult_p_net[9]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[10]),
        .I4(mult_p_net[12]),
        .O(\reg_array[4].has_2_latency.u1_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \reg_array[5].has_2_latency.u1_i_1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2_n_0 ),
        .I1(\reg_array[5].has_2_latency.u1_i_2_n_0 ),
        .I2(mult_p_net[14]),
        .O(d[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \reg_array[5].has_2_latency.u1_i_2 
       (.I0(mult_p_net[12]),
        .I1(mult_p_net[10]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[9]),
        .I4(mult_p_net[11]),
        .I5(mult_p_net[13]),
        .O(\reg_array[5].has_2_latency.u1_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \reg_array[6].has_2_latency.u1_i_1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2_n_0 ),
        .I1(\reg_array[5].has_2_latency.u1_i_2_n_0 ),
        .I2(mult_p_net[14]),
        .I3(mult_p_net[15]),
        .O(d[6]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \reg_array[7].has_2_latency.u1_i_1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2_n_0 ),
        .I1(mult_p_net[14]),
        .I2(\reg_array[5].has_2_latency.u1_i_2_n_0 ),
        .I3(mult_p_net[15]),
        .I4(mult_p_net[16]),
        .O(d[7]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \reg_array[8].has_2_latency.u1_i_1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2_n_0 ),
        .I1(mult_p_net[15]),
        .I2(\reg_array[5].has_2_latency.u1_i_2_n_0 ),
        .I3(mult_p_net[14]),
        .I4(mult_p_net[16]),
        .I5(mult_p_net[17]),
        .O(d[8]));
  LUT4 #(
    .INIT(16'h9AFF)) 
    \reg_array[9].has_2_latency.u1_i_1 
       (.I0(mult_p_net[18]),
        .I1(\reg_array[9].has_2_latency.u1_i_2_n_0 ),
        .I2(mult_p_net[17]),
        .I3(\reg_array[0].has_2_latency.u1_i_2_n_0 ),
        .O(d[9]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \reg_array[9].has_2_latency.u1_i_2 
       (.I0(mult_p_net[15]),
        .I1(\reg_array[5].has_2_latency.u1_i_2_n_0 ),
        .I2(mult_p_net[14]),
        .I3(mult_p_net[16]),
        .O(\reg_array[9].has_2_latency.u1_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlmult" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlmult__xdcDup__2
   (d,
    clk,
    A,
    q);
  output [9:0]d;
  input clk;
  input [8:0]A;
  input [9:0]q;

  wire [8:0]A;
  wire clk;
  wire [9:0]d;
  wire [18:0]mult_p_net;
  wire [9:0]q;
  wire \reg_array[0].has_2_latency.u1_i_2__0_n_0 ;
  wire \reg_array[0].has_2_latency.u1_i_3__0_n_0 ;
  wire \reg_array[4].has_2_latency.u1_i_2__0_n_0 ;
  wire \reg_array[5].has_2_latency.u1_i_2__0_n_0 ;
  wire \reg_array[9].has_2_latency.u1_i_2__0_n_0 ;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i3,mult_gen_v12_0_14,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_14,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_mult_gen_v12_0_i3__5 \comp2.core_instance2 
       (.A(A),
        .B(q),
        .CE(1'b1),
        .CLK(clk),
        .P(mult_p_net),
        .SCLR(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \reg_array[0].has_2_latency.u1_i_1__0 
       (.I0(mult_p_net[8]),
        .I1(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ),
        .I2(mult_p_net[9]),
        .O(d[0]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \reg_array[0].has_2_latency.u1_i_2__0 
       (.I0(\reg_array[0].has_2_latency.u1_i_3__0_n_0 ),
        .I1(mult_p_net[5]),
        .I2(mult_p_net[6]),
        .I3(mult_p_net[3]),
        .I4(mult_p_net[4]),
        .O(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \reg_array[0].has_2_latency.u1_i_3__0 
       (.I0(mult_p_net[0]),
        .I1(mult_p_net[7]),
        .I2(mult_p_net[18]),
        .I3(mult_p_net[2]),
        .I4(mult_p_net[1]),
        .O(\reg_array[0].has_2_latency.u1_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_array[1].has_2_latency.u1_i_1__0 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ),
        .I1(mult_p_net[8]),
        .I2(mult_p_net[9]),
        .I3(mult_p_net[10]),
        .O(d[1]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \reg_array[2].has_2_latency.u1_i_1__0 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ),
        .I1(mult_p_net[9]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[10]),
        .I4(mult_p_net[11]),
        .O(d[2]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \reg_array[3].has_2_latency.u1_i_1__0 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ),
        .I1(mult_p_net[10]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[9]),
        .I4(mult_p_net[11]),
        .I5(mult_p_net[12]),
        .O(d[3]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \reg_array[4].has_2_latency.u1_i_1__0 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ),
        .I1(\reg_array[4].has_2_latency.u1_i_2__0_n_0 ),
        .I2(mult_p_net[13]),
        .O(d[4]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \reg_array[4].has_2_latency.u1_i_2__0 
       (.I0(mult_p_net[11]),
        .I1(mult_p_net[9]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[10]),
        .I4(mult_p_net[12]),
        .O(\reg_array[4].has_2_latency.u1_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \reg_array[5].has_2_latency.u1_i_1__0 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ),
        .I1(\reg_array[5].has_2_latency.u1_i_2__0_n_0 ),
        .I2(mult_p_net[14]),
        .O(d[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \reg_array[5].has_2_latency.u1_i_2__0 
       (.I0(mult_p_net[12]),
        .I1(mult_p_net[10]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[9]),
        .I4(mult_p_net[11]),
        .I5(mult_p_net[13]),
        .O(\reg_array[5].has_2_latency.u1_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \reg_array[6].has_2_latency.u1_i_1__0 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ),
        .I1(\reg_array[5].has_2_latency.u1_i_2__0_n_0 ),
        .I2(mult_p_net[14]),
        .I3(mult_p_net[15]),
        .O(d[6]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \reg_array[7].has_2_latency.u1_i_1__0 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ),
        .I1(mult_p_net[14]),
        .I2(\reg_array[5].has_2_latency.u1_i_2__0_n_0 ),
        .I3(mult_p_net[15]),
        .I4(mult_p_net[16]),
        .O(d[7]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \reg_array[8].has_2_latency.u1_i_1__0 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ),
        .I1(mult_p_net[15]),
        .I2(\reg_array[5].has_2_latency.u1_i_2__0_n_0 ),
        .I3(mult_p_net[14]),
        .I4(mult_p_net[16]),
        .I5(mult_p_net[17]),
        .O(d[8]));
  LUT4 #(
    .INIT(16'h9AFF)) 
    \reg_array[9].has_2_latency.u1_i_1__0 
       (.I0(mult_p_net[18]),
        .I1(\reg_array[9].has_2_latency.u1_i_2__0_n_0 ),
        .I2(mult_p_net[17]),
        .I3(\reg_array[0].has_2_latency.u1_i_2__0_n_0 ),
        .O(d[9]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \reg_array[9].has_2_latency.u1_i_2__0 
       (.I0(mult_p_net[15]),
        .I1(\reg_array[5].has_2_latency.u1_i_2__0_n_0 ),
        .I2(mult_p_net[14]),
        .I3(mult_p_net[16]),
        .O(\reg_array[9].has_2_latency.u1_i_2__0_n_0 ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlmult" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlmult__xdcDup__3
   (d,
    clk,
    A,
    q);
  output [9:0]d;
  input clk;
  input [8:0]A;
  input [9:0]q;

  wire [8:0]A;
  wire clk;
  wire [9:0]d;
  wire [18:0]mult_p_net;
  wire [9:0]q;
  wire \reg_array[0].has_2_latency.u1_i_2__1_n_0 ;
  wire \reg_array[0].has_2_latency.u1_i_3__1_n_0 ;
  wire \reg_array[4].has_2_latency.u1_i_2__1_n_0 ;
  wire \reg_array[5].has_2_latency.u1_i_2__1_n_0 ;
  wire \reg_array[9].has_2_latency.u1_i_2__1_n_0 ;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_mult_gen_v12_0_i3,mult_gen_v12_0_14,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_14,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_mult_gen_v12_0_i3__6 \comp2.core_instance2 
       (.A(A),
        .B(q),
        .CE(1'b1),
        .CLK(clk),
        .P(mult_p_net),
        .SCLR(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \reg_array[0].has_2_latency.u1_i_1__1 
       (.I0(mult_p_net[8]),
        .I1(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ),
        .I2(mult_p_net[9]),
        .O(d[0]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \reg_array[0].has_2_latency.u1_i_2__1 
       (.I0(\reg_array[0].has_2_latency.u1_i_3__1_n_0 ),
        .I1(mult_p_net[5]),
        .I2(mult_p_net[6]),
        .I3(mult_p_net[3]),
        .I4(mult_p_net[4]),
        .O(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \reg_array[0].has_2_latency.u1_i_3__1 
       (.I0(mult_p_net[0]),
        .I1(mult_p_net[7]),
        .I2(mult_p_net[18]),
        .I3(mult_p_net[2]),
        .I4(mult_p_net[1]),
        .O(\reg_array[0].has_2_latency.u1_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_array[1].has_2_latency.u1_i_1__1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ),
        .I1(mult_p_net[8]),
        .I2(mult_p_net[9]),
        .I3(mult_p_net[10]),
        .O(d[1]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \reg_array[2].has_2_latency.u1_i_1__1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ),
        .I1(mult_p_net[9]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[10]),
        .I4(mult_p_net[11]),
        .O(d[2]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \reg_array[3].has_2_latency.u1_i_1__1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ),
        .I1(mult_p_net[10]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[9]),
        .I4(mult_p_net[11]),
        .I5(mult_p_net[12]),
        .O(d[3]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \reg_array[4].has_2_latency.u1_i_1__1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ),
        .I1(\reg_array[4].has_2_latency.u1_i_2__1_n_0 ),
        .I2(mult_p_net[13]),
        .O(d[4]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \reg_array[4].has_2_latency.u1_i_2__1 
       (.I0(mult_p_net[11]),
        .I1(mult_p_net[9]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[10]),
        .I4(mult_p_net[12]),
        .O(\reg_array[4].has_2_latency.u1_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \reg_array[5].has_2_latency.u1_i_1__1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ),
        .I1(\reg_array[5].has_2_latency.u1_i_2__1_n_0 ),
        .I2(mult_p_net[14]),
        .O(d[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \reg_array[5].has_2_latency.u1_i_2__1 
       (.I0(mult_p_net[12]),
        .I1(mult_p_net[10]),
        .I2(mult_p_net[8]),
        .I3(mult_p_net[9]),
        .I4(mult_p_net[11]),
        .I5(mult_p_net[13]),
        .O(\reg_array[5].has_2_latency.u1_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \reg_array[6].has_2_latency.u1_i_1__1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ),
        .I1(\reg_array[5].has_2_latency.u1_i_2__1_n_0 ),
        .I2(mult_p_net[14]),
        .I3(mult_p_net[15]),
        .O(d[6]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \reg_array[7].has_2_latency.u1_i_1__1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ),
        .I1(mult_p_net[14]),
        .I2(\reg_array[5].has_2_latency.u1_i_2__1_n_0 ),
        .I3(mult_p_net[15]),
        .I4(mult_p_net[16]),
        .O(d[7]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \reg_array[8].has_2_latency.u1_i_1__1 
       (.I0(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ),
        .I1(mult_p_net[15]),
        .I2(\reg_array[5].has_2_latency.u1_i_2__1_n_0 ),
        .I3(mult_p_net[14]),
        .I4(mult_p_net[16]),
        .I5(mult_p_net[17]),
        .O(d[8]));
  LUT4 #(
    .INIT(16'h9AFF)) 
    \reg_array[9].has_2_latency.u1_i_1__1 
       (.I0(mult_p_net[18]),
        .I1(\reg_array[9].has_2_latency.u1_i_2__1_n_0 ),
        .I2(mult_p_net[17]),
        .I3(\reg_array[0].has_2_latency.u1_i_2__1_n_0 ),
        .O(d[9]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \reg_array[9].has_2_latency.u1_i_2__1 
       (.I0(mult_p_net[15]),
        .I1(\reg_array[5].has_2_latency.u1_i_2__1_n_0 ),
        .I2(mult_p_net[14]),
        .I3(mult_p_net[16]),
        .O(\reg_array[9].has_2_latency.u1_i_2__1_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_43 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_1
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_18 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_100
   (x_x0,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_119 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_105
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_106 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_113
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_114 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_125
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_150 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_126
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_145 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_128
   (a,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_141 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_137
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_138 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_147
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_148 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_154
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_169 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_164
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_165 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_173
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_174 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_199
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_222 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_20
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_21 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_200
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_220 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_203
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_214 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_205
   (x_x0,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_210 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_228
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_229 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_23
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_24 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_232
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_233 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_235
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_236 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_243
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_244 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_247
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_248 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_275
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_291 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_276
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_289 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_278
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_279 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_281
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_282 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_284
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_285 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_29
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_30 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_305
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_306 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_309
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_310 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_313
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_314 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_327
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_347 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_329
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_330 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_333
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_334 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_341
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_342 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_353
   (x_x0,
    z_6,
    clk);
  output [0:0]x_x0;
  input [0:0]z_6;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_379 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_355
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_371 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_356
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_369 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_357
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_358 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_36
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_37 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_365
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_366 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_375
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_376 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_385
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_386 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_39
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_40 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_393
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_394 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_403
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_404 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_434
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_457 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_436
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_453 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_463
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_464 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_473
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_474 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_477
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_478 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_481
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_482 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_49
   (a,
    z_10,
    clk);
  output [0:0]a;
  input [0:0]z_10;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_10;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_71 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_10(z_10));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_5
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_10 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_50
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_66 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_51
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_64 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_512
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_525 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_513
   (a,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_9,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]a;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_523 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_52
   (a,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_9,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_62 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_520
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_521 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_529
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_530 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_534
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_557 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_536
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_553 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_537
   (a,
    x,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_551 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .x(x),
        .z_6(z_6),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_538
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_539 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_542
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_543 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_559
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_584 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_56
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_57 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_560
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_582 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_561
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_580 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_570
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_571 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_574
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_575 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_586
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_612 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_587
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_606 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_59
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_60 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_594
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_595 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_598
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_599 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_6
   (x_x0,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_8 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_614
   (x_x0,
    z_4,
    clk);
  output [0:0]x_x0;
  input [0:0]z_4;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_640 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_617
   (x_x0,
    x,
    z_3,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_630 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_622
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_623 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_626
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_627 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_666
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_720 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_669
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_686 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_671
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_682 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_674
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_675 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_692
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_693 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_696
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_697 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_7
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_700
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_701 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_704
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_705 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_716
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_717 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_73
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_96 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_74
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_94 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_747
   (x_x0,
    z_9,
    clk);
  output [0:0]x_x0;
  input [0:0]z_9;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_760 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_748
   (x_x0,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_9,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_758 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_749
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_750 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_75
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_92 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_752
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_753 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_755
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_756 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_772
   (a,
    x,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_785 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_6(z_6),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_776
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_777 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_779
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_780 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_782
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_783 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_794
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_816 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_796
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_812 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_797
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_798 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_80
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_81 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_801
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_802 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_808
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_809 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_823
   (a,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_835 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_824
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_825 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_832
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_833 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_841
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_842 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_851
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_852 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_859
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_860 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_869
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_870 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_87
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_88 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister_98
   (x_x0,
    z_7,
    clk);
  output [0:0]x_x0;
  input [0:0]z_7;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_123 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_16 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_101
   (x_x0,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_117 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_102
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_103 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_109
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_110 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_127
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_143 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_129
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_130 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_133
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_134 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_152
   (a,
    z_4,
    clk);
  output [0:0]a;
  input [0:0]z_4;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_176 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_153
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_171 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_155
   (a,
    x,
    z_3,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_167 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_156
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_157 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_160
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_161 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_198
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_251 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_2
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_14 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_201
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_218 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_202
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_216 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_204
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_212 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_206
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_207 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_224
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_225 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_239
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_240 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_26
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_27 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_274
   (a,
    z_10,
    clk);
  output [0:0]a;
  input [0:0]z_10;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_10;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_296 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_10(z_10));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_277
   (a,
    \fd_prim_array[0].set_comp.fdse_comp ,
    z_9,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_287 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_293
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_294 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_298
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_323 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_299
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_321 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_3
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_12 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_300
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_319 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_301
   (a,
    x,
    \fd_prim_array[0].set_comp.fdse_comp ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_317 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .x(x),
        .z_6(z_6),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_302
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_303 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_325
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_351 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_326
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_349 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_328
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_345 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_33
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_34 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_337
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_338 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_354
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_373 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_361
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_362 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_381
   (a,
    z_4,
    clk);
  output [0:0]a;
  input [0:0]z_4;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_407 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_382
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_401 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_383
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_399 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_384
   (a,
    x,
    z_3,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_397 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_389
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_390 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_4
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_433
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_485 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_435
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_455 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_437
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_451 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_438
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_449 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_439
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_447 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_440
   (x_x0,
    \fd_prim_array[0].set_comp.fdse_comp ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_445 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_441
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_442 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_459
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_460 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_467
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_468 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_470
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_471 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_510
   (a,
    z_10,
    clk);
  output [0:0]a;
  input [0:0]z_10;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_10;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_532 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_10(z_10));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_511
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_527 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_514
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_515 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_517
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_518 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_53
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_54 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_535
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_555 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_545
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_546 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_548
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_549 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_562
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_578 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_563
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_564 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_566
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_567 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_588
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_604 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_589
   (a,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_602 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_590
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_591 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_608
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_609 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_615
   (x_x0,
    z_3,
    clk);
  output [0:0]x_x0;
  input [0:0]z_3;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_634 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_616
   (x_x0,
    z_3,
    clk);
  output [0:0]x_x0;
  input [0:0]z_3;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_632 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_618
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_619 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_636
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_637 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_667
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_690 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_668
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_688 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_670
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_684 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_672
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_680 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_673
   (x_x0,
    \fd_prim_array[0].set_comp.fdse_comp ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_678 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_68
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_69 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_708
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_709 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_712
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_713 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_745
   (x_x0,
    z_10,
    clk);
  output [0:0]x_x0;
  input [0:0]z_10;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_10;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_767 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_10(z_10));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_746
   (x_x0,
    z_9,
    clk);
  output [0:0]x_x0;
  input [0:0]z_9;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_762 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_76
   (a,
    x,
    \fd_prim_array[0].set_comp.fdse_comp ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_90 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .x(x),
        .z_6(z_6),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_764
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_765 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_769
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_791 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_77
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_78 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_770
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_789 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_771
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_787 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_773
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_774 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_793
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_818 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_795
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_814 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_804
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_805 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_820
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_845 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_821
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_839 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_822
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_837 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_828
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_829 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_83
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_84 synth_reg_inst
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_847
   (a,
    z_4,
    clk);
  output [0:0]a;
  input [0:0]z_4;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_873 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_848
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_867 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_849
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_865 synth_reg_inst
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_850
   (a,
    x,
    z_3,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_863 synth_reg_inst
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_855
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_856 synth_reg_inst
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlregister__parameterized0_99
   (x_x0,
    z_6,
    clk);
  output [0:0]x_x0;
  input [0:0]z_6;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_121 synth_reg_inst
       (.clk(clk),
        .x_x0(x_x0),
        .z_6(z_6));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom
   (douta,
    clk,
    addra);
  output [2:0]douta;
  input clk;
  input [3:0]addra;

  wire [3:0]addra;
  wire clk;
  wire [2:0]douta;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i0,blk_mem_gen_v8_4_2,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_blk_mem_gen_i0 \comp0.core_instance0 
       (.addra(addra),
        .clka(clk),
        .douta(douta),
        .ena(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom__parameterized0
   (douta,
    clk,
    q);
  output [9:0]douta;
  input clk;
  input [7:0]q;

  wire clk;
  wire [9:0]douta;
  wire [7:0]q;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i1,blk_mem_gen_v8_4_2,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_blk_mem_gen_i1 \comp1.core_instance1 
       (.addra(q),
        .clka(clk),
        .douta(douta),
        .ena(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom__parameterized0__xdcDup__1
   (douta,
    clk,
    x_x0);
  output [9:0]douta;
  input clk;
  input [7:0]x_x0;

  wire clk;
  wire [9:0]douta;
  wire [7:0]x_x0;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i1,blk_mem_gen_v8_4_2,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_blk_mem_gen_i1__4 \comp1.core_instance1 
       (.addra(x_x0),
        .clka(clk),
        .douta(douta),
        .ena(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom__parameterized0__xdcDup__2
   (douta,
    clk,
    x_x0);
  output [9:0]douta;
  input clk;
  input [7:0]x_x0;

  wire clk;
  wire [9:0]douta;
  wire [7:0]x_x0;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i1,blk_mem_gen_v8_4_2,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_blk_mem_gen_i1__5 \comp1.core_instance1 
       (.addra(x_x0),
        .clka(clk),
        .douta(douta),
        .ena(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom__parameterized0__xdcDup__3
   (douta,
    clk,
    x_x0);
  output [9:0]douta;
  input clk;
  input [7:0]x_x0;

  wire clk;
  wire [9:0]douta;
  wire [7:0]x_x0;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i1,blk_mem_gen_v8_4_2,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_blk_mem_gen_i1__6 \comp1.core_instance1 
       (.addra(x_x0),
        .clka(clk),
        .douta(douta),
        .ena(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom__xdcDup__1
   (douta,
    clk,
    addra);
  output [2:0]douta;
  input clk;
  input [3:0]addra;

  wire [3:0]addra;
  wire clk;
  wire [2:0]douta;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i0,blk_mem_gen_v8_4_2,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_blk_mem_gen_i0__4 \comp0.core_instance0 
       (.addra(addra),
        .clka(clk),
        .douta(douta),
        .ena(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom__xdcDup__2
   (douta,
    clk,
    addra);
  output [2:0]douta;
  input clk;
  input [3:0]addra;

  wire [3:0]addra;
  wire clk;
  wire [2:0]douta;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i0,blk_mem_gen_v8_4_2,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_blk_mem_gen_i0__5 \comp0.core_instance0 
       (.addra(addra),
        .clka(clk),
        .douta(douta),
        .ena(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom__xdcDup__3
   (douta,
    clk,
    addra);
  output [2:0]douta;
  input clk;
  input [3:0]addra;

  wire [3:0]addra;
  wire clk;
  wire [2:0]douta;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_blk_mem_gen_i0,blk_mem_gen_v8_4_2,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_blk_mem_gen_i0__6 \comp0.core_instance0 
       (.addra(addra),
        .clka(clk),
        .douta(douta),
        .ena(1'b1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i0,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i0 \comp0.core_instance0 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized0
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i1,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i1 \comp1.core_instance1 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized0__xdcDup__1
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i1,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i1__4 \comp1.core_instance1 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized0__xdcDup__2
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i1,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i1__5 \comp1.core_instance1 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized0__xdcDup__3
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i1,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i1__6 \comp1.core_instance1 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized1
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i2,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i2 \comp2.core_instance2 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized1__xdcDup__1
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i2,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i2__4 \comp2.core_instance2 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized1__xdcDup__2
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i2,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i2__5 \comp2.core_instance2 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized1__xdcDup__3
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i2,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i2__6 \comp2.core_instance2 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized2
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i3,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i3 \comp3.core_instance3 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized2__xdcDup__1
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i3,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i3__4 \comp3.core_instance3 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized2__xdcDup__2
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i3,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i3__5 \comp3.core_instance3 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized2__xdcDup__3
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i3,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i3__6 \comp3.core_instance3 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized3
   (qspo,
    x_x0,
    clk);
  output [8:0]qspo;
  input [3:0]x_x0;
  input clk;

  wire clk;
  wire [8:0]qspo;
  wire [3:0]x_x0;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i4,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i4 \comp4.core_instance4 
       (.a(x_x0),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized3__xdcDup__1
   (qspo,
    x_x0,
    clk);
  output [8:0]qspo;
  input [3:0]x_x0;
  input clk;

  wire clk;
  wire [8:0]qspo;
  wire [3:0]x_x0;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i4,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i4__4 \comp4.core_instance4 
       (.a(x_x0),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized3__xdcDup__2
   (qspo,
    x_x0,
    clk);
  output [8:0]qspo;
  input [3:0]x_x0;
  input clk;

  wire clk;
  wire [8:0]qspo;
  wire [3:0]x_x0;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i4,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i4__5 \comp4.core_instance4 
       (.a(x_x0),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__parameterized3__xdcDup__3
   (qspo,
    x_x0,
    clk);
  output [8:0]qspo;
  input [3:0]x_x0;
  input clk;

  wire clk;
  wire [8:0]qspo;
  wire [3:0]x_x0;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i4,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i4__6 \comp4.core_instance4 
       (.a(x_x0),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__xdcDup__1
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i0,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i0__4 \comp0.core_instance0 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__xdcDup__2
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i0,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i0__5 \comp0.core_instance0 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "awgn_inv_mapping_xlsprom_dist" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_xlsprom_dist__xdcDup__3
   (qspo,
    a,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;

  (* CHECK_LICENSE_TYPE = "awgn_inv_mapping_dist_mem_gen_i0,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.3" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping_dist_mem_gen_i0__6 \comp0.core_instance0 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_awgn_inv_mapping_0_0,awgn_inv_mapping,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "sysgen" *) 
(* X_CORE_INFO = "awgn_inv_mapping,Vivado 2018.3" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (snr,
    noise_en,
    x,
    clk,
    llr,
    y);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 snr DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME snr, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [4:0]snr;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 noise_en DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME noise_en, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [0:0]noise_en;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 x DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME x, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [0:0]x;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 llr DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME llr, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 10} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 4} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) output [9:0]llr;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 y DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME y, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 19} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) output [18:0]y;

  wire clk;
  wire [9:0]llr;
  wire [0:0]noise_en;
  wire [4:0]snr;
  wire [0:0]x;
  wire [18:0]y;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_awgn_inv_mapping inst
       (.clk(clk),
        .llr(llr),
        .noise_en(noise_en),
        .snr(snr),
        .x(x),
        .y(y));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_107
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_11
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__24 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_115
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_120
   (x_x0,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(x_x0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__12 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_124
   (x_x0,
    z_7,
    clk);
  output [0:0]x_x0;
  input [0:0]z_7;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_139
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_142
   (a,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(a),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__34 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_146
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_149
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_151
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_166
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_170
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_175
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_19
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_211
   (x_x0,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_1 );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_1 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_1 ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_4),
        .Q(x_x0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__18 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp_1 ),
        .O(\fd_prim_array[0].rst_comp.fdre_comp_0 ));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_215
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__10 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_22
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_221
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_223
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_230
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_234
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_237
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_245
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_249
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_25
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_280
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_283
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_286
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_290
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_292
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_307
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_31
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_311
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_315
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_331
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_335
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_343
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_348
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__29 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_359
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_367
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_370
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__8 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_372
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_377
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_38
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_380
   (x_x0,
    z_6,
    clk);
  output [0:0]x_x0;
  input [0:0]z_6;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_387
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_395
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_405
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_41
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_44
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_454
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_458
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_465
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_475
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_479
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_483
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_522
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_524
   (a,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    z_9,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_1 );
  output [0:0]a;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_1 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_1 ;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(a),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__49 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp_1 ),
        .O(\fd_prim_array[0].rst_comp.fdre_comp_0 ));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_526
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_531
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_540
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_544
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_552
   (a,
    x,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].rst_comp.fdre_comp_1 );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_1 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_1 ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__46 
       (.I0(a),
        .I1(z_7),
        .O(x));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__47 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp_1 ),
        .O(\fd_prim_array[0].rst_comp.fdre_comp_0 ));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_554
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__25 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_558
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_572
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_576
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_58
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_581
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__45 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_583
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_585
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_596
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_600
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_607
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_61
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_613
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_624
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_628
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_63
   (a,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    z_9,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(a),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__38 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(\fd_prim_array[0].rst_comp.fdre_comp_0 ));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_631
   (x_x0,
    x,
    z_3,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(x_x0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__9 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_641
   (x_x0,
    z_4,
    clk);
  output [0:0]x_x0;
  input [0:0]z_4;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_4),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_65
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_67
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_676
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_683
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__7 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_687
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_694
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_698
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_702
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_706
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_718
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_72
   (a,
    z_10,
    clk);
  output [0:0]a;
  input [0:0]z_10;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_10;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_10),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_721
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_751
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_754
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_757
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_759
   (x_x0,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    z_9,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(x_x0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(\fd_prim_array[0].rst_comp.fdre_comp_0 ));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_761
   (x_x0,
    z_9,
    clk);
  output [0:0]x_x0;
  input [0:0]z_9;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(x_x0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_778
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_781
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_784
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_786
   (a,
    x,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__41 
       (.I0(a),
        .I1(z_7),
        .O(x));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__19 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(\fd_prim_array[0].rst_comp.fdre_comp_0 ));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_799
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_803
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_810
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_813
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__37 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_817
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_82
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_826
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_834
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_836
   (a,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(a),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__17 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_843
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_853
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_861
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_871
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_89
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_9
   (x_x0,
    \fd_prim_array[0].rst_comp.fdre_comp_0 ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_1 );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_1 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_1 ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_4),
        .Q(x_x0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__25 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp_1 ),
        .O(\fd_prim_array[0].rst_comp.fdre_comp_0 ));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_93
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__36 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_95
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__66 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_97
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__28 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_104
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_111
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_118
   (x_x0,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__23 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_122
   (x_x0,
    z_6,
    clk);
  output [0:0]x_x0;
  input [0:0]z_6;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_13
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_131
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_135
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_144
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_15
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_158
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_162
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_168
   (a,
    x,
    z_3,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(a),
        .S(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__32 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_17
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_172
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_177
   (a,
    z_4,
    clk);
  output [0:0]a;
  input [0:0]z_4;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_4;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_4),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_208
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_213
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__9 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_217
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_219
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_226
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_241
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_252
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_28
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_288
   (a,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    z_9,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_1 );
  output [0:0]a;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_1 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_1 ;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(a),
        .S(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__31 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_1 ),
        .O(\fd_prim_array[0].set_comp.fdse_comp_0 ));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_295
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_297
   (a,
    z_10,
    clk);
  output [0:0]a;
  input [0:0]z_10;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_10;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_10),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_304
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_318
   (a,
    x,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].set_comp.fdse_comp_1 );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_1 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_1 ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__58 
       (.I0(a),
        .I1(z_7),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .S(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__30 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_1 ),
        .O(\fd_prim_array[0].set_comp.fdse_comp_0 ));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_320
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__57 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_322
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__56 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_324
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_339
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_346
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__54 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_35
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_350
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_352
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_363
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_374
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_391
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_398
   (a,
    x,
    z_3,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(a),
        .S(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__28 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_400
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_402
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_408
   (a,
    z_4,
    clk);
  output [0:0]a;
  input [0:0]z_4;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_4;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_4),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_443
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_446
   (x_x0,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__10 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(\fd_prim_array[0].set_comp.fdse_comp_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_4),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_448
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__4 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_450
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__7 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_452
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_456
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_461
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_469
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_472
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_486
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_516
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_519
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_528
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_533
   (a,
    z_10,
    clk);
  output [0:0]a;
  input [0:0]z_10;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_10;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_10),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_547
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_55
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_550
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_556
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .S(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__24 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_565
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_568
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_579
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .S(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__22 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_592
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_603
   (a,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_5;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__43 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_605
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_610
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_620
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_633
   (x_x0,
    z_3,
    clk);
  output [0:0]x_x0;
  input [0:0]z_3;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_635
   (x_x0,
    z_3,
    clk);
  output [0:0]x_x0;
  input [0:0]z_3;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_638
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_679
   (x_x0,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__4 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(\fd_prim_array[0].set_comp.fdse_comp_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_4),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_681
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__2 
       (.I0(x_x0),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_685
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_689
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_691
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_70
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_710
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_714
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_763
   (x_x0,
    z_9,
    clk);
  output [0:0]x_x0;
  input [0:0]z_9;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_9),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_766
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_768
   (x_x0,
    z_10,
    clk);
  output [0:0]x_x0;
  input [0:0]z_10;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_10;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_10),
        .Q(x_x0),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_775
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_788
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__40 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_79
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_790
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__39 
       (.I0(a),
        .I1(\fd_prim_array[0].rst_comp.fdre_comp ),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_792
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_806
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_815
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .S(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__18 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_819
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_7),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_830
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_838
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_840
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_5),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_846
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_85
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(x),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_857
   (D,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .Q(D),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_864
   (a,
    x,
    z_3,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(a),
        .S(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__16 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .O(x));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_866
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_868
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_3),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_874
   (a,
    z_4,
    clk);
  output [0:0]a;
  input [0:0]z_4;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_4;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_4),
        .Q(a),
        .S(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_91
   (a,
    x,
    \fd_prim_array[0].set_comp.fdse_comp_0 ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].set_comp.fdse_comp_1 );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_1 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_1 ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1__67 
       (.I0(a),
        .I1(z_7),
        .O(x));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \fd_prim_array[0].set_comp.fdse_comp 
       (.C(clk),
        .CE(1'b1),
        .D(z_6),
        .Q(a),
        .S(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].set_comp.fdse_comp_i_1__37 
       (.I0(a),
        .I1(\fd_prim_array[0].set_comp.fdse_comp_1 ),
        .O(\fd_prim_array[0].set_comp.fdse_comp_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_182
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_184
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_186
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_188
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_414
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay4/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_416
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay3/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_418
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay2/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_420
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay1/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_422
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/fr1/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_647
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_649
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_651
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_653
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_655
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/fr1/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_880
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay9/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_882
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay8/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_884
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay7/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_886
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay6/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_888
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;
  wire [8:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/f/delay5/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized0
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;
  wire [9:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[9].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[9].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[9]),
        .Q(srlc32_out[9]),
        .Q31(\NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized0_488
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;
  wire [9:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[9].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[9].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[9]),
        .Q(srlc32_out[9]),
        .Q31(\NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized0_723
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;
  wire [9:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/g/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[9].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[9].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[9]),
        .Q(srlc32_out[9]),
        .Q31(\NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized1
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;
  wire [9:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/g2/delay/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[9].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[9].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[9]),
        .Q(srlc32_out[9]),
        .Q31(\NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized1_190
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;
  wire [9:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller4/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[9].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[9].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[9]),
        .Q(srlc32_out[9]),
        .Q31(\NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized1_424
   (S,
    q,
    \op_mem_91_20_reg[0][10] ,
    d,
    clk);
  output [0:0]S;
  output [9:0]q;
  input [0:0]\op_mem_91_20_reg[0][10] ;
  input [9:0]d;
  input clk;

  wire [0:0]S;
  wire clk;
  wire [9:0]d;
  wire [0:0]\op_mem_91_20_reg[0][10] ;
  wire [9:0]q;
  wire [9:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][10]_i_3 
       (.I0(q[9]),
        .I1(\op_mem_91_20_reg[0][10] ),
        .O(S));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller3/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[9].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[9].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[9]),
        .Q(srlc32_out[9]),
        .Q31(\NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized1_657
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;
  wire [9:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller2/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[9].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[9].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[9]),
        .Q(srlc32_out[9]),
        .Q31(\NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized1_890
   (\reg_array[9].has_latency.u2_0 ,
    q,
    \op_mem_91_20_reg[0][10] ,
    d,
    clk);
  output [0:0]\reg_array[9].has_latency.u2_0 ;
  output [9:0]q;
  input [0:0]\op_mem_91_20_reg[0][10] ;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [0:0]\op_mem_91_20_reg[0][10] ;
  wire [9:0]q;
  wire [0:0]\reg_array[9].has_latency.u2_0 ;
  wire [9:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][10]_i_3__0 
       (.I0(q[9]),
        .I1(\op_mem_91_20_reg[0][10] ),
        .O(\reg_array[9].has_latency.u2_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\awgn_inv_mapping_struct/white_gaussian_noise_generator/box_muller1/convert/latency_test.reg1/has_only_1.srlc33e_array0/reg_array[9].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[9].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[9]),
        .Q(srlc32_out[9]),
        .Q31(\NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized2
   (q,
    x_x0,
    clk);
  output [7:0]q;
  input [7:0]x_x0;
  input clk;

  wire clk;
  wire [7:0]q;
  wire [7:0]x_x0;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(x_x0[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(x_x0[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(x_x0[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(x_x0[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(x_x0[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(x_x0[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(x_x0[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(x_x0[7]),
        .Q(q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized3
   (q,
    d,
    clk);
  output [16:0]q;
  input [16:0]d;
  input clk;

  wire clk;
  wire [16:0]d;
  wire [16:0]q;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[10]),
        .Q(q[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[11]),
        .Q(q[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[12]),
        .Q(q[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[13]),
        .Q(q[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[14]),
        .Q(q[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[15]),
        .Q(q[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[16]),
        .Q(q[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized4
   (llr,
    clk,
    P);
  output [9:0]llr;
  input clk;
  input [28:0]P;

  wire [28:0]P;
  wire clk;
  wire [9:0]conv_p;
  wire [9:0]llr;
  wire \reg_array[9].has_latency.u2_i_2_n_0 ;
  wire \reg_array[9].has_latency.u2_i_3_n_0 ;
  wire \reg_array[9].has_latency.u2_i_4_n_0 ;
  wire \reg_array[9].has_latency.u2_i_5_n_0 ;
  wire \reg_array[9].has_latency.u2_i_6_n_0 ;
  wire \reg_array[9].has_latency.u2_i_7_n_0 ;
  wire \reg_array[9].has_latency.u2_i_8_n_0 ;
  wire \reg_array[9].has_latency.u2_i_9_n_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(conv_p[0]),
        .Q(llr[0]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h555C555C555CCCCC)) 
    \reg_array[0].has_latency.u2_i_1 
       (.I0(P[28]),
        .I1(P[0]),
        .I2(\reg_array[9].has_latency.u2_i_2_n_0 ),
        .I3(\reg_array[9].has_latency.u2_i_3_n_0 ),
        .I4(\reg_array[9].has_latency.u2_i_4_n_0 ),
        .I5(\reg_array[9].has_latency.u2_i_5_n_0 ),
        .O(conv_p[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(conv_p[1]),
        .Q(llr[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h555C555C555CCCCC)) 
    \reg_array[1].has_latency.u2_i_1 
       (.I0(P[28]),
        .I1(P[1]),
        .I2(\reg_array[9].has_latency.u2_i_2_n_0 ),
        .I3(\reg_array[9].has_latency.u2_i_3_n_0 ),
        .I4(\reg_array[9].has_latency.u2_i_4_n_0 ),
        .I5(\reg_array[9].has_latency.u2_i_5_n_0 ),
        .O(conv_p[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(conv_p[2]),
        .Q(llr[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h555C555C555CCCCC)) 
    \reg_array[2].has_latency.u2_i_1 
       (.I0(P[28]),
        .I1(P[2]),
        .I2(\reg_array[9].has_latency.u2_i_2_n_0 ),
        .I3(\reg_array[9].has_latency.u2_i_3_n_0 ),
        .I4(\reg_array[9].has_latency.u2_i_4_n_0 ),
        .I5(\reg_array[9].has_latency.u2_i_5_n_0 ),
        .O(conv_p[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(conv_p[3]),
        .Q(llr[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h555C555C555CCCCC)) 
    \reg_array[3].has_latency.u2_i_1 
       (.I0(P[28]),
        .I1(P[3]),
        .I2(\reg_array[9].has_latency.u2_i_2_n_0 ),
        .I3(\reg_array[9].has_latency.u2_i_3_n_0 ),
        .I4(\reg_array[9].has_latency.u2_i_4_n_0 ),
        .I5(\reg_array[9].has_latency.u2_i_5_n_0 ),
        .O(conv_p[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(conv_p[4]),
        .Q(llr[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h555C555C555CCCCC)) 
    \reg_array[4].has_latency.u2_i_1 
       (.I0(P[28]),
        .I1(P[4]),
        .I2(\reg_array[9].has_latency.u2_i_2_n_0 ),
        .I3(\reg_array[9].has_latency.u2_i_3_n_0 ),
        .I4(\reg_array[9].has_latency.u2_i_4_n_0 ),
        .I5(\reg_array[9].has_latency.u2_i_5_n_0 ),
        .O(conv_p[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(conv_p[5]),
        .Q(llr[5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h555C555C555CCCCC)) 
    \reg_array[5].has_latency.u2_i_1 
       (.I0(P[28]),
        .I1(P[5]),
        .I2(\reg_array[9].has_latency.u2_i_2_n_0 ),
        .I3(\reg_array[9].has_latency.u2_i_3_n_0 ),
        .I4(\reg_array[9].has_latency.u2_i_4_n_0 ),
        .I5(\reg_array[9].has_latency.u2_i_5_n_0 ),
        .O(conv_p[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(conv_p[6]),
        .Q(llr[6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h555C555C555CCCCC)) 
    \reg_array[6].has_latency.u2_i_1 
       (.I0(P[28]),
        .I1(P[6]),
        .I2(\reg_array[9].has_latency.u2_i_2_n_0 ),
        .I3(\reg_array[9].has_latency.u2_i_3_n_0 ),
        .I4(\reg_array[9].has_latency.u2_i_4_n_0 ),
        .I5(\reg_array[9].has_latency.u2_i_5_n_0 ),
        .O(conv_p[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(conv_p[7]),
        .Q(llr[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h555C555C555CCCCC)) 
    \reg_array[7].has_latency.u2_i_1 
       (.I0(P[28]),
        .I1(P[7]),
        .I2(\reg_array[9].has_latency.u2_i_2_n_0 ),
        .I3(\reg_array[9].has_latency.u2_i_3_n_0 ),
        .I4(\reg_array[9].has_latency.u2_i_4_n_0 ),
        .I5(\reg_array[9].has_latency.u2_i_5_n_0 ),
        .O(conv_p[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(conv_p[8]),
        .Q(llr[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h555C555C555CCCCC)) 
    \reg_array[8].has_latency.u2_i_1 
       (.I0(P[28]),
        .I1(P[8]),
        .I2(\reg_array[9].has_latency.u2_i_2_n_0 ),
        .I3(\reg_array[9].has_latency.u2_i_3_n_0 ),
        .I4(\reg_array[9].has_latency.u2_i_4_n_0 ),
        .I5(\reg_array[9].has_latency.u2_i_5_n_0 ),
        .O(conv_p[8]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(conv_p[9]),
        .Q(llr[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAACAAACAAACCCCC)) 
    \reg_array[9].has_latency.u2_i_1 
       (.I0(P[28]),
        .I1(P[9]),
        .I2(\reg_array[9].has_latency.u2_i_2_n_0 ),
        .I3(\reg_array[9].has_latency.u2_i_3_n_0 ),
        .I4(\reg_array[9].has_latency.u2_i_4_n_0 ),
        .I5(\reg_array[9].has_latency.u2_i_5_n_0 ),
        .O(conv_p[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \reg_array[9].has_latency.u2_i_2 
       (.I0(\reg_array[9].has_latency.u2_i_6_n_0 ),
        .I1(P[16]),
        .I2(P[15]),
        .I3(P[18]),
        .I4(P[17]),
        .I5(\reg_array[9].has_latency.u2_i_7_n_0 ),
        .O(\reg_array[9].has_latency.u2_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \reg_array[9].has_latency.u2_i_3 
       (.I0(P[10]),
        .I1(P[9]),
        .I2(P[13]),
        .I3(P[14]),
        .I4(P[11]),
        .I5(P[12]),
        .O(\reg_array[9].has_latency.u2_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFFFFFFF)) 
    \reg_array[9].has_latency.u2_i_4 
       (.I0(\reg_array[9].has_latency.u2_i_8_n_0 ),
        .I1(P[16]),
        .I2(P[15]),
        .I3(P[18]),
        .I4(P[17]),
        .I5(\reg_array[9].has_latency.u2_i_9_n_0 ),
        .O(\reg_array[9].has_latency.u2_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \reg_array[9].has_latency.u2_i_5 
       (.I0(P[10]),
        .I1(P[9]),
        .I2(P[13]),
        .I3(P[14]),
        .I4(P[11]),
        .I5(P[12]),
        .O(\reg_array[9].has_latency.u2_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \reg_array[9].has_latency.u2_i_6 
       (.I0(P[20]),
        .I1(P[19]),
        .I2(P[22]),
        .I3(P[21]),
        .O(\reg_array[9].has_latency.u2_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \reg_array[9].has_latency.u2_i_7 
       (.I0(P[25]),
        .I1(P[26]),
        .I2(P[23]),
        .I3(P[24]),
        .I4(P[28]),
        .I5(P[27]),
        .O(\reg_array[9].has_latency.u2_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \reg_array[9].has_latency.u2_i_8 
       (.I0(P[20]),
        .I1(P[19]),
        .I2(P[22]),
        .I3(P[21]),
        .O(\reg_array[9].has_latency.u2_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \reg_array[9].has_latency.u2_i_9 
       (.I0(P[25]),
        .I1(P[26]),
        .I2(P[23]),
        .I3(P[24]),
        .I4(P[28]),
        .I5(P[27]),
        .O(\reg_array[9].has_latency.u2_i_9_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_181
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_182 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_183
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_184 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_185
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_186 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_187
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_188 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_413
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_414 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_415
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_416 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_417
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_418 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_419
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_420 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_421
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_422 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_646
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_647 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_648
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_649 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_650
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_651 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_652
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_653 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_654
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_655 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_879
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_880 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_881
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_882 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_883
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_884 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_885
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_886 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_887
   (q,
    d,
    clk);
  output [8:0]q;
  input [8:0]d;
  input clk;

  wire clk;
  wire [8:0]d;
  wire [8:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e_888 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized0
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized0 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized0_487
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized0_488 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized0_722
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized0_723 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized1
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized1 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized1_189
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized1_190 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized1_423
   (S,
    q,
    \op_mem_91_20_reg[0][10] ,
    d,
    clk);
  output [0:0]S;
  output [9:0]q;
  input [0:0]\op_mem_91_20_reg[0][10] ;
  input [9:0]d;
  input clk;

  wire [0:0]S;
  wire clk;
  wire [9:0]d;
  wire [0:0]\op_mem_91_20_reg[0][10] ;
  wire [9:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized1_424 \has_only_1.srlc33e_array0 
       (.S(S),
        .clk(clk),
        .d(d),
        .\op_mem_91_20_reg[0][10] (\op_mem_91_20_reg[0][10] ),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized1_656
   (q,
    d,
    clk);
  output [9:0]q;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [9:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized1_657 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized1_889
   (\reg_array[9].has_latency.u2 ,
    q,
    \op_mem_91_20_reg[0][10] ,
    d,
    clk);
  output [0:0]\reg_array[9].has_latency.u2 ;
  output [9:0]q;
  input [0:0]\op_mem_91_20_reg[0][10] ;
  input [9:0]d;
  input clk;

  wire clk;
  wire [9:0]d;
  wire [0:0]\op_mem_91_20_reg[0][10] ;
  wire [9:0]q;
  wire [0:0]\reg_array[9].has_latency.u2 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized1_890 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .\op_mem_91_20_reg[0][10] (\op_mem_91_20_reg[0][10] ),
        .q(q),
        .\reg_array[9].has_latency.u2_0 (\reg_array[9].has_latency.u2 ));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized2
   (q,
    x_x0,
    clk);
  output [7:0]q;
  input [7:0]x_x0;
  input clk;

  wire clk;
  wire [7:0]q;
  wire [7:0]x_x0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized2 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .q(q),
        .x_x0(x_x0));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized3
   (q,
    d,
    clk);
  output [16:0]q;
  input [16:0]d;
  input clk;

  wire clk;
  wire [16:0]d;
  wire [16:0]q;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized3 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg__parameterized4
   (llr,
    clk,
    P);
  output [9:0]llr;
  input clk;
  input [28:0]P;

  wire [28:0]P;
  wire clk;
  wire [9:0]llr;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srlc33e__parameterized4 \has_only_1.srlc33e_array0 
       (.P(P),
        .clk(clk),
        .llr(llr));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_10
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_11 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_106
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_107 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_114
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_115 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_119
   (x_x0,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_120 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_123
   (x_x0,
    z_7,
    clk);
  output [0:0]x_x0;
  input [0:0]z_7;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_124 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_138
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_139 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_141
   (a,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_142 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_145
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_146 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_148
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_149 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_150
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_151 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_165
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_166 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_169
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_170 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_174
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_175 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_18
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_19 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_21
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_22 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_210
   (x_x0,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_211 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].rst_comp.fdre_comp_1 (\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_214
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_215 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_220
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_221 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_222
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_223 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_229
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_230 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_233
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_234 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_236
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_237 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_24
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_25 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_244
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_245 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_248
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_249 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_279
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_280 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_282
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_283 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_285
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_286 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_289
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_290 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_291
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_292 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_30
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_31 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_306
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_307 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_310
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_311 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_314
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_315 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_330
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_331 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_334
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_335 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_342
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_343 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_347
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_348 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_358
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_359 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_366
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_367 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_369
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_370 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_37
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_38 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_371
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_372 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_376
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_377 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_379
   (x_x0,
    z_6,
    clk);
  output [0:0]x_x0;
  input [0:0]z_6;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_380 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_386
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_387 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_394
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_395 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_40
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_41 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_404
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_405 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_43
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_44 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_453
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_454 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_457
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_458 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_464
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_465 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_474
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_475 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_478
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_479 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_482
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_483 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_521
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_522 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_523
   (a,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_9,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]a;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_524 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].rst_comp.fdre_comp_1 (\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_525
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_526 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_530
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_531 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_539
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_540 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_543
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_544 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_551
   (a,
    x,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_552 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].rst_comp.fdre_comp_1 (\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .x(x),
        .z_6(z_6),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_553
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_554 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_557
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_558 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_57
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_58 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_571
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_572 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_575
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_576 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_580
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_581 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_582
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_583 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_584
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_585 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_595
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_596 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_599
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_600 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_60
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_61 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_606
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_607 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_612
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_613 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_62
   (a,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_9,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_63 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_623
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_624 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_627
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_628 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_630
   (x_x0,
    x,
    z_3,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_631 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_64
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_65 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_640
   (x_x0,
    z_4,
    clk);
  output [0:0]x_x0;
  input [0:0]z_4;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_641 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_66
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_67 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_675
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_676 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_682
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_683 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_686
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_687 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_693
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_694 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_697
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_698 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_701
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_702 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_705
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_706 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_71
   (a,
    z_10,
    clk);
  output [0:0]a;
  input [0:0]z_10;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_10;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_72 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_10(z_10));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_717
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_718 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_720
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_721 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_750
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_751 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_753
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_754 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_756
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_757 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_758
   (x_x0,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_9,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_759 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_760
   (x_x0,
    z_9,
    clk);
  output [0:0]x_x0;
  input [0:0]z_9;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_761 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_777
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_778 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_780
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_781 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_783
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_784 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_785
   (a,
    x,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_786 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_6(z_6),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_798
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_799 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_8
   (x_x0,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp_0 );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp_0 ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_9 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].rst_comp.fdre_comp_1 (\fd_prim_array[0].rst_comp.fdre_comp_0 ),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_802
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_803 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_809
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_810 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_81
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_82 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_812
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_813 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_816
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_817 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_825
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_826 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_833
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_834 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_835
   (a,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_836 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_842
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_843 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_852
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_853 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_860
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_861 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_870
   (D,
    \fd_prim_array[0].rst_comp.fdre_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_871 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_88
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_89 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_92
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_93 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_94
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_95 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp_0 (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized0_96
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized0_97 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_103
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_104 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_110
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_111 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_117
   (x_x0,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_118 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_12
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_13 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_121
   (x_x0,
    z_6,
    clk);
  output [0:0]x_x0;
  input [0:0]z_6;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_122 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_130
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_131 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_134
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_135 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_14
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_15 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_143
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_144 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_157
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_158 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_16
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_17 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_161
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_162 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_167
   (a,
    x,
    z_3,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_168 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_171
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_172 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_176
   (a,
    z_4,
    clk);
  output [0:0]a;
  input [0:0]z_4;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_177 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_207
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_208 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_212
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_213 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_216
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_217 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_218
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_219 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_225
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_226 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_240
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_241 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_251
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_252 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_27
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_28 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_287
   (a,
    \fd_prim_array[0].set_comp.fdse_comp ,
    z_9,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]z_9;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_288 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp_1 (\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_294
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_295 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_296
   (a,
    z_10,
    clk);
  output [0:0]a;
  input [0:0]z_10;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_10;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_297 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_10(z_10));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_303
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_304 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_317
   (a,
    x,
    \fd_prim_array[0].set_comp.fdse_comp ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_318 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp_1 (\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .x(x),
        .z_6(z_6),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_319
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_320 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_321
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_322 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_323
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_324 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_338
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_339 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_34
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_35 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_345
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_346 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_349
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_350 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_351
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_352 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_362
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_363 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_373
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_374 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_390
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_391 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_397
   (a,
    x,
    z_3,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_398 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_399
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_400 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_401
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_402 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_407
   (a,
    z_4,
    clk);
  output [0:0]a;
  input [0:0]z_4;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_408 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_442
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_443 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_445
   (x_x0,
    \fd_prim_array[0].set_comp.fdse_comp ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_446 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_447
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_448 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_449
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_450 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_451
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_452 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_455
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_456 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_460
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_461 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_468
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_469 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_471
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_472 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_485
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_486 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_515
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_516 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_518
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_519 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_527
   (a,
    z_9,
    clk);
  output [0:0]a;
  input [0:0]z_9;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_528 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_532
   (a,
    z_10,
    clk);
  output [0:0]a;
  input [0:0]z_10;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_10;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_533 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_10(z_10));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_54
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_55 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_546
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_547 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_549
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_550 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_555
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_556 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_564
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_565 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_567
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_568 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_578
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_579 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_591
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_592 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_602
   (a,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_603 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_604
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_605 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_609
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_610 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_619
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_620 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_632
   (x_x0,
    z_3,
    clk);
  output [0:0]x_x0;
  input [0:0]z_3;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_633 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_634
   (x_x0,
    z_3,
    clk);
  output [0:0]x_x0;
  input [0:0]z_3;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_635 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_637
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_638 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_678
   (x_x0,
    \fd_prim_array[0].set_comp.fdse_comp ,
    z_4,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]z_4;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x_x0;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_679 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x_x0(x_x0),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_680
   (x_x0,
    x,
    z_5,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]x_x0;
  output [0:0]x;
  input [0:0]z_5;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_681 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_684
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_685 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_688
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_689 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_69
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_70 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_690
   (x_x0,
    z_5,
    clk);
  output [0:0]x_x0;
  input [0:0]z_5;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_691 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_709
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_710 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_713
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_714 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_762
   (x_x0,
    z_9,
    clk);
  output [0:0]x_x0;
  input [0:0]z_9;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_763 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_9(z_9));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_765
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_766 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_767
   (x_x0,
    z_10,
    clk);
  output [0:0]x_x0;
  input [0:0]z_10;
  input clk;

  wire clk;
  wire [0:0]x_x0;
  wire [0:0]z_10;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_768 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .x_x0(x_x0),
        .z_10(z_10));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_774
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_775 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_78
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_79 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_787
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_788 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_789
   (a,
    x,
    z_7,
    clk,
    \fd_prim_array[0].rst_comp.fdre_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_7;
  input clk;
  input [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].rst_comp.fdre_comp ;
  wire [0:0]x;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_790 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].rst_comp.fdre_comp (\fd_prim_array[0].rst_comp.fdre_comp ),
        .x(x),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_791
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_792 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_805
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_806 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_814
   (a,
    x,
    z_6,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_6;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_815 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_818
   (a,
    z_7,
    clk);
  output [0:0]a;
  input [0:0]z_7;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_819 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_7(z_7));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_829
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_830 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_837
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_838 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_839
   (a,
    z_5,
    clk);
  output [0:0]a;
  input [0:0]z_5;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_840 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_5(z_5));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_84
   (D,
    x,
    clk);
  output [0:0]D;
  input [0:0]x;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]x;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_85 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .x(x));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_845
   (a,
    z_6,
    clk);
  output [0:0]a;
  input [0:0]z_6;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_846 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_6(z_6));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_856
   (D,
    \fd_prim_array[0].set_comp.fdse_comp ,
    clk);
  output [0:0]D;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input clk;

  wire [0:0]D;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_857 \has_latency.fd_array[1].reg_comp_1 
       (.D(D),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_863
   (a,
    x,
    z_3,
    clk,
    \fd_prim_array[0].set_comp.fdse_comp );
  output [0:0]a;
  output [0:0]x;
  input [0:0]z_3;
  input clk;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]x;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_864 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .x(x),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_865
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_866 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_867
   (a,
    z_3,
    clk);
  output [0:0]a;
  input [0:0]z_3;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_868 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_3(z_3));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_873
   (a,
    z_4,
    clk);
  output [0:0]a;
  input [0:0]z_4;
  input clk;

  wire [0:0]a;
  wire clk;
  wire [0:0]z_4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_874 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .z_4(z_4));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_synth_reg_w_init__parameterized1_90
   (a,
    x,
    \fd_prim_array[0].set_comp.fdse_comp ,
    z_6,
    clk,
    z_7,
    \fd_prim_array[0].set_comp.fdse_comp_0 );
  output [0:0]a;
  output [0:0]x;
  output [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  input [0:0]z_6;
  input clk;
  input [0:0]z_7;
  input [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;

  wire [0:0]a;
  wire clk;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp ;
  wire [0:0]\fd_prim_array[0].set_comp.fdse_comp_0 ;
  wire [0:0]x;
  wire [0:0]z_6;
  wire [0:0]z_7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_single_reg_w_init__parameterized1_91 \has_latency.fd_array[1].reg_comp_1 
       (.a(a),
        .clk(clk),
        .\fd_prim_array[0].set_comp.fdse_comp_0 (\fd_prim_array[0].set_comp.fdse_comp ),
        .\fd_prim_array[0].set_comp.fdse_comp_1 (\fd_prim_array[0].set_comp.fdse_comp_0 ),
        .x(x),
        .z_6(z_6),
        .z_7(z_7));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_addsub_292791509b
   (A,
    a,
    S,
    b,
    clk);
  output [11:0]A;
  input [10:0]a;
  input [0:0]S;
  input [9:0]b;
  input clk;

  wire [11:0]A;
  wire [0:0]S;
  wire [10:0]a;
  wire [9:0]b;
  wire clk;
  wire \op_mem_91_20[0][11]_i_2_n_0 ;
  wire \op_mem_91_20[0][11]_i_4_n_0 ;
  wire \op_mem_91_20[0][11]_i_5_n_0 ;
  wire \op_mem_91_20[0][3]_i_2_n_0 ;
  wire \op_mem_91_20[0][3]_i_3_n_0 ;
  wire \op_mem_91_20[0][3]_i_4_n_0 ;
  wire \op_mem_91_20[0][3]_i_5_n_0 ;
  wire \op_mem_91_20[0][7]_i_2_n_0 ;
  wire \op_mem_91_20[0][7]_i_3_n_0 ;
  wire \op_mem_91_20[0][7]_i_4_n_0 ;
  wire \op_mem_91_20[0][7]_i_5_n_0 ;
  wire \op_mem_91_20_reg[0][11]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][11]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][11]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][11]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][11]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][11]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][11]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_7 ;
  wire [3:3]\NLW_op_mem_91_20_reg[0][11]_i_1_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_91_20[0][11]_i_2 
       (.I0(a[10]),
        .O(\op_mem_91_20[0][11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][11]_i_4 
       (.I0(a[9]),
        .I1(b[9]),
        .O(\op_mem_91_20[0][11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][11]_i_5 
       (.I0(a[8]),
        .I1(b[8]),
        .O(\op_mem_91_20[0][11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_2 
       (.I0(a[3]),
        .I1(b[3]),
        .O(\op_mem_91_20[0][3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_3 
       (.I0(a[2]),
        .I1(b[2]),
        .O(\op_mem_91_20[0][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_4 
       (.I0(a[1]),
        .I1(b[1]),
        .O(\op_mem_91_20[0][3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_5 
       (.I0(a[0]),
        .I1(b[0]),
        .O(\op_mem_91_20[0][3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_2 
       (.I0(a[7]),
        .I1(b[7]),
        .O(\op_mem_91_20[0][7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_3 
       (.I0(a[6]),
        .I1(b[6]),
        .O(\op_mem_91_20[0][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_4 
       (.I0(a[5]),
        .I1(b[5]),
        .O(\op_mem_91_20[0][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_5 
       (.I0(a[4]),
        .I1(b[4]),
        .O(\op_mem_91_20[0][7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][3]_i_1_n_7 ),
        .Q(A[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_i_1_n_5 ),
        .Q(A[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_i_1_n_4 ),
        .Q(A[11]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][11]_i_1 
       (.CI(\op_mem_91_20_reg[0][7]_i_1_n_0 ),
        .CO({\NLW_op_mem_91_20_reg[0][11]_i_1_CO_UNCONNECTED [3],\op_mem_91_20_reg[0][11]_i_1_n_1 ,\op_mem_91_20_reg[0][11]_i_1_n_2 ,\op_mem_91_20_reg[0][11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\op_mem_91_20[0][11]_i_2_n_0 ,a[9:8]}),
        .O({\op_mem_91_20_reg[0][11]_i_1_n_4 ,\op_mem_91_20_reg[0][11]_i_1_n_5 ,\op_mem_91_20_reg[0][11]_i_1_n_6 ,\op_mem_91_20_reg[0][11]_i_1_n_7 }),
        .S({1'b1,S,\op_mem_91_20[0][11]_i_4_n_0 ,\op_mem_91_20[0][11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][3]_i_1_n_6 ),
        .Q(A[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][3]_i_1_n_5 ),
        .Q(A[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][3]_i_1_n_4 ),
        .Q(A[3]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][3]_i_1 
       (.CI(1'b0),
        .CO({\op_mem_91_20_reg[0][3]_i_1_n_0 ,\op_mem_91_20_reg[0][3]_i_1_n_1 ,\op_mem_91_20_reg[0][3]_i_1_n_2 ,\op_mem_91_20_reg[0][3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(a[3:0]),
        .O({\op_mem_91_20_reg[0][3]_i_1_n_4 ,\op_mem_91_20_reg[0][3]_i_1_n_5 ,\op_mem_91_20_reg[0][3]_i_1_n_6 ,\op_mem_91_20_reg[0][3]_i_1_n_7 }),
        .S({\op_mem_91_20[0][3]_i_2_n_0 ,\op_mem_91_20[0][3]_i_3_n_0 ,\op_mem_91_20[0][3]_i_4_n_0 ,\op_mem_91_20[0][3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_i_1_n_7 ),
        .Q(A[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_i_1_n_6 ),
        .Q(A[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_i_1_n_5 ),
        .Q(A[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_i_1_n_4 ),
        .Q(A[7]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][7]_i_1 
       (.CI(\op_mem_91_20_reg[0][3]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][7]_i_1_n_0 ,\op_mem_91_20_reg[0][7]_i_1_n_1 ,\op_mem_91_20_reg[0][7]_i_1_n_2 ,\op_mem_91_20_reg[0][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(a[7:4]),
        .O({\op_mem_91_20_reg[0][7]_i_1_n_4 ,\op_mem_91_20_reg[0][7]_i_1_n_5 ,\op_mem_91_20_reg[0][7]_i_1_n_6 ,\op_mem_91_20_reg[0][7]_i_1_n_7 }),
        .S({\op_mem_91_20[0][7]_i_2_n_0 ,\op_mem_91_20[0][7]_i_3_n_0 ,\op_mem_91_20[0][7]_i_4_n_0 ,\op_mem_91_20[0][7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_i_1_n_7 ),
        .Q(A[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][11]_i_1_n_6 ),
        .Q(A[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_addsub_f8a897f245
   (S,
    a,
    b,
    q,
    \op_mem_91_20_reg[0][10]_0 ,
    \op_mem_91_20_reg[0][10]_1 ,
    clk);
  output [0:0]S;
  output [10:0]a;
  input [0:0]b;
  input [9:0]q;
  input [0:0]\op_mem_91_20_reg[0][10]_0 ;
  input [8:0]\op_mem_91_20_reg[0][10]_1 ;
  input clk;

  wire [0:0]S;
  wire [10:0]a;
  wire [0:0]b;
  wire clk;
  wire [10:0]internal_s_69_5_addsub;
  wire \op_mem_91_20[0][10]_i_2_n_0 ;
  wire \op_mem_91_20[0][10]_i_4_n_0 ;
  wire \op_mem_91_20[0][3]_i_2_n_0 ;
  wire \op_mem_91_20[0][3]_i_3_n_0 ;
  wire \op_mem_91_20[0][3]_i_4_n_0 ;
  wire \op_mem_91_20[0][3]_i_5_n_0 ;
  wire \op_mem_91_20[0][7]_i_2_n_0 ;
  wire \op_mem_91_20[0][7]_i_3_n_0 ;
  wire \op_mem_91_20[0][7]_i_4_n_0 ;
  wire \op_mem_91_20[0][7]_i_5_n_0 ;
  wire [0:0]\op_mem_91_20_reg[0][10]_0 ;
  wire [8:0]\op_mem_91_20_reg[0][10]_1 ;
  wire \op_mem_91_20_reg[0][10]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][10]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_3 ;
  wire [9:0]q;
  wire [3:2]\NLW_op_mem_91_20_reg[0][10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_op_mem_91_20_reg[0][10]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_91_20[0][10]_i_2 
       (.I0(q[9]),
        .O(\op_mem_91_20[0][10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][10]_i_4 
       (.I0(q[8]),
        .I1(\op_mem_91_20_reg[0][10]_1 [8]),
        .O(\op_mem_91_20[0][10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][11]_i_3 
       (.I0(a[10]),
        .I1(b),
        .O(S));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_2 
       (.I0(q[3]),
        .I1(\op_mem_91_20_reg[0][10]_1 [3]),
        .O(\op_mem_91_20[0][3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_3 
       (.I0(q[2]),
        .I1(\op_mem_91_20_reg[0][10]_1 [2]),
        .O(\op_mem_91_20[0][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_4 
       (.I0(q[1]),
        .I1(\op_mem_91_20_reg[0][10]_1 [1]),
        .O(\op_mem_91_20[0][3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_5 
       (.I0(q[0]),
        .I1(\op_mem_91_20_reg[0][10]_1 [0]),
        .O(\op_mem_91_20[0][3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_2 
       (.I0(q[7]),
        .I1(\op_mem_91_20_reg[0][10]_1 [7]),
        .O(\op_mem_91_20[0][7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_3 
       (.I0(q[6]),
        .I1(\op_mem_91_20_reg[0][10]_1 [6]),
        .O(\op_mem_91_20[0][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_4 
       (.I0(q[5]),
        .I1(\op_mem_91_20_reg[0][10]_1 [5]),
        .O(\op_mem_91_20[0][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_5 
       (.I0(q[4]),
        .I1(\op_mem_91_20_reg[0][10]_1 [4]),
        .O(\op_mem_91_20[0][7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[0]),
        .Q(a[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[10]),
        .Q(a[10]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][10]_i_1 
       (.CI(\op_mem_91_20_reg[0][7]_i_1_n_0 ),
        .CO({\NLW_op_mem_91_20_reg[0][10]_i_1_CO_UNCONNECTED [3:2],\op_mem_91_20_reg[0][10]_i_1_n_2 ,\op_mem_91_20_reg[0][10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\op_mem_91_20[0][10]_i_2_n_0 ,q[8]}),
        .O({\NLW_op_mem_91_20_reg[0][10]_i_1_O_UNCONNECTED [3],internal_s_69_5_addsub[10:8]}),
        .S({1'b0,1'b1,\op_mem_91_20_reg[0][10]_0 ,\op_mem_91_20[0][10]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[1]),
        .Q(a[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[2]),
        .Q(a[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[3]),
        .Q(a[3]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][3]_i_1 
       (.CI(1'b0),
        .CO({\op_mem_91_20_reg[0][3]_i_1_n_0 ,\op_mem_91_20_reg[0][3]_i_1_n_1 ,\op_mem_91_20_reg[0][3]_i_1_n_2 ,\op_mem_91_20_reg[0][3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(q[3:0]),
        .O(internal_s_69_5_addsub[3:0]),
        .S({\op_mem_91_20[0][3]_i_2_n_0 ,\op_mem_91_20[0][3]_i_3_n_0 ,\op_mem_91_20[0][3]_i_4_n_0 ,\op_mem_91_20[0][3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[4]),
        .Q(a[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[5]),
        .Q(a[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[6]),
        .Q(a[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[7]),
        .Q(a[7]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][7]_i_1 
       (.CI(\op_mem_91_20_reg[0][3]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][7]_i_1_n_0 ,\op_mem_91_20_reg[0][7]_i_1_n_1 ,\op_mem_91_20_reg[0][7]_i_1_n_2 ,\op_mem_91_20_reg[0][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(q[7:4]),
        .O(internal_s_69_5_addsub[7:4]),
        .S({\op_mem_91_20[0][7]_i_2_n_0 ,\op_mem_91_20[0][7]_i_3_n_0 ,\op_mem_91_20[0][7]_i_4_n_0 ,\op_mem_91_20[0][7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[8]),
        .Q(a[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[9]),
        .Q(a[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_f8a897f245" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_addsub_f8a897f245_0
   (b,
    q,
    S,
    \op_mem_91_20_reg[0][10]_0 ,
    clk);
  output [10:0]b;
  input [9:0]q;
  input [0:0]S;
  input [8:0]\op_mem_91_20_reg[0][10]_0 ;
  input clk;

  wire [0:0]S;
  wire [10:0]b;
  wire clk;
  wire \op_mem_91_20[0][10]_i_2_n_0 ;
  wire \op_mem_91_20[0][10]_i_4_n_0 ;
  wire \op_mem_91_20[0][3]_i_2_n_0 ;
  wire \op_mem_91_20[0][3]_i_3_n_0 ;
  wire \op_mem_91_20[0][3]_i_4_n_0 ;
  wire \op_mem_91_20[0][3]_i_5_n_0 ;
  wire \op_mem_91_20[0][7]_i_2_n_0 ;
  wire \op_mem_91_20[0][7]_i_3_n_0 ;
  wire \op_mem_91_20[0][7]_i_4_n_0 ;
  wire \op_mem_91_20[0][7]_i_5_n_0 ;
  wire [8:0]\op_mem_91_20_reg[0][10]_0 ;
  wire \op_mem_91_20_reg[0][10]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][10]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][10]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][10]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][10]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_7 ;
  wire [9:0]q;
  wire [3:2]\NLW_op_mem_91_20_reg[0][10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_op_mem_91_20_reg[0][10]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_91_20[0][10]_i_2 
       (.I0(q[9]),
        .O(\op_mem_91_20[0][10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][10]_i_4 
       (.I0(q[8]),
        .I1(\op_mem_91_20_reg[0][10]_0 [8]),
        .O(\op_mem_91_20[0][10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_2 
       (.I0(q[3]),
        .I1(\op_mem_91_20_reg[0][10]_0 [3]),
        .O(\op_mem_91_20[0][3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_3 
       (.I0(q[2]),
        .I1(\op_mem_91_20_reg[0][10]_0 [2]),
        .O(\op_mem_91_20[0][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_4 
       (.I0(q[1]),
        .I1(\op_mem_91_20_reg[0][10]_0 [1]),
        .O(\op_mem_91_20[0][3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_5 
       (.I0(q[0]),
        .I1(\op_mem_91_20_reg[0][10]_0 [0]),
        .O(\op_mem_91_20[0][3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_2 
       (.I0(q[7]),
        .I1(\op_mem_91_20_reg[0][10]_0 [7]),
        .O(\op_mem_91_20[0][7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_3 
       (.I0(q[6]),
        .I1(\op_mem_91_20_reg[0][10]_0 [6]),
        .O(\op_mem_91_20[0][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_4 
       (.I0(q[5]),
        .I1(\op_mem_91_20_reg[0][10]_0 [5]),
        .O(\op_mem_91_20[0][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_5 
       (.I0(q[4]),
        .I1(\op_mem_91_20_reg[0][10]_0 [4]),
        .O(\op_mem_91_20[0][7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][3]_i_1_n_7 ),
        .Q(b[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][10]_i_1_n_5 ),
        .Q(b[10]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][10]_i_1 
       (.CI(\op_mem_91_20_reg[0][7]_i_1_n_0 ),
        .CO({\NLW_op_mem_91_20_reg[0][10]_i_1_CO_UNCONNECTED [3:2],\op_mem_91_20_reg[0][10]_i_1_n_2 ,\op_mem_91_20_reg[0][10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\op_mem_91_20[0][10]_i_2_n_0 ,q[8]}),
        .O({\NLW_op_mem_91_20_reg[0][10]_i_1_O_UNCONNECTED [3],\op_mem_91_20_reg[0][10]_i_1_n_5 ,\op_mem_91_20_reg[0][10]_i_1_n_6 ,\op_mem_91_20_reg[0][10]_i_1_n_7 }),
        .S({1'b0,1'b1,S,\op_mem_91_20[0][10]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][3]_i_1_n_6 ),
        .Q(b[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][3]_i_1_n_5 ),
        .Q(b[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][3]_i_1_n_4 ),
        .Q(b[3]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][3]_i_1 
       (.CI(1'b0),
        .CO({\op_mem_91_20_reg[0][3]_i_1_n_0 ,\op_mem_91_20_reg[0][3]_i_1_n_1 ,\op_mem_91_20_reg[0][3]_i_1_n_2 ,\op_mem_91_20_reg[0][3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(q[3:0]),
        .O({\op_mem_91_20_reg[0][3]_i_1_n_4 ,\op_mem_91_20_reg[0][3]_i_1_n_5 ,\op_mem_91_20_reg[0][3]_i_1_n_6 ,\op_mem_91_20_reg[0][3]_i_1_n_7 }),
        .S({\op_mem_91_20[0][3]_i_2_n_0 ,\op_mem_91_20[0][3]_i_3_n_0 ,\op_mem_91_20[0][3]_i_4_n_0 ,\op_mem_91_20[0][3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_i_1_n_7 ),
        .Q(b[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_i_1_n_6 ),
        .Q(b[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_i_1_n_5 ),
        .Q(b[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][7]_i_1_n_4 ),
        .Q(b[7]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][7]_i_1 
       (.CI(\op_mem_91_20_reg[0][3]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][7]_i_1_n_0 ,\op_mem_91_20_reg[0][7]_i_1_n_1 ,\op_mem_91_20_reg[0][7]_i_1_n_2 ,\op_mem_91_20_reg[0][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(q[7:4]),
        .O({\op_mem_91_20_reg[0][7]_i_1_n_4 ,\op_mem_91_20_reg[0][7]_i_1_n_5 ,\op_mem_91_20_reg[0][7]_i_1_n_6 ,\op_mem_91_20_reg[0][7]_i_1_n_7 }),
        .S({\op_mem_91_20[0][7]_i_2_n_0 ,\op_mem_91_20[0][7]_i_3_n_0 ,\op_mem_91_20[0][7]_i_4_n_0 ,\op_mem_91_20[0][7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][10]_i_1_n_7 ),
        .Q(b[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][10]_i_1_n_6 ),
        .Q(b[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_58c779851f
   (b,
    snr);
  output [16:0]b;
  input [4:0]snr;

  wire [16:0]b;
  wire [4:0]snr;

  LUT5 #(
    .INIT(32'h88800000)) 
    \comp1.core_instance1_i_1 
       (.I0(snr[4]),
        .I1(snr[2]),
        .I2(snr[0]),
        .I3(snr[1]),
        .I4(snr[3]),
        .O(b[16]));
  LUT5 #(
    .INIT(32'hCDE09A17)) 
    \comp1.core_instance1_i_10 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[0]),
        .I3(snr[2]),
        .I4(snr[1]),
        .O(b[7]));
  LUT5 #(
    .INIT(32'h87F6FFE9)) 
    \comp1.core_instance1_i_11 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[0]),
        .I4(snr[1]),
        .O(b[6]));
  LUT5 #(
    .INIT(32'h0AC4148A)) 
    \comp1.core_instance1_i_12 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[0]),
        .I3(snr[1]),
        .I4(snr[2]),
        .O(b[5]));
  LUT5 #(
    .INIT(32'hB0084057)) 
    \comp1.core_instance1_i_13 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[0]),
        .I3(snr[2]),
        .I4(snr[1]),
        .O(b[4]));
  LUT5 #(
    .INIT(32'h493551C0)) 
    \comp1.core_instance1_i_14 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[1]),
        .I4(snr[0]),
        .O(b[3]));
  LUT5 #(
    .INIT(32'h425E0041)) 
    \comp1.core_instance1_i_15 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[0]),
        .I4(snr[1]),
        .O(b[2]));
  LUT5 #(
    .INIT(32'hC5D257EF)) 
    \comp1.core_instance1_i_16 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[1]),
        .I4(snr[0]),
        .O(b[1]));
  LUT5 #(
    .INIT(32'h23BB56E8)) 
    \comp1.core_instance1_i_17 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[1]),
        .I3(snr[2]),
        .I4(snr[0]),
        .O(b[0]));
  LUT5 #(
    .INIT(32'h02AAAAA8)) 
    \comp1.core_instance1_i_2 
       (.I0(snr[4]),
        .I1(snr[1]),
        .I2(snr[0]),
        .I3(snr[2]),
        .I4(snr[3]),
        .O(b[15]));
  LUT5 #(
    .INIT(32'h1F0FFF10)) 
    \comp1.core_instance1_i_3 
       (.I0(snr[1]),
        .I1(snr[0]),
        .I2(snr[4]),
        .I3(snr[3]),
        .I4(snr[2]),
        .O(b[14]));
  LUT5 #(
    .INIT(32'h9FF0A01F)) 
    \comp1.core_instance1_i_4 
       (.I0(snr[1]),
        .I1(snr[0]),
        .I2(snr[4]),
        .I3(snr[3]),
        .I4(snr[2]),
        .O(b[13]));
  LUT5 #(
    .INIT(32'h74C0BBB7)) 
    \comp1.core_instance1_i_5 
       (.I0(snr[0]),
        .I1(snr[4]),
        .I2(snr[1]),
        .I3(snr[3]),
        .I4(snr[2]),
        .O(b[12]));
  LUT5 #(
    .INIT(32'hF857E80A)) 
    \comp1.core_instance1_i_6 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[0]),
        .I3(snr[2]),
        .I4(snr[1]),
        .O(b[11]));
  LUT5 #(
    .INIT(32'hB87FBC22)) 
    \comp1.core_instance1_i_7 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[1]),
        .I3(snr[2]),
        .I4(snr[0]),
        .O(b[10]));
  LUT5 #(
    .INIT(32'hA61E7A8B)) 
    \comp1.core_instance1_i_8 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[0]),
        .I4(snr[1]),
        .O(b[9]));
  LUT5 #(
    .INIT(32'h1AE7D742)) 
    \comp1.core_instance1_i_9 
       (.I0(snr[4]),
        .I1(snr[2]),
        .I2(snr[3]),
        .I3(snr[0]),
        .I4(snr[1]),
        .O(b[8]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_8ec07b287d
   (A,
    q,
    douta,
    \pipe_22_22_reg[0][8]_0 ,
    \pipe_22_22_reg[0][8]_1 ,
    \pipe_22_22_reg[0][8]_2 ,
    \pipe_22_22_reg[0][8]_3 ,
    clk);
  output [8:0]A;
  input [8:0]q;
  input [2:0]douta;
  input [8:0]\pipe_22_22_reg[0][8]_0 ;
  input [8:0]\pipe_22_22_reg[0][8]_1 ;
  input [8:0]\pipe_22_22_reg[0][8]_2 ;
  input [8:0]\pipe_22_22_reg[0][8]_3 ;
  input clk;

  wire [8:0]A;
  wire clk;
  wire [2:0]douta;
  wire \pipe_22_22[0][0]_i_1_n_0 ;
  wire \pipe_22_22[0][1]_i_1_n_0 ;
  wire \pipe_22_22[0][2]_i_1_n_0 ;
  wire \pipe_22_22[0][3]_i_1_n_0 ;
  wire \pipe_22_22[0][4]_i_1_n_0 ;
  wire \pipe_22_22[0][5]_i_1_n_0 ;
  wire \pipe_22_22[0][6]_i_1_n_0 ;
  wire \pipe_22_22[0][7]_i_1_n_0 ;
  wire \pipe_22_22[0][8]_i_1_n_0 ;
  wire [8:0]\pipe_22_22_reg[0][8]_0 ;
  wire [8:0]\pipe_22_22_reg[0][8]_1 ;
  wire [8:0]\pipe_22_22_reg[0][8]_2 ;
  wire [8:0]\pipe_22_22_reg[0][8]_3 ;
  wire [8:0]q;
  wire [8:0]unregy_join_6_1__2;

  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][0]_i_1 
       (.I0(q[0]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__2[0]),
        .O(\pipe_22_22[0][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][0]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [0]),
        .I1(\pipe_22_22_reg[0][8]_1 [0]),
        .I2(\pipe_22_22_reg[0][8]_2 [0]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [0]),
        .O(unregy_join_6_1__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][1]_i_1 
       (.I0(q[1]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__2[1]),
        .O(\pipe_22_22[0][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][1]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [1]),
        .I1(\pipe_22_22_reg[0][8]_1 [1]),
        .I2(\pipe_22_22_reg[0][8]_2 [1]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [1]),
        .O(unregy_join_6_1__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][2]_i_1 
       (.I0(q[2]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__2[2]),
        .O(\pipe_22_22[0][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][2]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [2]),
        .I1(\pipe_22_22_reg[0][8]_1 [2]),
        .I2(\pipe_22_22_reg[0][8]_2 [2]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [2]),
        .O(unregy_join_6_1__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][3]_i_1 
       (.I0(q[3]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__2[3]),
        .O(\pipe_22_22[0][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][3]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [3]),
        .I1(\pipe_22_22_reg[0][8]_1 [3]),
        .I2(\pipe_22_22_reg[0][8]_2 [3]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [3]),
        .O(unregy_join_6_1__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][4]_i_1 
       (.I0(q[4]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__2[4]),
        .O(\pipe_22_22[0][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][4]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [4]),
        .I1(\pipe_22_22_reg[0][8]_1 [4]),
        .I2(\pipe_22_22_reg[0][8]_2 [4]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [4]),
        .O(unregy_join_6_1__2[4]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][5]_i_1 
       (.I0(q[5]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__2[5]),
        .O(\pipe_22_22[0][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][5]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [5]),
        .I1(\pipe_22_22_reg[0][8]_1 [5]),
        .I2(\pipe_22_22_reg[0][8]_2 [5]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [5]),
        .O(unregy_join_6_1__2[5]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][6]_i_1 
       (.I0(q[6]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__2[6]),
        .O(\pipe_22_22[0][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][6]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [6]),
        .I1(\pipe_22_22_reg[0][8]_1 [6]),
        .I2(\pipe_22_22_reg[0][8]_2 [6]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [6]),
        .O(unregy_join_6_1__2[6]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][7]_i_1 
       (.I0(q[7]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__2[7]),
        .O(\pipe_22_22[0][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][7]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [7]),
        .I1(\pipe_22_22_reg[0][8]_1 [7]),
        .I2(\pipe_22_22_reg[0][8]_2 [7]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [7]),
        .O(unregy_join_6_1__2[7]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][8]_i_1 
       (.I0(q[8]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__2[8]),
        .O(\pipe_22_22[0][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][8]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [8]),
        .I1(\pipe_22_22_reg[0][8]_1 [8]),
        .I2(\pipe_22_22_reg[0][8]_2 [8]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [8]),
        .O(unregy_join_6_1__2[8]));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][0]_i_1_n_0 ),
        .Q(A[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][1]_i_1_n_0 ),
        .Q(A[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][2]_i_1_n_0 ),
        .Q(A[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][3]_i_1_n_0 ),
        .Q(A[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][4]_i_1_n_0 ),
        .Q(A[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][5]_i_1_n_0 ),
        .Q(A[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][6]_i_1_n_0 ),
        .Q(A[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][7]_i_1_n_0 ),
        .Q(A[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][8]_i_1_n_0 ),
        .Q(A[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_8ec07b287d" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_8ec07b287d_258
   (A,
    q,
    douta,
    \pipe_22_22_reg[0][8]_0 ,
    \pipe_22_22_reg[0][8]_1 ,
    \pipe_22_22_reg[0][8]_2 ,
    \pipe_22_22_reg[0][8]_3 ,
    clk);
  output [8:0]A;
  input [8:0]q;
  input [2:0]douta;
  input [8:0]\pipe_22_22_reg[0][8]_0 ;
  input [8:0]\pipe_22_22_reg[0][8]_1 ;
  input [8:0]\pipe_22_22_reg[0][8]_2 ;
  input [8:0]\pipe_22_22_reg[0][8]_3 ;
  input clk;

  wire [8:0]A;
  wire clk;
  wire [2:0]douta;
  wire \pipe_22_22[0][0]_i_1_n_0 ;
  wire \pipe_22_22[0][1]_i_1_n_0 ;
  wire \pipe_22_22[0][2]_i_1_n_0 ;
  wire \pipe_22_22[0][3]_i_1_n_0 ;
  wire \pipe_22_22[0][4]_i_1_n_0 ;
  wire \pipe_22_22[0][5]_i_1_n_0 ;
  wire \pipe_22_22[0][6]_i_1_n_0 ;
  wire \pipe_22_22[0][7]_i_1_n_0 ;
  wire \pipe_22_22[0][8]_i_1_n_0 ;
  wire [8:0]\pipe_22_22_reg[0][8]_0 ;
  wire [8:0]\pipe_22_22_reg[0][8]_1 ;
  wire [8:0]\pipe_22_22_reg[0][8]_2 ;
  wire [8:0]\pipe_22_22_reg[0][8]_3 ;
  wire [8:0]q;
  wire [8:0]unregy_join_6_1__1;

  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][0]_i_1 
       (.I0(q[0]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__1[0]),
        .O(\pipe_22_22[0][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][0]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [0]),
        .I1(\pipe_22_22_reg[0][8]_1 [0]),
        .I2(\pipe_22_22_reg[0][8]_2 [0]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [0]),
        .O(unregy_join_6_1__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][1]_i_1 
       (.I0(q[1]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__1[1]),
        .O(\pipe_22_22[0][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][1]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [1]),
        .I1(\pipe_22_22_reg[0][8]_1 [1]),
        .I2(\pipe_22_22_reg[0][8]_2 [1]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [1]),
        .O(unregy_join_6_1__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][2]_i_1 
       (.I0(q[2]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__1[2]),
        .O(\pipe_22_22[0][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][2]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [2]),
        .I1(\pipe_22_22_reg[0][8]_1 [2]),
        .I2(\pipe_22_22_reg[0][8]_2 [2]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [2]),
        .O(unregy_join_6_1__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][3]_i_1 
       (.I0(q[3]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__1[3]),
        .O(\pipe_22_22[0][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][3]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [3]),
        .I1(\pipe_22_22_reg[0][8]_1 [3]),
        .I2(\pipe_22_22_reg[0][8]_2 [3]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [3]),
        .O(unregy_join_6_1__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][4]_i_1 
       (.I0(q[4]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__1[4]),
        .O(\pipe_22_22[0][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][4]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [4]),
        .I1(\pipe_22_22_reg[0][8]_1 [4]),
        .I2(\pipe_22_22_reg[0][8]_2 [4]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [4]),
        .O(unregy_join_6_1__1[4]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][5]_i_1 
       (.I0(q[5]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__1[5]),
        .O(\pipe_22_22[0][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][5]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [5]),
        .I1(\pipe_22_22_reg[0][8]_1 [5]),
        .I2(\pipe_22_22_reg[0][8]_2 [5]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [5]),
        .O(unregy_join_6_1__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][6]_i_1 
       (.I0(q[6]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__1[6]),
        .O(\pipe_22_22[0][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][6]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [6]),
        .I1(\pipe_22_22_reg[0][8]_1 [6]),
        .I2(\pipe_22_22_reg[0][8]_2 [6]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [6]),
        .O(unregy_join_6_1__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][7]_i_1 
       (.I0(q[7]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__1[7]),
        .O(\pipe_22_22[0][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][7]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [7]),
        .I1(\pipe_22_22_reg[0][8]_1 [7]),
        .I2(\pipe_22_22_reg[0][8]_2 [7]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [7]),
        .O(unregy_join_6_1__1[7]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][8]_i_1 
       (.I0(q[8]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__1[8]),
        .O(\pipe_22_22[0][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][8]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [8]),
        .I1(\pipe_22_22_reg[0][8]_1 [8]),
        .I2(\pipe_22_22_reg[0][8]_2 [8]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [8]),
        .O(unregy_join_6_1__1[8]));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][0]_i_1_n_0 ),
        .Q(A[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][1]_i_1_n_0 ),
        .Q(A[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][2]_i_1_n_0 ),
        .Q(A[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][3]_i_1_n_0 ),
        .Q(A[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][4]_i_1_n_0 ),
        .Q(A[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][5]_i_1_n_0 ),
        .Q(A[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][6]_i_1_n_0 ),
        .Q(A[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][7]_i_1_n_0 ),
        .Q(A[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][8]_i_1_n_0 ),
        .Q(A[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_8ec07b287d" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_8ec07b287d_494
   (A,
    q,
    douta,
    \pipe_22_22_reg[0][8]_0 ,
    \pipe_22_22_reg[0][8]_1 ,
    \pipe_22_22_reg[0][8]_2 ,
    \pipe_22_22_reg[0][8]_3 ,
    clk);
  output [8:0]A;
  input [8:0]q;
  input [2:0]douta;
  input [8:0]\pipe_22_22_reg[0][8]_0 ;
  input [8:0]\pipe_22_22_reg[0][8]_1 ;
  input [8:0]\pipe_22_22_reg[0][8]_2 ;
  input [8:0]\pipe_22_22_reg[0][8]_3 ;
  input clk;

  wire [8:0]A;
  wire clk;
  wire [2:0]douta;
  wire \pipe_22_22[0][0]_i_1_n_0 ;
  wire \pipe_22_22[0][1]_i_1_n_0 ;
  wire \pipe_22_22[0][2]_i_1_n_0 ;
  wire \pipe_22_22[0][3]_i_1_n_0 ;
  wire \pipe_22_22[0][4]_i_1_n_0 ;
  wire \pipe_22_22[0][5]_i_1_n_0 ;
  wire \pipe_22_22[0][6]_i_1_n_0 ;
  wire \pipe_22_22[0][7]_i_1_n_0 ;
  wire \pipe_22_22[0][8]_i_1_n_0 ;
  wire [8:0]\pipe_22_22_reg[0][8]_0 ;
  wire [8:0]\pipe_22_22_reg[0][8]_1 ;
  wire [8:0]\pipe_22_22_reg[0][8]_2 ;
  wire [8:0]\pipe_22_22_reg[0][8]_3 ;
  wire [8:0]q;
  wire [8:0]unregy_join_6_1__0;

  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][0]_i_1 
       (.I0(q[0]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__0[0]),
        .O(\pipe_22_22[0][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][0]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [0]),
        .I1(\pipe_22_22_reg[0][8]_1 [0]),
        .I2(\pipe_22_22_reg[0][8]_2 [0]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [0]),
        .O(unregy_join_6_1__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][1]_i_1 
       (.I0(q[1]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__0[1]),
        .O(\pipe_22_22[0][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][1]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [1]),
        .I1(\pipe_22_22_reg[0][8]_1 [1]),
        .I2(\pipe_22_22_reg[0][8]_2 [1]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [1]),
        .O(unregy_join_6_1__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][2]_i_1 
       (.I0(q[2]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__0[2]),
        .O(\pipe_22_22[0][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][2]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [2]),
        .I1(\pipe_22_22_reg[0][8]_1 [2]),
        .I2(\pipe_22_22_reg[0][8]_2 [2]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [2]),
        .O(unregy_join_6_1__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][3]_i_1 
       (.I0(q[3]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__0[3]),
        .O(\pipe_22_22[0][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][3]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [3]),
        .I1(\pipe_22_22_reg[0][8]_1 [3]),
        .I2(\pipe_22_22_reg[0][8]_2 [3]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [3]),
        .O(unregy_join_6_1__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][4]_i_1 
       (.I0(q[4]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__0[4]),
        .O(\pipe_22_22[0][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][4]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [4]),
        .I1(\pipe_22_22_reg[0][8]_1 [4]),
        .I2(\pipe_22_22_reg[0][8]_2 [4]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [4]),
        .O(unregy_join_6_1__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][5]_i_1 
       (.I0(q[5]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__0[5]),
        .O(\pipe_22_22[0][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][5]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [5]),
        .I1(\pipe_22_22_reg[0][8]_1 [5]),
        .I2(\pipe_22_22_reg[0][8]_2 [5]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [5]),
        .O(unregy_join_6_1__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][6]_i_1 
       (.I0(q[6]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__0[6]),
        .O(\pipe_22_22[0][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][6]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [6]),
        .I1(\pipe_22_22_reg[0][8]_1 [6]),
        .I2(\pipe_22_22_reg[0][8]_2 [6]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [6]),
        .O(unregy_join_6_1__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][7]_i_1 
       (.I0(q[7]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__0[7]),
        .O(\pipe_22_22[0][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][7]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [7]),
        .I1(\pipe_22_22_reg[0][8]_1 [7]),
        .I2(\pipe_22_22_reg[0][8]_2 [7]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [7]),
        .O(unregy_join_6_1__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][8]_i_1 
       (.I0(q[8]),
        .I1(douta[2]),
        .I2(unregy_join_6_1__0[8]),
        .O(\pipe_22_22[0][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][8]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [8]),
        .I1(\pipe_22_22_reg[0][8]_1 [8]),
        .I2(\pipe_22_22_reg[0][8]_2 [8]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [8]),
        .O(unregy_join_6_1__0[8]));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][0]_i_1_n_0 ),
        .Q(A[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][1]_i_1_n_0 ),
        .Q(A[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][2]_i_1_n_0 ),
        .Q(A[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][3]_i_1_n_0 ),
        .Q(A[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][4]_i_1_n_0 ),
        .Q(A[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][5]_i_1_n_0 ),
        .Q(A[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][6]_i_1_n_0 ),
        .Q(A[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][7]_i_1_n_0 ),
        .Q(A[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][8]_i_1_n_0 ),
        .Q(A[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_8ec07b287d" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_8ec07b287d_729
   (A,
    q,
    douta,
    \pipe_22_22_reg[0][8]_0 ,
    \pipe_22_22_reg[0][8]_1 ,
    \pipe_22_22_reg[0][8]_2 ,
    \pipe_22_22_reg[0][8]_3 ,
    clk);
  output [8:0]A;
  input [8:0]q;
  input [2:0]douta;
  input [8:0]\pipe_22_22_reg[0][8]_0 ;
  input [8:0]\pipe_22_22_reg[0][8]_1 ;
  input [8:0]\pipe_22_22_reg[0][8]_2 ;
  input [8:0]\pipe_22_22_reg[0][8]_3 ;
  input clk;

  wire [8:0]A;
  wire clk;
  wire [2:0]douta;
  wire \pipe_22_22[0][0]_i_1_n_0 ;
  wire \pipe_22_22[0][1]_i_1_n_0 ;
  wire \pipe_22_22[0][2]_i_1_n_0 ;
  wire \pipe_22_22[0][3]_i_1_n_0 ;
  wire \pipe_22_22[0][4]_i_1_n_0 ;
  wire \pipe_22_22[0][5]_i_1_n_0 ;
  wire \pipe_22_22[0][6]_i_1_n_0 ;
  wire \pipe_22_22[0][7]_i_1_n_0 ;
  wire \pipe_22_22[0][8]_i_1_n_0 ;
  wire [8:0]\pipe_22_22_reg[0][8]_0 ;
  wire [8:0]\pipe_22_22_reg[0][8]_1 ;
  wire [8:0]\pipe_22_22_reg[0][8]_2 ;
  wire [8:0]\pipe_22_22_reg[0][8]_3 ;
  wire [8:0]q;
  wire [8:0]unregy_join_6_1;

  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][0]_i_1 
       (.I0(q[0]),
        .I1(douta[2]),
        .I2(unregy_join_6_1[0]),
        .O(\pipe_22_22[0][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][0]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [0]),
        .I1(\pipe_22_22_reg[0][8]_1 [0]),
        .I2(\pipe_22_22_reg[0][8]_2 [0]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [0]),
        .O(unregy_join_6_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][1]_i_1 
       (.I0(q[1]),
        .I1(douta[2]),
        .I2(unregy_join_6_1[1]),
        .O(\pipe_22_22[0][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][1]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [1]),
        .I1(\pipe_22_22_reg[0][8]_1 [1]),
        .I2(\pipe_22_22_reg[0][8]_2 [1]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [1]),
        .O(unregy_join_6_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][2]_i_1 
       (.I0(q[2]),
        .I1(douta[2]),
        .I2(unregy_join_6_1[2]),
        .O(\pipe_22_22[0][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][2]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [2]),
        .I1(\pipe_22_22_reg[0][8]_1 [2]),
        .I2(\pipe_22_22_reg[0][8]_2 [2]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [2]),
        .O(unregy_join_6_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][3]_i_1 
       (.I0(q[3]),
        .I1(douta[2]),
        .I2(unregy_join_6_1[3]),
        .O(\pipe_22_22[0][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][3]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [3]),
        .I1(\pipe_22_22_reg[0][8]_1 [3]),
        .I2(\pipe_22_22_reg[0][8]_2 [3]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [3]),
        .O(unregy_join_6_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][4]_i_1 
       (.I0(q[4]),
        .I1(douta[2]),
        .I2(unregy_join_6_1[4]),
        .O(\pipe_22_22[0][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][4]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [4]),
        .I1(\pipe_22_22_reg[0][8]_1 [4]),
        .I2(\pipe_22_22_reg[0][8]_2 [4]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [4]),
        .O(unregy_join_6_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][5]_i_1 
       (.I0(q[5]),
        .I1(douta[2]),
        .I2(unregy_join_6_1[5]),
        .O(\pipe_22_22[0][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][5]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [5]),
        .I1(\pipe_22_22_reg[0][8]_1 [5]),
        .I2(\pipe_22_22_reg[0][8]_2 [5]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [5]),
        .O(unregy_join_6_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][6]_i_1 
       (.I0(q[6]),
        .I1(douta[2]),
        .I2(unregy_join_6_1[6]),
        .O(\pipe_22_22[0][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][6]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [6]),
        .I1(\pipe_22_22_reg[0][8]_1 [6]),
        .I2(\pipe_22_22_reg[0][8]_2 [6]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [6]),
        .O(unregy_join_6_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][7]_i_1 
       (.I0(q[7]),
        .I1(douta[2]),
        .I2(unregy_join_6_1[7]),
        .O(\pipe_22_22[0][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][7]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [7]),
        .I1(\pipe_22_22_reg[0][8]_1 [7]),
        .I2(\pipe_22_22_reg[0][8]_2 [7]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [7]),
        .O(unregy_join_6_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_22_22[0][8]_i_1 
       (.I0(q[8]),
        .I1(douta[2]),
        .I2(unregy_join_6_1[8]),
        .O(\pipe_22_22[0][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \pipe_22_22[0][8]_i_2 
       (.I0(\pipe_22_22_reg[0][8]_0 [8]),
        .I1(\pipe_22_22_reg[0][8]_1 [8]),
        .I2(\pipe_22_22_reg[0][8]_2 [8]),
        .I3(douta[1]),
        .I4(douta[0]),
        .I5(\pipe_22_22_reg[0][8]_3 [8]),
        .O(unregy_join_6_1[8]));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][0]_i_1_n_0 ),
        .Q(A[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][1]_i_1_n_0 ),
        .Q(A[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][2]_i_1_n_0 ),
        .Q(A[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][3]_i_1_n_0 ),
        .Q(A[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][4]_i_1_n_0 ),
        .Q(A[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][5]_i_1_n_0 ),
        .Q(A[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][6]_i_1_n_0 ),
        .Q(A[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][7]_i_1_n_0 ),
        .Q(A[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_22_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_22_22[0][8]_i_1_n_0 ),
        .Q(A[8]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_abc2c21306
   (A,
    noise_en,
    P);
  output [27:0]A;
  input [0:0]noise_en;
  input [27:0]P;

  wire [27:0]A;
  wire [27:0]P;
  wire [0:0]noise_en;

  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_1 
       (.I0(noise_en),
        .I1(P[27]),
        .O(A[27]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_10 
       (.I0(noise_en),
        .I1(P[18]),
        .O(A[18]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_11 
       (.I0(noise_en),
        .I1(P[17]),
        .O(A[17]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_12 
       (.I0(noise_en),
        .I1(P[16]),
        .O(A[16]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_13 
       (.I0(noise_en),
        .I1(P[15]),
        .O(A[15]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_14 
       (.I0(noise_en),
        .I1(P[14]),
        .O(A[14]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_15 
       (.I0(noise_en),
        .I1(P[13]),
        .O(A[13]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_16 
       (.I0(noise_en),
        .I1(P[12]),
        .O(A[12]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_17 
       (.I0(noise_en),
        .I1(P[11]),
        .O(A[11]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_18 
       (.I0(noise_en),
        .I1(P[10]),
        .O(A[10]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_19 
       (.I0(noise_en),
        .I1(P[9]),
        .O(A[9]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_2 
       (.I0(noise_en),
        .I1(P[26]),
        .O(A[26]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_20 
       (.I0(noise_en),
        .I1(P[8]),
        .O(A[8]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_21 
       (.I0(noise_en),
        .I1(P[7]),
        .O(A[7]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_22 
       (.I0(noise_en),
        .I1(P[6]),
        .O(A[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_23 
       (.I0(noise_en),
        .I1(P[5]),
        .O(A[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_24 
       (.I0(noise_en),
        .I1(P[4]),
        .O(A[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_25 
       (.I0(noise_en),
        .I1(P[3]),
        .O(A[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_26 
       (.I0(noise_en),
        .I1(P[2]),
        .O(A[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_27 
       (.I0(noise_en),
        .I1(P[1]),
        .O(A[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_28 
       (.I0(noise_en),
        .I1(P[0]),
        .O(A[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_3 
       (.I0(noise_en),
        .I1(P[25]),
        .O(A[25]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_4 
       (.I0(noise_en),
        .I1(P[24]),
        .O(A[24]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_5 
       (.I0(noise_en),
        .I1(P[23]),
        .O(A[23]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_6 
       (.I0(noise_en),
        .I1(P[22]),
        .O(A[22]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_7 
       (.I0(noise_en),
        .I1(P[21]),
        .O(A[21]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_8 
       (.I0(noise_en),
        .I1(P[20]),
        .O(A[20]));
  LUT2 #(
    .INIT(4'h8)) 
    \comp0.core_instance0_i_9 
       (.I0(noise_en),
        .I1(P[19]),
        .O(A[19]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_mux_d3281a34b0
   (B,
    snr);
  output [13:0]B;
  input [4:0]snr;

  wire [13:0]B;
  wire [4:0]snr;

  LUT5 #(
    .INIT(32'hD058FC28)) 
    \comp0.core_instance0_i_10 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[0]),
        .I4(snr[1]),
        .O(B[5]));
  LUT5 #(
    .INIT(32'h152878E0)) 
    \comp0.core_instance0_i_11 
       (.I0(snr[4]),
        .I1(snr[2]),
        .I2(snr[3]),
        .I3(snr[1]),
        .I4(snr[0]),
        .O(B[4]));
  LUT5 #(
    .INIT(32'hA3BCFD0F)) 
    \comp0.core_instance0_i_12 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[1]),
        .I4(snr[0]),
        .O(B[3]));
  LUT5 #(
    .INIT(32'h9362774B)) 
    \comp0.core_instance0_i_13 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[0]),
        .I4(snr[1]),
        .O(B[2]));
  LUT5 #(
    .INIT(32'h697EF3B7)) 
    \comp0.core_instance0_i_14 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[1]),
        .I3(snr[0]),
        .I4(snr[2]),
        .O(B[1]));
  LUT5 #(
    .INIT(32'h1A50348B)) 
    \comp0.core_instance0_i_15 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[1]),
        .I4(snr[0]),
        .O(B[0]));
  LUT5 #(
    .INIT(32'h777EEEEE)) 
    \comp0.core_instance0_i_2 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[1]),
        .I3(snr[0]),
        .I4(snr[2]),
        .O(B[13]));
  LUT5 #(
    .INIT(32'h9494D444)) 
    \comp0.core_instance0_i_3 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[0]),
        .I4(snr[1]),
        .O(B[12]));
  LUT5 #(
    .INIT(32'hD2D29226)) 
    \comp0.core_instance0_i_4 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[2]),
        .I3(snr[0]),
        .I4(snr[1]),
        .O(B[11]));
  LUT5 #(
    .INIT(32'hEF44B073)) 
    \comp0.core_instance0_i_5 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[0]),
        .I3(snr[2]),
        .I4(snr[1]),
        .O(B[10]));
  LUT5 #(
    .INIT(32'h67D8302D)) 
    \comp0.core_instance0_i_6 
       (.I0(snr[4]),
        .I1(snr[1]),
        .I2(snr[3]),
        .I3(snr[0]),
        .I4(snr[2]),
        .O(B[9]));
  LUT5 #(
    .INIT(32'h9C88B7D7)) 
    \comp0.core_instance0_i_7 
       (.I0(snr[4]),
        .I1(snr[0]),
        .I2(snr[1]),
        .I3(snr[3]),
        .I4(snr[2]),
        .O(B[8]));
  LUT5 #(
    .INIT(32'h54043F99)) 
    \comp0.core_instance0_i_8 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[0]),
        .I3(snr[1]),
        .I4(snr[2]),
        .O(B[7]));
  LUT5 #(
    .INIT(32'h8D465FDB)) 
    \comp0.core_instance0_i_9 
       (.I0(snr[4]),
        .I1(snr[3]),
        .I2(snr[0]),
        .I3(snr[1]),
        .I4(snr[2]),
        .O(B[6]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_178
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_179
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_180
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_409
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_410
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_411
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_412
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_642
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_643
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_644
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_645
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_875
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_876
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_877
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel_n_0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel_n_0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_59e1a5e0ee" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sysgen_relational_59e1a5e0ee_878
   (addra,
    clk,
    a);
  output [0:0]addra;
  input clk;
  input [3:0]a;

  wire [3:0]a;
  wire [0:0]addra;
  wire clk;
  wire result_12_3_rel__0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel__0),
        .Q(addra),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    result_12_3_rel
       (.I0(a[2]),
        .I1(a[3]),
        .I2(a[1]),
        .I3(a[0]),
        .O(result_12_3_rel__0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr_261
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width_262 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr_497
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width_498 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr_732
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width_733 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0_195
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0_196 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0_430
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0_431 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0_663
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0_664 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width_262
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init_263 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width_498
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init_499 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width_733
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init_734 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0_196
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0_197 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0_431
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0_432 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0_664
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0_665 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_23 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ;
  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000010100000000000000010000000000000100000000000000000100000000),
    .INIT_01(256'h0001000000000000000000010000000000000100000000000000000100000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6 ,douta[1],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14 ,douta[0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_23 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30 ,douta[2]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ena),
        .ENBWREN(ena),
        .REGCEAREGCE(ena),
        .REGCEB(ena),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init_263
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_23 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ;
  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000010100000000000000010000000000000100000000000000000100000000),
    .INIT_01(256'h0001000000000000000000010000000000000100000000000000000100000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6 ,douta[1],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14 ,douta[0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_23 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30 ,douta[2]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ena),
        .ENBWREN(ena),
        .REGCEAREGCE(ena),
        .REGCEB(ena),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init_499
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_23 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ;
  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000010100000000000000010000000000000100000000000000000100000000),
    .INIT_01(256'h0001000000000000000000010000000000000100000000000000000100000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6 ,douta[1],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14 ,douta[0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_23 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30 ,douta[2]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ena),
        .ENBWREN(ena),
        .REGCEAREGCE(ena),
        .REGCEB(ena),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init_734
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_23 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ;
  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000010100000000000000010000000000000100000000000000000100000000),
    .INIT_01(256'h0001000000000000000000010000000000000100000000000000000100000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,addra,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_6 ,douta[1],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_13 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_14 ,douta[0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_22 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_23 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_29 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_30 ,douta[2]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ena),
        .ENBWREN(ena),
        .REGCEAREGCE(ena),
        .REGCEB(ena),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ;
  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0103010101030101010301010103010101030102010301020103010201030102),
    .INIT_01(256'h0103000401030004010300050103000601030006010300070103010001030100),
    .INIT_02(256'h0102030301020304010203060102030701030000010300010103000201030003),
    .INIT_03(256'h0102010701020201010202030102020401020206010202070102030001020302),
    .INIT_04(256'h0102000001020002010200040102000601020100010201020102010401020106),
    .INIT_05(256'h0101010601010201010102030101020501010300010103020101030401010306),
    .INIT_06(256'h0100030101000304010003070101000101010004010100070101010101010104),
    .INIT_07(256'h0100000201000005010001000100010301000106010002010100020401000206),
    .INIT_08(256'h0007000700070103000701060007020100070205000703000007030300070306),
    .INIT_09(256'h0006010300060107000602020006020600060301000603050007000000070004),
    .INIT_0A(256'h0005010500050201000502040005030000050304000600000006000400060007),
    .INIT_0B(256'h0004010500040201000402050004030100040305000500010005000500050101),
    .INIT_0C(256'h0003010300030107000302040003030000030304000400000004000400040100),
    .INIT_0D(256'h0002010100020105000202010002020600020302000203060003000300030007),
    .INIT_0E(256'h0001000600010102000101070001020300010207000103040002000000020004),
    .INIT_0F(256'h0000000200000007000001030000020000000204000003000000030500010001),
    .INIT_10(256'h0306030703070003030701000307010403070200030702050307030103070306),
    .INIT_11(256'h0305030403060000030600040306010103060105030602010306020603060302),
    .INIT_12(256'h0304030103040305030500020305000603050102030501070305020303050207),
    .INIT_13(256'h0303030003030304030400000304000403040100030401040304020103040205),
    .INIT_14(256'h0302020703020303030203070303000303030007030301030303010703030203),
    .INIT_15(256'h0301030103010304030200000302000403020100030201040302010703020203),
    .INIT_16(256'h0300030403010000030100030301000703010102030101060301020103010205),
    .INIT_17(256'h0300000203000005030001000300010303000107030002020300020503000301),
    .INIT_18(256'h0207010202070104020701070207020202070205020703000207030302070306),
    .INIT_19(256'h0206020402060207020603010206030402060307020700010207000402070007),
    .INIT_1A(256'h0206000202060004020600060206010002060103020601050206010702060202),
    .INIT_1B(256'h0205020202050204020502060205030002050302020503040205030602060000),
    .INIT_1C(256'h0205000602050100020501010205010202050104020501050205010702050201),
    .INIT_1D(256'h0204030502040306020403070205000002050001020500020205000402050005),
    .INIT_1E(256'h0204030002040300020403010204030202040302020403030204030402040304),
    .INIT_1F(256'h0204020602040206020402060204020602040207020402070204020702040207),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,addra,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ,douta[4:3],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ,douta[2:0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ,douta[9:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ,douta[7:5]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ena),
        .ENBWREN(ena),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0_197
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ;
  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0103010101030101010301010103010101030102010301020103010201030102),
    .INIT_01(256'h0103000401030004010300050103000601030006010300070103010001030100),
    .INIT_02(256'h0102030301020304010203060102030701030000010300010103000201030003),
    .INIT_03(256'h0102010701020201010202030102020401020206010202070102030001020302),
    .INIT_04(256'h0102000001020002010200040102000601020100010201020102010401020106),
    .INIT_05(256'h0101010601010201010102030101020501010300010103020101030401010306),
    .INIT_06(256'h0100030101000304010003070101000101010004010100070101010101010104),
    .INIT_07(256'h0100000201000005010001000100010301000106010002010100020401000206),
    .INIT_08(256'h0007000700070103000701060007020100070205000703000007030300070306),
    .INIT_09(256'h0006010300060107000602020006020600060301000603050007000000070004),
    .INIT_0A(256'h0005010500050201000502040005030000050304000600000006000400060007),
    .INIT_0B(256'h0004010500040201000402050004030100040305000500010005000500050101),
    .INIT_0C(256'h0003010300030107000302040003030000030304000400000004000400040100),
    .INIT_0D(256'h0002010100020105000202010002020600020302000203060003000300030007),
    .INIT_0E(256'h0001000600010102000101070001020300010207000103040002000000020004),
    .INIT_0F(256'h0000000200000007000001030000020000000204000003000000030500010001),
    .INIT_10(256'h0306030703070003030701000307010403070200030702050307030103070306),
    .INIT_11(256'h0305030403060000030600040306010103060105030602010306020603060302),
    .INIT_12(256'h0304030103040305030500020305000603050102030501070305020303050207),
    .INIT_13(256'h0303030003030304030400000304000403040100030401040304020103040205),
    .INIT_14(256'h0302020703020303030203070303000303030007030301030303010703030203),
    .INIT_15(256'h0301030103010304030200000302000403020100030201040302010703020203),
    .INIT_16(256'h0300030403010000030100030301000703010102030101060301020103010205),
    .INIT_17(256'h0300000203000005030001000300010303000107030002020300020503000301),
    .INIT_18(256'h0207010202070104020701070207020202070205020703000207030302070306),
    .INIT_19(256'h0206020402060207020603010206030402060307020700010207000402070007),
    .INIT_1A(256'h0206000202060004020600060206010002060103020601050206010702060202),
    .INIT_1B(256'h0205020202050204020502060205030002050302020503040205030602060000),
    .INIT_1C(256'h0205000602050100020501010205010202050104020501050205010702050201),
    .INIT_1D(256'h0204030502040306020403070205000002050001020500020205000402050005),
    .INIT_1E(256'h0204030002040300020403010204030202040302020403030204030402040304),
    .INIT_1F(256'h0204020602040206020402060204020602040207020402070204020702040207),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,addra,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ,douta[4:3],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ,douta[2:0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ,douta[9:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ,douta[7:5]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ena),
        .ENBWREN(ena),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0_432
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ;
  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0103010101030101010301010103010101030102010301020103010201030102),
    .INIT_01(256'h0103000401030004010300050103000601030006010300070103010001030100),
    .INIT_02(256'h0102030301020304010203060102030701030000010300010103000201030003),
    .INIT_03(256'h0102010701020201010202030102020401020206010202070102030001020302),
    .INIT_04(256'h0102000001020002010200040102000601020100010201020102010401020106),
    .INIT_05(256'h0101010601010201010102030101020501010300010103020101030401010306),
    .INIT_06(256'h0100030101000304010003070101000101010004010100070101010101010104),
    .INIT_07(256'h0100000201000005010001000100010301000106010002010100020401000206),
    .INIT_08(256'h0007000700070103000701060007020100070205000703000007030300070306),
    .INIT_09(256'h0006010300060107000602020006020600060301000603050007000000070004),
    .INIT_0A(256'h0005010500050201000502040005030000050304000600000006000400060007),
    .INIT_0B(256'h0004010500040201000402050004030100040305000500010005000500050101),
    .INIT_0C(256'h0003010300030107000302040003030000030304000400000004000400040100),
    .INIT_0D(256'h0002010100020105000202010002020600020302000203060003000300030007),
    .INIT_0E(256'h0001000600010102000101070001020300010207000103040002000000020004),
    .INIT_0F(256'h0000000200000007000001030000020000000204000003000000030500010001),
    .INIT_10(256'h0306030703070003030701000307010403070200030702050307030103070306),
    .INIT_11(256'h0305030403060000030600040306010103060105030602010306020603060302),
    .INIT_12(256'h0304030103040305030500020305000603050102030501070305020303050207),
    .INIT_13(256'h0303030003030304030400000304000403040100030401040304020103040205),
    .INIT_14(256'h0302020703020303030203070303000303030007030301030303010703030203),
    .INIT_15(256'h0301030103010304030200000302000403020100030201040302010703020203),
    .INIT_16(256'h0300030403010000030100030301000703010102030101060301020103010205),
    .INIT_17(256'h0300000203000005030001000300010303000107030002020300020503000301),
    .INIT_18(256'h0207010202070104020701070207020202070205020703000207030302070306),
    .INIT_19(256'h0206020402060207020603010206030402060307020700010207000402070007),
    .INIT_1A(256'h0206000202060004020600060206010002060103020601050206010702060202),
    .INIT_1B(256'h0205020202050204020502060205030002050302020503040205030602060000),
    .INIT_1C(256'h0205000602050100020501010205010202050104020501050205010702050201),
    .INIT_1D(256'h0204030502040306020403070205000002050001020500020205000402050005),
    .INIT_1E(256'h0204030002040300020403010204030202040302020403030204030402040304),
    .INIT_1F(256'h0204020602040206020402060204020602040207020402070204020702040207),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,addra,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ,douta[4:3],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ,douta[2:0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ,douta[9:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ,douta[7:5]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ena),
        .ENBWREN(ena),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0_665
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ;
  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0103010101030101010301010103010101030102010301020103010201030102),
    .INIT_01(256'h0103000401030004010300050103000601030006010300070103010001030100),
    .INIT_02(256'h0102030301020304010203060102030701030000010300010103000201030003),
    .INIT_03(256'h0102010701020201010202030102020401020206010202070102030001020302),
    .INIT_04(256'h0102000001020002010200040102000601020100010201020102010401020106),
    .INIT_05(256'h0101010601010201010102030101020501010300010103020101030401010306),
    .INIT_06(256'h0100030101000304010003070101000101010004010100070101010101010104),
    .INIT_07(256'h0100000201000005010001000100010301000106010002010100020401000206),
    .INIT_08(256'h0007000700070103000701060007020100070205000703000007030300070306),
    .INIT_09(256'h0006010300060107000602020006020600060301000603050007000000070004),
    .INIT_0A(256'h0005010500050201000502040005030000050304000600000006000400060007),
    .INIT_0B(256'h0004010500040201000402050004030100040305000500010005000500050101),
    .INIT_0C(256'h0003010300030107000302040003030000030304000400000004000400040100),
    .INIT_0D(256'h0002010100020105000202010002020600020302000203060003000300030007),
    .INIT_0E(256'h0001000600010102000101070001020300010207000103040002000000020004),
    .INIT_0F(256'h0000000200000007000001030000020000000204000003000000030500010001),
    .INIT_10(256'h0306030703070003030701000307010403070200030702050307030103070306),
    .INIT_11(256'h0305030403060000030600040306010103060105030602010306020603060302),
    .INIT_12(256'h0304030103040305030500020305000603050102030501070305020303050207),
    .INIT_13(256'h0303030003030304030400000304000403040100030401040304020103040205),
    .INIT_14(256'h0302020703020303030203070303000303030007030301030303010703030203),
    .INIT_15(256'h0301030103010304030200000302000403020100030201040302010703020203),
    .INIT_16(256'h0300030403010000030100030301000703010102030101060301020103010205),
    .INIT_17(256'h0300000203000005030001000300010303000107030002020300020503000301),
    .INIT_18(256'h0207010202070104020701070207020202070205020703000207030302070306),
    .INIT_19(256'h0206020402060207020603010206030402060307020700010207000402070007),
    .INIT_1A(256'h0206000202060004020600060206010002060103020601050206010702060202),
    .INIT_1B(256'h0205020202050204020502060205030002050302020503040205030602060000),
    .INIT_1C(256'h0205000602050100020501010205010202050104020501050205010702050201),
    .INIT_1D(256'h0204030502040306020403070205000002050001020500020205000402050005),
    .INIT_1E(256'h0204030002040300020403010204030202040302020403030204030402040304),
    .INIT_1F(256'h0204020602040206020402060204020602040207020402070204020702040207),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({1'b0,addra,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,addra,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_4 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_5 ,douta[4:3],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_11 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_12 ,douta[2:0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_19 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_20 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_21 ,douta[9:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_27 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_28 ,douta[7:5]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ena),
        .ENBWREN(ena),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top_260
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr_261 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top_496
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr_497 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top_731
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr_732 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0_194
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0_195 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0_429
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0_430 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0_662
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr__parameterized0_663 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "4" *) (* C_ADDRB_WIDTH = "4" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.1688 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i0.mem" *) 
(* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i0.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "16" *) (* C_READ_DEPTH_B = "16" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "3" *) (* C_READ_WIDTH_B = "3" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "16" *) 
(* C_WRITE_DEPTH_B = "16" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "3" *) (* C_WRITE_WIDTH_B = "3" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [2:0]dina;
  output [2:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [2:0]dinb;
  output [2:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [3:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [2:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [2:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [3:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "4" *) (* C_ADDRB_WIDTH = "4" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.1688 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i0.mem" *) 
(* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i0.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "16" *) (* C_READ_DEPTH_B = "16" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "3" *) (* C_READ_WIDTH_B = "3" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "16" *) 
(* C_WRITE_DEPTH_B = "16" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "3" *) (* C_WRITE_WIDTH_B = "3" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2__4
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [2:0]dina;
  output [2:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [2:0]dinb;
  output [2:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [3:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [2:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [2:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [3:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth_730 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "4" *) (* C_ADDRB_WIDTH = "4" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.1688 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i0.mem" *) 
(* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i0.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "16" *) (* C_READ_DEPTH_B = "16" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "3" *) (* C_READ_WIDTH_B = "3" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "16" *) 
(* C_WRITE_DEPTH_B = "16" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "3" *) (* C_WRITE_WIDTH_B = "3" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2__5
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [2:0]dina;
  output [2:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [2:0]dinb;
  output [2:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [3:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [2:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [2:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [3:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth_495 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "4" *) (* C_ADDRB_WIDTH = "4" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.1688 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i0.mem" *) 
(* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i0.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "16" *) (* C_READ_DEPTH_B = "16" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "3" *) (* C_READ_WIDTH_B = "3" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "16" *) 
(* C_WRITE_DEPTH_B = "16" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "3" *) (* C_WRITE_WIDTH_B = "3" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2__6
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [2:0]dina;
  output [2:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [2:0]dinb;
  output [2:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [3:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [2:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [2:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [3:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth_259 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "8" *) (* C_ADDRB_WIDTH = "8" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.459999 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i1.mem" *) 
(* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i1.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "256" *) (* C_READ_DEPTH_B = "256" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "10" *) (* C_READ_WIDTH_B = "10" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "256" *) 
(* C_WRITE_DEPTH_B = "256" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "10" *) (* C_WRITE_WIDTH_B = "10" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2__parameterized1
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [9:0]dina;
  output [9:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [9:0]dinb;
  output [9:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [7:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [9:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [9:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [7:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth__parameterized0 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "8" *) (* C_ADDRB_WIDTH = "8" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.459999 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i1.mem" *) 
(* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i1.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "256" *) (* C_READ_DEPTH_B = "256" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "10" *) (* C_READ_WIDTH_B = "10" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "256" *) 
(* C_WRITE_DEPTH_B = "256" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "10" *) (* C_WRITE_WIDTH_B = "10" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2__parameterized1__4
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [9:0]dina;
  output [9:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [9:0]dinb;
  output [9:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [7:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [9:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [9:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [7:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth__parameterized0_661 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "8" *) (* C_ADDRB_WIDTH = "8" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.459999 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i1.mem" *) 
(* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i1.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "256" *) (* C_READ_DEPTH_B = "256" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "10" *) (* C_READ_WIDTH_B = "10" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "256" *) 
(* C_WRITE_DEPTH_B = "256" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "10" *) (* C_WRITE_WIDTH_B = "10" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2__parameterized1__5
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [9:0]dina;
  output [9:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [9:0]dinb;
  output [9:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [7:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [9:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [9:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [7:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth__parameterized0_428 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "8" *) (* C_ADDRB_WIDTH = "8" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.459999 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "awgn_inv_mapping_blk_mem_gen_i1.mem" *) 
(* C_INIT_FILE_NAME = "awgn_inv_mapping_blk_mem_gen_i1.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "256" *) (* C_READ_DEPTH_B = "256" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "10" *) (* C_READ_WIDTH_B = "10" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "256" *) 
(* C_WRITE_DEPTH_B = "256" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "10" *) (* C_WRITE_WIDTH_B = "10" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2__parameterized1__6
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [7:0]addra;
  input [9:0]dina;
  output [9:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [7:0]addrb;
  input [9:0]dinb;
  output [9:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [7:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [9:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [9:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [7:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth__parameterized0_193 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth_259
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top_260 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth_495
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top_496 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth_730
   (douta,
    clka,
    ena,
    addra);
  output [2:0]douta;
  input clka;
  input ena;
  input [3:0]addra;

  wire [3:0]addra;
  wire clka;
  wire [2:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top_731 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth__parameterized0
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth__parameterized0_193
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0_194 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth__parameterized0_428
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0_429 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth__parameterized0_661
   (douta,
    clka,
    ena,
    addra);
  output [9:0]douta;
  input clka;
  input ena;
  input [7:0]addra;

  wire [7:0]addra;
  wire clka;
  wire [9:0]douta;
  wire ena;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top__parameterized0_662 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADD_MODE = "0" *) (* C_AINIT_VAL = "0" *) (* C_BORROW_LOW = "1" *) 
(* C_BYPASS_LOW = "0" *) (* C_B_CONSTANT = "0" *) (* C_B_VALUE = "00000000000000000000000000000000000000000" *) 
(* C_CE_OVERRIDES_BYPASS = "1" *) (* C_CE_OVERRIDES_SCLR = "0" *) (* C_HAS_BYPASS = "0" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_IMPLEMENTATION = "0" *) (* C_LATENCY = "1" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* c_a_type = "0" *) 
(* c_a_width = "41" *) (* c_b_type = "0" *) (* c_b_width = "41" *) 
(* c_has_c_in = "0" *) (* c_has_c_out = "0" *) (* c_out_width = "41" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12
   (A,
    B,
    CLK,
    ADD,
    C_IN,
    CE,
    BYPASS,
    SCLR,
    SSET,
    SINIT,
    C_OUT,
    S);
  input [40:0]A;
  input [40:0]B;
  input CLK;
  input ADD;
  input C_IN;
  input CE;
  input BYPASS;
  input SCLR;
  input SSET;
  input SINIT;
  output C_OUT;
  output [40:0]S;

  wire \<const0> ;
  wire [40:0]A;
  wire [40:0]B;
  wire CE;
  wire CLK;
  wire [40:0]S;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  assign C_OUT = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "41" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "00000000000000000000000000000000000000000" *) 
  (* C_B_WIDTH = "41" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* c_add_mode = "0" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_out_width = "41" *) 
  (* c_sinit_val = "0" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12_viv xst_addsub
       (.A(A),
        .ADD(1'b0),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADD_MODE = "1" *) (* C_AINIT_VAL = "0" *) (* C_BORROW_LOW = "1" *) 
(* C_BYPASS_LOW = "0" *) (* C_B_CONSTANT = "0" *) (* C_B_VALUE = "0000000000000000000" *) 
(* C_CE_OVERRIDES_BYPASS = "1" *) (* C_CE_OVERRIDES_SCLR = "0" *) (* C_HAS_BYPASS = "0" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_IMPLEMENTATION = "0" *) (* C_LATENCY = "1" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_addsub_v12_0_12" *) 
(* c_a_type = "0" *) (* c_a_width = "19" *) (* c_b_type = "0" *) 
(* c_b_width = "19" *) (* c_has_c_in = "0" *) (* c_has_c_out = "0" *) 
(* c_out_width = "19" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12__parameterized1
   (A,
    B,
    CLK,
    ADD,
    C_IN,
    CE,
    BYPASS,
    SCLR,
    SSET,
    SINIT,
    C_OUT,
    S);
  input [18:0]A;
  input [18:0]B;
  input CLK;
  input ADD;
  input C_IN;
  input CE;
  input BYPASS;
  input SCLR;
  input SSET;
  input SINIT;
  output C_OUT;
  output [18:0]S;

  wire \<const0> ;
  wire [18:0]A;
  wire [18:0]B;
  wire CE;
  wire CLK;
  wire [18:0]S;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  assign C_OUT = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "19" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "0000000000000000000" *) 
  (* C_B_WIDTH = "19" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* c_add_mode = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_out_width = "19" *) 
  (* c_sinit_val = "0" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_addsub_v12_0_12_viv__parameterized1 xst_addsub
       (.A(A),
        .ADD(1'b0),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i0.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i0.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i0.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__3
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i0.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__3 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i0.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__4
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i0.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__4 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "3" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i1.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized1
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i1.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized1 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "9" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i51.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized101
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [3:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [3:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "4" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "9" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i51.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized101 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i52.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized103
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i52.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized103 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i53.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized105
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i53.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized105 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i54.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized107
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i54.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized107 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i55.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized109
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i55.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized109 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i55.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized109__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i55.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized109__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i6.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized11
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i6.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized11 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i56.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized111
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i56.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized111 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i56.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized111__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i56.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized111__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i57.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized113
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i57.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized113 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "9" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i58.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized115
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [3:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [3:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "4" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "9" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i58.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized115 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i59.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized117
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i59.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized117 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i60.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized119
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i60.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized119 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i61.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized121
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i61.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized121 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i7.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized13
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i7.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized13 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i7.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized13__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i7.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized13__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i8.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized15
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i8.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized15 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i8.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized15__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i8.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized15__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i9.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized17
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i9.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized17 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i10.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized19
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i10.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized19 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "3" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i1.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized1__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i1.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized1__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i11.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized21
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i11.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized21 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i12.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized23
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i12.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized23 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i13.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized25
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i13.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized25 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "9" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i14.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized27
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [3:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [3:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "4" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "9" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i14.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized27 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i15.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized29
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i15.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized29 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized3
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized3 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i16.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized31
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i16.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized31 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized33
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized33 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized33__5
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized33__5 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized33__6
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized33__6 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized33__7
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized33__7 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized33__8
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i17.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized33__8 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i18.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized35
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i18.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized35 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i18.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized35__3
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i18.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized35__3 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i18.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized35__4
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i18.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized35__4 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i19.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized37
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i19.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized37 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i19.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized37__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i19.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized37__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i20.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized39
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i20.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized39 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i20.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized39__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i20.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized39__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized3__5
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized3__5 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized3__6
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized3__6 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized3__7
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized3__7 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized3__8
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i2.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized3__8 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "3" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i21.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized41
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i21.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized41 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "3" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i21.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized41__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i21.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized41__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i22.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized43
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i22.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized43 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i22.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized43__3
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i22.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized43__3 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i22.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized43__4
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i22.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized43__4 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i23.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized45
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i23.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized45 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "3" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i24.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized47
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i24.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized47 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "3" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i24.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized47__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i24.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized47__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i25.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized49
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i25.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized49 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i25.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized49__3
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i25.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized49__3 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "1" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "2" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i25.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized49__4
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [0:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [0:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "2" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i25.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized49__4 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i3.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized5
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i3.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized5 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i26.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized51
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i26.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized51 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized53
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized53 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized53__5
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized53__5 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized53__6
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized53__6 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized53__7
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized53__7 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized53__8
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i27.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized53__8 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i28.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized55
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i28.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized55 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i28.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized55__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i28.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized55__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i29.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized57
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i29.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized57 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i29.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized57__3
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i29.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized57__3 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i29.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized57__4
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i29.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized57__4 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i30.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized59
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i30.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized59 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i3.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized5__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i3.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized5__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i31.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized61
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i31.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized61 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i32.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized63
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i32.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized63 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i33.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized65
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i33.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized65 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i34.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized67
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i34.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized67 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "9" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i35.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized69
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [3:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [3:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "4" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "9" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i35.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized69 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i4.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized7
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i4.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized7 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i36.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized71
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i36.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized71 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i37.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized73
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i37.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized73 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i38.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized75
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i38.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized75 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i38.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized75__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i38.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized75__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i39.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized77
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i39.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized77 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i40.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized79
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i40.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized79 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i40.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized79__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i40.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized79__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "3" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i41.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized81
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i41.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized81 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "3" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i41.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized81__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "3" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i41.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized81__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i42.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized83
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i42.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized83 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i42.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized83__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i42.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized83__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i43.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized85
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i43.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized85 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i43.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized85__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i43.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized85__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i44.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized87
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i44.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized87 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i44.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized87__3
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i44.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized87__3 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i44.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized87__4
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i44.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized87__4 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i45.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized89
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i45.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized89 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i45.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized89__3
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i45.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized89__3 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i45.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized89__4
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i45.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized89__4 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized9
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized9 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i46.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized91
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i46.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized91 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i46.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized91__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i46.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized91__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i47.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized93
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i47.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized93 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "5" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i47.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized93__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "5" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i47.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized93__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i48.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized95
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i48.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized95 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i49.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized97
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i49.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized97 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "6" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i49.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized97__2
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "6" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i49.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized97__2 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "3" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "8" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i50.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized99
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [2:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [2:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "3" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "8" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i50.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized99 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized9__10
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized9__10 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized9__6
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized9__6 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized9__7
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized9__7 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized9__8
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized9__8 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "2" *) (* C_AINIT_VAL = "0" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DEPTH = "4" *) (* C_ELABORATION_DIR = "./" *) (* C_HAS_A = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) (* C_HAS_SINIT = "0" *) 
(* C_HAS_SSET = "0" *) (* C_MEM_INIT_FILE = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) (* C_OPT_GOAL = "0" *) 
(* C_PARSER_TYPE = "0" *) (* C_READ_MIF = "1" *) (* C_REG_LAST_BIT = "0" *) 
(* C_SHIFT_TYPE = "1" *) (* C_SINIT_VAL = "0" *) (* C_SYNC_ENABLE = "0" *) 
(* C_SYNC_PRIORITY = "1" *) (* C_VERBOSITY = "0" *) (* C_WIDTH = "1" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "c_shift_ram_v12_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12__parameterized9__9
   (A,
    D,
    CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    Q);
  input [1:0]A;
  input [0:0]D;
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  output [0:0]Q;

  wire [1:0]A;
  wire CE;
  wire CLK;
  wire [0:0]D;
  wire [0:0]Q;

  (* c_addr_width = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "4" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_a = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_mem_init_file = "awgn_inv_mapping_c_shift_ram_v12_0_i5.mif" *) 
  (* c_opt_goal = "0" *) 
  (* c_parser_type = "0" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_last_bit = "0" *) 
  (* c_shift_type = "1" *) 
  (* c_sinit_val = "0" *) 
  (* c_sync_enable = "0" *) 
  (* c_sync_priority = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_width = "1" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_c_shift_ram_v12_0_12_viv__parameterized9__9 i_synth
       (.A(A),
        .CE(CE),
        .CLK(CLK),
        .D(D),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i0.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8] = \<const0> ;
  assign qspo[7:0] = \^qspo [7:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(\^qspo ),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i0.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__4
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8] = \<const0> ;
  assign qspo[7:0] = \^qspo [7:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth_743 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(\^qspo ),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i0.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__5
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8] = \<const0> ;
  assign qspo[7:0] = \^qspo [7:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth_508 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(\^qspo ),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i0.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__6
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [7:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8] = \<const0> ;
  assign qspo[7:0] = \^qspo [7:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth_272 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(\^qspo ),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i1.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized1
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8:7] = \^qspo [8:7];
  assign qspo[6] = \<const0> ;
  assign qspo[5:0] = \^qspo [5:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized0 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo({\^qspo [8:7],\^qspo [5:0]}),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i1.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized1__4
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8:7] = \^qspo [8:7];
  assign qspo[6] = \<const0> ;
  assign qspo[5:0] = \^qspo [5:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized0_741 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo({\^qspo [8:7],\^qspo [5:0]}),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i1.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized1__5
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8:7] = \^qspo [8:7];
  assign qspo[6] = \<const0> ;
  assign qspo[5:0] = \^qspo [5:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized0_506 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo({\^qspo [8:7],\^qspo [5:0]}),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i1.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized1__6
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8:7] = \^qspo [8:7];
  assign qspo[6] = \<const0> ;
  assign qspo[5:0] = \^qspo [5:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized0_270 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo({\^qspo [8:7],\^qspo [5:0]}),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i2.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized3
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized1 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i2.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized3__4
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized1_739 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i2.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized3__5
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized1_504 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i2.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized3__6
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized1_268 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i3.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized5
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized2 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i3.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized5__4
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized2_737 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i3.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized5__5
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized2_502 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i3.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized5__6
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized2_266 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i4.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized7
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8] = \^qspo [8];
  assign qspo[7] = \<const0> ;
  assign qspo[6:0] = \^qspo [6:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized3 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo({\^qspo [8],\^qspo [6:0]}),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i4.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized7__4
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8] = \^qspo [8];
  assign qspo[7] = \<const0> ;
  assign qspo[6:0] = \^qspo [6:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized3_735 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo({\^qspo [8],\^qspo [6:0]}),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i4.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized7__5
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8] = \^qspo [8];
  assign qspo[7] = \<const0> ;
  assign qspo[6:0] = \^qspo [6:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized3_500 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo({\^qspo [8],\^qspo [6:0]}),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_FAMILY = "zynq" *) (* C_HAS_CLK = "1" *) 
(* C_HAS_D = "0" *) (* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) 
(* C_HAS_I_CE = "0" *) (* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) 
(* C_HAS_QDPO_CLK = "0" *) (* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) 
(* C_HAS_QSPO = "1" *) (* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) 
(* C_HAS_QSPO_SRST = "0" *) (* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) 
(* C_MEM_INIT_FILE = "awgn_inv_mapping_dist_mem_gen_i4.mif" *) (* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) 
(* C_PIPELINE_STAGES = "0" *) (* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) 
(* C_READ_MIF = "1" *) (* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) 
(* C_SYNC_ENABLE = "1" *) (* C_WIDTH = "9" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12__parameterized7__6
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [8:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [8:0]spo;
  output [8:0]dpo;
  output [8:0]qspo;
  output [8:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [8:0]\^qspo ;
  wire qspo_ce;

  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign qspo[8] = \^qspo [8];
  assign qspo[7] = \<const0> ;
  assign qspo[6:0] = \^qspo [6:0];
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized3_264 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo({\^qspo [8],\^qspo [6:0]}),
        .qspo_ce(qspo_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth_272
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom_273 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth_508
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom_509 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth_743
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom_744 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized0
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized1 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized0_270
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized1_271 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized0_506
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized1_507 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized0_741
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized1_742 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized1
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized3 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized1_268
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized3_269 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized1_504
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized3_505 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized1_739
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized3_740 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized2
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized5 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized2_266
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized5_267 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized2_502
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized5_503 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized2_737
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized5_738 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized3
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized7 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized3_264
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized7_265 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized3_500
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized7_501 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dist_mem_gen_v8_0_12_synth__parameterized3_735
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized7_736 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* C_B_VALUE = "10000001" *) (* C_CCM_IMP = "0" *) (* C_CE_OVERRIDES_SCLR = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "1" *) (* C_HAS_ZERO_DETECT = "0" *) 
(* C_LATENCY = "2" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "18" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* c_a_type = "1" *) 
(* c_a_width = "9" *) (* c_b_type = "0" *) (* c_b_width = "10" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [8:0]A;
  input [9:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [18:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [8:0]A;
  wire [9:0]B;
  wire CE;
  wire CLK;
  wire [18:0]P;
  wire SCLR;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "9" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "10" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "18" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14_viv i_mult
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* C_B_VALUE = "10000001" *) (* C_CCM_IMP = "0" *) (* C_CE_OVERRIDES_SCLR = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "1" *) (* C_HAS_ZERO_DETECT = "0" *) 
(* C_LATENCY = "2" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "18" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "mult_gen_v12_0_14" *) 
(* c_a_type = "1" *) (* c_a_width = "9" *) (* c_b_type = "0" *) 
(* c_b_width = "10" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14__4
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [8:0]A;
  input [9:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [18:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [8:0]A;
  wire [9:0]B;
  wire CE;
  wire CLK;
  wire [18:0]P;
  wire SCLR;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "9" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "10" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "18" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14_viv__4 i_mult
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* C_B_VALUE = "10000001" *) (* C_CCM_IMP = "0" *) (* C_CE_OVERRIDES_SCLR = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "1" *) (* C_HAS_ZERO_DETECT = "0" *) 
(* C_LATENCY = "2" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "18" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "mult_gen_v12_0_14" *) 
(* c_a_type = "1" *) (* c_a_width = "9" *) (* c_b_type = "0" *) 
(* c_b_width = "10" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14__5
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [8:0]A;
  input [9:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [18:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [8:0]A;
  wire [9:0]B;
  wire CE;
  wire CLK;
  wire [18:0]P;
  wire SCLR;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "9" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "10" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "18" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14_viv__5 i_mult
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* C_B_VALUE = "10000001" *) (* C_CCM_IMP = "0" *) (* C_CE_OVERRIDES_SCLR = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "1" *) (* C_HAS_ZERO_DETECT = "0" *) 
(* C_LATENCY = "2" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "18" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "mult_gen_v12_0_14" *) 
(* c_a_type = "1" *) (* c_a_width = "9" *) (* c_b_type = "0" *) 
(* c_b_width = "10" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14__6
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [8:0]A;
  input [9:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [18:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [8:0]A;
  wire [9:0]B;
  wire CE;
  wire CLK;
  wire [18:0]P;
  wire SCLR;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "9" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "10" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "2" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "18" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14_viv__6 i_mult
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* C_B_VALUE = "10000001" *) (* C_CCM_IMP = "0" *) (* C_CE_OVERRIDES_SCLR = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "1" *) (* C_HAS_ZERO_DETECT = "0" *) 
(* C_LATENCY = "1" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "27" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "mult_gen_v12_0_14" *) 
(* c_a_type = "0" *) (* c_a_width = "12" *) (* c_b_type = "0" *) 
(* c_b_width = "16" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14__parameterized3
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [11:0]A;
  input [15:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [27:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [11:0]A;
  wire [15:0]B;
  wire CE;
  wire CLK;
  wire [27:0]P;
  wire SCLR;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "12" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "16" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "27" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14_viv__parameterized3 i_mult
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* C_B_VALUE = "10000001" *) (* C_CCM_IMP = "0" *) (* C_CE_OVERRIDES_SCLR = "0" *) 
(* C_HAS_CE = "0" *) (* C_HAS_SCLR = "0" *) (* C_HAS_ZERO_DETECT = "0" *) 
(* C_LATENCY = "0" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "58" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "mult_gen_v12_0_14" *) 
(* c_a_type = "0" *) (* c_a_width = "41" *) (* c_b_type = "0" *) 
(* c_b_width = "18" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14__parameterized5
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [40:0]A;
  input [17:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [58:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [40:0]A;
  wire [17:0]B;
  wire [58:0]P;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "41" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "18" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "0" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "58" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* c_has_ce = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_verbosity = "0" *) 
  (* c_xdevicefamily = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mult_gen_v12_0_14_viv__parameterized5 i_mult
       (.A(A),
        .B(B),
        .CE(1'b0),
        .CLK(1'b1),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(1'b0),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire g0_b0_n_0;
  wire g0_b1_n_0;
  wire g0_b2_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g0_b6_n_0;
  wire g0_b7_n_0;
  wire [7:0]qspo;
  wire qspo_ce;

  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hBCC2)) 
    g0_b0
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h958D)) 
    g0_b1
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hB3AF)) 
    g0_b2
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h5ACD)) 
    g0_b3
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hB658)) 
    g0_b4
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h71C5)) 
    g0_b5
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h39)) 
    g0_b6
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[3]),
        .O(g0_b6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h07)) 
    g0_b7
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[3]),
        .O(g0_b7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b0_n_0),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b1_n_0),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b2_n_0),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b3_n_0),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b4_n_0),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b5_n_0),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b6_n_0),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b7_n_0),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom_273
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire g0_b0_n_0;
  wire g0_b1_n_0;
  wire g0_b2_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g0_b6_n_0;
  wire g0_b7_n_0;
  wire [7:0]qspo;
  wire qspo_ce;

  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hBCC2)) 
    g0_b0
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h958D)) 
    g0_b1
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hB3AF)) 
    g0_b2
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h5ACD)) 
    g0_b3
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hB658)) 
    g0_b4
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h71C5)) 
    g0_b5
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h39)) 
    g0_b6
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[3]),
        .O(g0_b6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h07)) 
    g0_b7
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[3]),
        .O(g0_b7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b0_n_0),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b1_n_0),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b2_n_0),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b3_n_0),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b4_n_0),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b5_n_0),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b6_n_0),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b7_n_0),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom_509
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire g0_b0_n_0;
  wire g0_b1_n_0;
  wire g0_b2_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g0_b6_n_0;
  wire g0_b7_n_0;
  wire [7:0]qspo;
  wire qspo_ce;

  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hBCC2)) 
    g0_b0
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h958D)) 
    g0_b1
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hB3AF)) 
    g0_b2
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h5ACD)) 
    g0_b3
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hB658)) 
    g0_b4
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h71C5)) 
    g0_b5
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h39)) 
    g0_b6
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[3]),
        .O(g0_b6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h07)) 
    g0_b7
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[3]),
        .O(g0_b7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b0_n_0),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b1_n_0),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b2_n_0),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b3_n_0),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b4_n_0),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b5_n_0),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b6_n_0),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b7_n_0),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom_744
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire g0_b0_n_0;
  wire g0_b1_n_0;
  wire g0_b2_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g0_b6_n_0;
  wire g0_b7_n_0;
  wire [7:0]qspo;
  wire qspo_ce;

  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hBCC2)) 
    g0_b0
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h958D)) 
    g0_b1
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hB3AF)) 
    g0_b2
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h5ACD)) 
    g0_b3
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hB658)) 
    g0_b4
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h71C5)) 
    g0_b5
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h39)) 
    g0_b6
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[3]),
        .O(g0_b6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h07)) 
    g0_b7
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[3]),
        .O(g0_b7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b0_n_0),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b1_n_0),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b2_n_0),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b3_n_0),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b4_n_0),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b5_n_0),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b6_n_0),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b7_n_0),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized1
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire g0_b0_n_0;
  wire g0_b1_n_0;
  wire g0_b2_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g0_b7_n_0;
  wire g0_b8_n_0;
  wire [7:0]qspo;
  wire qspo_ce;

  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h4C7D)) 
    g0_b0
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h9027)) 
    g0_b1
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hB541)) 
    g0_b2
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h7329)) 
    g0_b3
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hF0E5)) 
    g0_b4
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h0FE3)) 
    g0_b5
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    g0_b7
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h001F)) 
    g0_b8
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b0_n_0),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b1_n_0),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b2_n_0),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b3_n_0),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b4_n_0),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b5_n_0),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b7_n_0),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b8_n_0),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized1_271
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire g0_b0_n_0;
  wire g0_b1_n_0;
  wire g0_b2_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g0_b7_n_0;
  wire g0_b8_n_0;
  wire [7:0]qspo;
  wire qspo_ce;

  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h4C7D)) 
    g0_b0
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h9027)) 
    g0_b1
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hB541)) 
    g0_b2
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h7329)) 
    g0_b3
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hF0E5)) 
    g0_b4
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h0FE3)) 
    g0_b5
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    g0_b7
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h001F)) 
    g0_b8
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b0_n_0),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b1_n_0),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b2_n_0),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b3_n_0),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b4_n_0),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b5_n_0),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b7_n_0),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b8_n_0),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized1_507
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire g0_b0_n_0;
  wire g0_b1_n_0;
  wire g0_b2_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g0_b7_n_0;
  wire g0_b8_n_0;
  wire [7:0]qspo;
  wire qspo_ce;

  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h4C7D)) 
    g0_b0
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h9027)) 
    g0_b1
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hB541)) 
    g0_b2
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h7329)) 
    g0_b3
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hF0E5)) 
    g0_b4
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h0FE3)) 
    g0_b5
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    g0_b7
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h001F)) 
    g0_b8
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b0_n_0),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b1_n_0),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b2_n_0),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b3_n_0),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b4_n_0),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b5_n_0),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b7_n_0),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b8_n_0),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized1_742
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire g0_b0_n_0;
  wire g0_b1_n_0;
  wire g0_b2_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g0_b7_n_0;
  wire g0_b8_n_0;
  wire [7:0]qspo;
  wire qspo_ce;

  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h4C7D)) 
    g0_b0
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h9027)) 
    g0_b1
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hB541)) 
    g0_b2
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h7329)) 
    g0_b3
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hF0E5)) 
    g0_b4
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h0FE3)) 
    g0_b5
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hFFE0)) 
    g0_b7
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h001F)) 
    g0_b8
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b0_n_0),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b1_n_0),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b2_n_0),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b3_n_0),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b4_n_0),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b5_n_0),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b7_n_0),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b8_n_0),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized3
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[6]_i_1_n_0 ;
  wire \qspo_int[7]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h3428)) 
    \qspo_int[0]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h889C)) 
    \qspo_int[1]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h9B54)) 
    \qspo_int[2]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h853E)) 
    \qspo_int[3]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h7F30)) 
    \qspo_int[4]_i_1 
       (.I0(a[0]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[3]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hFF10)) 
    \qspo_int[5]_i_1 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[0]),
        .I3(a[3]),
        .O(\qspo_int[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \qspo_int[6]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(\qspo_int[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \qspo_int[7]_i_1 
       (.I0(a[3]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[0]),
        .O(\qspo_int[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[6]_i_1_n_0 ),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[7]_i_1_n_0 ),
        .Q(qspo[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized3_269
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[6]_i_1_n_0 ;
  wire \qspo_int[7]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h3428)) 
    \qspo_int[0]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h889C)) 
    \qspo_int[1]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h9B54)) 
    \qspo_int[2]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h853E)) 
    \qspo_int[3]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h7F30)) 
    \qspo_int[4]_i_1 
       (.I0(a[0]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[3]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hFF10)) 
    \qspo_int[5]_i_1 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[0]),
        .I3(a[3]),
        .O(\qspo_int[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \qspo_int[6]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(\qspo_int[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \qspo_int[7]_i_1 
       (.I0(a[3]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[0]),
        .O(\qspo_int[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[6]_i_1_n_0 ),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[7]_i_1_n_0 ),
        .Q(qspo[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized3_505
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[6]_i_1_n_0 ;
  wire \qspo_int[7]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h3428)) 
    \qspo_int[0]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h889C)) 
    \qspo_int[1]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h9B54)) 
    \qspo_int[2]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h853E)) 
    \qspo_int[3]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h7F30)) 
    \qspo_int[4]_i_1 
       (.I0(a[0]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[3]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hFF10)) 
    \qspo_int[5]_i_1 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[0]),
        .I3(a[3]),
        .O(\qspo_int[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \qspo_int[6]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(\qspo_int[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \qspo_int[7]_i_1 
       (.I0(a[3]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[0]),
        .O(\qspo_int[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[6]_i_1_n_0 ),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[7]_i_1_n_0 ),
        .Q(qspo[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized3_740
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[6]_i_1_n_0 ;
  wire \qspo_int[7]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h3428)) 
    \qspo_int[0]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h889C)) 
    \qspo_int[1]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h9B54)) 
    \qspo_int[2]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h853E)) 
    \qspo_int[3]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h7F30)) 
    \qspo_int[4]_i_1 
       (.I0(a[0]),
        .I1(a[2]),
        .I2(a[1]),
        .I3(a[3]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hFF10)) 
    \qspo_int[5]_i_1 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[0]),
        .I3(a[3]),
        .O(\qspo_int[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \qspo_int[6]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(\qspo_int[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \qspo_int[7]_i_1 
       (.I0(a[3]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[0]),
        .O(\qspo_int[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[6]_i_1_n_0 ),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[7]_i_1_n_0 ),
        .Q(qspo[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized5
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[7]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h7439)) 
    \qspo_int[0]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hD853)) 
    \qspo_int[1]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h10DD)) 
    \qspo_int[2]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h03F4)) 
    \qspo_int[3]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hF0FB)) 
    \qspo_int[4]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hCD)) 
    \qspo_int[5]_i_1 
       (.I0(a[1]),
        .I1(a[3]),
        .I2(a[2]),
        .O(\qspo_int[5]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \qspo_int[7]_i_1 
       (.I0(a[3]),
        .O(\qspo_int[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(a[3]),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[7]_i_1_n_0 ),
        .Q(qspo[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized5_267
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[7]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h7439)) 
    \qspo_int[0]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hD853)) 
    \qspo_int[1]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h10DD)) 
    \qspo_int[2]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h03F4)) 
    \qspo_int[3]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hF0FB)) 
    \qspo_int[4]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hCD)) 
    \qspo_int[5]_i_1 
       (.I0(a[1]),
        .I1(a[3]),
        .I2(a[2]),
        .O(\qspo_int[5]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \qspo_int[7]_i_1 
       (.I0(a[3]),
        .O(\qspo_int[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(a[3]),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[7]_i_1_n_0 ),
        .Q(qspo[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized5_503
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[7]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h7439)) 
    \qspo_int[0]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hD853)) 
    \qspo_int[1]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h10DD)) 
    \qspo_int[2]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h03F4)) 
    \qspo_int[3]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hF0FB)) 
    \qspo_int[4]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hCD)) 
    \qspo_int[5]_i_1 
       (.I0(a[1]),
        .I1(a[3]),
        .I2(a[2]),
        .O(\qspo_int[5]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \qspo_int[7]_i_1 
       (.I0(a[3]),
        .O(\qspo_int[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(a[3]),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[7]_i_1_n_0 ),
        .Q(qspo[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized5_738
   (qspo,
    a,
    qspo_ce,
    clk);
  output [8:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [8:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[7]_i_1_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h7439)) 
    \qspo_int[0]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hD853)) 
    \qspo_int[1]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h10DD)) 
    \qspo_int[2]_i_1 
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[2]),
        .I3(a[1]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h03F4)) 
    \qspo_int[3]_i_1 
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hF0FB)) 
    \qspo_int[4]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hCD)) 
    \qspo_int[5]_i_1 
       (.I0(a[1]),
        .I1(a[3]),
        .I2(a[2]),
        .O(\qspo_int[5]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \qspo_int[7]_i_1 
       (.I0(a[3]),
        .O(\qspo_int[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(a[3]),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[7]_i_1_n_0 ),
        .Q(qspo[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized7
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[6]_i_1_n_0 ;

  LUT4 #(
    .INIT(16'h9A84)) 
    \qspo_int[0]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hD738)) 
    \qspo_int[1]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h37B4)) 
    \qspo_int[2]_i_1 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[0]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hFE03)) 
    \qspo_int[3]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h0EF4)) 
    \qspo_int[4]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hFEF1)) 
    \qspo_int[5]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h0037)) 
    \qspo_int[6]_i_1 
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[0]),
        .I3(a[3]),
        .O(\qspo_int[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[6]_i_1_n_0 ),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized7_265
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[6]_i_1_n_0 ;

  LUT4 #(
    .INIT(16'h9A84)) 
    \qspo_int[0]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hD738)) 
    \qspo_int[1]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h37B4)) 
    \qspo_int[2]_i_1 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[0]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hFE03)) 
    \qspo_int[3]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h0EF4)) 
    \qspo_int[4]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hFEF1)) 
    \qspo_int[5]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h0037)) 
    \qspo_int[6]_i_1 
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[0]),
        .I3(a[3]),
        .O(\qspo_int[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[6]_i_1_n_0 ),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized7_501
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[6]_i_1_n_0 ;

  LUT4 #(
    .INIT(16'h9A84)) 
    \qspo_int[0]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hD738)) 
    \qspo_int[1]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h37B4)) 
    \qspo_int[2]_i_1 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[0]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hFE03)) 
    \qspo_int[3]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h0EF4)) 
    \qspo_int[4]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hFEF1)) 
    \qspo_int[5]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h0037)) 
    \qspo_int[6]_i_1 
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[0]),
        .I3(a[3]),
        .O(\qspo_int[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[6]_i_1_n_0 ),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rom__parameterized7_736
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;
  wire \qspo_int[0]_i_1_n_0 ;
  wire \qspo_int[1]_i_1_n_0 ;
  wire \qspo_int[2]_i_1_n_0 ;
  wire \qspo_int[3]_i_1_n_0 ;
  wire \qspo_int[4]_i_1_n_0 ;
  wire \qspo_int[5]_i_1_n_0 ;
  wire \qspo_int[6]_i_1_n_0 ;

  LUT4 #(
    .INIT(16'h9A84)) 
    \qspo_int[0]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hD738)) 
    \qspo_int[1]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h37B4)) 
    \qspo_int[2]_i_1 
       (.I0(a[2]),
        .I1(a[1]),
        .I2(a[3]),
        .I3(a[0]),
        .O(\qspo_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hFE03)) 
    \qspo_int[3]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h0EF4)) 
    \qspo_int[4]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hFEF1)) 
    \qspo_int[5]_i_1 
       (.I0(a[1]),
        .I1(a[0]),
        .I2(a[3]),
        .I3(a[2]),
        .O(\qspo_int[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h0037)) 
    \qspo_int[6]_i_1 
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[0]),
        .I3(a[3]),
        .O(\qspo_int[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[0]_i_1_n_0 ),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[1]_i_1_n_0 ),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[2]_i_1_n_0 ),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[3]_i_1_n_0 ),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[4]_i_1_n_0 ),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[5]_i_1_n_0 ),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(\qspo_int[6]_i_1_n_0 ),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(1'b1),
        .Q(qspo[7]),
        .R(1'b0));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`pragma protect key_block
INaBf8vh5mCmDzf2yp77pxZAxQdyEQiT/vG2dEgvrFjseUnGc6ldwH4JvdnpZSpdf/ihioPyMNjl
u6ooyzv5TA==

`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
S5XIZZtuFR/MZffuhwdnvE3H9oRWM4uXoaGZTa/Dyk62O+Wa0v41pjmZELCiR7uodZPFQfykZ6K9
2ZDMu8dB3afQRMs5lnd/53M1b9ke+MNEeZ/wzjUcsJghubnEAwzdWeW/0tlqST1WD9B/KCxYqwH5
Gj6IZTTFHAXcaVhnCT8=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
CM6IcdzP0PbD6yMSqylmi4JE2qpmxiNeI+prjGwJiD8e3Xsynu3PbGKJAOpOxtR1hT/3mpBcx1Rz
Fkz0QBh4wtE8fiziv1i+xi8T6cqC8ClamjrpZ//sn6dh7NvwSYik14MlwVuei4DZoZJZF63aoPUn
RXkQ13wtK+MkYKBcPVSZMFZmaCU6jMMBYclXzvRG1JqqZoa7mWFTeFZePUTXG7Wo12QaZ8GUi0AV
UIshoN25yn5e2Xr3FyuEtm5AvsZb+iLsgLeHBtKBnsVaHQphicgqwgwv6MQQF6ZNBgU/aACfibDS
3+n/mMMm8k1cj2bW6VCi7a+c8LmCf81NlJuLww==

`pragma protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
ehl0CusS7+JNGq6HfhyaBMy68nccIdIGqixoEztEZfkCpXuUYsdqw6G9MIJdWdu0Ck2acV7K6IVg
rzb8/bNaDDVWp48kupToegTkOdwDkCejEqppido4BkJ+iEkjPniz+aJHlOlOwmauETy2hCMuuC57
oWDprzGWlsqbCjqzKrXmPYm6fNdcOa2DiOYstQaMFNbPU2ccrbLJAiYMHNDqtPNqWxKBsD67kiGf
2eOneDOmdmy7YkNsL+cx8MJc3BVUsYBrpAEsGyFMkmX8a8nYz8R/wlFQFGQAd/t5XrfxFNI58mj1
AHXbcAMhGKVq9YdKeU/vSXY/NwMqp12xJ1nUaw==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
h/qRAwiPuqY/Zg/QWqbaYm8xWTi9SshYuPzyL0UME9ZDDF+C2CyGAugh9HzMdD0kZmT94TKmBgLR
dKP28nlE8VCCU5rvbjKxfn/wNtNKHCvZ1hns8CF7+pGuelhxGvXNmYKFw5co8+4grYFaDXeoZZR6
S5sjvhqtSVD3+qq4vYWRjT2Y/yes7L9dRsLq2D3iZ4xjgVHuIbOQLT/EUKW+9iYudT9Uy6YTwB+5
mSb0QK3YfZdGwZyXB4S3mdF9vNQHdW/rnACq3yngF+lprNkh3ooQKdGqtxtz8KSQxNZOAFE+koOw
h00o7AKpvDAp3uNguLvnNJH3rugOhh95b8Jatw==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
TsA04vIYHDZne2CBj5bWCBFH4MtNoFDCn/3DNEi0BwutuUf+X+lD9kAO3kl352WHjQbF79Ssm+PT
fCYpODgWdxSVbzaHFpITxCQ4HcIJhUeW5PC5tw09Tand68D6eg84qRguH+llbb5jdGJkJeTCf+Mx
pupkkLiDvNyTYWe+nqw=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
rx9hgQkvaJJTJJcTjGFW1DrrWiT+xanrcMvFn0Z3KRXlZvf+SE7IQgGCiP7ZDA6T5z1Zv5nzS4h5
cVi+CvwC9UMZRWmLDAjzASJ2nx1g9BjbYe2vHAUmyurIiR6LSigTeM/9TlMv+fFwJbqwuH6FJ3/z
Vl4tIMk4NrqkMn/riOG87SjhesepM6kcQOBgDGzLTG14z3qeZG8OPzxgApfyubmX4qdD1oTgGm2u
Q4mQfFxEye6Jqkn4Rzjhifs/ieNYomHlK7R2/72QJj5j0WyYBIhvO+09izz299Z54ZP2ZXaRMfDT
lU4lQNqQU14PX9Yk9p7sy2PnK4vTwwF0CFIgSQ==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
MuTVLWRXVW861dyaIfg39ZFDqzGwMhDJwM50avSiBpTmBwyh5eCA83NDvKo4FhgxbXJs5HXEyUk/
DmDRrg2iEooT1N1/Eesgf731ysX+bsFxxdL/R9XJBfBydmFFhodxKpfB8tdGVmqJOFErsHakdqVX
XWnxfssYcY/8COjtpI5zXG6m0R+mjhJ0hP66AoLaGJ42WyHcW9pcXYDzEOsj+HAOS7RxSBv8nLEq
qlSyaobkY5/3mrLVxGrner68rKkJ/N1KIZLpe8UQ1bkfKREJFH4AxWSppElRfMrmCV+gOyX3Imv7
LwBLgevvS8ivRYG/KbokY/YerK6LY4ty+5k3tw==

`pragma protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
3Rf9hcEx1kuCqcnQHzo4LjK5QUo4mhXh0jRcVoaRCQksHx/QrHoM3hDjiFxDzkH4SScC550TmghV
8raxWdCY9ZEiDc8rMnToSRhWF2Or++Ule3P6odUJrwWCpVDNQ3cVf2WH7e1i809LbsVKIi8QCN2M
6Eimtr9AlPxhcMVkNq+rk58Ymli305+GzRIazoDehNiFqE0GCXX8XcqCis+HwhbMlNjZOLwLF92q
IHdB3VcgD3ZIo/jhXmjNSOpqzQZuDJ2zxmT//Ayn4qbwEdAhh1Dv5n9nVX1pXqO/wJWpC8N1U13f
uMl+8tRFP4k7KRWKgHur5CYF91CN29srW10OhQ==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 674480)
`pragma protect data_block
OiGUsn/qnP6xzUJzb+AgXcm9oK+h19OveqIIn2v91B5bfbO73NVSFYSOZ+ZL0clzjvhZDWFDpACx
16MaEmbE8dDW9qUlvj3yjrbnmWnvjy8XmsQ2kfz3gnxcSRRm501JkxaTVc6eL2KnCfjWQi45eCRL
c1Axwj33drEzC7u6KnlXWn5nR6SjUZc6xgkNU66A2Jqai33Af5ybdYrDTb3tVuxNCAQKzga3uYk7
fFFZ4JrYy6QdYAZ4lGd6auswH9QaENHxVOGpcw4sHLK9aPmnfcrC3lnTkxPBq3RU9KmMjM0UDc5M
fDgsspjLtH2nLUZPjIiRHiqpI/JAbPG3W0H6wNiBftH30AK7OWtkk5fBntLC6C6/TL1+i+mvIg2B
khmhVlo8r3J5+cCipF3TCDN+EqmcW1LNfv9orFsiuf72+7df+P3ZNfwmamqpyD/A0Cj67tM0bgWB
9DCiez8+1HmTuVgnxPPwiHg9V0vFYJxF5UsV6x4AmXJeH04l/VyJM5xZyAU5iK0XkILNfnZEI149
3sI+4nmf2QzpmMnHCM1575AppnuD2fAk+gQIrYM8Intu/bDFSaiByccAgkrER4a01BLiaS1IrhKk
Neduu0MeGtVQ7XsMvGsP7jojhLv6tmh8SWFiVUj2+7uEBse9wMXVvpxctq8wIFcbwth0HcaAQw9h
gCHATKYpE+X7uEDp5m6aNaKf7XU1Qg+orw2/9FO7pza2MDNvgBvDzNIfM+DBuSnWZXXRT6wzUn+9
QhKR61iN5zHom9vn8EFX9C93uvDVokaIoLp28+7w5koUHMlV4zYpBynki/hu+wCBxfOxnSLaEawt
4ow8y+PkiFEmpZyu3sc/hhs+aNmYSGrwX8rslRlv4NMBUmAejcixn/L24DJ1ACciWp8HNT7TIHgG
gwrSnDIoWKnUkLDd/4vKy0HNrybwGkk7W+5eNP9/aAGo2kt1FldO+y0/4jnTkTbYRUyqymsitgTJ
tUyT7sZa90fRgi0zNUlOkV3XJbfJfOqcg+yn6d/TrPAkywvj9m+GxLP7U71fjf3uoa8VKB9f7OVd
gfcYgAYzViqZoQj0pfRJSkp5DxKdkT3D6CuHW5HYAismA42dX5ZWCTk3+qN/+zPdS7QS4FO40H1i
irXhjjlZTHm1oAjTBC5A5TGWt+ch/ES30rA0SrCL7LzT1RflqTSI6218OgpkjtrRMtCofdAlVY3B
FpXfgn/v7NaA9XIt/fWXyzv34MDrz7ypUJCQSbemE1cJSETFGW36Eas20E7BK4lDEXRqji+tq0q3
RRVZeFyGL0EHi4+SGrarxkV5dbcpZcn2Ax8Zx4dXHjzqZmOgV874d89OnwwwCIt0vj5E2MnaQRZh
vs7u66vMN+uJUTV7Kt7yA7I6QzBrGN4uR5Jna/TM4k4zOfKTWwPg9A2DPeavFE55rvqsBT6n6yXu
HnznVeGK7s9r7IXfEgYBStoUIcJoeSNg7gEtAx9o1c9T3+GqI6otcc06Y/IikFdra8AeEkqdp09l
ScJi01zXGaUOwt1AASkW1imcBd58uTrwCByFQtWrYZ81JSCA0tZlwc6WmTWe3kyesjrQqGqU6/EU
iGK+RsnujD+tOcSUoDRwlxQBlWEXUYX71SFJ6YyNy1H2d4YU9ylo5EZry5ffn6y9sBV5q7Rin7vW
GoIU7ca5ViEz38YKdwvlTuYSF1hcB54tQwzxPZ5hDXyGnH3Lpe51AUjCI4Gvh9yg7NbSOeKF4cot
BJll/UOi32t6gWhyKpYr1NKKLYS+2Uzg2PMcokw63Y4kcrQWC3LppxKNlprLJTGUPzH/+poqDmM2
gNfMMEP9ZRBCS3nHTOaqK2ZjoF/p6jlf97bG7rvfZXMYoX/Ay4dD9iV/VlK1BGEcgSanOA/0AFtH
Hy5Vk6HJUNuNVgXYepdGX4msEFOYYOg1W0QKVzza9gmngL+Sdb9ItW+HGmAugxHBEueClmcALO3r
Vi6odgt7lgpX79BZIhgGRAEY/a9O+tHTjvuTeq//enwZ9uqoES8pdhuhsd1E4p4jf+gv/ygK34Ze
FTUC3T38/d9wlFPatB1/Vo7tSs7HrJs7yLkSDfL2WNm0ygtw0nyrtKlzKjdyg/4vfsOoUmDmlAnp
zVbFkUKQQcYloliKKEbSF0k11Mp6twbHVHQdwRgmdaQXGHJTLL3hxNkZwRo9T3aP281s5yQUaOH5
674A3Y/s7il7JkWkLXL8/BO6s0MH5VIu5AgEiwmavmtDQ/Jjpkj/6hNTUNWPKOWqXrYmmRzEGJw8
v8anHFaBQPsXv5sVmqRK3opjQ1iWTad/BTiv/qixVh+uue76VQ6hDwJNthGvkkuSnjvcsLU1Yd/Q
fU2JGfjHFSdqF4UFO27UG3pjFRqVm1J2RC0Y3/aXxe/FqLdnrJQkM14AU0kBT61P/BS1goQaHgpc
zdDItdfMQYSEkR1Izr5H0360FSRtC/oa/4BH1JbJUJoC6F7+Irn99voLpszarKe2I47YEO7GwJL8
qlSXPd6vLIKRJXfQ3sHcjfv3408oQ0PNt4+3Q60na6ZslZN9QatVer8LmiOcDSS9kBuhpny4wVyG
GWBt/ts0FuOQmRsh2kWQ4VntRPaliTUct57CrcDCTX4LP7WCTb8De92G2fEn3ZZAuoImgsKkOjgL
SKTWSxPtd2bY14FReAosg9Qgh0JzniPfCpjO6gkKqOa4td+h6ZiMCeCB2Y0ZWgNFOKVYo24VKIJv
TCnNEFBKzgUj64Ut4m+IyEBwRNC0u9uxCyCYtAfaOZp6kFZmmKxkzGW/rJvdzQn65lS8Dkz1nTth
KC+TD2qVogqzrE7dc3H+gV2XFnVh8DL6cGrEg9pWarCdIzjSd4G6dZDkXLaiPf4OJjCEtM28ug2x
uY3m6NfzQf7GriEj3Kw/vlWdzcpzT70+wDusH1+gWOZ+ty+4iHjW1W93fHlH9i0LjgVZ9wTgyF5R
Ixg+beYyI2kFtZIwod/usfj9nXrbPwjc1tN/vbx64l2CjTcauH6o6zGIM2IaHY+ZBCaAqHEOffIO
7EAVsWFXKqOrqBuGEdwl9SqI6kwputVEl6dfdHN5ThLo7NVm380xU61f3O+LVD/KBxd0s6WSdDiA
WD/3azUldZFGPUCItb2lpFsZo/cCVy/btufu/nBcF9pt6RXZ0qZJS/ziurl7uZxF9jk7FW6MfLA+
AwWmLMSZp2Bi8pB+pb2fweVgbEGDdGcxMjTPqhPywS/Aeyjo8LBhOwu5tHicZA7rpNftSmHvSYSK
RfdXsLI7kfPc0GZG++MFoHeXg0wdRkTRxNvt4FtsbikI+i4ssEn3jsmW+ZEvwMQms/X2RRktkopc
kZeQTgJ17fcQv42d1eraUS0Yy73ZMzPWGzVkogXRFGpQxTR67F2xRX9npEtJU6dZAym19PSG5sZe
eaO2ZDDakx3HjnmDZ07823dp/FKDduTxbKEjvxhmu96cmiJdkp9pCx7bACMbifY8wDu4s/CvLqz1
oeXRKABTO4bk5IJNMKP/v8fsfReaT3gGCDlau9TsT0sE7fxc9LOfv5YtaFLWMKWndotvElXBMVGh
ebIwKRz+nibVbxQ2gd8EovPG1MGBmkQFmdOaav8VEsqxJWOPArAz+xZO0KEdTkrRLLp5YwvRAsHD
coiYh+i5g8lb7i55hCVML96i9cYfM6PNho+TRE3GV9E5AwgCDXNis/4f6643CG7yi1hXSo3C7SP0
s5o8Ne8BUVFgeoaK2J66rkD3qJbWg+N3yCuPMKMntbIjn158P74j2mN0yitIywt8aRAgO1Y4x0Ts
XeLMZIezBeBc0vKBcOQGZWnLjIu0HFvcTH11zcD931CzAi4o5V5xBg6K2xf+BY9Jm/daUmtZeCP9
2srNhd2I2viA3UQGU3EsxBYXMZOV23yy6H8qKwi3MtmVfY6dW5pK+SgsxRVak6RI1JzhRhSvq6cT
6qHN6IZPqJj0GrlwvjFAE/K3LB7n1sno26GJyf3UhvYYip/zq9rjOxtiuCloncQDKlhZbbxVVoqe
hqNqPjHupmd8aCy5JgsAXvowGVG5p5UibRx2hd3L8wpft8lsG8PzKjrgXrSqhbqDs5mbbo4ybZmZ
pCaU8E1DInJtQEviSWHUhwjPpkqIfhD0qia+7nG+qQgBdPEIn7WXW7ZEk/3GW5K2n44DNWoClw/f
N/yhWYEFv9AZM6wLwhMDkMJpwIKRVS1pf5Zbr9tQX9FcbW41p9FG2IZ7UIwzSuUoSoBE7G8x2zxA
3BpBPEFFXPGtN0QRwaCFj037hlaPBE9Wkv7VTgPej2JcTZbGObSQA7BUNWZSZpCr5OhEtI6Km0hp
PbKMpuKsQHNEZ51oK+99anozi40a/zCrw/mbalh0CrFB4wpT9CGQkw4DlqzoitFXbhnbUaEXWwEP
g0kUYBD5eRVJmB67rmHYQrC6DfwooqZfcE6k9eaqIOheW7F1QQAuLGh1YYeOL6eK8b19EKrGRHTu
BEJEy8D9lbpqVu93eHU8MNYTL1aSDH1tD9ax0FeR0opLCyl/N7vnZLj1aKS5XbNdGo5/safNTkhn
JQmUfCURA8atqyP4DHsSJUylx5naCgy5hdFG3VEA9UufwJ+e5Nhip+DKu/pIWUmdTWL9usqu0Jgg
sdcXnuqzWitzLyCqd2M7VWZovGCMgNxHVJ0fgvW8DoFD5nPJRd6Lu9Uk0Htn1Or0T93oDo4BUWwg
7NgqteXdUW5jz2LRIOglC/ICYMXYS2HO3BivUUWpa+o282+gSnQv6/BErL0XMZW59mIlPPRINHe0
+53ZSwWAgmbAjiCHA1HuPzXR55lA6V3cSnT1RuD2fNrDSx2GqCEqPAqlzamTtSHRNx2vukmlzwuG
Xv+MDPkZ/WnTjleK7uXWmTYwA3XICpUPVNs4QAmd/H7945NgQjyy+7XDu5CKzTb4EvNIEjPVzuac
doGUTSN+ZIOrvYm7ThdkMvhs7ctYl67sP1zPpqwh1qypUM2lGU1J7A0yAVrajhBVEQGZqNfQeJ39
BnscYpuFosXMLXLHNVMrDfmvmXvE5EDLrd46G5S4Uwy5Bzjf5meNtAqFfZpPdrrslBVzTDWZSDQh
EqAnHcDJXNICaKEyrNn85ZknclVWlBC3mBh0wL06y1AF9Tz21FIFVhatxGVjhjGmhJiBAlpyKNgD
wI1KaMzC1vB5gL13riN6nbZNPNYa9+jxmj7o7QpKYn33753Rw3v3ANibSqpNVCxGSths9CQeosQP
+rIalljTL5sMbN7hwWIpoWEjaKruTO2CZcRe/3HNX/BMFfKIwYMYn98wS58kUMadVXHJq8Z2o08r
n8HN4jfOb3TklcFB9MHepm7VFzOJdEq4sdItcKTIde8ty7TDbCDbtdAKlffLUS1hfqNXcLsYij1o
UXIczLvDOHAUOhsUSBxj8ePRtQKq+tTREh8bu+TWs/7vJ1aGMLPVYmx/ZxI0wFHVf0PdZc0E4E23
MgvbTZokniQ8+kCdMM5wUfaFhNOsgcT0AevLcmjFMnmKZCsvAx7hO66XzgUsvHqpU0FSePjk+TsQ
65TtjL1ykmi0yavd6pAfnlR0Q6HkG5Cpzt2WOqFE7tKd0SRDFYaim6d5ReiBqy6kn00YAcaAORwQ
g6T4WvuTAhmpB1yyF0JBkqAIiZwNWYgV0FZaElskSXtg3yV6Qh5QEGKB0fnZveGFK75yZdGs9J9W
4AFbGqZXQS3HGhIiWgSTGFCE+vb0/1rXETeeMzbU0UffZM1gW2l/QpZIMtkJIOpYh+b8lZatsZt8
n05LPq7EnBDdKP19M1QTlyrNzJizfmWOUlk5I+hg0vFiPrPVIEa575njoHk2y7huXKr1TtmSrTm7
eI7/MwlEpMlWmFdxAyyvkcN0rBAZn8j9UrZ3qPpLfOXeDHTz5XP54yWVwUoQHrXS27lsvvdM3++Q
wFyrugv1F7QuDfS7L8RULvRMhAzcqL9OUpgCJIq2w0R+h3KvKQ7MDeqoiB2C9aK1G1h5I5IOE/d7
KPL8IoqNLMvbXN5qt0CLXSrdbslO0GKBna7h6Gld6RMhhahcIoXvLR5o2oYYF7vPkCaPXIPQDUT8
pu6Gvg+7d/DVP+UYs9AQQtqJXl6hJbCAtocL+21melPr9mWjC/Fp4gUwwmuI0f2svFzfzwAiZkd7
VWuYbD5dBY7ySUU88Vaz98KBHkjOhuXKXU5zp+iSvn0AdOe4DS7mCkqpienxSSCWJrUbooX8+NyB
GlWczLa/GsQe9PzwW09kAcs6rfkkEY4Epkpk743RjpItV4OEu1YFCcjzcwZUeTdy/6qrecIcbKMI
DND5IvlJIIp9H270jZ2mnOYNPzJgMISrAiLlzN4mEAW+xC2K4q4DaPd0bBFeCKSpln80SPhYJPkx
RzetWbDlBQAAziRcuaM6LwrDRTWzuzAShOSrK2/vmsC2Ljj9+FEjnv5QmSN1yJe1Zm+nu7li6/Rz
w7VLGRW+tZZnn7qnaA4FHHaXx8UTyFP+YpCSq1EYM3oszkBb9F3syXnza/RVUWK0HTOuccKzPiuv
r2sdxWNH40M7Lt0BUIqNFNk7lcB8ixTDnA+wc7cdlWXlwSappbuFl05PVcHLpuUDN2iLCc1ygDEM
PowF946HwknPP8c9JhEcqUsGxW9Tgzut84+i9OxHlGIE183QH9nIACe5LCEGKLt+T3QTzABrI/wn
C1WqHltDCVkoULVe/LFoEOVX/84uCKG8jMw2mOe0GxE2d4D4MqlO3MhRBObvjS6ddgJzXHIWO2SX
3y0SIalPkLwl04Jg+oFwVRgkq7JCW8wAGuh7/MvRKZITXymNZ215l5wlcwqEMeZH0gQjRPpB+3A6
vw+vCPHRClEpJDWD2VjjQDsj4aaEnUMKW3D49Y05SR5PD+yn0LSue8fLPoiam1xs6TL69FeSE3J1
Hr9NurhdSVFQtno4bx1+hh5QKmWbOpOoTtm3oPXUJ35uf/XSMfU2Oe1BgIT4F/wXbwNQ6aA/fQY6
qouAWBwUHDE3dFWEdOAwieW91WIuIlI0e2ff4fknrpTOyYEWv9iVkegCreTX/2aMkOOKWwxOUGHg
QN9z/wMKMTcJoVfrm9MyfhhIHlIsd7lM9LIcWEkYSDA8qAW2P5T2thJyEoZX5B1fpIn5s4nck1+k
+7IrfFby03BNk6h6Bp28elVxLlSqwcLJT9ljT8iK0m+5zfGBUKZfb9PZTZB9jmRwUm4k3FsRE0Em
BEoAdePNlgomSh2eksDlq/UgCW43mmn/gBmKUzBhHvB7nXOF7c9Y5VFSX7JWU9JhxTmcLRJZ+679
pLmjy4Ya6MvymCDzf6E1RBQ2vMAATReguLXP+Ig9wdwlY6FaRvSThyBzlZcrTmccQHpY3MfEHfMD
2e04IF6nkkogevALoH2C3m3gQotUoGsi5NZiqgY3SXUwVUvBpbUHDouYVR1F9R4Eyhyjua1Pv40A
amCE/CAJMUsn+hRbsvtOEzlK52vLSB0BuLZVh4RAyf8uFiJY5p/HTGYBEpV9x2WM1/T/dLDQi7uM
2O0HscOOGxEw0ZYIZYVXK6lM3YTdTyaSpEXTsPFFGu43/hBqpbtBFUe9OP0Q6yw6GtoPwxJJNNoV
muUFLPHlCNaTD1VbR/Gd7/hNH8igYOxekIvzbBkrM4/JYWjUtowAaFsekQjUskFpOeQdupluxt8E
pr1ubHdVBa/QnLyu3LHLRvOzzpHysCi3HVHSzW+dCHcx+cYEqyUMTQLAYQAzWCU5P6JkQ7XjM/h2
po8ksYFtw4mTNvwIPXwmVgD20R7UZRRrlBoO2xliqw88X+3RL8C32II59XSLHPsgGwzepJE2D3dY
WIbhFR81F4KykNwihrH7q4WN0dpWGec5aUZlUEE472K3zEDjC/RBRc6rNxqT0zIRn9lCLB3wY9Jq
HWJyNugeUioDWK+bKyVN3hR7Atq1B8Ed3WiGZCvSizvCUWWrctlOfdbRIOnGtfTeIAOV0yAHyILL
lAouZ5P2h38KIIFdsi+yslBldoJhaNFd91UxCKZVEARlLGHGsl3WWStifmu6fi51Krdrr+RDqycW
obxTkWaq11INxOcrLVkK3A9xou2nSdjRN/QlRwH/+eGsyZUYi0pNPEmLPsUtzEaLcNLa0Mbqp5ZG
GUyWnNlQowdI8kk5OnkSZxJNP+1zU2qeWa/yaMyNw3xHI8ugR4sjdzccIcVG9alojX6rKrGawFJ1
/6PTXZ+CYSjv+MHUiWyZoiMooIu4ib2hv8rcaQ4sug+yy199xv9bQoqzSk0NdHZeqoFehWstKeHF
O1fciQq/Dk4/z1zRXsA6/v2ObfR4s8y/CvU5eTugHs87bwh8qy8LWkSx6y2I3FNxp7iJvPAM5pVt
hGZATvXNH3WSZ4D9Cg9dLY7KzvUHamJou1n+cfBGOaEfqwVJ91uWzr+qqlxDZ69vWUB8zpL04ojE
u5iOKGqLWFGKbGPfZfsRSL7d8ItTLl1JaKBdybDhrjJuzRV/17vlMKxKKdP8zQ/QskSFbpVQLQup
4xex6Ejn2jBNPiuzRI8UCu8LTf0NGtrjaWdQxFZhu3z2wkjEElpnrNauasLhQTWzWlyW8w5dDU43
jClzmVHV17O7O2XzUegIgkJvxlwIEVomj4IaJB0Vkv6aGgu2NaypSGY5uv4ARQD02Vnwx7mRsbgs
O8iqrp0Q8vegf8OcjiML3hbibHWCY2BxE0hNhVxZ3IJAeMEXZDJehKW5RzuswnIwxy9sgUAQ1dmp
p449D7GycV0fZMgfMCJyK9MxzxKYvMsmDf53kucz5D8HfqY7bnPUCK6YwvYrU5mgUQwpPeZpY2DF
6l39xefWGGf3kc+jxoL3e8oNFzUtMkOR4IFdjaErO4kWCEbYhexI/8T7s2/tOrWdpl8XIjqQWzN+
dTBdySIipJpNUdPRWylfkvrbHzBs0h3thpUs33giz5TqcT4Z4WN44HeF7uRnI8m9avYMFXtqBHHk
vSbTFiUkiombn4rldwipLjWndy6paHM2932hi3dFxRqFN9FgKBFKYT1y1X116idRy8ra+Zng2Jhv
sz/FUtspKvomBbMbglEuNxA5A7s9EcpPZqinksuGkriu/UjwNrXdNTS4MMszlvUWwyQhmQIUZvCE
gmYOgkp0fbSFW6NrlIQ6+vzrk5OOJDBhFagFkl0e08YCw7PGOCp/p6aeXoYz9TXXdIEgT4lh6sNM
E2VHiqNhgFXwq62S7v14kheJ70qHx4P2bHMqwiEQ7I4NaaI728UidMWIzx5XOWarM6Fuf0yMa06Q
SSRWcHOxv5zb97H2B9BMZP4aeH1Xmzfi2KqwQ6mXnfu8WH9UxW0ZKhItsuV4usPeKmYlA8v1m5TO
L7DkbTR0p9oLY+BN3j1xr6BaXcK+ONUXDhAhSMF1JrdCzYTgXoZFlodibmzO5JNYGcfCJrb1bYZC
/TRm13BmVEZ8XMcmeN3HnTSbV3fnjB0lDYMJAofsoWcmuUICr5gjdhYSfMRBHWVSM/Ccfo1U+I75
y7NunrXYHZwaNQNpLbdtNiiS8hq2oMTQ/0tDv0rOpVTOeyxacibVbPu+goObwDf3R1//HuaYNbvj
L4UVexbfvEvh4OyKRpIbxhXiB1rlg1YBWoy/CWngdtRxULb4vAxLy6VtB39Qrkuwzu6I/C68mXYK
UT1oJSUurI/FgO0wTbaZ8MFMWRBCe6WV5TFA+GYAUi3ldPhgj1FX9FGawCLwYbA+vLtw/Xj3xc6V
PR3CsUBAOJM6PNvW4vyvQ9mP8f180eFkL1JbIa8+iIysBeJRrEHh5tJvRrn31xjdNVysqUxZhq17
p4j8zA1VfDjh1aMgI94osgy0HpyYMQqC76H1UQnx6EozDVv8YGHcHPDWg5yAB/jVC3PMpND8YZ8l
KsTzveYrKZI2k8H25sW/vYaoZTt6DK94GFSTB8b9uXYXqvB1NT+vW1vHXpAPa1woZbbXHjgkj8kq
UxSh6WJkCXVFaOAaAvo3OCt1p/TN1k15ztL8GzrJU5jQD90xs17JDwZocPWmJk1CLvA8bazy9ekb
l3NIRzNqFyO1VuROhJKqqGjkrCVt311S+kv6e14QvV6veXsSjw5eYPGypQRk4jD1iFUdHtRFQgtq
jQzeILyiVk8E/NNwfH1aKa3dfLGajS82St62q66OWDciCoB52qLpPh+U8usNLY1OyZsohC7TIxp0
kO2KF4A4dao7s+K0oaeTJSa6n9TE+KVR9aRbG3IUQ9zsylVfVN1EzvX+X8oWV4ufbSwNktWBSx02
xC07ipB4PasF0fka8pMjYSi8K1p3Q+AlX5QYi4wUXFKV7payfJ4ugkbEwMFvkuqJycEnvCfQAP8j
xQpfxKIi3bRhl06GqAXp/hlCBTJT2Sf6Mwq1EVEuAsFw78BPFw2nfaB5Xf9KlKkOCkwcccVzN7KD
EUvO8C3i9O1oVhvy7UjE9NtjqPnD+liObT56mpXKYpYtra5RVsfPF0nR/I6PU5Ouq6DefB2rXoGX
m+IMM5aATIlTLb9WPF9tXU2IzDwy1fa6ho+kpLIPxS6361NTJXQ2hl6PFvk/jyIXKccCQuDLwEj5
PwSqNtEJc2jFxSql7uoYMR4kievQ+3GD3k0oFPOZERa+NyEBFyJzkpFODE3UE5W749Kh9Z4ZfpRK
zwKVjuhB6qMBj2TUVu9B7uU3EnP9tccWqjM31ndKzzgTTaNdUzu7Fp9nVHeTBLBkKgXYpTXQiZJ9
c7nwoSPWuha4zK9caLDPBtlXhpTcqRDoWQjon9gGMxix5Gpq+sXxVMZf3+rdmSN+lKxYP2TU/pI2
yV6Xx5bs5VnmKZ7z6Wnf0DVgaE5oq5y4sXNKbso50niXLD/y/PDXnm+eerI0Bm2zIFqFOUPuZ4wC
Ucv+curhvehBmWNeU04Np7bkLmFUM+zLP1Dc6ttOClQJSt5Rb2fSTTWfNP+qo1exU2KU+dsy3wRJ
hcGlWNgIM3oWtVOQdpvbL9NUKS/EmwkNmOwqk0x27Bg9oReCbiR7IjvNeq/XOhQuPZsa6gN0Jxoo
of/6wnyA/1EDGsrMt/G+03HK6AkDs3Q6ycHAZZKUB1lhW0D97YmBQzDkt1zaPmajxFRoVOGCmlnf
xmQCvv06YcPhNpIFDkOCl6yS5GpLGoYUu+s09N7GWyz3T9NnmmV0noBBrP0Uo1ewbZjY9alFpqPB
5PAqtWj88tHhebT2uemj6K7woZm7u4lQWcqN6JyH/Cj6mLx9X1MWSG+8fTlKv0EWUOgTTjq9x1ch
a/Z0saNIxaar3AKvJXe5iDwC16+PIgAitUJ2MBI9WA1wt3zswLZj5HiGCrGZMh5t0wx99UUv/yjE
iFanE7tXUtedFEG8zstS28EDnuKn42e8RLg1+0wegznrY7UuhCEM+SzUSo+U6fmS+NWNWXQVY+9i
a60W8etvAquK2I3d1i40DJBCZG2Nusqe8o6kd8TcRrO58zzWZ9QMaDdor+K5qsvrDbwliWG3KDcF
PrCClnLWG2oEyZBYL9a5qoZwHG6jgCtsJ0RaKYGpve+szgOtVvX6RftMo3x6jpG4jAl15FDqRuBz
ffJtYFgSSKHbpKOsNoS2l6soWEfddCSEomXePs7yvrjNmFwKyTi45t4yz9u33pIBYhsbsBvWWqjH
pw5oIeeZM4ItfhGXV7wdTyeYXGn0GJWzTOlwfZv41CY4jacBQyj1lhUJglnL7rFoMwHDC4f2k4SG
frpoUxulgt6kwrcYIGqCJ/ohHNt5sn4opdxJdOHJG8KyMQNY++nyJ0dGDLLo8qlc+3GZ1m5FEsT+
aBZMiT8Zmbg8n6U9sIisByJPUJuIoF3SVk/t2j/bsucPKhcz5NC9/+ufMtcgdx1ApIldCU+PyCXZ
NTZ9tTrX4wv1fyYP/FLWLV7vF47eSyfVkRHLDPYOmjr7RoZrmAotA0bXE+n6xPsCH4A8MM66j/pn
TyUvvj1FxwFWSOiklcvxCATcNmL5j6yeEIMcKSRHNqIjq3T0tSzHYQvmXNUEVu1viJ9J3b/azIj9
GRLjstSl8cB8uBqzrhfrb56WU8iABtQ++eN7ilL8eSAKqoqvpgO61841a26gceL+WB24fI1xV9uR
C5MBaZSZ6mV42vyjdg/IjZJy/NMv3+R8eEwzR5yvn62xbd6XDeL35Ftyh+UOw0UsnlGhKH77lvwt
SjZb9jpEJL1WuRJwvz+BbcdTuxxaKFBbTlfM5GbEWiss6Ojc773+hd4GTUphvHCLOXnzEKxdWDbx
bAsZj3wqBSTL0vt5KMw0UDIS3khagbobfsAatT4k8UQ8BdyVEnXhtTzeR7kqO8ncbwqBDqfYA+Ed
SoL9urwTmxZy4sHeSt0M6D47ArXDtR+2rdTBT85lH3DgBo6omG8Qnh66I8fktUT0mVgyBXfX4fMB
ZI7I2cfK2wPkLBgz7X9PMOIMiHd4yu8CQ8/U+RMeDMwtd/NN0npMPxjVUwNT7wlAGt0b5BC0J+Sq
8ziPfZ63O0NUGfckIt5TpV7VthKZhncRcBDQXfAxK1aCYev60GmP08Qac5OT24hj788nFkZRpYm1
h84xL338eNFgFijBcYPTqDHUs87AKHxBEtAKc+ccQtVqLss6dp2GoLxN3G+W1sEpeGDa3d9Eb4mA
GTVHXwYkixb0IG22vJ4VzOxe+XHKmd4Z539ROx7ByqIUgTwqN8NPFA6sJ3sZUGO1HsKjGgzLNtv7
QU+UQZIyyXDS2YrXm1X0QfOxhfWpVpPtDcbq+H+awXIznuK8HA0aWJ9lxUZgmr6yqzzB8dnaiLrf
aa6OUWhVlgPd8y2Zx7o/jiUuHYZxJDsQPUGHqP04adBh4rx+AUtjosK6Bw/xYI8npv+PHcHlSlWT
TvrZVFPCoSzUqafKsYU4A+4VhMPeOg66mbWjdKzQTV1/386KoknZgDkZ7h/LB9xvriBm14L+40R+
4zYg7F1lZVJtxsfatbx2S4w101ennCG1VuPsfhsc+OEzyi8AbEL04cQDMcMnNewuGHYwjTPiFaSM
rxZmHzzO9al7DAKoMk5VhS1WSUCtLf6W2gGihfGf7ojdGexGSf79uChINhMKfMppNymXOCC7bD8/
GCmr1oNt96dfYOsLeMD10FTtC3UXBr15ehHnQbWeQana3rAv265VgsnPWKxmJCj7FG6j7f5LK7LW
5DXZEVSGtvsc4HymPr4qYKkUH8EUmZrkFpYMPHDdL/n4fiNMyk/cC+JgGUOQ5dvsJhGfxkrDQ5VA
kffHP8w2epFBNAmR07G15Hr6ufUPql+eNaKrEDfmquymU5HvyexZESVF9N/eRtdBVmvKSMqMZUvT
58fT1sN7JHPwN9iZLMRDp3KKw/5vc+CJO8pqomYl5KooGpBfccKCjrnM18NZ5tQX/uOI/rnr09Qi
9aQ7bLvf/j6r9MEjQXN9US8yMKTKoYq2aos6TqtvPdB3+SC886yxy57Oe/zyaIT9sL65R6QTpsTD
uIdrWli2Pxlff71zrhOLc/jSqGd9MMvBK/MYbxIl0fVvQC068uyYMyBIG2E8D/DnwhKvkt1TfFVZ
T+ERuRADP1c/22y4dGjp+X+Bb9782d0Qf9bc91vQn9iMoqWalgIW16lfg9s04YXxkI/N9O/kRuq+
arOHKDfQS+ikmVz0KnVwu0ZcmVsbnAo0nhZ4ANcHqJhEWI2QSimU4i+/hfaq0AbVoCOgLTlEwL3S
ErIaJKUQl13RnvwyT1cljFSV2q/7gN5cfIfGFm3TeQJUInCfD2Al+c/Jq2AGiFdDo117hcGd855i
zuLIRlYN9+3V6FWFXqjfDXcJZrjm7H/GggW0z2hJfj0BrmmVUwUG+kODruuKSXTsbQevJgRL3sCE
qdfLYFzFrcdzHrhhhQS1b6ZUxsRfuxkPbosaSz2ogmbPZ4Wy9QYMVFs3tcCNNoiX+XZh5H/0QSXA
H4vI2WvKXSgYcqhlAUah8rw20/mHcbX9YCODqvqLoHI1iXwpFvZ3MkvKDowOHS337FMkylxD/Fqa
SXdhQTYJd4lJr1D457nzOq2INankv52gDxhF821oSGptHW0OMk3g0KXGq9f3SsIWK0QQIxca+Ov2
0uCxYJ2FWiqPxbQ4amOqwVh4ds/Q7M77gcGBCWOE9QNViH3xEir2x72iAOtb9jHpZXga11hyi5cJ
fNWVj3F9FLv4jeNwhnhx+QxZ7bWZwukOG7PY/ECHak3NzvfjlUpS2+9+H1LPVaRB4dVf3o2clPJg
hE+i/AgYKSMq5hZCTE8q5XoDEVgaKjvyLiVyrme1A2xjX6JYeHToLGfo+VUQfiHQWxOqziB11pqQ
PCoI5/dKZPCYmhoeiFuydCfg9H0yfUkF1LJ37TydwDhIPLN1uMFDiH1mDpJUMlgLEc4KZnqc2ZHb
Vpy5SbQJc23HK9CsgMH8RYNMxtRxAIbklDMNf2A42FA74I/CTwqn5AtLWgrufvsWrIZPZwKNglMQ
3AzVTGYRaostjwNYsIgjs9pwMMau/GYXVxVeE7LlEZKmL/cbd55/ZgsKh6X8hDZSVhZTgtmeONrw
USuCvHzO+irZ0K1QmUXtjtkVnB0t2haff5Np20b32jue9nqw5KQM0GtyqBtwqAHqZZcM1AIse/7j
kBV2Le44fYxeCcT+SheQ3JogDUK5b/CqaCBgl4sa8+xQILJcBz9xB4SACUBYvys8Y3UV6AzbK13B
u3QbOkSlaRRDszUAIKZdmD41VhPvTzVyvGmLmKQhSKeT+uwEgw9X+9cCB6A/8PKo/KNZ5UdYgr7X
KI0uj3meF9wSHt/Z36UWvD9Vj86N0aSTM05U6ZgiivTXYkuc2j6nho1mDKPHChpGXIaXIJ53RfgV
Pf23Iw14vkaZ0uGYLNqm0YZe65FGy5/JXsDTMTKy5Y+OxvcHD51JbUTc/zFFhGqJ0kltOezUZNE5
z6drrlDxWmSn9XH9J7uMiNCYCLi0MIJs8pP1xyjSPbRrWII2f+8xmL6IhkmFgwoYmXZiPIcP+gaT
PEVNc+3ptLU282w4opfkww6ft8j6NqZtQGyDwFhKGJVZ/KZ0oDS2rkXvHJBCgliuRkL3V3YszC13
iTl3JKJmWQamOgmfl3e8rWFOxmeBAF2bqGfk+0EZivIpoUP5XPd2lcW71nm/hAnxX2NPpwRYgf5F
MR13zDRz6/XfZLqdS8qhtaOrsUmMRIFvziXHeUSR54Ffotwin4N08hJWwZObWs5Ig/P8ffMo4MTR
sGBybe6m0ozoueVzLvWer8LbqVEq3NnLP0R52GrEv0uDChPl8db7kJ4sCBDhGOO06gTaMq3h60So
pFRXTnZoFAILvnjB7lAG6WHhNhg4q6ZBsf0nLyULn2mDc2sAEFR7h4DSlQf9iifwndOCUZsf7FG3
Wa4002y+HY34CNWg/1lDoeYQVDDQpnxeSrDuqWzIHv9gQPx9URfg51R/4HsZL/j0LoGQ92P5mbbk
0p49Wi5JqfAIqiWHSpZJw+4UlGHOgAKO7URp8e41ehl0zX2WK5/RhYr2GQyCohEnFBZTmJJaUqq4
cuZLePoOLqqeTHe8d4kuPBvBSytGzAlK+zw+CYr3KSLXvZWfGppCkWAZTLquCTKaa3qDDNkyEKRB
uqWahbf5pN5pKJoqgQ+6zh6MuDF2HYyh7aAX/KL60mDWfOSGuS9rYpActYvtHEDO4s9ekBNuqhSD
/GJX7Tx4mfFlrULzeuW6QT3+sD9KAT5UPpL0tvQC+hjkFYtiYYKdz7k8+au0n2KdCpNnfVlz0/S+
scqpZfYIK6AoXwZjD91wJh/weTLbe9Jx+4HLsgCtQq73JgUrAU/sJkb3zg+bFJvSu7QagKJsiKJl
6fCT4D/4PQfuJOhXAr39S6jRT6o2w2WGwq0ZUQ7b0l311x30ISTJ0/HwLkTD/kimn93Zk6dxhL9+
Vwf58BfrcQXMrGp1TqQ1YgGjvbWJD9iNFrzKhIVZ0/8sLMKHBYwsT3H4+2L2BlWIVBAITwkBhzNy
4mzOPlIPHkHPi7A8b56TAwWTPjwCL0vftGT3Pb3EZ7ee/K3OWw0E82LT0vKX+2C8bts/9F8fnday
A3oTfXPiJyOIjO/ywV2VIPMU+VBMIlP+LoFb0CZn7WBKrVPMinJqK/Gi6p8kI1Xvln2h2JTMwZ/i
fL8OfNpA7JxwwGScxLKKIlIyMch888sKEvwUINuhueQ5V6hTw3k1HaptECfu1JGWuuclswMrLp5q
ZhrQhWN0qhLBFp9+ntoqUiDeiYM9bTmAWv12lm8BMuSKaXUilPexOfsq9oKCCtmm2cIAAk17Y5g4
G2mFewBaznBTB9ZEV5W6vlQ6j7Uyu398uss7iM/WD8QeU5y/Yohyj6AYT7rehZpR29ldPKwKQPaK
u24beyfAEFPGxiTcP7OSWQue+oeCwnZp0EMU7jjxOwx+NNqWUV3fpIAS2fKuBwVZLXT+shqpfZAB
xMpqVbN4DPCbX2Sx2XRCPbOTB4ySz1moJvjAuFJNfY+mhziJpyE2MMnSu2t3AqcyVzFxb7HBm5ll
u+JGrJ3ivewkzMw1B3wDqny0rDDo3+iZEXJ5zYJTHU6o41GZ04ynIOrbgcG9qOOsxgZBdJnekbkX
rc28ZSpOUEy0P0H1XsdvJdPfHA4o9qDUZ/P6s1fvzmmrrWVuwmbYsRVXyJAQEdSpZSy61U3V1f5q
IrtPzyK0eC9uiKM7d4KSCTbe67lrL2u20aavHd/oI3Ri7Lsovrvl83kFlAqM54UbGGBrE+4DJ6Au
T/MdgzvU4LbNhVha7GWSdkACz5JiAQPpwEG5PZLYvIXAcuKIhey9eE5/GBip0u7n5p8K3+Nq5SKb
TSAyE52cBDxxMYHsVqxSZ3E0TZJClf1C47U7eDqiS2MlQKC2czTk7LKO8cyVGpJQynLVGU8H4ch+
oMXMK0fK7gUryuWMGZSbK0qhb1adb8h87IjuCtfbIZTQTpHHSAcs8HcI+xzMUZ+oFtxShgV4J0aD
kjfJk5LqC0pjzaA4YmYhui1KwG0fWPR+xQFOaomGUCBqctJj83G4AF6sKWSMea4twPrp+jVS2WWz
ac2OTNqjfqkqI6l0FQZ3T9OQHsXPBMALlxSwexVATn0dxCdFtTKvECZRrakMED75Oe8jVNC6iOWd
jLYs6wn2ix4GnPf5iAjibv1AgrmGuZ78bBuelQg6KtbQ5iXKirfS82JkFUhYVNgl7qanfA6k+Czh
1YCDb2me9PpQhomD1owx/Qw6K3m6oAkAs8NhVUFyaF9c+Bz8bi+0aVdJ3TE5c7K8GXpXBQpsKz/H
VvEQGVqxD7X+luobQhlaisYX7NR/zoeg5GW5FpnG8Nml6zIiX9VrRExHaj7Q5/+2n3fbyXMuWHbS
46h0HOcbh5YrfvIIRDmh+cUnfQedG1axUXByJQHuexuAy13qjPqW4blmkCujbapD+IhmabpmA7pN
1SYfE4Y/sR0prqUv7M5lCHCCo0R4IzLelav0Dp3ASehbzrqgL4ocbzsXN5XPvVwzLP8+yRGCyYoR
Efwc5wx0o14hy5tTWeOylZfp9GHh06fLZDzNHHtGH0hkuzeTfAH+3i8w0m5rC8dO5ujLDJnsjY6/
aQca2t56O+Dc6AHMDLwVF5wzDMeenQFjGhGjDZtIGEEHZ9U0CJx2Dq3kFe40+YWJ2nO9bYADuGFL
9br85trSBn+fR5OkYDBCGz/PZJ1+rWPIBO/TW5PnwGugdbOOGKcD2akUhUDFrayIhUR063NHgvZ+
1FGOXXnRQYIqBcIoaVyAZPXaCdixNOqKL7kCLm6uj0Ldo5bO3xDWC/aai+QIExdHdofbQqZ25hUZ
lvBvCSLDFTrq81GjDcbic5flaziW5ro5bte5FPG6JLAfZJF5aAzI9AuDvzaH/lhCI3ywDC+p45Ht
N11QR+NJ7s4Q6M4t285lMd/J3qvSZoFpjSw6VB4FTJVteK0kuaPISZn2UFyfC5XON4wjqyaYjWIn
HBELluy4EcLHcN8C5dXVPgDwHwD/fsc9WRR9il5L2BFSx1mlhvxVM+9THN0MOR8VlPGXF/WHY15q
TM7966nZqxXgR60ZOO/h4Ldyd1/LOWAYtgGfrSLck9jeOReVl6nSV3uHVY8lvX8m9rmy6LoR6Uc+
FobtJKbs5/BKL0Iw6CX+LZipiiXMq9GRV5ZwnY5INGlHiZy1ObrLRMJMf/2RwJRuKlZ9eQqNV+BM
OhKpTRz0E/iu+ic7N3ueCn6oDU7g+y8Nc+395LaOrCnoqI7PzmeNo0oDMYHD9ngJsEjgI2EeRWKC
+06YfRTnXkrmA0/mvGd2xDj/ZcccUuDoyV6jZ+jWMabMxyBex+u+QlvbY8dgKzGuAPz8vTx/T/zz
3d93LAwp+4ZWB6Ixg63u7knUNE6zfvNAklkmTpr6fVL/PV4QebqEyGs7uzst0/1+KfIegzLAw57V
zKnfGKfeMShqskcvpDq4wILooFdK/sm6Oi7XefKPLJu+/WqL+71z/ROvfS8WDCKCYAbjRAr7N7lx
ji9U4ZZkKnuiIhcthM2b/rIYyRDieRmC5vgjRMP1HTNiCM3/CjX5vzZOHXsJZqUOlmFILIV7Jb4x
bqRiY7iSUmuN+TwWi3K9jAO/STqhEt4HL8m25ydoCAQZVi6fK+Qy9DQyn3BLkFiaKPZwClDcGc59
mkVpIz56u902wHr8xM377ez29D3B/XpUEdA/s4wWphQiDHPH2L05mjHTl4mEVIyv9C4OnWiofRNM
EZE8hlauuApMGnR2Tq88tqs3aklOf4+pRTw7x+Ey3VSjRY5jdZpA4OegcTMD1PsOC8u9MSE/3gO0
oBADqypVba3QY94X71/l+dOhZgHXEhr1VFo88cesEedGNTu/2uCqSvH/R0vo30cGHG0SKfdaQywN
bzidQkQp2v7CzDqlnY15GrHt53GYLP7TizT2lzLQnhbfkDsy7XOEwf0G2lEhyHFvkzGIjfrlnqQT
vQxdUI7OzsBXKCwJHNw6pbb8wVD4A5bQ7fBCd1VXonIESwkI4w3kh9J1VpiAXHgJ2QyQinu7FUCk
jzbNdBdJ3xzEvwKItUUXyw0zcph/3sYn6/Rsy9VXTSppHSw1bjgG8L58q27tX/zYFYQXJnQZEutZ
/bzozyGdQqgOrmY60PFXpXDek86GCPZafstC0h07Ljdo8qZd5D57nvTEzkyEZ6O39J2ux3273Yfu
dINtuMRB/Y6L5V3moscxxaIc6SOQCAtw7GalF8F4TMkDZQP0CRsUm7NeBnNPNVJ5W9zIb3hdKokn
cCbIgII0aQjokBSExhpiuYgEtdZrZVkqHG2YHgy12njX3gLpAXi8YWzizfrL0FOGXg0mw0m72JLF
dLGv/kglyjrdrYGMINT3x/TRj3Yx6m65iQy2VFh2Ev+YG5VuVnjkiUZqe2ROWTPcKJ9aHa9ZMoU4
wOJ+t8cpud9osrYPk2gJPEA4Ue0yG+HmYNvA6l8B+Mn/nQx1MQB1lud06GxnW8k8jgnKWQHBj+oT
YM8zE0S72pWBH3ca7UfFTuDBIb1BG2N24JyVGjuvt/WYSxm8yw+OS2v3Zit4zzLCHxVEG3gDNPTX
p8JI7nort4apZSQV73n2zcm46q5XzPuEjlqm+ingVcuEr1G9fZKwO4N1j4rNf4W+gkfojvejlKwa
Tjxymbfkw/iYM7aCrgXEF9qdpOjFrGxjACGBWGqTVgGBoSyqmC9Ch3fYjYC8nj2otbCu2+bRCcG5
/FAd11eOFmNBalF5jpyeov02gz+H+2O/igi6QtuULR7PTlSH39M5JY3Bp/m6ucMioEVnvq0JppHE
H7Ur2rORrJd/DbKOCHArvOFhsJRGhEGdG+Ul35jbs8F9I2TPQx/aCj6851UnyjRw9VJwDtRScoQ/
2bhjAsRAdI3TfWXubnQJpeFsD+UE2P4JPdtv8tNLxW7aMV/KyNxvjug2Mudt61T3TAIaoUr9goPx
MqMJngLZCC9E5RgNWzSKZ54I3sE04eDOQmbJseqlitxO3HDEEu0l5bKLt+zYGLhA8p4Wp5S2WxVQ
6VxMDAbjgMrmPxHt04ICyU6OxMnFtOD7smLTapi3zfeludl4z+AUu9q55Q6MFdhFfKyVFbcsWXOG
jvqMBDszEFA0HgAMMmNohnWj/h3FlVqEPU725RvKUSKoNmVv1XAqmbSkFgwLN3R17UFJe6fykVgz
qhNs6mlAsxsy4hnV9I6EtgCGENf4bMW/RVcIqL6Q9ldj9u5fh8+8uTXd4zJdnjHfGXFX9flsswQ+
ydRdZT+ozBGANrjt9/j27hNSp0z/nEdHJ+QsdmKjGPqf+Iggkft5wwjx9W5jPFiDMD/nahtxoJme
r1bvZ5tT2xwwpoV9VRmfT+jQjk8QRPvId7e7o5ceD3srL4ZRPStxYhk+fuENgAKo8+b102VXLp0u
6zgsaZaX9GsDdrY7lBWRw/tbt5HZn+DJRzhWuUzLOErphI13IYZY1tpBpaO7WDB5AhY99amu3fc2
DsWBwOCHOPuy6Ppuaz8YPwKW+rU6tU0rZyI+f8dvG2u7fdFHM758O9Eks6t5dCPnc79p276wAWb1
Qk8P6jqs13rNgi4tzBuJHbCNt1XLbt+cG6v6Uq5h+W+ry0Eh79Pb6OQhD0np+Q0XYjiJYwe1/5RU
o8q/gyNvyfwRLHlz0jAIk9GjtGMqNHTsWT01awDR8GbR012U6BFd+w9Dd4ww7zv5fAkS7HQFhUuI
heiGq+d6xunvlpU/L0k/OHlzxOK05HXGE3evUrbJ6Iexolt4dUPK4fv1PGKWBHzU+e+H9gzYYAtw
J0w6MbPNrz8NPSE6QQRjUY+On6UikQeYcX0phjGP2pVbKrywRh6WZv8i5iHSCnmmzMFOeDCKXS3r
x1hDpps8fRtpqwaoIAGrcBdDL/crmgtX81BDnTEot0V3OW5JHwnLd6FRDuDaONdReiiCS/Plq9DI
9P0V1OHYHFkw11Kh9qJ4wx4Yi3nTEEhzE6uqWR6Ee3tbQdrsUAVH0bZOIvn1jCNDuL1uxzo2uvH0
z4orrPCEKY5fyOlUZHtAC8xUvNuwgyYoZ2aSDFR2HzM4zXTHjORw5mHSE90LwMUpQLVjJLfbsgvu
f54RV9bk/6csbkqK8qfLTBcKJu++6SSfmSMg55CprkEmTJ9oJnWuhPi2EyL45jKIvrxF6oSb5WNS
u3rbYsUeHncU1qfKwTiODcPI5Br6b/owUwG17P1o26fCEPYc0YCK15hChmC3/ZW2jSGssUzbFw0D
HFA+vDVgoXBR4l9V6R2cLILAnEabci1eHMExAEJdJxvhLcy+5YPEbI4W4trs7E5LaoIDcq3QteA1
o4XGGoGicPHP6iPnFoerPdH2h4DxUSwZHzotWrQF9ZXkn/y0Fzrtks5QEIFWlSrCp/1pVvtXAyhh
t7wYzru+8pArDQ+BFvLtRKy+rQBtfD0YQCBRnRLPAzRjRpEO9d3/7qpNwfCQ/3ENu83Rd+erv+Bw
U+bYpjlbkaAslgfoJfEbmfOVzts67qm9/W7UI6Po8wX0O5xkjta3n9QnOtW4/wlnMGJk4mpBSQtt
Y3a7vB86a4chXUedqbzDGIxDJdY+36J/4nFkRrVK8G245PHK7ixTfayTeUsifvWnTtNkGpJsXa/M
6VhmWLbOPOPoIhiPIBTSIWSg7Smd/hzz9Rxhk0OI9691+It4zrApdZ1JWC0FR7AHkc4TDQ82w3vW
j43tEm40ij1Y/yGcCB8d25s/JVBsOfMCJcb6GjaacgwgyJUrU8sA796qEZvpJVSzI6f1o9CJTUTB
I7oXwtkKYDkp7IGu7xghAMAuj1XufpSrE42tffed3leTOrmtxyMLTkFLTh1qrab8jFXrAHNt8UXP
QdXyVu4df+AEEWVHwBXZqNQuyrj62mDPCvFGwp+IM1ULZdeTJ/AmpHZy4jHrmT6iTkA/zq3ZZR/o
VUx+OHioh6MQYXzxhaCH/coDNZeYLSifYIhCzud+EWPHJP4m55BOOr4sFWqrBT1dwbIGTEAWkdbw
loA62Y5di75yN0jYKzPqhQruPldcYEIi8HLi8KRNMxAkZOpIEShtKiAg4UKr89CqYwOeIgI5KogM
3ilH74XROrlqOorhVgvC90GaAZ8bH9gaJ4CVm8WqtoH5JavFibvQG7k0fBKVbMxW1EboPG4qUKfs
soD/ZC3MKkmeaz+zsPJSxQy1CTR2pmAd5jcxo/A3NZFcJjp+c7zptDd6SYDKsrLgj/wEjHPMu7rf
CwjCIlXWen3NtMOb3bGGMuCW+t6jJ+/ZhsTOWOyeOHj4uK99sXFMFP2o2GHGSaUoZYMHShYjcwUk
Ki0WkeN5MzO7bUUIKEcIP4GjwNXjOJM35ro3s/9snBlmMpYkyj5MKrAq6aD1lu3wfZR6PhOeKVn5
XQlZD3FE6Xso0a+enStga0JMoM7dHVtzxsTwF0F68JTYG4zt4G8GYRuZEGaCSJdx7hLtMbQqSTpB
XU68h+nrQ/88OlnQlDJ8MIfDHTuXGHxdAEGA5CcsbCLgZYMGPNMm0o5h9bQMlCP5MVpulJdwa2wX
cNiZNd4De2qmvYdOb5f6CEAA19cZwcSHPn9eIChGE0GSCpLqtTRzXQ29yW/TPvQHrCQDUAlwrbHy
q7uNel9e96SthjHKG9zbMthUU5jkfaxk89HzjkoauAraMnmfjz5nzwQLN2iNLWR35vNmtk/0SrUb
eTZihUBUP7v1uNtGAeEgDk8WOyH/7Ar/uHUnQyjWXcUSgC84BOerx0svZdn8Bpxu+eUpaR+x4S2M
oIWSGm39Wwj84F2Me9cXn+nw9MgvOsnFhbhnmO5sFS1gv5+WTv8P1fjYOZTIbWQotQ8l4+7oFW/C
Avff00b0AQa856XBhmWXxKi27bCDsl5p6mdOv4sGYCnxFcygFeq2y6onPnYLd3/hnvFrThYqgHvG
3wzMQLrvZOMiyRylhopQiVSytInYX1ppd4tCxP2AR6Heaq2g+ZuCcIXcFAW/AxFA90F7SlmAE0j4
R7ruDMH3REucmN3cm1QTggWNLffOvoWnQTrAcdcVHZBc9OrGzen5ScHgvk2eoJg6SeLMO3KABnLX
1Cs34qgqjGbVbBAbBRvEJPOxOSg972rnYjwuk09HSaMamFXZUEiq5Yt+2WAkV28MnLqpCK063FwZ
Kjh+erK+Cn9u9cBvAIHMJFCx0UqKsRr68qYxbjHNdFaZPe5u4AOtWB7OI2TpwUu6Sa3bptm2Gbgv
FAvywIUXlythBzOKjdz2D6KIc2X7gPPnxv5mDelK0K3grVtzLHJJ8OxFlwRPWOocyaeM/F5SGYYd
3tv8g8z6KnUUCZ5SFXGSYmyxKOnM9RJXNNv4hCHSr9HXb2lYqc0cjtlJO5Uk4tSQpVVDlq//cQSu
8LxvEJAW6hPMS0+0luuilq8OkLku1JjMSCX1OZlUy7h938b04dP/iRQDamifh2BRRkdcyy4kWtjK
Q718znlaoN199be6AO32J2nG4Qo8pueFBgzttkGsiJ5NYpD0OMfPr8gJR9X94QbtSm2l8jNhib9h
GVawrY9TxxU3Qsaf+QLw4lM4kTzzHk6s0bnfh5ujjiaFY3nMosI5UwB2yRPyfmwGyhOLI1pipBQ6
6paN6ZomGj/YIVcupaqPn0pOJkgFVl4AhIxbMKPDIwpPnwioS9XA/VMjcw2ANKvA4DTUBFyUXavl
D/ecjQPnJPavV+RC/+RCgH+4Leumqvk997c5jz7TUa7Gug2y/HBg2peWHL/tbDS+QDlAhITANY0e
BNQWGr5V0xQ+q3l10aQ9sWZUhF8As6AWoP2Na57/5QvnQMpSOA7oFwWKSwncZfuLvn6JTdqRfy7g
s8LVepfPmABkHolUh4Q7QbtGQ6WQLcDAHCpwVP0g5XMWek7U0S4ramTWmQYniJ58y+FoAmxoCPSa
NzUE00ka0kBuvKSC8mGULrKy3Xq4um/DvoulPAZFSLnPTxs78GFKSTjMTayyDQVQYgacKlKnjw4J
QavkEvne1Neo+vn0Nh3Ayde9DV7l9RWYnCLoe6GPLIS+S5pFcTy80pse3cCNxLm5mnZMqDfScTz8
j5MerWutCdKfEF+LWJ725Y8531/+X/BNHAPnLNZ2I9RiZGdtxSGwiKfzkCeycAINTyarQYTkNS8A
/Wu2iFICvoNQrhDxTFzuonantngM1pqmltBMcxm/wLNm8gEDKeFQSbx9FndeQSNILDlO/bQvhERk
ItHGI93fY8BA+juhEX7mkzzhu39HrgV/WthAM4FIrSLHxjKmu1lA9H7PXb3jHbFFzIWVIoLAVQf+
4dyLmiJ04ShKqQtsEawgwo5jIu5LfadukLt5n1hGBcSJ4dBEGODaMB3fCgV7Ky5ow6cYd9elQQN5
QcUs8Sq1fmjFH3ND7PeqpkfghZypaIofYG1+KSzarPHwj9rpsG7+11ckxjfA1TCwdtXDyCMD3f47
NmEFeKPjksQ17MGUzl6Qjh4LpQkSa3CtKkIc8YcdEcuo8jc3p0w58y3zqaN9XMPQ2x8HqMpOSujk
GUX+tU8d6Rov+O1/wYR70W/ER9wxnQnvG5fwlzslJr0wb972IdaFEzGYYtxPfetmJOpPjxrKm8xi
c4q3n6q9VL7ZUXr7FzpxwQs9KMmqn6TuTuOjI4mAEE4zjP2Ha10LdkJPmeT3hbX792q6qXKQOlkf
YOxmObCDTNagpjsEPUc6Xd6Iv9flS9ky3wwaRT/o6hftWi2p+E82SzFp6DaqmgAf0/c/EwGoSAeP
6UyuW7p0ctqdNuDBBTk7It3VQE9Nj/8jmmTCCf/Nq9DPN0jAmbzTrwXC/LkFqGLURrym9FytSXlW
sUiZ2dmJ9qLfJj+yWHBEiZJtcape2/zPp9C4pB1ChUBXz5C5Jxf2bcqXEyQdmJOfRyVabJWen1MZ
zrS7DKNrwJVSw0iHGIUCi4ObTsbuh/dfVh+ztVZbffaMN5QhmjhIqLnHiDArCCeH9uSvNJh2LnOt
MSJNZXeVYVxLX0S0LBC4xrwBvYnoftQFw13l6l996Oz+ZfiaIcndlCEqMuCv8VPHcbJ0MEuPnw5T
vz9k8n+TX4ediirMgAmdKwaI45cQDKhflYZJMgdVpay/Tw40LOJCM+KxiGTAJ60PKhZzxCePsYra
o1Bxo2/6MDBVo4mihLGr68dRMfLKXgBX/qDa04oRsGA+Dr0A/i+p0qWhuaXxNOMgUfxD3VO+bYQR
46PC6Fs8XK+hEmcn4NtIgTCC2hla+LMt0/DHJNgFtU7yj1R1NZ84pZOoi01qnQXRM1IbZtRW+XmM
E1H2us/asq34RDtjA6yFg4wz+72JmD0GbQndzPSZltVwzIci+KIfAUsY5sfkJ1BHYACodbSzQ09U
Tyw9OwCxVMRksOpx2qCgd86iakCXhCQWHBwILB/BL6eGRIeGVmAFVOhwDBvyoSw+WE3Oo/DHsfhU
oOqScTpBHTypc5TxGERx8DqnX8Ep+h3PyYJZohrBJ4TDYJ6BizC41PvfPaMPMQ09fqDiwHzdAt/h
gdmFdYLhKGq67nTCDPS9ztZ7Dvx0mCcMFH+9d83phCqtLH7a5A8Rj5UEm5PVSZJZz9GBlHaZQKi6
YjY5TyGR4ehKEG8ElyqcBs38p0wUW2bCktjN0p39s2YbQhX52rR+Eggpjlm6qc2JUwnc3RU9GL+7
p97Y0jlbBxX0Ifgvns9igplCKSFcDkej7LCHPRsy4zi6fagXp8hURlt7085wuk9QUZQpwxeajBxY
L98MJRPEWxuIJhdU0WQD7hErZ5MFfg0599EA97G71DvA2Vu/RpfLU+sZm7GW3aJuGnzbZFOm8eAT
HaA4B5/Uitsm+X1ZzQ0vzTZEgGquOQD1LJXmcamIhE0xXRFFtNG9Q7L+rQTLRB61BtrmcfqrXR63
3/4Cfx0E7ZsDA1FsMeEbMCyw6LO529tlAbVZ493iYpgUuTguL9PPR2Z4ivMmXrEI2DxQftnbBlZj
Yuc5UrBHohzWZ24+UaF5a09Dk8K0tdnGiUH92sOAvEzlUXufpWm0QLpVxja1zkZodlO25pfjpRRH
FGXut6+z29a7BWT/HVWaoB+HqaARAyWuoY1AqxQqBcdmtBjiogx9TPc0mSMIbgd5mlywRXstE0cp
QUhjW1co8w3lpjfd6ansXuopM5HAt3SWLmIVI6mjuOp6lSUiosGPjgrOIknmLvGJY7Kw4yqazyTS
JHx1JxnjHdU2mVaQ97bdGnk9FRmpB1jr05qCAJ/ns5hXwGiqju+3yjOtk44+l9AbUPVQESNpt8+N
S/IsHZMVFUgocBITuHg0rU49UpPoX45OPZEaIO9FhstUv5ThhgsKs0DlA2JlmnChQm7V1jWLms7K
I/wVabUtSq5fJ/VYhYKIZzlvjz1ZORguMotPtgZ7X991xki1lySmYvwKqbQxOh9zlI6b1xRRPfuN
bX+WNetfQzBRUEIbvER4cZ74gmVeWmKlve/zSa5OmImMR1E7RYXHh4eKpwg/YPIh1+73KrCMV82e
RYvuMw4F9d8MNw+o2etuilCTNvLmdBZuFdXHlJS5fWNFSKkd+GA3W5Dz6Ce8/LPmaDo11J2kL5V9
ko9ds63esyxnjCOHXu032/BYFdVjIZ8IsWumGfeFBa+AaS/5XDohw5+BKKcBZ1+thqAWw9Y+cGUR
PrIgupju+nDl9ptVMUOl3PlLvoqSFzPs1i8hYXcemiIdw477gSHnbnzoDB2ZaShRN4UmJszasd/P
VEyyL0ookXwvaGmOtPIpTv7Fm9w0eMY6fUM9/OSh1eVW+4KLSHtOW7PikciMbEABDigNbrJIEGFj
2/KGERuyeGv6+Ej0/5rwU7VQxeT1+6MS8w6GgEr/6EN2IZEoPWJN21ke9rQXwND1O5CF4QJtjtYc
2jyIhuV27qexWyxaRjLtas/dlvfQeKOB0lLSlV4IfLg/LgO1jUg1n5qK7lch5jWMlbX51V845aKB
ZzZjcHsHu/Rk5K/c43+Dx85SmFE09VXdgexGy3H7fF6ztOiG85LOD5JprorQ6VhGc7Rku2mCSscu
cafz5h7jSTj9QZ1WnjfMbvsFe66ITfxNgoA+/XNMLN/fcFBzq537sEACWADWwb5BGXDxWCc283n4
73Qk4ncqyzdmtXf7N4GxkeKBBjv9qH6/fo9J7054IGa+EwQdpRuY50yqtAJSjACdBsUmcWG8DELA
A21ZhVorJRAJ0LopYPn5gDec2zpdLjDYaJMuNLtTuhwNtMcII4rkbF2GOrI5z0exwsgAskXYSu8K
SFSKMRS0uoszS27eI6we/UGYSWpxGdnwZY3CNq5K4OhHSGcPeWvXnxipVJPQw0vWJPVPu8MpSORZ
cPvJFDrH6YKpmRJp/twtyDT5KeQpf3tjw6rUmbpe6I3XHrzyAmwaHSnhr1jw/vFvjMOwU3VsRprw
O7Isf4iel8oGc7bZoc6VqhKMxVx5+hjv8AYtObaJPx1d6zie1jYjI+bsc7q+l+Bn2mm18HjPnPET
X5khADPTwJn01Gonh/EUTzFc5t2UwHFkt7C7w2OHliV4TdUdf0X06hpzflKhTz08DZmETYVODLwH
/exwliheW54779GWXmcIqg/GACnArOIXWUuq0GKO6T8TaZvcFz8VYxNXhHLGoF8lz258q977XkP8
sbUSnphJov1+aFAsultDjJ24YxmXMBTtr+0rOh6D4Qu2NcMIDQU/pUt9blquNJqxR1Qmwmf/ge7v
8ltBynHhsasScTPcF88XGuuJjFHf/N/78+tlEx/6iZKKT7hn56XHkMN8o60ZtTN/rkHYx1mGB6PC
mzdwsaxKsEKRDEIPJktn/DJIw0rCizmEaxGZMwJNFK6GEDfc4z1hBdWFmHNBPidOzdDb6nfWA0n0
+NwdMJ1ObNM49GKW2peZDAjbFK1Ti7bI0Ba+aPop67xLdhqZ5HLSNLuMENOLJ6N1qPCuvl5B+qjC
PvG6ajqqBF290UqdVstpvFUy3UilUyLMH1uIOAJ669eI3XqjD2U91DObLyhLXqzjUuCXuE3n/BbS
BdZLkaQVZOwjn6aTv097Sedt36CGLkAwZYnf+5W9G1ZdTNdCoKbOCKNAveJoO9To4pFsSf1oytr0
WHcMkr9D5Dsr6HpTkLswliZXo8RQxxH7mGkHCADFc3Fl51BzMzL6XoH3vki8yp2qD3ZUotILcO84
89qvRdnSwQX8ioTmChAadtyLHOhqqXAj5FQy+XZoBmdqmFoylAYE+nr2PRsPnAlOXExgWAqMGQiu
BHL555jplj+EVXluJDz9TQX+l68oAo05r95lVxdfSkljASkWftRGhk63sNskweyN9SIVzfC2dIOg
M0CzEalOjCuOw9qT+g5/CPDi3Y1w8qtyfwdctahU7t4kZCcN09Vts841ml+c8bW0DECJ1eHeNPQw
tsAtLy3TgcnQj8EeLFQNkByBIiFR1NUbeIQyVT8H67EorN8etfYTcPebv0CtJ7HJPuvZ8fBIWn6H
rfWZabFYaJmzc9Q+pwkMEDJEFSQHyg4qkvYpATk6vtQve6DC4B46PKLyjVaBTvy+gTK1mCsZgXGJ
Usp0jF3d4+MrMqyiXIBFBVnCmcnKKydK12xjGOCKsyFKuoV/TRSyLW6UM0OaSh/BpgZcG28NXOnu
mqtDSKOUHaE0jXmTkBz4lXQUzAEPJ8gVwFARvumcLCT63H2PVJewY7VKqdY1KN/DNFIPeF6Bo73E
PfNVuLhM1DlVPJuzKmLHLfQwq27d2E99yJLr2P/Od44x3BIf6W4dLkctTV1b8Bwqo7mjRbbJ13wz
MmmgFiVFJQvVENioJGGmCFSp6omL4pYBjtVPOpJRbi5T7HQyT1IWurS2NyRhj/vRj1tN/m0vnRGw
cHtsEkAS9mwPhCHcsRbE5lcdDec/2ZWhIFk1u114b7PEgkdnpNoUdo7hiYVZQM4oZafalOw/6r+Z
rdvo9NCScPS9pnC5+vjXkJVNRA6pIU+VWAnhOlM1FplfFqPywAEA9OWsr5lBfZE9s/SUPrPyLKCf
DmzdfEPDmqGY/Kzw2fFvPGIq6dN3S2BAZyuodOY3UlRgM1Ut18GzQI5Sb8+dHVyJFoVPMAHIIMHT
awuLsmksbjw+tT+IZ3laIQQCXs98qQusLbXWP6k2uA18EUBhmvQuK5G5E/JnOMoKjx3wNUol5F3T
BeBAwg97tLkd+BClx8A3+vEEQuEFteI2CKOQxhr8mWgpuba6+lBbkXlEvXAsXfStKee88jUIyTdD
UWQpxjNyAWQzDhKBIdBfOxEfFaOG7B9oWdQI07o/rL4i5hP1N6WB9LhlmVQ/R9bnypj8U6YKalhS
/0rbBVeIPj22kpRhbltOFi37ZAnRnmxxpQ1Ov7fjyartJfIyaEQ+Iq+vxBQVhOOjhL708hw/B/QL
QaYHSbMReBmAd85z11qAGnXsYKs4KmUaDo0t6NE4S149Kwq2hXS8ah3htlG3ojroacuRGaOyD9+C
Bg2eQoDds1mL4zs1AuDQGFSyHoYVkmuH2MDmWEdQ6wyw3ph4oprzLH0S2DcHVWmyonWTQSMJBGTL
5ChdsaR0uEiKDXKpPMWEft1BSD77UI7eORHJ99cPyAoxk5jSN6Q2+Y7bCXR7D/wthTMQ/L8zYSqX
YaWsrzVbcQx/7wcmYkOpxoO9IBK7Du4u9o+vGzdEOotYlv8boGVFR2GXFUc2WKFFMlpymZm1Bq1s
XxQAhAuIr/zbaFvksmQ9f+3XAzZGo3LsN+r6DmOWs8UPr02q6jaoKLd6LsoCVSf8m4NgotJNds6g
KUhZGGoM4jcGXwZdGbrPzSNID4I/JVeFqfCMTS+eQCm908x69iIeng8/VFSdflq++e+fKX9xdHMq
4/vNnhBv7TIn5veUJqlDnaMd0WibWYcEhZnlik5GdljJl5D2zCV7QB010JYygoM+UFaHpRrtBubs
c0YZZoehK7JX/eb/VxfzoYfjKhWPuIdooaN3F4WK2tBRgIFb/ChvnCJeodRUuEOPkZf9cPGIX7Fr
UVfUm5bGn4FoLfvgkXLcDlJumEFG47nfD+Lw/ndKFo5PzNoiw6BCdt+xn3+f4udxDI+4MMspv45b
qfPTgISOK3ccAnSzYK+7lOzkCEP7Cu54y8pQOsyL24sW1EXh5/P7HHEqQek4VlrxupJY8RsZQfjH
6pT+p5pASAeVVqIsgTfKr0VBHI5yIlpb1Y6+XhRkNqGkDZn5Hn7/lXWM4LKBfhCHeoBzDSIzDX+g
lDMBQ21udg6rdNbEYB9GdA5cWLO5MPlIK/hVC5LErz6+Gx37oBOqM9siQO3FUmpNy/e7ZLNplX9p
JA/cJeZ21Bj+eQlWrQ5O7QQ3qAv3ungCma/ARGB+i8g9pmSoskk8T0DvA772ds594Wcp1RVo7wLt
9Gvv8QbJ7Mn9s0p2orX/Z5uRP00+nfGBOd+E/rVxg2ZHPwVAJzNvoPTDnZ3VCWqI9jl2Z/3lhhxK
73GWMFNGsvY3VbZVFpjG1p4FXYRyaBroeJirjx6be+iHciiJSRnxCsldlcVxjRoiwsw81KqrUHJy
9lrhTCKv7jjlz9YVmPLnJdY9BpoPoqxettCMBN4sKPPLYwbh7fSn2g0OD1f8HyMu//1MLRdRM/BY
MmHPgqu6PdC7CI9PPNqbdrstKTDqBhsuHAk+kzJzUXS8U9538I6TwCUX99oatLkSjwCXu8smN2N0
sjwcz/E0UK4n7uczmEKi6uW/vLWyMBPgufdVA8+kXuGedGQP1USxlzbHlBH1+mQeiKsdaDGq+OFD
Pag0ylz0aFkfaCwB7fdrdViBqPmV/Qh/fF9LoqrH76pQ2JsuToOTfc/eBcSgrrBT4CG3MmqBQOyC
vCLLD4gQzwfEqBCRxQBUGZrHWdMREUYoLPZFR0Aczo/mB0SjTOySQ+aNEkHve6ue6g3tbTzYyWYS
AZzoHFms8s3anDv9NXRsAW4kijboUX27o/+fChwTqT5YjpTAC2+uxjtb0FugiFSDrLieSEidGCMu
b/k7XslZqTtTlgDMJqSlF4ZpI5wKt4Le24S3ooOhP7FXVYKnoaM82rrHbzmxC0U7A1G12bCm0cqq
useKCZW1QjyXpr4G5xURHTU3U3skzW7Jntx3IiY3XH7ApRR7DvEtGx7uoRrW2F/F6Y3RxbYxwHPR
LBbw3Y+3WFzPe5KGGV2xM6BNQ8FNUko60RbhJ7T37YZAKGUMV7mSOdOHmu1M2o7x1sfUG00blZuD
kyGVXc7Z3a9J6ZtydDanunEhtusvDrrIckktaPpNDdumYHxfEaox2D0AxpyS0TleFGK39ZyrsvmJ
MZYu5aYuKc3MCSNvvkL7aEPnn65YqQpAz9bvoBNbmuTS6HAnHPVhKlk5G+aHEx4UA3X0d5Ni3BLx
e12ouT0QQqs37T0++6pfl+fIN+6XP2f4tYaOPwHnHL9U1rOcXXEPJVT4I04WYlOyVKBRvMceNFSZ
udB6XDQUfncZAcoaglQ/PDevPFbnALiqsu7dFwZf60DBhbRUVATxHqW/hPrhEpyhBlezd+1hqAzQ
V/glHbQ5kqU5/6PscckXrS0q+lrKKd1sewhRy/2UJXoLd4Zw4PJ9MvcXTizzX9j82NS3pTbiFJrd
B1ue0pFMx9H0YMbAoRbFI/WlHLcOOrlasxKNeOJLjxYxdNCqQDKAKRCub+7VhigCCYT7eWLPEZn2
z66ELCOalauT/4Yylw0utabCeTMTjSoED9TR1qfyCSce3QpN1q6dCbEWzVRgD1bsgkIzy19U7TIY
O28DrnNksKgb2ofFr7hNeEfrK1zp/tkx6Rz1gYC0r4fFveCtvwGZzYbsKXSh20EGG9SJ1SDIIrH+
vXS0vvK8YPtLRW8isildx2o1on/AkfTnm7+QYMKyIDcnxOV3Qk5GnN9W3KDM+8UNfJO/7T9r/H/f
yvnn7lHfWWSh1hYRuIupOttNLr0k7V14DvxPo2EavtKOVlqUUnO0WtPz6wjpEQxq2jSIgjdkTSjA
bmtDpBpFXjNbeOIX2hJpkwYh/nLQTNeAjkFUewWUQC/mjeh4MxcGua4TDxTN7I/iDgv3UoPzuDMW
mgbn4I/8FZNc6O5InodR2fboSEAWJR1m06W4R7UDXgerm0mLekKZpmXdum3F96Jl0XcovZVVBd4H
uMGUUaHgNfjNmZCYUbFxxJcWO9nLBqq8PkkuApNPWgLCHN9LAk5VpDrOLOROkjgaoywsucNJWDMM
WMYoM4KpftSE5I3T4xFjwiT6niHgZP/FoCZPe1d9u+K0rQeUCbx9bxxe8kpl1fM7JufFPo6myjdh
ILo+HK9u3i0AVpsPK+CtZod03hc5xNVSwOnrY++yRyWgK2Wy+W2qJHZOmNx9orCaf9DOkNNN+JGk
B6qyY8hkmJGrZjpjayqcPZPaOrXCsy34lRZpg/KaKjpVE5Zxfyx72dhQLnRcnW2KrbWfpkL6lvsB
kHG7pNAKQrzhj3G62AENAoQ14O+QExqlOfVyGB7b+uu2T6I5wGYxgQBPjc8fVYcRYtm3VDmTY2LZ
57sUcgYyO4gWMJSMJGibe0IMPBkhCdSK2m9mZqPHqVfQIt6SP/kFhFaRXPqNhubGU4/vQGF92mKW
zTP+qlHBwNUMNcF7nQibGaFWYZMn5cOc5c3aWVD3b/JUNdquHjknXV+IYal1NNCOMU/Y3YFrNXeE
cStLasI7wZLv1CvSQxZnqZ33k/8irQN6Rx0+DRWGkZ1V0fTVo/NPNWQqq4u2aKjwa1WxAGRd6/JC
MXqrgg+FnFmVxhEGuZjF56pSu1G2YPi0lxSRwUmWt/1T1VmdRcgffaCAqn9Ym1H5BD2LQOhh/Bn2
ydIx+zEvNg366XO5JDzX1HUWSFa06CkASjRoay8etCTlVOYPfz9tuPr0tRTtL36rwbxwcJzI5j4W
fmkOLEflwaVcSuTKz3M4UYGi3WKCZ2nMDyyU5RriCJiRqhyQtN/mGjBKDEU40dxoDHWHiU9MEnxg
6DMIWgUm/hRddHNOBye9KC8x5e85iha3Mzh38dx1l0fJ81BTwGYG/mfzeYKzrFf5pr4cwBCtfjRQ
vUMRZoBMlIXPypvt9BDRIgLU9VXewCZP0r7NG0R9PhsaWSjyuTF/Kv3ybocFLsSBV7h8qE+6Efd9
g6oxYdt7NIpFKyiKDqn5widkZzgU9CRa4mhRHYrSwnMdq1b5aeMPJsB8LDl9tOI1OjcmYYw57KBa
am8a0aFf8qoteWe7wRobJ8oPcOo9W9dKBU+mKOgZfZ6dtXBiXOYKhfutzsYelraG9QXaKYEwLjYq
b66ojVbjf4T+yF8SGK2aPIOzCVh6vbYmeybHB8i7kHg10cyZ+8AFh5cscsIt57O2OMrQzXMLD/CA
upvCgXG71DsmxBFAzlgVW76+PJDoe/Oc6tASxlAVnLuu/FJ031uLWmpb8IhqsCknHsQyJSwjcdox
BzIZXtjsNr0+fIBGtFu2Y4+byweJXJqRvgM6YvQQYtNiqZDSuO6Gk3j6rq/OyEp7DlxX2ujzCJxh
h/udiPmbTyC2hlSoA5891opSa+ZvIlqE3gOPRhmNf4trPvO7QSJtbMUS/0EpPU1bfugKUSg51ehh
5I1hCiZjgRd12rltuUuQxa1AiMcYECxjx8kEk5hZPgj4/1fiFSd67ykljicN558uiQAwC8222N74
jQHUi3vNHmZ9QUyotIRlIB7GgHskv4+1SEI/ovvEOqJacT0udGIJxc9i5Fh+C1MouAbofWj4/LIM
7izE+Ww7LLOlc8PwGILe0MymBB2UEXG3g4UHQ2Q4p9wLhT/5NkADt1yFn6eAzbhwTz/DazuEbaJn
q9s16G4KqWBiO20cH7bfjGmoRCgUJMmZ4jpYnf7O4D3rnEB2DQEBk/vdh+E5BiJBwbqpMBO5fCSZ
UbKB8uyc9U2B4gX4KVoADT0LU8aBf6muKcKe+z0P0IUwDMueLCpV5TS0TwtuPQIaLZYszBWsdxZR
NCgCKGprpGqsMYf/DIsm4T1MVF2tJh5NlFcl6MJZs8qU07D3uDvub+gPDW7W8nE6+PT/+lMOCNf+
m+gpKcQCkU0JgrHPRWHeVfbDSvq75Ss8KqIXVOGKVNWhYheEb4eWWIfsrMPM5mDvH4Rvs3Pa4iKT
oEwHsGRpMIPzMtqkLEgoEZC7eYuw5zPdLmpFu0knACdQ5WIGsyRzucnm8XhA+Gs67dqppHZ46gkq
KB4wSnwkIBFX4O0kwHit5CFFS4nUfCLlUyW9ofzXjkKv3ggpUG1+CxxgXvlMzanKpRtoP2er09/g
eXT81+rOAKVIdUU+mTYb0ux/ZO/VzWh5S2WWRpacAp/PuH1tZAQ0u/r6yYWcupwyB7mV9XOjeEl0
yeSngeWtE199Y6dXv2G5XGfA+3crWozcV3EX2/kmLx7Zd5WnVmvTPF9i8sr27Q8dljkcFNqTJURc
kjQKJfHOT+HMFikWRot/6TV8GRrfZmUqg4az9hepxhWFiKwsFp05vLEPIfoz6oECGRfzrWdeYyIH
bCsvrxjlPATfWGnwqXXeBy9dj9pXQgbBqRyYiNy1OcLhdFEdMdsIx4bG5dY9BWGrpyz/UOyaI2lp
k7Js+hMtaTKAbrmTWm5J6GsntfVR7TNitUkMqfD/eZ7g7UzJuXqySkrESfT0evI0/WvpYr1qfALw
vbIlA95oRRI5b5y5U9sG0q1fPdpxARn8UhvLiTw7NVwh8dtQ4syaqfNO96I0qfHuCufQc9rzm07o
S++w5vtvfelmdY0eW50tft6J0fc/YMmG5LcrlfSju6oxJtr+h1pwBL7Ut5ufoZ9yAQRFn/ot+tok
Qn3lwMI/51lA7kyLzQjelG5catJkRn2KvWtzyCjF8hI7cMsJQXe1AOO8jMwF2lXjGRGTqOuXYRW7
u/YesZoc9Rzm/xCCE43kZ280AyxuwVJH0wEv0HF1nRxqEZMU4iyPBj0/DV5tgMXrcqTKs6N6+IFz
Jv2YZCXXzKLhqXNk6O26Gfamcn1TMQ0aAWtbiq1+NwqP1pLghYY4WYpbcsnn9rnU13yfZ9Ya1H4h
St2KX2BAIIAYHgReHG/6C2BfG6g7pwMBHcafJpMPNiFEaVY7f9xCVda51/NS0X1FPzfCWkmhGead
Y2YaEGaXNBaSr4nOUM68bblzjlnr92/eVw2b55ANK8fIuSYU4ayqSBJ7SeMY2C/5HF21rhVir8z+
IQlNXHQMslcbN6rq/rdLBggnGSa7ufuNFG/V4VbpLlVTlu8X0yjmEzJVwfUj/khkSNdRWouuCCXc
IZ+G5i0iQ5bx5WN+UUtLe9NuCPAPHK7/GHOPU3pIjdqaL7Nk/Xm/qwBte8FSQKgvVSbWuZm7kqcl
VwP29e5RQ4s3dZRSH8dLYKmxJ1CW71g1j8JWbNZIwdMYnkrEAWGHXmC+QaAgRWY9eRSg4WOgEPYZ
Ej7OO83bHYgWjEUmu6Kx634dZO0Is2dzX6tHsMGnNfDs9p4mxwETZSvyv/foys7qvRC9m0oCGTIZ
/PuSxZUqbiuTUPr4sFv0WOAw8zqLeOTWVCsAY0h+oDMLcKzUYk33RtGnYWd3zSbM8UOgBf5Tuvgw
+agS2zeyifYGyUqYJ3invoG68wOJzGZytx3gJA4CUuyYHkBC3ipSjyagxUr469RrQFgDgXNLtOll
d9hob+snVktWHpxCW8p9EI4vOaiFHD0IsxCu754ppBriQxUH+34WX2DpeOMaA7Z4JfodO4Kxhhrc
IWIeYBE8tOCvf9eUz2zZ+IOBhovB1KqfkBX8PlFpTogKu3A7Aj6AHqzvbA98a78L3KQGtllkuNtM
F0+OspXJF4/uXjlcn6DZKa7bTfREyXWS/Cu2nMUNcf8n0L4ZR7R6lK+BYbmzctxFUmNxJUDHtRmd
AU3PTZlJXIhhwzeOgteVsTTeF3XBmVKkIrSPx/6n//2OnIKBHNFYKDj/SmfMKfSsw6tAnEbjBST0
Op/8GN9TqiKMe1ccfS4MC46kNgIO/au0cnrIkhm9vuu603cMgpUHYrNLjUKnHSl56f5MV7M7V935
i1R6IENoGGDvX3LwXpNUPIFrRFR2Jx/HYuTLrMazhHKDJjlZahmYvrZcZ+ffeQmw8QttVzuPmrC6
bPH1qhahXUNHaXqysbVzx9u/dqrE8FxpcpI1V2X3iXf6uywNJLkEuLCToJUFLfa92hh4uVgoD/kM
+yl/ORgE/lwNHrqgD8hrNfRLJWYsfP6OydLMBL/O87q+pamp/AK5ZnRs1gDDpGOWJXMQbF5NQV8x
boFQR/UCylFmucFDQLYAo/1aCA2VUVRZRkPVnFrDiFEWdFJ3sdH9/biSdWCOc6JG4ykIPLOuroAQ
lPmQHuogsMJK4yQ+ZYxsj6XhWJeFvKm5t89qvuEx1cM0AyRhSTih/860uJvYzV59CPGzPy9ZZHda
00Y78UI1xxPfV6n5U2TrYf84Wc/YEy0yjlNhzr1K8RQmIVOl/duCeNCTdeXzmjoFqqa1HVUUI1E/
qLVJAE8l2TPdHbeiKRN1Ntm4Q7UtZevnTxOeYXs/mhGHufBE26DvAC9TSyNeIAbBQW9bUtsLnOQr
Wz7qIkSjTbT+DLxrRxcu02tYYiIPyjHbX/BVvz3eSLDeAAguvRuQ/+MhI3uTkNBmmj8aKsF3th9H
/dl872A8F1OF9evl3lzN8M19jDQABCLcH6dG4A71s0aWL26XwG0PtmRAGPG6rBIoO+v+1tzRPAdk
iHkUAJShWfkNjE44UJbKw7rCusjGFOo8InUpPDse5yXZGIRZDIZKVUR4ZL4LP/RrdhT0snEd0e1O
oVhSXX0RFhL+MO81O7LrpzCv0YahDycai6HmWZ4pt12Yii6cCXVHhluYzCwMrGQAq165+9QRqkaB
msaaRA/rZshP0/SxGOTPYhjFxVqlujxvt6+q6LlpYvZC+IWz7yO0/XRWoZzC9dKrGTOwitJUOeBb
s7zk5fkYPaRFwmaiycDSsRVpfaR3SNtzBZj5RGYnMJrSRvOIwL9jy4qFyaMQ0nY9exZOHAApiesR
vyHml4aO6uHjEd6rFV0QK1peaQ8Xo7nk7c64/HxV/9rTbHJXPdBgT/GMOV6G7y7dPHZY1zLZtWGt
y4+nwJ3FXOw0QeYijfUq1Bj/7LDqQ+sDhXgcYJZ1QEAG2wQ0Lre0K/HngHYDOA/dIUDI6USLwa8p
PvLp2NNmRviaXDh4/X9gA9vQnA1RFFPQuinQ17sIZLFbd2xCeNTMrZnA+ICwQMaF4ESasg0JIDoL
LCI4IuacwNWsQttNhMJka5ReyetbvbVbrvnBtH31fexpZxLxF1b8cRb1/Cd/PkcHXW9kgOiXRQUn
PP1Em8+5GvCSF5VP8T+eU3ilAX6RsgDkVMvlPA4Uz18/vYjcQG4i13jru5kIJP5njEgAghvdb7/u
ysQ+BroS8nD5wsc/aoVfnLtoEc369dpsGaiskN3UhOf30hmewUegmTYJk0NV7sD/GRWaqeTlE2Sr
HzjIDR5lHqhdZ3j+1FuqdJDVeGcWufECIDX1oPatGRzt1F/ahPs4Zj3s6+LM9TF7X2ScTCDpN3bx
6oUKAvvwh9sCHXRnUUo0A6A0pcXvt1J7zOKVlQ3o0u3vDTwMLyafPZjZ3jO+Yu9/kBE/681mCZVJ
uqEOntgfDi4v+Gauo22qaqusPOlx9P/KWCkEOarIiupn1aaEvhnVQR0GHa+YXie4PStiwdXLXEWF
ITpQHY7GH002WUPRhBimNGTHyPpk3k4avpfu4EgmE8amOf6SDNVp23POWxtWpCYjXqccBfZEKQDf
Gp/3Q0ot8uCWnr6b0oLQuIqbOSGp08DY443ehGkcNJHwpYlTXCfUJsBH5iclM3djmsqpL9eF8GUD
0O9O8dTUjTaYK013XDHUQVD+T2OivUJfuEN6o9BcE+CRZsf1KLE9eLvfSwsbPhBSfCG5nRD/IsQW
4Edl6S33kfwNCZz6k8oJwqDKgPKtESsQ5OtxLx/RD3hnylTuRI092RbE453qnHE7UFsP2pNx87s2
cQ7lEZnijQaaJ6IxyIhUeyuUOQ/XQPFmqOhHvDSOZRGMWQ5lhB0cd50Hm23ZaNM7hqci+/olcfZS
JrYy8KLlbEn/D9UzcA8XkjPSwSJNguI63JjMM1OTmV2qo6pQ0OKELWYsFTxMn2XXadZ7gwrz8nsF
0XZJD/ldVoz5MLkNjZcNqZ1KH6eVBlEIqDOztEKGEHR5s39xn5TKK+19VL/HkcCiAzUOnTLn4TqU
nlsvjQv+x5xQgmbKlWvTDMZEhSMQtTMY9Kp+PAag3wblSdf/Vpby0FDvenXcCFi+IgnFjmncQq5Z
411+mto+IK+4cR0miTxwEej2QW3edmrnp4yKdUZowBi6x38aVXgFwt+m0sUbmmeImPG+wM0ycmtA
VdRJF8BjTtcKk8uyhNl/bFtg8fUpSjHbzXtw9NewNJn/fTWJTrO8gpwjqgJYs2iYClsIAg98yy9X
MZZr3vl9dObCph5bfkEnRdOxrwrPQjQYpbkrcX2r4hCchEQF47IQneqWMkA/Ba33spaZUeKii8pZ
/ZbVjjtm3qZoihPJiMZkVllC7kMFjwgRCxg74R+wRIucg+ItT5c4+B91WmQ9/xCp1jTLCIDt364s
hEZr+NLUILQhSWUUaQLm79Uacs6/0A725OzFufOk6rZxQqIjxwJLos8BW/DxeKKsnmQTcoBTzDOL
adJUcGfd5isIBJe+BmRtNANWBRG4S4WRXKjRBT/eEyYsl2SGJqtmw4kNaSaiAC2HDTqHRDmyhHB9
rkRHABtcE4ZUhdt95fSbiATJO+s8sLEV33TSZOI67RbLEzulY+8N5gl6fTB58JTEN5r3TJsPMnFr
VRSS4ZNhv4vLLfCCmvhe8zSTtetNzc1/SwOOeNf2JEMB4Jzv3ZQLZFicdgv65ABgteg5CpYZtmN6
Cj20Z51os7BUeSogH2PlTbkVlhFi64F2TAJ0UJljKGPcw0f+ZplKarf4RlhkbB5lnGw5TYv+n4D4
gLJlkT0vTJxCnkhUfOXxR57f/Y9gEvHi66EUwfnOQvWGQYx8lWuRf1wYTH1G+nqSvDdIxnD/FG3M
Gv8FvJuDqJUm//H1CXbqLNRXFynkaNaMOmNiCFP2hMfWFrlWYn2dqCn+0bDahYElYZIAXZCaaXuE
0D/3cp2V5w0RgyKJky0xQ+Yx1wswUXcm73hctepyMgfEWfK1ebbupkARXKw5QFBQM5DBkA07jnyL
/2LpSzQCXeS7pauofG/ce7b8a40VTffRjRqygIf2dlpiWsn0VdeMB6Iw0TyPIuCdZ8adjTMJdpXM
1nKvNqbqTNzQPGWZWLZULEqRqCjz1vnns+PYFyDItfXIXo2gHO/OO3e+Xt24r/B37oYaoYodjOTL
Z/XO3rnDq7+sjFRneJBA/q4JugbffJfJyqUbWBkHoQvjozVFeWcWt/V/ApX+IYmHTzOzGqGAu4HA
9bBeeuDrBGThfm1gAHN8qe6rpRYlH31RY1XbF1/181KoF7duqsL0O2whrBKNRobnxBGjYfrKgLiF
BggCcxLoPzFUs8UpRhP3t5GLepN14m9LxMkBN7j1QvAAwFByqSRdygrm2m+th5AippUzoymukNNa
29DyQ+QCq7FTbXe+7s9Z83CLNfek7sbkwQ6oR5q3fPGthW7etrmo7jyQ3QXAMxnvDt//vO6hXpc9
qTCcX8aiuTTBzS6nCr64bBaJuyHnGX2T/Y+ZsClTjKdr4GM4Gze7A19VW0Tb3gDpgFFfBkcIvuE3
UVskBpCmk7v4cp0oupa6fJHa1k9v+R3shyF2SDVY/CSfbXQ0ViELCfdUuBoBMekO3evOK9TClzeX
GAVsHzs4bkM9gYkF2VAtiztXJJsI4HW4dyyz0khGpKfYLrzCgO3a2UyHNkk5nBP0i28ejEPI78U3
WVwSnaHTxfMnaB5NbxcRQqG5c7w1I+sBsYjxQ4E0iDrz9pEWQbtRTk99Cu9OX2DTXnIYy7cMM/AQ
GlOHEjfEig4C1ErlMQ7OuppZ9BqPvX+ylqperkRbQBCzrP8HD/+UaVcM47LV/ChVzKQEtU9sFwR9
8vT2BnpYo2hAyDVmWU8ceotZ/UjSiADM+eYH61wxNYDH8TrQr+vvw0doZZTKpYQWYCUojHnQyJwH
IFE4Ogbvi9H+Aa9nImilKBlU38AT/MRBS8AYF3ROxjT2ffvBeMNSXKLQTkJxDDSFVwRM3bTBAS2s
wKPcq1/Ue+IQq9w9fN5PNBV/mesq83Mfv04tSU5Sik0eSGSC5K1wWbyKKuujOwZI0jiuAEknZ+Jy
S3Ht4DWedKPA981VscLAs3FhD4fWltfkJJHkGnWd0y1cCckNXZ5v+oO9+4ywZiLgmMoDz8AOwg77
wEGibCDo3+VCKuvnjYQVHevGo3uCMxIJGBA6gU36W0Hpktxns+FEnqEGTy0aoQpZsNNvZagJS2mF
oIN7DPRRD8qWMo63fGQE2LX6jNJbn0p08mR1mKqAC6goi3lD3/yZsTfg0u6Qe407Go+R1WoJ6mNp
m4B4JzgTo4fBWwvd5+Ib/jme4N1G8dcv0DGtqX8E0PPAGDk85zGWQmtN3PfliHligAhceGqrToW6
rUsH8vBSiBShqwFzMAaySD0P7EXMYuMnhnTtMSdAp7HUabDgHZlwXvG98JS9QIkVbJjyh+74kUfX
P1xVk3TOMTwAimUMlIuI8wXyQQfnZ12jFJgJsjD1k2/NNSthnpVKx8A4ZOyBXwyxgoKzFaX/jLJT
m2q6Ti0O/jnggEfxV4WKQIfC4g0NefyzdaaEkiOW/AE6Cj4rXjplO04mzCWSsn/kuBVYjioAFGB2
bGxJkabLLPDmRx8j7L7/949RwLIBqWcy8hrd3UhpDxGyHEBXmIsVJFJXji0L1de9CKnlPBlMgfeR
jH0/FYnXWzKq3QX7/7P8SNozIpQuUSkqN8AMbYmVpaVwGdgiyVp/7wDTDzUKiHLdQm7dt7PlAZ1m
1XUAJ276Y21R9HXFmU3+FWXDk4BL8YBIFXePwTxedZLEXZ7MYpEmEeoQLCylu6P5HxGZ1vFOHXDb
vRIrrbiDRifuXHQhhsj8MXTIbhLQ1TmHslonFjy8bZEnDxmhu9LRNZWDykuyLWV+SeHiDXga/CCu
yzAiduAh1p3Y1KhZwxjKc20sabmIj6uO8bptcybrG/VRKi6x0MVyFYUU6d7FyN/BFEgdw367mv7k
+vhX9z82F7Y6nsEYCN7e+wRyFq5nK0DS3IgqOxkqXlTvMEoFxwT8qB1vxNcANTjZXyGc3Yimp1lV
kCn5qRHTu1COvPNguXf5DkpaQqgvMo/Zf1n1WiUP2WuBnsOJDydTcCZejYhZp0V6hWtIsv0cvj+G
WBVUD3Z5d7XxBR7cT+UBLDvBKXhncADN+FMGQEyZ3ceMOYSRSce4LMkzGJO/cdo2GIUvnXkO/ScJ
NKlD2KgaUTV9AXE5DhFlcZpiexIHNU1CuO7VlQJYGHJInpdJjjabo1Kb8YsnKI1Qb4z+rDHHlrI8
9XTTAkLD6fJRv8XjK9ehXnoHdqAmFJ2A58q/oZcfr/DTbGgbNe5odXZBj/0Y0WxQ7sKmMYFrf81P
9vxYWap/GkO0vQaPCdqonsbPwV7y/9kR04NSwHWaiMzf1WqB7UJzE5bsn6s1PBiTECh7wX+KF8eJ
DSmC6S6YGWt8IilsWLMwlO1P8YORF74dMupt5WPxgHVv2U+//aK9mcfgS+tJmxkQEXOtabgxY7Rv
3S3o635Le5ZZfGGI3An8oCH6/LldQDbssoWlEpx4JtIwLo90K9EuugeUBkx93zOmECKXoEL0MzH7
4uqXWK41o6V1jMZRYLKPw34H9u1cScMUaeJLa0XUQQ7uG6goJQeqqsanhkCwYtfSxX9dbp/ssre+
AeyHmvSECe09pOuB5xrcTasHvTgx08Mg/D6oFKP2Nw69AQL0EMLb0FVW+ZUwnTe9mapcNkJ0tyBO
HLsaiOgkfcucBUVmIhr8S5pouWyDAU0Woymcps9pWGTf/IBNWGAaUNgB4xfhVJYQUQ0AEMKs6iRi
61cKaDj6ni7k1MhPW+43NAfkiJdgiZQwI7MBJVpyp1dEjtnqsv5Nw0wOi3ytTbllMLRgD+xLr4+9
818LkcbycWCi220R5bT+gDk53uXUrbKj+r3LrLOPmho6NP8RJrOXuGr9V+WvwTXdodWty0X46r3s
adVAkW5cTXExidfmVzkZg43jrbXlGsJ1TWoJMIxEfCE5BDJZDM1ojppJAQxruAQqaCCgTMKeJgjb
6qH+U6WvnQGcUkQ/f+IG2VGbtlQF5pJphN4wS/VeLdzxzBlzO47pjWuLj3NMnwip8b+yNrb9VeHC
heq87woWK7YV9CHukEWE61FQBs+PXCaLnhc6sGZXKffCfysDPfYIHbV+xjcn3B+HRkxFwoVTiXWW
Bh3O1BkeL9gLW4hTJ9b5skUqKirIi53bp92tx75iUOd+LYp93u+KGz0w8yk9jdcGaKbBa+YDY2N3
G1riYHY9A70bPubsbTbNjuPZZDJUY9SW6q/RYCW9+ttCbC1lxpO+xnVdc24mLze/+a7Lwj7/ATmP
UB2VjM8idI3HEu8127a6iEjPjLFKFJ6jI67iKx5UgUk0YRU7G9lmJXvpd9syRXUZlCg7YtT+Vuu2
9CJTHpq/whV0j2aorzjkL5zEsH9/lqEK4c8dvJ8OFAfOaLPcMqyloL0oA4MSnFcj2jPz50Pk+/FF
pSWFE7CT6VPSiiZRGuSPwkp5fqE9ts/Xl76eJ2iVo0mbSXW05uRlpz1QCh/iufcWdxcbVG2oZwZ8
3TVM+Ksd35x9yRkoX8gWDUY0QDzdK7LeMiCAoBhVa4mXeeza+0RqfcpFLgeQNtabxFJVgviT8iJs
i8dccFsH9BbqkNr0JpxmRkoWhYANlcERSw5Jo1Lh7WR0AhFUDxmNaoIuHJiHeWUAxmUwbLX3oAC6
XwZfaJ1CESaBMgdpiFK6okKAdKHWMz/ojZgQs6X/nR97N8FaWe1rhGPqj/OqmN8vL8UpS8LLEREf
4oOY7ni17+UgE2MQ4I7UacudCnNWhuNv3AcPgU6yvil8UdM7qzLfJPFB/msb7aSoDgEZy85lyaCR
TM7V/gz4fidlJ0+65JbPAzrbipt4pMCQ/Pwp0urosPwePw444cnHv/ugbiy1wlkkdp38Xwe8RzLM
SQGxUWG38jhuxwVocoFmFTwqysElLu3clbFeb5d9GRat5TRcMPX4OHRQpoZ2rTZ7qro+zmY+RpxJ
So8GHpW3XNiGeaEAQ/yzttRK1TvK81O93MeLU3IktReaYP5IbYDaYCZPi4unMq8DX4KcprIUQ3GE
+pMzs02EsblgyWZMRqthzPx2NzPc+STuJjfk7ximfT/TFkpOZactUwsQPON77I3KhsH15MkoX/Au
7WLHnYlfm6kA80/9exwryvQaH4EibbJ4hesJLjGlVsPg+wCxut3P7NjyetsEvn1VT9/mM4hXmHa6
7MTV++v0wQk7As8PupniHxcuQSG2fA+/0pnfZslk89atvlrsP/oXKqVycc48cyPjW284jmVoCaK2
ZA1VNIToJZfilTG3BDGq6uA1A+bIyscebUZyuBgN4YGFCew+O5nxpyzTH5Uldc1mwAPPN6G5l76x
vxJY0QHmKVaAcT40GQP3RzSlht6nE5KLi9jF1kMyZTgIQxdL9o+AZUYtUzDENmej8at84Gu+NeVx
MbVB84f9VZAar9zszA6Kc/t4+ni3OVUKi4dPDmkKHxKhTGgjYV3WivzDmZxLujXcYkhOYBD9slO/
g97KTE7tLuSJHiVuL5/mYk/fXBN4+4Gra0uOPJ2ePGX0IlZU4/Xun6+/2zDbiXwzW9309WMpcHLM
z4X86keLUi/XVim2ypoa6jCpODa/fVpquF0K1d66aJWhOWYe96yQ36lrs2WNcUOgekdAGgELymoZ
dv2W4lmZSEcDavvDvXnAfLWmLj4TaDp3WTzEaUPJ7BZoYpl2Y79BpOIGbyct1qdHQaIvOEDprkMC
1umGattHEZhqdDohUOXsbWxB4Q6wqB9zje3Q+XT+exhLdAnZktNeEI4Jq0j9QEL5nhDIZ4JVxqgE
5lBgZ5JbPnrbn8xLX+iGHLIjCLN5T6YD/uCQFz5sJ2r8I43zaHLbHfNTP56mHNQppflPgOX28H93
zGaLIKpzNw4siTfazFiebE6nxUHsnSGH+RYzYJEuo8tf5j5E8sG+K2MeftTC47QY3zwR7tF6Clj9
n+eiSVKEdgPJH7xaPvSzuW8xM9UaquDpcdACEr3GRclozRTkaiqVhiDZv1MHfolaUeChxgT1na4L
WDvR/YoXuTZQynkYITHkthU/Mw4z2zD2K1/aNS/LdZgdonEmtl2/W5ndKD3x0zThjEXvvg0nmqm7
bFDGLjsJ/Pe6g6xCakxmrPNkLsGJRDEMNFzIONCrUuE/zVLXpO98vav9buJGspBEuaumbpFtZAoo
TSOi3nVZt9nS872siT2T+nK6OdEYAo3FHSmwfbGDzB6hdIr+qwbOyo+9L5ih/AbTSxOytzxnoSMR
JOV8FwZNgIA3XCO4T6fQxCLyFHpvyFDIcCT9quGCIBZs/MYSIRyLDkx5ZCfUvByJvjNIhbwIJikf
jxbmc2a/wngp/I5JE1K4SxIgMQqcpl27R86llobYpURkw6UHe4G44RmuXeWwkPViJRJw4FdulVd1
9ANHr3H8yj0dzH27NZTdNQnyaM1dV3w29DKQqfvSyOSTJ+AkMWaeOlyVh300IZb1+++6ZoRCRb5s
YvjXfWg5RwdUuaF/pXSbyqg29sa0IOlg73HSSCvCMVaCLs5ZiEotfm8x/xVCUIIJUI0YL/zuBaIs
NpG7z2XhrkZhE8pzIs9Jcx0j3Hd8uCzPuDu1WgJVfsm4QBv+O5llkxHtIY8IiyvfEF9ZOKFHLRhL
Jj9DqWw7SNe7KixXQhiBD61jsvLxFjxgYzsFipMEojnqGosiZpWTLKEHKUUaoito+XvRxjgr82Wp
DHcRE/OVLzDmr7p5OyPboi9/k5AaLbgX/RmGUiIa1ZY5gYu+1hk6tM73qr+IHu7ehda5uV9Q3h5L
AxOk9K4uo/I/EwKtKcSlv4QKQY8K/1uzIW6Z+18NJ4MA2oK5VEqVHxDOclCSgTN1CghhrbEjt6At
DMD63lZ1t8Qdt1mIO93bmwDoWUtEIax10D9J00GKg08mEaUwb8l0lttbHo6RVeYhx/qFLozeHveD
a2KfoJa5TS4KUJchYruWFJopNRVGqkE/S2eI+L3m2poSBOPdAHgHRJDQKXlDXDmEN+XZkwMXQBib
zhh8nicN7ErlNd7XwhhEzym4SS9IDEUWZF+RZYEG3t9KkqbwgqrMbrRxXTGwB41YajpEODrwu4fe
8gEdYwWbKWspbwcDl2oKvM9fI/lvMAToey0DoFFw+bCbwfGRKCr9I0hN4A1dT7iPaHHQPdGlQE2z
yrAI1DB/S5bZ1eXFaORjMNL37uTA5pm+HN7XG3L06i6ITY3jZJZgAKRmuYCzOvRGTlvK3C9Pxgwx
mblxLZMG6euj26H0xNKrroBMFDd2DRch3lzU4WU62PZFq5TzlafH722yZTGw7nvxbe6RfWFIAx4Y
kRqjjBZi57713B1E8OeKbC8qYiKOSbLBSzdmNo4NNxI/jY5pKVypjuvyMDAQzZKxiUkR99eG9hKw
iSitD16caxRHICGSs8VgTuFTnS0R9T9BhmPupEPkZ4Nz2XVsvJK4JOJ/dacP80PIsuJ0dhKrF68m
vmIn82XibZxojP0ohFMQ8BPZvRoE48S82YBMk6FEqCcLlpTgLYm9CC4KqKKKDfF00rPeOK0FRdcA
k6z+AHtIPd2ANflXsFRsIsR2bRYDNCqTYSrXuMyW/Fbm+Z2zW5xLG6LH/8cgVieLa9ZQ3gjhbgS1
p2D6pKUnKoQ1BvxsEs2WBBuai6lHmF3G1rp/rmxe+1L2YcjJX9A2b5iyzCi9beZuqIYQUX7k0wCF
HAejbWvS4P4dEzo4/sdYn8V0hxU8jtKxwH72BEGNFSs4ZTjXTLW/uTrgyQqVKBTxcMHY55jbar8u
D7wxe0QBC7UgWHe+x9o7WVjcwUjrL6MylAWoV1ylGtYh0M087/CE85LXFQtjOzKQvc5lNfL7f7RA
DDEkQK7EOvXHeqe9alIdWownberA2rC3TllOly4X1AUC+z9lZEj+o65bu8o0wquUIK12WvM4zyPb
ZcMNlGnP+cf4sIWmYbemLJ8ADTQ85CRvHqIO6oIwf2w9oUcfzf/LnCK5DKwhzfk993dWgEfXtzio
y6ZrMIRfREGnrLJIdUctqdZrVyUpgDzsOo7Jr45jUKDiNQ29xrb48ODT0DVVwglyOaturrfDg25X
PzoSV/Jfd1joImttURdxvNO70OO9WgaUNmBtqV3eXF2Iu9aZRUyBYiYRAlOCmTHDaLZ8Eyi0fY3X
ELu/B3C1z8bmf0a3QUxZXHXAMiGQ5UUBMsfMlJCiwCllBSYXmmfeSiFHTyiVLWm0ho6yiQM1oKdJ
MXHf2emhAL47FzgDjpurGwab3u6k7hnKqJ0xxriMHrxTlup/VkAYTzPTNUVE0UfgfJFjecPHnuYe
hu4AA+YZyLW+hMlB5MDBN44ctp9SVVKw69ga+PZVN0AqSef1xmxETMwe2aX2LP58XLLP3VeLv/m/
fmqipSCDlpL7dhXFQSqYfnD/EPzTGUdshhHsKtkek4z5+HkxEdKijGSeDEoxUTMmIaCL0XArJo0+
2U7ti4b5WMlGdpWkAgJNcBMQDtcIW6PN69DW5tZ3u19MfgWXDPPcBlHiuY2qAOOWfyUqdZO+l+z8
3RkrlTmE5vftvKYgAipEnm/tPI1oQEetIYw53iJsypxAfEAJlK/s487Od7OVRY7iP7We9OVXK+33
/qx/P1IXIhjzB/t7O5eAkAAAEnrXcP6JltGV5V7Nu8vPX2maEFxCDPyeyCGn3/SEFZ5cOsCMq6LO
MnrJsT5xt0MiE7FmJyG3VNTVplLw1hzSQkIG+nQ+z1CNdNPSKpbVCVxkkmGti9FpbGCYwV23Zmnf
l+KZBkWsJ+3KaaCz/BBgdxSRRtWRFQ6FS2lpbWVkUfs2nYxdRMjNq4F1vK8w/JrOdbYXPcnPm4XJ
SuqcH0nujA7DB6o9e2d3KSPTz/iUIgmkqnYNMq64IQ62NnkJZU3Km3GTC1Uz9oKvC4/CEeItIDOW
b3lE0d2x+I3fEt+ebGjoRzddmv2dODqzpvIrG0VRYOsQbm6TUeG3mfbSMgFcixfE06V/RKP3mAnL
XslxZyLYxzhPxXJdu559vgdts6x+I47qeU9UwgW86Ozcsy2Si6+VkxU+1y0Rwz/vNI7d0opFJrIA
ovvUB7bxgSuBu5obiuI9CSSq06l55nirZPWOE9WXeoKbdt+V3+8los50Mf2lyIKihBAl6sjHg974
xzDQH/mLPO2LMniUUUVBLjfslPQjOdRyH+lT2XTt6eg7WpLtqyvSY2QC9u2NXpVuwrfANcsfVQui
zsaMbD2P+lto9ZouFqakCEeirVhd1XMS69tDBoOg+MFg1OHqlwwZwUed3GYH3fGp59c8un4WFEB9
WsS7F9rOuG7VCrEQONRMnwwrs2qYnxX8wsj9jT6+fLNdJ/pgs9kPrgBrNb9DuUtoHSu9mF00BH7N
TGqj5rKVDC9NIiIlW442hqvdA4u1OWF4UJPvezgjN/OeXO8F5G0GvneKUitQX52avrR1piEhfPNy
tsG5RuwCGM49rKPX8ucsPgm5H4OcU8lO9/pymm7Cs+cA17i6hTagheKR4uUar/dhe/dMt+Sh+KiM
Atlwz7pdubl6+uxoKb8FjPxWwDeHTZBwJH+XEhR69+H3fMY4aIth7GQzou6YU/j4mP7eJlTCF4Yh
qNqrc6ML9A8MNl4950XO5VLH+/jDN8ZZMrXrLexugOTNJ+OISboLqrzaQO9ZdxnnjVZfZ3oBZ6T/
FJFIdyIjJ7117GDmYj5O6YBWtqrNOex7oDCYfqd0oWEV8/1Ud49tlc4XnhQpHGtYEAdOT5SzLryU
b82VgnovJQIuDjpx4MHE+/tscDJSYbK1MK0+kQna9IQxpOkHgvRABGYW90R6Ym0zEyfLAENrRd0V
O6+jgFqeoUg3zf0o1+QhQ01MeAkhhcCuTz6Gb+qFWZrcvs92FxNlIAp8tDZVztzjrwK1dPjvquoy
5R0VDsH+DCtbfhH/oe31+43GOoaMz9euqUaLAJhq4mocrH7P0K2IVws/76l3s+CMnerh/3GJPkPw
EYnsLPrMjJRNG4rEL8dP8GwcUDAoiU6O/Lv7zwB6ZdcTji71zPfN3ja5LaGGZk0DU/BCeEFyE7hV
cGHfLWMgm2SWX3J5Vm4WG+b+5RdM7bm8UXUC/o08GV7chuxqzn0pTNgK73r89hCBhjLqqeGe6hyw
SOMMsu30rSNKEtDdMqPU0CMeMnfGmDXDHtMnyqKoFMk/ILtBanusZ9/pKVNI3QwgoNSPpk4/ZTRu
/V1emzjh2W/cVkbd54IStRB4sWVE6vKuU/NrfBl27CgDE8D518pkPT9naC7AsDCnSHmIhu7sqerw
RcDZzi1oHDgQ0SiKqTK9C6V4tztYOj8pLW4EZZKgcWzDYM9ZOIIRW7x1vlxchRrWG4UEcLs1KpHK
kFI9CC7xP28/9skfzCWrGWlFMr91zspcguntCniktg5zZxkp8yudrd6j2tF+rKLhZ7gApA0TpVoo
EB/QTIyXW8wjvuOg552pg0v2QrkA2KqLw82vqITstGZt6wNTzuGFDJC9P6zbjjlncKH3e83+pK52
2DaDwzDyOC9HxeIttwYXZO+4/UVuHsWW+NPnuyF4kDmEEwJ50B1I4yL1if9kyVfTgS3SXfPYjBMM
ij2ojoYrLnkhKQjaYIN/R5TWEtokhxl7WM/UobLkJ/uzrbUMz0Md4JgagNK7mgHQ5nFo9TqcxhrT
KC+L/OHUU/5Ld4U2AxJ26YR0mpbBH1nCkWVMW9KHzhw2dJI0Yn7htPmHJ078pZKOBsKjItVs8G4K
w5RVsb65cqiKlQiqSBFoNIlS/Cic4dWhDGYHdpCTkQs9EEelLZKWNrhsMuOPOWhO4qXUxOJI4R7i
Etc5RZnD4NIeddYZdT7h2AYA+I5PLsFtSIVrUSqMxF7ifsmNGblNDCiV4PhiMKFSZQXCaEh54TVj
XcelESybhj8cZG81ZP55rrrLQzRiyR7cVgjz4+TMbBCydW738efrFlvFplA0qOzXOqwTcWsq4A5E
nyBaNRmeexrzyyNgVn45C4ZKl53BcOiOf/KvaTdgwEAsSOAsjcvGZt3LbVPOnjR/xC6hKn7Oj/md
gjsHZScPuBBV9kH5XxIKM6Lc9R+6HZ885RY+Jq8G2aiVefJ219Msk+maZVF3OhhAk/YPSawMQjhb
ObqQ77twiDeWyw/x1O88MSHys5mo9IpXrfPlMYMITLg1Uh/8qIm1oV6TLrQMRM1cWJ5e+WK+wL0+
rUcXKFlOGJbuw3XQ8hglFZtG5F6Xl+7T9rFy1fLjReiY1zt8S9fj5Rp+E/TobtxdkT7stC0S5lCE
6cy5opqi8jvsllHbJU5/lAU+tqMoP2tW8dHwUVnhMfmi5GGrE36CfKByNH8llbLPFckQUUGjvRDL
Goe8z8U3Vna6sX4iYBe38yf/4QyGCSCJub+5MYlNpNPsySQa9m2BfEeMsldnBVDpq87lL7XcytbF
2AIwvuoP22PP2jgE4Qx7HewzwP+gz7RNPdkNSTFS768VjO/ewvfsdCZui9ZqQBrjufyugt/+4t6C
+Vd0+E9Uw667r0uMxYJ/0cqsxzkvQLhdUdiPRih1luXMwGPbSG1X+4gD/H8eGBqiQ4mTF/uDE07w
5QsHRJcwPcZxo9bILTt4czi8+misooRy+cECgejB+NbictBAyWmobe7OiI1sv+2ZfBwOrdRmP4g3
cZ7gkllis2jOSxHKl3IqlXGZlSva3gysBM7DlFLG6UzoNjJyBP3KDnPQN2aKw5Hj8sBJqkJUIu7z
P5338m1ugDviaflVaJjXUi5TX8oNZpJfD6cWOZxuB2gp+wyX/lR6BscEzWUIC/9vqyC45EscRLOz
naRg/7KII8po6ORvfW0sdmOX9IExzDKnR09yKt8MZo4ETOH6yBF8Xa+zScxrvFCZWzKro5mSwKqK
w6qm9FY/vtmZJb7KU4MggbAaH6uqiIvRTz1IyK4z3CqsF5EVHQ9u2f/+1fOKAbZHCB+fX2CKcoF4
8B1cDJ/wjZA48uIezAKokNV664p2txfStFAfGynE5GvsETxbibhjUw8Z0qg+u87W9GjlI1twjqJr
ncIbFXYHyvvHO3lwKMNGBQszEctX8z77E+DVPQnHU90mvwjy51NIdQRPvVZJMZVHuOFo9wPF1Ahe
140oOLiNm0AQmFdrhLfmP1ZlURQ8NUvA/4SJB+qZwIaw0xmKbvtZ2Bm2l9SrhDl3/XrzxZywUdzg
GsicYpfL6hbeCKAID5/Qv4KSVxRhrVrW3FQ7A8xyH3G9qfSzIvYGa0aYkrwsr5EYP3O2WD1jFmVD
ND3oUi3VSIhzPZb8TCwJOVsH+7Wcj8n9atBm9bOi/vhM9oOVYXfWn0SW1etUbo8l1NxG80IuCuiS
AF5Hwac0tTHvD5E1A2kYxaKpslMPuWaDQ2rf4Rk5UuMzRCON6ggLDV8CS9qxGafN5dUOxuQeVuJw
uqxm/FHUbOUy9Mhw8jLbmq/40qE6Th4sKqFceYatlMbrRZBZye6voMboS2R0fB/Yb42H/cVfmwjN
EgWIzWQrk5tllP+Ac8UArMKohmVMuqgsyCtjUPsleLrJE9dQzDtvURl5jjsIfcmH8t3kayHlyiQF
2yM8i/4XY4Aicr2fnURX9SUgCXCDhQeKLdHT88QFBl3GJb7d/RSucucPxfaw5fi7hNT5TgW5v8SN
eHtdmDGg4g8POHBnU9bB+99hwWE4S+afT4VPXnATs3hpgFHt2YoVuFq/HUjqMbsZ4K9FvGbNBWfT
kDyiMIG624h7SGJzzrZCl8YjdgKui/21JZBw6SSEOY0NHHYLshLqLRp80B4qdQeh9LTro3I/KVWj
sEUzO8pY5nK4+TWsr0XUG51Itw8uGWYw7wZ5d3fTRxj80j6Wa6fA9A6h8g4t7o5hwGR7zjGl0PKK
RPC2ATKC0fgBk9lMuweGoam4eftbfsDOIqb2Eg4Ap3hH4QoO945urX1CFpXUv40Ga6iMWbkqZzGD
o6cgu9mps98FnZArkY+XowxvzoKxzoxV053vzWssfmzjQY7Mj3O7Fvo5Pj1/a20ZEOZuEKMj1vPF
Bb8WBAyINiZJH9yWzgA4HCcQXWYphIRUvxu/kiYffggc7/Rejk+oD8WUNbwxUeee9137coqXpGYU
SjBY2YI6mjQKMjV2TQrOGYFkcAxVm+r3sp7XbOFOAFFg504y95O7ByYzTvYrDCOc/V7bEj5QHZL7
dvDNfPuMOaN0DaPem0zaIBB/lQKbDsyYgFqZxv+rXB/XZeWBzQDQsJMjzDOwhmbGp9uUCvfWS3x3
TtAZIYV2wYG73SEZboXoXogCcIj+aXdBaUPReyMXmfwENafMbCS0WLYz9zIPXb3qVyaJ+E+DvJZP
8SyFS59e5QFLA51ebxAZKts9eR27vtPRRvaGpaRpkwyz0CrJRNyOdZB19Fa75OcDpKgrye9oZ2QM
gwMWxG4bBP1lKh4q3dcqGOLMJfEV0d0t0Q4+PU1Agz6t26M+3wwuRZ2fvo3BC4kpch/gVQxERKUO
oSGztlke4ihg3mkpYv+dzWG+vZOf+za71H01EmMfi2dsVXPrN8loNJmx5/XUakvyZZFIjV632vVA
VcCNEw0/iKjsTzn4dbLKC6fiwGWa7dWKsbe+wN0MxFaeT1tyH16ANyNRz5bh9PgwXPYlsC6QQdJ9
u9a3S3PJxYAHZn9rM/B3qHwS9zMOZbkiY/TDRhYbTcM9UK2zwl40DUP5ZQ0pGD/vEIbSk28R0Mwi
9LgLxoP5gWCUCt88b7N8jjSwejur+th1VRzComebHFIyzn78Gxva7ObQwiQqcc0WKx3U3eD2hoM1
b7rsyMNbpVYisunsiV03asFA0Oe6ZgV8IZSz2QViw/VOPn+kZ3HuAHjHheHTf24QTBGcnrTOvNvK
3LR4aaUM1S5DEf3o9PqYj7fFeTzXg93ZaWYtk0RUlEPxz9+yn5qW3GloADVtNWI6p4w+yrz21TxA
zhB0egWDnCNHt3VLs4uFX5d2lqdZCxmbwWX+ARFbsIofgyNtZ6wJRmLfRpW8TFINpCpUzKui3d0r
8VLn5SPhV6oPj6ezCCM02EKrQbtANyfCNQYfQpAYPWwHPxbsgoo6lBfXM02ZEcxbwznGOQoG5n1w
tRi/2xvEy+EGzNoaShZlmfnvBLACaHRje4Ot7qL0aPfVtNxLpDAbiXlFy7N1/6Ggt3UFRBeceJki
kYf8DRx+DkMJDErtaLxcSGZJ626bkhmvEgf8b84GZ6KyOn1GkPX5owsV52fsyU2XN5qFiXiLb6N4
vSuZakYWJIXt5ws2EGl8hRvstpe7V8cfLLTa746B12VYRfxgxe4CWW15wmFPNfUrD+X/L3UT7pXA
dRT/XeQUQH2phR8TxBLwv/Pb55X1jytFmxoYYng2jwAmPS1VnS/ikcqd6gc5kx3HhYfPO5Sf/giF
cC9H0o43m+sWQQcLEYnKGnmvHgPDWsuDlOXNGR39ybeO8uR2oJWajTAQA2ZsqIx/EXWh8t+etZlv
3BTFu42ubVp+xOLtEu90D30QHBm8+rXOExbMKRwnwgY4uKczjvnGz9nU6IxOHhbCJFDcM950EFHb
k03f3rrcTbQUpL3/hPYnNn8d1FgugvLz0HsUMTPtxXXaybTMm3aVYwxhJVRJPbbzBWl4ZGqM8bYw
m/BvMCbTUdB210XJaz3xdM58Gl0cpQcABATVWMh7TD/1yiVssLEBO3vma3d1gibi+lLLuavIt7iT
Ilx4Ld9srtuPbAV0V8Vb6yUs2NxsArMdNa1iC1Tgr4L9qmQRHKFoepvRjG81/Q4DHF3lCs+JECKI
LvQ7A/9yUAZmuM15dClG/+sMPT6UEt4plIvtoupOSRmUY9LyXm8yGiy/udr5hzw0J8cnjSRMx6qP
czGg9itnK+R1utCoOlrgLIclnZd7Wx9NyHMyGfEyfawu4H0qui6AEE3WFKHle8y00Y8+3PkkAG0I
Gw1zoL1936xXbj5KrRFrwOspBP0wCEzxs67/IQKdM4C9KMeYMaXoycoMW3xYCVd0cveT7r4Gjz7T
/PaHLodkzPYCEuhrUN7xorZ4ssP6Y15jzqeUtj014OOvys93MHR8IhASJTpF0vEAOvzs9JSBL6kH
AwIdAfiH+yOll2MzJjeENpJYUPTslIVjx+3kS5TxtQk/Yxbxrj4AgugJCvMixUTFwPu27RCxKCU9
iTLgWjDsMAWB96GE1gzSDaP0FOk/mu0DUAlxkqMdxsKx8lGfqaxm3Eyt18TggLBOY0x28k+JI5v6
qhvKaASnYv43+tpa51ritVm8JvJ5M8qUqdgR1cj2Vzhq6rRss/S65Dyp+Blm6Ii6FsDXSYRduQ6L
+u+NTeW08zT23c0s+jHi59WSaXn8BfM4K2sE+zHD3fVk0Rk8gK1xaY7755W7vX1+8aOi7ykP6G4h
ifArBSuTgP4ROMeZczDF8bgBlfedJ7vmCww+1Hlz/FgMW+u+GMI1V9ljTJqvTfNhSUHnhO9ysQrE
aRfm/A6PlhJQkCC7ooNIeQEsJgawA81Tl9+apyJ1ifzwoomZvHSB3WdzWqi9bUxoCCvQSp1x+raU
/hjUUum1LAS5gxYUkL23OOYSUt/F7YqKcuIUyJnIGxBcg3Co0Ui4FM1Lh+12+OlYMId7bYCgDeOq
7BqsDdTLc7p494ZzJ4Iur33B8kIHq5IVWs57hBOxB3+dyjLLAm/bbytGWcpoauoWTRkMLuGaV4jY
fUVwXJfe9Q8fHJQPT1D9sAKSJHTh90du1ZR1gsr++8NCKSiNuXPbmVhWpBflo9Jha+Jpiouuarni
QtiqA328xagVlzCyN1BAJ1FMXhxORWpWSocWNr/OK+J9SYDIDIZ7myhdEZgcMoRaH5fr4wYRgk9z
bRYixp53PhPmyACII52nzEZ6g4i1VR6g/SBl9LJRnswu5PrO2SiRoLWubUV84/4FtfcOgKol5IkQ
6wxgsjxPP26w4+fmOjOIQYYOOiastbTTbwT3Yd9jyWxPn3NQHirkWokvijWCIMvlfc8DZCZvBbcd
gvLSilnRa70Bw5ybwnm2eJO+aWDbwpPWqcSFzHZzeMteT1Xcxtyugk7C9iyhPxdJajUXs6xpb7Yd
yNlqulQAHl5UrSc+lSoGMZb2I6Ob8zY8Lzh+mzxbmpJsBcX4OVjVexuuohogJ5IzPZNkXyeN+41l
V5gbukbJSRlNww4CNtpK1qkpSDAzSZZRESrSWLS53NkUjcFXFZsG+sVIt9mdY2w0OoCWlaNfZ3fh
AcFJbI9rGvoGyIHvNV3mBxr7SFTSH6R9PYWWTea66LeuQpH59Qv/QQwA7xNDUhpJ6566D8quueP3
AEaMsxMhK3EMrXV9Xq5/1UxnPAjhGUws1wcI2c84NAEdV0FINmy0D0JBcEXrVP8O5x9m6/ytVcYZ
DLe9KJjO7MmsQFBnbvlgaoKu9085IV7+WA6X7tDIeq2tTy/s6ZPct42bw2IwcCbUBe1Vl0vha6z5
QvjgeR2DCUQm/Iv8n7k3fgquOuEtyt4DdAySksYIOBBVi2fc8p2949tcXS3EsQOFIPhL4dobP1js
opYZhqEQx/GN1qT4vzgnc3VY6VZja+EXtEPeJAb/oousdohr3FlgMsMSNL3Y1UHyZuYEYx7cFHw4
r67Xw9yUKP6H8uf0Fnw/t4VmcJ0cWBpSzh0pgsT9HW3IJweMLXa4yAhx85pW7dXotAzWdOBNY0cD
atfrXtUrHuJTKSpGxw6hrkTygAxfeNXN+pqdGf4CXK8AjQPlgHkgmNfL4M/A37djQWPmbzfw7+SE
xpCpHxaazm/aHkvMe3yyAV1lFDB+inYDrLe02JPqFPgrsI1pFB9dSAY5U+3iUFY44imYwsT8EfBQ
EWg/u+x/Jy+i6OpBFEW52iBy/dbwhBMbxhbcJqcrG3AWcI0xDotSFYVK6XIk+C39dR5hWsDEDVla
vx9/MeAJqjoh/rKtAevU/hJO9aqj2TGhCgtIR/CfBCjzUwoj+tZX2mATPS3CHUlIz6XxTApU3IOL
Q0TF8qrCoH1sS4p8hlwa2Fo6EfBT7Uy6UozQJ31/k7e97wGh5EDSU1zKcu5HHJRo4DXrtD1xkAvF
eyTSUqGneQ4fwdTT7odHsy02a9iUK+c4BBepUf0hZPSXkjkEOrqnUNf0Y2dnAzJfmkIGWPC/LYBJ
xg5kWu8Sx+1MQBYJM74VgS/aZ9vnmUXwcCCq88fctKVqNuPYqmvCpWGVK1ZExlmWEr9/AfQr0WDh
7vmymwTawBUphVNLoJVQeBRr9gZ6iTWtSVc3xkNe5BQFiTuNSBD7sb48JRPd+vD8IqI/15sLopk9
yTWuaMyZlbyTvrenStz4LMIwYW+0zr78HAoeM2EPp79KQStbD8ut8wkqYaczLaAMb4b9JVlD5qXh
5CRNxCwbJ7Hb2EsnrhzCvXgbAl9uBSuACGIR0ZjulMK1VPb35Q+SqpA5ORJZQscSHV/k+nk8T4a2
vPwRHE1yxwoP/8qzvIwCo3ujw+WcqtdEZSqWp98z2EPVvaTv2Yr7Jtnk0F8Cs9XByk1v4DPk3TFe
ZQ5u8YY2mfHq6loZx/M0ZfsbMUXBri3FMXmh6LJ04VpgkpJffC2lYysEb8G1M2N15PlgKtun1hp8
XYMO+K7eg64XlYTXZiB3dfTroJ9xjosHzyvPw4pdzypsEsFRkAAR2UQn6KDUldfKuxeBUrkgUF3J
Ve+pYRYZIMPepEnrAFma8JnXUCV3vJS5QGDXV7pLWQm8xbH8xcHRIiaW+uJ1VDZ7+OQ3DaVCxK6h
szWg+/Wixn4qRzFrJ85hxBm18tUvWgQ4hxqftlZGmALVHtJ4Yhbn6ZrduAX9nqWRN2a5IE/TN16p
xX3spURc022ugQIQTYaWl1xOlE0mwMHaKa/jn3vFiezC9ZjePsqrNO5Lx4xiwiF1nRvZ7lioJ8GE
NY2Kdo0UIkCP8/SCLLoIIiH7UOAuJb5jr1/dhLtqu8c2+XR1aWlzPXFtreda7+AHy0BNq42jiBwB
3j6fJTe7KOYbmvjBok4979Fi4sf1e/4PgU1+b0+sM3hOEXfXGfkp7vK3aXJheBx8VzTdif5moST8
4GF6zbgosCp4VoO27n9QkKaYM6TDTcUl7ptdNdy3At23F9mawZvKbe6j1gS55jUvui2K7UvphYe3
LernXOE5gbfZj6yeavbn4uy1GWMS13W92AlWYydeZoC9mmsvNKpvZupIHXFEx+TgzvKjt4z+Rwyl
IwY0lCmCEFDSNz+2IoIReCQR0DeiUoIoH/DJVGy1yhjWQweDQhvztYdp3D8R1jaeUQisx/ORTVvt
yZZsukSyIJAvFryNzt32qEuXu4Pu/RaYYR4tEluUCnuAxYyjpnrHVbWt/5A8Iz1Osvta2oymdiBD
xlY0sh1lj7JCfMkNp+Dqztm55VaecdKi8yoshLVXRm0y8r2KWh4OolfyVG+s1L1O3IgQohNU0RNm
pVhST0I6Ks7J9JaSAfERG7hW2qswn+fAQskjCf+hXlCEeahFHvpz7Xmc4jCKMbKe+BPXIxbD/GeD
03CxFmSDmmWxGkKIdadANxUDyST8p9mD13pod7a0BHKWX+pdWPQ4Hb0KeMeZKzRFzFKAIhlAzd/Z
9ZllHp65cH6fxmttqWmQRYmYOeGrn9bU5VS5R5p+98Ah5jcAfKv9kGwVZdzlhONWPErFhNy87opi
u3dP9Usr2CYrAkTSVysNyveJQ1WMFkb6kvTWN1vID4gUiynJdBi14fvYlobuZW2XjTpa+XZy9ET7
sC09+30Ps7sU8e7+P2ZnkuoN0s2PbyxHgapFxkS/t6+KTGpuC2oIwd21U6ve4wfEMKMe8igBSKAw
aLA74G8yQeh/Fo8wcMOsfW8zS/M+PJj7wwM0CffBB9nnJNXdM5sJWDnuqOBw3uBpSJj+zZpKYxaZ
c9YHVXHXMZ4rD+FtldWisVUuv7wbWM7swjWIb/yXcfEzuBmaJOT9DxKFIna5t9usSwoRZMXmg8hL
j2qCU6uYq+xaJmeZasXxIuqu/b6EcUCJ0mNXZKAjuf446sXMODWmLtAn9kFCMuwTKEhb6vXCwewu
uJyQZSuprg37Ne+CsqFZY10Rz+CYMGKb1eeRTth8YARyNQmb6eZrmQ+aasboOLhibrfMgDvuPCVx
Saw7rF3X6QkXnBQHNDfs1qplYWbJHY90lPTw5b0QYncvVY8ieMFTupTaDDcagfR1u8PJdRHkjbMj
M7ksc4rlD+gLQ3uHAua1ymQDBHgSlXY+I41a1V05Rx65sjVgJQP032CXx/G+PqCRy1ETL4MshpgX
2oEnHNUX1X6kn4l0QHdPaslp4dSZM9cQ2EsQ5XKOxQxhRYnoNYRWYVBIsqxI9KL4kAqWICEKe1cU
y8G5otLzT8nOydr582h+lXpT51PJoZr2mLeVZmHsDEj7hAVRFhHOduYTvuBM2PD+IUTKrAdqVzj2
4039sH3Z3KrD7+/QKSzL41XyiTjSfCCTCtt1EvbMkSbyTXQXA1QFUZTwTB9WoHLEvN5QW4S94aI1
mEzJn7Ld+pW9T+6OsCKkClHyGR93I5cVe27bhSji9t7AnvczOPV8UeAk8fWZPrMqnSh7ABfHe6f5
ozlzSAcPuRiaZhl7tLu7QA3+2dEq4Q53BeRodQxMtlfcO7nhaLF8yxvV3CkUZTRVWoHJ5N4p9KIf
/l3sUvSE5gxMWyn+OPLQtBJ20D0F5AfwNFHR4brMYje5GMz+KVgaOqJBun1xIaUw4O2vRQKEhB+Z
Qn0f/kwI3RGoprqUkSgLu2GLErFZOZNrxHVm5wqlesrSd53d4L2y7GgzY841Nk9QLqyFXn/Bkvr3
gt7e2FT6VVr+NGYs4jOG0lhUzeP/N1GaJOo4QPNJltC9XmlNJwlJ99rem8zkNbKDS5hXsXpS/RSR
1XIZOpqUpda53qQjQUbiY81SSYMfRa1nnd0MuUeL/L/39oMDZ6e/3FdemjfvZcHKMgvjfbqk8Aoh
HAAcqb78i1rFBKzhRryebApkHZknLMrHNsELA/pXqVcpIY+INEfwyY42Id04V1QsF12xtFVkqaA6
Oan3HrIu3MBZNsux1cn8qURYlJP7vgZylUhAWmCtVkZcwF4k6uU0UbS3uFFYVtd8D77tU5MkxYwQ
LdjmJ2G8VkGU1TIQuHCB51vF5eweCi5OBAMhVOYE9vkK5TqDthofTO+4h/h3LOjfSLE+Bkjd59jm
YfHDwOircEa+A/X0jqynJAtXLoGtmy7aobEXgR9qmoIHH6PlqTrTYfxG5GRXB+xJKBQI40kpacLj
LhR6xHGR6CdFY5dxJyFl7axxnEoqltXOMsul/ofxmnM1T4jmt6pI4/9Fq4YjqxY96NMBw1n2elIo
caAzfIbkZHGFBVXqiVeVivm8e6q5u4Gsm30vwzC94r9E98Lem850HsXAIcUZHA0DkUz1pz3mLGHF
DX86QBEc+xq1Vgt4f1rfHCbOa231Xp13ywfnTjUwexh6SerZLPBJQkXP6bECUEwDf/kkA+Of7AX5
NLe2NNe0AE3KOPjl4qG+yxUj16P/5p2IlFfmHIpcESH2wAQrG/P7CvMyvfRgJMpsoJbR2PWZ1AJV
QjGM/ENhLE/+1jzNaWD2hv8bCwSP7FE6UedHqugUqmi0mIxIEjoFrUASMX0BhTUfbQ/TdCck4hiP
0RVAowrI+Ebedxzhsef29+RFNJ8jIv4qVhsaeGp3h2v0WUQsTT3Cskq67Cg65UBmdHxOAj4VL7z8
SFAiW69WbgKfLUDA2Iq6WKdqHK/cw1XaxSFuTKNavdfizBl7D94tMP1ufWy1viSROraJAoeI/vK8
dQLhRp+4o+QXBuhiHiNlBiEeho0TlTB4xBo+p0lZ7YKbE1U1eGO+PqwaM8fpUkmpGFxcvgk+vDzr
AGUisSkLlIFv0hZdIdZ2OeVHSTqY4onKHKev7WLlBHffRS5xyYg616GSQ6W3lOxECYOBVpxNo0sm
EnB1lwSMQJNqznjQERbeYwOiPslI6qLW2ESQRzjGqCKnzdEk6odfPPCVxdmQsM4ku98O8SYlq1zQ
+DYgK9PNs5yDS1tE2+kvioO47NGg0hfN2rgxF7nqn1FY7XZeeGUEdfVuqfLkjN9rzaQYD3MmLGTW
N+wO5BVItndytxp4Khp15SfANKr4wyndiKrirIgIU5cm0pBJM8QJgpv0OV/SklZfS1eYhK4C6qRk
nwIZiY8u/gJOdfxnWw78Te5Dzj/0NUwgkVayev3zX7Z1QVqaG+AfrojrwZNjdWSZmMgJPCKm1Gcg
3OhO6j3UvUn2wrcjhegO/ZhS+EZi6NwQRAXViF/n1H6dAcFC8YmR4tUII8eqHDD6hRLWAos0ElpG
1BCMeML/sKFnIFZQXEiaj5DLTjXa2fzsZ4wMKxAP3wdsR/otHc4HQT5JufVZGRvqTsT1FyGszNBu
SktL4yslStiHOn/L8js4sI72EBa+uUUQK3KQ+Q+AwTgJv16DwsmPIzDzq0m9BHuvPg0GF8wZhJFc
ZBOAP3vZiZq735Q1hbxMhr45O7tX0aG5iEgJQNKzShf40kQHQpg7P7QZHWRutCbmQ1TYucXANfPn
uc3upvU+7rVduYqzoq7vQC3bwORpZrTs/BogKNCl2Sj/FJMQ24sIgYUYXboLYseRF8VP4DnbNF9g
xEqcYfnqo6CMTWtSOyyj/1hVIJAtcXJlyrzsRLu1qTmz1PQAgX/9w01gHZNZTG1djQMl41wE0NNj
8Ul/hdILYt9FEX26YRj4lvvVFUZXDRYFJ2+EMu7o/VunBHe6qDbo3Xo2gsmpiuL3mgMeQGueIJMp
vFgNybOXgT1sFeZ/DD8aAyTtn1QxCCWYVhAQHDUWDgX71O9uN0vtYtfUbe4EBQojNpFD/mnDbaYT
78dUIyMvVBsXu2kZ81+hNpaWvVnGn2BWeqxfyictDfHk6vE2ymH3PQxFYkil73ZdpNLP8xkbUROD
IrzuBXTpxjxUlJ/ZeRehGcDGVA+0GL9cxFenMfCZauNS2IV/MOoywKfMzuJj3jVcTWYZ7/9EC4DN
DHpA+KnLpfBkqUn55v2/OoVSwBaiyIkKS7hvp+p+oDzvyboi5ZUCSDh6fQg4mjh4UMi4E+s9BnM5
Nv7O4rVeKCCBKo/PDZfDPXY2Bd2fVcI9L6goOmA2oG19w5VoU5dDOFtc1xAXwiZWfqy3r9UQnKTG
QIpuZK/PZk5RdSTBAOV9wn7MsTt0LLXutGv9T+8CpUuiIF2Rq3RYgUMNtox1SXVnHLzfqgEKfGQn
+RVwC2J1Xf5WqCMiouwzHH4COcxcxTPs9bfRtw5dBHO98cnD//WlOnQEhoasfda9lQ634z/gUIUe
0AhNCsg2jZNLzvVK4QHkSfQz57ZX66MBI17vq7VFjMPvFCPmmI8Vc0Wn4KJ7ZEWlr1E62aaRhuT+
ThyGmxRObV7bP2PDthhrEiWVoPvNOtFse4RLWPKLhrja0c2gqD7vQtRqsIO0AjzWw1Vdg7JUzOtD
KvPKj6bxCSw8KLV9DQUJOOe7dmj3mWa45czS1mhiRx3hzyt8n9ITuQQRHoR+eaB3ED/vzNP98br2
IdiVE2IzG+Qs869625+eR00PGo4NOLkbgmcuDZJudj8/WyvyPjK9S2wInk42w5iCuna6X/dau/nK
H7OJQvcJuceC1Xek1kScE+jBG+5DeA4tDPYr5SEM5WhcgQjSyPFsNyMd1kGX+OzL9Nifhy9fFGpl
pXX+krRDv8vXr8Gtl5Lg0HktgzLlySjIdRRkj4XbcxCbbYDYvkJR+XRGAiOozau8BkzkZBCY2QV+
LDWQPzBE7fCbJGM5rfskFh2/YfQ9ZGa0fPf+uUpkl22wYRdXZrk4fi3jKO53yi8iwmQdZRz6Z7m7
LSzDDRqeHwigVoIfraU59x03JaaJacAcPMwVsNsvcmUTBqx7m2Wzkl9wTKT4EOWFUXdIooY4tj72
ATasuhgwdWKPfAKJsKxaPPN5zYUqPzLHpUK8LeLG2CRk43juAh38ydkwQQSy4Y8o/EH7+VdlPrXZ
VKy6trKXlABFGGwmrFHA9qdxfxrC03MfK1BGZbSU/HuVQOdivehe20ye1to1IsM5rBLK0aR48SQp
47IH+ed2GDcauxs8p9DmkpyYIiq9xuy/J+7os4QQylYzH+Ay3w8Yo2kL3mS8st8pLRVwDbwCUJjn
NpqNIC3EMryEEV2NM0kDJtcfAbt7Gnuv+GtmkkhHvhcatJZD6nxz7xDXs7J9AYId2k9/TWvjOO5T
fg609PXVkfcUwrS7DvsGZ8L4VFHOKzYBtwrdE6he4ZXNcYuZA2QMWZzYz/pwZFjiPbwSsO0abyYU
R+P1OieZ784iPIrnq5YdCD5xrBSn4TfkYSRAFg9B2TrCoF2YP2jigQoeaEbSpEwM+P+06aF0Sepi
M5ibaXxBmTKqILl5PcaLv7+u7ZVUTRZBSgsdy+27tlURkfEH+miEYb6shG1YAkNolFlyp+f2jBQQ
LPl7R9K6O+gYOusIzKaTAVp5SHVotNHvOosZplYZQunJdRBTCSN+IS1+qdNM48WgG6ZZWsqIX+v1
FxpgfVswn4CyRGtrtHQAX4Pe/zW8Mgp+GvW1HUKbLoYG5FxJZ7GpIsTCm8nmPTDZiVAY+kGFfpxE
pLQAQHbdDONMtW4j7tqaoBJxo5dVcWuZPHw5Y/VDokvbcjEG4+lx8oyFSBXs7/QjMIj4Z7xj9hLS
uEYU2mnNbfFoqUY89Y60vSXHRRlL2WGaVxvl9fH7unfURv0AgDEfQrhxAVoBCvme+jG+M0VW57jJ
2bxOcJRPJUtFsY773B4vPKQIYV+oeBO6M2JnKn3sHtFm6Gk8bmHqk8ZpLd5nA7KBFbJZxM24iCwa
+CyTZC53/NhHGclSXko1P+NjJx84m7hn2GDRfXB0eVX1QT9eo64hharNOV4pmtDvJSETClQegCt4
Uu3z0dCqIfYz4CKTsuwRhY/kbHG1j0kZxAFva0hB3llaSXHeVw82MlZaDlnJetFF0rLm/VSZnPDj
dwf762qGCymooMB9olxrNBJgDsbBr5dznpwj0retWHFbogzZlApiWe5wY5KNc0qBDN74yrc7FsW/
BlDGHgfpVZf2vwXSDuefJoZEiM7UVYg+Ji1Z3RSdlZGOnygxpg6MHOwKfpxETP6kDrJEmMeeY6h4
FREM802flAP81twpIuPay9fM+nO44tZrIfJx8QWHy6Vbzs1vuRkG0/NQPzWkYPAhL4n6NeiZAvCb
uZsgdAkyr3nLJIIijMSbzqxxj3dOem56nRzAiNEqjmLfhuNdF1TLOEG8AJjzGpQEJplsgAX85ctk
XB0AR9IMOxrvmMteZQBJsGNSKNiMOZyx9w6tMyv/z1UmAfF0UDzpnMmlVwhMKSwgftyZoLRwDmfr
KdRmOuDg2xB5rPfaQc4Xq/lpUFo4DQVuZVNd2S5rjV7Q1V/nbba6v/L00AiMapYaS9vXEwWoENdd
ReVkCygobuxJVtFeKetNwc77tlCEDSnTcHZpPMgczMNM4ZvNo94fCqjKzpEHV0Uo/clLii/t3T86
4dxm2lt5Wy2Pukxl7DUpbRNPMqtofR9+gPGOeWNvrDugCrBdMsskwdEvJypf8XqIQLoeaKVj+D58
M81ACTHNAS2yvp320UDoDC5IJA+ro5SxhQe0XaAw0WIlOu3XoUzUwwEJsPBCOW/ud5MKAX0aTJbj
7WwMRzHBvXepFBLFy4dSy1XoGI+1ziGSX+z03ENSmRXWQUB9jT6Yefkrn2iJ9pGvIccqnj/PhJeR
DD+DfcGdWLDNPxrMr6Pb4a/uGXMO4UF6OiXVUAyiHn6uioyjGTCLjqRaAbmOZ+8/gs2aa5l6+8TH
WvrzgeYTfLM1IkYyPF7G5iOQn5wDAU6/7GXMDJp0Nct76aLxhdQXbspYOmFnIEUm1wVqrik0Idtg
GnfyEYWUxmQ6Rn65Ex3anCE8X0Aepiuk6hI2FbE1tvve+yyKfFsafm/iJhrazlCELVSYE8DcX8FA
cfrKDRYp1PXTWtEUPBcJgyVij6qZQLodSmhNLgb/S4FHhCTSbQp/u19BX9zJx7u2sQnzrg/nJn4Q
12N/ZFvmpvV/6sX3b+1eKAcU6SFsybtDd+0+K9iGiVoSXEcpKeS2C8TL6z9cjbwf0Ao9Twm/4cgg
SrF+H/uJwws3k5D/GB92cpkHya1yubSWyD3at/xNSZ/NELurp7hHctpYA4GGJvMWfvOmIbMA3WBC
pa6EY/YgtBWFAypjjWHbzhh3QSSCWPxhUYVTWY0TmGGjd/rzQhjtFv68pjoPlVfieyfgwBUEGeMD
4BnC6Oo5pKLt4QH1q05hm+w6YEMqvoVBFPyog/Pd4jJ7TWUefsxSv74U9YuZ5pMf5GmAJc2ZwXuw
HqIWmg1bxgT43XydiY+JUD38X+r/Y3lo6FDIb7cZRQZT0/BXt6eQeXdYA8c1gr9yJSEUpzidEOhS
Sd9s8tKWLcODiuVVF+fV9TkgYbG/lT12kE2gPlycQNTSHn3M+phlmZIltpW3iDO33MxcgLX4j6O9
iUneGoPiAOoNVwZF/HAaaCIh2eGSLcF/cddXnxZpVnN0fT+OtG+1nFOo1MVDlwfDwqOk59S7ulHU
lcFQ7vHIGOsCbru+O2jRj3C1bvV8yQw6QIU0zQ93NVaHl+VWQKYBTCyOYEZmR1Fpo3UP1JvxpQ4y
KwSHnG+VFUOZKzQPjRCsrX3HC3Pv82H/BVmd4d4Pwbvyqil+nuC5cLnKeG+TcOzxiUQdC8Ea5yJL
f7kDSSPN5zh3IVzkuWjY27f0A/UCkTDtu1qB/F+EuC9y1OX7ehX7CzbEk5SpAuxrmcqzQQnTZyVy
R35uj1sRfzRXXviwofExKI8LUs4BrgDjq/LDhcvaB6RNdxeBC5x1uqdZvLplhY3T+vg8Jk5CgEDs
2PE5ZP/WZLQiRUSsgdx1ci6A9o8CrcyxWZTdZCO4ehm57BVXAqe1i0ynGhyWsgcQCQYglDHs26EF
nen4mwC/rbdsB+nFqYoH76JHvtye3UAQP8J7hmK7A3hHB5PiGQXT3Z8kpiLwVfx+PEGRbxrF54r6
02+i/WnMdkGLtAsg5BSVEYhkJLPrZM21ccEhSzTejx35MG2j2Vuc7ztbxGSVLqJpn2pKc2HeIXB/
qipji4xlNmFSJLq2Qo4+1H0S5ziddozD+2xnI6iXik8h7s9+POZS3uv8awy3CtHmYzR0LzpX/qe1
8Rjub0KpDyc0Yr54IEIRUis14ooUrLfloKirjzgTw9Hny7AlORmQzfQZaWoUafANMGoIQMbD25OZ
PKunhT0vqC05iXpK/LLFeu9c6iTMirpUD6yxj91QRE35NsJc2DZPydMge6gtuGDo47WWMIk7dJOP
nw1satsn6Tf7/oqbVLUr9Di7qvqe8LCQ1Tvu3PqYPjnD6apqPhu7aD7KsHyXvladSUTJMU1vqtDK
eg/7SDcjxQ1reKCS50kpnpxzdGNHEF/M4TJ+W54PQZnCKNUoWVvO9JaE7TCnTqVcHeBosIDpsOJy
DP18BgOsEXAPM1kS/eUktgnHfpuoLNPhgIpGwjf3pZMBf9F5Mej7IHYa4nngSNmmG2KEZOr0CKXp
pTPife2qUwUeUVe4mMToCN2TuVvf64ybXw4cMWJXJPo4LQGY2qqpa+5g11Eywhw7KtrUans+H5kE
M8t8AGNAHVkI1GSjirBMUCcwZGnOgjje9TeXZZUuR1TulaBrTZ4/kL299Vj3zD6U9zEHLIbS2DWO
y4VYWX7rdL2zxZ7HeeXdm9F9kjUPz//UszXgGycyeVbmNJKhrWUdaDEqYvretfy86vkmpniGJUcq
mXj5+18dOz1nnB9A60GRRO0JjBd/y+VXqIs+p0Wbz+0MlZYCARPsLJiQRelR1nXQUpAEmLjmD2ew
gXkGCYij5VH35sADz0pSzZaNC74y/q4OVt+RWfqQkL+Pi87K2d5pukOvsfCIjh6suNYoV1/Gu5Z5
+EK+J7rpk9LT1ckMpKTLNiNhHmOy7SkTfzS3rFa7I24EdldBetaIpdHgCt+8Kh42d6MEuUyKaPcU
4vdnKs+kNwnmuUslQqiurKi0zoeaK2fMRa/xotQ3FlQf/jpP9+CwkJ/XQG0ut2PkZ+PnQ/0vLMeM
tW3FpJyIthPATcJNCa6qrc9I799i/lR38+YNC7j5Xz5LbARJAIWrMhVrs5vbhv0cDf4QhNIrOrRw
L/KXHMaO6FHH2q0TD4+qY0cNlyDTMoOcgCuIYrr0DNziXI4wmO1TchsOzD1xWeDhEJtAoKYx/ZVb
RFn18eRDnUIKTQKyWUX9h5JM8HJNjUuduNTRSfLMIvJeHABUG1ZlJtrYCnVPRMCtAytOXRbHGc+V
R5gFH0mmieKoi7pSCHl7oydpLtJ7J+Gq+kEbA0MLrAFhhX5Os8zNICmLQAOSnQNu616Ga8BBECI0
+UQuGxlg9fVeyl4H8xM9rN29A9JVYR2WOxVnU2SE1FP2ZIQfLadN/JSfdRSBDDQuX8DvKq8vGuN2
ugLGwZzp6YUeUmC5SMzreZanBLBO2rSh8kJf7cEDiylG1IqidQM0kRF7+VQf1rlVAFvswletEu5x
L9kgMg24K3hzs0m9sFExzAtrpWVPBQ7lZAFi+YeD1LuzkBhG1e6I/+WxssjFibQ+gedliXq5Sa/Z
uLtjjBBxtHQjGQmopzXGX79pOBWyAY5KjR9C34cFVO83/baLXKW8WOG+s3cGlhKLBE+ZE3xq5dwG
RtBD9zsLls2YT0N53qxZcERrcdjG85i/kP+Ux/g2XMvMUpXg7Du1Bk9386/g4C+AqajbPoo/FCPB
J2+sODET7mrgPs2zjdnPeNcWlgNqwFNhIjenXtxCrMVGaUzJqFjLrKxr/J9Oj1Bdt/yE4TVKNjD2
fnn0ktUepjOx05VePAuoVH1DL2LutJhFnDR/Lmrvh4uSnKrR6BpGBZ+ZypwuA08E8THlndFXAm+q
mEJUAs6rRolrVR3tQxIcPKVqd7bpO3BhYXR8ELWcMEkH4vcQZAmNI8N4Em2nMbHk5fknzNFGbYvf
TIcPFQ8wHdko9kbLa9kL70QNyfcEy+aYIc/Zl3Wv7j+nf6gQW7NwjibvbvMG7YjtzNT6BurinaHA
itI8zY+5c3fl0rGDSXBvFjq2y63mSeB8Ou/rBqoD/H7VkU5wtaS3Ij4leenhetiQcNjLmiMJLJP4
hCDl8+0/FMsBdWoDuA21PMCHUmw2DBX+dL2kz4yK28mzT4Zbmxo+pTSFBjXqvnfv06fzMlqZxAbm
BIa7TcJS1mCHaraTtHcVfwYXxdv29klTgtxc9rXUjchlpOv1PyAE9vrteATWSZvr/MpgkvhVeePv
C5tKc0GuYNM0LOCGra8lBf9R6yC/lHkLN3wMxGU8CA+FgL716NmA4QGrI8F+dJMzFo5rie6cxYr3
Gr6CI0HUOw00EUuho5g1RFPgjeGTVU2CUrpP+r8nQ5OOvyX93HD4BCRy8mkcvp3cvc/FJvjEQARD
eo/aauH56MXs3uqfMQi9xMRDm685nrWGUPmA8BsKsG3TwihoMO3dX6CCTspBcpCB3ZAuByEXGD7M
Y8AU5uUvfrS2wGDeKPlOMFEeqq3Dhs6YVU9CI4UIuit+2Dula+OrIyQTd+TpYVtN4BD5UHRip830
E2g/Xk6xwardj2vsIgjCHUYQttTWq92xxr4slBTq497qhKoSGpKabBsVVgz8vqV/tWhpn6pD9dwx
aQxaIYNYpUskxX3BuKf6N/FeDDKS02zXHuUf7EoGz28IEPn6Qx4r4g/CuXmgD/X0tpkGQaJ8Et8Q
3KMLy5t5L7qrYQ/chcD4ucTNxRiAtkhhWKxWfrP9NLyJDXrUolHs4j0h1hoSnjVe2COVtnpMyw5p
FgtFgwrlGs/Ka1cXAK45/HVgkTkuOgTHIbKR0g/TAnOjeV0ypBMkIDruYSCwdMlfSmUtheeYISql
jIIiIEmUQKBCCRmk5m3taZBjFq+PStgW/6VXiDfA34UQshlN5nAi0CjfW10XVhAgOW1nMz3SMzii
vqnZu7F3cLrNPaHC8OqvBzI3IE6HhAqQ2XIRmQovP5/SQCNBeBAkRqgEAv3Fu/yqFmSdvLKIt9fS
b2D6Co9WZ1dO9kUtL+pYl2fdgbLhJ71BMmpZT9cvsJX3XWDhz6SdZHXwlNulSijBnX3pnXNDJ6eP
sJoCqZ7NCX5vjMWpOP8bft6FMKfV3LtmAJBoSTrbq8PdtWOsevuZLIFqvY2QnmvH172y3fOBN+XM
22mD0kReyKwN69q9y0RMXZsetAX5saNGUxSeLX0gqssA6BOFGEFo2wUAJv1IzFHQPn+LxfDUUNJl
SQQ0lb0carrPiZCbsZpRsxjWMb8ZT5uYsVLeUSPpYn0sTXDstyC5Zno0Hz6cCWGMJ3NsVS4MQJdN
yg25BwvCpfdswwTr+3IRk+YcUyOCXn3Is8yz/vdAvnaxYSGVS77jOi+nQWS4ulwj0qlmKPi6y+vf
UPpbAT4O4ZDOjtO54blNkKfqvVXpIdc82iulvvu4s3IqGffufdRGBmQ8Ju/FWasak5Iy4ptmgEeb
gV3RGXgWZhscujykx/g7UcXoiYEf+8haJjwQ6qw76sSNwMZ9cddQ/sZIxCZuC9qhp7eGE1P0XiBM
qdghBcYDcykHT9MhF7+hoaT0UpDfDJQBXqrGwHTvusrYWWCHT3qPwj08Jhp3EqijNUMf/SZvuwch
4OGAGLm4NPRsZ8CohFFA4wbx3wfQIPxcMd7gyACY5/tRKJ6CVjLquqsWisvnZa27ha3zm2ota3iw
CUCHdgcHepCgLIkcvG4aW90xxosdAwbwqVx4UXqwwzksTb07lu68Bq/72R7DRX6WtkP5cxGJdBe2
GiWhrsqm1lIkqkAspjdc81ro1A29zSFCTrOrluqIgFFsXQ2O81KMkoWZ2jPXl4mbCfpNXJqVa0Ce
5IMTFgIz8Uqu5t+Etb89XCSrV5caSOWthuVamKnosiEqx4xvqXj8mKPWgQoWJ0mG5D45YWUuwwVG
lYfsYaZN31cHCaydBu/xor5xXnvzLNL2OJpJlkUOItqCKnov3aCX0XktFVemUPX5RRknXQeSkVtM
CAPcflN/fW+FbbH7OH6Qm5XMe8fjzZ0ZbYmYMlTpOZNu8gfJX7raB+nmY2ZnDd6zYHDjTX/UFMPI
yA9FTwx76BgRnd/IAejzRzdbWQTaSuJbA6JOqpdlqjZFBjYyIkjldihLM1VHpu/z86gXttSlbEdM
ZLo1z0cNfYgGseiS47VOgmWIehboNL4QWT5JH62MZ4GON5XHDWDGqK/FNSQOZBXZQC4sObqDPLi0
cYlmSqzjNFlUNTbJeByOeXl06+cSm2L//lV5gDuVwVQMb1Hf10kPgJKBCu1aAlPmGsGto5lrdWFm
AkAVzuwW+zc50HszCyCDmuqjLT77o/ihp7ilRGkvPQz+LOPVzGKH1Rt/O2PmriZZu0JxnRSYb6S2
AWVtRNM8I9IYZYGzdAosiz+V9LIcdCQp8XgBEb/TdWlmLpzpzxAh9io5kq6lXWoiyTd0JqX9fW91
6ih3CNTkCKN2DFv4D5ctE6ZH76eQCkCTLdZlF+iY6d8W7jgGkBaNVYPcW321p/4xQfe5grgqqu9t
Do9MdkyHLyMZytr1tY9Obo2wUL6fdEWI4HDF49zG6FAdZlY8PDfRtY2kwmE5fc+0eBIy5D0Cd7K/
C/ukg1Axb2HM0MkJnM7OhKhwuHfYj3REGUV/BXdrrjItGbM+KLCOznaxZG+qjXPLKDed57Qts/+b
5cY/hj3Wr3BSUh8Lu2PCCjC5g4kzjgazGUGZtVaAa+TlcWSkEYP7qT4cfmAF1hTPf3XCzkAuTHEu
mhQuJi2mwSKjxCkRiE11ZK0yK1SBK8qyaQplicv0JuKxia/ygVZp5N+6e3A2Mi9b71LfiZdGF9Qq
yx6+M6WLE1UxluBNd0rwFeVqctwMsvxn1rT6KmSGul+14fdZVbeG9Rrwg+m2luFFJTzf/jsvzIim
vb/cLmGmLH0s3a4CkvW7SIA4q5VTv5+sJgvHiJGxL3+8VBJIIGypMB1bfep/ksUqWkd4GAQebNjH
sCe2uh9BuGldYpOQfnGv8rzaAUO3wCoQa3aaXrgkNu5z0m9xXS0S/qlKKVN1tZtBb/kjMehuyMSa
teigo5Md2alRZ7vehafNND48ix2ItpoglFkzpNkgGjSMGKnV33rZRt3BdnMvwIdM5ph/iwc0Q0dH
H3VcFysxJKNfTVPTsgPXlI+IQFuukqLkeFyidFecg3WrkXHq7GMlxpeP9YpJAxCen4RnzFk7nK6Q
23eHV4UnEreHrpO1i73gPMXVcbDv30mxn9caKykBbs8qSOqn67+tJ7I2uY7GPbDLVoYOv4DEY04i
+eQpCaLj9R5S7t7CYpShB4q1xqA6rjmfESsuYccfE1dN6+/5GMNDK30C5GXn9mLlcagjwJ1wOuTB
TLHadcPc7aOByy/TJ0LLAc+6PAukWVBOKZevg3h5MGmhqichv0wCZ+mRqGhh6ieg2j/A3HEZRDb/
taD9pAq4gUT01ku6EZ2ZD7MmZ5ERYJ/8QmFIRs1dInjTClCWZtCDp2G99Jlptkc+41Vkk/cXFA61
xI1gBX53V3BVLEQmK69joKMtZkMsVdlD5cTIa5owWVUZvg1aeH9IweUonPOGxdsri07RUfanyxDX
y4hGEICPqwwxnTjegsXn3yhNqIl2YFm8VnJdtJxr9PT3I6RrgVtX/U/p96SXSFBV0Gh5zmSIJKZY
a0BvY5qYV0usmd4l4WLuX2aNczjv481O/uwiYMlCIUDGOdOlBlftIdL5/tElp4cmX2G4p1crmzrs
w88pquI5XjgQFOZrH/AR0h1GzBMTNH22A+LJedb24nbJiU2lJmBNfaKr8+n6/u4dFFfOfZoJGxHi
eSCHjjgNNcfEYshyJZgWm0NFSU5vlzy5NtrvUD+urubb1kGzaVay9TH4J2mN/WTmSqdIM6Ic7zUn
tvoaNUaHPT8kj4rMmJiTeUGSlF0M3x1KL/ouSVN8gHANoktBriL6TCZ7+LdrLkXHUKFO6++XUJfS
CroNk/8g4L5a43EMTRk32Dryf5GMXnO3T01/L+dv+DuvAVJKxHCSpb5O2b3b+t3Fc1/wrEcQnqni
Com5F+9xTTC4mvYqxvJci7F/97zrPlW1Q/xA8pZ/bEjstwT0Z9VPo/+qfs2Q0cCMNSZfu4YuAdRs
DqdltsutC/H2pI939A65icHlUixM1Rn159X3xiwS9M8GCK26bifQvjP5qwmmWviEJWEQ1iCZGHWH
DFWQmwBpMRir+E9LRelR3G77u3JUxUXtMqCwXeNBXnFIpffcO6j0bSgiLF+/yMo4AN31LhQW5dwv
/+zntCnsBX3cLBD0v+E6anqFyr74BPKcJu4TE2AcYLzDslwmo7tZgJZVsrXOqtiU8P/AHcZJ7iR/
sV82Yh7mVV0RbYo3G4KbXnoIIUjSNRgzA2iH7+yJRJFQDHRI9cUb46d7lX21kbZhkRM4ptt9908D
oVirvyQsoBmtUTApJMaF96koBq00lOua+iUOtOQfhD3YvVe/wIYKC/2kjMxJUeRIc8Pjh5xSsC7a
bbojVhr609JMXkMPgEXp7drcRcakHOXkm3eWXrGH39OGxV+fp1dIlKi6oTPAsW63lhLCytXWNet/
1BniOuj+37rO8por1bwJJgMYLcfZqotNdPiwgjL3Nz2XLmfEyTZG2lJV1T/A1Wgab414omeZqx+6
5Y3SGVcyQh0muybh6iJRc8NZ1bNfCz9hjD+4gfv+DfBRIF/PQrvccqYZLLH42u6Wo18PibhzyKOy
4Ho5Fq/f33kh8SYyc6i4Fn1OhGh3KaJJOEMTMLUcSutr8C4YESqud5iUDeEcmdmTouqjNnk6F94n
JF4/3PaTV2J6d/eFFEMberWUeDuCpiA7sZTif3iKCIg1NL7SpIbMtOsy5OsP6mHfFjEYyvTVubIH
zclzDbS79eonXsQw6F/gshoDklw+dbC05zcpK8TsnOlrCZVzcF1k0DbY7qdZy+bWzH4es70WKUlM
IIAG4YFoiiGq8n8VtI8vjBULW4iLsszR/QdRfzGRUD+jGy8TW7sHRnHJPmFOrLHP0fXX7dXRBI9G
2enNX/XAW5DrwjYz9JhUZ9hAFzGnNy2g3QmP4BGeS9SIMkatmqXe/rz2qSkExBqNh6xqzflJbPfF
mFXFQQPGKsxzc7P4XE7Oz/PCGNZ8mmwNqO+4Avdkk4vnYt5NCC2QRq8OxYJI/jWc9xoOciLfIX2s
GfDPkMYHVgpA8rfRJwZjwD+jpfw2Y8ykx7siFNCTxMXMcPkUi7SSPNDDxbfcAq+XReGp3REyDaFD
4R0WVO+hFHGYKq+FLZHyW4bQRjZi9XFyUoKhH9b/9LOLmyk/q5qimff4tr4ZqoEynx2+Aw3Hnzhu
d7vqiTofs78Yfnik6JJkk+F8mnfIrz4LTtO128yoaoV4vGaoYzllC3o/slGOtqejY2WgUxWNZ1SS
/s5ZrESFfqD8hW97CxHeGtW3NAV1cOCivx395th7nKn/QP9TqFXMePFHjABFPSUKwj/gtf1hK+d3
5N+UZym0OQSDe+SqKfCzytpAJpmYh9w+nZO6bLzt5tkLuYcQ+1ZfoF1RYlL4pgQTixh2IJcy9hEG
aGHabL0ZgrWSeLWgmPfdajSscJpLlq3QyQWm2rPAuVYX7/5/slbVuiGG/tIklxVf8Pxzf3bPLr4N
7WDnEoNDIOEXM59eM8OXdJpZZhHEQ7rEpxwi21bb68sz/i47VkJ2tm3u9kCknmblnnynWRZAFvUG
Cn0xNj2HaqHYDR7Gcu9MAKkRB1ftI2+dX7sCiqlEUBCVpCz61LexPQbivaCI7zx1JZ0At40j37Hr
R4/IwdetfHLO5PDxteqVupK5UMe96UZRHkbhKqMq26ZgWARv5b/ufd0R+gxKkHVsvBwvc9VqhQIc
2KNnwO6CNmjHNRPFmJehofogpsEpj+2n4gYhGd2lLiFZ0kv39EcoAkpjrFSxxknQcpeKXKquO+N8
ytG5zm7PurWbKG3IhSvImZEs+ehKICojcud268CbgMto/43NwX1maUcbBgF7Ni1Tqr1acvDhgDqp
Uckk22kCO022oNCWkaUE8gAXyGkDlf53nInHb1MxDpD9kxSdAmmN3FRpt+NICXD2nGUcX4JE3rM2
qm2p72h6ko8WGdxzhkJp1KvDPojvvZuNFvRrPm8HXg153nNbHSig6GruDD8mCyrkkWvAStu7H1ni
dGM6xKuMGAuiNKMVjJqirp2VwDiyDqcOa5FPghNL/TZpHG+tRz48Pxbq5LvgPLuyM7rDdz/JCsqy
mYqiac+sJquIA4XNJ4bcAxqRtABi/hjI7h5deHiUlvM1tIt67Mjxl4ezju+UeD8hn4S2ztToy+Be
3ppAMlfvl50Fz/AYgX8oVB2/K9lKHpWmsvf3F8wr/kdgAVJKdk+i6SNphbHcOy8FrsnaMXSiOGBL
f4zp9JfIYzV+22LkKRn3DJR8TvtmCMFrxkuf0Yy89Q9Vc0VXRgNisP0joHbhTijlnnXytKHdYt0G
n433LiRFk9sj+oUVTBDnDJY2JGfv9yV/UDwBciH+ryVG+5bNdBOJCFTYIXYHKc240mgzyAFQDpe8
ER/6Z0kTz7ETlyu/kOfTS80NgG62PGxK3fpxqMeJZVIpVQnS9QL9nwaiozS0reIF4TyC+JQtdlYm
EBSG5yaVLXGcrxo+dMWQRW0U1K7neYwXbsi0+7Jhnwx1oFJ8IXV9z5jHQ35jH8WBfoCAmweePcMB
keBIhARh8x7G4egpdD5ixNAqTSUSNKUElFhuaFe6+9KD/bixD2m6ri9rY75mxM2dXg4Gmj4SPZvt
SYkNIyMqyjmxI9j00CWi2RvO1gYOZBysd+XQTTDKicokwv90d4Lpw1szJozEr+IrR9cWna30XXlb
3j9QjOllh97q2MHdpQWg2rU+QF/vwL4qi2e9lSm59Og3AqehTV305S08Z/HLqpzfNTs85CpUATOZ
DyfrEtFUlC2kNzxSRURjbFRJteGnKWhXYjSk39Zu1OV/IqkJ0mgWLjCWF+O2NR7D+uTVRv4z26nT
ttkiTDR6maoHL6Cq0vjLSZ2tI2tlQnsNstPmfVxWS3uzMbjGYqJYf9hRiUA1Ikz94ykz8LN1uyDI
Uk07QsNZaIV4+z90Q4OQTdmGSrxtPSO2JvuSCCcBGAfOk4HVdQulg626g33gbOKi4bMnkPR6r2IL
l+eazq0vzRtsC0CaDPorNNLs8vKy/zy73S6w6g+0lHgz8VhsXL0AWZOAEAcbb07yRhH+zNs2oM7Q
cwCfRhq58K9EDS9m86hdD6u0QAEgvUnDF0RolT1mm/Ng8AcgJIdjUcpCdS0ALy25s4fCgl0J9rWh
w5CKThylrTOe6WMJljyALt1Wijdy2lOPIrFhriG9BkX4XKv4sBs5mw/tHgUnTaHcssPJ07CGcRop
J5blN7wXywKX8HASdLtIeu9Y3qw4B67wH/Ck4a7QPBFmWjjaxUJAZ+FYAHHV5orbFYNqWfN9Sel8
RcxplC8oFUr8Bd1ay6qhEDMjNdf4xLIRYf1wE9D2KjHHr8dW1+QO57c2AkNMow216vCFBF8QQGPS
JQhs4Um2USN4y6Yfk25ZVf7u5KdXWqlTKJd4B6RtE+L3CLnR1XrliqxdTWbFeQj5xKfgWYIIaVs3
mvnEUsl8VZF8RXBbZozQJk88YyHwAeOs3xA2nruipqz07WJyYOldKuz0M+4EXHOU+V8HupX2NWWs
mNyLYuaZDyyRe8FDmLRDxgwxU0pamTBE+JvRiCMxd4BNXxvMhhOCTaN5YXDtlh9whHFOYJd1HM9w
/Mbb/R9G1ULoyMQD3emd4Y0Xp97EySy4YTrc1kJELvXaj3StYUNM8FFrMLn0N2Mu5IH49CpMmTNw
z16CxfLbe00a4HHVvcK6r5wugTNiq1XIENDlY9wR7QZg2L8ygbM01NS3BzafHqadJY0rozZ0SSUK
aHOwCHV7u+dBkcWUUTSaQHY6vfMO4zW0o3N+L4bczRnWG53AC+VdBwRbs22Y4o7M+vqz2BFCwAeO
yX+FD+aIUYu8w7IrkhRdmwGDDbtU1RT4RFKQ20jIXuHqSOBuy55yjBszOZJ94knGGfqTPklyufdH
M0M2vsPvFu1WNtpgimww5V9lYrd/snsic8QNac7AvauGHUa60hyGmissmlCjU1Z2xt6mgnH9UiaE
jzZgzCw2EvM5IqxA6tHTw2QmMW5/glmNhe7vEcGBgHL/hG7y2lHUCk4/gjgrcd2hLCNTEHP5jxDZ
w+MYjb9Nw7YF1UgyVGvOnjOfwi2LYYIwZCFUO+kZIG3hmE6+fN55eRgDmBOqmbFRMn2Q2a+etUsC
KBy+gn0HFxQLTDeIGxIRZg9yU/Xyxr1RyBpgte7PsXl9BDIjafmwb4wgUnYLSYmENbMjv4mcxPZH
Q8V33oB3FAmiu9IW2A6uc1ahbiSXib4hP9+x4aF7Ki+qC8psKjlx2zQhsTMkn19Q46TXrDt90rwr
cu5vKfE/sct3kkJbSnDC2JD63jyz1mck4RJTDRBG5PxJCipiwfDcwV8CpTgKBABse7RIELqhvvCc
2abyYGNivO06njZGS0EooIBlQGefRxIXYJ/CmkYhj26/lioAJ1u6BjXMXNs5anG9LcarFAI6UxDN
huo60ANL/zWgmmTdGl7K+Q3mjdEX8AdadhsZLOQHIHBEexKMAhrynKjTjouA7QTQN1mMrqb6uQnK
iTUdHXlfPg5x3BZfYri8/H+5LngTanYzR5/8yPaYPjOQ2hGRKz4oUoPXD8yqJ63NZaj+pfOonHbw
ry2izvi2kctA5yzkwcANHYbXtM07YdmApitZfU6uci4A/q0Ba0+7nQdNLk6Vjw7dlytS9bK5Ej//
dUDmXUmy4MMcYtURvmXGdlRb6yVc40FZeTfQzvrPh6SVZOvBLyMl9uWSSi1HAyltKDUnYQQQ4/nC
7aT9AERqhdKrKIgi6rY5RhV0HAWuoqUZNxNlcv+t3u760Ew6I6GnShCypQk3gwE0XZ17bmGW94PI
6hOihySxBgsnnVMoA2+lcsPU7y7/taRcAlD2GNtSpotePYmm5kOqJRNcrFW8IUkJ6YZdI6HQW8tU
n6Se7AEtaz53u6Ke7YjKJ6+tS2n9kBa070YRcPfdz1D2t9X+1i3KKGj3+ZmN2CLf4qV7+A9b1rEn
ZXPNdGJoXeUJrcrfHEY5E1iIockEvPq+wx9vklCGMGOO4EQuwRf1g7MhcIkQXY7MSGDQeb7N9rWl
m7uHjTM791hHoh6d9Ky5Ecb/yCs1/3Wu8uCffWCMGG3ls/rUIIlC5U93esmaMbw30xD/G8JS9Juk
xaSxOoOfvoI8N4R0ZBgPDiO7Tj5ebG3TUYcsdNXrgcSKopl2VgtFSZdq18JldxLkOjHu+Rqa4DnF
ovDrw7bHbVcup1AJTiAexAGr8sr2lBlnoIJ0bxFdFwQ75ONfjGM3PrBow6PCu0I1lMDh0Gu0oAte
opjIJw8Szr4vPJnIoSt/D8neDQRaFvrYYn3HxyH9a09s+L3cqcGzv1KH5FpcZsZH2yENHmqP665a
drje2QsFxWgdi8Ci4LOQc7tSPKL60UuFgqRFqwsj9lVO10HQQ67faai/1iVfSLs3AMTeKUV+jyxK
VV6DiHVfHRrr893HlUuGNzA0mJ67pvcdzlDtptGTsW/nLVirbaK7iHj0EPMDQSJQnFVVWjGLFe/y
yNj6TaepyWsG/qmDPit+odwQ3+Suz6M0EC4XpSaQZ9bRGD+ux547mfpJS2rcNSpo9uWWhX6HWwf4
n/bOERdAVC61Kra/gSuNGtlBhWXWmgqgeUo7Yip8PpkKs5TFROdSNoelz0F43n+UZbHc8VAVJwmM
TTsCbZgL+L0pvp20k3i/JF4Q07FBt5NmFU6+ZiC06jVKpkLb1zhoenR0ZlNiT2EKonzUSrumPPOo
t4zg+0WqA+PUBjN8lxarVLTS8nXAV+CzqZYjLTRofXbmfXz8vipDt+m5bpdk5UGymEZuKhxokXFu
Rq0ykJJoy+PdUhRNAHAVaVBMaa5Oc4qAsQZufCb/kgq3SddaQyNFDNmJYgpDqmw3af1dNOLZbvoa
YEkE95SU5+MfWp1f7nfyvKE4686XSAvuOrw2B233+FrcIoIC+6k/zYQrrsdjuhsIYD+tBdnvQgFp
E7JpPVb64fQry+IqwZj2j8BnXGDqcYzS12wwsNFa/m3uU3CpHMJZv9mODY/BXg3dAw4E7FN6UpHE
6Y4TtN5qSL3/Pe90+Cb7ONIFAcijpv5SryetljW+kgt7GjlRzafGGB0RS1qC26sqZHeosdOA4G9V
pmzEMYZ4SW+kJSm0ZnkLb/t7d0Llbn9KXMicz1ZuCvX+C5/VgFPRfjP6pkMr/mdvaXMs+R03n1+m
5ctQEEzY2EO9gYQHvQMzs8M+jZaLDw3VTARWBkQFv5m2h704yY1AooM5OS26GfGStTv0QmFPhP0Y
iEIX1MhUcIynhoTwt0jZ3UyUzwgnumG6OvTtfZrFgJTlT58TDzD3X2szvJDnUMHH0j7cVWjA620R
Qd5OoUA3Da/xNaQINs3VGo50OpZA74Cy9bRNB2vD/Ikxnmmk0ScRIPFfQrkKsmF5AH2UHMg58GJq
WD67I/qLbPQ/ZCQPvUDVkSpJPJAfucy3qDwkO8VuxXtpKVmVlrWZhNhoeIB56gqOeAnq9IxSKfIE
PgRuoN6SgkQc+bRmzPPH/y2+jaBowzwiQ47eolndTAZiCBWTTn6xRsx99GGD7fgYE1jnkDUOJ5Lu
qNbW3pFmw7fC4uMRH4E+KGyyzhF+2ubkJQh5eRjs0PmVYW2CpEbTlUdRbrO9XoFITTWE61TZJC0H
mOiXehKg4Y2tHhUIG+cSaN70crAjPlgKlYgVMLe5FMDDjFUQtg662Qn6ZYcfMA7derELx05kkLhR
T4AH0WPZl8D+K2UjJ2zJpBNXNfHfDO5NPGImDYuVEHzHFHTkEH4PvXvE85iZDWhPp9oR5Vhe4805
HQmKpuGTS6yFsSRF+VO5QyIw+sEc9C597F/Q1xjOjIwh3/ykpsRJ2fci/8kRDtnibZ1/XUJc4nuJ
EtEhazsI7rWPbY+YKsTb8oc1onmhynhwwpP/elogPgErByWUwYYRrAxUdqUYYtKKL2PN2z3lKuHk
2mIu7r3c5acjvrmRbYJ6tdzV1IswvYZu/Mh7jBXj+0uY5rtQ7yKnheqM73/AQQeVwf8nZb4WJ6Bp
VxrVUUOrBD4o3Tgk7DLD9Yz+Y+QOFvbrECbPrd1jsQ4xwhGkONwMdeZ17hX3UbkF/SAa5G5fVbUY
EzG1BYazHowb1dy3BSbXlWmZNPn3ip5Od7cbvjrtbYN+NEYkNUokQXQjPt9n3KflZ54X+7wczwFG
W0j6YtIjUl3H0rOfVkIDRIioC4+Y/J9Z8IPPN/keIZme/f+5ZNShnGnTNltLbaBz8f81sASrKMUi
pY2V69t1sYSPpu49qmpAhTv20BpiXr/l7AG53Ewc4o3E+8t3GFY4gd8b7f6nl/dc6KAKTLDyai0v
8VYeBCqu4P9IxQWNmBSJNnlwzZ/aEf3jyPXMCS/QH3cprEIQX9Qs/py7nDEiauNvTE6alYfqcNDe
26cWGOd+aZBWIdYWiposBk1z4Teq3iOcyGbGck52SNLFhxBy2PNR6ZTcM8ujePYXLhMrXc8ZhnWU
BxLLKajA2v+Svq765bV4BEiw+QJwGuOyS9L8BuWYBn8XuVWiNKuMIgwyT420zk0ommnYDd56h4lU
kefs0kcYyknEGvdoy5X9GjbhZ7vzKrCCy+ULdbrf8uugpTJF15o9R2dW33aHBS0y8I2EN9NZb2a3
U45jHVnpdNzj9ASarM80fhR53AIBQk+S7c9MO+pTkKQTEhgTovI7UjxurY5XYyXu9Tpip7fif+6F
TYbOSVhfTmeK3q2b4NMzKzwPi1FBw42bLr56HWrmpkdzYIgVvYs8pPAtfMx0Zjqn83m0VFcpvwDk
3wPJedJBdvrNfuHwRMvY8C5Oh0TKxYA2mWGHUeiH2U76njEWf4mvqd6P0xXPwaqs6tSwE717bLah
46llR1T/vuO+fd6uWBs2H1Lbca2HJRIg8awIIdx0sg8nwvtfuKSQzrtgIGOg0PfmBLDPavX0CPti
j19KfPx501anYFTLjW//Wyf/MJLOIgKmnEt8CAnd/xpY3uPkc2hk40a2kSW3qGNkY2Ue8MVH/2Gv
cU52EmC6HlnHiqh625OucLUq7v8CvE2HyJDiSyhiJIL7oTFZhC5BcirCozQ9HxD4MSldURKdiz57
viYuf2QyIw15+3CQiG1E8Nn/Q/tDkjqR72mKVRXH/dgH7CysnzOvAIgd/gy2t/4KFk4phsV/XcvN
OCKJpNNwBS+8+32C7HnDeoxE9oAPx+FEmG8oMJtSGMfvbvYswwxbmVevi4zES8zLTgPGSJmYw54J
MdLK5JjSwX4NfrdTYmMDajsiK/M0euu06Q5hiHKOTWx9pmRlGD+AIR9AZR718Rh28xOoIarJY1Hx
Xaq5IgbkbwCR+VF9B2QnWrhUUNwS+iGsH9Hnc+UIqVIOwdRK+V985FlqxH3bepLHsdRkXpcshxLA
doZvVgY7IbdWCHtCbDXureX3c1oSQ9cx9hBy9GZq4A2HJOj59POvhHMhZjTcFD6meDLP68ai6VXQ
Q6IuPnqQgTJPf5rIyhb+U2XJ7giX9AOynePhAPywOk/uvFgWCcu8fgnin4B1Ru0/i6xbschthoCA
ATLHgQrJ6Mv/Mmth3tdtZrncV/Xs8xLs8FcsjorPMyMeiEfxgSrp3WOSVYBLSb8/6+n1mDRmZ6xp
7z4CE/nwY2NJGY5BHmwcvS0U0cxPKVFVLwo+KaPyntMoifKfN2HS1598mj71/RptutUoguC79HpX
cv7TuPzj6o7Ld1e97d2F8Fu9rtuav1xqwPWDNPskhBfwkdJwVNIHv9H1mifqJVAXQfuDiPVmXk1K
WP7ZBhDxI9hsxafaOJNds/ebA17zkmMx0IWL0dp5VZm/yTPcJbzzpaqpeIl9/qYcUKY8wDXt+kEU
dHNUMS/o3uoprmbJpWCgRmNlwpHI5MzzxxzwvWCEgIR+vqfh/NwDBClRlofj51/Kep2jLMjoBVsZ
K3X6luNAbmhSwS8b0P4UEqTSO5RcY4rJv+o9VLOBgR0Jr3ABlePZG4ABbqshqiaO0HgEcz9nm7rN
V9hWJra4U7eZDbssGCGCsd4cRi974aLNEV80zmgwLro15e2yvbHJnichWsF+38S0O4BLbn3pYd+v
i8X2YvH67ZyeUfjv8f7XzoeeJO9DsfW3bT2JexYKuFqkcfk0ppaQWemgr6mibdtuACEeo27+u7Xg
VGtxxCa3QGJYJXm2WiuDH40Xx5FvOTgaFrpE4BRR9lfCRugJMbXOgLsBb2/Sqw/bTgV2buf7SQ05
qHVmNJUvUOSiBxL1vGn5iT2zu2z0ZoENlmfUNSOLQb1qT8bryqp42YtprvyFdgOYGB33EagMZBEj
i+XivNR6C5jYEIE5CRmBmscvi/80f+FFOlusBThtyxvUzfCSnaLhsB5NC4qExfOnCkZLhCqBgA4/
XxtTZoRfN97peP011wxpbTmdsMsxleLEHCleiCwPtXnqGgH11TrO/u2tDD6TDLujSuiMnrD/OmlO
Bcbb1wZD3dXoNLGv7DoUYXvMiM5PwIPZbVnUzvUGIJU7s1+j1oE9ffYkr3ghwH8r4tgMNHqS+RYx
hJXWR6s+GaqmE+Omz5eT+N3i6/boQiJNV5FnTgGoNdF4v9f1nPFoCal9X5u8Mg4d5mZ0sZauZByB
OqAYOPiMoLYtDLym7ylm50Pdq2Tz1OEhKuqcUAU8s1nJ8x9hAAECYmKiPuk0fvyUNnzfuWHkeHtR
iDJIEB9hbMccAU66lF4dt9nLjlcbJx3RbOYucTTWpv3ZA9oKzyQE1I1SoWi1BDkb6Ppoq1fSG3RT
zfbY0f4AK3Glrz8IJL+gf7nc9yytI4QEAvQsJu6q2awYKnLufPSx/3kWKVTVGo/dPziCsjIVCk08
25JnvKsjs/EM8lcnGABj5BbmOON4ki+4CWDetK/xRgewimG1dOTntG/hSFvqvQkT9cq6eqa56obI
SvnqSK/M2zXdHiS2tLKNvf7s357B+fzX6mESSmWeNA/lQHWtyW1tQVSIa+lItbtB/WAreaePvUHd
jSlCApGcNHSw0RftP4BD6yp53ugMcrcbc8p7YKaDUxevK3NniEeM6hp0/i68MHO9OTKddpWIfOXW
I7I25Bpser/gY40gEH5zwVcsfgFvNksJrjv8klTyxT4XUj5D0prtUO4TzpCyFvoMHYxUn6oL/8Xa
uRiJ6SVwzYUieLLxuj+6R0RREQ9RBAAxWAcaNDWMAfdVHnLsny5RBB96A0FFyVKRhFJdUK2Q/MY9
1YsIyOOMWPwKarF9ZnJ8v5c4kIrMUUgzILllLZz5nFm237Xo6ge5GD+MTiWcylnol39fblqSneXJ
kN8i6jl3AGl71ZXI0AOqOrD4cJrko8yoGQhHpeXhuZgkXiUuJOdN8mO6kUf76u0eTE2p0A5XQ3YP
azA1Ma+779/ZEZEgflQpqJj3R9Tw/f8vR+6IN67KiGlXGpY1VKN8GjpOLmq590FTNM8Y8Sk+GtLs
xbWO25edJuG1+JocVsd5fOSCxG38b9L7HzWSkhlSUuLZgGOF4YkTCUU+WMzElnReMyCekay3Z8Wa
W0jwk7zz2WeR5CYnCU50Q2GW/oU8xVtaN63Xi4SjDuIeIS0uHJuXUQZ3o/froVkj17HC7BwfFkVz
eAKc4pLeP1u4qrCFQbpCVVYNSkax3b6RV7Fn3Pxl7YppGdsNjjonD7sRZmKuYha9j1fXoufNjVeg
juNtHaB+Dsqbp+SiBvFauir3BTaYQiH67+qZj5ZKMadqJZMy7s/0y49ggiNWEkRukBmOpjN/r7C3
QNiOt6qfa6qAfIbZp/9fMiQCwEUw0eojJOUWv/QBvSulpjEcUMY7KV5qWWTgPBjZ3CYteC8QECPH
3SaZ0t+yfNJ+9H2/rnataty6wWxt5dwwdk4gVTjfLPG698hQoKQVdQmSTNdJ3/TfqbvQHIZ06wcJ
o5XDdOc08gDPKMZbfhInEHAPrfTc97DItjvplgvrJ3IrvCkNK0jwoBMRVCjt84K41sLZeQICIUbq
vBFmRBFtRHcR9V7wJWbQfyVD4Sn6+qAE/6Ym9lqkg9NQef/GrS0IrRFLrUOriCiLOZsbhWDY7j0O
EREkLqCbLnh/C4ZnVPXcXo/WS7z7x102Y7cD0ox4xqABKScoQ6M/4lcHzQCzzfEea40/p7P5ZRlW
8hUj25z8iotzQ/1EAq/tWTBRSqk7Ol4KqrsOy0uKRrVg+QsmUVM1Wqh8NOAz211Yg8OZLJRSmmdW
y2R4MOkcmIHQ35QcSMa8is4LUkHvADekK1VwETP2B7rQAzme6edvYM5yggs5zXMeO+JjCkgHsPVL
nJ5Yt1hC7fy2HNqJ74lPap0p6fBJYU8Z00+xFcj6QfznWUQpA1zVimoln+/1KJzZVLqaS9mfEgCM
YG+fBGy6WSNntE53ogBuD41Rv4GoVYGuSRXD2quJSIGIrKILgEh/83ZICt0MVWh2SP2dVcFyHUF7
z2UwwsA4WSP0zH286n3PY6bMOmAwkesv7Vat5q3J0z5rKmuxoL7vFwizC2C5XCj7XhSm6+YpEYAB
Q+xv3/4Wy6/FqUhL7cK17axOi3K3GFoHs+J80MJSsmWUiM/rV+bs1LLLP69pFXt3rANvonz/Yyqc
pIiwbdtuLlqgIj38+QHkBfJEBgOxDHBBm/ZhJKrANQ7eTx4Ir0VlnIjdOwEqxHonFTyYBOaFFYed
f+DMv5QuDPffUk+Cl7j5fcYj3d5hLSezbefifaitopge4YAQd3fHku5vs9ggLK3FrAp7MweNfrrA
XwzJWjjYHv/yiWOi8stc00tidWn32ARKqTKl3yiYoX8RiZPbmUBVoZXjfEps1BXNiFlZWYnomwzc
RmsmKYkA+z2LIRLkYMnPSgTyNwx7fwCmjnQpS0Ic0Ieqn3xFsDCZTLXfpx27YTHWhTng2lq4g3Jx
LrQe4SQyvfuEq2LScSErq0CWcP4UZBIJZEInAZvHFXalU9v5cv/jZQ+EY8On3yqL3f527QYqp/mh
XQLP9Z2HIlVY/8ChWUhlfy7fkE1265qexP+6YoNBvUsfI/w5kZr3UpmufqKcoESKP52yf2LmGNG/
6TgjBADPEBQs8PonsyWdd80dFSRps44OdGA6Qad4CgrN4H1QyK8o95tituCzEPwP4/DJ00JEWymT
lZj8TOZVk9kiSHPAjIpBaAz4sqxLDgzyaT/96/w6HTzGw3vomiN6BBsX0XQY47R6rsJZukqKm01G
rxbnPUYCylbAX/z6zS6h8LmWk05KqjDYW6Q1JYDKQViTwzzltZ1Hkam36OKkmIbFN4lRg8OURy31
gkYM97qIoUqOgrwd9BGebZyaPHHk4JeXzROw6f/uy0Eq7dYW0qBgdTMBRe0pIcFNTuyA+AmXpefV
+T53slSr6N9xRVksPgBxkYcpwoT5en0Ui2adND3rK3RqPk3r8lKzixEMj2RTflXmhc3d6CzGipsv
7ZQviBAfFediw5q6XV6N9rXoykqvaPhmxaXRTBHpqr5sKXf5dwoW+ZjJSS5CevD08oqGQSin8XaB
ekhqYd8cMp2q8gQz9BOKMLMLZ1lYzDucubrE5dPBCkLQCT5zsCp1EBbf4Fvskl9AyklYesrYVdId
HVJltfxG/UBDhB8ry/74z1M9qAbyERMWtF9D9oWA06xdCDLyooyqGPm5H+8b5d3SkcDYBOHZARcJ
uy//NGbKu4zeoVL1z0l7p7ud/yYCOUMzOTrgCgFp8EjuoEsvVevOrVg4/MgCxCdjoPU1biRmKLR/
7lt/DOj502RW8g3UXKOeXxo1JYoS+eXK0WzpTQwL9iplbIcWyBOdvjbe+1+Ccv+I0TleqKTNd4BN
vUVtjgg+iEHf4pavlK9mTaefPdlvjUlC7SnFFosCSGBNn7HUbK6z+BRC8TLSPJDbRROZ4mtkXF0v
WzjeX9m7w/5i8cbBPPKvAzc+mDcbI500rweyz9fzDe5LCf+VrWYitkRlBY6jE5+oZEa8W1UYCpot
wWSeqapDzf1P5pExBQk9xAV7kn2B+umIdQPbo2NsLA8o80q4oezSZc6eqNZST03YeQxqoo8Fpi8y
KfJ9JKkpBM5XCU65kXdmxXoZQX9miFI30qSkWAoYoUzXkfKTvDBhi5t2puByr3UWHWW+ZKWy62VF
J+T0DH6wxumCBY0S6fkFhEBlF2G5cT+suGjAz9orlmkOhpH41ogIqyCAnT2x8rziBvVM4eXYaN8L
tetQbRAeVGZaclBUw0ZcVGXIQ8E0UA8sFKosj1oD6B9Btq7fL9tUsWtPJk0n/JuaHmAkXliELLmZ
6hntagmoUHpm9TKNB6pt3NHIIvLmP85g7zMQUTsyl5aH5quezlJaci04XAalRCNqQApy0yf4p65b
+3q5C7BDblKGau928X2oSKjIj6iBKZlSk2exNpioUzs/v6cHx4F5vUs8bE2h3kMG787bS2pny3GM
bmAKvZ2nF3qLzOEAALGr6BxfuBKa1Ei95SNq3qiCIBdpO4ZWuZmNo3DgdoD0sl9iIhGkRys45RRc
9/XfnnpkhGwE8KT6EpukMsv1O8zjSy8DlEnPaW8poaqM6wIozaWg3uTwL5d3uZM3Nlb5l8/M1xjh
T6luOqh4SdN+1Sj+bBxz3f3Vhpcgxuq48dMaO9fsqIoUt5R0AnXL2ya2lLyEmCCSWEMHdsv0roQd
SQn8kAew/MQ4RLYxH3P/dUtVYk6EtljnOTjQ0lmg7uBKo3yshYpRm1xTp+VIqmqY6oe2M++rc1pN
w2RAIdLSrJ+h6IkIbGvvjVZRris3XaIp++6qVFjAydY2g0LixEkCHOanONeY9Qs/q67ohQE6lWSE
StJ2dNcFq7iU1kPxmMUAUkpUjTNm4WauJD40YWxCrpFV5HTVETzJR2fK0W+/yNaKhzAYsHjWEThq
WEn3Rv2mTlo+yPjib5YBls+LzO+25x7x83BQnn+J7ya6gDobDzo1JxUaD5h1qrxsE711qnU4omcH
AugjWVEymPsP6e+NFnr5y9EvOlnRTUNj7Cp21jutDPw8X0op+Q5tHoYJEcr9Y+CG4CvxOdFthtnb
5F+RUVO8ImDvjQAvuOld95kwmfMXl66hccmOfSzjUN1IQfWDCSQxO/9zUwNfksaYfetGIpGlRjsh
y+BWoVS11c09XZWyED3edzdZgyKELRwklfyVgW3BwzCkIXogshuYCpGlq3PAbEkmFoxtFTEMko8B
oy7oUXbfFw2YaXvG8S0ORs9mksVsl2DqRbq4CHKAGfESUfPS27PoMUu8wzLkBr3POU+xy7BCjtPp
+UGyhe/6VA57jJP1PdcU2i+1klge67mFGXNJ7Lik8Z1Ic/4sVs7KdFF6+YygFIed5HMl9LU1HpaG
5b5QHXmjsPWNgQPG9uBOgayaShbokmDLrEPZmAzbwDQIZZnivN9+vVC14zp6Vuq8wZGvJUmXClKl
+c+Hp5uzBM/EGC3NmalJt0GjDF/Q1BI9kiVOSNCm+K6XDGEfYFIe8A6qcJwQGR/eKhVxpXQ9j9jo
D8oLOOy5rntPC0H0qJ0fizJw0D8Nh8qnrf/m0EU0Bt173/PXxCYnnGjcAYty+82nOK8eyHhiNZqu
yIxMMpPglhK5Kl+n2Zl6pQCcopo+HxCZGEWk6xP7sWKD4p2x+fjHS/I87m84nQCOfDXKciDrLPPD
+RrtnJy6pKvDt17lPlWnLlTvE1vxtU65AMwD2kPozSckM8+9y8j6LtFvDnfGX6NVU+84MQkrhs4X
jtCtkClUGejJHRTH7u2Pw5dyaergtS5ijymW4nMXhRxWg5mZje2pkRndd/r+A40gDMkb13djDvET
IYsh49SpSpKVJi3nIvHZD7jToM0032u+gORulmTeSiNUIe/IUBGxg+1r3R7wCnTc0IS8KdlOUQ2W
4ktFZpKA7EusY09oA3NgH2+fR9sin9vbC0DSUdgYr8csgSn7znJBYcjOJxOYeTeLRBhFsy+rUlbM
6XjUppitWNq3oPJJrRVsEhcDjJOFYDddYDOOKnyOoMNfkP26wt34jiuaD9DBFNEZzojms0HHgO86
4CsQt2hS4Gb7fOQM5TNWZoPym9eFOEYS5WolQjUgNsDc44w3gE3s0Iuw9z3IzK5xRzHJDHBvFLHb
E0fc2nStGD3VegtyuNSd9fsCfw0QC4gyyq8KppkIP/WJUaqnufsMqC7U4P+HvKmDQBQGSmWPtsn0
LZU9X7zLwKUlgXdvw2zmJp2NJcAFz8Jrf+HwttT/b1Ej4mySsvsFl5RMlfAobVdVTEibQTgYSzgw
qu5t4p4sHXfcD/Fv7jei5zjQcfv/bomJ5V8JWFd2SiA2otQ+f/5lpyXvOc7faLa4a2cNvfPnXOSi
jZ57Z6iCODSn25PMjZAAUNODrUaPKZv6Vvu8Avp+7JBBuEIAYJudyw7IUxYziM1Tzp6PR1QVMuVm
YdmWaf1b5ULxqTk0UGOsdyjn4EwHZzGN8v2DH5Kv3v1JrhBkW8rQUXujvnnCs+fklR7lpfQcgYWn
fyBMqGhu4YvCxScrviBaSd5Oc6nib7FVLJ9AM5bFn5m76XZ/H7aOWm7yPfcPHM09s4UHbUjdsl+6
79HD/pBtsW7xE/EDUeC0zTKg8pEZTZZzVZfqrdDqB2B/bRYC5MI4vHXh64xXAV7On26M02LA/kHW
uL48nbS3zcmt5kr0GsMedjduB5uhPkisGJsiWnSmkG9dc3spA3SAW9P7KjfjFYOtW6OlxgyGUER3
d5ApFvW3FU7Rh9rHt9kTL9oRFlwht9ngGH5dfIB8XpPy2TgHHobIHt7ZEwMgt4lcjHnnpSnLucaI
XsKQ50TSObSgMEokCWfk2jEoHExAUI8uGCbetiyqAerf6+D83FQ9sBNVGQAs9uH6UspN9CZCVpQz
JVDc5ztS+e8jIB3FrSzPNP7VJb2OJeu3vr/pAPBKCSlZ9JddLYNjRw7QbQdBISsRINvSHZOt26v3
V42Qax0TkwE/R0qOSZnsJBHIEV0IDG4hvhWkVe2GOcNVAJ/1Mn/iny6aX8F6OeSW5oTBGoUAkdgc
S56qsIR+E8U6FCrIT2U6NtYMbeu197eAov48uLaPemhawP9en5dzdx4OqCBn2TZDg92W9okJAufu
SEa5hdKuy+tLEsHLov/z0/wthC3ROYF8IfbOd8347x/9htn/sPK0iwlWBR83Qqf2QgCkB0HDpcdj
kwZW/TSsIBdMd4tSuL76J2rhr3A1qXIzQL78h4LCZZhLSXgPZl1PRsT3UlQ3EMpGSrK3kAXZFoI6
vS+1I4CkcquL8xsi2vFQsPevP4YXZAwM036IoUB2GlPZ//+PJ7eyWin+BU58puKSERm7BmzCsRwj
KrDXeb1LrbF6vIM8qjZWdHovn1bXYNVYb43m7MxUocGJ8vHOxv35s5d9LtuEjtewjCvJVqvc0Gvb
m9Yew2+D3qtleHMsr2wlfueC7qfbvlYCCl5TmmOoQhSdHUeOale+/CKNbAbR/iE+gLrIOzrl66Z+
dRl2BFfMsY0aOdOCsmzgVazlfWHltzzM8peUEwyjCJudM/7cfh+0P3yrnIZBkcmBjnk4Bjz3hmsO
hHCOr9meOltpkreXv5//ZNCPMemwyJNj3Yz1kQMs1wXTsrBWaeES8sh/vdl9/iQ+1oJM31tU5e+a
mq+rBWUswrIig7EpbTmK4eYRbpsDksI7U3F2ke7+POKEDQdYVkP7qFJ++JrIrQZsbuH4KEWRd0FJ
3two7RYMKLeCcd14P/c2afjSlLy9ZIe6aETQlHgH24bRMBmbnh3j/PBmC+/s5jvIAifryC7TBUHV
73rxpofBOwVpSLm6dF6jT21E9txUj6mxFBRAfsKDO+wRTspimyYJfzhjZNonniBeR5CS9Xco/xkI
6mIMyteuYOXQMdPArj9ajAyAmmDepfASPxfZ6NJMCcA9JQs5lLdEJV5hvpv0pkcHgSANc1fpN+Oa
uiPP7ft8itNE/5mkdSWLvLDZB0ifInRLqU9rC+T2EWmJCN2VDMZ71zVopA1iPiMXLPZirv77MNaR
ZBgetkoVBwXud/DBu7TnJdyaj9Mb0FQZr35KhGP8K1MMKTYOQEu96/yqajaeGE137UEL0OJUY8wP
fCxOXSaMAu74gUgyCo8IueayrajN9/jXeHiwLOHJn5oxZVV2ZtRyl6BBHWQCmcFDcRFaWuUfphXt
uKsxMxA/1rhTQzg1HbIXz6ffz+VK6kfzxt2yVNqIYdUp93Ofm/TADwnvsYlBl6JGmjVZj21T+ui3
js6doGME3EcXetcf/ZVckIZb55x/OTMF3zBUN40wsvd0P2MAQSdwn8orzehth2t/7ZEBYsRWAB3m
KvylH6/+gmg4DrkZcc1xRB4wi0kjhunJyZ/dSrsoBXldIkm3XD+yWAAosDFrGslZzdqJiV33jFjt
1gyEBO37sJxjDQRQw+4YmyEKfQlWq2qBstFeWvHyEA17ZG0OcuON0mJ5lKEYVeevyVSBjACrnZ6q
e8eY0zhT2eX7hkFkGYfTW/6d8hSlY41DiTrns/zoBl8/XwJJJXqw9iZewgHzgn4bZxKAzo8mR8AV
r4NxAwhNSUaYfLXSUbKTWbYnmxFCC0gsNLHkroDeXoYz2/xL1oN6G8f5Y3Z6wgvK0YixJ1qsVXyT
g7JccyK2J+e4U0KjBNkroZL15UHc3pa9ZoZ2dD6abiWp3AluG78ilNRTFFXeTHoHx737Fg1tFNQl
UhhSidZvHoFO2UKRVAQ4BwXWC+XnRtNNCifQOP9qAVO/SZl0fTIQNFQG8wHFum8XIe84CM2ZlgZ3
FjXo7a87pxGLhLceS9ikbZdHJ8D2GgXa0qac8UU2oE6lMlnzWYYayFfqTxQhrF7FNYpLl2Qrj3P+
f9eZpUGZ4bQvYEqXAYSJymaD9L4OD1HoMUNslbuPLYJnn1AuQYKlRrDvcjmHfyw50CCP1yaQ4yVj
Cvznc8WfEPDb1IKf6YZYcRmPTq0aHAzdk1P2zsXo8Uy3mo4ERBnpXCbECNboefJhC6Zin6KBaQyp
JkyfCoDXDpPCY35m+Wz6u3KGO+CkODKuuZ8q1PTkyR2Y827BLY2BIrziza7GSAjnAyxkpXGNDNgw
o2Cb7ecFvsdAtoZqNZ8D96D6LMGnoDagAK1bzz0wvN3066ZmrCmMteDKRs48LIeUWwXHnTr8fZyn
NEZy3Din0b1apzbYacrRtP/xJCVD2M/8X5Kioa4yMrv6UKOHF2Se5U1plZUtR1gSD8pMo0kvsNVz
Pumr/62WD6JzfDNKGibT9+BApQUSuKB3wUnJZqMSxDo0iU+BSfv1U1SSTQcS+aJIoeMW0DSnBYnn
/O0MsaDfepa/u+O42Fb6+5dUMtqUpg8d5UNqrduIP5MWlDRLMcdiFqlsQ2Qn130mXIjEY82sZ9IE
gGIOxs2EH79Ln6zUYg8V6jEvRTmm7+TCYOO5bR9F+rzabmMjlRgDeH3bqulRyiEpYxiGUpCBxcDx
cP9S5rVDla3H/CUiZXwBUe2Rpq+zF0bx6tx+gdD4iRrAbgIdOeM6Gx3N2wdENOFMBbEpRBljslII
w1tu7vITaq7MwoHm58sbjseJ0p+GkGXkIy107RQkoDTFHBY3/FvoF4V8HWBbjSYoGgGjb9c9WiJW
YcyitbA+Jd9OVykU0GguSpsvFizee0zIImuonO6U5yiWYDmnniro3g4wdEufTWhlPbY+NSW9DqG3
JsHHosiW0LxVGUQkQnbacPKb4kHOaT6IWoeisMCwlJGbtM9fKHbdm6H+J3fE/bjVvE3VGLNUbN+z
FilCNXpXmK7ZdepBk9BF190KD191Wm7sNWvGBXBlKeK/OeoqQUOe6sTg5k8XVdtalsln72AW0/AM
sf6vzm9EQKNj52KH62LXTcvIEIollOMKEZN6q7GAISt4u1fe1md7QCxvvFMn/HXPcq2Tt/ZGaXkn
Ir9OwIvVfkAAsM7Rgib9McMF2BsOp1R4IfsiNIvIliONtjrUArH5tIugOoOMXLmpHQPZRi2+TGps
5U4iYdX4jayLx5FT+lx1gsL+3iPVML5tZIhIGlzjIV21HmAyuFQeHr2RRSwpKRzysvKGx22ODNrW
U2G3CiB4MB7as4Q8ST49gkU9503NkxC6jJ50V+uwtVr6/bt87DbpSW0eFSIVnpr8k0wrA3mLXGO/
kUg+nk8t1/IHamsOvG+hCNR6Yxtt3wR+IlTVGhbRJGdROkNfiCVXK23ffWn6X2k/jx8oFW6OuXDu
zYHaD0cyiZwDqVoWb7xC8Z9xPTf9a2CTCmmdfz/F/zy8GaWD/xN3t++QL8l5WBUr+SNe9gaiMDW5
Rh8V4QBIqt4hvSK+ydKX5L5gaNxoZgaB+UjEK1JqGvnGGmyZVboEh5XiDvozZvyDh/k9U1ZRxcx1
3KXJvShzWjNXZhHM33g7+aUg787thK0MlPi6FfpQ4r/6wYJMBim0ZVrC7p88RUIGJa/auLPeaYC0
znojvorZCMRQytV/5JGJMvOIhqWSpUW7ue1RN4JAoj4V1nMORl93srRsf4qQ9m5xcjjdXbnkb6Sz
E5Wc5A4iQHDNojGp8h0ZcHscyBp5sUy2jkoL7/BnWugqyRCSWeAUE2T3z+JOKGD8tTUzvSZcBLXU
ncXUGbL9ELklgTe/W0YBCqZIXD4yobbHrY5JMxVrXVxldcNsoKLxIfhXn0NMJUvjCFX4fiahFPHy
elmvSVDmNQXmjPcaMlM+6uDQYXvtPoQ/uF3v/bFnf0GhxY0ZZXhFRfI6Q718UvSIMzfMD44EcY1n
V5wrLzAzoZK/AZRNjFTDEuBfBrWuFwVgBKQYPsrft/0ofp6Vp1mCJDQ+Kgk092+0qYwkuPYGZTmc
ipRXlSTiufuJEABpd+ISTCKlIfqyLSqbauXSQAOBBuOy8LnKWBDpZ8rDes6JqFuT1xBoUwSW1zTa
dBJKmi6pTIuN5SEC47pssC3wFgZI5El79mcs7EBiKFdKZUaRQymaU8OI0e+sWp6vrhFbfNot5gJY
Rjh8QWGDF7IGzYTy3BmR4jeFP0F8L1Wm53oUpy7JT35ZKZg22A7Kwb2K3oZ/M1Np922MR8Du9HU+
dcwr+g/jh5JuyUrMikRshwzlVKZfS5iU7vMQsCPm67S1KfZPBaxiixL6fv7XDCqAGlGRTYLd9kcO
2Rtd6d7vG6nMrssyMlEIqv5kd7UKBLESZDP4N8OCH8UetK2Dgjzlc0pEhMa2DLREp4tCL7IsPI4x
T09QGD5X0uzLOmu8W1FO1XDUwIy3EdjbQDj+iaJWE7cobNkcRk4oB6UgsCRTOneipFEv6rgmC2Y9
QDmnXuZJc6qA83l1Cw4ie3SYGzMbvdHFun1Cjnc4NZwG7UwSDF2YaCHPMKRwpCgni1mrjTNjL/AZ
5UKb0mt/tDs6RUtOAbjoKw7T5En8U1Lj0JYU90y6ieWENki8adRa2P9VX2N0kc+TzdU0LJgiAhlW
/4fH4YiJF3JVAjMtj6ULz34I7jNVvGRXCVwSKDs6DeDT0xRTQBQgWa2UzlskrbFyfaSkuLvqA1hP
sw5gP8yp0te+kMWWY6H8b81Yl2zZATjtBk9xo4D2ZimSE1tHk5n/WykwxlT1YRWmiWwUBK64K5Hp
Kvk3DDjIdar1KFDQsMrxpwenRLbII6016KYOYnVl3ahigCjE7E2Azldriyl/+uBwbM8a3Zc0N36V
HIHC12gj5fBWeScVOewkVVDXadpF3XaHJJnjhZ4BrIDT8t8LDE1cFUhP/2fcm7tkYV4Mg+ycMFRU
QnNkriKTZ0T1rSddDkMw/2/n1ndcLtfOuNidC/34Z0HCrrQa6yUExjWltoqL2fJUeY63YVQgVGE1
hwb6XEqzfjBDf6B3n27cFOmxI4fOqnksn9MPOVH2PUn+t6P0OQXp4S+Sv5UDBbDJYW4qrv3mNY8a
E4e69fLUZrkw91MBse5GjHJDPsdYABl1V/GmlnygIoL9FVsrflVEO0Oj7L5VonUD8FlQaTL6rOdc
NPDQimOD85dapM9SJYoq4DaSnNuruAn35ot/NP7KX7yyiJWCYnPU7pFheK4wl1zTlAiokxLyfjmJ
FjcA32KU1zegQLbfxWOaHbx0syh8kC9ni/NoZ1N18EkNVTck4hpLfEoBy3nMTX+w2EALoFb1oqdp
LaP1VkFRTGdssquLB4KYbT3+DiBQ6ZO4lChNdeikeiUw+HlxbfX9KaWfc6mnx8croT6xfWr6wf98
2l8mS5i33eLkFhWDK68xz0g7X7rkB+ypK15veBvcQhYChXeQXzz85pRxJLJuPFakDKiCOUYaHrDa
TXlghIOD9fy34em7p1/VwMAXD74nhT84nv0CC+GutglCzWhrUhrwFLL17i7Tn7P6G1PLu5UBf8In
6v8llG0WTIl/xy5w92N00mwGEZvlbxSJtF8W4VyFenbAiK147cQ/pjaSiW1Cak4b0fRp//lEfAIl
tBUVaHSnudX0z52qnYaMuO1Pkg1dKwFwfgrPRgD5K8dpnuUNC3Lhzv95fnvNGFiI6hufRot26Mxn
u0E69JxYrKInXzoNqUjAbPlLOYun+SkRkRmlj7XcuGSnxGwJxlg4uO0Q5skEl1ZlX3XO48O3FLL2
x4MT6oJAp9IqRa3fNEtazjz0x9d+ugGyIeeFNOTJLhsev6lRQHDtCZaVVJAVQ2cHgbU7blNAp7Vg
RYMq9hyCU0QXkYHXf5BRyDiMURw9umE2Y3vT/seU+ZrUiy6wNrYiLerwlAxJJ4aDz0fEMs4bt+2t
hYxGUrOZvOvRqBYU4JWZ5EflD5HMPVKjt58rEfy3Rw23WFmdDuBKmCXBLrJuRI101xG2UxjY0a/e
SR/C0m9huj2TuvaQ+AqmxAXW47FxmUpENbGPh6F4is0vTWbGlo9NYB4hBNOO9xM4siHcLesHC7MF
Ma1iEUbh6SiKcvW+yFPPD1D6KC5cI/jEb+rUtk9qZy728/OLSe2DWn4UvpHsp0CzYq5Q1QkYGCLO
C2ne6tDaGy7t6HgTzNY0vQ9/skb3Q5y+PcaZRzfifz59wdY5cTIIH4jI8tBfLUW0WVRtIvRFqdy4
J/LeYTotNh7jfRU/SopBCQ6ajz5uQF4jbW8T/tntx9mOmGx0jbzQpJ/Q476k09/Dq4IvFSRQheO7
tCtSGZxPw+mPQ2BhwEb+0Co54i9ip6UjIoJINcA6zMIMRsqUr7SWUH5volot36OhdOc0tto8ywhm
bo9sggF2oICSPeXRrdKG6jbqe+xX9IIsB1ZAYXo4zTeLnXSOoT1UDHw9h9yVrwmL1+qOBjU5WL8y
FvbuvMKf7S18BfAgzqnvqSUbxNaZFcP1VRx1d9olAOBtq8O6bPsFFN/mQWYDeH+gzZfr2PSiACOw
iGHuqZHLPrzF1lo4qhfeqje0juUjpZ9ikq28EmI5qo3YnjRAfW6FUrZFH7PeojuPFy8uD5yvUKY6
nT2jM69RfomUHTzOHL9eCFGVlWI2KdO8ceCKz8fSUCyYLKnSBMAWwC+Xp7HQ16q13zhAzpCXP4Sx
c4iqoMNkY4qeAxzU9ntxornGlIGjRJH/3hi4HzgX0DFSjvqYhjaoNtDeXpYMzt4mfzxMDRHfilJV
DsD7fxA8HtIAtefuD0WmQXHC5IFeug9eW43+q6QGkpxv43GaqlYBrvStbSivlaVwcAwTAeG3zwXK
QBeRKZUNN2oLCoEOsyUGN5Hneno2Ea7yIdUWKwPM2a7nNDfqccOGOUa7omWlCPAbMKzEOazwm+l4
tv1sGAQCWgjuzdCxyLTN2WUaoj98RMqAG/j5Rcy9bzUwdANns3YpvkkyUJAqJl/Jep+x6Vhbr4xX
SfURgD0JeiSlx1sOSBr6wuOP3YyJ04y5ZRVXui2sZ7mc5FFo5KK7Zr+ExUIXi/k0JOOmkahucwzL
pRJPduDMle3+o+wJSqV0Z+RwlWEilFRGoFibUbCwW7b+dOifjQifb4buERXkgixKRzKKJ6OsCs+e
yC+YolxTyCjcYYRJF8/OOiDPvRcfNlixxC9mojspOcbo/WgzZ9aaUkp4mT8v9RBaKgOIvbXsdjof
QAErctBVGlOO4SVByNQEcRHRVrshN4pIoMDRtmDbsMIghjn03QSR+0HbwCHHG47pz/5C4UkWfaOy
n571HT452M5Btbh89tw5KmM+7JXEiBTQmU/aPMqZZXvRdsYLxIhl719D8txS74467PAukm9BOFKI
9kgIxHY/WIOWZtaVBQHqPJh/cKjGlf/Iv7MAqlIvfRf825T4I3VKBnx6DlJm5LodaFeLs9ZS3/cc
uGkzOoDxo2kllOAgIaeBAIbYsFCMjV5BZ6I73S3ng1xMXyxBLmmdQM7Hk6an5dvaR9ehcRr4jdbk
AhuX6vsCI7E921DJOTJh0HAh+HBiZQn28MoutxEeSjZVSpmhtpegi0jddALYt5G8pzu0fOpsjyoL
/i39CZktqMrc8h/LbfAKKKIhRttjrZcm655pdZAar4KLkY7OtQis8ACB85fNbiwk+v45TxRyL9tr
xU+cRifWEB7R+aByRZnzyN1KDAWZk7/QdmWeqyz4dlshtEhCCQfE1CAlnWNblLN96JD19KbQStxt
v+xEEGmx5gnunAIVKGAujL6feygRa79iUJFoo3kRJrKf7v0trM5VoFJ1V6LPWs9oruXO6imOfHR2
/iS2I4qdA2/n1wWofZwJuQtgUtiEsBk4xzgJTsZXWEfFUr6Lci6fh9kXQsGrC7LoJtN4mmrMM0DD
O8C8WlNppH40TiCLI4PI5czIB+pZcX2jbc7gg4TMf+OdMwtAYkQOpGrrfpuFLB5/1L241audB49y
x43qEuuuclZohTeAv/OSU7sxiPKVzAjrVvuG8w0T1veGZY7vLDgnocZJH3dbmYnXP4siUTO9WawL
7w/iLsxWGeGSycD5wQBe4XGSGjzp/9WSIEFHROx8YBvTKa/ZFZmijIiCyq4lkar4jfUGOqoN8PaH
oz0hWXZRORjVl8z48HyKrTfZ47AZmYhIWLm12TtC0aH4IrbjL2Jcwt40OfNQA1a+iClSQuvPJ9TX
8iXuXg1ln/Jj014sDp3SpEBfo7MO7qLkJlHHTBvpUM/pAs9Fbvzc1ybXTy69ADFbBIadpMr76yUU
SymksIQvY71SUKstrMQZ+OiXCTfz+q/0l0PxQsKmbarG7GEeCoB2xIDGKhmzSBD9yCvCradqzWrr
V3pkAXOf2us8BH64tfi8HHjL616TE37MnyZOSKctV+w5z0uJCsFk3tHXGakfjsmiyy3BD/EDgacm
kwwb54WhKlDJwUtrNk03GLMVqzBwqXpnhwxHf+Xwg2ih5sbm9+DZM0AhPnTnr6FIF/3SIf+Fu8Ej
5k2pTETImOOkUilNvGx3cu1s33auqHBIRKLXPKOD0W0YAgdELhRSKaHf7tPPm/h7dVqSKcxHLh0w
lBYRC7v1BaUEZRwg2b80mY3nlfkN0Mi78jCEDBrUzuTxycTo+aUv+0lgXmGeHd4+KyyHktzMJUzl
+5DiUOAFNagVuuHcL/ImTQL7yvlACtdug7FLI5EZ3pw2qQfxnrmGs6rl99xUZ6DP3Prful/GtceJ
NJKSkPsjK8Wny0TEcZB+WRo/to4TpnWr3kXVNcQRL6NC6qhf5DQi3TwpxMS2Ho95EJamSyww35gf
/dmkJlYHAvFI0BBiRv9lsNVpiDJUVsaY4nvO7YyF/8FKDuHl5Y38USsGAXp6jDUyUzIxADinxMrA
G0QjtowrCFqjB4rH7t6AtQAw7qY3P8VUrhkX9JA5WBymYvdxijn39W81FBFISIuqBr5ynh9fz20m
HuBJPLh4QLKD5YHPhpFtlTeinjYViEeDKYI0R3YwBqQA6uW+gGGM3em+A+mZt/eWljl64lfHiJR2
yXJHFXAsynEV0ovco+hBtTl9g+R64QTZMKGRWCVR6owQ+Ngj97gWC2Q0YAJ1G3A2t6lyQ7uZAkGZ
zdwBSRvC1PGgz7gnIdgeXYpcEcTq2LXCa/Kk8fnjRbwzAfUShyiilWBXxDffzjjDu9FWsOnfoQ/y
ge/Q4mUM/UzE7sCVpgkOwXuFS3nM/ny4RJyvBorc8eN02R3zTCJn6B4kitj0BV/LE9XBmXFP5yfU
s8nje1OGi25jscSkiJSjlKBKPZWpchRCBtTFsMHY7EreGWAH1PYEEc4Z+Dkp7u8lNuUkYR5gW1aK
HGi6wOKS95RoL1C1IA4FqMJrvQ2HV+4Wa35SzBOl8QlxAvDJbDLe3trU1t/9fSycnMD4MDNfrZYV
7xog98FMHF4CMC99zTCy4WMjTEYPqQ82EuN4a3mQdr7VJxcdTXW1BI2+evW2y4mBT/Kvr630WtT1
ZXI+2KRddoe2kBx/6E5b1eWF/Hne1MLoBMONx8jVqcD3DztcwmF+9n3QrGY1t1Lu9N2d/Z92CKdY
axwHutEkpe7cQetSVtFe82JtVgRtvj09nAV4P4akUVU9U1qQeSMPWUdETXFdKoIWXSEyUtytpddb
In5dcxqMWGGHt6vxD0uyyhiscQ2Inf6sXV/flZQyd0Rfa9zr3rFMB8ESUXJxoH4W1QHf/YMon6WD
CROX3atMlkxNoLLaBU+paIkCfhDKufeyLypqGvHMx9ctfibFkI+hhf8IY8+aBKrCsDO9SjZQK5rE
Ez4hF61KHaE9PbMSNmwMug5PWmt41qjnoFD5I/yb+x9jXsX0kxHfOKy9EccrGFYnTBLlBYEve/DP
nyLk5Od6kGTNhunfBaE8LxIOy8NBvGMSH7oK8PX3jb3xNKgOM1kpj6Cw0x1Z0AmcrhWkt6oc4akV
8fOYOkBiXh+RG2FQ3U+pnWfeFBNkVCD5LRONs90aeIgzg+mg3K5KzjSV0/OpilJ03YLH6fXAq/9C
AZrKwp8pLHSqV3okR7gxYhZU3deiB4iuSKaeotF0Co/Rah3AsiluOC7y4sLH6NhqoZ+r7ji3BtSw
dgg+WAxCs6cKjHZ15ls4SbyVmnvWg1UMmmelxvViVAmCBYJR3nLqz0IIgPMJnyE0kEu8d8NZmAk0
di8SJf2fKjDtTC8mizlAGStd4HIFaLcdsUgkRrqGYhErvJhMiL7COFAV92wzhOsDMYXKXSr3qFdr
TNnmkwUZL0fNt2yE9hLvLkQiet9aCwrbQlxiFCdpmqkQpQzLSWoPge8lRWKSGe9VU27bOL3y75be
CsQ2A58jE5Bp3QekGtHfcPMoQoom6XjsM5rNkJHPwRW6pJRVW2qR156W6qVJuXnfgg68C6NmL3DX
TUFEvNErKpRWC7GMOkwnIeR0VaB/ZuptyS5qRCUjgvzT1YUwnqCss3H0y/WABZv3VsbeC9vDREBG
FFqhul6gP0mVCB84kkMOOq2ZB4Wns4PcxAZh33i5dJbtL4CFk7SSfGYRzN/5+vnP08hruaE3yiwR
x6WuCokSfumtwUqZ2ZmeFAee5o3BoxJEKinzVFjOstHx/d+fi39uZoc3zMtZL+i2IRZTie5Qc13m
eydKdcZEAT8sluU5FCswqRoewkCMS7V34Dtg8OKRZK/F0EJq5LeEVbPsbwU9PMDIsQ2s8+w+kvOd
iOEWC8yb7CjGVuEaC3ybHuIw3yf1oWazJoRumQWiRTp62lrN3qzWSLzNVJhUHrypYErA+zIbNdUd
n4dO316pEkYyi7TU7015B7vuELevfILYFM3ZC/GXznShpYlM56Bruivz551nmrpw7MTPvl0EsVrb
KBo8r76ukMdHUpU65w+bOjCwgDNdmmr0SlhLjFvwjCd/bCkV6uKvkXc4w+OW+DStWoMT34Ya95SW
FY4kiPsf8ybiizfAxclxYRalB41FJe8XVdqj6DThmQvbJkL5sxYYuEYgE4elMDd7PElst5f3nwv8
ZP4C4Ovqj+J/ZHYCw3AL4NpZC1JxHBjahSmFweGYX7Kac2s6ndGfkcvKXbxO9Ugg3guVRFU2FxAu
6AC3nwg84NzErPI+yDDtrit4yyuV7T5Eu5PAzor6tgRBP/8EniipKKslJYribVAW+jbLdhN5/5Xt
5XHne2g/i82GNqBcwsFjgxkBE8ge3gVE010ArITyV+fEAo12jrP+1Tal/mXkCp8ZuUQBNKNBiBjK
rcf3rzLydG8s01o0rQCst1jSoadOK04gL12tQrLJ+48SlgJDP7Y8V33OTb7SFXrvVf1tY94193Gc
QjBBpYHEY1J4LBV2GNesvTlxJ3ZCZ9vY96Ap7VxX4lyIcdqrX6b8aQC4A43vUgYVAiXlez9nWMR8
HyvJ+S0k2pc4u/GoGupSMJ5t8KHzyv7pGYmjYkydgVXYP9y+eW3+TqlNE0cYzwReAwWz8pR2dU+k
GUjVPM1kCOuIRq5K2geptiurCnKQyd6rqyLd845T30PCh8Ny3MN9FK9ogBi27/rVeOzQfDsnqDK/
uEfE/wpC0p+azaPgzu91tA6javNN9I21X/WrmapIBehDZWsg3yvdLG+5xNMhmyDdxg0JZjp0CRXx
nCawBncoYjcRwS7E4VXWa0ZB9k+wsLAQ8JguoFQL1wZPgBuQEF2WSIPHee7xH1nFCpVPr1MPPLxd
+YXR50p49pFQ0Dm9sg/pCWIFg2tPoTyHvjFXR+4o5qTMGx/SsOV0VXzmqHLK+DXDOnT4hLMf+2Mx
3RZ15lVTq2fn9cpZkhA7UazrusyTebkdPfIhEx1qwjnELoSRcVvj6aEoxfy+CAL+K1Rvrml5mv+A
HDl0BVs4q3WZSigGax4CIpJJN2HJobxk2r4RHBGK5yAzDp5u2PG4/4PXt7bANIRIDMolosg4ngTo
wX8PVcPQU9MZ976dCqpokiyI8KEgybSoyL0qJ3VXOhv0G9tbslHUIdlaqIEZJILwbmxHufTWqkML
vBw7/o0GvSQJAbN5E2y0A4fqraoQC80fxxELYaUKNGuMCnxDeQsv+cOv+twBxrH3Jqm0SQ2xblU5
LZCmNkcDdaOkWMQJPWvlDmqw1yTQwCD51it80ugSpdiJHUf7hWG4ELUBYo4lq1uiffj/tGpccqll
nlCDGI2fbwZLtFp0UT9DP0xzMJArBpg0A7htDALjehWkogvFa+ufMZ5jY2l2Sy+HI8Va/Lq5Duvg
54pBwENQN+/3b3hlyu2ErDCUdCjP49SF4qqqmgoWrxnDp19DNHWQinTnG0i89iJDWue5yWzJuSgY
D+4BeVTRp8J3z4XTdv/LiS7GEV5QNHUdn7UtbqRpXQ3yqEGCdmx8yUiltSpIFu47zBW6NYMBGtEv
OJvzXogBUVtIzO6fPM6pcOSO/H8fwzA9YqJxcfq1CbefxN2PWy6DDh2TIBa/wJpqz99dAcYWqG72
im2cbFnXYBDIb7/+8hW0AR2gzbVRUxCQgdWP/98qmJYBnQzqyrTX2KuTr2qU5amqfbB8gVuyaBdc
8lF8ETYlBJrW7M82UH+juwGzuTw9/AKw8kEjBMx+Iiu7qJm1YaYYwp0Ff7iCMTRH6mMV3GvHhkZ2
iSF9QIDfrTc5rG/bLG8Q0g9wgjXY0W4tLBoaKoxVwojdpVaB7znc0UIjgnZi+cwmlXrBn5YkIF/k
aE98JqmB1D0sjmG/nF4bYhUXb6uBRrz07beKodoM9qeEnVuGfGTX+6WoBvKlL1Q1wJ2L1nih4xHP
fnTvYANB4keQzV4bLsoiuKjFSd0WGC+lXdITtoK4HdtjOxQVzwftq/MLXJYBrzgWkNV/gvw5IIP6
t5oEM/lpQsp8WIuxckdboKlJshUH5L5ALbFUbrAL88Y5IlPIvNNX1yDy48hKlpyur+/9ebinwfww
5jM2eGY6whDZzjrDNpmPX/h3Fz6+GKgSNFv77ILFq7LR9WtHAf0R3Kc79yTctfcbGX74rdiZTUnn
yBBy1RdbW/HAVBfE7XZ7hl+Ks9VpoIG+UCMTppV63fhDSAOBhxlue0tDrb2oKc/k+V8djUdNVlv6
XzKEzfGm0SdpmV9O1NslQVGffxoILQLDqUnR+63mh3xG9T1lG5zQ2xuRA+V53dTdGhVC8EtVxM1z
Ldj6+IJMndQUF1301GYg7RY9+lHJ93zFf/eVzUss1+L3x1tPXF0ZZcJ9vNWRdalSjvT0wnucv/to
HGz8nfxt5VGFfWsV5YCkNSEHpYt36iC0JeHG32PCBbmsoGTnSCFnt63k1BxY9PAMdzgTokevB9oZ
ileX9K2KYX0MOrVAlcueiIIi8YrWpB6xKgvH9+I5QiizDFIQbWCPg0kM5dYkcUbtVHSPDN7bfEY9
GMzoK/3Glxc2+4HZAYa/l/wiwMgfibBlT3ydfSTwfLSbIMwrDX+nUEE+f1STrphEDN9BbVyGcEQH
av/mNq5x4exS5qojMQWe+6x+Q0CrMv+WKv2JKF6B4Fu+OziKRp82ooz25NTUoZVEntGx5NiZaRUz
DuSqYuFSO4D3fCslVas29dRv7F3PtKehTfbWnJsynrLapjTCx1zXzBcLN1WzHJ3IYLcveX9Kc3pb
Y20dizAJWEHplQl9TatWnCYjRkip9YU+CbGg2EXKmCOkmXpvbLWj/vsVSQfDta4K2GD9GGbffNH1
OYT6tiQUzItJ/qenhVW41f2JNjBO4JBcx1k0TJdw3ksYKoiOG2MmMVNUD8nWRur+uhCCE43KGJrD
qyZK7Cj/tsoBmFi/4jZwckPvhKab853ryvSJqp6nYY8n2K1eX5CnGidfJvYd8DpWTcyfUMPtWw0L
XVLQvaRbcbO69L24i36Wxoypx5ioJon22uhwxD9iLgp8K6BZ8PptUXMJ4Xyyj8/IPZvqJEWne1K7
DBrz8Hds01N9mOIxcjgckobP847EdaHcqvlsev41qUkWmV/HF5lXnN8J0ihYjSc7YGpNZQ8b/Jdy
tPh1VxKl3p+eiIBUPs6v4wG+vvXKOmh4ZUF5taesGTI4/KfGbc6gB+eZamHVDxz8tIouUR6+I3aM
kBv0jd0wejGgrvvZbqKPMI+zG60sP8naxsb37Z397Cr3eXkpyPGA9U/cHSQhKriXN0T0EEc5Wdsh
1ctQqQ3224nSHzu7oHJ4y4b97md0Ut1+5vCtztQYlTndV2nG8d/TcuU1vhlEtjHKNTqNumk34Wni
PP531EqRV/oLniKkovFuincdyPFTx676NJPMuhAfFOf40VefTd9oCpWxdWzroXt/57OiEbeMV4oM
EKNeRaAF6kGZQDgCXZgj14oklhR5iZFybNo6UaAqZz/1/07vArlJrh1/z3zjr/sVK9XnSt+eYZvn
XIEmY4rI/0VEaU+L2yYX55VfU9iKqEoIKQPhW6hyu+VFmS/+C6a14cTWzGnRYDIWT+RPGTij+Qns
nk650fX2kcndKeZOaOzNsvj5EzqIB5hhyT4iM5qzXjlLF0UpbLYxatcUh3VQ9EcrFnFpw6Pp17Of
jGkK95wIDyji9X9EtpYQ6daokSfEY2xGToKNGcNEXFXdg1Wq9g1uzX/kbt6ftY7mhcHGoH2faU8S
0NO2K1vx6JkHtNMJ135UiBgyn+tE77hRG+zLyRDbB8D/rVPtmwqmyvRXPctfsZ5TcCt21odJBgzn
YttuwERBiKa7L1xvUf1rc2zy0UqO/gEid3R4H1TA/8rGkYTUJTeVF1KfeqHCb5RGwJ0EbAJCPDmo
M+KVWJv7Rl299aZ+K16MiBk5+5X+z6cGtochhCOSlH129xY5qIdBjNMpABWMN9WROCsrXnq9t4vL
XEoI5pQ5BHsuGGfbSseXiE/Bd4y3/o1eCPzkNd8xuwSeUQJS1GWCD1Yq8SynIbDGHYNkXj6luHT+
WP6hsiQDVkjV9ndBp0UGtMNmnbKSl7OM7i39tsDC+cNUS9pc7dcZTWmqFNPdVFA3r6Mu3AXk0D0/
ch/A5OMVn0umbQrixp+I44XW9FEHKoBoE1hPIcXsfMBW4xWhSyAPNXq9MQAh04x1yItGOKvKMMGa
74sZqKBKeU3UE/OMA/1TxsGBnXHtRaAJ8rrDeCnkLK2WySDHl78B/l7I621kU2sipjNjw8miAC5k
yW49Zxc2Goa/e2qA9gmnvnhGByXYMCwS/wAprhBrPo2ZUhbAq0DOPUpb30eqOT9DtW4d/RXhHiqb
cAXLWxSxJq5DHiF5kzyoZ6/vQ+iTYIGN4LoVlyF+vcuOBRYDvcG1T1VqoIjnVUnZQt/amUF+0BwE
oYSwlBl1CN35rQFZaaRHx0cwgouDvyrMomrCTuTT4CI9u7jQrhlQoKhJZK6FK2+mg2/Q6z9aIKlD
GUVloapvI8mRz4/TJaqGbVx6RjHkO6vyjrqgMSUSAF5HuaRM2gXi6PA23YTGBPff7d4X2iNdMfPD
tpcit7qO6RhGPY+EHe4qfzEQyeGuFkYnDP2O4ExfF5x5PiWYvOamurPeNVAlxxsZJOApgdgACiWW
GhldORSRe6HElhUlWEciZckBpDNnLVPIex/vWejnVY3P7h1NXdqFgnGIdvSy73ClDq1fwrLp5l7z
yCpMKAG7/S+XfMQFVZPR23fRiOtDX+Xn6qrBKrdKHuSFiU8Ce8CAMLYbHrydMXu4bygsNsKu7ueq
YGPa4MQ+y5ca6RsOiZ2jelg347fLEW1V6N4hBG++iPl9KFF2IuvrvAh0IhzeaRJ4FjIEOXl5wxWE
4Lm4SrDs3juSUSM4RCfdmDJFtCEYhewgnlaVBRz4mJe2UuJoNll+Vu0+eVbb2H3NXnpxrc5VfsGI
7AhCJu754XKzd67Is5624jfQ9xw9czqEwj6Zf91LI1+WJRTN4ICAlZEtKAZlC7me/Q5ABRKZyv/8
YG91pC52zKUNckh9P4q2BH1UrWFutF5k0A+tFAK3TWpWGDJo5iP50GdvriKTlEcABHH+7wCJ/57D
+0SBmxk3G9t6PeX8gWJ8yWy7H0MCge2Yr0wEuKkE5STeD7Gl6v0M/qrY8UtoKgoifrl/VM+8Mi1m
srrI0IKDOwFScdzqLBcvC4Nh5XIGxu85/JyeljU2ShViqUHi4oD+iXTOcS2fjw0NF+DYN66z3duK
UeKq3dDdFKHKROZZDpNfzSGcvPgGSNbIONqQcBdF2jZ8MPl35TLXN5JXaYHFXeB/eGCwVlj92o6A
dL/P8SKrLchh8MhrmDMBV7bCqEYub4bgFNxzNQ4FMHl+mjjG5LP+3GG3H2OL+M5H3+fJDJtZ2DXY
EA++XOx1/rKRsUkY3GvzqhPVltLqzMD2mvWGCcwGIlS/8nKKuXOTVV7p63PJPNAgJA0LcFCDPVdW
7LpVDVIVwLkN6rBs79DUoEhA8M7sRfNI3fGSiiooGe9oKOpoRNwsYIHCgC+VQ8jA+gOOF45gA1WE
AJvA7n1TL0bOX8nJIWyBtM0gNO+FF2CZmqWGQfZ0MkA73WaeIctiAgiH4NhQ8yjO/3y0iv++1wKe
dU8leCuSZ1yY/6QRt0dfz05LSgK5HFjPPYE0N7Qvb2c+yuc8NXGKDIlT6l/uUPuLyR91sIJf5Yk/
CMJOcvBAuouUS3NVPzSYqS1pky98Qs2Hk5Y6K6ccmBdOPUC2fAOZIbDOS0VpivSiLFIzWqomVuZV
9pEZ+A6BlMi51Tj5fkhjnAkCsofJOLRw7VHyWlQiT94dA5vSvQbzv/Nm1npgclsu0elFncUIuGZQ
UsNm1P3NSt5lcRhxSvAbuxGGW+gFk7Dz9r47jOW+pxMkpHdKDyo7ROeAfA5VDMJKS5JuR0GI9QPC
DSbFC20z8BNRnW+xwYHaDGMonPXfnB4XqFxOWBaGOnAMcJOVMuoQUHzKWYfLRPqKJatvGs4JOhLW
YloM8weNlk2bT+IYxfNMtM8G8p4iQ0iDkq/3foolTsIFZGuhar+R61WO3LASBuNDO7ev1KDQGDaA
+yXWfD99Y4oKi8Zvf3TL1Rii3xTJ4mHi+KIqSIAqZu3qUm/Seo6kqMog/OEXx3Su/6wAqg7XxUQQ
tEFUz+mE0A75rQTyL0cvPD676U+0JFNbFzWWELamHINDEjKLiQjMj4qHaS2u06KHGrsIIAnEJx+T
UwHHhep8C3iNAe0GQYkCJExEwVKaO2/wuMIB1Jo2z4VxM1jl9SORpam7jq01LhKf7XXJ1SE24+sA
27fYJIfDoBv+vaVogadyu0HS/4FYeAC20Z94BVRP/iJy/5BzbN4aX28x1FjSLPzVFPTIMUCH41ZN
HnL1CX1l8QqUMmKIAK0wrlwLviNh/Zs2tzs/5OywqU4YujpE8NfvtAJdrXMt79Y32yGoiHr626Hf
dvbqIQXii1Cll+oqIyGpYI7V25VSk7TevHeXafCHdNdrhxaDi92l8EY07UrOyN2aEJYKHRGaJIkZ
d4apkxRlJ5RT+CFB2XAMFxqwGtxrAzBPqpcBANLRMqyOvKrF4bDVSuFICxvKVPhMACfttLx1VxAf
Ln3zTOkSHbc7j0A4my+jikjml24wg30k5rmxvN0J5Vnd13Bx5FfaE2iSOkVizStG8ihqlso4LK3P
2ufFqSmEddAjJgtN8c9OHjiI42UXd4osOUuIWCuF+8yHMlvkzfULRQdpCPkjPof+uA0LWllq8/ZU
fQ0lapX0aM+CjrA+U1+ZmV/jjah4VAqpbhDev/L1TiCPxAXNSdlIwkBG6UkJ8Ey01fi1k8F5r5aG
B5xGUyuf0OcQMFctyfTpRJiK71gjZvc+8Lzqa7xWXVjl91rRwY04GSYVGrU2PVWdW0I926QzZwzz
If0inTZ7ZqYXhdp7Tgp+oKAF40UseeVaaAHTNyF51r6rTlCoiL3ZycUFftTmWOGp1y+gb06/f00m
vCQNGjdN3YUrpAlPhcVL7D4K07/L7KJncnIfzicn/ZnjlqODfbg3107inp5VyeE66SwdnNY0SCYB
Eh4SGGQQTxThe+YCt6jWt5aKY2VMOBoDCkb1ADcMNhMuIm9Fn8ZDBvOw/XR9mBNDT19szM/J4G0y
RtfvE5PUsjr8vy6wKD/mmZVwNzfRZOHywnjC8Kwzh8teTiJeum6MRZj2+Ptnm+b6jnrhmYhvkxip
zZ5xHlEXQYUl0MBBPf0hJ/DU7Zrq3zoueWwT+ea1YvaKP43W8gh8/4z3GbsSaOcExnSfcm4NJKdb
6kUzZnqzyN68dpMBEYw521C1326cpfOaWgu0xq3Vv8T9Ba5edGWZ8kRFrDZyJti9fSiy99ggPBEq
bgvc0c/xuuZ5XthSNnFPk7+VyG84C9thgsS2IXLYJGel5PP7sXFYuQPwUyZrsMLSuiczd+rt0Wcl
59CVmw8i9+apIDNaY9b+gJhRr8oXUBUMorfH7gDPId87N3DMu9Hqy5kirBhc8skmpS7lXz060/j/
5LyrSKrZbS/cDKUrITfu0geeuHJt5QZXnqmpBZEWqKfJmK37NL36Z/8jqNadqsud8mwUXzINueBJ
M7HeWsCk/YYbqUDYi8Oh7KFqcDYzGD2hiY7t9CCZoLp9yu0KQrNct6vttFbOQjVG9RUT1ASJXyA0
EOCW3MPbC2k5ug/lF9N4MyVCOczUT5aISsmJUOH+xC4pUJ2At/lRqKibGQxofXG8GoxdtrAMuXox
CBP7mQYlcQsO0SFY7upBkQmW1tuyaV978aNrieXopXHOn15/TlEa7OvmH03nZ9mpLyv2INii7aVv
1sgPXDc9HNiF8jDcH30f2sFSmfhGLFsldh+6sylu9qZeF1H4VbOK704ZZyDTU81sNNXCOgoUDNUX
T8uJM1EIjpYaHYeIKMGdfYaRn7xONXTOIi4QcQk3tRs7nog+riKKECz9ai6PR6fSnCBuxloK13G/
wP7wpuv/n2a/51w9TT/yJbpSda54I66tGDxjTSK/rk7XO7ECig7R/Uq+FY+OKSY2mQdjVNi7ky0l
Q/NbM7kX7uuDIUTKusrQhJYHiPNzDvaPU+nmTUvdQwNU4hiKomrMt1j44ZmLvaKkIqB+GCZOlSSM
48SkYNiW8cOGB6gfSrvcvyZNs6Tf3/aA11XfZ2dGVIfNvTHWVt5yMsTxuNJajAm4RD8VCaiVEbNe
7R3M3zys1jNwQZrdB6TNi6u8hncz+BPm3v+tZRxa6Il6Qlk+PUV3lWpFKu6vphaOnzitcyES4tOv
ynbvOesW1Er/x/DDR3cc+V6khtVlo20Uzf2+AunqO8qimvHilEowSPtExC1DLuw+HfeHuB+Ln68e
K05zbfPh2UhqknjYtpgEenLM9GJgrVKLs9WK4S6T95EBP3UYMeUo2JzhgRPYxb9DkVdk06wvtolK
TqOgfnzpy49ubz4t8sQFj65Z/A215I39bjscGNf02Bpp0wEvMmEaaK5YXur+0rfkVSrpzyPsWHAj
U5WwwNPdc9Wt15GqRuh2p5vbvKiqgGZ3PHQjKkgSz82sAzEZC3jxxO0QakZs4g/v7bgNvakfEWSA
vWtQ+cWcolHYptLL0qyKlQovEqUlSvg9GkgfeUzBrcW4c9rYlojKkhOxSgaNXStFteTy3y3MMbQ0
W6bmwop1LyIYmuzGgLGAbKz90Jo90DOH9NJLpIjqPrgrxlKbwqGbgXzFOTyQDIc7d6/J+3Ph0zuG
f7NZEtnbJBRaQtGxtSGaW/kXXAC/tNE+wl6GAVFslhsa2PwNVfXbZwPDfI9LbujvxRICEjN1AMGJ
S7n9uY8DCOsrGyoKu2fvI1Y0FNEv6oNiq4hzZC3yFISQc6UVlx29R9OFvrITG7ysas16ElT2L8+A
tRIKE1WWDelF+M6v/xAsLozOUf/3/0u2e4DICJoihYdb9/CgyvjUDFo9qRqTocD+JqnSEHsOOa4j
rjv0n3fmuRN0K/ECSyVYl1S/Lg48eNMrOMlikkrb1faQD+U/d6uuFwS+veuNiJZMmkt+QhlAwhB5
rnLhsUghMUak83NztE0wpypBXZuRc8fTZ8pcoiHxWHq7JO4/3t7x4LbUefTbZpxpa4tbZ6asfoiO
JdOFYyKlvgvuZ5DV58ChgxmQU6ALZtrsaWyZmrxBU7kNVYvgQf73Nu0PqllsIqQIiZup3oxHKUx/
EliVhPwTve7OzK+j1nJwsyhp0qYn/30kDnVv2Qhm4/wg99SEGVKlC2stdm3LG2JcHNR5T5OpJ4Th
4XfgSx2HoJo2mlI62LmfNKntArZiAEn6nPKC5aehZBWuDofW49SVdqT63G/jRzOiLWypl/IJ+FQ5
pco4fx7ZS1IRWSIvPNq+Nnya+J30gSJI6VYQT7U9tB2TxASaHTqgYDUf346Lq8fIzIT9D1SFQ4L3
tT+szBgArl7a00jDS/dhVrS7bNmUtENVPbEHxGt4Z9PMHeyAN349ZLblhQJXxeI8VcPnedY8YJpW
cl7HsMLnzEDnDvIOA+O3KwGrSQcdioZ3+yBlEjCOSag8RLdTScdkab4wT1d675B+sHePl1Tbhgc5
w7mVYuRAyr5FHd6+eBErb+Pn6TTJhuyXRzzRGXMYBgOVw5URzZ5KIbav2MMXF+7b56gsBcSGd4Sy
MSHyEX0eV00i15gIMdgaFtn7kWH30KZlem7GO2GKY3NnF+477Ttt7zwrXt/EcsSrN3AI0gud+wgf
fgxvhgL499zsx4O/wqzQ1+kRQw9wCU13QtEb9wW0H/Rz8sWjsPDLJ9W+rvwXgutMQSn010PbTNec
A988tMQ92PR04Ur+ey1F5Zpp814k/jHJwwRbwEyafWSSfBbGoIywQ5Xw8uVoBB+CHEflobXYXT/6
r25tPIwvkGW43P+SxKCO8mUHxhpF7XFVy25hZ+kVqS1SjbGtX/u8yr1IiwutHnRorywu9yV4pcGN
GT/GlWgAl7RMQF8ajPgZ7Fc76rsU0S/hBspDvOc6DAFT+1lXovcAo44iKzd0IRC16mnSFnbFKyuv
FMdkBX0wg1bI8BcyL54fA1BWmzMqcF05gk8XsOyBepR3aOj1QW3Ka24P0c6E8JCnh6tnmprCJ7XK
ZHzJnkdNX72w1k1XhvHvukDijFaXdXpjYhnEcYCigYDAowmu+T9J5ABTV3Hjo3L5edUfgHjH7St8
18VE3E7fcGamSj1UAtge8MUpCvHRQ50lJ5b0OJchr+4ERF19Pmw33U7cDH6oNiJUV5X8EI7KPK9S
DXZRqKYHGc+xEfFl2ezOdUsc5xedwlfNB88jGhjwiTBXj0d80xZXRIHuo320jpDkHlvbKIelq61H
41NgbFWMjMdKqYsTxDnckXBeTMrVTOWwKTXZ3MGFl12OgAhML6Hi7o/Pyv3wdz1T8aDVbi/P3Q6u
LTE2oldty1JcMffQ2M+rgssttDgQLHMaASLFtYztLbj8bQ+oXsHrNUzqd4QGYIPNUyLL0zSfJspQ
aI90K2lMB7NrcyR/sT7D3gVXCmceyHXlzAPi6AAsXwPqX6HEUXmd6Kq56izhypi8WxtZe/hX/UK0
UpbG04HH/5i0qfVsV4KoPOm6A7096VIQUS4doHaFVjKZgxQuzObTmQw7YoD1owLHUmJTe7hhFdWy
L//JGQmfFO9ny5lmTBksmyW/MdvxX9zAZDLdd1BNoiau7Ncv3HdgZv+KKiqG8XSZmd8IzA4HAzDs
QYTlt2ALMdnvgPzNAr86CpmFo12I91Zp2S1LfQCq3TYH/qED1DyM+Z80Q+l15ZbIop72sKpvMJFK
FQhmyDRefMBEyD4ouNJUmPp3vHLfzaZ7/HOn37JJSlfQoZJ0c6MyeSR5PifJACKa0zvO+jv+tPFH
fcrQB47GQ4BbEzdTz70YblXuChqoi5jpB74bM9b1ExdrMR3ZKliwNUTJQxQ9FZjAUqmghlFiKYxe
zE88Csj0YOuaJATFoWI3mjCgGwzFwTDMzoaFluc64+56hncf5BXFLRoMWsaGJpwjnhBlPOFt5QCc
qII9vkla6nCdldqUX1fk2KzGrdOv/tK7jfa1pT7OtQ8I5kCiONU2pWwB4vGhkK069HuC+HBT2rRk
e3+pt+hE03XkJKPR74NZxKOfISWRUzGh18b6ErWO29X380wRUkgaHWK9lOk1xeYbV9tb3UsNIfzK
1AxNFZLev/sKfgJl/xyoQGOd/8Ul/PnXq3fIIhhV3keRsioTBnrToENRIo8m7P5L3Fdr117xpgqW
9OjIA4mUamxytXBTaSnVzyJ7IaVvUxh1wr49lCa+MERZx0Qpwij3YU9JqgeVJThUIOKDRrNW66UU
Li/K1u0t5MyorQD+3ULmV1wWLDkCTfK59+U+nZwpdMCVy6CeRg9ZNxhUP/j9TurbORiBnp5vyL1t
Ef6yznc7epL8pUeXnkRFSoscwOT+csP7Ay44Bjttbk3PLQfARwdcyhcnFiy6srYaPyGpz/r02MFs
7YcXPxBxrnZ/VNjxavNrbv0d6YvjXrzhcwaxiB3lMCDQvE7DqstAdy4PXkrXBNqik6rAH6VycVji
LRdmrnTQBjsy4lTL/auqGjHs2IEOvz/tPiMPwI/tBUgmeVVWE8wPpDokj24KNmhtBaK5ilvesN4W
5UkJasE9YGgPhcly0AXrkdfAi+qViPyw5pIRFzTEBudS2C0EcfIbhx0HaANwXQ9B+OxtecAVJY/y
geiaow7hwUD4lko/v+2MeTrcETWmA5ldunwiSBa6k3emB4SVQRDREEFZWbIYIL1e+J4cUWQOVuh7
O2e6TeIysAtyxLot+xwyf5n2igPyfLUYNPQJTTiSrB4rW2gXJLNDT8fS4M0+c5h+KP9gFkPMrn8B
L9SlzxlnDTn8NZoD3uAYNDEOtviv0CUWFoaYW+f3cXg+RBd1EvpAa56+e0ccoxE2JE/XseLH2PTv
CmOIAiHRwNgDIglVGj5x8svZRujkSSkROJCw9S3D8n1yQP+esoSW/M/3Do2nuxkT9rs+W4FGw5QE
av+2gqKcESw2/CYzU+mcDt4zPO4ijzpqnlDIkEk6/XuFwFhNtF5WVEByqt7BugGRl9b0PfrnUOQ3
H+QSNTZ99GR5/XhOx+3w1Tny8KpfC6C9HM5ja9MtrL+uELXZWtZjB8b6VSPab0sdMO65FClHLk8e
h2L3NSiUkinZ+znzgXCMJZVWgNBtBAfT9AXgwP9kn83IKxwZ/VnV/b+aYcSMHRx1DTbozPwB9XMm
+jGJ3V2udqXI3tUea3qTPuOGD98UmZwzxvV5n0dLqY6sf1gi/Wzcco5PxaO9HmLc0yBjC1fxjtzZ
mOOKhVrYgY298JfoEiULFtQetUGEfoYVMeVe3avK2oEeGRNr+ioSZOTqDh9uCWjBgVCUrzv9M6E4
Ue452z5OVmTugsOBkhSvb8vZ8eF5dMPI0a6KHKSBjNYcX9WrXPvhzw+icUeP4b1eqAt9M8BBX4+b
pLQSilQsaSFMGmfoclp4sUZtdJ/g7smaYYdE6oFXYSuYgtdtv0P236C3OZgdOBv4Zu/38PiYbUKe
TwzzTuEXywK0Zwo3Rl5Np8x5eAc5l5jARldxYKqo+fsopPedwCGeVSSJe0qU5acbJsuKq+tr4Vjb
ezSLc9HLSGvZG6K1tItHFgjm3cgCJzFZlxbLqQJ6VlHIBwG6oWgwqYlGn4/QtgLIHxNVN00It7Lf
4JAx62eQj9qsZThxe2kHUZNGXHFsmunitiMnak7tNFRUtf1SLkvfgiaHPo9SzQ57lCyEz7Uy4aeK
xXkHvkYjRSnmyJ5udqYQ74rsk1KAxa3peDC/HcGGY03pjR78aQb67D1Zm/QUx7PnyI2pychLbMlz
UrAtQEyHJuyZ6VpX+NPoBD+TkPaFx6t+U8X3Ktw0GahNHY3KaBCoa7bL9PrsAqau1CKTh5iLgI7X
0gHru2MqhRIjVMY0GWKfCuSOBzXwAHhvG1DnrDzfZNuNCO4evTujUnt0QTLQkQJAAi6hJZhlI4LG
TeUKQ5XhrQp/Lcl6PGeQrGuASaumbxub1x1PRBR6AsutnNv6+3jCJaROxQ6177iQSH1Vmcfq0pX5
WqWFhy2RGq9sqLrQFoxHZ186L4fxKEbnlcCAdbiWjuHNSFum+24KZhwp55lLdI3CSdpPnUbYu+E4
oP2KbCIicw2Wg0bwt0ZJwhDhEZxV1hfXA+hcHZfGjt6eEE5ZFZLZLVwXZujoz58vf5mDJp5HFVFr
9s4kAoCL8gGK9GDC7wEZSsYaMd/STp079LA+lG3VypxPS6+IE5gxEQ7QgV8MZDWF8VdTweU6T+WT
jxFIO37sT7AeeBfF2QjgQYSTweXNJjDpp8eoHxUikxhW28jQFBBBP4JY32SUXl0IY5RAx5BfCiA9
/fg84U4BzzpO65L76GernK+N7XbizoG3/BeLnZ4GuxUHhySIEKg1gLB7kpEocaLT4+iO/5B0CKlS
1jvXpq9r8WW4lD7czv54Wz4hr4RNhF8SOCaj27akpHy5624Tsk5qAUH8oHYCFbhy8dcgB2cx1muw
kqVQn+l7ss+B2eZRaJFoAhTH5t5wDBCHd5kgURsRqIjrb0paVnD45gEZws43Bbgw3HVVOsL6dEGr
/JVP7noaRsfeK8RQe0oioO1W4+DkQFW2pnr7XeuaRF2EATN7wDxeG5cc0y5HxGrTAu4Loc6BPGxt
/xsfxzTLWlT4Zi5SrZ0Yu9Uhe8ZlQxqZ47bACIUYwlyFXk50QAZj0Se7+VlwDsLaxBbzFDqmfu4P
LxbuXpFF1XcZcbgUKUj/g41SdcQZnp1DYawMKhjh6TwaCxZEobebR/wNxQopEyVXKqQAWtfLoZKX
Kft13mLPceV5vuZ4AuVroZmXNTvLiP9Q8CF6CPuviQsE/wNTqS1ko//OTGhoeWYM2sm0TWAP2Qfe
ufiH090X/4Gzbg4Km8n22dZtXYHqMUu87Ma0OvPRusT02o3trdn/HJ2vyUAiUW2m6h4loKJv6zZ1
XYryzdWPyUnc/zPCGkyZsM3GJSWZ7rrYN0Ort6BosffNCangAW3bRpqJnQe53GzNsDEFIaxLd2jr
Hpt+Zn1vhEyU/rITztE+okq9hlG3Esg1+I8GWfXfh5PVLXf7TQRhVtwymCcG9MaNgpRxfpGhFBL9
zjJRo39CNmoECRJZIOjFOLhdLBIbFV70tWEkoP7ww5DvHN+RWBk8Gv47JD3hmoTwLwQM4QQiCZrA
9rqmaPHVFaf6ngWeHpikMnxVAY0MDRap9TswaPXkop31/PxGXnt6b/fJDJvy80D/lSbWn5iIzdqa
cskzJBNwoUEfSAX/Y/TAZU8I8SdaX5NTyks46VQFKDwJUQxlCBLQZnMMFWGMFId3GQdPUHLKPTup
B+hpRS3sTW/YWISAib4zIjXGpaHyBzg+Bhji3OxnKPe6JxRSXftfJYePzzgj+UpvNOZKCVwoFTMa
iLxLVJw5YCUjYnLCukuTBhwVgDEvOGbSzrTt30t8bKMsNR/mttNs9UIyU0wogaxTSc1LlHZ+Qgh9
53CwzZQQjtBecIcR3eh3eHm3Els29zc1UiU0vccljMnyKvFS4CKKW5IIalPRM1ofuiU8vw9sYmZ0
Wnd6dZQ4pSxlnOEr0lGXsKQOxuEGTHV5BteRTTp7jAf5hcHe4GVkyX1ZiQaGcsgSqTp7fUCkjC6E
6jGQFZEuzRw7fAkFVQMR8JQQjUUXIrUUFHhE0d7XCaIyp6NIyZboF/67OLav3x8G9XokrO8mJBpL
4tjEnGKUpYBAw3EXrQhxbqNnhw0WEm2Gguun2q8mzw/VowBupel9SE0y4XryQtuhezFHfnV0SzKS
jmlpicuyNdMhYdLhDsgCsZv5MJqnwDDIUDGyqaXDZLgjP3RRq10PJH4fEckgbnIfIss+cG61Kjx5
QiowBIqzJsrOfuGhlc8D8Ilea6GYxJh+Ohm5ce9e7B29VOLh3G5L2N4/2K4+/SgvT3OYRJqrGDkq
vb8vwK1oBzp+hXwKoimGH2x+mS5P4XNPNRHssjEJyp6hFDUh1bIAKBlpH3cgJjtqcSHhRwTfYhYv
jmX3HAuT4Yx4wv6z555B9zu8ZY3kaSc/jqYoZBSAWyl5jzgyVfFf6jM+eANkjVAQl8OmOM10BagH
+NO6ghpnAhFEby7W3+IM47EsUhwkfYcyNfx2I9DMJEN+7HsP1f2zDQ9+xpKrhBE1A48YHdXWTgNX
x9KwrMLlz9VzX+6qScShG4lSHJcTsxOJeLEsHE8UYu+GU6tgaxFkngJgVbcCQm6zq7RMTkjEYe4x
x1JizIEAJKfW3JGBmkNCujYqFgA8mgLdGZnGHYh9BK1U7oBrX4BGqesG31ttziMV3VYr4pdgVxeL
YidF+y2Nn+/RtGsecs+3g2tZSo0s/xZ+j/5e660ozSVWIdUMi6kkYBFHK7KX569gF/E+CBMyXwZQ
ZOG0LB0BVPFlP7x3lrdaZaZrwn9Kyjc1VcEYhY8F1RXzAn/w9U76xHFwZawPcOnXxjCoBmL+298J
HkN2a5okYQQMnPXYaYTg95gOBth/sFCQrPYZKq5JID5C4vDPhNvTjLF7rpLH3/Vqj9kmGECmdh8J
t3pW7k6ZJt1AunZOxjqsrgY1yXW7VQf0X/VKkfWrAuj55zrvs7n2LZRGFeNk84QCHFtw4bAES7sU
F73MBlxIsL+W3PdsWLhjFHHfninEaWMD7buMZxv+7eiy20nBXpOjRtSBjLCzi8hQKwNSLKNWtKNF
/2XrFNHAaDeC2pe7RuTeIcNYYjfQmtgd7bTEchsh2CS8pSvcTcK9VCGsvY6zzZEkaIbd4FeFZbla
bCN3wsizn/v4pizoFUbM+h2TcJUudb4XTPTWk+NaYXN3rOBCkmnddITQWe80ObftLxfMHEjZVd6b
scVJHwPl4cJH4t4PqW53VfIQ+jyITvbL8DygFE1a+Mp+Sb/OxO841IE4RdB3Rbp+glnBbjk9VYY8
5Q4mD1dGxiMzo7RDvy3/PaqaMrJNhBN2O8Bk/EP24jC7hpI3ubjUu/raZNud4+jG3cm8qP/PX/tX
l4Pjv8aYcRkNfzwUqo/ADSLYCYdiR0L5rEdUP8SSDpa+XbXPpYHttitjL/ZVojqlzwF+9Qsa2+43
85cl1T4JQLS4pGBoymvm3gxJHegHgf2iIC+H0uqzuMwO9HkiJuxX/b9YsAAov0kdhLWaTY+E0fmb
LpfZ/8qnDyK9NC4XK5xDlR7D1X2txT0qpRkLReCDJWRQIlBf7AxmfdvfkFJyeMINorXagwcggvi0
uEFXdu7V1Butb0wf46GG5zwQQLSs0obKcliVtsY1pR0gfCtS9ZyYAh2S9PLZ7DbjBlhjQMNFbzvG
Ri1BzJ09XI5nWf6SPnt0vr4uazhk1lVYH/1GenA7ffbm5hw6e9+BAh0vbWUYoHMOkEzbWtE1Z4gX
KLxgZBjb+9HdNHLkLcCWWUfKfKI9akzdTNm3cebMvTXKWIO7GG6T1YAHwLN937I2W1fr3lL1FMC8
lki97q2Kbs7gHoBZa1Hr6Ju4AR/x7gLqoJPqSntvl8jDlnNdpZcp2oCHxlwIZ4OXpDWY5ddQ+UTH
j8W3RoimlDaPwC0V+r3dA+1qtHu6TJGS5Q/C+X4+6HWLSFzcvP7WEdPcK0bihBYK77zXDwcWnDRK
rPSAgxvPEb9Pj/OEaDwxWi9sUjW92MxXJJdKb2HNifjg3EN4VzmLlJLzHauuSrpAqeVSyBo3bikc
P7jJtqgdOIW5aLkWP7lDMr699VuKDSJbRNRfqhhWLqtl4sHgeWbZjGGs/Lg6OjHSQKhXAYoKN7Xq
wpmGyUAB3IoyHc2p/ks03YoL1etvo+t+w9TOtggefqS/hsvJyG+gz6u/d1flPJjOtyzLJebhSEqQ
/JlTmsiMbTjLSDUs2bbOBzk7SibiiljeXZwRY8YKz4Meb446SdVllzUYL1B+7N4ZtuAXpe93Su45
qIeSEApCrfWGIjnhHCSAva466CIbf9gIHDwNbRm5cDVd2jj9NOP+3EBSpLZ796joghmlJTm/8V22
2KeQ1yCVm/D3+QGZ2S7SLmpqXkxXtKMLN/E4AppUOqMSxiZXZ+zhkudubzGD8+ip3CP0A+Rz27WM
UE4Mcjgk+fzLUgaROvltpexnUwTea66SzpI8SKlSJZB/XjRgoTJlFjK/HSEFFkGbUz9t0E8oua7C
nguSdk4693K6Sp9NkXcfNRuro5cJrkNEm5dJWRYTqPgSEt6NbTHkz3wgv7LPZmoYAM/E7JXExovw
E5A/iWJQUPFAceLX3r6HJfTDkL+xtQD6iUoJfgR40EfyNdxxoDxo1UiO/WgyQ0ft5z9ymF24IWyO
vvTO+y7s8MVYFLEteAJdfl972AelgsaLKAKmPM2E4D4Ds1WZtDTaHP5Na7m7DvEzaNY7BYDXPBiY
so5v8kj2l3YhWe10ItZ21JSwrinMYZaiVNV2QrqJ3iYgJ1odVskgqXnpYg+is46rFOqMGIiYKK9T
JQsQHemvyIklE4FsGwh2c8lih2Pc6lPyHnKobeuP85AjSusDlq258OfSU9wI52p9J7Xdniy1dPQB
Jp3sd2VGdbLeKCDqgTJPyXN4q7TpUv62w89/gWDeuYihXB6AMOmz1ux3NoKj9TsiZQpUq9o2SJyv
qBa3wnSem9aJev+ahW3SF0itsuC9mlVoRSo1inKuI5vxOvdupif9hBL4NpYvZL7clJ6Fdi3xSSiE
ZvmSNZq52cXPUD7pE+QzcYW4pitUthoZqRBTj3D2ZwBqJSmzOUX+6+MuYhM577gAxSADmwAo5LAP
h6XxsLhvqHfOgtMY0YG4yRwWQ9oGENZ+/ZHEM2XsuH1kCAhs0A4i9/AogR4oJxio2TYHD57Gyxfh
rYB7fQDSo68Z1E6LXFjpLMMlXTdHxP7CKf3/tD2Y/gTuR+3trbP6KYfBG6g82z890BMJ19bhnAPB
Py+/L8axCOhyXE/wvYb4jrrghj92ngiO0TRBVkQun3NRt5HpUwGIGULRKIQLlcAGaD8SZ9QslndN
O5DC3x79lo/MbIkSnRB/mXkrmaxX3iisTnvaOoRHfiJL+LtqmlN6O7VLelT2lWUtieMkORTHEQPF
MNqzVUJOWOoVrtms2Fp0b1FVT+pnBKITDypBo8mkVCqVzevspPmIkXpk+G+N809hsoZNwhJbecAu
8xk8NocIMmVJqy94nyNv8zQ/Pa6BMxDMc3xjdTeHpPvFjcwFeHsxUBAe279s3G8cb0KfupwUuLge
yHgHhTvnpxNORGIVCAk/+eg1mztb1RDfJgS/vtzcgBvzicbR7N+uLK7RfKx7/xl85WEUFwqTcRq0
2QuRG0FBBa3jZmGNPag/82Ourx4rydWjO8ajRHQ4GsOKZWuKXwHQgjmukV49AKGAZOWx+WgMPX95
RHJBQZpagFBatCG0dhBJ/ZTHZ55mhAX0Q2E9x6ZsladO436xGx4ULdvD1FpyyLspBj4Hq5AkkqPp
OL1mhfhixTdI1xEj0UZ2IlTWrGSuUWBx76pd0x21WWRyiO/x0WZUZZWJhKBqjOxhcBxtEPBYcLsN
0AgTv4Hl+niIvZvNZHyELPBLnyKtAuq9r7Uw0T4u2JSiWLEXqtV+U0FqODTHA6IZO7qIkPom1rW6
cfacwzEsppvJmLai+ZJQm5FLA+Tzb5sKpaeL13s2EoIjVKfrhQ7J997iImHpTfjl0YBF3iD8k1ep
avA1pohbWbbsem0Uibh47GfXYtojinrwt+wfq1ZVrPAEYMoWj18IRP6p4p/DAwvr/wEAAycWcM5Z
10XJomkvIY8+3pr5+k+UsfT1eYDLaOamrXXEfRFFEuj/vkdxovQwV+rhsDiNwh7PSxZAvblKcVpt
wikRXgATzT4wX3XUyN5Y6WbVjcGToCMkKe5xzuqiT6jMO0gu4fuEonPdeizbCLMcoiUeNe6usXr3
H2rI2GdtsN8ayIycizjaB2cO+nFF7vgLgyw9LD5ZRqjkUI03F12Qic0Ro8Tu7d7YuFX2dX8bGOlR
rEPbfnA+hFH/Wwnvpmdswxe/lG0/77VNaagorx7OjSiDJSfd422WeV0CdthCsn6ceyKPB/Cq50KX
dDGJuu25qUpGH62ZvBTu/AWCuJQ+3iYfZ8+1kM6/dmH2/4UJj3bpEQFl7Yzg4mn8HlRf/5Z0wGVd
BZV8LfTHloexvcCh2iemU6ldVQNfeOXVsBvchfOeamqcn1OyR6Gm/Gi1+H82M4YKMYoU2TOZk84h
wyKs0mQMjoNVU+mjZJW9sZumsqKtfSoN+aNuNxH/ygufs+AU+WIG2MC8wCrG4NvRcCtcquSADhTl
RGK5CXr1eL2h7oLdsdPn5XyHoorVznVCAoHeIPt6wrOmqzCK2o8eKj5Nzsoxt5SKa7cYWB26+BV+
g1Hh9kAX+A/kEJFrLE+tlkmsDd882BsTwj/lrUNj0bx34SLEqAv0+O8oAvxz+nXKb+bseN8TB9+X
sKmzAlVwqpb+s+I0t+0PtSA/+dQta47zIkM9mprz9BbsXQpocaQ7pdY6b6CeqNPLkC7HSBfnTynr
5Ifh/oQkI/wBWlQoyHZMhzgoqs+isM4d/09Bka35jtvY+0Qov9vwlm52idUP9wqKU9SJd24ODWMs
HwqqSqtvvbCrNbgQQPmSTzSbdE8Jm4PXOCtGqQFIduuxVHArj1oV01+e3KHt0DW5y82X460D2DjP
p90HuC0/KtQUMX+BK3QVplyg91Bs1L9DV+JZuHiuejcTXS77fzL4YCmdeIGWK9+TQ3GkIoXb15zC
TItLcmWJp4bO1ZpP0JRul2MhbahwL7h06LroUU4+lykqeMC2v45CU1zmjghMkDLihVGiWykuw/of
ZgU0KpoFWiuBe3zKRpHpgncdEGfKrdQDlg7hrn+e0SyryBY7tlLSn1Bs5Bqkb/71gvb0GnTL3su0
zdGK3NfKKFkp6iiYJkP6Veg9bsWvZh5NsIBcdsG+O9/XqBS/NjTs6PMstJVoix6em0TxbbNbRFXL
nWRQEJBd595QPKZenGIwrioFgqUuZRA8I99iWjcqPF0XVqZqnKqGwZgmkxNQrhcPNwWt6gQoUNal
hR8fSjnLz40REPDJu1fgch+luQ9dnK0e1niFdR+C/p18OVhJEhM7UkH5lwhCtzeAVgB9HwCK2jna
4i/JPFULWmJ63aEYplC23mV+gjw++R30tkOgXQA0pvplI2GtbLnLoUJq/3pzbJR+HraIrv2/JeOT
iytj0e4ARo97h8HTauIIAq1IPQUoKBWYVTSXJuRjI4pM0vbkeHtL7tyJ9cD1BpQ+fE+BVKT6c44Y
Sn3OupRc/y9ya5qd6sxhoui3mQhfkSKOx9C+jW7sFmaFvTzLPglbn9a00vR86oIuarRLG66XUO/W
laT5iFihCqXaGDWkwSpePODnD8gJSxCY0ZqmqeBFXWrQQfjOtzxUYFg+TmDbI1aXpBX8k8lbrmFS
T8cM/fNAvrhCkz+et/94qDT41V2NIUOVqvFh1VJS/+hWy5YVWboazOSsUEpBoz06x/v4VXxtnz/T
IAUZLWod2eBkpkJ3rrKksE1ZYmF13RRL3iXd1CB8kPaYSN4dlDXuHbHyG42z6gHrueGZPas1xKfQ
dIaxJtfDEHDKpvuthkeoC9LjViwfd2amVAehLMSRPJCLoWz7003frN18H1BgvR+VFBVM+kA2hL0h
LBzwxOLzJIehYb/mi9mbeFwWSGlEUV1C/aU1fzCCEsZ+WKX9LrFptuPY7L8J/6KPl2YgkSNzwkQg
fEkQZJG5u5/3oBBjccori6jpwIptj00kSXx3U7pAv0LOrtP9y73UoExr9uJAuVYIvObgHQCekJId
2zcEXKrFS0tE4DOsbRMhVTn9O1oQyXU3sa3/N1Uli0OrNLUXwCKW/mwzLWFrHvCSLKhEKryyyB1Y
7J8MP3jYs8XNiTuCNgoDGhHyMkOFxmAXkWI+Twwjoy7fX9LQAOuJ+tLLR73qWD0m7HDm1Pqt/NYb
f2ZwhSKUDvv1my4/sM1VV4TUjxqi48a+str/b7/GGZusIYYvQFcEmh8f8XBa5tUqxL5an/4AchGw
ikVunqoOKK49DQ1KLJpFbYXkgxGpj84MBNVzbBqdL4B+8jrpZEwkIyiEVAcsmkFlaWZvNvhBl7Xz
5nJ4xz/AbNTq9vr0R9D/72k5lLyL4UNNdke2zRdQwqTgJ8eAszq1u2Q80FcLYalpf5dH82qIx7Xy
qYJ2ll7dB/noFpMmuK4B1ggV9+6qK3fttgmlY6V8RMLZjf8n2LGIe7WJsjkYBHH2NuOzylkzyl/Q
X12+RfQrgb6N1tJ+RrYirdGQ2DXljZZQStIPcQEf72wpg64qcexmRv8xViPJ8CBpeaJesORm7hRO
bd/2wlY/AeOFEY1/n0tola9gU/U8Y6jm9Or3sF6NMiV4rteehNscfKzGil2CYrKmo4E67NwvxgCE
F1MNvC+qO/J+ftYblvhXGjz7Wud5tkfWq/3IHxb/eq9d6HNZcreh7EbFoVWIewqZfHoum7uTcv29
/bvXTX6c4AYy6THnxuhxxpof+JUaAxmJQIAPWNcVeixp3bT+c6xKBOdUAcPdqLmTWtYMYpWR2GG6
Axn6AAHHXsEVLLVdF0Ekzjgw0jdIgzFvMu2xfBQu9pdpYsZAWnBuPnnt5q6h+/bkshYaTJxBXngf
ZClNY5eQpXJtpR+PpsoMqa/50jgB2yRX2jUf4qoRwfl76nw3HYD14QW38YMU0ShJQmhJ8aLz5rvB
xFpIoIHNhTW8lbMPrmum12IVtpsnwB9p09w+RSHQHxRnq1PQythGSoXLYq+x91egsUpDKBAXbMq8
Nxbqvf6kv90jQ+FeAXwwm3jTe4iNO9m0Bxud0HlQjvY/hYftGVUdBFea0EvWcG/d7AAt+BunFFCz
dbr3s+jWb3VwnYchAUGCtVpa5XJmcxFXxJcPmGuXyyE/b6HiL9M4CVsppDimBWfiWdC1T18LSqbe
6kY5H1AQBCb+SuzwHpu8HVXk/isBhpsCst+txTiel6CaPNeDOn5zejLZLaIn9tihiYgknQ6+/efz
ZnQOqiZq+QI/WkyQYfFFPmHCnoovnZPBwfQRCbfyZwRIET6Tt3d2lM1P9RknorwPX5A98pGGx4g5
81t5ZZwD4O4f0odmhqomZnfw2ikCXLIGMl/L/1hyOS9uQ3kBHS/0FbO2BCH+kl54E7DZXBcmK2Yr
ygGvsWFxCwVPQZAphTWh7YtwfAaEb7ktnW2vb+xTMUyl8zmnWlD7wIakDtxN6MkolrRSj0H/K9t9
oG2IhTEMTLF2UpV7Fg/odckjUly9xqgBkcffgU9KzVQK0M2YIi+eCMix1j24a7Cn2xHa3iU7vb7+
hrhxrP4D4eay+ZnFiQKXF25QxmWMeqSN+c9IcuJUgMb9GYp50dzKQqPF0lJ0cLw8vgGpEqKJRce9
EXxlK2Zn67mqzt4qei/kB0MsUCoVZ6wIq+qjXQdwNs4TGoyktG0WpCEwZUBrsIlh2h2sSGuT0hWq
6SLI0USWJsfepYM2tV2n0roLXHnOu/VNnk8Fyz7zkMUOSJYQu6UHpwwo31b0mrOOTS23qvEywSZZ
Ikqn6h3LDIzjEzO6AQwjB9B0iiJGTffEV0AndXn6wjDbEktXFkFpjxaXErPLrOEXAq4lyd/Pa/9G
mnrLbMeg741lUcPLgvUBZOmx1u71cC09k90dALuys1nZEIZwKT270OzqwLcoqliHTA/Jub1PAlcI
FWiwQ9mi5pr0felMJXn4rCpyfOXesXoAFTN8iu1kltjfWskojXPJ9Pb8REWJISiD6wMX6lP0v7hn
1YKcisQMLDx+KvGWttYMDKGzvDOa0LlX1JLJmLpo7QnQOAXB/WFW9Yp2zR+XMQsf3dDu5P43AOH8
RoSr9QHEUpQB8m1+3Z1tMgVpK172zUvETFmxueD7+RC6txvidYAvYdlacOvIj/ycsgroADYa70pI
71d+3nA6yaSh69mfyWUsvT71NnxebVrGLbGBaPcukVPKhwREBNiLLAzViSZC80UPzlLO40sy5CM9
i7fp7P+d0E2hUGGQRmG8rR3ThseL8zMy4Hl9kCK9ohp/qBeAu961h76ofd+dcRaG3PNHV59+sksF
8UBKv9uBKbpF8muNBN7ySL3ByQ4oT8nxpGY8cCqrm8zJ7ShzhPZkLc590a5eGCRyCvyaRzG+nADt
nCBskKEIsC3UOR59EzFSptDYfnafv37Tj1dvt9oERcQCNuYsugB0DNR6b/1MfMf7ynN06CWywT/A
HTw5WJUGbXJeyXSo24LMCBfFzfwBmt6pZH9QXxIsWdxTMLhjZd7auFtxmAKDO6ksqBcuh3wmj66z
8/+4pqTe1vBSFVWi8HELrxV/FYjOkWu2ACemqxMDpM1/ckHDclHUinix3d0ek6QMzMzoWMwTnLI0
T8gn7jHTKlK8bZPQtXFb0dvxF21p0S0eEKBN9VyZPkZBbVXHy5PxUKiBdz8rQEYT+RCMzvIsKzzR
L/st2lTmFANCS0coQjRnXQo8Os3adjQSRtz/KOlugiQEu0cYjJq3lH4k2E34Mks1EMq23TfshFIz
gxqKM/tfMTPYkOZv/8zykcr066P1lPR4sByu6Q3XK3cjCb5+hrTsTMzFlcohNjBQ68oYPz6eslAD
27yiPv7N4hN+wINtpnDPOfPUxwT1PHEz/O1NYNaNjhe/y+c3gaRZyrdvZfflEFKHez2iNID90U0v
LmUVjz1sXwgj08p+glZ4k0UmCZDELQOdaSziOo+uq3qFzSqr8svh8l6MKlJdBAFE3qHacVVQbGFJ
aoDQdMWkZBUMVEm40esEMUCuGOZ/8hTmcuIq623HXwYUrB6Rd5+5bcbDmOxZA4EBS5C5ayG9Zy+f
fF0zOuvgwX8r2D78wqaqrDgrVzcQrz9KolgMmmt946tSA+78PhlmDex9X9QA5t0Ay6N4BDUY9PHA
cLiWoy19OGhTbT6hOUZbphqwgwR2nNqLNgCt4JmiDKkGUBnfyvFpKHotvJ5dDFdKh9XPcHVekwlL
773J+j1w3KPBYBlDwlc/DzwMeD12WJY9YURe+o5ucuBbE/SZoqWzKl/f7ARoJlJkeV7ZN9bKBqju
IdACtTaken41RZolwjQ8Z2DJEUuvzqCIptDnm2sb5ktlYlJxMb8BtrROS4KDyrBQJAV6AHn3Ai5r
UZ9fjMvLCe1LfA/GqXgnyNfO6DnLBsrvW38OavkIAKYBASrCCpT02oPtKkYlD56NkI/Q2DrHTlzZ
js6VgPMUiaNaZPKZPGEKd8nlyhVx/YzKu87eFxdQHVe1sHsLDhqs5niCIU+TW3rmfAyffj5SkrBP
jMC5j7mJYXrxPl2GFmvGKvz3xlnV3jjEDOS1Jkz0QSUCgwrGhju8ZKdRgzrN6S0h+zbFSw3Bmrpi
IVTF1DHxHA0S+cUdMJetY8KMZ7Wlc1nvBrHna7z+wwDBaSElprk2iETcbZxr8iqM4vVTcyUMK9S8
sQMdgSkL8dzi6slJw/9RFoJ+zxLT5Oke9Gb4dQMo1iE0j3fkLlbzOw/NoDUFGs20LWE2x10J+zn2
D1TgzNtTrct840f5NS1haSVtzGauXXL0ujQJa9fJBur6+j7z9Q6emWvkfXHrwSGNXgwp3PDeiHpH
PiSrgykks9zkoPNWZV7fUvawEGDBU9lLbd496iW1vTXEM1rJhPGY9iMY2zP3v8yML3Nx5L3NOQ44
OLSeLCoAsIhfSnVJrtFwoRPPMIjPv59KZm6UAeI5ZB11QN7BtsGuhyBcnoY1yN5d/8rYgrHcKRyq
6yAgTjxoyxBA2zPtp0pjdPWgUI3kjUjPeC2LSqZ+HQoUoBziqNR+UmfqBOG/dzYgHwcqocGusIas
OtM/l8W39KEsDYggIf5Z8/OZjf0ezOIH4g2uZHzWgrPG+TtmvSHeNquiDjjExqq200y8XXPpTW2M
ypU8iyUXMhkOw37xbTW3j1rfKjrSVQG5i0LSFgIt5PCpHVi0QE2B2I+sUyj/hBi8M8Q957Ez0EF6
7A8cdmUZpJ56tfwW0mK7yVhI+1iEl/DPsbUMWbZH4G4QrUKose/P1tJxhTM/WyeZwG/echg0TYUU
9EYjgEhGc9rNHIs4Snacbm4cF95NqorNNrGss0lyA+mpjSKg23GwULNjUWeOlMY+aemDqybayGs3
u4M9XlPOWewJ93xd1LhaxAcd/NE3X6+b17+kdlZHM65oWO5IgP7cF5EocT1zBKx/4BSE3cqvsF7E
p3oyIOtkg52ua3yGZP6XSqKlULwZXwCfnPW/sdMBKAcS3wKUraiO9vDhLb3LWy1doGJ0RSzDZVnv
sDcA5h0vSjYo7nrD1ZebIhQvBiSetjDveEO7Rrk1YTllCR1hRleaDMftp1EVsCqWxUHIMPvNOWUH
3NZiRiUe1TU1TU3PoAVwp5ePMrA8NcEg+SrfywTXsdSfEanDPxLTjWZKojqxAJcw6vYUiZujTxKr
Rw6u7STFQlibvnSnZObpMgm1ISOHCvqmhWXjSUXmR1REL09Wf8T9WF3va4zn+gm7IIM44DYK6nxq
y3aUKa7LzWVAUcYNYl7lXN8ihZulYSp16CGv66nRJk+2xaidH22tIj1ZQ7nNtJ7ufpsTgbz1ctL5
Y7KnWsokSewW1SE2Xwam+zGOJCxmKXLspQAijRmLNg/i6ljumpCPqMBkr21p5JMt5+7k7g69zJTV
Syw1/JU8VoIjDx7zrDCedglogMD/HnEii464TChi7WVl+bf4FQqyzfO6SZohMfv/yVU3U8mVs5P+
6+5vz3lENceyi8lQ1Euyw5KWxKd8zwFR3ZOnJmwNMKf4N+5Q1f1heYZ40Vl5PyN1iGFIRgPWXVH8
bTGtHmTV9OoXir2c5XjDnERSnDJvhgj5VdZfyhPk3VtVK7w0CRZO0aiv7Bb5yfS/dDkuVPqsvYRJ
ZofFww8OduWeHgHO3Wi9eUiChBhuLtDOMfDCvAh8dXCAuVJRRqUckQgtWBxqVK55Pqq4xpxmeHU8
QR4nuL7AKcaoGwD3Ry9qoePLw/FCxSMaM72s2zimIbf92yn/RMRxBfAwlUtKYZjJhBnyaJdgL1A1
HV3cykVtmmO6JQZhXdYDwAQD7NW1hCAmHL8cFPdDlXuIuA76UN+7u2yI4qwr6bv7MQDaN1q5F253
jl9rzRH5p95uRDvzCXj7XAh8V6h88d+fNU2SbDFSKXq7vQI5xT4MAuMkwC3qVpNi8qomxCvsK9/F
PrnBLQdMFrN6RQS93wy12fZF6SbdCpQi9i0jFGWsyXyQ9vQK3Wmu3cWHfLxu184cpY72byE7jfcR
vrN8rwvbTEUjfVd+6hZ5++p3a4Z+ijiVEzm7V/wCeMKEHZO0sFxkiYdjeEJ0Pq6GYj7v0DcWj4/q
+SsXvzAqrKFbxcPbSVA0DM8ml9GOFwoAE1BU6MdKS+HX+wJHtV/enad8QU1rITWihGbGZDePLfYq
4P0bUZzXUA1e19yHv6e51Fk1k+0Zutdn8H3BXlINJRNbeesTA/Dqhrxc8Ar7OjC/tAwGRhAWGIzB
bfV0z2klMNBTyKJ2m9XOQvFIwfG/5lJNTznBWPAMkjmZAae99eN5nTaZ/0JK9YMptna7YO6v4/T7
nOTUv9p0lkKyh3FgPHUmy11zaFjCkk+at2wzL6i4bIpaQoN3W3MnWFgafF68H1OtlOZsyvvPpi3I
N14jL16iogRNXTh61uMQqsd/apB2hVYNRDxyu7pmdZJW+kZetxJRxx3+ikkUL6ypLfY4oo1tDxwF
5zT424Vh73mus+wBVy+EvaDKEQfMc8Vf09xsrx/fqzKVwVr1Zp3HWkVbYtmLszf3zE7SzN9FD6Sx
rNkSpIsFKmHTQpaVsZwX91P0E2HYF8SuEc2FhF8LNu2Vcgm0f8IA8/bs88j8TVr9ZZAQEjKUHsA7
1V6p2TgvvKBwUlTB6glPF3PDGPKjUB5iH3UZuvAIv8UfZAjSKVGC3uJL/BNDF2jlOOKnNrHKveyy
polPv6IfznpmP1V6iLDaEhEJSLeLgTZeTw1KOYQzgvntO2/mNfKuPvSEIxNpeLvuqyFlP0YC0ypf
GErA35ayiqsS27meRoxuveVS+cfhm5ZOZXChujFQ3OsZBwrHNPftdhQFLV7iQI/52pGPoQHcqAW+
JGttZV+kzDyA0hLZHhINs2FwzJT0+Xd9FEwS1d9oFOAxE95ypQzqYaxLjpuvN/at0pqufHpea6zn
2SfNpF22kYaMEtVkNS3ZglR59i3IBgRERfjQDh6s4bfL0qmpvle8Rg73yFVOwRjsoUIDVV5zUzH/
XPkjYRzVhz7LuUaPhoY/JIewG4vY3boANqnA5f6Icui+GsyjjBJ5INpY+Wxglo1Dv1x9q/wsbKa/
plXVtDrfA1UWMWpJ8Ynw6vYgoH33j6FWJ9njz6/fHrcWb9vHbZpoPp/vUjMXbC6LAgNZ2td28G6P
eygHQPTuxGauXCcMf6yaJrdBm/aqZsh+yClhZ/eVbC0S4VZDI1vpTccQjEl4HQw1CPm2EHWAf38f
qUAOnmYuTtofiG/smbzpmMIPDFZMHOVwtO32w3/gSK6PhUAhgfA9nrxA5+ulm8h/hRJEsVdceGVH
Y/23WA7sXs3Yo1v4j9gMVaYsTLdbYis94w0eUJU+xBTgOCVAK2Wao5EBjdup2jbY4MwinAxD8c4h
ZPtOUtbJGXz84HGCvdu9oPYq8rJVu3R/HL/ggWoSrfeL4rPstU9DHs8lxv9mTAO0PFxM3q+m8nxd
9S8+Pi4PYvUg+gLljQKKihaajSnCZwGnUJ7lxzR7VqvtbSEO2a87d1c799BrXUm42Oy1us/FuVbm
mWaBNXG5d1aX9xSI5kbENGjpNgxSTRaq9ol4qF+glG1OuBheB+wHiea+x7q5Jp9D4I749atnRbLj
qHxJ9+UPOI1GX8TpTmr2UBCVp8bTRVS4QxytFFBL4bZb6JGjjdBFqBB/GcVd/Pt4outdxQKC1wam
jpqPiqjYX0dyHIQs3W+I+OLyenxCoSJzFCMoHf45VZAbSGXm2ebdiwPvbMR638NDa8OkXrs8hHMp
Yb1ndBp2IVLyfKITRrLXFOBN4K53VVBuNwg62UY5OffU4lkCBonHZ42Hx5IFDQxfhz6Uamxz3DVC
GOelZki5DEQyHBJzgWLvPZno7C9DYReG/lVp36mvIfjPvQEYdnVDrF6o1/B3+FIj1iEgYZamoF5I
a87MhDwOH7HOC6UHBvqhKa+cRf4qPNqatHmNwKDXcUXKaZiTOWQssTBBYIxrBsGOXjce/u1DeAAZ
Q/9ADodNXusjmjEcNHIoMRrJngU4FhkQ0zSWrrHVcer7gwLds5EIfMia6qX2NWp2FHhSZXvmOWaT
uvnrm7gk1EDHU4+roQ3dKTvDUq/PO7psOxn8/kfdsPrTbhBFLrydV9hjtvN4mNzOpuQh355r7UOC
G5qlW90WcFtVhE2OLFzypk8bLENAey55H4Sa2LXVaC8fpqHTd9g83mXZwK9epeuoBbXSP1y51awf
lnSROuZFXx5lSsiWEC+Iq+arCGVtop3iNCR4KVJUzwAXRrdmbIn2Rj3vxCNz/BZYESmSs7wznD8E
5Oz6zwdb60pEXSVWYELUdlnCfey5e+kiYKjEZxbeNUhelHpG0Z4NZqWqcxvjz8e609aEzd3Lo8ld
hgtQZkIsRKpMML4qzGiuaPdfPqszq+6LlySjk4OQTOYIBVsubI0CN6aKq7EKTV8WPYy/G9dL9dsN
bnpcXgm330avZdUFDua8Op+X+d609Ts9dKjpza6+4EMBochv6jSLx15hS/LKshMMuAf0wGSh9O8H
w4FvL8qK25/v7qcaTq+iDO7BfxwAu/KwzVsiUC6mpJIyBdBMOV8h3sqzlOUtQd0mYSC3S7hwBa+Q
wr2Hfr7cK0s3asozGW9QxVc7MRvaMz4JAn8UcOyTX9HKIRoRrPYJZgBTBtyuvr1xpp8EsQ+b22Sl
3RIHZ/syjVoPtQeEpR+6APKcNxh2H72pAue4Vb/l+Lx9GX8fYyitpo9L9lwX8RH+a9n9w75JWlov
NvcdyjQln2U2W+yO++8wKW/RenQ1DwbaSHuCihAxdrHVX4pKbSlia57I6y6CE6jMEzsNtRqtgjId
2G3fdKT5Olx4Y7w4kp9nK1kCt468grm710qCD0RxJsDLzWGupH2+POTqi7iW8Xi0HtIlyz7T+Bxc
EY9RNSUxbmzz80Tw8EtAMfNFM9s+BSz3SBDw8beRC2gMIT81v0Na/EiOKppQoOlNO9owFVQMxR2K
OfIOwAYVVMiojSnn98+dD4PaQFlACgxvxHIP7921Y7f41VJi0EsDrogpX8H+pq0OKubsCLjzl6hW
ZszhGaCNxROybURoiJdVEoD2DdjUB2m0p2Px1eQl3IMflk7vc0CrYGK1yreSFCWheyv/JGfQ4P6F
8aVJUpwe4fw03kMxcSUpps/5YM55LshJM6SOGM4jIrxr0u8ebbhPR2jNgMip7+/c2xM9TIVb4jTG
rzpubqpUWtU/tiJklLfZVzEagrOIstHXTRgoJhOMf1PMi/LImbi8AKtlYyOl3f0yJ4MMCgNvg3Sy
VNp92+hY0yj75GIOKiXQmdR3CLXeZYcBDRxuQeW694yYTgQ2fnkHa8RKl9hDKuanOvf6Oa32eVnJ
aP3VcfaNtGtQtXIEby14fnJQxh52ACThG4LMkiQLBp9Sj4NG/Z/SGJ0je6MDIeLrygTtiCC59/kR
Qgfw5ndFfzw58sSRp6xifYg+8Megas11xngvCtXMBSfTgotFB73nF3Iu0s81kI+6XmZtsLKIeb/w
RPPrq8zS6x3EVBiAW50jRAlJB6qZnwTjK1GvELx7DEQy7RzpQXQtXwRe+6vw0gCSmPuJgNWNhdlP
v8wyFW4S7+9Zi4IOHDQZ5PZuCduTPv5qsuVLokeyniL2DEHKIeDRE6PbwFuLqM1tj6fjVqYvFx2/
YfL7TQ24yPSu40aC+cftRq+Qy10dx6wmBrDBRj6ik4fsKdYXZJCz2VfTSJ8JrgKX7memXZREMymp
CcZwX5kzS+kU662jJYiaRkrXxO9k1fe76oh0qTvECo8OjzEO0ywdGuNa85OeJvwIDfp8B830qiPl
SEFA8QybgY5sruhfwtHHue30bZj5aBDONeG1HrHhWtNwos9B4nLMAB+2D0eqBFPc8JNschkKCHs+
TPi3s8x8Uzq2a80bBcd8Ta155oWKvgad+ki/iaIjyzSsXBgWaxqz1TVzfs1CLd4qGEA3VtfJSTNT
ca1fp/CrbQqgkBy7YfcHMgFFDapVDy5GcKZohfz9QN1zeroF0hcP2Cy9DQd3E0+eDMJtXHV1rMSf
70k+Br8ZkKU+3MpeAp0+95BzZDI1IcRzqzvQ70ON1kmvr9hVhqP82PfleJUeFzMtaUAH9KRCNwMY
Mzcvrk2svaf/KfXPiVgvRxCs2/s7HycDEMcGHZB6Y4jOgxXpA70lzPcs+7tbxN6HJ5PEE7UZJlBe
WQIp+uT4ItFo3ONdZ8cTbWYKFHzWfFQUZcujeseUzFqPjniCNaxTgn1mQDhLw4iT+LaFbO5HnDAG
Dj7o9VzNBRhi2eSP/5J2eMaarCMntclzwK4/PscCX2jhmNUg8Tl5S1kUmV7VGK3/0yfq5/tL8p7H
Rdt+yjPUEl7G64H6MadlOJWvBVIaA1N+2ae/YZsE2/U5XCiIBqf0A4kn5syiyiypupm75WUPmh5m
P/Mg8qHI++/uHZC1iP/d43J1xkj9PWYNaL61L3cr87PcnNgQGUYVwWv6j0R9gb+UyUzohN4l8OnM
ipnThk2xfMb7EFz+mIpkQGv3Xd5INVtFMRU2ORltu3MqfXnHjHUGKvtuoihzs2hXQNuxcuxxXzRJ
WwY8KHMCTnonU0x3JOamMYXSapofSL7OST8BnsoNTr1nVXiMpHAe03PuwBgmfYEwC61WaVlvkIoH
oHa8qKX7oMPrvlgouBegfL3QCCu0963QM7ZPWFqwewpwn5mP8LRO2bFdkNeagRXE1M+WP1BNSzoJ
4OQu6RAls+HXIMpTZuGQqEbP5bt+AFvFYbjhRwpQSABHdMdS2JiQEw0F4JCKoUIUta10caltM5Tr
eR2Seyfr7GdcyVnO3YM+LvMuKjytBVW5KKoAqJhsummjT+KhDrmdccpsTMdEjFh1NFCbCWdBZ0+8
rFh4JzqIt9YKdASGSuSqKNptlP1b241CvkGuT+aweWwplACGCg+k2YIEfJurSkhkzL9X+2RcppCj
VrS3PGIrkGxhe36j5PCp1mcIr5qMfWc9P7ArV7pPHqEpkAX2bnlUbpC2w4dEP3DuU+ecR6eheNqn
me85dQTVergePju1Nsh1JBkgk0EsmVf0DBX3BoZZmDtqgOwrsixnuJ/LWhir+7+Tu75nHMCKIg78
DjjhJWKcq3y6JHCvauHm6/8VOFgfGnMrGqOYB5fEijQYr70i4JhLnFxPnvG2B3TPxtOnu/8MJUBp
37ZTYFgohsKpMEehSfDf87TNFIlMFlSaX8zqNjTMSmMmnnVi9c2/nmvSx/6MeioyGbAN6ET2o0vb
zi+yMGSOnRansRhYo+vVuULQ4aJtM/1AEgFaoAFVHdF9FCHaJu6kgZzcnhMD/8gE56v734HGP3LB
+2Aip/2mGhp7aTCHcWwz95mwuafG+iP9cYKu4rNXImCjZg7nkBAVnZmcum3BIrXGEZgPCc3dz/q/
8WVpPu7K5/jTWzyVUQ0QY8jWnLAQ/0mcWPnpoYVfMvl9dhxGO+yXzmUG9Yn0xFKwLnNbZW7R6bVs
Ffwq6O/VPhAr3JYZeWDPEEmNP+WOZeBmyj60lyPhVMD6GF/Dqnxx/OL+n97ArejhFSoXYT74tji1
usgNoe61scWkc73aOA8BBELv7XszigmqJRom8VT+ckfwT9F1XgRmSaBsQpuNrrET/mQb5Dj+Exuy
IaXWq7Wohid2UqpD1sVgBhKHO5N248Av5+Yi4Mnc3f+Sktl+ccotVJXkI1vKHywb1zIJTtc2Pslo
+hP3/Az84o/Y30BweTkT6wC4TFeJkmdlOGo96jFkRxiHbJCiwtQSV28kM9zx7jEQ9GVd8Fp+G/OE
AESDfeTLhoXPiJ/H2cmmi85VbQHcYLycMGzAEkOtkZ9lA1WVV8yWqchikWQ7mKtSqSlbZsP6CdcS
o7yIVoQunhUAkSU1uxZN8f+F2EyzPnaSR+2ahzrKvXFp0ZWtenvbxTlSU3VNdzuKG/a0IWwFjQXF
wTdM+k+pqI29JWG2HoQPkinIos7FiKjNQhTnE4dgH8YHTFntK//ie7iNBIYEcBG8KiKgxQGYna+/
yd2PkehaH7EUFI2Tn1H7YV+h/tw8jcuALQK6eYWxhXkaK/GM0IuDxH7rwzyy8Kw8XKfQ4SJnpGQb
cm9R0nBwOscezqIwdindMl5MtBFTEOis2x1owPJ9g2XaobE6APLvXYMg1RbhbmVGnmIhYPMiD69p
g3CSM9LMJjtRmKt8R/vKS/HDPAqqldOzUYmjGiKSjhjLicZANm9/CjtzjS6cIl4I1HlRkALwXSwa
4Tjrqp8et3ADRZbvLO9zH3+Rt+GzwjnmhgxR5qIblW0yyc9SEZQ08n1QkQu+LaBe7z7XQs6D7tM4
YsmEFRPIc3yuDdx3sfFmaqtA+uUQPblDFspDIzpQebGIjj2YROZDu+pblVTI9XDiR0Uni77cYNrD
Eei/p1s/WojipSyMaIlxQcV/Jo5cWUfr//7Nn9pOTsEPjuFNznMkLN+kUyJaQMstdwVlU2MpRSvz
nu5bQsDNliukc1ZAVIBuWrygIykXa9cXH22t2OmtnHIMRm2cryTCpT7SdrIvlXISYijrgBc4riEy
M90GCeq21XD8TEKGF2+mTI4fq3xS92/DB1WObKctjIf6vv0k5JD2S0Rx0YgWwdUWWyjD82pCHX2O
aG5zWamHIJBPUVKXMnDHcJ63SHrJdtOiTPvm0nefO0fu/ZgaUkJOskgvv5mm3c7uQxON9o5cpkMY
CtMfsXP4VF+G4snrb12zH5PBBgvE3AtuINHmRvEQJgqfcyYwT/w8yUWUITphj0i+AqTC/Tqdej9/
Cq9Jtt1IXM6uRz6Zsyc/tg7gkx+LF4gw6OrUpB3YwmnTKPtFTGIAFcA8n+uHsbH61A1D0jdM/vwv
Tp1rxe4sWbEj+CyvvFNpgYeCPZ2OoE7le8ieTBoK4ZMZyrOYUzmrusasXYGaoDyBKOP5u/s5Wn7B
p6altvTYrY/wBtYNMe0vTEe8KLRJODs5TxgHTxNJMNCiWZHHtCyD4ECuoBdl2epZ2DLXK5/Bjtd3
7p4COV8b9uZIbq3DkrKa1SLKdlPWWaEXH+CoCz8Z5vxWdTgz0gMMCfIUFHcDRwSii0MG+9KYA9vq
2D4gJA8AemnSmvJWJMdGQKn0YKJtqlmcgXqY1rpNIn0bnqsoYID8nIf1RXz2FIdg+TwaKlFU2Mhk
2p9ut5yU698z00NVRbqI3i51Fuhz2E26O6i9+CfViahGHH4rz5O0QzNZWItkjFR8MejQtSMkfJ0o
gLtgcwoFHLQ8/wV+9TkOWbFVAjQM0rpXvZ9AJNRWBzSl5jVSVFfnAwHc1RvZXfi/z4rTHl7hf46g
r25E0tlR8sNlJ1zWzivbEkSPCpKyDRfwl2cziW6BvIw986Wcf4br8cn3r7QPgm6IS5pEmUEd6QXj
IN/1WaSKkONdRqRg6n4YLmxzZ1/KkBgiO3f+fXfoRCoSrYa4RYJx58wmgz/HpUE+NhyUYY8dq+t/
cTmU4L+5vW+pc7K1L4cuw9UdJ7i+KrJp+2J7BJ6KGlIK3CKbaN5TAIjSP9VH55jBZd5ZaYIMqtoo
S0YzxLOCwug9y5k4GS2DiMHbKFxTR1q14t1P+AzIfFWLl+s3Une1MH1Cgh6JdRqRV5nnUa+pel0X
hjAyteovQUsnOHy6ZFYGOg6+Ijf5EjLdOQaKc6hPh63nNH4B8iXH5rPST7GA/B6gesyD0+5ax3pz
qD+Qsf0FD3nUe1XlMuwrsEeBattnFEDTa+W/RbQC2MnYpOq2gwQMg8xGkcsR5f//keFIqE2dgiH2
DscYXVsUvwS5rVf3Z2z09AMW+gz+i3DLl3w3l84DiK9DO7WMY3mgBv5pLNjUvTiwiYFaR9np7y7W
5NN4hNFV71eliGiWUikgZj2Z34aSAdrgNPGgT9iekMdRCMAXKOAmU0rFBlQUYCupMR9ScfZyg3/C
OnUXnCCQi4yGzFTqyfUHuzaQ3Ui0ECNMiJUNwPPLYylByLOxn/DdRmvS+bjZmB4UheW4zoD3LpUE
TUQ82l1D4j5gStId44nUi+qVqU63fo7Bl5Ejz5Bc+2eWEmPuV6QqFnYeUr6P74KNd7NE6SfNViKf
zASEqnBDG6/hYibDTh32dt+D7W/KpKFdjtAOikA4+RsbQQC+JF4LiExN4SMwU/1LGqWI4IRddSbt
7LxBaWu2IDPGCy9oVyXh+vND2mSPVUSaMaFhAtO5tczYhb+aY9qT9xGc626UhZbXlFBb4g/gYBo0
5ov13J60eEJ2JhvfGuV8v1TJ0pvOuTvqTtPT4HpRz/t5XwkAJcbTPsITI/iTIa2FpwJmertD1j66
QtkOLhAuiKmNWJZVObc2YXqb16mfb+M6HUuNtkLKMxd21q/kH8YY8aQ0Lh2gcTHaV4IhUFlSbyar
ItwVluuzfbLKMnwtnaOxgZDu/E/YvvKVltfsxLjsDHZvks+LqqIQYxGkILCbIzVemQa7Che5M4n4
zctc8y1fbFubkrKkh5Qq5Eyt9AUu/FsSIW9xfgFXpmJ7r+JMaVcsyclJvPq9H0//rXsWqivL9BZl
qDsf8MNYePWj1x1lzzhxuttNViA/doKrS+PIJToJ+ZLZvUkjrm1iJKZsbOZdnHwoyUCd0h9kxJ9x
3JeYWuzZ9JroX5urbwK5NOtAYVq494vFJ/bGAanNDhaJDHEJRz/UNbvT9JpihE2M6TNUek2f8O6k
X0IZIyedrRStEfyhUYYzPqlXB6p2/v9fSljbq+htxk9/O04bwEnbJFthQqjOJJNPY1W/W10hzmWz
b6H1+SgdfTufsS14p3zvdrasI2ltiCuzq4En4WWr2o+WovTfo5ex47L30eMiV4paYUppZXVR8cDC
tOnAsItXqYumiu4iOMF5oD0fEMslMtabkC3g6Oxk79icYpjUUSoeDWXqBlxEloFfdmJ4mtVMHa6l
2ba/H7ZX1HdlYX1Y2no/q93fB8V6chMXUghV2N8HEvUk7L6Y2MX5pE0GPLiDaGuVxLnjJak226DP
pO7S5YZaPEwzeFs6BiceyPnyJrwZ/DftogBdNe2rK05pL5MWH54e312sacTtZdJAWLPODJAGPBYp
nQ/AFXuWF9V1Os+BhChgPDotrIdMW58nCdghstwzE2Ihx3l2po5E1mNUfJ4pHULDqV5E56Vf8OOJ
IRjKQemv8qdFDkndS03rRMhRqyjSJxDh7FBLV3uA2waFeDBh00whcGKquuTnWFupoCjhLuMnrU6X
e49xICRGqHO+HbHTctTDJa7JqYyPnTTtvcuRKT+tLfcM5SWPFS5aiyXTOslnYGvUpoZQtEkE1+ud
qwOWPPkky4/RvZ9JO/I12QOS3VLv2doT/XX9qW9VeHtdQ/0R3+PeR0sgWgpsSyCZs6lEpSLiGOqb
G2zlF7xls73+4+gRpKS07ZXHfgmCx0gv1baPkzm6OE9LGmvdmRcXhOK8ThXQrGRhOgweQTGQxAex
dRhTvEzJPX8K6vexnuMn+Ryp/dglJd7kMCdTv8jk3WqdcHg8/IFYnVr/FgY2UaqX3QwCjB+68lpI
17Xy5qzygjPJjsOshEc8y4g2NVTJwLjm8T7BQoBfwJXM8WDV5j/5NsUZqMNt5YsQbRLyMttkOEet
BNtBaPtrt+kdIP8MSVKLLeo1X1YFGKtfMlfBIqBX/juMq7lVkDcPEIvbrufkN2Vh+you289PRrKS
EBNCVVw7WFoU6usw/b3qlrBuuc2XCe93LOr/SHjLrJxWGGVA832PXtNSJ07szEaus7gYrknVBYu7
JyCjQnKOjz0jRjhFDnffb9T6Qf2qvz7vtH2++4s2Q+fBphTXK1RVdn7kVHVVFwf4kvQiSy36G+Ot
lWzXJVU9pyOEj6xsZd5nhi32K9CapsFfRxV5vkGzGhNWmkTZQ1Fyz9gCKJFVWSKKhRhH6jFxMHhT
Tt/yXLSmDty6OVUjLxiPSmXdEPmXB8W03O460RAe6oZ53AfX27PTrm7s4oA1Kutz54mab/XWIVND
e/Lhf8RyZhOPtgIDh6OozLSy0+qbNqX2MVYxAkUaIo6X7SwP46gnoy+xdpnrz1RqGKPdKRLACneK
JVzR9yh8oIbRw5Ze6mM0y7NvlJBw/10HHfNEKTJ482Zvt1PDJUZDUk4ANg2unk20rmqvpSP93NLf
JB97U09XVzuQ4d2lc0BfIG2uzD0EGiaetbZ+DkinuCa2cNipzgA25D27kI00Es6tAJ0nO+cSLz5C
UkFXohc1A0VjJsQlQ4HUJkksqSBKP2c4/yv+aZGuTR+heaqHtZjlBXzHdUykIFN0UdvHrn6YvKu5
G6MOzaWQSnx4OFn1yYgmKiBe0EqhI3WmQiN2SCoyVS19kaZ/0VADUXoIgprZkcn6SPLFByTVbSEP
VcUkeqoiWq1q2NKhSjCP/BSGxhODXnpqGVsmHw0z06zhaiQfFjyrKUrQb4mjjLBpmAeLh/taO1Ud
bLo5b0c12t1ikCCbE13n0TalfqKcLOS/iiQnBu2tgvIA0q4ODfHSRJ4YJxmCZVhLdox08kM0OoZX
ldSayXM3CQPMwYS5fOoT974FSN/5NqUrEi+I8xLg77I1Ylfdu1vIK6UNFIDFpfJuasx2E64SQH9u
9crHfh9r2QBIKWeufDOw7h61KTc5yC13ymcjIdM2g6/bbN1d23UiIRkeO7+KsTxW4vbY2sQiIVUe
tfgh4ahLHTmlygTvhfyVcXvmJu3DSMaWlTWjiMTpi+CDBxstrp4rDSnlHMSqJQbzzV7p1k4mYjIA
G39rgVNFKqGVLz7kTtWLiPAsof3xlQUYq48/3e3tJ9WI60gs9cE8tcrz0c+Tf0mJNJPdQHD+tjbk
IywhSpnn7YLKRbtBtBMB1GnYOPoUHd2xf0XlTFN3Wls8g/hfSAmtJfQPkZ3cZ3dGTDLp8OK+QvXT
Rl8VN8Yr7oaYPYuQ0oLAJKL+cJBilPt9RXexXTdEayXU/y6uVxw4bBLUfgTmir+4ZS88s+vMIUTy
TMKvPUrPHG9uOqi2Tj3heCXBcFPaJQKWGpQdOpuSly2nvj/iAaYEgcZ8rDrc6nQWvqYiu0REeM1o
sWJnFR2ZjlMiLmRZhvfCjQcyBEU72t+fTs/rbjcDtOSWvrP2SxNr94yKYoSceHMKPhKr4RX4XKiN
oh7q5xlvHYMJUj/fA2p9ukLKoIpg3vGhdw99U5qIDXqBfoP94hnX395TdIJbAjrquMuFz4hiexd2
OrIZX3r1wmOQd81BmV07e93HX98PMM/upaYMdqGJ/ymQClB+59pDVRZ6najR0mFEigxiemQ/ZHCY
Tb/kY4IoWGY+A562vld0it2+arNfDKiLkAvREt/LNwl+aC0CTXgcVYnJuOE2jidHTVeoSlF/OYPU
dcQaqQVAU9vykf15N0HQrKLX/EbRPIfJ8ZRZhWMo3LgZLvvrWQ7ZC1CeDY3zBWV0t5p6yA/pc8KX
OnSsffqD3YDcG2KGgxurZQVmaz4boz2gSsRaDyyirTQMTK0hy4HVhlSjFv4uHqkfLhli/Ge+HxtC
33AkAaL6+g/lGDJ+y0Hsq1YJhQzBlFfRI8zCceZZDtEApj2K/OfjZlWUq/DwMpnG2Y3acq5obfIc
PX9DYa3foJ78xvTB7/5Se1PXqEAZSrfLiXyDJpgy9Al3p++OYXrD/3nAK1TGiuTJqF5jlxSsUZUZ
FzDklCdz3HSEnjXRiO0IutCGT19UGHkJRgzam5XqH8t/k1kDKOfJSn0vrgqG5WOOtZMIL5csr879
krvaCyCzv2rotZNYN473OJOiXDBosjt98MFkuNYtRYUlUZzpO01yeSYSYPgBM8LR5rwb7zXvUaJV
4EyYqgpku8az9/FeQo9L+kjTe6qGM0p0TTfsVXx6OBn4FwvKkgGaki9Mhi60ksNM5P2Q7kPiUMPZ
Uk6NR1KPla3vN8Ma35MfHkahBnoatqpfGx4hMnT0bF9F9SJqas20h7UrTNNpaBy7ixUL0PSBzWMd
UAdd2klG3sIW3oI+cvtfIbM3pqHpUGvgup06HSmh1SlvZ9w9PBBiJwlWTAh5HUxjlTicBF8nYyLB
06IqPLryLjd4yIPy+xVNfI0/sjY7vPNKUa7QVWKrTMh1oNAxSW4sYwZMFNWu8dJ5v7yAtizjY+mf
EfrbhnU4lCxdi+lerTP8vjsfx7J4pfXSgZ1zkeaemB1jhcHiyONWSl/1txy42nD6MC5B9ZqFjmkN
bP5aepsKLw3xkm0FG+k8sqh2GbrVSMI3/QXFJ1cs2XJf/V/oPK5sLaCY26Zaj2lzFeMHlxkvONp8
dhPehpWRLEsaOlvsa2ldvTTFIvSecHcf3M9UFUTdsbN9QTPGI1nFoivrAR6LIxrxlfcJTM4zcOxR
KhYTFGeS9Fuz+nUtWrQ3oDwOOnFt4nRDE6pjZGKIJetvlmdhjZwNqqvVRrOCasmWk2QxlzIEIWoK
sOY2GuFVk2shK/4taE5voxHdn1kuh7Wa3wDekCOP+adOOAALw8csEfBn7hZBWPyUGeYNR2T2xV+C
pO/IE0sRqhcpt3qffEVjyOUzgcl9Bn9vArv9BIjTnkm9f1eMyoWK287FA1Xd4WPwYULZDgGnIxs6
/Pc6EhC7Ar042JRPDHbx7C0Uk9RDJr6QbT4CQUC0+AGI/z5//dWhPw35YoGkHOfmEvB9x5Wp7rDV
3F1fZMubrTXyia9/x9rzOi+DaQGh8IVsXCKp+GG9OFm9hgF20G9pBKWsIpZW4qHLU4JwLLe9pVYF
1Wul9nmBX0Ty17Lrst2NsfL3Q4P0nFgyCC0X0fZiciafZ8jBfEl8xDqn4IcHUIssy7hur/eEMkQ9
l6fboouwy0vnE2pe75Pyba5oatlMu/ioye/tSMv51gZSYF3N1Hc+qSF4rYR8k3z8jjevHb2F5aHQ
CjbhIjX5sGrGyJ5kCypVuLJ4e8BpCRdbEsxLFNLDf+d5KGK9Pm4k4KopxnMvUb80RtvOrYCYO+xe
0MHOYMqFcHOI28t7WmxjvZArCLEtbCax45aZ540VKMzCqFDduUe/8siFIpcxUGfyizpQtSWdYyzI
IGzy7FI3z74pGYsIB9Ev+hFek+NUbMGmJZTAP8g9vEQm/14TggWUgJZbQwx794h/Kbpzen4xWoX6
SVOUWcCxbjmRLe/+PzXgw22TZQrqRRDET1BFSg/6weaNvDu/ArXxyaGmdd7oFHJxJr9qBTwiB69A
76+oPtAAKWYgx9mDON7VPahtf3JM7VsXBfiw7z/hIEgRR0dhMpoYDAYZl8YvJRxUc4hsIAihNvJb
U3jbM9wbHHLC6JtSzMaaYDfncLmWG0yYWo8cr2X96289oeNm/webn0I7q0WZlguaL47t0silunJp
uPCkMMG3ovvVeUDimY2ibWExJCDZLTxHmBjHI4bLLZxSJ8zyloo53s2VV2oNaC7F4uICZs6z+Hjb
50aPLAwgyLGVV/VWa7JflnuASeLBl6ZPLlK7Kg2TkuYjXUs/HlICdiY6Y0G83PSuRVokzNXc6umd
MUePvQa25j2A2b/bVANeCtt6x5lmBlQIPAG+wk25/yPKQDmKiwTtLfgFHoxslVGpy5a4cnHZwxs/
qCymJyHoz91rOCX0O27OxLdfSUMACjjqfl0Gr38GlFt8J2XVL7Xb+rsUWbuVhc1/WlziTMFLwcys
1LOFe5ApxINLuT7LClXA5LAJ/ShTGX/k4wTV1NNG9fwAjnoBBk37E/VUN2v9jTQxaXZmCuOE6rn1
03JinZ9ROtcWBrvOpkHJMzrmoZ1KF/OX3PIyUJwDtFe02F2Jjef0p6cfF4MwHdM9kypGu8juBCif
rwYa1jNfwgoJex3/tRn/pQxi+v5gm2lYIgWF+yQtXBfrgrNXI6BWurgreg6Mg1xsnPFe8b+JdzIh
PBtoEfWmhso+bugcCfNblKe7g61uiCvWrQnNhYiO566QO6mfP6czP8OhImDTFSez4gKx08TlsVLd
LAAYS9ucN1C+t7MMdt8+A8Hd4BMJjMwah1/9Gudg6lfM9HZ4ursi4bDjCGKMydAY/TwBFQrDxUR7
gNmTD8NICtBkbMXKWRwlYcxLrD9u+va8qmcgPAwqjgYtcg6y8e+wTe9nJAi/lpIK+XfdtAwzoJe5
QRYwEFKlKQgFEEzUoQjQetrZvqP5r39HKuyti+dmKmJ51SvxH7lZNk0J/QJMSv3QNURXR2DT2dM7
B/tRTwLqncDwwL2yCXnlirCF/gggsUJKEyh7UcLHIbMq1lXMBswOfSgw45OkaOGTEwbOrAG4Kfag
gsCBqSVBY6kUP6+Cc8VP3vUAiy3T3nR/s8B2fhqLxgOv6ZDta80oAzNpX0JaK88Xw+L65hkpib/8
8/dglsmqOmuWbMNsHzpRVcUiWfqnpuOr5NkukJKjg5AV64jcB0QP6RuizROkZ4jjI+R6SyIn54Zj
PMWZhNGcXQuX8H1ZnHd3TJ/7GwY8Pk7dox/2c7ZMEFcSn4eWGwQ3vxMkU94cQs/zI70rNhhIvwMX
vj9HjOuMo9C2l9EcQbiX0ui/6C6RQWwiS5eVDpgpln6JfJyeE+TIpN8PUKulWv15kjJia2joEZhH
WjXeRE9zTZWn6qtlmFysxftw65XLUPMz43mrcPR4d7vHFQMJ9EBBur64skUuJFKGYRufhQSbG5cy
7RZnYzeK51KYgO1A+feejvPuhc6u3b5Z/TTSZGVwo1x4Rmhl5cn/9zU10T2Wd70k/f8DKppw2sda
W0513OIW9dLyywx2fcxQqgyWWtOvQd7ms6xV9YRbS07URexeSEy/l0bSWaFXxTc6nF3MFOhG8Qr+
+PJtnquOjIKvvnayOdYunnBtNxpZRO9GIlI3O6oUu6ww9glepGHIISpqbqrYxi9IAyM16KFYTPvJ
hLT+Ri60pcZRW4NUf3gVzncq1hRVOItL6ySmS4arXN94aE6NKzUYJ26go2OvocCiaNEbzg4sBoLm
NKGSYPwpQM1zTymwXVQv5CLbc4MeBqEa0fTCaUYVMYPd0Fa1cOdh2C5RKMs5zux7/mOJJZ21OSDV
b8pJ/ZTbLiCKtxvWZHJ2QymdgHTeFo5xq9883aOLUIlAw12ynGu8Kor4me+KRFnlNAkDYn7eLnFz
1stwq5dmNgq7mjMBFh9VdmH4m5KTRI+VgNiF9hp1nLq3cQgX9ynDrKaitZ3HGozMt2psJs3ceJfk
DxENMWjmR0HDNrUFuezxZjcvn8uago0bcfYnBasPaBtNEv2hsKw5rxfGpbJhGphW1URzjKRhFls6
kiR9/7GqU30Wf8ma2SoTW7uGsR8qxQ51237n7L3FqrIt5qK6DQ5NB//sLp7YHDQqTSUIzUEWpgpb
/gbRuYQDc4TOuQwSp89tWRYAvX2JW4nwzdxUd/kJiBvnz0ocDrJMoB/BgRW0I0aYmUEnI9VeJDo3
4otF7Zw6IjwMG754mUx806sBMHGwBiZr+zSzcONTKoiUQP/vcFucszvztDndNW0Yji/qVrItj9WU
scbd1FyCi3mbaoZoHzhkFdXzuIMRUwT3zG+IRdlq/PlWS3MaJxWg9oY9iqZR9RoXgEhR++XQwaBu
MkE1SCJV6AzmMwa6yGoj9HS0h+AZB0MfQ6U6EZfx4JlDgOZJkEqRpOCia4B7E6nozX48o886Ipxh
gxaILBbkyUbJSGq4EAo9RmQ07+zNqMHWy0p9UbFV+7eGrOhMwHYdwZLpV+ketHNOHjo6nkFPAqbF
wT8vMGUJMv0NrbSvZZSijgzEdM8LrcoQroxQJkm4j3Zwa/KXuleTuSJXx5Lc7bw+pDMCmLCdaKPA
WsygH6hjfc7p3ZfaQ0/csSaOVKh8SgNBAV41xcSJpfNvJVnIHxyn3CFpWLSoqHpsNcId6EEYrTxH
e8kxX/BhrIZR45OdR1XwqPX5FeyWRDTzD5ohlKJZFUwk6bNy3BggclCpoaE6dG01pvwqmLXq6YN6
+/Zh1VRkcrdeJKQa72hBldBg00ApYVkMKcg7hkOh1i5XhijGDRx2djXUkkWTw40Lsr2K2+qML3IJ
JXQnawq89PRO/6A6UzuXg8F10sKg++PIOc9Htxhbxnk7XpO/CYnig7RH9L4HQnE3P9GHxeLZhpKM
6ipkRwcyw2AbLaGqlzv84PEgGDaxG0GJUqhfuJW6CPjmv2aWC4zO2LhDh/008iQG8AOmLHMVmJ3/
uQ72mRqVFy9MxTr3T9S/QYHaUFIqBJcLYwbLzZaOVpHJkcQ2/j1wv0JX8FGVrjlRKarhdbJlaJmt
t3iH0EK7ljkWNQZruPkbXyygi9todEz9WpB5vm0zJxZaz3kebpg9KysaaRcLmPVT9UDUsmCHiok1
N92ETh4p5WtmTO8LWTknWXQGzhxraMIRe4MI3YZBolhUxTf0q64LKopXEGQNjOY3rNUf+WrZwV84
ARZSN7dZsD23XUgpu/6/r5DvzslcOLHcfrgIoqM2CX9u/3SpkKnENvvFr9mxg93P26aqxAhicg+6
v/8OXJl5Ly33CJmzC2z5lE9UgVYQNUbFVAzMb8KqyfNZCWKajJIA3fReJBQpsU3NxhY3RXJSfwVG
HuK3razgNfJoKDByjKjtB39p1USzMa2ENKN3k9mFG52L1vQq6l8LdpY6e+4LDfwXa863+UIVGoTr
AAwdCwvwTlr8TKofF4522/MDfAkVkfwDP7T0eYuxVtZxQMwYaI0spVeqtyL8abNKXMWAicA1WF/K
AcP087xLJfWCI/8VLdnUvhLpOg+WkEwjTNyda9r1FCBEA1+8dAQhgaMLO+lGAW1pLb4n1N7eS3c7
XiB7h9bjMTeD4okhqqm0afGTwu6EFxmBlvuEbJWszKHkvn6NShQWBHflyaberqcIG1N8/FUbYyPT
ZRnj6a/Fvf93fzW1MQUFx7IRXghcciBX0k0QqgqXrdJ2ysU0uUdHz6gnXLRyPKR+YepH+juuaP79
bqFryyr/3Jx+/lrqiKbt+IN5RyVskEhUFVNS816j/XgcFzh5d/q07ianK4Zj7bAv3iT2k04UsNNm
+c215CjkeCS/un7DEVA2gUhbpK3toL7ilxSKCGWLYcZi/VTqJUD53BP/F14luJ3Ssoua9OGac4xh
TFXTD8Rf9lvt3yOiDYqur+Vadwk8IilEjmeUrQAhxf7XHu6pC28+F+m+cD4W1DoR+QEDhLpDDEpa
FSJYQ3KE5nj4mrb2daB8LVokD13J0MghBhM8DVNVZCHpSUTjOXm2KDRmuDMZ31ft09QR3yqkRttB
Enw7ROpJE2EHeSq1lsJ0Wj6cVCKQywNJQ0u6ZOVtXsAk13nw2kGVWe5fy1DfA/H3u5v9spHgSW4v
u5tzsFDjxTfXAYCQTERKPzqtbV7n14zZKNy02dr546Sq3p41Wxx/n0OvylqyWkm2hH9BeR/eih8q
RWketSEtIsQYv4HnsX6FDVwVgQI2A8+BeP9D60fhFdDpxOUo440Bf2TheGINn0t5pKMFasnIKvNN
2y3WYV7ltxGg0Sh1RfbF3///InCXQMsVzJoSGZE1OYmN2XWzjYqH9EyXDLK2YR8ot5+F2E146r05
y84LeMxrUix6ZauM/8nomLbXMKgoW7Q+XwMFhOlFRiWNAGoeLDUeQC+pmk7Wq/ngfQFeqIuDEl1H
9z+Zr+64q5uJtXhbnrAsy6U2tHlyv8j2MY27P8g4O+uPDmls3zpIXMK0Er2viJPfA6AwPnSgxR+D
Ci0QvPnWR2zs5TorluCi6vyXHIn1YQaP0ekyQsPuDOHHIr1KxX6d77DE4P+TvGamFe0j7Ku7oQgF
yAeSP3d3AIagpLMZ+KC4B4usw5qHwYZZg8SHF3LgmL80otrtBhPqJQJnyw8GfYc49D6FP+k09xuY
NIgKOrTx1ILi3Vo3s/fm5dfzjQMEsIkM7hB7YQ2iDPRh7jyPhm4uhessOF6pzTkWREU+B06zBG7f
jBac8AMlcJxeLJA+34pX09VZmHPXz/1iZiT9S9l0+Pcajf0KAR3sgXYinb3LWyjFZGSt9yY3r0s+
RsRjz3gCQq0ZQ1x7BdYzK1A0IAjGVMdDF4MAlkHeQkZ5pUY+G/WyzB/o9D0YYfeQ0IJ4B2S+7s6Q
grV5eIv36BGuzulJIB8Zdms4SerxRsZ08+8ac5gEv9nLyEayw+RlNUmY2SgbpKKn5J/lFhIAtweq
MnpiNhIFHibN+Z24lnfSnVDcT8k4wsfddy/D5vS+wQifOfF8+ZIPeZ9HVk+4UY2FUbxEC7aZpThw
gpTYVQRU4uEgRDaXU6SfDB95gxi8s2H2ck9JX68Q9IH8LFBi1Z7C5oRJYOjYNzEpJTIdYNXuwQXq
D7hApn2DFTQGtGcLxjSt7CN31PKQcPVzwgswpF8KavxJG23NQ1n6GBVY5Shet27O9k9QkUmC9G2M
yKVyBZFoupOg0lnfGtriXg7W+txYyULBk6Qit/ES8LfbppTeuVy9kP0hwIcNXzUOUka9/xjcvZ51
X7/Xf+ybsySWeAcbopdfrzYe8YTsYJqImJlb/1VgWV2VIiswX7KMVa7XfKvopRcADGPn12TcY6fA
FRjA/EHVRV4O4ZqOMUIt2CciaRaphmnckMH3NC36RN3wHj70Xv5zb6vr63ioGHFWkErDvfG9j9ih
kCY4U+b5YRh6Gzs0ZYE5ZRQYm/41eF3fXIiwLkKnXBD4nWun0spYp3Qg1fqAPoVrYv1lXJyRbPja
oMFXidTARLvoo8kCyFULM+m/nKkEyO8P99OPvJl/vjAEvczqwEEURto0nfJsAJh0ZxdJILgbpA64
I3Ffh3PA+t4e+IlMUXozi1MfdVKqOItHid1J1bMDsFc1r3QzLyz3dNK/gQolifhp2DbfNxggBbjc
NvCIZZ/k+HC7OnKLl4b+6Y4IZCitpmrEKYjyaUqy+7E+4PNCKwGr8IoBMyny5I3pBrwULCSS3SCu
x1zmLBWx9rxTu4HTyGWS9IQyGpSkXo6hTJYLUBiWbQPWasPXAPjaCECBozudx2libgR4UuIX4Sty
wUU2qbQss/FIe3cKLA13AwKqP0Cs5Y9yin0FmvT5zky3JLRJ5temTA4UGnm6BW1YehNg4RApY0L1
9Rj+vID82X4iygfvJdvO2wh+X7GVcEHP3PhDfR9XZSp4Ad9PDyHQO6PFwZcPpc9n7/q6JW2jw3Ix
U+d1Y01mR9c+2IvG8EcMD9s10SGXPhTS/RawJX5jJa96Xgtmweno+BNfZgGWGfRL2FxMivRHYg0V
LkZ+ZdFlnMEyfhGGHfxqo7pgIN1WT+m4nuPKzhBCWwIWvI7vozve60TAScsvBLXRZkN08O4RF3N0
zIq6N6QRDJeN9lgmLgHGq/cmWKjlLy6luqWzxjjXi9tFVVhb7AnzjjvTMU76+b8onQbS4x4IwRuI
fc6zRkpDCY6rY0K5x2/vUyEE50PLJBNdXL5t4VUHwG+kvU1uhMeXM2r/BIqz8QmVbR1ibOluA39O
iAUQIob9wnMKyqreGHNHW213kDxh+sGJk33DoSVTJy/JQQpUtJx3DmZvlP9xa4SCyyi565DGi4RM
j8vU3nM6/n6a/zZwGivz0B4IJ+AsRqP4EKjtDL6b5YtboDPE3kaMCkK/o1ogEyVk0z/+otLo+ZKi
ZZNJubx5EGFTZjOIJ7gzEmzk18l3BUpwrGUpbs5G0UgWPMpckOWci64kxlGAJhogcihJltimacbF
SDK+ZMU4MOap5+ldRmXC+Jgc79gTRCabflNy5yPAVDWZzrWRxqRrg1Cv3iGusSG/fQrcolANbSbO
01Xdfbf/QnvQbEejchux49gOBG4COxdCfHcnUhdoYyzd8DQKGCMngkOOSc8vHo4dD0pp/+L21PLc
J4H3jufRRCAbF5wlvs7daixy5ahqN+Kyi3lG5ebX2rLXkKrgfMqrce+T1n39i6SRtTNF2Zw+Bb7q
lmtUNBKBCD+lUJgNNlxwen85yoj/UoZCodt2JyE5Cci7XhppH4Qjwr9WTi+YUDXC6EkpeO8Ezyp2
VH5xi2EdnJlgjbU+YY0clUuwuTSp2D6HR1QF4YM5IiiOGJ1qlYplY7GnNKeyUZR4zSko2xPn4mX7
GyI7xNEffBD9mLO0cW4z7IunYySgaFnVhkjSeDOAG7JjIInMF9b1ZIC58NAsQOIx9AjGBcrcL22X
R68LpX3U+oUUtRwag9eBeQqolCzsZ38LEL64KYuydu0cKK+hXe6ZbuiTxeC5L7X3+bNN1mmxI7mV
AZZFiJPj4pWYXLd4zW+eUvM2lWOezf8q8m9vZ+/BMvjrqv388Ohft9l4PiGpQ7pPiZe5kUP+7ylO
8qxnn0OeivPGnhX19jqtD10kouLAc7/M34LQj1b6HQ06nDxfHambTu4ph4RN9Ml3Ofnay7MTedbc
lqSt+xKeeGeJJbgzcz6A/O+Rk00nXB85hQ24V0rBd+9HMAETKaq3swuKNOhCX1O53MQADSGXF+0i
6vubovpOiuaaaBGrEk0vxMssbHwkTD2f07zg9eKLOqSC/7Fo3khTikPmsndBj1xEIi/CGNFmzbPI
bwLfe36QYTpbYRnLgmGD3G9Shw1khDZIHZtZFfuKCIckBPDSSGN7gs8HWfdW7lOu46FVAZDn6V9w
D/ceTSINgmWgYttHEKfc84WGV6tSzFSDby35iR9Bq7I0lfHsaAe92evU/fzMEeQgkMRZed7Ib9T9
VaEKtOSuCzlY0a8CcuF75KrSTcW+lOx7XOGXgswrA0beT1dzlDdefkWJm00hObAWWfl+6Y82UiAA
eEMHmttB3ZcvNR0C+CNGBy4UYQtE9KmEQ0ntYjCcof0m6A3Hf2TL6iK7dyH9x137dyzwAYn8cglp
twdqFOnP34ui5Tg8naZYLszcLoFleaCpDxH1fRKWPRVtHMrG+j6Po1GLFLo6Q7i9yd36iPv2zOQO
Ddj+uWDVC67gGsqswjjsZuPyxDomYoHGwgd9cck0BSfkttHi5iYDlLMYLKQBIOa4Q1oekoFqlcKz
unL6kPGoeDTDLhLGdIMCfk8ZIq5f+6LUtTABjC9D4EzoZPABBqxVsQ9IVW5a05xm0F6yRMqP4q5i
7fvLrby8YTKltnEo47BmUD2qc5z6iQFpZfS8/WXGxZiFjdruth/LpWWDA8u18BJ9gvkLOjfHGj4U
PAPSmjzl+l85DcbocRnFjra00g64yz80VYMDPJBzPbNZTDmM9ccGCdqR35SAx9FPLjw6JyyAK9EN
p10ehpNaoCQ4GLqN+qgXG+csyi5lgPrEATJ5mKZH01VYCzzgL7W5wBR9eAmICSUj1XkC//eCMRaD
J4GsRHJUW6C6//EPOE18lEaGy7E6EjYHkJ/VNrgXzkYxbBVQWGd2+AqGUuc1pOWzd3oVh54pNhgy
LitLZ+nvF1DBjehADEtc7VGL2gmFSjmjMs9j69VCPjE8VPMa4OeBan3gXT/lJDESPypDt+VMSehf
w85FPa1XqUNE6UFPXuRoGSoBQqxt3bK+4xgZRLGF+zUVDHOxQ+THtIuB3pbbDZyvQpdALuzimfet
sqcBSWCBGcjcCQcpRnB3ZjrUMCl23Op11II8/JL7qJ5qYqL5CvjwZyhs4Xwo89JY5CiVwqJzAjZG
7y6tq1abhR/Mcyz1Pt79e4u4hj4AUZrcIwYx9bden6f+jwsqu/Ecw8jsomQytGDG/8W0YK6sTJpZ
Ya7/BrAjRn3JpWwPamJK/zabw8jmlDcMm0/sqR7YPOJl1IVZyKw7NOaBrFAjUf5oG/+M4Tn1tJ7+
kQvm1NmQHES7ABnWImYvIMI4uihqEihxC9J/61IL4hf1SmUtgTtSPP96ZD/0y/FhoQp8J8IbkppI
5zYSoJo4cxLBvomb8n86oraCFxu7WgyYNKN/0woiqLZh/iffMSHfvFoczlNwXkJgIvKVhZMJqAyc
bUL4dKGy9OiGADuMaCxG4dbfvuApj4LWu8zHjefH+YFiGojYJ8Tni/VhaXbfR+Muru+KgTO0iaS8
ClebWYZ0PbpFUlQadvUj4aACP0g3jwv/pUdJ1zHrKrX36WsDAW68sMq9Nm/9diS4eLiQevPvJO4I
riJYMKCMh7sKunJEL47Sf+T4fOkRNtoA1o4uRYCtvTyGwc1DThz1I5QRC1N4LZgUPSOpSShqZcup
pieERTOcPQIGHdJcz9eF4DY+GbFdAHa/eBdHHqRICJ2ohXzZGEOBeMJUxrlE4WMLuS4HnqzgimGX
vhetogIwNGExGVaQ0OLYgGk0j/A6ddbv7MMXP0lWQDSfNU2dJ78hyH4bUVillRPq6UT6uCsEBw+z
Y9+KSinxaMfA8cJOEnAoh0Mp25sA+4ihTAfI76yl5Z7nIbu+ESuhRGQWmupyfVj0el9KEjEm7Si4
F/W++Q7lqfMXwUzuVWqK6wdyZRkJIoaBK2X+ukUPG+iA9Lx+sJOZk17aqGnXjKLNtNNTMc8liWv0
ve7hutfkBVSN6gTBYPGxSQupwkKgDDyqiUc+cLVJDgGVcRBH0Zs8BALRGfrrpNl5CW86Z3Jgsdrw
+xZLVpW5/Qeh/7ev9AI0E2AQPwfzv91TtgG7eCv3Z/9Ng+k7iocAVpUW4cFIlQ72iCEsQ3zN+1EF
SPlCHpIfOGf1kZsNpYmUx65MqlMnImfUWir4b2XFU8eHTQj4pF13r63CcHiqMBxj11tpz34Bt0VA
0LtDrxa0ZCrzEfIZxIrdCYemE9/eAB1rL1VManJiYVc6PUWY6wwxyWNMPdxZGDr6FbEEKvVdOM+W
Rp2JBeFD4BWCk/A5XtSGjpFJgch8gEwdEZw517zyTfp5tM00+fd2gIwsD1xu0w8WGETR+ZGa4O9F
rkCHgrOo1u6kLH5WgUhwC83HnsBCw7hdtR2FZUv+PnN9xSiYWouXaeBeLrYKK1lhAGWOpijBMHsr
nhriMQ0tbqiuuuk8D4bJ1gFsSsBI2AZHvxkpEMbM8B8K+7co8Fqoek5KgoFDYkOo3jfC34eDM8Hb
Qnfvy6/S4Wo4e7++6hmYDUaB5wInsUmyXZeDsim0MRxcDUIoB+BdRTy7nYOFcTdAh130zxHAeYy4
hBLzQCjUfv43Na/6AOj45PLHSYQUMsXRS7X5YpCDFHri8C3akNjRIVbqZPJWzkw4EcyxoGhdelrL
9B8k280t+KzhnS3TmpdShinuQUIyxA+O/mztjFgM94ipHIP+WK0bF+rXuRM0VecukVT5aYfiO3co
QlXJC2nvsHRbRtyL8Jp+wpfUB1wK85vOwGvFT1pIMF+o0l5RuPM8wr83vHzocoQexBaKcGcvGOFF
SGMDNizJtV4p7HgZHTh1IkZ26KhB1X1lBjT/A7dJ/DjNGPvAmq+/92tgRwVF/SR3UbqSAxCwUTOY
/kwHDFM5L07KaQE1OyYG1mNpiW6ALzcPxq9UEOIs/uv7NK4jB4lwTDXIKsZvuN/S2zjlljRyvXXO
AJksgtu6hnAAr2p5uYxf7O9p2VpuXlWRE2UxrEFMc2t9ApwVxnwYej4awo6TI/Ui6AzrgObRg1cI
PdH+0hCTGrinPJaASf027wqr+pt+TxPflKFZpOfNO3qROb7GFuj6gucruhDmgA47DLcEFfHFfGbl
nB5Yjbl2GlqmgYE/Wj3lBmI4uSW1GB1vqu1kGXTs08tzEO7xuazzw4sDuagaCxdHhLJzkvloee1g
mSKfb2OyvRucfdIzAHKUtDLh1ZneNkyYdMCgnwfvIG5e3CXWCfPYW2QdJOq/Owcs84fnE8BzZ/zz
4M1bw+5FgyIfyr+4QkWlWlB6O9TyC7tksGWcNroq1SoMp+hNV0hPQhIp9IEdlINGxz0vaZOBWdEM
HC/F2EhpCyYCumOqxawGG3Uqne9s4rH4fSWNBDQzCNYj+siCKYcqW/ByOSHohd5Lvy/yALedbNEf
zyhtsL2Ejx/FF3tdmyTDMHEJx0AxTGmV4Brpi+jZz2HSey6uHgm8NYnl8n1EijSsu963rK8rbV+t
Z7Km5cKMssdzBZfUw5YYMzbefvLXdxPLoqhUTnsWfN2/I2YY/JPrRQB0Spgcwcdje0yy7GqRaA3D
wPVo2iXwHG2ADo2KJrEaGRYl7VHW1K00CKSWZv1k8Is5RbXfwV8IXu0dKNFSTxX1DS33lTD0nSfZ
OYpZXrAPMXeIG10PPRNXJx//ztD/VG4IiQq5KeYohtc9m8/Iz88rgELa3+Wksirj8PRmPr26ZfuY
dzgLI5pBvOcVFXvJbrrENAGzslnqFQXsZhaLsRORw0WIbWi1n0tDXw4wajsUy74QooilE1b8hrAN
mMQdMP7idVkudHdE+wgcE3F3AEYIi75Thxibea5eXRSxGs15Ug38aY+83e0ERrzm7+K3+zXmhjd6
jnETV9tBsCLKWneTilSmmDZhSG69NV/4CWlJSotNvTyDv+sP8JiZchyibrdUpFJip0e2b8+I3RLp
OD3PS15e/26I/N9lzP/Q9q/6bR1lBaquPHHcbZnyaeT0PSjTiKq6mTT9FtTvP9tUi1JlSym3vZoB
fZ7FX2NO/IsOwJnARrfCpiJUde7TJOhLNWHhxU9BWMzdyVeOw7CEioxyleUh2xHI3aFwR2jOvyBV
fhvoiH9XT9TeRdejNC/nfkeBoLeILXHm8k6XO5IWJFioOUudMR8Ufxm0BC6/rD4ie5rU4wdgHpzY
65ulFTyBKmh6hHY/oBGjRsoeLXd6q8y0pu/tIwIhtU7AbA95ENw/auqp4XotUrNsawYR02ZU1aRQ
tELxpuU0TCZffH0N8Lf0woKCzHkVr0h0HnKVCB6Yn34B5v7GtsAu4/6ibs/4G+80XBzboyQp2IPL
cn0y35JusnZlYSAekI2G7uEU747db9/19IYbrHSkIuYho6WW4KZ5yZJvFgHgIHBdW8cUt3Gk7YPa
2cQh6qK4vVCg6MpsjzAmVcL2h/3nMh5afYrz3koUiwgG7K44E+OlzGdM+64EV9mKUyqlxBPEdbDc
Nru6zrGKBqD77+pj1dtrlsg2PKhQ4DCioRobDxUIXUV9ufUUhy0UDEBviNSccM1xc8uQaecGcGS8
tU7FFukW+KJXSRfg7jbcwIhHQU4YtuGG+teuCeghLJFAxyYMcDgaJT3kw1PHq2TPuY1uG80s1lWK
D73T5Nzy2tkqEk7NAPAoqa1Uo51ZyUoyOQKeUtHJtPPOTbtKAtkMqO5izWLjPO7zaELKfZUA2AS0
HWEzU/yEBqZhVxOjPmMt1m8dRAA7KHL3O/GfmHfg+PHsPdiu9nRov2IZ05SvjikUlQXzceiZkazC
WkgvAh5rdZDq3gOXsQSW0tjmaHoOtse4s0Tuzl52A16rp2/PSiOUJBx4I7xi+oXaFWQn+eLnxbvH
SpNVeXcqCEUIs6IrNhytcP/YfDUOAcv+hOermGzlcU3yA9OgAQFD6/+rByLZAXE/x/rQ8xwgsEKi
+XD8cMrKqXZ5ZatXDRuJecUi6tUsr877D/vEbHiqvnrujWuscGgecvuLJAV39vXhdtwJQb6UlCk5
l6JuZOcvirUe8jgS0O39+KqqJn4iMUcvVGIFo7ewL9WO6MDAEEOIUra+vVLzSTtw6tE7jXoyfLTI
jRbBo2SVlurp+SW5+pRWlZVI/DLXZfXHRGxCbh3+mp8DEPt9yHRpGkMYxXr563nAwN3mwasxt2xT
vbJppz2JiJmtJjTM7aFUZMuW4eocyRDFbXCra4QVNsOQprpeZ2N155LtZRMzjBeEeR5JBslRWtXh
Htqwcrc9tayiwYnE46EPvta7c8ZysbiOwAxXE3ZGrhVOCGHq7fASsRh0vdY/eOhf4vS7qyRu+cQn
mQccFVITOKkT3aptyqt+xyQw8xrVI7XlJ9Bz/cKhbcyjZ0GVYguO07SYJ/WQEQcK1HJmrZOzkhbK
gY8hjMVfIgknCC2jra5PUe0JcKtt39DhMdz59qbt4Sl/Hur3Sp8SncY+j9AVK5ZCa/A5XtiouSfF
U8pApp7642I6eXYSsELuDBY5lccDj1gQUn6TkUpH/X758W0ZyEP/Cgxw0RxrISmsXl4ZJcG2ASCO
REOucShnNRTe/DpncXNwjNhbRcZSjjx8H6OBbAN+e0p4a1vPL71P3pJRjuUyGTmGz8Zafr9s4Lt6
X8sbZ7SPnfH3S9l8zX0VTr2djmf9J2wVZrph/OKBx4WXXBK8++p39puxburfD35SThlJOU7VP00Q
YYS6UHet+BCzLkJ6th3Xy6mtp6f4EjK9mAUhCk7eLTGvrTGQYc8cEcYZscNVnftuTfqIUpaGofSd
rzXIcYSvnst6ZPL4MNcN0Eg7icPBlY95rX8ojM1Whwnv9p5SBnrjqSpxInLYTHtyFs+DOa4tFLOQ
jpLsvoqwKoO/BkqQj+vTLn3Go194Qyt8AVlpPqDOJkzKQyIOCKAPzpoZM/EItUJzSoYr6F+aL4im
RgHYGEy0tmZysn+LLV/EOua53zzdHyJGOmpQEx1OjTFHnd+AW28+tXQenOFxw2LlQi43zfZstjxI
bQlX3SknVM4AjCVJuQ+kxvNN1n6j7zZ5bm0UkkC3MKvB5Uqdva+2kKbcQQOikGGxxkcE9N56O+so
EyKGD+LeU41Is6zeMR2JrRsok+b3GPu8ivxm6W9g1PnpLyv7BV2g1J1hVwTfvAFhpTh1qe+2VKnk
jwHpivLQfrYet/512TZAkDzbtKhJBtx5BqEzqLdP+BHPVQPjbI6A8ZMEV+4r6bwUmjKftvttzjWt
i9fEd0sW9as6zAGs7FjDU3ZOBOBElJPgDGll4x8mw7wZrxT+SDRhcU85KaZmWQUpGQVJktfo1bq9
wr747K7gNCMGXOHNY61Daa8uj8AoinajHyxvep0JVcLCr4t/NtNfCuhK5KmIfOyo6WE1226sZ6V4
4UqAZN9bfwin6G09wjtxHAVBVJXXSDMvMJbL1ggOs63mUZ7YXwNnpwOGv1nh+8nJowOMqvaHCUVq
q8qyIAsW9oBX/RzHjMFQoOZGHSjUZUnvb6XwbeVc0GL/5fwXFAJCyukNHzRYJqfgo3CvtpB2aiY1
JySWhynWaQgSVWoFIkq5dZnFHWFckn6PvLI/VQizeDx4HPzlYqzy6CJWd8sskABqPNXCdha72nt9
xeJ5Kh7LkUntGNLDBsIDUiT236tErxfnw77BeXJWZfbd1w1pPnSpR3/jG0IW+fTzD9n7l94MEuj4
RjQRySnyrj4QGNDmx/7Uikbvg0uk/a96nor3jix7rzrgdgo5tyHR/SyYA3u+/2hbD7q3N64wzxFo
s0I+8YvWt+d8ZgWj1AUnNDahN6DzE8ncLlXwP7snceMxf5ahRFcxocWvOC9kElVBe7lU/jA4IFWa
qq/ytMsproI0TYcQUnTW0znVxZnnpulwj6QFASO6O2MkLn6+9sLEQUf0egv7/T5fCcHc7yL8sk9W
aAgjz0ojdOUhuK37DppFFHiWWPQiZWqaiLjNnhtZOhPyQVZGUdMiXVpqI/6nJ5SHuzVHDs2FH2QF
aPpQ2on5e88x4DumMR+/SCRg25XixEaL77TooxuC1NOEpO7karqgtMjfdDO+T4tmvB4v1YbS9uXX
mz366sl2f5lG/ps6DIi5pv0QSB83XzBY0zPdRo+4lg9SE5e2s32E6cxVF/+giJEwxvBWw03fL8PL
oX2TUxou2FNwyU5tvJ1Jni1jeBEueRjylx6+fs2HIx4J/FXmrbEOhUTIac2YqIGXOTFB38Jrc5HM
KKBTRUcf4UiQU4EgXWxp1V/Kym8x7eOtCrudAsIlggUPuMLgxYvVwQBLhFy+BHNXREN8A4QVssof
mIoCGCmW4SZhpHTYDwihesM7i1cm7PMkGZd3AXSM8WoYrfsyxgv3WA4NhdZU/p6yndCQrOxzCv4/
joYYnkPO+WyzZ2tWZRCQSGIn/17x9G1X/6Zg8ULHvqKPmMDEE77kecIWhMxtFTnRVpHgT2jQht21
aeI+yJXAe4G4Gvtu/zklo9zkFDZDhkBj1jSQPACoKbLKd1zSxllpRnGlMMiLD8c761hmZ0LMXFuK
PRNiFtnKgxrtxFe1LBx3vvrKgfSA5yg7abrQWt8LsW7VMtEvoyWi7a5H0XKUpX2EyOox36U2xWaE
A7oXFMpMIPDae9nN+/MUxUMbgt2Fz5qEsaZgA5a+J2itHgHX/HUfF32f3G1thUm1TYMUjoYyhHqn
9MbEeBkABc3lnww0XE0AOSVeVULjDmIvZF8XnVskGE57wohjbwGeFXmzq+tZ0cHdrYPNJ23ySQO8
6rek6sSaHcf4wQJA5sIoBSusdspEyExNUN1jHj1kWo55MbgyYXltc6XIjxzPtcxIigyDoS0qlndM
OMsgyeIsHACbHwsvoK4b09jDbqs4PlEvCniu9TOkJRuhb2WpJTnnI5vs6N3jTKVDT9aTV/tpi5/O
ZKG8E3RB8ecCn9LrZe1xu6/6Xj5axuU/om1j4CuEw9zZc0PZOS38YcTnr6JQKtQwId6DorMh1/jP
hIGbcga+Ib3aTBvL2k6IBHkMgs9jmBRQXyt2xJdfOmN0XgB3dLz3tBDzsYm+zKOyeOcG3Iwg9xXY
8SUJFR4Q1Zi8OG+WIpbaI7lZXsyc4OKC4uhLRUsPa6x9/SCmY0uIut9/j6LMXDD6yg1nC5+w3UZG
FEoU46WdXpFRYwkeqqMAqPKqMnNl520vUUtZkar5B78RXTgRCoTu9MLk5SzNLvggGiB2eTQMXJ4U
ylIo2tviF6AE+alEZ8mHhzY61LdnJpB3a43oX79yGkUj93WURuyLg2LBHrsjWyrAXVkCJDGJRI2U
WJKR8W2ffBmW5472k0akuVD+SX3wRcUR6XpqSZ3RqbfzYohXWdD5ig9znPmJdPLuGBVOsg3tnbSu
rQoAvBbQ4utuuBD/bhUjeeCarWhe53xNLsQnbIbSJZbyyls4rMn+SzZ9KUPWbF2rOtHFv/7elbCd
WFk+l2Tvz104KCqRzUbX9Nxui7tkSSNzEeCWkmpGjCSOKAAAxqhLuPfKTAA5hLv+U8sYl0NxTSBR
RL+TrE+4s0R4F20Yf8Wi3CcwttvpXf1eAY256Hfc8K3s/jiYnBvUhiVAQ0iBNbPAdCPJcgCYItlJ
pHjBtwwB5LQeICLmApyGZ5cQPdSPlStM9rM3hiBGFwTmBVni+Zx8XrxNsbz3XRrtbbUA+N7HI3Lg
RIYPqbk6lPZ2QTuwVqidosRioY3TjP3LvM1ixPn/X9qk6HikZJ42XhiXJ8b5ttfIp/Ce77QoDmD6
Zjvj0YBYONVmVzWfD8JSiTLylZsDuTDx3qsywKWevIjmX+aMCOoa6EUjVLqWAqlhSTzdmlISmq0A
ok+DSZYmmC2YJYvqx6v5SPgOkJgRpVmimykoZw4ZnoVegliAfhOxCN5zevNlqACIECdDYc0f8qvV
AfYrZ92GPUfGGHE228ftcj11xcXQrXDTB+MZPPy2yVh1KixhuwDdGqecw+G2Gf6PwtCp092d/33X
m5eXxW9spohK8JvXRZJuBzlwpDCDzy/BglelCVLOdgmxEL306dUVdSY9tZAAlv85jJH+82chwGR7
PFX9IBmhR08i/xjx0MCdjeWGWc95OAoLmFaxLMaojBVlh5IXFfF8udQk14PS0eSzHGH+cf+mSErD
sc7sej5ztshc9li4Jj8mLbXMr6LNpgO8Xlw9b9rDmepmN1MrVL1cl6hH0B/IyjVDphWjeSfvXqAq
nPJf1pkePm80cr1GBLWgSC5+ZsCKIo/+6T/o5BkxRJS8uxNYwyLVhx5iJiae9vZMmuiRNNFW+Vxf
Ku2UviNSB8dn/THqXTsijljEoLXrBbMqY+6ItNHjukmz3/JtovFvy7frJkV25/fUwfmzCrj+CW6z
BC+MT92sKaUCczoA7j2UIKrxWTZdzU+UHzqqKS+gZB8OmQdPe9UOvgPDOg1CaayU2OY6hibe9ACx
itxI44XU1aO1/66tQxIOhTPUOyvx4PcW98eSFUln2LoKnhN54WJDA10TWf6FnxIYKvYYh+BEGA8y
vszHya6cwCz7UN0B+fbRdy18KIV+so3+V/Cr+PqZE5N4YQuu3uZhEiiR9iaWSUsQtrFhCL3W/52A
kgAxoTiRH8OByqIL0+kSrTm925uI9AbQVZuQLo529o3O0XNLL5MFWspaIWg7dGOc5u8ETRL4a+X2
vaJhiA21INmv7TRh+Wgv+ZkOGEk5AVH4vDh3qquGWCdABgPxlXbIYMS1Z1qakRqjo0VJJ0n89dO5
G8OFG58zvbdWUiruHFrAxAzLDzGm5IC/XnwI+x9gV/aGAWRAwu0XK0JxKfSeyWcATL22T5Exbtoa
R1iA6Hf1u/ltkXvJNdo0CtZ0nEtIx12ann3d5VM5XyR4vmIH+dQl3zKpBpdiYPUX8vEZRghqnoth
GPaQX5hTr3VEO2vNCyCyVD8s8em1WTR93pKCmMC1ptKjiviAc6XeRZz7QzCkcWrNdQrKTi1GcGmq
q3ho2VzGhmjj4+Gu5EwqyqAXs+Az5KinpZSNd8roq2xp4anClMvVTV8TRFI6mqnV9kCbff0zWbzB
QjCeDxtE1qD0bhfrIXUQ+4Pcn7lb9qgn6hgcX7jmwexAPxJyCXrvrlA8eaGRCBEldMwmJ/J1+bM9
OaOL/DZZN1c2GrfS15zh2v7NxfVWA9F7b+ZTD52DXdGPnwKjpkXm6pFLpSylwXNXSUlEaedPwp+k
idnp3z/dWGWoUG8uqKcqSO67jjfODhFXaMHGSNEFbsaa+GC1GB7CQBcELD0mVraBUFrpBmO3fLzM
Frw66fc/HkOwh0r6AvlTTq5TkSLzlwITw4UWNUUTvwc0oA/93FrBwwZssJLsWHDkG657Y4DzkJaQ
gH2edXvgrZIaUVQSr/8xXlBps8DL+Zxz/VlLs8QUNajumVDBWfiuN4RczmmJmw2w7VW00ipQN92r
oG/Fke9dPOF50/9gHcp/tgTmqxuplBB+hAIu/tW6XBShQl/Xbf8Ucmvv897saitV/puNTwZNOlMZ
OKIhNYNqN5m0x+wueW9At93IckJbqCl00SQETbclUaJ9oBoPRkbCz1CLB1lOxKavP1vFgp9B3fet
Iuese+mEaFtm7VpwKLxf5ZGZuMGwiKma5vbmRQWTkRXQs2xSpUB0Ejmkrb2+wu2V0qqkfu2pNE+G
tyMNVeTW8ZADB7SK2Y3UW1QmQXeOvCOh7LVqsmpRLc4Nzl5Ty6BVB193b703kv4Trvu3VaWNIThV
JSQgVoiOpRCYahF9VafthQIPvjdeb5ctrIllAV1YCIpZrt1vXKk7ul8j6IBjYgL0nre7pQKJLWhe
/L5rU+p7a+p5mjlKdYVvyvJd8N3YWmg2rujcmTkQ/M0W9juWL6geFRpo71JXOcHCfXHw+3jKugGU
VMTwNMkVxaIVT+ABFJ8rBjbnUq+g3FReYpUX68T7IRGufb5Oibf0wyAYy3jV/eVKklFoECtCo4Ei
7IRsZKQAzVm3N8oeUqtm8nt9pjeK9wZn1bAG9XUT9OQhZdIDPCYQjQZWiSPnAR25gW2ptN5q5w7z
GBoyRqrYoYGQg0Uid8h2kVR5bdNaGTHpxAeu9Co9KrgoaPzndOvqAVRNGPz6y578DUaYFgOcYNc0
0tEXwqUCuv26nJ7Lu5792VVKNuGgQZG6r+8exvuZ9uTlXqqr5j/QTCnJzLUiANhwueK0tMqFKsTU
i7BoE3RfxWrtT2QBdAZ7fHR0mE74r+qcnoenPmExq1NlX0SnbNmPyeW/jz/2p4YUaR67IU26wxIT
4g+ZmMXLVIZgHjmq9BYXorW3466NtFcJW76qCYfKy90N0grA6t331loUhX7EeINm7EsIgs6nT8Xw
LpNxoQgoTjomfBHXlTk9/onVmFNYAzPtnC9doM2nXTy0uhDiCAvt6RCHpxyUi6/exjgSMCGMCsXV
47Xea8guhu1DtcNon202Zm4QsDkOtgmef0m5BKqs3CPDUdvrHfSgFPr8IfJr7T2gGQuc+o2Oks/a
UeqW4nsjEfoIhp+Y7NGFUh7ueLHiKPVDPCPJClnV3L+BH5cQ8WnHJhCh+LzIvOvKOcYjO38xlnd1
HFK7/WfdJlqyxW9Vfww7ZRcSY2R5iMJglAHAO8cUJBcegBE/D2u7uH1Vu849upfhyEjBi4E8W4i2
SYruNWDCDjheerynJWmL//oPX4WIulDzXwmmCaX7pycAMpHdYoQ0jWrw3+fr2dAfFcRu+eWdKHkg
zxSiK1jKWTPyG/Pe/LnPgmUbvKf7ret6rqnX830LIfpkWaBE3daGBd01C4MdYeLV7eyuLlMHwxVg
6ze6xlRciSPqmbsulSUFZoNNJS9UAyBBxemgxBBu03+LsAkamdvsu27hcDtSPonAo1gVtNtWbZmz
z7jlH6diuiB8CNOJSshWTRGLTP+vkRrftwCwWKjoeVayzh/aApGxM1nevW+laVRZ3OHJuvjTtkf7
FLoW920kLFVxyHiuK79kTPJGbKp6EcCDzQsgj085Ng20rucTfSfohT8117ZPIfxXv8Qq46plQQOJ
l3wYqPi2CYroPobDu+mYSX2/nybpz+GNhgVxvM2WhVA1Xzla7+a4fdsx2mXP66c08a9FQIaGErZ2
UoUHupRzHYsnPDMMn1akfcJmAHmVSJV03ptgGqFKi/w2a7wWIRNehxdeMWA+cLdhoRBp/Ogw38dY
qJ9OQFh18F189rRbZmhfPtDDiCr9Y7n2b1CJbwr2aXjgsWXW6yz01idRxZxFCKRSZtOJljunrCyJ
csfrAeKQKQ1F9WRq97IdMJsJItwSYS5m8hebyJaGQoIXLPxWrOSsUDeWVenDQaE8vamxTrau1dW4
YYDOfXZx3DTnYBqZLqE5ZUhkoBNvXv4LBKNqUay8IIDFLPA9FX/VY4xL9O2U9WQxLv+ZPsGPx1Lg
jo+Uy0zBR2Cuex8KTPsGPNzJfgBFNrBOMb9rSI2RiDqCybn6coNWWxczSsCWZahSZS2Khk/lJi5J
VUiI8S8tJP37ixvA4JKfJ734z10fQpKOuqt390N8SXTeg9UvqB0SqaGn9D/Vr9Byzsts3dvOfIb5
k0/q/DAppE9eG0ZPQxr2OekwEfxzJnViwZVRRi5UpB8Z2qtqGXT1m+A/tTJ/v8EjmmnMhEgF+faw
yZQPVSBzxyHutOy3WUsVIeDL2b6N+BmK+DL85eCgX8VYpxoskqGfaX3zSVfA5eFkgA1uQZlAnVDS
pzgnJP0Q6OCuaq654U0qxvQdbP6y/nLXUm2+A5p8Q0xfLuJcie/YPR+1EwHWNs1q1c2vxgAAJfMH
f4qFaT7vxUpHh229qoxDvkGHKd1HI6RrRsA1I2qUbAElTpDz4+u6AibPb5p0LJx/VdGBnWoXIDKA
w9wI1r6lWY07bFYipbPrEON6jUc82+dTaRl6flOhmLYL19YtPT+jTxdI3YEgqmrZZAHfxUbqlqn1
OApydWKAtLccKwztgehhTZ+XDQgw7iLJUtxqNeFvJ8vWjv6++0csx8/TWQQQNECuk+b1b5PcYJBO
MNVLz7oYwmXgdCaNbJwip86Y4FprldG2LzMxnUmLBrtFv8nm1YeDNjX+pq/GMmeWRzX7z7jpnEcm
3hUv4BiwEAatA66+e3tTxopn6P38j/TTbg0NffldKdm6BSoaDVP4jYJh2ld4WiiSH7aNmfGNlJDF
g1sVwomHrrD5qrx/NJt93/piUfJzmczr90Wuw4XIhIWaMjk3U3rH3dmc4K1UGtQlahKtoWYiXwNp
FlCP23sEKhdFAOUE2aq34k5ZjmW8Sj2oYTI9RkFPyyRNtuTgSZ4lVRDPovgD1/e6Xg2IWXHnCp10
z7/Tg01dEDRFCzboWR/5wH5sXzqwKy9TDuNVqYomSBdDA3u+y5U9w+cCIypmkPcnRV7sQKfuNqC0
mWt9JsupkEu83YmZvbdH6kYgLj0mjpyRP1OaijDqdMzPfL8NrrTjLhBAM1FcdkRY/3UHjQaGmC3Q
3ZVoCzIjKvtToWZlWJm5w8KRK78qHQuN7B4WspLLZI/EMqVHLZ1WID9NN30TdDrhdNsrRFvgoKN9
Dt8mtjDGcshh0Ub8ZgrPl8Y7kLT0NFi76sbzFFguZ8bStbGS3clZp8TCNMB4lrS82kVFcH+Weei3
0QzvYNWUGxT5wwkjbbwWlGqD2MqdBD+rZeVyBXM4F5LzQgMBcJI95u7XW1ftE/3fVKaB3375HjsA
TV3Lh/wmTal1PvLfIpPlySY/OF1dX4b8ibnFmMdk79/yKburkmdZEJJm5eMz2AT+EOCBOSvnxsKQ
XxANLw6vEYBC/f4wTBRbCrS5DV60LL7C2uOpoR1n3GgPzwm/2s6Vzmfima3EGif8/NnhpmxvOYiB
+NhkT6FyN/Kprviq4IELscX5CYPOai2nAM/ApETF2cS/wgpQb+6/7w0XN1kL2jdaC5XZHBbyhS/L
WVN0tq6vu8XyE0Wt2XnZPVUySkWVkP+CquuiJpS12DxKWYAGJEHNAF0L4Iv2AEHh//huKal1PCnn
OG1Vs9ezkv8V7fBlI8+B9Q0ez9dG7KZKRrgZmF3UVpHtBPCa475huGu1ZinpKnxA0kGEzRyUrCft
vgkeTzVSAmJGySGBQ3Pyjge/2JjFrjh3Nkk7hHafMRl78d61/msQyRzPko9667hrKnXrh7vvqX0L
rDuAvplYrF11aftackcdfPYFbU+hiv2MuSQrOjIHJnnmBZc4ikhR2yK3hfNW+ckYNW5PB5DhUb63
EDHPMjiMCkOLXBgcW6OiHaDme92x8ZIQfZ0B6UitTlBuiHUO/2Kj2wT5uOymz8RSXwNvIHk9S1iZ
5PUNv4SvmfzpC9aTLMHObWn2GGGMPZe8V2/d0hcp6F+1ego4eZYrGygrlqXVoNamMs5j0jPvi7oh
QdCKqyOrQtA3BAwH4ClUX+2vXHFWaNhK5D+kCbE8r7bqFOwDYiYT8eMQZ1W+r5txZDWlye5O/bsn
dR9V/lSV8m2iv216tj5tFwu+t5qTVTDIDrdB4VKlkOLE1/DTEfmpBbgy6G7wk/9+zIIlHEUnkdKa
WbpF0QVveb63Npme+IoTv/NOXRqVJIOdpzNBZ2fiV8Lu49fATKFhkCafsb/B/OU16SN8wyXhBqNw
NGciIhBkO6x8vXIMeDlKfg+qpde0CdRuHu7WqFe+c1OE52b6VubyF+6rGgWUohtxL6rJ2f9t4jIx
vWwAVYngeCGZOOIo0I85Kpa9S5cGQdLY3B9LxxejaLGycCFL3miGcxSvMQEuRP140gqu7qtyjl0I
91+loEjRo7R5kuoOHPkMiJqpohSW5Ah6g6N+caXacr00LyR5LM1I9YrRzc45CEXwG+fdVBq2gy+d
iOJVce5ju25Z3xBFPVwwSfn5vJ3yhVB3wXVVu8VxL0UCrOod+q6htDVdT0i6J5+3V8kmWizwiAt4
5aUtydf4eEDNQyQSU8JWHKwh/HT3M4X+eWe03FqefV0bfZiB1H8E5Gk4+vt5xb6LnX9J0++SFWi8
FDLZ7ySY6DAh08C6tcAXTUUHzAd5ow48/IJtmfxv74ew0nkSGHI4G0o2FBkpFfcUGn9R8i5wXozo
+VAjD+ANkTkBxcksfAM3PDlNUrsq/KWPQvvPYUQIQ2MH7rBoRONfRzm4CJ6NrJuiObnP1ne6+j/j
W5uQFMuzkoDv5O23rsBNkZ/TCLwQr9RGfYqkvV6qOxMuRbh0UC1i7yM0fi8Mz3HOCYuY92uBZKQv
C9uG+m4fyT/qDqfv2tIz2WJWPUGdoG0NqNewaTsziau53uTZmZ4ONea9Z7PFK+1xfdOobXH4EHTx
w2l5n57B5aiihJQvPjfK1ovh9aiKzttwcsgT4ms+QuP7FsYAsrBWCa96YOdsZKc+2JD+LsYbynvl
EFun1D40heUldRxz+dAx3D4i3PdeF1LR8ku+VNK/jgkYzJTUtnwefwp9EYs2sQ+cZ4+8IOBYN/Rg
mR19FgUW5iEmvfTSZlz2aTzBgrVcwamsA1NoLhV/8bq9pmoLABGZymhpdEZ05rAlP1VQP+eG3Nlj
1SrmycmuemGxq4T3B5JSoPnP3eD00pMzDjfpIxBj4GDE7ZFeQDE1Zx3wa/ueDmlv4NkXaGomr20e
elV/6iMEhcC0CUQeGiRF6lax6v9BY6E1IlTm1RAFVJ4KvOVkCRzrDPTc98uonhsL3INxcsJq6551
2asH2evjf67NQXT4J0VfrVOKMH3MbXzrk9cYxViKHW1i6OSEOIHk4Oi1a/qqCl3InZ0BQ4EDnYK6
/0rAfK8p/HRm25h7YrENSXfRk8+O2fF81rF3DowQAX4P6z2x34VFrr31n1WXw7viu6cwop10f3BN
4L+399nlMMpGhVrEW56dbmJfBxmAu7RFkRs7qlm/JWhcawTp+eARCLN5S5wyewH1biYLE7uwBX7+
Qfk2Lu5z3W0V2v78SWCxdIU6V+MW408cyj6AR660yR35FY02wzdhnh4nVJ0zVQYcfDpHDiAwDtZp
cklnUerKfFn/it5aR4QhzAWR3U5jbeN9Qx9qAThN85vAb7KOYI5ML+s9hh/CW6A37PxD1veZ/UOj
s+mSo/+yLZmPCyLukNpFK8YH5xmbv1NB+57lIwjQbPVVD7FFyzr84EH8gHLZuArrK+LVkuS2NItY
2gGCyfOJTOt7d9c9GTLmSqNydscsvCkcExV4xkNw3wp2y7XBI23Y+dT1DU9yx62gSpoorhMZqXrL
h0JA10voJ2afCql+gPI1ju9iVFPa6/xWArior7NOa4H4aHBgcu+66hMR7+wcVPEXMNAojoR7CQmn
zkNFP+91XG9KQhr4avrM6kARRKLTmUMY1zUM41nCqQuzIkN8H8FKStUDMJlPAIn0Uu5wnK3YGzrL
e+PcXdcITzGY768fambf+muqSJr+fbO5EB6FfM2du5AITR6d+i+0Hq6a+gmH4842Z0ynwVOIHLPi
FxXMabX9Lv7BN71GG0N/jpSGWSLtOLgb4CS/6V9o5BtFKFHxwm79siOogCOd1BCg+V6h0MCRfx4+
Mn+XHW77Qh1nRUJ8JaoH1tsflGeTP2UdHQ+/RO6U4z2WtRXeAfkza1PvNh7U+Nhl0CyJJvkJuULs
r2hPiQr4BBoblApmFJdtIxvK9+1Eb3M7d+LS2RHjsyWCfzwjd7SwNXo1/AqOZ3TkkjuhvsUiibes
WjGEMdrQy395hl3VbMcwgouEosvr2BqERa1TfmbvK+UUWUyAgtdq0eiyZzIlRCc461RAlqFej4cU
+zGDT/pzWgnSNX8NPSNYf5+6/XNktAiBdXJZNMzCnpNC8BWYGD4pGFNPFQud9yzA3FO6YQF1210a
u8jiLDzmQp79UvL0zYGLIfvVYNwSde82+HxTAlECDG13wIMkcfySHzoalaMgyCVdTMCeaxnuV5ZO
G/bbYKI14YIjlxZzEe2t0v7XMGPoknyuQNRPcG+LJ6yUpQZNiHVJLdpI62QhjVgwx4nE0FJxQwrq
WHWqfPenVMxrtWQ7PkfwCBVPRsXJjPoMDtUscy5Z14K+aaQDAnfTSdjwYRRDKfY2PmMrn8mJCzu6
dJWcI7xnn5/E78uNz3etJ04b8EGdSsR4AAsGjx6UuIWhla1WS9jVq3KeZfxzy8uyIIHYqKngGZpY
9+U8iFPLbG/6ZLF0M74rCOL1vdKQd27JedSRMIH/kZ5zqh/3gTmJeY+ukdz0ha/kzgUrFYZy3+z+
hNzdNSoLroYEUcxigS6Tv2mC4OZ+cHvtzEZO+2C92FhnDEgmOZuXkDEYRXMRxSWO5o0E7hmPxzoU
4XnRkD1nST64E0YxWVzY3tlQOWqhKo7kHRv4R1kiB7Pi2ZgdfRwJ/JziFpDWvAqNP++BuAlycMVC
4Ak9vrsetV77lQM/x0LyUxgUq9bBoEOzJw5HD2SsUO2L+tKVLI/kw+RLPmcTqatvs8dNSTJ160aq
i3p2xmxIzzIPTWRswyEDaYOZ2Il6BPUhf43lUli0ZMcT+eAU/BXM/QNjh/wWQSFcKbgpZ5+0fmiD
6r6u93yn5SfeU0xguLqAOxTxSzAr9+jMDgkJL5cotOHr2dzDyCF8yxdFlyQ7Sdsh8PaWbWyJ4djk
hh0BEeSY+RCOr9UfUnTWV7f4DcCyc4ilVwx4UPv+OSI6906d6xM1Rkf7HKyxT/f+q9AgPbnFJbAu
B0+hbiUyYedWU1TPUoLQk8TjZucmbGc7+q6t7x+UaHmDCyq1JB7Vv9RqwLBqZgTMkrQMjzYpE7iw
p97cl4is1hR4/DfiIftDDOv6+wuqoh6p4+Ry1dVj+tyDGpKsfUdpBAmm0oCzXZkU+F4KqBMJksuB
FtKarB4m1y0wmov5Nx/aMiXjv6w7mcW+0WRUf1YL94A/jfOOZm5gw33Ldhzp72O1nWJ1WQ2dGMZw
I9M9NvbYCuJcvDs8pATBB/m8cOL8CAKNTX5Xze0p5Vg+xUn/3xv/1Iy8Z3k614l/kWz3rQEcQa7U
KcODN0V21zSOkI/kl8ABNAaCFuWG3bOatkTCmY8f5ejPZFvnNYY0enl7EUIBeLGzEppAWF3Q3dit
PxcATD3GzK3mshci1sS6vycT8c274Cet2pxsma3XYNgl+0w7eFFheMfskeQUdF+9qUCiuSP5G45X
DhkZ6mEeKDUcIhUEW4c29+8OtydZIIyw0s5uW8ox4h3Z4hojbtV7tSJ6pxvp8wwxrnZatfCqN//e
0rrA8ErpAsRtnFDiH/KnC9Bg5JWV3+5YXT/84euvjA6ufgeMfyAmARKMcdGdxcnoLL1uWXkO22Nb
264LQP/VQzkpXCLU1fGLFa0dUQWa+/zac3R3P0TlfM1tRyCmprRcyMKjjGOnGdhpC2OuJ7viQcMC
vSXiny//vbdTkzLhQCwjZvmZt/KcPvJf0vzyURQtVomcQIFLlLo2CC0093bU5og+Sr0F7V/GlFxF
x3At10oDOlIHyfPFHzvhaBC6os+LbaVA+SlO+KF5FWGLektO2pSR3sNIvBxNEBb6+ORQIvfRgI+z
bUPYB4DANSczPHTMayKL+blYtg7MMEHlhcwUNK5N6DevhoCAUka9ZBc3LKMbSGOi05SKhUd9Ma6w
flYUAx8bKrVfsBphpRHJCFCL2OXpjiznHdPIWgpe/uEutOvPoz/Vvm3ES3FNRiLZIwyPX6Q/O4Yk
skPzhHdzj9jONuKu9V7uv5RlMNceYfQFfiEe8bpRYszq07juPeFwClzKfmnOYoaoPtc+bn6yiM6l
Vgiu/cPCbgzeepGDpDGBKn/AgT8HsyzkxDP67lFB0JZraPmAvO/U2TVM9+xAfK1KIdjWL5QftpV1
S/vFwDVZ2zDzoWn75Arnv5apB33NcIuEHiPQSmFuMOOTQuAZcOAOX2yMr/w7xDpfSap3/8OhgAef
gYxmxvaqF3kbEt3Fd6Z/ihR7O3/KEf1oXFu/VFfK4MAbVCpUKbP2+OWze45QI1IPmE+mad4wThBN
3aDZeU9WOvR+Cnx5uYUZ/LLQpf1c06Wf1Ipr6/xO9XCsf+0uqbnDLOJnGRHGCKoEAGoTlmX/9Uj4
JuXXnwxLUZRGm6KOeDkXbjZmg6z/a7gIEP0EXNXiawWeHeoJ0f0P9otsvxGYWIrnGU8VzT4VySL4
NLFO6jo70jC0mH9PaH6OQL/90scFZs1doAtp80idG0JsvBI+XQm9jQOXDsv4Pjol/ldxqF5KoalJ
FtKM0oP6iaFdoIyl1yn3lsKshKW1loEc2baLjNyCRU3nlhwqSqTSx1PV5EnCLFXUo3hI1cB3j2Fz
khVq7edd2G5fnkvgzYrHI2CHv27cWaAFjBDEqacYBuU+ZhYEJqF0rprWQBvK36rXg0trW/gmQ/W5
OQ+Vod9ovdpRzGlWgLj5nu1NBJXn2yoMrmBTx3zfW2IC6l689Vc589G0NqzpJrtRYfHciYNZQBVE
rp/uJtECROqVItlEHhjhT4FmfHoUnWpwDlW330s3YpvV+MOfQXwLa1ph7Al/B4ZMJhnS8S88zIAd
ow93tY5/mLEDq1Zq7eUPjwAerhUZRqC6n0tFlCubZ1hmNtM+v70L836vEOUO+kUBbUTKvim7rmVQ
7efyd20qzmsWPao3jMYm+N22uAGxRselrYj0g5XtAo+IkuvYyZuvfqjYIw7Tt3nBKIjVw40R5lVU
oZMmpZoIpYSQX2se7UdZeKKUisaev/eGbB2w1dgDNN0jhwq4G+YOmNO9SmsSjvIhlvJWXHFhq80D
wGKYorY7xVkv9b48DOxuouAO35hotiPBbxx1HeR50hVcQHUgqGr8y1D/NcKpVfdZuJMibKOttlvv
8L75qWY4qluM+SWN2SJRb48LhQTROPlGVYJ5KoyScMKrOk0fD+/MsItarm2Fe7Tf9fqHEde1lGwq
3egQFAivckaz60B5A2CLUjKjPodh1GWGJWHfD/CYMDI0pivFb5UfYiTVlOIGM6re57tFhiTy7HFI
WLorePrxOAmBNjEf46CCmE0gV2ulzqjLwlkBuYy4PU98yUnhNLbr97NKbGfyQ70AqJQDsZgsj6Kz
hjf2lFd9Ntv2mjilDvu+qTnR3dX7UNpSxkPQOQTEW9Rw3YU+iDg3DrEJWidcRHJdUiqHUk0s0H7e
ojJPgz1UDnEf5m0EjtVbdMN65j8wTrhZuFiZBIF6z9HLFILV19Tv2MmjcHSk991J8E20hGyJZBbk
oMn73rnVOAFycnabLRQ7Va6Sql5+oV9zMOnYgQwEc7FoXJeYWHGXijw58Q7mcqXsm85CXcoAAGoq
doFvFKnnk6huKX+C+L6OQo/wAisvMqWDJbBI7H5caCL1WwTD+YXff3rV1/0vuDnSX758TB3gEzIL
Blbq8P1MkMjGmUgdNT9MJSltaOP8PTRNlFdgxsdk032iaGlboK4dyQQTWYRU9wSE71BYEXNDWOuQ
g2z2Xy5rqDlKsLLhQm5Nn91Sdl+U2vDtCNAFXZq59rmrgShds1oKy5WQbOSszr3mrUFVz20ptxCl
NsXABTs9TWcwfNbv41QK+qLfRuS1N8GMadr4xFXLWg0+B3nEZr6TCdJ3ASR9iObJOg4S3fWKDfIe
7rIDRhBlzGFp7+FIDCOOyYMPs12thdREtDTKKSs41r08BZkEuRh1yjoLfdcZokFc7RMoJ6HVTnoW
ux9C/F3DXY1GdfMOiJExsiTQPh/tTRDpjE9ied2htF3auvqWsyDAmu9QbUbKD85rrKNotzWJ1uk9
rx2fYPkrwWb0HEU5+Vax4dw1Ouf7NhJT30PWj+sy8e3d9P37/GbboYS2EyOAKQR8TfKaoks/XLIF
DNvmOTgyFFHjGyQejJhvMOyRPBvOwXNmlQmvbGK8FaXgO3hA59+kEBFeyQC39IRszcecrLuTJamy
f2pmzkKh5b3byKa4XjQWW/P49whu/RUujiN5l/LLi6fGepJ0bMnIpcjxcY8vPgkla6WQKI2iLaFW
is/tBVYGgiRjGgTC1lDNxpTqTXPxKiFAc7KFUjIblY7Yq/kPHkBNWCkZqgOeKINB1yeAYSsHAy6V
Jjg112So44wl5wdIc8qVBCv1yFeH6uUF9uDu1OIkDXpTJU1nIINzS2Jqzpdoa9zvXDEuBa+BTn5q
z6V/s6TmHeSCVYsoYA7WYhvEfkZSCEYpAfLnPpwvcRJXNWEj7AKnlpS8BxXVzE3zAnzLU8IRlJb3
mvPleKcco1riBywR4qydYBkEI9ZnrViwgdIlV9LE5sDruTXli3+tV0z//u4EH94CHxN7vaFbk0Se
ri1NLcNmfC32VHVuFUuv8StAeEIVSt7QZ7zkxtcoRkIhb4a4Gai3DW5TnxpAvekgByBM+KnHdgfG
T6CSiZ+D3bG5NIeXYoh60xsBFhQEGtd1yUUDZ2KXiI3IZS9nw+prUy2E2h1kohBKOXedbWMsSRKG
PXtq2nbMmnvUsUPnl8gj0+QzRB0/28qAPA1Mr2A9v6HH52gwTiaipHA2EhGGvEklDFW8jrWMWROI
2EKFY+QC2uVKHiDgK5EQqlhBcrAIa9F+dbUPVJfyYu3IwCIoiv+WK3R2GcgKmP9kILRI854mQtII
CunXN83gW3mMXgA4YXEeovYByPeIRuUG2BcpP8Nd4PpodfivJNM/O1MeQWTskchJRY9fzjWZVlAV
QyPW8nz4VPUQv3QP2DCZJ2u3zxIB++DcI8FGC8oJpIeTHd4QwYeSALYnmyXz7i7sDth7P2P86RVT
JRcLbJfyv21nogU/AYznDNbS61LwhRJf6Tc5OUVQ1z83+cXfR/oKa9Jvw9TKo6CVnT8aPME6oman
/EXMJ18Q/h3MULoKsBqRT5wp8LVvMV61t/FIL+U13z4V3ldQsiZvfUXf6Gdk+JmEb4tja8tU9jxQ
rvYTSH0O+yybcpWJI40AD7zmt1gPZY6bAnxuV4eKVClF/2+zCi6CEIBtg51Jh647PThu6Ig0om6e
HFnNQ4FzLBGWdCJ6wxLgiLQulYaue5JyPZqtlq2sBRfTZqc+5hQ6eAqQupqlRhzToG8xtbyqvELY
/FqGWulE+iseAyXS+GbCvzqhzEy4/plZ/SdWFi4d6wmUz6u+XArst8AjnvKFOb77BnhyQx+Q7QKs
kToqlZvgARH7mtB32jGkwFJSkIck85x1vSXy3hI7kJAU/UBLWp9jffSeSsyfQbvzlG3G2px4EZvX
4UDc0ZtCGTjSNkzlP2Qps4ZKDK6bXhhtNxM9MPGt5am0vby2qTNVkmM3t1/VC8OVqiHBOU5txmM+
PMF4HUwCMjzEM7E7PeT+YmYQ/3LTeZ2k+OowApvyL/tTgHhuxaFMoyQbs/kvuR6KH1LRaU+uAjw6
f8LfSdXFdhAKt4XjqJYAlfmrHMz+aMFd84cH9fUgdLeRP7wUSNmIWFRy4A2DSVdv4ohZ3CtIk5Yf
rgR7HcwlZtP1/uzEiSvXAL8mBt+BCXnoKqIu9mfF9w5mQyjmNXLfXSLC/j1M7YX07Mf6ONo6QrXe
YP0MDIh7JsE244NJOZcODLTaE+WVrB5VEYGW+fPnd1GsIIt4YeY+Gwl5kuYNQ9VULdhapklhj4f4
tM0C2uu0j6Xp2P7Z2KR78hmUQrCd4IGosNf09EPHeWgARXOPxVbevvEva5xK4zKHHGS/T8RNjlRJ
jzhVso50cMoSiFrHYGBw9g8LSCs/JKnw3IcidUblMyosP4UHtxpKkCCNuclTCVYVN3tECDWsQr8v
71LWzHcyxjRaL1SQlOpRvWehUFzkbpo0pAtk6BqZkHckwvWUzWAsBTSyCze591Zz4SS+HRh3LaLi
ZiaoZMI2Va+/3/NkD3BBm0BoSSKlSfF16Ci0rfYvKi/9mPN8l7xhrFaekHcZN9SCq0K0b+lfSxG2
bKhWFfolWlrgX+clrzb547ZBPO/SQbshtE+bSAY1rQt/FPtkUjPOVUa4+OCnA2mH7NN8fPoT6Kd6
IP22CcdIke1B0Xh1s2U7XpRx1mMersMHPZJO1mcFLjupPWq4WcPKRgPlwVv2BIfKysRKTLHNYJh4
YhmkKPoB5TtjVqVRdqQi6MwgYdFqxXCJ4qqcjC2onX7M64QM73a3H4rH5xKOiBy34n0NxYI4/uDN
+AZEWboNK3vB3cycHh+l0b6HXeOGGnqObOBFETzhEK73v4AWZcuIJDG/gdyreQYuGM+Jbgd7P44t
2Z+Ol+4usQSIcy6CJ9jFOSRlkl21uWApO2eKMQP/DVJMgu8kObx2gOc7oiQXdn6eabyxHlHjD2G0
IspmAwa20XzWvQ1/ZRSIQnPWCBpefa0BAlpv/RXhDIGNlOBbLaceRlHwKdlGACDatBpbRMsx8BPt
Fu518zXtu5FwUhwV4bHhOZBlwMBROtBFzkxPWTaPF9He2hzCkRKFN80uXC0rFvAzK6r4e/opBXNz
CE9o5PJHPvXav7hX1MTViupKZOZmLlbD24Ul2D2s7ImJyyge8Oc7zYHPV124BfY2mbzMb8Zonr1E
ryBkdDkniGT4vGk4U4JnlQfqcNytuyonbreqByYjASa/wDHEiQUHpDwO0lRstsSXBxoTluZHYHI/
eNivXtSpDMIdwQbhLq5YK3cu/OtIvEvYQ2p/xECzRkSr/E6C2mMM40+dCDT9d91UNHcGDsSoIqMV
BgYWS+WCb5+V+1xkKYFj0hlftaIdSu4HHftrAdggOWoko52hofTziOaFUtj2Vz53UjMv00oDIWbv
ND9lUKw0CtpSJT0ypuwllhp3rxpbJEUcCIiJrpLyk25muDFS9YR+m2zFmuekte6mdM+OyybjFhWO
xO54rmlxSEk0RwMlVDdodJXxD9cDADXw6qMgMarHwlaLPR4Pw5mt2UlXMwYUCK1RmCcBTWf+kAVk
1meiqe1/S++AByv1FWpDmMMsbsWwrY0/CoT6Fz+JY7q44onx4vFuEDRS1YywscZn25lexPdXu4OT
99o0ZmNPk8H9eh7WQShfnJkTFWNOIS/A0KlkWOcjXRQs30WaTQJ/6gWvKpgbMZikb2X3AU3Zb3Ss
35P8taFzLwdAIeEdnWr81y72SMF/SZGK5cNl8rtxmdOPOwX27CsYEaq1VOsPhO9BFcGY82cIp3/U
IcGbaNTrVXzn6q/zZkp2M/VaAwcxiEmomgFtjFkqxst1yln9G6wFcivmvabIbBWsO7gHVXeIYIdH
7aYc5Cq4+DLJe/Qlt5elwk72S5OnuYbcxChdxeipO12Rdk2qXs0RfGWnC/Ub20IQCJT+O6sTL4pQ
l5Sf/FU+afMEkVDWzDM389aT6gGcS+bTWCYJhm97rkjSwQHOqcWspjI807Wywx7dYx//R4V4Ln5Z
Zey7NbBGQGX/EOBY2G+/69O6vfi3Fp3hdJaJmEc1QLcqcj2/F2AQ8OtUjBmPRqQc0gPEwn/wC7CO
HZqNg7F+CL+dVstVpeO5vZTmI8svZwuMTkDrd1Jf7BAgT6rKGFfsI5xybC9hlhhPrJMO+53OMZc9
lHzL5YvjAu46H3LN5J0hFGOnlXfdlNeiZe6nA2KtY19zpQ4WBeOWg3QjheIwYAdRCGIkjrfO4eAC
zzP/gJ5Z4ztcTsFclrrCckrC4ZSay4GPmuYCQ1Aol8k6dUG7xzkVDbtWXJaVlbXNqhhlcmyh2Nde
GwNaPN7Mkgy/U65Bm8geq63UOKoSjE6BABkCebRh7AInxSwX8nk7BXu98Xx/sR57ZjaGklB5Io/L
/49tzGrQY4A1oBnCoWxk17/3PJygWzQ8dUIcAEPJVne3J3KK89mxVhtNkkR6KFX6BTUKmNjFOFtV
sBcEBzLmN0njAzwcP8D1RmjPHI0zxnQP8i401B88iT4H6Sw2cKysBCl6Ke4HKfRZ7t7HMwbx0beb
eb5QjtIhLJ6cV9vueHbU9djcQOweUnkkIi5I81P13p+YU5Xp2mBpnNC2bpZlNnQKZ6LMzO/3Fdo3
fNgvxgAgg4lJW69LEINxyr3d77sJvtS766M+ias0haZ6eDGyz+fluzyU+Mm1iP/+AXwRnoDaT+7m
7Lk9dBKM+ug1emhADtcAPd0b8OCIqgk2TULDDnKi4p4UsKdJBlmSRuqOxFn3lVxfdVDjk4P4WKXT
FcDT1dzzNCgPUg1jvwcWOvUET8ip7WhsYlY01nmrV5ySlfdFdRDwB50ZZ3d6b0RtYaOn6ba5v2SY
Lc4VP3qTWaj9C9mB0BGbARlf91rY+fpHkElP6TUtm5OmUW75vrqGJUo2eE9+VfMxkLCRgiweBVqJ
Xzf8ncSO3dalPLI5PqaOUaFN5he+lHfAEYXPQKAy6LCMgAffs7ytHcf83pQ4lBn6tjmCKLJWMWwp
nPv2VftYCdM9Q3KYTBSJ7LzJHW3k/Fui4JLOaEyWF3pEA0N8ZkMme39z6PLFh9nNj6lPIn08KalH
s+O+yKJ++g98H/H7hdwL3SUmtBIa7zTMP7WIBLAxgJMTxWXOP0xnjuemkc4q6104dBVUHfuI6xz9
Ber+LiAFjVcKCQWPuillYwutpgtcKLAtH8U7OJ5eZQmIZLCJuvMVu6VcWmQDO5MpCMnKrwA4RVSy
p8FUmJsaBEralmOa2b3xHESOQVOWhyeNd4Pb67bl8prvg33+1Tj1r+ZbceTtg2KEo6Fo0Oxg1yZg
uAMpN6lszoZefu3RxBnVP97OUt6junSnNific4SpLVHp83UUJld7Af+hP81Y9a++oDbxgaz9mvOD
+CyUgyEL+9i4NOqkRQ/fPtC8vQ01OmRFYxdnW1zRq6dOEZ9LF09xrUGoUNzaszuagrTeDKN+QZjC
wa9p9ncpp57nzIM+6Z8Q4S6vTxOytaFuR5e+BQ3CimLgs0tO4HfYSZZhJXCoqVA2zimZKkc93yWp
tizdffsUEWgzj32UAQwLXZklLUbvLnJRJnpMcnHGFK+TtWFLl9B0KHPUxYA3UkS6HwjBJe+lB7jH
xYu09GpjZnwgtU9eA36gkQ1CoTZ+WEH/pjuXvHk1JK2ibWJWvFzFyhMZnB8bAMq+mzYysO02U8UY
ZJ6ipgX6yEiCo/9iAwkk9N4E7XG4NwbmS29u8t21xQV2oVoXpgLMGheFn1s+MTPTy2Qg+DRwlX5S
c0PbehnOqzPm0YAcpvU4/yElDQb3istPXZqqmDY9dqzSahuP18DO5cxgER4boUyi1Z4TbYqqFCBi
yij959fwJinAx4WGSmwi87Pa7tYKM1sKyT1z4oZBvBo/pSgD6zA8Nqf728oFNakqeHNI8Ug2D5D1
/+Pjs3IIcUkhLu55t2qYcgijDDHKcQ5nvqiEvYE/Pa2FhAy9PtPcBbY96dt7V8r6avo8wBYI7nV5
ptONNhxDE/NLNlQq6cXpwwzwdaf0QSc60tyfQmLgHd/8snIQSU+Wd1j/1cfQa5ZxSCY//ELUv5Rs
Bq55FMtucY63W0zdrFPSALZmzlXiWGFQAvinsX/vcYnLJ+ostTY71MXzIavyRlXKhm24hSU/dyft
8VCHIepJuv1BSVAhuczTnEe1jRwuFarLKIYke18535siWttLCI8OLTI4Q8OzPtfXFoBeIWYjRdbx
h2rdDpZe3teJori0kJa9KsCTDIQlkGVH0XT5zCPA7QMmh6B5S3iR9dwJu9YRMK2bKJ8x7V+spPek
7wGo+I20JgCS+XM3Cpla/e8Dj3FDoV9GuAdejLR0ECUfzqjue1iXr10WDQXrCobeswY8A4Bt6FnT
b8umHUw9QuGTOUfAfqXwXsI1qdER8mqT3XeVA4/JRZgFztWTuOR0rvHucUHByEnd8FvAig8zKzrR
p9dOsINcNbfWuLU6PeNOkgxQqxH1JedKvhUQcJFgmQyVg7kqXC5CBg0Hk6FicibmHvsmmGT5PyMa
0nHoYZ13uzDrz4HCxZsQwcbRhdX8mG8Qj3DTcsjW1V2tCN9JudSe4xJVGAPtuOk75qQYK3+Q8HjL
tXnLz189cON3WDVKk6U3j/lVkAEzW/BoPWWSGY83FxG0QGEduAel3xG9ALhhijyhKVkW6fyFJwS3
QKRF7r5LDzU3iI+Wckddtn/gQxryxq5lOJOKdelQb9PHWcQr64Y0bgRllqd+OTT3F5u79MkWeZ8V
igyfuB/jOt+54eQJ3SXCNDLRaB2wYgs1+eV+o5TbyQyYtKn+xElO5r96OC4aQOd1dMcCv4grHpDF
SKCVbD6WPFVq8rF4DfZDD2YQEk5AW+oKxoPdsw97MveQQ+Ig+kHzfP4hXoNQVnO5J5lw3CGPCsyt
NAnfKLtgyO7sM7CxT/4ndw/T1lWdSr6xsgmE6vFrdtxIDaDQ/K9naOZSAb+Vsc+EoTXTR0aHtTcl
Sy2wSBWzpFefGhSM8LfEt7zrtvBAe+OJ5IlaMQx7MhL9GroINv+5hJ51Ef/jZgT3ETvcAPbA1UqN
lkCMQgDUO6sAMvKWf1baE2ZkAUzm8+f30FItGD3Thix1a8l55NMKgjx7GZtNXfQd0hS6XRpnleai
95HNPz0gh6b+zmrh1VCX3PTsVR/7VdZdkAmbnQQc+BoCWDFC+pB4b+z8bmeTlKxu6j8On3vSLucm
A1xdTmNCtZ6BBC1umAa2H3wD0lG+V2zWWTK7Ct8Z/wVe9NiVGGDeCFmLkxCCoM6usbtI92kOUIsw
St8e5vkeM8u8HXJwWCIv/PonINZeAwiq/TTEQ/fh0y28p31ImZeGvtPHf1Sksx1nfiScejJqJnO9
Sjpmop77bnpAvZm7DtlinZUQNWzqjE9VdBvpZkaX10UwCB2lZjAz6kf5Gn6905lBWP//6IJvcWUT
1IFJ8O1y6ODucAm60r8zP3w4MnDsKaoccLIT2OXfIGxh5FatpVXleJ5U4aDqCnYMvrVezQfTeYkY
k48ZfCWnprSyJSQQPTU8DhQaXYMAzQjikjcZH+ybktxFGNUHIzKPtXvrlI0zkPzxD3X45YiHL8i5
NdvsfCPcdrNFtjSLiDdGjl3RJoihEPd0TgXhOlYmQLzu6i9eNX7FdgGS0ANljvzlQDB+o35JVRcv
u48GEhbonPQIjZk10Vf5ATneXHCmdD6EDaTUceZS4lf2c/Bl2lOB/KfLvPwzpqo0vwgyLjZTjKrt
eegphjtD0nbRQNvMLaa/+cGAQDdimzn0Y9bCne63RIOEITreelODB2HzD67qBALG5ZM0diZftd+K
l35KX1NCNfgD+/N97oMLbodKZ8vAuH6nQYwQNpqOwRYpacfqpe9oYOt2TjWFO9yXrPc9SnwSfYw5
50aDk7Xbj0BdFaWdgn0E7vY0NETx9wxCDwtmUD2ciTLlkWEnAfYxo4j4QeOmB81ileXymzRtPQBL
goPNg/i7dtKeNb3eMlc0uwcrTcvNV+NnVBhko98WypnKo6BGFM9sPNTPSCI09CJwu3APEh1Rq8/i
8JM6UpOcReAGw7WVbVvw5IGMsS48r73Cz9x+Xlw7ujaJIDy1tawzVQwm0neKO4bYtJ8t8TjAyVE7
86KH0eKIOwbmKC8BRw57TU8WN/VdUFROj1RNrmXC3qZn8EW8DROhCUqfeVPoqoGv4Jlm00MKB2ej
inVznzWcgFPaHQUHdxWrpJZcbAiY5wIcH2GoclN/mx65Xix3tRh1lRfozhp5mx/9WEVkQ/DuPULm
nYp1xnj2xKAWsPv4MbF8NAvhTTRryreVSeRbqIgTkdSD/+BGtmStB7BXb2U6XcqzMb8PArZhtpLa
xxazjNZN4iQaz2W6FIyo09WQm5JeJod/ObBa/5++AIMUlAfoX4jxCgRwqHJ2kTVUvLEBiAq1NbxO
TMzarDpZIqdMnnhcHw47iUBJGAybMpZGlUKYS8H9oDgCoF6Jk5P4ewiW1H/59oE9JELPY5DhmYj/
beLRmmKIsqk8P0vCNOzKIXWEyPzrDZuS7SGoMdxEJVkkKdN/sMswNpRZjkFgED5GXcPd6QnByOia
MBf2QsAEQ+KlETqvXwZ/HoVyFa2gQ6E/HTA7QByj/AjXeIegGd5JrueFcFfMt5QO64HGlqfgyQ0j
6DZMrB6aBAmcpVJHZfnr29WyOjFuHSIvxGBg54VlQX9aLx8eCRmaL2QdEvaDI3y+Z9UXxRsmVpgN
k1mQkIDp00xEmhl99CoHCXECo6mEMWuskkgCEQybJxKQjSsPThbxpjYnDkviPsEd1JFM9B67PSCG
bQCbvLDAGt+Zd2tbyChqj0jltQDI6rFO7AN56a65YpimwrpEay3ed6DMowZtWKnYvnCnmej8E9FX
1ENxIl3DNOXIkL3Dz0ksICzZoElDqloRd2EdKedgbckY+zzwQDk/tdMxPLoszqeF7s+93KXesd6q
NgZzDro2Xi8O8ILWffEf+oOzPPstYbGRxermRG7YuAXrrBMHHlgo/XMSmSYyCcP0TCQcxwwbqQbh
VVIPJeMQC6vUkdeeQRCXnWiZnRbmYTfsReyoQEO8CGLK8BggLNYXrVnSf0dfRvVBfGnIjjh+8NCV
eZDz/M9VPKn7JTmPz2mTgzHW6ZCdedfnhqfgFX9uVVNN5/7yF1igGcc0nWMx2bLm5USQMp8bOvdO
xDqRYkZfn6EcMa34un61FoCV3jRb9DxEYJbdRvSyRg3xvTJ7amXSp14gdyqFnsMQMqKatMJM1uO1
mC7LqiTPZMSyNoJ6Co8QKATgmTLd/IBoysOg4NGxROZG1WQyjwVP3nHazVuneJ7IHssdVOrHRVUj
fO1Ten7iK2kaKhkAD2gHV1QnHY1AgneMve/+i+wKSnuLYhwYzeZjeBoBrXcZy22jg43J7o473mSc
LZuHdM6561VZ4ucEGN/f9/g3WHKlEzv/vxGzxHUtcwr33PMiRKhs7N5FdNle+Nq23KdtnLzgSSZz
QAVy38XqBCOLM96W0Er1lAUpaZc3Y4ov7YezrX1wpf/xbSLzF0+0w7cMUOQq+PbWU1+Zmsdo+mU+
EBLppG8KiqIHmt6rW4/Jaht1hVz2ynyNq5RWyaVr3TXqiyS2PzxlDBomA3IT2Wo/MU13xRZ/e0lK
tyHaVulXN2qE7uoPepnNfqhGG4bfUHIUdfRwduoP8h6s1+H9BHR5oUtrYLjg8kkE6puiB6KkuTl4
aMnSVjkN+YSYToBd4u0Pdt73ZrNGPCRxJh4jMKmiLknb9fOmD4NEtDmQkirczmSFpzMjJmffvJLn
htH0OAANJaZ+2tar8UTPcf3AXclQOTBkfOWAshB++ayQbtLFD49IbOBpc0jQnzbMOMU+0Km5TFIu
flzFEnwSdC+IO7o39Fq78zE7Uqdp/EHFzGjgahwph7KtSG8qsa/SyvR9S+x71pSDEqFNufaGU68J
Y33AGm2/2FXxEEmrWdFwTrMoQSKLYETik3KDYYoPXM3Z8d5qkmKVFDoAoy4rN5oD74IbK4PfLSHr
DGqnwVucY4syZBg4TYa1gkzEmna3gk2G9agEH2KeG5BPaoVyGnTlm4oiN2bCrGQUzWrcTRUihBAd
HMTCq56fUkBtTOTRE7L3wsEr7B9DXxwLaNQMxwibYtS+24xKkNtrmZpwd3BXku5NmNH9E/Q8Ohq3
G6F4bBElBlB1fKDMpr9GPDdcV6kKEIDFBmfteoTneJJfzEuZ3uWitPGQO7qU1Hy/z/bxP555f/Ww
Pt0In1I6j60mU91ky+hk9X+V3w8AX+OpyqeDpltQ4ApDU+SBY0ul0hjQxJ2unO+WlvTXLDTfdym7
k1udHeN3I8jnyZWoUCvBDKmpjhXjNYC+jD07EAVU3dAntS748kkn4Ase1ZiQU7sap/gSkEL+99qG
2Gv28EAcTn5K6HNXjxg42JMqCtcQ2zHhRSC7k8tF+NJLLawam7QjVtWoonOQPVZX3CsjT0DLfcES
01Nbfn1sPDBnFl8Jlhd9avBxaZ66VDV/l56YzsXO8EDxeDcJvAOscovJfjDEP5oapwdbQ4wzLX4H
KQQWD+Zp27farDTT4ET4/PV50s9VzeaN+AP4tHPjtgtdJBlZS+UycmEH3r6CnqTBiRyhSG8+wTzN
umpJ5edOeiGb3RlbdY68y3NS8Z7vmwqLNIfebOkmF40aHbwmYNfL1Q/4iGV/uloxvw7PonM9x1yQ
i8gAz3BV4MF7xZdVU3DjitOaUeb5bOY+nFkAaO9qoqBCmHqrT2xa7Pi3m+4924y2ooxjJ3KUq7Gy
DvgoQ6ewFowEMt8i4KRd1WSK0N3glh/GWLRyj8BB+VCA7NG5G7dyzX6piwH6PfKQEiVIhNgrLvhk
p7L6Q9i+VZ7YTwdRxtSNDlBibPzvY2TdYugpjzu2xbsV9gt/XFrU9QmeXG2szXbxfx+NCAJzpMuc
I/pPkuxzt1EtNextL1sM0LLPdQyNE0oc+r1V/ZC7Q2F2G6zCgh9Flie6vdAKA2NnH6ciJcDLiP0y
wEWvsbakwmdr7h1O0c8ZepGZvt5MbpyBHR5O4BEaC0vfKLzMlcil3s4BcnjtuT9HTc2/EfmA2vlD
gHMCgri1QwBbG1VtZdkg4Whpo/Sm2Dc9yGe/xuwaBNwc9OUyBfnt+AKrhd0C8ez7axj8wc9uDwh6
0MgCvi1jAmUBBgH18zm9NGIFnF3yYiglu3K7xKVpMQi9I4BA+oqJMGWMNw6H6zmHGlxNsARMzcom
eLYNVVx5GVry0fsCFQOKZeEkbJxzB9zykjw7yEL7Krm8JB9saGmbdQ3XVwC/ydgRdygaHAS1PFkW
JFHyjLn1UMZwL5rIBjgEc127X8AeotoBJ7TVfXnlPz9GlKNKLYyXIJrHEdNnHTx1LsUa+qNPfmYK
oGP+QD1udHqgKpO8gHItlrbJkofgRpf0O6WsPcR4IoFtoya4391j3ev5/23ZRN0G8Z0P1N2iOrzv
wrTNWTE7HDgJD3jEABsAc6crkiOIGFXTV/ItAiHqNpMFMhj9VrMTFxrhgmtnJYjfoJT7ChXpKUT6
4YCGv5Z3dqbTA96o7r7BQFz2UrzcF77p8PQw8cinhbhizGHVmJbOEKw6SDxxLxkqRQycLQw5lSEX
SrVdGjXIKkblG486bv7Ou6TCLRRGYQ6frEO05xgvGwtKVjBzHXh9HDXKH64F1cJdhwTvey/1Cye0
Clvn6POG0blHewrjy4G1pb5TM+qWQJ6+DkO2NFw+CmPUbCRT2swA8IMyag/C9V8vQCF13KgF34KU
l2NXYOAvOGBSLZ0xzXHScuOTfcLsx05sf593g3Qd8dPGVzo85r6LIIRzqe4a7krQGZoSimBaUW/w
bqc7k3aLYRRiYl85sfy/Smg5xhavSRWbLeuEW8RmRyblS5cy9Vu4jsDlDDObJRVuEHq+BEjR8QgD
6k1D+itRdKUhkhZsD2Ubs3T4BdcKUGxYlUDRfq01k3uIhRFGUaFif0OXby/Sha8kQUmDKZkw/vUB
JJRg9EEcirie1o/i/XklvzpoUsHhPHIP3dGaLrmO2GtoZyIcLSIkWkvm4c2KdJxg621TfztrH0Ck
G+Gz3yzyjlfbasWBovxBFkZyaoTQdWs9zuDR0G4+yWm3t5N40IZWW/V/7n6A/h/xf3IcELy7JQhv
JRkLlFHxYTEqUWkDVce9ijYFCMEeyqL9favPAiQOrhKADzDmLAB/mQmeIO3+y4JJy/cc9y1DzX0N
Qs209/ETdJ8XYAhsUcjpNEV2XCiqOWo2tsVxNyaR2yEMkaE0Iim8Q7t0Ofgro/TRPlQ/psL8BWSC
nRawC4nMY8phaKIuRP8gswfGDOzVqx2ukilPDuClH0Ky1oPJsj31gyNKxslCwyXikfS3sJe408YQ
xnwIluSn1QzZU2RbEpqGvfUz0L+gshXqU95bX5oYUBC10ue/yshP789+C9WpK4Rw4oWTTavOyJDA
We7OpqCUeHxTYVmr8qCXrJbkBrVIn0F+J7sobeYTD/IrS9/QoTU45CZXMcswsoU8mHxs4K3PrVRk
Wcdn5e/kyWaY57IdwlY500YUi8joQtt/LF/SzJqewDSvjEvEzk5in/NS22a5z94FRx5t4XLzhM+/
CfTkmtw4YLIUVPdHQfO4JHGm5PlkQACg6RVpbs6JXvXdduGHNykWmIZJrkj5oB6EHeGzZiKdezK7
u4yNlEoyE6hQUkwBqwie3oOu8rzH3MK0T20WYAMVTdl0WLU0ARJBFNlyAGfe4CCbXY8DntMRznr7
3XWdk8pY2nq78cfWFBNmnm8+83ctJb2PlIZc15UsLKchGr+TuP2q+sRu2e0cmrwLojdL0eMsiNTQ
EizKZnoIzoM/23M0+pEdWK52XJRMkerNejeb8plit2+X11T5IXqpey9zv4hdvl6iKYuBE/7Z23E7
PtXT5b7IDCjhZyG6GusbM6XNBSg2zLn0+Fi4/eaFEDViHzNRDRJ9tp/op7IIP5wFkZNvcFtbKd8a
pk03XgbD8zMVUFuRwmkVLwstt27zMT7nJeV6QHczQkRnm7k71vkb17tJvNmwUygmNKBigXBEQ5mz
ZNoCTLX+ANm4PyL7ZbW3nZnk6vaqbausUyjE8E2JQR0ol3NRap4kQ7SDmsGKybrfol0ixkk/In6a
p0gaz+S5+5vcG7Xizz2hK21XCQ1MXGqu62wcgP/agb1HtrviPin3C061+9G2GO6JBw5XvpsX/zla
NYopN12OH1fehqndQ4G/taPLZ1yh4GkfK6nc5SGqwDFPfIeO+Zo2MGcwTKl3PRaoQ07vcrU5Ehdz
9rQld/+L6i9+4YfVQtbcp2oBZYGPI9dmhWmxR3rh9ThgkhIond+jbstOhX1MaplrDwGlTRt6Mo6W
0XqQG97FPQrEun1mMxROzx+O2UnWdbJqn1SpEstlr0TWTyJkVbUXEbicTjLLM0Nh+yvQmLzaBOya
wlYPXN3zLxxQyGpYJgrQZIMngY3Q1o1JI7PbgJa+OrqhmojuwIgP17aHVhrJrybVTSkF+4Jf09pl
DwkVg7k2aGIyJlADBXepqPto3SV5Wh9RSdxydq9Wgr5dN2hYcF2n36SuCrOFyIWgKkq/vF/ry6FM
HkMTYJTHuoOL7aRsPQCni4rIzGI7PxpQSGBlQtuAXQs518RVIBKwHV6pocbvvOZGPM3mhtpn90dd
HhuyxVwTjaH5zqG9IocwofJLJuaICcXpCw9ikp2tf0Fim585ehOPXo64H4BTvxiOvjbRM/7gE4Vl
Cn2ch4mbBfv+c87ox9zfItHZVF7v6JMP/bhk4FUeL3/9fXXobSz36DVRNkTJbQpvrreTWDJUT/Ga
C5OX0knEGXemwACEvlnBLo2lnqyY8g2jjCaKBO1lCKsv05MPGwPoBVxEeBvpi9g+tnCekbqMlOut
TMS3t4yPzWmzn3xoxaEslLuaduT0os+v2jSX5uxx0m2yfheFRpq7KFwzuLVlEko2uvOxVLBwawkS
8RLI8+wWvZyXMCY0Di0x6SteDnj4/0svUA/bYYT7ytRYr3ecbXx7BK1GCdUNi1n9mUhlDJSFghRU
0WMod00pOCMmkDI5hXgDdcvbY67f54TbirnpETk7IM4vmxOWA5mguJ+GD3ch8d35IkrczPKhQJZZ
KMRLtSlRpb+aX5a78QUZ8EybmOHUjId/CCofWCH42djVRGdIyMPDAMmvPIRxQUWNmHr7BsPWbjm9
hH2hXWc45VB2Mnk4T2mTiqIVa53Xd5cZKzxQu8XL/T2ZAv2j3nJUI/dN8/RQ5zeavtnLXd70UP8G
b3hhydekkneQgeJw4nY6J8FB30SRY/wNSN1r86Mag/q+A8Q1n36rfI0cauNWMHibfH7D9mvJuZBA
+RPIQsHDO2wYtpwvSyspmzLL/xQ5lBaG+z/5AiCIw3HRnER9NY+zYt3O+QyiD8fwT+yLVy8/Egr8
TdHzaF8elTorkxiGkKd7CSfUrELDdwBYDctAKxSUyt6mn6jrs6FL1PmACtJ/Oog4upSYYksCEWCp
e6h/1N4vXO04hQRFPPyKRXFn66hcIOvXbcyIdSHltY1YMGq575BgtnWSJ/N2ywruMM9qIxPoj+3C
i430Tcdvk+Q4CJGtU5/Q4x0pXmCTew2O2o2gW75lZoZ2fdv3gPBggBLRr5n0P2W68DftTqesOplT
Qp/JgdVuwm2sJGsIwAl3tLBriv8h64zQdUlh44dF29lcCZRiFmibf2/vbUIhYoWK+Saaini0K7CC
RYuYvvhAyFEmY3hDjTrhAkAjxjJWZqD6bZ8qFHhNgEc6F03+4aeKS+rdvkNCEaWrQToz2rL/FWws
oBnOp79p9pp2s8iD16UOP0vbNtDfzxXwP+56LpmltlXZxDfUsDaEzl7b04TOW1Ic6YP8NOgFI1mx
xcHa0/sK/OcidOD7dJF5bY0yq6WN40+Kr7URBZXclI0NPVEOlgYiPdo3glQYt5WfIYsB6Gylz0tp
bVzpAVMtcknBYJ2aH3TmZm56w/2r9DEx8aAGT14lbUobWX85QrjlMDhKbFf8S72K1HyiQ6kqC3ds
B4HPRcQHYGrrPuVyjoWDzGwUa8jRJ2L1CUKbay5evKiyzlCNkU149HVvmbSVGSgIw5NZT95J1UeU
Y3M+ylhotkI5AJ7MyvT8SmWK9Szkej4/zKVIiG0Wzw4SQEPIuyZ8CKb0frbhJEVR63edpWgchHlB
+6bc9NCZ3wr8GJKu2NDu+HASS7AqpWA78NHSMivhjUnTFj8lkT9rRhPjAQrr0cGxYJOBSP04LaLP
BcBBhTx/3/GlQL+cJvcdtiB+Fr+xmrPzqiPjGOAJRCijbH/0OYgMAaqfL1LSe0kNuGQWKXmLEVWF
EZeFQ8gzA4OYDM0DGbjEz9Eg21ZUrqvonoYHQHjfVcxcaIvfVtK8y05CMCq5U1LJIEBTKwTJImHN
QUrzdQnOUnuXXb82LOGOfup3hKdMKdo/i3kPKzdupXevQkPTKhhs9ikfxcFRnVMn37CC2U/lW0w0
AH/qu9kiUDKSDmmQGiOc+ZyzE6EW0U4Najy8NovY3gsmnSYEdPN018koZDpmwXdGbnh+2XIFnIxk
Johrm9iaf9tbIJArMXWzG1eTEXUqx5GCHFr0pr+Qo9qr7YND/MHhp21jhJpyV4eePNSAP4BMDV9U
XkeQpjLoYVutxfrKKh8kcyK8P8jlS40bgYXq4A04bCFi+Mbr5OBvnSPqGDg1J1c4n1EeF4Kiq3EH
XZY4HvcRXglbrzjEmziwGe0LZWbrdl80dd1Olrk4/bYNLNSNbhv8AC5zn/5ENXvtA5kDZzJV1RTC
ZhYfyuxKhxEtULIAIQ5NJ0blV+BzihDd+uuNw/2PsDJa0XD7UWqQoZu1gWnTfPYf7OTWAuUuJy3P
vLPrs0qEAx4UFd1jAA9+Qhsf34XYSS1xkkeoy2XB4wF0PL85kufmt0qqOXUcXXRFXDq+xjMl7co1
v0iJvjZSz+0UcIIi6m0jsn+hSY/UfQsXbPb02kR9SirbRwVdy7BuZ8vTyRocJaViPmgEji16p149
DP4WfnQz3s/SRdLy1DFa+9IhDB38oEBos6WRstcOFimW46/QAQTLQl4odYgdY2NCF/eVQQjPDziM
1WfksXTCfA7N0PW2N8RGBX+EcA/SttswQMlWA/f3RBA861KpNAYxY6EIGotBfGCafUTnLpZNoULy
o6eBexGtIyqXNrC9lluhKjEzEWp9rwCykFZPsX+4+XFT8j4WXG+3KxCl8mtrjVz+tUHTSLxk1djO
J+F2uqMDcIKGE3Foh5Zo4EjtYJ0nKYbQWdNMLlRy780oKZ+SpHkdKs3mvCw6SWNfuK9q9DbHWJvR
fY+zCF0LFBRGq00YEMyDBf5NnMCBv7a9l5wCjLfBkGYLf25kZ1+lnFX0TUwV+mooXtYHoH1xzY61
owmyqR/tRrP6veulKcFE8xkcuHbYSs/NX0t96/oYoP6DdKDOtj2EupISQquj2PEzYkmVFBUC9umg
FdmbVezowYK6857724t4dopdYIXuDwAJsRUFjL3vQfO9jHeU6Hod299kpBKgsGdHXpjmiforNpof
oPEvjtGrz2fwkwAAoui0xfo2Sif2C0ylx6B7giErYNZYlwv3Y3Luf8AAztkdql/qzaijIc760h+T
OKtHfkDZun1bW8mQjdMSdpS0SHo7cyqk3qW+IIXKPHmUuozb68hinZfPdeRv7WOve0XtrcAspKy6
ZP7yAYbMOZwWni85BZIQ3Y/N9N+Edo5m/1SDxhTl8x9RAYHL76Ohy869MkOTGqyEnQHJS+1Y6pLJ
lghb9UaOutsEucNGhdc0cyjIVrd8YLvT0pxROCzDaZYARCZfUmcYc4RS/VJ74qpHtMCp7nPbvufv
oWFCZGOJAQhVY69f5MtNEJHAP0pdBdUQa03Zq6zy0zLZJIG1My+RE+cbCdKAR5GEPR+FdYhP2XXo
EOXrKmip9SAewPyVDLjoRFMWdoeeifQSEMAM9YQu/QiEbfaqFW+13K+kXCXgPboA3aYo/LaLDe8g
m7RHGAqJDBHWIoDXTzL1qPeOdccUj1o4x8CDfeUujiT8M+NiVOD+KTe67EiDAHjIhSogXWni8hnI
s+DQnlAHXbUxbYxMSBPguJl+ob+/wP3+6tYDvexCwItKBvFG34nD7x7wq6COUX4sjb7T2C3ruhu0
wcPesc930Ogqv8ua/ID4GKS7w9Q5aAyqAOPnUV3XUWKtdTJ412JfZnxNd11sxHrhPxGNzVOfRDVQ
HBx/u/9oB8of7fYPV9N53veORTM5i8LXxpa7D2c1oUAI0Vn99BDfLXLwvwAgs9tO3drtQMjGpho4
itfahfaM+DEV4AvEoTosUfxjVtGs6CmYNpZ1+qH76JIbK+nIgXgol3A0GnzPGsqw/HOR/Y6a3zhL
NfPaG/RyC9qWTJX7+AYEapn34GWDhwAzGfaFCf9naPUHwIQWeHV1ltLnZxWSFAH6N1mIU6Ay/Bo1
x/b69CvIHdD/ygoYHtqvysYw13Wu3nggX9Yy17iGJgBaa+R1yj+t+Y+Hi7yI4ibPN5Va55IdBFjP
DNNQ2p8Ia+9E+OCTgb/KhBnzn5RcA+LyLJZ+aIvoaBitQmavTnnxLzLTqSK/OL4fMGlsSUR+Q0vg
G7uL5zIDmPp/eMmu1mfA9RmwlddHK7doi649MNy10Ua64TtLRTdchI9PZerTme+W7jF5r6ete+PZ
UBVQq1GLhgZ5h8OuxHobVIVB4jWuNSu444toMpc0fzGV1Hcj4g4H7Gv26dfR3tyDiPU1wFLdflsK
HQLq5h/vi1RmTpvSgwHKR7DbqJiO5tIJXDe7sL74bL2v9XyTCPD9ZDsR3lI3TpEzvl0/uEk0E4cx
dSVl6jCRniagdFueerAnRAAQD/puiAC7Q+MBlrrD4WVNBfIl1B/mI2mMCrNqceXt4BuCNjEc9r6Q
A9BVTtviQkyYF3eUaQ5q5SH/ThZnceJgRT3hQ4eRpd8Ihcf4SZAsv8kwWrbWcm18VVyjqR7AMMs9
8VwJZU9twsmnfVMiyue0oiW8H46Vo4IG6VRkx94x0TfS+1GRRpKLWQlV/oezDqXjQfRLZ4uK9jFR
ESKfzbhppEwHMAtp/Xd4l5/HJ5reqpMTMXA5QzKHFp1gMD0eNE83bFKcQow+07uWUSOFiQiSaxNk
+CdFbMdxfUQGIm72yZBpLc+BwDGrljOsSa/Rzs5FGDvbqf4KzCNhXon88qAso5Xb+XxKOIHK/EE+
qMv6srf1gUJknFbXD4GA3sfAxjhpEbj6rW+uaZQKfDTXXBT+H30ah2DgBnl1VpidNfPSTrVc2ApR
n/SUjAd2TPLL4vH0DwnfIcUJ4f9SuXCo6uKdtNqa8UDQays8TDG4BxXEeMbtPMFVB6CbXbwWu78I
Qt4hSZfc53kHIumCfn6q/65sE8tdfIu/obO+lfJyA0YAj1/TNtcXxZBta1gWb/k4RP3PR6MRhzl6
g5lNngjRsvjB/0SErJ+CNn0EKkgeZtgfQGexVpg8hNwL4HUVPUocEqlrANvvr4F8Sq+Moee+TQA0
zHw6YtSJnpvnThF87FYsqDE0GdZMPJ8U+zgeNKgrPmBpyomtGY+nCcJ01lAeFaxzaL0Xf3t92TNp
Cpr/ojaCLo7o11C/L27sDY5sf6hSYmfjwUBvU4J5LeS2cfVd6+6xwZXJ8NkjtKptDhD8yg0vwJi/
CZmBdcnkpPwnfV6d2tVpieTmvhwOaebHOO0T40BEp2GSEAh7ehThIjfO9VkMpKdxbqKfzzjfVd26
kG5UiQ0plHbhar2/kEUZrYm3xtyj9jTKzJAjFcnHlngf/2KCciYf8PlZBGaJBQv1BbmyXCoPqQI4
wewbvsLFnlz0z/tH8shp1H/h93qH+k5KCMDlX/rNpyZOVlK/mWjwTjaBF8Yp0WtnZS3dS0FTrctJ
iuL6xEtdOTh4EcL/pZQ29JWkfnaT5ilknqQUgsMZvi8i3O2FRpCCRGRmSZF7q80cFVJVlvtZkXJ7
FA8t/1VhaiBwatqI/0oPLLYR98CNGWwM1EJ2HmIMUeA/YP53OMK3Uh0d2z5khFeOJTNQ644bcnwf
ZmwqGLtvvNRwDaeAKEBCw7gZ97iNMQW3D1AHJb3u4sVnzgaOTKAYpIzekioIhie86JB2BDHyns+O
Hf/MUNECW8mvHRMOnnak2wS5ZliJ9mGO2onXq22RNwngICbME72t4jydqeHlqRmJF8wJ4ZTMRej6
ZrXU4EIp2+CRuImYgYjdh7+TakKlWAMg8VlGNm9gvF/RLQa8anSLlKnFFB+SDC3wHs8X5wmfKUX1
IhAOMKozL2mrK5Sp19Ob9z8oJuc6PvMYF0lNY8hJkVM+/PNzqDZMjmd9Ina0JC1NZihqaifDGLJs
dx2G+TfAFIqMOg90G+vFBy9QDRWuFU+NZmYq/YVlZC1teKH2ycMSd1GpmyN2kzu1GpOVTQevxiYp
bnoQpn7ymEK7xjXu3eyFVlsAZyuxY4+Ogm7DtXP3vJVcaSPtbZCVL6Mkf7O1d37GbXlOndi3vUuM
UlvBQu7KxNxc5YFTDe3dBRgQqZZT45fNqUK2jObgPNlNYLd/Fy8JJasXCWoZOKAp4HqNkaERaFVv
1o49IpH7qj+WwJpL5vMFRKn3h4F0bOahEtFFQVMfeljabm17ZRvwj4zBHcyUjfmvNlQgQ565b0r8
HAPEslZVgS9z7Gm6bZ43wsVOhEsJDhBv5sobUjUPYbttFVH9IxiCd4gBMCeEPtgXjTEnngjoAxgN
kikbHZfmtLKnlRb+qS8rbAm+0N+nKTMVbSDX8/Zi5kWjb0V6R/gzRLFkt0/08C8a7gfR6u0h9bNk
Z/BnvAUZ54r1zLq4/1vB7+2jgBAAZA0VTyoFQD23W1HvfODPRqt/N7b9O2/kcm3W90dSOk8QWuwc
pml7VeIVOv8edTKFQmbY/tjKCnaz86EgTX/28BFFkc1x7pVHUBDKU9G4S/V41aZsdV3dENAHYzI0
to2BxUDgMuT5aB89BaiH6HGdEf4oXmcXeEOTuOdHVp1Cw3kL6h0pTSFnEWsBTFhTGecajLmr4W6c
hzbbdDUNCZAoEcIrpQJDHLJO+YEf2QviwPsNUyQze5dK6w6E3woJTqEH4gXQMooJA958XjwM5l6J
Le9zQm+0KGwSKSHI09PtWIGM/j01XxK2IEkWEI7Vr4zyKoKXev3vO9EaJ/IVCf/DrDsme7AQ/SFB
v1BoqlKhxIoWb7Uhtt/lwfIke2sqjxxSFAz4nY/0N7Sthn6hxAROgWeSA3owthwg2nHVx0nV5vyA
Ifv0Ex3a00nF40xtH1a0CQcc3BJLqqF4IcIOZO78KG4dz/axxQS4yMNWOHSsCHMCftYpxkeYDbqG
ycleN+zWvEP5UtXPjop1OqI9BpYhBAnnKLlON31ByjSE3hIKVqe4hEl2vZ00+o4sIsu/C46o6w9w
+m3xrQsPOg9DF3fo7UlVzXL/2ah3SUVgBpxYTSsrC9E1HtGuRKs50hG/tsKZ/5ggdEcI2driuajO
p/Y/LATw/1Eou3DZ5kiRT34RkPDfQga0s54oq6W2qKZ1+shyiiRrfDXtjrEd1mOa9rEMfxrqGVSD
gobERrMV3rdzR630ab80F1gPcIrky0LhcX7wUER9SrjgPOEK0YOEWpVpbu2QMbNfcu+Zgm1G8OFE
R7RckYuFVjLn6JcTTVzvH4rGrhGxNPqyK7XOa+Fm1rjKyMc2gv11gSitExS9lCbv9+aKXZu6pUPj
yiuXQGn7T0s2ZulpDRDAq161yZhbQd2ZwU4uFXszgoB3jSWaXWyVazbk1agf/YfdQNswzudP+SJm
5sdsKscwLGZI5/OyCelvzTuoDR6L7ZAetDKaOSNmPH6ayjTLiOWEmQuOJ5G/yRQ4zFfCiMj0HbE3
3S0E62VDbcJoXw9SO7ffpihL2NrcNLykkqZHHqVwvnWz9apmkcYeIuGmsPxhuXD5+NT6IhgN6u7N
zhH6aZB1is/Ku1VOdTAjpkh5zv6r6eXDksU0DbVGUQ3qa89CpgJUKJEJikqAiMlt7iE0iNEzKriC
v2CfZx1KDZwu014zLl8TkTkW0kyJvkxgcdvD8mHK58pDiysYZtoAldD6MUZ9d0Hl5I4kBVENUF//
4iz7fyBuYFfZIIwYOqyG2rc9kLscb1M2apHOFBNJZtgFKbNKyyQXZC4k2n0qYBXvuF2FU1z/QxTD
xZpK2t5eJ2ohNLz4KKSrc86P3urez0OMY5Ph5T9xt98Cs5ie0cYzVCGh/B1vsyt6i13z3D5TigxZ
9sbIcDUGbFAUjO84ncj676DoEAEI/2hlilQIGmzPwbD5/YPtptJIMdHalZUQJvt5K1L1Aa99CdnQ
+LdyqV9IDAo1unrqrubYu+SczB6+4uTUWa+uXmc2rTOT1VUr6ZbFFaNAWhdEbAymN+Qxi/7iK2YY
nw1aryXDojU251CUJgsMRVsEtP5oHQskmlb/dFIN45011N8S9fW/8nZnBYwcEW2UreG0tHzmtUzo
jylNBcNzG7+eXCzrIREtvXoOPrInnxw0wbBhhkPRLTxWUDN3rqK5VFGfZ8yuwPsVBh8HUSloRNda
P7iwYI2g3XSZWAxFzUUV1MSLYGuifNuBo9K8s9wxyVX4y0wRlpt4y9I+QQpmQPIc+uRmG8UPAanu
ScgHTUpOpZT1K9loldRD2I5BQXENq8hYl5p2gmE6uIBPm4+alH5cE96TARhrZ7cojjhkPMipB/rY
gSges/oM9+BaEdBNxOrFTD1sF7v1zks0h58eN1dXdjW72+Rf1E0FLGG62M3t1u83epfW7Wd+QXRG
pg5zurvDJVjgMmPpUVKM07syO4FQKiHkc6j1qbT/bD+MgT2AvHovMANcAURmoOduJkxVZeVJv2s3
XzMYEwz9uYO4UjzlOS6XG5vkUypdd8Vh+1qqV30hLy0YrPo4qn9NNyGkFPIajzIW3fFcYTPx0ue2
EuERFvC3GwDDu55K1RetnuLCe679FBGgvKfidpDt6wqbiwmQZAyAqlHw5gxyiUQjXqMEOFfLtAGr
OIIvc2HquchQ5KqZC+fGgMfpuhbe0IDSkoN4e/5PRDyXQndE4tOZKrkaTq47r6n9VarSxnkY3omp
dXD8akaSne3B3Sf9YD0IxcDcDmy4I3OhP6+tNUwItqPbO7R1Lji0Qj6zdEc25hM7Zm66eiVciC3N
ETckhJmgOCAqt8g5I+5/SP6WWv/BOtoAB5xFnSHhB2nVmTNjcm6mp+dssxfisRGD3L5QRsVgXoyG
x/H9hdNIKX09bp6A400lftl0wP2aJGTOE79YEM4Ebp2lPeykiZRRIRPuFo6qJB++7iXolGB22Sze
j/fwBEJlnn0BHuwcZJjN+3S6cwcKWCbwjNEIZ/NMvlsOlFdyvXveODapvYSPmBYR3mfM+nAa7J2X
ZJlXcGUi34aebJdlHigB24JZue9OE1FvFD9ClhRksmZIC0UDPU9lvAsLIKeF3ly2Fp9aGZKWu1xA
NV8TGxN2LMeuoq+hVF5NZ79iAI23fkAQWdBxcWddmZJMEjFebec/JrWErQoUrfxrxxQnTqHZ41KO
RAZOcjafrRqCfbwoktRAJWSTBTmkRBgc/8wz5Z7w+BvZS5PBcCKJcnnCcJl4GWgdcF8NxqItMdPN
pPa3FC2abEvBQk5ZueTUABKYOGDV9OwIqyEO4WLlzj9i6BbBuaG9KNLD4OjzFuuJEXaXuDQwvtnW
lR7jkQk2eNwyaeTHFPB6cMDqaKH4XnjxOp8Av6tSzweHmtn/mi8XGWVK3FtcApMNsxcBmjxXiCOY
sVe7YQULQ6OJmbldSUlO0LeszuGFFIL3t190XA1X7sHYDn4R43FNLQKme8G0cgA83hrCC2XCkWiE
Dg7ofk/zyol/2BnOwflg10rk5KI4J3gSIOfMVYDKJkXoHjZhisHxsydRLbg/7d5KVt01au9YxRKe
ge4IvKPZczFPLh8Zln2rYX402P3BFS67vLKKo3Z+8F5fZvuqosTbVLB0Lj4mXRweb3zYjp5MpJn9
tFu15MWMZeyfOZgJF5HMya7npFV0UOsaqamhIcG2P/Jy81s4oYxQlOFQlLlFOyqJVNqkyet/RjnW
vRLM1tG8eq38aCn1anBRHnp5rE9G8NRSfpC/tJTO8d4ypByJM2LjrjQCmFTr+OYIgSjiAQuOXCeh
BMeHGggn+OpDnQeBNQNfS8tuilHIruB7X6PrjOrziP6dFmKi3jIf1J8kzcyHAa636GXWyzAr85wi
WAF55ASzIPeXR7m/MRKAzuTxEr86YPNeEr8KVnwn09KV7EhW5ATfyAXZFYk2E8gj8UZd4acZhBlQ
d8aEDyihQxAk0yiQnhVUbb00/91+YNkH8dXzHReW++f8+Zw7O43qoy+P91joMIEZZKqmx+eoWjMa
ozMzV/gZub3Mm6Jjg8dDptsqNn+pUU982is32n3uRZCYTugdd2CJRxdwsusgJQdtajAhIJqz2EFN
C2vuzk+Dl7uKX1SWTZE39ePkqVHd+DsBWgpZpKf4mY7vc+AnR6gtHujrqS2uNH3vOfBKXKDUhQev
2jkgrutV5yaFZgqcPHOCmAWSX4LslVevV22D/0UPE+q9XoW5A6BS10Ot6Zi1aPHd1C//oyI7xDjE
swVY1gFiYZGuGrA1SKpGu6vx12KFRzVHeyIlb19De602uaVzJTg27OjTL1KsNYiuU0ckTcH48d9Z
+J9WfYdlj1wbo0mgkdplp3obW58kBvlDwjJselngXIXOG4tv7A5MBr/ZvBUuQRNgDOGk8kstK/++
W9zbd07GLZS27fE6Qj7FD4GZrIHXtxyxErpKG8NDoI1E63wFE9hZWErbWxDMExlF87sIrLygMgMv
uG+PWg0gWkYUxNL7UGE6cL0KX+ZM9z/+2nRpo88Do22PpMzHWnq/ORwEHL//p1QuS+bCCpycCer0
0TmzcqODoLg3RaqK9eu0mS8zr0m60fUWVVW2UbVZMNa20UfDwCxgb/DMdlh+4GCwQHCTfHtUkA/7
gCqk32FPAa0hVEXCaVUDxd43WVdvBAZXp9AVVfjvxX8Z4k+IDiC+e/Qob82J4yJ+tgf8GdWhy8DB
8VywK1LryjyUzStTx+zThIb4dYnBswP1x4m1c9BzUNpg7/0lq83S8rvSE0G3iZqJb5nf4s12jUq4
z85kV6s/4RyUyIFkWjb8ZNIjE05c6XTAAKVV9FcnsrZqmv6q9jpMFyAxYePwoWp3LvwTDo/qfF7n
lp/zuOXANl13dyOWhXHAv8zNVAsrKWoG9EPXJ3ej9Ezt9zTJ6DDpX35/XoR0Cdifk+HwS3VWbl6A
qacl88bDLWrPRY0p7esbhaE+cPoLgP+wV0EDWZZ+/CVCwTpZ7szAoIMKvvoBxT8RWkwrNVnacq1j
vG8FwWhE3HZxZ0h09h73Hn9CiW5sK5FG8FJWqqLTohJYVFkgcZgtmFPYJZUHUCQn+C3cK6JpAbbX
fKVIYLZQJHCeJvsDMIN8FeowJFW7D7ORKXVIwBSzsg7MjCf26vlGbs3aEVror8xnd0DZp7abmJNC
hNavZvANb8IWJqX6f2FOBtSusiaJLwa+pjfjZ5eaOq7tO5/nPwAdHehRiBPIsiGrQe+tAutdX9h0
J+bHQ+sGSI0hY8v8gi5ICHoMobuadW7GxT73HygpqYarjU5dIzPo+//myuetdO9ABF1QxSCusrgl
lyWMQ+oSiZaVoQpqeYEbwLtHNqk2GhTpTuv9B/q1HzUHedulsMuk58gPFgW4NyV0n6IkS1VZnOJX
x4Y3cs+oCd4sEWNIBXEfwn2Q4mhUiuC/Yt19ANcG5RLaM7OK8HZMl/6u0X2zEx2MXy84SIfw5Ekz
5AAWuDcoDBR060+EDMqRXpoGkjmOOlRc+GgEBqO4HUdRNQQ6gkgpGUqkAOOzCRXzDYN4IKvi1nkL
VUpXk1rrgM6qoE8Fjpo0RL1/iOA/2SOPB/IbADlYsCm9qTvllvhAXfnvuUlTaChhzaWmRlmRL8K7
1+OEKadMuDcrbD6gzkPhLN0MrcQ5pVSMSNjQMgOvPm4Whku8FTrv6/7Kf4Mx3bdKi0aqBWm2a/yv
3ey6YM2eYUIaAVkxHjqnwnuJWNgaCpZC8pOb/OAMhf1Nu/vx8IzzB+cYNZMZSIyb680tTmF1qsS7
HTzk4S9MAQ8cg6G3+ie2+YY4EF5BTA+lb9UQ0Lu+fIBtAeQJH1vH1xYPCrAtHXgcj+MJfoKprY+G
P0AGPPndHgIGu+byTT1La2CiZIIj4dYzVzKTiFM95hLtASjS6O8XsOEImJVIltYJ+8XzJY/qiw/i
VlnJp85z6S7n01U76gwL8AZ4XaN4vgPDIZ4KaCCbOzX9BQIxZOhgtv9cGoFOVp4w4AG/LZqbTbPr
0noQ19vNDCnjBJ5iAXNeDnDbpPQgYUZHbKyANbSsmC6cxy9bD7p9KyIx4DbgV3RckzdFsbrjQkKn
7ugUV3X8YRgwwM5jXDoTGSE3Hvi5FRjrU0AS17BLwhxx+3xPs4wRZ7/s5gVOeFCv68vyTVysAl7F
ye4MNBKTMea2GJbstvppnjCDJLIslzV6q5ps1zq61Tj7bwsOUjWc7GkBzjkPYvNJA4K2GjcERMa1
xHclpqXIT9cB8liXrlNUI/FU0h+5Z09+foNhBkr6TnD+CJPwgGgYXRQbU8IbxEgcDvaJn6V7YDis
ZGYe+57odXYTCKV5Yvqtlak80M3FTsQ87oQSo86BGRdonEybhR2nIwkaTpMnXgju/XBm+nBfbMUG
dnxSs5OR7k6vUkVwZcr54bcDnFyxCw+jQLS4PqNpObbUUAAgNEMCbXY+yrmOZPatyNWEuD+5E4wH
kz8VtGOFIwgEA3Is1FPV/0wVAsIGhrNtTAz9Q15mxs+sUs39sdhy10uC5adENVlTKhRhPN4Y2UwJ
rClzTyBg/Fj9Vh9jvvuIypkJwnaiTITwCJDh+ndX71SQ8rnSWYwk1tPWlgVtpaQ6q7a/HOe6DIIX
HSg3hZtSKYQW8s9zRQwoyUDCfju63TGRlV+KVf+KB51OV8gITp4oj5oRr+4TuWYPbaAg2sW8hFsC
nfwP1xE3jbc9uLxn3+TcaGunU+HNoasMeDDHZy6lq02J9oz5Nu0PjeG7obB5bhFBIVNLgMT5WXNN
Viz0MEVvhJq4as7jyXfAk0FJvjEL5EN+ypILU84/lB1R+Qa+gbQYtb1rPXLBJXFyC/u09Kvqzaj3
/1wzgAxH5PwKUDFfdtw/TAVJxxrJ5GTTvbsQzzkDv3Z9kJ2eRuc3OJ4KeDPJctFQwCId5wR0Q6D5
XnADSquBIHJB0hkfUJ4YF0ecuQg6fNPqL1/bAUMfOirM0dc/AmPol3qgIT/0KI29J/9V1ScfhSyV
X1tWKP111KRrnHutuRY1o3DbYFINvkjh6MW5dl53P88QT1gcWK0Z+F3CQYgCmWOUGxlwi3MhrdrL
qM8tNrNWFRNy5GECtM4ukG+HjsojcQJ6Zz5THO58DGIBA/1PRyiVDSUWJwv828+PlHLHZhELmvEH
FouUGPHZqT3N1rwgS3i4Qr8ybEhd+xZXU2eNUQxXJA0Rt1DGWlfNeKGOml1mu3Nlj8PPUaQUUHkq
k1LKLYslJLIDkUtu1oJwoyOCb/buAlat5zAOnaoYjtu/4IRUN3hy6m1SsF/aIc4Y6eIZuHqg1098
axJfxtHKHB4Tg/z1DYfH7aKgDeo4rGGXzOcXe8WKuY+AtOTsf2jQ+uNi9+ImrsdgdMMgDLVDRdRj
jK1YP3Zdw3hQxx5flow2O6u0jo+H/HHdK87Odli3I1lA42XDr3ygqIrFt5XvT7o4bRoz/r7w6byb
A6K4O2/iQa4TRHdMv2LvEznQt9KK8ra4Y6S8pGK5ryaV6cZ99C3BsXXweo3VWmMLehry95OGQxb8
eJLkk4A7B81Q9lWe459E1L+vplDGwL8saRYm0sBy8eq1km/wWAgsVGXp2QpoLZw0MZlhSkkO+S3f
zBnl2kgnXWtEqDzDmlKXC6/qRnfHS9fOtiO1iVlpB7FGWU6tsqfTwEEUffUcnpa5STL04Yh6jS0U
36FeF5TanhaYc6vUND+bnGhqD//ED3vXRzeRrHr/UR+jYV4FhqPz3w27fZLBEFg9ACkxCrlW0Whn
vKehBv6W3YyyTVPt/qP+gdnZaWodvfq+lJ+Zs4d23bK62kY79OqYwt7WrXRWnnZOf8pDzGjNRchT
ygQyslSSOTgCHvJyvS8mRFnTV5a+dpTZZVVzwueaOObBjhDMWsBmZTrEcI+VEf5ZeixH03ZgdDbF
OXelYANSnGQIVFGas1/u6kTflSZux8woi4saxpx15PZ3Kw38Wqy/QacHbiLL2iPbgBMcYcJFdgx3
2EEgJq4SbwWzgxB7KpAQNPHaglHxocdEkYjtOMrrj+BLxLThy7pUZVRRHdElemkcU7qhhVpOnWKx
MI6u5DDF26bV5Qfti4YJrukNpKDNvoEzpaBI9VOfnvV/UBd3l5ghwr9apjka0pdV7rliWLiFgHbU
tNTkur9CagFn0wX0Rwj/qmvtJod+T/7ZelaCo1Ni3xjSFx2L8z8DQugEmuJ2LaWZsLzq/1bzE/hP
C9rrU/eWAJtTpRqGxZ+sqzqrPTsjpNwT4lUHRlHw+GeGkx6RQrWtjwgYdU5/G4I6IJ/MtYwoVbfN
URSakLr5Ot1lOz9gGBwVJYRRx3TCAdqBgbbXq3+OAqAe2gLH9WqsMkzhYyRWJA7ehYLOGiZS/n2r
BjpOPG2u9Hgj1kQBIlWjjAEsG53kiv8yQq9fTs5JlDvsTIL/sZ44RpFBrLe4flaLljH71xkBIrX8
WXrMUX4Nrani50lTerPWLWCSu4taXwbXdxLaW+K1mhE0HA7aLwiHlfOriCc5fxkcs5k+YZjVk3vu
BldCuiAqihffC3tj1Nsf+EjVIMDX54mJDxCrZurta0ZZ1rQ5rz5rm5elJFH4FIhkgrnHzjB/mJKx
jZmIAJtT9Ce4u3WSN5rc9MUj2GNKzEMIKEhW+2tsuEKqHBRFJhJSeA1A8Bn7Z/PoPTlmWOUQcM9x
mxTKPvbbF4+LEz06SVeKuiuVjtdeOsEneLnLLy/qkKNAe0ZM6qTHlF6onWHEqQXfiP8+U4F7KwgZ
miIp3XX2YIkQpZhl9JUy0iQhWrHkxytXsfgTgONOMstZoQ4y4uJs/Nxb99AtVUGzbfgub+l2GcO6
XhJPeSSH2VHJKf+l8eEmhlB2K+vyMerke62zD8d0XpMA82Yg6dZHjw/rHq3I4YfldRpLY/aLSlKI
YVyx+LL032ohrPpBIxemJzHkxk+Fpi08/itjgWe7BZtyJL8E0nW9BZERpjyZt78QYM5yhFg2k/QQ
wsP5chohktxI7KNnnx0jzLVhsrA/hFOc7iiDoI1mb1cFQoWYcoHfLjx/+LEcMNYtoftq5gdjSPdj
dpYxhulax7MqWMYs7KOzw8Q0+IUaUgO7wJKP6wns/bwfDunQHT1e+NXn4+DaDSYVQrn+5Ov6zVLk
ANZJ3ZUszJO8iCF51TNbXdRRlWnAb79CfEmWd7vuwZza2tucheuDrn1MyzLRUoWI6Md4VZGFdu29
yS4RnBII8mXJt/sWQuBvlus94fd2AB9loVwlvb68W/xakVaiAAlWMRjNPNzPdDiLPN3Xds1USFmy
RuPt7Y/QPGojPYESdY6ZNlnnWUrwuL97PEkiZvK1EljQFw3chyoHvu1yhH4RexZpoB6uyKDDI1SA
jxY9dc3SrWNY0gCnf0DXPrlYND/PuxC5mt2TtE8XKAHVf2ISLDIckvWPn83FXUxwled6Bt8kGz7O
is1NVwZtoB17XfknWFvR4a2Y+Lt9QsafcvWCXEOgY26jJWXIIRxA3yQA3EavlPiE/VID5QysiQLL
0QzFLAe4Am4dNk4UQfC5JpmZadGMvFx8qzMvqrXUNoBDZylV6b0pmcLGJJqMMYV1gooJFxfmM3m1
dOJ7l02jYbGKARsCz8mVsPd+0b9oTmufprqNMeX8bKiP8WZwHGkhCMsGgr54LGD0zFtub19huv4H
s1ejACylMCIY077m9xYANd2uQJ9yFP1+eNOf8zVaPTNiVOrkHFdMXpFWPbfmaGTIJJ5hMEAH1Tdr
2eHvEZyIobISfsPtwSZ1yE6x1rkx96XX7aTIe5OoUq9luKN8f6V3wyvzvFZhcxhp+wX552+bA33C
ZtW5MVrnRXXTJqWKvNeCeOVcYTpNdvfU7MMBm8XHNTgNTlHFegVnqL++6O/KJUYk7s4goOclySWa
LGvu5F9wnZd6GUnuI+sLO4FKZKOdINGNCk7GWCojISubwT6PG3T45u0f7miq+7Bl3O6CVU3+wWcQ
8bpfilgscoAwJysIwWfYbFbtZ0tFsQpX0MJOrfnEz28tb4ttZOLSA04yGJz06P0wZ/phAYNfGgEo
7jCOrS98urzMpZcIKAaBEpRESO8r3MoNy5Ik3NHBcgdx4tIXe+CS3KJsMCO0UXhrXPmQf6/G/iEj
1Mk7X73UvoWBMvPDZvXygIr8x8zmMzPskC8lh0IpO9lZrjxP82tRDZJxlQ8cPnKK97Bbp0kAEg6a
lNguAItkmgiPdU72AjOCof+xEndjPsnb2RXDttBAHnDK/QTCEWV03HXWa3a2R6mA5RMr1sHBExAi
yP7Oy3iEMM2F42bxDDYWAksrwwMmtQQbRkBArth9fFfYxYrqJLmgTi14U9wQ4HSAC7OucehCgImt
x0f5NpzeopmpJ7h3eYV7k0PdHcKQmQ0j51yPxdByp+TZQZYs8IQiGrmxDsozjBurVZizTUc0fEHC
cU8f6cQ/kQMF+lsPO/fny8TyY4k8DrNOsnjJ2AF1G7p0Ir/TI6/0LKQTe4rnT5GGPbxz/fok6qVc
mBM02nM4R75yKmyRcdE6Lmaj9HXsHF22lwpUXtsCrB53yiB38dsfNSO1MAqYNmYOCmMnVzPJVzlK
NQn8rEbyartpHfp3fba7n6ZvXTJmrn8T7930QOPycBTUdIThv+j7mFBtohH8cXnEJfiBEKm9/jT0
mnIRIpZA9q1E90T4GiGbuOygBfgH9zXNCkUxiEZoAU7sAnl5V4P4oNNmWihzpSPXpwVi4CpdDlCm
cRISuuwriEBSRUEdJg0eaQQ7T5rcL0Zuq20ljnHYqfcUdwRH+jZV/6cHLy622I/mv+L5ZvFrM0t+
w0yndfypS/rkYjycVwewdTB5jrCm8GFp6VJqenl1AeRDJ94ypGI/aJc9dHZsPcyCFzrYDePE32KX
MWPTy4OEMoTDXkrIeCEmkERYlyNz/SudJSqmLfm4pCKJt+Y/zsfcgyVteM6X2IvNTjLst4ip5Vkg
MY25C45FBmEXZ5bOPdVTRFPxGx2cC/Q3P6mGRuCXxQ6Zu9I+BQ4iZt2ydOtdnKl9INN9WvKqcgUs
btV+u9zt3xZ1z7gJAXdvUCFp3i7FB1r3sX2zacq0wdkydPsp6A+hzIvbzmD2BCzbZNe0ago5o6o9
1n13tOW/84Pw0/tD4xyobkDWFLbXQgq1bo2pM3YUISmffd9JmFU4JT0TH4o0g201kUmJfA5xOGEw
8hnMm8uHaRTiwsB1K29f2IyaPsMevUDLJ6vfOK0KvT+Ke7xir37HMtUqvG6ZoAr/GMuXOaMi0Jp3
2HmQA8wuR6/y5Cp2Nt9nJcehC6I1grIflgqjkglC5nsBga+wmSeULTPxpIzQueqoygbrifNjok5v
F7KzqsSCKp+6R24/knHVjy3RlstwfK0t9ICbKftM2LXWaiWcK+tA7QLI1SyyT0K+bItzL0QDXXGx
BSgHDzCKYJptBvumaRAwZroy4zwuWFAIlzRPzVJVR7IuMVWWAYcfkuc2zN3pNEO7OA0+SDEYnUno
LnJkpWNxC7xaNo7kKoxLBZjh1NX579fxEDo64Z7X4QHGKL+oPEMi1xG9JamVd+jUda1TUkyBR6EK
sN1BzeYfjtjwtuSyGwScJsrsfQ7MrWxddq0Q+1/iDJVFKP9F7mOrDDNSm6GXN/G5daPosfTPorIB
tXcsn6bS7eedBycFH7e8KnMo4jBZ4bCsC2hwAtuuMWL+WTYu3u3X4FZu/lkr54TFkSpC99/DB2qt
uFHF8pPSVwK59z11dd9lJWonxSEm3KICy4VBwR1jwwsAwUZ/6lMBQSPNaPBobMBJQey83H8Cyb8a
QY2MHUK2XQZmLYRFj9r2vDNvhoTWMcCITPmsXNUaWEYtPKSI1gdMfGG2oWFiP1HYVvx+lzdHdpeo
952ud8hsKhT22IrktP8xmb3anm6yi1VJJw+oQFy3CJtzvoCV6q8Ol98QfGqTBvSHgVPTEHWppzAi
OAMNC1768Wl1c62Fu0CQbEqpruzXKqvNgjW7IMD+k03eNjscSZyI4W6z9uJLGpaAqU/l4vXdzbHF
GMp4jgWG8VbBhvwmqehzSmeM8Q1N7bNuVvix98wF9jta7TSslNoeCFHNG5SJg6dW57JPNIVJw/Su
Zq1y2J4oaRYot544aVOWE19/mNo08Dz5jnZQpDZr3TB3P0ZLhehjiCt5zg0qZurRfU//w1HXn8sZ
eu7mfKq8Pt5Oqpja/+YoRaVAxaoPs15bttK2+0emIVd9545EvsgytlaEYMUSYB4ThJPbbp8p7Ps4
cb1TVok0IlDi0m3YHIY2GLJis9D7ZfsqvZPmop/glIJe3tpsd9PNFAU2D1w5EXl0rm5e74QobTPz
WG46jjFcABL7lYG/+/jikaiiYPnyp7S4zkVerHG17LFUuRf/0QYEl4RfQ87bZMp/g5HT0Nn78xkj
VasBgtF1L/+0P+bqezjplnCq+aUsvHAEomNWd0nOMre1fGIALiFNVlDPSBQReUUCaHAiG3+alsEx
iQeejdfFCR7tO7fUsIRYQQDUquI9z2Fp9vaHCg2FFMSukJdUXrtNg5kixv69pY12SbR7aYRwSpFg
uwwB6gGWRk+sCdGjjNuuQjDn8s7yfq/RU01bRStjzngfE7+o76v4cTE00cL8SlxWeb3K3ZvVDzsE
TaBdyzzswwaZ95vVRlQhPpR5gBmo+LdtCGlVjBSBA7Sqiyw4QYLPbomJEqh9FjCsBSX7uoApHe1Y
/DIfkI/rxufBpVLUY5e6LYlrxCGkE/6pzDXJHsMnPVf5lk9WSX3WBNjcOvekrDCBmCCmMZKAtrtD
Kab9oULoMgDmQ6u/LdBtjUTiTcicfDDq6P560ATzDMtkJiMOOlIvW7mmOxSUpZyXam80LcER42TI
7g9Xra0OODPXlvit2D0BPpJTPe4qEBxVdCvx9l+rKfgxD43u5XVAYHA368vIMAg8U8lyKOcttTVr
jBo5zYRpJIjN+QoWCii3el2crWKJuZ64oEgBe43PMsfs9BsrJ2vHuOKUYPbXxbpgQs3SlWROTVXq
K6OANt3GBGSg8nHqYHCYeLJS+9xA9+p3lc/3d0MUmGGsvsXhfxMnY62h+B3PgofgxCOumLJdadiX
0rjF311SJXYo5Ctpl5x1Pq4xjaPq5OcXwelIUlZe8x8GiJCgSxQO/+b/noK29gsqQQvs1ENrmmyF
+6dLpum8lUOdUcefZsPZ55y5REBBiv5P5Oxj5v+9yayM0n0bQ5Z4rNxooL5SM5qgO4wuFjUc06w9
nTAs2wOvsCB+45QWPr30wzHtzTJMKl73v4q/oznZEM06Lv21NPtybiGwBaNhRzJ+K9ElFfODmOHR
r+FQq9qr+Fys17ziOCYPQBLvJX0+N5Pb8p/EAOwq73zczEvcTT5c91J0bU8OsAuBsBp15HFM7sTv
PM2p7BxAWTr+hNymLG/XuisxSrorpKIgsvVMrjadUJ3HQCF6DmQYcnwOOirRXNmiS5OMP1H+3Egj
wsMRVyfNcvex9mMyrTOhfONICbLJOmcaWdK8ygQEfTTJvGiluHS6ftS2tpQkdit8HH3EVayl6yy3
dTdni2GbQNCQXzngP+TpYXI3co/kBoqS4yQw4AgKb0R3bS/fga/qr0lvk3KDix6mGaM2Ke1Cj0cc
bdjj602alUWOCXMeFEOwN/4MWLgsPIWnYxwUdmnGl9Vj3yWqE0TjfqNm30TVgsiyn05i49dQKown
YWASr3m9yyVDpTJg9H6jS/6P3RfTqmNHaEhyhI4c9okowPiuOZHpELRETgZDuabCR+8gz/6X7xnU
4oHBxL9SE+JpwvFvJnmoprBa0BcrryO/u1UkSU6HMi/N1g1D+0Qkmc/NAQV4auSAX981xt9WGV7r
BHjngZph6JgYkC45NUGK9CS0g4vGvIFVmzUs3xS/0iYKE6wwrGPDSI1IjdtE7ebWEhYITmxGv5GW
/fRrmBnI8eopm8iC3Z32L2YTpqVrIOedbID+7Ky4IHhUSfA5abo2LvWoqQk4a5NsxggPNV/9WJ9H
taATKSGSqZyK9nDtEpGAVy+yCHfVOU71nKTA3eCpjx3CnS89FGlMAKRtRrRExryB+3hRtN43RqhJ
rHsezfiy4XMv5IjqW1cBW0pp8iRTLZww1w/rZQJ+ZrEdcXlXpfK+z7lri3j4TTnv1TBimKAGL/Pn
AuuXigfp65BBzugUNrcb9WHSsnD9qb+k4pMmvmoCnQmTj6F5N2E2rL2L/s5yxdUlXp9ZhTX+Mlym
MNhygJhPKxULlscbvgsS7OSHkLQBU89xd355XLZ4czFa72E+1aKzJxW6HciCgHX5g8H19+XLpXd+
awtJrwpzDlhpqld8syK1HHBDjh518UmKiPElyURwancgKavhJ/FUVOXfySL6PI4/4d8jkiD9zERD
TIszmIXtDNf9P/F3D8vii6MjKG0Cv6I8jgoo8TApJ2fdeJwJPtawKO0xFCKoezKLMLMovqfJnwDH
GKLfE1Ym2VU5Q3b1ueRkuYrvdF2Yr+JHXBKkaHfP3Vy+pf2Nwx1oyIHF18sg1yV4JuPM6gj1GyXh
t6vdLVQDcFql+tgCIxJhQRRjuHm2zMH4xXW6Gd8BJaUZu0rnAgoRrWGrOBpzo7tACRxfqDc3aAET
I03T0m3AlHAcQO+VfxdUxYBS4UBTzAE+eN7me0nb1ClW/7nrIFOFC5iEGRElvvB/F5IAjjfRhNg+
LOyXgaQwTiLdm/D58wmydQ9vQixzERkoIMbsgXVpxd62+EUoT3J0fQETzGaPpWNw3FqGEZSB94DK
RjlAmysDMS5ScIAZPvGPFPMc0icfhrcTuSidUNwMxdVMp/EjSwrh2d8RzCn8UK5EUDCU14tRTs3q
oEL8pu65i0bXz1oT+KKKJgd4ZTHmf5cc40puUPsYNLCTDBsrIlr1OkRB9L59OlYw8kJFc7UDHDv3
DQBspH+ooNjCVtCrJx7duRxoGCCsXVB1tgdlkwkuRxeUxmUFcmzeZDiGnViPdWX3nimJybpC3mV1
eAsVqtKBOYhWMabyEhRlU16T4dU7fiv5g7FgPmTBpgxV88D9BSDTPoZcJWTxpuPJCPSmlNOj3hz4
XSGDBsKE+Vx91ta0iL9WVXYL4RXGF3/QnPnCNGCV58ZcHFAXOpiCBV17CUtarYJ+z52douElbA1K
GGkY+j/UwA7eFrsY9Olt2LXSzaa6PT9zNeAmksgp7D66R/5PRvG7ZNqvTq3m19E9oK/+8HonRvyW
ZupZzyoQvAIbDJyja4M40uuO7nPc6zaWs5rc/3N8iEtAf5gziAotdC0piRlS/5Lh+oWKDaWHadmF
whz9B7hLtPOwEh4huZQvaD/2f5xzvQI8FVnECVMHZUCbsGCEeLDPi51iOTJWtAYzd7/qin7eNZ8I
3GkejKL4nhFuROve+/Dp+Mo1yqr5bcBC51OZe/pfM6jZ1tKuZZrWCMfvk8FIQapsIFpYCe67sgwl
3QJUiYMqUhZuumBk8oi8nVwQSdvYxDvuHmoDlRD/3CDRNix5Fk/o638omhwa/jbGzr63GuLwFyfq
KEAq5IqDMfQHarmcTq0hNhx5lB24+xF9BCDYZxuVTUBohRNuBA7YVDJ5rUXfYqnYmdfcp9Li04uf
uMDBxq/fITildS5txhZpUEYLFAJcIEDNHoHQUR12NNkXiOqoYNoXYBO+m33S6oZMaxPPaTUnTSRq
XYZP/BahCfGQBe/iOjlMdQQzo37Bl51GcsgPSMzZCdBxbA7zTNHJC2MxsKisJWD57u6YHulKTlHa
Dh4+ib1I3314ljGUYo+vBD1uAB/bzIxBuu3NwKkZP0kMdeRwc3ZtSb3PEG6BUDXP+GtuDg8KlNph
AEuwXy8qniVzYxGHoT72nicNKeZADAVqlJt8eLWiD2nGaZVU5ZHbah+9P0ekNY1g2MsH7RuxQumn
4PDnjRJ7MLGr9y54A3Hz7X9PmVKf7FEbS9a39+0C5rE1ICe/ApbQ4xj/SEBDKERuxNfp61TU3F6W
8iLQ0vOWWzyMn9t5iSMA4kIOuHASJt19+lsnoPS3s58Aro9rVtys49YPtFo8KpjSE52JFeDpEmSS
42RSjGOwHpLBBFqtbjMKYxGZAovD+F3LuH+YogPKbY007NuRADEBgHUezvvERN13w97kauW8DNO3
a/VhysF1h7WLo1IYMNp26GvGqk9wrnwIOSrT6h3HELm32/gHfm6WGOM5SB2eANRXqZUM168ysphd
0Wib8O3ixyr1HBAyZvrk1fPjdNrrW/5MrYFxBg5QjTtTLtc3ofIMvTVFD3XSw67wy8l2Ztj/3mp1
JUTGB+PYLDOgzYzFwtaSjhb4+hxYNtY6X1t+YYO6DmhRurKm02ggYGqsvQKZSxOLZ2K4CMr5RJo7
tqzXJnGgvWLxM7OCx/gAIVj8P0JUhI5EoGyeRrXXb5v7ugk8MXhorN3ns+rRZEAT1Hu+ubuYAvke
V6cQiL0PhxhetDGVNOh6PGeN51rZu7TWDmjfbN4oaNpEkq5p9DcEQZOqfB7jStWeXgKKiNhY29kz
1DmQsOh5LBXpfZJUJNDOHSp/hAfbaFq9DNEPDQzDw256zm8wqyuxT6NjBfef5yVm1Eo182vRuWWh
WJpCqSIsUsoyjj77VmYH0qFZyECH3q76Z4RTdz9Nn8Zt3AP6+sJqdrI+N3j4k+j29364SUO2iXoK
u0/QSL+PaXtwHMG/kLJZcufd+SjQWen5sWxkYfdt7InrQAZmI6iD4YDtmtLD+jYDj89ahwWJUlzi
KfI8uGfB30aZR9mlgNfg9dhCU5O8VFA37HAwSWi5oUd8whCDZDv7YYow0ND+EdKxHfQSrYS159Dk
Tb9EyUpmyoB1E2NsKo1WWm87fo4z19h8OKU8IuyJey4pzN8dqGG46d+YqIx/AZqpP67Jxp3gDed4
lfXMKU1mAVHqCZ0FlXb0c5J5bAZqxLkKs/HWADzFCDRKKzHIwNkXpzMKJwPxdLz4nzB4y4ZxLUEc
d6fV+Al1v2nZCzTIzk4SxQwEWdCaNalqEcVBSLEL1pUPFuiIQG6rckgdXGBSoG8X0yTeafKWOjvs
VsBTfaBnEhx1QCYvY1UqBmxEbGIcPIUsoPDBLR/EIzyE0Dl2tNDQdeFKPi69Cr0iN/csos4VRVXy
BWV/h39pMZBHfY1bM050DUP3snafPDWE/mkKmZQIh5GnJWI2gMe8kam70dJLzJfjYYbUNfnfIA6u
zi8GV7wEdbk6ApmJW+Vv6WCznYdNb9qSXDD3GNumhUegTNcV4OFhynONTxPhVY3c8kgQhT58/Z3e
wkPsyC0DTSqm+bWWbpOAWrxtqJBQPfhPMiDqc/p0iTlNtvDC5mi7wLi3ZhNMzicUOtnFmBOGEM56
IpbebMlx28x7RWoaS+oOXMXdNNo39AWJrG/LaCodFHwb2r5f71//iS8q1iiF7UJW0hpuoehryirm
Hhl3F/Vb/i8FAzb+wVnrv+eKoHdnd8/F5+FztwNkED6z7UEDz3PbLnvRrb6C1pK6R+q9nvHkdz+p
0ocmK8F3jNKvTSuYwPqx7B3B2SgmsTe+YV2RNjDROh4GqvvQJODBn8CGfWruBbKKD9zpKarzHR9s
6W0YG5khMTUw9t0DsjefMjVbpkzSPG3wy0nYpYw7TSiBJFSiyKaj+aeXMt9i06Y4N39MkLzTi1q0
a5TLWo7ae+SNmJetJfouSXV7NRx5RhLD3NdvkeXA/QRyt2bo3qqt+MfcvNS1KxwhV8/3mM3OQxNO
egaElDNoVXOoHRAnDiRfREQ8VWLvmvYKQf34Xfvtg3uD6LbWVsTZhAkZEguoVvTyBMZ82+lFcp8X
qJt4r0LFLbmdIKOsL13tAc+m1Bcuzez5kRrdQO7BQgEhNSPvA9Wa6UoN+POQtEQ/gS9/zzVpi1fu
3csAfZ1YDlY7iMxUrliZBFpE4YiRC/Abc5NDdXM7tT5EGlTRLjZn9J0YtoROwnuHcnx/awH0U5+V
+2+c57Zrq9BJeSkUjY5v07Eq/nevEDyXUd7oXWoea4JHuc2B8fJ5u1FUcppjHrKOHErvyPfpJa+W
pwSUGl4BOi/3njWwbPamN8pB+upug7nqUX5OVuKOe9MIm7oR/ZiyGIoE7+fvbu2Ghll+GCPtuDrH
kCGw6vqWUFkI30wXZi/pBOiu64umo2xKcEUJjWpm4gtZyMQQNYPKvs39z1yGa89tYdbWFccmu9uN
YVWtDtul6tqF0h5f7qHtsqH0cjQ4ZOIK2UVfk8xGALM4mZtinMMsjXVBDbE1C/4X2uDOYsNdSMBf
4kPArdj3NDF8f7synfVGADr0xV2I0UTStKk6OKR+TdQdgapde1JQhlkOiT8R0ftVaq+SR5rwS/HP
sKix1WO6Mi1OR+0812YIeF0BiSN+RxyAymNPyWAoutRyR2tkVC2YWnYWwt1o3du2SF0lceKH0C4i
X+NjoJQFRhcVb4KtfgmBjkANOhexEDpURfHg8/wIghdRhnbPxxp8nEulJ7+KLnB9wzDn6ukfXYN1
pj5FMN3hSvMpaMFT2GLcpOqOYhF8/cJZGODHTSo8bkuzKPJzflUdafM2+2sT25GFDbG6bM2BTAF4
iwPF0wjWkctJp2pUAs9WlGYglitH2Jhy+lioXS1TNcwlWOJyToo53NlR9kAJrYvFgmd5UpE/JCbY
DWNeesW4kBGqx9OA+AagJFasDL2A2dE9KzhQJunf/pRu4TJyXxwv8KxI+CMRNvK5fHK2Vav2z409
DDCovVj1bDA32aFZ8NvaRkKaUOpCr1nJGaiOIyNu56/YuNkR1aFre6QERhVi/LUds4sLtWKxzK8O
RDMNy25LVB4SGvl+gkXfGBqRfpvFaSIOULyEAkG02OoheAVa38iYMXkLesKVpmyZWQoEmsQXJEZp
7aXu7WycV1YND9XN4v4FnUQ9j9D3SB6Lbe7CoJUpnNT6fopi9n4JVSeFbi+wtlBbbvQtqgqI6vEy
J11XMa7L6u0IUoADcFxp7SacT0qgAg0FMd+Uonm0MRZlefZsGwh0XRwNyQIRx/sc+ktzKkptdbsI
v65QjtQ/kkJd7PZKo10N1HWemFf4Q3AOCc5T53VzmcvmIvIPMeRoQaXfl/6R9Y6kFDJK6BIRO11q
4t+6eaGgGRVRFvSjytLnUUbtkR8xBldKvqaACD76+rF68GMfCu3QMCy2a5bOqzi+Kitx9HLIpi3B
PwBz3RPQj/R598n3xFsRqRptjDJ9aoJxV4iNHg1Yt8UrmB5m4O3SSnOaaN+ngcaNukSy5iD+i0ZX
+Q5lsAoD0LLMOMz2K4f5xsqFEJLOAYZgViREgT6MUCipu4dm67e74EOpf89KFNHbGUDEcv+5KYAA
0N63bNPmqKv8+oGi9puGU/B0IukNPf534y7/6vIfIJE3qTFWEPLfVBaSpAF5vZv8FIQ3Nk8RiNxK
8tuhGdwIHZ6F+yx5E1XrTDL99fIyeJ+RMd4GbPduG/FcxJ/FjpztQCrqmY7KXIV5jO1SdSaGzgEw
CIFG2W6Lh/A87Mz6MNs5RFKN+US+i8t4zIq8COGhM4E2UlhyRcb9Y8C7VAgBfKm4EXk76cFGl9z2
nSHbgmz0Wv7Z47KkTuE86RaaiA0PRCO5oEZwuoK8Mkpa689GF8ki8kZs5aihe1uoxe/InMG+KnBE
mJYcca1vkJC4XCfohmxFraDFN1OOGYuPgL5U0OWPY4dTXyCAlrVullKPkS2IGGVw2Cdxw5k9RvPh
swLb+6YdwHbGzeNgllPsfLi8cOc/fcgqWf1U1JKN2je+xro8g59yCnODxqp6MxZRwpvuVCU5f0gQ
glBopORbdywvvHeNtqU+LpnFqEzaH6k5J9aZH0gc3AZA7rMc+39npAOnlAFhWC8ngCgcXK5OmI3Z
6GYSFA01MBUGENAIupdcJghSvls1Ty1T7hHdOKoSDtLjnWWx3PXXyFb8wV0me9SaCxqNbUT5H8mF
M3dTX7gXDe+nB76dLbP9aSlvgP2ng6uyWoZl3HDCIpPtyC7ifrnXzAP7EDei1wzCA3Lrn1S3MS8a
1iAkI4O3oNC6aXQrx1mgLmfzSCkoO3PglnpSy15mEuXCrpY3Sv2tRL6PyctedWKCyATTBFLf23kS
UoIjPuVzBEGXav+/KyefbgoaG9oTqKYeR78jhWjLc55i0FS920QnyDqKnc3kJJkbGJrUUmbH8YH5
j8wa0B9BBx9zKIXbEHhsiqOzcQnwRbXMFw7xzwI3cAEVFYxkBAfCJLe6Vjq9R7biElY16Dy7eNU1
r2t3xRJY6qKrJbgNLPnM8fK4eLmButCNY3ZoqlIK+oQnetGeJNL8q7vb5/uP3DBEB/xsYLvd/4rx
+ErsNLvw0eM7FYVrVj7Sz9bOobDHrB9kuvUQLEl9qic8kgorigc5o9sSi4y6vpg7K1zTa7a8XU8h
SC4CME6adNRlgm9CjgmyP0ht15ZrYcc7BXQ8eikzPx/npHXwOMttU5MuhQbIpagXdJdDpHDeArL+
ooR6aXV8XhgPamkfMto7zsm2bOAjNfsiM5sdmUCrvJ9epp61+ORYq8hKYnFEXU3E3pVSO0lVCZaV
3s7buYYIMrXVbdFip6/w8yLjfjCBGqU2cRLLEpDe1wDQ7pniifAYWkqppPAwh0dfbT7ec9KBtV7v
Xc1lXUR0zyReA0yqh8KCR0r+sz1ur+XGrW0SB/o4ZhODvzdEHWqeIMJYoVgBldquqIBM0+YoblkX
Nm1W0nL0q3uYvsr6mcTBUZcpmjGmOyfMOSPqbygLKuPjSt0p4bIIugURYMzT0+gfSh1CrNJstTwi
L4l6q2Yw1Rezu9ZJB1kewtBPVuTYwFJsHfekmBqa7wsk64oE4Gu+tTmKd3K8Aq4rEkxhjwmb4uAo
tVKOptk5RVD6egJqP5wz5kv1zbX6SWBzX/I/ZnpXHcw4M4YRexPoEcGNJaCigF4ryeIvZcdZ6Wqj
VlBXNWT1NXcqezdp7cbL66NuKP4afgYq4WfmYHEs+1nJ56JsvzbAb2WuNa7kwZVWmSDhuxCTYSVg
nwi3W5jZPU5RMVeP9FE8JkYj2wEcv7GXQWdM5UZgRCjI6FktdqQet0bftNnai0XyBRMCO0e3WMSi
j9kxqEBiwGNPcFRAXu3f2V8Nppwp32CYYJw9ECYMSIh3/LuLcNrQtmI+UtDOChfG2HjU2eRRe7Ff
bCVzYmEsuFqEtqwJDZkffQf98fuCUqQlX1nNynMQVyjs4NCxEFg4ZD9xDR9w8pPwLhpFaXDHgdKQ
szpkAAzJFYjfBNnkC4NAI3jaC07u+QjoRaCK5PJcY+3U0BfgtZ4EyLZutwe8eQfxAK7paIWH1fWv
/pmXDj648jqq6l9ehWxUyzVp1ifXAmJt2pUYlJ6d99LMukZT42Hol038qaeZRXmfrEzl60UNBUe8
lH326s+u8OrdwKph/L4/dRKtji8cUY/UW7GNdZCuaNNzQjdWT+LduLQZQjUIaWdSiboFOWYBmQxL
iAOZv1/Np9ZH2Cvmv8+OtMHc0v28Ls8B0iNQLAGDCrHgdwN8UkPkB6ok6YWJbmlYZfn1RnSGORJm
bhh6sUTjrH+vV3c3MjREFIIT4rnXPXzLkGrV1vgPyr+V0FLkkzFTET1BJNvPzU0qP2QdB91KSQBQ
wDL3BY7oPkcvCLNqLcSVLmSs0cCxPE2QnKNSof2gddDi1dwSk7b9wlbYdwURLS+98b/emkLifoGH
YhRrBkDCknyz5URdqLL9udsHPNxCV50E16EGz7wfNNWqPJk1Y202L7bpqUMmjTkeJVb1plVJ3yTr
PXsFtaF+0d45ZEdvbJejb4I8WAfd7aNremlWIxs0y2Hwpr4ZK9V27DyN8H4cl3E2pyRcabEoykgv
M4Ckc9dqRAt32SRzoyZt9mbl+5aA4US+Kp5kjTIsXKoF3VI7wiQDM+Vkt509lb1xTF0GfH8B2ONr
ICR6b6ql2n3piLY8UXRIgGXAzdNy2W6LqotoxP2S7VAE92lzi+vw+KKRk8yf4sP+ZbBmHE5pxpCb
0aVlAG/Z1BTU4+vejsLsyDKk4JXT8i7Z2PpWb9DZxdLRnmxwiZNZNoFuklfg14qvJP5kCcsVXFy1
5D/TLNL7qEwJagKNAZuq6x+01UlookwCnnZFNCuJqOpR8Db0buvcq1S/QMsPPvENboQDufqcquY+
bHli3pSjWeQ/frAp3l7Tp6mLNvo7gacnjGN7vfL8e/5HT7ZdCHnsnRFKGoFj5QNOMthxdWNs6mnO
MkcXV5TZd+TZKHlgfrskwqpKOxEb8jW3OTqDVV85IhLyd989jrRWdgJlAAaO1rJSPxur+D1xGNZr
6bnQpaMdizXCkWXxeCZOm78XwgNOKnGT4NwjQZPeDxzelMJck+puH34Hh3Twm/yZPANusBmReld2
CRQ5mTZ9zJvIFtDlMp7aaMaAGinq/ron0xExNXWYFDJFr4xl+lmHD/lzARXGQtqK53uIhoUz3nHZ
FLzYws220PmE/MIfwPTloYzPlmzzBd/TCJx7Dw9N06r622ydkugkXoqE1rlgECbK6PHH/T6SmNbn
Rn7JakQ/v09GsIpTTeV6qrwhgS+wH2K8tbxoX6oALm8/WTx9b+bwFjiEf/WMEulIxS2tcnsvlkTi
fXFJrSNRuNgj1Yokrb6N1Un/hcT2SkqkSBt4sGziVVsJfSOEOepQVWhMyIrn2CBB4PCqh2vzHaId
1MeMoqjFjd7BuQDlk9Hn7khI/EtbE083ST9MH2M5owLzTeIEFDum7EUvqZbAtm7wt7OFIj2Iao12
5w4Suu1tFSMF39l0QMiWqkCe3J/KiupWhRjFn92pEw1gi5BYWcWMvWhmS2F0QSw8/pd3SKqcgpTh
G5+f2CS+Q6Dw8CAAFCKEj4xu8A5mWkZ/ZXXsS8RwBrEhRv2sbPc89REnkx/wPBzvEK0Z53PegjJM
kO4h6jZlr0ou4i8JpKWQWWSXKmCfzRT1A6Zxbsov971gUZw6DcOjZxr4aB5SduUi+lFTCjOFr4Hz
5A6xjPp0v62gsWV+cExiQ+2xwaophUwL+3Z7AeG++Z0P8ifuZoPEgC5DRvf2yb/FQFgL28IpmvVS
GwhMNhR06v8JY/QLXpvGHvJAci9Ou31BliHKjkHiu2Wli+TIzKji+IZkchhiJn42RI1UYyM6v7KY
tpQdcj43ZqIqvrZXPFOxCgL+kCfd5M/3X3jX3VY9qUnTnjRblXjx9ZXnAmIQqAl/YRY2mEOpx6x1
YqVcPl3wCJ6bjZKF5tftLzmL+mehMOJpeT0pFa7mSbHcNRhqn/UzEWgmqDfNoLr3K25hGD4rtYXi
ucBqfkPHubFVAq/wND977yCmc7LQvRdYQlOkEK01kfGw+9d0X/I3tfh8vyFp/cX61kS4rmXqqBda
JiiAaCx0lvgqbaAXipZQRkoQzsc/CiqDI89E2rh15eTVNjPchAM04NRBhR+pV/GAq1axNHypyKkG
MeUsnkEeOs0c3o/RfSFGORwT8mpeEkAb77FmdiHv3hjlLMCcQ7x1+IGd/8KYXBfccyoX2zHVGUqD
Ob6MGIOuNHUxpx+v8QIt0De9u0+sp+LvUA+jHTXmmI95gMqxGO02D/euQb1ObR8QUFqXKkS6oLcn
pVYIIqxCW4Ed4BaG1b4/wuglll/ACwpVIRZmoU3FdA6zPQFU0//G3EfMx3ffOkeysXuhV+dLRDp3
ObxZEjalTabnFummQz/vfoEXSIdIX49+h+fmRc7rewLZsfqCWCmchANgnYc1J+FDXlj6guYQjjKa
5BAighG7i6WyRkW8vfomxfzIWJaLzbEMvSfLosIsJ450DOBurhe8lElHfksyXbDscHBZ+1ZrQC5U
mzQ3Ys/rxc0PKX4cKS8nNnSQKo8CGDXM3INzddxhDFWft/UGZzd8RloCinfzAAJEoI462YhDCwCf
JDdZTsoMJ0U9r9FltouytkF4AKKQ6WV971VpuFPTtRmX0fKimRmjjMq92Hrq2jbDOKv53GBfZu2X
NcwQWJNCo6wdw9wUNPjt//vCtWkV2iUMsHVv/pCGAdEoIzst3N5puuFBOSO8bJBHKObqz63fheTc
CI1PqZESM7yj1wB7IMNUsJwvoGTQXWnp5yN7snp8H7z00BRQokVGCWy7sZ9kkklhnNp0q8TJI85R
yq/pGEd0wsvqzvvg4lXvYH3aNACYSdOT1PyvJvS7GaztZy8qtaTh5dnwqXtG5x+TY1yQ459yTtPV
iZJE77cA1UWGmjn9hGvFOnG9/FPSJktO9XJmTX1/mbitYVul60nVRw+21mwmT5jbbO4lw3l4o+8d
jMiPaybEHibb0HcovnXjOoB0BHE2SyGlRfxh2QKrJD2udFdtY6aVX1IvQUpUIQqgMumq5RChWFGs
GIh/j+99YmB4r4cdfS4uNI5lvDrpVvKFIlxBJmlfJ9hetnync01NT8zfKIVT7Pea3TgBEgwUyLTt
t/sKydIUpFh0lH/gR18IkmWF/JHMingFQBdyM5OBuDhHWb3jMSzAIIFUY8j+W6mZaOlh6/bqo8sS
FV3Vf1YdeoDjEMJITgxQFaqaeFwID4URJTYru3v1rRdxCubYDlzRIZGgD+YxTD4G5p2jJZlN9kXH
Fs6EEA+ttpKyxtmdWONjk6pZJHcIAos0i8VKMNOCzdREOiszKQHnSjretx6tykrUhtcObC8flTEn
wILmL8noHORxKE4TPkC9276fcmmksL/4QLSba8ugDS63tyHZaX1YpR9INl0XKmlz2e+pcZyYI3yM
Cv9BdX8++LikrH0PFxXNhecWrs3zgnOyOXlRGVkG9qeRsfkcpqY+UINUwUcO+bMTsNi0MOTBdL42
8oRHCcdMxQxsbzaujN3Fi/ZzpvZXKS35DvJYAEStqsdtW2knoLY9DBRC+/yreNMEwRqIu8f5+PvE
CWnXPOYxGvWt8Did8mmlxyX8gX+5wuPfKUluwR8FTIJY258UAQIhBQpUmAeqPMnl/S+y3gydHgf6
KiATEPHKgrtVuJrFNN5teY3519EsdHdjGeeDnOeR04jvpchmW0FmlK5qTqDje6klNMIRzAvvQgVC
5+6lTamd4umdZit9SUb19c/uusrUStKHWlEe3R4HdGcv8qSdoghbO9V3FiZqyLmsu9cOD8iVz9cs
tdkwybwNHjAAo31Qpu81BOXXbGkBGc8XfUWOziRibC+PjlC+dKWQc37KfjmD+Vt/qZSgBP8ccNa9
Y4Lxj6vj19UrjBPlJFqFcA27FrTWVWZ5M4R0azvD54Yxxo7BSFALwF4mQPzaQ7ztJy65YP7V5qVc
7hwLvUf4m1eyj+ycYtNJvx17yfJyxJgfNJJzEohFNixJ8WnVuoEdM257fpXyCALt8s4k97mhYOvi
nzqoMebMCFiecq0LXQFNg6HLRPnH5VaYToaSXmZN0fku25tss8etEiOPO2tY9RMziLkqqyriuVsr
GOaCG5QeWstwp+OsQ/cDPedvke8hMMc8YiV9doSd43V4D5dE+4U42+vugvFptu0SMyrRakdet/VF
Xxf2R8smLUcoJYYUiZf+s7zjefSbTzU7jXjrotVKOwgEj6oTw1AVVbatwY/UawAmSGmma9un1wM4
hw9lpmUptOL8PE/KDhsYJ+KLtGMGpZsvfeILue8HuTvG0iyTAJ4NW5KEZrfMGRzaJ1I/T02PIxs7
vDGjhhTIDGhUwR5alGrHOK6f8eAhCWp93B+yeM17Mr3K1eEw/HS0WaeoN9iwqbaW//r6fwlEQEJl
h3yvVc5xmTTtPFTPo58ThSn6pkjkKvGG2jnDoqmqgRYUk2ojEkBtcY2o6YnKbfkN/KkfwC2ueKqB
g2KEdhcOK5WVsyhkoForvQFI5ES5CZZPsHylc09CIq+Bx2PMcCm76WwRLWdNBf+B62OF10BIySe4
aN5ZzM9XrPfK8/7tP50xdmtMeK/RxR9ed6mmtpvS3mF/88Dp8jNd5d5XHedygkiVw4MPhbJdy02H
HW4xE2ckuDX424S+NzY34TnUuwQVQIZ8nteLvERtxmhE9PLGj5bxcSZICwobojCuv4NCZswNEmvs
qcdcPA6fu93GTvt5RDwqX490zeGfyXyQFNC8Dqx3IWeeP12WguPIHIehYyQYSK3xgkf2Za3KYHcn
64cpCq/X2b+5RvJQecOIfqa49+TbOc0cwin8ej8nMX/1lbOR6CmN1Zk2CMdobaZEdbHToZ60WW5T
tjmUV/h4+zDN3LUuL8FYJszjMd106fp3EevtIaO2p62cw0dv+mThZIqhl3N6vg4H3Ft6IOHZsj68
/OP4r1f3IAgQu7PyZm7Z+KklcL3+bA+dMAELky5QQKdHa8X+SAA0NOtGPDK0JUPEzhhDXQ1uIJUH
8cb+GBkCVxaJ/q2zUIGHTSpA1kFxAdLFeEPUWyGyh31BGgPSH8SG4/M9jKlpic3QZicQ/NywtbRe
Ar3IGL5p+R4GgAxP7kX+CDIRw+8c6rk8x8Ma+TJV+88qzajXQulrq22vXI80Ov/5TTmJGu34T5na
dNkXX7dgt3SQvpm0FXC7A3RKeSl3rt+XiH65I84Ot1rmnwxzBbkH5qChrgCymAkBBQZXck16C8KW
29T52rJ6Lnh5VbpaYcKlpt38Y9Iv4VVPwuDMeW8Z30iR7qvGukmqLJRCVwlBmnBAWjV4/ziMOhWM
+/LoRQnV5H2kiPZ/YI5oOX7tTSAjjL98/8LWL+6mNzIbV1/LOfh81HGd3wKKDd6rlfWTiHcUbgXq
BcQvmVWi4GHj1OhGuiQCV8t2XISGhnLhb8XcjSR0KwQtiaqnQgbpx2X8fYHCH8yLornOqunpiLwM
KVOspM/s324DyysATZcA3LkWWqLpRZaQFsyao/dNhG6q4OuCIqyYCjJ4l49FiE40rdhINOx/loLO
Q9zBspipRVloK3Gd3BTsUOCn2LIJxg91Myqgo2hAmrS5+6RmZQJyuUeRCs0jRKjp3742B7ekoood
HZC6stHi+z/JBiyraZlc9YUD/EF40/ZDf2wLiseu+yYAwTXHOni6egg5+kHIlFfJ9skOihh5q81E
cP8pv0hR/VnlecDQoOHLRqglNWV+DvDDGvYYFORCc1TB9DwurwiqS3+ebK+F5pW/YXfTq03ib3KF
ntHDQlEwPvN9/8Pfk+dOp8Je121JrPXrOBVhE4ahFbK+Jz6Z09o5Rgleso1L42we/yYsHoKNXi3j
0X0aIktTLn793WJk62vhgKdwfsL8VRq03Ua+G0iz+hxsZ7Ia5XIOcIr7kEsIWgHmUC6dVqTKWP92
fLOQLAnZQFdBwYYSW8gxoM2tUgDvx7QkQMNxIpdI1v6rYDjBW3TP+qnWjuz827qjM9nLoSS7jVEA
Z55vBJViQOxEHbz0AC2krmgPX+MdTtCTybL02XKWM0vxuQ6uqxpOiIy4k97yA7zGkRWJpPiXIcwk
ApDjvkOusRctQrBg5Fn9pzhY1VKTuJk7i/iLX+S+7O9WJ6BN6GJRBPc8Zp9UvI2BRdXwLx4ChhDX
OZu11TWUrYOM46rNCssB5RQV36HfRIh8zIemPfp/7vCCa11QrCcIWH7TISugO+RCHn8Az+T3mmGE
8E2EMISfJ0cO2rU9+5esjmZYzVCx8nIWh+RK3unftPn1rClLctPnPghku/S1gFX0wHaCrK0TF/rT
ZjfL1SQVRBvV1P24gc/DtdSnwpQ+Uo7YPDbyO5PtszqwvSnKQ/Max8BpsUiXGjyk5OzMpuH8+3ij
w8k5WJ/qxIoUZko2riUpmXrxXu3TtvHKOpmgpRuO38ZF9qtTQ7RMoBSSUvmoxgIKkalXLxcENvoI
uGYIt0iourc7KtwhrQnMYawT97AIGSNPnVbCTeVuHdiG8UuivJc5Cj0Lph2dOwuzGcRcqbLsKuPE
cZI3s2lFgPR5xN8KWYBp9ygfi3cPn8FYa5NQbYgETXsNTaZ0/EM3mgVfimlNuqINro8jyJcMemoR
E1/zmEXY0cZqRg9/hgE8XZgLD+CaNCj4NS1OUatEjSLaxKXRl0m57X3xxgH16fGFRx6AC+iSP12j
H+EkiSqXgkBCLGrgubRs/Vxj742z/Iupiq91ygACyUgON8VJ83caIWcN2TzL0PB4hGnwmln9MxGM
Dwacr2awMjXvUHiXkJLwesDs7HIvhmpdnNk3T86v8zxPLFNuYfPvakIOVCEGJcSNZHATDDad7IA7
gGYVFaYjS1a3iVcbW+SnPYs/AGenvHATbIq09EqZz/zC1oEnPu8PMD3mXWYEbFHvB6+nqKdSer2T
TTbwUQZWBqUjPBWfXMss+gMzPaTyh276n2si0chuG8wsQuV4kfyWp0rDTGyitD/N1Dwl6h/lFDaB
wdce9phioZoamd4Hy1IlKjHhpCL2vRN0G0Acl7VwQwugUtRXLCf7L0kML+qIsg7tjeTwfTmEW4QN
SGgw4vop6HRtPGecl4P/S9YZQuE05ppJlBqfj1DE7XC3S8E3rpd7O+vFEVrcWWqsIWip/GsNXQR7
LANX0eOcBrZUXw3CiJp5XV1p1zVgzM3zJOlDmOpaoPo14vUvsw8PEApfD5C2EoibjdIvy9cWJrpq
s2/JuS+dr75Tcw0RNYudT1a7PzGIXCngBn8anLEfZPWA/cZK0iRzkqTN/7VPC2MP5LMIQR5QNkzD
ws+BPyOHdFHDm+wg3q5wkDpojn/OLsqIQ+9x7kBEKby4Go3F6fpHxle1p4ullE5H+rc5gx5+M91+
m/X4CSY0ylfj3Ai6U4ZMemT9s/elUyAM7UqAIKAOMOmzesMH9YM1ItBJsYlwBP9qY5l966z5Z767
MDw+hLlLfVXkHRi4WXMLt+CV3m50IK9JyOjg+OmhdT621t1pTuBxWIhLTN8WXOEaDLp2Yrktp4+Y
JsO9/jD7J4M4nw35dpZIoO2YD2PFmiXZ1QlC/wtN+BMo7oKjzc8PxA4L+TVw1WlDQsttcaOY1Wwj
U83pjkWBJRMea0+5zoNk1zDvidme5mb4GqlQT5p2gxzO3qSX1p8rBzwDu2F6sYHSadBlnBWwErfD
Rc3NbWH/mw0S3YDDkuNaDVere/jSCwgGjsmg5ll/0seb++V8cU+DI1oOE8pYAtd03Et9iwK7AT4b
kQkvGPLkrLcbDGpCG1pjx9GpykeoAmwvM8N7BNN1+Z7ysV3LchVteMJ7rfhSrZnIuQNvbHH6xSnz
eWWn2RLW5CpHRpBkeRXJtV7yNU8iaj5JkhQBCIhI8ocKBI3vHcsfERir64+JpAw8HgSFU7dF5hg/
hdOim1Fqn4dILA4JIDYM9ndDfafuR7qTnsmZGdqUv+6/YBrg6zSwKG5mdF8g4NlZH1+JhQsUAr9l
qwLoEzGbdevME4tmQk/Pc+wahfJekM7WxuXxu5H1ySjJU8UNQ+7Ab7jFO1cAwzoSfNiduZZ0iPn0
reE50thE6/Yz4B8VdkxL1KjX/FowEdTyfbIXHXOkLbOfvSd3wSW0+FrG4xhmCMLsrVNNYC5wuern
82k5r+x5C1lWmcWCuLvDjo4mEMJwsNyDUMmlzG9STSbZOstTOksIqlLusuKr785BNTlPlbBNX8JN
zzuPfxuEC/fd463WJQeCc2FWfgKgCoPwgmAZV4O+Jym1ciP5GVU+gY84ZIoeBo1CA7/RYjgTTNE4
vCOZjkUPSV5uD7ZVV4+iT44V+Gx6wQDqCWr3/xcmW2YQBBJ2o62njowPPLVoI0GOdkru+F9ktfr3
POpt5S8YWA5+/jtZAjREyksIOnOZzSzgiMb8c0vWl4IlxFUU6Q4Cc/TTXjiQavP6aosg99woCcMf
t/c2uXSOij4ZI4b0a7TrMJl8Wqhpf2tPQfR9M+XmV1P9o+OvsU6xdHiR1O5PX88y6XnRV10KF38o
EqLfyG+xz/EivPOg/SvP8XWpJ4daHGvkR+jSxNfJn+x/E3OfeT5QldjZqvZnxWtyQCCcxcjmvsOX
84XZTnXJ+8Lduk2JfhRZ7wU2NtYfJ/MPnloSIN2U6duXgrkayPTR8QgsW5T/OE5FJY1b04kbIrI0
pjMaldXXrMQQRFiqGzq4aSI1ugcY1AADdUtZIUKGNIOqytqcMmYZbO/zhgU6bE2+FY6GyPqyv7u8
rra8wzrdZi6SBqi4lz5NznISNF57wxPMGKXzmrAeClbdiICuF77CWyZstoI1k9r5Sx6vp5FvaBbN
to1fLUTE7qdsgHxOj2+i4V+lwo9igMex2g5hBeDSVm+eIH6s/u6jp/lI6TvfWf+3xwPTxrE9BSrK
3CYEfnWPFwJp7711F9z6yrI22LJADV6n/dVvC5wGgZJPJBgwoMgjPpcYoho08d6sVB2N18+Y7tDa
Cllk9KvaQh0ZFa84ZmrJd9p1VEucYsobldf5nr/uiwPA+8kVXOP0sPviBsQ5M3doNDdjI/0McVJg
Gf1cstPaIDJBD1FYbWgruPKUXMNmMMGlA+vm2srrzSEku4+BtvG30eQEg5HXVi8Gom6W4pSyLiUZ
f4i7eSDIqmnOas3cGax6Nkik7zg88y5gsL70YQxlS/bfVkh4E3Pooqjusiz7DQsjLD1igZxH77k/
gKZ/gvEXap+9Iv1+MX1oOW7V6AfBI0pefqJIOXpYHzAMZ6r9YRGXdqZUvZ4f36bp/0mxi4gitxgY
KtTwDzSlljRxFtd4KcB7zl0DIJfXOQaE8MIHsKAlOqvtz/j+4buuqPH7gpxU9lOTrLwoEktN8Nt4
apJe8b7dAwbXn9lUHJHTMNANsbh/mkrTiZtCZJv4GNqKQZKSEebjlcSElb2Ds+nOxE0zboNfLmYd
Q/BiL0FVTUC+nIf2MEmmY0pq/n2nPEmfwWxYP2DnOdbkBo7zg26mMAIiTnarbaE+WZzVTU+2cUm6
0aOhkZ4GRCr3dwqKpnP4gDFJC+owN02UEUyQXpLAC+PG5kDA+7OvOLPMuicJKm98nkb4XNVNhfaA
FcPC6eJ6LwPBysLVh14G+qW3eFtmw24BM9YJWwcGzw8D85Iz7JOXkNrKW1fHYwYpZCg01nRMqMK8
yT0XvVvo2BqDZG2B+xHId58oFyh/6l3OVQA7v7TZXIpnabhslkRt9poD4MhVIQQoxT65kB/gGsow
tlulMAQwIrBsA8rkp61vICyK+8Leh+FrVJRBhexwsIXUkkmmuCZA6o/WAjY45+mLHJTJYbBqoFUJ
CR6nNYGdYPjP/h1qOXfZ3GlZO4P3zXGmkoOk3CZQnODcDEIH+sNMDCO6LMevBuY563vUiyj1SWmu
+woAeVPVY6aZszBw0P8v7FThGwAo5khczkM3jWIDK50xnohOlOfcTe9MPF76oD18vV6Ege/pz7wR
sH9FO446rGrOvjfhKPMWCeqOTDdGhCSu7WV7TrJ0nZ08Hu17ua3PeYeldGIhKz9xCk9YnIELrIlS
9kai39CA7l75QOoxm/aGftKI7eyXJaOsNudr6rHAYUbGX3y24gax85wpP7NOmeZIeWEq00+EG1iz
dEH6VrqcEDT5ZYTQuMbL8qdq+WdwDzVXhvI0CDsT6nn56yQ0q6b0vnHHoWyJoGz4JegQPnY86p6f
o6MutUqDO9TlyvYCJlNDP6mP6XtWWUkwn+c4NNM+EOVio7Z8/2FOxby2l++bgAxk4RJ6pQbhMsrT
/k1uUY+O31RmGpEIy4EsRuw0T9lM04C5dAjGrPQf55ofsNfwuB3hEvz5jSmg+i3JMKE4MT4ey8ti
1UtVfMXqvt6EQaGYm0wdONbsETzwsvhNIyCey3GD41zrODuVwUnRSO/ZTpWroEfkqDouSH1JTMsZ
/4i78pyN+xwd5dBOQfWT7qxaIe6pOuQKUTIDK0Gq9soCZoqBTIERbxKCikeACld2lyBFbs9qBPmt
q8+rizs29zOQW3fpI+N7kgr9k/rbF3b9LU2eC50+GkzUj2wyPzUMOL/jLHvTXutLxl36t98SAqbZ
CD5OMcyDcex9dWbqGpuZNszgGZaGEputpK3yNVM/0a/p914haCEQA4I8AlP72sOOrY8T/mOIyBGE
JPsaIAwydZJTSnv5c0YvFGsvtBkEnEYLpEwIQHMlkLgM5fiwenjZiOPVWiVxX0kHtUImhNLYBxGR
Cn0ZcDWZZA7UW8QMck7rsqK2D1vVO9TsXgDwSdC8RNe+4h2Kbczkr1RW8SUEKZhfEkOimsFiZnSx
vukDyI9F/MbwM2iPjUxuP2su4E1GjHZnCmX01ImPdY31LaYWDglhN0f9adxWXF2aibyC0DkPdIet
CM6ZpC1sBVpB4ZQjjYf+0QO3NjR4kgRLl0H3yFRF8H3/2oZTBCAXI6ZORWvxAsKZUVmXdklQzP+n
oWtXpppv7/uXcfHFWnGpxA2sYuoSyvWGXjapmQ8ftS64wJVkEBWKll9Zg309wkvaJPp08FErP8tK
rxiCffukD6tHgy61LUm1sKnc5H1u4QAxmELl9y84aUUovHkn71FEgWxidTiNrwAz9wkb//bIuB/1
o32UiDMUv7nxkfTkVA4svPCak+HBiCDvzIk6XswMLlccDxYiLrJRN/wLzuiuEjDVznymvNGZc+qX
ogzeKUHCMke72VtNCfZJ/rtkPkDRGT3VkxcAz0rNxYielpn+cwxG/Smty38tnxGonDoqxqqVYg9n
y/UxwmFQM2mEy+Kt/TIGmqRsaHoiv+UuNd7ANtoPmKu4A4Ulwwgg7ogLYTz6XJjwCOvqN6jsn1uh
rcrs9KQAKbuKNfgmx7HHKd/uG6UHwKLSxBT6Ngp9/7fZ1c+iCNrMLzR2qedqb/rhxsJFnmLZPs+0
O1GXyOIKeUsw1P2C+sq/jy8d1ZKUuMKLUVyUJRZ0JcYUfCFay44MNGO70+MYeP8zV2lTa2WX/cGB
E4JMna3pmNJi/BmHlFf9i0Px64lad5G22PAV4kU/SGXNqFWdAzg8RHBhYTqXZHv9kl9+VGF0YYBG
5eWcoyT8lTolajsm0tWvW8R9LotuKZPEZJ0RfAxxWIVqLPrj7Bzchlma7QUVoCr6kT3CNcEqxVvm
qYtwtL7W8vyYS7a3wbpueg1+kGVaCsx1rwg+KY8I+1QpLoncLMMohu6Nu3CSWxrBDgx7tZENJPrE
dDBfYL+es4zNL25MrE8CC/LjmYMWmLUju4U/2MnxRpyAnol7/8bK0/CEQ79fZic5/wbSd/t2f11o
pICkEM6rCeRjqk2ygmjLcA5zUm1a2rztWhdEAi4qhxfbqeMwoKzNyFklt/ThoVHb5UBH9SyKykjH
72olRbapl61LkpNR5j1O7r8vwYULpBCH2ZWVPKKoh+j4M0/TZtDqeJAvgg4pl2LYMHU1r5ARDak/
CiCvtzAL7bMl7ezMUgkirWwjw+8yAF5uTt1KmKGNJjhQ1kLIEeVXwMwKXWARCxrEPUkci3tZGus7
A3u5HghqW9ri7Egx/meV0Ynqcg/gGsOaLx07G3PXXxDd05AL8G4KM+T3kA/ub+MJzK9WnxXG/lRn
WlBA842NQeYsoP2FRWLRmsDq3fFHqYTfX/bWe/WCE006hmZTaviYzr58DGMh5gh2hINp90bk7aN3
bUvxAl8jjaaJl0VbnhbfzafkiZ6IFJtL9+PJZZT8gAOnUnWoJxm5BCzsy5TEyGWX1I9AmxIAOpl8
UF8Kz0LDx7uEROcGe8yNB8IhHBFRULm9sdeVVFQkcxJFrLvODXbCbKH+CPVTzsJcVe7oqWfdxvgX
0OwXgKTf1Uo5mTLH8rbTme5YMk6PfLzJY9g144GTG9T/JyLT5FNeZK1/xbAm/Da/euD74FoyhVVU
a9CFHHgBSY51DhtdVnrF4sBbuobO2NWtRcqUthBsizCrE5EPREeHmOxr3eEaIDMV5tlgWNE34O30
2PSivm0IqY0yXUyWdKjiivSSiGipDqYA1mFHnYV989vpRnETfe/2Qczo5bxC+J010Dgj1DBnLo57
MOzwHV4QcSxBRgdBSTCLdeBwVY2ecmEvVFteV7ZBYQ8UoRTxL3vTI5kiuvt4AuVu6Vn6ocnKHntz
qXVXRjQPjCdaAF2i7K1Jv8rHsortNilpf6t6/Hrf940NPPle/0StP3KsyzzsPIaU9x2N/w1tZP9v
3069/Ed0hbIUxY5IoHawCsMc9Gr1U044OJmy7sSTUBNkVo8E9urWYwyn3UUoyhm3HmV7SimYTUFw
qJf7fi0HpoHKZIc1/lWjUSC2vAUVBkx37XOs307D3f7nLwTyMMgWPFXUfwh+G9Dp4cKtNuAQzA+M
CuHgbmSU0La1aOy4NHza2aO8D4RmOK0V5dIw6wDYaGPjbmAaAFLGcY8hhJ0+Q5l84aC6jSTLbd5s
CLOfolFed1qRoiLSctO2usvcjtXCgAYu7f6Y6WiDgxMs+Uo+iL//m/trbxrHNfU5ioF7XyEg5N6k
tV8Za6lusLepqCycK6D0bBthsuXROOTDPQfOJS2/a6ya26jQ70/HEQ/WsAX4305YG3nw9Eq1tks7
R7Z1AmD6/I89rz87LebLFEB/r8ZT//Z7Yyt1oINuOTr23Hp88wX/2HhMW6Nhp2jYQuHVGjSUj4eJ
xweOWpNgzKe19c6o9UPA7eUX69R5ViIEJFBv7tC0ggQ5/n17+TuWIoGa/EZZyCK/NUdvTdq7oHNq
RjFWby7+jIcLs/IQFVVsiPrhVClTne6/Ycahbjn17K4VHJKepa1jO5o3vMPPODCWm2g/PtqQmtg9
QQx3bAx6H8THoFOqr3/Gz83ia7bV8MjVEd3izqeVMfcIm7t76XcPgi8kqoKPHuHa1yGNV44ExHOb
3PIlpMNoYS58tozFwO61oQFQIG/o8RgX9R1c0C66PmzKEG2+DYD+LX1xrsWjv+6W6WW/5b3yGC31
xSSDJ3WCc0AQuEhq8dwlTPlGsLpP1eQrG4AB2LkdAPLm6tCo5a8Wgr8QxuUQqA0RsNrqLBqpmh4D
/uaD26LLVy6wZhyUKVqia41dSyuyjFaFENlrc91VLRSpCN7hBlqTnzFdWP2BzRf62S5XF/2V+HYV
rjB2mJxeS1In0i2FZq4VxpIotu4ziICxCb6EoiQcMAzC/LOaURMuyuuZejYZm5+xkPYjL1y17PZ4
7lsY8bI7ZJPCUVlNUAdgAdk1c1zldzvbEi0ZP4mRIe0EzY8Cxb9swdUIkmT2PAwBhO1YLe9XMnQF
c162b8rRBwq66gj1+njN3ImV2WZk7mk+0HApabwOtPWWa+dLOLmPhcXMO11k7fZtuW4Vcm0KpgQa
89GhPCbL1MEPGxY31OeAEJWy+9Cfod/6Pl0r3IRarYL/vJASQPN1wtaF8+A9nJYTRu1gkICI/BY0
Ui327ny20oPIJ5iinnSdnA1Q6pToiM+YGTWDS0x7hVDjGKczgZ41Kjk9I0hoSJOj1SMVSzi1yVs5
l/ja2JqXclnlJ9u6USPTYuAH3c2aAs/LqN7O5WrISInpR8g+K3zYAvH4doJvivFeqrGUYbK1WH5y
9rv8e/iS+DAbFwqW+1lhkCJm1Hill2xhGhScDO8uEkY6plo2zPk0dBNDYjFD8UCwaeSTqRs671up
yaYrc9iJhuLzfCykQ/C5Gs5kcctmt6fa8IPWVmRypSSkyWi+9JCAN/Y9O9BgWHn0NTLwtQU0Epio
YpwjujG5YW8rMbCWsKGAaQozgo34hFq9t6HZgDBI7wos3LOwvkkcSgdNJ7+Oz4LkHYY/3kMusEih
eCzta5kfoMhBYlA6MUVKa/NBUwjm7G6ovmGZVaDNC7PSRAScXrnh3N0oIynB7FxcPE4l189nSXsm
96AVU7qbJZNFn4+xJXMXdOQUQht59Z4+fwNWsDX79S2cxpJj6fjZH7gXvtV7DgPqy9pCYINpYIhz
Hm21Y+iZjSAH+TjLUDn1b+xMMZmaGZH+CbjCg8R/lc+MT9sknZ81YZenFMqhtlw8SdXIVqHUUvht
oY5TpBDn/nRcYcUXjJSkXlI2ztRsSm1OBs7wWdXu7hrEvP2g+QZ2iMX0hFhyl6jjAepRWXSbGSej
1aQpV3AOMKXxCBYqgy7p3jYTWyrVQjSlOFYHTP1xX9M2TrAkUHb7KA0cGehEbS7HQitez96Xu6Fm
V6BZfOQLLksT6HR5zOZZkL60ml0u3sA5pqoedO7tld2toSgKrQPHZhMQ2nLAgxNc882IB3ZnVWw4
YaJxPvThuFRVM+TDT4Ui2tM2YNNR5N2sgB/n5sgvioi15puw0vk8GcAm2ffX8NvyW7vkSIhTGMln
kY6G03R9YVm3gZUt89MRag3UwN3eZlSXB7cmNnDo+ywE4fOt32akM/Wjx3//Lpb7o/E5m5JmWEzL
mG7lNy2UTwHHDWjdgkciIy4YDV4tgDPufgqI62HwXV8k1AWP7pAHLfizH1+MibEmVmdOtaSJKf03
iBLBoL/NhxXzD/Pv8R+1tdS3LK7B9QNnk4mS5QTZhFzwugi4M4o1fatuIu58YMWt/FtdpGfVVaiH
tTM8lmJFR3vsdsCNnEzif9rRWmuBZT++o9ydYwhfmnHboDEd033KYUPfrJXkpDu4o7t8mbqVZm/7
33HeObvGIfe9Ctzh9OW00rNnMm0/aUegHtU9PyLqF3dJ9RfeXp2c2D3OAumPt8exruFmhdj0GAqj
9zrT7KdVOT8kugAN7qFI+sUB0pqeiKPkuX75WYwlY0dqRB1uD3oHjSiaZfwO04sjoCOjhOtC2WCr
mpyPZ0P266KLDVnltETkYH62PtTSqfNH3wUbYmpW1Hroe1NOQWDsL9bf6btEF2rmDKqDbwwHMX3h
8TAAVwlVi98OTmxlom3q0VIZxiXm/9HMqqlbmDA2+B2++x2qauQlocoNcfNUVyfnGUGBHP0f850i
H+b+mCOmQN9GhDX1AcdD3EzPGuA86t1sHmb38jxrVB90QDTMKn33xBZxVLIxNFWqt+VU00x2U1rr
tpQXY4oPiq+E5chod1Q6RuvzfnhWLp2vecvFgzd4lgb7L8tdHvdA460yCSf+4S+5CmlpXgtzkCdr
p85MVQslpxF9F4TWvbNkNhFxQdraew58wSta7UkOCYya9yGyOyP/8+9ZLN+66ExyVl6sX29cxU58
qAcm47oUugy5PyS1tdOs9XsiLfr7Vt6vdMWWaVOFc1bxaL8uOIsHKJW6SxWHCOvKzB3wRDeL8WxZ
TMo4m9NbHFffSnVoVcf70G4H10J0068xjbl96y+2yYbLlO3SNPqgt35VZzXtkUEaW996RBBt7ZcV
sgjvwagDv8ekwe6QvtgcCilMnS/nQA1XTQvFYyLyOES5IyGTjPPBEEmIZyD95FbdIJuKk9KzthYV
Dn6/ExaZPRNf0cnJOQGs8eUREVJ2VWnXnZdtP5VJwUKt7omRQpodvSJKh0SW/KnY+FegV4ypIq6y
yLb+NbiiXfvkEOYCI2CNBlpNC11uHTvjIhGebIpj+dJ1gujFrgDznS5t0txloBUYuMVpjwQvlHAn
VKjuppdu3VMbZvUV3pVBgbNIPH5/wLcPdNIbQBPQdE0bHleyvW3XgqhL3RnrYMKZMcFWNabNn5DX
kv9fljp2f3zXYaFd+CW8hvQ7S/DqHLZxLjakeS2B5qxGThqtdMK5M0vaUJcsDX8fDQBGOisTzSZl
4CuG8JhEae1aJzHF2OUud1XCvz1jWQ5N4CO1dZfQiI6u/zUaEewFMV+Z4xc63WObfZMcFhLfNPzv
CeIsTXhZiDnPazwsrIsll2l7FT9JK/7aMFRChaxDwqhfW7RDXPjlsGKmIvj5tof0skL+JLBAT7nD
gOiCnNlUchd63W4msOV9KOD+JYG4OSyrhh/bR4EyHRncY5Q8SZetGLHTHvzKWaA/62yPQDRbTBBU
IVFhVJYl29PS/HjnKQotT3TAGFEYiRq70pcr1zElNoPrOaa8hRAo9lXRMQ1yW4G3yQymsksdk1Od
RFEBXV4tPpdfL5cBYW1sEZOCbOYrPBkYGc6s853Cm/Qs9VBeGS7czyXdhjetBSUTFfj6M3Zyoram
04RF3i+NkHExU3eb/8nOBSDtCcTUXzerKs/jbtUqSK+LZhMqU3NDOCQD81ChmgEAFA2HQ82N4TT1
pb2axKPxVstxMspUgGS1+cwxTAzJgMAGExd0kTTra7Uz5ZT3+TDPtDcgJtG4YUeCws9rzzcs+LWd
xeaPaOxWTiFUJaDv+8x94n8DpnuICNwlTmUBsHh33mewgk+9uMdBUDY4brB9cNuWHi0fkCeSz7ij
szZ+IP6WOvKp9vGtOdAye0VUE6nU0qR5YbQ5JIFLt+6NzHSvVRLuHiPd5bCgnOq7xOwQryOe0lHk
Zh16U9hPaSAhtMY/CUfoIp1qtYpAfZGoHhrBSDNaln3P16CgJkm+XD2YiyCCupiPSGR0+b9oL9hd
MWyoXP7XN3DrEbHHx1nT4sCwPSwQAcTgxX1nAOK0lcTk/wiOA4YxaMcZ+6vAg9iumGioA29OPDuK
vlWnfreAUJbRDjcwiN2AzCNN2vh8MOs4COtzKrYnJoGo10TaUFNHdc9xifrT2RHJdOEyy2pNXA2X
PhFN5s442bpf3DrrNQaumGYEn4PzbhFM8t0GM9+0J3XWV1e1gLUjHU3j1CK0tAZ6B2E0JJvB0e5V
Hg4m5uU+nBF9z9QMONynaVs6ZFQdVMhQpUUYmuAy1ZYYaxlqabEXBiY6CDGv0ca6OSacEH0MrSPO
177LtbLVghlOMmW2bDQcxls1Cn8Y0aXYmgQE/bKEm2sTeaqU1kBBPiK0mTZXGTn+DLVWZ8bu4x9r
/Z4Vu9sPj9QaU2Jl7/pxioXjBeGVfMwl4saB92Upkk+QlCQ7X8v5xnJ/TSp0hbwdtxJb7tder6f7
mqevMobaO/JD5y1PNtdhUK+63bzAf+dGVlwVPJzm98p6auNoDaIk5eUYAhRB+W71jJvTrlsLgHrc
uLFqXPXYnNn9XDoj/iZIEgfi9BxtT4Hx4acQ/8ZxCcGJa47PpwbgTPClreJcc2my+iJbK7Xhi2dB
Cy0+tCnBfFn/FkNu3kvayoBVDD95W9jSkCAQRDePXQHjdH5cc2sd1JnieYkC5dMmtvTBqndgRA4I
wpRMlaSR/q8sh1jxuA+SgwiJPYqPf/7meMj4EnSubCfp4N/0VWjLWItOGoC/9Vvsg9yXWYzctFFx
QNjRgasJFCHBsxSAKIbJPJsE9WS/borjw0Vf2dRfTxooFrkh8/Q/DpZ1zL8KHCFyIHmubVs0qExY
Qdr7/TwDLMLF3hY2XhRnkMAemM0+ruYISgioD4w6kUO/jG6L90U918d9yq5LgMwJjGaxja3g2FuD
gg6YekXdhIC8acHAnxd9YBJsdxqANO8yBJpWs9B2kMSiduHnglnaNM0d3lgDl8MBdSSIRy4Nmm/5
/zVMA4eI2aka72oz6NPqiGnFYzNfVZbOOvTAIrIx9Gcm4Gfdjfk2gQmCZ82znU51JPSou3ttdJoe
JuIuVj32t/HQfpWBgpC76bG3rt6oWq7fKTIguIYtGILSSPhT3o8lNEaC11LR0PqyhDNE4vw5VZJK
AUO0X75rjKTlTqQrT1YuqVzTEsUgkDvyifch/vmirAfa2jiwlfADjjh0A6Iz9CDqbk6FA6EIm8Gx
3pHrscc9cGC9E+sDYz8M/3TMTG/xRZmdcK+96HAUN1s8p3oErqDN9UN0oAyRHScOvg1Zlp4gbncw
ZDHRvXl1cze8qp1rTt06CrIH/Xw0iM6ku2Oq4DE+JauHjioa+XYpPP6v+L8x0ohVpKvUYI+5cDMn
ybVbVn15Aq/Q4AS0AKQ+3VmDyvoeN6/1rssQFH69Pd1z1OVWkvrIJGgb+T4w9jN1UCrFnvM2oJso
wssTegTQQw2DOIVmg5PvYrxSL9ptnaTtHiGRscuwd7f+gRyusXBgx8O8iwyWODvOCVHKQGCyim/Y
bEnEbIF7jLkx/YyVQFe2F+6T/zVyUaGcpHvLdR8lIIYP4PBsOa+46MbjZTi1OQJwjMFGHrgmi+9b
k2heFVgNDY6b/4CBHQoP7lGqZeMl4J4W8xM/SjTiLjoN5CT68staBk8703ww2hQUUzD0OdlQZQDo
NFDkKMIYGTj97XMy4t88q+CY3xYKRriBNBKSOQzDWWmH9GfX/VDo5grmPuYpElN9VU1/enT6bO63
abUes6mJypdTCpN0AIkZwU6B/dwstQo3b7mNd+QE5oWt5ssqibFRgqiMGUr8NcLOM9n90PlDJo7G
SuqvK1ufuQxMgjdjSok8ctVeSKch46H99qlutQ7+KPbh+rYRxiXFqdyu7Cbh5rFrgToAAwX7gWAS
4bS0ev6Wvb1A9AzIMFGWRW8Sy7yUHBDcfoWO5splY2+j/k4yorq2pauWsK63EY+x0z3cjR/cWbxB
RDGsUkBsgE6Ur4E2VXadjAGmyuSGczLxg1+sOqW9GCsIelzCrPj+e82pJMbA88euFLRTKkOlOZqN
Pf8Z1f1tqEKoXzAwvCkLCKnIjG4eCXDn9bIy+TUTPe5ea9cTrdLF1YL38Sujum7S+ZhVVkwO/FMZ
KjAiYL//aaY6nH4Xai5zg2BcvHgfvJ7uEU44UU2ddwTRT8uJJfebVjLIiSgJXzO92gG1N+4Iq6h3
+HhJo7rTIUvMCGeOGfJb+FjUQ3B7pes0oXoy5E+qzEgtl8YSPrK1wyT4kmpq2TNuW/EoD9Yx4OwC
bYiVrQsKj1JdRyJ9MDZUApUkWOhFAX4K1mvnj6Wl5jdWy1q7xXPgjh2vxcCNlg+JXrJSkO20P1CX
CXBL2J61MsRI0I27PrZBxYs9wlSBHmZoJNaVYVQf/ygmw+pfjg/+KGfWZPSK0/LPlUfWcdauuYuq
mD0sMNA+oJ0EzpRytGDG+8uTfoVtClUQumEWXSk2oFdz5Hatp7ZP5BLT4RD3Dng94JJx8r9YItNx
2aXUbpfb2F2KnLyy9udDfOuOnvcWvGmF2hc3q+38IrqcWBJLuPbgcgdija6pzIq0QE/XWRpxoC0j
ZmmJHdkSCNNNJIjcv3TFR33MnqTaNeNIsQGeei2XMhu/CyDQ8GUcNW/OeQJWdMWw84T9/Tbo9TPm
5GgU5MVhe5tVQxhWdVTv5IhM5qQEY6Ay8HKv11dPhWE/aupNpU5wnbMRHZaIq8XG8n2ombTQgjtd
T01zAqQy17aqB0uYicfKwq9dE8K2IjwXvdkoObG7Ku1s7bYLdgzAtd6mI1LRQwFu6kkDEV1MhtYd
tkFVBnTnlxDawZVaEG1vyRWXkviUdk5kwywM6NGDiuhA7/ciw+Bhnp2AkiutSeqAnhYn3IOzX2d8
AcSOA/ATu2KKgtZKKRCbTt+vEBpsmGfgmeWaz18X2WoZQt7YTQoDCWg+WiS0DQB4JC5OE5930dNv
zBvWmGUrDflVIntk3Vgjg4siK7rypMaeRM2/zSdiFgsWVtBcBdWsiEUtPWH7NhxH+6/R8BOMHQiz
5jyKYE2olTbGBZLQPN6rmvqnnbh+3+xkFD9YCVo7xJ09jUaX+zT+gOuFTe54EFTtmwWes/9/xC10
MXWKe+wi9F1T5FhjG/5mY5aR7uqZU9H2WcV+A6SY0xYtFksKn0hx+C2PChvgRp2juPRv1+3cmiqZ
QlCSavIrT5dCeC3tRoO1G6S6fFQTJgno9m7OLcrOMMYncL6W0WaelEwZUMVQ5sS4/rn9xv5V6weP
ZL+3zlzrPVs1R/J0qYZC5ShBM1Ov/Pb/MgJpWCSLjRzK8SC+gDTSKUiA4pOoapmU3xyjlB+/VDnv
zSn+8wjUKYyEgTY7Ml2pOF9LwR3HXGFBL3uQyQ5iDksKENISiVhgZvmhqIvAMKZVlz61fFqpEsDt
vWM6qOd3liQm83W2DrBbRMxCtxOq0f4RsNzYeDylUcK7z6OAsICNdRA+OcFdNCvdG8TjxXV1iJY0
65UIYNwGJYFDyJ+cJg1tsprsqtMpc9Qs3hwWb10NhvSZKYnhQTxonW8eGESxiE2HiQg+Br7D8ovm
5JDv50eyDzsVtBHpsy3RVFl0mMsNmWoYpT3VDrgQMHRxjIMm8jJh0nxdz76alYF23Qu15IHBpbaV
Pf0OAh5h+eMwRXqb6x4sCYzAHlSgJN6OWefLo2zWOqCJ+T0zibVA61hvXHbbZpX+YIdZqX+4NzGu
bASgYdcgwBMo4BU2CjvyabZIJHhgzaGeB4Pqpynf5zd+lQMRmyfTOSaNpdWK2LU1+AOk+N3AUgLs
I91JzTzjCvTAh2YbgAPtnoTN+714MY0cm0IDhm9CeGr4VZ1u67Ovtfk0oymF5RX9HkN3WA0Tq5V2
1HCSUg96vg0VaozZSv4U4PeZLEtgU66OECUrHIkGlTiDtZAEBmMPeSbiGFCW8XpZgeK4ika7wrrJ
4iX2gpamSL5nm5TeBMU6lZ9VcH9VfI8iWyBBXuV3SVYQE4oIa7LEBVZMfM6ZYtyVnceck50GZQ9O
NzQ5vSNbJ7a13wwNV7fdg6/RM1Mqv7bib7jyESAlHyqD2k9lWyr0InuR4vjuAg5dAX3D0FR8SJOK
ZLJdhHCyinkNZiXrieAvh7whLTUoBPG5J19zZZRI14lqPYz3LQ+KHAtBa+jlYoXkPQKsyfmygxSj
6rjgNYwl//p9ckHdiVY/ct2xtQlL6SkCfGVziEMSc8fiw9Amj+prM3A19LLftoKfdDl99LuTCapC
Y84Q3WSG5+uXhRB/fiKI6tWzb/Zp3s/blfheVszIxAMqetXpFlOnOtdVFofyJ8jgbz9+sN6d4f2s
Uind7TfPz4FWUHdZDkLNZOzfUhNb+ofvPHTc9O/cSDAizsSYU7+Dn5SszTe2LOkPzJ34PzdXfuOl
LC8EGU4aPKRnogWKzfFEksgWOYpbkZrrO7Z6CBQOdH4PcPjX3llrYnlBACvbiEW0jzKYeumwASov
Surpd71CtWkRj6P8JgXxQgxczniGbW2UUA4yDwkdCDniwwDQOMcbBjgRR4lBq7Y/mt38RRxS1zvk
NEfre1DWfzHOYPh5p0NmRTJOAP7gtUjmwvE0hury5AigE/MK+/LZbJF6NkUkMQ5TI9DkxV9e2zVn
ELGw9OcH6EusI0XtFrMN6UC7BydpjYvYL9Fteo1LwKNnmuqL5c78SITqYyIkG8YWZoOeEnGq2XQn
/wmzSpYfEWzK8uy/lsiH4xp8bWdtx5fcZTFuM1ATS9mYsxk10lA0s8L7EVGe3MGq/zeYNhLFVosu
umN0l40ZridPqjGF6clDhLZy/K1fjdgP/qVjPyMx/FHj+BzdS0gOf4XaVai+Parp5HjboYTtnyuG
pFdbIfUAlo8ZaQ20DR5lTmWqPzbRN/C6RPcTxPqNs3IJFXOs8HG8hx732Q/hBS0lMRlnjx3L+feJ
Ih6AdoKEVBGmH2RDQ01LayWJdMb+6Wb62dzvg7L8jO/leuFhdLDJ6Ugb+j3QvixJmFy10Ooq326V
rphNfsu0EV8dsHlAIof8Qtbb/N1jmketz5LR0Fq6mKWh6xyoamMHaH14FvOadYkeqm2+nMfivTpA
YVHXDwnt5mzSWqwMrF3uHNPixWc5e2eSgAM4NR1Q5RuxuP70SS4eDiA1REDdaX5xi5ADG3Xun7E+
+Rnn5FugoHGlw8YFqympXWtJ5TYqLTtunTD4csiWyX874ASw1YC+Nfs/wcOobMQNrG9BvyDhOfwh
f3NhR6EurueuMBRi0+4B64Wth9E/puAcl4TVZHRg4Xh9jIt8RrGYdvNNSc9MtjPPWEZ1pOvA/8oF
u5qpZmKBMGS9s4eLBNgzeLyUGWodoqscMiHYmAERiAEJ3PLwr9gtEuu+R/kjPK0BZ23CHQHencK7
P+fSwAQsbF3OI6i+gVgb47eRCX1ZuvEs5KG95gF8kGlBLEgK3FZdy7s8dGgDH5E5co4nuB2pdOP+
Usx8G7AIDuEy8OVB7VnMvcslK9ED92e9i4+YIwi3ePrPOiNm2u9oxP2Z2+3q98iEXnGipBj8nByF
mPbbJKCDGZKo72le+i0yDmG9aXbVO7ovJeuLDJg21NjavnLV6DhhM20/LraSU5qkGmdP+sM5Sxw1
UYQo3LzFAgLdiZqDGI7gBEutL2BOqQQfHRN72PUGmyQLQlC3qrA2CqjtTuRCPpSetdQxL+TSg1H4
b6OThjChU1ilSVW1P0lS3/L/ZMjOBwPTWNzbdHyynT0E9zdCvf7+Z6JLj1n7IFsTT1OHIiwOr1HS
IxEYZTIcA7X7qK25KmhmCB9l0xiQNuG7PKtvcaCq+u7Q+MK2hIkP3cAhsW4jYlQfg4yU8sYuRi14
Tv6xde+DGRNNp0jCTECCnRu0UCAG9WwihBVXeINsDdghsKvt6owuDhsHLFD1D2VVHj3wUKF+gdML
4wNojnzpfkKGq5/ftTs0wNso+py7pwdJ5MZ+Sl6VJULaX3nlIgqKYlcKyl90NatqsNWq5fGTn+R+
wZ4oRhSfAad08hjEYZAsxq7/QlU0f56UtAzTXEnllXN7s2MI4mJAdEu2oTFvegqKcAywZcIDneZU
0LDNNpT2SOubll9IfHViIt/vu9IrnumhY6deUn6GYHAF1KMS+NhrFZ3QW5tdunPiJkmkvUmOhva2
g5j6x+knc+hRqwZDRw4GIqINrGFbVxuiyeGGmlgdDlJN0l9fBXj4rM+YD9DZrMfwrkO8YqUhJe/X
ADVyPPrfHwAfIvBA2mo/zAv3WNuhRRb2Vw4hXuK2s9u7WB8wWOLPmJptYykpUlFmr0OKvq7f/4pv
r6f7cWOdzJbhC0zgSnb9S75frtV5YvCW0N7lrwiHGEk6Di2TGOLMnzZoe7zo+5FIg3xV6LNKIQ2K
ZSk/MWE3qr3MzZvWgcetUT1mkshZH8ODNdlfy/ygGL92nC+lzOEEpeDUqXaT1kPBAi+FQ7qOkBIi
z7Qs29rxPE0aCsxIP7atStuOKTMSZMfJQxp/UcWVy7x8yhXkPAabbKVawkL0kUaDFhi8ekYp2aeo
wxJdF4tdZKCS6B11++FbgLRIeMyCtpe6sgZpmplqi99HLIVQE4JA30q83QYo5w9ge7aLfY9T4PAU
CqV/0DWZvTuY71K2knPn6r8wwN2q9XfigeMKZV/jxbFyeX6OuAG6LM1SkYzjIONh2cdGM4L27mAs
brld7RXZbt+zuDSpyc4qbHlIV4JOBVQmUiE9RgN25S/AxN5mmEL+Dmae39ZXVxu316YHGJx1bjct
tnZ3sKFJZ+Yf7kyq5WPGysucAvlhQ+hn1BeOE6mKPQ6Rns41Iz8jRIkodXVSHoCRHDnv39voxpe3
og9Dg1Iml5sMWsyXZzilw1s5vxjIsny7hywLX7+mEbsWvynLk6s+aDkZ0Rk17DMPyWlMobKMIf08
sJO2jugr/jCmCSA9iykhN4mrupc6stk4cr2sKVRCuLEB4Meluxt/FRhDrTwhQkKvQR65SslI76BW
XeVNaj/dhWMUpl3McF5bf24XHftDjVTETjJIljM9psDleEuM/TJeEa8Id3TpYRYgtrMhnqQLDjyq
iJUSgMdp+EiQwEhaFDD+PNMzYVWr7gh3DlQcO6LKAc8JNVxgdAaxKUKP0QtlnoBZzxmS8ImKKK3u
R1p9/mVKBbLBrGbFPbERhDJQ8EtHDT2G6m9SvJODRDtnMLwAw8zNUmy9ExGz4Z/jtLXKxomX9bsZ
RdaPnr1/txgxswq9fl2HxtBsyoSVU5//DSW7xElFvIswW6kc+U1bHifH4JDfFcQ6yZBZ/Jhsxvwi
qAcl48i0YxGvVCo0yOFu8Wp7G96DDZBDEAu1EBXmziT4u71hknZDSpAOXcghcioVkZkJzdNS33My
mMyU8Gu0aVjWtLIPmX4hyxktouZueBYyr4Ds/TLgUCwjggAQgd5kdk+B7RlS5Z2DJ9BUoTqCFbHg
n3e4oLdJ22WeIIN9Bad1K/oPJO9duBCXOFIUQj5NJdiqmUhzhBsNwY7vk05inFc/WlOMWgQLYOxi
/vFtVPIVkhbywOVvXrmfgXqEjVNVztRepXcToOWMczN1QxxB1v6GO6gU5vzOxGh3pB/BYWd1BQrR
FZJ4i5bYoDwd4eaeEAWLr1YLdrQTm18RK3PwRA540rTEysQTw8oM8xCTCoCXFWT9D/LJt4ZAR4YE
fgVWNCVsTmNlINoaNezaKHSkkMd6nvgQFMIQnXSlB7rnA8XDsKVM0U2UaZaFzNjjme3zfSFrLNwX
+4ZChKsS6SP84FOfKEL0rCUSKmVJC46Kidsd6GZzkUQtAlWJqsUH6H9MC0G+Ha4Z2RprQSEBgogn
9gZwF66FbJ3pU2CYEEF9o+BbIV3c4E3OxEDmXVrLMPcmueItJhTBrjYPYN1GuQ2UGtPa1c5JgpMZ
PSZz4UZ3ONSNPwiROakesDusND/7zMCyQv8zbfufEt2dOiotnGhZ1FpMGlE4z2D5IeGlLiWYDK73
Qrpq25BFCkgtcyLoQh3NUQVh9ZOx/ZtGLo1UxVWPKkWqFKko2uPJBAr2U5wmH4FgTcFBwVHXAmKF
iUexoQBoaD2EJjV0oJygsQXIuY//sUt7A0iedvLq6bb68G5o4+UR3oFww+SU+voJSayWqbdVTWD7
92HxefsK7EaanoKWi1PLmZPzG9nVYMnoKFOsUq4cd+F0WbmAyYrZebDHlXxt/7FLlRhDHDWg0j0u
TuJ+NjLULRDTBEVVsaycn8zS/141JOnEeKkbVIpQMJSZ6hKEKXcKiZQuwbnYCLrxvfC6x719EbW/
eITRLtTNROuGUUGe09hsHAOP4hx/MIM3888JjRed5+9JFLt/FOoIHG68G82dOkx0TyCBlCAfjaz4
ZC/oTCQGregtMe9dztQYH6a9lNonCV6200vZzSkwoj1+Im6O1XKeJQ5mM5TIoYefqX0UUx/mgXDC
Igv0vCBM95Lfsdb3145LKQOS1rnEaTsqzrSNMqAjzi/hr83LbWBc+ppOHAIOWDQCK1/SxD0P7tBD
jfxo07s9zJ3eKBztF4mtTUtuv70JKDSzRptCaLSfOw27/mqfOYI1M1x2iZAfArRVQfN1B89L85dG
33B0VE4J95bM0pogeGPBU6wTFFN7BVkTr8QxWUob77wKsbJPdyPNbLEhfCFt2LHVcVjEoZQCwmTU
78lSdFkp9rBpR1deTTZuYs5o9ZtxOFeT6qvxrVCP6KZU0U6CyUZkEsZJzmkkwe1fvE4FZQGLsrlH
olQ5BeWDX12G9KIlV0bByGmN3SCRJH80q/HWvUY6YcPIKVYMp2zJTJbA/hfg7kxArbpMQmDYYVRm
pPEOuXKzDLwGcU54dZejmnrzV29LWDvb3a7sdWh/FoDdhPykuX9XKg08Ob4Xe1hjjwq/Ix9pQlRY
XF2fKLi2LqcMKIK6nIULQjcmoosDvnP23K6kNGpnhnYt+SqzT97WJHazgRE9kmScO3XNr+PS5mRM
P2YBOxaDx0j9Jm9jA5kFEIrBahZFF7nXAcEZYPWRJavcbyj/oW6yIkDfEm5B80Gs/FXXVBhh/xD+
/+99l6K2XBgIC7cdmi7sIQ5ohexBxplpClVQeaMHTPSMOrifV/vhV3B220+NnRmEZhadT5oZIcD9
Ws6TL5BwDAN4BS+wDVwlTi7nu231m/iY9XVrearl8hFkFzlDFmFrHbvDrKM5eG+nzo6sMlomrSxb
wUieHJR79LVhk5u13GicotXa5lngslTvAqMWHrGxVEQLk+cWcSMI59kE9EG41SxLypoEImDAOlT0
Q+Ld+RHX+orXJDaqdj688O1EiYQGORevhlZpWYWQ1C2o4oBqheX0SJDLe72362eFTNeT4nrRz0NK
rgmJfgy1H/egkLO5T76/eMQOKhyNbPqYwPANNdDvWftdpyUUsoR8bSrdbJSjarwJQ+Ea+ICwSK5S
Yp7btVolGn8LRs/1Fm8uE6MlqV2ftGbriVlL6oT2iYt4qY9jd9fPZlZFtg20nIdMOdVJm6nt27no
IgNspnYEsDJQJ85u7S6KAaHKInrqFfqBhDeHjPVimmERFL7SNZ72ElgUaQ6PK7Tb/BI8JdxIiYpk
VY0LQUVjOQfxFGKH3D/OqzCLYfwCRimTU5YUYmVTzkksq08xdeIg0cnYNovrlCBKGBxg0o/g2kmL
vybm8KkhFm0OLWuNuJU9tvljxeV0FIMe8IGjNT9cDEWvHr/CEiZ+NBPdMRuKXD/xBYe8r7PD2TWg
6uBGxC0Th+NSv3hZpi1IkUHiJ+AtK/LHCaW88qnc2VA2UyR/1bYdaChaXMm9qvdvHCAvvszN5ydJ
3IhIhor6zugZOF5uYbxd/K+4d04A0IGAcpXXFCmZ4e3URDkOjGC3lGSq6QLl/UkASPNRF54pjT4L
W2VINsqlBI/GYV8yzKvEsAjB06v2R2oriuahT5eup6boaSzv4Isnlq1dJ80kq4GNTX0XZDNgJxBi
MrksEutVVS863s1FENElPH726jTRn+5y7gLaU2SHo3O4ibQOdI0baSGW+SCSoqTKYEzKdcanIKlN
KNP3oBetvz2neZ6U87ySPibgYz8Wz+pCd0EmzuSiTPiSiG/8oiw+gokOOX8eqrS9NR95GEtEGcfl
eBGa+HnTOIAe6vu9Lmvc5FZHAUNXFQALwlubGF8gDXjKrhymy8QADV4eG7WENjF/u4dgwqJyNYDW
3MQONz+fblFfTVBOkMnq70cqHnYLWgDHh5bePpiPiXNE5SdRmNITsJL7eh9TaVZkAJLx/1l1gdM9
jQzaOPYdAAVST7Qr8Ba/y9gWL9yUj0EFlSi0VobnJEXGfCDNsKaM5AnGFKwjgjr9k7DhgAw0UraY
YoYpVhH37NkvqGziwHRtpe/w5E8exaPPNlW/g2813CJj7WiA11dVIZGhn7wbNaKySMJ2jGrZpcA3
jFznZbOAFz3SYIbilh6nB5VdDQkWWN+LtQ8O/pdpUuwABHJYVh7dxz7CsM+PLyF0rZGv3X46fGKK
ATY6DMkZ5K51mNLxjuzZQdeRV//xLY3BFNpPNUUQbjQXv0dFswYZxtunKeaRIggtr02FSMWnHmYe
LKak0NyP3rWS49D79vpTYEk8zwW0Q3UKI3u2wIppdTzMgWQo4fczjh9vMCbIUOCeBfnW3snjOuGH
TZy4j6HBlvSfC5/ZESM52/HMuq/J63czHs4RKtIDKcAEiGkMb3tWEpjUgJzSZYbB1moot110WtA4
KGCdFO9wNRJygDMqbxPTstJCTku+CJmYQsiPBzdHlj1fQDw15aqP9zEaJLwq5deiir3aJfMWGpXE
sqlE8w1fqSm9aWf4EDB1W1bBltdaCygh2dnW1KA0p5KcjW00o/i+5a8Rhrl++FiTlgZirkUf7jnw
S28vkaBEN1H/fkwJk6mgRT7ngL7L9dv/rOmRaDJohvtqgBW0vTJk2CtHb4Zj4+RyT3IuNRAYfYU4
8YnjzgjLANT+tUITbX3m3v/sfRxNrYAP7olylRFW3ecMAtrwM3vjG4QDbR8xmeSI+/ooEwVCU45h
Dz4OK5gDDnf9irhHx/wF3gi3kjablGfuV3NycptHDMw7QWrp0koig14jTzU419OvVF7NeclQEMDN
X1OZ+yCYSY1DvBgEq8H1wpXlpl22mGM6ch1oMDxZ9eyvfEj6cBvIts0QXNtixm1X09kv7aVREKpm
HXccAiu5kjr/w9U43DhHPPjp7I1JuH3HgaA5QbiYAy5r8FmwT55ri0UA2bvvy+jhYUmtoL7tFJr1
18act3fRzyWDIdP2O37luRZQHabVmNQSn57TXjP8/NkAIXiwtRYNdHMlk9fTxbUfkeRFxgXXTUJ6
lVP5TMLs4cNmxKaanp8gNuKboFyYLHNtRE3Fv4LAsO+wQc2YvyEkiagiqxO9VU3eYrIvWdSox8i9
6bXMUdWpV/pIx2Q/zRvKGr9RVZ4nFSL6VY5nN3HwI3nbqN/m6wTYUquE5pFy5BgXjqCPQ83Be+xl
pBsJowhqtwdq1rE11NoTuS0FkM1NqOBP5ySxnr3nROsqePmf9DMENrOvPrBiukqpjENKeVGLI2Y7
AKLBbHWafITRsIQbsOZLzx10cAUYW3mkQspRugcppRI6b/u04cfD8155DDUKMkaNF+Uud36Fx+7L
SUxKTyE8LS65BHcWHfFZBcGBNc3NhIpgsXAVMCw+oLUuDLw3L+TtEQyRt0D+77DecoTcdBAPZOZA
ZDioPxYM+MViOhUaJJjhUxPxrqCz41Ki/FyteE9/WjPFO+28jAErpqWzVHID7HSBEMOdq6IYtNFI
LDegUZsQgdZCDlGWiy0m5JweMKFkeyKVhkXQtkCtDd7EYg3x0oYkC1nrwmYgjSn7An0jWO0hfKSA
gMOPw+py/rT86gILO6IbaZfwRpDppkXsmLGxMCuFHCSQktTuqZjDK9oVq0FYRWQVUngJkEh4/McN
ojHCN5DYfCVd0BsP0+miBiSd7bJF3uIap+yYhn+0o2BwGMLx/Cby8KA2R5nRyMtglyMJs3qSaUe1
5KRizHX1vb28gETj1fiED5zPMxeJc4RwNLU9A0pAfrmv20kkfIvzcgI11b3HHVmD/ob9egqFeC+7
SFFgAc9ezWqxCOO3u5iFnpzEY4eQCX8zIPcycvLE8ItVqP7jGJTyxrt6E/YxHNKl67B6j0tLHmlb
xVSaQOWq9Chnn6UmJuCGL7IDxhT1omYYY+ec6WTtUt0WK2WvHYAfB/xPq0d4I9qMZA6MFUdpkIUa
vV4E1SPVGRV6WczUkykIkSPuY6iBFhrZrcQ2e7omiiqSrKrTnek6VU3Xd4OBYSATV8i8+LScLzMU
mvFQgz6gF7V7zBZDzEXFOqyM41zLSkShZbhI5gxoD8F0YFZ9gN/9fKOuVWiWsPGzD6xYI4dRZxQ/
Pz4jP34vicjS2GQAMdx/yezetxZv7ao6Gf7vXqpkPlp84ip3l4JdRmVJWaL51b6YcT80nG4ypnh0
esHHq/ELb1OqTmy7BdWotJ1+saNbMMJSPyzTA4NVq64+1wbG8Yypwrup4uZhwzTOiv/O3++wcS3Q
YCRzld2Vge6kK34LxQLm+MCAjnnVjdLboAOW5AdByeeI45Oi5TeTUFPW7IWkGPu06fDAVFVELHby
FZzJnZeurnu3bBdvGTn4piJ5WLyM5sgOgZZ+UAX0sfENad7pbLdyWh8feCvJ+4ZeXyEgA0KMWLQz
6SsnrCoMz6EwNlPrMcIW506u7/w3bD2q5jbbD9DwwzwSWQCk1E7mwGnw7xetJXW3RTk8taZl3fjx
j+P3dfejC51188yJkmiz4O0Jgon78ADDunfzeO1rFjPZVFTZUzX5IPM6Ss++EEUa2GCafddb7qCX
j7Wa4bsqziHHBrjDxp5S4BBx2YXoLg1m68tBQQ7b6EVML28IczvSNUdGzZ1a/QL+YYd6SOA5jEq8
FrxmkVgeEw3yX7vuAAH7ADzdeQy9xfHu01vREfV+qDdZygLCpJxbICBacON+9UZ4+hKozM51haAY
Hh6kSLYASIczp3M/95L00npjpOxNlNtVkV3426407Nf38cxXoSr7NaIUdx0VLav//Dkqp0Ebrs/H
dw925F82GE8QXWQGj1uzsAyt2lvdQ4Zk+T9zHZZWaYFAUNGY3hXIRuGkbb9BiNfB68zgKm5o54XO
v2+5vR/4oj4vfNdLV9IbXEHfgGQ2jfUzWaSi0Bm1FzfCwzX9n3rUp9VeovRPNagA1yGnmGkW03F/
TKcgejhM3VpPuzkCKXmAsuD/h5lQPGr4W5VWJWYbMJ9B4faG2SR1bwBVdVHKM3sF0ks6wE5EHKyK
WqNieJHodr1JKiE7mjnfiUFozTUKpXAJujCo26sXwyNM3GaVU/QbMCgNiUt3WG001snnWS8ZmQmU
z4P4MlSkGwZmWKwuhm4rr4IGlP94juwY5tiH1TPp2gyNCt3glDFRvehdfBHkgrg/s6j9yd5KJqJl
8UmxWeII/xAHfvdSNkkqK4i6cfbIDwbFusIo6AmUljL4V3tdgvLnTkw4OPOsCWMa4buZIftYVLg/
EpscR9g0qI2Hi9xG8zhw9IWm3vRzXc5ILTkXiHTt5MJJukSJxfqGsiWOerIr8Ow2eV1Alf6iroMn
+OmGKY6Jyy1JSh68kVPAIUdwKKIifw/2rol9j2B26QK2V2S3gS0xAEK7E6jkIUn4eW99yEKlsTmF
rp+vRIWIOn9bYJQK1Hghqdu7Glcyw/ESBeR3tHe1pDiH08ieMokUAuPgCQPdpop8zIbC6KFpL7sX
OqZL5u0jmVFqwsrlD9eSDqmgj9M6Amhi0AbOdltPWAZTsWuZVpeenieZNKpYXJV1B3ZYGaFRuJJi
g31q3vgOthZBgMPwZ721UKcM6jOL3lFA0RDwH2A0wMujRFN0VsnAvTGJSgqEv7HQPBtwDJ4/J7Pg
P09V2dvz0+ZkE2P+O0/ehW9fg1HeR0yEH3zu4P/GziPpjkeY00ztlwltDr8/z/ATTfckWs1yUMYF
vi3Wl4ufyzhudBHuxNflDZDlkNK53gXuFgX9791qRKvq1YHRxPmXmKSCVaDFZNR+TMw1HGMshp3S
nm7Yk+LgNC/6EoiqByvC7kO+UNIkyfLbCYsPK9lyd1MhvIbNM+1pzkd+5SUp52EisKfk07jnHCy6
nNyAMtK4Xpl64Jlq64qI6TOSokTSsKVX87xz12oY3+JEmBOcgdb/UND1UHJ/J7m3Aps6BvKOIDE6
dtPkyFyDDkxxF4SaC0lMUbJd2I9Mzzca39Vnr58MPGSyKlzsNhgvfyd/aFeNq7zjWu5JSY12nBZV
0J6wglzcMvwv1c56SpIilKkq8KbblWuu1RNKjldkjSmrEEHZmeGlRsT2M+JnblnOEj8qHEa9Oqwe
XcXg196QXG935kxj5cUmA0J1NlS9H3MjTPf2y8hjyPJ0t5ggSWc6HY+as/lK2IPT0jv01ekmtFhr
tVrXIDkQO+eRYMdPmt4IxsUUPht9qgQJ1eVm36sZ4uEB8OHmSl6qjF9vW/QgWOyN3vPxGKizCAlU
jOvJbd5x4ceXuQLowgkxqrqvZnSMUBEpLdbSbw8fTWxLP/mCoRUcRnPx3FQfOm6tsnDxy0054D2/
Ry2wMQc04wQC4aznW0TiWLE4zb4IBZkaQ7A8R1eDNoPt5bc08WK30jmSHcYMY+YyWSaCN1Wd+Hmm
N7cx4SPR1Ar1eNUaaXnxLAbdX258fAtO/wiDMJX42zxFFHMDK2ruKjlIpWsjDpxb6Edxj+BStLCv
GkVsdd45vfWnlVlmyLgK5+7euOAVwoccZpuAqUIHjhQIh+Enmw8yrId84TL/XaSa7FSLUfwIbw8D
jS1jjzl4mgpgXI8ADq27OvhcyGKQ26LStaibShJjT8CsTbTAtzc4Vc55HE1i3CfrFlyBTrvkbp2N
t7uN6KXo6cYrv9zvykaltmEI+bBO3BC+Lwput7SQPW2IoW2u+QEVnQKx1cfwER3+OoMd6AAP1equ
KL1OtlJ3L9GwZrw2SKJwMMvYN6ro+GfgVlrmAGs048Inkxr+SmCM+dSZa1edlw9/DxxUfZtk2R0z
J1BS4QYTOe4uMB6AnOlh3/+ridcwNrZNwpuMjR283nXi04LGruaZlDtU5VvomqtLA4lZ8d3kMmwk
jTZbHTG0gVBT5llam3/ycLcDRI+KTjsXls3wfxvOuz3t1LyySzyx7ctS5t7M3TexwhKcUwSa9ESR
3Ps6eczpSWcC4U38uju+2zHQelUaNblQJMfhE6iIYSvyB6Ko3hKh029i6zvz7ZGCspVamd1r0hyS
r6oFr/oYzH5LWlJ4veNxFioDMTKAfjMzpmus3umVAYF6fjOp4SmEBdhvpnDCD5sOjtkLCNLj2l4W
vugbygwcTU3aEoNz5Mkz3V9gsoNsz6OyKyYBk8sKI/LqNr5xijHl0pcstbSJcaePdQcsKSWrc/06
P+ewXheuitGNnNLmgr1ATfnsA5GKbUmx1HcvgUerpPo1Hmun/JkHaS05ArC8Q66x1F957UZz1Cja
C26ZgJcKPnIYUnORqsVoJwoPQwz1UaJiWYPVZXUgo8RpdUoUcfyLpvzN4b+cWs7FZKjOwd2LXjJG
GwYjaHKdDOXfPTZZxx/Ca0qWgkneGnR/G3gn9m+A2k+NBrvfiOLXUXGCaA6fXoYaYW7sa58kivp4
68K6m80DsA4Mdm0n+9uw9n1zdMjVC/498EvIw+9WCBlwK7ZiuE5iUD4yRQOb3BUId/5lX6WgW71L
7BXGGbkAN4W3nIyJ+sJNXHVcPiRT/Sx2H1OzmPjSLD9AYtrXmlTuUWqRHyv5jLV5pcwy4jA11r+M
246OllEUsUXA66AdK9xM9iw2vMQJMmSFwFVPbE5wSbSSRY2B8oW6UL0zs78qGl8++5rMoeMs0r5n
wEsVvptpxwzAVZi1GfoCcSps4hj4+kq3YdZEVlRboaXerlag/LZFXIZdL85Ae07lg0CxtMby7ssC
KSzzMN9PKYbmhgfz7RndM/ZopDhxx4WhXi06u7e5YqHtFaHc9a1O2Tcu9WI+GneOwtKyOQ0GysGe
DTykxHrKzF5fiaJDJAwDiovHhGKvIMhjp2EaI1CINmn5atg+A4gSxciczXr8U3aV3qZsAA9gQP55
6ENrXzGMiv0WVSX9veg00Nfxo0AACfvfxYdcpk7nfwp8tsFUGUfNxEfiYN/n927jmSe9auwbrZ/9
0DdflCi7QQoYk/hh5HjhlsmKOMASqSQJlfqe9lVjtLE75mMLVnMuMTuwQf/4WmODi034VYaa+I6p
IBw+txzumznxKNho73QxarN/eOPTXbE8jhj3s14cvpKxAQjr5PNwGYaMyiFfkXgBVZ0Kj4isE661
I/SIEWRd3MwY3yhhHsC74ycQs6999xqcdCKu3kpFXgrzrY7Pako53WwpbEB09WgqGYQkPKsUi07v
CWU47Pdi0k4WuAh/mF6J7QKYwkEcLycsrdnjr/y2+w0IBaKZ5/Kvla/3POnkwGz4Zg06/G0ljCFi
50A91tGnMK6VDz2AFt7sV/mj9/sdKJzyPUSpAktAb7SQrPVhal6ZeeoCgtQZSka4mHIXgtUvMQNY
HsqR2sgPZexc0tcWuJJrsui+3KU49H0xgy4yxg8/ag0NJisxSfhVJRORp2V+r/nrII2nRnqgCpoq
T0yOrJ2J/lVcdRk/YeNv0UO3EpdwL0SvOnRJO+tq33DkXfzKvwi7fVEgUvNvZs7Pkmex7rntZwUg
Zkt9QPMPZRWmqfcycddv7FA1uylOo7IkaH4+fleEMllKW2IgyNDiTSk4poMm7DHjPTAHZeNufFW5
v8MCoyt21h3aBQr3vhDHahJ9gRp4Uoo2crcgfrsT9qsf4eRyOs0UBtbZlLe4/54TocQn6gXhpE70
NvnyIHldOyHc0TkB4auZObGJX4LghxAZ4fGZBHEfqY1lSGSxW0HY5REAyWLL4BG/MYPxp+Zejo4f
9TWfrXPxZAUOwJAAQoT0AD2AyCGpDJs1n+syQkAfj01rZfpqzhoNg20xYpaYj2zxXkchCedJs6TB
2nrV/jfdShckiph3+G3AFn2nE4Jp0tmxCQw0ZXt+KHlXUUa7em8W4cYurFFawwQ4kZH/Vhp4GRyS
wn77MtxXTn0728ZB4XW6lD5UhBq/a22Xf6nzmAO4/rh98zQp+7uglUOQrl1bIWkt/+4moEmMMiuj
5VpXuwi6iTlgBo0m0eI/LtTq7rLktFQ+3BmecH8KgeVF84R23e/DmW1NqHeNS7KzZ9S+gQ7cOjIf
DBcQApYTTpAE7flTs8pJXBemT5dLrpwDhfTYeYmmTJmpSBAbP8xqcKgQMgFgW1zi+5qjAMd5Rn8g
m9eRmsgLZWql2j7J3ZQO7Lk8FOyP0qmyhchnLzcJ9kUmLf+UH+TFQibLVO+wVPcHPRNfbifObJf8
mPmEoLNLDnawfesldnjZVnHjpQPnhfmKdjP2wIvwBoko0t4rJvq35YDuKXC2ZKqpjGuN8N7IT8O1
ti/R+Od+9jX1mK6JUUHAquCn6fkwUWAz0RNhZOiYJdFSDHKAhGuX29/yNTQ7j1Tm+ef4okdM0na6
w+7EoEWm6mONk783NE6H9LohDkMWRL5Um4+jBNZ/LFoSvtfekBzPCAqk7jPzu6VpknDu7XPC9Wl0
iydaq69BcfSVei7bk2u3uKSAOtLJHmCUZo+CIBi9L25JsduyvD9CF5dTY0Jw5jMSXgvXOi6FpRsB
zCpG9bHDj8SKbfYdxC3OE19XQUvFeZEYrJxRCSi3mb0ZLdTMLBNSzq3oMn3Luex2ETr4x5uw9QAf
K5s1YDTXsGccd0XW4VFllm/IRPA+JLnixqjgiOYRoxlOLNfRaLiGRRHnUPIbCBtkz2DvRUkFWi3d
2HBw66K7bNid2Wsjx3l2LVmGDQ6KV3XUwEFw4Ro+TZ8+hO2t4EHRlY43lNLeymzF0LGAkFHyHUpz
QvWjm7ghauJL4IYhoOu2bikB6Bk5hQyhPheKXgqa4+cKFdLTbW6PH9Cj1NeQcA9lOeU5uWdtdkcb
XIOZ1KOLdbp0YELyx5LHiXVFtlgG34gQfezTxbZFhIN9L9V3UUIkuW0fi61HUnBdDzyshF5SJRyf
L4pxFMWZDBlVtWnW3nKZccbD4jB1Wk8zyb9b87t1km/+jzyZWgpAG7EKwpH2EA6GuowZ0DNjKmBL
H4TCsD2Fb/lOJsQXDBynJBOKnGS55ygI3MzfxNQjqibB6QbATYJDUhjXs5Ik2LDpYZjOKiaxTizj
9NBtHHCzmxfVqeVNnSvUZXWglT5RNwlLP65ZevSdcN/o8aZP+DsDJZVhkm0DHOp+FYptfVVtFNFj
tTYUzg5FUKInOMq44TBgiHBz93NzKTpOjUu4G/nz7cB9wZZ9CiOLvNCzz6MG8arpci5YZNU7bUUH
HiwqgUno74S5SyACs69jk7GpALbEe1QY/0O0ygMr3kX7Nx+Y7e93pRg+A6TGjh04gPZVmhuvdBGD
X2Oxj6ZXy5BBM2rxYClsM3A4q+rPGukq38ELtI0RaHHD+EzeyfLxJggALaGRhhe2fpaiHSxdETMP
i/IvIGlymCKspM4Ynz73ccOMfJ5XoRTTBMQFoYze9/l2TJndjKG5VTx+Gy+SB/xrObg2hZE3Lx8b
7A4xv7hDDAumHcjRJ3mzAGOn95jq5k/MhrY/8GmBrr5JIgThX83oymuoFHaKecT8wsT9SQmTyNgQ
IUqYUTkiyHqwT6AHZgxagH5ImUjKZlWeTFVXAQ8nMwvgBXbaBT4xRxi1Rds6Zg69z1uZyGB60uNS
2V802614HnkH6ELqS+kA4+6CTanHBg+cWVTf1Z8goayyv7qCBHQmD/dfGeWwPwQpV9I19Hev3hvM
PgCLayQFDGCCdblt4AlUgrp7yqDdOe5WG0+ldSexxkeLdANCanjkc1BRB5OHSD9fVx2CH2rOMYdE
mVBU8g2GK5gZMYE+10QGmZQfNf042v0Umr2/nq8QGwOfQTagKjHbLl1tX0DhIVnDEjbu3U7JUoPj
3S0JIhrdcFsHoI/AM13rg4wuvApbk/lIFNBOUPV2aickqM4jaKt5GhvPJ5xqCKwj2wO5iuPL2WRP
OEOCSIS34yEE7/jopfd4wMC1SYwxXxgTUvdq7tqIAS1AqPtvQoCAKybemVc+tI6/2nrWWCNQIj8+
te02DdJt12kqk5AyvPkquKtCrRwer8963XDSlZ7pQvzZHg1MkBrvA6Z/iHtP9KrVosaWlcrxK2yJ
IzPOWI7yG+OnuxXJiLhHO6WZIk+O7KSFOnnDRmXEj/EzOGxgvxiYk3XZ1nVEDeEebZYXBtlweUrH
OeTN8g79o2yCcFdaSJMSBjW+CCQS1KGtRSUXSzcxPQiSnUJRUwHH5VSqtj0q8Ap07DKIWnVLMJeP
ULIOQ9Cruoh7LmR3PMtqr4GY16nlH2zGZJ6kP4KZ2eDaC1v2puxyP8nzxJ8WKabf+Ag7pwzp6dkw
mkmEjYzEsXeploxfSsYIkbxPSvd0tV5lLAWKl2W8o3NPxSiq5ZQDkeC10WZc+xjEwGLOLpvNKTio
/MDNX1G1uvqKjNzMhOoU5cAwXnFI5nhHMNH3bfRbV9L7WyTd9ebkC/C0Z8U/fsNC55/Yll/M2Ri0
Ee1tjcpeFe6dbhWJ9tQwQ7OCoG5OnkrzRUWUI7ea9FyZ0XZVunYRdOtZjhJiPbyi95kFNJiL61oO
W5aYco4oT5Tv+s5lnQzYpsZ5/PWc9j1ep3s0aDDNO2DGgAj6Xdat/LSYKTSnAkRSJ8zI8dZvxUwf
GQ9CeAaTECbSV7gZaZDUP1eWPskREWIn0zp2RNMKOMazWToepmdw9JRBlg1FHokGMl0BFtju0H/e
gSkB1pWSbGopnOwM4n5q12MeJ4rzqBFb93ntRgGqZPfy30McmTmakE+fZr+BMHXzId+0fojbnJbM
TI97tusZGNEj2TEu3lKcLvDE4UbPPUJb0enNo5fMZl4SknWXEMmtFbge+dK2D3cgv/Ll6C+7Xq8W
q21T/DWLK9YxeVwhuSMNCCAnXOqJhvh9b5yZSo/2+2zK3VWpQ3bEapzFH27RnajyMVfRuIV6VnJc
ezoUsMpEfMK4P14vuruNwwNKD64p1TZq2dMI7dhGLsxg961qrkEH8c1k7GtLPqxgEJZQs3iciqwR
/rLHgN0oCcnTHvJKzYCwMbCLY9U+hMqnFGLwzWO9SkX0qV4VvSGBYmRdsXl/cYi0dSaA5o6TP6b7
2YlGwM6dxhSHm2gB5rf8OY09K68yb4uoTZhi0IcPlZ1ae5a6h2+row6JUYifcNxlgMSOwkGX5M8d
MPEyB1SR9BBNmyKBZH/5nCbrc6nntwLXzBLPfvs16rLvl0hvMw8OTvActbYeLflYjeKyEU3QIVFZ
zI7dwSdLgiL4i9XD3s8BQp+QcQ8QDVhlvO3Pd7RU0cYCZTCX5qgBPuN2IIe6OMTU29S0Is/wlljT
Ux1KAgE6nKprhKnxAdSM/PPb3EBlaLbMVutMcAs1321JUaGNqC1/fpNSdLWYwYO9SFzERY4Eq9gu
wNEwuy3oSrlDPPHdNl/byjVzlMf512SgXDgHimVS2j0PDXVItfnN54olVKTlp+YwOaWuCS3RAyDY
Mm0TgFmuYPSEthHWY3LtwAYZLVaV87AEhW2jiycHynWDmOS2x6Unu2Wwq/scYxosnHsVZCz1tMev
+tqSYWDXf+05j922A/RveStF38VztKmPqTgUIJuLqtPAra4SzRinWlc0ULpmjQxJvpwXgJNuCCIf
KwrAaN87/5rcW9aMDXPN7J76J72psKHn0aExjMkQcmzMjrTq3s52hJkQAipzoXlm36mXUIPdXh6f
BqM/wkmMF3S/3sQ0H06uhtdO40krOtDDRXBXyWwz+RcvkoWrvdmyhtUbzlkyO3YfliqaXQnDI49a
SpfjYf0OaqAKVQ9IqUz0aPG+eVNuHuiNfKfPL13kO87guv+zoZErkNn41+XSN7K3cCMpWilLR9ms
YsEbNAIpNuR7ZZgwGC0IsTvjvi2ZYBp2+iOsVSPkGdRT0AVu4zXfI8DEVl6dyesGyyIsmpqf0Vu7
3NiCiKUEs9klG6v9kFMhCJ7w4MFEXPeSXurQDA4nuE3GK3WRX6+1c8Hz1AVA7xYttXxnlo0Pt2oX
aGmEDoNWrEbJ2W7yuiu6SzuVsdhmP29Mc9PYtDRVvJqfyVNjtwq8B2DOHGvgFF+x63KC2hnCpJvi
8Lh5vgnlWayA/WQm9VbL6axHAdd+tdfipuuQopbLHRDfsJGVRhTbBzIVvzocROmUtAAa1k+li3Xs
f3el9TDIKybeeENQ4Y+ImoF41Jbs/Rc2nm1tksBJPXpLZRKtQHaNVkIv05tr7bKkNkYnKNjNVOYC
4mBQYongcz0fF0+L7bJDKNSs5wJdM68WEcDyaMXttbEVe6B/6aKm8mp2WbWtupNrvM0y84Gqoejp
dzaYIS1mtSVYYRFpWu9N0bG8oTurcHR9JzgqUVsR+rEZFcDpDMc5m6zt0HNm6gLHx10cVx6zpWKH
O8TTUeAo/B6YVz0BDHlOUjMiUc+OVPmL5lNvq0IL/vxm7p4UYWTG7sLOt0nnUojvzKgDqYh9wQWJ
7KwLuJgWp4PXflNGUbA1ByeB2DvUQhiBVEdjropAZF2SE8iYbgRZeRzSzufaFHePRh8m8elI1sr/
IIjJf7W+et3jZ2nLDJZS2lCchaicYPsKhmrdbUg/DyIaLpTKZYRL++VNyLAKzjMhxfWd1vWEJgtr
R6eU7IsK5jz4sSYlaE1JS1TtrX3CRoFfMpSZwLLcp18uy0bsPjSk8Nrh+RD32iux7buSugwvBHuI
lJqKStF3Hu1WFvSDWjewdBgZKI/KnTappvAZz+ybw/M3Q63pfFd4AYT/rFsBImstSrkLZEJpZdwm
JUcAJ4Edk3qaR7vf6KAoX334+doTA4BFyp8nDyXZkWCL5olyQglCujAOqh7bT9tyDJPcOsKmVcBa
S2QDTl85jHSoAuzBohNEGbtfjKwQrflWrJMmKXK/zxeg4DpJlNwC6Kuqf9hyOz1Q2yIe+od/d0MG
Ku7OYuN7upY0i4gghCviQhPH7ClDpBXlJAl5S28Z20ys0IeVIOzgFi0ZWeL1AiI3woGa9nV7yVQc
yrchkpaGlM7YJdQiPh3Bh7ZCNSW/drLqhL5thOL28wrWHRj07yHwqc4LTyRc76YSSj3kv5fF88M4
heEqBgo94glU0e7SRwNxRDt6P74sj9/pSKJkLw3RysGcvmBP/SEe5pDAeMt0c7eIArSAyZCBUHVU
kAqHL6u+fFF8UMEKeEATtei+K2gXbEQERFRRZn0Kh/D7u6iiNZBiHqNHqVe/NPIU5T3Qe3nt+OAj
6F34vkeammFwKIIi6I/lJmR0/isRN3b7QeuAmEK09BR0gShpoGyQZsVayBzExVNgPPB8bUngnC3z
2KoVJyYSPik/t+TMT5kZwQ6KZv+ijZLLnZf1ExkijllQ1ncByq0k1UghbFJ+9a1c3zqtQBqoOzB9
3lMYQA70Lhubfaew9biqWC73zKJRPXAEfwR6lMAJTP+luYOMBxSKhUVW1gNLDh7QUFgpv4Cs0KHG
GhvwDbpvJy7FY979pyoediaDNO92VfNNtXNdodw7XVbJp/y7FCRA2wfocIYpQU+CTsGazXfVbzTj
DIpb3wsGFm2PT2I91/qFJNSbA4Nx4/XQHt4SqYDQ7NljbY+oEt4YhW0Fik5jDgwl/eGJx/tzdwrV
9YaSweuuVmXTYPH29hG0mkRkiRkQraUqvaix2pR9FkplR/kCuF55X9nAvqptdD7A0lEDlhaxRXuJ
x6u1L+hk+N4Vbe72DQIn7Kttb/ibuCIsaDjhGf61cOIBrgGmwzvpbWLknDwkJuPWvOzU3A7BOD4U
GW5PpNFSRzmO7gyPnXPXLwEnVUyBrwIOlEmkxbh0TetScs52YreLIEhHD7E/w5fh3qSVf9phPv6B
rlT+ScOi8OLetWJZlycZmw9cDeo4x8uETAar6I40zzMWBa/IG4JAkbX5yrKuvAO+0GQbiod8xpf9
424HN7fDSRIRwz5FGXDTOFnlHlHIQzMppWwPyLdCD/OD9HVWcZSHzpoGeR0lIyN9wp/oTLbr8tYS
suhtX7al3bhQY1xSoBnCL8csvw4YJP2IP15ila/ENYroaA74RD9SvpGsLHpI1pYODUYK24OG+rPo
iPwOCVkdKvqK6ekUNc0WTOA2elevJEpeuT5Fb4dGlQPBzBpGr2k0wCGrLhonaB9yYE/7F8+IIPzp
Aj9jKnLAcKBA24L1xG/92FtiDkJ+EDrYSOmtAme6NZYdHqPtjCtOF6kWy6RiqXVtEh2E9DM90swY
8snYl/05d9lWUJQsb7aKzhixKX6e+jg2s6lO23ik4C6YdwFd8k3Ng7CPBlN0i+5bxqq8Y1iWROT1
RseM+m+k7/KguIf+UgyD3dzuuWLpqrPObf5Fgt3gCPv/SpedGHFplwVPgkqDVXMhHVhQ81d+/hNz
ptxYSfwE84+ovU1jvxNqlpcDaTfHEHC+N5ygTV9UASrO81L1xRM7H+Iu8MRis6ZuUz9ToaPoYagy
A5EgvBKX4x8oQ1B5LTO8UBAKX4TAcLnN0o6GqxxzjGIBABrt0urKGn+Bqp0sSvAb3x4JYqviyqpG
x6bQ+irmWS+fNDJJ2LPON1J0nyoQBue0kka/syEw0K3Nv8SU4E1w86ywaTLgGinx8z4+1CdVistr
hp32jKUlugFS9ZqjT50FiNkCbPF6s9J/Do99DZcfVJV3DQ0/iRRGN2wwR/CjU/naMmHeeB7mm9lH
evqoiJ9UdPsJedp/q7GQjfENSi/Z6QYIl9KkdeD0t5oq68HmGN9xUGn+LI42DCmgXS1QLUIX+21e
d1N6n2PqpHZS4oiKrF+V/PHrp19JGvJzz5iqnh1GcrYuQdqrHiPX4jYdV3mgUNJo61cjuNvmBIu4
2WpKbm8lGZraPsMg1heAyIxEtZpcPzgUNs9RwMEiXor23nZjMTtxmy3zsSahvN7pzUjL2T4YXbrI
vNHfSb/pH3Tr/j9eI7JbJ+ve/OboeIy0ZfrlXxN2BX9QABpZNZHnzG4iIyi6Jr9Y5hilYUshRr07
WPMd5xwxZZVWeqGe+Gvybdj0SWl3atGZm7vqnvrz949eeN2huezj1ejvRBHagmjxzFzCA9WL4afk
38MqwM1Vi1VuRXGJGTox1TqtnXZpDvkbpqpOVkXXUPhm4iVa1mtlDpqbAX4Al84viK9x+1owLoyt
/+biWRKPCovBC46nYYroQyGKJ9QGdQdrJ3CZoWimvL/+zNrjuZH8uZlFAPEhQGTpgg3MyEuSnhnx
GNRvx7lA76t0c+ssJZI0bp7k37QVtnW0y/KDjOxWm6aEIanvIWqNJuEsX8x6UjePr5s+iBYs4iKN
0lCiagsane8xPnc/NS1FzfWT7drFu1Q8bVmEq3ECOlddofLKk43FrCq6XdLWmkBVFGFKuckU0aMv
8rztob038JMXt+5gZdao28RMoaiF1BQCkx3ImZ0y0u9UIwh4Rwa+aPxl88RX9jZlvarXDPrmYyWr
IzDoGb0CACKghcNKcbbU0iYzahdyi/f3Ss4nSkozNey8BUX9wVb9Aqju5H7AnUo4bCrUU1PlBPM2
4rzSdg5ddsAUn5rt+aDV14KmzMjYmsNnn4dI0Xdm44XlEwPIedL2TW9irCwvMfi27umV/Rb12J84
IGInjyUDGM/733pSDT6J7GiMqd8pDO+4Qb4V6qhwRKeRAnDfeAWpuuUdHrPz6l86izmTvL5sHtRM
pt0JWZ4tOdZXhey09jwvM7O01w3FgiG1fGUizotjA8c62mm3r87rb9rLNKPhd76mQQ3i2iRiGv+S
RuOfD9fLIH1uGD5nLcXQUsqFkATHsbwbzvh3krM/hm85FBAlLbfxBnI1INmo00bbKaW8wrjImeUJ
Phmt8tLOzYDnFvAls/oRauRtUeSs/XKexMlSAa14QtjpxWSHv2AiwlYiRUTSZEYpqk7O2W/4kXmw
Hu4RoWkq+h30m3RL8LOWZXmdHu+rQGjYsPir21CrlP78kmVKTfZJRjzhjKY4j7ROPvvFYqlOLgQQ
1oIMMOI+e+/dHMDXyzLST9oFbUZZl+4X62zisXbZQ9hwmXdF38ErTxebyprM9ElFMr2xeiT/aLJ5
x60/SKKL07avJyBsHS0bIYQbs8kUIH57qxWoOGBhjh2iO3aYdDoLFCz7uD9Hii1gRKrCpzvj10rZ
sOOzH7Ffiw/WdPVvc9KpFwAui4fNtOi4+8h0c4jEUDw0K1D+LOGbFdQMHm0xE2aQ4sIKJwuBxjmi
fanwTiRFj4Q95dVHwLseebBxXJLa1Jwgbl7x6/lAjPT1OSIHxEgunGpEYHzFfQKyq3fuQbNTCD9H
zldud3ODMs3d370Nyy4xCuxn/fbMwmuwXtu/heIj8tHgonimRZucxs7iXxErf8jx+xF9uQ7nJbT+
1fzTlJvtT6stsC8AECSCH4Hcxi5HqCZi8B27Axd06JIcrYbhElIKscFyuiHjpQp5qtMMSh2czXZ7
ov54m8gHaSoSzlr0gPMq9q9SLscWVtPMIIxWc8eAYvtu2fnwBxTCxLDNTO4FfL7ChjowMbdhzSep
SUl3kZVQ6Aiz4TY6r2DrcYeeouSgtEbOgn0sIDGuiHxm3SPj4qyHNekA83ChpYCgjwCCGIxTTqN2
lnTcpYf6ndllfK1VgLMwXidnbbeI8Ns983h8MGubnYYl2xYFZ2FybOzV9Yr7hXOn7uvcEmxptgJL
yWsLHBvq02pztUhYy8JgV4StAtOL8mJRsnn/dgLCC9TDPNqYXM8XLQr8cb2CXDQmvXrBuInyjIp+
vnp/q99Epx70U5AsbPdO1IAMUxaR+6NIdu5nXGQeX4JRECmENWC3QacCEcuDr6fw8rTq4qUjZ2ge
r/qPJU/cLNrGM0uUOcuKwsB1vFfqpVAPfqfJAdlKlBoLeFEsVXyDJtZ3UBLaP7YfYFwyDZaOg9QZ
5rcz17C7uEzOOUisP1KLgN8FEpwVV3TTwfaCeIC5rwX/MhR3YUqoSlzdQ9P1lXGmwsywSSib1pUP
zh3XNdQfZMFhpaCKQydYzLAmR/KJPKvEbl5RmHgMn2AeNGy8SAsqMghnJhP+X72dZab7SPXWFPkf
DsfHBg0ow73T+UU+FiGLRckCFRVlybHUEVEKelC8tcWcH0eHVkOpqitIQws4g016bnnUnc8q+tl0
P8GqZBktWOXjU7wCLcVH28BnLRLG7AssQd3/nYmBYHxbDXYriH5NdCAp2bp6dHD6p4HpksmUF4AS
U2tsNtdT3z5ipqZ96kdlgLscCrvZvSLR9v6Q0VgmqRmFOou8LCz9wxzD0F6CQ2FY4QGA2Iqdk7mt
4U8j7jD66Eb0+9nBx+3xpDzkru/hrne8W0uiwJr/KQEfDj8ak1H1T94IzB1z5iKq+hNKUHTVLZ1o
wwWwXCnvu65AHx0AAt4/uCXv1iBX/T/WSgZOTZ8ZZIg8aUx/b2qYim+JAlgM62JFwV/6DB9pyEbZ
IJAT2UOb6ex0twaew0yUH7rJTTQsbIIBeRnTIwXqGLoE84JhgJChJY8qQl+uppnYK8KOI9D1wjw0
7DUOCeGhtjO0hu/71nxu4DnnCvYzWJGxMybxJi8xiYKRwjLlwmnSKBXJkzGwK3biinF/xm45WZE+
KVRlHwv5orGEyyxd7Ef2ou6/yuaIi+TxugQ0hl42qEemtNhWnFcWmxoZXhxqhEJW1bmubXzqD55N
DJHehSMfm+saFZ6p6lwcvWvKn/v3BEMM1JhwBLfTnUDs81NzBlf7CsPEnlbRkZLH2dtPi3+Kxz1M
nnz2UMxEWA87Kr1Mv9QdJWU62zPs6sIaGywmGPIU42ephe3m9fuqYmXsUsorxoEpVNL0mkSTHiJZ
b3MFRV3/GS1SVEGv5zsKLymkaN+B0k5cDZMkEzbjt2PZfHxffimaow4tbY8B8oKYcnWA1SWknsDq
rV92Hai4CqxBpkllLaTwpDaMc+p0hF1Ma9SIFZi+H049a21c8kx5bOMUYFiTgUKtESAYf1wlL/ob
rQpgZDr+7otIO565s9GjEFK3R6Q/LhYMtCGBvrFZXuAXRZfC37BaWwFlAbsK7BjTuxy+Uw2FjVEQ
dGgQoMALrsRdOFIRN89y7JhkFbvYXQ/jSFzupNjQnPjpByO5qBOEsP0Z8526kAQlnyMBIHMai0c0
REL1wpbhRTngG/sa4GX82qaEzh+wsEbAGAVR2a1nArrCfSUEl07H0Rt9ItDE+9uMRHrVwT+TQJ4I
OLMj4pin3QUncMoYVYitWWZt/4CFGhwCno4yTXnraBqXpGCGJpnaMjuGGYyaKB9cKYDT7OQezXOs
hJG2iDUrOzR609XpaNe9GVEMG5jmf12kjxTCizcWfsTPFLGFiXAfXu5amJVgGNQ70cEVHPg9vHcW
PfiFMiArJwPIfwbSJJYwpvR3UHEjZ9blpG7qo+FwkEl7GFbL4tjeGLpO8N6iQYYFNGBmssbd3uuq
BBXEM0DLmalxv/HOzH31h/kYIOk4T5ckUcVH5ZMcR7J7eTCkkymPW+vDtA2GbTXwJfa9B8Aovzbi
ZXk0du3hBAAVOT3vGv4fSWqBlWz7zwsll1k0lJUozwHdR8zIZvceDCdpQouZhlfdgu1eVOEMJRYM
qq6c8cgWmE+PTv6/jU9lPsrUM+ch3QGE4TrKvkkDj9z1iHFcB2X3gkIT8MQ8oBvl2JdJKbw8B213
I43lwti0z92Yf1+sWuf5y86U7ZjiAGhwc1f/PyIkRRmUyrPwiX/7n8prChx+GkkqOrfpekhH9TD/
OueSnPYIfZTMXKZ54JdrCL6vQfks5vCocHdqRZh2Np4XtZ95M1DAgBEWeIp4wYCEP+TNRBsN0rsp
/bH/bn+mcBqyaM9R0nAM49V0YVM4dF2woHpX00uc5o/jOiFSqY4iykAdsRCoGa1HhcG9r8U4ylXa
FALY1jbp9nj8OkcLfq9gXebR8JU/p0xroYMwHQbCzQwal4va/6QP1sVRQ6exzBg4SrGbN3H2RaO3
PY3xqYTG/lbSnHLOHBspNFPi+u8RPxq6VpkVBt2i/YaFJ4DbL3CCeQfHkMgHoplbGXIPaKoV4HtF
3tcXpZMRGhDHiTAUXWB0LjYNnkJDhjtaDHPrIzx8EqIojfCshE65MzrFnPRwAQk6VlhlXU3fRG6o
dzz5nrUldJx5M1YPmqVfXkEhnAcbo1cmfUTHK4tjhKAjZM50i+MCbj5k3kWi+m2OpPlMyK3+VSY7
ccKaMQ7XT6a1IDBMF4Z61Y4ljj1I27EXBqEpwM77s8sW1ifzsGqoa6OsH/D/An+4rww9Dv6L5wFi
WyXOPAeE8DO8mB7kvQtjZ53X8JKAaRLk40ElANi+G8C7yd1kP8lrMAj/lbVu4scY5H0KNmlk7gbU
eAu6Id/n6E4CNHZHOIvqE5TJYDuO/obOjyR9EDYyqSK47jR6ZVjh9GxJNj5DyQXwpFAd41AfrOv6
m3udsLpXVGt36TqMr8BWVGeDmqByjRRhydkqG+0bYtNbSZHrNzN8KcwG5OMEFZbojbPvQWfW71hb
DUb/Ob0/ixBDzhldGLD4QQDMJTrTDwNgxV0YbZ1PEQJb29fmue1uQlepd3ApNgV6F3Iv1N/XeLJk
Eat5dUt8WAjfornrZpwKVVd6e7Mvj+ZRs6F7D4YyhjV/eb+YbXB8QXCzJuJkM7QZZvL5dn0xJm3i
tpsErmYzMBoT/ZnOSLoj2cviSfAMC/+fcnNxzdQQ7Sw9nXOeXyIppFWidmVWKIVLdW5E+YyVt7k3
GeWMvovahplTKvpqkpWrH8BPtPEzsWuXCN5/GaUAZdEGLWxCZmStda2Qb6DEB+ykFVJqdxYnIynD
nXrgTICGXx19zp2qbjJatKVp8xPuiCsmY2zS4Rzvhfd4clqweO9nw+IqYjmoE6PXtl9DOmjWJbPs
cHlZuLVseug5zIsuURlj8U2y/mNcGqY/TY5AAQlSGa5CwOgAG9NXzw+fT8l2c3rkmiOboqWsXqfE
BW5e3ltM/XhqEwlJcISJ60Ze+tSyBZySn2v7g8TFsgkvgl2/0/Wjgxiroh8gZbYzalC4FTm/uzjx
O0fTu1PoVm9UXvQAwFjVQ08fdCbXDI6rbMjBbiQdBC7xwdhjTtSm2NRp2XiP5KLgNJSA8+Tqofwf
YFcCqXZWidlEg0JtrX4B28B2E8iXcYKzazBo7y2VOOB1nHfTqIHzQryMHEK7h3NlQBEXQX/WRnL1
qzhaFbWOigjCM5FCQY/dCiFEhNSLSwUW7cA9SBvufTkK1F6i7BZoD6iCBZlyrUwHbM6Rkck/v5AK
sjXPG62a8iXcHMqBNHleK6qfMRty6NArx/ThxGzrMu+2HeXNnAeXy15H9YFncMahxDbXujPsAewL
QEtjXpCSWbF/PJpu7JRN+PgEy2UoBTlu6t4dhAQPMtJYIFPex30ywTAwfOxjM8QkprM+wgGopnqx
AZNiAaCA3YhZhaCtRNftH5ls0lVLBPWmGKb9mAtxqhvXZMtuyPp6LLC6EcSdUeGqxk5wlswaH+uU
qvLFAlJX7uS9vfYvI3nApDOEAoxWkoMTUImMXH2PQMqOVgQliiEckdjbByLmz4n1f9VfXQadk0Us
nCcCZ8RHCaBZm8ucpFG7iXBNogh5tAuRscSYCpSXCQolSdmYWzKPv1WYoe82fBTqJTwx0Ms9BcvC
pk1rM0sUyt38vbvSbL0vK7nhNLEFuVdijfLhjA631vJ9gO+n2f4NoW/8AAQP5HuWlXGJpv3MaYuY
V1CXbxL4M5E1aKTeo5J6cAzw3d8E89ISUBbfNDc4Hc9mYLGCCnQzoUkhJTDcDU3herw9O/qP7bq5
oHxd98o+ZAx0bU/Rl3OFP0kUDbw80fCjIbQtTtYFZgunE2RN0DSjOHqzYjsb0PH0R1lGrIiqM2eM
LD1JaDVgLvQJ/vpJ8KjE19iqSrUsc7IrRRx6AphwxOqKYUWVfX1es6YH7zEb2LOOJTGn3MS4cIHt
EncLZn+My2kxNRn4gRoFMGBcPmlJ62L5SatXm6SxSa3mo7w6IyIOR7+Y9b5x9h9Pdkcw7a3tqxdC
33gh5yjMRs2Hc5KPDwnoTKTfykF0knKGcy9CrRLVzP8tML/J2InWADWAMOUbnut3jLA+sHJdzX/R
X+c3IyYuO01Dk9QZao1T5MoCAFVM9FOwbmbLBkqNXzVr/ZpsdL/gfiNHJmc76zyU7JnSsJiAWi9N
lgcypWMIzq1cbwctLTlWJYuhWcnpjcuaZy7gC9cLU5giK3raAPZFZx2+xSA54X0pIBLIXDxynmgB
lvrKLCFn/YqXuw0qyUni4cQudJxwOo5Jm8Si/Y+yDqVQFgmUAg8j/gFwn33E59T9JjhtUflnDoE7
jBf/xjEBKGv1Og4SUSqHQXjUHRzkXT0cxVmcTjf0clYB3B3pQicWFqAPa13oLXRbFMMLgxQORNsB
iXz0ydoXX1BIlSbbgW/T/WVo0vT3+DSVpd0OW3J/OFuLgTgT24UeEbZAfMOBNoIKwMywKz7pW2Ku
4qM4Q49XdHCCiyFinFZ1PrjtsgsC7km3tfKXPGb7UrkdXuUdE2ob7YX7E+8TOA1k2CvzG8uSS0RC
ma/GHn1unGHZbibB1AywoWOC9A0FEBTstOwKwPMd30nCVw+vytr2KnsU80Je+D6c2Pf3BMlhKqph
0q7Lzxfy8CVnmVRVpmX44v9cS6pBUidxW2H7iwtfvRbCL93nkcwTiFMQdpFCSD3l4lteYntdEd5d
xER3dfuBEiDI8RDlm+1dy6CTqBw0PWPZzIa+Ho3ZGv2LXcFCgifjAMt42Ie1qo0w/wzrfqvwdDMt
40dU8Yt81cfF9p9OXHTr1CjZNacUJPC7vjiLIxpF/S11xCeChFGtntDEZx2NCxu/guxei1geZprL
71r8/PmAhRJ6kfpcAE1iWsKC8aJJFcfZCrJFl697S7ly4uMzXyo4pudf83skuCVB5Oh5mCn/whHw
H2HftVmFiiIXQCWmRbaKT39D/yiPqhRloFWQzs/PcJ1T4DxZCfS/2GTNbaFSdr+fmtibeF0/8hxF
oB4BRle+Cgp9GN+iK1VjBaZJ1i+WDphz0NsnU9nJOyAEHGo8QvHgon2l+8A9ziPpeKk4B5lm43H9
6YeN2Kb5hXY9AyafcKgNsD0d2NzB3sHuTubCDOCB/QZeABSFJlp2v4vNMH8fZFTAWBW63shaykqU
NfX6bFeX+1srHTSHiGxplUop4m+GgSS+LtwL8S6zyFmX7SwpjfRJnIcbmj1SwXrR0EOSyXltTD54
9BDuI3k+tIPL2v5efhcv+9/QXQmUnSzmS5LE+No0fksbtP0OrHAi6LIvpa7nWd35bh2d1SjHizom
0XukRECqLmB/vsOiuyBtS8WISCnWztn0ptz02uAyj5hBhfG/Hcupy8i+8ILnG+nkEs/9MWvLIm1j
rDlyCA47GbxQYvOjdQw98RHobFQf5TIvIfFDnMH4OSIIgKrkQCJ2VVkS5N47OosOpJxX0Z55z5CO
IT92yvbOi/SqjaMqOaNTumlZxZgc9HgCjQGV0LI48eJQe5KtCYMXsYz4Lyfdk9MF0Di/nsdbvRbN
R5c5MFLqYtkZ+wzQeX+FTTMSJeLQ97oVoxzU/VWHeE3dy6SDDb05OeH1JcTC976Q9WYHOn7DBmlR
W7Ykup60l95UHwRJMOkz1BLZT3W19l67L9PrE+zEoBG6ShGSdVm1D/nAY9PHyCPPKWCw2XL4ClDT
v+29F3ExHmIcmSpokxu4ZlFmIHofuNVjto9HiqoFsJ82J/2xc9xB6WLxcgqw3MWXoue6L0Nvht6U
4v+FUOnSK6w6ZTDEa6obtWU2Ntekt/JW1FS5AXsbFs+giygJ/qrDZhmyziI20NMvlb6Cu/IR9otD
3aMkHiS7pGJvFC6FFmt11uHDY3U1Zo4JAHsqVRQIZ1WIV865p/chUwRpVJRAbcGeBHhCjtkT0W/f
OHBxhrLENviH/sd8qvBMoER0I/e5jGbDkvzF2KFcPuVXWTvM6pg/cApOyj8hhwhaJOlisBRE9mHn
l2M1kPqKCejqj8ra4YbIyIcFBeqzs6GQAWWrhLCXhn0jRp9Il2nGuxkaiPUX3RiPYUetpaxrMLmS
uStdNwBe88FG0cUyS8yuTv3s9aR7Pltrv+ajkrxw4jYJJ4Ys1J4A7m0ck1G+HAzb78nl/M5nxgzN
/tNUgdnoy0BU+Lyh6UzM2F461f6aMWTmWcFLmlLSoA9fFGT3RH1HNmtXtddd8kP+0BfJVotMuQxE
IxfaPkTC7hUyA/y31+d5weWzv1M/ypM0xqGSn50y0bTQFkl1KxdqWGHYlYhwAxKQrqz56Ek73YUW
65yiY3Pf4MCT4f8cpqCA8ea129sC6GUB9NfLcVoD3NQJRc8mM7hxFheopfoENQNh4E7yDqPnK5ad
7X+4WUGSKf7cOPHhjGcxzUmm5tO7of7+wJ/ECrcyIQRTNTISWT754QOzlQiNfVK3d7qQd776eGsX
H8pYWYaCtooiNaZEsARKGIrHSoPqbsQvxEFNz2pWWeSagsuLVKCSpwB4dSHIFAXCoaeo+vRA1FWG
H8cJVw0OaBjmM5ZRSzo1WkoqVY3DUfOV53GxdeFIseUH+O2lWHezOFZHCSjdm61KyazLzzSjS3kc
LzLhT0GBUCAQBJgofqdgJ0vRkB2xzrbLdzL/oGcByC7qXF+B3cBGlHstpA29OuYoi54EfBPWISQC
PIRze20UgR541cDtwlKuYkJNAiOpdPhTU8XmMJLz26hv/P/R56+Y5LQ2YNElT2WA/SPa5jHiKW19
vzHTkHkurUP0TvrYWxMOYC4YG5tlzbwXk1p/VGjkdqne+EwR3nkOgdtJe1hm1QceKOOdNOw839dJ
JVeXOqQJRMCY9IZYYsniRI4ih7569fhAXNfAWiXIGCZ4SteDn8nEQBhOnN+qBu9DW3ab89V4Uxck
Q9fbufMWQmI0FckWsgRMRQ/jo/G56kKpO46JUt7ZDQ0y+rXjv8gynaxBAh7NZg3oEEmfOXfnzWpd
f22eDmj7pKfColm7FRSjJxlcARvjyqOkzsIOge5MEMqFgHki0wLxwJqPbnO/TNQSUW5YPq1m+VVx
uE7OA+da+GymXcjp/wIfpxsB+Y0c5ZK5tzAtUsAdAZaL50zIJJg9BHGhZMLyofrVI1ePCt1Ke3SG
WDPNse4m+Tir3wpcqJbKHT4ZXgBDJhYeaBXrzRiSEzq1vzbE3D5FMu6OfzyntAcPzER5FgMGt1G6
wIkmeibab14WbgF/K35NL9xUgr3XXB+Gov/oFgq9puQ/VdN+iw/8XQGEmbvmzrhAYe49s13UdXfd
cDawVhR6P13FXAE1OvJSeZvAMnyCNnuCxgr5oEhPBMWu9q8uR6uPGQPfDDwBMCPyvpb6zRSM/87k
FPjSnZJ0i4roHmTSw4lmbEeMrnYV0NLnFmQUsOMvYAhT417enwF6FwHWDW3OWiAg8mFCob8COVOZ
juNVd9rkCTN62BmF8VFMTw9WC2ndgGceuWLrAlkUHvOl6zjdL16uJ26Tm55C39tj6hMvk7o1sjXu
nGmqeCH+9PpUBGsRY91+hPHdIqFPcqOKpYGyML5WMiuHgneZwWNmp60WGEmpa7HJU5j0f7lXDUuR
9xDvJa2OVTcVIVBqPCufZY4fNrk6274w91RFvu+S6CtGFqQflEFf+9o/AeCXJXHcYHD/dhoykqKZ
OSAvhEeIT/X+Jgv1470f0DYNTHfDb9KcE3CsrRQI6jN1m7P46nuCrKHMoKi+nVxKT03nBS+uuwHp
jViTEw5vaTUMmfYcFHR+bdVgR7+h/2Z7z8PW2+eLk4QRORUkzjhlmjRKhZpIM42Exf8ymWscj0Dj
q1qV9zQcTv3kPpBZmw1A1kDbAiIA5slcIcLL2E609s09iveNjOj2qJkHm55oFPPcwsYIJ08ZflNR
hFPzmmOfAJEuE3KD6NtV3ZCW0Oi7Pizx/TcrE8RG84tt+rXXfl4naqeY58E0N8tCd2gGmfLhmVi1
I+JCQSwfnse+FDL8MXHpHtYSGulKZTXe7x1+bQlUJy+POZSmNq8tq6iDRmfzzAqPX62XAo1OKSbN
Wo2gX/Pw/13QUI32B5IkStCrJ5eXSgIjpwTkdqrNhKhqdO9cYQwFCanxqjbf5ZBW/wjHcshGAOtg
hakEuTO3bxbF7OSq6rvLvtHn5zGbLqzdysDjgk7iqSkgfz/sIlsibgJFXdMUquzqPhXuZHt3e0nm
uikDsXB4frbYRMbd7+i3+gEuckpVK6fHdU0MBv8MhswxedwnaOWPekRRCiscKH0VEFD7Tyf9nLUt
/9j72SkrFd8HXubTAqdG29qn+I6mvF2PnI9ScX3DmWUR4m4tS56XBrknY7TOPyqV9Zp2dmzxo+uq
1rswT6BJYO40rFp04GVggy+Q/ykhXagPHJ4yg9nTkdByH8os7QxCU1heTivhR68zKjJTgrx+GA2l
8YLTu/q8tMGIznRcsadDN10hHMdcG4kcPLDsavsYW3nAEFqKEbop97msmfTi2o3cEPXShDNBhtZS
i6YXvR6IWXLpML24PSBrZYDMlM/7Qnt/07+GE1+OOA8dF0qZqO59sJmWPv9jXbaCxebORbIhNU1o
YIY5Z5QMPmdYd8PCuYydJrH9EL9DGeemOX5fbuMIXTGmRDHyO2/D0LJHuioOwQmVPSOiyvYs6VOC
OBgll4ff6tOCM+PTXy9D/mYSu6e0hhrXWJ8PnqwxAIjOnEQ4I0M1XKwRN3jcP4t3g1P6NpLK6B3R
hCXkQRnX82DzqdXvA1UaKQmR7D59nbAQTxhJMa4aEc7H8yHVz+96Uz5jkjSuao2OQO57DNL/rni9
eCOrgdSqii2/kWN59TEyOlylqmCGhT4W3Bw/jSj49ohnN35BAmFP2sxxZZiKZ98UZIqS9T9Y6RL4
rtVI/enA3rcskSne70PREyPBFqeya/Oqla8r1JtTmjietHBTr9m6Fo1xXmUdSncViecALGzbL77n
BnrtoZMoV58tUR2usdO16eK+s+HnM90UwdFCY2mQH8iJ4I9g6P/y9ntyH2q+PQN6ZtSFYprxz6mr
jRUln77oBFY96DjnykBytjtAmybHlDuHC4HBcQz/3pRNo56CCQ4OI1/hW59bCn2DgW7+BpdB2R0h
8IQCGfS+WmWMH1miXuNyBK4UP6cP8YkV//h5DtawoNwVtwbB+hiHTMt7yrAT34mxPpC/xhjP2916
PRxGjpAT9AAmMwPyKizPuyIAFyGokD+WTqw55jqGfoO1GODysmR7UPj1wnUSLksQ5GV71BSjReUH
u2Rg8rbbWwE4wHulIcSwt2TYskCwxR/HL5h7qNj/kkQuREWh+Rf6cWD/Cmj3Aln67KFNSDY0NVig
E5YQB3ChbqZvVDxuPZ820GZ3HwIYsbMvRX5HvRhzJnxhf9iOn9r+YPEckPFNIsyoYk9GDrH37yOl
tyeTCf/BuWZaE+4WofHhIPeEMvD+7s8eenap3JA8L+xQAQ6toJX/pnN5pGmU4IC6TWcNjkO8wxht
3Z+hprF7R/G/Vhn08wy3fVw1XOS0s7Z4WGH9DIJyEISCEstneWijJUk5rZD88pSDxU0P0v66FO0c
/WXPu1r9qf1fj1a8czR5oeFblPm1G2kidx+r2ge248ItPVHOZUHwVTqiJjuqfzhlOBdw7GLml78s
7VCUaXJyubCbpo2F5vEnYlS1S49Ve275qZXYukpfxXvb5a0G8/aCl5fG6aCEO5BUXqrDC4QFYK7P
nb3HG8Q4A/hvqXvvjkCmQed4XjMQRn78MwXbzkykYlDSSTL+VswiFy6dyADGHUAeehNnyLpmV5FN
TKjbDYDHgfai3rU23BCy+u8nNUhQw6FRRvxMGMWdF9J55BqhRXt3W4W+LSbr38IdjLqq5ZzqZjEO
OVWMRuCxtBf7AFlK70hMCrc6fb9Oh8QeBbo81+WC+JtwIMsLuc9yhIivVP1TctT31neBye2XbraM
5zOfLf3EVHbk7kIGLMTEiG/exDJ3jql/xaQl3+lEmIlbbZunRe+cU4dpE50mQNsID8w+IoShFzmK
vfPPbdGNsgzSl/POUGAbMil3L+IVbtnr6OfNETY7jJoD4/rmMFC03vGBoRsecrI4kllNha8MqCAr
1XXtHbYHGpTMmLBr8KIY5Avjf5gQ3dXrIh8q0nUazE03vVxrmUWFuS6i3RzBC3Nc/SH5XBYECcXY
0iGLRBJUr1b8Y6PlxuXOBS4XvS5JpB+AGtZd9r/gq8pW1glFTrxMGNTY+QV1tbWRnjR4620GE3CW
tPtWsDh9xvoFKAO/XPoDtV43Jo8s4hLNv6sn9Arddw6sYgG2u2fnBOOBoIHgsiVTPqDyFVZoVScR
Vy84shrShnptPWoA3YjkkmNLDDYMXvnXL+IP13eZ3UidJiBf0rJOBIts3H+rX4E3/VYkidtlFNg6
bXrVeoGDdAeg7FBLnO0DGpo56BkG8Licfa2mSOC0r/do8BcjN6kJmzx0KJ4ynQO9URyVMwaNEXfp
0cRT5XAxxw8yDlcjn/dr+tzL0KomgKnqzsvaoMvCOOBvQK/qn88S7MHW7/B2wMQVUiVApdF1A9St
/dkI5lu+b95xYA6pzjnhih7PZ/Hdwfk8nwbGX6p96oM9rkIF4qjmxV+WCT67PEgA6zSpvvDkp0U8
IyeBGG1x+86GltVu7i4PL59AAywzmR+7TO+B40onI8A6JzdHSOe6t+mV/OwouSvzbLVWsSmEYKrQ
2o3CEaudJ7WGkb5qeuYyFo3362hJ3T9Rk5aQNhZw3Wzza7Vxfz+D0lzfQRiwITLRH0SFB31tMume
bko2QZlcNsru6jkRImNZosL+9Q8KeSEXEpK0k8YEOHKpIhMkM0g4AQYToAJWkwGxKkusicjwaQ1a
v2UGzqUJazi/j+JMCx1VBwI/+MhIHYiddgfMz0cnBt+Bx1e4kQlE2C+vFB6f980urjwVwrptDOo4
V2nJR9zTO/SnxP28OqwKJZ2FmbMbEvJK0XuYgM1s2mSysbc+bZJj8sr9pUv3CaOnTNTv2I8ChZXZ
lL0gjZgKy7hDMQY4SC1zrOOThLUE7bczFZ28scWgHYQdLKRIpzov57qcFGMg+UF4QtKL7ztvy0bK
/DQUibFv3eEjvTywbnAYnIUtDWYjQ7RbmVOYWUGn5AYEhGK6F4Tr+eN0ZwXIOSSDtCh7trSWfGXh
lYC444D2+H/+Tc3zI26FIKqkeNzmCM1VE4eSwS6zMoKLSAlMdlnjaHmGMiZWIiyniS1wfyKgOiQP
dJrmLq575W2S5ZTi6GjFUN3Ko0eEUew7WNi8mjuNMY9kvdVQeAayAXBRzDl70CDLETjljEpTYRt6
S3HrmcJEbwjY+YO8zLsclSQwSGYl5oHaDoKIBqXFSRxKhOGdb1sqm4RTGzHcIelPHOTXzAi1Hx9Q
A8FyIKtWjc9Qdc2CzBkYk5phcK+4r+KDCAuoe3+jzU5yWs13BMHvzWjVl+0tlPKTPw7dl6FwyPrv
Im001QvFyGXGrVByZjqQUQG0u2CkkiHrFsquHX/o3mXLVORxvIURBhPc/LueJnSuBKn8z5yU9XhA
4RmCA3M37k0IjrkNRiL0w67MHaU6hfqC8ESnmEPjuLkOm+PqGRI6lI9vNp6TeIm7xbHZMd0wXhnI
NPW+/4QJg6F5KfGp3xAFL/WeqswpwH3bncUyfRA9QTdrrXDibzQwROfaY0TdWfdnD5Pmw28AWYSs
kMcvHkIfWHYx46zffgiwa4mUkCOEUF25sx51EGZNrEICeZZ0ra3wo79QzfIOWpMDS4CbTupwQpzL
OTf8i9FJb4oK9qqIm16f3WjO4SHzqXmtXxDq//xYNsIoYSbs1FFLFMvId1b9BvMyh6dQlBV30UNb
uZcl3+u7vJIBJBuPCMn+h/x5Z4QukXCz/k+OZ2oJoq+El3rNGsRWfpRjlSG0ZQhkI86HAj3iTYPa
ULISLivEvPwVh0laVMtsDa/b4ZIexHLYP4AD3Vx701J+MZXPqrPm4f6CuHJyULLh+P7xVdQ8pBRJ
95fK0X8mOf7/3R5IxqU9sU7bYtpLP8Kfk26vglJXFoShM8T67g/QK5YpCqd3k7aB1Fd8z3Dxa8xJ
9KwTsNERUkMh6z/jeBoZbiIe24VLxDBZ+8wHAemqDPwR9GoEBA96TUGqg8ijg7ULsVYMsFVmGWMy
TlmmVXsg/L6/p3N0Dh1Wfxc8yRmvtTJBs/aKRYtpsfBtn46PNRA2xAnbD67ALPwItuJLdD0ySfJ9
ElFdjb9kay6RZgKGsgFVbgoyOeofCTpvsc5zXWYJCDYAcJMuPChdBWqip6XLhyhP/ACtKLDPOmMW
531tke3j0esoSPPkVIPID5l5/5cQPCH039NIL6GRSQTwhJ7ksQq2k0NrNCo7GY8vnMiznovpujPP
KdCO1sw8GtLZkQZiIsT52KHk0bIrpmBibOPaDdr550wXGXht2ONVilnsqrrN8vVZbKZgbhLPiHxC
6AeBwvzNMhXjJ4zB0BlfLnHB7ik7dY/citzgXcpViAuDgMoWhH3n1S/UVFpooEV5MsCuGUX6eXGk
g2y2osX5uh2pqLhbQ02odbImX60oO1DN/fzDCGLTmh5273HNjePZSsJvqDN9xTugKvyOyxx6GT5r
uqCxCj5xk0Qd/5sOfpRMr/Xkmuj0GMRDDp+ij8IQVTal7DNwBGRTR4GWxeSOy+W7fWtQvaWOfr5+
w2aNYfWSZH7x1TiP++eijFo2N7nKkgxja6p28aGvgkyvis1Jou/qINYtQcnP1H84UqqRmDQch13E
8cGgMVW6r56K58g637PRCxYNa2SfaeLfniiFc6ybKVv7T9/d58aRM007ZjA3QbBF61rA+xZ/KC3X
kc9RTI+DcoIKQ43nwnVpeIklyh/ci4PUt2G6t2jj3I4QWem59OTXuUEfEKgEq86DwOA+Ki3KZrBm
JV6KLAjm9H92zl6OlaJZ+VbDg/vF06fViar0XeFrTHvJ1bDBAFBGWsTW3NV09+WKforUjLL15TBX
/0/dWKccTrW4FkoI3z5qTLEngOYNK9clHXFyYVC+EeEV1ch/XKkoror6CxOC4mD8ZooBfj/eb0Y8
kjkidmJBfpYUTccY0CA4M6n4RFyctIHwiZThp/z9RGUmko92m2K/HzIEbkMqhV0+xx9X3tvcFUKa
rHeR/jTw6SaSAsudT9WMjKoaBZp+Ndg4wkGh+QYuOUgTrW3eRVARQRvc1NkkIif+0pux4VfRMnte
sph4O9/0CGIMnLw36oo1bNNjUksjHbEsXKyTl4bzvpEGCxcF/CbNn7fOuONMk6lH54Genc3xUJbR
/C6J9p6JFaVB/B9qk/IDvMvaF9hIqUB4Pb00/jLBPKeIwjQjGZzFnrCn1X8Lyvon6xC7IzASOBVT
kfrLYXaM/Qggz+ynw7iH1CqzMfua/cP2zjhX7mt7/JinAOdW6yJQpLlWnPYuLcZ5qsY/HaqJBIfl
98ScWAJfH3lY0kCZR8NBhsOewunEbjaWl6uB6QC04iAB3eM8qkcFByZzqmk8KeEf6T1py0C/itRr
iiYd3C24LmASWPYtUqLxBvvzivbFQwej0z06h84qE3366U2uM6HYeGGBxNXNHiFMEcR9C3usikfq
VbLG6AIkw/kygGW3+r8IdwpmSDqb3hWUO6YHM+oTJFbFOsdjzZ5VYJ0otiUAAJGMygSWjy17e2U0
7d9B7Lnos6ZAy6rEWkRyjOpD8fY/UKf4oeugB8hxmPZs7CMnHdGlN1Jok/Ozl1LE/0LiM68VyyCC
84AnaFNbI0c+GeOZHSNmQ0IREQWJz+F2eiS4XF8WxrwG81IrkIXI+xlxTszWz8nZjVU/MDti+z7G
i2Y++4+AIzHZrU5RqeMdLpZAifytB5OVXtWit+Qw3c1agsdkbUsLXRbx6DFFlGIYzkFrq/slsokC
x2B3M+0cEgMqp9Jb6UII596WnL3PtvALsawsv9RoY7THBLh+ZxvjHtzbc2iDcSwDCc0/iovPUW+w
bcQG6d6wqAl4jMwFHcwrH3c/qW4EqVO2RPsASVWMDDHw4UPl0TDLQLVLuQgobQvvEPbyrPSupIW3
rjE3G0pc4Wzro6GEmPEpEMbH5WqWYEuyJ8/U2ZSWqAy59ZbQw/0x0shd0q1JxNq7Ci7/qiDX0EHc
oa9EOgY5m7Lb8ofrVXxl3Rio3QbMW4sDlPapGmq2sy25OmOHB2Y6dJ4tMqa28Nb87opWTjKlPdud
Xt8eHi/NO4mK9mStXUi6LFIvuRcVkARV3h4a/L2unhSGz6qWfbkxDZY3KQlAIcMGRFDbkCFv6kb3
iUvu/coYwj6eIqkojb0ollo4hFxOQBqGqBhfTW77ovV50Xrm/7PE6KPq4hxkvJ4iJaodabgJNgPC
x5nPVbYeRIBt6emaaJWEHQuY9Jd7RE75cGy8kli7agRPCuvlNkWrRmYVlIYqcuQnZG5NDqgwrB5I
JD9imc1ZpxhCX7PKl7ENupMvcrsSeWe5Rk5fc4BG0nree7X0JmPVgrnlj6pWzQcxfd5H2EssJkEy
T3uYxAKod+Ji9BKCBfwMdnTX4aw5oIonhfnmI6uQ7/qGfWwsv0HPaPIwEsoSghYZ5c/8xKhRi57v
8vploPXPO4ov31MZF4ico7bvXz/HKgaeLk8BRI9WXRUDGyQyPra56bq9u14SoUT+WX5WdpQe70cL
KcQp7s0g2ph6dlhvL3DwF4ZOY9aOtcfT19yQ3PqKeOxxwPsBStkLfwmuKeLMyE+W5DeVDZ2yjMqa
fp8qpoLMOB6gQOz/EtY70XWcSzAjKsAcfdiJkN5xd20+fbTKjVPlUAu3N/HpqrGJNEbDj+v8amuW
BUlmk2G0ITBH44+2lkpxhH10+tvDgJljt9r33eCYQ08hS9MxjsWiWRBTTUDcJRhSjnjqSJFrevh7
TwlHxm+XopTVEH5kkchEJAlSVB90nSp4E3cawgYQxPnI6okhWX1ecXxwDZTbA0Kg5jo9wcsxZhzj
Tyn5E0vYUKDxvffSrbtfhPAaEhgV+gaYXM6rmqQbhejndAsxn4fXe9m5c5o3QLE+rMXArWpIjO9m
JHEFTWOtYljUEe1710/kM8mWETFs4D1uFtfjLu7NXQa6Y8ZdIOT1jF+tu05XlC1zp9vRejPd4jRr
eyXZLdKOG0fm1QbuDZeTgheHOFiTaLU8fPDjfZipfa/azlg6w5IheaDq4jGPTlQd/a9GsxsCfrY7
DVhXHWgVSs2fVbbT0AoZ8NnchfiF4GqckmgXfL5KyPs/PLCvOZUIpZRFcirJnDjtiApDrncN3Kte
9Sc2yZy4uM7ime7+UQ/m1KjiHpzOXVCmxwEutZ8GZkNnNpqlvC0XVTQNAeGo9CkUoyplJhUQkiGT
3LALMSY0c/H7qNoAhtDBoCFFkaA4qLjec3A8P/7E4+OyF2DA2RwZrnt2wOZzdlZtOTlCbOT4Aj8U
d97WQ4JJL49y8Qhs9A4xVr5q+kbr3YfUSFRFrnBSLVoksH6JuKFx7mAvKBu3DHU2cdZzHZvSZeEQ
I8K7qv+oJ7dmZLwTRIW7z/fFEKUGxQfWziHAucHRniiKf3OBBtOXmn1KmkAly09guUW9Y1YACtPA
yyMXdcktkZb0oeYUuzRVHOCAevZ1GiZaX/gXAvZBKH6DOLGvjsz9Mbrnjr7KsAoh3beXsTNHfSp4
NKfqINuprRAxt14Y8ZIcovVcF5ahaHDvSrmfgvBHkg1UB4gG3YePLkdSV+lKUX/9mqbePYqhK625
+cYNyH1oWVeHnmH6wYIvqvFF6CtT6EYlblmfdgIBKLMIZPJ10376KU/1n2EooMx+f3cnI6/AkdSk
INHogrfFu7EZc2O9Kjgor4JOpzfeKfDsjVDlMUW1yThavXZjAp1deQuIVhl0sWTYzBmYh8yNiWIS
NxOWlp35mVm+hsuAv/HWqccwPFinpFD7lxQQ3z0StBC9s3nLFONB115i7ejpzjRBbEEgG+SyVSCf
LbHHqkxsENSvSjDYz+GdZoOsW26EV7ZPGHZjkXSM4yudc2h6CR1KGYBhc/JHRwtyp6AF8DApmpgo
T2A6dx5USci42kcUDcE4lGjdCRpvQxjX/25LrOjLI6GXAGWO2k9aKVrZhjFYnX6t0Z8RSJ4NrinC
8HJdcwh3a3Oa9Td5AJtJDYO/u2+LzlWkkN/uKopHUuS4uL55ZzXpMzVKjQKahd30voWX6549Nynd
23SohsHJe27mtDfmfEk44XCrT4XVqQt3wDiGQMsCs7k34lKJOX2Uge9akp5S4kauZSlSlJeODji6
9IVAkUm/5SbEwRPNLhAYYNBXyONm0ZAdQIT6sf8gZEpXUwdH8UYjSIAnWUL0rSTF1wXZ40ZKtO6B
Hq160VC4gIIUXcD1hk3wFcgOWmKIl5OnQVwJ0e2fo34kCRTo0X8pLCS1KTX9jeawjj80R8ZSfMZG
M/DyrzewrJPxGsSmwQKqY40+xJuhmfB2VSXtglSoS1L3UH+/+2a1nNUXxaRjIVO999QlQLfZ+VIy
yLbsON9hHoQjKD2mSj4ML2B0WEYfuNiOeG3obeiOzuaB/pwx9p48SIheZCfZY79j1mu5kcnDNYFL
bmoBqQwycpSJrsGUk78fJaiqPFrcOyt1z9NamEqr0ztVMBoWfgxZLixF1Boc8wXCnuMBcQOOFD/r
RrA2deHSAIPe4n6DEURTYaEfKt0o+tGBuN6656f4+HmJMpPHR7goepZvoE0S+2rxdL1bA+y1D0bI
mHVATZyNehinagaGiyCJMo8NEqscYuumtHVuDx44gVIC8n9driDkBMY3Oh2xVrCCcq5Vjs2kd7pH
XRNXlVZquFsOxwDYipfBgRC/Vi/7Lm0pQ6qHEH9Shxb5XDEYBhaqyCmVoSJ6LpuptZ8w6joCMMFR
d2XrlVDdTQLLG1WxAcpyCuXXc8BM60S7qaFQYERuQTSd6J35LR8mErOuAguNCt1pDJmtevC68JuM
h7PTdOrGjNk80/oDayO1RaamZ0E3eC+WgiEJg0FOMxCanFhPQTxbz84jTo0BiT8nJTEib1Uzb+NB
RuR3pBRAAqhaMqhvLWOMW3vb2wXfPDq4oiaXIDw8XbTUebqbkcJBo5xfUowhF7GH8UKJIuqZsr4e
ncYcon4xII4pPuqG895TbGPsJEXlRWQcMNJukwnj0wEjhl6it894O7RAlCm/4Nj75BhPNFUGL0Ak
Hp1bV70PiQ3OaRMbfqD9vEo8WpFL4dMDU7oim8NvyOiWEA5Ov6p4bVvk3GN3NzzTgCunrd7SN0Xi
DhQn4QU4sGtEZnImVejEEzs7hg5oNEi5YDU9KP8qt07Ww3+XGvBxzE8zREJTpgN61+DJlcLE53HQ
PdRvh04rmbl+eTratFDoCcPhZhKi4Z3eVRr0dFALeJFBu7DL7VYvpamKD6rIhnK7Np+A4+PdYh/7
vYEJM20eJVr/Y7rZQ6fSGpwSsd4o6BrQIvxn5OcKwPr1I/Le+Ukf98vLTwk1qBX6G8IZksCriFzV
Un4TEYT+abvZSx1T8ymymbtEtiDSD6j0br2uj7NROYGdwQI7xwySu5M8fozR47SAnGTuCfYg1iWQ
YcA4IdPY8d3LoptV9Lh4CEMYHhTB6IqL1DiDkR50pIjKaEKpLYa/r74su9pY8MAHEgZnKiMDNYuE
olSbe1jc4qHCT8VLLegizr1rQ9dFkAJ+Kn815xAgoiekamfRs738hvKPUKw90gv7nOjOTfksu9Pa
Clw18faa0cUPtrqqRTWuiFG9QSu8tfzud0D1sSApUwofpBp7AH7uGdoedvWnkmFER2XGuZA7sLpk
NdNiVRfY08qhen8Tx4YMTB20I+x6wWn7t2FxhNEWP+rvbnQfzRvfuQq/aqo8dw8YQWIETOAtlSO3
wimOQLbk9H82QDIQZ5RYGuto4UedKoJLKmGN4vXs0hNOOTMdrejDUI5KCtMyOWHtZKD5LU6QaY//
2M0K8hsTXfaFLWM5NLN1iEdhrvBaEsEKrr/Reo+bUJ7m44BJdpD3pR35OTP2IVNOioC5bwMbA2q9
HlFuWDMPP+GLyeP4lnzqCzJpQiVf26z5DmgmrFlNix5Ar4Ga3FPgjBhjHn3XwZDafMPdz1fX55yD
AlpUf+9Vh2vKEHks3RxITYeqBLShql/h+5vybKbNdFbkA/dU/+PGdHfKLPaYB/QbI7B5U7MBA3AW
obCUCo/JyJzIcnrPqsDHVaQ3eAlZtfc5zj/o7zHvSIXBGUPWC6yVUrN4VhWCN/Yxk3he1gNSp2EB
1dkUqanuebCrYKT1zs3d/56Ox9FTTnrA6RVO943+m9TAbBBYAashcLyI/stEg1V31YkCM1YyQYFi
1SZEJQCQ/N/87I40AapxgQf9pqXoBIYtP5YxzzGZ/s2BrinJLRb/AxklfXm+s41MwYap1Bxuuj/o
GF+JbplWwHqLxLTk+OrFuV+KY9OZn7qmNj81Mw1lhK7qBpUqhee2Nq/4PTNnSyMANv4Zs99LxJBn
iW8rIJeHiot4eOc57Frg0G+BqxCSbza4WG84stU+yVyGLvzs9+i4MrIGtYDwvEEiRF9JchmwyTmB
p1b4Ps+uoomgd5TfO9yRnuqqXvxUshqsfpFst1FemJzZhl536kE0D/rn9LAAoux8ZGMMglsP0cfq
BpIYP9j7VuXsFFeaaJYXf4QXtcgYuHuJjE2lz3WYykYN9UdOBZ/uE0NG9hVEmNnM8KXDeR+rywe8
b9Ud5WcF8A0sKLSJinVfjwgJNENFVwWdriS9/bAGhWPbwP04oJgxrDF8NZUbPRjw+5J5fO6NiiIr
XcBTc3q2cCg4M2zI37Z2Tj0cpJbVWgb1s4pGu3t1qMpd0ehHtHYRIfUsPQd0iUAXry0qs3OX2hcG
cmG+VG6I/DqTmAF5jS45pAXvZ1Mf92n5ORgdip+mnuocVxd0u+TIOoAAwfDCvuxTOUWQVePcxsu2
H4GcKgg4wfc0DZ08SE72QKgKGqOJF8Mya8mY17vhB5s5UgqHrGuVAZ4HazNFnYCkdIHEBv3Tn2nO
cNruD/citk7ExBwBn4n7lG8O4kwMruCtesTxD0TKbZK0KxtB890TCzT6OfqiR/+VTezNIIB6JJSq
IM1/BZxpwcScIu6kWX0xcWJ3MSUpg8zbLfCG1PR14PVrf8ylwiJYWMN+YzeYgmqDqFKa8A5ciVrp
PR40/G8X2N+yddaTTw6kv98WJo6JZyPmZzPryR2q+fGCqKJ4bFY8FNkiF5EcR4c6pD4tgzReyQqH
foagNxZIfi2fQaC6jUUvqptUTow7aseZyTPou+O9yIMRP4GZQWyni56yUzqJGolSZyffWWlFZ0kr
tkymDOJPk5lYytvX81X21l1CWAE2DtdImsBxyMMWVWtV4rNCKiOT/Yg1ezYL7G6/SSe7GnXkcyk5
FDHbLtLNatuK9nKwjqLZLIpgQUIIEzlP0OeEV/YjN/RgCq7gtmAT+tBlacPkaHrW232I6b8fmnBB
pYH4Ga4ECVvev/jfG9dbQqUQ5v/RSbp//h9ERcduYfuSkAZ3hlbqCh8mwPU/uQWuoBdmtOJErMGq
S9PNHYMh1dTIsj/ztpdzo7B3HQP7UP1QV8y7GMR8qqMOruCyCKslrF7/rZYcRbiujNuZZDiV06xt
M/DAsM4yI0RaTfeAYpKkaq6lbrjF8Qx8Mcpb5wjeQRhYrvsYdZHvP5kEhZhTIALCdkfjld4ktdvU
SfXasWi7bkvFIS1YFfo12cEQrSz6drfNvMBaFU0vJqPV15M4ayzoyxsJyednjOeevNSyWS97YFpv
6JehMW2z16oJVbJGcKwkIu8psA504VmJE9ZrmNMDTSdIvGX05kTj3yQvCciUt2XBJ5Nyrkb/kegx
tIQGUQDH1I+D6EvWOFZCbDvVLWL9NSEOjF8De20LzGhyGFJgKIWsP6IdFONTuMxX9GubJ3JwyRMl
hxIlCwmYMecaxRFTZvGjhMxoDlLE1ynlyM6EvLIYguIPCPgR33s/iOe96j2fRXQh63cOuFq488F5
ttB3gFAnVR4+Lnn8A5XkDaHwf/dX8J6BbZtkZZ0AMEo5MzAUABVw8NpaMinl/llfjG5nn133j6XK
Xyiu1KOuuNhCYAFPVypB5xILH4UBbYYHOcllO65QNXJgQwCR6fGGSxwNbkHW+8FifF1LuybP4Tvb
Gs9MlF5jpH8h75WNtGxVLKsPzhg1G3twGf/egIi/jDOF+0J5ExH2cv3KqChAgqw5LWA5SVMqycWn
J10qzlxVkYj8cyYYX2Whce8fpgTTqXq6cjao0/GS/8bd0ecdeV/z0llLQq5JlJazcgmNhHF/y3i9
3xuTkZ6xay/SQk9yE3rAJy7L23NRk+/B6RjVobKUyIGa3Pycwklb7CftMhVjUNmBDpCo6Xsu6RU7
4QhJuYc5dxmbUj9rUByNRF3VKGm7prA/TO27CT+ptsbRE+eR96OOAyH2A+3+7b8NUpflRKcgSH5N
h97QXlrN69USBC2lg6MBdSrl/yBlzC99ucM49/Z2K3WcBH29D4zD05EuvJBds7HNi2lre4hTUkkP
qwKdP49ivNYPsnbpFkPc5VRWeWZGPsWX5QQPKfgfZP9dINqm6VkXrhuXOrdbkl04C/QBCptchLEq
KexGMZts/kH7uCWHAuWJkabU1GApJilNjr4kpqn+RyqLpIK3o1akbYPilK5zdnADVI8F9kFm51JF
ZTbt8ntUQu0Ce7V7p1s4i21lIWYyTqWChnpy/R2FA3vPmPjlX1+syl/qYBNfsTTwgD8wgIGPPTHh
1U/2W0zNt94DUXpiMMdBuLKlq8VDV+MJnpG3+js84fYgq8YAAAZBVmOqky1yUrYhsfuxSbsHLkzR
MOyzivF7lRaNnggEpup9iDhG3BrR3RCIkj04H5MfyG5nQO+Yodi9EsIuMusBH6BJ7DXY4qgsWFeC
lk/xLDj3qluqbeBpUrSz0biQlQnBZTf3Sgxl53OfFRqj6V6eEpR9l0ycJwCXOOodNDE6/CUrRzPW
2T/g2f60YI3zFBC0YgjKu9HT/adLz1kJdc9jjDaFKpdZQeJ57m/CRuJAgp+H4By7xYKrlS/3lM9T
GmAwoPa2cnsGtldlE62BZCFYsfG11/GcwiC0Gizc3BW+ULFkghWLm4k0DKa2yINmWpfKWpPnhbGa
6RGBFx78tkrhdNO7Db5m0w5TRr8VLIjausYb8UeknLOPzfe7pf6VbNJIzzpJ13dK70J3NqUGv58G
tobpjOTO5KyMpt0n12py/wx86W3E3WRZpr3DiphL4z1ugPsv2dC603ODoeaSlOsdoYQGo6y0LpUG
A407CWCuGZFdc8S4z4FScHyPv1xprh5blaGdJ4tPgvQGuJ4qqlt5wDQlPtLIBg/sJ3/BDMzc0ToB
l4L5PZMsRpl1rL7mq3hsW/GYUiUcf70LPWkfM+PGA0rvdqZ1EZndSFb/MDKHHTvaMbrV++lh+8CG
9i4SL0OmqTbkbnyaixYVWV5HMtw6aneFgKrd1bRnS4/h+sFT+ja5XsJXKldjitFiOYS3t2Y6fQH4
qVoJ5xBAPAiJUKKa6bn+ZuZ5IJl7qEWH0938ZLmc05mo1hZPTT+IIIKZwj6m/jtJkPilCknmkc37
pgX/5NQ8/YDOGLu7oGunnxH1au2xzbzic/VfhK/cKa4QelFiNaFz6cFajf7imqzZHlI+wwisOmAu
ha4/we6BZDNCSQ9dt548MXF5zjqpKpFUUBj+xaHGn0V/3Al5hRStqkG8C4ezFCAMQZlE5elc2djq
5OI1DgLbISOuRyAWGC4zkkJoOALIXnadteP+IBEzGAh2VNqzvCfZx8FQmj3cJV/z07zIsfKK8Ro6
LE5Nfa0BSK48PTAZRe5GprETMXVKaOcOGYRpBGojFFSqIO8KnDioMoG4YatVakITmOhW0RX5sQz3
M2rGDWoqdcI2+cbsqBF/+NdnraoG1xhnBW1lip1CGiviWWEQ6nqrDoihLr98Y33dg+1/KJYaZSSr
iyPMOBVeWkH0CwaVu+L8iSjp1C2QauyMbJhA8USX0K/zyqTPMtQcv40uPK0nPsJAHt2VO2bbimWG
wzLucz+YrhjW4tGr5tb/YvwwXJ6eTd+eD9iaP7MiK8zaP5O4omNUS9PozpihZiiigD2Opw0o+PmY
lkQ8KxdDWB7Q8Q9FlB4SHS7Fo2Z38sdosZ0aYfBUybHZVWpfD1MT8cL6r7Mbpvgm+lvAd7icWmsv
pa+Iz2LMJFKjm6FkSbBxaDT4ctMPt/atXCm6/PQ3ozHckVA5RrXA/IyIYgKQtT5qfXRCtIFjfDvf
gYt33c1uAut+6so8mPjRCXS6KyqmndkPI9PhTMT4pXFC3xpsSoFySWFJT85mZrdkjot2bCZ4prci
ERSejiCFK+p0j0s3dxPQ5SBrrwPxn5vuKaX//c2uwKZ+Kj3Y+Z/jnpP6eD/TPnIFMUYmb96Li1t4
PdaW+U2YNXDGfki76Eg+303NICahgqYUo8YucYnBU/K0qrN4eZaY9WMap2KxlcOPyKABDS/Lk0Ue
DVvf/8ewZ/8C3EzJtqEvJ8QZJngS7nLhj54df1xFJJWYngKKaiTZtCP30fGrSBzbMVas9aV2gWwT
W7PfmrW1aNmpeYuBT8xaweRH1C7Z6XoONJAX+/F+xL+GkY2qeSy5J0eFB6pVDt7xDhuLXLu3hOaC
sshAphWwGt8E+Ipg3XNdFq7NLQBmFIbF/hUNtt8WfY3g4h/F5GgfQKaR0ojBHbk6u1kIr7NpqGZj
9qN4d3FKWj7wtXHjvFC4RKkjyOZx+foxbZr2PI6e7uZXpkUlA1LH1FVgtwPeTxlPzMFXe55wYaLb
fF2RJAvMAVkwrNDYhVPdtcKCQKpSoRGjTFQjG3omh/NWRG/LTKRsXaVbhh241BzShKvzPNDaTfFq
ycpInGtsRr3fY+p4xb0wycMM0uAOV6UFK1LB5TCIqo0WlGZEi58XhRblXS/Oid2570GoB5ze4Ui+
6bFAfHei0F4EHpEbdaS/hDCl7baG8o6Nb6ohb0nLSXd90tV5uNUCoiKhnTmZkKeR1Hp4UcP3UJwY
93f061bP7G+b14wvQaw+RWNHK2/c2U2YEaEVJvrvo7l215UKuV6/IRIDvojytXT5aO6uzvoflOdw
OJpQXhuG4TmJdNQJr5cAJm7f4lNXyCkmrmF5vMyCMr6W9EuRS5SUfW8DOa+mXBVpMDKkPG56ckDr
mpWBaioongQSvRsClrYqF3UPx5Se0Gl5TPBZAh5mgKEwheF6bRTRs7pRqEe4hDZsSXSiQbS0QnZk
EuUe1xXAvtA+0FUeesX4nW2iogt4+mI88duS7NFPxTWFF6VvUz18iqd1C1X+uXDKwGmON08ZZeW8
V0nOAQh4cgttgqnffjGQcCr5xHZO0XL/3z5WsvA30IXs/sICBE1xlFFFMT+d6i1A44BVYiiGsfod
9K1GbQMmcchN7WDIeJNtVZzcPAAM8tqqpHWs0DW829Hvc/2Q71Uq4lcLzJ68VaOW6Ca6lKBrLP9Q
TcBY2uRJ+gCOfwejaisTpRRT489i0pKXfgua4nfkCxcdTusUWJz/H/cWD+dBL+5PWS1J9sJUwC0j
lxVABtTa1U5bNtNj0lTx0CPeUQmTOYARp2JiUk+Jpg9/cVmaRLulrv5ndU7/1yYthSPrPC5DBr/f
l8ifv2jJYED1qwTFNWkI+wjP7xfO6X+wx2brJBzOWINBiXutPEn67gtn8zsfKpg5ZbAusE1gDI4Y
HTsXXzJiVhwbISaMUjfJ+AhZOzrehs7ZkZT12FbEVLKxlgHlD1yq5LtayKP8bdDRogHdAV61zxqO
bR5mI0UNdhi8FqLdvPWCcDabaNxDdG6UNaU/Ss80Sdj1oVfijVxtbj/lKakcBZUq+St06lpATpOV
UMBQmGRlf2wWkhXN40I/J0vn96oiVT4raOAS5Fg98C2xImPog3zxRX+hkGxrkE9eLoBH34pnFDAM
mjnNoacFmctI6JigemVpxgbutdXXPajaFantb8QN7uO3p9WVzeqq2vULo8+yNLo4EfWwV84wtQNG
yE8f2tvFUoju00Qp4b5mvZ0C0wALUu/R8qZpQUU68EG70ZTCCG4hI1jUqZjayPhu0uQrw87NKNab
R6MmCBB1h31YTigEWzPqFiAx+nvkZjYTfjcuGc/hoGT8RIqEXQIR2GUxSWGTvNzp7unOt7+MpivV
ocw1Zfc9HBmBJA9mQylpIWGYH+lY4+CJTV7Q8TdNW0taTtWtmd+ZyN9R6IBwuPQ56sZoHu7hyhdl
BUA8L0c1e62g/Z8Fr3v6FjhBKEUfjhZz7SuIYIk50CAGEkgTvF/qfQP6c7jS9u/NwIia0DYqtgQp
luBN/l2vrTD+DXDfo010LzfNbM2AW/2C83JEDmWzLYwk4hFxDRiVNHWnCh8y9zvqXHCXTREw99JN
0rYXZENbderkYsJANm7eMZfXLSIksjXbVYm7/M4BWphixRFHpLwVHRK0Youwg3KO9Bfmc/s4CCSW
5saGuZrLhPyYe6AAi0+cpZZtlmucEnCuLmpsfdOnkV+mcYK/aqzDLP/FThIkaRNeAfe3AFTpj0Ef
FPpl3frT9eTXUn+R9U0xlGPhrQB5c5NSyc3C7yw/G0YK+nlKu67+4ZIAM4KZaLQG7XUvZM99N5E+
ByllageHDLaqsdDixRzy7Nrc62fvBdvHEMcz12+YcQtG1vf9A2CszOfI9hBljVMsSCy0ryqG2oTu
Np46Wcg0SP+PB2GNVKrIr8YICIRFnrHppOnBibCoS+o/0Ou/q4h7pRUB4AVA4GLmBvzlLRH04dce
0yvf6lw8LfcnSO4GgC1B9/EQ6bEohP8d4KZDEwXprYAMzI7boTGZ+/FDuV4vpHe6LUM6+bL5XClR
Qnd0Avj4fSUm76kbKWGAz4xJHYc7o9b4mPWmiAwV8b9BRog67IEUVrJX6QRxDZitF149n1P3/NfE
0gV8d96zNVSHMaaClva9/ho74oNaHjQ9fvK9manV9eo/sFt2Y9iFyyi21XyLpVT0ENzvOYAO+p25
zEyHW7GLCc1z2xiSClvcTHfXrnJLB4Bfclv/fpkmcA9cofDeak5Ga0U4GiHtY11XbmDtLSjut3pC
TscV8nA9ub5L39N3cXOmhCy/1VegXS3L3RbcWWn2PgWayozK9Ld+a1YJp9UWOjeN7nxJ2NIaR4gX
DQfr8Ce38zvB1eiYyUfpo4poY4iitwpnrne1rE4oWQ/23sQCoDMhsVYp8neCr6tQDg3hzAKUAR1a
oXaw75CYSDedW+qw9KWD8UYlB7zlPkgBAf3RD2HjYPo9v4XnYpe3B6c08xVHWIvLfunvvf+2Yztv
tXewVIPrLs/TbGgXLGUdtdrQCxFRMooOnW7xlt1HnMGZujyReEJHgARorC8s+xRFR4tcyor5RIEd
+iSCpwjPfVujGSlJYLVt3DSrmRW1udjm9Vk9CY5NymY4eSQ+EkGMlhcLsmUf6Lpo0VFv25hKLwzd
OUy+YZNlSKY5DBrJCujv0+OSywX5b0osOjFDcJLb2jIQheSt8YsRMXFGAdnxv364dW4jfIeIqXLz
Cy3KGxlZuchQvzFU1FN1f6LgkLcCJjpUMzywx7HMs2setee7+zmWKIoXHkTX6hLSzHCXaP1FDNk4
YWH1uQAxh/1/nKGmiIjUKaBlCrNcupqbztEEczyH3IEYDCR83dcB34592APIEUpLnAxqLkZ/2+L4
WmPJx0fLoWBeTVTtj8KQXF0vVxTDYwoYtF6CySrWpsl1SAxTNHTKWyL+/TBK9tcyeWhjgGkgOx9w
Cc5h9zZPZ278LePuWJ9nOO0H7QpiFhaOCqI4Orb6ZMB0RB0oVYuUN0EoQMk5QXV6ifuxM78RyfC3
sc312iUJhgkXowFn4xqfcsQ2mekmgxfwSYWavtUW1C2sdyUEPGPt1CJMSElq97rALO6eDhOZbPYA
eWeyGWZi1M5ZNJhpI2OKyDbG9bGGRkknlOZ5yXz2MlEfJyRXq4Tz4SxQPIeeuPXh/0/51XM6Jnlp
JAwuJdSJP115FL6xFFuyxk/BphdudPaRhRPcD1ny4DB/19ZDLnosoK/e4njASJvd8Kn7Ul0BMvvP
wLKxbrl0yp0u5D/L0hTG0vWNDEHGsOQWT3MdBz2wvGBre0T747boXDtli+Eqp+CYwhPp3xfUa+b1
gzwuaW3NexFlqXrd04LfdiMfm9/GvPXZ6gxDaL/W/H8p0s3v/Ju9VR37T62qv+6+repXyuHxp/uH
4NK4mkMAAFkyeqnBnxmOicCMLijMu3OgPuRbDcUmavz4a9+PaovEoH0tTDD2cJxrzwUkma6Tg6gp
jsLqOOIJMfFgaRcsZiPm0PSK9QwHJW5LGNBOwLAyv87TrYc9o9K2d+2Ud2JXfwx8tAZCjiVrB+AF
2jzQbto5C6n/Z+nKCRa3OoeUVYV3Y/T5VXMTE6enDg2AHiwRVZJO7fO+0Gtau8hzur0wPNa/pPMT
q6jj9EZr8q1zSDI4JTH5eY+nyCQv9T2hQqC688wFlsbxbh55y0aLMGpyIVroQb55FIZ9k/iuMbxk
hyeZ4PNYfl6xupn9Kn0tOg3AnwrSRC73n1/Cw8RHIQ67rINBb4ffzfB5lgSHE3S8ywSmOYAhScx+
VgGTTnE1wO7bv/kNdAXUhTyMXwq1QbpZHj8JSVsXtUtneYuQ+X2i8eLY++QhvdnZaktiMUSfuUbG
iLp6NJS0KbyNh8bNOSO9lbxIGq6iLsyXPc4eNwUv2f9Zf8kDKjK2uPyqV+WDy0q3bFzGBln43o/3
PyDmbCtc1VOtCamdwA0prkgTZz/6Zqse60fFURRsYZeLlPSe1KbqOSJ3KmZ7Ga7WrDQW3Af4z339
sPHyTNWqa2nmkuTE6f+aqCEr3kUU/kgZqMXMAcOHRoTwaQc3qID5jCX7wdphZ3fPn8RnpR3DzskJ
2GC2kkndCha1h2Sj8083IlEom8iwYFg2jHAwg6msTBIuI6k2Yx4SO5M94d8kAEEC+2uBJQNcZMaw
xPYmVgeDdC2cexigPBP2iYYFkMqFDyoswsXHcxxl1zac/kPFmq9ZnQ9slcJctnqzU/vLKF+ZpfsA
Jsr71FPhoKLSjWTE/z/nrsdKn4hEKi8fmknKIjMyr/WNZvYvy0wWyfBER9joxRXjGdhQK2BTQvhu
GkOzeeYqF2dGr7RO7t1gOd1fPT+rsuEVimPulSxrj7/ucBQemmuWlR+NC04wY5SFTOLv2NbrbN2Q
mOPSiydO99Yn2yUgSIEm/nGbmjwCEqb0IxFmgISbwy0u1PKoDi5a2spQow/rY07cVE35OlHFb8QM
RfoZMWaUn7vJDP4z4O9PKF12VI38kTHbCi2Mf8oD+8mK1T2yCPRhKhnKtix0EnNwkIM52lPz8Z/j
iHS7QYiPwd+r9gCftgJNG+DV3FoTry7q0FrVth6/hy4lNmYFwXj9vTvgcOSpvgR1kneJIPtrWQtE
wqKxXnGD/9STaRXhEea6cKkZS8J1/x5bgri3rBSMgEjt9X7aE9CH1tnezzdbxCnxOlarNwzoXdCv
6L8SMg7Gi3ebmqpWUYpzOne56yJ2wQ67WUCI8HJ2WjFmJd6T4MHpEer9XJoDHJyd4/2eCWYnicsw
JPf1HXuo+byZiduoDo+zVqBcUFlnXNqtBLC5rwxWr7BNK6U/EdRpauZtqfYimX2/Rp61NMjVM+Ls
myI3hEqkVy6y6qiqYrJ+TN8tRUei8MDeOTfMi54wpWt+gnurHYIT1q5IMmCTH8pf5lt9LK18zV6J
SCqG/6CrirwvD8KMsX6U6vHeN3HgwNhRUiHnhTFPiQX2e8tJoT8XN92rdcXThfqkE55zuIbQwD6z
ChauLBmSucRFNawhJu/VxsUHEvQRvdXTFhvAwe+34Pk7FmSL/FaFJyd+c7OV68HmWDtLwfOC68+2
g4t3gD6l8h8k3/aVE860BLe10kZvaPK2/tAMlrKnDf7e4zYVYzT07BB7vxa7CcYt9n2mk+jX8TjA
SDFIp8j0hA4inq0QVYfLAHeyJawMgaS/FFRY7kLq7l1B0GWDKNfsPT2ZwxHBHxAa0umq9rQw5p1b
PF5PQNe/Kfag2fOdtlZGFKeXFtJNunWQBpjxajx/v24+Ek1kuQkQm99VuPzPsLRn/wPRiIuzqR2M
cI7K68d3m50WE0N2HM6UpLzeRsPDc0TQIILfjOpxjoe0s1J3Y1w5oZWtVgdrckkl9ff1ohSSm1xF
hxgWoDnmnABOOVTFPRy6OdaClsOSJO1VuNVRSIJrykFY24aWAUjjRcwoZbScsvZ+JmMATr5LHHVa
TbkMTSFLgZ860YjsHIOGldOFjabdsaTFHnxpkno5dXSlSPauz++Hn/EnkkN/EsST/6BUx8cOkJ0f
nnpeXf55ZdMBLFCk8ilyLh07RhpArs+yStYM92fjXtT0LZ0SVaMzeIFLJE4gyySAeyPFbzQOI6Bs
7/2mMaaUeHTffYEqiDhvQO6WDMN27YuydiOK1+3HkqOw/MqN1Kowo7YjgaYX5BToMx/xvqyjRpq+
invrZ6DQwdAcmxd45Hxcb3Pnp4OFKwylrUc3vb1XEsAFWDdqGDLyexbe8f1usKYDChYLGd7c4r0O
P1eO1FJyjJSc34p9D+xjflkivsvPBo3aiN3SKGWvSwbYXHGiofTTf85Bjs80y6YGwTQ040O4eueD
r5v2Ks7BlZQ5gMonaKR2IgFVYLrkLj+oNvfe+23zNY+2eAjExOv/+ReB4GzFonBfTa7kLF93IPtR
NvRdjv8wlevFJL+qVQ1Tj8aRaM0aIx8kt+rHQsZcKRs0xNbMS2J8tDY7Z6wFV+cZTTpV7C9nyhne
NOsYhnRAH2JWm8ylzi3VJj8n03rPhf7jD4MPWCQCVer3uP4kpyLpOjqclCTt1NAFcNbJ8huHPBf9
qtD/vq7dxp610vx8JHpwkoUl+sM0xedyCDr3BzvWJzc1kYfaTzuJpt8ISoUlptjFbCvDNpuO7LPR
HyGMRJO5RdR7Xto9CzSck20Nwmj+/4d+3rOAHAFBwkGXwjcbof3nzmYg4lClaK98ziidOA+C0pJz
pnAs+N7ddu9VymQheKhnfsogwWb+u8KlWb7327W0XeHM19Cge+nlRMh4Yirf41JBrKtwaxGVrr5K
oo1kVzNM5H0qWUKVrGF7ISP5DhUm9xyWPjw1ZmhQotykZYHxnhqZ60i7pU4gbO3gCdgRh8jNYo6f
zcVZOZazmWdfS+g774f4bz7ntYHGk8nBjX2Juc2vl3xEljjE3aYLdVf3DrDm3RNK/Ud6+dq/4li/
gNG+jeED/la6f57GCzbSCnnDr/ltwZa7fldzRwx5ZhLQhJJKPxpqAj1orHp0KtVkA85fZXRqgBm3
QcjerkDfa7rI0LAsY6KDi4pHtOwdXd938OIdK2BdWxbZNC2Uw3axqAwgZk0Yi/bvFSgeugBRUGQ0
oRlpfhQsJZZQ2CORokU8FEltuPz5uqclsWA7/pLp+U7c4DiQ4SNDkYofjyVkLT/2KLXZsqhG70Rz
Jt5qMooQnDQEGjdVYNqGSErJe92vNXzUy4Jnh6F7Y5qeDABwsdsgjRPqOalXoUBSqnPLDt1oDCRp
2TpBfiudvHWhs0stcbpfpJAcbbqSk+Io7P6n94H5XUdy14tjcFFiUaERHJV6sBEhOoCQFFA56o65
3aIgt5lmMhzRrl9jBHPCetpLgO61AoYlG8zvgY+riLBKp+K7jT4Jmo0oGcValG1spSrvKdj4K75M
eFA3OZxKdFgF9nTWjALM9QfIJj8IhuITYng8OPvB9B70C8VQMmjUEJGaqlG6Y+bZwX/zVXSfH/zi
0MPh0G3A+SNbBAH8l8hyCKHcLEkdI9sBm6Ms/n9xoIRHjtO5N7QJAZAlnyeOo77PgowRs/TMkSuC
nKa0uDss8CwRSTcTqQVsknQ163AaMbAUJJaU+BAmLhxKLGQ5kYoKE8WlFMGErNf+T1MaNwNci1gl
YyjrClY/LWIPo2HDLDi2lBcRcTCl5SMAqTIpo4qiWG/vWPQQE6ld4F3AqI6LflB0BRjEsGv2KzIZ
J9WcfYnPCto9a/UhvYbwTiniVczV3FyLsXaKib6WkICHXNTwp1OltPCm90pcdb0WKlPVXnDLLrLH
CXjhikAYggq3ktFVXbpfz4OzhKs8e/M3JPeA778q0A9a+w0wKsBTMGVOBoKWLTUhg52NiOFGIUYr
ugG+iwI5NCIX+Bty+nODH81n2HdoqjGrgPzsWzAmiJwkYPHq3LHd1eZxKo+D/1vdLT10DTDNroXC
fRHZGytBOMwFLkoBVtzYNNmZn0YdIlNseQu4x7SioCsILsym9ceQmgYpRgoGC0nqrYp1DfaNcZ4o
6lZedHKgRum9UaQ2vLxI/EayGo7sF+V+lnLQhmKKfFB7v660BvGLkQluS2HHc3THf3KsNXw11RGq
9W3w7/dQ16MAvRW5DyGVFa2wgVFME0dCWQTs0SZjeRUQBme2ZHUlXKV8Ih5djRAkxR+j3wCpAzAa
JL8v5fZA6bSy4Q7L8jrESt+LDPxvb3dHASd72axGWlepwAh5/ae2PKXz/YoOuRe5YGLRIGtiLiAu
EoqQ4TKYc+bv1EHfRvvIp0lEa6rpg5fKtCgqZJfbGHD0YcjsCg38GV9OICYeNNWrFrXmlLH14Vo8
TUAEUWWNlcEW1dyTho8fKiJq7ukB+hzbpb9OwXLsBCWftT9Fm8oVMmg1DhU87JyqkUv0RuqTY8N3
euvLFREPoGbMPVaP405SNH/zZvp1MF+CyiRE+js6t8Vk6X3fuv/x8hjteTU8t0zyMKVOc87qcjSd
NdhGOcnnEjrNdJfi2o8jkCCBI7gVwrYB8H70zP0vFQZiT/n6eWpySec4S82A4ZSyyDLRJxWJ8t9V
Og+1OKN3MMkIgt+Y1Q9Ty4GGc5Rp5JIOAn4J/oZHHRA+BYeKokonDw+rvY9Y7DUBxOhuLVZfcGul
Ca4S8V5oTBRlqyHQMOqOovNtBRAOek6nM2DRFHd1GQkUytKbVVKaiEqRyHGW27ujt/dcqHLguNTa
XOwKsdx4HrArA+zbnsyM2owzquKmTxsCJsAkWOZA18EMCmw0csipfDwmazVe4CehzcO0IOMMPiLf
6Dq1Am4kr6sJgBahmwNzpt5XX4Dk4YXiYbA7ovxi7Sg0GKIJIS5l3WzPccJhJvbIT5sFpNjKLCsi
HOIb3uEcl/fUFDguuyHbIp+TdjUVvb8g8tAymsu5yPcVU2QxN61zz0EoBdIihKftTnadvjkWEQ6u
YESJysn8kAO+/mYOcM8bmq2eOIlZFmANVGusKHmjKYlyvs4EJd2IN+MLNEi/h80Kr4n7Zyw/jR/C
KgL2lFs79fqdim5UUyNevintYHDBWke5Gxl7av06nhvM7kZDQB6ENBJofa7RcYv3HCWwPIAKRhl3
P9+fO28VLFqhXDMpNIr9EqPLBq2L6e+E4S8066z892WZawOuEeNkgzxx+k/uDemIKYdsmGHAi4h1
Bkpf37UnJXJIsrdOffzCKVzg3efiFNqBTJQB5HW03lRhfPg4YsZv/eAla8zR+WVmdEiM23IHdq3D
Yro15eWf0BaYZ5Fm3K/ScBPGzDYvJ+XTWDo4f1XHlwDXa8jOMIaBrXO7JTr28svjHCR+P6wftIyU
N8NLC9wUll1hcb4Rzt+sq4LR8uopDTSwH8SZovHqKuuzwo+XLuXnfQ0m/K9xZJ4a7dikBIakjNmY
/4Tf8WUqlaVEa892dvSaUFO6ijVqwZRHxFnVxmKDsKs0vLkq5MlrlWNSGyJS6sOycE8vfRvCqfKE
S30EwBshoiUyo9etjSDjZNIoDj4Ry+H/IRdtMXD9JTQtFiyiUi4t+NRRwnwR8FvgB31ISaQeDE7+
b0RSMHnMCUUsumsbliGfMJ1ikkOyUFZZCv52ban6hyHwNQoZ0Ueexyh5J9AfsYhe7LFn8qblABTY
rsfEEakfc5TY05qwTowf53ZNG89jBhqRKnhq90XPYW2Qg5a1SL82x7De5TMDBcArzznJH5Yulh2X
xfPPZdRbGCFC3akhE/R7oc94pkCxlGjmhh+7f4/ZQEr8Bzt4SWEeW8tkko+AGvLuh/11d2PLXYwF
S2sb2alnUnonxH1VndJd5Z2XphImeQlp9NkPtY8WSm2q3pL6dp4N12OpEOauqMgcj8pd0Z9kMzs1
iV+9nrMYtM2F4QPYk7t67YQMN1nm/6FlJiTNSwrzD55DyerNNEESdjPZNWJ1n4fsED1iRulEs6la
3d//fFou37nm2vN8E5pw/hIKlFsuySj8qqFwqbzvBdjGhbZAPWjDB4o/FzwIxeRwF44rZr2GY0gt
HZK5hLWLvO2KY+k5//Utgy1ISWLVXdl8LRZmzU+IfeffxOPZdl6XLPENuNKlx6+6BWnXRZ66r0s3
/QETWbFgIg4ofL7rehaymgK687qyrtOQ/ln+bHndRcBlfZU5BjAt/Xf7mDEWMNesYzqepEXKrppT
5iYuczhOb/1IWgQLN5BvMP+fScdBqecV8IEHgnIhOJwOehcDHjNcT7kP7c4b/Cm7j9H0QHzWZgTv
c5M3FhSnv4PXefIri/VJylmqvpQqJ5Ai7eeiqx4JgmxAz0DDfYwm6cRNjqWNKVOPjqVop//z/DjL
nHMNz/qYLLusCUqTfluLdcHdQYLDhnnHbTjtFkEXiNnMh5KNPyDLaoWnM9UFc/+88cqSgiUy5FWI
RR0+egSQXOGSK5DVDm4nn2E1tfShzU56S7AR2mQcO4/6PtcgtH0k0ObDTE4nmrYNktbLyjQjIbDg
isejc6SP2YUDxtxL6wVoAONY9sG6mNYONTNj4ZAsk0hFeSqNhQSoKvJyYKHWweHv9kX+uVnwI9go
ybImaEDFO9ZR9lZaoLqSdv7Up/SwHXGqI/65YM2Pw/KnuCoi/duYMD4+YhJP/M4Wc4HOS6NhS+Ui
A/GxE2iy94WWcV+VzP6jVqbtlb5y3oT4aE4snGuTszujxPpwug+PrHKfEikKWQu7NAzVlTg8yIaE
EFdiz9OQUKQTqF0taMlnKesB7ktdckPUBPN5yfr2SYl5azOsK1BC9OyKtQ2LDIgBiqXLw2nSLr/n
NV0wmkhS4RlQSJMTxVevqDVkltermwRjZCTcTr5Ea1a+Q7pGmqNVbW3xO9MiryDLsa7t3iDhJUb1
qF+D4mwQhsH5t2A4Gk1NS2h2cnlguc8ug7I9qwVlAjEyOE9G3RJY8bWXgrou0IAptWABSa17c0Md
mD6oUowV9DCZSEMVzuHR4UEKpGXI22OyKx4MOd5fzpBE/7I1B5ZI82rishdZy3k+blvB2n86oWdx
BOhLk7JR1heKAmDlsbJ3xroct7U4gNSyADIAGkLd7ZzVRpQtRO8aGiCR/zPxVWhoOgulNu0hCmJj
2kgW1k8lubhUwLtsd9LySbw2nv0kVwdVmvQX5BqYhXE3VZ7hd5b5tnzf95MhtNM82duozOUJ0n38
gquRC5EMFQJB4Xv4K6rw1g752EmunlOlxeba1gYYhJ3GZlNV1mnMhaN8aPeB4JyKQWOl0IUBJ6nu
Ore7esBVQHO2oXQ7JdNf4rnTSv/gWWbFz2oswHF5iTh3eINOaV36lZoVLpmyCRv7zdJqLruEGdXc
LDWayOoz0UhaiVxbk2CfTbXUorxXXGIMTlTwC532oxvvwsBh2dpm9VEPenQi1OY0IRLRzCfBGjwr
6Vm2QLYsSyog6gUMe+fzjzlzrXpfwq/haQ81Gh4dBsbo7AZhrkIT/LSDV643WYbSP1fb7ZXQPjGQ
R2YuPUywNhSX4Zsz39gQXm43H3pkC92CLiDoQ6Q1xRlG7rbPOny4DQAn4pIh2ShPO6mxMY+sj/63
00cb7q82EJP2q8jJZJ0OXi1bMYMJD2rpb3/xFaarnZy+/PJ8M1eCh/BuVgbUvB6nDaMUxf1LUvSW
wYMcuswzqxHORXfRLfj9hSfOYTX2cYrMWxJPh6jWapWyaGWmlf2dIJhHGvxXslWSzk2t8hgBbk5R
I4larDcfE5jEJBBvgUfX/Wa0MNjqqAldxc/YqHkCMAgldWx0BDMWWoj+Qv7BaaHJoy5i7KfEqpse
roAassPQ6OzWh5P0SC7d+ZNJis3m8dLHUoOo83yetvCdKWu6lFOGLBnU2RQ6jbjiyJNBz21LFCn3
0mU/s68PM8cab0lZJxFaFaCSPUX9uEfcf6LP4lhGRv1+l63GDOHV0dtiE8AWpl+PcQ1ld7Rk2u88
8dBXp8gSPAk9O7KCe+oGjN2elSa+25+hTGY/KggrA5cH/z8+VcRy7Ts/S5rjjG4ermlX9xiJjrgz
TvOCa1/a0Ka6g8xsignARNuQSR0VZeBKtgSk/moBDjxq4Z4kJ4/eD7uUBjnaBk1rz3WElWpe8Qnb
xbtrdS7XGPrh5+c6MMnjNqwsDFYz7n1VGqZOfB/dmQEwJzmw+SQE6D/oOlEymny4IN0Yu4jJFE6p
lXs9yrm/m4DqW3PoFBV5TMroVJSk5d6G84jni6Nlsl35IRQkpzb4mXtEgajz6bDZCIBAmbCnq5+O
9jSbN93EiN7BExCI6vNLSkFw3dUUW19SnFn2LtK7BUmcXWLrKjQvrsGPNZ8aDbcqVH68kvq3HBsy
ZtqNejQIaHB8pk62EKpbo121Np+fe7Guet123hv7591lin1A51lyddgowXidj8nR/F/EkHastYL8
HUPxIr72vqojIxB467tla1+oX5Q5Wg2DnAp1j/Q/c/6cBVDGW52853/I+tBLJpsXATbzjdQV8mRy
k2MXcTgf5b48AI4K7kiUKq7OpBNxp0dqx1US4QF1KR5xEVfIGCAdsp9X0KaT/4HPLhnT2Gu5LY4O
301awfi0vH0X4DalauAGliBRVv/IB2uwfCDMKH4lN5HX5/VG1F1drhChFtnmNSBXozcO0KEVHK/s
BHijhqzRczxrc2CDsuW1JAKlqs2OPweJYEOwSaVWv/yzuhM1tfKehR8PAv8B7ECRid0XKP1u7ULy
wjzVStyElJblm1X3mggbcH1FveNI0z5U8WRi0afmDj94+bS+tb+053R/fgY53wfUYVsLYtfC5J8Q
DB7x3tlUJpYpKD1ndVsRidlRZiv5cg4Tqo+qR0u1EFK1cPx8123rhGs4XAALsWNKnItbqG6jbJMP
L1sRjEvvgeK8no7z3YQ2VOJ/aFFz/Si3p2MTPfwJbWwCu3zRd2WQxPTQ8T1jnqfnv7GVevkIhQVQ
HeZnJmn/WpzcKjqVhqc451b1pFRDL65ie3nQ5VplcwvT9rnm8wn5+DgMTr7z3NTf8o6sN4Jyt4mN
3oTQ9P8OJ73ETa1xV58cat7TSt6Q/RA7AqslOp2nWVb4JCwm4LEXC3BuCS+7vxwvRiFyQPArkrpG
d5ez51bMTAgBYTbOxWvq1GIiXsA0NF3od8EQkBWGWgq7BPifcxSactkFZ7YIjgwBIVdTRABD1HVJ
Ac54jX3nOL9YkAny0mRZdQhF39ngITJHgbn+e9geBb5LJ+v4WXMZfLYunaz1S1VdFdCUyEIrPGDV
+ERfDpVwgUfbvgpmhVB+phfpBQOvJulJBOxZYsMq/SLHmrnIIFVL/xAoPe53BXo2K3mx0cyYjAmk
dZTScHrjNgwweUyMAAljWX6+gPNll+nfzDUls75ggnwrGfy0TkSXpTikhJdFlvulYIL9Yeks7XZs
X13NJwdKEG7CEg5jKDiJG8mcPbBjQfxePkVDX799wwnZ3aOUfkIYQSnXwIis9oq8F2Haqg3tiuKt
Wa108QxJBnKRvruJjUiM+gJKTXramX1svM5JHZAn6+ioQxXEeJOoOHYHGu5lL1hjWb2FdpJ0Ccym
0DdeKm1hXnjf/Kj5dAMnGT2vg9mkSZK0Gd/xczkG1PKCOVKiw+uJp4MhovYboAttZzphJBHNNQ/0
sMMltDyCak+okhT8VGVtMSAArSbpdkUhsMm1wX4SVcxbQ0M+Yys37FGR+jePrWvxk2jc1dOYxnmz
HX1S8ky7guXatICAPgEWnLGDNmo5zL5g7ZVasTgHpWR3lxlGlRgG9yw7QQ7JAsrm2pk0iqmYDRq7
Yl114GFDFlZ3zbDO6cvJfC1MyCNkvrB178IB4I//vIruv5vJIDpxK7CZ7KpRYPoqtUUgUAAOZJjw
zci7M/nSQH9HjkCzv+if1RdG76fsKZIwIovpHskuD3gXw/2YObfgJi5+B8EAPBr0Ee9RGflGOKOS
v4oR8Ic4vpfo1bKZLhksbRG2wfotR7Tb/Pt3dMDbY5QwwjSqt9Sk2jMPdfKNju2+1eWhubyaBIBZ
fow7dpjgyK2sgRG8SHSBQix00QTv5QXgf0PlTB6WB4eMwnpdQlpQMsPCpWsVEBZlaRqO65uUIb6p
R7wRSS2JQ3Ed9218TU8DT6rYbI/X9Nhnu+d5SyOrIB+Ouh3ABPPxWWIY3Ee77znB5RTKs0oYf0yY
FJF/Gzi6PO60kST47FoahmdmfcC2IeztVvPX4LOkAK0HzZMFtIyIwKM0UU9Y+/MGU7oMciPXvLr9
Hr7ozhu8i3qwtcnJuAK5nG5pHuEIz8rOGohZernEB56JHv+rhbZACXRuNMYGAaWIoRcqKMwuu97s
7qdUlhEk3n5nz+ETK7V8bbRYffBIQyCFvnb/bJf26ArVkKVyxHFAjWGf+ojZL6z3sptg++7S/4ng
irRMEL10WmdQVnv7afSmR818xymcm0hUoI/cUQkqRhf82FgZVQWjMvkh4/8JeihjVVSBX5yC+W+K
0AtcvXrbOEgv8lo9MR87U3Xa/Tew6D0avqIGiOVsc93/0tHeXLLqB200Bwwlypc+Ee1EL+C5Q8J/
qnVxrtxmdVoOJyVGvy8ZooQ1Rc259Pk6WplsD2qm6PXBt01kM8rnAOYoosJJ4DHP8/SktR+rB6RX
s4wzlQiil3yDT/rNXjGW1GAHHlrMJt3Xknp629DhUnD7Ywb1t7gEqGAadTj522i0pv7s+ZycwgkR
dKPDXJ7P1I6A2sHQhdEVoebA0N9p35YI9zKLsFHjPu3TVPcOJiTiWa0QASX0salLuwFIeTfSuVca
lDXLXPsOSPbe1Ng8wpa5U9zAT4mb6rteJVJubx2W5RnPYCjg49jQACXmcjj6FsIDlbA1K3kYzlW3
sjruQnupYNbyBKyYMnmzxhcZDTR7Hb6AqwTalsnkq5RJe0ViqzM/NiCijvDhZUQqfrX3aXLcIPk+
YIGAn9gZPQRsenq3khwRJ8ZHyMrJrzZHw+gCAahJlp44hjT/DaNOmTcEPYKrhZrwHykw6AxvUXwc
zMYET1x/SrGvAYYKYVSNQYm7UB83wwnXX5Jdju1/4fo4SSZyjTkGojKuUF024+Y6Te1TjCPn9UYS
9lLjLCZU0Giw9mFnOtPKsIQIGtqXV051AUy72q1ZPnOasWplJmA4BANimHEDQz8EU6wKm0O+Zhh8
yR8r3qk6aGAJMA5t2yEdelHEV/EpQPE3dZEIYP/Wr4LFf3o/AcUMk28jMjmDnzUZpHxOjBhYUTo6
pWy0R8JXVVDsZJcEq8QGHNqxEUWbNWpJh/DBuqcR9AaIWpaOh1WI9L8o9bGwKXoNbOwX1xljILCd
bsZZT404JS5KNBi54Y5P3cvG+eELoJC0ZCNLN8KdIcdP8ONPZdO10U9mtsuanzViME3/2FjhmLK6
6sjQzxN/L8VNd5GFi3vCNmJrvmhwlNRH2Yk+y+9y0DRvQRIfm/GT7lJwe0A0CjfoRa+iPA3cG0J/
Bb1hj6e+L6Fkf0K2d9j9tCDh3xq4KCWyonM6q5tM6stWssMz0czO9EQ23oMByxLwLKWQl677/JUB
qwrL5lajlOoCYLpE249STnDEMxSvX6D9VMMZWuVZeZAU+3tY9DqGhBZD7JHdeqCQTW5wePJ8Js/U
iKW0IGdufdBFHtnbsFNoDUNO2qOHM+tEz69riZVshsutbnfUS5A+IcGCAtu9OCAJvZKsij9v5MOE
5FDI8udtj1D477+B2XkFlzE75Mnlq94eOSK1bYpXR1DRhHWkzH2C40D8gag7HWxzC58HSIDkVgkL
9WeMFXzPMAyPyDfuKRoTFbvXtxUcGFgHj34GIqFCRbfAwflJYN/iSJWJsB2+PUNIlipZhffmaGkT
TP99ysnlA6cWGk/Ulw61LwO0hIJlenOz5tVJ7/Cs612c8i/pwFe67mfJZy9+QRFHNV+VU9Gk924D
jD4us0z0ekDoBqq4lxg7GFBEHmmu66dYJDTIY82EyGO/4V8bxYsS5apjsMMOTGt2dACE20uUMONI
syzYRqk2ZP2b+GbPA4btiR2YW6oBMIHRjKE9fd+AJ/fBdLZK5rf8npjoM+kPWZlZsrR4uE5e/4TV
g07Qrp3SPWcYF4YCzLnb8fuqy71EO8teoTAwh+wSRUrUYrCFhV7vZdH5MTbemvoMs1axp8IJ22mw
mfCYKi/VaUcZ4YdDyPRo51ROFfbYsBkV+2ISyQrRhZ21Z7hgzf4xoqdiryMU/3LmoQbClPirrqBh
HqM8zoRjnvLDLyINjahxWq1VJ2uKrcmJfinsFZMNBT84x5aQRNlKTCCAlbRv0Xa+h69+D6x9bFxX
Ga9nUlzLfyKFvbftSfb22bIKiVLMFvVmbJpL6OWghKXb936mSFuzrek6BihlduAETVob8RR0bW/A
n49Gp3OTkQeDEophcGqB5VraCCodWRk7RJYEYgpospKwEaanjreKwKlk2X7d1lrx9PxjlhJp6Nr4
5sDkXe6SAbKxlg2rm9eEm7zBCXNGov7ehGRS//C44vazBB9No3OYzF7P/mYnd0uEWxYQjLjqC+4a
QDcBDe4bahf5EkvfyYC5ATJTaWe70M/MHv0wZE53RgRXQyIOfjmAIM13hlh1QjVH5hK5XHFNXMMw
92bXW8jtUv4U2QMeQk9mQBqbMP2zq8QLnbUY1Z29N2/ivFFKvtow34wmpSa8J6PiBsFExloc6ltM
L54yBXRA/1/BhzjTuiEm/51E09pZ2JNyFGTCfvzxsezvwTuzvs5DAb6CDwcKiDnQsvo39zjFMzZO
Dbytjnr3XLSF4D/84F+vM5lMuYKZ2yGPSTQ2YTpap2YnfIb/fbdy9C8pAWYVoSKz0l4U4924bGQ2
06CHBr+ltwjT74nPdt7Ld378wXyaQuhjrLeVt8MMfgnjsOi06nOmSdJDGUU9tNVCe78z2t/eWSlW
7oT7v/XECAe+qIWI6F5k66jpejmKuAuwdFpH3zCh2sBE+kgBmMUU578G/h3QZ7mEGqkxbnBh8FBg
mU+c6XoWL6iz1PEhkle2vpfb0i5UQQl6wf8bwd55CFGAlupTw8r9ENdHhBzSwZYjreDZpkpNrmuo
Xb/RjKDTp1HgfPgdOlEO3dqG+K/TfKsb0XtkwhJ1+1s1LWxBglcIT6z1Y8SqWgxLtArfDFCq+xFk
m7wKsRlGkmxC2+P11GDHCst9rtxAeUuHTmPIqwzAg7fO0k0UaEtNJ0PDoEN0aFl6+vS9q45QAPxM
WwDSIq4Wj9YtP5rTOPCNPYQKdlG7Ln2GQfImDzIR4m8iXf+NuaMg2oT7xvzimy++sRuYL5KyDgR5
K1UBj0C/BsXQXKvlB4WvEJoFUr4lB2Z4NHa4Y7EcuXkR1Iv69fHSLCh7nZD8CrtpMCdmh9Mu/WtC
9oY0fs5R9gwkbgTDtTTstQPfLgmxJvxvaQcUSdsBtLEtDTkIMkjoc2rJ5FcJCXgRrx+CRA00f5Yr
WpOUYbOa8qe445gST/tZh7HAK0i1EIQvbfakRF/1B6wrlWbKTn2ifuym6Hu6jvx/xu7dtjwYidlO
GhSwFkKqs4OHoQN1JsSdC3pnvDoI/1bgcDQndBt/p19wqdP7p0B0rRduRkTI5rrzF+uG9bUncBT+
QbghKFXXiXNwPQawwzM6mIxnfPBHBG5C11VNL/Uf4uERCreIo3Mx7+pktG8jOhX4Dyv83sWXItBh
PYTKCYyVCrn7fcsIhkH1XUQU5m3Hw6R/m+H9L4fpr5/MZPXM0iL+S32fLHPLvcsTjSAUmI1wW+d8
iApK12JctP0Yqms1p0pHTw/L08xJiKfWuGiANCgeTpx11thtzEr9GwJzKfvspQz9FwnZ2T8r0Aze
CTsCBn4oZzjxbgfvgRHAr3hubv/AjvyNjSvuJsThVYD7RlbNQ3J158O0qD5ttCQBSLxPOkbJk4QL
gL1CNOg/Lk4SYJ4yCLbdfPnonz891a13zqYkZsiaGi84cmK/BOUofVuoCajMz2GCXo7R+FMNmcic
RcMzVr/aBRgP/z35DV4Y3Yl0Ala66wSOXo+5fxubc3Bn9Zc0s9fD0dnaSajwmwhtzGGlr5vHZXLj
PtaNaJM9rBluncBSV0v5adyoOaOEQBdAnKBbzqdmye5d6De+PD41SU5BMoJh69vZUzStznSKHZEN
KWn4aNY4AUQllHe87+T45NsQjVKqdGw87mq0ottO/7xgiwZC5tJYO0f/K+0cK7yTHBVsT1Cos7xT
znhIdbXauKv1AWsY9Kq/bSTQPoqm56FdujD1DrgYtM+YXNONd7sPqp9cfJkg9emXXfpqARuop11w
/n79ceY+BRWlNQ0sPTYKPChXnffTgrtqISZsZYtKElqSMN8maq3PtkSsngqUBOWjUZOYFuNvk6U2
G9hsyLLNKnZteVBWWHrJAcYQwApUX5EwEkFeioGleu9Ib242/2zFsd8u0pSErrz0f9Qclpg6YNpk
y90eGgQ+W78l7Y3QHP04pMe5zdIf9QmdUWUfji+HKoEh8BtY4Q93BXtWYhhkMOz9RotCWuRxbw1n
pEyEL7gX7PduPFSYNMdqVbBbNkJvjEMp28dHViX9frj46vyWiWLk4fS4xOc0BGeVvJvb4mVwHGvb
9N//256D8bkMGcfXFi+l0lKbhmQCBpAVaxkI+Z23j7hGOMdZIx3EdpKUzOLPKp3Zij/k/7EbVgNC
K3NY3s3fm6mFfSM+XmHSvyMyC8hkMV7lHpP787FQcaGBNp5lYLOmMIOxvJbMagfxnICWstwv7mpj
UVfKCBYSDhmv5067Q7+udA/RXbq4FZkemYfR7itYsqjJPLSvR/Tl7Qciewp8g3RAWTWK8qvfhxrL
T/JrA4QxokFeUTT9ZIzuHHp10uEqeGtaWCrNe5cEYPShp1G3BEtXxbExKe4K4YnllLaTfOMfDWve
j6rEb+MGBTHisV8o7X7FnikRywVuls4dJ/i6MpHJQlaJGsOf3VrypUX+I5oaqnGYjrp6UAmmsLSp
jXBqtr+o4nkZ/10GhlJyyMWm56RR825FwQjjIBapPVymdbw3hpBJA9PI2bxkkJ8D3Hywq3wGk0bW
3wR6wDDA+10sNgq59tKe0+Tgiz0cOZtveaz3wIxmk/ts0pCqzK0ZwKmDEjZqnHGT8LihHJbNSBc9
3vl/dT+LtK+FYcN9lNZVLXWRDFKEs8L7PffVMOtFoYjgJDeHL8oIgdGiDnd0cg995viB3iFYY/Kn
Sr4ldv2DELQ4NBa989JGo56kvEdpBgFWpkTgpNrGkSXfSZn2Qgh246De6y5zd5kqLDJ5lweELR02
FUlZIvjzQA2xLelnszw3rewFqzz+uMXD2jqVjoOoOg3dWaoyNjE2Pn85sXClZNLEMwTX4uAntvRD
EMOOE/Fr6PlJVLbms9RoIlPDxz+J5fbFvqCklA3HMCydiM3YlymawKXIy3o5bdR0pZNdeqdh+Y/D
Y//ip8hRYirHqwyuMcq5tkzIKo1YAgc00yrzCG7gMaDkbfIKIZIdVllseiBHDq1LVnLH2CK9rulC
Zr+SVyR5Y7jAuHi02OfY+oneQnlcJau83taePmE5FTpCp24wmbOrWOfQB+A6zwvdBw0hXQsh4QxI
VOfBcCgLU1gLH4Zx0HixrkqQcKeQtB6M2PCLA1Jam8ADdSpKDMZLXRt/32x+JC6WR1WnTdkNY04c
7GJLeRufZmwQ5Kzg57FX2jUkTHOx6BP++VMBn8iBgj8ZAaJCYwCSlD29CjWBdJeLaKsK3YQZ0f4U
aEpyD8LdL/gTcrV4TN25RB+pgtk7a8mweR/r0/jRHqTbaFBt+hMdYfpK3NbM7Q59lGyzAsTA3hg4
dRcwRn58XaSNI62E80Ko3LpkrFmz039WAz02DAMIJQp00FqDYYv0hJXekZYl6rCfeOGIYTJtJtH6
kuPGeRzij87LbNETXr/a3Mlsb5nIw450ApmYsO4Q3CFDZGMG8mypCUMo1+WUPn03OeFZG1swCId0
VeVskyuqi/J6qD6ozVsJutS7OeEZbx8Z3T6UDiEJiiQfeqKPw2oMxDNDSZaDLiJv6W61x6CsZh9X
2iRAZImoy9RghHt54B5ZF+YU78R3hlZJEyKTdOP8uwwusSIdOIVqY/piXlteiQaU0AZzQ+u1V1Vs
dPb3HzZrhmiapbXRoh3Me4OFWC/4BKTBubyawU6u1tblnkrEAULFNxvVFl9vjjQnxUqx/QK981RS
OdsZozYjwHN0WtgS8GhckuwJLyo2oQDt7neiqwViXHoruYCKALfJoMM0w+5puZmaLLzYiymuGEfy
Xp+q1l4Zs9I/xEXezXrs7NPavJyGt67cXjtqY1CBPXmolHF7qRwp5+NXmYKD/0MUCmeEfdOk4SXR
OBEgtZ1DIMtwkmFxEmAeUF/tREBEDHTKmMWArLdeOxtBjC8cXXRwSqEaciWG6d4JTHUNPS7t/+oa
Gugdgh1VoGOlKlSuIuna4+XZLP4hoaym+72hm/eFxU2sw6+59/tVvK+cYMINduWbMUrjDGCu9yLH
g+7BreF+RcDRoVADCDUzSK2kbGrkloz+WZg7rfYOak+iP640kJVKjgHLvWJl3KjZ0xJrDK5pKBTy
7qwxXbyGsrKkbEnSK1w2F6Gzat51HYjJGkaMRoFwjStn7nbg/3CjnZ99ZuWtrb7wRdwP60tD9eS1
CpB5dPbMvoj4Us49jY2ycvQmaFtjeef8GeuncCJ2elbOJGTRSvZYqgiLbGEiQSJLPwTSbH6z71CS
5T5RDDxFWu1BkuM5MzYeqTuhIiQhGtCn+8k7YURhiRm7MX6DNgJkk559XolB1WsOlpUYW/76EQKy
MneAYuEtj0NvdEwYn+TVa2LnL4MafBZn1cMyB7qcXH2dcfxnaS5stQnCVG33QS8S9yYxkX3KhKzC
oKjmTRX7m/iOpEKYp3JeSEeMofYnvzaxriyDDHDlFllBttTglOZXRQgT3XrYuOmUQGZEh925bGiD
gllm2RN+9lfopsx7ubq2/5Mxz1Mo0YxtNfuUccOu3GuVE8Pqycg7x0KRTMzxU3NW88D11ckMLivo
aadmm7cc54CK9nJyrW1eEn4DF+LIgmrXr/1ChGiMYwWp3QjsfrJratgv2xePSD7LKeSqWOaVXqSW
ln8/j7CI93u4FWhzVwXzwsQ6IDbUQmVSaxzL/3xMe6L/W6bfYgD5yzJDcZLEiUFqKWGlh5zVyHtV
VbiNY6zZB1YUWuS/n//v69of8CRacr7+j6yDJMAlg3nEUNImLsKXcj2JUImEjdnkrnoXHW3vjYrY
t2hVo2Ggx6wYDVsJyhvQDUABmR20pH/cz36uKxCF/pjiB1Aseoc4VabudFfyaIWZttG6DViWKGt7
G+e5f0SKAjaqe1OTwa3X+We2VVo474UhgOcfbT+UkPjx/KJlX215VXICrWXsXmsQbCT6EKOgHl8H
Z93MIFxFDjQrRKNUwAG725AiQ8kOiR1qg9JV1oV5cqhku402dBNmygE0HV8UZDzheaOpQw1ucSo/
JgkC/mbvyjrzx3DcJIGX4Xn49jotndGlZGNyGKrt+k6bsCofCBGCRZeCO1Ch0pzxXZp/u2ARmNp8
EPfzASrGxd6GZLnoZEYKiIpD7ZfaCa+r7v9yEYirF/pUfxfAp6L7tbyzomo5p34b70rnWjZvIYl+
4F3HE15t/KUXpzFNUQEzmZ670l1UEbsRugusekvXMxgUj9wqauqZH21wAH2xt+30bHBp0EEQyxDe
zdUBIGcU/BVh4qwJTZ95v+eAirPM6172JruBrKeho/6/lXjcqBSWrYADp2WA/swKrUnsXUAAB4u7
WysVpUUWXKzkhPPN+v2zmJqm1ynq1viICV1vs/Rnh9v431DPNiPIXxmc+rJ7ET14vOt1gEWhHMe2
bGHBcDO9dfuNphEzyiA77x1SZf2ALWNeMNMaxP8w9QTaDwxekkTul0NoNtKcqpE87G2cqNajspIU
5Az9LvWWSK+3wBRyy3u2o56FA2MMNt1qABhgHJrQx9XVNmVgkyYDWk5sDdq6KzUX9o8brmTCaDKv
pQFAvQhDnYiw7fZxcW0xmRa5Wbw4M23ZeHWK64ZRojf8OLRuaMTXTY9MR7a/ZBBodAe1IeIZznga
yt5eOB8FWXOA188Dh/nCeF8+0yJAqjE+DNPt0ovdD2jNqb9LBQSWjd1sb7Zk1lCRO/TNW8k7gTQK
qh/EoyDfszcPQ8jwUYzostwXktSiSlsXVuywfHT4E2FN5AmPT++mczmT5E9d8fqnT6ZeDln/gNxO
uq2hKp2ciMf6jLdkDPHf9o/bimZCK+TdZK+JU82ChDqp0+RON6Ow5OxHqZxGDlJJ27g8tABIXGD7
4eMTfvtW/8BHCZsk3ghOLXGMweQMDsJ8lHVZtP7RSZ8f51Hwx/IZA8ZTpeAn7q6aKtxryCLheb3S
b7T9oPiDCCaRVce4aTnqwWrSJCGt7JlYgqQQBBaQDk5PWp9t5eOw+ra9niUixoCeKXPpUxe5G4mT
dos2DOy0aq/FeP00v/Mv+x0cH7jmCm241g5s101kTv2E0t9AbRFLIA17jOBTYGvIEw4ACn+m5uyH
Vq05ZOxeAfcXLU16lDb0CUHsBD/kkkhww8OOZiQ5POe+zcpweHHs0vyhJ2Z39S6NL2fy4ndwfuV0
CkZJ1QhoUze4K8nfS5TD+HeZd8optGnq6zUaYLLGbGnnbKytLPoQh/4pCERxfl3U5/Z+4JgckbRK
tuJjQx4WFdK3n5ju9NaCbUfL0Yd5ZW27k2F+QBAKkOi/CnfWNCvRIWKiQaQYH20zarDhVbjx3kC1
w0Ixi+1cqbSHOLWOKZwcK/B+O7xXuEX9JrXPcaTT2Oes2bxQJz5M936nATjPY02SxyGerFh2dt1i
3o4lkr0desX2n9z2IXV0SLiNs/Janh7xytTHtXR4a8Qns2iIhhD11Px73xiXob6JCzWR4QO/IOpT
pCC4zIPOcZAFiOkqLdhHMXNJMOTcpo1+c2RUehPLPd3hRZcJEyXhbqz6S3JTBK3oKBH8bHGA5LSN
DEe6o+AUMUVwteQP27S6l9qQFEB3kxKCceorbA9OkW5dyoV+E4V/5EizMz/SeD7OtFmHHY98HBdG
mNhBOeF4pb4V49jDqkaKQzTujIwTagKm4UUfC624xrgWmu68TiUYLQ6/6IZjNPA3cV2ri93Yi5N4
aUD8nknDX/8qzrQyUBpYpIB9D9POltt0lB7cFVu8SboGk4fOL4LNuhXmTwCCLxTIGV3Mlo6+q3aG
YrV61vVq89hIf5/OhvBqlhnGSL/7khp/Vt+TYgX3AD9R24tFLRTiHIjz7mzEUg4HClNUKSTcVgfB
je8ahXMusvtG+R+Ur1lQ+dMxuwfHSZa4UniHm41PMQnbGcrnngiXm+klhCqfg3Qt6whf9LjwnS0g
jsgbCPeadmpUvSCDYklNTHVktVTkgu8CTov/2t9MIoEqEqN6aQodJlzE98ANANCUkYCfRSmyN0LD
UixcA8YHJuMRyn0grenhBvJLIXvBe1NNC2AeAie6O2ZIwfl8OPI2LfND6nnthDxvSxkVkGno5RJz
GZL0EULgOgHpmdS10kPFuiYr0herUAqWuaFmvyV6OFB7tOtPv7cvzXJo/qEjTtQBkmdHkv19vu5K
bF0kaKiIq6mtS6RSgKd/NZGJKEIPRtzyLGvYnbjtr6+xaGPSR5rixz+hqrXbkap1IO53kKXsrlef
jA39Es1N+m7U4Rw5UidHixwUIj8odSF2qCq2Iy1PO4ZUCnqUO9+Db0J0ojwUmPxTeCPZzl1qehL9
P3F+YzeGtRO9AyzE2oRBRN4XzWYzzf/o85VJlG05hrO6tQ4rxQNkcphO5o/HYON9mJ1a6OVvKiFy
kRsJZ4HqJ5rR6DENHexgv05yPhK92uBFzxXCj5crO/BWy9D2kB9gdRJpqdcWEHHluDftPedCN8Ky
En5BT/7Z75iaqNl9ojjhY/8AW3WGha23VsSYwoCwpogCuuoymxbUxSm2eXnkwKU1lEmzP/EhpYrU
39llLkVlVxlz4cU4X1x8+fq1J2pAxCxTpr+U/ORM64BwlyWl3+5xeABQofI1jUNsCxuVDGZ4Ryh6
9U6m+MZJlYgx1GCDNNE/0YfhZFS9RIFn/sTW4cLzUhEWVWoI9kV0GYaAWs1BmAp0ZvRm/gRTnEB7
v6IaUj3nkK8iXmqNOCl/UiANb1grX+rJHa9lODo2Z4z4LuGzbBMd3CTYSTKxhaOSDRS/WmtIUaEA
J5UCmWAMnWhTSOJkVokKkZsuv5jHfl+A/6ZfHndEjJM7dOrwlVEBiP/zsjE1uG73AkLBfu4zfKfI
XYsO4/NqHaEkviif5FCOf7FXLLhY0GFjfCrm0jUvsWqaZjZOoteLVAYH4g5USC8qElY83kp/2cjE
iSNAXVTx9TUxa/mA0w7JCWmkwcnEm1o4FaI5W9ge9IGxiQIgQEkhrGREvHOwm57/6eTq/ushNfBy
Qn4Nq2rEB1k/y99n97/4YClUnHEVOCFr4akvXpgshAt8xbeBzyAlGNbsNViTR3Z+x880TqcAGSTW
eFq/3vdu0olr8UkmbTxrVlYiBuV//SCGK8oX+9PO1bYERRDYgGyCFKJxfBCi8nAsRaKLOw1LmwlH
2/MD/+w7qof8gQUPQAUaQscjCAlEQIp2TCosKXclUZGGt5WhqZEwUrOYXMCPIir/3O1h79ma0wnH
25wPg4ic1+3WBKXNt96BC5f/A6WogE+z0kvJhxvRbQ+ipE+DDKZkwSgru6cjPRRHEowC6kV9cRS3
WLBpP4mcwy94RNZzOiB1QcLF8kJ3mGcKiXtl5XOnxGYswGX0NZBQwjP3c3E7ZM5A0AAkvDrlssl7
q+9bNPZI/fiVtQzQjgmh7AEhUuxi+MdtuUTZ3jfRBEoOL7Vgynf+DXMPQ27XCMJdQQio4QjwUpuH
az2Be0zWqme+MsXwtlrHWY8L+KETcSkU3Sn4NvB5jk0wLwkv2T+/TAXRWrszVYRdfM+sJDjWsE/f
rGtlI7zObm+2aKlMROsjsXxsaMtPsF8UvumJCmyvuIT/dLPESYaGtC9wFA+lbct+RkUzEIHZPNwH
1f2UauRLkWgq78E6Coepp418KdW0IQnS49JZnP5uHCw6Oon/ZEk2ONSdp1kt/3GX6VRxl1sv7CeJ
i2M9OL6uPnCjtDmkOD61Zl2dRz3+9mkHXAgu33N2oh6O4sRTNpC958iDV3c9VSpUvCuONRtsUUlv
3cjZxODXtdG4JT3u78cCjuowbx6AZ886JegYcDoZm9mLrXQMOoZ9RqD78kUgbz3CKW0CdrI6J7bl
1fEVQW2NblYopJEaHSt4clsTjqJ31/DVkSU0Iuo3vd1Ol2DdN4Ehxsbpp6BqfwmvsFcEzKfb7Jga
aTFaTGr2p13oMay3S9zu3sX1rhqCATDQ/KyHdM6nrGvf6p+wwYPz6m1ef2r4fb2hyPBnEKrlV0YS
0kCxj/YWzmMaanbHG1pS+U6cEiOz7tjb2HZajCEboRXDfSkUW1GU8jgcisMJSjBPINzXoV4jpCYJ
Jw9F1cmfor9pJZq5fM2FRU0h0cpjZ0yHPNfjwo5qEyePgDFvYDsw4baPWMFSVVQDnQqweIb8sYv6
EAhNNEMaXFpktJkcwjgHZTIWF6Gf3x/w4HdGGJHE4ujCBwgsBsnn8QyPBBAEWrxc9gCtI2AbCPzw
a+IlNNCaad9c7H4EVp9jWDtnTEEhua87k5ujh2RQlOCYotAB6vYcKiRy3LQfPjUCWG6UwpmsjDPI
Dr27acIuOqKAqn9IjJNz2QxPL1ojKM58eNh8oHbHR4ccRt31lVlfD+wYc+K7vdOVyvTzhewV6QNm
tiR86iRFaKqZdKJMpfVln+MRgvqEY58g6WrJSI7KljFOXIBY8aOx0npr0hgTJKvuDO7+DXOCa270
vFs10hFRHI5VGtVLLfwDs1PrQA6O/+fIgYezRXGwSmh5HOtlUJARgMeWrI/bbX/Rk/DCImgl/WHX
BzwbfbDWrwym0U8Qfs8W+jYeIs2jE0PJmzaJBK8PY9GvZLOX0tmXlWiH2pgPasDfXkMzu3hf7Paa
9ygZaM3D4i1BmDRBfGYP2yuSvKBVuhUx2BYgL4RDpEoF5LZm8uGheEWaRCA5of98yi4oYSmZax/U
+QR7HMirZJ53vBWIbknoDi5/qyPDCgL31SvPxF4FeeJ47HVkkvhOPJXAFVsTLfNu2WDIuTOThrY/
eAUvbg0qUapStFqhdw4cXi/m2LPyfyInnyvLfyqBcw7+ELC4elnaFVE9Yn5VOMRmC2ZZE22qv6wq
5SGrEBCTFa2djzHWVw3HsmuoKKunq30zf/z7vQPYo/Hzp6jCzyjAR0t4hgiAu0rxOQhv5G6Kkqrb
8q3Vr230Lj7TI9H6KegMXut4GYVxSZtP3fs3JPd+JEWoPCYUef+fQdcM//SsxS30Lad6XXmCSm4G
rcG0pWdXY6cB/f47LNib6wqWyZ1s+2n24c1cKp+pDGxV4ag9f+ACiZZ42Y3W7Ql76ny2OFrNHWoA
O+CUSkaWecZJi7NUPndoXQ21jaRGzMpmXpE632nEFHYzZIojb16skV5eOfi3CwhPHKp0etd1wrkG
eNB/wOhDhhOKVa1WH7zUG5AOKZtkOi1aPzJQH7v8AdbDt8IPxqhz0RBblT3U31zO9LafZIgDjtoz
RKGJiW9a2Hj/M3IY8zHfcGy9FxLyF06hWjuyLJ4yNfxtH4NvudgX+4oXKqN8vguer/f/ShDIu58c
WMmd6Idat/Hlv+3gF9h8TNmH6NeN3H/+lXo/zJnqN/ow2emi5s8y0OR1IYBgTUUmtTJ4wjNGiON6
kTD2ELKKdhqlkDXZV8leY2S32c4wqF7HwSFBZW6gPZeO/y+PYp2qOHOQUvxJLzDOm+xbEDNXzP2c
Uqv128cmGbpIn1QjfHW8n1ILZ4aglqPIowECPwxjJ/q3fKtq9P2gqIthJaia/tD83Ir6dcHDUyk0
i0ezaq+9o6c/Wt9dqoeVke0V/qRP2CZLW2/N4DQ7E6io0O6XyEfiLRo587tmB1DCu044YLA8+zWz
QSJe4NCJsOAjnouLxUjtYWKECnHkxYIOoKk2BEQghCdsecyUhSgGeCh8F+1wJEcAm6w1QgxQ/LW7
BIDwac37QQgtKMQqCTk/uw0dglPlOGmDbG2OMO0K+Azmeo47RNXn2n7VCgglD7D1T5y9vdO0AW/S
xSe8ni6RJIXp+3gf7vkMtRgqKA2R/8rXpl1XJQ40QsQ5Rv7aQUz/yZlRafyhlSZXmh82Mv+anHUN
d8HpliCU/AQ+S175lR1cWHW4XygUJbxo/Fodbt5oDJE3g9eyrdXLhXrCJdLYsT9ZDLCc5LEAYhy1
9tzM4gZSLNqFdXtSnTxL9Y65WyDa+oQh3QNTBRShrJjzm0sRNoXbm1xccGmjERGgOu0fDucL6z8F
P4THewQ7o29At+Uee5tNX1balIsMo9saD0N1wY5N1r/A2DirM5JI0/4UI3S9ZJz5t9h3bt2jvDQr
F3ERYFusg3nH/NGsfR4bnlbC40nDNtHDyPtFaKhLIstfzaDk2LUZicUZxUL64aBC7aKDajD3W6Fk
x9rye4XBkAp+cbs9+T5WVlNzkv5PiA0iUMVxGjciSGKDEcTmv0xIQmKLNqSTSILBVfxdiJq52QxR
O2d5Z9w0c4lXcQNJqPDR8rlZaXVHTywqAn9CTANCmxDQOTw7sj15n/RVFZIzGGbr66qzom9C9bON
9JIPePeVFFFU9I4AP5SmX+TYb8DdV6OCokthApDytXC6EvEF10OzcXwP2bj9Jn2U4MnBbLzHAl21
7OCldUbGrmV64y/F4qFqGZVpCkM8NDdsj09lnXADx+Mn1r6KxcdqCcMbldP6kZVJy2UJDFGvXp78
NyqFy3BkHK4Yr/j/bQER7ax6061EQphpEhmzI/f+dY/LsxQPKsVDHKbYrIgorDMPQ67BbGVYCl/Z
ZfV2dDGaeOY7AUoiEDDAYGbEzLWO3UxpHl1xeN49rBcpjIxWlFN4ZRGla1/DcQiRj5NkyncM2jZY
EHOAV7prBdScPzij5o1UbgpqsFYqlDkjrBTBJSgtvpDnXtsgWOeDrF3ElC/iq1gGiaffdmiX0MJO
7zM1/VOSk5lA2Mty32YGdpDX371+2I7PV2Gm+coma0vpKd/e6KU6tSZeMz3cwRgrALMJHbPluGht
lT1TUUeYUegyagCYh0/zZ9AK9PdRDQY4qAujtJyLU9L0pTAbZh1QoX3iiJKvchqYmhEfeU2912Sy
zVacWHcLH759wSdEeBX3061wixHk+2WdV5zA4SPzujVQN7D92ITYHxRJVrQmQqTYeaAnRZowG1fY
E8WTpUT07PR16saiFBE/vQj5lRKwwpxOfD7NJNmV3Ln6/cTSEQe0QcGOTujYgSRR5vZEqqRz2/pP
bAZh7fyjNEfg9/52daWiqwqvP5csdbJ1vV3nM+pXmkY84fwmrFCaO89LfMt09T5sGsi1qtWhU1aB
a6FRjdyi/do5QtPaYDjPWXfIuJB/i7RqoVEQyTxkKz7ZAufHN1qNeDv9U1G4GwZqkvsAWC95mIio
LyqHkqOEa4divRjlHRMMdXDIdBhI24PpuTD+8dIz1H1xr3VPpL06Yub0os5y046qa6OYQI/DCA5a
Y2Y6Vd0hLg+OHKXcM/uv08FyTwQY1RDy/7ajv9cgamtRSFwn0+KNLdYFlwnIqOBxh82GgwY6PHbp
OnbGqdg+g5JsSIMX6VCVMxNfICEjkpjPJf/ywTQYuhJH3xBCurVeKm+JZyzw9fJH4IOMKe00ixME
AnKZeNYI0HDGX6NBaRZmF+YynDJGbTvF0FY0q0Y/LtbAzsFYnTmXKg9GDAW6M0r49IOXAJUzzTUB
azrJlYXOQOfBlELWxbsRqbCocaJTWNaK+IWEnxQ9L+CSaZAER9GNCtuY67YazMWsiHPmh69b3AkI
+P7YCFqlWdf2bbe6URAJdKqjWhNyBFvqNdiSfKf5YP+40JiDEGtnlxSDginGWk3RasV71NAoEqOk
ZadoGFIM/dhwTpRzJGQu/QjJDJgm1D4U6nrsR+u8fV+OznrUiKbMh6TTwB6j8CaRJqxkvh2aBAjY
9d1gnerbeydzpclIJMWSX4mAQj3rePWgdBkSZP0esmaqbRzOVguwcgeoCCrKi+e1zhMF6qWU5DyR
sARQ+dCK4BZoZRXBfnzuN+MMPWKWLiBsYbFwMsORtak/2Vy6Nc9y1RjrDHpf+oaaJgo+3a6ViWa3
lBGl5oy6pzAIoGADx8UU06IipZELf3bViTYd58F18gvXlVEcqRvKrCJvvtRa/0K2oCOG0NyZJxXW
JPmROEsWC50Yhnkf8NYvdetFrUdWP3lilKcs5fhY9JJ8AIlJbdFwznFOpxH0l2vnPj7SP5uYxLR/
sopXkPOPW9sJFczhANiFnNtPmqlsE1pPb+nbSGulGoGmIdIySeZgvY/ntTyPCdIU3JibdRcH6d2+
N02tCpGJfcnu8arN/zfjf8NCWlxzRknkOLPLRL2K2r0v9n56Gh+VqebZA+1mddUo/bs58J7rHnsf
ZzKL0BUmTAxSaoIFBk4W934hxQTLL2idGkCiRRrqVcO1fecGWUHv7hhINZdTNlTZmSCmXg+T9XSB
xeRYmmRgq4iDHH1+PizqepMKkslE8wjGvm4k4D4mt5JX9wZYnRi4/B7a7UYgKJv/mFOs5ou+kd9c
VnEYHtjmLh9SC5QsbQaN0Z80LGJbKtyWduyxEH0k/Ge+Bw4g1K6UWr5qaD8sd9/t5cpzIw8eJ00u
GAsijJLMjUQk9ULmsSiF3j4xNjQzUeo04P/OfKiE7XLxCBQx88vQChd9bcCMkSGOdIjZ3UOqBtpm
JmwY7dSYRdIbHKJ+zguUnIxyqgAXVgOZJ/rqr1Aqk0FlkeXNdAHoGXX+3iv/qLggjPIOw4BwBWfk
Z/DB0sBzjDVLLawisRgQvchbywvF9nB+JRnJgAyURw3x/q+9937Vv+Om88i8NZE5QY89m8ZbA3xa
qIo6d3VOTSS5dk7Y6M/jXrKdCxyDxjcyxGSdX3jm7C+/2CGjtrfioMli1L9Za3CowD1rtOA15IBX
zU2Ruvwmc1ZeiMwRR5PXuqVcWsJrEaXFXH6JtgDIrfRwI3g2RNkvj1HZk+VQ5Jx5yiS4Skr1tOIR
RqeHDxblCc3kHE/5bl+ZH2YH50XdsjG2qoVFnlhw93hV0A9O8EYyx9DQb3jn93iE/5IyilfkaA2O
7+gG2G1UKf4K6pKGh6vyTrAjWe5tb3dyqw8v/lCwZiGooM/RL3wbe3k5h6n8WDMbwTG6vj4GoX6v
+mygg+4wSI5Uvx26eSqqa+GZoobAhUdkXK8xgE/ehIYKKj2uS+wOajITIARoNRzwP4JYqAXrZo1T
Zxa93gMMICdYx51uaC+5RUVkpxfIPl0hyff5JGCgpxJA+DCQ+un9gmvCeleAX8GzY2lVb1L3LGv1
kLpYRVTxEVTeA82F3X3a8WsRm9EPMMeO8H1FZdwCqCqOu/pD/MatpWt6D9d3xAeKYJQBBU59UL5G
+J/0QsR8qvTIIWoGEb2VQCCg/ZTsJghhzbjoAton+62soL5KemLZiGvw09G5nsl0FHyZdLre6Q2u
+zEaXIV5glLB1Z8ZKlRvtSePdXw4lzE1iwBX+XXten+nHynGk38MP9HXmOT3IDPjJ8oKwl7yCKP+
BSEkY2v2oaGdAieu36z4F/vi7KEXi0sovdchSQXP2eTUcYbntM2f8ixmMUMrtHo18Nzj9QDZ4e9+
QXGXqBJ36FCitvevfegr/2pIzj9W/WGTqCUTn1JoCi0ay9WhhUq/YIghaONb76d0QEAN8ULMGb6R
RQwEJDJ316wRYU0ESb25WadRKnksqbXGe10qyjylPRJ7prxMIhnMht6T9Pk+vwFvRDj81IGEw9hT
YvLqZd+uI55Qp1C6/PNfgh55+EiQRqeSW83tJfOQUfQYGxs6UC/xZnIqhPqyRKhxIjI0Ey+xMmPS
j5oPpQmmbUIx4HP1khlUZAMHppaOe1IptF+qZsocdohKdAuyNHXSfQfo1K/SAWhaGc9kMmjiVDiO
7Ie9HmbqgPDky8wWfZiMs5mVOTZurQ2ahjiTFYeN3sfchJVfVvIsZ5YsYjDRbQdqIsGE5jAEMjWA
TlsaOvl+z6bB0JXGk587abXDygWveIggPb5eS3UONkYAI/4XyEXZTJtkqva4KB9H2pZwnyyHifEF
OwXeJdJ4hMyS8iI0q8iB9r5ceJbm+GBsFnTR/syDu5FK9F0Hp2woMe3uM+SUse9BE5MHwYYhlzeb
eItdy+1zUgIf91VawFMy7oK/cUccnThaNBYLLphyRsK/1NbUPNbEu+Y5dXOebFzIW3DBJ6y4Oidc
63so/pNZrY5BKyVH0FXbrIGxuSkKslMyoTfswD4Y7MZ0p+gdqOygzYXALGcvRhm0wAXS9mnOOnzN
XgaBvgviOvpc57BN0ZwrSzALo18wYLRL7/We9RDuNolbi2PYduVeJX/BS2CKUeNIxwhn+v6qhdlW
M5yrDrTXsoP7LSyVuxIfRu2n61HDXcVfxbb+02+TMQ9WUdji6y7ATV3w1BEyiNTLcuN8IQ3ZBbg+
dnPCznpcHEk4PbqgJ6u3CcDGo5lYnUoBtsz0NCxLTaqcV7FlYharp3YQqD2GJBpVnmNrLH8QqRrP
h2PiYSZehc2Izo3Q6wmSH6nVs83UKdmMZ+V4TFdqs+2e2/dV+CQGw9RzfERWo1moVHF2SVTbK8UU
KNk7zNFvIq79u9e3+YhyyOAMttOqypDvNCh6MRjLI+Q+qkAZ7lUNWhgAr+Bx6gkEkzxAcdj68/Hi
Xa7VSaAe77xbKa+JuA/uGaJqmRE/HFIh26WW5UOLOz3CTq0nOW55uBRayfOp7hpv8bmNs9zIyi3e
VpZBjMZkIki/2Ol6+VklL+dZ6sKIgx05+COUlfryrqcrU5IHIRlg4l7RLaYXuDqhFByNfChBs4Ef
41pVi1n/RUXANbbQDa1RdWpDw18pijtq1rbdKv1LmiIE02vmRvw2DcY04ecv8nMfBZppXEHbyvUB
YZrgQq2oGNPRiuscdvT2BkZ6YT4rmv8uoxWlfxP38+z87StI4ERsM3Vr9+rTZebPlZR4l9Iqi8zl
OBQ8fK0NTU427iiIigX1BPZXvq0/WbUQT8lX6eVB4sypy1DBlMohfeTATqDD0E6vhkb15m3ynpyA
n0kEKmNZXvlrIQ8UWgxpfhOJKMmN4xHG3b+GUYAzqGEtih2KfivYP5JePLQuSoCQauqucxvVUc9m
UC7usekhPV7Av2jqp0bDv3xGFYFdvg+6pSSKefbb52kZl1M3tK8uxWlPGJWtjDXqDi6vIM0CHX/o
XrjV4bL90/MuFiH8M4B3amlGUJ9z9AHHVlUqQWALxrUWGCeANIDOEM97/Lw3aSlRKActReUfcirg
d235yeqXLZAKWFlO2latvQ9BYx7A35GCiqyYiFOg9XxSvO16rFsIGy177SMzPj8e0phglPleEhq1
M2lBYp5GSrJ9sa4ciEKCFjOHaAHIsP9phwu6jLcKJzWwc/mEB3xTvYOkkKwvzPW6BYHXisngSPv7
DSkSK7zrMbpQzZj9c95tMjzUQgBRcQNEziw6iJ9qJOuczr7jybic+hyO7OfcOe5tu2PY2exst1k0
+p4qVtHbNEnvtaGtPb9x4k6u+jPOVIwX9svVgtJwyltht3lpZq33O3IYgDA1/2Knzs5QXtOG2GOm
nxsedACrvaBKDV9/+8z/fuUFDliOkSa7QpMG9tMjD+QI/yxETC48JgFh7VfiG6Ynawtw0gTZ4MPj
c+NoMShrupeii6nDSZlZ4294sqapiGw0lwV90isbRipJVPCG5j4bywdIJYY47m2eCPNmEAJJ1oHz
/b897AOaCPssHHTjD1bpZuMMLQeT7ky9bkTXEGRsgKs//EVpzOr7/wzjw8COByxy76FOYXcCSSy1
KNBJVg+m5Vnu+zWWOc8xZJjgQJ0vjnzdDk2OSVHVRFiFsyRpoyFXizzWCOD1kMJ+ZrJA9zHGRAG/
bB0ft4x2hpsBTA7xwZtu9dwk8ugvyrWUNID03RKHMpIZc0OX0763qBjS4IUsL9n6KOD7Im05BoTv
+pPdfzGwpm8sv1vqxhjfqEow+Gicy3pY5Bofq5CuAg6uI+oZz8CZGpOe0r5r5dZK+OuPGlqnfiqS
sGc6ReRWKKVHh1/zwMrf9dgEvwaMwo/H4HuPBY6VDUVi/Lc7HMTJua5iII5TCpQSRKrgDEAAUtfE
PJcomnsCBPcxBmCJTQMw52rZ6NqL2baJ+hqlkbssq6T+1rHYsnFngviu91zT559aiasaagsrqIXB
B413rwWcWDBY7wRCcXZPvhTNOLcBoiO/clcB2V8l2EbcmHcWjDrBG6OI4ITiRrgL93AIKHGbUzkV
kelg+PSHoLsFwJQIXj719MxScsRTGXp2B9vZT2UG9ybfdzHymb9KO+70M1l9vegwSys+tqwiLC0e
gPyQwCwKUGzLx9ZpSfyL15F7GESkvZMRHvavJlEHuO9lRLYKWevWL+AxyCgiJhprEjaVxkW5EsJR
tvjVzsxAJ9uby4EykfYXXQRKXqmgcRpJcbJ36pw59GEPXB3NbQsl1n0GwNbDJQS6uZ2Qc8n1gP7g
gbuq1JLo9XvCom3Utjj+cp/hsmG43Dzx3+3jZUtobT03Wkc8V85Z32qUqCYjkvYbosih7JurwEHr
VelfhA5woD81BJcElfIUXpJ/4L5FEX27/Si/4k/bTBGB3iNPv2isc2MYReX8wvaCwtfbpYQgKgLl
dcTEum+/XxcR8hKlKJS+ik+yWt3enuyAkOi0oRjbqizZQ4/ag+3AvLsfSacOtZaex8aIRMlRYN0t
9TVF02icHPvESXrwDWwS71o+WWFHmjjzfKKgAxb8fwjj10qd1D77nci9XKUH7miHV8Yo+NMGJvpk
V0IysLjyp0CBFUh7aF9p89FFVUUAxAyNfTm8gAiUqdRVO+ytNotaLbW8wflnI3xLkc/O+bvH5Yvs
qHf+12plazJ1Pl4rCWuDxzGV9Dor+DduHoBKHo3din5PRsn7zkorriB5JGF3lxvgYptCGwmFYEtL
x5VdjWmUaOPRSBoa37D6du+GOIS3+Pvamq/zpyLPtJEPHIN/vv5F6sg0DiaYgCpRlSV0k0xDEFD+
E+knHDOK4yZjNf+0b+SJy9eT+keV9P7OA90ORzbuAjWwM7lJ3n38nMIcAh6nq5ZLCfNhNCgVMN89
rkH3FFmeInLOCJaZJsMLDidn4wXiV/bxpuxYpMgjx+3rh4mH2wqiS1S4GcGAD4kdiAOgmrm/FVb8
Pgwb/cLLDRaKegrDpQnTiZoHDJf+AWB5Cm9hRy0OwO+I8sdWSlakGMOYaDFSWb3alsu7abOhiLQi
voxZUjXbycOBoLI4Hi2qiBoJTgcAuuILCDvezBymJoQoYhlGbSB30xtuU8yVeMAbJXx4Ek4AUNVg
tdQhSBAYRcr6vvO6J0syfOL5DOtZoB2Zpkf0BiR0KuegPWWWngNTSzVs/iLiBCrlJEj5NDLDuNRD
9dNszWAajZDf15Vhv8fhx+dqyRShabY5m7wkb0AZKSXv3IDeMcp3v8dx2I/6HANFUg5ZftCXWetj
pvZ983lpj47vCr4C5j4yzzYCzw2rX2OlOw2kyc/z4BuKWQ8DZfsrhlPrxNsnqVh+/LpgCnW+f7zf
o6cprrqA5NUyhJpt1+M+eDWkPP2mqq9j+ezekAVJ9sTpfSRWSNs9JoFv8XKL5eISBkVfXBsdB9Qq
FTy2SjOwCjPUjrv97v6u9VRHmRCaJWMHLvBfQuOtSaOF4UjHpVY2Pg1Wx3VfI2PJLQ1W/tjsl0QY
j6Tv53ea/WRtmZjR7GKUGtGDnTW4GLsetDvdu64st+4jY+k296hcQZyegUyKCwC/CEjDIpfSAOB0
KL2fdmF8xhRnUWNG+DsxESpK740wD3cRTDc0gPKgdwqlJMJFqZ7jyLO7oIz5dqOw+/15Mi5snQye
In3v3ajHj1ZFQhzEiX4iiQeobwjQ6aBgDtFHPMIZSI2J+AzEl8mJv/tAZpZsWlxKirDY2pyEPuV7
2zO4mIZm/9n8tDX65e06pOVKKPrU9JUGYc3z/77LR3UN2iYsqqw/I3hlxkW2nsnLNrJsHtZxpxcM
j69UBHgI7UwbdkTBsZuSmc2XpTGmxlqWHnZoPVUzTfZCTWocalEGLhzI9jh5UJZZvwOvAHcnureu
Ro7S0Xb3EfN2Sk8ydciQkG9BQQWpbVTRespkO7G7QlPGgRckaTqU6WKt07wTqYmnZRkE2K6B8OHF
3bctAbxrr0b/ekQwCVuNEri16cI0qVBV+FacSlP6c+clAhs41J1uJXJ0dR/F3LK8CsdXRLqSNiIT
Sm411Mms0utz91O3AFT+uCZ19v0oinQOPX9iDXsT4OXGG8Rf7bRx3MKiH5wmL42jZPpf2IqAmlzh
tza8BhdYk2edLMvt5K0wfqW1VgPeLHbTZmCf7Eox0XZZgQqNKAIMUd/5g8ptfn47+ePQZo73rNos
vRwqmlvorYq/F/20ZE9Xp9ORS3xKzu9mA8TYnR2PHQAxhh9BDciSf+7Zjkh/Re7qvJGr1alFgCUe
8a6WLqxvsnPXoyW7vRIFiWhmDJfGtIlViNyKk7fwrSJ0OW4tyYP6cdNT4XR0oW1wjNhj9IML0Nll
S8HtZaq+UCcubPqyMsvFtzIBEy0iDWX7oOpzjTwAadKBLAkunYrIa9BqzQ532RDE8Lj9gtIsw+jJ
j6gIbLrZSlKXoutazEduQMdlKQp7312B2XT8de17NZBUsvJq/fu4aPuotT4ZxgyaayJ4Jug8y2/M
f7o42E7H6Tw5QnQfQAi1pCwYlTFf7SasqWuC3CM48iSjDL07zpzKFUBoJQ9Jc0Gshet49YIiiPek
BB8vPXxS4xtR2uuVPoPaSIQlJHxDnDPdOeIHnrlRjD7yJ0jAWe2C7jGcFls2NXNH6fyZhyEpc21i
GSpKI+PgnjrOU9Ia91dfLR581vqdhtvf7yhy75MF617Gpko/4l2OaLgS/4uJZczcuwYNHapJ/2BH
B79eSYEwERCbsze+shjpv8T06klMqrQv5vdsBrapBJdX41KtqEaaS2nu6QoSmNY29mBiWXRIHPTT
lSlaqRRWu/pvBs7iF5udWwfliUiqZ5us06SPyaFlTY4SI0X9n4djUJ0ocN6PKJh9nBf+KW5BcHCk
v2ALgYB0g7iGQenMBg+Ua9r4PNbx0fucya+FKIPZFOd83aK4LJBcxIe47mC7LVaADY+BUWdCzToK
t8+lV/m/iZOk0jkjavAvTbeWIKwknhUX050jqoqoPOyyO58oSFItABVDe/PxsyI2zPdReL4ESoG+
KszV3rhNImUkwXIpbPD/LySbBNz+T7MaL49WxT4AfgMHVQTM0Yx2DZAw0CyuEolB28w9RgjRejTm
758SWEPHoFXOn+QooQfnFGZ0+c9RAD2FIfD/4B3TuBGrCswsJluzR29a4BxEBQlmakfQOJu+Cpw9
D6K1zLwRqncTwdVHQHhojkbIJQE2MqC2a1M3xNmc5of3Xd/YAqXl3afZgM+Kgkk0M4vC1AZB/qPn
VIJGaCGIMxcW8k/Jwncn9boSHw5z3qnCajRu/kRPGwVU8lMClZI0s6AGAgCGIzVyshhPauFOM8ES
Ud+n8Ju4aCuoOSiS/1AbJ4tfbKO2d/oNJFW1P6L4Yhf6FCpUfPwJGx0r6BeCVtj12Qazj6lcF/Nk
xm5J8xUF/Ak2BgyRT7HicQn76kvOxTSU/sSUk2tueOP1iUF7w+z+b4JXfVpUdlQWdaT0+HsoAH7E
iS1J0GGnZZqVFL5iU5RLj/HGHS3JmpwMq1NGO/D6okOn/3a/eKqxG2DixgOyh0bgwMbyLUXGBxkl
MH4tS+QJJGM6hT3+680dlrdhIyrr+IDrL0fHU4KN32cGwCqAaeyEWUwClg9Bfz2uNik03saXvW65
ezJ68VDZat9xWFkIhC42frfnzxYt3byA0zQLdzGsl6CxAvGJzowSbZDOTGYje/kX4VVm7ZfA6sF1
ht1zT+xWA3fjTd6KnAGsNz7v2gAAPE5RArZk2k9nft6seQDmtmIM80ohfsyM+4I/tfW5JEkgnNpt
+J8UVYnuBSqkcjvXgv42+d/4ZI8a9n8Ctk3zrfRbeeaxLUGxqG7UjwzwrmnwDinHAGfrBCe3qbvp
gUElt7SxfvXSy+q8NGf+NWN2SmP+5p9/EPRH85aOJSxCv/lB8gS0Ng6uvG8tHAfOePIeWzzLpngD
yFF1LOPHCgjGBlOT8KXb6BPPFUKK5jIZMPM13xWpfsQgkZdEpITjRsIh9E7R8bParQ8tfnvX+jsR
iuRWulPbOdM9i1HTxl57f7VchR+bSw2ziI5qp7Es8YAzHP+1byQYb0IKku13UUIK0bGc/R+AyKv0
kLpb/oUyTCpfSOhGTCGpobaBc3VCAHXRYWDg7BynK12cZFr4ETv3cWx/SfiCM+PBfgSvA6gGMZPP
mZDwHL987A6WKUHT+3OxxfZnQt6OithVSXLbNd7N8+Oqu23tXUMFCoJnmCSXDnwpIxTeF2IejKpB
Uu/gPnYV8ro5n4G/QWd6mae9ArXIrKwnaGkGXwNvlys+BrMzfPmsA8RFuCmD6xGPWo7DSKmI00Yx
3TN7IQnEkSEciet+E0m8+4rYZRkwgsn1ZqRab0TYFJ9yZUIo32HWlXEWkLWGvH9D6pRUsABmHHVl
fbU7pDlxQ7w0igni8NHcmrFh2bdABMYeBJmBxVAuQpN1sZIvq0GSETveI1KV/H7+pX/xlOBF9g5h
xgm0iySx4y+P2kYKXtt0UU6+YFu7wGCUdMO96v6hrQWNQlYO7LeKPQjNjw/7h6uZXPM7Mxrs7vYO
KqQu5YuG/3Q8yJaWg5iIfTqlFCWtyuzaRaaAqRnrSAoAhKgmzkTL7mhgxjbFk4bhRCFZVk2ChTwe
tvHu1h/Kkd1Xp8uvMCqJEtc0+8O342fIssbGePFV1A2t9OW55MClSTUMROZ4yI6HmLPohb/aqJDT
PdoZiFXbDaIyt77QUPr3tcZyb1So2k4F/8mYr9Sz5OdcO9gebxrBlAzdzvtrITbu2sKfhFFxctif
R2vJW6W5u5d/9gAshmio32/svw6eIu9hCynv0aZEWMJ2nKX3bhVCiqm0US4asDPEMG4HWC2GwtNQ
GEasAtshxjYFYwlaPEmzZJy5kaQ4igWVgWygYSOuufTz/k8iKqts5HNeMIzap34iZY6OXbXNNOpw
5QwTlPdpsulqBJSuLzc8gvs95c8CJ7boaTOlharZ85K/tJL4GcQ6lEglyQ3ptUmN62emNdYCmmha
h+sjrNRLWWf5Wyczq0o2pOwvg+3J7rNBzrHvjqXH0nUySi9Do7dzPX/54xHgGupdQW3dhuNbcffH
BiBF9pw/zj0MK2hErmMg7u/krntUoeGDSmg77aKAiFIdUpsUuw6qy5ytLpdgJvgeagHggbJBBwrm
O+hv8Yb533nB6ld2bihEhWOJo4sDYR6E9DJTFhisrQcvfY/CuQ4WXZCCINIdonlJseNLfWlvdJ8U
aTnfJXthuW6XFq0EmZKlTDBgIZ0RqluPhMBkOdQ+zCQXmBwaz/bKIi0BcatHvzSMLf5JXiWSkViI
Epr2IX1+eRBf8lzQdY2VxCvSmZ4BioHAoNm4pVav/e981R7ZQtD9RQCxwaWfK+y0YGYaq/kdf2/T
5WYshwjJKcRJomLJlTKEIKVRhEJ023UTvOYcdjt1t89F5H8akcpqZdAa3AAFuObJMPPGQu5OzGMz
Abjza+bu0knkR5n6xc9vFss6fYf1XUyTmfd9VklyBhBpHISpLy74bUAW9kPFWpVq8EV1UJ3gpGGQ
MCZZWZrvczFr16cfbyAFqz0TY6Brd/VvXA1d4P6D0cH8ywYd18nq5aWxjMFO7jgKzQMzbsZD3NqQ
GtCSz3LDcrLfKBO1IpVOgAvbPjhobanJ/GKr0jtglb8oLsWN9HNiFF4jr0+hjSLTt5j5LyTh4z6t
XVP72iKDVdJtyzp9h+n5LeHbmlpl/F5wYyqnFQ9vSN0B0O9He+4DGPe/PUh+qPz2QTxnNhCTyUew
4Aoer8H53O+bJMWTAonzT/c6CeFrwLC+6ZGOwOrHl1kNcY0nlq6qlxHppCE5eJ/yrkEg67qZjOwN
1t2owmK3AW69lAFiHLcZOM6rIWIOSpFsfa/8mGkanaceYAgjYvaR1xriRN8DbmdyDpBrydDIALjE
VQM30QanNyvaO8pOjJ7NUYVlA5fuxflf2IjGz+Tc3XObh/VNUJblcy1OcqiCruHvrNB8t1jqa5Yv
teyQlNlvIQmrIRDuLEhCpbUb4mXSvhDOusCGpyH3oxTDvaa61Cfqw7hMh1MgnOxiWZMjHhmzvftJ
DjSGLy7hjQsZh2XKyypLw1S/hI4kDpGGGLKlPPflKSTAYzStp287GdIvU8xdaXYBRVF0P0GJnp9W
lUOy3x5vpfaUOryl4uPY53qn/PkaVR7Qzfp3UghZXjX0HsS4Rt0UFGOHJDL4+sZ9VyxEki2EYS+Z
oYB8UbEE2bkx7YC6Ie2L9YjdEWn32JH8Dtzn5NgPq8kTke7lzgxHiSkoFotz245jzSr017Rp6UAH
j+cNOloYr6vsRnS5qDun5wbIya7qOGPBHMK47iArfCDJbSS91ncy8Ad5S7uYPlDni7cccjzIrUky
l6k0o0by0apPWePN4JZPoBoiRLvONfQyBmChwP6tP7rs342mcoWE5BKkgfHpEh+s+TBlnNTwsdpO
uMu6PmEOKiNnKQWiFTE+7VfazmfCPELLrGIIIyt3dPvnlC+od+k4/0yesZnewi4nKZGXH9q0biV6
sJhgooEUEhOMr8N7u2xxRJJQYIyLyry50x4nJOkTx46A+XT0ss49RzGKCVOjp//51FDXe2bX57uZ
7bmCvtZa1RlT9FxFvWsCusWntDdLo6qiLoOharQOQlNdCLrp+LzG5TJd467msq5uXEPgRxLCdN5s
Ynz5vMZE6RIQxvp+iNMOzbySziQ8jAMoHqSKDnlI8JO8vEtgVXY6t4MupXCm0XECO17hGAREc+dY
fgFOvdolBaOABQNUmxoVGE8jhls8eVmK6SerX0HeMCYxzK9ax26+9dCuLu9b79/XS1ld3Eghdp3A
l7ugqfLumyFHnLcpc4UDyJdv5L5/Id8rUNhf4UVI4j1goCkihU2MTEeZf7uE3MIFmE49geGJMiYg
LT0yLzEEdrY2DOuJT3yUq3x1znES+w2VykTZztF1wboTHRQwRgjd7of8dNXjo7VeV4DBYNd5oiNA
B8SJpk4rjvt9m7BH3b3EkuiditTAVxB6Y5nWYfS0C2pOPYGVhoD9G7RcHN/fOqQSnmA2ZambVSxi
7fMxqLwVVkGSaBHzdqF+ciTTL+sXKW+xXDJhs7yQVIbtO9/hlE8mUpg5nnd9l52F5scerhT0jbTn
vm/1OijalRd1U+p8WqM24Xx6MKgc2MHdBAYYoOQVXAstUtMF/HdokeSxYHmws7/ZpQJxSl/5rFEn
jj/x/+MLFRnbq824OSUAhgL/yJV115v5H9zFw0WVvKwZm/vGsATMlMg0Q1zgtQiOXVeoHlS7Yw2t
ueMhH60EOdopGFachdYWj0u8UJS3RvE4vcpQ6vSG1MRhxwi6o0Er/7r86J0TJnv4IdCyxXPZP4ku
i5iFkekq9T2q6CWdrG0F+1QVaa6PFIaYKOhNEfSk6TCH4BciMaMuciyDxacSdxdyCwAwDJ3Pu8+N
2mtE88V2HdKTU5YHE8SGWTv84oMDMwkgStDXa4rByVn8R/dRzyJpoXptmoGsTppPWwN60rHzFS/g
DatieGgzBNRVa+TdJ8c/ZS7de5XXJCA7VmtvJZzlk1QWAZEoHt++qEr7KhGmK+3Me+MtsC1xfYit
oIiVL3rLeUnG+WNne5oGyN8YPllGU2M+S19tECCye0dJkrsJTqnt7BeqsgV+g+k/6gfHkY4ofD+9
eAAjQSKZEBuf0OtHrHkwPHVhFMPQKbbYMSEjibvwbXjWVSZQeeUZ5zBk/8CnM9+Mnrg3XdeC/jK7
Jj5wLKEg2QP+uhUO3ItXdV/Y8EFO7Rc5vn1PuYi7BuhElGTMkVpNcdkGl0RMH6galq0JKEaSgbPX
V2TMvgdLPZ5QhJ3MAl4fs4dAfaNlVk/4WzARuBgrCON+zMhmbXvWfWdzJITYoPB0JWqg1R6acY1i
WZLBHGLhN0HROq319zfDGDJol1E6zyJQFSi2jIs7t+U8q8XsQqvTi4JDPMXRdsBezsXThDX6pvj4
3+pZeHeYJjxS0ExdyuHWSXAn0QjqAF5XwznyUO8NRgItbytf7w9rgRl8F09R9oq8MK2Xe02YwGt5
ywvZey1Rz9zxUdP4maYID6FrtmuZ/qPbTiiGaj5xw8g4H199sv6VVyzamXFLg6JNT01gxDYW+0cA
gguFzyfwpgSaWz47QZVRrN47tAq5BV5l9zYf8Z2yfchtfhhJzIhIMpfzEuE366Wt7gVsRwhc4+ui
vN59XeCPKGhcifZGKRHlqjoB7jwzBEpur0JXvrgSVh2f/aOJcmOHLrMqhSQdCATCayYOoxUDFrBy
LShpfTFK5TtLBF9iZRuq0ADlc0MiSZOSrWPcDuE0z4OVfA2d9BBS/GXr3iDsFyYgxn/8oqnGCkL/
z+38/w7d9jD93u9TFwESeMNL7gjGKAGP5tllzqW5w3BK/I51JTIgjXjXgBrJYHQWhN5frMJuYy1R
TzP/ZQcMmAHPerxrTaxkKQR0NAbHgwMX4vranHnLuW8UOO4Td+GKK25PBn6g/kL9uO9xRgUeUBCZ
TafzexJJ8WbnF3Hz+EkigH/849ED5H5zCoAA4tAwTN6T+qlR3pPSWe3o61sUbjv9A3P3ly7P+exT
AQ6BWsF3flCRVwr9cqIRNP2U1dg/IlVkmT4ubXZF3BIkddkqKD6Cr8vHMrJ047PzaBzlSmCpoEUH
88qC1ykpDOqIRiabdtBf1XxubHTM1djBexL9SX5ue26zIEa94doR5a0eswtuI7X3p+lCnOAkHpia
IOiwFSaUQnJatnkeeoPdX90h+5w2GkuV8ThUTYvcuUrHplmvaAqnBRblaLL47PQf/IC0nLuQvDE7
5i6a5PgZ0eN6cWWDnL4oE5wIwgYNgqaOJR0VOq27Wzz2d25Rc/qfptuwHxDfrCqCUS0PU7AGNhOL
oYBXjUvPfpK5JIy2LjMxytr/odTUyEtnpy2IiimqccYaurgf2cPuOCVX+m2jXxF+Wj5AwF1kO9Cc
eOhoKUdGtputwSV/PSQlVrNshl7YcGzVHQZjHiT/h9kw/3aLfuaNwMlisfSpqGdZcF24Mobhn59r
pGRp6wIolRSBSMe4bn1LXxuF1Pgh0XdNQ+Q092pNp2nvLoFUdXBt5zju1jEjzohb/T9oHZ00FJc/
FZUkjTKrC0q0GwVbHZSUEQp2UBVdlsbViDKE/24s1gnqEF4WypfSyp6o+HfEOwxX4QhGzLYhrsaV
dPK4ChwOglwPdwG1JHHgEAVROu6maRzLB1KxeCiqu1VeaYrvXvS+jx1SedH8vlvLvHoUURd+1cI6
EXomCtpTazbcHrRbNfI0Xy35hO6AkjfrWPhz+Z9VumBTlOrBDUxWp1gf0J2TL+mOa4o698U98OJa
Wa7SLgHBziIf503fR2W2nj4ig7jpf0Si4zSaeeWNR9NT9XREl81hWYTATm6E5hfs/blh9K+9FWQS
uEmZnAIoH6Zj5fh5+pRsCk3uPzt+ZDipSljCfB2E50LVsOj9kMaR12ug2ibQLXgQ1T12xzzTgYhH
lf9hUGC7Memr3JRvDNzpOfsFnFXRcZYQ3p+O5Eceg6DtZsSsg6sqfNlVbG2DP2sPjrawwTXnUIB6
glrS8EMVZKh3G6j6MrhOivqe5ZztjcByGdyjBOg249bLHdmX3jN/6WzuktNAG9qUvCDB6aik7kCk
GTll2rUO6f1L+iZrSOVryy049NRz2AffVq0hGxIuYH7QLR6m1eBjThPJeFf+wBx1oAlOVBg/gFJN
F/NyqkTXlIIgHlnfGNzrDjI37GXSHNoJ1ISWB/J4TTSCfsWlD+wjQd04W0HoI4mnJnC10ZBvQu47
P7MUFyt0pLt7RH/7s52kIFIgZpvoeFBAF6uaeV9vIm+7Orgx7ot7THKZYip3q9HJ8GDgdXvRGONq
KCVZWPGQGROzzp47ZrYEHs1xDVvQ+JP2ZW1j6fscGQ9BM6VM4mkkS+mj6xIaHf80ahqVLMo1eamA
DLcnUKV9bMLrMum0T13Lnq08Z6eDvyJ66Dl3LujaWzlWjqayba/MYVYAL7GnvJjhF6tAa8LV8Oy7
6LiWDNaVQQYKc1AeWNr/xVML+1DR8QHMMYiOiRnzctO5+Z91RJWJ6FRZjTaSPY9E5KmxIbjqyEvi
O1N90YDurlgqSCga6MdSHS4je0UUvPdPzjRDDIPSb+55Ts7cnAKz/u2JRLXwuJ3eBMCD6WfXKO2c
SD58Lo88GKja9icLe6JHp44QRH9eg0w8irRdHGAWP+ffNS7tnBm18pT5V1aiHfLosmSdFF5tO7xP
ebMo66tN8oNWCrCw2aBb5HSgYDkuTMyMLUkfwkP/KWHIqqi5tXVj8mGIqKxlqE8/lkpKFkMkyWXT
bx5jde66dd0v33A1Dvv07VdN1d0IACOChZA42JRyuqSRiJKWRlGPoIKwPmL2Qh5cKhGO0gmdZRhr
QsY4M35yGHRluFBGVBkkLpMyYJjmfqvEfruIqCDZFHciz3PnWsGD034RxF3/FajHMWdjwtI8rg8L
Hr91fxZQxtFKI+DhezF99+uezeqKUHj3HJW6m7C5Cxxl8HnCDcCe39CplPDBcYSnnfEtaQrlZCfE
j5fXYimsVCmEH3dKc4GefJmxMkRcZiP98cHwL9V3PtAdi6fqVkVgLwE7Xtn1zDEcnLbmNR4eN+Di
82BejJuRbbTAJF71oSO60J+ECwl7lbvN2h3o38+wa+6NYOzQjpjF0pqQlgmVX2NVH1Jg5ucuhytm
khrFtOWw7Zy3VWumcwzqNsW3k2nl9/ouu5SuvOYkiOcRwJofl2RoKwJ2GPk87rx4MCkMDOnrFlvW
lpQ5SzntDifdxilbirgsd7NMf6WLO3uD2rPPUx1/DeXJUGn3sjxWZxIprBUgROGYehRzLS6aF19a
/4VY71F9ju+o627m00RXP0j9XotaE/VkVGVz6gD7zmsDcrLxZTj/fwEZ2S7+7VJIMMmwBr0eu5Ng
fBR/PgRXGBdlc2sS4wWo9Xyr4qgw49k3lPhmAYc8GUB+PYvS3gXWhWzw1PsGeNrAzAdYAWgGOCZ6
2HYbe0oY9A8AsRWJecuBJ8XSGi8nRDG0pCVhZ9lVTb5i3vwEFOGDEwulVtViaGWSQqEKAW56xIER
r2dBM95kf5QJrf0tvQY1hQMltEigrna/y3RDFnIPOtRehBaHh28Uhtd/iaCKGCPwrcjwoUuj0Da0
6mWxKc5j57yRlAvI+xWa36xrEzwWkwCr7Otxdjtdos6I38Fy9ggfigwlWm0mVXgmOHtXpcM0sx/4
B16gKt6DNUWddmq4X21vmiK2/k1dMuWceCPfz63l8d8qPUeV9V1nm2Sen9Em0y1slgwzz54miM6s
pKfuxB5p70QpYHC9IhhhnvRa18IUsA157qP2sQekirusUhJshvBVlCHM3A+N8KZAzXnE7wLNb1HD
P9OM1z91yhwy3osEyaF323q/0nZo1iZa8g5RI7HgHVNBOZWB/pYgcEeRX4sChdpjH35iJGACBxYm
2gTFw0FYSwGh2cs8ULBl/qh8ApX7O1cveNFzMYckU0pt68DbrbIfOUBNipPsy4oSI+c2zZ4vVObZ
vjtDelvYpF5Q9w8nOcOQWhJ4hDnyZrnY4tYZjyn3mr7WaNL5/BYJjrO7bzE6G5vSvKDBB7jrfUwb
vuOKhgcyqaPHXaKf/gjA8QVlwfXx3uv92Ep2szBVXA6fA2kumNCUTfyWTv/UVirg8Wd1wNJZJ0mr
kMDfgxqdLROH8APqbfAf+JHh4pODDJ/I2e2fIBHXJFj6v0Z8NHunbaJpeNPVsHfjwaQbK5ld8vYg
loB66/MALIzgtXCKCI0QKjOipqSg9zYgZ3yl8HjDWzmw1s0prm7G9fZ1TTuh6qNp6Z16HvnuWZMm
r/DbR7UCo6DSI/ZG5SeyXk8mLft2U/Zzq/nhG3PNXuB/v/OZShFTRGIdRC3khnurd33BdphxRDWb
7mq63fLZW7w7l8K8D/VxVpo4IK1alIePT/IYIn9zhCh7Z8l2Dnyk9Qg6FgI9V5cM++9/T9jFlBZM
3LpiTtvEhSZcouiSuMIxS4qRZ4mxCaeAnWYHFmPFzYzikZxIc50zzaDGhAeqODQri6S2kvQm/7iB
Fz/sOFQlfrTcKAr6qM57aDcgkeFa7n3znPSKz+qL4ZmPIBthL8nwyiVZwnpAXNeIs0utljdBT7Wg
KaYvM3hDRpfWa2Spy3Uv0Tu0dWajKxe6E0etFTXNNDvaUlV3h6rp1zwoJzmZhQpqUyLrP872XaYk
qOxskUejg59Cgil9EMi6Ra2rHpDFZBB6mXvJrBcJ4a6kg8EOsbRZIiho6UHUfEpdbnypKxmuAbaZ
0EoIg5fEpsfluCqsRowmdaccLYyz9WSXXynP49BJNfNAlHi8qvGYxwxV4h922TlSGNaIsx2DsyAS
i/2ULIVm/bZ3JC2pHZEZ0L5jCZXelIWuOYSX7KRLTeQx9xCcNKJQS0e3JrcBU6iNzaqlJEpk+FHe
bmbLQ7zBo/WJmfIu98+VI7YWCtkLexPIEw9y8jAU4oqNE/dKMZi7AaQhy6C6hJSiui5SJ+hgLG1Y
Vp64inYTle8pexOBTsWBfrJlmUgwGY4hlXHTK4g8PFs5dG2UFSyWb1R2DxZuFyTN+Fb86gBPPoRq
ZOZss/F1tjF/j2rf8+mjGLHpKG9E/7VaZ1fcXLxPQMm890vFORI2ubn97l3UPI4/8ZT2zUaYxDsz
JsERLcmlici3m1wDszjtm07+BAhBm9oo1veyJqFGjfZpso70zte02Yl775sSUtMeaksFMd8J7n5Q
uVkFs0GdlzNUfITqXVFb95P7YVQwudWb7UWDjz5yJYToAC5BODoTPfHa6/jWQwcHHKUXoVyAWf1M
B2/Zaob2wspnrfjKIkzeuYfN7FznOUBudZjTde0pk7udiAMsH+myV28q4tHib2ctMhUGIPch6Srb
Uji+PNb9TcsNqJYyvlSvWZxOpOaO00S4TDrYuxMYK1PJAFgN7yaWu+SW2jwsC0sSQTVbNjmiEyja
9bjmAXbCDJ9D2Ldhi9ee/B57ayAb/hGBOpeodC8agL13q2imD9kAU9xy7Khz3wFoeDLGzDJ+PxEO
tbIJGxhy/nQ79pDobsJqlrFzUfz6wXPcpO58jlnZkXTQONpSnr46HDo5gCfNRaabJqQP6/dWVJMa
lFm2fC7tbwAXt9vK7/l0ZmhDFTtxEOsdjW8cvf3dYi/Id6HyKZOdlsbzvmoFye1+r2xuQiGXwaPF
NNdmKyECU8GH/LOYD9HMPhKNG7AiBWHiNwDtSkCRE8xVAVXyUaaSXvcb0f8hI7mLaTTCvxYV5Sen
eHuMpUdXwVxLElIqf41vD3NI8UmOLeg7+DKCaz4dyeIxzQQDttfLCzFn2DkJVI4Z2JHdWSrhVz+s
sRO6iJ48YOcfhnld1t85ljk+ARG5sIo/zkfjHEXVMz03o/Rf1z+c29ax+qxvDUe4/xO/6zM1apbQ
G+xvHxdxm34ehISO6dk0c6Hw66Hw7MWvzy6rqEgY8OLdAu5ffHL2t0Aaw3TZWf5XfRsxjbeNft89
2/R8TV0aOTzj8Qs6J0qYSBfcAHUxSgjvepHx81j1Pb/9akQDauBvIg2XTEU7xuO4CnLz58ZiwLUU
Y7QxFYnXsj4Atol7m/lc4S6JjRQ4x1hUA2qkI602oRkeamU37YYOuxHBOR/BH+LDPofT/N95yZnQ
2lgPBfureXzfFJSIZSaQ+AsNMlV5dYL5BeJi0/VruhuoeyDISgerHntatQdByp9oeJWLa0pmWKQj
nGa5rHarqkFfk5Qj8zhdBXBo7vtoyN7PDGutrCQuEsyL3vt5WSFDJd/Zcre+aPjre8lADP7wavot
nm4caU4b2h5IxwVvFc5QCa3tw97G/DUCD0250WqMp5NHgA3P95oM9kUAsvu30BJEADtQ0D1o6sgv
k1kUKsF9n3KJrn2A8zMlWB8FB0HpAaiB9m69FZFORBCqrNGxjPuJZrrgHYzh5vrL/9EpRNfWgUcU
/Fj0MFq/xupaD0DmlY90JjQczYrQ92n4eDgSnBAe/ehSjKCHdt1nq/TTfKWDqA1Ffa0l8Z7QvDNZ
9/FFuRtdw2PPyGG+roqOwz2Q7IoUEylNEdBWjqV0ORUI9FyWWctYRKnWCZbHiX13ysIYDH5o8PMr
RMqXnKiThqjTV7mAosOMlDshwM3sp3vxabp4wY/Umy/nMfzav29gJrLmNr4CvIKHGqgFAHN861Qk
B55JXaloVlO61GivYqopw8HvjWqGDQpXYXBo1HtMIFkecPOkiOSBDcA3ehrjoC6dOa7u1+c2vHwA
YptTqJDnYxBjM1pS2m9SlKNiiF+WKMT7DzIpDl62Bbjckw2L1KpfO8DxLrTkEFz+yH0K5zDL0VEl
g198jnfUesfdAQ3E5wOebgGFRTy/xr5uzoUYNs7vNGLfZaqt/bZLRh40uUQZzvXnhsjDF5pKCvkH
nRTEWJywNYlmRS85shUheaUu59FbFhjAk0Cktr9hFhg5zXZWEsjvaSI7eeFObDqqaTU76jjn7Lua
/N7Qg2vBdx53xppXSmu0/XaiOzOWKZGZBuDI/reFmKoruOrc33n5EA7XdeQ4atMRPuSdlxA6wVEn
k4x/g/3NoQQb//A8jHSpBJ60DDFdvstC3WWNjEC/8ZPQ1sOiT6FUlBYPtJ3XZXyw1hMKfBp0WyA/
LWIJ3ZfF0JRDJWmsRchGU4HGe+2lznEBbJDZ4jPRWeqdk/DfnRinNQhVMJsY/PGx/NX/CoRDR7N7
IPMrtCGizZruT/SvB2CMOfOdaiutWrshL7uz1CMRlkTzIUrG3I37qckXAnnKsirCfvn9huU/b7V+
uwQZpaEG5SK38p5T9YwACf5ID1aiavwLA3zWhWWBavTS+pNliEe6B/ciIExgbKu90pyZX8ZtZKqr
IsmVzrmhQpR8W8kaykUGh1jYnNWpGsYlWpB3m4zSyWOteG3fPY/y2tCvvd+cALdS4Hc8UuGZogez
s3xyXuTHD6jTyPZgJPwffC0I/DVyxWCFIG/7Mr0mnA9OUyAi2NUQ+VrCTwqTLWLCydfkISwsmgpJ
jCEsWi1heGFDLPJ7DbeeuFgEvY/PXkiUpsicwHF5yjvtTdNbwFtG6pTdbt5wScmVxhKxA6yXDeAC
JJNByTI4o16kUBYTBhyzVJkk7YVPJ55MyNP/tMDnVinijodDB/j+G9ou7dCnAw4dcL909CzvuRNt
IXdW09PRFOuGS9G5HKrQi6orORje6rSqrZk4xxkgM+NVbZMyElJcIcpGlayFBo4FG48mIcmHSK6+
ADyjXNWsyU5W0BtXH23dYfYLUIbfEehilnrsNmha3xGwrIXyMEeW9ZO8iLBl4Cv0n4JbK/+4Dcnr
hFbsBj14MWSRYvauziExT7RlPT1opU1XSrixgth94pfpxHFEYFkQ7Cpz7BL5bY9yuhHiMfHnMXjp
7TGpEJ50qp9tc9SLF8cFsB5szJE4qq/t1Os8xk6ixe7irQZHYoFb1YKCISF/P8GeileyB30nRJrp
SExEq2faI33V7xk/sPa+nd/AKYYEX01CBavsAXCkrG+poRtorTGa6Ntl/LaOfI8TPdLigPeCiApf
YiKn0Py5vbZ3XgnzZG0QZEWyuEb51LNMWO5SHSonLEmI3O0mbWQugFO24Ib9AXKYgkH3HhLR9rqY
ppQ9GRt5R8bwTXofBE+xQSZM7n5K/pnr1VtsrbDmbRfPEc7UZI1OLo435K5PdwGoEqLIJWOzPbKZ
KCfMFjdZJ4p7G9DJVIifiGQfZg5GgD1IaxyfS7R6cTWQytcs6/VB8iVmQqMRqegozmQE0JDQfrf8
RaxylvzqZS6aMKLl5AGgDmNSO682tsy0IZoOcXIxDztray0saOHIgqr4sayOvTRhOVI0mR2GmWZn
AKkCFkfOo16yjU6gL+p0QNOK7x/ialWBEuuHaQA09kS/OXfcnX8+qj85ukuE8XkUbd1PAnmig1pE
hZdHAzdGiHWNnjn1btRnea3Nupgyapq+fwDmh3hKVgjaQ7AE19txcxk478FimvrTm/AUDfgzMRxY
5nonZGsokX/xMu46Fvt6lq6T5ccZk3qbizejVob1KNKodHV5IpZsTV9Ihc0rDdH131NIhrcgc9uu
wU2UPgsuGsc/zZtbDJCBp787dKYeHJh9Z0xfKpqXX1bSCpKldGYw05TXpY/y6yQ27khbW/s6yTVk
aZq1e+TTgk517ghkONhwhmBUI4yJ705ifE+k+xfhQr7SuBBhPEjAkorhhUuz/7HzEuPAzxDobZJD
vD0kOPvloVMzI8h4SXu9530hpuYeLz5NH2IuTamOKYy4difrFdDIFSEtkYaFOsqG6XHItLqaH5ZK
m3uk3rU7XOpA9IGJOwbcnlqXVg1calcZQ7Z9kbsxpY/7lohkY09+RcAPnyoe0v9uaSKgvgXcmGsG
37YH9lhGNcA7n2H6U1Wsd/F2ME47DSwE1AI7ohv2yRNxOe/YgKE0CWLVUwPEAnSxQZDmQ5ZVKSBM
gN1eqBh6X8Zjlo43Xst6bmJpeC34SnOmygG26EGTpWQI9HRJgeh/TXBb6AqFg8eDxst/LddfbuCt
mc45MGyyaFEoP0tRcXi/SuTUy6lLyaHxYfEbUQqTM4nUVzBoII963DrTQ2A2kiml+5/BFyR0tP2i
ubUsrLJrzaywr3VC2IVKQcqsfTWqFZSUdTievUoGQ26IBe6ddr+tX5ii4X0hHykeqldHoP/h1c74
ZTYWGdtHdWl7KofJTg6oak29ZfIIPWvJecdcjD0A4YP6f2UC9HL64INn/7gzhogKPFXo0ruv0Tr1
e1+RdYyI93vAcrlrSz5zq2qo4eUNcaHG4+YTXmNkGJeIxGhYJUyN5g7g6uL9ZrmUmtCvGdXrxy0J
oTFjsS9vG2Bcmpnrzd3xeePgnBrgxVmRtFcoePPWeyiX8zAR1htjTkwsX8fzKTqPgOoFWjljirEf
qaK2/rs/AgFpP/dHfln/RUW0IZJuDy1+9Owrdd++vNg47JULzXfDQcxDrl3eZzHuBssRsIrfmDYQ
qHmu2rD79gOUfrkSEVWUMBa1IBK600D6XPhfBdHvvqJtgMHoYnFjhzxCzdSJrO7a7IvGOHL2VwSP
rx5e9DFGzIk49afkJwE2tALYi/shscVHfb2ySBfBRmLqwatysG6ZrlFGESS0bNc4DfiKRt9SJsTA
DggsAsuRez4Co22vXrwqmy980HPI2b5tHYrKk1W9PdL8nwONDvA1HsTH/JeEMxRgeeH7c7J086yM
2oFmkIjiIgqhskRcrsY0toW8SZITakgcvLod2pqUUGJJrNA6KN3B+7kcrm8CXXsbw2jEobDOMWZg
7McdIr3gyvHIWo8DeoApIIvl4nEdF/11mX4wIdSQQKXmh0XIepCIsCq4kf20cTxvl5s2q+TBp/lo
/JqFq+LG4BfMD4QBrcmOFxs7HKwrQ3rtbjKtO1KKoaegdgg1lTEKYHvMGgZWqCo9yYmufRRzLbcL
2WEpKLvfWV+JpvR5qwXvbEfjlDIDogmf2t2CTzxsrYdAAQkrsBCclGG2zekwao8OsX3uvKfscsX8
YlXt5IaZQbwCZ3zjQwnUQMfuC44Ev3U7ldsHbc6pt8NjHkAkNGwIe+2RQDRJG3iqKrjre00aaeuI
el7aV7w4qcZS6gIGI4M+T4JucmxXmv0bUeSNeSv15tmYdaeNlgVEAJHUV0rn75QKyqC0we+pzVuF
MDGlSRW3k6hbZtvKknJ95HDOpL3EoKeLC345Z6VoOicNXbcqZrgQOPLkMqjSFjUbHzj8eMhWglc/
85ui4SjguWfLidn7u2fQolpLDHBVYovou2vpIR67nogexwassGZSNvz8I/pExa2KMoYKS3/23/Th
q5pfWbrySz9/8yrKz6qoDetwZ58XtXyrJ6pFmUh9uQ2H1+t5HrSflhuTf5p3etreqh2iXI9FvmUd
dJK5441yLfyNTlc4Gzv0/9orZ7bA/NZxng40VLA3HVpDjUgJoeHTWBiZRfE9bMwxl+KqKyepMZhz
sWhbOCYcWhiAVnH8UpuDaV4bQJ3wbMxnMa3Cei5qnEUe0t5hsLAfeLuWgBRteOE9b5ZluYb/HSf1
1mWsdMJkra1C6xs9Ex2F6y7oQ8rkiphGszgTgwJ2u5+yFuXtuxUj9WC3BBt4gjoL/pkwQ+MmZiuQ
dp1YGnYMezJP8NBYbwGLXjCQXhr/Ui9VG4olEBC4JO5tjFv4/Ex56ww1i4vTlge61dqlgd2c6icC
crA10q0iOv2Z0kkMQ4NQWgfZhYEBGxmF1bcn1nZUACwIY6MIKkpsXeYry0HBfK23wEeBH44eoB0u
nMTvEIULC1LjNGRjbwCMGUBzh2GiRIqCwiIhLlhXTTAu3mghjY2BfAkvmXnD7z7fP46wplpS/Kla
sS5usTc6yNkZ4ifYiBtqccFiW16NNCOWQXTAASf8CFbmtlVSQAgSytTH2CAaxK8evZE1aaW8cmG2
xJhOWJ72HYZRjpBT7G7WBY+Yesrhe80s+CkXz0vTMXREsveG6YaS1HBNRioTPN/pzuqzuJm6QsA3
hcXKmAujXLElRAVazA0KmBJ8grwyne5DeTeNoU7m70JqVj1kKoI7V8zC8pg4nYDWYfzXTfqSd8ue
UZUePlkx/ziMGqLQqgCClzGDlylxpnclXvkd5MUMObct4iHMwJmArvYY0pPFibjCGs6s0Qmj6d4z
tjhZf9L4oTLS7RiZwX1M0q0S2pidghX2S1zc/KkqNqEiY7G9hTYvInmbk7aebAzbidAXBxp9clGx
wQeW4CBrcMDSwAsNj8BtDTeTNc6pf16iCmXNFd8ozfj2KkSfX2ASTMC/o6Av2owtwrDP4wyjRZ2P
cAMJ78TBUvuPk3CJkbuSXFwMtmeEzgjgE1U0LnwSufTZ9r4hhU+J0ETL4l6ZRa4GWgOpY8wta3Zo
BXoEqOMebBVVscVWu0aapLBzgzY4TWq3rKH8+PO6M6+rhzaomEuHLTa0SWLoqr38YTvd6iPVwW/X
/zYSUoCrjyTYZAm5q8mLch7LXnkF/wPXB0Mded3uSVEHsCG5+wzAvGzaCmDQzbU0WUcpoLjVH6Xa
gc9Wpp3FB59CaT38XChsS8ycj652YIwPlZXHbCoaL/r0RMw03GSCMiOg9GcRC/exFusahFUXUcV7
B18Cjfjl/LltGAwTb7MRORkxtvYZyFYiwilnKAlXJQ2s3asSlrREGh/OKB+K0SgDL9ToJT9luEfn
PqAQuiD1aZcYCh1l2jzvajxqaiIMYA3IVBT7SGAww5VJdfTXRZFJVY8K2ev++M7zisjFo1lS9MCb
R1qXmKCYuP+JwY+aSRrse8uwajF7gU08Uz7xbi59r7FMI5KoZBuAwW8iv5za2APtEG38O3BHiqc2
/JQGqRv9cqrHVnYFXvqj/tAPrsFeknOykwiQ3fAzmsWTgZSpvqYPliVPiLCdb0w/D5g0cEyJnoI2
LWOuzXNmGLgQ95MEGuNt0dC2PJHfeEFPnYLK0OFs/fhfSfZ93S40yIwDEvP+38xH+tMnUd6dAH/E
+oAJu/Fdp8Sx1Qe9+Lk/Fbj+WHfvz6bacAevtaN4HCvMT3fQOjnRHIEHi3O1v8war+GWl8K4f80u
1cpBIhEra3dfyhuz/H55YJZq1xAY/GchfV6vD8BcsU7vhjaN6EAa0lnyFepifSdr3miuwd4K+7Pv
ClvndGyfgQpdtPLmL0ULOSgXKfx0leqgDA4BgxpV5cdICpfkOjKDrCa8kpTRoI+UB32wz8rcPpND
PvZ9WfHjKy97kdCnYQPvNMAZRcTCYiG0R4m40ipsXSfvWZFSO8KhVzHf90CO3wIbLcz3qiUdcbrJ
sR+xyqNQh4ttC6iLnvuBHb94To4XiQH4gicOIPlTuSw3fWWJF7pUBBnLqtsvYUVBv2SojMNGNbB1
f0fdc11g4h+xPNM5dzxh6P+qKVc2ItIIRtOQC/f3G8vsgzWp3H8AYdNQh20halwIHZLScXHD9Pw5
50vpP7lIiyLcLLc69WkUcTph64OBw7XCyqUHqmsOEqfXlk/M35f5RQhWD6BIkqM+RpE102W3sWCp
GAfKzbNU9KwiyghTQmCiVpOzyYIzj/RkcEuk6bNL1Kn7N7h7A5xbYuVZdZkQ0F5JVHSevyb28tzJ
6InIQ474/lQ3QXWObFhd69Gnk4MHcOKj22dYejAZrVE31Yax7rfaBCi0hszBMZb24Uh3duyOFBDs
1mGFkQbUvWzCBRJJ66qEJhjXOZc4bFpUGgQZhXd+MjXVYPC26JJgVvks2ozWrDekBy75T+OZ11Ie
c12dPgq3EKR0jQ9HpGZJ0KtMWB+xc3pIqMn27lSlpobAXa8TLODd5v7G3VFmpGftxBK6wS1LfK7G
z7l3Qpx4fYG9tcwevZ4VYxZn/55UNfmaeFxkCuyg8WJYoDGCdOtCdLpxTRBX7R8PJG31vwF9xJDI
afsGHQttpVtkFhZhgkqQ4Xt1vxC14+vSzHp841F7ZEy/cTF8onuJYmlolKoZ5qlZjQN490kEnO01
tqUmonKQjlX4JnFM3jG3bb/AoRoGo8NEy1O3wpR6J3zgHKFx+4Wt/GwP/feQq7NwZLcs7R9yljEW
fPd7/R11AmtO9bTSNbpo6qfUNukp9wFx1pvLXBNgIOZr9/ruq2VBE0W/I66vQ8v0tjgyPPe/Zddo
76PNQSfU8KApr+22w1dKerEZPmIetGkaTKHoIwLmcojLv/WYVFWBasVwxNlta9WmR3j8aB2q78lq
w699FbniWv0jf2M7b8/0Yt43QcmsPirHeoxO3c0NoN6CK2QNvpgRkNM+y9nJCVg8iFVTkyIydR+s
ecok58r/xMnZHiRD1TGcUGNT2vGRVjwhL+fMh5Sw9K4ZKvbhZRJ5JmXdURlcuL/+o8dk4C7WKLOQ
O6X8fAq+xY13ygV5PCUeMd2/Gcx9qTgsYz2Xbc36LJYxxQqKmVVG3NuI5Ob+0FMYydWxkoqi7G//
lkKAmPoG2A9DEgeI1wV1I5iw8lB79mCcNVTqiArvLhzJAjhCyx9JwkEQzxvAbbEr5xLd+UEA8gXZ
cvBlq/xDpUQuJdE4tgqHGgKNFp3zTc8zDE7lnoGHCV9ZdAj7dG5rV5Yrr84RtHVRVp2erXObWaHE
Vo9QhL7uGnhmeOBeNBwA5PHsMAfebX4dPL/URAh4PTkzw0vJnUx56PWSDocZ98BDaftzcTKHRWWY
LrdNM50MoSkZP6U4oKEmMzf5Ej4yaNYdmevcW4OWpD5BOAF9MHYh779UuLI8G4NFYoE/WEBQ6yDz
xTBJgQo3YU5gAq9Z2fbDfDGWDxJmO/mqpDsVyxHpgZtKPoNS6HxyhrdwcyfhB4M/X3BxH1Yf2dV/
GCZ6+CLNVUczfRUHqXSg5CU2anL4CIsh4F6SNHxL8lTxfl47p79SgdmTzjVaL1DV2dIrNOW/Jian
x7TNJaRvFQLwqI/Zjca3Vou8JHlimT8iMbNdYH07bb9zhrhTttOWOF/XZMJqdINY0vcAaEc/ArO1
Z3kqjsqiZMkIWMy5/NODP3TQs/bMFanf14lHa/NOFRMVyk/nLVDKwg5ukVEuj7LWU73mGgVyrmS6
gWU/JTgpJrJIKTmVQ9tWbW7+NNH+g4PTogLzlLEA5un9vZjEulot+wfTAswLc8ikg9JIJYUOO7Am
ypw+XmFh08R+RyL+DlOqe9XrJRevX/5X7+sWZQiexVF7vokPXIGCsWdcKdCDTP+oMnZ4K7u2dgpb
yWDB/BqBVhfvUPfqoSNVfn2xBSWSOOro4wjwJ/WBIHLdWeDzzmX7twrQgW9rXoK1W6CUJZnOlW0l
sAzQ7QS2kgHXgBFvZ354aDgRdtQFYwGLcEEkghijvJt/SqHxxbPWC8JF0refNj3ob1hZflK2jAZg
oppEPCuM+3IScmn+mP8TA4vjws21jisebgSGFQG7xEVS9vFaJUfu1sTvyjmyWA8BcmG/LDM4Pql5
TmDWqi8CsTJw3afGESfz4eq8RnxAilGVD6tFy0oazVVC7PwyIXzMT9PlE4+2AbrC8+PG0f+iHHjq
Z/JAlINhpp7Q2EaW47ZUGPffbqDjhgxgx5S36cuyL0U49fxHo7zXCJTjo1e6YElGiQulsTmyTRUl
WmpSaRZyYJ2tEvslv4UfYEbLMwXIdWI9ISXp3ALv0p5oVb5HX+CLYpM6uerMRhOnZI9GhpPYlZA0
shCyWYzeEKxmduTq5+Z7ojUWmrhroi/j5SNg3lbFkNdj3wBSu2ijvp9F3SwCWZsc8RfuRx02HUlo
AVF/ZLWJ4T8nm5uWSmMP0wJ9TSOfofg13jCoAbJXxvPKjtfeh1KbSSniLgHLYam/gu9MnTjBccwi
5Zw95YrPfCr3UXqksIvNMZmEX5wWvfun+62jsoexke9HO1K/sMyH9D4NBaleVCQ63c0/6a5ue165
s8hkKY7ZJ8mkI2UFLr+zmdw0VunTVwverZJduXleTE17lVsDp0wLbCWcxGhdUYGfdP/m4oAmnbmB
WdBTZ4yLo50I9Tk2CcdGo3JHXSuRzOForYhTDDZIYetmb3ZS+MK32dVlb0eVIvN18PmGhH00bYYL
o171lr1pKiSCXJD2w7LVIDXCXj/enxG2RvgzsLcm330WgA9uGWOKAZbFAW+78gYqM8lHQJXQtsGp
myt8Xz43eOUVWWR8dRRPcxpawFAQH4QLxSf2Kz4CQTh2n35kYVYN18yvBKO5UVLLXoouBEKsWrfL
sJT4q9rrCz6VQIbKiu7vnN2vycGSSVUneZ5akfvIgCxLCR2v4I8hKKY2Y+kukTFa/JEihp/a1RP3
p5Ua4/3vPl0a34La3pTosjwFUzXuTKjEAgUP06d7UpT5/FZUKN9Ho5ogu9BnDX6Rf0C5ByFrywVt
u/VfTn+SDq138AUDj1QdlYBO5mpPIVs5LXuWD9EvL2RSFB4yxwHsjoprHqjqHUCaaHTOiK/AyP4k
UdI+O0X7mdcXMBhE9UvHCt8pNdamqKoaaPlgcuelHmOfTm4PxaQATv2OHBW7lOdt4vyPA1e6bDTb
1hKSOmEtX9u04pVS5rxVCJPbjTYmTBCu3JTnRO+fWPISl0BFqm/2JtxKmCvrjzDoRNe3TYEjM6T2
uO3fLMBXNiztPdxhmIUhj805xwJHz593yplsg1iaR/Yv0mKrKg5NW+HnPXYefA9UpFBPf5yhmdgV
6AfyQMd86T0cZIN6XkWLaQkXL2Q5cZEACnA949hBfoc44oIyBtnp3pohfq7qqzrcSH7gpW13dHRI
ccpWNWJ2G/+L2UZZDb8Uc/xxkdarK6cuNaAaMqe1cHPv28ChpmvMNQP8akLdxFq5ztmZl9v3jzsU
mgvSL1YUJJFScdtTN73VTLW6vswsh60jEFBcvbcuruBjMrWlFQOCbRhOymcgxRDOmjFpPyVYfQ/5
1Lgc3ZGvMMoKIcdiDIPuf9E68y16wRTwSUaucXwAMneQhmEUmSt6JqajdahDvGXIyfN+HopHYQDQ
TXG0cLSEszUavB3pvU9JXMvVwOda6S/RZXwabg2rqtzjDrDa0S0+lY8+DQ5F8xb69sYmbGVR+rrY
bNbxe1r3nt2ddeH84KcimsWnZTloTznSl1HAiivjUaMwtPiyAyF9TG8ULRaMfzOFYCWuJRSnriUH
8Y75mEs6TTNaucGFLTpP318Z9qnEiRKfgHtTKe6HNmmsy53bPuTNHOXnRdgXWATQMVLj1Q9oKo0s
jyn9y0613YnnNDLvnlYieCcpifsl2Q4v4DNnEQwKWLC/HQVzAd4znaRg2QZwivAVddLBaYKOgpyE
CJqV/9e3N6RkBLsE/N4Sz6myruHzNP8ORjWH7I3Jyy9GaTxnSnN+KNw1foAWYcqJp9NtJnGxciqA
qR4Y8hCoPbFzHbNAn9Io8lMz+6yWHHoP+SHK5rC+tIvDi3xtOnh8F2tr5fdKW2cgmnrgEHEUrJXF
VemeB/F5gtrt3dwhz1U7LXYsjY70fgvyG9BJzYzqO6zcOz6ts8uXwrkN1cTA7gccKHx4efecM1tJ
wOO7kcXJR6xOa5GKHsJRUnV3LajjGKdXENVuu7iwkud/mEXOJ+EMKagyxAoC9gMbxRVO7iWgvf6/
yL+2iUYzkfTGY/BrjhQZACslchW0eZ6C8V4+ryH2kTNtgKrIZmrkSRwH0ePuz/6sQLsEKr00gV+s
V1l8jXIN+4P4yMZNSe/DR9V1e1x9lubIVsdj9obUK/pSPUl4GjjltpM++q+QKLcgzxYz4vZPJgWZ
EkLGKkAyDl+4opAz1y182B7+BbjwM69LqFFTKdsjZT/FN9X3Ne3Aby8YZMc+Snz8gjWiPq8c8haa
zWy81bFsghXqE7Jit+QFi4QADjoA6OuqxVGNND2I1chd/9x5WQkQCrimZMy3cLnlGJCJRUnVGxxm
6CGg05F0ue8SLPMtgwqXGRaeAy7AIRCo6kos7LEZrI0cLqPvq1G8TWdFE5moDXP1XPpxd2PEPZPJ
MEtlCe3QqhQIAC7ciwbE8rfBcAZVJukaMy+R5JfqrT8id9W568qvUIS2d5i7lt5BV+/PO+iyGTKJ
utKcy1+0f0Gyra3bzXwNvy3jc4Wg0xKw9fhodGIj221gP6p+cMDPeYhfaronEbnHw1oDjVEWO+EA
EotgMou1DQS/cI78wIdUgYJ/TEVT6dXsUT/n5ugS0CrbDOsha1fKPvEmrvcw7bvtQre5jALHDNDo
RbT/lFdU37GDbhR9fN7sO/7X7WQcPkgvyOjCarSc7zYabxNfMYT+QXtN3cEUZo9WSxqi/SlXubKQ
pB7hkO0LCKf9oNi73/xzHosuBpKHAH2s4nh2X4wcGCmEi0FamYlL88mVSa7td/BUGJxAEq7+FWPX
Rcbbt5vYdYnXPW1fKFlPqR5xgo8G949U1SoRxGxjDSYQkEhAZouCTenPP2ewPautNXeS7Q4WF+hn
3UGiKfVLTnNOUUzfKtT3DoKdrnT2RVb7pQYE2dKsxecbG7B/1aS81Uc4W2HAmBktgiRVWk5CBLO/
1BXREyX+S8cpwHjfx+cL0yDNb4yitZoxuIx14YymYaU5LRYW3V3IOp++HTQzXRvLgQmxcG+dLNdT
fUbDoM1ilNVCIv45tF+GxqN17YwFwabqpzt5DjzG3nma8GW7LCQRL0ce3wQjgt09z3BZb7JSpbmq
kv/Q3yMZ8go3abDmhdrTHDJaHoyfD3igt5x6Jb+Ln5r8of/DsM22xP1FMOKl1Eu565Qz7o8s/nvW
K9ExZQ4wCdXMQgIbuNAzyZnKCfd0zLwQvMJTbZ4Um3/KSskktRquDkBVIrTjWhAj5O6hnSfCM2DR
bnGq25jXckhLcpZepikTpQXzfMzAwkM1E/xJfAkg8ycV7EG59UZft8nYQQOmCazJmZZ1Mrawfa/N
71w9lrLv6Szh85TEhtrwiCNwcSelYn8Ou7bP4CyrABXG8ZXjXJsydIn8i3TINRYEs3J6R3cMrLql
2BNivGe83duAKuK2uTgZ2ceQUv6cObIBTkuSz+hrHmxbZnW0rzoFPxImqJiKyUJooFrd2e2Adtr3
cA4iao0JVd/2HSr6o9rgWyoijXPu4j6An/riBBu7NxRV+Q9GmeiviUIQag+HfZuHm46AVXOxEBU2
B226fsqB4ws3SjqTdsuoAcEjYJHPCveN6/d5QT0gc5DkjIIke85CtbKvfza6zy4bZ2P/lU/Ydoot
/Ufatst/RsW3maAxncKQqZFRxJ9RctOVFVa9dva86VXYobLS5dqQIaiuayQltsi/G6tmuNF42HJT
9M3ut++WF9w/B0mUUVC6of/zyxNWzAhmNwN7YwOwvS652V0HSlR8Zw/Fj3zn50T1zKeFdgcX7qYN
WWvdCP0YmgOn6lxrN78TE4jwPdkJWU0TzbR1/iOH7mlD0iI27392TBr7T108Tu1ucWaJG4++Fe1u
RiTepuTXcspYFa6mlPgIYb5S5/gPN7rKn4LOEiBF1OGVz/BcDrXLCMqCyk+6hE8XUk2q4JBwp1Lk
6jd3eCs+d7JKMS+IUwXbTfJid/KAPk9Trqh6ZFk1l4JqwYgxzS5vw3yZ7Q8HrnNupjmAIJR//EXO
bY8gMXDh7NUCO02SiNzX46ZJgWcCIfw3vfy0jy88F/HLUmoDQgMY8taxH+5aIhjICVB0L3UmjQix
9eFWi9upIl2pH744xiVQdSAm/uyxLuOdji6sQ4e/S8QgKhnIXGxInFtc4pTdXVE5+eKquZ/7VeS/
onrA8fhN+EfAdutuekwjVl5K5nepOBoPcf0H7bZOp0K3czAmPbFAEkUNEnL893nvTOtw4PVIQDFG
8dyGxHSYHAZCZ7TQgRL2io0Jv5kwYmf8cdBGeTPM4JTL21Hox7ekYKknIIY0TvtwQ74ByrgP2Dju
pyTumBCORqD1I3aX3bpSDD5f7KnkQEfcLSrcc+ZMBzRjo/QFUlHwSk8/mctYbGSa8nKVWl7tWgFw
085DxAZyc98kp40IBBNmsOgYD9hfrjLYuiljqJJIzSylKHZudqABpCjhsWiK3VkufIVNIS8IukSb
5QwoBZHE7oP9FSzs3p0dRR/qirzG81mRe8sNCNKnraJcBFyD7wYc+geHvTprQJIJh7MPZ4A+10HY
fQGCb9JCNq+RqGN1mbRlruc2vuCaNN0XuFVUAUDtSlZ1duqsN4jO00mJ3e/i2gel9/VKLjl9WU/R
OV2RwC2qCmXoVClLLV8qznRehE6sGdg3Ng8bJNF4or68WkBFRbA0utlUfSdb+8HEbUkZxx6EUh/b
yXtp7HJtOaGeaxtJX8J362hAS5ovrCtrj/S9AHsysgBAF5KBgCJw0swE+GkTAD+WCWD/jG2YE8hu
TpnUyeG3uraSYMLvma5Mg5kUnDU4AALbPoEKL09lFf1cNb+3ERQcsM368EfKmn+akLY/ZlKacjPW
r/spC0nofCKV/n8wpOSPSCGvSc9atsF+UdYBNVFWdIwCAJbrdraCvxz/q7QzT8A02ghxU4VIsYwk
yOAWSYhr2pflKuAmSNhwCi6vBNeila8SxMBOzhaVIlLoNb+DRfbbBz72WfHMxIBAidQTz++3yYAg
0Vx6Q/JfyAdvBWZaozjK3uEQxM02F7DwrzTf0VXh4S07VuxQNcF2hNhKPIoNxviuKNn+QGk0yPLC
9j/DY7gOYlvCpvcL+r4R2nn3l1EBxrxIX8Pfz3+lNKa7kFnx2io/zVJM4j+bzMm5hAT/TN6fntE9
ZTUbw36WP+TxpDwjPorct4CfiN3chtSCwI5ZjyBm3mQpH0YInpaGBzXHp71Qf65DCfaMVJ82JMdK
DmjyAEufYwQ8umxGkB9BjV0BR7i293Cl+ZOAeyt4yfM/BHkiep5qXPHv/TTpHqleBIvKgGHHx0q8
cWI9mxtlwscQk5xqDrXfek01wqIoiwv9DidQdFmrcp/eksqyuykUXesGr2A+QWf7D5jXQC1wmFTp
ceYMYvU24IsK5dXyWfVBAxOG10+rmweflnwdBgArPq+MeKQCetsbhH4dKMbNi8MPlkbKzWSuAQdw
BGlyhnWvY4sCT1GSXtOYa4LhdEjkqixLcuEyJhEyqYeKVGKRbItQfOaSr79+tycgn1/HGCMmxCQ1
cXtFZf4TSjmEKZS733gTq6b2aZ0PjGDJX5jefNVwJZ333CpXIT/tlmwny+zNHbC/aF0UlTHLB9f2
bdh2vHj0oNWqT95Dvvg9zR+Q/lklgHqI7zq77+fuQzF3I7x6eLpS7RFLsfcPuT0YiBYY1CZFyhr+
1kn2hIpQLyzFolRF4xuiZzNJwxDzDPZJPf84DGQvxja7O0neQPJaaVfmU4o3//u0wsfV6swsfQ3G
mBx0Q5YYyFkxaB19yq2tWvGOfu38zKbBs/Zc8fY9/EkqNvxxzbndkc8cOdhZzpYLtFKMGpTqETUD
dN0PZtjYmmN5ImHzt3dB9wfrSRmm43/3NsNnAA7OYXzgQQsMSZfOW7a+WqtuNM68+s5Km6Dmm/o9
0vOe7acmaj+dWeRHRZ3lo6brm9NyaOd5rTNL7JO4CAg5fi5ItDF+ljID9HfUx/8p8lcVxSUkB1Yc
L74s26JDdghMG6CnrtAHIU8O6Xc7bAlH9N1swLmjQMFnE6b6N98vJ1e48HwEejNn1H4XYlyMqESW
zM8LERZP2w8BvVuT0thqTEfnsTGefJHngJzWH6WphBypGPioPCQNiko1zls8YGVIbcuGMJVm11WM
TJfxqnsU4gHMGhpykc+scbXYhFTT35bPcCaAGjDdVPq0iRjG9L4E6bxxmXCsGMZSHo057LTgCu65
vq05ZbdgTiaQuOumTUIpPyAYwX+rWP7KXhwGvy9PzG0FILB7ZOQ5EoQWQJD3x2rKsu5UpJzZJE4H
EhTf/8xL94PcoxTDHgqZ/73X4GJzDegSbIsUHJdr5fdVYDDIREwGIAkbOa/PLLBsHPRZapFESK2E
RZ2CL77TcrBR+pNFjRMQHdAemAQYbxxiFyhCpOBsFJ888oF2DcDMzQIsvvlXNxOrY3iQP2soJJ/w
nOXLPvPQIuR/UN218QzL8yq3mGMWn+oPLIwr75EwRvaqYR9nlCvX1UAHDrAm5nF/oINEut8QSMS1
CjLHm+BmURHf+No2elrES+QslR18wVmjDXLv6UpdJxCXQPh/uKaehlmZR0G2kpc0zDPMFFk+4IZV
FoI1FIu8PZV0i+d1YujOtu8ewnZkHUqynRQ/HYEatrJ0bAt7fmf5AFDs3Zcly6AclcVwyTs2qHQ5
qUE6wI11iQq8s2JvSfS6PdXzNLTq0IZwjadI9RRzh9eWxJcVVjfx6tfoOEuU9T6QO23joG13Kv7l
JqM3Xd3AzG+aOIcHeL9XgqKPLLdBurMjXptEVF4+CNNpEynDbrtNtSxQOehsgkEqfKsMSVESDFkT
fz3eWmIZQawHF7r0rlWa9LC3xwr+9L2+YrXBnu9B/9YlEcFQ7z6u5+/sl4yM2ZX4WLTUmVXxk1YS
i+6rZ6LTZB0NFpjRSNRxVVa58sT15pvhR0ieOnOgUoGu0N8m6xhvlaiB3/cnnlZT2sKMdMcR87rN
tV3/ZVlUfwGBeER6htBfCSjzke67YCOnWE9R+LFBUNF0YHsXJXKvpqQIu7pDJin7w/qOlh8X9DJj
jt7laDCfJCWFty7+pDgw1Lc/4DGqI4BbevEFQ0YWdUUl5YXir+2Upq12zV2slsPE8rI/BVTTd1Lt
7/FLjYMe0URsYanosCf5Lt+fQiEI2pxCuxT0GyW8zeqxO2kAFXSROq6oVyeF5/vLytqayaKWzpu5
1brUDkcj042jp7u+nVOZcANZLP8xKgiDTMX66ZuN4z1dCx5XluH9jDTryu/AFAX3tcLwfm3LRPog
sVqFRrCpDKLJ+5zCiGI2gIekLhubOUojr40rPWfyHXaL3ivBQgALpZfeyH8MN4/QHtflT/nYlKwD
6YHlH5bNfRVxNy8pFbYTiyp0LiFoPlyZwUZE39O/o9VXSN1v95hEos6acNRYaQ5kt9CDkGEFkz0d
7Qe1fdqfv71mkRY2ufosXSZh/Wz5mtoNn/qONECMM/YnAPm0+gL9h2VvSSHmmjd+xrqESiy1xc/M
Uh+M0dageektnix19PG8ZTF+cyTkxgLz6GKnguIs0MTwLKyQIbh0DFu+Jt7EkQpsbIGLrRhLzstx
jUJe+MwE7CTruH51lEjxrJZLjlRDoZsFHSeqafbDnkPx/RFZhaeqrxFBDgplu5IvmH5Q9FG+5ryS
Ur3htcIf9XCh4k/3fcnVDdgVDXu6nTrFqiocl8FO9Lpqjy57Lo6aJEZUg28G3ewPSQ3QYN1D3Smo
D+RZ+K4CQvy6FtQeNWEfT3IMLO9QjT1/rAr8KDZbAy33C1F27Os547Ld9JNh1i+0/xw2UolKtp5Q
KSzjBTEDJqMiSlzgarm2JKg3tOVbhT6sLKRW5bYWlnlwLZXC9rrHaKYhCpcSdbGVpAPvJ/lJfRig
aPf+XeO1D7C2uPQ9H+PSxbbKBC6ZAeYtA3M6D+aHTDZKEBuVT+11nUxGalR0XHkIoL3C4ygLNc3m
HKUEu76uMmtYKQMUhoZmB2vqwTKGTTq6rma6UjVV8F+xNCts67eErErCd5mpM8a0uQw+DyWUqsDX
GB+heM3dMzPdw3W0k27+uVqkVtjIKPypa6FfsZO6AOAB3/B4Av6tgYu7ZncvPaglZgGayltzA8mj
zFlZkMxK9n76h6T6PZjRKIxZly027EyYBd2drbkV/YCyeKBF4Jrg0O7n+iK+dBPMKvjvW2aWHs1k
6xzQbXhdpck73waSUatTGle1zqg57J4QMO2tVDrA8bXHw0tMdHrQHyBvy40sO6JEIThPMOJz10sc
hoo9jo23K7psb3AGE/tL0gh6WXU48ilX5F5WFGSDOPKtsCHPWiAZPooik4uANsEdyYos2TQ0OA0R
V5oZ2DVu4c/OzBYAkJ05DLPMIw/OX9n/Te88S+qz4r/8aUyJSL+Uhd+Wbm5BwzufdN7+ebPhmUQR
X3/UCSKlfICFwxC4oxaaniz/osbfY+Ucpi0mlx4w8q6dv3QdCPSwcyvSf+nb+lqFZg8IozUbo9Z4
ngI7CkPYc6eRG8nBEIC43tw6+qpAiNYZROek0jjuTL1W1zE83D07AKjynK9SvKW8jauTzEeWcSMh
rrRoA234z/MIIJqG431eQhCx1aS2Xj7woP2oAyyla6SI+Zmoq6m1be5EHP7cna6kKTgF9U0X/MXl
dx64l24k1guA1erKJ1OUr5FeaNvX/rMo3J6KH8aT+wSbWv52adNtT+iIJWDPmYO1tRAUsXUoBQcc
fxBT9zMl6OEt5DUojlbNEy8hhi7A+qQLktuOsBdu7yUq5fNfH/oIY6gH6ikKDZ6kug+Aeedu+rIK
4BSTWLW6ypPaU6JhOAewvIYLZ1Y9/ixQzJbSeKD57MUVeZXNFWkJlPluViCTo9fJmfldTR5kvk9Q
QkB8x092Y+Btwj9yfL6EyYD2neqvG9q8+DDwzocfFaroYi6pAguHhGvw7sguIsNfnrh+UUDZz5mP
TJoCFNqUv6DL/EUMpYNXHGSw2D8smUUgMPhPFly0c8TtfySoneKGPTHRy7ls0H1Jt514D3CO9Xat
fPkyy0wRRuIw9yCaAiFzR5PQlAk7jFRX7aPCAmPEJglrnFKRF31eraw1YeVrLSaWEnX09wkSTR/h
uSJqVwbcfSya58nrkuBfLfbEp4dm8lbkOhus4XUVcvlLwDSc8iyCDsOR5O7XCp02dUc1ALCeTg/i
XEkhjoVpY/E2eREDbbgr0XsA5seiTKShNsotYB//qdJnJ93ZX6Dlf2teYu/OOTBCe/Y/9hsdEgr5
r3v7gUUWQQUOejSbSNDdoz/14NOk2VQqANt0I2TRkfeg9JJ43E2JAxFm/I0LRhesm+A0/rMizyx5
saOBKYnVj/K2qSnmF1l4YHa2ybnJ65XV8LbOJ0itRJIsP15X/SC/rB6mnpFScLxDH+naABLz6R7A
h0zPYr2zKgGMeIFx6e7NmIxqWCIFnorDf8QJEPAlDzHwes6dh+fN4W4WfiOW4/bv88iWYVmO7SB2
Jmz49eMTkx+aEmZxCG2Rv0j5IpJl1LF2AZwUUaUg7igDCRQhQztT5fwn14x6a3idSmS3oT7x8LN9
GjVeVXpa4l+3l5O2899C8c+rML7OpF6G45Kp4mh5+3s5NMydE58Du+ESY7Z2CHS4Xk38CpTo/5Wk
m3VFPSnKQ8WCMOMw+NQMcwfu1SWfgIBZC3XkLIYaKy3k9TVsbnQQ6ZKF74tNqUzsd9RsD6n8q99L
74KHrbbg/dd57pyrKucLodNCAmNdBo+y4h4jN+5NS2BqmVTTS5UpmZ780QAvWJkerCY6w1Ju4Fha
wI4cHt71B+xSL6rS8ijlXauLTxKPlu7Wfl0a/9fThihJEawr+QDf1RRvT5B9WfDr4f5HjvNx8wgQ
0z7pip74wU7kfFsx91/JE1mOXXVPuuYUjTJxhy+DMbo+Sh2GKZzT8ByDkREz8dvVEp+yKQ1ecN/E
kWl4m2HIVGTmWEWMOCiE8GzEePB3RJriy2NrZrugKO99FIH20W+Mia8UZdXj27hFYa/BteiQkJ4e
5Oo5XwoWM3mhK5yzcFKco7E4Q39QHJSqUUMjAMMhZdd7FUGHSxXPkfo/gvcHOuvS39fA009Bl2TS
FHtZBYsRZfypmSVPVeGDK0MRpGOiTppZrbmeUSNq2xxjV6v07BWJG3c+2aDfiKrQSoSmzPB48obL
oUn7ycITYL/u7naF6jEVw2hw9BeRS+QrDlHxO3Gzb3yh4YFoNvsFYQOUN+XaVQtUaCMlCEk92Ry4
BKzPXkM+d89RaY/EJGSEoHsCTVoT/lVbOh381x4vdbcjTGJoS8/qgec6cZcoAx4e7lo1OIeyQwxG
XA7m4k+1FzrFbROIUC+DV5E3urL0z3UxS0ocZbsQWH126WhVGgWizz5hQFdklu/HT4jX2cBSaRLc
F0JcesJUagm7RD3UxLKcwwCVaJQxweFJSi3DhqBCpv/BKDt5SGyxcbRlGBz9M4oo+rLqBJqbsmvw
SJ509A2gkZbMKEha0MRyIL0YdVYJbdQXz3cJu9YMR3IQqD81QKVWW1W22kZFpSe6wxwuk9DYjEJi
RcnFSR63EYZ68s8APdtc4A4gadRC9Hhjp2Qau0vPES2WNRDfOwKzL2nhdEOKH7GtK+5ERtIXE1EM
LEFZW/KBDChCGSOOcmCiT2zg8veLsWdy/sRCHIGn32/ffoPEqo+nRjBJQKo8GMDyy9PrhnZ10FNt
dyCD3LOdmFHu3wHmdjnf18gikWiRv5OYSKBXH/qiUg4m2lZ0M2TLk9P6nefUGgDiHNyCYujEpQ40
3aJaOeJGmesZaDqPkrR0pecELXwjWpsym0yT2nkJkEbFFBkjNpOPSs9ONs8yrpGfzxQLFLtHNN9T
FiiFXlxtjSEYUMr+2Vv3HjU68tIBaEcCDt3xeSjqtSOg0geYotABn0v4LghZkUkMbVI6SzsOtOUb
gXTz/+H5Q+BMilsIllGuTwAsrQnJfgUjBaktgMlB1bDPfCCiCiqz5xTS99gCd8oZ/tgg/0+GmRLF
0I+VCM9Jr3vNroJQGcpT5/3IoefXMebWpVn4ThgeDmu11x4UsTlp9sqiyTKPPgEGk32eqzqlnh5y
FdFE+x01RthIRXAs/GNqIEqq7NANHo33+y4IYkAGAH5I/qmSV0VwzAmTyw2rt6PWfCRPTI+lcdsk
IQOWUbVn3uinJvHpFgXLXfRmGrTxr45QRJ9iRgbk9bjeXSp20jvjWRb6xLcPJBGuNafJEO4x+9eg
8xDMh7XhLgv3BVawQ5rtdueBZwZ3baW2sXO7kauGm7qXCNIQr5ZXAbOgZn/SzlPIydICyrHQcHDb
dCeH+Yf27EBc5SN5JzEZ4T49CmwbhvcLBBZltyhctAyC0pzO0WZJJG3P4XYJzoIF8GvcUF+LZAB0
yNWxdHlVrm0oOcMUWhnvuFy7tUcCBtpkctdam5x77jRFUMHU2/nFRAW00evG70tl06pvETKoHU/k
ocMWFZ++Tx3Rh823GHnd8nxTIFHW33D5aEKeh4/yWTLvkmtlA8ySj47MoO2xuKWuOzv4XXhB+Ay0
Fs2nGhhIaCiM+Rvgd/QTJPATjOP+3pH94qNKD4vsmB07S1y1bM4KPh1sasNRDIXvq/kBbaCjstS3
dCIoHfOHx5j6PDTOTCfN1Q9eG6ww/QCTNw9/hRkRNfRoyASab1MZ7L1aISs7FUTep8sCXHGJI3rV
oM9c5NsX9ZaKeouIriBOW68SZmkMjDqneE4Jk7U+clUrwB3v3IfDcVYdfZddodzYlhsfOS+L4//l
3mHe/CXFXIvlFRtjw+7CMXlsX24tzHj+HWerCTbD07uzmG3wOO+5j/ydD03gRKgXP8Beo3u99uQw
xW5v3L9Y8/UWFI9AczUj3yXKYZQ1PmGEh+bMJJ+naX91fU8slHaJEis8D1dpOojmyZpzH5L5WyX5
jvrMwAqNeEhcB4QlPbeW4Lyjjj7QTBf2zXq3V0xZGGgsRCcwxF0QK/7e8I7oLODEDFXZ2j2jFjqD
o90eKL2VwUwUFr4u7Rwte9eE8bDTFymGQFnUIR2Anv0/8mf9/xFV9GPcrIZLgu8Fb3xKYG41IJr9
7mV+33xqTD+NfTT8miHRGVsNt2abi9itsQYSNo6OtYgGmVx2mlthBBVkomEO9Lqlb9ym4iHYXa9o
oLy4gATh8YPRnSmqG27JSWTmBZPB25is9Qo/HgWcvKOnNijyXGWogwP+ny075w2pKfElPqlZIufv
moFydYgsgXZ0PUeBVPwCxqoQOZX2uaAgmO2CrzBtKiJY5B5Zc5nBfeAnLj5sCW22t+CRv4INHRZF
40eDdh6Oh9nWX1nKmPm7es45Vv6KUatuBGS+Jhxv9Vot5kJHG5SMdI2HRkTSj3hSZgiNOdoIZa8O
2ZTj4e8pLdF7d8DPZDwTMog9npTZn1ZxDOqdrSz/PhjR4SqwE8J51hvcveTBzjCCZ35KOdQz/6d1
vaiNE0Ej9KsMj1m/9oyB0h9Q9mIwl8FHlgAHvE41fMA8b7AVb5axJq0c7xDtJR969j3nTwkV5S1D
1LX+nhC0fWbmibhwHLVxCoYv+H+hnNpSm1vRe0YASj/WbOptp5Y89NlCrs9K0uvRJ32P8l9bPG2r
plqwJWKLTDuUP/TkYEC2ZI/07SmYUTqm6NysX35eO9zJHUCS2/WBPZAYXIRvl9Lc1cOyDs3MIDmi
d8IoFxHTwHpZNixHsTRc/R6OU8tzSIcjFRAmDyiGWmY61D1my5RxY6jjxNeTvSOzu7ynkfQF7Zwj
L4eSvbvI25J0+GvXE3mBHcmRP63qivofZEONNlvsyelxYGDXYn3uH0cYPkC/UFj42xml7R9dq5hy
+RZJsQhrxfyTXbLoIo3ZN21gCY7xXza1dr5zimaNdR3XkjoflXbh8buvR3uzLX8GTSZ7pH0YiBWz
cfg1yd3IIIrLKchZG77hL+runjnSp6nBjZ0N1yKC+kajVfGq84Ae3TGMH0Aq4bG6sfhaKoNCt44N
yIbthJJ7q7rzGuGvg81wMlCP45sW+hks0dMVjxp01qa6rrAFk9P2/pvjc/tigM1h0H4BD7BAEFhk
Cez451bHR/W+FpIr2UrN57jPP+8zDrFbl5ECdO9DXloIIDt4N47nbT1zmO2UWpEfB20XvAXQnYnV
oSy9YhH5guOuIi70CHqhPhiOJQPuiraaDCHza4291k1WFlEkWKdDTeEMhNCKUYXfgO9RF9qoG6nt
TBEXCpi+O/jr8/vPbi5/zapAklj3S4fMu4qzEixvTOy2pZ8evIHzE8sx0zniB9sCYUsmq5aMuX33
G8ZMOMh8K9XnFoOMTSMIKq8bO5PkwMyJMtTuDUrs8b6XcZ/WzxB4zpIrgiiU5FQvkE7LMolORtbF
PPm+RNfVoZD784MEERiSR0F0sIZWu3Wt3MLN5p8kuAUMUBk1F1s3og4ExI/hjSrgrrlQheL9uIJ7
N+1JcP4ZI6ee9nTjxb1UXhmJVN208nB+oVshx7fb07LvZu+bcR2U7+c5QMB0/nnwKZ/8/62W35sJ
Kt0On/duQUTixFaFWITKYmGQUzizTsWMMJsyYctDrTdJvqrn9xqY3vePLBWs9YaHcC45yk7Xv3t5
bL4gelG/cFsWlMUWIqqMgFSNxITT+w4u4RWSH2JLt6kGwq4rmXURc+vx3g7OI1ksDUk0UAfGQkOA
QdZDnYHSjguAnV7mhFP1XYZkRSVX3zXOsJHJltZWWC/0YJQ1rdy4s/O5TychOcATIh6VagbafQcD
j2p+/rosPTp3NDKtjlGR68+U4g0EyD2R0Qj5M/z8M0NyWbP+668r07yAfC+ZVPar32mPG7Vrt7X+
zsKAowWyBpeQPnKKtjdCqL9ypgUIOOwVb9zpEhomloi4wDD7WGIah0qLKY9pYACCFvGA6aoD8+Yx
5hgbaAiygi/iUBhaQTR3PCnzd+z6f4XbQ6PzVFnzXO+S0q5JrFq70twKK+1JDVEHr6Abgq42qHcy
+4ve0USOt7hU52mxwuWPK+6y+MI0wulZr/QD+YQHWoHG3s1XvnkSBk5v/yeXRAFmz0RGO+VoX9YL
jm3wO0aeIyGgz3FEFEqcLEmQD984NkprbPQ6lfyz5pcRrx0gqfrfgYCmn6S7bccWWtzt822OG8EE
+c2T50xJkx8BHyx/ckQTatDFXSH9rKLC+e/w2uPHE5qEp15oTimZRfhw+guAte1Dk5ZsU/cCyWtl
hE3RsXIH5AdYduNKcwXafmek+fF6Qiv7eftSKRXLo9AcXqAL3807BorcQbxwzkgBz4nlTGEAtfhT
sBb1ZmwjlmKC/kY3unq+BfwCXULeI4Yqdz499uPXtmjF8YtnxS14oBTrFGwzLAxIHq/CJF3tg0w8
mONtBVACmNEzKI3zY/prfMueVoNXA+q82tuVZzBX7W1VxofH/oOiWYLiDNvigEP8NKIzd1h8MO/N
PaI8q6aGdD5Ilt/4byhBrsy06QzfCyaS1ozuJt74wktPsGQAbHac9eInNCWZcoGvS8q8L5hS8du1
L+K0qs51f2t3JogCXjpZ4Y6EBtgZuNpmt/+aWlAXEpcoHO5PSDeNSSctXhhBgMVzBjgRFHVLG6Cv
snLpQE3efglONTcrPzZY0ihWS7JQbdyYej5L/SPUKfP0Cvb88gSYAB1dxtZ/fQ/rCaUZJPGS204Z
56Er5LkzxaOi+ppbC+H+uKfoHhfTwM4YKGBf84wk6eDMNluz/0JbeDy48TBHZVDenk3mrup//bFy
gQaTD3QJKatvSghpNZAHvYk+by1y3G32wDyLrRHln488cm5VZ+PLakqODPV+tNDiB9smSL0nFyZr
uG6pvAd0Kp7mfFKOysM69gvha7zeMJKRc6/p+dVSpIeeGftWEryeAUPsvpoivr7K8vHzis4kkiQm
84aTOqHCZX3/6olJbEHW/aYdEXGOGi0zNc08hKLgF5RVEvXWSmh73DbmjIwnR5U4gdFbBuyb0WiN
pAKc0BtVT2I+n1WwBGz0A1Oxuv9e2gfnagGY6QZy5oi1Xpe9A/l6Mb9k+k+QZDGSAXIPeWJbGlcb
H88SegdxxV85W3zt3T8byvzpIwwbQS9n350+efG3hk5Nk7Z3ckv3KqRiW1jRZf0bL28PSV5NUyh/
oIsU83SxaDsyUuuUOGRPxPzypTrlUFLkgTCLjW8rndF2CPE/CsZ8K5kgoCDoCydQPWjmI+nLG32w
Q77ZaO9yMOQ7TyMlSx++cIToGysEeI8cI1YugwE2vjx8yfKkvNxvmnzVm14seEsx3wzAMecAfmve
1WjcXPbvbLYgJO8jTwmu+jOy57yMYlHPnsdHSXBg+xgfiaiXltM1JgOwVurAVqY2en+VyZ2lWhvQ
FUFDtZTkNVwI2cFNfog65B7nemGn7VNmkdbHlsiP29lKjtUBtwmVKt/KnEOsMGjrx8n5nk0tJqSg
8SH4h/vqeMtyitncg42OVPV2g917aPiAw7HXbOnSnKuBPZjb44JVTWzE5t3Zm2YkwgBk0VuY6chG
4lxQlszxFscbrV30DKfM2I3hC0AwUPYl1/K0hWcvhTl9BNCk+XFpOv+WauU1loFUJuGoD6t+nCAH
rh/p6NTPZq0weuHYwieWszFAXLM/4ESO1cNAWffp46lSlabMVfFIrqUxLhbj/zfLEB7hVgSQW6U2
E7uSzgkVLFY7TL0/621yTZdX19iftpdON9dOwRRwlv1Dnq4r0d2cY52WGqlhjNn0Gyr/2rfyEfRL
0DBmKEra3D78mfH55Cp3TlsnfIEuUqqEJgslCJrhX/ag89IbFl0nkjNJ7PRmNBirNctqxXcXbCVV
GZwIwaoa1sfnlrN6N8eIkpo8z8Tvhc9BDUK/ZajUtr++GMq+4h+MIDSWx1dXRx+RKbCGd4i7AIhX
WdZKfly7WGb2rWo4qKVtTOs0rwk3vdQCmKy9n3ebGk9CxbVAqDhTu0reJPzKvMY8lU97o5tKkpeo
/6js9E/0VllhYhpMRZOTtCT0oZK05WWL3SR5rcfYhEDQAZrFlh5wlEuM783SMg8vyhxFc+lB6kSO
/wS49KHD4dQ0B9i9uS1y/aUg+t56InMVDMB8L4XUEOm4YE6iEoqQxgVDl8b+N+5TJBAGK0PjdpvR
HW54O28VD1djZI+v2N2XqN8OoXIlJqM+vXtDvL9aAWN0wEY2G11FpAl6eLPFxiW1WlGpPHv270V4
XJIlCBvNNdkGCJdpTiwzQFSmcbDOZcsM5qnvZXep267q68/g0GXfQSjC+/fl148cjQeNyuxBBUNb
TzVNHlVJ2S4h+4nsXvYRfokTD+FPDYr9irTYZxeWNm9aBs+ZzMRHKNrugRrb1DSoRwTuZ6hGgf4p
VGDqmrQcWBQjXFB37b000g/VLWtf84Lo5+mLSp0XAkFAQTSg1uRtid5N1g3eGXoNo8FN1antdtZc
9IkqrwTwo0fq5KwmddkWk6QvQcWDKIX2QyK59ILOFeRbJyaLo5dl2GerEei5+R1bWICfsvilUGJo
pnndEClrbagPnoVAGevCeUm0a15nV7F19/NH9876ZgNRA93ftB8bmrmemDNRa3AXwzTBojL2nOwQ
MWRnIA7L23pSnl472aPLlHkJBkRd0UGmhAYiCqyhr7GoSYjFmbPffxLpsa807DFlCka1h38rSx5z
uq/K3ERIE+tT+R6lkWtke4O/KVt3mG87xGXiVZLuB1t4nFUiFi3W3TtKFRoh+v8NdyZGEVme7tHO
AMS6ZeNXnhlBkd71wtQe7N4G52ADGqj7QFz2F3KGWTWMZIhdlIMWlH/MRzWOYB1Ar+X3yG/ZnhtO
broIySXPdQ6PgQJrBxFKLZyVWoiIzBKFfd77rcaxDHafaHiRtRhDPbbCT5/ynILaI52yJI2cYp6a
wFwwA+5XeL8Whyd/uk6ruNGyvbDKEWiO0rCjKeXeDpMYBbnbXzgsRAXfqSiCIlXYNfwKqXXu4oID
mXA3rAtJVQMWwRv/CPUaRT+J948EF7pF2AwxHpjHsiG1GHERgIanx9MfqTj64oDxzxEnFbze6jOp
bikSP/0MnW6986XIe79KX6iDB/VuGXGU+ypUkGBBZ/wfZnP8OzDbATuEfCUsjHrWhVzYufeGNztS
eTJxsgJ/JlbNQ21IpeK16/6kOOZBiyxDxb9J1DzyleP01OTye1lZp5yoHMwuMzryZgPwC1G5eUro
35/3cfthDH99HsyGY8QC1fl6q6mXRTojUqtq0Yn8U5Eh86SL6ZhALX4l6oe+kyMkB4JUrn+DxZta
NSEnVqmqjlueX/PhBvC7Gc92gxSvwhsmmcL8sy+HQfESO/eKMde6/n/sHscS/F/I64i56ny4mjLo
VGMg+0ncu1Dv4+T2dQI1uxZUAOhcd1h76+7788Sz8V7mhM9IKKRoJk9H0Ypizo9JD8dV5pOh6Zhh
GAoGq067t/WRZqnbL1N1k+VOvSrfjb7g223Y1XnksPu3Uw4trep3mjllodz+Z6V3NzULkokkQybU
HYNyZeQqMhdEPUCCMs4Czd46fH4E9OreIq1m9A4L9EswONDSeZNllUzmNV7jEb4JdPRCqkX3ZZmn
gHnriiQuNVw+rgWUT+EtD7yFwWiapY9WMRkWnG57UgWyuGCE9+4Lpznlum9eyFro7rSTbYw+HgLF
iZgFVDM20f1xQeg5qPrjjOBpmhdiKgm/6EjwVOKYaumTRxEZWBfvHIJg5ePkPNzDSCCFwtRlbBC1
KGeKCaIev/4Oiod5I1icwcAV9KFLqIb8cNXTa8GvT9cdgPqHVp3HGkwOqFeg0IYTjSVQJ6/2lP/G
ODUHhbkKQ/GlVvqhCTCOJ0LbwppJxmh7NFinf8elUwXsj6/Ra9QFqT0uu4iEYkEaCBjLKzrEGvKP
SOo8ljnsnvsAnzdzA1V9BIRSLzCxGVFiFKNeK5Jv/v0tYvsnIFsdoDrlhxe9y97+dLHgCftih9x1
lrPre8AaqHvSO7bGdRFdlNpI3gCCg3J43hFE9QBRnB6D0jNppZ3F3JpMshBpNUamP60yy6wUbaV3
UDxrvyo9VDP/WQmuxtI+N6SzRlmdiTRsgdMblnChOG+u0vy1EIhYWzXoPvhM58aP0Ka9chWWSDQK
n9wFVovilwwtOWTrqTnbgmIEU349mxCvd7LgJkFlfzTr1g2PZwWExj0eW+QhqZEayb7KbLqPEq9N
5WkFTqEtWS0lOE7LE3THXBT+yWXDtqp0AtC8OsOL5rHucpTno4FKZRiWr07+CJWgFr8hIDQ0ZmUt
I4HGS8dFVYTm/ZEk2cFVqI7qpSM8DcLHkDMdwsy/RUuaLK0UzZ9ia6hAoj0AgHNqScYM7c4SpW6e
CiXNiwF1+c4v2kmVEfWl5ajgLh6ntdfcXfDJa5ZAVut1TPe0pvYG9MQnslLc6+RE2mo6qbB56iwI
L4S5ktgAhq7GeKI50fVttNOwxY9DbXvkS7LwlNmO7YHDQuAubrY3UzhB2FivMSCnqUmztmx4dd9L
FJOIsk0DxuzZ+198k7YrGnBYKkLM6r2CC407OJYYXlYOLs1e47F3wzy0NbkTLTyLRzmvth8448dr
bVZj8Ud3wVVmQ9Ngxf0jAWip1Jlsjf5SQFzkmkbPLChQ09NUeapgw97yBPfWzwDZFUZei6M0I4Ke
UI1l5ol8XJMLhR6NSri92yLDmzgT6zGM0CN2IBKkxX9GtOPcfwmlUYeBY1OAzsa2NH7J31ymUwlc
qktkQpOvDQwnSV4Bg2lnz6cONAZw2kicBVOYeXge86QKI2S3lkdK4cj4PyxyQmLIkNh6Wrt0zQgh
kecXysGw1qTOt67xBlsQ67ITeK1qH+XJKQPnOsh+CZkyo+i2MGOIbsCgTPrBTDznndkCg81T86Bv
J5zDXWjpXatQxRP9I/sBj8z41liPPLdvxw3qoUxk1rcxCjq6VN+KGUlRdLb7yZkUGsqT0PjzqChF
laa/C2QU8J4ueR+4Uozsvs8rBOw6zSr31hoRdoMiyPrm4hbkcFOmTIIGkySjDLR5wUzfKhK1jN3f
Z1497qvVCLCnZTNrCPFcFED/u6oNUes9Qq6P9E0+3jFZ5Xx9lshMmMs2TwanuI8498Jy/yq8UGbj
eOPepu1dGrw0N6xdzf98qr4d6YWYABbR+ssEQuBNY92YDVqI8p/qcHkcp3EBBRasFgBlSJap8Qax
CeBeSWTCkvmKjHXt6+sh/qJGCEbIrB+l+gxUflw2trZKsHlbJOAXSoJ0/zLun5ay8hrhp391PY+/
7p39eKK3P6VD3RpL6OL9R5DfJsWxIKCB9pIl+e0CukQcxcY+PC1SMgkeJ9som6uHOfrXDgRAQWeI
qkCDVFThMJh5dJEFVe2A+2aCHDKMvK5G4/tDd7cg+6TYKngub7AXsjGJ5uCuhtWKKHAKwWCytLrK
LyIUVBZk699XQaW9nLfXbemUxeHnNfW4fhwxIKixDU4jRaVKutqEykj77YCJ/PX5j7MRzi9FJCGw
6ywksRDSO3lL0xjfgFv4m+ltpu/n5jP9YHaght+FCwjzT0FW55br7M+vIgv4DzZBF8LznbjbPyov
LH55CZJcUkuWaZC4GMh82qyfgykOuPFUotDWj6qxBt7yE3k6wicNXdrwXK2R7vTUeuwETJxc6Pgm
XWMp558jYuMXTemoMznZ12kZZKykV1YKwBSfU+8FQub3cPT2dNmQ96a1TAWdKA3Qhmyj86vplWOp
v7wqMPh3tOH56AzPXK8jc4HAIDxxV94u6mQxRSb6da+MSK4PBBfmLzJR7fd7yAyAlfoYjom7hi5k
dwF5b7sm737WH1AU2lZexQFWE/sVKxv//gIZBDOKnZ+wp9Yq4rJSFl5CXJABsRS9LQ/44FGwuTMO
PYEr56LWyQlBQ36/J3x0duAZgNz5uq0t/QddNd4/hnOBueBInJxGqmlKLQ3Gs5P2T6SpL33A26pj
ZLKpgPRWbHPZLoLTXnNaK5HpVgx8xawdJQTYoGsv1CykGdKONfd+LJeQJB3OALFxbxfgcCEQaC9T
8DMdLoUXCO+YVMMP2gWr1ae7NZjRaO5x+tx8HUQ8GrGXeBERecHHOkZBuilJhXh2EQmPKE8clQmp
uV8qfZcZjs8YIwxu4mgzfyFms6U5s51NsjzGSRzc8h+bR46/yd2pDPETVji/kJaWHhbuUvSkE0RR
Hup8RexoXMAk0HgoIiOoOA8HBcn2Q6tOUJ+za4E1vWDzoxTgPIIJxe3MYo8iq4herJgJDLZwSOH0
ajmi0FtJBChK81XAM7Z5oSHi4iqKvMKRjpcU/397A/cWkMkUpDTo0/Evd6mXL2at70kVSC7jVBx5
Cjm1avoONse5KUyulrxP9xgM2+xq3S1H7cYuHP8YMb5Pg6f0n+y8NAyor2ITulO1BNOCtUHgGsJc
w4waYXE0OdFXGYu+vj7w47JQzIo53ZQ//RK/GEOuLyaxz8snzDGMe2jCHCn8RvaZ1r026ve+WrO4
qT94sgS4JliWh8rv+Pz/55JBQ/F6oughiCg0KydzZgJC7dkW/Tq9B2NzUizDG/fh48xk6aXcxhgJ
hoXvxtAUVlng03xyVwHyhkVXRpo3x1L9bLVxU4ql4ZF98h3Rste7FJqGE5CAgIC1CnDtuj60zpL4
KrAZJwh1o3xF0r65qx/5rHG5vdmdObFbDtmSYq8uLg+TdKShiBGZzhEix7oPArwJKHjYhn6OugNy
Iy5nkm/xjtzgwtp8ejIKLP6/rpokCggho/A/VNDQutWVyDzWSa/9EGOXkHaottuQZeWw7PdgA4LH
LTOTj1sK+cRbUDs2HlWl9mtfT6zy50PEe1SLN39N32keJQ2/ZoE7ekoKWNr2maMbYXD4Q1nsWFPt
AfQTy+rV2jB/eJHgBU84MaDJNPQ3KxdqDe2HvuIHGf5SaqfJ1t3lq9cgxfCVI5F34Vu7Egrg/dUG
Rtr/XePtu9oJsd9JZARdJlSS5snKEsi/yZscSVIu6p/t6jd/oUTlI8StHvl0SrI1bbGtZ0e3xZCB
Mm4xg8phecJ4Oz53/Y3uLPu6UZVI+qp0qH+KApk5fwyVqOQNKHFQJNLa1HRncUUWFuxPMhdxhegp
B/sB+XHmZqSCaqRTwhfjAGbiCWRsRoUfvhF38Rk1oJTIBizABjh5yUhJWjsRVU1Sp6sILYQxy0ry
j4+YUV1pbttqkT96CZcYpgyp+GfFdtN+t7DJegGCMHsfENBHn0YCe/fIN7pagFOxsKK4/NTuJJqZ
Ab5aKONUxEyuag/flFnTsqHxCVTMs2qBrm00j8PsIVJn8zbw+v0jvw7egL8OdkTgFRBWeZO6dKMg
4SHnmaXEAtSKxSLTwBLXx/fC+mBvcMtDqKjgOSsZ+DNLad4oWj0EypF2tSzdmFKHS0bKdwM13Rit
ubRj1gmgTwqrjf0ej2/aHHKLpwfQhzhnHPkP8EVop725Ly76IkIdNEs67Jjl6Pc2cpKTX3JUby4q
bGhgZpHXsqRderSMcu9cVfbOM0zERl2ouLLd5RN08EfGen4GwDe+G3bHocegVZZEFkGdvEsRzV5D
+oUjkGyIVnur023rb92W/KH+pMBU5VO08F9GevedgPUuqXgKKWlc4v8KeNS3pnYXVJrp9xRA51CA
KSt6ONO6CV5tYM5Yf0uAFQuXMlXCeMIDG8ZLD1uSzKbcjWpWJdq3r+Fq9T3oa9xMkAFZN7DqL+VY
SALwEeJlX/6eEgBVeUvTvH5ui5jcggoTM9uIVEWbSjc8uxXPtOPV1hY5YpTTHL4yBJUEg7n91l//
J23yg+0iWcDOK/fCLDLO9rk9AuIbXfPTslPLq5oZQSAOK6QS+V4trSX7ys2CQZqbnJZD+i4/w7Ib
agDXE2gnd9pqBZytZ+LD1qxIdB/u3+AMT2PW3OaKnyGpK0LSW3AgDq4oZ35KKjadNaYCxUuWg2ou
6nGcKZazoXc9Ysyz+Ik1MfbWSmUMd5tJbJDvUBAu6iT3vKx1EgEl/0vO18BSUyuFH32TDi3rEc9X
AXgtqYiAhljxe+d23rEnoFvLjt8/13L2vIv5rqTGD9FAF0drVjrR0w2WWrKOTxhKBqh0Ci+xlnUa
BHrRJ21JPqQTAlWgUWYb2EwOIVFJDj00VTwJSJN6nwOuQhtfmIc96KfiBGpVNccHutektltD17Vx
yCVPsfWEup1cRAttN36gwTdhGptkcXkVH4pSZ8QljFqpg+OsdXJzJ1Wv+cuqAK5W5I1DYIB7NCoT
Wn09r/TuFRsTrZK/c2Ec044YJ8DC2Q3Z/sssXDnts7kfAgqL5aelCzafhtuPe6n8IY8YFzatalmG
ap4D+NNR+0kW+6TE30ZwqX/QG9AKyXS5Rc6CJn5A7qSDYAEk3xDN6WeNolSWDZuyEJHPjx09TIEM
66ihc+a8NU31cwYSeVEgkGOnvUJchNmlkRA57TV3xJJoUUUWjWHqkgLsQPn8wbLpnwR+Xpq+u7SR
Dn3mnThjVuJ1pcHfeMBI2EQWkHvuyzlIqMAxbDWLKWVJaXQ19w0A3uXIXcTRZvBpRGeoBPPilRDR
oGdwthfjJMJrtSJrT910zENu1nUfiPd5opGr/yMf4l0+lkTIWB1lyh7b5j7VzgioPMmosWtBvRxu
ZpxB7RqKCWQPpwQZxaGMiqD7ePk71LVjjpUa8xe/aJ3upxHgoXjocyup8wG16Bg4WvnZOSucQHMt
aZ8X10T+Rt2EvXkWQEbUdS2Ya+7xxWoR3kPvZEYerkoSeunqjTsSNpbTaDTsy8kfd7uInp4dOqpT
0KuCJOP2ykXSK3IWvO9v3eSQZ2WXR2f+H3TX6j0HG/n9RUMT3ZFzIyajbQqEEmkv4pz61ZhzrKCp
MmBkjqYBYcWHBRCgpMCktfCySliGAZwdNKJW87M88YTxAlfob8RCEy31VU9mn6YfGOydTVfbg6TY
v+8Wcno8FzElCv6JyXHU1fVJl4S2ynn+Juz/0ftXvk3/MEuheVDz/61Je27i2oYxeBXI3yYMPj5U
iBSWJmGkuptfDEqSp1rQdo9MdAVwaP/Mnh2/K3LEs/Wm6sBqvDxpsKilSCuTipiVJ3czNozl0eAc
o16SzYLtMp+9K2DCcT25EqtnBO8GSZkvK96g4iovIjnG5fuHx3HmAGsxKCjj4sT5Z1LXzwNXtFBn
mvnylRlTTwDdzgbFlbm/fj9vF6K+Z0mDHWUTR0P1L2GIDywkeOXhmL16MldogsvmOu8J88XSg9C+
eLV6FzXJ9jOh0xycXhtLP4fTxNFCT+iavWZGkf+KP3cfgMzg+4ZmVulvKNA1qnnaZZsunftgCJgD
XSU99J8kDryq6w0gqeuHJBCEzD9Nr8r7Td4fHKLyEsAAJkf9+QmKn4A1UTvSg0ooG8JHO3LclH+w
PTZ7qYsBx+xTCysKr7eASk6JwGeTcx2GWf/oXw4xTyXWj+5gFkzvWxXbxBgI+J8XY0eIFSbaCqrK
uL3jaPb+S2aLCOr2HvwV7iZMEBCaphlATYc4QC0YM2Pz7ObqlcnyzwTZ3ZxrahNyar61SbYLVhV8
6S8Rx1SDkL0bYvVazyvj+/tqA8i7m2Vr86iocK7dwDG5pcUa1L+XAhk6/6kpoSlQ3Y2iSkXxXqPf
DQYwJQMnfSMnT4sRkr0/PZlJmJIvY4SmLdFl5D6IxBWLIjPEZo7T1bTrLA0srP5/8AQT5NbrmLEW
84y72OZXsDwzaia5edP1A1ZckNp2CbmgQU2md08VuCZuyNAS4TUBTl9XWA0PYkWoXHs9LZqpgx1x
Klh0+KK6e5VIICSF/ld//SijtTXeMOQs3xHC/BtH+r786hbIQTXsZekVxEAIe5ZJAmrBhMe5uhp2
FC5uK9QQFLj5uDnUUOMdMnQSINEuG5ud7ErXaCT7dSHm5SPtokzU6fAEcXYRpVprPCgnRTdxejgx
a4D5e0pV3CGtm9IZvRAy75/RCaz0dMXX1UTq2WaPTSfKjzpogWsiyPfMJDmpjHxUO7/q4aIWCffM
7MIt9bnnP8UKw0cY1ZI7Ft+7h9tJ9plrNkTX7gBV72z3xxPwfs602XPYJtm8CfEt9RzKJHwzNdiL
RYQYDWQ6dZgH9RzAT9Ie0Ak0VtQw2g9z3urPGXmNf3am64N3avCe7uIgaASCNtGtzUhEAvOXN4L5
F7zX3bAF8b7oPbToepssBtl/l1UwJID/V+7kPt4PkDvMIGqcT3IBN0nlZYUmK/HMOCT5QP3AtaRx
KOXMx08mxOlfWZkkTLUQQ6x3LS8winJJEB6lTHIqCIAVDA3SrmePQg9Qn92mc+HQNsXjLq4DUB87
E8W1KRccuBslkTDRcFnHtPtFH6m8qD6qHDcRSLFaD7sDCORlnvWTTHBpNjF60KG7+YjYJgwyVpIt
Lj0Vqbi7r64WkdVYrEywLzB2nxRTdsKJGKIOuvjYq9va+jUCP4+4neRZcf++F5DVjA8a2AHo3F4q
bLexVvSHsMs5C0E5meWbVkYaVrh4JNNwK9cXw1st1L+PymGVmhm0EaqRIursqUo6htBBVud0lGVK
lzOAH8E6ZdJmilKJN8iGL99yHS1grtU0/MNJV/3vPFRSQvP9oziLroL71l9tborpiAMdpU1s2iyA
P5nBX1jhdGfkpDYloAvJ8bHSCx3DI+Xiajkf0+e+ppO3Jfewv0hG3ai9sALEwGkzB0NvHA9hTh7A
f04qZAbBkb6D7GjLVLor3qQfB+CriGo+T7Xkby6dtA1gMHFwkS5Qd+azS0Njw0TMrF0A6zlesqBq
lgsXTvBZ1bd7rm1q2S1GlwZvr2oM6wQOQ1r+6f+zdhkJs8diuLb/1MuVeOdzzTszqopRQRYBmvaO
or9KAhuNQ68RogaUpfgfxRw2LTrwLMFB2gL9jXDxcQEWvwi0XU0YaWx9Oe/Wpsh/j8gsYEfivdI8
mUCifK49LNsT/gGp2ALop/0XbnKTabLmR4lc6nXcjqAMMBh5BOOIFFChVxbLAlJEX3/QNn51+qYN
wf4xdBywIgtdAFcbyMoj/9Nfwu/HodCOBs4iVhWY/3Njn1xHBbHZFo3xb3+9wwUBCF6kUH/YfoW6
ycnrZTQr7K/RmArc1F783bZSI0Qulz8MfufGxJ/5l/Lyte/ZriG3WTO6D/4dLBVLwCv+M/lX28HK
29PweHuy5rLASGQD+JTQiMRtLO6n39H2VUy7wjsAl3QG3XlAmMreiOtg9jtqVY42WYtXtRHCSbvK
xZJ7ZqT6uygXYLhf0aTQZwxIPpiJ5myuvCV5iqjmJzkqTmh2LVoPqZTF8vZBjjDoHE5xdJfYiwJU
sh922P1tOoatHH220A/YdT3jHC95WM/QXUbe56DnVkRtIC/nejUvIEI+JvT9akT+3Q0+XSj8ucLZ
MPyKiDxMcqE9l5IizndptYJQG9qvGYMimyKr5PotYdC+hd/4U4daOgsQ8mFWPOOppnkWb3uQlCMz
djuGIDsXZrClY3bkSIusH7iGocrJgDwORYFN9wiPoux+ejUJHFUg/h8dlw0s4kv0K+/Ss96cC5YA
BdZIdUbYO0X9oEfCVQzipZFNZwyR/k+UbHFz+Qso736fJma2WZINmipa6tQTVWfRg82XxCpAXwpc
PASMYwsimhdhUVcaEKue1/GXp2Jetx6hFAslBMxhc47xN3X1rleieHialntxpExAlnASYUFM0bbg
0G2l2CgHjXUtwYPv+/Jvat7zytj7B3jQs9Uqr5vT4qhtu556zuD985daBvVCVhQSl8q3afHt4c9V
WeNQZUWoxeXs6vc0BG45atAll94LA0xuzuV6x8nBbomtGTFYR4w4JUtcgI41mXdHrfE8ZLsjN0OF
AFOd+KLh1xCHkFDfAqcpPfoxM4HLpUNgRRYpCjTp/CbX0os/DMWMKsI6iDOvq4PDRzeZfSTvX+Ag
EUsJS2b2co+9xF8M04b31Rygj6faUL9sBNZrjzyLjXC1ruu95wjDuVFcFYT0pDwJ7dGfgs6lgRvi
Icc4u0ntpjyCZx+LG2fqYLrzv3rpcra8QmvQOwILpwQg9BZwbmFpVKvsskNY8lqMES3xPbD7McXY
cx2rreSyKk0cofD050WvFjsu7shfwKZ/Vq2XbqOqXc0UNTwbfjVaB2uzADcf3vwlK36ZKepEA1p2
sLCPhnM2nMeEu7Jo13gupPTxKTtj3ub4iaXP+4zGr8VnmmQgzlIeWNkCvkbwbDl+4ZRDIdSopIzF
TZviLYKrh8SeVKGIsWWOUYON9z91a3TwYNDvVGYrpVGczJYJQhyW9hlccCO74zu/zSCR3SJSS+u4
BRUb7IcbIEGJmNbTRbu7jFKNS//SAVfJRcNbp6hiuMs1QVD4RSaluIOkSG6WkJvBKcgxHNhfzRhf
V/+ulGJq4e/HTZ2v1m3KL56sN8pc3pNqlSzCTxQo+tuZZlPBTFFPChpwu5g9WUtvphrXL8jGIu40
5TH8dzAR3aBFppsilPlGzeKpX2hAwTxOwZDIoyzhhoVD/syUGJ6IQ+V0NJPpm/dKDi+1+Qfum06a
fMwSEiNH52lcugsKk75gOrJKoYPQrbzohhTCe+YUB4xk+WFg4qXIrsxIelNOuLhuT9flHMC98vGH
ZBefQjHkJ09h/kysMX2a+Fhhf/VxOdE0JcsPaJgXxUDECuwyh5RIxb2eyaDXYWoZ79U9miJ6lxFU
Lx90B90R8y5S7yTQfmFBucTLdTKq3PT++ICLo07RVvhqwi2r+tDtIzKzQqy+/m/wVY4R2+gHiJA1
Zhle1voHspTsfqPysmqLG8+58aWyREu/gyg/4BiPU7a109XxYpyOSmD4P0Tvy53sTnqtTFe6zZur
6K1UpVQFYVsVFBXvka+Ot5FdHrZiNDj3CseEv7/282CFpn9GVVDKkbhaNPEC5ilALiiYu7bWHZRg
s28Kgn/a7UTHvhBGJarGs4QxIKrgT33Y13qSP8V9H2uEjAcocCfO4HakZ4Zpx7Hg8PqiG6bgAB9t
21hO/jLuYB8FoO4YBEWNcMoX1YVNHV8BC1yIHsmYrsMSn0j51b6z9ZIcJVcEKN7lecxmZfituHVN
Ztt3xf401hlvj64vZZGOuz92ZyhhbnQJMmsRmktqdVS/0VrwioBZ4vTd0eHdjNDsIgA8jbYAh28e
mXB9HUGZzI0C4j7bVMWWkN9va6YFZpc80vkJygo+hobI4rr6OGnOP+JqWGTy04kP84VtpVKRHcy6
kamAeBTB7jY7MZ5U/5wz2/U84T+Lo937FqWDjUW59iHuhkyCBZ4cMyvPmN8h8l9oThAcO8hXKLz1
jWQz8zF28L+XEVHDxi1XiGmrOMuxUyc/JsGpJM+CNs6NHzxIn9XEs0MUWDuzcFR8UNTwJPpKqfWK
AIaviRRemyrRh8P3BwwpfT8GDLi+0umz7n8JXc1yTEBSPYxfiBx8QeVw+UyFEuKBQDUSh9W4GBNr
1vEFixEG6z19Kq4a/B+MSrS51I/QiHqupevNbLgkZQYXvEjWhfFKZ5DRteQn6jKvigq1Lx8HgvMP
3AG10MdumNuQIIANv8nvv5kzyn6bMQo+ldYH8ISPfEV+WtNFfyrTdN0xxHIz8els5saUUkLQiHhg
LU/n/WQ3H1naEkG2kch8WD/i8//xy7RUQ5LAmCBS/lEPa3oKtext2aUV6b96AJ/MdfAxmIKatjux
p5cTUtI+jkm9756gBHLRDGrRtBJTNV+XYL/wUys58twzkdD6gb3p9ahxNOYhpqQ9cgjDWMIHrZTx
4s0OHbgztR08QkdxclsRUEBR49ncTjMQa+vWMIHmBi3tCAP1ngYgvu6uDjMnPQGONIGaYks8HAB+
l6anooQDhM2fuxHK9gCQwkg8qJzdVWG8hTmKay32pSjK5sx+HnvdVCy63NOrX0QNY8RMHqfk1DMr
g2XrtRJfUooTOFujgi7KF538IwUpyGWefWFndtdGuHphG7REfh7fzjOEEqUbupl7sh/17dqJzNK0
yT7iB/V0kFRi3u/fKYvc2KN9oC2mc7TdgTyKyXlrGj8ulzH2CS7CEllCzzpcdfqLxg0xSk6p6UXz
oUo+gqXjQo/Q43FFTArVTBoaAlzzBEz9diqrNMM7Io/nE9oWzTGGuS+tPgH2uwfYBqIWVSIo3/tM
pDaMnSaz5U9MhpZk+eOIr+fVoLeeSAkZ9M3LPjr8DA5AGjtNyp9Vy8CgJ4i/nNcmXcNK3mQroONk
eU64RZr036zBJcBDQVtP2xGMGmI+aLvZ5suNBkhDHNxFTsKlUVkqbGr659LBYURo3extv53jT3Yu
uciopMrYg/AZ/i/PgT6zGVMhyh80bSNXZJo3BQXhUoxzf5ln+0GHXGBXomRjTwX1mq2O/QjPPWam
L4z/sLo+8pPE+jtuf3TEgh4ASyA8oU85U4xE7Zfr7JwAGeFc0V7Bsfij21Tn3tHBzzcD3HoggLYe
bJCW/hxveMdRvf8go4+GTbj2YAzOE0cyVMZHWceM76WnAsftxHVbjQUy7luUkYW8VfkbEX8Qy4TP
x17W3XPjJS5/JkXb9qOamYjjGGggMoYbiPoIMBiwFl26zEfLAde0LoyISoMEK3Z7e5zdA5RMRIad
P1O+JVrHbGPf87J//iwCR4DeR4pjspZJTXuL3i1oFhlABZMbA/7a4akF8PQzKLJRgs4MZEJNLcuL
BlH2kdT65SVy+G6IdOrfKW8LAZ2Z2Ga1mjjN0ddXrHWxX1ziVsalrl2921yqR52+XhQ6O1nhdODN
SyZRLZ4jQmdtkU3zMEo/t+ipOqiHZRM7Uyg9HF9RuUWm765K5AppCVdiLOKwKqf17gXzd/Q63JxV
Ifu9reF7CGv1YkTk9GHpb3y+Zx1iLv4c/dXHgSfdLhj7L8FR/92ActOsWHltOd589mni/3HCKDjH
gWX5BUPEMyiw80QGkT6iWlix8TYkTCgzLo/JSndujIm42pZ38+V6bysNNWDKfrH2dj2snm+zH/MV
qAYEkCnvAqnTswNrzDb2fEYp1X/2hce5Jmxx39D/YYn3TRzauqDZX5NSY5NIbWLGMk+Hd8KLytet
W20Hil/ihnuESruGt8glAlLZbpPnLwarJJVr4WZjqMKDETmpB42I/UDA5teJhKy83ZNxgNMkxnCD
5/li4MNAp6zqJB9Ot80yDm53SjwDYwIKlBKaiK2+iWq2EAG9MOefIH8LTerAgQBTYnvGbED3aYhJ
0BphpKZDlrzuKgFDRTqUZYsRvY3nmGeCPQ9M9a7013okk0gwI2raNV7fZw99UHpOS/JeTuI2j9/Z
WckJd+z7Y698vOGcf72EIh9YJLiw828v0opxUdLHqgV+rhfwnaHygD12PumnTqfUjmgXlMHrx1QD
vXjEj8EM/PE5umAbpzYqCX/7YYf01Jak0Jsm/GoqdYVCVQ1DlMqhZafUI4As12GgLvwn85cCTxIu
QbKzdPJxUkHZck8PoB4YAuOutmI8dOjg/l1DCQllWdNh4WHvmpQapwxsVW0HZq1zlAH+A/oM89Nx
rFcT2hdRXr5Ezy1oWGEb5EI3+PQui0Di0p8hgcInFeJFV+CkYR+k3Ps0VaBhlAp/rvOr6isEXn4s
9PGKHoOfHygFZBDABDHmQdO2IB9n6i6lla3s7FXUQBdsDbXZAMCMx5cOuiiwxpVNBvC4Alig91HQ
zKmvNwByLCHXMUQy3kZc4TdxgTCteZwT/Dr6PYSjTkNVtegDj/hyasu9K7k541xOakiNeMgNwDEl
KhcpyVaMaiNP7EeDjzzj0ifpQi1NHGJm4ZwwSPcMUYRAmo1IiEpm6gmQ+diiUK1aNNjJR5+nIh+T
qo4ZTAMu80SoNuTNesO3E5lpLwSzM9yyjXtG7OraaKiSQgFbqaaCOIjBG10vbaoQ7u5Lbjpe04HB
1dPYhYnAKu87uepGSHej3qhHLeUokwLyLBNtpRDLShqitkyZ6ZXdkkhay6dzlX0SbutLcXt9L7Ni
x+H+52jBdHAzvXuMn1VFM7UgXxZje/a/PGc8QoZ4Yf/ewrripyjYw10BgVEO6Hye5wPfWQNjUTLZ
KUpeVqVIu2bv4TfONVVJ0we7JPt+6XPMVFnVeijTRZXgC6NbYX0foMGdjeuiTvsPU1dO4OmsHQMl
UBXsoYXF1sZ7TfhhdDp0y+Ars1CA3MoqnoEw4cs7sHVszAEjwBe2gpCmAb1k3qz2eHE2XQEfuwhD
cWSjc9M1triVMvPCFBYhEPIwDTEfbeyqXrdHut/pJOyw4DHacXTrE+KeBLQP1YFwyzEuxlgsciXO
8m7K9UBDDi9q7RNtVFnz/JQTBkbJ82NO5ilmmM6051RMZD2b/0cZr89GBoiAaGYKLONnJTFU9Vmm
tMItBMUPdyBu5lmo9zHAsjVT2P4E99V84GFZu4KszPXjDbVQxYE+GHE/yfh2rga0ek/8+R+7gzXZ
vStKr+0cAJpJAUFf2qh4dIdg7ctFmOBaooiJyCEGA1zP0D6lg+C5oWLE+SZKReCwi2d4EQDanYPA
lIiUsKbOy5kTEJ5amwZ7vgYrnfmPKDiGVWptkEUxsv4Y0g5IrfmiRXKNKX/Qdk5lv3LppBttT1o1
gxjFBpXV2y0U9D5lW7mho6UB2f+/m5HtWkd48Qanz5bdV9ey0QU80s5xtjvkSiBQNYmLUBbmKU0j
+Ze9B5iVIkgSDrqdz01uvn1IJUZZZpQMCdoB7Y9B5WPSPQ5E232pq3okwbyfANPvqczh2feR7/Wj
LOr6sOYvnWLiO2ttMsgpVMbxyyrNg2Kh4jJ+JzOn79Whl9ehNf+fJ6spSjxwViXdMF2KjiSJxZX3
4mWE55JR2TBY+aJ/kJXO8lxWB6oP5AbyaVl7PtWTBLu5aVME+z1hQ/Vz6+U0oVQv6cADmiB8xcP+
bHdXQWQqLw+nvxoo5EJJkyGJB5cPyuCsYKLIjkCdXn7eO0ehisp5C/UF6YZBjPnb2JW7HCX6qLJP
mImM3vmimXhNH739vLpFlUgSZ0ooVGXUvwmyQcG0Z1lJMKhYTlbyjm3Nokp8Q4scTrsBahtdc7e8
6WI97zt9ADRrsm0+h1Jrg8v7BrtzAyw7bLI2B5qCoNTmwWm8mG52UveHYLKkVdWUoMfA2MG0PkGV
+rIVRxXB6C28UR7hdzpas3KMnUJqoms2WKZ5PQWARSJCXASQwg5gHO5yHqpxqeYM80coQRV6x/VK
pabiecrbRVreqrB/FtKp62pIjTAJZBXtrHXk+SwitlMYvVYYu0BaXwMFbxIh7bb+R3g4SVymi7B2
JleNy/cxVTei3c5zCF3A0pw/be0wvE6Kkq92hicIyM++09m2Z69yB08RRne7IsZZ4cfbHwJZnVRW
3ZOMYbE6CpFpLki+p8AGVvp+ZBmQu5nMjZYj6rCiCD85bKndWa2SOxNFQv2e3MGrpm39nCQYQh+9
l1mbv4zW3LC0XFKta1iJXYMVrUWkvW+aEptGBUX6fzRGoBqJ4sj6ZSYpTVAlcEP6I/YhT3pdcZ/k
u/Oyisg0fcUSt9A8wWzjsTFSZgVd657IzYBUnNVnZ7KkMDEcTs12IWxBxIw3uzdNXwSHgEEFB+6Q
htMDGFpH/vQoRNDB9OJl+dsoxFRHlD4YpTmYoqd9c7FyvG7uDD4Rlc4ikN7UbhJ4+3Scdz+7mzm1
DI7kS1/yOxzxHDXzrP4DAuXOCXWbnL1FPIQqTMFnJQhVGYgxjpBMdxw4I8qlk+6Vmruw3qvQ6eA9
/j7LCgPyW+ehCmEaphimupKNCGlx4D1wx932QlbbfN3UMqPBc3Y4NIjcJ9nu5PABOZNEy4OegaY7
Z/wWihlAjvPIXzO5odwss+yp+TVC2YkeTHa0QKRW8frVIvSE5XUgRgCP3HQ9hjt2+BByjvRaIzWh
1PTSTFODamiQW3hczSXP322mrJBQ85XExob4AxL6fkSzP+sAQHy/RuqBsQEAdEOx4pV9mu4jIGih
Se/tgIdU6C8drODEMfcuRfmQzBSCOM+niZP/nMlZ7bDj1Hrs+UbDQmUtj2mw4GPfj1JQf+g6VoIX
GZm7/Q3RU7ghiT93JDvSFIfftzWar53a5qpG7N1qYrCDcE1Ch6Fuaea4YglpKYk3pPDz/rU9os5s
kROgJxwuMWertlQ+8Oc2KeEeUc0jqToUvy2CI70kURVQhn9wco6loBD9iOmr/41iIqOLVGMF+boD
KYYNWxpk3et+WgEuPRlfedTYI2/Fsi9r+wjxsM3f2xJnZtq9iDHLup7GUVmkDrac/Aw4/geFw0iK
tK6tKj7xGrycxQDx8bqro6JBQ5w4adOC34X7JiA7f0wact8W6ayKtEVcgX10GKHMbfWLJYKFBu08
XPTAS7TvmugE0WbjRu+Ua+k3+Hrb7YkssclWiyNu5myYQ1X5ScceGfCBao+R0fgGxWtGTICIlYos
5BoNd3w7VD0s3fVE1AY2GLiM5v5uBrorDQnpI/XBeHKskhE82dBJwlvC/ewwc1dVhgXbw+HVGl+b
mIGlHZxhr0thLWt4UO/ZuhuhSsm1O2KJ2xxFSKesF7WeXh4DrCl+imHnPkiffvIlGoVqCGUJiUcT
CBPmfTwg1SfjqyPMfgh7/zMyyYPQLI5rDknaoeKvv8yPgDy2lmpztTFvcn6HbQhyNPxcOIxVEsBQ
+T30gUBOaJchHfndvUIqYtaahvD1fuBQSozzZbBRwcT4iYEMrVI77MvOfgBo57W7jYzKka55l3Cz
q/t9R7U0Mo8NDKyT6/5RqFYxDMxTh0yGKCcNlBynil7V2RlvPyBjt0Ni7GoL8s33sfAiAehs9/Tf
SPdHI5WltVYX6eoevjU5GoqNnyMfDEqKMD84cvnAhZtBg0I7ipIGvkQOFY3m4do5Mj0gREiuKAk9
AxjQz7uJ3sqEtCjvj4pTYVqfXby1XwxGkvZmnfYZ8gPPweN/pfM5xWmpN9DZS7MwYu449npGQ6xq
heUcfFYrXpAj/dBKfexY1VrLvWQO44pwiWow/MOW77u5mp6uufcHuLNQXtuBNiioNl9Oo5esjLgN
A72tkY4ykK9UCJ3EUFLI407Uk+4LZ9zMYEz+rVq9mkX1WvERLF17qPaCRB1e5hni/umSdNbu8l64
fFaYmrrxSS1AZMpfNKvqibuss7y3rwL5t9zcd/Fny2NceY4KbYjtLpbPybOONr32JKgRrZ+/3HNd
tgz4BvLaxqSD/TCax5CXg/HtKZ6r37ptBcZ2arsxI/tRO0wnwuB+CgJ4OOyIukuKKUORPUPyY8UY
Kt7nReNsZdx9p+Sj2yFjo35zwTQPKBEZvXg2D1CwaIXi4097drPENY0jIB+JgyDUsdxepR053LT3
aeuASqiMht+d8YnX53CXjgpTZ9lEsNzjSLv3KTWsSh8oyn/Vj1/FyEy4Ng8GggO2U6YEiDAZ8Mr8
X865WbGrmSMJrxbHp5ys1YJaBFzn4aTgnQl4eQsivau2BQvNWfHyT7x+UxT8jLuBb3fiw6XDumY5
mKARnN6t0OH+pwJMaJBnc3AMsBKvwjjBLFVBsdHwrihXyZ3m9FR9TUGjLrDpQnl3NslJU4OTRBPP
Epa3WB6s7F90p4FLo+ZDkUQCOIkvbZvGtw+fFQ76RK4MB6DbNot97snCfqyKBXLvIJkhYjCxfQLS
cGIuCYJ3Uvzym1sdVtxxP2iCMQ2uipGPKDZW7SmaVt/WJ+2Tg1P7lc6tRvPwd9qR7a6UjiO2CqnG
KcGIgWkKc+uHjAPE3WkMNdG2qvhWDYeSUtKEuNi0YCc4oK5LN/t1iGvpRUx9gbpE18SVdJLdf4io
jwW7boih43X0/b3f4ii7YNFPFAIUEMqumWktNAMZutox3OyJQzksnmsx5AXc2mz2LuMhoLNZyjAt
8Hrsq+hAqMQfVjEUr1L3viY4eHW618lAv4tfASkjpxka+96PItPlnaWJz7R/Q0puGgOezEIMD9/D
2gxHkvUKBjVJD+dIteiFkzRNzzLvPw8A85JVPq6uLJhdrs87QUFYom7/0pZREdKQii3PJe0eg4Wy
/MwOzAnjxOxsY2PnB7ExAvexbUbsCU8YOgk+Q4pPuSodyZgrfIDxcY6zKZ0kcLD2Dd3ylSQ6DZHG
jYMbCTabO09TnmOR47G23VLcxraqZKGZYoC4etcblrrX334V9OYN/1XhJLva5Uq7Kt5rYU8aw/00
tvwq5TB0IT95haqdvx0mxnYQwIxr5BXJYF4qXnu26L8j/i6xa1BfwfkKa+JGB7ZPrpbWe1xuMp+v
feFvwraUaPBcgtcTrtu/SYHs729rgDPyl/4zANLgIHY+Ot8aO4axiXvSXjq9vwMYfZ5PAAu9Oo46
12hjrkd/2vJ2fJXxAEiTAx5tyhW9gZrxiSm+77sRMPM1+2K+kCV3q0lqIepKj9V4gk5CyCtlkElY
UEO46FNfrH5S18Hlc/4nOStfetq2FcXQfALSa6s0XTF4eFoTXXYzkVw9IjyHLhhHZe9Ri3aymAAV
KrsACRc5u21aezuKbthof+L0bCtq0n+OUjUpJDdHqpHBvOdp+o2HXhuvCvrXIU9sSHs8DFKjNbsK
/5E0eBh1EqSblopIz77uExuMDuLFYeniDs6ODF4iUuXD/W89lsrcocwm9IoKfWAyGWhdXlBywdjQ
oiL6Uv3ZLiyKci2oDdFCH61hqiiWtiYo3TJ432YUHRzNOnaaZM37M5dpRydv2b58db5mg58DF8WI
yifo9Y8dVhVzpcTQmjInlNrM102ncniMpjFW3EBVnfCadma7zyf1p59MCih7ya25kXtAdtZUuWuK
8oGFUEChcSfp5LVvwrv737viv3d8VghnMwtXr9TJxqOImj/X1BNgdoP6NFP6LYPk6eoArAhSHXZU
RFJcvbTGW7ZZ30JqWSQnofF1Appl3eIkSSWA/vTCVSnMTIsM9I/5aH2FOPjw9d6u1s91baNmlHeg
S87bVtApfcnZkNhIII180dbiZaW58MNh3zV3eLqHDVGkC4Ll3n9LC8e88+0Dp4TRP1bkokJBn20g
zVajSHesTJgRA3mlryL5mp6hFmwuXWo9ofGCo6TAi3WOaNV/YK5N5QwuBLfTeG4Rg6R8yM7mLAR2
O1PTk8x9eN6t5nqlvV94jXhjdzaJnGDFFNgxfEw7Dnk019fnr2LvHFmMYf1tBgdG7E9dlKgp6hu+
aEXjH09+TEI0nYScdmNRgTCIgbFaCuZdLe8ui50vkPDFCmNvF0oex/7rYtPzITEEn9ho8vMmFC67
Cind/3lxU8FyfAfRMuOjRulwO77GgR+AsXQmRm4/EbsGjcW+WfU3/K0BUvqVs2uG7HhSzg+ApMO/
YZ/1AwS0K4myyZXPjz4zK036sFTALQQkuuM3r/XTkXAMFCKBbdWDfyBj+pKP+6XQ4QTYqq+GggCe
fnW8AxLrPFOndxcdNW8J+09mp1Y28g5V95dvi9qdfIgy5RdbAObfbaJted1vxqw7rB5fCWIKRE8I
fiu3MHyjINRRZ/MKsTGjimn4w39RiyTkNF/Ne4rEbYqwZmVzuyWB61OKKN5PUxfxkrokMjE567uo
IJHUHcMkr6mNM9i7soOmsmDNHE3EoI/bDB/ncIN8Y5xgjaCcNWTc/1dj+H1w3UFRsZJqeFTx0j13
FBhDSOfCb5Bdpvuwrq9Hd/NtHeD8+Ix4yUf98k8cZuThrWoxfVnRgl8qOICeVpFo8YnOojKFK0O+
IqESpXsJwhCddBbhdIcVIxlbXWyLDPfdaXYGN5SJ0xEvWuWdZQxBdJMFXikxD0hXCUbH5jdqNl2e
yOa7Nz4uaDzrc+BEWfMX3/fMO2IDu6ZszfGsyY7Xg//Ftm3htkWp+txDikIhPtN9g0uGIDGjIBxm
n4gVG4OKWSjjRVgbGGKsk9hzrCN9snp8bc4lcGP+ctQccd53c/HYYtIU688YMUdj/o6VUAlcKR7m
05Z4O7ro2Vodzrw+syzSvckBnsBoOkrBKBG6a+pkxAjjKXCSO3gqkumz9JVBhoozEJugTmHk7NSR
mYb6TDJI0St1ziVlUlXDP6cZpl7YgLtLTxKNpCzmsaeIQ7zNoL3UWUDmtxzDBKjEb+IndLw+4YTP
upJOjo/7szCIaSKpMYelBVzHHzuJyNtzDwgW83PtWafcBATj7Fj/UG23wNV8md+flnhE1ZmQtPXd
tHl8b3/u+EcePbP8lhVZ9nkh4eNVVSUy4MiFknmdeclRzhZ6qpkTimlDxzIjwxaM/2xjWmow3M27
gFAgyY7muOhlb/QrO/KQ9tJOSG03KdHJUFrsqq+iCUkqAlhhzqikh3UwCwOt1lC5r1S1uAMaPdob
J/7tFbI2laU9bAavpJ+G9n611Uq1Zp7IEoMbHwCFU1r9RFn1SkJA08YN60aqcNzTR7oPoFfjMr0y
LP+na6t6OzSZDs27Vg/1b9GHbwIjKwt5zLhsqZ6aVZcJqGRG81yuAgy4H2Ga4IEESRU6DYYQXbCV
qUKKVeTpQQpsmf/aXuA6L0kzYp5cThnY3O4cea6ZOfMMFCtnIDHZ/RAnb+Zcsh5xsMa0N0VRIW8b
wHvWjD5rKWeET+cB+U2ZgdA+dskDyhSaABFGg9Kn7RH8Y3wrFuhBbuwDze3PZEGhPd96/09IbDoA
LIxysctr/3qKTRQsiVRF29aVx7G5NW44pNqtbcXMnuZ1pHTmiUQmBI5klNNjbbdEmeksYxfeotsp
pRCkbuMuvCQs88T1hpNtTiBkZIi8EWcolShbGBbttvnPAxDKRf3w5fiwwN4DuaIb2xCS8TmxlwMM
kCGhCvrAuzuQAL9mUOpH8SFqn1O1lEvmyEOxDt+9HDEPb99loAn/CWrxQ88tjiZ73tu6A4TRJj0W
gJfE0f2yY0s3CuHl98TFKYj/HOtMfSDz9UlQDOQQNS7ZqLRTEvwQPUFjTlkVMoEkafkW6uXHkzdu
yUzEM5iicDZ2O6T2DxYX3By/acamqp9orGFg3Ott9TNI/GtqRM7xE9ZXCb5V6kfK+tgj0wBg8m0s
1LIzcuvLAl+IZMtsqvdsQvbsLMvj6Jmi1S56jXxsK0Xmup6+srh6aZj6JjCO/KrKH3Vzt1fcdvSl
r5A5S9hLNxnDCuMFiUj05qFpGerm4l3JXy08wFw1u4sE47p6g0sIBulAXdTDUX8vm51Oiw60+pMf
2niRKrNI/lyVVeo1H+JP5yMlIUzWY15fgmQhRygkpadfmLozrYx8SC23jjukCVC+VFsRiV5Rzhib
YHFlmZ+QSqWfpncP80/0qu/eE8sAtuz8A5k6KOoIiBX9Kj1r0dNxmljKOF3fuNGkGPH2euM1LOVm
N/R4hHYsHLRDDe4a4v/6cU6S2dXfyzgwPiRUPp8tmaJzCsLwGKqzk/2VoR/z7GBTuRJ0JBdGvHOH
wT99prdUtyiPlSdSitN7HWnhytEbUAKaPQeDEsowdqG1wu2WVdmboLrD58kvqYA2dzrROLReaO+P
WNsiem3x9Ff86mcttQshDmrwxCCQgRif8eRwdgfQwYXtl5hW3tZAL4Ae1hiVo5cmgRFKa4HoELQt
6PD/sA2q4uQ4sk++zLWPRNpk3yqBdzZrakPykiLnwhjdYNU7qGmkAjWHof4K0Vw6lQxyI/wvZ8p1
Cb3VqSY+Rr17+BdEVajdAEFy9q1RPIE+1c/i03f2wr8qv+B1Hy2sBgy8Lo9/rQaCReSGkR/oicK/
zSlJJpEqqg4LDPtPV/WzPRJVBBMXzN8Yw5XMNE+UwD1xFkahIYaNfHLdaYyvvn9YSHMuCUhfEEwf
YROtMh1XVKzzOB9MXfJKgTp2oQvfBy34aJVDvE/AH5f6lZxWGDgGOm4LG5yRDXr3OMuyWgejTLc0
Y0eTpz345aLJM84QixnL0AE63AEz/LIvkTdNKQMO7OOm0lg0Rw5Q6U18U+rheDI9c0W9g5uXBa4H
KnEhAjkngmXyb8P7MYaJl2qbbxG+SP8KWOfK4wDZ2+SrNHOhhekiXm2fBEqRI4JHCrHqYl3+BRIc
iGdksxc6Cqa5wt8jD0X3B2Eno2Qj5U3yA5oEzLgpz9XO0QY5DkGyB4bIimKgY4nThyi09NA6cNH5
zv6lMTW64q5uGBFexkBtoyDUDIGSzf+OyEVKFrMjjjE8CVS7EUhLyQV4vZRnIMUUbtYDpzbF+a86
TtPK9+zv200CZTHhhTIAkNs4XuMrCo2grCECzXVPhfJExmEIZTSGluev3wJ6gdHEYzPKLlxXuoNk
njErQqiZPTf1eDiDX+LOXM4jbjoMlnnjIySGhaIfmFfqPqPitsac0N/im0CHQG4SejjD5RtxU+dI
H+gb88wuMBFr3ywawHW3URh9+YsLMyWNZVKF3e1AJR3EPKrzpIYjWRO1tm2gDhFrQpGBTeMI2Pvs
zzSqEacnykqDYkJdi6AKoyBcWNRBMCioZtzn0u1pjV+aSxhDwCrXZq6xS+DSJSiUyYU9/xSHiLuZ
hMHNDDE/+mddcbBZxONNNswtzFr6F5I4z+633EI0FXusfadC2gFJ7zepJyi04ivqyFOG6qmCoeKd
APyCy5B2Y1ukYvasMXPt0+pO6uY4mV0HJbdeXvA97L0Dr/fDGHUhQoKZnn5IYby9RwPjGIoUzPxv
OTC3hMbsSqVjIE8PvHTdVTFnD25m190mrJfVqJFaSru5wG3qN6GMGLmTyyPumqLr+qOJvLeYR9Ag
6iRRLpX2/mHwaJfpgKKRwCStPhk2hgrF/EZ0AZjmFo8C9enXcIG3ulKf17M/8F42dx1rgwptbmEA
LTzWjgyZQRHIU0a9ykA0s6pEa78/UxjKu7Q2BLWPtsdw5NEMfxqOF2OnHEoIfQhOCGs1Yw99HJKV
Q+rxUtfC3vT8Lw7fAiD2uwsMUiO+sscJnxbVrYxJO3b5umoBnZtiEYS6SMC6dJBBj7OvOdenuBEE
oDB6aRtc6LEV2naxFWpHF/4bL4Fcd6lT5Z1JI9A5J0xahloWMJfOHF3DT5bnBxXMw0FRUL3VpDQr
kRd57XA/CKMx9Kk95j/ah2TdX2ePGdD1Zflp0rHRsQcfnmfAHJRuyRlA/GKOPxhTHicarX1ZDqxc
jUXaIlfqV2cU8DxyVhA8uBGkp1XhisjTs1wVKZufqE39/WxXzanWDgWpuMxj+3FXLfoa82D/A4Oj
m/br9G3YeY5AAqjzOzLpsO9rxXqxvKB779/BdQ8GJq3QkUhmYXtFim/hSvgNb5ECoeRRvmAog4bw
/oChg4B3rxg40vwFYhUAkfq76xnfn2XTTQ9ymPT9jvJv07hfyeqPrCXMNAogTT4cEZTpjfS3Dwgj
SKESaoUcey4f1ksSiH7NvLZrPZe7CFumGIGLqzCjAjQIBeqmqcQOWBQBvZ1s9zPB4AP1A5V4UYvz
2bgoEe2IgsawSEUST+fGw0YfmMnrgjtkEx3XJLuwOSq/0oziX1p3FbaJbtnWfji+FMlkkJ92X9wp
xhVAOGgrViOp72tycx1+zPzVH6UAjyIy+VY5OXMDTALMGIeWmYn2EeolMRBxdWX6VJButemaWlmH
IRscOeK/YTzYvC0uFD4xu1d+kHJkancVZ03ImdTTXKdjDy3gtINPETH/WFb6xxAUBVy08ipc+ubl
gTFyN7+PALTEiOXTke6e6Ov/+XeamyvEkXjgJVnYhkO3dMxZ85mk6fevFSzjFkIbi6pnmSjEmg6l
kyYBrxiUsWoBcNPhLFjOUWV9eYUOxnR1Ez7v0dEQIlGhfvq/Iehbr0BsSf6s6RJLrVaJpqrce636
LFZRlfGlTBr9Jeo9Mkd9IegpE/Fa6zN2y9ZMuDUk9fNPCiPp6xLQkCyzdvurJEvGBaEGiNQe30sO
kdZLi2jMwxSJ8WqeEfzKy3xmjH7gSAANaS5p54Gl8Tf94S9w/g1Sj+P08RaODwSTYc9cMVsfsysp
+p+622PZQEPCGl8v8QQVyONcZwwajy2IwX11uEJzDDElYrNOAFe+4xiEUuhjVVBfz8jFIbC1NbGN
+T80Z4VB1LlqyNg+mCQzk6HSbwWIUAywrgUrjeNKyyYZIOon2388QkZjcY6VdwPUS+q9wE4Zw4rU
9+CoqX00RM778xE8Bbj+WffWph+jGzQxnoa12boNK6R2BspCWuWYGhHId4Bcb4V6CbRG0W66G9pS
kiHQ1Yo4h5lv2BRH2dTihL1mnhRHTWv46+vZsOgh/Uw60WvcReD9eSlsayNuV53o7fpDRueUVO5T
mQ088Xhkig13BFX1KlRFndKen0p7UIVRZnS/LVNFBKCS+7+YFdbLo2BFqgBQSwNGMjDFIG8AgVPU
Mc/w8kSOunHsrRgfKANtoZY3IeQxMJRjFEQhLU5EQhckxvy+39QeoumEVPXvGLlNi9Koori+29pu
tvYuOdEXJSfdyEOw5AlnVqYZGpeAoVsThD83xySujnK+Utf5KlTCFR0dqf8yEzOw/VPRNa3V2d2I
ztedO/XUsfwrjOpLgzeFGmdywkPvInEHVb/5AwDmDwVWc0713bVZUqXVnd4AmJiZn147ETORkjfI
rIWWEmpZPBI0JKLKmeWhjTPpZJrw2k0vytMhh8u7bPn5DwYa9f+1PXKllOqG84uuQlSd8PgBWl3/
sdgGAPRnV5EoOvbcCkMPMmXL2np05uN5DH4H3lvqo5K6dhpIHWA3e9Y54ShhXvqc2qXLvOUEOVB5
VieUkYvJRN1tN1CMToNt6wfpGTrsOV5A3nDlqdY++jYMqfvSet8IKsZeCThffgfWeuh5VMwy9x7u
/7ogrNZnIP5FXscdRZ3D088cIAJAG9j5wGDH+FPp1dn3DkdoWTkOBYz5tCMIbmiqTGBfLATJ2gL9
+uv6Qz1IlwAWOanl5Zeg18yHMpSOh1DJCDhRQyCwoYeZEYMyZqYQEDY1WYIIuP5lkMpTAjVKETcM
bXyxMmVtJSlY1lidF3MIAa8H6APhkiIPgOSgopJIMBAeunxjS2p+2vfkLqgl1c4Z1XkmlKq0OLCS
qu8N2JK7c89adRcGW7Krj6I4iMLzRS5EixriR6DptS6pYzRvW/O/3c8Y6WTajpG/efExRA0NJhZo
11C0SCWUBGS9deev/3feJMe/7ZgoWrLRL2mQfTuBzAiUSOcfXl//isTJRRCIdnCEWjTVljIET7hv
Ht3tzut6pDP+RdQZ9PThTcrZonndDq+W2x65vEJhd/qiAVJ7eYp9rVQB/8pC+sUm1uzS018v7vuX
jfEeuVzrK1AdFMppjisPHGBow6UxRDMH6NDJU4d98efBozXfLVczgRwYK2QPrB7PP4RgdDi8W/Ma
5rgQXO4Q8GHwYMYVzkqIwLAQFyITYgU5GrLIQSsBZOEoJy06Yjn1WVNc8mYDE6AqpW+D0jKr1Qbs
Ie150PPoPmJcCmzPmhuizkRu4WeLMy0HI8Txjwn+gK34OhVluTXY+5emcsQ6tJ9oWdnm50umusja
TiQ0Xflo0y3pkl74pRNdy5mUDtQeoBnfd/bClSzsfFUQRcrqLU5ECa+zKkZOt130vmOdI5dx1Yaq
9obG16rgrQjfaSYcOpMocbqjYYr6VIIqL0EBSicokSNaHRik5vyRaMetdM4QpwOPVGikV9/yNkTs
N/5aFvFx4FZMELUJxAL7byVEZrFGVAOgsiQsIsx+TcigwVrgKhs2xKerTJaiuoGC+Ff9OGVEUwGe
9XI5BPwesI+rvGjt9/hD8CvqGpW+VL8eE4WWR2gCpN4EWEYMAl7mEvnzc4DD7gbiMALIboiYJEsP
2HkB8fRpjUwbzMT0ENr0zBazoirXmTdKnRJSA//8gmfVK+2LvH7b8SP81j57mLnkkHtGMjpQLBjl
grPZasbNpVCDvDCYV4pAvx4fneMAYuIeNquvi/NBY97mZKFA6fqE1MSufyqLy6R47muohYKyUkJZ
RmKQXL6wEV6kvBfayDhm/x7FHwb8OdYM6DLBLJ3tmAoSjQlM8IWU+qCIsa3XscrNXUg4HKfbbqF0
gEOUq1uThVb5oikk788gnKFlSVPzomE9ZyS1ji80mLpv9GUSTcZhcu8pqBIyLdVduqfpIiRtHHKj
/vqYPLk+cOQBz5xQUo7An+PgotHm6DOwum1qFILz33m+eGSv1qB27OQ3lLAx45DhMnfAtFpaQSuI
brLni492V9rXUeoxhafmIpDdkXfiALcjez6neMl+S1vpr4liWDZdKi2stCmk5Ik0AFkfT3ErpPKi
PrP53bLhsGZHCG8iq09B4uACaWh6w8ONDUI0fXPhQlaHgv6LRePVxr3go0nTBhBHFlu3GsO/2Rwq
hNnyQiERa5lZLZral0Tww4qPg6VGEJRbQ2xkKNDi/Mkw9yEq1kRqp8e7MoGhuReGRwhY05iUzBP2
QaKY07ZbJUZvIXR3ymwQnkb2NpBiBZmPqoMU1un9iWqgOWh7q9hhPpNopkQseedUHIanNnb9vua5
ogOqbLOce8PifDLl32OmPD8ED5UFQntryKbLEafL+Z5hvR8Wif2zX0EJqwjzNocrqkBEWO4iGX+M
t8zFFPSJ2LnNeRYdKLUXtST8mmtRMJo/kVYzFYSEWLG/fbXHFieRXdfEuqbnUpsksw8SKBVBXvhu
0fBnYXpFPDc4QACe6QixRPzreKRRPL2Bb7DbguPGy18ONrGy3YDNqgbjC/bqt3ffxf6u9wD2lfu6
+vGxpQbbGIE78f08zaQ5iuAR3eukS/8Xy/KvH20tzh0AOONMEpteYreZFkfNN5SYkmuy6gk7xPfz
XAqS52+VyeLtNV/QIcL7/2MPdZYXeBm+U/GcSsN+ELzvmeQp44sP7jKHbLkmThW3ewCm6bP78fqq
AdU+Q9e+Rxkjap7oAN+usumWW1CuFLyu3lgezkAY/WXVoE9C5kZ2PyFOfd6iaIbc6e7rmWu3hqKY
vNg6R3fpNrEmH7ykYQxGbklrqva4UX/pm+y/vSc9hYMPA4G1qyaY2FC7/iMRnx1Beel8sc4K4Sp6
oAU8QA5A70BlIb4UR0zq3gabLxRdY5mls8ryb6hBfZ0zBcTyDIoNFGetTMeEsFERZ80UDMaAXKgi
0PhDY83UbAOnZ2zIHHVAF7bvKRe5xxhPyd2ojiJLP/ojJ1egyElqWZ72uBSDuapQtt8VXvbeRdC7
bXqsIUNYx/gK0aOsG3dJKuqgU21PW8imohEZpDdQgvwbCPheEjh5LUiEtXRVZmnthQh6FxpHlYyU
YwQy+3oUUe4sRr7W+etopBV8wwoSOnZt1J5T/Rt/2ODM2k+9A/036eYmkSK4fS26Th7XQPiEM5Gu
ZejG/9siNDbBiUio/tJHJQ6gPMjKNQKSSAZ9rWCLlEDXz1WN46imxCpCl1UGmgfLDPO5J7HGYxYp
ZsIbJil4+m4MbrbFV/R2W+gE5NQagjMJ1swBm0nT5K1jXK+lclUTaelb9lETBul8C+5G7gyI6mfF
0bVsa4vJTTMF+Vb7sZBErfDsDhHnVdL+R1Gx0Nt1VjS1faEm1H3ZLKvxFNyIb0RpXNEBjw/Ycy1l
XV11s8TBFv18/0+fRgpofIMUDFUG9q6NyI4ROVjwb1GOuUdMG5zyH2Wa0mThQG2fMAHU6a9oRrUc
QmMmW3mlMpAvdpo0IrjjqlwvmfB/T6QvipPNh1GLlCHrqMQ/As9cMnX3/JN6Hi8DLS0rUDa0crDt
IpMwELBmAYWitR2G9LdlqlesrZrngag4TDyow/B3L0Yh9FF17EoJciLutgJCfiYJmx4ldQcv0iP4
l1Ag48Sa4WD40nj0VUOR+uQpTQGimUS21V2pH4bNQpf5Ck0o1WkItTTOAwx2docdqoyc1KJq7WPF
ln0lPivhfUFgZXrkjT98Y928e0qmO42xhMAITQO0qUtvXyfizu337H9+ZIZQFStBtv/QzrCfufTx
482qBAFs93UvK47pinrR/8x1LLxusEK45lMgw3ESqU1faP6MPFsMOP9gOkTkNAEiExM2rkaUy9NY
u/HC27j5atuIZjAA9idxH5Gm8hm/ymB9dXtuRnU9CqPdZVugsvtAcEur6ffCbvRmcF0fNpLjfENp
rZTfgiO4kESVJwiqaLKH37bXppwSUDKStC8Gdsjqgdvw8N2XtQSebyLpCnF1eGeCWMftGifSkUIU
uqNROJSqB1oTsc8UcuUDAH3dI+5DJPj2wM0Viql7OYIlEuiAffPI0kqZh3qZVsGKjjSG3On4rWqi
1MGhkj3SYhA25eVlgqf1HdusKOSc8IOuXY/ZMvlhcLWB32o0JMQmj8FS3hUhGJMTBXRrDiMUerVo
uPfoVDyZAaGOSj1kVKCJnLI+CSHvOtphwPfwNFPlwWPao0sUr3w0K5VY9CHZjG/eyi9skkRR16/E
mCONMz791Ge95K2+LJg8HBh/jnyWqbK9+QbMvjjUCky3YH1rMRmgjhHoNk4PCdEJM7nclMJkSXIM
CKDaB3mXKqkWDO4SPW84SSPmgqwsidzEv9DX6slxR/DLIQBkUzfEZh6mnhuhTxior92+pc2cB/Jl
lENtIyzqyZyy35BHQRPq7Y1wMCWRzatuASQgLU7Ep0xkugxni+XmaRLhuvT8ZqTPn1uxIMwLX+Ru
M5ycW+N1pUYsgW+jJdVxjQrtOdizSNp5fz1TEp6gruK9tKnwbmBza7A0E5PMxlTsAP1bVmhOmls2
AZ9zxAX13IV8xte19+1YD/jrIZuembLwdNNofn3xUG+PbIl1sAhRBAeg768T19nzhokIlIB+912V
GhjFXToys4bMZistH+lSnElvMKptOAwV+H4dtELZdxUbYTZJEMyWFRBpAtBW+PLHumnRTpPMXn+N
nuuIrI+hl8ErKZSlcyucwTfhlQhWHjyjs0QLXS8X2xv88ngTWmoA1uDSmfNf1hZMtKxy3x+YX8a2
TtJFw0THMDgtuDliV9NZCj1TsgzjUjQcBOfJz6YlUBrbUgLDMLpYfmsxRXPodUyHXgvXmDYLo7I7
lB70/1nyOvFbETaI8pkfQpPIpUAXPsKK3gvgsS+rlYJS8PhaJu2Nuy0YT9SGUhkhaavrGg5hMoRw
w/XsURW60CH2WZY8CxQI6lj5y443Flmo9hD+QdtvEUrtEnaxVst9xlcXGzmN6NJGCK5mm4d9USQm
77ZYBqbamEDhPtQim3nAgkl5LlMIbEV0dGvCvTK8VEK5fyn7kWVmWOq4KBBBVdTCSZI7giVX5/RH
TcD8UdRieYasonhEwv3dPWrSeIGGpM0nsHpRRUjgbYMJc0VwgqMdUGRkmdDb274lVRbOv3At0WZj
X9qBvuOXBKd8QNPeIpNEdgGvI0JS3/wH9mIrMO/eIpSQWR9f8H9HGaT+ERx/kntP6ytDenikS/eQ
eIjG2zjCz/+Ym7zsbPkjh1jrpzbi6gAYwp3yUg5MP5KPn21bfdG35LjdK4Rvrfp0/z15c5DNDoSg
rIcsZ9k+b3RFYms1IHo64eGnl8Q0iwdkCENm5PJvfqNF8eG0UuX2Y8PKsS8zdUTNvgYwmpTClmLv
a8RfxLdqC4D++HeI12MRq9+dJ7EQJEnfkxr45V/6XMYgoexk/kLItNyIR6RhON/Z67yVXtdGubGT
0ArUDLdSqtwDadFYRNt+bJp65BCMW/XnkrRwTzjEcDZWAd7jf5XENUcF+lV+Fp7e8BhkVLlSfgtt
Z2IVQ6L7ebpB1lgJHthMnCpRS75s9riUBQWMqJ2IsGeWPqbUzwpOwuCjYd0rRfnIm7r6JOT5kTq+
m5rh6SoW62u8x7zRw8+VvGfGbfihAfR67rch9TsLSMu27rhjdzIopWQ/Pefbwil+C9I3LwZh55y0
oe1pMbuE13n+t4B7hdUWCcp1Af9VfUso1JwZ14OZr18wRCdou77YCcfNwjxZ6jbvYd1VeRuWp0Xa
S2sMXpfDTnXKRSyioeeP76kdOs9hXR0Md4pqjsbgp5i/19NCAUX4ujiH/03N0M+OwVfq3hfydaVU
6yWd58xFF1Eiux+cM8adyYwVsEmjXhW/37ihgThGkHqFVwBcAEUqdREkZFPetop5vlW3T7132aKv
G2SuIv3yv158hegqXC63KrzHs32sw90JNGkVlg04zgF309UBYH43K3Ha2dXXUlK2CdeTctfU5Xq7
PYAQuVOgYXFgRqBM+M1p8GDls89xHth88K30m9lkniW0K6ioTaHVN1aOr+SPLi87vLgIdHV6XwlH
ueI933fItMn7EKKMZQhmzZ2asGH/+j0t8lp6yGFEbl5u+BspCnM0Pgrfp1rhr1YmaBQj9pRjB3wX
kGEgJ83mK/YfbrdkrxsQQd6feC6Yv8XhLr0BhIwDUsaPSCE1ZsvR8rv35LDD0sgENWKtyjYea4sQ
HLI/ltdEYq7WPpR10V7JXknh9BVrnTZzCl+yGSYJIFDZiefje4Z5Flof0gM1NsjYFWUT0tWQHeya
/wC0DS79yjxGnRBRsSdHaym5nddhKLLnbxmuBvnDxaSlAYbl+iKfMqQtdNlxW5wNSd/sfOInItnX
3QD2vo3fhJRGoKKW5IMbVOzl65Iwl0RWu1AqSWCHJW4RgXu6yd09cBIkhsMdGaTxfGHIYWH5oZmX
ue8GQZ8yJkKyAwKWuo9uoiaZHyAFSAWyTBPTHuIXedpHFbXBbO9620hczuBnZOrOPYIGBOjTLT16
xmuJQ69IvMM5P7grgtGqLmQZkqMyJHMcFEb7Vsi1floXxeeYsO1wx4WDBr5om1ugvYgaEOe8uDPI
Oe6byb8bxn7hbgrr5xSks89SaBIAH9IN4SQq3+37bg82E5ok409e8fKUtaV0YPrOp2ts8wmXlCBD
IQMJE5pnf9LVFyQH07p6g6XC8kEIuR54FdtrYpYfcIuabbKFvXr4pW5SGv+D26eUqZI5n57Lw76B
QyAM66ZIv322G/Oyjqs5Pp0Up5bIXnzucITRMJFxk5iedATtEnZW7hGRZ15cIeIgALpT77sAB9a7
9VDOpfeXXSdbRC8m3noBlUjl3FN0PpOx7fi/4ipSJfZiKDdrU7l5ZNg/ck860Kxlol4RBLBiK5kK
rN/bV6C/t8hLOtj+66v23sqUfsVU6EEXr8Dm4jDJvDK3mRpJ6EjfM/7QeoojjDAoxO1B2/5277CO
Nh5L9w1Z7YsHYgMbip7CgBJIgMzIEXu+eZVHBeOnyT/ZKWDDdZ+np6sEKwAEfDNrFSKHzBj8LPbQ
Utmp/iH22HeNWjkaslWJAOQ8Ohrz28SJPnuuXNVYHSoMlnmLx1LZSWguvH+6iYF9Jc5J3y7C/oRM
+F2GhvmG2t0XN4vOx1wwk4vZfNkgDus8YQhWRF6ackCFoWxjQFoA8YA3csydvjHEFBwIuWkBx0r7
VgdAyB6hB643oe9HM/xE4TEFm+rCM9IumcWHXb25sh6DzuzAJF9fGds+nTi70jqYcwFLy8sMCH9f
tXLOBrVnj4/8DH+WSCq0SdvBGpMWisyjjVCnAkaed2O2Ed0vF9GEhTfymu56zdMSpT72/elySPbP
ie3JhTdnv6LKy1jOg0r3yIbHf/vD7+kv4laJoFfrqQ4v8J0Vhv/K5b+MS6RajnDhVqFJAwdUv/AY
Li+bcYX0U8SKr0wq0ayWTmYBX2zibAElUfAgpmSCtQoS15rHEzYuK38RVe5XIaGzozbG+AzB2FmN
XbGOWWUa/++bpV6iu71HIoRJ4ZVJiCOFF3Bcxuz6qvi+RZMv8d+GRvuLD5PO5UUVPN3cjLTL15b3
XYsf1opzjM4MhB4t007u0eD9wpqzTLXnlAzCxgm2uv4Vq3h08KBOYHk2aIpXM1MCZtsCFhLAbGW1
l6jHLJ968NTHxxQHt/EWJ3vRzULmufcSoqUa0bkvesSfjkoOV71cRkRVexhE4xp2AW5DkHVEj1LZ
cxpj8TA8IaqIRdeBE0kfJWqOn8lG2iD3GVSjVggy3gEd7J+5Lq5J+NugY3JFBqUzS2bxr46QQtGh
J3FLQJpQmQeYQSuHu7EpD+9s2a+EMUM/nToqv4oNMHkuo4qz/PHnAerB9ZXnAbTLPBtHmI4lJdfZ
Wd9jW8tDOfFWac0Rjp5w3XQc7QbleljNcNqNWecs+k6Yn7rq+f1j0aI1OrqeWs2sUHtBiyv6ts6f
TbVE0hj7SG+2YPs7+1m0a87PteiNLB50FuNuOGQ1ZMym2HY8Ip4S2DOBYod2v4Ecx2Yb0g2dL7qO
32+wIsC9yXPfLJBJUl0RJrh6ZofiKQG2yIh3vdm7mEyTPyk81QPhePt8iG5+jDjAlAt209dyy+QB
aPmnNUOGOCpu79HYATgWw6UecmhvIHM95L4T9oT/aQJQpjxCI9tUcxzj0o/n36SENShgnDFtckBH
/IcK/u57B5HIGX9tAUc426RC9zISZnnNvPulqiMKCgTns96nYi/V3vz+nqbKjatsgmwesXqVAp9Q
EP5LIqaBPM3uuDijpIdHDWtSQWKqdFkF2hbflWPwYTp/WQZZ0XI6Pz/Q11PVXyqNa2djiA/YkhBa
eUa5LbnDqR8AQ0rpe/jOjzeeDcrehIwovVM0x9T7hPhnoGCtw97fTGxm5DHWsjs3au6vCeUGL4Yb
yzFn9AUu+FQm3DC3fLM4k1AGqSvleRBa8MYg/C/XxtmmsVxCqv99mbypnH477FQAV6yTg70i9LkK
d75yvElxd/SqDm9fr4N8C18qh/3LjXwxkNsJ2AEUS16nYCVYdujYSMO0GMF0uvOwgpFr2mnzUaJI
HRo/eOXzp1wSoPqn/h49MuEKDCk9kDCWjVB3HvwSnD2Ox1Jk/lZKg0EXibJFQEQpT0YQBHCe8qxI
+Mdtl7UpoVKwJq6oRu1L5Wnf9/fzCsyRD3XOTmq1Wko4MvDQnrd7aiG0eADWgkYYFB5qosf+fEAY
jloowVQioRij0nd63D7ECbpegRl80cldV5gNZcQx4BnPyM4iR6j2DezD5NfPfag1+z7woqnju03A
WJuxVMGOY//u54niQ21Z8zT23TZxgE12gubCd6sVyCU2+SDEyfW4hCDRhDX0hvCpRdRLChzv7W6s
Q7hPBt0Qr3g/zyOmCfo3YA7FgDOc+X0zd/JHNZDDgsbW6A/RfP6vIDA4cIF8CsguogB3xgGBNa9z
7iYPhwLPUc9jYzUmvYcXaXMOriYqHURFmVcmidOH/hoBTfHC/Tz/xP13ZYPa2TavAkvGaKI9AQKs
Ku8ceeU9mrEnjKNqNAbjtoDa6UeQBjzMORhsOh0/mCoBnvNnzEYI6yv6KB9jZ3JcKx2RCJlluGcZ
SpNiHbXFK1Ax64Wb16Y3K26Kx8qxeFdqdb/ZVHgerOAo40/VSe1Rjs2YRZxXkD/a5Lr2TsgqBwKO
RnYF35IjSUedBbKVN9x0hou8vkyqEN375FhTsCJVMgnBf0xPmC/wB1ZEUpy8dg/yev6FsOSY/Fd3
pXuJ6XHRUS3vxHnwEHHBGk3IEiUkblHx6/15okedwJnVqX9oGVNGCpctO0sik1iLqXz7xmc01/mU
8qD+WvGIjWzJ0+GRlwTKTIDO3kE0ssb7DpeeNeJP2S9FJafFwNUosTC/1+Xd7O3wYXpip3UvIvGK
JTJmXmtSm6lUfs07s9eD4ALhMtwG8e2OGLgedmARjKBWt8A+iZXFxtpccd0kIUPQMPyx1qpz+yT8
wH5oZugyB7QOcYwW+fPsrgztu2e8gBgzrXrqbZ+wzAyXNSL19gNbuKGS73veg1UXXZHg/I5VmC5c
5W7rPhXTmRGo6XGQ+tz5PbHuIyPUssVwVJKncJ4qJjLgam3wIxHW6dh+ZpCtkg1KVwu1L45+cIKz
MUh4C6+37L3N37nOXlhWCXRbzbvF7ZnEV/rT6dsfSDCZ4NPbOxPGYsSXyW2HHqOn31jS8YSGWJQ+
ciXL1PSl4S9ewV422+1rZ+Jp5mIa2fwkT4IOwfTVOlmuVbeKRId5DYhGQypEtBq1gdbTVAp9BlNM
bvBUIHXsycL2nMBsnN7x0VfLosUJw/4wfPBhKM16CYVRvlQsXQnT0IlctjbBkf1+p10786aPLrO3
v5/uD79UmS5MZbLAdzKM/8fVU/cczspC603SZ748KHuBkdvniCCMuMIcnMMVtRyp93Ob6BlZvCX/
sBs+YaNNlT0xr968bd9J+MQwzeaBgrv5VnPNknDUjFYtnxcnU8Vb/NixyKoO0zkUF+Qwtj7V+AH4
e26fbYGI1NkwYOeG1eTSPyFGsi15meMxF1VOdnhTfQKvNlQzVFQJPzGgbH73j/eGyXTi4NrXHC8n
ivk8cb9pmJe2MiLAtCmV7jRAPmTXrmpmzrvOTw2+Sz42bjTbONGvfGC7/DWGiEfQ9NzooaT7GMEI
Phh7/2orHqGilmJRSHVY7AAbk6D2747oV64DKE7yP4+Xs5IvFiX0JS1ZVt7dAqN4cMhzV/wAblpo
upRLPnDg2DBQ6j4y4AsowZ6VOh7lGWEaHISkPDwZiSx0ZtJd1ppZooLeJXLOKyeZmNg6JzgP2bob
IxOZaHnE0rjoRr1SX55JfJV08tuGbkzPTRLSda+FtLoB3AqmQS7MsgJz8Qx5GSC20762GxjciFnV
V54l9wdlNxcZOxGz+KdXXUvSpoaTgyAGgcVcDIkMWmKpRbozHUM+zHWFpjZaUBBGybXvbHi7qx5b
yyF+iMr3ifWNOwXa+WfMmYc9/EsS6jSGlQ95xVnY6gJ5qjBXCj5sewoEXse1k7I4VprVmVkXQebK
p+DE4nPFwHY7FoLjlCu9k0YeRvB/Bpy8PwChzwj31OtTXO4+mScvMN16NtfAGpzVd769ygmlDOwv
cwopkxrjf71q5kelWYPLNkNPUUU0sBZCSXBfHwMqItWOFO+N2KRIO1cWeJ6vxES/aIA3TuS2BSqQ
zSZl3GeU9dSIpgWFOAP4omxxa95DGQYi6IyJWhWz+eCLdE7Ys9fem+XyxNkppXKM6KOQt4ZysNSY
Ft5tIPpEn6AhauinOcm2sEH6Y+YFktuhG5WvCTWh9meUfd19FDf8AMRlrjZlxQIy0ToNDPGvv0A3
s6WTDAoIWMzeQfQhUCJ+9dkC+Ob6vfHDnKu9nd1vqTC7IrlEAXAnbu8bpm+lJF87Wln7PSZH54Y3
/0+rC4M6EbZrBbplF6HEd1jgTzmoUeQ7jE/RnGSrdurZ9mTNtZ8QfNmFdW8MPi457Fk2hCzT/Gfs
5N60oOtfTYKiVK1FJLPnQdbcC3VN9qexM+lTxsjuE+yuJiPASe5W/ZEfOFw2nrV3AKKBFsc4DiNE
OZVwxPIrSsfJnQhh7zw5MD8O+4T+QkSwrHT9IhMd0oEg4mpc15i7GDjB0m6zUnaW0gjh9Woqx6bO
Nzr8+TXQSi8vUv6sB79a/9jG3T0XrP1t/2LHqnW5hY4Bo+VmWt+dnU9TJLkBn1BUv1Gr1oYKiS1A
TFL1pdokupZ61TJZtqnno6Wk3Mgqpn3Y1oVgkivxPLmYgZH3QU5s2pu7fr7GY+45WCW78vJy47t0
KeF1KZ3nzgUMHIqbhemFHzQiVCTBqbiAUNqf3m/avZn8YWYCNB7kiEL2NfQxn8OvUl54wkWgCHkl
iF8wKFLnL3xwip6pKY5GRchnrWg1X+u+jGMLaUoPu98pV2N5f0giL1iEopOEdU8Cdbhf84NFmWQs
shBFpf+u0LIBOG8x2co1Dv/F00vebpXdnkQtyVEx9tC3eIYnaWGR0ZA8jQctiVUZxUATqHfVkIpp
B5TH38OazoJO6gEjk9Onoq3Q/P7bTtFkwRm9NCLdLWqFBNdyPTzJ7xH69d2pdvT2gy2xf0fkJN5S
lS7Ivv+a4SANDrqu/n56dE79m6o445k+PTQKOL6jfAHh+zqylNp1rjlkPEtjq5z1EdPf2/1T64m2
OttGXy2pL5GV7586GiAkaB/ENxFTRnhyFbaTG1w0WnTgGMWMbWnUEEnPqFksyXi6DykNPSE0q2hw
BjNrfhB//ivfwx9nnn73ynPoOe8QDpUkVTf11zK7/NUcdd902yv5RiWpzGomQbmGUCxieJgrkuYu
lU4mqjyhH+Z8Sl2djdasUE7Tq7wRdWUQzLjJ0owFk5P8ioUjAQdW4hooqn2z4MRVqkzKHxDThRy6
Av+4jQwG1e9xgiDwJbON1vyWtmXbOMh4VWM3CPfQ5jbkSoit5Sz21TNYuWUcN/+OP5FpRELA7FCM
kRN/LWZclPXezT+Fc6M4c1EzRcCBzjzebG4NQztJrjx5bKYQatefon9BPyKx1pi+6UvXBuFejTaX
g+HbH2wPWXHgtHOgsFLZ6cDSjd0JrUQipaD5dbgjXra4EXKrVEtduEt+3vp2nkEaZgS1YKvmJmW1
OYZ12ZXDCRTahVxLx4R2qyDH0Z89Mdvrn6u8wZRc78ueaPgc/8qjp4i5F6egRe8DaSIT/xay+9bL
oxviL/I9uIzoNYgLvuJn1tbT7ju8XI85ImLAb2gUqGBmXS0hD/QhpL9VOxpzUo6xAr6nI+uiXAs5
4lEiDbEAQ3HKuKDiH158irZeTVkuIFWqp2sZ9t9vE12Y66ktHeXmQFBEu9Wi4Iijbq7P1fiCHjAM
VrzxN7VebOWwVs4HPAhG7tesk4nwjTL3lxQC8n5Rr5eqzQa2diWb7VJWRXkCJHzKqjfMvlaHX2Ow
YViyBJOrwGCqwjO8gKP1lCJOxCgQUGFq8AHmFJqproMEMoh/tUBEcjp7yBmxv561c6nOZusuZyoT
fbg1b/vBj7L5CDMJSSeImim/NO/a+EzbpmXj5ukcQRl1ys0v+jT9xQofGH1TuL7aXGmC3FvVV7EV
E/iDkN11G50Aob0jD9KVapQoJyou7Di6AejX8/1vltqCqQvVZBy0dwRW53wQFPRys1OXXma9bOpN
PbA0+KZ7oLSiDRXP4xJfdeoQQuaqDQqmKxdIYE0G1Z9N6ZmH4QMxA0siREJhwOF6wzFHlvbvucjX
dKRtI1XtTqdTGZfqWYW3+HgF+sXfVi6gGPJR6ClR6K0S/tpy3rkso6OXyvUT0cbodnNju+a/MuiC
SSReVDj2tJYI5VY/qWh2d7LyCK7EkB/Rb3bqyNz1wKEbqe4n/9AyRwNjC3UaKdtd/bUuY5LXVuSO
we1lE0NxPfGsj/BRdKVPavuQiN26hjZSWMsizKXlbhnkIjQYzMTyfIG7yDsoRT5PCeMqvioKYrkg
BxlArceQzslV1sJivB7bfi5Wg4T8gSbNIOOf8uOCcHd7g/zHfREJRWpeau2Yhlnnnt7dYqte/79H
EBAx+AgXzXuUuH1PmrYhDb43T7YWzQYiEF6N6H8Zp1u6zK/oD3LStYmi1JwbjLYAMTeUDrGW4Ejt
1V1b62hdIYBOCp6OToHXmzU7FC42LTs2Sfsr2yhcrla66QNJlflNNHTgrwK//T/xe9Dhyq1Lf0Vv
eUeRwfI5QXOgrT2CjPxNkO4dnQV1/jMODaEMzcmo2X/gyO4LX72XZ2yTc0MCkzJLjrvnVc+ul0nS
UC8vaP64Jn0Lb4TqLE2jr2YRyu107cDmCC4RkIN9MSpS4/MMCNlxKXtCznuDP5UC0hDZEUo0bw4Z
PbAF4jaZIjNCC6ImeByqEP2KaZqhpChRMFBOdMYkcIL/SZgHrPfTaUgmaCRLHcxpz23VeEjkW9lQ
X4X1OAmU2zrJBbxzEu8kAmD/ca23U4Fbxpg8HxVcU76N3XfjLEuBbI3Em9wI8a6uaMlEMPK8gaZG
TLLObKSBJQr/853bNoerWysuhmggWKNye+lXwDIm/xUDbK6tjDesPAHUuMIf+Zqgvs+fqRvfwyen
DgGS2XDZCNWNB4xqPyuPwoCrn2mjKEJS9HYQFBc1b8mKTFJHMocdKlA3jjV2fqsZMoFmPJGRLK3m
DWmZ3bsQ6s2p7UXNZwUHulJbwQG8+cUV6NFUVBa/CEq4Mg8pGipIBf/tep9NZxv5GkNxM2k8GFUP
wrOOJD3aaieT7X6G1F5thTe3xW2hHepwhB8ip2q9bQpT4JS0TVvSrnYZEQdxglWTpWhlnJ+nx1rD
XsRlaEONyrcd8CZRuSZy8lQOmeuyRJrHh+aFbHwA2+P4swhgcPvHc1bC3dk5TUIYKfpmUzu/Cu+S
gO3uKNiX62htAr03FNo92bOKCJYQDjhpGALuWfqJ+ifNmrkBXNMHCzCAOpxRD9NTcdKaEbozk6dN
jKIpWcZ3gsZ23GYaY0g/hatutkbukZtwerDn2DCUYq9hY6hMMgcPF/yZSKrNPvwJZLXBmVfUAfM1
S4sGhshTnFgMlPRTXoAqBpnVFVINSHvXUifLpWhxTjQZP3dcmfSV8e4z8HgK2yHr8cujEXYKTzGq
0L9/AZwnUonFZsnNwd/MusnpAj3naSsh/C+OmTSq8tjxKPmtnLHsnzE9Y8oe0iTwfXPGgYFr157r
a70YEDBf3e7Z39qsXjOoNXYcCRy0EpWRetfyrYfwf9DNhIGGQaaiqMvxHUy9hEaUgBLQf9m37pyx
4YygfZi1aJ8y6RIq4PQlPatTqYYY2Z9xufwa98I75rvhg527Bc0cPZtfAvC5QKkv0NzcW2NS9Egk
xt4CGohlznl7ycn180+8pxcvaX9UHlWNNeKS0twTLMHLYiepLORclNMGVuLC0edN9n2mX8uBzw+o
RaTnJqg6AUYusrZoVirD0hQYgDK5RH4KZ/KFGCYygNX4/4DaIsk/+vPmuF2ZbocrDNgoGg72JRHx
jAzPi3nnFyI/RH+KjtAf9wrExCZDVERZZKt9QMBA8hmGhPcnzZSg71uKlN3WrCCI8It/vij9ruDz
wvtvYMMT7l22JLOrzNI6a7huL9CF9CUSJvfCo5qV7aSOtkADuCSNSO/2y6egRWwFblcrKkPpgYVA
3sGkRQEdc9lEK26p0UWgQyPGURy+ttkLXyRNLoIAcG+dwkL3W4WJZoPr8WaTCT1r3wqKtQWIyZ7s
o9V4hVn/+15tdWxRyd+yeneibap0yh0pPCbCzSEZ501as+sdD839fN6cztC8MCD1M229IQ1RqZ0j
l7xkBukhpQtcNWqGIaxcfREEIDyCymmNG76alNi1F/4jd3zBtwyYU6ab1jPLyKtie0hmqJMbuxLj
GjEwqv5CDEyBha98UeHhTLLfbuzH86YtVQK8gMlE57wbC4i5/EIGraS/DBQT8j6iRQTzH+3fUdsQ
PgnuzZKXjGhPot8Rfios4oHNtj0GqzwEoJ4AfHlmIYtKTyPailpQUWIFMXrKm0f0UJr6U+7kR5o4
S81L/jXnX8nLMB9y1Ufmvwz+cvGvED5Z5e2ipimI/OI71L5SppoBsDurVMkyotYpP9xigHewGRYg
NtEO8FGi2DbM/0ThT/y+8SWPGha/P+bPAT4tuOXec6rhwGZTXj+PnIBrkRNJBczYhdzvyvkbP0zj
iRd4Jl4icPDjrAbb/Sq1aLbdmOMilZku+p1DL91MWTgum+dhqUTBPZ1Lq7cHFUdkg24yR5VRwKye
cKY1Yv2i6MXsg/qTzpl6waZXE+Q+KBwmMZua4QXV5nP3OnhKC+YRXUUt0L+mTz1tBpjyrB1pnoUX
g1LGCBYfug21Zzkoi6syrDjU/Pbm5c4b4ddgrGXYvkt+/ay4gK4s15QFT72LZxP4I6a8OmckykGl
gIs5y/MWBMjNKVQZJyXfQRJImCQxBuJw7Oq1xQJo4O86bJpFL50DM+mViOwUINaO4V8j+GUZTC5o
3v1xTpZ0voDARBqJjlTdPqY4iM0hklwkx2hvHOJM0oaaqmjGLhaTXJ0W9h8/dY6Xr6GVvSE3+zor
HfOaUkg5tUZJ+zmThd7Aie6gKB76u8SLtWxtaUKIiJ+bCKXYLGSyZDLts7LWqmZV10ecEUCPIqBX
1O8k2g4r44zeVrQdZjlUo7Cp1nUVX5/kvI070G73tosIiNFIqGYpnFFDU00s02r01LES0wm623ph
pUq3/etczTweT6U5HKulOwEYdApzbG3BfA/PTy/zEReFtdJt1ar0tzDpf2weE3W8jF05aj6uY1x3
CJBAi2PK0NP1hUrwmBUuJRU42AFP1IJbk8DUo210984lUyOtE0x1l5uP6R6vvUA5qxkuGPE3MoT5
PF3+Yc/4uv69fMdWCu5legckJmcm/pnfVnePgRSwm0Z8N1rjPL8G560q860a1amqnZu1FV91dvwf
WkXxm7uc3ZGSiwLoOEpr9UKN3SFlOTOlHoZGCtON3VrpXggjP3q8RGX7UOgj8IdtLRJ3NunOaGwP
ZDkmcQCcPXhl/aheNin7K3xyAebZuHaU2Z/vmECr8zS6mSpqJyMJiwFocKwYE4XVTQ/K52db9gCW
UypG4qX1j+Azfdt46QbPmbY5lw3RZdDAdwotJX6NfqHZgT9dz4Gm7JCUp4N+9dYC2xdoOs55rEEO
Uno3N69gFMIyacMZIEHl9zfXDbv3sJOiDeThmfAMJn+CbfxwwlaTWiWUtJA4iDIjV4hYPxgRPl3D
RPFY6Cp4EnYOz+Gc1jXXlWKKvQPsK69ODnrVm7Cx3gcUJDesaaP601YtU89+fyz5nAKJXYp1shSo
X8TWR0X/NXGd9fZgL7tBhFrq7+bbRBaIMNBrdZ9Bzvn1tlUB+TFivWsgbN16er/yW3NYMPAyH0jn
1gbZNGVKOdFaRlYbKIt7sC1Lcr3qKUKC71/+lATpNC+tcsu4oxQHA121oHJ/YDRJRoJpaeXL6lWF
qvzohrA+/Qb7AdCTz/7VWEVg9kk6x5SqO4wfaFymd09EsSac3EBASZ5hdzwiDI+fhILV/WKCljqY
wPqlZSyzAjAghdi3t+EdFhfgiVrKn+U3jU+PKHCw7OuS57SlguMs1G1GgI/3JQHaHUcAetw7te2K
aC5QZJRCMyv1vAn5WCzx5PeMCwEOVW4ljIlf2WiZutcYUgTITC3Ne6F2fCFiQAT1lu32915P0iTl
wnPj/swBYpp9WgKDwPbq398V9IDSZcv5jw0I5xk1NbBkUKj/qeOnaZ93WCTHjR0FlxFy24mBeEAy
URtxMLkkEUfyINPk4hRiQ1A3H6F6iK48LzxODawz/Yj3Yo+/PKxVBXrbD5n9zx603y9Nf0rioFAd
WG3CMhJ/x97EzphDsyJtKRH0jYmXYzsnVzMXCq/wOD7SvCzY5lJf2yxcxGxI5ea/CoqJC4AKNTLz
xTKOgvR5ItDjTNUKR2VOMx9zR4jr1s8ejyOs09+lBL82yr5HHCtM3qCcbGZ4z7gBwDce0vesvFX4
Mktpw0bfA1IuuGrpuZz+5ehrl3UV+W1bpEZty8/ji06JDrBPQ5Pn3lE/opRExoNwY2hKqcjrUjNG
U4oG/8LItxt0x04Xte18T1D81J67p+SZsE7L/imtjNm0dwwhsmdY9aWE0DNdE2mFP3n4Sg3aWuKU
3EP/znH1k9oJvORp8AYc82H6c93O4r4xDYjfPyYLsk0UkD4zSj+tnneq7ruyH10kwZrcxbyf3uIJ
27T8VeWsn7Nc7neMOPM16MAScNa9mSG1+ABDpjJwiyVxkxIIBMDDXnmmctuEsP/ydJEnFvWyhAjg
G+YRznkjrfwtQmNIlbxNf8DInlbjU36TX9M05+iApH1y41pHGjNz7gHTFUHxufnjuMJFrPZRrIfB
J45QBZMp/Do/JtGwWOOZJiy7VZSj7r3cvUw1n3iIYGq0monPndvYhVwSmRkGa6eXCgUHIhS0EWky
n01yh3KXXs8YpllxnMZOQaowAqKP248NoodDKBbwC+nVRy4rS1FmB37K74deqNpYDH2nEmwox10m
f2Q70IcPXXKDgsdEUgW2xvFcygf9TQRJd3uu8dThBYbmmuX7Bwn2b99st0whrhyRDTfXFmY6VADJ
CbPch5/bYob9y4AHVwfyS9Gy+lHWmOzR4K6rR/00kp9YwPcGlcf/jKi0fcomursYfzGv0hseJTMS
FvYyvXZtl23ZU/WWAJ2xb9T8bl8AedflAteaY9rcIbLr39SWAQmVUi1WTY08WJDE+X5z9khNoBao
4ofMPs6epBRIvsiGV+0ghBqLwW4HJHL1SdE561QOaGOKhHFKTNIduIPI11y0O2jBOv890yquMd6G
ZKI22nMhw5Rs4rK7eu+8/PcqjB7yQxuKLwJZi/gBEHdCAe0n58m1+4iv/8G+7k9+y+sNZa+qAwhV
k4W9Duk0b6kdwcUpbxtvcc1Fl+8Lm5Efd880ATrfJcjOBk2HwRizE3voBqa02n0j5cXqHSpEoIau
nxS4067a4kEQgisYRm2D5IZzey3wf5gN8YZpOIVKF7+z+ScnjehAwUziwr4xWaGr7IdEii6qRQXu
yp/iV2Y+hCbJyucgAhi4yu943VbXaI6PX8SGry30I5lbtsDQOaok+Unz6fZOQk+vZTzdVy83oOnZ
9dnPIRMUY/coybkliYOOlD6wgK6F9I+IXVuLPdPS2kgAHSX5xJH8/ARd7ervvlmqKDLfdBpvAx1Y
o3mC9jPm9ZSm/HeZfBBZN/UnQkrmxGMo/ej8Y2PBOrkSMGMq4OzuSm/S/qGGOO78N4S/7rJ6qXcA
amWHdN/5niX0TYIkRFjTUmRy8HYBbwnCIZywZMsr9zNd3EkLcBkfopZ73iIQA2m1X7maLYIoO3tD
bpWLT2TSpEjrHoOSQvqP/GlCnT7/zvADMScsmSJZ9Fz5srWPi5w3f3QPHBUIpqEmRclBVs+rVNZT
yWjbrs/TkiT3uAvCbDWoIGcT0ATb6oymH8IEHAuogetLtNGx3Db8TCH4wioqo0s0DgHF/V35I70h
NcV0MEsUCqU5XrV8iGceDSVRvz5u6YTsHSzOHDIvNh96dVD/pkIy1d8cy5dzr9GYfKjoHgQQGWjV
PGBKuYnmM1K2+FW2DsmiD0o2Vd3Ilu1V9vi5eCpoxFSj9o77sberWQ7fd46HKtIYz0CLba2VVMpa
GIC66CBpevHmSSvxQbGU9V7Xycaoj0BtaxNcrX1asp6xh2c/tT/mYMa1j/kzh9LFtj4elduKbESi
dBs05yxEpIdfAgKmD6f/l9Q/Nt9MK2ig8kdkxYI/RaOI+tVtQbSrybE4AVWka7KVb6WDpWaSmY8u
ZsJ4jH/whMXFVwaa1ZSV6WceRWQuPYaFBJ5diCzjmmYj2B9VmDvy7Gt19GJ8MlT9RnYvZc3pzWfs
Mi+uzjcNbXI8inFZ6RcRRzqfSD7rRqQQWUwaldkxef217oSNw3BQePMOPyuzJ+UCJCp8UxjdFgi+
9Klji6ZK+YU0MhFbcRvFZ1sM78GvcHJG3pc14XAUlQrVh/ELFIK/E+9wMfy+TFVTgUktn8jli/TF
ieJ1r3uXsDK992G3U5AV6pXVwTK8pI5g1g1fuY6zu3XENsElN5Pdn4i3ZPvEKVnRkLDJpNoyxLbV
ta5ZalKVt9Ab7JcgC21YFfl7IDBabVppCvdKEYMDyhiOqJ3JLVr4ywv//I5WxewKGQNSRd0OeA4w
bLjGOxON6462LJBTv9uOIKYZiALPPpNqWpEs/qex4yqnVJiPJsk2K+S4daWkBr0KNwfRczfHL4Kv
Dg1D43Ra/AWAdNZLMAkJjDrwBRHTLlMUb4j0iPGpX/bB7lyy95FVow0iisQO7/Fyf0wsX0ea/zue
XPrtPYFjGAVgpsbTofOEAWjYnW5SviwO8qaHSy35eGpBxre4eCD0ODtdHULGumBM221ohjwrbjUy
/NUK06Ne08Gf2c2zVc303Cba726xK9lzEg4kdeEqyCp7Sbg5dwH5O/Q0erQ1n3v1FkrCL8B0ksBO
+urHfoe3//wad+PaeiE80ShrYsLlsH0E0OteE+jJfQg0/CB6od36qa6DtoYZZiNGuX9jweI0Ngcu
Xab9KQhXJ0SW44qqX5mvtrpg0cpHxuGEzKNaaWcvi7I28m9wOC3XGWU59lWWUhYcvTpA/keiiYNE
nSwvIfHYfSZBRQgJljT4sszPZ8Bdz5tbE1OzGVhE3b72CQ97YGSo2cEEPcUZZWqp/4eXEDxse+N1
QAF50Ag1WbdkoqFKyGYUu7iks44Fl8fT4/GRIxWcKPQSrNMF5Fqji3V+CrMA4cTeI+bFLD5Mg/gK
DFgh/fB2uwnyHzW3VhFD4xK03zeuK1Q6g9Ga+wQKSda9Anqnv5hgG8mvw7yPuX1lRtV0zCjCzYMF
gn8Hyt+vwXspCYViGL0EtMTnGxzTord7V1/H8SQ1vF4IMsiyJm1dvm7giVC7NtTIfzvigdkoF1V7
fCviwv16w8A1NSaYZMELjmi6QCBCSeQm+B5YrtaIRpLfQ9DyhH7gHYmUb8OIKqv4GwyURJ67NQXH
tKLokVnP8c+jtq5wBrlL+TpA51Tu25dEuqGwFWNTXA1PcfE2ZOxgVUyHtDhmCdIeGTabGDzut9j9
gsvSBHdkUu90FZVP63ranFiYFVJ9RSojzv21it1TLn2pDf4vD2NEX1P+pvsnfVXeoHEyN4fB+DE9
YebjnY37ShnwOSbiekmQia5kHlcJCk/qjHLIV1dg4ltawLkZLTfTsdBW2T6MDkToRnQfpDlZuS1G
VzSWFVEAA2MZQdgClxFIa4AuSr8wd/CsFopeNSP8eFSBqnEk356Fh0mzZQfIg293ueEIcKPsDgD7
o1DfUMjcriQdjTM4YJDMbI6ZGx7SZanW/eN3yC2YxQo1PNyGDy6UzgbEk83Y2BkBcN8wBIvWvzuX
irENKVX+vwSYG1S2gMEa+yTaYq8kw1njY27xSu6QGL0fU/WhkAx0YpFGw5Ry24NrtPdwjlPq4WAz
mwhtwX7ArgcXvp9h8vOpM8m3CybIaPnqCv42A2iC7wi1gICXnFOZuPO6QQauw0NribNZHtAsPavT
FcaDME/Q8j+L0x4Ks1WzOdSOLgtX1Pn/klkoHUf2ylthixYNWcJw6veNcdFZIuD19i0Xq3XSS/VD
uwybfnNcdUfXZpi/wD6PNkGbl9VzAL86YNHZC6kvOrEBVhMkS0aD5K4sQjSvkFh/vOo7Vyf+/RQs
EMZs0IvGr5CbEyEGYqBgHHB6lk/a2/doMl7KsFfFQsXgkpCdLS2TXuV2KPyYhWQre8r/A1YNEIHG
I4rB/D+ZQATa9sCyZGanpomG3HXRFJybawMLlv+cImzmcgrDgmVtxyoxhifH8Ik1YZGcWXzS326d
Oy9m8zlj18Pq2G+ZqBvI+iwVRRN/JGsUJWXmMN1prxoDzLXUKcuiocHS4jYFltFiQc3wjBRLiFQQ
D0/mHw3dn71obR2qKBOd6VPFz8apd4dXC7BBWWqRh6N60iDY5ty7J41XdJG8aRa4+M+lpRnHSlDx
YC7plse+euF9vqFN/fu8nmrxI4c6FlAQpnTYghWcV6ocVwu6bnNBx2wWAx0oPqOu2AEU8vEMzi5P
4Gj63TYicMHXTfA0OfZFTklMC+swtJPbcZc6pvzUFBN2vAz+ZG0qBAEhkJbsdvvCk5QouFzQhg0O
pD+z6caNm31KDcPXWH+PN6s4mxouQHjPxIDZp3B6KRM+VRpAAlBAE3bFeVJQysp5vmfF55uWLTQC
oMVjZdaiBP64D6DfAQHo0gZBJs53KB3bRAsCET0REQrllxqUHPDzYwP+OZ+11Ay3OpQPit3I0+Fn
CVrZyX0G5vuiHL6sJ7Uq5+Q3u/n2X3Za36VwZeJxfGPupK5o8rf+oIYt+PoRvV4rfPVe8T6MlZbF
tSMG1kpk/Ih+3KctBxzGVvWIC8n4LeijZeII2EH9n+xQlo5rzjQ1CkjrDy7DfVhZ2JAYtJ4KQvsU
DqNEEceKWWoVvPRWlCGtsLDyyFsRuvhZH7guI3kI3/ienuwQUyJEMiHTynBXW4381pIhe3CqyDoe
OKJKmOpvRB3mAYXT21IS4IsDb6t5AQypw05ctm1ONyXewRChYF+Z2ZcFBKXX7rAiI1G4cdwQ7lVd
GwaygKSqSbuIbp3P4R2v2nO4DOWGaN9Y0ArUvSc4xqzJGmHtO7wXvz2qU2i63BRkxgmETZw74FT9
MDRT+M9/zA2s8wsQ4jzqsLkW8q8d2Ls/0B5UywrxyjB6OCNeVq2IqHuJ6StdAtviV/NHuyjgqMit
gXmFctb7/nXDLM5QSfpoglF8JTXtRzwKCazxcD3MNMxikMBVDLFPzNkapWzSWKaq+PaX+XtizxGm
ojWefWh4350vjioscEFZOsivZsYEVAXQmQGMU1QlSZHQKYh7sQ0ME4msBdqaG1//I1cNHum0kPD4
iP7N+HyT8gGYnYF/4OMDarZV+BjtiyFGbUU5mWAwuZWEY7ZMVCOQUBmdGRDzJrIZBIxC4hnBViLQ
4WTr4AF3g04eHCPoE3LXQLDQ5wa/JcX9qRvGqH1AYTfPsY7O+Mt7EpiDOdB8dnRlUkB9TqRDAqtP
yrLGO5gCT0t0hyNMXabHkB6N4wHFjuAwu2CrqEFLcWJol4KLi6ABP4kRXfCzOrVvw9GPCk1ipu33
sQhRWJYwY0TDyY+svIpMK682X3mYuWHNzjbUrDih4vN4u8i/azbVBnsiOGRorCjxJ7sRSZQbfbMt
Go5y9ieioHEqAqP2LOmDmu/xV5ZKUbORQM3NqDd2YgvjXPO13MQjzY4LLDWtD83IXIcdZyaOaQ78
zE6xottWvyglkVZu+1xxhOb6RTRs3hoW6A4gQ39Kv/L0s1QcyWP3Juh6j0eE+UyxLgRuyop6cqXk
VA4aJR7YtUUvO1Jzy0mwyUdNniom3dsQfghiOmS3CnqAoef4u/bwMsK5CzTU1OkE0dD/NEGTNHcA
RFmD2q3ZPZ0Tc1QgO2reRIaXGkxj6xoWazIyqpFeuLIJtQwPwXvlZtiXvuEPHsQA1jPvV8lKlRrK
qQXdWHnXBD5erS3FbT/OPm7HdA/GRVkC20jk+VwPpEvPireAG2dM5beMd3FH170yUmtegijwpiDv
2f+jUacOwfFrn0SglNV2caAcHM8IVHIHkNY3Y3j++gcsJ4UmOC9amwvnGC2vf4b5wU0Om8EB0DtX
dyyQOxwHWH2ADPra9/7NKFlfSP9MYAYVpxTKR45qi0eZ/ZXMvlaW4xFniOfonO1KwJdG0BJkl12M
nKnK1BfUFRXFbkKJ/NT7tnxyOHyYyl7fWPSTIeDNHwHe6/2t+PIUc+WbkaXLjR61+cAXsL9qQqfM
ANffpnsVQKHFus9DgohA+Qq+FLv7qzSLf96Nkiy1OhfiK5XyY7mHBHykWNGQ2IvkpYt/urGOPrOx
ZfXPAoSDTfdTsmNVwzoz6gl541pGnHRt8p1yrej1X3lGf5PJUhCKUkKxj/YjCJxmatBAmjEh+WND
ci2iD5jJtb/6Bnf7yev25rpiwn72hmPeB3WFJxEQ8ILtXmoSPpq9JNTKuLxvGijswK29RZaLJFVM
BWxAV4dbpEUVST7a++EM71F1L6CxzQd2eBASdPTaF0998LmGdUfdwnrr0jvKXmWFdXWaFndXOZHv
UXEUnfyyZ3q5Aa8CxNzQMAYNTKew//59TafOlt9PaBR11MtdR2Z93PDz89+uDd8aJvZMapF5X5ro
whsNagXaA1JNoJg6HprZXdvUgGTfw3LKZ/oh4sjDzSdEwTRAX96yrej2pMod17x+CkhWAJeIxJWT
LysIF64mutZHJ6dhYA8laoweerXt+JwpL9ozKAom44H0OphSWQ4Xnwc+2vE864zN/W0KuqDQiXXl
MQrh/DHz02bGRgdmgKDT939fblfqWaTwL46h1Ll+2Y+esAQRohX04zAvlOhuh87G7c3IzkFMmy29
5z05mt26zCsgAwj+mN+OmRiGCmY0ORyfSIbnrx7WSbWAJ4PVag997zm/9oNeMCJrFdZ6jJtSbOGK
hwLP++VP6rZCpsvG6I7lFyM8FIRJS2YXRrOT1bMDcjM5Mo1hKkgbb+l49scQApBxIuNtxISbkbkV
gIh0HIf6HpNOyBerWW1ddEHiKZAa/AZm9c4fJns4CmGyCgnTbDkjtKYiuMacN39DLk7tiqyzI7b5
7CfjM7kJl5atwPqo7RcbyRLlWc7LGXRVLWrFStZh2UYKkbLpzbjFbKzJ7nvSROfIamhumLxuh0dZ
dw9i/+x0i9hXRCtFyu8yZKe0G7Q/MDMOk4THN3KZ0Et5Ladg9MNDsxkfj33XPxpvSiQb7Ymzgqlh
IWGq0xVSqYwsxOWJ1iabZiM1GIVWH+d+upZGVhR9karJb+17mcKiTLaatfTJlcjaINC8Y+pqsbKi
MzCE+EvkW6TH2Tr2ke/0Io9/SJZOBgrWITAIKitoZTTQPM7Pa8UadOTvE3iSJAnk3n2y7A7rqJ2C
NddRfwbXwDZwocFgypLS37IH1f8txlTDK9aOonVRd1f7Yjv74bHUST/wuoGf4NoGyptkp0r9S2fq
lPx8jwGMwPWo3VRS91MDi87DamTsf51kNgYRIbga9Yze5heqvkuSzwZCHvZFphPuCruUWMFcYBkq
nAvs3OwVPXIJqX6AjwIglSeUiGLX2MmpQOJzVj5I817c0vn0FQIx/5gLe6FPnnZEJ/9Rv66jXlQX
W+i0C7A0SdijmvVjW8AtaFmXU0mh8mSDjPzTh+yTUJ+ifgkbLyc7vACJAnPuogCHijNSPDPWrBMB
MobMTaT0xrhILB5KyPs+PnDxovigaa2l2hf+39kOpqAjUXqb9UDeufYCFMSefgS7E3aWpLFjcX1J
Oq6D+Yy2aCiMHyOgI7ip6K9sHkNyPOZ7itUUSEAkkeOUKPsn2FGJCQh31WQs6udx2yaYAVjVuIyF
5Et6E+/th3SZt7Z7x5D0NVOzSUUHJXr15sEfVuk1nwdkKAGkJmT3B6RXFoQJzjkeKzSpR3Dyicmp
EHMX6v1lKSwQp+iRC6H4E3mddqbc+hlmOg/pLL0gUmkfl7LSui5mJuQLEimba/TF6hyo3BKSwdpZ
Luv2o2LYU+WYI1/HWcKReNSdk1V4sANNWyBFC9Ra83ScT1MI/FuVMacKMB2ekQKX5zaAQ3mlcABg
gdVirJEWVKPhAR8jLpFdfW7OfS35ttVWq8oacZ9HjpQtPUn1W4AoEbtPqC4LX0lr8JuADfNZhuqg
zm+xT4G8U4/9AZYQxkU62lJuOpQfQKd+SrqZ9Wvtz6syE176lS44rEW69xVC6HBQFGIW+jjx03jh
tDPRR9NrO0Inezp2epyBDgUeQlUxMyYj1gw6K8LvjNSIN+Qumox1ygsipiieGqKe3vrmSGV3zm9f
bBndrKL1SvXXBmnKoKVR0J7kFyt/iKaJopUfviY9ji/59j/01+WzyEhfQ2uJoul1xhsmx+oOZ2/c
tymYoXjHjeKBpU3/gnAIN1IXuiZatDKbNOEoqDSFcl8IaTrvT0jSQDAo2hg3NhQJtSKuGdG4bGPd
08c0qBvfQJXAgiwqF3VFZKOwE7SEZOxp4edqUjH0xUgzQil80dvM3+jGJmf8RlyzmTpKKccSpLjW
z26R6xOYsorNyuvxt4d36gJWZ+CLMMS1yaz8+goa8OUGsCAwhoh/Dizt0ZhjMQfWQPeWyRagL1OK
sBBXSnTJGrZqmnkk+ijbPMnWm6zZKA/CdVool/wHL3NjdT4lcAye+lszOE3Z4lnaIQadhpkfQgLE
Ut6lZh4sGjZZfvbZj6zBhqLzLWzJ3mpmv5B2lfvdrOcHVQI+TYkEQsVwwBw0XsVCaTTfzX7KLAQD
lBC1wmljQQqOM2BU/B94J+ZWp0y130ztEmeeV80v04TDUU3+1NGm4S6Feb56D5lf5xb77W0zjA8U
I2f+CCQl9kdTOpMyXj2+MpbR6LpcCGgrnYdKLAKAODbk6aRv6TOc6mPKT1DK7jCAuntB6mjRJoia
GjmYpl45rymjutZ6MDYRxvM1ufnX4+wCWv88X8f/tHWZfwNKdbGT8V7z2LiY6OCW1vNsIxxrKvbc
elinxzfa0+J0mIy1s+AcTCDtPCGrssW/eHtW+l3s1AYAqBqpxq47SyG4+urlTbCLLIuF6uLBiP7c
TtTAASUzHKYcVXVoHLW7OEWxBJyUJtmHhzeLAsCnekPO/m17kChr4Wtf7mT9ExgBjsM/r+Vs05hE
DQvRO2PqVYZ4U6aehi6owsS1lVWENSy3084h7ZGv1Lrr/Ih77U9dbuOhnsPGs0zcWPgz9jFKvCyp
kqdnfh7euzEhAirxJ74ALZp1sctnpwNFYUjyK+RoJzVIlJl2Cjla01cP9gbvnRO81run/iz5QlCY
09wdc2VmiJCF1S5AdbNcsavruxIE65VPjgHEFqjpwloKvlILS2zuVWZYNYkgeUFQNeOznzLvQfPa
vndzLO1aXB034kp8tZK0uH4GWo6gSTOB7S6wDrdumSJ+4rFiNBKhSQymSEZXtTrs88vfv2bRWSBo
U7khlivXecmQ5zgKMDTJ0OG8OGtl1kjuk/qn4/pcBxnlvHOxt7dP5jDImz5R2Um1nnBZR294/c85
ICNdI7DN3+EXuPmkzN/Hwd2n1Rq6XOm6jfRnHAgUkH68u1rpibosG9ecW5WZh02oCMDh/2jjr/a8
W6keACMaUCYMWCYOvioCKqRgf8TivCxgIZwi3AVrkh09agTIODygPVP+hqd5zxhCHyeTQlSlsGsp
tCUTzquPeWbefQVEPEmCyIw9V3oD/tuCHhhh/yWEWEtTugLMcRgDIJya1ez1WEScgsd+HtjZ/bCT
0aRbmXgtgwUqyncexzNH0phSGNiIAar5DjKKN2g65YcJZ5kqzLCJ/V3zKI7HTPd8sSd1Yp7TbwT4
CIGTscVdOjV5IzZqlkWj31BfZmDQ6Ftdd5cXMksZhekScz9o1p9viApwpfWxcc6fTOyr2GSj18vq
Z8QGO59yvocaaxBFZTh/Bo/b4Ac7xPESc4MGgRv0DRmwNL5tg+wrHpPOXGfCYQBju6igiXG23jOO
yGh96I4TfpiK8cCt/pLP8qqPF1g3W8YEUlb6OK/8WBSn21uCNFk+4HF+zTZKskBQuAXWNt2D36uO
uefeHv3Fuy+flKo46r07SlQG6ywkWbINdqooBFivFiOkWVPVUFtZFqXgH8tT89S+6ickfjJHh40P
+Royn9xbI/kO/F9i0zj7JREymDXIPwfOBOJvCh968gFDhGIDb6/ZgbhxgPDpkIDwPl0HWmQNd82f
fsicKmhYNkV7T/6Dj/0EiNSRtZHWFm05deobi9qPdMv5L4h1FX1PqNsUm0lYzUbQ5p4FbHPsr1SR
2RruHiEv5bwRYJHxaFeKYBDkAvHthAFQUQFAw/fZypaASQMHnviNcJf9vtp3SWcirGjBCvpSpC7v
4pVSM8pA4GtNmBkXeiphAy+7Ftc/H/HeqEYrPfgA/TZyO+QzjixR0pnr94URFJsD1sbG8F9q6ogd
13Vvz4p3yTCdkmRzwLCF9uUVNUG/9rQoCb3kgdTDlOQy6YgQesOnbObKqgPMOMjgqOfHh1o2nJzz
KJxEAmL+BlpsCQEsWYR3P/28HRClyBEeEbJdVpoq6dD+M9rYdBLevESXe03s/nj5yWx8dSD6UioS
nGtcLUXt3l182J06DPPysfNTPTMX1LfrqQw3Jp7oK5jUTPfKGXNSjo+Rh8Pqr6K5lUwS2gH9VsJI
8NMxcgecMcp7fzjHGhdZD/1LLlA1pgfJxGzhzcF21Yk4bwqdI1WLqNr8tqzxTwZ2+m5r0O5IsaRK
g3zz5NbTYffx4DuOzNwYx1qZiJi90MTXh/axuTylYnPu5ajuIaFqE4Em8B4PVD7ZOACTXrSTfn/a
bRYN8E6fC1XvzhyeZ/5fLALb67HrIPYeOZA9RDZ7ZGiaK+cd+9xuU20AgsxwjMLMKgW+2nV8Z98F
RJ+C6xLerRq7tUgmXb0LpOyDsSCD/VlDn8fUkGFwW3lkYaZ7Kb/rc6DR2MUs7b0pLdKh8edKmRXV
8FpKi+i4hpK9qrLWTL134kpj6T5a2avvHyy9Y2ycNfgOI6jc7WkjmmW6Q/DeWqanTofQWwpUtPFO
zIz7IqtbaR7g6Vr3OkhZRpD1uODgs2ds2sLKCt+MYp/AteunIt5T0kK6GXsYCFZ4XlXX75JiYGQo
iIVWg1vZz9g3JkPFzQiO1bLb53nCaj43HIbjx2LkXaa4E1xIyH5gV16fMc0Sxf2sd8O6r2X9bQD6
Vp5fWOe8XuJZXqYjDPNfAptilGzmwbLc8I9T72UzQmiocGbJyPQfSnnLcrjqwcFtSnzqsIwvyB1M
PCj10kUTyu29TSxq4lxT8e8BwG4triVz89wwqFrdzRthio2Sd6Wn9Dhs1gdimEBdNAnWlBTI/Qx0
t4sXlo7tLZ3/DRqRLmWePnIfKsRhOoI1GLXW/dtXhI/j2XWXBhTH1OQXoSUe/3holzyqXhmoFAHw
5kJ36qIPDR7d08brnCYupDFZJkP26s2mBarA2yTz2qOsonzwdtS+wdOSFNXCRkD2x8YZ/KD/DxSM
EB6lm6XN22+OIjq4SAiTmlNWmwSboyO+2CYQyCdED501gbEqiA1hte+HJj6pWPNhHgtAsiBISMdD
GoceYtF5Zt3h0J/lBemryvAvyI54UK7x/Wyojhe2L1ysODzsbMW0CGFzFypldEREwx7Y7wn5c7Bf
zolmpSkNDO+KaeJL9KJOIOo4yaGG5edLxykpwaPAd+guGFbJPStlNYgiISU7PTBkrkjAd1SwEFin
is8CwVugx0/oOyg2t8HvrwUCldY4ePkJqxjDkvmKvNho5QLqVkz/S7ptKdSuFFeeap6VJOZNWV+h
1bDp/YwqmpE4SHWtrMyXB1AaOMLeJAuGIKXZbPMnU2j1dmVv42xe9WStSJhrZXjZ0f+17IF18bo5
ukuUyt00NMpgznENLsZkllof6KOkkEupH83z4R0QG2pPQ50piiiaPLvr4LxEJfH5t6BJhXgdGP1A
WsFVUZXG/1gFbkV17pcx4Fw+vNbOEozcAgdOf3l6w65Y7u3jrigI+xMU48uFzhro4VOemezvmcOY
gYshnzSZ4MViyOhRmwhvuxqbrq/ED6b7o0M3QwsjzmdC1qVCsr9EMk+G8hLpEytjfhq12Asf6paU
CJfbzvuhLAdCZCZ3aShsv1uOG5mPJsbmSOSHinQhPWtELJAXbMyvoEda0YQ9vf5J9pGhbkUzcgps
8UUNG3jH8JYcf67JK1sXLl6xEVNozgc0gTWluNSi9ktd+M5v2JSyABf4UnoWggFULG4OAVI8Q9qG
scHkZT5tnQ99Dx6chyitq2lk+jjTzLR4/rMIUiaEuel4jQ2koI73uXhUaGRdxrnnxoCmTR8YJ3E9
C3NecA23Ok1fGAvtEU/2scnwMpOCQ1zfrMUYi0+Ea0fdLfPUXls+fYFxCqFgxPZW2koJOCrH52m7
Q6cOaXcMGfvd7Rie1o4pOcMT711LIdZu2Xg2U6C29jQZQ0QU844sdgNe2OLOerbRALEG1bGc4Ovd
4uzh0T8Lk7Go/RpBBJ09K443EIPmIVOV/OLZpcVnqVbRm5H3VOVUR2+FPv9Ljw5wv6gxq8xJ6tpk
YXl3zenlN5HZ+I06n+eYKhNpi4OAAM2LwRDbGK2XZ9MXRZe8MqHw9ou4roe5Eq0pxD7NJrQ3Sw36
Y4Y8xa4kd+BRp1/KawiE7KcCNf4F+KTQUY1emdUIl2jvyCn2hjjfAZpS0nibed0irUjZ9PpFEeRy
mFoOPHw29vW4NDrNOQS60kZdE8/uj5Mg7gzErFXXVPhsSocyDgRPHs42RxXKNzXpGWJukA70y9BJ
SM/lMvlhQ6pFOfkLJnSXdhv4ss0ygxC8e99fiYgSPjslEcX6+K5p9EErjeBmDZ2RmiZgRTtaiK5P
UZLXZWuUMBR+mYGQtKMLXqvjMwyA0Ux5/efSykKFSoTkm3HUHoSVip2txQ3fmHWtm/BLadbsKmyb
kAoESEI6wW1d8GKyE25dl6apfIp4DUBUq6VnR6UCoZX2vOJHT1+bmjr3+KGF7H5JzwHdmjqEw0LW
wkgBtslKzCOCEhYNg0ZZ0+t7FcPxlqZ7gc+gK+tCA1nOVQlKGcoQAKWJ70n4McU/mTkSUmBtPl2e
ZjCFaOe5qNci1SObDTEUvxypT3u08cptmJLYvYpImW43eM+U06lpAfcdwlhhItTI5CQVrKx77N25
Ge3MlkRyCjHF7t7k7geuXp76dFEhiut3xYJ9eaU3hpTAyjrcWM0ynkqZLjYzZxVgw1Egz1JlsRk+
oiH6JBFDrM1uV1aOFA1TpnBaEcg1x5Arth8R6YmlwCdGeRq6CVRIXgJGib3vHvipCWMwbGTrGjyP
plyuL99RmsMzGcK5Spst0ssHe13/UJudjMjTo3fuuSJ4fW6gaoxkUbCMQELyzWVqXa2hSmHrm7my
WxX1j3xkqOjHCRRUWGZYE2GovVvgQc+h8W844lxYSWHwNGUIIwET2ojbxkEEKE6PNUDX3hzqu9f0
Qyi1+joUWeuN1mbhgGC+WqNfPO//jV7hPGD+SBy+pDttAJQb/6mwr65WlpeL0KVrzn0u1Oy1Xtyf
mWdGixoq5sHokQ6v2LdB41KLsWaxpeeEDIA+mphwgmxUWkMjfmsaFRGQa2CyMnUSoYGEX4Zy31YK
p4VBllEbBtyrfyvNyNARc07i/zQvn7a3Kf8GDBz+hRKlMT0EpZeftgZGpbHFOTH3zGzT0tZIhvlo
+IV6zoClmFx1nJ15wP3la4La9vs3Q6Xb2+G3/CPOlfkReGAntl6QFzWQrM9c6yZQStunKtMVCnO7
IuU/O5vSTYsJWqqZOajP8EhvSBpQ2VyRSWLrR0zdOj6RfhyS/nq4KD7uR2vMbPMS8OYOAbJp33fc
+6r/5AHufK6xP0RbKE6LxNIjOLGaiq598Gzn2adKw9HKgzyAGQJr187Dx1ypSBVqrMO4I8/fB6r/
2VhI69uzJNjAtF3DHe8S6ZQ+FZhx6zwEZBICaYxZFwIqYKisD/bM/kCW0mP3hSyz5KIHwHifopX/
TWCcBu+tW0xaBBhyLv6nHIwzCBxXRygh49YRBFMUB/BmdqpWKKyN0x4LHK0Fg7zT81EZijWn6yjS
qyjXFEJXAPlNhDuLaPMHFxUkTg4KbVyZrsLOz6m9319KbRxLdMkIEYCO1Wmj/TRMZdef9AP6O2PZ
zEWTzN97SIDIYY3dQiwLdkf7w+/3frodaf9p6tasr+QNz4kCSSJVHy9wEmhzwDij07VAz1UAYeOd
bgIRW2GMosCrKpROz+t8o+952I3BvbhRIYLQcV/s7ehetaW3q2qlh/EKBmyD66DaXLU+pVcY25j9
RN1hNhJc+lw94BpGRxbJ/o0A632nlF7FYgLRshEce2wmrQldTxc6oePmtd/yrXTOrazLQ/2Gbn48
77celRsCwyEjSfpboiTHXycWmiyGqnMAED+6lLIvT0fOYZRnYl1cjOHXGb2GbFCobsoGRv/xyujz
YDO+UckvVRMAmBT83bSAFLuQZsE25MGBqkUd5BoQ/2nmpP0W0HpjUyheaz/PJGKCmuNih9+354IJ
ivasP9tKZHSjY0iURhC3D70RMf7pof5JSf6jvP9dI5JksysJxCdHwWjc2tP359zB8HMQ00zhNd5o
EJtBjSAUsDvrlPV3N/l7hlyjeqMTpiF6MlfpiZt2Fe17ViE+lwZ0s55fEOGuGX79AI3NpaLBz9ZP
NTAotCl/OSazakyXIivHJvPmq7HRKrd8DP/I91x0Nu2rVatw31gCtAOIE6H9XwncXfDJkdW0duIO
6HxhXVhCRM0k8zy9qVbBcWdTXlAHc9EqPL5G74DJ6IPaeg4eMJeiJgQl5Q7XSNe5wztV45VWVGDj
PlGFxJfExoCV6UWIgD+/9phtCsIAXLEZ2VpwzBCCFzwbFMprm3qSeoF6utMQP/NFNFLB3eHMSAlW
AyMhIQTx1H5zwlOz8+7WQEobY63o7dzd82GoMJiMEvH5SJu5fslFfHZnraaLHzgCqds35hl9xb4j
3hRLSV8iqCcPdJKzD/gu+vLYEEk4PAXaKCdMvRqwMI4ffH77kBOS6piR2h2RZdpryJ6biTE+23Q9
bryDdz5bDD1mNQW/t6ly1yjFZexmU8+l8lM175Fe/SBvz8AxlIMJ+qSFrBWiNz39s1e2U5ugm62t
vmEwS2jGh9wv/UtpE27aj36Vv/0a5hHUzn4ihZlkgtFYl5uOQ2rfBIdAf7aiXDGhR2mZi9xzO4Zz
PDWlqsfjdliQBNreGxV8FUTvoaa0VCXHziGWgWO+8hBrNMgvq352qiUml4zWL7GE8VAyBwn4KeVU
qeNLqt345vmN9KbvrpkmTixqqiYSDNorWOQ4TobZ+SmI6eXncWi2c0uOsMb/aMCKfFBTBH+EEUhV
2DoOYDROchWFTkw3AOEhkhd4N0OySaEV8oKPRiHQf6eGrHG/5WwRFP/Vz+lGr0DlJL1BDLzug8pY
3uzkyQndtfegwm1hoQxnLD49z5VRI2xRh/0IiDbAdn+c9g3qOTYc9+pGNT20WYTiLT61BwOO3ZRS
KdJAyv1sVuKtsDzrxgNMwpNCfF+q9BfhtRLmgIb6mmqGBVnZ1Lmisc9aNMCAmdZBr62jNINZJazb
cK57daU7Ky3pROHMsoxwrue1SI3uObMwSvv2hGTxB55/VxrnkKiM2PqzgshZgrK63KX/TVCEU6RC
am9Dp4FcN+SKHU4lVxp91yPQorqLbvRQOAwXQttPUwICSTHmTLgoSaTWVt2lcZ4NVlAVb91BRaOg
nzrhsx1MrpBnP9jATWgVc71S+BTHPZmjo+kpBSUeMd0sbWY7PwgWZGW5UNOYedseDmJs2vC6VDoH
z1KeugfBbE+VzEoXmQD7qEoJ6aBxK+oe53aRIsId+jC3CupoYxQXdzFyXRiOnmZZLJDXqLWHlvd/
kHwEtTQGK71wcVHKPyRl4NDGQc1g1J64GZaNah5BVU1ApjBOdM7yKcvwfZneSqvToOhBQAE0aJcy
ivdKBsySXcVXLnwzbyButFTosvOCPVMUFDCWzVlm1rDnfgPYrApPbXptpkbCoMHbqoSVpl+3Mudg
5ZXTBYm/vqEC8dCPKnMC2rnkpwBrpiTkW4jau3dub1DY4PBi6YC+K8WARIHU/5UKQ0E/mC1lraff
HPCVkk90ciNTHzo10bwZDd1hwwM+kQbtbiJXCjZN8nPj6+GI8nsTeHPrAp5vJeslKB9B809KCOrn
DRTlw7UEx48XfuQlK7YiqvesPG867wTnl4TDw2sxmPzRXlv7xg6pPSrXxoUbwIrfvbKvVqMgHO+f
9CawrLkDXdbykodFgn0quMQeyRLQqD+YIMhikhqsjAlaYJs/wDslBSGk3+bMnru1RGrVzIhbHBZJ
sQC5YO5+H6c3DYLUmKVBBghSxbnwao2+xdh8AuE6khL4GJqVfpK0QAzAB27tZgGqgdSNkEdeUfp+
BeUb0xyuG6Qws3vjJKsJEXi6qIKt50PfZYWtm3Undbf8kayGfeOjJfiwdM5uO39SeOujqIl8eZfc
fibrPj9mTZaQHrBOEYHu+K75KTkjHo+gHqA6VVQ0zMBnVYCoPNFm+W14zlvF0HmF2BBLMY2QAsi6
kG5GnZzRa2QpqxSr4mLCFa5uMvt/UWcDhlYy37CT4+oTxJagttIlHJo0g+HHCJgAI1xG/wK/H3Uz
FltLR7eBSER9pPxJ5pRKs+WESy7Qxj4lPkt2WXmjPMqGwvWdPR6ch7pesrrCd6ak6dSN8V2wY0WM
gBiReGy5uZxDWVHbM/zkIffyS4+tK+0v/5K83wL+UrlODIBdZbqCEDRo56JRTbdg1Gd9tmRdaBaC
alU6RiLAmeskNUrM7xdIXdouf8AhMb7Or/E4zgfLR47bOFbcYC6izWMZgTz/KscVvvZATc9VeIym
60PmEHGwN/dxlexcEFkJ/DaDpN521KcV2IEGGcSjJX2Gu24V6dT/IXxBzSc3ofilUpdNZhMFNEo7
A+/Y+DKkzu5rgAzKo3ae5OCVCZtVeSmZBrXkrTIgfRoaeutTchfQn+Y54XcggO0QBNHGLqHfLyxH
o4yVMHjChjVbDm7GTbh4H4+XeFh9dnjR9p/n5By4OdDpCvFLLTs4K/NenaPlUNcceclcF92wtvaU
UYc1jvyznc5f4Sk8/6KbXlfbcsEEd3FHsXh1wmD9NwigUlzd7Ww3VOirpoSIvW9Zz64CscSmDjVs
a2rzVapI91800lsrYMhCt/mPrQYoN36r0igF8dIAYK6plXyn0MLCbG4Rvdgb3E5K0WrOcEQY8IMW
RiGFNQQuuw8H9GoHsOmf+9thp1CKFEUuVIkqTBuG5eQPVgseAa20SX1yELCB56t7XoBZS8HpcBPD
FR4reF/Mdzss9sPoaE8gZKpaBhFYK+fKbkFzB9k2CAQ4EDFjqLuY5EuBzI7kRY47ZgLJN1pxGThE
GLRaFNe/ytLEwgxiBHlM8IZu2j3MNKtuKDTqSLQqNEYOuSk5aoFYF+w9iE8wJEB6PcTPYirHfkr8
vKA8/bMUMgmwyRQW9SJjyaHCG6JnIeeYDegCImalGdxqMY30xpWPxuZ6HP81niHXve07FM37NVBi
FVFDVDiI/pBBY/k1+E/7ZxvkI20TTkGkq5AO6VbdgU2QtnsvKKn6OKYcb7Eh64THXdB4Xrdcs1eY
LhD0epuCEjdrgk1+k5niVUk6YFYLOu39NZ8OoxCccb4fXv8LfReHmCVZXrhQqdkmk8/blS5f2D9J
TiZ4ecFrf8Pz5DmkvWbV/ng8/vXqlFQXaYmBt0ukqPw3OyhvB5nc1aDYUIks4aDtuKjdhzk8a3TB
FFG5jULqrudpMejRN6QK4VB9Wv2TSuBwExza+/l7yexURNELoN8npjbjFWqBh6wMUTJca7cq6zkB
1UV82vUb/Ho1U2oJVIbY974r6ikZDz5SYFCsYfJXvKTMScVWatqlF8w2K9Htjk9OD+XHE6RBU2Au
2oiz5iSIz+lvhgkIyJUZeHtA0zJ+/yvRt5F7PvD05LiHrdILwQULJM+0Hj+TusAleUPyMYwbSO5b
Ey0aX/UU1cGbGLQSd7C6UsEj/OYOjrd3hUVpF0BjsynJY27kkH8BuiX38zhQ9OEr9CHLQXIfcoAy
CYM4cUsdnXIlUYyFIlnls+LMcyVNro4FkXRa8p16nrEVvNnFUFmWyKhBkZOEnNX4j/muxGdIOCpK
D21LlkkNkWcs+ZQRVxalu2ZFDdCKQqN/r/Z6vxmbGdImrEKSr/506uSvgHg8twcr5NKiC+43Iiuj
4e69fqCojNHXcwq8PSeIfvD8CeTjQO7Zf5reicULnMMcEHoAe62xvfeJ5rMJryIl/t95pMGKHr0/
h2KwzMa/mpAPvN+O30x2gDdqIku+6+wm7xJLe8UqjT6vYjdIHrP40cuTV+qRwwKvmSwve2G7cF/p
PGanw02/s2a/ifNWT5Y+tQkUCBkF9YaS65rd/0IjBf4As3O0o+Gr738h+xtwQ2Fhn6Mm/ze7ZIO8
AEl2fZDyVNI2OMzdw7KS1W41V7TmoHq3xdLOFUflhOWbkJ0iMIo6EWg8kVVCWyaahdh2n/FvYhye
gDIiRiRlCpMwvLo5FZ+RmD9teURKJea/vjU+EtZJXL+RFd0ZJ6hN/obkG+7K2zLFg4Ysoldj3oT+
jYAovO9CyJofXEYPAKyU7mVgEKjGEWJEUCYuYVJsWrnJOhbLDnfK0ScATSDcim7PeYjBBk+2VhBm
63eGH158w2WXebGNAFApr1wr0bDI/JOJpOCwJctD8b+uzoEvCd5YNswOj3XKixuoFYN/uTHMEKMX
TtRQl5aUpu+Y5js+zC6Sv7P/J6U4qoPUk+auD/70+y1ur4VIcVObWTUBe51U5WvZ66KNNDMVDXUZ
uByvHlPcebIbac9xyQENSAyGRb3tChnQmACwY7fGamqMqEi2nnDBvKO1hwyVFpx4k8RB7kC14VsI
oPBam7War8ZkBnflA0z9cCc9Az7fLjbtQtb3eWye/6H2zNrFK0XtQ1MEsc+jqO3qnKKN4SjG+rYi
sHXqp7H9kxjVYNp6PQRuvcwuDjujHtnJuzd63QhYpMvsBWQ89zVC6UEAU8UW4Z6VNtWDiBYL5/By
4pXH8liq+RWiUqatruH3kjtKGLLq7CVhHkmyHrJ70kBPj1XgKvemM2DsVngZQMPJ/HuRFpe16KWr
R2gO/bUUrElf312Lw9TxFJKaTzLeu9I+K/2Q4OUuaI34fdloaMfZv3Dmawd3SpLeoX6W9pmSK42L
50OGpGqhz2NP1zWuF+vyi+HiUlXPsqCH9EfecwKlmdkruL9qGhed05ywVPNsBz5Wk/SGR+vTLhJ+
X8x2Uu1L0ONMNQFBR8i6/f4ac7puWWMGnRgjwJU5XlLUsCVhnh8zOQC9YGFM3T/GEvZSJaYy22c0
fQT12NYbBJqwncOeY/wDs3u7217IKnzrhONUCi/rqEh5dsiCr1b+6LH+9fJU5thDBlxmreMk6Ysc
MBvsYg9hsoCQCfKOnjk7G9zUczN3lhAx66ylAr4aZdntDPp/0uxdWdFSeU1t/AL9xOFrgTYNyOn6
QALFTeemqfm59Pi8NK0RARbyr+yQ9EHnMP6vvBJUf4bjVA06Cl8sJ0iNeLDuxrPSaq/FKUFX1jGO
VNu/dUyGXsQ1suE2pN2EIhepMwizB/6tkDg82JNI3lpuuFrLEWjWI4Mmb7OCVT4QhYEovycZw452
Lp8tklmqmtjeRbwVByjncIq0vVDleC5iYLD9eVhV9ixAkbkBrudBPuJHDuWPyAqQVA0zcjPJOQWm
RAN2ZTr1a2B1lrdY11a8ZO07NryTMdrnhcJljaVbcJeMsJ+93k7SO2bbV9568cNeqEyUOjZ4syka
ywCzx4JC0yQA5mZmieYM+sFx/QattVZTLnhtj8UYWwGuu4HkNxUZJHJxVX3RIcyHs9Tlbdg05l2q
17s8Ymx4dtPEsWh/6NMNzLvVnkkhRagVB1hv/nkYvUQrJp/V4PS6qAu+lTolvk4rYkENFPCSyUx/
HXNiTO54Bq1uBuLmSwLOK1NZi63Aipx2ncM4FOvm75LkUwJyIKK896Hm/74CR1JMBHsze7XDwMtP
C4/F3ITXMCzFYiOTdcBmWwaR2CfGrn5Za+ppzyMxvstmfbzBureZesNz+qc49RR0bwB+qxZErAE1
ts4epkc+DxeVdWij01kqm0nAQw7tR9UJoCnFKdbom+QUbS7GPho11Ztzr5j/RmofInZoVbc2uGP7
6bqYv3fHCLxsNY3U0Ey5qqN2ngvnaA29UJrzMj4dqRDNVDetLpoAsDJQJE77jVxU7AjR+vSkkKip
hu+qLmSedCRZwYqiox5EROcRxexWXS07IWlgAXBKM7Iy2NxKvYTluA92Tj9KzB2V1Xe4Bs7apOOo
eUnqKgk9ipGoZXQyoQll0T9u4aeur86/rLVndgSwWpimD28HnZ3VeibQvQdyhjRmiewRk26RJEHt
yL+Ggl5geQIIjRMzCM873MK9iJ5c5T6pc2gjgl9ZYfnllFi60Sr+7IhBqO9azOX9SwJgDryd8EQ9
hOb33Hl39nfztpaAVV0NFk/5TadgbYslBkB9PCtQk/hgBA5/RBP1yVqhTqkQFmgCwKUVJ7R79lGh
AqrWAHGrMVxbdPNgG9kTnrhcDr9qGKZXdfCQUbhUib24NRvuHIM2nPH3wjjJGYvMtFz/W6LFBce0
+HrTKXJ1EAVqHuUYczFdnA4A6TDjAcCFoAnbVoezxjM7W0UXF4QYkVwLP09J4iBwsqjIl2t9WiMT
jZQe6jNFQcOAr7msRsTk25AQkSm079qWWeaka2v1HxGq2WYqswL6WvzVdo4YPbly+dXWPGabAe49
C4vIWbOagaJ2YEqYC4oyCduHdBsS4mKGK/jAUmD+NTUIa6IlRrqcTKHaOdxRZVUAunNFN2tl4rea
wjyc6hZrwk7Zk4bxmVvbspYUdGFNgisKi5NrjxaUmhTAMXoKbwWiLJSaOaPAOaqLYFz+MXoWQ9Yg
P6iLrA8l+AgBnqIklJaq1C7wKuxheHHjK6wgzZINJCXJKyzdJyHNqiQ3rO5IKCWxgratT7bVEoYa
j32oF0PsQ1Y9gNSzubJMKm9/jfMT23te5qHoCjgVXHIwTCURUA/ExDAdwwcaYnfpxSAvrYCL52y8
TSNA8M0EwrmQpIjYVLcr5fh9nybNafFmIXOQbo0siXgB5xqhkhTzpH3g11+9D5QUihEv76TPc557
d1qEubKba4h41BSROSiA0CRgw16ubXxRo8Ed2jMkiZlsd+3l58r5JNJ4xUD+WyPPIb0MBIdDEGzg
zsoTk2O6hcOSAgJ3HJJuP0LP3LXZPeKZUDRIephN4H9wgMrrFIafEY+omRKXZFAtj9o9HozZMorY
s3GADiML11hOIOmsM67jOj/j5fNu5dCWT2poBL4J2O3QAXKr2LsIKxJInkqTJNOifDFvxj7BE1xB
G5z2q0kAJe/AW+/f/cEsK3irRUVc659WVNwzjDRek315AbMrzBktrCyH3m66YJ3UhVxLt/MvCmlG
q60AjDvmGGSWzPDGyJ9gE3J/5Fi1qNLL1oJLrmnhSy8SE0voxX0eRABwJh+qInlhxSYIRAgtgO2q
EIs+B2sQy1clP9EuGWy309YNwlckHSZvVM20DCwzY9rAD+aSZ9CfHHbsEQD06Vw69tOe08DHoSOF
xSqLtV+OrNOZvtidssC1+R4f9MSGfPePPbgLYA7ZPtIVCNMkQzwS5c1GwvxsrisJcTRkrE2PvR/K
jTnTl8i9bODjDzXT6ZGI6hNqKuBQVCVxnPbqzdmwcAyPmOKCrfp4lbsThYFkGiPr8N+Fc+wI5wvv
xJnELPxhmeV1E+/PvbDzUaBK3EqJ7IRmuqoS1koNF+7blgrLUT+20rgiUN9rEx711MhDxGlm0q1g
0BHDPXo/neze/fpobDuDPBM33Lg8c1pB+v7N3jKzAy9qyDyj2cb7NQ0A/k2Cecwgkjm435Hs7JIm
qNinVXwRw5z4j01tK9Ateu0Wjfexl5SYdhVQx8LIu232hNhWrTgpD5bprC2e4mbVI6lAx9ZREARb
kEHQv1gDlflY1oJEfq1M7Yu6Kw7XwhKBLeQORRct/T72wlfbU99ho5Qc+SKnP1E5/RQtiXiNv5/2
NX11XLEp3naOv72hI7ZWNkDtLQxyyERwyRhS1ENxdzrTiG6yMKll6sBO3g5gJOqvFXeFI7qFHt5R
UzjXC3ew6lYV7R8WghiGGrStXmTH2+io2NK6kfkDZcP71xepzXXOUJY+8QoD5i+MiIztYsG54X6i
OM5qHabLq/YORm9zPft9FwykR1Zh4Rw1nEpq4Ccykx2srduvaL2oh1MWdk0Pt/nlBv6c8C6HVt/E
jDK77qBiursLHTYZr4PpimxVCCMZXcH3DLioUypgZVt4B1NdyCc2Knri/5PMXU1+7nKQlRSiv3At
/Chn6q1z1TDB3Tsbk8Gc22zpzgRI34UPSFIUute0JIBgYVZbBDCuENOKKj6LHz7Sld3Q+SxBjU/b
IoKwJMPHGzL8MkOxiTjWCNaFSizkkY3QEEFXEvJgltSWw8JukhYMX2Viznf6PBoRT8T54vi46ORh
8LSePzkusNHMRQUm8ibo/KzRGI8V8B1PKL1KDDXBI2kTWSGJyaN7uhoAKvfaXmZvlj5qCBjm8mir
Q5KJ7ZMtMdheekl7PxzKbaEba6RON635x1ltkaKyrBw5uSeD7qe8hr0dSJBY2JoOMVHsX8yTHRKh
K4jjcXLGYJUUlJyorp7fKTsAlKj2AzadrWAUThyxHrQ+owrod4aOfKFDOffKmoqDyMjySRD+QbUq
UezKifGOIRl0t4RNyVaIx1hplFcJ6HZLJwmakX3o4xBqjlBAEimC2EUK0FQAaSisM5OA7/zfYnoV
kaHGfxvCU4Pq8KMnGxBmyab7KoUDGXh1EDpgUCt4VKbif51j80rA7GceSGFAhcppZPJOLQkBOiuA
j3crnkNH4e3U4Qns8qN0w8SvO4BkVibjajwBYsiCza+KYTPriukBklqGaCpE/eC/nuLQpIQP4oLX
Rg/EK77D89oNApSc7Bqmu8L714mul4iAnfu5uyGqUWrSegWOgLyv6NjxVQOwE1qKbcxqi60PlPM9
EmvSKEzvapDhH7B4ThNVU8tCsmk9OPrxKcPSmh6sXq9c+RozNjPhKX42W0X47spftG3vS3+3rkUs
mDZNpVXlLFeb4UWuZq7Aml9aUdmacHyDUVkxxBRzvCyY7Ln5LddtVsyTXZNDJamJQ1yqAXsmiXxk
UqFSGNZ+Ys0S4H3cKhyz4clbwdf5WoMX+zo/CMEUowOQEhr82IHLubEVN1647p88LjsiBSj5g2Oy
w13FjkxkFl72BrFi7tx/n7/rFVFhf0Z9+uvxbAh3awh4FJJMoX7v3k49c9v8khmQTUAMyvzwikoS
rb52qsrin1/V/Cw0gE4h5yoyP/3iJADfUk9SAXAxgvC//MraXQJso0vgW1W7Nb6bpsPvyPhTmxTn
ralSjMJHjYgaXgXvqjkNIZrKOnrK/ONmRcPMX7En7cDXGQOO9rQ6WnR/9fQkspSAF1VJJbDx2AEc
aE7OgKvjRS+Rn8dNa27ZhGPXkryz55a8LzBcKh7V/f609FbDzqZCQ1+L5S4x9o7fwJaiQPNbQspf
5qn0GbFzQsuJhXyYG8oRJSW2trv8hxC993rFGoa5lITPvqqRpPtQPDsHj7SP0ppyc4VK+nB1KiV+
E3RCn4UF/IAFxXSVUk0RlklX+gl1lqmG08BnAOyfim3TxnJPxeNS3D2rU3pPcR4AyFPXYV9vIhMt
1WhDmGokzZy34GxDPhCk7/BpSnC3MoLAff/TmpMGCWEAbTOcRX3Q/JPq/rNoBKljY4/OActChF5W
vtQBjRWxpQxggK2g9z4B9p5+Mnm/F1CESLegREGkrflq89Z/KD58vw/H0to6jepLC445JsdHFlkR
kkQZSW+YaivmMNRzoiIR8b3iTIggQXf9jvmSfsmVLwf8pAsvDhlH+R/iWe/aXQYRCPclnuBHBgCN
4JbvY7uPz9slstQBhY8PaJfCPan1o3fj+H8EwkWU6zL7+rkrEXXp3HkQrE6D4WH5iBPDgZwP6BfG
H7SMUuu+pfNCPj615PVLB4rhIJc7mOktExoTB8VdHHtByGuxrZAACOuSMgJWMtZogDQ5KHahn+qV
0AQwYgKLlq7M4YKJOEFe9zWWBZkdZq9CtIOahm4ZqG06rsM7hm2XiMKK9RdJ6PRm7qMbZH9cV/kV
jO6+l7XFkD4XR5NBh+m6lVHXSDTC3JwktIMGqOiejCPx/ScPBe9hBrepesq9ULcqdfOCcoGbE75K
GWOFR9618QYFvJrQijIdcfSACf5G5GFrttboy+XQAfzZd6duHcC7EJEPCvHypTu6C2jat7RmfbDn
we3s36u3ixXzJYoZoIeHj7QAd2kbvzGW09y2l0fVZtAOdc4OHjKjnbau/zDLTy94B+RQ7gbCPhSv
Tb/PrMUwTGowO2EFcLKEUb65KhxcQQw1mKNhYlsif25CMB1oLy9cma1m3w9o7cbi6e38Kt+Mzzg5
HI1Pn48zd0cJgU+xKodqbEPoD72PFmx5nMinNNishwz/OSICzOKRN4Ih6wd92vR4ks0RL9GdzUh/
YnyVBoKh8jHi1KOBjScy5z2gQY8dqeWONkbWOoujJJgx982AZzr5dNiAd71HMW2YYzff4fGPtLLt
uFCrhHm20SPGtKJwW1EPkqkbpsrbYxpVx9T5161QIumKh2uX8UCdpdmC/Gw2oUl1+H0VoMEHA7vd
enRmwUg2tX0uIQM6dIbhRWXURtbxW6al5a6Uxd6ZmnbreSp7s16hXK4d5Cil8frriFGjKwdt3M0P
jCbjgtbbnIR5mloi5KBL9nLDh+I1qZJYmUAIToMZW4bVjftZkrtyKdngXpW1Lj4SOkqXmDigiMru
NsXIVKfRglWuG9+GOQ4zjumoKtKXi0jPkXfzF+VQEKOJmCzI2t2UwncmLkQ2QrQdp/ikL91iHoTO
U+1Eq5ka1FY/kjDPnjt0RA1kwC6Z8fRM5HJVVzOVtjN12WNPn1/8MAAtFy9J65bOIhZ1iQOU1hI5
c16RJoAlv4xUL5TWoy3MsEe2K3xKql573NgMg8Oc9T0e8fCP0/Me43AL7k7GVDsmfFE+V4WWg0+M
m+gNktu9Cf4mhpxFF/42qp+4TeOG0O1xSVS26BSg9UO5GUlX1FEK4iU2iVe29mfiNO39qYjnYIlF
Pz5Kf/fNn+Kl7x/6QBTUN1zqjrnbmjr9cbAIOD28nUBlS3UE/98g/GRMIhexNzJ0Tt0K4MM2C4z1
yoynkoEhdTHTCtFwIOseokKdox8mWesUHHuggtBmCUoq/NXLxq39Wp58mUNqCi2pWN+JLmWibTZB
05dyGBIJ70VQW13/+j4+eoYwZqvPono4fwYR4UmYO4Uk/pLWqq3MzWXRgHNvBWhVaSmnHyAhCiM3
mDUTGzQL4RWldBZ78jqMjeu/bQb7aq4LCBTl/uZ2J5BmvCxuGXu+Eq6HUDfn1R6AUULxE4CeXwMo
GNrPFR8aP3YimcDpK8crDNPIttVZzpMlHRF5LTfDVauWz1Nxl2a0di8DkvkSjy0DVJCFR2jSyoNk
veasVjN92gMhnoHjaSNoz1BH9fKnVvygUQaByQa08KePtHeWwnTKCDuKYsfgxll4hLzlgGQFyutw
1Dek1Xu9rBtZlD5aR+H3XB18MFw3LuX7qWdB+O1/x6rvciM4xaTxMKXCWm/U7z9kHub+VShiBiLn
AHti/OPhHuJa3NqcEHMW7OuccXq6d4I+aiLjGohrWoYj1FDy9ADet83V8qhTBYphK2v02GJyloyl
zhKeyWtl2wf/xZowm9xwVaLGwIemKDoLmZuAR/m4MQ/JqPJECXz+sVI+18RuCf+33bEkdNLdBNSZ
9sy6+7UYl3kjkIcKL/LX54V4O/QL2emDHpjVWGeJQMaraBpnzzJOSDHTpJ18yqIqPdH+wXbOXoso
GoJRdgILZmTbb6U+CssdrbGRdekV9ow6jNMne9LDVKGflufAcCBlMmT6ZSbxnnFHmpqRd4VWtxDM
VpGYqb9yw+qJtVLp73Ox8H2GCOobX/rCxASvdjancYwumUDhGAUHiL9/6da3TCE9Pgt1caOxuM+H
0eWtAib2Qn0dqVL8BIbgXJyPZFKG6qox5GS/FkuyUYl874bh6u8sgFMKzpsv9HABF3ogwLZeVFUM
ZiZ4qX2ArpRVwytVLfvbdt9+RgjBVwlR5dhfKu6C/Cv3xFt6vACabiWWH6KB/a07Kv9O1x7OC0cR
PBVY1Rbl+TZmB/I3MIYpQEHzJdxBGfGEmR4h+CinSmX6PBpK1dRKYD4bqPY8528Y/F8TNURTcV64
UYjhx//48JJ+cQ7IjDChXaMt0FEJ3LV0AcLd+wiiOI2YuY6Xa9KmHQ69ccI/phygFo+SRhsuCUPG
sn50T0Z6u+AX0UXXY0kG9e0PrWz3UbTPgUN/XUeL5BNMCU6dcgl93M/w3jYtsISch0OyKDu58n/u
4rRyHPHqUd5ZmqfsuvvjV7hxgQ97GVZcyPuAmWT6M+gtMUyH7eWKZzB0fE9djBJKZ9dNLdJ8nleX
oq8yOABx/0Edl6rTT2XkQJrOv3HdkXKcWMU+GR7JLnfnsVF2tjfjhivac5nhgwX/fTUO6cz3vfY9
QsQ91FVZ/yJ+GCibj0N02KPJ5OmAQOrsqbKF0L2Rj1NR/KTmgjFKir4GFvZ3GRb/DlVLKIOgReyV
b0GLR+EMmbnZ3s1V2JJdTikOH/sEY+qfacvcxHt2KvAl6ciUOSOBgN1VFlFNOXBgajsqYOQbi2IF
XObVqINt1VVZSxN5W7eSsOCYhTYppl3n+Y53u3lMLU14hQq495t5rYM32ZI7iMnQ16h/b1JKywpj
jJSNMGwQpRqV2/dJ967DqeSmLNYAFvnKRjdUXacpnWL5LOs+dKFKZ2LwveUUN4V3qj2frjKZMikq
DQq6M6/GHSAn1E227GIs/4xOVR5IXcGcf1KdCvmgAYgtgGSkB1fz06t97Jrttik4DDDnJiSk/bcE
XZKXXm17WhsTsvyEpPKSpuwdP7BVLbRoZTY8C/Fk3iqeSXuKCXCKb3uBJmMw2ZmHqfHOXpsed3K8
Nc2TBRWzQwBlWLJhv58yWW0/RFPIN+gfdgGR6jySuSj5rSHFY1CFjGQuCuWWerLOV/pRjJPt5X/X
4OI9xEJTCUdBgm9XsBq1pu4qjsOI6sK3Eegx0/cLRE0t3d7eaZvr9wma/mc0bbNA1ApQ3QD2IUB2
y0p3eAGQYLSnwHIzJPuV9FVJjGeM00wRMJLArhM+RFuduPOq4Z3YMbgvAzpTH//WB8wA83WbUBtQ
IQoavXUxU3NiwWZNKzbdgA93TWkoyDGwYscz2yERY2oO/T6F3cD6hrcUr5nUc6nHId2sB0engXkp
qWy68zubDNmU29nGcDv3llNxZBPanGM/pxHmeZR/f/5CJ1aCBKphQ8Y0DRIfRviki38R06KaJcHy
cDWduQ8ZljOmAM2p0OEY7sNH5rSi6uGxgDGnJURWOmjKSS7R9K9yFt4zVrBh1ZFDKF3X+c+S810M
KBj2jHkDnZLV8LIhTs89fQB5KR/2Jb05BBHfX5E3ypQQzbBHtFNLsX6703c/6SEpjvblPPLpNIJT
DfcxH0PvP4X27t4MO++/gFbHk6i5KaB9doBCGlj8bQKL8wJaAHdrTgIVtfnYDZJaqvLSNgVv3/qC
mdpIs2Hrwtnm3C0K3dhSC2AmmE5uDuDO+2+K9VXleOrHmiAjqq3CulxSfjvL66pm9GCEsxH2igA2
nLcjqx9JYnHMfDAq5uMTXDs+XvdPb/pvBCuHY8BM4pgfgNPIf/cAZ59HbT+zMty0gfCkDMTCrgW9
FS24td+QTeYAwf1av+x7exe7pX+H8F1j3fBy1FSVeTPOezbL72SRH/NECkhrwIbKU/0zzyuQ1hKa
YOUiou3Hl8JlKJDZ8BqkDPoBQt+kXS7A/2IVZI08qDKeYj7Tb/ziUJae+/MyFqlJftR9xuQwuQ0O
Axrt0JJx56KxRh60PfKwk2XBLW/KT++LChQHYK0ZsP2XVRyJMQmuIzvG/5v7eX2ia5c75gai7Caa
TVzrEIDIBcua77FXQ13YZYbuc3ttVppcgQkpNCp0KLldZxpXpIY56pH/6ErYZAzqQQxdT7ZdUizq
UNcZGY4yEDE+Xk4oPVbzCxJNPF3Hgq5WyDZBOmThwfxQcSjm9g9zPk3fbGVHFwDiP7g+KSa/Jz0X
II+HikmJ9sBVc8d+vwiE4HQlbpUN2nPFZei4LTMFKVoVL66Idz0I1s8oEQdRZ1sb2+Cyw9k/0BaB
bYnkPEH51V2idKM2ohoKfTJ5UC6B03C8GWgr/0CvJyvpuO3nlZnAjm7bznud05oYzHM9JfLD8PXp
vJOUYs4alz8xfs53E8q1jfRUUZqQWvQ1F97bNvbnhG42lpsVSoOQ/VAaeJvknTjQkO/hg7Yd93TJ
289c2JamFqy8GbQV/YS8Sj/L7yWY8nGtrA5cjAt/G04D+/irv08WJTGRmyJq/6i50urResmHCFGE
UPvnnKQZ4Z4OjpTnj0JEqTpm0Z8RDjfGHC7Lhp/gVhEXi4jOfraFmTLtMGukfVKh0Z3UmXBpKlCO
mDI91kTWAJLV7wlhYZ9UrZxmYsbC/KtsnE0IvGom0Jeccg2nR+9nN6lXA5CpSjBlRmMId9wQ82FD
ssE0P1UQtxVvYm725MqM77I09SThFDzFDfY7VsGYbnLnCPOukncmF7u9kGZgdE5sSdhwWv+9LATu
zTxyjA91RcTeMH4arMlO0AyNn3GXz/vnomN+A675d8WiLIxYwpA+UzpTzBJeG2E+JkX9AdEk0Otx
wgbgDyS6UvS0YghiKdUeVk8LDmzxr5duzH0y1M8wgjlNptSFr6didXJn7h3QxZUFRc3gIvKy29DT
kB+29++VARminwHICfwq4wlvtY28RSdjDt9eHT/OUJv7hbx6Pz4jfdmeK9/Z0e5vz9I1GFojUiU0
JWJjMF/xqOjru6HNj9ZVe28I5wrphCcJHQy4MX9O0mUFty0N88fJVeOLrZjTnFO1y5bAFDih1jLG
gIU+o++Y8cgJEo7pfUC91jEWbckw8/KSnjU3FuDGx5F/ceo6RjBaKmUjTgICpqH8czacB6GOj65w
SLW0V7UNpXIDkg+6hnlT9C9bicx9cj3DST4DYvFblXAklgEAjcFIAeSxtMKHnnvVL0vVwWyRpcoq
bc/NY4unKKJA+pJwn2vqSreokff3wXlJc2uvzXI3Ez5ApP7LU/LHfKh0OnlIwagHN9f5wYJbQixh
hPz1Okx5j5MrLWDHJXxS9sPLhc1uA4fvOJ2bbVEPMA2kFJZbZhqfD8VPQ5J4ijLDBfAJT4Eoj7ah
HabuKFyNlWVJoGuzLHK10BdHIzGMse+eSrqYXwZyLk2TADP/LmHh8FJT4pyWpvqQ/WvoiFgXwLEt
fce/1BF9ta5XCBX41Zma9d37KorQw5GYZhAeSH11/To+qa2OE/D1SNNvNPG1gEOk9YuDFrDW6bnr
+CkAMb6LxSg1RMiPDo764yheEzAdD7ZHM4VaRuwTzV/PTyYeyvy7egTAhqpIh92WoMeNR0Syt8te
dGymBNLeaMieT2yYFqnKrVH7XM3xM0Jzg30x1Ak0bTrZY1FbnJRqpQlLeaqyGucJt2nv5fj7WRmn
3Y+tZRJxURZt8jyAsvvcIVo+u+Ae7LIQIxKcGzzQ8d8ehlXhND/6lvaM+qy/2/7LxCs1YvrdJwcg
Wm+pffMH3u2Exd1MXEp3TdFNdxFiMsy+8A9NvV33BQws0bU6K71jV4MfZkf9cvho2DkLQgB9bdPX
7OL3x7ia8UnFj8n63GYtRCUyFB1nQ9do9bIeToOv8QGxd5xcJI3bnLyTg0QfpT7yNjJ01QaVOmoN
y+E1HXup6DpYAJpino0iFDM/y9T/ES6MGRov1gN7cXmT2Wdb0s60YPVzE4CM4KBR6N7MxzRLcNVQ
/Bw/37RXWFUusrqYgebxNWuRvybqsmfBAryfvJam+nTgr5Eqki0Isio+Ha5324MrM7d47qJj48UA
ysN07qitD7YkNyKW8oe331x9j4X1/S2NX9FHraS/+Rt15Sez9y0zT/yNcGDk4GQaxW2eGhpWQaz5
NoRpNCFfMFGOf7tBUo1wpskQooEfeiOrXhqaKEq0qOMgMRhWA36YvLjsJGfWkpbvmE/aHMAzA0RJ
6ulZyODyBPaxF1JkTQ5WBUq9dhcUtglz8Ze1DK1hEtt9xP9x9o+GKj7PXquqnyE4W8jMtVA/0QN8
WldBlv0Hh+WrMEjZY7G463G8McH/P5EKLyvrJqRmeEm+YK7V8eakAvEsEHWYhEkR6f3j9x/JQKDB
xkmP16u2q3DMxwFA673HRZBKU+K194ZjJn6fgCPXRGoC1XFH2Ho3m8XTacG7QL/H/DurQbYyjpYM
yjDT8ldGlYPSsWgDwNhCRsDJlSRfkcRbve4iRWyITtsZkJCaQrzMkfwfmiKUhhpsFxtJvyLHEUIH
dn+xgrosZ/OEigrP9cyuC+xc9BGHPSPGEe9XZL0ALGPVtDpbZgrHDkCNJT74uSQrLXer5G8g0GzQ
mG74btRTm+sZ9mQpIQB9XNoLPhr00XrFB4SsS412B18To50wWa/AfJ2qqdAxV8q7t+xZgdyYr7ys
1Son+/FQ35V2a58xXlRMpP03XkT0OK/FKi8m/HZpCh8QrXrmHzoN1xnb9BwzHCwrs3a3Tr7N+x8P
gO5uIBVst7ao8ZQ6soNnzjah2UWkpHDoyDokJsehv03DNme8QLxGpBxK6YzHz9jCTK75xuCzvzFf
Y4RXUB0Krj1CoBpXoBc4zzrgbZKC3ILEb5i7QKp6QpGBXpiAebsOfycYZjj7+H0OCgVPSD5JUPn/
mBf1H86NuslyghZR5856nz70IVixamageslGqjewJx0ZeaYEzRtaMvtw877yqtFHWh5Q/XH40XuI
ENTuKWKDct4gjPhMp6lVQ3JHRwCq911Wz1GVuyjKyy+U2eRBLVURWHQvBFdC0IPnxUZbLm+WjVPF
gZdKTM9YSI7R/c2UdYjGKe/Bp3vnoxVaDIwGRRuFEeO9UTyTO2MuiTPe/fmaEnOYYfV68vFvKtwm
vLBIxD5xbXvXW0JsACE2dbNQgVbHVeiNb9C+o0xzTX7BwOUu3d8PIo+TqdDDRvISOsb3WZq0pJT3
jvMG0GwKQz7OMPgq4Z2naImq3WH9BaXHq1f/O1S4oX8ORAUCBA5QQ1fTtTNbIYq7cHLbJThB3mvh
cL2sjijTaAVyLy/jAxS2v76REL5gJdWoPWxW+GEawDGpR/kNxykIW0Iu9//MwZUP6OJs+STGrUHw
6/bbL/yh134Y5425xZ1D25aKB5h1Gx6qkP9elL2TuLi1tkYUWh9p4S2Lm0wW6mrIX5XkhWk/T6gt
TxH+X1b5OzKeeiEofML6wACD8M26xbHtr8Jr4T57V1MueRlD7RtNlaua27KZ63nc1TWCewiiv2lJ
TD5pKcmews3BhpN1mNYrp0p+JMqEhtypPXSgZW7Z5PBTJ7k8xPo2ftKGbn6bUbUWoz6iruO0GLpr
7tabPQKEOOFgT7Nt+ej+UxgCvzn0E4D5kINhthZ3A8DjQYpaFm80OKpp2lUhwbMysY9u1/QXJdSC
9R42r1rFDejdobJglnTS7wcVsXYEMra16ZuCKKX7gVSR1bX4G/bPVPWKhQ+u2YuCHuDUqrv/a2nA
4kmXcA3wSz88KqWhpn5q0Cl33pu2E91b7bfANQJRNoEyjNMVGG0S8TIqinpo7w20W/2CTt6Iosav
ExuRYVKbhYNX4gKC/+Ww3LkdVpvUf12xHBip9TPFUF3P+KHOkxo1yiM5iCfZ/v0gUruzYfwTcnz5
hA7s1UBUk07Uqk8uG3XhcyDfFFMYCtiwZdINkUuNv54GVaDT1v5Dh7ICZ0q8KKGAyrNLgSjSdDph
cF1TE0zcHNfz/bMJxzDOip3GxFmjlwbHKfNdr4tb8PmcaZWtdDC1+N2cY1fICjkM00S8l3RbbAgI
YlbBZrvw3Y40Z+sKPjLVySHvdGnz8vKODB+6muedRg1YRbwgN4hBEKChh3ZwXmtSRsH6vyrhYq6y
6LsvAS588WM4uHx9AUOEaJUONP2dDPM7ZkkpxRdRgpVLt9hz0I0WIh/76AbEUJLV8lhuSPYYhzgn
OwYzDfKmNThXmCm1UPTha6l+RYMV0OS6SjSAuso4KFJZpXhmYMl22h3Nb96Vvvkbu9fllsa3SgFE
Iw0RvnbTLdYWi56UGJSyXf8PrsPJ4bKGukA8Ar+/MA9Gy3AdAlQOMGuvmvtgw4tjIIhfX89M/lEr
/KsrWPOBAkevqFNw0jKULwn+N8L0Dj+maCIBDYAtSAWbx69qX4AB9EJD5rjGLxtLSDRY9rupr+HJ
SMt45LcxbEq2RniaGTaYFhwDA91k98ZjVLkXH976Us2j5ftFXKl7xinu0aoGwmlVftbQfe0bw8Tf
1y2Roc7PKt/+Lz3/eg2m/lYmF6HY7bsPywhdO6nKeUQ7ZzkLKpNkm71DETipn02yYMnBsVMMIr/x
308lC8M898U9kznwjIqrVcK9PWT/+RPh/WRhwS+GmFq1RPDIGfGFDCodHTdr1n9lnzK8I34+bads
FU6jl6wmbVL7FcY7JqH92Tj19b1e+NLkg/eraT77morEf1i0zr4LDNQZ1523gQ7k6qRLRN7toS2w
P8vNwQoLG99jYOfMZwWrF2LAXQqbz1MvePoFVZ6uB2bNmeHaQ5PxrSUXpgFmOj5+6JwqovVGBEwi
COQspNEgOnAwW4rOVm1N6qyD0sVm4WZjp3SJ5+XCBQukTPlFjf1jhvVm5XRcwXwmJwFhYFxz9EPA
DQRWBhqBhypyv73oNDpQo629fsHTdnXDgcxgpO+OFgMQM0w+q28ZmYy3vMafxJiF7Oq3GG7hCWWB
+AVGJxmwoeC8daALI1jIHD2dI0YI/k2DYnTKwBCJ4Y6LAjy3bviGgYTYVQsLEAWF3iWRTgx+XhhT
j2khe4fy/sUZzldM5i0BZXUjHvH7lmnSu1duNzrTuWEzpgxPbW7CcBqqk6kpX6DLkC/upvV2No16
SDxKmbzVzqypCo+7/a+ClH3ZLJW6QRfpk+gnFYa2OlCCtHEFie8FcLiYY+oLCeFxsiV3W4VZmHzi
9uY6M+ZRUJJ/BCE80PT8P8Hhojdy+LnRFPryEzs2tBS2KkePJUqcoEWZ/2gezkDA3kNM1shmPw4V
ABHnBw67cIajk36+Y/wHT/fx7aCvOj3NYeeO5C5BoMFZwlkeVlJ35B6QsmbyskvAvFde5mTvwqZ0
JtOZjonz9av2t+BbxgDqIfnri2ylu8DfAcfit1aI8U0RhSO69vCAROZdiC75lIkX+9c4npKmQ1Qs
sE0fOQqpKXa0LdRFUiDEC4tTBcBCmjlYxkj2vpDgNvcicafqk/q7tXryCBC/mig8OOPkInAW4/6D
LlmTF7moVhECI9xUbdDim1AWWKc4g7l7Er+TcitsTn967V3lsxhCxkswDXRDINlToV0BFwuSETRZ
S+asy3XLTH+xeJaPXS9DPC10uR5jaUOa+LrpWY3vboT7hsscyhtt0q13oV55jUNlKTs9DSRdirOj
iPUj1mlIpoK3pwPebEr/dhI9Rqv0XlwcqJyyY64te8iFfu2OHMNZoAb4fkRMuRNcRBtLgdfvb48y
OFMGrm01SvixzeDTTo4tLr8rI9ECT0mybPregi1Y6Ha+h6UPh7E4ZXx+O6PPYpWDS9F3LORIaG2E
A5DWGpJuZrbAcT63Ugy7IzK4yoj+GkuQwLY40Bkgn13EWsPcwW7fWfeO/NnjupiMS9ggm+srL7Ej
2ihF+ZNX3jXJFA5bCrfZeigp9jH8HckaIjl0FhqxFh00uIYfrPI7EROwingYUDU47WIj/t7NNbcu
IbTA1GKJCh2cNwlFNXt4qjR4xLDfJc6TDRukS7iqq/PG0qrkAvZ0nB/TfmzD/17B5SlgLQk21Avq
caNXsONz5oIcPlqHsqp0Lfr33iQ496Kuhur3TyhtYplz/6cFBq+nhzP1lMkMhrFDlZVL7S1/V77R
IrcpsMz8lNC2Q+0PRbFPqJe/wCVm6qrYajeJw84Gpsswr4izxNMz+0kV1L6mNCsLU1+A6CUdP0rI
IIDoSpDmiRj3wxOt+z2m2v59RUhUtm19nw0yiMnxRQ979sEzXnY++eWpjta1wjxT5s+WPlQRKKMA
pCbZ9LcSvYegzvdGfN1z+3IgugVx0x+bHWQwM+OhB6Gd7nwbAYS8fNFh6uLfqmO2xm4WQUKVD+Sw
L2g5XzgvPqj5GOkQSQpCCLuwo5pIiJlDFLAzBUhYJPEtEvGAG17PzzGwVv0ppatf/X0P1hllMVR1
GaTPSqJJR5yFxZFHnTbbNPbI+o7ePoQcffXSmxNp87/qc8i87373sLeW60FUgVfSvN2W9hxp3+Un
z1ohmvY57vcI4hEFLztFeBZobrKrt44UqHAIGpZK5N8DE6xwq+pRbJGw3PUYY8CZAcqHQ/3qShTs
ywNEr9j/1F7IyfpRJJWyZhOI1M9LnwCBQ0qldmyTOfMEx5wk7F6cpy/AAc6OmJol/wt4R82OTaye
QR44IVXQd7FwoDDAE+hkbiWSJ9owyr2r+/wVozRqBtcOOz4XSviYHMD2GsGWtc++UhTcxaSuM4e1
vZI3wG4UVswhyQJwRJswVBIb7Lingmzb6GC3IMTp6g2xkrV5jXNBwcltYtIAMsHDcuA12cPZqi9N
4ksf8Tdk2nedBMd4RPsTkOB3aMiM8IZYPG2yNbSuQsbzd22w9VvoNTe+4ytenDFBrqiHITXBQW78
KYtb07c9sRFY+viscmGsCFiJ4xi8rXYrda0Zs2fL6E4So1Pv4FL2f2npAC4LR5ylge4QSRoduG7h
/vBWhBkx7MtetHUKeJ0KJ5IvYZoYnSFniRGG68uqEspPzG7uZ5mGbsDqZMQZYtNGs9AgKzT4TJRj
lwUdtV472t6Ef+jGuzbSDywuBNF20JyYX1nUTjvI5OyLco9pRBlw/iA4FW3+lfW5WiU02xYZbNPb
AlDpm6GuvWCHUVKjQKOxXvqVFWbUoX5bbTQd1FlepkIsu5c0ndA30jfx5A7MM5UeqN/P4Fzqu8h3
wFeZ9+uUDbYrNkcdGvS7lI75/NZ5uIsxDNWi1BDk9farnd8cJ7kMLiyNuXeDIy4M/3ML5+Nxgcal
JKQgusZYrpkrWco9vknxrjytnLzKx9WsAj+fz8MWNHvBjnkZqRLGpkEdD4PlmCkluh2MbO3dd+tl
2nFdO/qvyGYmjaizXxC0XxeSWVB2A2hgrUORTQAJlYcTmsSopgsmZCaymNrnSlFFZaMz1MYjXabi
luxntVI04imSF4kSDFvODkKc+3hrvPnpCUPKiV16EQR4hLy6YuoIce0T2P/P9I3RnEcPvRhzagOZ
sXR/UnnjBcMr87SzJonlUBT38QAI5O29LT3gDDHv8xcW0waigboZbDZYWdYZWt7DaSn3E/ErfIzy
7S6RhGxz64q4Rfoagn65oJM9+0QGNnalYxkJPjGWCCxtWtjauFjnyx5ca7CHGynD1BAsApW169ja
htSxn2EyrVPzJVajgiJGIebpYe9MVmaO4SpYZMUPAt7BinAqS0fN+aD1qLGqs/q+F8XMRXWehC4v
wa/RlzfZYsOcE6VP7fsrNM8xlMAgp31r1287f0LDCQ2IDVOxHnXHsrLzVCTrcTK+c8H0gwRrEagT
NnO8Q1cJXkwiXmJa0eRrDE0Gi0Cp4pc5u+xfsI25e01LzHD8rrtBMoN267vzY7CRz5UJdsrXRjBU
Kf4YjrAEAfRFyxhHRDVtGOxHKsv6Q0S5O7kuLu0xyJm1880Y5Q1HdTaBz0OM26VV0mPDZXLUs+/r
By/f+Pwhccm+GRAmALa/tMu321gm3G75Cji3xCuQjmJyojCWuX+eBto7DCc8wsk+jp7Sg6Txm+YT
9gBWMUMVmv7venIQRsyibOmHYrS0LVXUcBgIpEWxdH8KfzXPn+HZB+dGSGsitiEKhhOfrRPEg4VC
/Cz2qpu/0jWmSzANAkuSCa5agTidpZKHBdkTRmTbMQzhOrFu4c7pzDot3oJ/gszB57k3pzB5thFz
63/vT5ibuMX0rrmc670sBNtqet8bHXWVMMJ9eFeWz6EWzEinZIamiPIKQUQpYzADC6tKyO7KlbN8
XjUBIdJ1wlCK0/qB4gXNrS/1Ek6f7qFEt8aNG5kFiYKs0j1/yM+enGoe2TJmKuMfIkRIjhui2WQa
pS1maJzjQ7GTvAYxIfLWlLJqSUIXWqKPJHdS5+cy/ttyMt8887oOllzk7A0qsVbtON3hJXT4MREl
BUKe3sGtfBLyajJSolld6FxrToigKh4vNI03/Q3ATlyLS8+9tQjActcQxP2/0Tio4jUlrA3Q5BXM
usbDeC7ZuV/cHNyQWuIdgj5menyi9uoFekCUv9rNAx8zkRZTkXcVEGEdmzUsQ9KYmL2KJshbAh0W
Qud1l78hq1f2MEFyPbDuJ26esKhCrsP+0fXUOMxOEgSft2Sh432Pc89+J47n5UfJyFHN9p9Do/1e
TxLaB+H5F4GPal2Scg7u2zoogW/K/qJDHMqcfXXQEJ2GEreFkxd9B6EdeqpYR/D8kVdPtjlu1W5B
joYHfc4Z1wy6retqXF6JY3j3aZDKbvs6IB+tq0gTDnhaa0MQQWxi2teGxvzIzJ30E/CxTNW/EV3L
Jn1PUFRr3k8ickcLREZQ2nOvKkFbwjAhLqce5zhC6R1Wqvk4To4vwFSOa9DtDwMpCB++PFDsXLqB
7OzqqMgJBmwyS3Dpj6lr7XU8SzNRPuPTepPv7ABPhR/H6qohfsOxti/XqSgo76aNyghL1lLoYxtq
FGlCLz9dAdloZcIyEs/zBWo8TrG2N5uLkCoyh5YgnMa7QOGk2SHUV63Eht8KfMSIfjjbuutzwHN8
2qDg92BbqwVSoYYksXLTvIMEjqpiolinQ+L55oS1IVyUOlYSuw1WsEz1bXHHe6ULf9lnpafBclEo
95eu7Wzpgj6CiF0wD0YnrbkhpcYO3aUdNSpqUdZqwFh7Aj6zxvhYjlb06Gxt7EneQWZPZcO1658m
2VIN6tqYAt+jaDlMgiDHLhOXaEOczLAxnBm+wcjATSOF6org+oJiugx5c+qJ4uSUok4JXfE1yeyq
htSWyk8iGFOO5cv83MJUpE5wLitWI3uk8IJ5fvLmw9+Au2qIqzz0T+8j8i30N6eV3PGba9B4z+Ms
8j4LtzzRvRQO+VsuADhzEbKf/sjN7LPKkbLxNDY4+LFy5rEuCqmUhChl0PQEVCrjn8QNC10WKzHn
RhR2zGEFY2yEdg77cIhPL5A+Hy0+Qxhkhr+9zWbZNNWuTr/iHrAOFITEvqbJJOWG8lUQzfqAowOG
o2oFFD4mWNnBLQz0qebMJyOxrOlZn17rh5aXdcHzZ64NKxz3Vf+Vmu4AiN2GcVPQOdmlpZw9xGZ3
oS6bqh3PoJ7nOdWx+1+jFaMD23bKBqoHmR//30y7O0ARNdZ3wJdhbEUabC7yC3GBfIGCDWcYJkyP
af0R4PRZzOeNiOZHfFwSHfIxw5adklMga24+0o+SgPqVx2XhRZZlZ7f1FvGFuPuk3xdTc5o3FtKs
GP8YY4jassA2jUiwYxM/Xfagdziyr8YqO3lWe8Jmi5+rMzm/rFHPM976nQTCXHfcY+7znHmRdO7A
q0bYk4riXN4aafbYoJRMVfGRgQsKX2zJw8RWEv8USt+XaSnUN9kKaPgFVddiwd6XynMi6ynLp1Tx
H6ZGs4T7EwsM2oIJCEXqi8mOIposj9dwgYciT+ZBlLzA1rjSbhlAnyRcaJK0fvLfr/2QZSpn3Xah
9h1l5jLvM27yCAjWTcfuCeV6sZrAKmDgyYMsg69ejkYxgKisoXdL1UmiS8n7pVMkf6fiGbMjfLdU
wHB9fEEeodG2wM9UElijxEMg7d9amx/CZZ7CaaKvF7V0HA5KeWVAr5Zvr1o6Pwg7M/o6tZ+DLZFo
rOiuoWeki/JZ9Npp0r6GL9RN3IlAPZBC8LgcYzmODJn/sU8vgVGejk1ckxvcts9d6Z0YNJf7maMY
EPvdEZFroTjP5+9kjPrPNwGZuBzM+2Ki49s0Gxq3Ov3nJ1Jw0D0HAVK8j0nTOTxEL4SQd+ncctge
LE9tq6rDNy939xyyLC/DkYchmJS3i63BAla8MWSAk4BSVO1PR3zprZKJ5pNhsHxDPUus/axjt5Wp
tAmlVQZrwTF9r6xz+A/nW2hoEWosQ8qlGbUlTxDZIQIrzq6e2XEZJf/5g1Gr7L2/tg7pOoxaPjKF
H7yoU6g4dGSg7QzIuZrBPH5P7SMTSX3v5e69vYZhAf4k4rMyg7bj4zFM/Q1/jswuNX1d0htNl9cl
aRnsS27x01KIXVPFMICmHSKQABC0XfeZuA1F20q8eQ7rp0Mzi9iOzfT9CMllrfybnZma116shcRS
Bg1qiUTHMkwYBYA7j6qT7a0+XevFQWAjnYoRk76BviCl0qoNc8jDBOBRoSVkTTQlrgI9VoDeY8Yn
ARicQkctJ0pBwIeHzEi4xqCr9FTYWuiSOqRl2fsACAuybd79qIIsiBMC9W9yVxxtwiHoKOC+OWMI
OEtStmgieHHuBmX5U7huW1x5icOOaYLOOr7olZaDsxjyAYdAiDmtJ2Kd9N1akDBq/nEonJU4gGwE
v6nPhpwE5YVKHGuGExL8JSVzkpnEyB+RPvTjdtiHWFYXyXkE+G8mHy2EJI3hCvWF5rziFj2dVqpB
aLFL9U1fIneEzMXVucmL+CdACMgOVd3jzFI0Dcg+YVYgGBIxplgn0DnFa135YH+NL39MwhHTRoxC
fIzWuW8Pf3mshS3m4xiJKmaR4dNXQOezXXeXrIDhtnsyvJLOhmM5l59+IxajIHVwwkawszNRyIIB
Gum+cJyB+JgJQ00kLoITi6NcI/GiMGUnZqc3xRIbEGtQSoMrQ4reCfvckNLH4pqUVWtOObyWirqg
MXRH1EK5dyjpQF6kTbi/bKtJoCR3ePPwA+CeSWiYg5Hoikutd8tTwDYMQMJ9JbawWu5/SES7z+wV
VRSo2j4R4U/jb1/XRS2hI5iYm/sHi9Q1T664T1H+0kt1V2IWn7YFkzDS7twrM356x7YiNULzjoev
pKPkW6Yz6Ob1bNfCfi4A7B/szVitl4tcetkF6odnj7fvsttHS90fYT/2cEPgCO5gk2oJhxrFmP38
uEeDYaLzwHS1+CcvjDiOhrKWqkeN7fPfCnMaZ2246KRp8tZnWlbTUkUIh1KXkT56Zpq14HrOZhZB
pYMPjpPw3q78b8PKCSfa6qQV7sUFrDepcTfWq0mE2TxD6RMzyOixHbtdAAAFD1bQiyOdxO3zpmfV
AmmO2anFG2mQGAcURJslVj5n48IbY55xlsTgdWwQD529KHrEQbnQ377A/Kwwiz0n2oT2Nr2ohMPH
DB0d+4KibtvQbU5WpbqZ6TBxPdmrdMOvCrsfngfSZ3Vy4MxJHMpxQJ/IL8ozFzFyeqlKSeRPmEPM
rQySM+hlEF74rwCK+bfGTcpKZ2a0hpvDPkvvZP0EXo8b7ucYnsk1BGF5Q1J7MJm+l9cg+xcn/3cY
OHxIw+Z8LMHcHvQMGLNQz5/T0xux/rc+1YUODt9rotYAL1Zr0rEJ3fVrbLppO2VJEt1i94qcK7HY
tx4A3Qz+I6D2TYUvfZkhgimQYAMSuVscQvoqHkdJxBXQddXomD6KU+djHsxutDUI+DaSfXtgHIhg
hr5TsNkAUJYxP/B4mfhr/EauQiP3C8AIqbaC/xR5PX5DR6kzgWujwgVnU/wcnwL1DCn9o1sQsEta
WBgxuD3m1ge2JOjuaqeAjR20zYkyAHm9IazqfkfyI8gfDUCIZyWwu+2BzzY3wzA6jV3Dg47pyxy2
J2aVLXd7g5KK894smXXfrBZuhdMEvRRCEyKlRT8ABzjS+i8yQZR3ulCyZXig0Mzf9un2d47ndWa0
lNcj5WF6p/jaxPwovYgmi66sccmzYKbVhzbOIjCzH16YNJ7acpxpKeT3dd9pX1fjtmcn92W0tiae
0b3zYOXbBxxPpFkLVggIUByjlpK3uD4aniqbC4BiR3j7DvWjE+bVCINS6EeTjQDBOcd9OpFTkNtx
QlOcNSh7rCjhoqksY7OSfgvOeOip1NNUU0H8l9f3rlwTECYoudS3qsBaiVUJ4SJI3xByIRbIOLXS
H3AT77nFg6ltzicSE0xoNEaNT86u0B67qI9qPBqSIlnVpvfXbaGHaB6vtgr0DSOq7YN1Hbhke2HU
+g8l3+/pAZDMUSvCernWK1mwLT6wLHZ93/U59rxpJAXyHWioHAepWme1pzZNcFqM5x2kEszhutp8
aHBE3DrV66D0Mn4pCyr3kknSCG07f+ITPt+eRHz9l1eGVLXREVntQtRW9uYWH0wV7qsmI/wSkoDY
jnP7Jms4mCiZ/mqQYVlE0oouZ952IlZKUYdCjbyVZTTe9WQSy+bugmG6Conb0D92iDOOx4uGytIo
kDZvm8bbhNz5FUtQvA/kO81C3OMEDH1r+gNbEjnj//Ju9AkuCZZ9S5R5ni0p9gxgRF1zKQnHRxGx
G/wKDc6CQqfre24fj+t3Tv0QupEnSGm3E0B2k8Q3db3lbcpZJT6wd8zLjsmYLTSluPfRvmr9xpTu
hUkMPfcfstkmAeFCXR8AFe8GtCXuJrvlxUjb+sQ5J93AnIQNeILooINTM9bFIJ8qODJD4gUdw+MA
6jCMSv/nBo2knZR9SrrklRhipdedYgsbyRHFNWbDf62f43FgXfDVc3AvLbbokmuUzpWA8p6PM3UP
HAM0jA3CVdyPNSuj6Sox9D8tyVAEJlwUm2dkneoHWO374KBQmQiYgIyvylUt1TCt8/bHwpYbWXJ6
U2ffIJXi5jTEjO2Mv70MghsL3+EEyMKm5y8lXDYVJeNYohO4P0stw0N6SSu4N1Htv9pjI4d0grtI
gGFS0opKL8b6IaLKC1h/+Bill7BlXDAjGWNRyVQ0qGLp0REdyGxuOJ65NXRfDIwFebqEo/sXBRxD
eX6ZDlhCvMliSlQmLIhcV0HP/Y2CxOEpO2VlFBioQTgx/+nUvJBRUY0EfSm7Pb+tsJ+gcqkIpcQE
dBgnasCoBshGQ7IDRiZlFb1MIUWu+/eHnqUEmdBGLKY1xGE4Aij0Qnh1r6C7mbaolswId+KnDOTT
mOOjyrn3Bi0h6A2jS29eXAduRDwusvqcmm0h2P78CYr4K+hO2UB4AhopoxBn3d/nWjLcAt6ihxv6
KHpb2xCE7qXosJ8S+mzKtmH6PEfgspbCODmK8ZCn3n+gNzORKnVTfMCCjQMTWvPyITnCF4svjMgE
OwFM0YcC9oapWCxYUQGzcR7CUv9z9haLI+SgaJ+Rh1DHAA36tBf4Vk6+eAZDvWv0yERK0zxpK9Ca
yi4lv2o9/plB570qyeuLVJhCpQtvN8sRiXxdzqWWaks9kSHpAaprn9p64u5RuAk11U5Pz27mMSOu
ihh7TF5Q46ixtqFhw7/i5e89WflxFPhC4KSZvF6XD46F+epVZM7WZYLsIeeSnVAlsJT41OP1aVd2
7EJTnLB2mf+FrMQ3VpyozwrgWQ2c4epMSz34/NovjYJOPi99QegaW0xvI9fKd/Y+rdokxo/9G4Uc
mL0LWd4qR1zmRKvemYD0t9JMXwjtVcPOoJBlFRrpqPn1ZjmrOUEDeTQ+QLk/HWpn5d7Jwl/+D6CO
vyu+FDBrzGNI/oYTxkdW8rrEU6nqdMlnbnf+yGjcT/Xe8YMbzG5y6L1xPryDRivyqWDK7TxVoT70
bNbN0oixC6xc1Bztdklln2UTVs7RPXnzyxPJXQ86h0Hw1HYjhbdUzWiHyBikQpGaZ4fb0P/JS0gY
5Q2bhWmuNi3KDYmInuIFS2Jecuo5df6kBP+bqr1IDPje5LbiUNBGg3Xfl63wobKJs5D85WJ64EqI
qFgaUP9FO95ggSQMc9KEZEc2XfuCE9Dc15hlbF1WPcruSqXldPYLw+0NizgnpUg+P/5+jVTrKtjj
PvxgXIb5caBa5Q8MdU0DkNnC9HoYsfa4z83Z6Kz2u+mkC05ARLGMNt6yiASuIgmTvw6bbHqAbeLA
QlP1kNUuoU87XLvFpoAqzbxSGOr58nhwTfSVlPm7ti9rww8MAfZDTIE7v+xLDPxBZSAr2kXCd/LQ
2XXZSWZfT2RhujCsX2QYXUZwccfUbJjU3L5a7pNBIM9rmSphIoZ+wI38gpcvuHQ4gCPM5EBpC2EE
80UB3ZPqfXLBiXpZqev0ASKapYayU+VzAIJNsCGZaRJcIA3KbkUGYJGo5RjlP496wsZhKJCC2hyZ
6617Kz2V2l6CEPqLHjDB8ciT5dXDwBO3wLaGA0/4n3tw/8/cSDZfusTY3h6RUoToq56E5Te8QIj1
LQUYfVI6ru/8j1GxSiNAkjyzn2Z+2XI/ki0bhqFHtfU/OvpJjCkvNpFg0ZGc8lI6W0ouWMVbN0C3
a/PdAQDlil5Ngses3NwStmJsp511zv8ypZnKn8Wund6KkvZGlr4zbtXGhYZMQ9YOoLigMb1iQQjA
sIfhKZw9XUuljki/5PKNtjfqQEGbHLGjebvWsqIOPQ0yOynM/nsxVFg1VZEo4xogtlqJW6nqnxXd
3bl70dxatVE1lmF3luRLOWTR8fgz4peRJTN/VO1JaZQJBLL9dh2sRguw82VIY65Cg0IcCDNru07/
VzuDEG0FZvoc+L1LI7UPGc+eeSo6XKDV4NvAn/moxpXdMNHO3LrDUjC62xbU6uRYbwDGDSHoZKQT
zMe/jIWiTyVMWX7oUcIa9Ycl9PsAmFk/wli/MKD6anW2l3qZ9KFCP5UwyLdzHDbayuYT7SGoGmaT
8nsIG8svpxh3lq/+VlgNPpAiCse0C0Wh2FKeTVAxneEd+7GDZ+TYyX0xf439yXmosPxAZVERzbpj
CotuD1UyhWtRBHz4fPpm6VbWMTFVDWFfTpaTIDNhh+ga2oQd7ZWlsrOI21KCM6PyP7DqlqF8TbHb
AXkT3ZaBkRNNUCt5PQIanb+14S7PR5Cw6z9s/ibXbJabVfgzPrTRfItEZrMlQz511XZN8hhch+4Y
yZuj4rtVfNYPYsmN8UG8XiyhD9FnjX+icK8SCjZ/zMTZJynxobj0xyCVH+W94Sv705/4gxuMnRKp
wkWWBF5Qn5MhFLdjdrHPicm9R0xBaLhZroA7jZW+Z/tRSOYjLsh9T2YI+P6mRybIED2ZSTNcZn+m
HdM5FqfhDa3EvXOnWANFPjsXp2lTX72eX409fK9RrrK8APNA7kk+RZ/Gp7H4TR1+gtLxLjij3jC2
4rtf6el+rQQFV1rbOOmNe1R9g7Nn8BeGi+ZaBAn6AT6Jk6rUuEoH/vnKnWSuAqMeFw87+RosdHz8
1FAve4vAR09bq1bHR5PkjPccyZbFkoimKkGUnnovUK9IL7ntY5Mzt+axnKgUI1o5pFtXoEunHXKj
HmXmzzN/SbB0jYDMWk0LQxlI9pMLPLzDwuVO69aVqqgcBM5HIMtax/dshEIvNVSJJ0QqrBteEYek
W66xVHxKFLbbD9KysH798ITBGxbZx486ZUAFawjSROYkguAMGSe0rg5T3N5roFLFR/Ff14Lh33GP
qfCW2tH3uAOH/p41ZrgZ7fBB7UnXwgY3waOgOfuOve/bc67VJ2R9ti/PZOPTY5gE87POi+cLUHFa
ViftnIMDQH+AL3Gg4ZRix67OtHEx6S4ZAS/UWkEjFY4k6OE3HLVNvYwZ+/xqJ1NLescq3nLxASNd
KJUgOtcHSlMaqHL7edhQMqthryfFe8l4oUobIm4HqONOQeYQibJRUGrBjI1jle4jXTZc7Rhf7Ccg
CzJOO/Pj416p4IBbvcxACJpP4uInlh6alqyQAfRolVenfWYiq9acrEwmHFfx10/0fYVxmdRC9uYL
gF4oMgORJ2AKubIaBwYRaf8+7yg4rSUPpliX/aPt/sNnEUrlrMbyGC9unp/VhrC1V+tQO1RWbDyv
RqdLOGaRXXg0T94avBRseCm12+ZN2Z4aH8/uEIPgFt+4SQlDyYP2OY/DSNDqGi3lUC0FPkjKyLLq
voYLgX4fmHZtiGVnfm9ERGG6nf0EMi0uE37GIyydXLHvFtBZWmhNo3pniNoy/diIBg5zt/8ErOos
wIvErPo/55RD2BRrW8Bxtlx34Eo33LuaTpQ0r5rWJiCkhSk3xkQYUkmQHutlpKbLtSD74Y2bkuQJ
helFe+J+RxpSuL4jzx6eoUPEhEUSn3+uannm5JabOhWcYHy00CWxDzne/al+fxVAOei6/ZoC+pQZ
4z0rZK2yO+AYfUkaroYckMByFaGEJeChWrYi/NmIPFPVjK6nvLF3GYMRjOQ8lQ7rJoGIUtvRUQoq
MdTfpyHNSVeMAgYG0UCLn1E1rjezwOnk7c/d0HRnzFH8n0U70Zm/UpDoZM3KnwQQ74rS/Gb6Hgrc
QDTqhGjhvzGa415ihqe2UBkZq3Xoe+NAST6ciqp0CeaKMvyn9bzuHhNV0PjaxGqzuDxBRPs1S/Ln
ASd6ZN4UiXtp0CtYxOZNM1BgG7NYNf2CVMr9hi3Tu24rJTNFwB4aljM7qmlipU/pb1psSAZM5vzm
opk8lyqjdhODm16J3TS0QBkyItSEd3HtBY707NMuqL3D8JxYhN4XqBRGZSZWQQwoJ/fwHUlM4RFG
1AcTx1848fUiBdkkOJUDAZ0SEW0qGTc9kbsMh3JYIa0dmENAgHpTItEgSd4+xuXOjyCIhU832p16
WFxf6/zmh5+zYv9UsDcn8pRhtOhx5i3gFHuzAvteOs0VVwyd92dTGS74ibF07prceAddInDwo2c/
mP4cwL/bcP1HPjslUhjcAZ5VomESTsMrFsf8IvTHHWjfLeBEmLUvCoenLi1FNumFAmXRopMB46Zh
bR1wolZxIN4OHpvEeJX5Sb45FEY2EqNO9HA/R7BcglUo3wslBJ0eANyjqQD6yklpgZotm4+8F/sW
+wrIfwdZJ/sLk61jmT/ZEG59Cg4dOypLxAbd9/AJOGMczSFLXdQh0VcA+5TSDaaD+G1PpiN9pQQr
O0fdVwTypJfnm/j6662D8+JZSUqEOFS3HuUVaVPfgjVWbI4emzxdQ7k3QL5ZKLla9wZOKZatYB3i
L8ZHsIgwLzzK2ILL+QHiXLg3eYTnN3H2r20nXcq1/QY9xVgEScgOX93Jz6nzdcVb2ES3PoJJKMQe
TbjponBhsKFE8i2DVRz/OcOg7/iSJBDSS4I9tEJjQJpO69F80vd/6OQTUYdbh7X16ZPsaiQuOUwO
lsk7qoXovxKvEf7RnTKQPXm1CQWVz9R4nHl9rof2WbbbYTyMZrLhKu5uId+vbZBMVJBb/Fv4PXu3
naYbYPdtYttVxbMPykUEt5Jxr733zNfsKOriD2pMdhLMg50gN+DVRgDUGWkq/wp1Rp9yvqlHWo1f
UB7yKIY2HT/99Yoz93akBeSm9Bw3DuA3wnZC7kfD2GdK4Hdn/jr7FcsSQ9iG6psAErWsTx1cSsl4
yoxwI0GkiB5F7cCrMvOT8qTF4PclK7t77R85BXByP9rVEmAJtIuTsHKCHKcaCFxY7uBDkqq1Pk8Y
NvRbHMTaSoLeRIlrn2mri+Tt8Ax+DuUu2EHhF+KMYmQ9/Z1hW4bMYO4cNlMrhuY56ihDobydBYgv
4E5Nf3tuWaiJwA0l6XUCpb9dd98JoN7CYZ+UHWnTCzHZAXiQMJtLYkTvcd++MSZIhXcxc1HMmYwQ
XtdsFPoFl0n1nwsMysvbEFSl2wIfuGVz3b8zELhEp7kg0gg8dDhVe5kyIre9LRgWeB/t5+GgBl33
t7WRnWb1373N847o0MWx5QvkDH825C/H9hXFS/Zsutqv+j2OV/vLHssJL6URP0LNZ2TONU4RnIB1
fwzQtG7uJTrG12v3jgE1HQ9qGnps8KNQTqUla3ekI2wMjlzNycZWrYO/72i9VjJZ6Kq8pU1VoMlM
ozDLfDg1IMyAnWjp3p7ZO3LPkEXObVoVscNMJcF2/fr+k7AuK2ZyQOOm1JfMsBsGeksiWIwmeMGU
R0M3I9z2z4DwFkluwYVEBXfEAHl5HXvXp1Qtuu1aZj6jKmiXt4nXYNcbyg7cT5tZehVw7LN1QDKg
vIR3qa6uG76VaAlNJsEIPv1Rdi42TmBZQ1Fp+89uyaJYn9WcTigyCEOMUPwqkgaZDM1qj9bSE6Ri
YYNL7rs6xLUVwaDkYJwXIsA3KwD33+OngzBeu+FEFdCrbN+yH1NvltB20NxMRFqFuHpC8oNv59GG
QrkhCRg+ztZjLmoE2iKS7YWIxOIM1fjowfLxGKjL0Q9owGR2g7iRNvYP16N78XBpaVf0Co3c0aXd
sVcKAwRVJTzVHJYx4d+gB6PzxljdJ1Dhofd+/SY2hKmkpzDvdkR/OtPVUj7i4vOkRDIJvNmyvA5p
CT9PxzoZysv9FT4YSEQx4XhO8hUKmHQXFWbO1mOmX5LoC74Q78eomjTAIb9qIS+P/B9gMlrOV/Pz
YMMfbG4TOm8Zc0rGp/RKNGlc/9yfXXTts21OHR1CjSIhjy1utj2czcR7aXvggz5KkMBIi5jinAg3
OBGf7PkOHODmd+2oi7p5/CYkRqWmZgLyydKCQJAXvpOu7/8MOT6PyQqC+mkkYGA6j3R7L5pXpEkm
NU5Bx1Nj7UgzcZBiodMjRuoxcVhgy7Ibk/bhtd73SMXwZgQtWpEKzT3SlIyhQflmPifGMjGTRwg/
Z24JTOap+gT7KbeSEj8fuBHWK1FKMqC7lQIsV/5+NRPpuYbgLomBHKSiKeD9AjHDz+cR2BFjwnUv
xs+AbRO6gBC3Mx0Hc/PM+9cs5ZOonfId61HJaf5H7sGt0+oecXZp4dckDG0oIAdy0JNJ+56/GU+n
8uqIX1d67gO8RR1wh/Ewn8UXBajuFuedOCecG7pb/vskV49Rz4iV0ouNmS+kvZPsdot3qAtL4G/4
Ia+sZjx87q49KQ3BjLZn+xyQ+LtM1qMVVzW+5RtGP3svJdwkWsQgPVWP6DZFpW/revCPoFykzr3z
wyJWBQ8qAeybbwCRdpJOrFDHdAo2ippHzyaWT9HW6INVpIeZ0XKbUxujYQBU9AtKVCBhGlqSMufg
GVZjMnEBrmbBfgaJBuUvWasuLcb9W2bJ8bxe3pJYsRVHJhWmc0oFZoAi6Sw2AD6jl3tMYgd1tzcE
jW6W1pN4vzyQGMuZkOYbnrz80EiPJe9Q1vkib4M+iR24V6ArEPOSJ+mC3zHDGQGIskZD/hzwnPGO
6Bxwyjbx2yhm6DoSScrScI6Zx15txasZq6e/R2DtGO5Izr3erqaRBaKbebVJlEJI+AeF5ghiJQ58
K0G9b699v3lbfjE9z+VcUx3NjX7henpb9hKUH68ipTrUXnbutVIwVQ/eQ4jVOmzbLmsMD3ahLZTn
8SMmHKBqJt5MtZyGCs8PHmZ/MxU8bDz/t2IFLRXAqzV1Soc9t0PalJvfW4cdIcRVZ0u5lrdeAb/O
lWYs7XyGjbdmVWKltYCFUlk3aLPIxHWngn5jUNCMc2IOnNhfd1h/J05FuL7QEk9Ndf8rQ/3MDXpo
i9LUCWsCMev7NuGs2qpegMsuBY2y0VqoQdi7Y2sd9pCs7LnTkWuVPv5ORexbgS1TRCrtgozxLPWb
BLKJMrDfmrfrXWYTxlamnJOh+L3v1NyVx5t/Qx/09tFNIGl5Vtiqn7SWT2HCMst91EYJ+w1YOgSi
mWInyzZ9ZL8F0eiH5SFtSGOhFhJJYJ7zrWgfnxZQXtaEiG4tbLsPaGWJYmyut1TwdknWnwUqv61l
SlHjvyBFEcYGdE1zyGKzn7uLV0nJdeYU+TP6USGM3pPlSwFFCnP/+f5Yfwfy996tClyXpqcJhb58
2nhqjrqrLXjMZYcCspsqRwitY0vKxv7rrhnilb2EiPTu19BsA7irOXS0va18+F0jkXLzt76IX2iO
nxM3SG529152SzwQfG6YWvY7O6JqGYkZqqi6Y6rr1xbWnzz369oAXXJMScZ41dCxYnMwxUQk7B8u
RaAq58iBSdgF1sXwS2r1A2m2nIU1tWyX4DpiSljWu007ChRM9KAgu9qILNT3e5FPLfyt6Jm40PHF
OpUpCmgnhwQdsEJj9Dpf2Tk5y0TKBFDC4yXyJpNlep7UuikSDjEko19/zJ1ZTciDE6IeAXfJsEve
WAUcTUnnK88x069SlRc+PtGoffedW9DtRG37FmQaDu1w6aWFjlKWSov7n3Qx25We22VsyzDQLOoC
pUp6mL+0PEfZljBvheoQ7DHe3JoISdnJJakbtMlZV5D6nHr8dT5E3fNZOFa1vayuPHiEU1sCD6dQ
K14kBYICRk/1psHb1oHLjhbQTlPhZcUa5zgsqbpqfNtefwj3WwS8LG3/m3K/CeRWzc8nOqDTEppR
Bx7jmgqBQwG4DgBCxRJhTUX2vInuDzjm9NDXdX2zGllfs+McTUX4o/dBMqlAbcG2EYpyFiIdGyUF
Bvtg2ce9l/CsYPeROPmkxjtJx/t1bo+TJgb6lWx2SEdoNhm0BZUpB6Ez2k5fK09N9IAlJc6Iu41M
8NRuIpVCMYM9UNX04UmOqSbVmGB540yVoZfBx1XYJ2FFq9QA6V2nuYCMA1pGgeyB2wzkP0LXM4zG
KTsRFa21a32sxG6bSiZosyll4iQmYfOujTPXkEYDuk9en+SmuUiiBat4rbYKXubeUG/iRCM3Z+j3
FIqYtVCh4K6a52mcQvEKbcDdr2J1kzTSFIDkkq8l8QvkJqLTyj/jtKZwfL2Ye2J3wctMu1D1bPON
6u26Qgb+CAwi+8lGbiznMQbQTDllQHft1j+fOUcfZTILXogyXy48ebwixLe8dhwljrgaII6AGScY
fgy9lz6xqKInAv3QOKAojL1gR6WxEYWyeCcuhVqi2y3RlaSzczGRVfPfFB1zbckUWRWaMvd2KpIx
Qzuz8FOj1Zoa3sCtqRjAcv+RXXv+/rOjyZ8IB+N+Vs//ZCHg1nrXnd4/xZ1PCEzZJIvXQ3AsUJ/o
ch9+XNxhHLPY8ag7UNRCIhhD3TJauxwYlGUM90vTxu+lQI93R53DsxipixckBaN5YCqgGnAvGygN
Zudgrt4Aa/vPztRsAEgIHxg3YFxSR2PHDJ0k+t9cti2KCbB7Y1ar+TjFqAsOUkGg5nxmdRwaNtqL
IndshdCg4BbmM8QdVYaiAka6yhG4UHJDwwN8GtHj3Cxpux26r4QZLVc7JqpPOqs+yHwofMC0/YqS
JH4oo9xaO1oG9NlCublEqNYNumosiYCeDqcBdQ/+QtqZ15OqEX8MXfV+jBNKqx44bZyqwRo8YSSB
SC0JwvZLMAM6eWgzLx7d67ghzO/+HxQoConlRxCNwAWIEtopp2WUGK5Zd/KEwbnZVbE3OLXljYuo
uVXHOgpIj0hp/Zrbextr6bRaS377O8UM6mKmHYAvUFq1r+t4z4FkRSyqAUTuRE3W2vsABfe1cPMT
iU8JLHgWf4Gv2JSQvStjW5u2fTZgb1UIGC1U+FTdrDxnKTjdQXjvBajEBJs6qivU5RWvSgiDLSbO
and/xEqSBOzX5R4BJKpbxLUkQgAL49weEA7uo0LLFIuJVFlm9X+nsw4ug6SUWNX/H3Ciym8ci8bJ
jc1Vbpg8Hsw4XSDvoVTxdATzHcRkkj9iSO+5WHRd1WY3Un+7ewmOtwDk/jqR4XNG0VpuB+lANVv6
x6VaTXxH3Dc7zJtLrFPYPP6YqNQCnwRYF+g620G+/cHhoPeiUEubkE6NbL8fcs4u7aIgN1nevehJ
sG0NUtxGh4+PwO3ztVx6vgh6+9xtj4kXWb5SLinEdCASLYNUDxMGqTGlTaC/00EsF2uoZyMTZn1L
hqhQbhvSJw6Zp1W/NtaJXcFnEWC7RuancsGMmeQ3vHJSGu/i7LIvdbagGFpPVpvOQDy2K023yXc4
ceWIqsIqJjs7zoP6r8qE/YB638fDKOWX/lkPHW5XGkjEmKhnawnmvJPnEghZvCsy3bB2/rDGhuiZ
/4OzrntlRLBRQU1S1tAzDDcz0xgnpSHqBC8ZuleOkI5m4X4l1Q+Vmo7hjGUXPLXsvmekpBAZlZ/J
jxTN9biTyufv2CaDqverwNA/kcXyKz7n4eswDzmD998/g1otItf3hArngVYmUnSVu0nWWSPHjzZ6
s6XZGfQVLQrjkshhjRMbEGRj5DtmjaG+RcMetDATIuqjrme1e4IYVRBYyAOT3Q2HeQBeHVf/j3Ru
rX92QNNSvcAStgEJa6Z85o+jxPI5O5E0XFvoieHZbMkB0dMk24ce0tpHuBhRt+yH+9b0JACSgnTE
4eBSp/XlXphYE8NOb8hmQaKOYevHrK5hUmkuVSmWpYC0S+4W2/4Kh5GO95EgXuaCoGRAR12Cmnin
ICBDPoxQayd6YAPgeXhk0aUY0WTX88qr0yoGqmjCO1oUt1e/o9mChkHcNdjdhq0DGy9mxdCCsmaX
pJfLOIyjh/V9LhuSuzM7440nywCzLgWXH7AXXqrq75KywRoTVUwjih7qsvOirKzWO26dxewTFt3T
pA4KWhGnyENi+LAlfXqrAoQBzIoZnsNNveKU8489zfLIb21fiNLJc3IBgZGdhC2RqDFrzolXkhi4
yDaVhYKpwrOMOD9BIK7/mDG1xNkkf2UhBIskZfdDrhmaySD7DCE8c+jptA/LxcYCJnrHhfrIccCm
nSnY2Ub1SrOMWrTsAcv/w4K29+Ii5t0fuxRTuyVkveWmUR1EuGSgDLzcXzT8WcB27LOFT8dY8GK6
pWlWdRpI3OeCenqko8oFkLsrdyUz/UrXQGk+64qXn07SEo5nOxLRql3tAFfSfSuAX84jrWSz8537
Xg621mrhm4OfW7g8fQAOg3mJDt+3wu27TlNd0ir3DsbHfrOi2nuTbo6Sn2teZMdYf6HOjoSC04CR
YseoybqzBsbtpuQAAa6RmS8sF2C4TR91CBVkGA/kAj4pa6BnLKQKc/PZ9V34Vf3F0Rmic4ZIbsfD
Otsq8iYg/HRevBl5jqC1wodkIimYhZQ8IiNWQsKIZoUOLPi1VfzMO+o7GdWNnkIFc076sN0yRuf+
1TgDrXLa1dK9hsUIMr1BNUec0jDSrtx5r0tuI7CnLRRODp4oKytCzbj6u3vvpTJvOg2bvvALSdH1
RRoBMLnGAyJMypc6toWE2dvT4Mg9MkcNi7LG6N5VB5OG1CYtSHKGLyW8wzI/9IAV6+8Q2Ow6zgU3
mVHmx5e+TlfwiDEyj/0cyut72yaAMZWykrTL90mIDRdoMaXyG5b0ZmzVJJAsZt9SWG9k4CvqS5Tx
zEFpqx40NSDajcgYFBpofrG8UwXJw8rSdLWdTtLgoZPAqGVlYXAaX70mu6+Fke3Yo6ecy7ACEV9k
8N9NklzPGNNyCZLmQfoGs1doIVqRsCiHyIC3o7CQecSgeLIX+STsYFL3QpMNxJAKyOQ4GLT0FsD8
6tFtZXuXDPCpySi8hrLAfQ5n2HKWuhY9JYTDDBSg1XGOqIUCL+Af0iq+Mt00H1IeJs+mJHEc7Dky
iGOIjdkvXPge3Xk2VZCQB03wPWb+Vwi+aBevU/xrjSz7MXV3efXIXKjV5IxIp9gsrZmNyavMTiCK
dLnf5Kne8KUSG3N5YaQ1pVsCX6Zmk2KPiH4c1hVouXzwMpojrHyK9MVZBz0OetNP3mVlQyrqkUrh
DQg9FYwkhFOXOc3UgJsr/qsqpWy4ELrs/ibCpFXqvbtLUa82vgaJgWqOoS65JxviG0rHJSo7Wrlj
hSqAx42WNxxIp7s+2a99hSQ5ihFrvEhA9FL0xBUnag+98A4wktJffRRl8TtOt5MXydOY6phdmLyv
NuFRSWeSzKICWw5UJ1saVPZYoweHZCVSXSKtvGdrKbTs9gXXegQ3n8E5QMVZ+uKgn6qosoXmU4J1
d3+gUpbxwFEezN3ujVi21sDQm+P9gmwxSRDxQnOvxG+znQMjZt6JzfcedsNcP2W7cLDCSNOLxPyJ
Sb+NTgDr04+BBNewGsCCYEqYQi+rNATtD46IOSSZue8c6JekqQdzJWUnxuoCGsS9RN25refBFIMi
e8U5FIUNWHRtlpH/EfYZM/GLOzVBRT9qXsm6Re3OPmxauoRdqLQtkpPiV4XpF9i4AOCsdx6v6oy2
P7qA1izqu1zpvGPVQFTsaiwY1r+06dovGOtXtTBHv5kZS/1TbOySfGT1ADCzwF5nzXAgAA4wIaIr
fxubglKUNjBLfiqfnZ51sct5PZhXw42Y2HVMMArTGAbSIxk9ztcK8965o/RRu+1XFE/AcPx1CqvS
iKudywaIowkrYvtgEuxT+my80ZO+glotoBq5dFozhIC4tiHEVcl6NJP8WGoeEPs1L2wG1Qp+/pd7
0/ufdJ3kbi7McgKSAGaI9YN2kvQI8IAc+okLbtHSmXuEv9xidO2mgsVLfqy5MvRq8/DsT1Wz/T5G
v0TDeC/EuEplgCh8NsTPi+J8aBkou+aOm7aAl/e0Ehwg7fA6zqJNyMQcdcWKTHRClhcjXuIHFyen
pJf31kE2IFg9yrqhwYA36qJMp8DAyMZQsF1oJ307TSz8MucKGGAaduvktSqM839Ib1vRWytKCW+y
J5qOZ5oHqUFm24lb9ZCGiaGGZxXcUZAWsM6I8Xgwosh355vTTEoUTBMHLILh4LvpiuMMOKccGfic
5ebEjvFXGcfnUkiWOTdCgToiNQTjLAKVO77mP2n7qcEQFgUojlPZOAd1FMx4+BGStGacGXkqFyXq
hmLRSFRIIT/R4oMhSlJCJr7QBrXNFmE3bS/md0XuVRPzlBgbrlRjMhV2gsKZZGHCNogRBp5e58Kp
T2VSAwP1b9S1PTHmZeKMsHwLCfKPtmT8o50quP6vPzw7dx77+8419NyprV0aLJCCsPogK+ByKj2h
5IoHE5h9703kYHjHG1qYb0Awhrm4MgAQep/lRyr1dzxnJPq022oJ1syQ6sRmBVh54Cx9GjlbkcjI
x/gSCWwZQLy+9jYS/vimnbmIEkr202nk0tD1rkxiYFAMtnwFXSFbfDH3JWtIeLL9HT7IIPXrl6hR
Xi22PavF2B4VHFGzPZQAFZen87pAko8+njwJWFds42j/xx8ULA7I+7umPsh6weOi9/agzFnfAdRH
sCUVqGxmlSuRMymk7wmVMZg7wZLFjiY8OVTTNmX96aE3+nAc0vTPCTT+8FrfWbbiT5MiupLhVvAt
jSp8ZOHzKv5TW1KuyD57LJ0ESgd4NOT4u4yzYIG+pl2X1eHtaNsHnxclT30LvbteU6TpAGUPEakS
DhC/5Blh5Kx3zEndEtUPYRzDjPIvR57P752Zcskho3Na4Gup7T2LC9c6s6i/QOd5sus/Qk7eNTHq
JP8A31wZxldBvf+qAjWaglikZzD2QU6gQP0bQRR5FMBWGV3+9y+Elz4QQWu6MAE/GQx0adXO3gzH
KaZ0ANy/H74nDtbJCrg62B1CFAcbAaR0y4YY63J3G+ZI9vUiwO6AbIysPskeqz94FMKZ85jxSed+
/j6gpZnKoL1U+qrdKWBYfM+fvb/dKLIljRGvVdO2BBeyYXQmC+/Rg8lvxrSkPxjjWHVpwPjoXJbg
v9XG6fpzF1i4/geAeoGkpgQJ97QpeyoeKHn6gE3yD5MiP/oVVvsiF50kvOIZMB6IcoFk6fu8NEle
ilTuQSGO5iJ1UXhrm7nGAxCPQsy6FUp+zQ1qU1oNVdHvr1nWsuX+EdpJkfbLBjpKdY+HRMTBMu8H
TKCUlFUvBP7WUtkI4FOJkJ2NuPzYjBE5ixXKsgYrvNoi8o9hHiwgji2D4kUqWYDh6ajfjMID8hjN
2dfzCKWFUAbF3sYMrPHqibERKs4BxJcwmmztgKRFaKBkQt+SCW/2fEjc7jyVMzJ7hvcHPUNwhvb0
YrxKeMfjuG/6mr0j9hORYTvsY7rVxPO+RClIFp6EA/YAVEaZFGYMG8vPhC6v6/s/3zSD1BnRxun1
hunGYgZd3RsmI8c8hQ+2R21LNDdpsszGhMs5/yj8R63JTPI5x1KQt+AwCcqgXGqTX2TCILJstxf9
IiE62QNumi16KzC1OikTlroNrFXePulQBa+ie3E8jdDe3oXqoDibt7IInmg5nAdzIdAMZQw018i2
O1Eqlg2zZo3Gz4QZzU7VZmFTuFp/ga7SBdmBHIDfMZ69pApvPI4RVf5c52Tj7zDAiEfY/xf1gBiL
fQFI2b0odF+ors8BDjHgHw8kcfx7yJ3vBKM/ilN8R1jd9DBpcSaaVq4u+LWXphs9uBk79WyRnAVF
1owprM6U6bIY+25LJVbLoHhe95T5vok290QEya6Rk1I7v6xmnjsT+Ceq3+0j0P0i5ynmVLg2xch1
xPRv7BQVHlg3QyPpiddkyNzKu9jURhh7XCuP63Kgb9cQ9xPwsOz2Pqzf0k0sGamj94GMznk5h3Qz
LGwv6RJy4L7nL02xnLJWQBfE+Jn3WbxoCbignC7KHTgy7pZFTvD5bIKJ8Dg/Hcb01p5CUX/evTV7
4Raa5KJuGDKtTAes4F+1O9lCUz7/9E5SSq7M80k6xf8bbUDXvg3ThvwmoMisRa9gc3uGeFuS/uKw
p5DDhE3lVpdlDwL92PPKpyFR7b6MIljImdm3IYyEBxghUzF8xQxHL4+3wApWGJVv33+99eZ9MX5e
nTbIfNeTnB5Zv+gWKEiU+Jbp+TRhTaFTZ9FYHSXuq8HNSfPwdiG/DWKt92caA428Wk9ThVIMTD6y
X5VswV01rpP5BVFul3HkZsgfUDOAvj1alQT9V5rD+4M9x7yvquLvMd/Vd2zn2s4Sqiv/sWFXoYEp
MJ83z+HwiFuRhqHjjd3ZhTUts3gJIHhL78m8PPZDkE5qowdaHBmpunL49QCoVt5BRA88iTyv9Yvf
HQzey6vNYFfST++CoIg+J7IbfLtNATuy6BknkjHoipX/8maP/v7jaIFxM6U9w/81psoN0F9YFqoh
I5sgqWVgPO+PerMmiHFfuhpusg9Rs54TWdhxuznuJ1QpOCRpQu1U+24d+1IY+GKEl9C0EZJqu7Lk
9CKWoaBx4I0ZRwzB97ZGYVXMMfk5LnVrhwvsDlJLsH89/tNJwAgXq/7OWK+H7Wo92LCEOnPfmsBG
gkgZFujFgxRiuO71EVdYi96M4jgi9Uf9WCZUbIsjtpKC4g03lzkdID3qEE7oTyg7tSJ4ALQZxdQw
FPZdA6J04TAipppyqOZWNU5ORX7hHZu1pEus0D4xsxP8TrbVgTCU+IbT3DOkJd/vwKU0FReFb/Gv
Ok26CcZd5NmmY/6c2qNUaiWbV7ZzrLYvC/29KTYAl9uJrBBkBYJx/fKVlAoqXNPK3esgexhlNmHL
80rlEB9qvjAn4Oh1gCRp085+GzHa6kBvtmpQctnOInz1pyWxprfMXi5FhlPD81OrkPwTTEKgdxUC
UYT67Iof776pqoppho0DxmtTXvv2525po8EYzqV0WxE4PJTSbIWr8pxavP3JAT4r3pbrnuZLEY9k
4YQTYDt4aJSpivz41aynoffwrPtNY9NyZvXPwp8qSHXrprvNZ+ks4R8ItDp1aHCSBRkNoX3308rk
AXMKYpPLEgzDqtQCNeW6HLw6uAH9yLquZ0firmu3NIFjxUn5ecjJg7Ih8SufoIBzOvUMFQ3nj0V4
044etVU8fzuE49tKO07vYxPPM/ouW9Vidq2E4Cm9WpcZYukFkFBke+cT6Y+r9XZ6mRS8PTMFmiyA
gOdOaCv5jh/v7r8bLhERZm5IrX2i3Ya4seTS+4FJF4OvLlLZcyBXPNdZ+6CPGKs18PQjpcelDIDP
GwXoZdfbplmlCr9h69jNFtAweIr9ekTOrL9TTaPGfqvhn5w02NGlgF1HyZivZiCCyfDxLI9nf0EZ
UUCToIlYE8KTjr9Mep2/kXUvZ+up3VeYfQy4A2pPgtw7ofMbeKYUfwNMLLr4z1bj9V/3RhHhOlBU
p8yBVOBo/V21m+MWmuYv4LC2KJBxeyHo6i8nJ8YL2YnAICaU+o+rnMCmiZDmJFkwGJPVzoLPGLcR
NqTELkiFl6p0zjHyCQNm4uATTAelsuvPh5SFetHQL5B0KWtzN2fJNutyoeYhUp6Nc8epxdNa/FH/
YTbs+LmERCw8cinlkYSUknapITmSlvNgKCE0bERu0LwsRzklRZcYvM6O4q8sTufpoquYb4xlilrX
R/MhHml/fPr0OQesgsplVkK1UHzXYaahXOwls+vMTFHUQzRX8QF1q0ihPsBKH+pVARLSN+vpWPd+
meqKWFT/02pVVv/wvJ75K1wPMwvpgscxPhXTE536UapTWuwumISovT5m4JSSnGOnKeEg07ioAmiR
0k2T4LpD+ufBK9UroRYV1Bxcf9hBBKqFRvi+T2oe6LIUEA4INkS0r6ZJrCE/wCN7DtcCjE1WKJW8
7v8rnsEiYSbTjR2LWAcHv0onYVXjbA4GypVJxF3gPy6RhwcvvyFoM2/iVpKEHrfB21wgp65jyBhO
01ih86A9D4oY3a6pYyv7pDO4J/pdeNjLbLD70PlqU4v0q2OrfFMxlLH7oWG80QLGG0Wlvam+qvin
09EFS/QF3MfXK120zEwnoXOtpHjeC9GNjiaNzRJpKGsj23/PXE57sUe9gEgH48kEB6x7pEE1r+5O
sDoYmF+pQLhnVAAO7iyeHsxxVJ6tHWezT5jZVc0zsHmmaHlXYwukIJ+YL9gspy0HyOnjOPQctZle
urmrq6x0Y5yRO5sSunFALU2ujGeMG2CpLxOuCq0j8e8qUdel3lHRz/7hsosxXjBJxcn2wWfzbPP5
zKZBLZLsaM+K1YHSJXB6NKE55BMgsXkMu169FTGJqzybVpnv9VqH1707SrsDvlI4M2xhLpD0LZK4
3Wb9UIfcux3/lhv00ap41J83wyArUnsIsYaEqU6pSRQldDHOlAP4ktcOboY1P/lPXGLy6b5tsJ6a
KyuQgn8I/LX2Ux75/rL91goB2FmZWHYDi4z0crIcaVxHIdSf+2UPIFNhEIIO5M7qR9tqG/Wor9Jb
clPJi1JSnwMqkMtTsaqgyviVss//UpZhK/isSBT1wimpIXmepOt1g+fuZTUfu2khZ2nLbxcL9Bbo
DyxBwmnMbxBAtpUY3/6yaC2spZx/xrvHaq9h/LoRdjq5IwFMu8hQSc+JO+ntMdvgMCzZQQ/ew4Il
XDxABX4aAjZlcLci3aBQlUbEdC+SbADE6E8D9m8pG0Ubq2/4MSJK2UGPOvowVxip0gLl0DFv4md9
mVeL1Cc23CyWnWgloce8g6CKi7d9RX8GHn3Zb9EBYE1QF4NiWPUK47lrlmHYItCMCU3xubzmc3aF
IWO8ydaw+Bjf2H6fQOXMSEQD9m7Ye40JArgrZGG95UMl9SavXxOYxBJc6RrnOzJHPufR0mbozqMA
SwB6yyiMzYkJFmLPtBCINs55gCiR99lty7JHHYwjvfTRGqO678jp5eYFmvzGOmT18dgU2Fce2LZO
9i19BWK34ATTtAJxDsboQMJXb0gVmqD89dpeOWsJXG2MlwObbTLn0A6TqXBQB+kn6e+WbUQ2SZbe
vnWk0Az+l0dZuFIlJe4JKJE+4Y+IdULA3e2lx5PENiSVTOfk8MEaoxnsBnMHElpCgLpOiu6b4AMl
IH9khw7NKiKLssHP7jWlWhDsIjPBqftCFgTuimQfs5w6eibtooVf353xl84jukAOeBNeJMZk2uV8
JAMyb06Y47GLYb5eAlAAnFgXBCG9f/+7OeKZtEST9UMfBhCdpp0uOIW6ldMAOxsSLUsh4jnK4UB6
IJAONMOkYWQHMI3gD10DyU4ZDhC24U5Vb7ilE/AQJUjzHT+64sNyxtwXbyiZWPt4h6CVuBpA18Sp
YVskwrFTclyyDh+xxOJoBqv2f7Gy58VY9vLbgdRwB01PxXRDXHJBD8XbSP6m2yDbMXMIMiqjvJxl
9mXlG9dr8NmSHls354hlyqfGAva4TdZRWtGwlQEK7tiTqcaH0NMp5MtC0pMrH0gocuXSmxbeobZ4
Z7u5bisbXpYvKefHxBwm1oD9qQMRETqXbZuiqj9yfVoVZiNm1lTJq+cLoVet3GVtI8A/GJ15evSl
kX6IPhs16NxRj0v3JjQ8aRzxZl8VglxtmKtwAeYeVgVzX/HXJVc/vIGooxP8KWkSSI13h8tpeS7F
qzyXIaTOInMMacKjDv3IzYIQGclEE10AlmM6sjE2jmbT+HwpZf96t+KqcekIY8YWMLpvjxLBvMcg
kEJYeYBs9ZxctIIkgAqA92Wze2sx2cAaW0VQcNyPdgOkR/6N76NNqK1/Wq3oq7olzomMUjK5NXYV
MmcxFDGWkyT+1zxki/PNUSXSO2WRFjGrKkfAIePgi6N9pigP6FEQZVOIjm8j6ACu4SfGMq8tOdpm
6Ti1zyce5ITsIOk3fAmcuqXsYZmPc+6fEFW+fWyC2qVgcWeDohYxODxxag8OMV4vt95g0HjyGJv0
WuMtog82niPn0S/Qc+ZYC4TX+YF8tg63xmq0EZsNL9Bqm0i72B0NaneEJCSR4yurC/wLL5VrZrJZ
j5ZaCVhmYsFcvOS5zYH3X7gzX6ETNkm8WVEjDc1/ftuIFAHQAtgu0hwDRKjldn8ryJ+am2yajaSb
2NKaREUB2GhWCnoXCYmDdp5Bhi2fPTDwt0yx61ywDvN+n9QKXhWxSYCY9caqWlcpKY0h/NJXcaLA
ddPG1xbRaF/XZDVvmyJOksiTwXwPhSYRNlZSC6nsbau6+dsJWD7V1OBjFv+bPguXbWlMERL+QQqr
fjYkwCDusAsXskn+RVsbuVY4IRtEjk4H7ayPUa3X33p2c2x4iGDvDP4MNqFY6LfYJRLRZvoUWXcx
BfcoskRxEdrICKDIhORyy2aGuwkQxbTpdBwidlKfJQKbw+mJSJ+FceFKOrU+mzPRH9gwglOXSDfp
vOt03Q2sNb3z7tpv2N95ibhxpXBfnPB0yNLHxGSuik2nhcPtJw64JOMaPUQLMGvGWmeuMC8Ypxhg
oAUU7vNEwsPyC8Bsv6y/EhF6XcRowPQXxF1hOJVM2r8mwHvYihQfepbTN9XI3dO1ST3UhSYa7ILb
a+ldQ32u6OHNt/WPCkkBxrr66Euc7TcPKn7NloilpXJzmtVcBxqrWs6nvupqwMqEJwhGLqxZLW0k
CRqbbHa0dttlf2h2NUkid7PpLecyRXpkz/pHVrWmiNQbd6RPOilpBbwvOBB408KMnJleBBKCMFuz
UDlwokgbWtVer0SdFYYsAXuKK7mgaJibf+Q9ENXXsoP4DbClF3LM++dlwMyKeHvJByTsTRsy5D1N
5xAzwhUhZmfW0dZTfCiVCYAjJSKHKSegUmyD272ejYInaYbG3n9dlqlQBhyefB3LvBdDlO/EVts6
aJaQ9KvBQrpSpzXYarnWWQSoEJ79rNlNaKGgXkxBYdOClvddkLnnHzGBDEbKkU/nt8qjNyG46nF+
l2QRfB9BGUG67PmpnnREsEL3eS25qOgJN9mi2EWgCoWxB8CT3keBSeiQCsI4zIBJxabSZcgpbAKm
iH4MpxN5NrPJm/WExSMJlNr5dWF1e16oaAZR0waxisfPncb0R7gTpCNbSYXUyi15L5WhwhTLzvAB
MxmZPhpwhBJGUx43LdxExkqPKV07pmPKOCxdHgquCdPZUK/Dtu6YecKFw88nK40CyAnE/4nYCUbq
H1nMC4MPQkbic977jgv/cDmScZ/J1gPYpxbScs1LoFOPnNy5xWgQKri0CHNcftjoMArOaGxA8zaq
RO0EKtNUTm0GIVKSdtRCXyaEKVFCmoMlqtguHsETTrtS4NS3eDYSRPOc9oW/F+L2GL9hOR7JTOLR
P6yEZEO1ZR/CQKj08q/c2QJKyUqr8V1m6BECuQIR7ENg5rz9SzY/Q0WprD1yXlk8HL0ZuFqOUqj9
8gISiMWf7QJ3AGuw5+6Lh7s7aZ8V9zTeGtKsmKo6b4Dkno76f87JXGJymBELXzPgFI3eL8V1zA+S
hb0yhL9Rza8mvI8kHytVR1mnavS1/dUmIBN9YBbalz7rI3rUrBLDx3m8NsrDsHkZyyYDctCs++W4
dICoKqRnzvzWw6x2WdLWZrln8Qr3xIeUSwLO3nttxnvRWvxSqFSd25PEBg8f3abWOinnuomw4Zf+
Fs/EQk6wvlliuDaJrVtJEfUMge+tqjvWU5gNm2BjB8wgu+IkgOAJOZbgnvtnRbCkx+/g0aK3UVqc
x9aQwIH9jUJHaFFHvDeY6iqgh0r2F1rv7eC+yV8+LcaaapepP/x5/5Eixf6Gx7Top1Ss8Sg8BnI7
sORCHWud1TiuHzcfDHEZkPSxAmWHYY0ttfWIJr1fqf8I17PvO+llDTTxypNiuqwLVRiMTQI66Inx
5mK5PdHVpEFfTQm3v+dHTJt/nay9YaWidBQ4VYSe+IO7541lHhh+tRgKHmC+qfSaf3wzl8+YDXZJ
/aeNRWrVglrglH9XPw1CAufIMrXG2PqkraZiie8g0AQLJL3Yd0BWiy3W2mkdlQ5j6hWtBcX5Nmea
yCR5KSBOG1Ghs4bSGI1Ot+5jCPTKeU9OIrLshEtPYS21p4vbYxkXH94O1fRcLSp8M7ZwK/zvz5kO
5W4W6D6fJ9NjjwELLaYQOdauCS2mk+xbsmRgG9Jdnh76lEGMcbremzPPZwNFshTCFcgSSA7/soiW
UT7ZC65+BBcrDb4gJbsYDot+oBhiyAsXoAihY8gs7SmouzGDI3yeZTnvE3ou57gF69BPnf1KuZR/
a9kDvSCCwrxhdtSU1EmRAnponq+QULal/jQ1qELcWdaN4em1UgQN+G6LsmqpC5ICL/6BE3itCx58
1gBIwticyFPBM4Wm1mm2nRBzjMVZxGXFf+4QHJVi9015AqIbe0CRqbf08HMbeaiDucUGm8+J+nSU
Ob4nWebncQJorkrhA2Yd1pYfvmxzZx50D6fLJVPtRZAGtQL7hi8OwoxbYvPV5tvC6dDRh6xLTfCo
nL3g141f4ZSW4lbus2bZ6tW9CENqgyJXyguLntb5f5hksMxLCtGbYFG58k+6MM0nyggD/6/wo94d
javDxo0Vj/bDiSNGg9puYfzpf2iH+LOmITNQH30FjirXkUAY4qla025fJk7bZbr4xt+0JQO4ovjs
8OApjvXVr2RhDPDPbZJ8gQl/p/Zf4xs9sQfYO+dnl9oEWI13+LVXUP1U7WpoGUpGIqMk9g7iWEBK
XCRfCEog7w44lI2+G5ZFmNFjxCifsJRpv0bVgY6fwWSwxR8EFe9E+LGknmaI4iQUL6/Nr8G1e1dU
CPZTC0pHeUxMqnDhcR5AZZ354lsyJyQSitJ6cFHIRpwEYOL6EVypeAxfEf9nVqisLaDmc8Qp7qRx
Z7qjcubhnYgHA7sboo5nxrcXHXg4KvgySbpfeHUT5sP0ABg19bCUE6iO7T33NheL07JCt5RqTHOi
gGB56bbDIwSc7CKlErFqaQeyhSLV3IECnYcbidqZB1a+BKTyLFNkeITdq7KUpn2iMy9dSyqPyqp0
haKcvj6+vAeQbaf4uaE5UItakJ5ATdciIj43WeEYCLuV7SUv4S55iO+OJusInzwL51WhHt5JnTwM
bxrgigUZbwkDnVRLVKpX0TALFtJkAE8xYhbUOZeln0IcZ7PA3Hh4G2PXTLfHQh/nZAg9/roC6LEY
mYrzfF4J22F/ERo66NGfI6h09Fmc3nrDbfkXwnh6DwAAbZ4oQszx1Wh16McoghPY0BPjcKOoIVZh
AZy3792t8uuhBGH4vvg4u49xsmJ3X0sXZB52yf+uyDnh9Er8RSdv+PPYCbvkMoOC66QqInPLeFBY
9qBhlEtDVa/yQTfSNMzXlMEjwgB2o6k1FvpwYS6eJ1VfTWOH9Ddx3vGGpXSq3XacYykkrMQVJnmE
Byue5ZkOyYg7pl28cTgo9Kt4pZw3IaGfUqOuSRjxWmCbAwLZQh57SNSELE6G4vBkf4zevLmJAby2
IGjx5sC23G63Hkx0KFscbDB9SClv+Zi/E+EC6GO/2LyH0XwaAqK59KQHGhwc+xH4ETM01ZBMW5wU
19c7DC+41I8Hh4jPWOoG5MbStrqk15VJARW2mFGfkaKZ4M+mSIZltj90edY/4yquSVctG6hjDHys
kBCTRB3FroeuynAwL+JorsDcB44Dz0Yp7ZPTdRPLy/9pnkQPDgkj+CQ0O+/dRFf6vSdlHZb8jx6+
StbOOnDKntMCBenjI7uLrdJnE0+8gBvN9COKwEfE9N/jcbjxKy1J1fEMlMrWRa9EDcDIMp5Lpj1H
rd7GqM/RFvxZOvPD6oInklReGtPo3oJRwMrsEwZuQ+pijyObl9sgR6qIDhmPXZUwW5B/xC684dyR
O2oysxdyXHBbmO0Hq2Wfc91SSsXYMF2+6pfvao5rRert2qOj+K+7l7+kFEPHTXo31quaWT01tTZH
fpjQiCCjM0s6F16mHziDQ1xTIdM/DzW4xGy8IPSGvoT0fYYpE9X35QfS5YI8MAjjwRWKNh5v13Cr
tV96ACnhDShLyCN+0rV1cFiIoEmxTQiFRsDOlTmAPgn8jmojsvDala7ETtBXDxvahEdPiesHJi/I
HkChble56TZVuOBxsUZkYaAF1mpdCafiiGtNNoCZbK+hB9gZK8p4G0Fn43HzZUqJVpAZmdB++mr7
8WVaS2eth233V11Xx/uCklKoOidOHT1mGE7ICIAc8X3yX0c860EzKUFF6nhSeYgf+h8fWBDwG+sy
tR3cVK2lVXp5ozWuBogVP93ngQHiTXxMOHrGWOn21lOiwi8U9FKuyjwG3t86DGjgxpVThWnKgBGA
JguCtDBfvOpyIYYBHZvT7/wwe5gHyxyd3TKpWKjLttANDpeX0BpW2XeV5fvSwKD+HWmLpGYE7gws
jYfGYxMpnQZAMVWpMCeZuIPWTt0M8JNvabc5cW+zTVSQcbwbs0ZgVRandpqPXMJEl/R8i6UHrRBd
9OxAFhVNg9Xk1lATXAO4XGE/MMei2YbtPLf1qQqSWYtuVNvqlKBd/emIfWSOo2PtD8bbExRkJ/nF
USfik4mpyslIY8JBgiWvrRfR9vOCDA94M9WNauBNOlV35Fy8Yy21Vsqzkr0ICbkgBkfGNrbUbb16
6VBH5lEcgNeP8RvujOsTbShiTM+O9IQsroCSg1qjqTNqlP9GRqQGEyWv66coZLiipz+ijjO6aWBx
GsajzqYPxq34vAVQ3UKkD5NqzaSX7t2v1kTsKLJePNF1JO7HLNISFgzCKaqv5FLGL28n4C28YR88
6gvVQk1kfCORB8PLc/kZGtHf5lIHN+oEje8KaQq2/vDybfTawTuk6TfP8F/fLhpZ50sHo9uzfhsM
mRx97a3ZX1t+/7/KtnQKxF3uKGXMsQ5W71WZvHjPkHziPGtJ4chPxcSsz4gptzYDSMBby0pTmYd3
N/8JqjUMCmjflRYX6U996DCQLh2/qN/MwoHTlrptcz+y7jfMimLFNOzU38yS90x2BXRGpQ2jOSG0
sV3SLD90OV0qQL0T7wvQCp6mZ2+m9UkJUlxdSrjHvDIL6bDILnkEhUEx5nHxZlJRYLzgHgqVcSFC
kJChjZnPL29M5UvDyacgeBcsUwlStQvDkHRCCsC7gvtL5luBiDYX1qOBdaGJpwOsuk6I/ObqrFwe
OvOjet3bhaJ5aZhu4KSAYaUkAnERH9fR1iVo8kU1J2kvpTg/K8XYf8W9Xonay/JS47mJJ8gZe4Yo
zTBURqdrFJcvz3U2E1p4L1SLSKF7+NrFDlnxqo5YILPSGXXZ92VvcwYDDMlfrfG7ORexxuxpdLz9
/YE7UzFN8u/NRlGaA0Ju8IKVdNzYDM3ZpWyE1TpTqF83uVheCEporTOuWqTKSu4QizZtDO306ME2
AfH0xpMvAao+Q+6t+GXrnvZ+8fvTdkzQwovUfjOF028t1zZn03BheZD7CmWGtS+CDexVaZDpbOjJ
QIFr3WM9YLn0Ka2SErDodyyW8SW2gkmXkH/5cMfTxqtWuXDFx+Sdm+MLlIiB81IHFUxm9kvw9fmg
JaVzBpATR+v4eQiZnJFnpgnDuyxUXlkOr3bCxwcDoydUURpqvdxD7D0BYTzAmDsglVR2X9Z7iquH
LBvM7ynuIDcPEEmbsbUpd9YZfnlqeostEAqltutRjB0hSavi8auJcXXT9thV+Fmw8CnMiV45mrmJ
awg4FPB437KAWGhWL1CmUG7SPLR+vDcfLkttyEOYC66kEFL8BshsGr4x2KwcufBvn1zO+8VJmtMM
CdJXNnCx88n3wHc+rIz6bRchEEb34f3C9MfLw/HOBTowKDXmqVGcBT2gZA3Bd6C7mrc8Bk0e/EfI
cuEcQaVr+4YR7r+rkbhj101heZYpLP7wZUYdUr8Fk8LLnqlSYhhNEcSYv7xKjLqBoEpyK5ur3rMY
lAc4JfAXsT0MUZEdwWifHGlCHUxd89Cjs9SJZmOKIFendzkudqAB+XVBM/Gf+l/jJ1qvVlUplcte
TpQ74j/hb4xf7+7eC3EQLMkQb9buC8I/os/g1goejofyE+6CGbD4urR+KeBGR1wbFUHvJowdF/gh
Ehk5j8RRrvgPeeJglaaBEN0Hm3CE50WWN31E7WBYAttVZ8xGzymCUdQ0T2OSUKvKhdzB+q/bxZL+
7444jES8fOWNDiq1xwW5lM+rLLURIlMSY9QYOnOP7NdcWNt9735XRx6qvbY0xJ5YSxy7IPC9e7cu
LlESqz9jCJWkTEsrlzsrVm6j6+a9EWcAckFfjphWfjAQ9kqF3wFEa+mAbbdgudT0Xix2Q1LzAV+k
/gVCixG3vavdqgwaOd8CU1wIlo68sHB70qhY+X0WmksmcNJdZ3nZmZ72CP7kdbTTbDs2GOlv/V8q
7Ohrf9Z+WLGQAjRYy4b3NR0KXbKqnVrqAGtKe1Gii0tzojSEKi0F6R+zJlD3FQx4DDa/NckfKb/5
yoOYBXzKxR7hsGlNU554qM+aUUieTcwO1gKEnQuS4Ks9tExKQwJJ4wfMzHMFdG+1hsGTOCxIPgsN
z2PliNf+1sOU/3ymsZZJFORgr5/SoV7fwyh4mz43fAIy1qu77bp6dPSVEHwPG1R5051Z08tOBt/E
17BOOmZZNIzlQ8G/i7w7GwRTpfvKiRYT/q+6T0GLA40oHrfWNNpryl0DMZu9OutZpOjINbnSDON8
l+8442lG2dHoeFpCzTZpjHDY4pfSHacQ+kuFIpMewqFS/lQPPdvWBBTyb+x0WtrsFrugTuGCE5rh
IGau027E3NH3BJMPU2UoijIQq2y+EG9Elr3GsIs6EpFst8J2t3fNtKhhesMiu2csZuInKBn2qlBh
qDmnxKvjVH/FgWBo3fIqbbOQMxb/eZCGN6VqjW5h9NzYATIR1g1LIhb5C1Dbwuzonj77nod84TfW
LGspgTMhCXaOK65al6MxXjc+xlXjSKbrjUSKidqZWO5mMxlHjUWrPwSTu5MZXTuvPgOUB3pj9JTu
0Fd5hOO9ZXmNSrwyE7PVbNQ0tvR+QOlblNGUOZyo34HxHBSs5JNgpi2IuhqzsYuIEygr6+moAzrq
7olQ3hCE3qtINMoib9vUOUr/tNQkCuPWq9/F4NG8Jv58DApJOBes20OO9oy91t16BylpkH+wyErk
ZLDV5TvDmVGzgd05B96OE2ZWC0qnG0rAG/GW0YjQmcP6DuEVluYeCT0BETrK/sQOcXJ+l8bY9lCZ
4jB4hpWKKK9pC2ojrJEWbFm1Km/cP7UlneYgd+5uTNhF4QdkVGYPEbCIaopliV5obFGnKBVZUs1Z
EwpEs0zRSWvPd/edcG9dE6910tdZ7FW5goUeAKLEKjL911BeHHynf3qNiVvLRsxqbZ1aVpOUYaoy
1STc8MGj/b+7hwy8to+akbEmRfE4EXDbvpWlc8MwzfNWgweTCinPgItfWStZrQtdNMUPBApMgnGa
ZnvzBlRDFqeLzAbBJd5//NYPYzEpHT7TWxYsmzxILjeOZhcaZuQVD3DR14etkJP+lSZrVe2NFkCz
og+Z/30y0w48qx/cJXI76T0jOEgQPtXts8pnCfdnvDS/dW3YzMIQXf/SXpyJjjpmm74aYpi0C4tR
7uN/pLpiTMyZFt0ZErA6fmjxRMDDBzlo+BX1/QGg1f8goNHsO0JEaseVs5Kf3QQCbus29ihm8n1c
r7MJck+eU6bUvWZuGwhS7rjtIIHVPx6qJvQ38K0SGJCItx+KAjh/bKK8XCSryUgMIP81WYz0dopG
oHFXfNBNtgNpGMIPt13R9P5LIVe6OqJGHxKnFIXulLt+6k8xgpvpOaZsagY0ZDq7veBbhXzq5Bzj
5VunPJ6fUGzTaqN1yjj2qjQZXHEwXLL7/6CtsdePap2AZP0ZMelMxig7v7T8TmG0dLbVGRDmU+/d
eR9WZH26ub1ZYGOoJ00eEsMEVZpuC73u7mBDSbNsygPuC/FJX931AA8vbXVgXSmOyCR2Qi2h6qxH
bdG84i0c8ocdDfwHDtkQc8m8NOXnftUFnr5FNZCNFKnWYvBC24hdmvJz46eLzVJKCirz3BAqMx/W
eWXv4/n5Tc8foNaCTLWMDWzMsHLOREvZYTzmeXhL91A3exAh4JbcFgkBRvHdhH3GRADHFu4Bf1+A
GGIHewCaUvAYvcFN0X7kFvsKOz8Rjfy8eASBzkOZFJKstNpqDPGSTnKvDxCepNziU6Qp9cGDHQuI
57+r0uff2dMFLEYGEvhwOuA19kXdWrkq8GLvpTmt6LMZpS0am2vBRRaymhiSlCXVtlAg4QqYlHCf
G0tCXZCZRSsju8Wm7RNB/Oa2oO5uVXSPg7QxTS8Z+/FSnS8w/z+uZcC0FfHHeGzWsRcWcQT4FRk2
1w6UdIM/9pmBgWrG2uHaDDYLn3/Jr33FydVSBrhxzWW5ni45X7l7K9LDrcEOOfz3HzP/9NHLeCHK
Uwc4iS0iGHcNxk2GsArv986fAM1ITQotShpK0S1yy39U7y/29JCp1tcvY36QQpc+Gd+2BEksXWXY
JsBe7GFiLE8X/uKxjKPWaacTbtIyb6hytQpN2VTkfft02ATAzLP3ZrPXrdBApYznqnWi0m57fD1T
IAFKIG7kNj/ykQkFX7IhNMXmjNNZBxD+/KY5OKCVnV6DXN2Tse6us2TdiDe/tNYpCjqCB2MUv5VO
b7OYBewPfKAWjpsNLcZiu8MooG83yfsIu2wVrh52LKIbQi/fdD7Q2idCB4YgB0z9ZUGge8N5Qmkb
0AkxgjcOFNCZiarCB1xRZC+LXVKkLfkv9BPUnVob0JrivU4k/KyNvSLEcXgVkvL/lCJKL4kE4Q8t
VKYyJl460wN8HFNjwA9/zLYUguZle5UOBIL5tmEVZzQP3yWwyVJGlQh58n3ZH6Zcq0HIq5DkDHda
JFq6dYBp2TC/ms2hhCxwNIY454saf9QzoAlBtLnsy8BZOoAozTKFnZkEHVYEc4tL8hFFf+uuyAsf
JrWlu9xxi4ZWdhbNCkTprAenzPk75STPt7pBXaELa0Ya5TvJFgik2Ds3r3gnFfC8/uWWMBzFOxFP
vRAosJrXiC+uXTk6FsVaOvDxuOcI+8UZwLnOINekYcqZoFXEVhAZ+1h1dJ5sVJ1Z8Up55d0huM0F
0vUHns2JMThcL7uax4PflIiAL9VydkaLL0RLTu8qojl7o35S5/a9ZBAVHeGKcqrANUih3WWgO6YA
9yUGJXEINIx2pyAVXzPmLRaVUMt/dlWRangIrxh6JZfhvhrAEBIyAaUlgw3hYKai1yvUBzVVmJSn
iqAXmZ7TNkynpiUk6bXHhBK9tKL3bCxsgq74d43x0JAq/eI9DJknuX7FldYapEUmIlTrc3//0grz
Ogn/fu1aqoZOtNdRQNaz9xkxSAlpWwKarM+QRTW40Bea5FI931YIZHoytyxFumBOECNi87SWQUm5
X3oh+JqUQMpWgzjk2OCYKKeVajja5twa0X7+QOa/uW441hrpLw7HYCkVUT1k63w6+kT2XesEGvNw
WPEP/uqN9xeqUhI1le+8zQcVAuzLAgM3c47JycowRsZs2u33ALvOEd1U4ZLoVuzOYGVTOA6SAu2v
awMMjyRNRJwHlkJN4m+fcx0+lGLQQogXq2DDPb2q9ZjRSL0VfCSpPgMGDC775W2BB8NB2MQlznUn
HAM7x6CuQovRdX1CT5nR7NEWP20Jyet0IhRdBIO+uxbzH4FHYMg1Pwd02ySjEH/vBFOKp8Q5teQH
U1EgI+fgRB8FpnGMZj6eqaUQU8FZQrUuAUyP4zIyBMlIYjriHMm+vOiJ0K2ZtFgGwpmowvhFrtwQ
TCgu9pSQcCu83RoIBxdTO5dpRuJXlr0xO0Udz4BzIs0MedXWXbT6XDVVZjOMnqVITggQe0BdcPJq
4LLXELdaLZSZNMf/0/hcJZMVCXI43P5k+sBjOSaqSDcpEQo0NELqC6Feo0rqNGM179IfHJF3IB2b
W1OsBFT0wjCM0yg4FE/6cIG9M/4jhn2W/KJqjJqC5ovZAAYrq6RhZwncH2xbDX/0NR/DvkakiMPx
D1eDvjH7YnJMcgFvDaa/tdlXzqnKUosW2/ldj9QWl1T5jonG41FWTPfw5p4Ng4SN9eso7j2zlnk7
RnTRs53d46tuTBMC77MkDKXc3DTs02KkXywM/PbvvDXLmw3ulPrQY7MYsft45etysCiUYbUPNAG+
IA6gZRGA83+mngra6jSmM1GahmkikjCwgVlrKEBSQoDoibgKZKxEgAaqnU+IjNjFdUJ+rQdvBwdF
elhwNNtdrADYwGv1r8vgct3L3hyetuItg9Zq23wFeXYMfdsWNOz2vUyhJPiAsD+3L4xiFJv/I+ag
pHweQzWcFRb4H0prRHLPa6xoj0lJRTt7rUyFHJfOMa80sZliLA+m1hwjhS9jaLik5xAdumIKYiKB
oc3abjj6VZQUfowC1S177Eriy8tQY4hbBftNbI+j0+qgdav06rkHv6gZEeGoH4clQjG1hAvjLy7S
SUdgFKGEhIo5Kdm3VQSzFzsHPZ05a8OTt3tGZ7EKNA6rAP76iSTcaPypo+oBUZlzV78DhFOO0RgD
HK3NYHuM/Gq5IqIar0d7UTvLQXZoTISGmFbzRGQ3k+dI2JLQV1DknhOQNfgwRlMIq5eMmByETB1f
y1W0Q2JmBmhF/78nEo1FiKoCbDFUSLX2rI9i/v01qYkfEYKJTKjANkMSJsr1cqjhZrnlyEJ4sq29
Z38pFKyr7JVrvQEdy6jYw/bhmGn6JJBGpJNcVlq5u/a3kmnDFbooy/4gdhcy6QGMMbscEc/OD8uM
x/T8B7tfxB+mfLTr+niSjoG1jEqtMMeyMaIRzPLsfnhegVJesm0w8EmuvHDMoYWhs6OABKgLwlJS
S+Hq3o3vWUdX5gzItLaO3iugW2mb8ZxGlV3dh5bBw1Z9GRwWYr+WJRbuh2CRYbMF3kndnt1sqgF6
OHDuhoV4ZeEcK0GkbxsDlWpmyaNiaYVzqH1KLD3tHAB40sCrpuWZ1xm5vZuYyXLIJwJUKSSVR0S5
JIa69aCV1c/zVEgCL5dQ1NYO0lvtcavMf3GbL/c7XGN5cLJlk01p/krf3mtGHY2zAjtEDJ1b3VwQ
xkqHN9OOx1xk4D4uG7vXIAXjKo/T4mU2SeIOlSs1RySlas+ITKdys+z7XIQ0lSnNb2LbYCM/iYwS
845vEpQi7dvRkm+zuaziHIS7dI3vhoNyzJ1wt+VG03P9sCHb0d/YYahuJDppNzHiTfepoGI7uZxg
j3c12c8DqwMPVE8DeRK9pKbuEWKQk/ZbbBffNNVWMXIWi5cnWR4Gc2gixgcl1FH2Rl75KYe6Z9Rd
nK6s+/Wga/ZmvOMG4ggwqgJ6Xl/9WTb+qrKsPacDXMH00eY7/eoND3qLzirjC5jND429vJGnVeBC
F034epWtUvT+8mAAFGgzgipQxBHPvttI5hxIyGg7DgNN8FisBNO61TJoKl+TpEgxkmMkADExnOAO
GK0TvJI2qpoKa5f8ywmJuG7qt8ey1gbAGEBxSLcmZzL+0aLsFPRFPy7UWFGBGaKpN6FUm9Dmi+6W
nKj5H0l+QDc6aUj9aePBAV561/75DdbmsnlnwX6HAkAplu4kqqR7GGtCGqyquKINGfH2IzIAg2cd
Ekv/4dVEuXehF74GN7QxHvn96a5hvk0zlQktfIZ8pQfVmgxrhO1GiEFnJAqY1Gyr8MmV8AIgtMil
JeVDiJ1F5FYh0QzXKvmWWM8R+9zNdgg7L6r8c6l9uOTFwFbzupc6NMckRx0BQ8A470+BJkAeXyqn
BI72vrPIbwYD2QBusvqnUEgYmm1sfJN3nl/MJorD/HFtOQB9NjsOrgyuMvQtPmWnoHQUhqtktjMN
C9TJPeyB9CmaA59mkFi0Rt2GnIMonVL7V46K+pGy9i1SRDkYQNZlIkxU4LCh/3WOeXQbwKNTSdas
LfK/ZM+N2jUofXeWylQrSkhAHLvgOA6T0qtOw0h43yuoTc5oCO9vqBMa4BD6RjBmyx+UWSDiSP/g
pq6rPUXl3z2grnxCLDJRYBVZrNkBFnrU852y0GTizXkUFgI9h664LEBQ+WhE5Mp5aswQbQlGR0RN
5ARsP+KsIZ0tnKEvXvOdX8T3RFu7DCqTHBzypea1lFeWHnThcQ74VCN57asmujzAEqO1Zdj4U4vr
ej4MeFEU3wrYAZnnVS+sPbs2N+3kMFjI21XOhcIIBdSfSyIQFS8jmwqyRbasbv9XBtRuMXgrjUls
XIBstwfvMT4XOhpR0Ey63KkYUG7EdkPoRZIY3mVbq/AH7hmjr01nRV5H9yvpuOdzTIky32d7pmYu
6QutOXCFoWEq3ysy04anmFEsIefNXNcQkvZKfxnSWTIXCU9EoamV7MR0+c3u0q7qJcg+ZB4ddciW
Or61vzmy2BCp7iP+n4vnPpuUTnKB9/e8uSf5kbxAvNXyW5kkadRRQyzP0yjQ711ZUC1hO8wR++iR
MfbOjnevtgDAYnvXR67JDch6ffHoWiqcI3Zxc7QRgP+E6zhsAT4LuuF0+lIcLTpTik9s961WBMkS
fraUtgiWr2TouQHyIeGaDciPlEKOqc5dU3K2jeNcJY5TGw1b6F3WIXBogEViJBnMr67D7eP3fiU0
eGOzsaQNymPJjgdYNqvkI6KMPxF389o7HVtwidF9+QUMXyA85/945gLCFNCITZA9olp2olgO3T4L
BB8sihbQPfhba71IAIhnbTQaqBbOFT4KBiioQskXeTUG7kAqlLF4Ags+xcgqPU7kwqQc1EHwmO3P
15oayqY4iyJd3u/hy6FVb7LyHKWoCNUezXly4yeQZhiwlO8v+e6tOBkx9aL2w2uySN1sXOPtm58R
jKt6FlzTiRHBBwO6AhOyyWhqCtVoUR1KoYAIQpJFfrY2TtJdTG9RS2oJlQy8CAnB79rV1hfe9LW9
6s9nyZHEGGYO+SqkavKF/O81Nw0lgl1VXrpJkT8MtSJiV3UaI9OSULVaNmny3t4G+c1H/oOEqk1S
d2Gnu7iyaXvG4pDgg0d1pDG8wwg8bcrBNE2AfgUXTonmRfXpYdxgBZ2LY30OwPyB0aT83iWzi1n5
iygb+EBTj5VmYHQqAWRaLE1HMyQ6zSEuI12F4HNwbb+aK2w4fSmvzzUNEBK3lrsIWraNHIS05Jv+
MS40bS6AxJHAyyv6egEqavZqbZ1XwtHWqVPLLZAaV1hAFFPhpFGneFTpuQihYTtS58JcNIJXaM6Z
tu1hC1dFUk7BSYN1smiIu8rPUJHugzZRLErVvUkCcF9U5MItSWrt9WAwAShHUw4/B/zja8oI/fXl
jMD8SZ7b4VPTvfdpPpLzQCOZkXwgyIlnjCIMdn7m8Kpe+njDdLT1nO5nSWkly0T6soujL3QbsDlJ
aRnVk6vVF/CsQxt9Tn3apromh4GjhAdjaAIpqlDhgX+LEPcVLCRVQQ3KJp8daMmlWT58jSA4gOok
IWLwCKTBlm+shtQyDaPx0M1lakhvTDlR65Nhyw8q3SebUMjSJX6qaoNbKxnIaKF67RD830pdjuHa
DaWDfINNrsuJ/bdKALkQfXVmHiI4wrm8c/Pz3uSsRpUj9IHQU0JsmRGcmMlPQ8d3gcYwFoHYA1es
MMxQYRryyYXj9zhI93q/MBlhRhBKKhci/m5H/vOvZtc4JESggsPw0io8adCgUnkhwFrSr8z2GpL3
P8NRMpy0A6MRMB7jxIgbVOP4HPqdK5G3t3WHlh+0E1v61jrDXhKFqaDjrhh8vAV9PtDqaNMzSiwF
OHxdbqErjldLT/Tt4jRhzElCEbs2vGQs4QVAZSf7wwCve7G+db8HP6DMs8IO3So7WMgSLKb9Zcmd
+li1xlI6jWfxOHmon5cRNTi8xqx0Wxfl4pasUsxD/aRFyBPGa3jpWrr1MLyIYTlIIm+46OHVcIPu
VyPwphWSxw78mPcYcT2K4rr23km9GunHoB5KyX3Ad1G/wAhh5Kbp/wEkfO8N56V/CTYUQzymsFWJ
mx/vuP26C+MIllfL6UDbOlErq5U1nVQrsUPDQiP9trrpQ5wuY3aDnNaG7LYRmE1lM1Hmzgvpzt4s
PvN3kXDdgXDjKLV9IZlJlzwkY+CoVeMmk7ZfzJu+C+kJnsU6uRRTxv6k1zoh4L9Y3ioldqQJPbtD
9A76d9DzYAOlkwAdQajU7pR49l+jd/X3P1DNR1hicm9Ku1eG7ydaLM7smVirz3g+kVzc6UVF1Az9
eESrKdDJ5uwMuVgZ9HH1NUPrw+EERKym2O5oGGuSPi/NoTEEuHfQKLOiHieriYMjnvk4B1JlRUq8
iv3m3BLwEiQ13mpm5clItQqgoepibUFsPOTS1vMLpP/dibudqk9YAWk7a0Yu1rkS0TQJMQPvxZDo
vgXdfNH/PczNqjcca+rIVLbrOzoW2d40D2x4aw3FcQJ+vmmFW7aJepAwssQJb5Ja/QdH262EH0KH
YtF6QsRD6ilTlNT1fMQ4C7njmOKrhlc2pRGEerpvRhdz1Z41b8Bie1MG5WRozrXEVczi9cVZrcUP
u24NlAq+Nfsekz7kKlsq9NOmL5gWcwFe+312QjmlOXqmq/XLwe+MFl2MdeUVMfVz5gMb5qgxFeY1
HFNPOOEzVe+BPLdvakaqD8Sh+yxVwZU7yKB+cBbYKJNpDb98KfXp6S293qlA6rddi9hmUClgahHw
CU+Icf6BzP+ikG9Bus5FC8PyeYrSkdwzQImO8IQn4/wIuPhWXuQDwZeCOJqyJW85WDcOzEihHAXB
9r4Q9tVSVFYGoE1TyqhuZ7hfkBVXtz5R3KLlsZLHhBeM0FcajiRDCfTxKz6cReCEZP7qruD6pwf0
ApUqJ+JqlB0CimcEbLsduSO6YHhT9iDR9ZgQ2F5BI0GXnhGOm7pP95rfg7CxDFpbSgxp+Ibvmi2X
nruz23WpXfYHMqa3qLNnc13DQ5k9UUaZyQWhmJefUMAmvT9wQo32at/0otzYKw2WNtABzH4I20wM
P8smtwMlSXoYknBjdmCLPmo20YbrN2pFJFj6vaVePpu7a7acIiSaKZ01wNjvGNZEbGpMZtqrEb4u
NHo3SkxuFzpkvfROdTWCycjUpOSxZznarmTrsiYjM7D7tEK6SNXib+JtZ4o9Xlx/Q8izt5Y12NAv
34DngAewC96UmIY6HWtFRWrulMq98ZWXG9fJBLuZhYLQ7wm1yKDB6HVPJolnVyWBEb/ERqSOKQrR
ldZZjqiL9X3TnlkRkRQhVlHglfCgOpsEJPC8GHlOwilQAe6+IDAFUt0YOD6XTLvvZRSmNY4Py6uD
7DVdUxJ2HCCl/XZWCeyCJYbxQl/NXWp20DUhYlj9wa/Bf1Qm7/i8AOuuqJbPEwEYjV4c6mkdVUDx
3SwXgy/0LDWv9lGisFcbbDcGoHCibg8TPL2bXsUOm78i6hJAc9yrc945x3FwPVFgY3NN+7BOYsDn
1urXONwpkNjxfSpIvx+RiMMVcpKubyBGE8mlvoWdUfbHyhHN2cW6HX9PWYjsXtiMQGZ5bMC5RJeI
HdN7TU/evF6nIKA9R9KkdI00wack2n981P4JlWB7+F05wyfkv3niOgRedTJhOafBXY0vsRY8G01P
IDjmkxO3MPFAeFzp8UC95c5Ntfhxq9qJyg4fE1W2byVmqtvk3eEx3MPtgnaqGVSzVVYz044BMUHe
nMSObJ/WEZOYKBv4xTEye5lgVJNdOye9tujjKfWEhg9jhOYee1Xk4mWqyj0T6VBok25SdZWM3sPY
Q1Q5Jy6F4JkM58xigLkNNBnitZSCkO0/qzkKdwvEDvZhsKr7qNmTgu2VYssxRE5rlR/CHbQ56yYF
cw3OWcNajJjuoTB5RhXwwDtQhKBUlU8Fc2zKQ/HYhIUsFXhVZjJGYgPomuNdnNJc6Uhx3MVsA6a4
xpwNeIg4PEo5lG7GCjFUTwlHZ7pMZPcfjyZOVdaoJl18ORDNr94utVlO4vPbpq3zc1OsmuBbMg+u
QDYg3NluLS6oPl2VczMVPafoSTWSEvXuTRMRo3X/wnoafe1dVGf5wEdTsccBr7LPSYmIfzORXdS3
7XtlJKlXWaKf+DnOhOzKPrPTy+5ZcOZMDznSV9ArxR3Jr7KDndryZaWGqwD94uO/a+hYAO6W5dt3
aOIOCH5jEiaZxTzHVXTeYarB8+5j0u3go/QHu/26cmtZ6zTeiM1P/T8TD/NuFZvUqJUGzjuYHbyD
dBwmCWhMTw3tFLJ/GRL4OGX92lfYuoib048kF5yJKEwJ6Bz6gTiSSjTdiPqtb2nLTmn/JcFSg/Wc
MXjeTnabmkDCVqilCiVxTIdNmuR35/zLR9JFs3FXKUC+qIh7PIexs3dsGz9coFC0JfDBom8BIco3
myJrbVY1rHg4NGJ9IFg6whxwZbtf7QuePjvcRaVVT+NU7R+4t47f5I9KxcDHpyQfC5KhCfxM9llh
kmFXBqaBJxBOG2aUmRSAwEzDTn3y5CCXRiojZyJgjM3yTOvrPLGeG/icf1QDVKoXIRDpSqw8AuCW
sWbiDdbQe/6gNVt/3FBJreOk4P5yTVfToPtXyiYqeY3k6IkVXCsQ1YU1FyUKnqysiZ+5Stqt0UaP
bcz4otLlOYAMDs+LlrFb+EsCTSVMYHgmGdCefIX0JB1r8u0RuOhRxBunYlzEUvVhdIBvOS8ZK3on
qq73P1nBV+RXw9Vy+e1AumNepBq1yzxW+KtmEth3pN/Y6GR4ZfUw5VI4Zt7baWmD2ap9bTAnVro8
akMZ3255n65DrH5+dX6m2kg3NB+DqwyBEshUdH54KTcKq5uU7yeO4im7IPfkncR9FJkPPih5sTFE
v3YMqSdKR9yHucfcj1AuD728IT0oUyesVYyEsnV9G2/C6uXN0Kg4f68gX2yp0lhwAuzJyxJmwAFk
qsWM1fmdPNCYwjM6lX87zmVlsIIEjLuwaiG1qaDgQ7bsj7Bf2gfp4fG8Ft8Y43VNmheuf7n4nGy+
awcfv7wkeA8WqbXEfh2BUgdTZPQkh2VwI55o1Dv+3Mg+OA6daGI1NE6yKbjK/Gmf/bfh8zw4Jmw9
T54Jth4XfXJUyQujO5JOUNesfPATo678MBTYXDRueG35sw7J7pbchimyWaYN/v2RGu4F8VthWgAr
pYJNzM1RSZFgunYsp6+eM9rcrhzJO0LwTxlQIX4eZHvQQgrywXWL9cIrLhojUy9jUwd9vlOusmCr
hO/UXtwT8xxTivMWxmsYbMZT0jHJmrjCuY8islNGGEFntn2C3zCc2JnZ6CRtbp44DRuR8C1nOm30
oLWCQhu6tdAtssJdXS/nVFKQhX+Nlsae0TdSIDq+Lrfn2ZemR6UuLPHlWePOQfCQUgxHq/ITo9we
yv5KwDQcwyFPM+ygRS7VG3KDk93tIpi1G8lEDwFS+SjlKxTrZOEY+Ly7BgorYqP/+tXchD1jxsJN
2o2cal6XWqyq7qtiPwcG/ijxCrIBelZvfDoQjvOMn4ooicdHdiNrX87rZyUpfomzPuIA99fjpIL+
u3aj+oNeLZs+6k0Om9NCjG9DQqWB8Ef8wOJ8XM3lIMpwi5Ud+BMluu9f9+ABEEUQuClswyikRkmy
CXX8PQUiwlh4IzH5Ye06xD8RbqnXEWm6TxUjfqnnw2Tj9Oq2JW6LCD86D2pAyDc2sXmyDhU93MqV
jJSLp4MJk/a+rKBAl36AVK/7OHZgnfOKdSGaTVxChDUO+TdLMcyJoU8WIDHgysCCODwPRgHSZaK4
kWzMe8D9qjO9OD+X/uSz7pneoh0/z1uge69JPq1UQmhURuQKt1zg/l4j650zeGU1/XLQlDGxZT5B
Ddkc1Tw46gu6oj6MfFHhDcz/8u74qqebwZhbpYAK4I2yGC+jZc7ac+WTaffjRy7gBWg6aloesZS9
Kuy6AS1HbU1I6GNEtvv8JP1RNpf6tkI4KqpJleK6gU5jOjy0LzwkC5be8GdoP+lEHU6R8zFz9RNX
LzG3XJ45VhQkWroTfSmO+z1GU8ukdAxclI+l3B3Jtt+rNqs4At7uwKLu0YqDruS6S261DI3lW5km
GAJFlPu3BgJ/XDj4su4mhYFVsxkoDq3T/vP9Vm1pqdEXP6GocV/qPSWnVqO8FC3Saczp8uOpfVZe
jeL73WS8H2FAo53TJV4z3DRmACAQXkphDts+HD3fqveeWjfXCwoXIlU9Vy4EfJragaHRCKaqWcCh
RlG9xwY2Cvxor/a6uvGLdYqO5uegXK1tyNP+psX0WSJzGwHqZUGoo7q51AUOloKMfRbgXsKVdlkf
bsjtoNH3NeCPoOtJ+Dn/6JTyPrnkQ1RYHQ90r0IDJEgRUXTjkIS/V33qwziapkm5QfkqOe7e/3Rx
z+VK9KnnqcBAEYsrEwY4JP8ghGJL/TYmHh8nYLzlaoCmPaiHU0EfdtdBzriIYzEiI9pWC3ff8qVL
4GuSXO8zeb4kn6tFXs+oN3Y3PADBDMaSAud71abvVXp7VIyhWRAB9fpEgGPhzvxSIyrqhJPccVjh
l3BJbBe4AXG3Mo1cTE09eIuxxLoCznA67A+ZwxGPA2WgFQb/12T14arJRDd+wmxLE8wGPO/rOyz9
fSfp1Tto5DZkfzP05CPBubpJmanZsBc2qZa2yVmL7FQcKtmKDwM8nojYCnyfsWSYwK6M5lRgXQgM
NhxixBhMauM/GQR0nsGzibAm2GrsalsLUjM6Izc7NyVPr/A9T51DJ6PYVACTmuQazmp1fD3WNLUt
gEHcMiNKlHIhsxJWSu+33xAbgxaDQaowyyv2XyYrKFm+RAwh4xDfUrYqkumvdNpPQG15+az5UPVi
uZj4GWCu1F/09D8odKsout9rkhEAcR+ST7wnmGasKzRNMLuGVxFpcWY/BrcOJ7LldFU5SAkBfNAK
lCaKWcOE8tZGK4WRxcH6D+KfPrSbktFgyHbsZY+YCGaBzM9RZp+cULj2Oz+6WNfIxa6vUlY1Ry/C
zxir/A1KU+kb98zMibmrrzcLh60ujVOr3x9ixsCLOTtjlAnTcA5HYWiVcLznjKQCSBicQ1ZxCVMY
bHsObgZW5k0X3pBsrmS7YW2tXjQUxGSLP3V09d6OsiINMBCLXxcfgAdwNbBIsIo03FEEaC8d2sO7
Lk7l8ONQVk6q3yUtDvpBZLUGbPZfid3pZu8Ss9B6anQF8Q3t603jxutNRWJBO1PbAEY0bLLbccSt
ffiB/8O6fh4JsnkbIzcTCHc/l8YaQJymSLa/l5Z9GdLR40JcOlfP2kNKJoC/FP0puXPTKqbE8gcN
1pYl7aS2jvOZfX0Os9xnCZF5Obz2Bihhpvl0dtIUryLjIdQwBC9Gq0XQxl3WTk6pyD/EcgbEKoze
lozNdniCdxyre5QUaxHJGI2fzngj762f0fGbgUSZVPvIRcTAek3XeS5OMOIUF6a08XOjZqIgwNRw
hJsFrpnb21U6X7ULRTbEBefR/NMg+psZgSn+DzDhPU6oHEtfgAdZWo6QuFQk4X8Gd7oqj8NNN9jj
45lw57q2pHYLDOcxYVe/LeKEHzu4PY64uKl+beMro3qoCi4vr6I9SuMHOoy3eRwtv8GpCKiVg7F4
HnHOXQRo35BxSi161UR2pHjwPCNp9B+dHaOFAMLAdtUevClCC0DKRulR5ZYijmNMidNyZzYCiAiX
sb0tVzvSIAmgrQSgMqReoBuiDxEEBySaQcMOKHGPkIG530OGgUgkQb7nEClC08gSgmPBfTvCEomn
84yfdwHpl9c7fI5LsvlaScwmk7XCtJp2gtgJK6D7p2C2XjEXJXbfAiYMbAAm9GL/yGp2bDPJWRRw
gRrhRGm4kdap7/Fhz+f7WnNDtN0AAXtM1VNgGlv6B3Jz160SdkSWJJO07GU/wmqm3sYjzK7RQ5MZ
ZiMAKodbda1vuCq1wcvhIBy3ceX3Qxuv74K/Lzn29pZDwFk/44/1sC4lSo+yGK/4wXhQw3qK661q
kSErZx80eUFXElu6v1ntcN7KhBotNb/C4XmMnDzKdOy8tesT9Od3wxOM1Fr8dtdhvAnu5L4T6UBf
KSXvChl7D19fnziafmI8nvBduzP1I3RCJSwtupizvLOtohvH2Tnv6HVdB9JjywEGf39/EOFIMjBb
0y0KNeE12LvgoGSDX+noLXKIewj5qxOY4rijBp8i/IBYpVoR6Sy918ZthkqG/lF6neg7sgtkNpv5
OkBn/HyqjxV08tsqplkpffngWQrJQgRF1MLaecCXyRsXv0LLAb7mn5zeRhgsWH2kYmFN3P8mDSNW
7O9O3ZVArN7FZOljO/I5yZSifgSMfNqkGagspzfc2N8QWvEXVuU8/MbwvTjfGCoE+SiZUFkkzrdE
EQe6bOLWQZq2eyyg1h1b8/sSwufDzy0ZLXvPJzlsnRdis/ekPIoKQHGut/DlCwjbUmUlOvlHD7F9
v1tpDpJAvvd2jE2KxG6h6J1ucLvLRtuwM83bExX82x1zHPjr59UimZ77sYHnWiOrNy+pUQUQm0Pa
BPx16MARFhoGul7ZM+Fr2eCp05Qha/QzMGg5QwSnwRm6vTOBwxPRDqWmtTdP2Zp0Uwpkkcmos8wB
4RWEEeWh29efarG+J/FB0ZbcyN/bl1Vpae7lcuGhmM9i1WBT4TU46vMzUX1Ixk3GqRdL2nZ2vfYx
4+epjeql2Rg7DpFFuedTzUdw0+8g59W5i+FtHmy78UP2iI7fDME8GChoW2Q2cFtDKMns1ojgqMSH
Eu32zlbyZdZATH++DPdgW/5c09iQ3VPdXfT2RozUmv56cOedWpo4xuGQdp603lvQ645MmFCbneQ0
CX5XusHGwa+0hp5/qZbUaBzVeyeakBH3kA+5pNlbxf1pMm1cDRilpcypsr4e3d1qRtSWqyPQ5kdT
Xi5J8fzH5l76EE9UwWfb8oTaCihRwr1dVwc4O4XUakao32Ud3ue7xBuc+qzfKGqu9NKN1TB9H5PO
FsuIo7uor6S1vIc6whbLA5OIMEeIVhDhVKE4zS3St2nHyVdVvIAbL9sPhEKTpXR11sfeCYJkANPE
J7mB9GCPvRbhbUhYECBpNtj/fdi9AeIl3oQRykHxB9NTJ856Cbql3QFA9sUu6asGyAhmSEAmP2tk
V7eijoIo6ylSgmkO5OZ73xlIkZXHZInD6VE1QuvYkdOTcbhBsuU16272BgNIHqLYZbctDKg5S3Nx
Q3UApSbLJ5oaKw3NvIWuP5Tzq7jqD6bdQE/KKocC2vo/cgyt+zycepkrmW6UH9Dvsk+3QmO5I1DJ
OWo1nf4s5Zrw+XdAaxWdz0KLFY52edrs7jQNjrBs6NJMwtCyx5GigUX4tLKvooiH8t/dJXnoZbbj
Bgh6MfB0If0TCAZgwcKvkK48VSx7rf0rTFiAkic3YC7CBQqJ3f/ivDgMv736hBBoCSVetAAvtrQv
XFSql5Q4e5zsKR9UuP000FHekV4vAOVnmXSQoA7IS7RpXcWoa+suu3e5otPIoHg9lit+pDjVF1pR
za3JWJ7dZHecMAbi/6jkroNDjCzgxdCWLJkvQxiHDn+zkka0qx1R/qu+mfAZYXIGjek0kYsYxZ6i
6M/5IwMaY4c7Pa2FaDvgtP9nTGu2Nn2o/7AuRYmNiGWIvdwBU0JjykhtlFhlBDdWmsy4GSzdxot7
HfxT48Xt7knhqxjOf96t+hcVs1FS+sKzdpwF1IonhRKDXovdAfpJrVZJvGYhJEEcMKPrI07Nhdi/
EgjaiQwJsoeFiz+d39iYUrH4y5fK3Dkq+WVQuvbIKTxUhYePOK1a3QEuBPY+UhYMVOZCNgMGbHUq
Jceyr2Dqwam5ljJsPqHEYsmVFx47Sj2WSyK8i4scO1LtjcutHMxBxW0UI7tGp2hqeQn3ztiDy2Vg
Z8E2rvu5s9sZc65WsivekmBHyPPjKA1iOFEjmmp9QAX/TbdpP8fiDF5UMUUF5sxTY4Sl7P+iMTVh
FCbJodlQ+RoxliyZIa0jMf2PPM0npF/71L/ygFHS2+4NPADIJvClFzeB2TxS5wzBqGPh4MVcfhe6
BqlZgGUABFL4/jn7yjMci1q8KGj7QCs+r2QIeDDkYL7k6L/57CWRjoccd/R11zQ69/4h6+JDsSt7
P8Ovbyd9s7xJ6TpamUIzP0fBHSQtdAHqclXEXAOmPQc8JECeSlkUjMUGh3QpxNys0tvvhHh+3lFU
WE+hziYsP7lrJTuppADZ8zKrPts/Fy0qyCyMTW4galNVfLD2Xku5lB6pB6gEZzSCJ3uuCX8q0p4V
ZzASRok0daFMyumUn68vAdPr6qGpvFxTgdPTpiJhmJTR1TiL/v+COKhnVOYqtOBBBLFK+rHsq95d
rwSlpKTDrifeU7vZXFBMq9py2EJSeVvFhTqBwoL/n8ZgCRi6pNvsg7zPm8xDEqUKcv7CvgQO//3H
USCbpFuJ0Lv/G2cOLjPPQMtQyQ5eftaQ86sSiF/mRzsQj13SxB4yazQS8I+9L1ej0tayvQisMitW
GhSc8uijWGlq164sMt/ZpXCXlbFNLtd5RaFa6N73z5B8WRTtYCXpSL5JPHov5EVj4mtYx3yNYU0D
uynv4WfHMKXAcR+Syr/Mc2U7Ekp+CF/dp9IYz6KHGclSwfdl5tIE03BV4/3vY9H11wyg+QsvNvLX
S+iiGcnYtYYa5EJUnIujSd0lBkfpDHHMzJ6bS7IiHxuPBl6insZCjxvsQ4kodiKB8Kdba+bmRf4u
2d1bcKi4PSFxoPTpVKTJg/G0XiiJeZmY+lrF7u7FgrYnsfIDXQ0X4L5uqPeFC8S1laM6ANfMGqTG
h5DyP3XRHVCPGnS8VQvOv/uZ0qjoOuHCy2wUMe3TNqFzAMc1wXZZZJcmatN0L7udmhuwNj4hcQmL
8205eKNLHI67cz70XvxIjsyrmohc2yOw3a00dFnSzthO4+5pwSI0txkAOb2iyCF84vrqFeJIcs8T
sPyrrPeeot5cAT38SMAxU0XIiSmwcRP/ed1oLV24bSzhNEaZw4lrKp3/l7RMNcHxU3tHwvEV8tdn
c2B7cJTY8mclXFr2sU6t/eP/msO3hdNJYZmgP1RrJ0yy1NyteEUC0+O5cTrNNm1Js5nFPPCh+WB8
QXaR4ADHyZLnnABIKRdJh4tJLaSqbaLEXT/89/Z+7mDaE4oyA2pRlojTPgOJFW1h4AhrGQjTA/Xg
tequ9ReCBucmar4g6Sxets/cmRHlp7GgKslCEp1S9Qv4cPR6e2Qso8+EtXhYPSYS4nol7e0sN4To
ldWmmTDCIUTNsMSCWh0vjMEH8AbUmJ6W8Gqc8mt9UOi6VdIPR8c1xFGc6DGXnpV1aRWj1P/VuNvX
c5VAVA0RULahxdYrXX7QK+17eoEmQ6jg0U/vjJ5pjTg/O4XyglpZzmDE3AlBm245gdH36f4j5mc7
8UYoSWcDLqq5X0W6nHENXv/AtUSMWhCUMulgnmByP9Z8BYHBi08NMfcslSBsVu5MRV8e1vs0/QTP
j3qVVtKUm3kc9RHnUv6TlS0yuvOApIDNpDSIYoi0gfl2lcomWE3rZfzrFJp+KHfbUKfAcGLJph15
VzpSjJHq+REZGpTBsnc1RduutNTcdi7LPGBatqFLoOycqx4e6oljovr7nNdhV6RfO0vPHHL3FIr0
1xR4ZboPe41wDDIINvaV2yCeC+uAzmYTx+v/ItrR8tNFqHuEEz+QPKi0SbSkUWRAvKHI1FfI2alf
Qgw5EWWdQrpPkqkM/X2quwcRQD1IRBJZKPvgsyIYoIxEJpEobx+lcYa5NEsmrc78SXcYefLweLve
LtLuhEsEu1Nda6mNkGQ4+qHjsAdjLiVTEAkA9hTUHtrvgF6sSB6tmrHCe/VihUbafsCTb1tSw4BF
b7xWhph9iu5UWa0UV8Zct5zlgyhl335C/ywYq6vKmrRf1aVHh27ZI4WXHXczyCsxKUZDBv38dlWY
SbMaUpYiVvYSfwtI5h/quT89DAecFlAcWMQ6IVnVymuypf/tv4nTs4+TB75d3m7XinYKXuCyV545
24HDyq/I1Mt076s5GszIzGz0+XRONVOQfjmx31V9FM7bAtYk5XfEGShzV/QbRs5ERVn9+eHmQgGL
TxLWomFzlC1MoYrJg0gmTf/r+liZ2+OmtGbsFvIggjHTv/B74JxRNJr4C5w4KROfrHOKKHixc1nc
gP8pkgBZBCD9K7CuiRYe0o8s9U7f42zcn/9Omu+PrOL6SLKcfC//Wr09qo2I8GTHMVsdoM7NEw1L
qIg04wtbBfx+LJ4y2UkK7O/9ecnAPP1wP0ptvLQEEOlXaRynWoDmebfOexm5JRuC0aoD9QzBwGfy
w5ElQNqxAYGPVHqIjX61UXPMYZCahi2IZ0cuYzrZXTJIhR/33pcO2I465mmeOCdPshFISgUPADee
PzN0Lr3EfN7JMP5E61bW5sUMGb2MfHaz75PfwjdC9W4MKG1xFj1/EBM+KRXKlp5c1XZysQJlm0u/
rqi5xez+0JwCzMrCINwO+E3w7KHFUAoGMy5Wnf74Hi+EJBjHLNAST0nrACFsAMFRSmiHeKpBk9Ou
vC/1Ybdh80sZdY8b//xeoKXeebLK6exxi/5b1/7OYXz4jn7vaAVumFMIsZuFlJt4ZihfywEcKz5u
KsXEVewwO52X8b0Dm7uggAVDrj/fS6JoUJ+uOgn7lgGuzWUtcaBGfC1wmB0E4K9jNa5kLqjSVUgE
BkEs1aPWucVgNKm2wAIJ7IfltjC0SBjvHyFVbwfR2fC3HE7+WVJgS5bwLCLn4lRyqSz+Aaiw7Wmg
LjWZtO3WzbU/4r0USlXhvQB2IcLuqqD5JugitXrI4p+TIoIWR5rc9gV4gqWAp9NP8zvMA3yaO2Jh
2liLKtxzlD5V2cylsh1mwtPg4Ajq6Ct3HdpMP//sJ5d+LN+/K61ba6If+mTOByAz5BzMD6PEBR8H
1pjfLq9HhqKMhOuquxqT1xxuMEGOdFeK4txGuR3LZGvmF+toFTBsBUo31Wd0yZW5EpD755dpbILA
/fmJS0p6hHJ4AUIWuGtjcGHkB0RrjIqnJ4PHwucJw8PXjtSKVTU4mgq7M14VNDz7TPoB3UGY0xoa
S+97huYZ+IsDa3iAUhX18DjOHaRXQcUUdEV3gCfEWiHsCdZ+RXRTQJayo9sPNhky7Y46hTkmLxIM
F2S2KXrNTXqUQ3SnFfGjyF7D607g7x3OBWnsv2jcOaYlvoNn5okf2Zph/h7YpOKo4M3PC5KyW05B
rRHks7G8FG2W+8c5WgCK0xwaqTWstTtvZJLaZEi3RI7VpptFJzXEx+BYc5Yg9vdvFEO0tIRmpTev
kA6eLU8f/Ahz6Nu2HGHrj+B9BuaAfyO6Ynhh5b+4GXcZXWW7I6QSYmUUg2FbWuNKtohdUlpiQgLo
PVcDPpezDJ4tYcYgdbSdXPkwOSa1b1paQ2XltbImeFynSD9T0xM8WgLswr/R193gj2t1p4TM5d/Q
8btg6TP7LdojK106xjBj4OIQPeiDU7j+izsk6W4NMV+/PnWIJP4PqszMLFIGA955aRbkcCJpc9xK
zm7vnz6h78CGLZZanHfrSgblM8QkjRJODGDxTaDIpXI+Qr3viQJ1OtXmV84QLC32Ia6mBKvEHuZa
GRDSbSTOHLMgqRp5onoyx+vCygwwyC4+jBKlsG3yqf4PQchZ9HPwLKt1Z/pdtvQB8PfQKiDQfCja
ERaUSl4JS7ATm2xRCCE8L27zh+va5rVWGNDV4HxuXVdtuOIyGiJbfr3VecXAruf3Ko/D6/U4f/D6
iIblB8X2gs3TwMVXNuONUjyTquOrLd5vnFeyVCaSMTK902l760tkxr/3y1U+kkmPRceMZzV/9F2u
YAC6EZ09+G3FYjYmazyYFTcr7vn062YXCtEpkhJkfwdevIHbQTHwIyqlPTia34qSkw0yMRSnmXx4
HvKplJlYttkO8T+aNuIH4n6P6HPna0o9BgFUF5r5x9jk8ngcV9PoOare6uFb/niBPYoi7VpFnI+e
5rtW1SQ+Cf6+E59T+QjRUpqeioHJY+PLZRmwXzI05L1TAqkoElO2QAJ4z1P3GwliPGPLMqANvgei
S2WygyRW8YDtUn/ZpZSfkGe2FdffkELKty8oNQvsfeyfe7F7UUcn6e4/3VL5hT5+NfPe0X1z44jR
HMeVT8jk/SjSEXOB5jK+7gYEEYld43CfPHzODOvFmB+OwaOSrNy7g2QGsVtHlIiMD5AresE/F8NT
lWCRvoYcbCqFiJjr5xwnsVp5gGNNgp8kK78LU3HosX/gmq9xHkHLk5HIyXlxHmjXKu8YRAmTvA+n
biPa0/rq+3kZsreFv33t1FGJkCdpyGUCDSpkFl0hJCbLGUqis+9i+bJy0S8NWdHMRVoh8LlFE5MU
VsZblMRH8wur9/V4IQXc8NeXWkuzhFiKHi3YaiSDOlUA+gColrTY7Cm2OyaMP/tMmeZAYX7qMjoB
4LHtAXNJWbSocl0B4LxtKtQi0gGbPfCv/mpwMxy31AmeC8AGZZc84NkOA8bRv/oDsL6O/dxq2N5q
5qXJGl2hW+VqLfhdT5v76T+5vnHjp8Sp+TTPWM8J4hEAvlnxuUcaQL/ha6IOkhCdZvLyFXNeD2Oq
XJCRS5Ot2ZaFSN4SOWWbkvoh/ps5k8YEMpO3boRvdC8jR376QJKlLJ79ht6quL4hlzOl3aoDlvMA
bXH9XmvH4BQPW9H81HK57mF6sAC0+tII6Td3JDKtaiBddNx/qoO7WbqhBnU+CNhcKiXaFipoyN7A
vNLptlVcoiDPTTDsTLwFi4oyohu3Xpkvx+7T64XgYzt/VCWMSSNAsyvdaaVvq+PafslTRImwNi5R
sobOkgKKojxbEtOnDmkKj2hlEp/D3IP8Ah433K+jfqx3qX4ZJoN4vP1A4Rn/mGSa7cCZ4MtrN4e5
yxr919Nb9TzZMq4m4tROJYkHdz6kHGn+elPy0eHO+IY/X30vkU5exMhBnZ5wkns1w33BHiGEVB6j
m1OzcF4yqx2zGPnA0j3WOAm5yoVld1r1rgI4gLmzTAtvhk/E+8mrBG6mTlvvJ/pg+ifmxMs2l453
5rSoSEx19Ty22trz+H+QUo7cfX5ZbVopavYI4WcQztACEpEt3QPEmQ+y90jwpCD3X2H4EndFuTO6
kKiYFK+sWFQgFL4aYfXxp1qjfRrzDNoN34VUcT8nMDXsxl5PE0D/wjfaSbUzpnf3ulaROBWwg2NL
YuWYN6Te+kOpy0mRKyXOipd78jx7943ezTbb7mQO58d6tSthRm22ZScFp764grSqhY7jMmZ/Kp6b
gGo6lzan4ZpthXWOPG2srqqRslQyC+SI4jMwf2CSPbsq+UGCeCI8piXcQmVwYs0LriecApukMLY3
AKenHZoQx80tbeR/yaTvJyKdm+h6LPGtuYRI+73AuxqZEXddIF2EKF5TaVaG/Nl+JAzdsjr+vSDs
TeELcDB2YNr+bWUo0ncqo+MXL7v5aCWdSRpNmI1Ie5MMudgktds+5l/c23xnu+uIYCruFrA8/ESR
KxHJFDgBuLwRmJd9QQS3ugAMbaPd4x0xmf8Owc+HpzPD12O1HY/M8K1d/p3D00OOnzsQ3K0GFuP3
4Y+EINvX327Qua6ZXZBNGhHY28OP73MVY3URm+nWS04pl7y4WOhxd1SKvaAX/jl9l2K6Dnk7um1x
ilL58/TJRt6khgkpngAdY4fU1vy9C9F9Y5a21C1gJQO5IEvWthLGk+K8BprKtH+OXBzT5xKdlTF8
Nw/iQC/62yf+oGVOUkepEB+hXlrTLH7Wtx7kpRnhH1MdDG6ZmvIpmUQDUPCPxxKXX5CKnLO0Q88i
hHntUbHWpVqPZBwHNRxR452Mtuwt/D6/CV5ADVLE285jG4O/LzLxz9wsGe/Mvfxs2p1Ayu58iGt0
qPNRf5MexajaHMjBaTg+XxQQIq7CSHWmmLKTlpWRQy2m495f9XKHM6nl9RPWjWvdXlD5ZbLi1+qL
KsIdIxit5g9RcDJZlrO0mdSm9o0L/5nu1IH+uq2hMeIuNMMNNCBm256/3PBux4kuViLHKqXLjXjR
eIS+AUJo59KPHoc2bUR+1eP4cBVN4VvjPdiBxanXES4Lr2o6vPBgc/YoD8bkRJlbg+yxkzQqU4oa
b7bs4JijzvzazmnGjyG0hZDd8aKJ46BVCqAKf5IxVPTZCzhNLxF1NwyDeYElSePHBpslYRxOWDKa
UCj0KUh6BVxAeDEhrzEkVt0swywu8IXlUDxjaKK4PviFT4APLzkc3fey9+nO//MEinc1R1dTL390
c7BCSPGvVnHVCnH4coEqjka9aCf1HK01KZ37M3Tyy70y+FiR5+YhkHG1AaVyAT8LMxs9pbqxPPCB
hpHw31rCUnqzRyKWYVuYOGN2XTDqtOxwLz6RJgwBuv7JKGYndt3x+GE0nzoZYUOZoHZpVZe3PwfX
5qLb7hPXPH4itzQaZP7F7p+7C59tozYQP5Sz/JkZ6K8hl+GpyrD5MNq0cr4wDVDGVGyUcHdYFEvT
LoVkFbbRujpsyrQm4yeqyOyFhy9DSiTS8jbTT9Bff3O24WKyG9rSGfjvQ1fXQrK5gQE93f6XhFX1
In8vKOlOjxQ9rg9+e5Nks95jjZ57/YRypYH6K8xGjutoDnMfuU2rq8ZiYvfrp43X24Lw4PvHsfCQ
cyseHWZ2AOVFCd75ptXQGI7AUfLzLCuc9FY25cx4lPe8PtbNuoVuXZwhWH7E/WYpp1TNpmeP2Mqp
sGsKhUXf5jlNaBnnupmVyX8Rsa8DQlkg44w0DZ/9tIvibATFXIXD5dj0/Ru1J1x+Z+39X3KK8le7
LC+bMz7ReWiwhHtJ3VfIRS7XRMfPDq1G/6CcZAPxbY9BqUJhbtZTwK/1CoXxgrl3eb89L7cVofKp
ZhLqto0irKrRuFdSgqThQPJsGcfbYM/WSS7nW5Pm5GNW+aiOwGxg1110dkG2AXe4DOzOBmOKKrsV
gH6UhwBPY24FLrCir+VXVAorTmB9g0m9mtE3Ac4eZKOv6MYbwurP3JXLDnBUiNOLp2GVnGk0qeZ0
vQtR9y0UXDk0v+mUhsfVWjOIk+wAUidjZfamFu6KvdoMBt0C2963Ju625QjWE9pSD+DTvzcxJePV
nrSwTdNbs8YC7ntQz1QtX0/IR3qFNeJX7xwZoru8LQI+3qBYwfGidLlp0VeRhrbDqP5VjYquX34B
/Fg7GIsNaQkSQcEIsuL3pVVyXvW1bz+OrtEsbfJk6unTRpxIV3ac2X7prMwVX4zELy1VGyCBOTYk
bjwgKWod7HtOSnZwlMY700i+ARNk+3pdXwwLw7Pa9d+b/s/u3moHHqaG2IrG0MsCxAONDf0asddm
900ToeAiqy56wn/Gza3GWt904J9fMhWt0YAfbFvOTeXpNg9tCTLEVh+jUZlAmXWzfMKQj56G7voV
8QtFF2jNrC7krQovKoohluxNTEZoI31dcaVsfpIK/QLCkyU6VvvTp4RaqJpPK1O4+5xYCVB/3QZs
XzyFxVhmaE0wb831Hr7LkjMtMu6PE8eGSjt2U7NlmfqmnKfEtumbD+PIo6N2C0VEp3CSdt7tI5Ij
AVA8xgawbCe6rCBOReOubepxx4sCA9li9j28sRs5najpV8fN0n9QiEJqnp2GaPOIkaX3jI+nuLDb
FcUGOqNfSlB0F0awDAlmIg8GxD7VfrFgt45H8RR5bmz9DJuHAylxcss8v2fbyLIs6yUOIBpn7fg7
zexlnoZ7yy98axm+fmnFMTUzSzlFYzqiagj55ySe6OpOh/+lSZ2NLEnIjLi1YbyDD4tHIpr9wtFW
geAyTKJbQbcg24IZLNa8634c7Ny/ofs82iilO5tB4pDhSMtHzj0/jWWPRspySDq14wH7jQemsd1I
Bc6srwN5PcsOWEAA9ydMMm3xjrEob4f1gGJpejDrL+rVGYTlPwwmJRVzzSh7RHJKNM/T7A+GWk9w
NNN3Ykn03NjYqwSBb5Gaq9dBsEbeRIJ6eRsHAX8DRClHZU619uhQucO1eVMFk0Xq42CThdbqAgDj
o8gKBkJJ5s4DzX6qGxM5Hz+CJLteyvK2mopdA8QtIh2APSMAHsDzidWPzzo/YPp+4BsIr7SI26Og
CvxOelkbcakFimu8in7OU0kbWCvLsokzlaq1KKYr1GUkHvx9h0/f/vJoXl2yAXnbtCmWuuJ4787H
ol/jVoxFjWSsjAOsSjEarf71hjVhiB8uJE90Z5R+SEcviyGNidmwCVmAdscgDmIsZumEi+ivaF9A
FJ5QVx4U9RV66iL4/+1pgVyKGYRKKvik1YQ+eIm7mc6dDFFDWc9GGC4gP7Atq6xEiQXnfPZyRYHk
OTkLjJm7F1vKwUpYV9wNaV5q217sWBfgmEBz01Ec+C0Wwm7k6YEGsNqcHZAvnfLDZICse8VpAGUI
VLzgcomWDOhigTyEhltrrYCEa9NABDyehvAUIaxzkYwPHTaGahIES+Lk5t8g+zglfIkV0M3ryvaJ
Ats1mXPw+/9SByl7wqByqkIdkM9+Dv8tj24G9vYcbQsCWMC2qMmQd11kwjzb6hYVCU0q5yQHelQU
fyPck/UgpAd0JX5VjFxyPJ1RYWaK1DHNjj7NRi3X6VAI23saVhcx0fXyifNbIueAZ282PncYkVBz
PsvLmIjsgH2HkbUbNiF5/dYx4UI/5BMJgw4uTNnWHt5NMRl/y+YHG0BiWV3yxFh7VCE5T8FFNcPF
mJDI8Jp3hs9QKs3uXFvJTwoxTYVvvWHFNWjBs0uVwJiJXvv/93SAcA7qkcuKWifBYyenDaqaz79r
Zs5BUGTe1uS/v7CimwQwEZXB9NQt8C+M3bwO99JLLFOIG/tZg8jQV2EgYDjiCpqtPMFxsHexX5hv
wsWTFs9hzA1t9UTGxKFn9Z2ct/iLFqiRaggG0nI+3W4igzx2pJnQzP2CxDRqyIL3zbmkm5luP95U
4gysmf2KfNsDwhJKoZV7ahpNQno2nM541WIaltQPhWfge5tuM895DI8D8JJ+aK1oxfHHZjEJ1C6g
AD4lMDX8K0Ka/yWfpVrcSU6h0ApxXx+pF4fhU8RgjSSGE19BFkXwn8gDC4gRRe9KupoQCuzRSKgR
7f1ffLzPqPZgYqhtmjbakB/OE1MzP7XmlySqiUL3dEfpVhFd1hxwtQgt26gyGOCvPPtHY96xUwtY
o4/AMheDHDtV4/LlHbzFFfVst4/frfaxPc3j3f8Bn3EbroSff1VI6vt9jSrt2o9/OiqUXQUEY8bK
PFeWW0pco/pJbQcNP3uoMRHNKmIGnYM/GSfggQxrVODyY+qLjLQl2poa+ErLifwlkR06n4caSSLw
szx9Rhr2w1RBzbOYRxVdfHaHYw5OQeHo+92Dsxdvue+wVIGQJVtjcSycS6etVuRTgiaPnk93oFrH
pj338kq30gILCCgtFd9NgfEYA38Rqmi4IrD4NrDk3iUCFXcC+EtB7J3czcF3O4pUoKvNdBHpVKoO
pri1i+kyrWaK79uGcgLZylMc/dzi6G04LLdZaTcF4W8xJmtD7o/LrCNSF0n5KKjD2vUouDWPuTex
EUSdajmn54rolJD4BGgaU//QsaCFIS9NvrAeGRyE+OpFjZHfFmpN74unV7rDwbgERnM+eK3/1aPN
qJ/bThvpfQXoxAlO9e5UbId7zHGm3Nm0DDVx2JNuMrV7jmLK7gNBstnYQHScyV34Ojbnwcm8uO1h
o8qGdhI2YiFPFw0Q4mGnNXx7lp7E/DY+Nm0JZt+k+IgtijRvYUvEbnUq2TVUyUkwcSZaUWaZaYgs
xBmkcn0kADL7SWhecDdnyFCdTy/IxlxYqgP9LDHif2qdNHnDoAdAzDk3wjXb8jCZw/fXA4IRd1kJ
qhVB7d8n8wWkZnKGZF8LIA3+EABXTK4d8ig8HSsWkWclJF/PqxU5LPEGk1tbOnmDzlknbu6rvUxC
WSnHnJyAGpE48czE0rZniwgZlMzjNeKlBIgrSern7naV+bcDvbimPxlIv50YnJohkNjVxiRK7BOp
pNDYK6uWvNfHW2SwfuwrcZiYVaBRbUMUhFVyqRRSlSZuPGoq1MfrPf37KU7XOzsgUJCIQnYzbdTE
Sp8L8NUCfyEDVVNf3RPh1JXQg6VR3i6oqKvqWW2oHAjNTey9bQvwaiEkvOxmwlyuYYJamI+cQnYi
l9yaO37aLvLT5U39AgoM7Bg0D0pORMMaY4VTpu5nPSZX2114GHVqHCjBzbtnQo/jM+Aqn4O5Bnpt
MKuv/SHSsrOAxqrEmsdIZBcRq60jdaiX79D9rJsSFZUN3eT7L5aw17cD/nVgzeKX3m6o4GCHx08o
jaGQuEnKTf5G1GPfm/VtKGgqz0dXsWz5voUPQGAES1hjA81jTBw+w4UFYUmtfbpYuMMtH8tua8Y+
LHI9A/EeK0VPDNPiuQDr9Z967+Qioymv0WkZIXRRh1qPYq1+U6s3tyNPQGtD5aB+L1JwpBMX4fPM
naAbiErRvhvdJ55bvrWb23WLIapBe4fqPmyNZY5v5vKog4fH/Lj2lGYHEmRWM49czg9F2G7s211j
QBpKFbJKT7UYVUBfjCxsvz+au1W7PoUm0xxjwzQfvc3c5n/Cy0afV781eTjlwYS7hgNrusyICHDL
DffDs7rSo3r3wezeCk2c4fRvwJJfR96hWIZZAB2s5h5NTHxy4xFnUY92tStu3TI7mbC+qYItje5V
75aFj6aRJPVc/+DAi522l713JTzqOiLjk+ZSkfBB2gcCNJBXE0g7XogXws280mj9xluQsqIwBvxK
kgHr/yQeG4gOTQWoJdlW/DMOy4GNuBLknYY/EXilLU3XLNlChtBIJAJsTHmxUGYSOqqaELIDUDtE
M6eyfwBaNsQHJoL58tAyx1EpiujBo/iEMjSq0AoPCf3b2QTPvNlvROkag4y+f9UARZxhwXKK4x8K
7MElJAvt8AxrRoDxD62z83aDDQvc3PDQuz3ZeCbaT8Bzs8PrwZiCOiHk2BB8HRw/RDXesgboD80U
KQTXZH6P2OBjTnKycSvQafiWeuVhEBT4xIKCKUZ+e0mEXeZ+mSOP0TLXLQiYnMfKZeqbt+7llSVL
dZAMJSVQOs2QJ9TuXU1/P73TBsqOzXBEtMYPnYyPj/NrI3vkXd7ox3D5MfilkVMhwTerskDrxGHS
KDMNgl3VQjR/obbXXW9q07pH6yD+1WDm+nbBu++VImaS2M3urZifKhesEYd+PURwgTqvusoZYV40
9joYtSZoio9lrE8gYvJruQEFotRHStsz7N4Gx37E5NbUDI4pqYdK7dcXQvXmUEBA5EJxMjrukzgb
qEz5pX8ZzjDrWeAE+WEM1YLtsuOVyRgoMSUb76JRrNGJpsAdssJk/ORgrIREV39vbfTnb6i6f+ZV
SPgFcLzuTUHhPgZGgSxGVnevfU51H10RxjXblGvfUAUTWUp801fQYK1eZcQDj+eDZx5w0cV9WgBR
qdOutATdWyIcTVEljroB/D5w2me7LTgbitLlqhK9jgFEwXWTfuMdQ3WYOBPjCR4m0P9vWlxixHJC
+OPBccBxxbYDwV3A3oBNaeUrWDajxKvyZEaf8XyEYaf1X5qfTKabRkeR/n9hH1K45WglvII3Ru1N
Z93vDYHhqE1RrFnuXnw5tF6QpqYcXnthnxGFXc+u5fL4n6b04hgmE6+jt7b+KML8cfYCW0h38Oga
pEoRnCkwWpZgiZeDc9d0w75VxawhOWJPsX0CHy+4ooEcj9xKX0vPLQ7XPPXnBbQCgWNBBamBRkkz
FudyAFAQmcJ1J/tNbSZcNmHQoqEpxGFsGwV1jfSAwvLT+YZ5L1JPvPssJPW55Ow65Cgb6nYPlOZZ
QT/fjqg2yiI4zZrxP3usj1Xfu+H785ZbTCTtFaxj6a7Yrf3+Y+rqawVLBaTQhrd9EFjTZgDdJ4nr
z68oFXRr02cPcozJa0LfccL9dmMUuGUirOel/GzEfZCkYHQd9uUQ5J9tpQW/NqjUOUb+P5m24ctx
IzMX1xIwx4zomwZ93/t0HnzvgjwHu5KRG+xCEiakPoCGUTTobzkDoiCtQl+wf5nGwCrdDcfPpr5A
C/EKMmXV7z2hRRNTz4zuzOA6dTSm4ujwAFlfXnIGbhR469nJYpeKfbyGjz4lt6hWCZL8sTN5lzlZ
I7FDMAlu0kb0kFFpVb3ArJCLdx4Md0tAGDRONyDcZgGdG+hEzpFQ+uige+I0KsZYKqPspI8ZhsSx
720B9oa2/UmD10Bb3ZPYr4Au0nnHmV6nZ+RK9RT36K84GRCtIEi9LT1ojQ6vHGOuWo7er4yxY3bl
Ji/AeDnRaON0eicrG3Ihe7TGsgo3xYLy7BR24SoCK9BiR0Psj4lCd1IUu2rGqwOr8k9IGNg7rV+Y
cDHiN3FfkOtCYE1vAHVzht+HlP9gXfMnlLUQFUuWL/cxI9Du+XqkeUxCt6QJI+ZY2LY0p4EaePiO
U1OhWYV2pftgXJ7VASqwDa5R/taKWrz8rBuccM1QDVQdy2CAJA+Dyk+pufc+xTiRNPKRhHBpO7BE
+FDl/TgXp9zny5wkHP0ajdnomE0GLtYm4uGbL5+R2gmd4l7O6yg8xWw/13vbRl9zA9cunfdK4Ym+
oYC+rYa4QhFAaEt9BdeVMUEiTCuzSQwkM62kphCA879BrYtaBFCUMonUAfd7YBta9fp7RffpNCFo
S46/WoRlW26Laz15Lyry8wTLbIupN/SnOBSE06z9KBmVb8gNz2GRXwqnPtJOGcPd6jhPB8dbYMsK
Ys3ib7ZcagfKhIpOSrXOQ9L6E5wsROuD3xMbijNQolmzvAapcyERkTns9Kl76w11rcLiY9x+Oi91
vRVZRUxgeorgjbRzsMOUV+hi/Bthn0HkBdxpkWPti3T5ag7dNGhZuAMng4LjHUht8nmrm9DoGefb
z58GKSljvsb2BwsidSMZdSkPeZqUIy4Ht2UlZrUFm57Mq1WUmLFAY8STZiDp6nXw3C0NO6vEdCPS
g7te5eWCzDyaHuqFbyJGlhuEJCd59tPPFJ0ich5oxL/W6FikHVCh1ds60ZrzgKZW3FlYnZPpOS7G
C1qbcLHaBK3Iby+KhWu+mhIP03miDsSGO8lXjnE2yQ2d5tyj1kZA6cz9E0HKECqJOa7vHloq1x9b
lJN8UsvZQV9qvvD+sRnLI7P2p7WMCtxKIBR6BwxxigfSGpQYMj3ude9c1mOQtfKhAGwlmcoYt73c
oer9YuAT8/GF4/cNUDyG1t35rE13CBziiM9d12PQ08RvUVXEPzOFsoTc7FNnYzAtRtB4HL2VSgeP
Gw3XDWWbr05iUNrfyAPJleHxPpeitw4pOZIjmRuusUbzIycKYqQGNvYc4eYx7KTb9DI1TT0zhrYw
L9pXNO8fIw4YQILPk+A0t2ik5cvU70l815fHR/7hHb0lbBVrJYgnSlkxrJOJLXy9bzX73cUBbF+S
H8Z+wLeAqj2lc4u8gnX4LYxgYfW0g3Rk50rtOnTJDk3blYtAg/ntMpDHpZjxOKC7+rLZZdW76vtc
pTEpIFCgC6UTo6hzvGJ8t1j7xbRqa+ryoJA5F2jZJF923aqiDuO2NHmMNA4fOD9+yaGE90MxjtSE
C41L1VN58S1X6uEAcio8noAh8o6DZMYa32crZUOVEj+2zEWPq1ySkDqHEx7ej+UCcj2PzwyBRmCU
LEGDhGpJQBvF860IBMGWv1HchY38HaNSyUDcLR9bnWtrRNdrQsoNv7sznZCQyZewht6QDrUBvSHf
guHdbGJcnsMdMtgiRLu5dsVsmcUA5uDn1OWXOFAaBh1KPIJEipg0/tR3CCg7qKqfoA1fPpA4hSEM
SDeyxtplCTh3s8Y1q5YMVV4iUoHdahmDVahdjMpo2U0ymZk5mApcxJcKOdggVCaSH5xPxYkCUlfF
/9NYJcjqwNkULt8cP7Zyt3JkjtyuLDN2P041NtiNwJBPJD/aHQDsADO3Ok51JaYrNNwcPOuJIwvm
fI6Iisr0NoFR6TztVbg2Nl9feAxT8zz2K9QDWDHRqTaxskU6aEtmhBOB2MgQNOBMQUq9Sri7Mjy8
CN5jWVwBrLPYeUygeSPQQ5jynm1H/vde6iIZ7vZt4JJFk8lNCN2U9EjCER3cIgU3tHe2kb6Gr5md
PCLevrtLKui73Gqzw/s+MR9og//NMOBiy25guKUSIUvB6h22VtOwi3WBEg95y7jyvXMe1Ki+WG9n
8k90/OsyQUpHMAyyEB7D8uAE6rwL2+J5B77eLyNvVvx7RBRI/X2PIdWzSADZy5dGQmi5fClhQyGH
E2j/XTiS2Zj6jxF1FzCDToZZU9sdzw6KHZi5sAtjyZDnXbKbDjloqlaVWGWxuBah7Co7blFitk+M
Fpuq6Ia9fCOpzPT1QOhzaGLoMxI8Ns9on1DN9PIHMFbWhXcmN4FBrKJRWrEwd5PLgUYqvdjR6ORn
Q0RJCNgLfyDUgW210qLdot2YK7Qg9Uy/jKnU25yNOim/W290hNOrBsPgT+sjwfnzu5cdItdLVaeP
qoCK2w+RkYBdY5WMRQFP8zCfoRrNyJlhU8M9K7Fh0te09T6iMgQX64zbK9EUyR3Zrgj9VV496F+7
1YtQS/3k2Ndlg+X5lZpHQvvUtY0sjNYPLMfONRgT+eFxU7R/ek0RLe6+Tmsi7Hf/HS/6nXgg4Fyi
jBE70u/H8Psxz9EoT/PBVPVDABeLwWXug4QpOYAhN3OcKngyHyKa5Goo45eeVGoQtY+f9dLH63JC
9WMcH0RbKiA1u10DmkfU+L1cUWuA3YuSUGL6bRiTcS72+XBe9upfybP68Fzv+4e5mhOLihkWQBXE
AMi42ObDXYey9vZcbEu7OY2v13rSsFHoTTKycAb88RXScpeA5lbzZ91zlcowkNj0vkAV1Gl+KK1l
azNf4BHPrkQ7Cykeh8Fp5ccrWQztpcFYfCZw7xJBmtdzUcxpCAJtBnP2Xcxas48HMaiTNSf+jQk6
BusWaPegXGjGNrbLrYA90K0SOVsholrSF8u9DWK3zXhNynKfrTWDAX+yTR1Ef8pL1nCZAihGJs5n
pusxeBkrHdijWzXRsXhHlC7ikDCjL378yajy7UlcHUiv/6u7ngx0enAJPWNx7EchNeYmP0vsd4l+
c+R2esezX3HAHuVBQ5daOjNCr6On1sqKileEhiumeFooHXx/mqy0zq1wKEdZNk621PXVdrIgWlzD
ojpixblQXY47lIVgzSQo18jRbfQY7uleUJAuNFF9S8EEIoH+hncR/9hlC2XlZ45curbMSIib78YW
QaCo3Tf7xaRnJ/AL9egjKzPz9Wq4l4RLG17OMurn+78ar5YTMV4hmKe9Gd5+lUhoSWdumAMGHyrA
fNgNPKJPMQSmOGszkty9C+6Ktvb5+0PK2UVK9gvW4LMOI9UZJqkaXBkailw0OVojgk3AL0dpfSj7
U29zTa6nUpjeS1N1JMCDbBObMmqzx14FEiKKxkfwcv+8ZSkiS+6477WnpD3VGEldhSM/hAqx4rKS
9hql2EicaFoVML42MnMPfRgbq0kB4rXwwZet48v7Dk7lHLxptjzY/U3At1d7v5ZTxXtFgHpl8t1t
tzADR5MKDxs0JTyce/9ocdPjOKk8zk1mc4BuZe7cIyduY8PqpMzKEgVZ5Cwv/+EMF2hPc8Gl5I+2
Uav70l6JcLqoY/lPUFpDhADyqnmBlxIiMbgp3ii7eOH7S6SdAbIFf5dSTYzNYLrrif9RhIVZxaaX
Me6HxmwUm1EhO3AM62r1Dqc5q8erLpk3IqNN1A3YscijvQTON+3aiLjLX21hq8zaHiROtcjMVM8X
9eX0OaCX4k+aQcp/k2K1dbnrzXggy0ULjFTvjGoq/AKvacEp6xqQEgKp4z8iv4r/FvDg1MQRJOrP
y3LdXuExf0r56wpwWmwewjCSxTsMJglUryEVb3xLTwkXu2pnpWnogcNZ7+u0EmdzPBtfecMPjKV7
BTXbF4dz/ET2wLYHoTIVF92dwmupcEaNGXmLE6j8VfdVvw0enJQ+T7FuNwMDyCFmRvua2shzAi8W
hRY3PaPfrxjSjQJgN8B8RrAoIIn20RTVRZ1jPFZlpsvx81AfIjy8kOq4BnzgZsvI6uqqeAMy5OGH
Rxs8cNBBZuXqIfPlLUiei9mbyhATpB+eiONFaNsEOF9fnnDhY0LSAqEMnHbTlO+oiFgyOF2Z5Fbv
8ZNj4xMZT2snAPxV7/VIrtgGagzaMTQRNJBz9MZ2Hv1WEHNnHKtiSPcaiXKWbVyr8bOKE3YK3NM6
QWjLSBGzEz2vbiM3tGaHNvjJfSwsEULzN6tRIuMpKV9he1pr842VqPhBu9dSs/Mc6OVgUmeSpziZ
2fpu3Cc5GtQXmWQWjGNBKq3b1TvSguwtYMjPQ4w96qfvFWuDvyQsJAaUoOuQX6Iy2EHTXyU5XFJC
cde1QgLUHd527ILX64RS2ykLBwV7aNtYyltpiaurJHM0abnMilWSMbbxXSISGtox/fFahKw4i/XL
gii8CMEf9dXlk+MPICv4jHpX6eCO/LLTpCkrkGDaH3xNLwy7z/2iBHUsz0KKPFVo60plhJksT5/2
aXE+lR9UXucOgECH4cylvOnc5qJMReAolim5RqffoXEt+w13xxwZUdpqfcs2YAkrOS9cX2AoYzx1
z24Ep2Zj29VyV2dBZhHCFSUq83jNnm42rw9+ycQ179456Vck4rbtEX/OEY4f4rGBnRtZ6/mJD5kD
p63yhsfncWmOZKfamK6sdLxKSa6WQuAvRZJ0ZrQ/TApkOAysuBaF3Hlbr2u63Ew6YmB8rCRb5tev
oscz4FwSk96cytT/pPvPsbhF5l/wXrGwL7iWMWKmmp+y7uCwFdVD2qY5MsflYSILCLbMEzUEzdCw
X1lzPjXTMWxKkz26mdLtK/Q0a8FXfnyy+aIanlAKE0GgCeBsL5SHQF9A5OMRL5asal4TL/YEyf2B
Tb4VQckhKyk+AqQ8q3NPAXAIf6MsHeXqF1XmEteXPartu32OZUaIQhOF8hX4gR09W8B61qCNhHeH
n0cb1H88HmrXrUR6B8gQdIOcAQPPoR4s+C/weCu1SZPY+PpWP3wNSHdEqZQXN9K1mDhq2135THd3
y2ybYY+ft61hnXBXJzFLpprk2hiHQE8AVXY5qglEpA0OnNToU+Lt3gyxhg0MScjm+jce2E5uWYld
Z0xxjdmqhRcHTfd9YKqZN13ahbOceJca2vkfCItAMTJTKNpZWhl4eiZPOVD+jd3mQE/LbjiNvrub
5WjiRZXaDFw7IaDEAUTAJnyRLcfz4iG0vGyBy0SRdN/tkhschQyvxpYxz3uST5uEGC60nELLthOM
c7llIB4+iyMJe2mhW4wrAW9rrRzrp4PQoxRbviPDsE/4pF0kDhpfroSf607/7OpO4+CudNJwOxCQ
qbWJgnupgcWgYg+5UmlGcI0JfWM1cX+0qPpAKbC7xwgihkQIYumdJfzQYzX2to2Wh94GFqih8KxE
Q6JEt1+/y3RtMKGcGdPPiR3z/UHyO3wa3c2v3qi+tHVtpf8OZAJAJKw+G4KzjxBFP46CffP1vUQh
HjlqAFVpI0mmGl3kePBui60Y1r8a4hx0mEVz48dlNlb6+ZZ8AJSHL5kWZnWgJGSS8KSDUeTG9LLk
wDXofVrUFwnB7iV390UOBLf5qXeM72HhD6QmkMinMLDYDvKdl+DFA9V/ft/+RbOiRqpObi18QQdb
XfTDJhOmziFJ71jStT6rYV8clgI3VO0F+4mFh/fSjLExJ0Gt2SurVjC4px9wzDrIsPdsRYoDFtUr
XAF1G9Zy/2wTu6HmAspenPTfwOM+SNspJr4VlC6psf9OvDGYwcKMUTvCr2DldJv6+iUOuLYvUDei
cq9hXAix0RE6YsdjMuzQyA5B7NY+PRzdc3LMGaJToxmm0wtAO/JqEZF1wP7m+4WxtlM0jjGC96g4
GPR1TYFzW53/CmDnwBX1h5qRtvkIdA+Swomh0G6yQFJ38WVNLjF+Fxjh39YCzRMd1+0f/d177IQ2
FNPFQsyTX9zmWonxOWZiWVMzq8ZOaIVbdJeHrceWvvrC5d5xjVefjCBGJrmJqe6KgKFyRDZuQwxz
zZZU/882x+daq/EAxz92QFOi5LGLNxSlRfd6JDOqr82Wu2VO+myjt1gsjN0/KAtWI1mdOVtXx+17
h4h7aFPQ7q0Uktyf/AedWr6RTlqB0ZF4brn3b8rk1zYBKhgD6ItBEgHdEUMUmp1g0d9q7dQ3Cs8c
Z9mJcWSHplqxeJf2tjwdOR6+JsdiCQfAcSuaXLHBaKuvOdN267YPjLc/1b5Wt3yE4SiY6e1ND77v
a8JG/RF9A23mux/LCE+FMROhOL3VoFIQSqcdNpsIzqCE6OnZhDBB7d/JPXzMPTUWGSFTv/DiFWhX
11Nxc9DJLLxFOoFoILnmiIz8dJI8lR+/jxwSKulr5McFA5uMrU79/j6KuqjG2gtcyjBKdn+ZShI/
EgDRNu1E+vQ+crz0BXvhYaiulBTWKRahN65sQ+Oa+Eop+Cke5RnDJad+rQwxtVwvJl6gYXEVAWIY
mv4WYSWYfAxhXiqIv7aoKeCswscUTdWH+u9VBhbLsf5aaWSuwvvq5+RqEpw2M1VEmGWQpZKdluqp
NCRihLaruTlYHUQKz5PZGkz6GtncayzLvp6Rz+TqvwD+scbxBRtPR8S7VkogCL+VMeS3Md+RqGN+
/DCeh0YOLFg9staxJKfqSgHLHvldKQtuHumIZsBXNhQ28CROwQd2Zl/xkMc3nq9UejSfzwKopYZ5
zQfxO5l40zqalfv4n3AyMDx3/GwnxD3WEajrBqmsW0K4vDiPTVWuCPaZ8Gn3HhgsWrqIJr78ZYl0
4NNyYxz1X4HSpnSttnX6dN47B3v+jp/FRG+Fka0zHwkoOfBMSMS9Zdjtrn2kgBXcGYDoUcHkbQwl
SvkfFx2R6/acyd6A1JntSEl6+RFY2xd/yPbG2yq7DtxXuihI+LBvnW5koGw4+2SDi6EOiphHFjIf
lmk+OSvoN0nIcfkhG8zTX73lFq7JlqTry3aXh1iKlZupAdo1V5K8I6c1ux1UdNQnzmrHX0rAT1g5
H8r241RMwSwP/d6yDyv0pGAXS+tPx2UqINKGSO99sZmFfmAn6ntE+ZxyP9jhbokX45CXKRlm5vcE
KtXmMFJ1f1O+36LuLDBCHnyj1ZtmBcmeTtHNszRksDKVBU4eZ2NtUUe09/EWaHb2lqHprk8bIWK3
l7/fC+xlq5T+b/HBAmShRdQsFcQNa7KHIo9NZDLNgOMeXVe9UZFOapZa+LEYOCDhLhvOYcO9eV6b
nOUmMsxBXDco4N/stoVdf9vcI6UVF6oU6sm0yximTh2EpfvIUXjY8kzWNZiBuwigqr8fi2jvVZvr
vrOo3cOkoQ9NjI2LL6HCqogUv89Fsif5nt+qqk+g4sYHtsFk0f/jexp/xJjw4ldeisw6FoSEdz6L
aj10Gf1EM1PtNY4IIXzdPgiC7Isq5d5bRPufSwN0rzyyROHUVW4qFvJjZP+pDgWl/2zJuCs9Pcwk
2t8Z5BMdVtHRcDIBF4MpWN04m8p5Y6hOG5ZNJdZbOmbLxAZLSFOeVeh1bTS/bsjIJmBxY3rgjntr
VTc9ZWIhova8EQWOw7f0hhqka+AxSu87LhxLS6Ibzc7nyaO6FS9GsesDSmYOUtCpP1qQ6PIEOecN
RDvlAzOB23lgORkGIqGw8SXCIIi/W1LegOua9zA3xVM+9Li9+xpbFfl4EtM/kvLxkXBjmZ8uAh7z
Hr8riuk0T5C5cX1Dc53hMrfkgSCCYg4wJoNOpnkEVAuzFtyvIriwKxX+TVhNjnH8Re0pGbBlNX99
hl8fTMNCysmTTqbOwihY+vJAbdRQy46u+yc9NsCgO4g5qtbR5196EthlgzXdRwPysH2g8Oz95NoR
Fii6fdMGwIjyNjHJktdGpgMt3JKpMoBlf8jleuf85nsiLdFeRH6ImKXTKhIiaGEV6X2NC/TLIBm3
XWsAMGEojOT8gxOeUKS2lbgvzxwoZccs2mDX4IN/OV5gJj1KI+R6GUZ9f6ZPcjWLXAJwjQOQTM/E
txXGiqsQ9ah09T7+DB5VwJSTciNzA+ElJJAAkLZPV2zxXkamulte05crBpO0PwBW/N3CbvaFa3RC
hbL0oQEPssbuC9SxCSQ5f9Mayu1GmiCNm+9nXKU3WO9DK2YAMoBtiULUO7Ln3zWllpHEJZlj2dxI
ID+COkkO0eZx0WAcKOArM18xpDFJroorz+YCnwH6pX8jjpz2k/JCm8ayvT091IXa4xPC4X74b4cd
IGPvpapaYzxKzC3Jh8u8uQHAD+YhsCOe5nhh4brf4JZQX3DYu5+2Y9b/eTa3/Qe5vMoV0DWSum/K
V224kUmPY1+sHoP3v2zYtxTytEL8DRLVw1q6huxgRcb+j/vP+S8GxSDs902WtmA1d5V2T8bv9z/w
v+xTtTn7W6pBvYxcMyNSBN2OPxY/Qm6h67rKU90CBA/i7NX3AiTt1XvYNqJ3iMqQ9qpJ0Z274FZB
IQDomRcnyyrIojpUXtIezVHqHmJ6IRyQCLj2RK5Npzh1VXNVx7vwzZx9IFnOt6oELjqecAXJrPlO
ks3MSv7MWOHCfFJcGQ4BihGbkd1iixviZxcrD15K02pblMvNNxK+gQdfzY5egKe5twF0xlaHINYd
d2DUz1+zTpghNso3q69Sse8rVnUVUWvs5ArXeMXg4qvSBvxPWQGkEt6wU7yIN/Zx2TQSZfVJavT0
mcMpNyubSQ5svfbA/4E7ew2qrlgLreaG9DB/3ioclqNt1BzcfXwyC2iqYo95dECyEf1mOGepoadB
U0c0b1gGlhn4E5++K2L8DVhSdwECVUrZXa+H/4adaq/Ia58pA0O+9FltI3OBPpG6PXyRPJKP7tXk
3ZMPz4eIULyMxpys50FL5dWG82GBk4kd1rzMjQkKLV7q8ugtu/MYihQZwyi6FwM/CoJdE36J47O8
Ydiu1clMnnpe7pRMcozyo1EohcZGlb+3onJ8e0WXArzPnYmDYlN+qri9JM11MMqo/p9OtnCuSlzT
WgmK8Dzx2kPSjrlJ4SgeLmtK9XM1j9xSMo8iLLlqHxLLqHJl7T3zoB9gxd5WCM6MP77iiTcYdxMF
bevDjV4yrp2ms5ERcFING7RmJGI3K9Se6Hskoz9wkiEv5ZMjPusxNQBBAYfvOoIgG1yi8/z7/a3D
c1hFbKaX6KYcJfgM2HTVyRxmT42aYn8URhHhDszyuIWkjjsvho9u+VBKYXbOmnz39U4EAZZC3pgN
Kn1yIc30rGTMlVuz4H+hw1ASkk5y9PtucF/Dg+r7gsD0x9MGKL6I713ms68jt/rax91XdLl1A4d4
n6AdGTcCPp0XPgr8AnSXt3Qpbz3oF1TOIDiPGu9k/0/rYs03YEKidj13zwnxSDyVr6/6a1p3xD4a
A+1olV9wwLjMzd0S/yMxj4S6jUMIwlcAZVeCTv4bzLHTWnZCYs5VnKJNQjzcH9qWEA98KOW/Ibpj
Ahwpu1jo0a3EPJ7USNO/rardzLwdI8awJAIIHWEGrOKUFuSzsHMZgNCBuy8DK4t4HU9M322WCnNd
fVXPsyHyeCWYJ2pos5znHkZ0Wn69pjfEv3L3cvc8MY5KJAuBWMfWqppGfduT+VKe42BBcvwjECJr
ajccUQdzqi+n9t3kojQcAiB2j1PmiiC5qm8AFlEaJPSkin5ojST4x05ROsTGuIgxqF9RgZnTJ6qK
Xni7iXzbEOhnL4JPZBqCuxpLidUr07MFV/50MEwXN/LU6yTLGkO3ZxB5OzXoQmTcwoRir1uwJ0Ht
dw7paSEzuq7KhUafRE62JP8kQNw5yXwD7HJ/Pmtwx0p1ZU2XM65nMRjpQMc2GLJDolvtdIjPN39f
T8FgmutzhyiugGv6YkgY5WqdvfWy3J1sKugEMX4sVionMDl8UOEa4F7ox/N8uunijamuLv+rDiX3
mamnkpbPPxxT5JDmZzoJnWgs81ECo7bmG0LfhPTI2ONLI8SaUOiu6lT9X8cL5n98aBoUsI5lYbs7
Fi9Z2z8IxA+4yNVeLL7688cdsG6793u8I3Axb04UZgkbizPTUZdITAxECSgmikK9Lbe0iNjsmYIe
m3BKgm1w84uWJaBwkGIXInxN+DLlpFj7Qxb1MZMd9KLv1saS+7UZySvt479sFH8g5oFMrW9164qT
0rqyQSsSgMCa4T3GEFB090sZrClPFzOu2Y1uEnm2/JJOQbBw59JsN/l8woNnO8n/U6YMtQBT8TCR
VyZXa//LNdmIPv9sdDNBQns38Drqm7jbwybEF12NhcR2XDSvYXHAPwtm+lLG/YRJUpwM/ucqBMrA
xTkHc6DOUkM/nuQSun3BuUxim8V3wCV+LUHShu7AzZtu8z5rRo0NhWPXct6qZ4+b/MflJjnx87Ux
laddCKOaUhS/h24AXcp58OlcxbUCP0jg14iob5iaA2pDY3T01ek23YsPlwlmqPcpfK6/1UInA5/N
7lxaYIR7/1y7nStHObZouLgD1IF+k01DmImtJgP1M1g6SV8Vs2cAUSWBjlh2gsZAFGiLtjrFt6fo
jxRBBZZE6yN/qZg8S20BN9UalPg9exrIADmSmyyOiifkpsOZ9s5cZiS+7Owy2XLQJFkLFnv8lOmw
am9GWyYu+1j+XDWxFSNwMvHw/S1B1iVWalYj8l3Ly3oZ5fjqfX1RzJFQGc/J8GjBZ0XYGrLjZdiR
BhmB0HpdR7hRw+sR6Luks5jrLzEcReP9TH5DaspxPMn2SCGt1H5OvF29sm7yTRZ5DpPV1R+x1bTt
QhklHLJc45IyaoUjDnqOUyMFtV/E7lPjeVpOA30ZdD0uBLjB8fjhigF18C/13FVDX8R6qDkZT8G1
wTIohk3oMXDJIYJnaqfOLLholMRznnZKMKaOC2uB4MnluiLNQzAKsERhzY3I8IatmknVGLcKuU/S
NHcULxI8+YCiBDWvjaB9j9dc9LALybcjgUzZiz11usKDPd0+eC0uO3Dj3h9F9fkQVggZxAzoC15E
ZuKybLQkAGszA6VX/PeVavHEwAyJkvX5oOl3YDaskoTka6I7fZRcWodrTxx2Zpd4QM7omAo+Wb2I
D2VmoHais7gIW3CcedohqWyyKXUZKHllGNqGhf6MBkdHzE7ihTr8TVMDWPFyuVZUJ+4BQZn0iJjl
9eO9GITmL0YBvTNa8AEdSXR8VwvW2kPky8uT7vJUFjsS0CgoJAe8bK/DpOA1D++/wF0jCsdVCVp2
YxW+xC6VA3++RHJSeW+fS0RvOAD/pHRLshG/w0vJida/o5zITNbT64k49UHMDGFFN4JiZzSTmPwJ
qnnp2zheNpxVt9glQfUAUpk9rib04iVkliDiOnL1jAQRullLznMhS1bxWJTgebyRyW9T/I3S5BTv
KG09lJvrCoA/AQdWjAR2KFJK96QCvPCNd2hHZ0ixdAAHoIOnMV/Sc0+m9/cCf3ghicDvVDV9C1wu
WD2T/alapMLmx2pgwyJsktS0IX5ghQJNX5NchMxwVMedWfP8uhaeOq/pykpI+1jD6CCF857pom4N
hUQfqVP32/uDOewkJU5/dJrBHkvgdroJYysi8n8pRSXZrqv693ATT1jEve4c8seJCz44Vkod8AXG
MSRHFLZC0LtccT3Yz3L4Pokkj103cMVCgj/nNLds3IMfdOjP+4lJqXCUPQkwYQXIIIJkmMyP+FPG
T6XY99FJK0zofuExywcJVgR4bWASZwR31y1Ev3Yhu3nP7xCMBbsHnsIoxWLPbpPBG1r3C6Q3DrDX
MJ+ihMdaPGVIya8Du5tjj9iq9o4xwwBpRmukq0JbkMtfMTVQXhvD2pAjbxCjVI1wXtXV0rtO9kTV
71T5lJngcBClRK1c5MQBopTUkLADWNq7JBmtZGSHf4qfQKxWbJGBXxo3vk24XJqZiATr1iyJ6CtL
0o+WFWkzAOpv4DWqchEGwtKtpO/rEP6CAO1w+hGSc5CnpmMSCO97Q8l5rK2IflZN5AVbqXB6pl5+
7Mhi+R0XoI3CX1jIrX4imZtHjROfnWUH4hNmWs8pbif8FBANFlwD+xkg8GB5iH4Ees3AOHXszkUr
0lkACstehxRjxODePP7Ciqa4Dzi8RW9jtYDW9Tmk9y5mvFUZUMrfWvHXWBUjxbUea4MH4fCDbYWo
EfGdFdQSHwYB5irMwb8YOR/arPiB1cIDCf8yEA55qRySPk6FxC+qsARKuIKsbyN3Zvk0/Ub3QXBM
w77soGQIjY+qJQIF7L/AnjLZSlwSmZ2/Di4t00h1FD7D+2SHSwwH23VQD3kTmmHskzcb5isAIf2R
CLesf+CMY2EK8QmTbUQq4ijNQ/ZIzSnM/5slcuzcuQoHvjD0TFSKvm0BCbQ7ONTECqm0OCszCo3m
xP9llrrvMQfICqSx1BpIyJSwZBSS5YfS9bu/LXNcXVg1AttWBh8hXJRNuDl7ACvnDogLm52+rukb
IcgCDvzFwiUUaeaWLg23GsDtCTtxomeAxGID3VASyjuvkxbEANoicPgM26TzgrxYTWtonkfEICDS
d/ftR9k+eWswQ/aEZXMpjANDFbCzLCoudmdQjjo2ZhNl4wx1HMNon/aLUh+APXa77wImG6lHegEX
Vj7yVWJbz1UEdgvCtKwHsKI5fdDrkXEt91RC08bf9vdNlpy6JyzGoJ3pnPphxOtIOX2uNERZKqHC
nHpnrUZ7SNzUwadOWMCT8alQquIBFQAOAsYmsgfUHYpeejpd//nBcZcezYFp5j75J7okzkzK99GA
8tBJDDFgGLQ/dNRraZVa2TaevRpeHr5KEhnmfCX1KikFd4vQVoYlcOC+X1nNVZ+Ayhu5OVLPH2hK
ikEqkcnNwOjluynAbcgM+jwfdua3GvGElHWF3InZ257/Xj8vMjc75KTB/W4mnmAW5mCVxrpEJSDP
bLe02zGxHOewQojZAYre5TO+GmQpb/cUeuUPZnpcZkuIGDYxPew/HAz21aCTI0Qe6GuPNWqBTJ0L
+Fru6EYvq4xhqE4A+d8J9c8ZVz2XscRflSNZylqfQEuLh9Hcd2utdgpFMmkSTbdxUWIHGDPk4C1d
YnppeCMdjVK/ZLSJqp7V8rpqlchU+U7IjwwIoDcqT5QRjBOmTF6spS7tiHHk8Oht+CNLmUiNt2C1
oRnVs5vqLnEAmj7qs4I39z/SCfafBZLzEQCBkQA+KDEVIoMcdCVoewv3jClxaMnyHbekf1c3Aoav
eX2Hm3JO3ahBQu4t3Y0SByVEQIX2+xaud8BFFsqqd+15wX0yePas016vJMNpcsoIfqW9i4avtUnl
i5nwt4WOtRxOWo+9u2FJ3EpAjsSJD6rRHDsyZgyphANzNb8MaEDJDGX9KiK9oN6W1mJLzeCsHysS
z5iSyfL0BNPTfXcMsjBScAW3VDYCZULRtrsyaZfPv96I4gnuQoKdr3tG0j3SBAZ/DvGea8iIvm8/
CUlxlBdRRSi/fX+NM8li7JJNtPUVGvVQ6qz8ZPS1/W5SYBCPFmaQaPtEMXjWksPn4Cj+eW32+eyp
K03Y7Oio6ZGE+5a/CnTpxeG5egnRhWwzrodIO0HoxUu83Q8Y8D1Lv8O5aLw4Mmgm+qlkiCaiYVYv
/6Q2yNqowGsmqSctB+gAbvpQuoon1of6CKu5ECvOsYwyIDaPkd57JEg8VhFeN3ozpOpSH4pWD8MZ
Ygu/aU1bW7UklQFEtdcC7IpZjELf/+GjELTUCOah8Rf3TO35iS3ZZfdZVSQin3Wed48SAxYyqwRt
N+xjVmxdUNuJg1Uyh//kFTwVkShE+24MC5jT05F7L9GdLzIp3i/ZwGw6F4iHGtWfhEXi3zvf8QG8
hCbrX4EooYc8CrfgzfdGJ+An7DHA1DAt+lueJQQX9qGJ5X3cJO8GB89U21K5lP4NB4k5xhyjMIfb
DXsCQbM5W4awHSMMp1imGTdg7d4LX35h419a6tRWVM7pkY8/W1mNZt4uAcFVouDFFQIFn4VmTi0M
1XAw9PDgSLFrf3eHaSU3w0kQwitgyCJTdzsvFhA+sN6VHmIGenKZ5mYNqC+Jt3W5mvED7SRj2PZp
3fCaZPygLBU6kpqccxb+b6j44+kyCPPoas/I/mETNDycRMjWVee34PCteiDo4+sU1tp+4Q3udxl/
bFHeL9ePExac9Zpi98ahOf7eFWKqo7IHEgrnCCRg+C2uxylrAQNsSreOZRT+ZjQH2DaWzPT9kZYW
3EeoVaMlAZCI6b6JoKkeRIUBMtH9VhTJvFbGxG4ECvnRfnwISnDmX8lG5J10Gi1hgMYTc4u4hVdo
c4ensBGtmOE2bWqnNyXTbnZJNx1eI7Y7iTTLefZGs2B9yakY2VJhPVqrvrGStFoQJa06A37i5pXd
BGBn/PwV1RpsieusfVNqmmjmuCB1N3OQXv415MHLI7qzHQFJNGgkchDcRpoRtLeCUxc61x/Xrvez
7RYK1r238eJJuMuQ6lCOgkBRyRHFc0/vpwZHOQZwCfNU0mwzo4k49gkR0893kuyN+GRCSWQG3Xc5
xWZoEgZvoCrudWDgzCx+LgoXJZbp6DeGw5uec31UZHEhzVa5i+9vZ3tzFCfzTrzBCAreE5dieNS1
KgrIrbor+IcsBwwR6OALur+S1ocxYbhXwZy8cHanD1wqCvkgtpkMX0am4ActxRAmz1YXiHcPyojZ
cv++baFi5TeWb3Ozgx5v9GC/D2nqW5GAJvlxjvUqnn3TPIKHEEwWZZtIK9e+ZsIIfyjmtBT4UpV0
FMdnVWIfT8sCGP/4U+AALLDVXrwQe8XrmAkM2B4+dG4Z7tCS1D0EkAgIq+vXsb55aig7vF3xR8nv
xiEjdQnxOzT//Ag88kLNd0PnavB1qVXrVhlmclgsUaa5kCXVyrMlvxUvAuq0fR5czbAIiL9iQT0o
z4EKVSNyMUPvP0ogsaNVrLx2PwJo1YbTbohYSSrjNQGwFcBYGzhnMogzzAX40E3G+S30WlHRlIO0
3OXQfB+5k2jFC/+YfiDrA0ICQekcZYJ/MGlfuow/zJRWInxhS4cCH80mDxATiRevhSrnGU0pS1Dl
Rn02+I/5T7n5O4Zd+kI8uqUrTxGpxsLtRiCwo2oq0YneSWIsvUZWADXGcrMQuOZL7sA1BZsYnqot
6HlIArDp1uIuUsHNc8pV7JhW5jIjVNwtuo09ouNBvfjQ5F7pI0qsb2uy+cap4JclWhEF+n06YMFv
S4+pVzXnMfuLF1v4TdT4LMVPQEKv8eI4VCf1BotYiq5ZlxDWolE3yVih6l9yXVKtKcDD9Xt1DFcG
WjMVbllRdcY7xZtHyZr8osOYGIN6Yw1xV1FLRG920aAuQcVnCARwbV5m7ceDr9QtyThF3EZDxYJd
MgQrYJzp9fA8Ye3Ptx+L4WaDnvRPqSug565zUYHZ319ErOQhS8oIjx3+sI5bMstGTGaI+OXtd8ZR
IivujMl5I9tG56kL8IghXTXdI2KNtxvdq1692mmg6cyoSy77tSCjGmRZplMKEVojEuAu7W0YTyFQ
nR8+gpXaJOyOu2UOsxY2fjFOmWPtVWfvbE6HPdIZsY88UFaCcyRapxaL4WvZc7fQkuhSo3KRU5tf
z8OTces7TWZSoLgdBEpjqVCmJswSCihyh8v8nVw0L0CXpjwF7qamNxhZj6gptgJBztivUgtUGphd
ozPpETwhG97pYWLNcvdlDx067Pa9zM1acTXQnEHmC6k8ZLca0k0qsvt1OK8IlkhnlYZBP9EAcqC6
fzXYz6qEJUiGZIywka244wDck335AuMob4nnjlx6igOaYDLYGV2N13oRNiJWMmln+IPy1Htd7SOn
1IsHa1CxJ4aLKIFjObqv+3aKrumx8cfJjCxEdvBqJac3p3qNHIMuVQbWNkMwZO/r8IlTRsZEGlV8
BuMmJSzSdflCFmo+xsvBhdjyCf0WEi1eQawjy9nYq2zmfkOrrSG5F0kIzVORmQRbKYNMgCypN3Pm
zKKJ4SuO2s4cH6g1E3A7vrF8hvWLAmm/FO6ujsLtcPvddPRi/5T6eC39ynUJeZiZrR8Hl99wJDrn
T8Ib7roprGau/Ucv+Uw1CiMDfUDDYS77UFli0hSpZdCWMPd0+oN3zt6glDHJFuckeEPHbkiaHO9q
29ogWSbz3KyOzk8QR8nnqcF9r+XcJNf7ZLCPeemy3jj3+FZNSUYWOA7mrRZJGNnTNoOJqi/U/sKR
oFS36AihUgfUC2meUKy0/ZLZa1f7UkSCA+pAmmPTNk1YzIKTbRjDSSDkvvSB4nxjPVX4eVguHGCC
MjjBlQtYBokMF61ym0K6F2oExYpkljxApvGyyr/wAlB/mO78mVoAv07TrhF0HxY1rbMOQrv+lfUM
uQhlH1qCA6zo4UMdtLGQPTrEBp27cxznXRirwbVz3nysqD16ta0IK8VMI3u5Ut2DermIhHEsP7o3
YaxNyCoSaGvkAOJZSOa0EDm3n4YRVU9/7XbkpaqXFOSWRQPB7J4TGCKZWabfUQS+GPF8RNvmqw8T
SME/G7ESqOvblUdYUUYV67Vo9clCvoq2vmEFsuIuYRIY2JfCSLTVP4xEh0RL5jHDBfDTCtyR3ST5
FBVTamL8n0Tc/mSUMKhkDn3RnRn2AgUEbRWcJ00SdJP4xaM9Py0GXyvwbNL1n0c3bZvYktIAGCEy
rT/drBPpv+YVVsoWJXME9ZeYCGpulOhzbMJUUHGOsrsq1ehKa0WWGHq/3ug6+r3u+iIG6iTaiqho
8cJkHfypHhKaD5G5bH+h+u/BGhcu3jh3Go7yJa66Ym2GwB5JC28lbVzo8aDRlAiYEjA/oT0z9FIn
TfMQwg1aWKkaM08sg4rL75S1W36p7GDIjWv2yRVP9zdv9BqJCVu30ynuXOdn+zVLWUwXt3+Pz3/i
glOa/gPDGxFjiyM5XLshKINpSvg+fGhZl0G5KWQ3rfxPxJ3GWakicHHSEirII2sQeGzo2VJp8PgL
2kvK+Yd8M3ZFqEhRwHjThaQ4fdwVoCKm8n59Y6Vv/A9VvMnlUL8/YBgJztHEWJ0Ee+IRClW8nHBK
XwZOFY1aofQXlCNYhBUKA1teC1EKiYr2bV5asf1bLPbV4FTF53brNxw0Y4S5zlqhisxYthq3i72w
mpVXlVFR4ohaDuPYCMtqJJ+guqAzMoOGD1kqOImtuwgo7hVfbW7eOs6ifvo1WWyK2TU65+eZXR3b
HwXPPTQeRidGx6fpLhmv5Ij+neXFdI34k64Agae5u3FJ13uWVWditVnrwVKm//xucpGQ2zj1xy50
WMnsPwfRF3Y+4k0Q8Yg3O0kQEFjNqJbKUfLr1E1M8UGGucrigsAq6rrDLkTG8ysHhcHXhtN5GOQn
L/NeIxdrzuoSrQ8lHqIT16xGctdMsEav/1IbhOkw5UrDVm6KVYT3XPyEed88ZQl1QDRNxKQgHjRF
0noq1UYWD+1T3+039q5OnmK/luoC+Hrlbjlk7lHstqsjM34qsxXN4kbz3ccfifJsSfePIKB4cZ0A
pDu4EbdUTxJaDOYUBu8GvIXU/5XoII33tAlw/gDvhhCsbYbcVIY6j+af1FmVoKSM/U5guZ2TzT0k
jpKnUqDpt3mHaLUtFkbhsrWDtLOHJqgbIcnF8MUiZayHZUhGK4C4aC13/W0gyc/0ttL4+rGFa3ge
ljdbXF9t4Vc2PLCvn/LbHuqtyxeNVpxxFMB7vPqxW2nBmIsPODPCbLK/DsWHfDxpGAQZAn7ZBkcT
Orf0dZvlRV7A8Fl+fMCXty5qjETTJ4+qO61aO+VE/72BxykSw4CjkT/LLp6hd7AoWukcGS5x4fOo
l5Fcz8B5CtNjWSO8r2kWd02MVfdyc4UNs1W/ynha9JpNqO03I82WlhAfvzXIGzxHZeu4qHmmZ0YC
dI2EcV6GkOb/RfaDBZKqfDOMYGFNASQNocm5NxBeAzZQaYAjHCLyG5Jnc3H3Wln3d5CX6IX04Zj3
3X3TR/0eqTqij6VFo7FsOXTYYlfq+lTlbXmfGJW83MloFENmx1sUZC3aRD0MUJMvPL1NPYn9VFsw
gshLZGb8jfO/N/vI2EbUh/d44Kpccmtb8myDN/+0i4zZvSfhvldoU5veU6iZ/8H/pd5h41x+4/bs
xHMQ9ff3weS4vwdO93NsDqgJAafqB8MKAaZPdwlJeZGgVvrnAOSWYRUMnCNu4loZ5H+ubXgOyh9z
XVRbSQxH+lebp/jw3z3TfmmB4BCF/rb1lh/8zRhG4Xu437mVV3djW4qc3IZtdyaYO+ZtNAQcGaRo
BkIN9pzVw3YU1Esto//xmPmRaz41dLpzaghjAeR6PgHwlZZR+PzJIkvUpxpeoCKOgpj3W7VaYyMj
UsGPhE+zHRpsl5tmdKZpC/ZSuCNSofK9/oFq3KqbXIi04RP+3RO4M4QRVVLl1OsCyr/pqYD8U4t1
nW3ja5yhgJr5F8Bp0FlypcC2MNh47H/rPzi6+RYwKwiXT2ZNMb+P6UJQ38qTufQhNE4nIPXgJex9
wdJ+AKvl2JJAsC4A1sGAHa8rC1o8vDOL1Z+oEC734OBVFOsxX2CfTNZ+zU5xxEnMwoORk6DePIrs
xoWjp4apBvYC008GzWyyhiC0rLoMPCK90DdZ6FVf1mvb/tsRq7T5JqgILMxKXoR67um8vcbEf875
LOvETn5kauIK+uI4Pr8D3xz42/v+YeCoN7/N6HgHeVBTTRKeffEDs5b4iKE16++JGF9lKuHbMH91
Kj7YtALTUuTli7eyr4oKjLCpQj2oTNyeNMLUPBw7HUYp1gUJBp6yvxDmYYz9OkkR/fHheiGyCSZr
BrZJgHhL8XeZsTnDGEzD/yXMsMu0on7SJkGmCHVBmCcTgccJClA8/OSErUZb3D/EbxbjAFkxEmmp
7EiIFbdrC9Tsk/YRaPmfl1vUVMP11JWXZtKF/L5xoEbK7sR+EgV9it5dhSAti0gvCPkVcQw7IE4M
maLMDMEFaUSR8noXCx4cDz5RuMIWcbu06Vh2K8EcoQk8uhUDa7FO/k1BzvvMJtmfr3kcc89As1su
RaphZcAuRC2XmDMKutYBveAMGmCY3JKUDMINClGvg9/ajEJuLNPQ/Ex2AriP+B84nByCumw95Gja
xD+6DSsQOzzHO2R5rX4IEEIOpQiePDXr/6vQQLyggEcsBCMLRZj29N2h0Ds2UMgyvVuvYcxklz2a
9WKJ63m/W/F9vaLAD9gzwvXu+RO/UvU9sNwx4ArEZAvs9AJBOyqAyqRCd1C7aRgSxA9B2l24FjpX
vaR/BFgiIvTJoz9XSsF7A5lAcQ2VXwT64XHW2C03c/ZUSUV7X392DgEU8Ks2ZZv/y2S3xRfiRrQv
W3/OJfgDMLjggfxhwH8kuCUo6CSOUHJwY+MxvKth/laSzVOjDmxdu4prQZm4a2vogKn4whL5Xt7i
KosV73c7HdAQQkUuYGieb43uIrudHj7eQqOYugJgRTB+vMFS1O7kwaYxj/SbYSN06ypo8apqzLrL
6yOkrK/ntfj3UzOz6CG1sRxHdA7K5QBUQUIIS1MUP/TnuWwB1ujmTBv/CZznVmXQa2okK/P/BgPe
3/Ma8zkweeQxi+eJ5fx08cMGZw71F2l/0IdPK2TNJOKZzeCR/kBxZTVvsmeD70wKH31A2bG6ZUw/
PjPo3Yxy1z+jvXCvb4aSUBeJFqkZ9MXMvR3IVrSDdo9VR1cS8R9iw8ND5rCSWgXibF8o9AJ2GY1O
W6e04cAkV6UdoccxDm3/iBu6L3nO53XGPSFB00P8m3Zfoqum7OIjtDpENVdH2/FKtBnm2y438brv
LAfDyaIo2TsWs4tM5xNcWLzjVYeW3SKhdgPjF3oBRijSOHUkQgZFv8RBcSuN+gJmiJ8+aL7u+ykM
ldqUzhuBFg6HrDHMTD3/1gZ7TyPGMXJGUUSqUWUNBRlzhISKlo49oDiY4f/5ZrrmRmGzwVo1eu8d
msoMC9++ZUM6MabtaPxipEaHPtMR6Qcj66PEsKr0t5MCMCsyiw0OZgoXs8kMpQJknBykAQdsfePK
MO2OGIXx/S28hr0aSsAtYzuntocKlArpG2CZUGabuGU3VzeEFgrGkJ6zCARSQiDLYeVXNwxRtXCq
bSl1xZxY6i5knKYdI/h3hjiwz3cRofcK8VckEgpjEkfod3DuucXxKAGObd6f9Ed6EjI4XVP5DLr0
V7lc0bNBZ/csyOp8B7CTxDDTjcAEGSyA9qK/KIqTqqQqC43vMrYFW8+XU1QzyQ03HrLqHriQqsS5
NeyubJcDSA+711i+7e2eaLU276u5dQ6bPnIgFa6KmhO51xiAHEZrFn5MJ+2x86R8lTQ+90RHJe6c
Y7xlW+NtbmHAhoAn7DxsKs1Tc0/aUUl5HFMgAZZ2xL0NujrsVjaCqP+dC6cCekJVCocl3V4Lggxc
1mIgMKm0ioxOQj6CQKFOGvPJMWkTwLqbknvOs/11A7qKboipJsZ1r2apShG1U7YbMZcyPqS6ZiC+
WHPmJDW16bpD8wDJF2t8hGKjTsu+XTTMNQ3UOKL0xK5pPBxRqpwSnsebeUHuXYZoZ5NFM6PRDgB4
UsCzGObHJyssQMw6ps8hSMGAIG5r3Vo8ZbQ1t10Tg0LvcndfnRt0UNSm9pNREfG5eiEFKZMx7Lb6
Nkenzd7rOcXvyItSC84zjhCZm5NpDE8+DWb2V7/FlYUzOQctAcBcU5SYh0tZm5cmKWO1tZ4WX7vO
QId5hOlC3HpFb6KTFynybOItJNxbja0yl5rE9nWgaw01STFaWfBx4sJNpOOnzsFAVw5S0VwW3MQP
vJWBJQSFKKHA+X8CoE+IRPDC4eKYVXNAHQz7orb9IA05/Mw+GGLNv2hRDckoryrQoWRSe63eOwN/
F3lFZxnRDi0TnPUi2V8Cl2YECKMiMJD2BEn16JBuDs8efFDF1iWtGYSclZv+Hp/eCFTJ6gw/8rgM
vjALwDY5jf2wlRXXgwt5G26/wmexSOlQNHFW1sF55gT2JI/CGlo9kwNwqfzKnravrJ32MZudW3yU
zAQtiAzOW7UcrDZ24ObwtAiXiSp+Ug602oXXu/ekLS4RISrGnBcLqGz7KaI2CnekWaJlPDAmCsFd
0EpvVY/q5ZnBgdj57O/n2NtuMP+StdpOu3qAs/KWygFvG7Pw/JZMS3rV2n+E7Tg+vgUz+u7nENdS
SHxdaXwg77re6/+VUeQJ9c1rrHI773/mpaUq+uD0BGXJzJ+s6qEENAaxybWBjQY63DAyLYs66i3X
wfP6JxN3q/jGAm4P8aaE0/HPNGi3/bwLkFEFfoEFmNYwB4tGGnM4QZl0r/7ZdSnPr4oM41gw2O4F
qb/KgTy3ULlD3Ep11B4QssBiGl4E2J/nTbJ0DTLc54GNrAo2uw50xJ8Da4L9N9O4Szb38d0uCpS9
QVd6mkrk5U69ZudIhH4ttxzQxuJT0e/3jsn3bN6iX38lkPhTcLSa0GGIpfz52JLboH55aS5LeFQw
NCvGXw2dmDLNzZIMZNQPzfJwvc4+4UtLiWouOazJ99nsCB48re+lgEY3Pz1RUIFsHXppn/XlDwGM
RLV4nE9H1ehB7AJZVwGZUYkXBcs7DFMjI4Ml9sdf4pZ9rNs3lGOYqogA7ci9WCdOBMjz/7nEKV8B
fbR9GEmNsWwQDdCvOp2XvcYcl2lCxqLzZnIk5jhfh2xqfhCR99IG7Uigo6ZtQPaCcFy04P9ciFJv
ZB6NxtXLVpptuIDNt8LUkCMdinrQ5QOsStRitHAFNQB3DFwc6tFzE/vWLf5mtcJ+jIC83JtOmVsM
6tTIuM/67QvbrxPVARYIxkSgXRT8/pJbgc35BBSMtHQxr4M4dg0bSkBHQ2rpsLoLTjdu6+0jotkU
+SvtnHJ1iP1bg9fKOSR9mzd2U/QVEigaN4F0C6sd2AJK1WlZ3T9ZconHRptDXyVhZgH/ZH/zAWeT
o0vYzn+oi+7bg4sLJnKc3Z7cwD02p8a8XEuCN0oeaUyq11XrdNWtceAYTD3IckOAEEbaeGWYQckw
5+vddbM3CAGg/pLnvAVaJYAY0wEt5r9ZHIahZ9tYIFkF45WIozekGpBUghD5HqhzPRNFCPsDKUzp
Vfxc8FP0HlpTJbM69RMgnmBvoZitIYoiKEZXomALNUABuHEPVxBYNvAK+r+6bZxFgw+TgXhCMj4m
mGQ0e/GMGfaUwxwfyqcGkOLTXWqHf4Zy9/p+W8nOc2hLNSZJagZBed96p81lgt0Z3XyrP9rSe8Dj
Ami0SayzOhZVDwJ51Ur5F6vewFj7U8/Bq1c/8TADa+6cO2RLw9xzuGSM9lyMs+rzuQ4vlyM6QfT7
lXXAOpSsmjh9rehdPQbsrMVVv5XkeR+lCB2hR8Xf0gq3dRQkCMUYDsiv1FavLP2IlFA2ESeldVRJ
GH+9Ut6uxSziDX/1fBwt9mnm1F5t2nKVX6kNZiOyfnrxORoF3x6Iy+UxB41dD3j8IqwjhL0QAqd9
eXlqbMW6NMy7kZutj6/AzxNpq75ek6N9SEYhbDzGNApXGuYKoNyVrTE74HuRBEhT6gemEMoaQjj8
MSaT2qHqqU6daoff73Hlu2G2cGHjI0qL0yS6gV6dDKk57HHD4PQ1k1XPKUYRHryk2FA6HjmtGFNA
qvJPUCfevtafTmvoWEtN359eiUEIWyne+FnGZ1ijQVS9TNgEvfW2gR52cuksto71XZgkVwMosoHU
RtJ8NOuy8/CkbMbO4G8xpk4AGB70Di+wdztYgGyV2AlWUWmKcxSKI99gV4s72njrqZe8rpxkH3Vg
l6WQp4OuoIiott/MzefoItblNXnsrdl74t24FlK5wQWVeza3m2iGjA4xX4YI52oyCahd7G75zMJ6
o9JtyaPijliIG200L97SwAPamZ3FIFcGPr/qk154KunAkvI5WR+ON0AsjZhA4X0BGb3FujAY18FO
+AqqXduS8PyyIBCgyINY08MrJJM3TZv2Za3mOVeS8jys7GyElG9/rjsxMyBSIxWO7B5XPCAVHLJ6
jYR1/IpTz6dGnMe07lrgTyukL6OVLpypX+4vYuyGgAF1Yzmn8+H2O3sWjKX1K6jeEHb1cS82SHrc
2CSTHjsBv/+hWUzmM2PWPn/kvQk97+mhYehOk8pK11E7WbdPJbZXmGq9VnUU6o/kM1LQqp5V7WQD
UlTOr6tV23gl7t0M5mPZqOxM8R/sK1x9G/sPE5PmO6Z35u72JanDLOV6d80jUNz6AQNzOqyggwok
Qx5WKNAmsg5PLnAyz8ZTDjH4DOzsvx2kFHkCYJiTZs9iJMj3o48zHP74SGai5+wVZFEtGoqlBf+Q
X4OnPOx08yn4oyI1VaCdS55BuUkW5pG3SPIIW2UKQPjHqofHPmSpJjIN5BCaYEbCUSFvHiKvDPQM
ku2vu1LQ295pYiI7srGHzdi95vVL93McOZsVYZLORorg0LY7eoMshIiph5CRGeVrKWnSVpRiEpTh
AT2ikjR+WR5wE6cmilVVgotT70mYVUpwKqXWS2FUV1bzT39pBISl2JnYHI28drIaVAIf2yL3JZ9Y
rEJ/aBBsCEeEwHWhCxXu1WTrZnuK9plAMG240PZzXWv8xrRJfvTfBjZXSF7F0HbUtlF4SrjkqV7e
2WJ/NVoaKtG8p0o6vsnZkGlag2aiVL2yfvaDdTuUg4O45VqS8IAi9UPc4qeWGNB2+GwDUuWWq2XY
u2a3tr2YNiCD9N31ExwHvMdBhKPThFsukd7xijSpQNZauDwTbeR7sUP/p4b/rgZ3mDaGV4KqnBjQ
ys4VALwNBHtvFlniMWPr9+ZtuxHBvKvfdpH8t1jZhjHJEhRb73sjqg9DEHzYc985zPEGRuuIXlgY
54NuEU+7uqmLWw9Jzww06eDN4Gv80BK6B6t6JYJxBTIHu3G01NqIyNCSQvEG7noN2eUN0jd1B3s9
Wey4wHSD1eOOHguOSTRVHqgO1az3H3gJ0ynV6F+WdGtMXfne1HcaIiW7VOxLn6xCgY/g5Vt/TLgj
qVwlbyu3Fhzo/mXogwRZxZMp9Nan9mR0/CWR96kv9zTl70T1tOhG6+ENmdV3DwrhGTbGW7GRNbfr
fUgXw3OgE9j9phTDrtVFNpT2Ca6zz71j6onuhf5Pr23KxIxV3TIUOOEtb7RyjTBTiF7qfDmJYPkf
AhrGUQW30BQIwt4XCnUtffhxCUgaNgRTrgeol9F9rPtxhW8/CylOYlxFHMXdwMleEDjUyLPszXXl
4HcZhmJSG4beI6x8vCI0d/kwJ6TyLbLOfDsaSBbUi7XSgf0F+S2qidfKq6wsSroHXt7Sgbu6sD+8
6tFTeiRpoMhgpncS1KXR1ImsM8DyZOXPSsN9hzJHvF7Pq2omdq2IXLZRSai1rcAlAHXDUuS849T7
ND78d3GMXVMAF86QdvACyCHjlBvsAvWZOOo9xgT85A954F6nQYoYXxul6up3EbfuKknCUiAfDFtm
sKweyoz3raI53RRaRlBQ9OlM4auBo2N0+0eXRg4UqrERVQj8ectGNGuhFQwJglRVw3NP975Li0jt
reMDLSOuxXRBZbLXTvDSSi0p3qe/Lh65hKKdH+6nHyA8BwIQEmocB5BPWh/W67+YnMe4Iy3oGc0R
t8E0SD2lAlzSt8sibyb3oCwn8pEAZ5n8Db7IbC+JJJQ4xdbmdEYb+P+yBsiuYPZUi5s1QjStn1Jm
i1uY0zuxrSjfd3wSMd/1BpRUcEYJ51Cdtdytmgq6S89gNgw9s+EtaI8/nM5Aq2IVIhj1vVD9GWJ2
gjZVDsx2hBrjp4Lf//tUlCn9P7YUzRDO//FXLgIOexziWTgXOHMNYYzRGy5j1aTXedZOU5z6HscF
X0p4Z0+Nh7aLu04PrHnAUjRwJBnYA0CsJ+cQI2Zwdht69YD5qiwhUG0jtxjasW7ED7yIu5uuQ/Wy
FgTudlehmurzBucFF1dAodDFuBOwxv/Mblsp0qla4wLy/x12LVtcJ/MWzSkezn9H/r6VhUP8k5Xg
dfuEdxssxiKre2aZeHvbHMq5vXkGq7oVZd9mch8i2kDR38q5hgHE2DQcbe85rS30gahC6y4qo5rN
5z3ZPKdf2KGAlJceNWx6DDdmkDUB7N4M7hDpVYNmUFZnl/KeLytuzgLCq6p2GRcypLhp3cIkMfF8
58Ly9P7dB9AlPUl+MjPdgotkxcNKnX1yBNejV2NKKoLB497LOYzbxGPlj0Z5nhGLTMCqsAiAPPK9
vvuYw+Di/3l3GiCzHlji8j8lovNcAKyaQ6fmYKC+NenaxhBVCfznlOrypOnciErD/8+vTUYut2+g
Yhf10uB6MaX6CLa65jmx4Gy6r4XfD8FjYAnJbX31dBNM7XBMHjiJ+R2ucCANOWPQux8xWx5GX+cm
5P5ukJgUHOvkoJ0jH1shmRxgX9c4IuC90o1kbmRqgqqhzVoRm59QRkakELB62eJVFW47+OmQZHSz
dK1DgV6m1wYS8ub9Sia7XiyT99O8W54SxOahROAltezzDgRGm68/hTvE9oH2Ra7UT42AcdSane8e
Qlfj++LmEROT2CvvEz9u0hUJGGD5lsuZrxg35A0EKp5gva6vW0/v8l+nifSwUOSgO27uPStVGZSP
Vl7LuoL+earn8cITsp24GZpIwUNpv987nrr1MeXpVERJkIWkmouV8hlc2MmkYY5Q6E2D4flwvuec
+7JFnZrFQC4pTdCa1H05wcz+BMnSl5OGPXThiJmtss2g8zvJJGWhXalzI9adVYlsIhn1HTKwxfU0
bH8+MbxahGSz5imUykWfBVbVLE5VH/BAqCRujoyIyZY+UlvfOfsOVdcWU/omvRdxCZoh2qShGe/c
NKNPBj7kD49fD/2y3CSGQR+UnhyS+OFb9gVsOul8MPea9vx1g123HQxI+mQ0sLwaPSrQOvxQqMA8
lRsULDeYIWt2vuqt4D8orkTE48NG8jbKdXR0NqtGockGu3zJfCJkZcR9jnj0a8SRSXaqCHOhXEEK
etZ/FP/Z+Eyb/J5afLcva/qd3llH93FaxZERyj9cX1F799SkxDMBc7vlx00guP3zjVZP2/GZ4SVV
z8I+XUkKfXq0eDUhHzoYdNwEHue2e22SJ1NQZcFEfY2GksEanZmMAG/DFHoNQeMJ/fwxOywFxScs
YKFb91ECYOOCaetPLxvJvskaJroC+9Nb38A2T7T+R0OQ6U1UYstWA/L47ToGMHkzvP7l87231i0K
5b2dzNnb9K/btmkBl+8oMeRHJOCpOrkBp2att3jlDDMcrw/I0rc9wXnL1wm8S17+sIzUpj4xjdXN
iZEDbQkN+nnW4OTgd4+1P016+dFMuT+kH6U//nNmUC4inqk7pCHfw18Uvb/JC3YGXHU7UHymOOGm
O7W1VLDZeoap4DEBZ0cxt1AYjNmMYOQa3ACIJKoOJ7Hz+aulTT3AJN8EWdae+UxFNAHQO6xtco6k
ElpXl1h5UcpyS2uINbvCkRaZrRIxdwbUX4iBzbJTnzPGbauZdKw8DFprEkgWih3th/xPFkSf1/IT
bJdqixOBuyvj6MZyDOtabmAjXfjXQCgKXV126HCzU7vzPFuuXASGY35PmEQeQMQAq7FKjEQc2RyN
1dwOmHvRlQ/mCHw77ykw07DoBkwf5K8URMx+MGBRMiEY8f0+E0bhIyiZRX2aB4SXwTgGupSXKMDs
ckZERbS9cyVfQGFwmhq6nq2xK6vaDEM3erlGOidh0b0U0JtemnreaRgRdatPYoGt1LgSJfQDXIXA
wL/29u3f3qdARwm2oq8ggtZIu2hP4wHZRVMEXoKFvBC3pgj0J8ke7kRFw1WBLr2psAeGMt1nAoZH
+wTiA23VQfYXryGe7/mfpZGrZA1mxukPQxeOXYLDgP0bUkErXIjsY9ZQJPBRrTySVE0Np2KxiBTd
iyQROQxuU1VORGhiKVloycdiwPBLZboIMbro1zDRioOQc/595iejWyJWCuk5Hqadfpsj6kjFT07j
MGHcmhQ70BfEOvk5KBSp5zmZFvPKP2Nnli6L/yTua7jKhKNiDnVfD41/5izgJzGqNgroOUPor2wC
BB2bUg73x5LHcKxxWYjoQfgaPHo8XtlpL5L483nXGtFfPVy9TfQUHWYFELTjTjEgUEhlJvcce9AY
L01Em4M2FJPqL/U/o2tQf5P8tEx2Chxzh8phC5iy5TK+DWN6KIuXutknJVHIk7MvFspoNYUUNhiR
lizx2qFjp8bd4gJSAEYMTgenBX5ay3/5oWIJpysyaTQlQJHMquIuBHDXsTYdN6oNQk5nDUx+5PXN
F3Hn9axGTcWqw6Il+JZnpHlHbnOAdHY6XhHFuLpGefZjK5QUBWLXZfQ80aCZ9Lr9YVA/FZj+/UrX
EMs1jA/zKOA1BIHNZXUoTBjogwRWYSUlnXOAZ8uLFmU+AeksHBWOyLs1skky4eA2DsczB4wxDacj
xfhSe7511bOO+xtLWI8WhkeOHm3HJ4B2cZ7I/9csnGzh27oNfUUWGxH/o8sbw4knHFFaH83Z1b4p
DtCoo3Rsl3AbUU+D4ZFm8R6823bee9XwjTiYf7T8UrAIoIodqfCZbactlOTiJ+324R32C0OlrlYP
muQu0UkLaYE7l8PjeCoVopX6qTLNaeJzMR3y07FzD6M+QWyPhNivs3XcbA/uNdpKMFX+NAYEyLPN
Y4wh4YJ/LEnfFAHWh7XNW1x8qvPt6yiy4VcjIo6MNGqgS7msTGOXXH1zTMHBXsPmZaWdJvgA7JcB
RL3jTBAmJ7UFRHoXiSXCAs+qDgNFuCF20QW6SH5Ht5Y5+BwDDggQnTnHx9LnXE++Jrx1cfG38RCq
y0a1p+TaDSmwXjmnEig6p0fv03ZwO1ugh9esM0/wLlydKVAFKd4+DwCwV3SeM/6okUwZ+NlSEr85
BNzjgrtLZLpw/U/iXzr1/Oy6OkR/VMKM700j1RQnr+VMPvhyJEmxsUrFKaLnuXuSjk1TBLvrXh5G
Rzg+IMZpl8pRpNpIRhbvp6cD805DuF2vzAixVaHNMmMT9ftXRcWpf/Su6GJYwm8kKMK9Q2WZDRBF
3FMuoFTQG455RvaKUln4e+yC+Xbqg5HHAijB8k6/hPeqltM2zmetV+VjDK9Vicd6bwPFAySGO+wc
C/7Q7sJg3f+1MuRiZ8WMxlSgTN+oCZwm+a8Wqef7+B4q3/PkGFto6FJngE9tDlrJj/ZQ9vq1WCYJ
G8SP2E6Ikld+/pOhcOKzlxqZbEhTUSYRu/fZYEju1M5La2CI2rLUXvD91qgeLj9fB+MrxhtupurC
PzIDzM4QGA+g15R1ubFKsCjrgi0jOXmpExKXq/ugxlPniDZwqrScONbt3iMBGd7MJDxGEMX+pIgl
54Lx5e1OzdjrglhBfgnkr8RlWmzwuZfq0dhmscGpId76Sm3WZNBD602KySocpi5jMcsWKFCORQiL
159LMW/Fo6FhZufb3MRCn4rZwn597gkRbjt+nrW3P2ep8hNrDfGVsWZFMqEokSBRkjPYBlXfQOTa
xaaQ0SdW7OiSAkPkD8GPMbfoPwO98CX2P+oAV8VKJLndR2Melneu7k+f66qbV3H3WmiaDkgh3nFP
4VLVnleD/4xbEd/7qbgCcsiIyguH7HJmuAKKSi9ab59JdRXrTVdM2uJ0eJPEym7GjdY6bVhHO5L4
nZQ8x8PN/8XBwpUJF/0IlBV7qzPEov/6ZS2qpz535gWn6R0gsKD46/YEGsz1acbksUBuU8DlFR6E
cwQwtsx+272A2d46NjEQOB8zaWSZWQ7PxsyjIezwC650O2s7yiHBC3pUyxrgfuy7hUlcroTedP7U
AW5PNlVBPVeMOgHC1F0m7A99wZ5p+4B9dYHSgVn+N+ijXDM2YxySooMlmHYXkC1dW1/RC84W9dob
6vsXUPPAdSCJnb9xlyUc0XoFrfHzG5Mz8NyCbBvrhOTyPYY9C1kaOhHBR0gFzj2GKLAwEKmGPfxM
fJdjO7Px02UWUp/KzWKDQEkx2zqgflWP/LbwTq9XX7JIwCmQzqW5vAfcWl3fQ7B6P0N36g8bke31
2hyHVUuTAiLiKxMPlfZtkApS38fIjqzBprPxlVxRCl7sYLkaZT/7Lpt69I+HfrUTVc+xnttIw58O
cvRsEvOdClLtoC+5VHEHTRYzYoZbM0Af7M9KuS5U3VhVBphUrN/vK5dhTUiEsVgDe2KWMNh20J+D
VJ+5XNxFm6lP6OYPIJvWOsg9jSoat0YlyQJURodAEU3YlxlGpLLCfJ6CUA8s+ckcLYUcttJqpxN6
unCKyL2uZk2N8+hjJ6L4rtnfxWMuFZMaS01Hppa4Q7hmR4vy/thKsN8gmfKHwBX3QGDsZvFH9M85
JQ1+a3exTFBzTLHLCdjXuTFINUBrucFQGx8Eb7Gj1DHLpxI1TYK3YdMWQCmOU3tpdcLNheeVV2cr
h5LekKQWSXJzGqp3kQmXFu9GMK2kpu/pmR2UTZsU6DVkuwOvlBYgc+k2Y1rX3JbAu8HigirHN0e3
iH9NHN1SLg1uqf9xD8BpujDIPFjosLNI7rLoreDJNLbU4Amg7Gd+DqSRsTrkY5aPOUgej/xOKWAx
ZORNUg620LlCPAVLTq2BW2x4sv+6aagsPH+rlYOGWq+GzCvBI90vxhGqODMK45oVV3IdhgiVZKpi
d/zQE8gg2S+pwu88dQ1jLswqH2Rq1B/5aQyPWXTA3kWNYmUSZeZd/kfSLr0qTN3vTuRldO+nXK61
UlrVYcaYWi5mNuxG/eax+s5Og1u4rjbOkpHf7v0E3lIaljJ+94R9kz0MOrL3he9Ec+mK5YuPdc41
4gFHu8l1O+xBlgNCUNBPEyyMYaZaZasIHIgHqQzXubAKLy/p6FARMYshh0uz3B/REurCVF1ZyExF
zQo3gD1ZpfHlMMIS9koKNAzDvME0JCvFygHNr9+BvB6NEFzMYU3EYzW+2WdiLD1JJe10Mfux5tKM
0y3F2YsFuvPO+oBwsfHGMBMcCv/wfHV5BOOR+4WsVgZXcSPEFBAAI38YwexNih36+VkJQpVZfTeU
RDK/Kw8mfgJteoZR6oAaK0wx1InE44atCswpho9hbgJKTBHYkDfE6P+lUFQmc02IxsIPaAZ+uIqp
z2t8Y28f6KDXjt8l0yvygsgK0Q0kHqDOrg+moBkDANaOfK+PpcisOmwxMq2718WT5purUZLntdGj
jph3g2Mch6/7VEdIordYFBS7RnMd/9nsxOmjrr7LPC3LWiDfYr8BM/QCo2slN4vR0OTkagr0KVP6
61hx/+3qAbIECKFsyDLimBvDvd+bzJ1gkbTsVrCv3wGTa4DoSenW+3iCg9c0DujbmdKI9HEWbnU5
AbHUQ28C83/B+1sBhb8iaGr3sMtKDNn9+1+oIXRy8W0RQdGy03LcYSKlihXw16Bt433dbTsSLZ/K
X2VVgkKzGnmRSx1F6fUmLsJmBDNv01tAaRS4W24qtrzjkUppctX/r0a2CVfCz58pJmSFV2qZk1p0
S2Y7r51kbhKgEvSrIf1i0BivDUGzPReYp3Kr0e+VKGr5RP5Ok8cnh91JPrECod+fOY8Igx7u9dkz
BVKMeKdTw2XfX4Z1oxGo4wXskcJMBLorKj9Gb/0UfHkmjqmxh66rzKgG1uLG1blE9RmmlcRF4/yj
3XtlmlRQnFvxON+8RtbCCDkbK2UoKF6GrJpRUXbPKU83tlCvWfcxohhAebycKKPc95feLQv78Xki
uYWxWN/fUTT+cjJdJlpKGTmMfGJqcKTugQUou/XYTao4Uk+w8a0OEXd6mR9+aCLRfwNwNwjIEusn
sRbfV+fRHneLhG8gzTZuVqyI/ZFdb5Yg6TjbmzsA6yK55Zw1oAi8zLU3DS49DZf2X1r4F2fyapBQ
gDfEk0nGznqifyPtxEgyiD1WBEgHUBGQdd90nW0Cgh0gQXNGugc7YO03PPKRr71aJjo6fpHQzO50
zjmfAAO+cRL3ooLOvDct0KCv2KIFA3zQ7Z0VA3TBBRdOXZghyitHPft0kX4ksEeHRvdzkh49hHE/
LN/tUFNbchirLAmx0StxfEKcH3ehf+eBxU1awisGwHtFN8tiOsRNyyokU5YWI2DmprDcYpZGWo4W
nkafOCbD/x9uSsk88R8XQL7EgKzrbsTLPxRqkxC0qkjklP/okSd64wws2LNa2K9Qvf+ufDBjnKT5
Ce1+tH45Fk01jQXkcQnY7z6xJNn7ReYAe3XHtm4+orlvoehbwzvaiicyBCYBhjHCr9eB7IK+1ZRa
P9rZLPW6HvH91JroBNLHOuIdwE/QfJH2NNzfgKQ7W43zTZ0XK+oiZBFInWMymyMKDp9d3TQ44v36
FNEiWR8LyuBqjuzEYvdrB2Mok5+2n5hQDIULHAhzy5pI8lw/frgHJXxGz7wU+70k1iYkclSkHvAL
eH3LKy6jA2YXjhkGwF78GtifGiVjQrxCAxUNCqbL601kpH5XXKiSCI2gJ2+9Z2L64vq01GrKn4Tw
YObwRfyNkUfa4p6zEkEFe3ZEkTLpinTztnDFJbX2mXynvPZzciA0JHrT3BVDIxOG/1ZQhmJV9I+T
dqG9Vd7CLJzZ3Na7eh5GJuC86/xKXpO4Mb76/gMHgSFCV8UBV9dR5dJlUoeUvKBXjuYsyMVMuARd
QTwVhBOp0OAHFzIoG1QgUDxwOTs+jO+nhH2ckma/bdr+sJgh6GVWNyuYqb9D2xCYEw8G0JCScmGw
4Oo5CRykNEab/BK8uwfAh4aCm/wD33UawjwOEI1dodxGpvuF01rvJ7wIaT1ZO3HWTrMNQq/9v+HM
Xh1BN/hQNRvowNuNprs5IGXwYuwrwQ9sjQGfVEuxTzreEDjou6AdAYcEl2QUwjn4s9r71NTTxyG+
9jB44yPjI4jhIBMkbTwPxHe3HKxsQSt/ouvTudnpgHzNUcQdXR5W5YOSnCz/qgCISsVIS1x2/l7m
79QDEvEpPQtRCuMpgS+t9CRYos6Ow+2PKRZLcyL0soWWKhHskAAdUtbitgUIBkAtNB4ANoA5HS6t
IZsQneCpwpzfgP0azReUn4v6Ryi4O1T4MOeJORHF8Xom9XF77HLvR9KvNmqLxo928juiRAcERWhi
dPrLK9cz8GZMdWmWkC0de6bC190nK0/bY9dr6BMR6S6mvADnRaPXhK0cN+41rZ/HODYpCIs6KbeS
kWioHMwU4+xDhh7x4kQHhPr7LpSqRE/SGMZqVQ6qNa1sbWm7UdeuMdpCXRWSIhrtpp9V7Kj3UWQE
gnzZVcqRtRRBHCa5/NZfcs7JnddoZSLLiAyIeyd3hc2eBp4O2dT2YBQX0bb34Xgjt06EBxX4kNBU
RmjW6JMqrw+OAmKlaA00SCM9O6EHMt9ABWxx2f/QVZfGtrsu8J85i/eCqrxeIF9sRPluE9H0iN+J
m0ghrDgQyYDPbL7Zrfthk2wMhNkj3jWManJOgJpCNDFkdaTlP6xhN3//9tdgPZ3CTrHmw08IEWCc
CQBYG+jVPeiGe2CTiUhzmKGYE1k4g6L5v3C71vfrgtjNS8aQRGgFnhLUSYXzoSPGT6KD1u2aoj4T
9vpVq935Att+LqHVllspsWz9e9hOZsOlcmc58uXh2qYiBnsIkDoO5y1dloOvSkOG9fuD7mptQR5b
Rl6DQHO4D1mvFHHQFcRLjvGxuliJKx21nM/u99VC3H7DliP2nBUbJPDYcmjNflzK7H5VQ48wqI55
WbtDfcOXYGXWYYXgcrnawLBXnyIuVwspnqYreHLQ5y9Gcwt9ZX5qsiMUT5fv+2bUdpfej2NOqC9D
fRD54JcCUzUaIApy9yAK+LWfpyc4vSxZEOVghOs9CfHKz5Yo9/1u8AypvmIJXt2rLjruDHQS3185
TXyTar6N1UosoDNiqPWwZUcBM4c2DXAq0WbHVVLMJnpwgyTizZ3CeQwv/t4ykK6wSRPSRXBNy/Af
Oe8p/N1oPRXNoWDZnjEmieNyLmj4cDKJbGR5qflLWwBLjAE84Ax6r/yRS4RtCxA59CQbK4BTh4n6
dmSSWVrDin2GgQ26od6B8xAoSBfXYukYXOvOA95xOXI2lX2pF7ESDrJ2/s5Hh1QcW4lqIWNf64OX
DWxeVouxd2mlk/xw6x3AzW7ZAwbNHjcr4Nx7TPYs/BQyUtADO6tpiHKxPnviZrj6Ng+GQoI04R9Z
GJSoOg9sCZyvfBtcTowAwUfFgaoncmbgeMgrbdIuNUGECvdhhuKrbSZNbOCgtgOJeIGfx8BKwE48
U2eqIwvQnki9Xp/ghs1dwBgv4w4pTmk+4H3dofbF/cJ3RF2ezR06j5vOcyXA3fefd4jhyzPU/m6v
cKeIFgYrfK83y4mm7L0p4MA8tfNAs4FRnXYk6361Xo3/rKpHHIytaNJitKMAWL+M6q+LD4RPJPt6
q4NYBSe8zvqKa2z7RgX/XX1S31z+4VOqR6QD16WLIWIKqamNDjdk61Tq5KNrIwErwA/jLdpU7qXF
TjxQAkL0sCn9Q0Fzj848HV1rwEknzOz4eHqIdk/wanfpc9Jw76DxvXXVsYsyrFefY+ws6W/QO3j5
vbt6687HPt2KNIye575c6bIibm/kibBCIPvX5AC9y+rh2GYJgwmmMhB1I7rcBz/g1FQmEOj6dTGa
QWl9LwXVJf1JbWYvVSCzU/L9MHsRkaQJsYNmCctL99Q1e8Rh5fKb7rRrRI3ASeSrBhXtVRb85Tk0
J1r08COt01FFLbi/UnENzy8D0N7wTtudfHrLl3EKBENkvxWFjwk2/URCvjYHFrjLiz79yk2cEURn
T+PjvxSa1HzI72UlZ7WwlTBUUt5Ju3ntGaLxkFHPF4/JphvnJe20kj+rcidOXPNm49RuItyfbMAY
T7AHrV1G9D5SYEgq8D3WTWqyujKrzeyt6k8JzFoRGN8XpITdqa3RH5zCdbsSZTi/AsXoHjoykDGD
bTTujVfb6q60LRVuMDnVUC5Vp42qscoN7lvqtqGP4uEdG8nLeNy0UMpg/z045zb2tJ3c0a5c7rWa
xLj+BTsvxD8Bjtz4TkuFwaOO9MNzJYW+QixspSiFCByc+jwj2GhHfrLTXw73bypGDbut7HS6uXEu
PI6TTec/yx8mQcqjXpjQbu5RaAtF7HSygYi3hW5Qyc+cFQzi8AidoW99BnCqz2S8Q6otIZwl/OOM
J9Su52HGMPqZJ4UOMBQLR2fi2O8Deg4afBytacQMRwQoRUojxu4RcOBmmSTCvga3shjQ8t8PrA94
6o2udBlgbYtQ65Z5gHLWKaM/ROVEY44s4ql2seSdWrI5ePmWl35ayhJMFf/8woCNUlkmguGM0Smp
hpj9hHnIe19K6NrHzwoNF0ufa5sWtT63tmgOI/yXrt76xLxxLCXIA8Eqlvai+BqHVMkWYXQsexyp
bUHTCjhde0kMGmE6PHWtZ00DVz8vhUKlC9LgTvzIUiCHer47MGeI8kpF7EpQ0hUSEBIM24aSAY4h
9q7qHVxNLVz7nEr8SOigG4LvfFrPk2TkHGF0oOIihfk2Nqbt7MCcFtGBakoicWDDvpr2UvDpVtee
CSDnEILlHpwUoJvpQhEKe3HgyVGlT6AsN0DbgIhF5DTGerEZqJDJuDipOV494y8jimEm+Y14o+s+
7d9Ej3mm4vZImk9xSv7oFO1/rwL40ROF3tKWtnuaxo/we6m5aj9FM2IIKeuoENsLPLA96AIiCK0S
hqX0yc9DS3OBd9U/OP+UYa08aNq1j3Vf1qBgAncGXSCSjQM6Pvp8UWMebDCLSTYZ5c4ebwVmdj/A
l8FXrXdvaV91I9EJKlc4/bYVjIi8H0Fow7PNkdgAgsTecMWtSj3/+v155L9Wy+XQPz4Mfm7Am9Qz
ni3eLesKJSmdLVOAZzmQQO+UOZrOVoQq9pJWMo+frpni4ul84YhyIrQOrYYnA8RYFa2vYuv6R29K
gEpNt0T5RBs9+7WQcrCYQP3QkN7R1Enbz2YaG3rPscMIiXDlkUOn/LXduD6zuMDG+cjkbU3gGgK5
1tBX5Ek1UyVrPToLccLxcyrqGgJOZ+tFTf1jheigb2ZDAsW3M8Qlk5C4Yb8g1FivgCukvd/YHG2z
RvwmKVlBlOYXMeC+x8ZHpOPMg891qY99qTsJ4bxTmPs1T/TD0qANxodfSmnTlR1aYRQwRKoLRxqp
rC70M5LxlfnlFPGUJ2wSVP03zdW4NUXgD1dSzRgxNB3APkF7dfzja9ayYXBfFqEeDbcRHW3HCXQU
mwYbE5umV0oNPd0qZecqKZGHu3vzQDU0UF3CGLURWkaMc1l6re493+19up5IztgBw2Ynrdla5ryu
jG+xuvLnBElGfUXMGClkjxpCFgELg2X0Z1GBmOrVnqmEi3RR1/sahZEO8G78L94rlheklbbCiMJY
2BaeTruPvjJTxk6ioODX3BFUFx0xowbqZHWFB0XWXEr0aCnCE1FGLPXhT+YaNxyq3IqVtXFO0FRX
O3LX+56NjDsmMlYZvLf+2NaR8satCjNWyv5IivQRqJFpd7BaxMVTKwS+YTiQJAkPHsnzEg5eAx8t
EviBWyWo+nHufnjyYrEr2bIhiPfOzdM9tD6qyGRQGW2vMuWvejVeW/lpiZSjJsFxG77fg1Pv++j3
GLjS3M5z5M8p5RxDs84GmhGA9lS4ozx5kDOf2LbWeuT9i/h+2KQeEYzM+LJmaqudhYdNI0Js1+N4
HU1nWWaIQm+AUUWz4k1WVnhW81aT66vT/AzDDr4zJB79vgB0OtwJu7rtEaY0dWItMp0E1i5hzzwL
sCHJFalg1Tui7Z94k+Taaa4sOyhHskQpMdAslm+LOY1s2AlhwqN7AKQOoyKdZ9zUV/Zyky/i8wlf
hWx5JFLs4cuPA4Jovax5ZwlfM/WiiJmCiQtHZQmjs30IxuLGSTLrXTCi5KfwVyymNEj7P7g04LiR
l3vHck8u5L912uul7FhCtziYTyYYJ6Di+YC+ah6bt7Ok89AS4E7hr4JGHGE4t890dlQYWZbUHgZz
MUkJX4lJCZQ5RvoygP+6/p2jOoWBB7VM0R9KzNsTTjCwprOC1VMziac9956BQKBVvBnimDeQZzmN
7GXrybXnI8dJFrNx2889gjVEdvma/TpF3tcDiGIAZRQrpeaddoQJzLBA1ElRlGqj+XoaLjHzqNIx
8cosXa7uhWkYkk+sKCAj6ktIlqeAKIf795Rya7lL0GnAoqki6doM2EH75sM6Hx7vdPcVEMQ51G2e
kw2DBlHVx9YiEaxfHFvNwjDXZtu9MChLz+isu7NQwB3BbPg4C9M6ou8p5YfeWHCd1HTsJKunjzZ3
Y8cUBREuBJKV+yLGEpCIRt3WVL2mLb8AbNOzlbvDtBk5HlHfxVAAgVsVbX4DzZ88PcCkfoVc9SjA
Rt/SIjRzYutga2RZNQzPpPvZmf3LieaQcrDa/sv7K+eB7AS6I4BY/5u1FqdcxOP28l7YgksCG3bg
8SpFO1RqHJDdA4jE6nSZihNCNsL5UczTysj/exT5Fh0yp7I96S/WO88SHIsJs7M5ydtBDdOhRQli
MHPUg7QE19S/TeDIqNs9U89qCrMugGNkGFBMd/Go6bAsPVByXjIDqFU0cQthI8mW58fqnwrSgrmS
AkZ3rg9Ybqrj6ztOjOCN/P7m8C50os50h+ZAo0AlBQodTIGLI4eKfbtvEnx5VQ/FIfdtVqA2zgvw
Cm+MYpziAcrQh+leJOkMrSyFURR/SCDQDlfCLU9TIOW0KyfWmuqKhR4AUXAErzD/SuJbUeiUDn8x
vR5c5naU8Sc5Ag3u571MJCGW44YtQaiMVtuIVEpBu3vkficbrjFgy+ybCDcGLCohTz9mvFiYZLGM
L802oluYXSgVpmVvmDCKdhuOTu+wsQfegZ4IEaWf5eAKRniDZ/0KUhxI07C8kE282Dglp4Aodt8+
PFEEHg/QGrLSMGffnjLAGgynNuKrGjh8tQqtqiPqa1NhLZ9nA7ayIRbD95lDE7pPmATAm0mkP+ZG
INOLySpHptoOxGxc3JN41p2f5z2pCRYjJLztepenWAJ9P7EW472FRWYeZGevSkFiHMRZqXBvw517
GvOm7svJakM4re4qh+F1HOwSN6x4gQGZHrEZ6HaGHD3BHgenj5aqmVNbrwcSSR6g58vjcsVCwm7f
wW5aO3THowdiwAukcNVBYtTWtzzoRoLaHoyr8o8hJ8DgYnNWmGemZkIyYoO5wW+NrodgFcPeKZpi
OpAaflDgWh1zD8MMD0uPf2ARXjv1IJDL3K6erjIWMZFD1XYxCidoSNkA0M79/cmYJXCHMIrH2/rY
YpmtzMUohW4xYm1eS9Xz2lZ2uQ9ibgXGVpBr6m/c13O8uyJSL5ESyHUHRfUYW5sNVbuin4F9tPGE
Z/c3GLtM9sN5alx6orUrYGWHA5FEe3JWfTTEkaS6FNhxUG1L25c0wO8Xh+2GoWDstth8OJ0tvroj
cZTrykbhoJs9Hgz3eFDMjlM7G3vHDFWvUEOqvLkfXezduwMkZLGn2rTDru25yYIuZccGHthNpBUF
GqaF0eF3ZGC2C3G+OqTtUACKs7V/p6An9z8Wx8YtFeCkqavtXqUyh+5M1o3gDxh5BvZRBzwkmJDR
PPiAFTIeSeAFZlviFdUQhId+3A9K8PF7mrjXGv799XT7Z+gvcSiDcc5F+UVtpLvIsbhLYh+BUoXm
iw1Qf4faGOuIkvSMefy0uAJk9Crct9S2OuzQFqH43fx7OPE+GF+EzqLbk6RPx6FAsA96vA+0o354
/enavUm1wjgDrgcjKxkBlUNsZWUkLu/kMv5xInaI1/mCmXpuAM99Z+S4h0HAtcuyuOwmbwc/yeJN
i9213+N2gBVzJu+Z68oh185VfKyehjYFl7Y6IW2eX19UevRydhD6T8yNlI/QXnj3vbDoBEhM9mU4
Cf3pSSbXwoCTWOoezxPNwoTM8Wwr2mm30Dwxh8UJLPtPrQAdXZM0kA3KZWugxYlbnq81ImoIID6F
t/9L6Df16JHTkIFCdP0SWR1l5uDW1lkFaGGWQB/IrfM+lG/abmXkdD+TQq0A0BYIiKJL6epNwkW/
18s5gOzPdY4oN3Ka7lzG//7BDu0u9kmZKpe2voCdyFWkT2wVSsjrjkab7Lf2VypRMry8+aH+kvnQ
q04/CDiswBfkVzR4WADi4kdQCwHlwcZ0YwaqDlh3PZEKSN1/zw6dMK94b5WallRrJgqHak83ieA0
BGEHmKPwy50zFD2zP9poOmWnU2O/QL6FRw/e4+1vbb7lQAATr7jqF/RL2rn40OcgD9LUGb0kM1gr
RTBO6/1RChE5amuzzerFqAWAc4qkH6ZqYHFpqUnPmIKZPBuwupmkFnHMSvpybgiOhOEhXZOVQdXs
nJqrlrwiB3jqrzDHO3GhSBWXOIvgVy+kwu1sfF6B1PTfxuoDKcfP+cBk94H2jkQE2xEl3ww7BKod
Qf8mtTOnp0gTQyMtdMXervugrtKZVtLPWn+HEJJDIFydkjKjNJMluwxMxrMQsZgvj/J59uciDkun
90RRw5gkhJFmcxgDhOlwusRE/G5Dj/VnuV7HIXvyprjtabwTd/ZMRq08kO22f6BUkFulI/vAJJ2w
VBRWFsCIWyy55fvTx76TjchC/UE+1tOYNuREidRx4ThkeyJSkcFXC486c2+ShRKiooRQLTgC7d+U
wPfXS79YuhIjolSj6LKMyDt1TkJid/NFxuT3/Jpm8BDWWatxyPyJxJ8aOSTdPHakIPSPaI7gDoOn
xqAIpMUe2vgDfbOOkZfr6aCPukE9dEd2h+W9Av3N8WrwX862deISTjuBlLWn1MCtMo/yAKsywPhr
CR4CSPhxYYQ/KIEp7RdzY5ezbf1LtqemcrNDY3zvZeBrQk47A+qZCU6aJy96ywnOynM9hZ1k0Xlm
+T/oJifT1wZ3m5k7yupmtge+sRPTdDkzAkC2zKZmQpspTN5C6dzjIddI70dLpJJi05Z2TrHWvapB
qMZO1UrbpP2krjFdNKpp3FSEYzr2Ft3FYnEbFoW86GoI2Iw9BiSFQlf4TwFVsUaUyEGBUb9FWkeF
kSLUNNVrdZeQG7baNRCpPXC4Zez+yAqSIIhyL8JrBtwO6rs4xPMYy/3nM972RJSXwuSGoNBf4y+U
L2aDHNTfq6KU5l5NgEc+AsAC9nCGmrEEl0fjwHQRxSZzD73MDq7nLmi3JCAdP1IZk0jteFsvaAuk
UNGXokel5nGOpwjgSm7zBu9oT5igsLYLhvKwzV8TEJMi7up9agVo99hPkkFXsIwRYF+LMxCG6t5h
RN2s9/S6Uasok/2R4k5mrZID3DEzD9wI/eYSCloNc95bTXeH+pljJzVSzwYK0OracA76zJRbgJv8
o9M1IFwDqSoIbRMrI45e8QsLAJaY73+tckgWea7u1e424a04xXy48VHGd0A7IZG12P7jJZAvXUFR
fw9L+5yMVosFdQBOmyO8nsYnLUx+V+hHJA8dz+jS98dL5gCNlgHHhfw6LetIkBx3SR0c2f9UfODr
KWqXsGzYi8urv0Adtqu6ymyno5HrQcPtbF8xx74Y5Z+vCZXHE8eGaCCJxM+zg2tU4OuNZhnGxDnM
qliTbfmnp0l+UUwFRsV3W4YKNaSxUmlKDWsYnEVD6l2ljLCeq3oW2VqLOdKbv7UUj4LYADbO/FqE
3pvA0hcVsGrxLvOvepDbbLiEzFCHMZetgpj0wFCpJa8PAEgAIYbqbS2H9w8/JFkd5AtNTBM6imaZ
PdgXAarTInV0bir/VcooQKzrWOa2u0VnlSfm2fWdyQDUvmomuqgv+M8A+tUJVttt8KLNVdO0PuUi
uJ4Sze9MBiWp+DNp96Ytf5tD5nsqSlHf45kv5rAAxH+15/KIIKAla3+XoQSvyIXbxfHdqvE4lR6A
2vAq323duRQHI0BRkQwN7Q49VCspwhjZDPmtSt5U7rwSQYlVr2oG61jnF0tL6uJX+FZC51DFGDV0
aMIZii88VuNqBoseJkOAoJ/IiHnaUHfpSwDxjpR6PFxXcktN0ppkuDTrMl4JRP2X/f3CzqrfkU7u
kaUs2oS9kNDtyhmFmgW6NmRMCJ45eKUN22S6t2SRmNiC4ltlEn2GzXeeeDjmOG49rO6LpIO4subj
WYQ99mEvp7YCqdX0W1nwR31/Z4d+vvHX83HnDV6BcCEHBxu1iGL+gXu3RFZryLjf75+JCraFJjXs
XzTMDNYHyiO0g8eEO9S1Ttxp2MBJUMEndKjXv6PUoNNRlQXO9mkgaNQdNGcSj1V5lmCmCFgHhOfv
yo9T1EVa8XhLXlLNjHw4aWdZnTE4zmJ1smqswkPZkUgWlqHbWCULzNVHlT4axv1zLxrrhahE37Fr
rFAk3/NecpKKvtTC+DVIm2bTt0vmG+jhLE96KStk+dB7+U3IP2QWJ7LO0Qug/MuO3SKGq9m4W0SD
r5vF4JOFX8yaW2DEoNM9wVHdP1SXhpgcyLrJQxZY24a+iRR9zpPRear0jIEI1aW37eeYqV/65Zeq
SOP+V86kPhP+Q0vACsMf6XLyLYoWCQz4d2XrM9eDS0ZmL5BUHy8u12X8amAf9tYBEqKVwxyyUqlE
TtpEElfasTevBJ8UNAmguq1ogTeoop/d5aqRrqiaMWp+gE8beZa+ClGeuqoT/iAP0NEmTN+DIkc7
6Pm8DM+vnUBJb594K4f2UdF+1QjbtvCrRYSdDHlT+qeRGbawTay17HHC8W2nKZE5dbOvpMCiZsK+
9crif14iWW3P+u2j7/htfMVehLRejx8edZEwP/rpJmnOCyHbsh8mDPgYxPr1f9k4KshhfwmRnAv8
xtMcqCZBWOOyQkOT4eWT+iBKNCvT2KSxE7l++e8+sKYelAF9+mzNTlOPI2AtOM2qsCa07ywZt6pi
oGKZEEg7iYso7QtHPwx8/gA7rgfJmo8P38+4pYja+zus3DU3fH1LGsNfDKOM2U8lbVyIPyvLi+yN
Kxr0ub8kpmwIzpM4ScMctLefRcFI6DPSymFDyHNuW9AHcu9pKK2E8h3axrBDuF6GnHqpPKj3Z9Po
8p2S3+kZFDOv1HQfeR4/9IGkP+RN61xDhlHfzkEMBVwnr/8G9ssO1cGjCMnaHbh7Mu15ue7sWHyl
Ov/8I/+ocvacwVRFsJCK1SCQ8IkyD2Y4ABAjncbklC4+v4DKChGm19Lu2Pi2t7mPWRYBiFwWlTCQ
6xWaLVYvcwd01BrZzfGqARCXvFSQbq/xYIOW/I8TDF/Y82tf/D1zqWX9JAhjgeRULjW6VBlEZ0X1
peKQBkVe9OeAdT48r0dGNKECADW/wsUYfEM0tWJXfY1uEZmv5guxdP3OmEdc33cHx6aZtydZWxra
AwvjXibtwZVBMzropUAntIA8luSvXbeMc7rQ6McHHzIkX3Qwn2fIQ8vfIBdTAsfGPvxrY61vaSLz
HgEe6G8cxPhe6q5/TJmraX2/NWsiHbfBE+iPV8w7WbC2LoOC9LeKqlVEjuU5Uf7dAT5QEn9AOasB
H7Xqar9cYrs+hhe7ABAee/djWr399xZ1l7QIWERSo2WbJ7BVq7uqw4MMonL9OFs9MPcRLLllzlt2
1RbPBanQnD2QcENP1YFs+I+abNDRXUs7oiMd7LhLel68dKf7CveFEpzHpAAS3jkDGP3KSiCsvQ/K
e/xK9XYmNew7weM0YrON9lFZ2TIk+Mge2pYLoqeHND+GMAj2Cg7d+eQO7Q40B+zzRIgVYY+qEyis
ihFXkaoIVKjPsKbvrzCeMxHqbdaGUn2XQznZHO/mQLldcus8WhUa5EktteIgea0oQ6/FFV5aum3a
6pdgP4ue8Bf9LJ6VuQ8FQ/cMBV/UwAtDiuSyf/kxkRKdqingxxQ8UjVMA/mV64UfE0zQonKsPAmD
SiGloE71c8w8/x6ZkfVr3VPNnP9CryAWmM64fVXR2OUB+H7u7h5n1aGCxfk4GCXaQK5WbUEcoG3K
v5ShgqITxEC2GDLbFI7m4CmVWVZvINWhmXHQdAmDCytH2gxCd3mFM1Yx3IUNHjSSHPXDn//uNhSY
Xz5wqt9om5k1RfxTgMbR+scZ9MkkQyQ2ZJRMNNfXQZfY8LY984JJ5rONdlKdKQUOauQho94WUcMi
NU5tZCoH6TNXbEq/RABryZOxHVfOEhTo+WSLnCuM4e/d0jW5MvK68BFBM8NOZUMsCjrnqyGJ68Ez
QpBQ9AqsetAHqjF5SFTxXnJp5k6xF+AmwS6RwISA8gFG/cY1jNfWOGwwcOB8XHGCROjM5Ayxfx2A
9UshPW+8QhSGQGwQGAwzBV4O198/idL2RMuVf7tdYunfjozmEgn6BKSAni0eyir2b6F2voD8brUM
gqgKFxf0liFQHouQIlonAlc4304Ix96afxOS9101Pfq5qqCSvCW23Da15HfDxJUUVwGE+R+beExP
io5/QnOeMKVK3B+s+IuHkz33k8317hDFY6JYuKDBDX9tCmv17x22cIhiGl6ggCxT1Sa93YYxeyMy
sHiKHFkDEQ0A7jxBhiyaSp3hv1PVVPLPo1Hp9QZTuIpq2KSd8Xt9eQTA4MVx/VyCylMEhfjHQrQf
Ia8nvuejPMInzRmJT2RNQ01gG79v2Ld870Q7kollVixZkLPR3IWygzkXA+fmn7TYdUz3GXqb11xB
Tea5yQO01SaH6n6C6bov+/7dOHv1d9XXQLMs4RdSSZdJfp+3Vc6hkow4vPRgL3IvIlaWapDDM1+i
JzygkHVo5SP7FrbBgfyDMuONa4DOlNrW71SiqTStDXFEGcYabtI7vIrpc6M23MAGz+kKWbBJBboD
KSuoftMS3n2y5+dOQAS2ITV4XlbF3WorNTVzGKbgpa2sDhOpWck9catSGH7HXDB2eCPficfAA43e
gJ0PY/mTzpQG8vULEROTfP3XhUbTrzHve+94njsxbXuSka90cb0KER4nChf7YtDdLqdGInTsqUj8
k42ZokX4rvOsaPb9aJxkm6ei2q1A7Qtj1oYSgnjbRZ8yAMWVzNCAY1FPMktNxs1xR5aU0j7sFiDF
P32yNxp7wIxneNJDg5pWZ2LZPoJhE8pVEd+XYjY+ebcIxAQ5fHbpbPo8lS69qKrjALxeLOT3wcje
vnUFw79SbLkHGspLp3J7BkHnoSggf8oD2jWvoqvVFa5TzpiyBKzOhwcxeSt484svKM0/YBfhOYN6
NicS+SLBQ3nkl+SuTmfsxwA9cfXA7vEbHcJdZmqyWeP5j9UdYkEUzSUou2D9l3g+ac/mnApWQOcl
8t9RkeBHTnnlonUfMxcCx2YrgaPYjOsoNmTKvu6C43dxA2iMbrmpDPThiLmS5vmsTBoYcU/sKd5u
b6soBkExGNrINlsDfe7UMmo8QV7OHluxerEyDjclCyn2xPw97b/s3dOB9WdQ4DtzEsaevfVJnePL
gVPwbjuBR89PXNnWgp3+Kpg0HIbz4onvWjcs9xvBUAEI3z5beDurxjCs81laitMAacWbRWMe3v8/
gX3v2S5XdvriCM0jhUE8/5/YJyYlwYZhUCofrjocPaNN7RUUF5/i5rpR36HZ926qQhy97w4Mcl+b
z1KYykTyJZsASRO4SJbM+S2EJfOshiTwWHqqlvvMJLlH0KHWkK4QGa/ayvwjP288yaCUA8noPo55
m1sSmcjwSvG4Yn8dd+JG9VopEVMIYyRoT48WTd03XA8UjIkDJaLfSljV/2MrKaAA0L+s6HgA7qy+
ISPEBch3RdyByYQRVTijTQu4Yju+ykRFANyYgq6Pm+mwd7Ii/86DGBCKnSuEAvF+BWRH4yB8/PRr
uPA3o+Jh2+cAYLfPL5Lv6zHicoa4Vez077HzRdgjpnTb0khsIB/wu4FW1CWHZ8BdQvRI9ThPpT4M
05lHaH6D/EQtsTZsNnPqr/AMX85oSz33ZxpdJ6TCQ94mhLjHv+0skbA8wGw+BqpZsQHkaH6wPlIZ
nUAV44yTLDs3cVs9rTppqAhavSmGBb71QsKMjgXfDw1DYxE3/qxy0jRxUISq7+FbZhWD5w/babVM
e6ITpIbHwYFu431C0asgPrayVI+VHYEbgFXe8dDG5Z4sMAcYw3rIcIpw7g9r/xDdLfO5d/Xq37fW
JKvm6sR8uXZ+9Rs644ZlCuxuPf1I7FJ0LjQubbxwRbndS8uOuJr+pXhrFkaaEfq6/yNNm8A/1NPp
O/Homq1CY4tNY1Z/2SgADsuxW6KEUT2to3EaP0rH1x92qnUgWCgQr6bS+8A+OMcMOzo+OK2IRhgD
d8FeaerwCshSS09MSTiliI6HXYabIPEPSjHRi7hobj6XXW/h8rPaqmAcAT3vtHIvnIEt37MOdGxq
7yXJe6VDFEkJRp7dnQIotKfaLefpwNR7Q0Iry86kwDMea76ylhWHuEHNI0fIgMtDHhdzcrgFLWGE
isx8285rLcV/MX/VCldzKYLr61gS6rp3dFkxb80unkcbLQgN8HMCQhKmQzSBkxXQ7qQc4siRLCbF
/LHA2cQR6XGKyVnb7SGBvxTCFDwmJKYy/4uIoHmd5xKnd6rJchkEBmt9iPUGFkUMqA4eCgI9h3T6
U4fmg21z6JvKmBnIMz+9MbXC+YOCafcjy/tRPlBAwZUOxyik0tjqAcmQOqm0v3Bl2vkZ1/6NNzKU
9IE0TXZmEKw0UdEg7u5K6JczNvaOeqmHI9jOfDdA2WGGBkt5YXIRxt4xeqs1ngXcPok975TuDcam
mI2rUCkUwGBzaxi5YCEqW5FkPJdVUPdBORigZwaLFnv2kdFESH+mvQ8N4a3BFRoyRevx2D0Ad8TJ
xsi5mQ8CtUxfJa4lRgyyD2pXOoZV6EEx8Ne3WQqTBJsVf8BhuehyUoaokIbVTYWwvvUTF6HQhzQX
EjMSUrBCwBUvZWuQBzmdYTh1tW+KmbUoELHyq1XHq4SvazT/hB5YiK+pBMvaRSG1PjcuVrAbClSw
MnclFa1MYDpc2KLuW9aQfnsycs8Yox/24ymP7rzJod85zmjM15jH4sIf9s0X9/9IQC8/Qlay2C9X
LBBi1rJD1U7/cVc9YkNZTXWn80QHimfykBlHgABaKJBgL2hnk/wLdGAHHFNuWG5FKxQkslOGhUxe
KaTgggmKdWqu6/pi4rfA8pzqqIdwkZdOadflqdW9LvDsfCrIyDXvwA11wZ+ol/sZ0kOOG1BECNMx
BhPDFusO5MQxJS5B/2voBX+5IK2/GaYuSICa43FDmu1NXs2xhad/wLd4WVoRi+3yVcVbzLfZZO7u
iHgZpEQoTo2h4+3lh8c7n9HsxeJeF2umC+Q5ZZKvzZcrBezWocZHd0dq2LxCQhQ3tK4LgdbYTPPT
cdTF2cDz7+0F6uddjOOEzvoRRXWsBof+KOLGXVCyixArKsfXp9ZkH6jf+3D31GrwVXpInsHR4H/H
i0srSOjSZfn6mmUJ4fWF3Sp4WzUqqnGzws2Vp9qC5w9cqo+De7xr/3A16k7WOjp0TAF3lZoGGwI4
LFj/YCvarkbZNo9WlHjn0jaRyad5CkdPe08IAVgCcMDdZpCNdGJvmRAti6JstvzEArCJTTnuk6PE
XXnqaoyWPZSh96Eizs2DF92wxrKQM/9EIMajl0uiMYNfKBTEKwx46R0z1biHRVhaw2Wnmn2b7IhS
15CjB4IJznja9yAkt/bRMo08ci1A1Stg6+ZkhwADage6BcyhfBdjf0fiE+ZvxRIe2bBADwh9Dfbt
rixVZs/REbutS04RESm42OBZiIMSXQS1eUzWZa86c7Bt/8lV0s3BjtqCnvzm0M7ymozKA62TUVYn
kCga1EE8zuBNLAeVz3W8EjXIaFTuYDoXr7hnDiDIbNO29Ywcpy5+UD45Lvj6orkdbcEnMojB/EaS
QYKs8HqaZeGk8uozfZkzY0yY5DE/xpm2kSlk25hBJ1kMOE2n8O4bmM4QKOlqBRezKSK7Ad1IubcO
InCkxZ3GRdp5GGMDrOqr4q9ho4UzOikNpZXjpTC0rdVwc9W0A6hzV3yYX+M7WSXGCayesmyx4wwj
Wxh5oMjlfV2nFc8gRwxFJfd47PXdxTh9V1CCkcJR8UosCLSz3jSD6iQdmd/G14PPlPwR3QpZg2nG
y2Bh/da9mxxus6JNAELsagROQ1IcshFpZxkW+Urdhy7JMwsOVX2x2dI4RCmoVIfX9GRGUh/D0wb7
16yVWEpE03IEzrc5i7sypHbtmEGVo/Ej/BzIfaYYYM+eNzMducGcavAbZtzdkKcYAenI56kGzSJ9
u+tjOmFGWdA5HpEa5wtiLffuSi//QBN7pzm6a9StNkyw43qGlH5YY3Cm4gv2rvJ2wmm7T0EKSECJ
SAtMiDre4VYUdR48K9hGWzpucSmlNoNceOC21wPk+hynqs79YtADeYHGYLS3GCwGXus44hAadXTy
MxYKaHZYrsh/oyEWt5s+slsf1S9dC1gJoSO4ndYQAyFzpOQXTRBb6uYvNzosC+nh9emSnfBhUWc+
BDNljcuDqTw4rbMBLp1hkmxZmpZbm8J1+BvWvSwSXJj0nJ4R2Ff5Y5FouQLRlskFSmnghe2xbGwo
cJYTgzzccL/ZCteFJ2mhMWJvcRoZhn6oH53dNNBRJxS1e9XI0w+xXvyGEHmRSHuM5TcVGYOMItnX
WgnlaBAFU3ekQC0Xsnd/XKdLUGGiKTFwdMbMolF7fRh+mMVx3wcMuVKhNqxn/yX8fhgcVQvvl/rR
FpqWZyxD2BolxlOo0ktc5JVGZWSRk8Wi1wBxKlBloGp8pNJRpQJdicVzJfDyTrSz0lwwRG/BJlmW
UJAqG2ODCPqJhKFobrW/2iCLA+h96Xu4k4Bx5r/W+a+gKgdwCV83IZ8UfzYmEboR+lpNWRdnqcKj
BK9MnKa7G1r+J89wTrsmisaZZCtRAJ78mZhJLYejqjg9XaK8/r5F2X5+pxe949yN3H0b+J/fbkhB
vZQFIgmqWUtPVbsYIw6a5/d4ikb6+jCVHZsZUlzVYBigaYlZbFzH9RVHkIzOTtIb55XmsBblgKLv
siMy9Vqo4BhF2P+oseUXA4wd5sEVqg6LaPRLK2YDavksTznJdJEylawo/swbJl0jHQ5AzK9rcst9
ubI/e9M4YzCFzRHiiEsIMg4RYqhnDJDM5SPWTD2p8SDbcDzXVABJZbS2e040KdfEfHf4kYS04euS
cQIpF/WWdL8ybkNpjBYzX8ME1NmE80MJO/5bJKiM/gMBPZjcOYS4BvWjj6DVMeT+gLytUqbs8Qja
KixtvqMYCfvsUyTqNyOqxRYtKx6Zm4VQtBTecAaL/oyoLdZOqZtTGvRtZNkNALE8RXWggsCNk1nO
NDAX+VHx7WWrHKanBvU8nWC0Yu8eqlBNxNe343MlSxwST7MpAN4iSOSvgY6CErPB+ykyifo5MNv+
Z68TMTSWKIlnjliBt/zzRzu8IjbYW+2ZDwPXvOLyRGmzcAkie4EbvqxvIgE8J6RxKf/HgiuyVaqk
oYWL8ID/PJXIjv4ygo/udCH30FLbNAQlNwOWytMjH61vLhbKoFuChUvrAS6j8v/u6B7W7GUtwVer
L7ntUgR4C5caI+A31HIUP0vP930Ncw4bvg1XpSrBI28T3igbIpCs67lBt7Q/fxH8m7wC9UJecOe5
UCe8V2OtlUrqDNcJ9zVGaZF8I5dPgfR88ZckNiowiqfXxYuZ0NoggP7uQJ3Q5U2/OvDWEp3QIRdw
RuZETjbEvPAG81MeVU9zhMcR7wyWotvieTx4WHVXPqO/DRFvDpSzBrFvnEr9t7qPRqu7gsu+xk4K
vHP8aS7MGKOCtylBNuNRA6TN+Kd60lxEwf5hjOdWbs1R71K8Dwp3VK9y9Mk5QOvKf8mcuDRe+1wr
Ve7W46dGIqykV47fPQPWITgKmXaMsHGpAa+Msbl0nragDKA5VG4nB2U2a9uBWwyJ3I3DrwO3eHSp
j+bfYTJB5ViV2HNNEDkooz4cjtZi0H3e3XGZSNJjM/mjJStOammCaKUTLhk6JPTCBx7Pcfl6ohLP
UtAcp0zlK6bp4Z5JN1ZdEwEBCimwpfhLzWWRIQfvmVCxCM6Ee13cicLbN4KNI4fPo+T/mTfka7Ef
A+wtyiojFezhO7GX2LkVqOyqXipcFVNmAyqgTHCMq0mYuyixjf57c8lVJbZ/aGSR1MVAxpD45AIi
AvMJYJAPa3DbIGnCzR9Ae9S8Jqo035bZ4Y5egdYVtkkmiuaH10OFhe1ztCMxgeLZHbulWW/ueIdn
2IyyGiGK0lw10euD9mhb8bZBsc9LC7gvN0R0nr5hG+dTsbyZFBglYN0RhNHlX6QNsU/bl48fOeT+
voTIfDrTDN6i8VBlvhWLRbsw5n1ac3veJB+oKmElJu80S+axkzTKsnFQUsn6fxqNlcBLtsMMsi2B
nqZyZCwXYnZ6067yDu3dtsABGix9UZmt7NVfv/cmisHqoXIFqhqDWkeebMGVShJcLzSc+dZ/dbXL
Js7YxJHTQw5TqLXap0Mo6ueig1+m5k2Q10yLOxUM0puwOfEzkZaqaRe/dPVk+jmJH4FPaJQADVIO
A9VRBcoC+7QC3UKRMYYLVQexDmib4jIi6dgZZWqLJ8wXAoFzy8y0XSVPX0/aGulVPU7JiXIZnIro
Okv16KEyMQC7O5JfrGWGvPl0cIAeUT2l/lTYGWEhANaaeHphw6X8KGcKnS0y/28/vVFaf547n5X4
OcHR9Uhf7z9+i5pXfcWq1qdAtFzhZvQifwbxlVMtv58PvFlEgj41yFdVqO1IihExXwUwwAdU8b2H
HmG7EugWO0f2pWjCdhk1Ta7juETo0lRsfm9hLLCMgKlkmX/LHm8Bws6V0gdXo7mfMcMNNT5f85K0
k06U7m5FYmApAhIm9R5siOUWlO4SR4p0ek6h8vKCTXeoNQDg66d1CZBjKV9thGvK1WB9yjTvkXXb
SKioLd+EEZYoXvASn1obrfjdLOiThex+ARCf7DtvBTIG5NubJ5lgYoIGFn2iqCyQfuj3oGSzYfOg
0A7Jl48vKrX2+jZPBrxqV2smDT3FPelFbT/tPtROdvqALJEh8D9L+i12B+11IdKQ/6nOBm3ZkFoY
nNNtsMTwYdvDBpoiBgtjYfXy03/46fLQ8rHRArpEq0CmvcGo8Vq3xLlVXW7Yn8r+zWVa6NPhstOi
akt7wurT2oaQ/szl9N8NGcte8I4OlZzjOOreFz8B7sBoSvuSpJ0wzWYSCxOeYxese0gdbwnXTHvg
eeAXjIabcA+2XPreuXGoImPxYHJEJvm3wi8VcDMKHVlsQIMaOTaCUMTKQeud7mDzn94oStHRFPU+
otjJgzdhs7hDGo1cOJpTrSHmPlFjpLtnqzlJMWAQdC/iOlWBLARO/2rRcJT/hOvo/L5opSzfBLVD
F06qu+dAeORwAFm4IW1y1GY42MRe/+92bziW+Wi5WjlzaQEElzsqtXHnqs2V9WF/k9eoM2d8MXiO
I0YwSbzoKqUT8YKUbkujp7556doH9EKPnJoV/cBDMXYkjLeJ5fmOD0gu9cFDWBXmt5ChVWs3GSAB
TxFBfHdRCQyRyPWG0ieCzQVaiwczCOfksKngvBfIbqYqz41Bm6xpD9D40qz9O83piWds/MzmlM/k
bO7dvYqQtTw8AnylOcFjX4XBG83TALZdnc4eL3fldBKUbVOCw/OrYwcbg4VggeddpX513OT18Edc
1zSpXju7xcuW2zMbibZA/Yvp/dl8h9B0PsPqZXICEAfxWp1TnKLK1i2dAuzbp1wsL/xdjW9mE6/B
5ex+4XeiyjgG6PJ4Mqw/Dj6+JXLLl373LWirBrHTiLcf6tr2uv0vibIvdaElfEPUXZPrtGeHHPi+
KA8V30+AXn72WwoXs1GvWGaGu8gmbFcIdVVLrI7Wyni9yPgAQufG3LgbxpLQozMK/88bhBdA8Xo4
N6fjqBEEL3fXiIwRJUYGJWe8g/1e7CnMBiUAYb21sZmqIqWTr0H1UFItBEmDQcBL1bUmdQxQoi8d
BNVLIzghJ3jfDS8fR4LoPwaa/x/C8J76/H4i9yBCXRwGPiHENJU9pE1JwxnaPlI9b0O0cXVwlMqx
owFCEi5oxIK6g4nfGBMlwATQcCfOfV+rCVZxgvhziVBIExw42Db9+dIiviwhflhQGaWf4HTB4aUb
ADBSdZFSg1gyrpjlgyCfcJ9XpsaBmL/AigIWhfnAkUAq9L1+SrX5jT0tlvZhBOA1tCAwVcKmite1
NNGjebAcgu09JE+MtSEbtQB8kHelabgUMUZDJHN2k5d7mJvxpfgjxHOhuJUf4UGt0KLsuuwO++HH
CcIesc7yjBMDhIwfjTGmJMwZXxJB2Z3fM/fR/0I5A6U/wudWGEwFGA6nSjlIDaE8nEWE0Gg1Vc08
4R7YaBLUuTcITkFvhAH0h+F/ChRIQtbAxBb7k2B8HERlG00RQ0lxfsG1fKraVHBCIysqDrq7K/mC
jRxwQ8jWPOcW03kvOuajPq0eu3zdTs8/9j2wEqxCtg7WEpzl0oRMHkHumghBM5uc1OkTxgttOziS
yPow1xdup3JQrRhba40zDer/L0RiDlbEXsXE29+dV6GVQmNNLEjP4P2k7BISwLq+Tn9tHuVwZ5DB
V+/MfnEM5U27jc/ooMHgEqQlwIGfUY7UDbEjHIR4kbiBh9AosSvE1+ctKnWRzQlItCwgDEWaHaCt
uM3Hpz15z6x5Y8INptSAC0IUZd+3uTJSB83Ye83cx+Tg5a4c/tIcRLodXBbIGNtAQPnejd9Hl/Vu
VyltjxRZZ5wvWTN7SilRzQehCgx2RoDzyo5EKcNnyehnW4lQp2HZbPHU8iWKcXKhDZ2D+DZuISok
TYzsT3pgGxsww/4tO5EjWXkzmcPTdCEE0wjA6ueWjpzn9oX5YL2C6YYzGvNTX381R8DC+aFEe+36
lA0YbDQBzqgHIEoz0keF7EICIMIMeN0LySxCE5e/WqC2zv7Ekuac+UtRrWogO9ww60jTc9pby5/q
Zh/C51CnvXn+pvUx58RpQr6C98Eh1l2dKEwmzWpGTMPUHyC9AxHKDuwcZCaca0Iy1L/O8awOXJn/
XZSS0N7Q5ui0rHz4hr8/Lu5u5SO31SsiV0z7s95f2ROjLvoK64ig4fP88etqul9i/Z5nSoSpVITU
aUMNC2Sw8MF+NAIDW5HH+F0obv7J2xcnnFdF2ItRcQ0Vn/aLneywcFQEl6HbRD2cZ41OSG7qCqkH
Ov7oLAmkU95IXbv5VQSEUgOvfsbrK1qqgV+CPcGzqhJ3y3Cxd3VgINd8vDcTCdW3dwd9L3FmxPP5
x2qwu7TryCvmCcg5jzxfO5TZvjj5oMxJ39w5AfK0DR/wcD9GSSp2J6tM1q9eeSvQxcxC82Ia+qJx
8dFNeABrfM+OiYuRodQ/Ky26BH6E8BpSnfXtUygjs3Ji7gG9ENMo9DBPVey2p0ZYI7IuJo+4ONCp
FVhO/smVVD/sloh2tj+p8jjWumoMdwCHXpy6gJplJxXFDbvDApTg/jKGUb3b2hjEHDUEz09CZj2w
XeyKNbkHEngJeoYJTxIxmtW56DY3I5MNQbvjaAEaB7TbRqG7pmpu7dctb1Gmk2OmHAfwpqowhPr9
BI0h/99fPzwnW7xKWYbvNDCLpnOgasigcOM742dNdtEyjynPiNNmi9sDAx0l6hfR34emnF/pN3S1
WFD4eY/5QOfLtSbqvWhuEAVvjiJ6FI6+RGEgQgsG/fU3di1swqx6ZyL8YVEBKLI4BU5Cy8HXyrxT
IdoHEWtGW/XDzdZkitFIaimLvbjmiL5sYRKh56oi3NnUURPKohAESg+r0Qi+LkvAD+WlYUXvB8r+
mBcrg9QKUGfjE6vGIMPAkXwc2dC90MTIba4mZ0tu/at/mZBr2tYhcaKj5AuLyupaH8PUG5qajYZQ
Gq4qhzzcpo4RWr7rSEgm+JzlaSR+QPApheCVHkNhkWurjnqVbb9IwgSDuiOl1+G6GLJqheR9x0qK
jL1atqH4NdUKx6mer8Caqb6xBArbX4POqdixbquN2nc2rwaP3qYo1Ejru9VYbc1D2RhAqyq3g9dM
/Ji91plFRbkr7mrAPAKaSrTHU5Os4Ugkum2fJtV57tIAyWBNv7e1xIiFc0micNMKMNkG7vAyRc3g
wBfMcPzsphlu7S/0vxYZkt+voKMpIkymnvmTDf0FowxpMdHcwdKGhN6MLrdw9UK940LSYR85dUFR
Kv2bm7YxOa/aTA3u2glljDyIEwcEtCR7kF6X1I9lKjhTqDWhbRAnwZiGXGHM/RFeOiRXJxE+CHbV
Cg9XG4ykB0MZkgPd7sddGZqNp12ojEyiVMOfVnzSvG5971xjQtFRUoez0S08iLz1/CzrQmwH4Nsj
o8FKlo3VPwn6NATIMhjeZKo+CTstIZuPhLfO0Tlcolz3O8JS7f+rxtS4/clN9NZyDfqiAajE/jti
gJq/Stodkk4t3hCylz1vv4fA0muU/DEBNnIYxOqwaQn+8R/1tDDYTBFtSzyvUdhp8UE+igol1fAp
MdlXnmTQYn5ko8aslHNUzz9xeNgRLkyw4MU4cJOv5sNTrc+FVZoZ3oAtIQTMIVTuAk0ZEfABPm41
hHwup5+qnAP/9WyeQzmdehRg7XTto4/W8F1Vq5lGuQrgqOL/VVdOGs8KOfibpuNtUqL8nen1qoNL
iI1SIXqMZt9D3iXl+cPfv0wjR5VRcVU1u2a5OTdRl+9cHMCxO9CBmqp1XO/58A8LD2L1zDP7KZFY
6ea1f7h21aeG2idxAgbCEeGYsOudCAtQjPuBbeAyGsS9D8U1R87FggTb91M09bZut2NRdfTtNTA+
TtmudPNj3DZ9hKHTNoBW7VvBXy7zhNtLSXpsqbbWywpd6Dni5bknQBOQ7qzAMPJ3XgxjbaTFW6rl
DnfNmQGStZAddB4WnbQ4dayBlSM57zpwqxMcLG5IHLNl8i0ICanT0mVUiHQlL1qsYOBr5kMRcymw
x14jITGJNMWOAZ6swxBAL/EWfoGe/ZVqkam7NocQhQuBYt5HdpvDUDDzVdGUdpl5+JXJt7Fm+kwo
viIO2uXiN0NkEWl+x6BiTWKL/7shMGhF/MzqvZNzYXA7e0Fl2XHlHJuxeEtJFz8NXbaPCYfeFEN7
80Zh9k7v3Tp/qmX0XZb1XHvXF+yA6Y+fIu5AIxvaoHPNFh8z6WpgQNeQTElpDySJYfoxFX0XPFHt
BCDuk81KUqkYYVAu/X9AAM/jXqRlfzIjQGxpEfok6jBbY0rOqjQPvgjNTaXLaqilg9i77K2FtwuU
TdzjXTXP1LGYWqxJh+BwPtzFq9pQLxTT274p7clJyYGkIau10buJkRx0SsEKaJpBdIw0TVp26JhT
s/jNIGQJiLTcCLtBtzvYEQp/KXW32oARrmknIRP3eVeihmeanA3lmuTd94AzCHFEApjNcNqy40H8
VLK/RXHvirfks7JrEauVnwvts1UaPiIYmijsJcWTMfapcqByAOdBX1sBFNXl99iNd6s/HGJJBw5c
5cQMt8TY0hlcYPen39pKrAgZRCu++xv7ElgqUScXpy5rzIgCV/9tBRZDK2E+q6m/8IW6MJd/g4Ke
ChQDNhpLOVaGlOTqCHBpUdrW4Daw+ksaas4+nEkCkMFMZ7dncjAdp8pgdXt5CfZcisnYEQuiOkWe
r0mufBQpKCKlozT4uQvtpvG0nDY0OCsyIoGFOxNVY0Ktcu96P1AqDnDDC4s55wSGN8FKOx/q+5Sf
KZwAguPHR9AteN7ddafdPg+/kDPnoVHulTmmAUTFfa043SS4x+eUCJpz5Rdrn8EFEHdbc64m8yF0
qSfYa+3tMLDzuJCtbCbfRln0ouIHYWTZEhqYWo4Y5VpYHtNNo62wqrPJGJkSq0TXTglpTm4mxD8V
bqWvF1I0+Cd1vAQyfzpwv287ZwNSZ6YjBR5iEn7KxZrMhJ4u/qerKnJdYkdfJR7s5VgGt68+XS8U
Yt757QiWv7fghE2MlF6OuJoTst9Mzghn9tmKO8Mvob7Y5wHwLVtVJ7iu2t4MpLg6tPYczGYjtYPw
wULh4U/uRXyaSudH+X1mXqXmdarypAicfzf5B8xWb23xRmgClIMAjEuVmvzMQe2+qG0DcUbdIco5
eLtA3ru/cqyPRKkbcdO+qI5zX46E8/YpstuDvm+APCTSSDxaW3BwVzyLdwEUChwD6I+xTnIKwuBZ
PsLUr3JQvgOQqZZM5Hb6CYzj7PFgR3m8LAsLvn5r+ThDWLm1+uv320ExwDmRxgX2bGVLb/kXTUDE
QBzSx97Hk+AyQ1BfgUxIjcmSjxkFjkuaJmZ00GlFxdHneXJ9V46Sct1+AwYm12spKAWwnyY85NyJ
RrxZZIjXqnKldVECkoErcaVVyo0OiDXhEvrgjPFDQctYsfxQ5fKnBwy8l7QRnA87HaygtXTOhzc7
EMezXI9lYA8Gyc+xxWj9WfqS55yzGHu3lcdM9Xo9c6zxgdZT1iqoZGPt1syp7nZnoC7qGQ8KijJ1
4KYpGTZclFzZKMAz+W2lZimvtd9HuSwK/kT6a1882KnL+yzGiZK4QVtG0IqXLJ68FNPijq0oG6xi
dXG57qFFXANdeWzvZSMZy6t8nrov4lbiRjGyCle4Z+Z1prlOf60Hrx//lFTEiqFnAM7ag48b9w1u
cpl5XIowuYoEP6eMpM1q8BvnfchoKGXtBvDvShAwvaW2vrogVUK6llIV9hVU5o4Ouldw3JN0kosk
2HpcvMS5GWTe0RGFrUmGijSWC2ANiCEPdC+8ISXBFoAEPVV/WsHDK14GmDLL/Bh9C/RCkS05vyaI
gJP93qtSYep/f8xbf+YfNFCYsNe3QGLTJijqzyGXVZ1FlVCV2u5g6hIUM7HJEZB49fn7pU5g/HKs
fwjTux9wAm0HTPvl/KXIZedpXoGvCHAx7ttwPo4jXauI37PBhphALSvtt6yJXjlhC2KbsYDtfXnf
7YRqjhTI2Wd79xiHs4PATh5YU2GR3/wfZ1WUjJa2KNAZaShcg5PG59yr6aMGVCcoXUqwQbXHBR5+
TrCQUPno25qFNF6V3WyT+ja69DaefovuDEyYmM6QyDt/QnriH9CsESWUispOtdZ+AmiJQH6GZFIQ
nHLu5Vpb7cWVKmRtttP4ojRwsrWmeZfn/a1YNQ5vswiFGlYa1SBCen6ybLxNg7H5hNjqnd87UHoj
Ky5pE8CiC3qDyZ4l1bRzv8dmFyWXTqvcqS31zRDNRJK2gtbHxP6NZC8nby/FEODIlOtNoMPMxFCz
IH4ZorFq0MmEsNUgeoH73EtYmohwvuXhhMSJgXg3yHjw8IAk+/qnTuhOJWI1+S2O1tQXnw3Zxx1C
sU6fCjGpqDnwlW4GWDCywCPhkHa5J5Ub+9FW75ZbRhLJrWwzQArl05mcPtQHoHmAQBrGEa54V2rC
4KiHay0scZPRGWEx1CrcCNPbbUvIQCgO3ATIrV7HjepF/ch29oeBuSEJHbS6B8YZiIBNUxR9kCcQ
pG7iif3QqW7T22NM8mgwoCAbUSQEQusPMm065YApD6la0nOfhVOVrfgZTM3h27hhX9e2v83pM7fA
0DS4HZMV9fXLyWPTPBJcL/ZA11/RnGNW3Yo2AcCG5Dn0MLpPrkleh5kUydjfoxl+uOWwNKtUqNZ0
XJKtobHLyaVADTNTG6hi2zAgBdnCfPKdoYsElfkRZSwAw39Iv2jGe2wyk0s5DEXpi3qI1HSeaFgs
OtwU2cGvoJZTHx1KBbTGGFoplEisOn3AJElBfEhhm7TwbAFQM71gxiv+casosT4GNTyZm36+BRH4
VAifyoatjmjCJP2hUa0iLWPHes+J+rnh6XWR392eZg09/GVYhQssZBz6KKPnU+bQZpyYLPVKqhbV
x8aW34Rs02N8ymXKBdBfQ8botM8UQeu42b8c48n9rTUOdyqoJqEnEPCzyTx8FvyVp/F2KHBOUAe5
6o/Hxoi2AwxY2kWXRRhw1rMdKm6refZkkzneYPGpjK4uwVdhrIVs/ldPqPl1QmdPuh4WQp76DmCT
vJAiYg5WTL+dyDcij+7NUAPIjb3LhRngQRK6AFD0noS6SLUdPuJ1ZSGqsGSpYi3Q67EB0E2OPkN9
ueTclXe/qXvOAuKsQaBo/WKuErb+kakvirkJ0GFUTusN77f3qjStEQliSmqvhVq5M9orTaMMXAzO
igzJdfr4eu04QRyT6Nf+us7WdxCjuCvqb21P3xLdmEkLUGB30EdNLFbVrrLkzVdVTfe96iiJYKBi
YTOOckQBFkXQaXzczU2fKuCGjJSsjvym0Eq0kJ3WL2X+DBfNCRaUVftI4UbTJhj25LnbCRl57Bu4
gAv89BRkH0DbPnClAsk4juwpS155RDGNdF9lVbfPwMVseuXEP04MRks2YGGStnUlcCUq/hBiv3Y6
7V9aKwn0LXY75+Kn/jXG7UWIRno9g9yqcSjAPdWwuFGCqEtf1UPHOqD3AXLrW3QZBQ4ECjwn1M5R
oRwOoMjY3p2FCHohBEYo3P4b8aYuUQpfMXVhpz1zMyvzKtsXtsaCQMDR2Ya1PlLEHK3HXfg9fj/p
EQdcsREDhlmvecXibB5gJz26Ve1+2fuIAFOMGRaayVMrq+lHeogUtcmkXxTMKS5R48fUl00lKMXV
SGDptwekkVWng1rnBG4gufLYXIZP/lfVXG4qy1vWD8VoKDCrOEA/90v+En3hgG6gtUPthqsZAW73
g+h96CC0By6ivRjbpDaozl8CArfyetUzDsWX9kNdMELOKmT8HqOgHJZ4UUjZ5cRzhDxszU1/HLsL
kDYp60XTnijU86mfBrqk8YieqUoMHdjB0EX8DpHRA0kYBbxaMvulvEFdkraOwqqLLYkdFubRDcxL
gKnaxKNoOae7ydjgf42uxqgbeBgn5nDrqvz3T+TSHc0uBQttz4bChTp2xbO3yJkqM+TpJ5nsT/10
MTANQ7OodVVctPO7QzModOIYTaRX36yMfwUNwKIUqSQvnXafQo77l4om3UDh0ngtZGl0s7IBk55a
2MgqpPh98FPdB2WHRiprrr0je9KA/43tBDDXswXEy00nvRuv817c884GrrFI5R+cD8h9bZQP8wDU
c56IMadXg/mNkf/YZGQmGbFih+kmfnYtGGILnFa/Cc8TiFbv3XPFWorU55DXp2EDRwNCa3KOZp+L
i+OVaBWRwYskC0EX/taUmPNE62UCgQDItlgrTV77Vt7CqSL9GJNcWqf84NIyZFMJHYtFTTo+HR6Y
zFsZDOXjRqBV5wive6jyNAnOgqn7SNhW81R7KIt2WTdEGJ8VWn3VE1m73PvlRHdbqUFyvrv9AAQa
OmKohfjy7ETpfQC3xTBB34D0hYm0QrlkA/o8WHYT4vIEtjGCdfkbFXP7agH2A/2d9SqQJQnW6LiQ
rPiXhIHwWnmJNtJ1HExQcbmf2fOqwPTnSDXYowspmJi3zHiarz17VPOMsItInTKFTpI4N0XI1sYD
R9baub030CESvF+6cieiE9FD11xmdNhjdSS3S5MLZ2vQ9qnlPB9EzeYYyoRQW0C1Q3Ce240tQSFL
bfb1NjOo0Ch19O98odn0zBvp/sDpbLT5LJKKiM5rVsvg7xsMOT3N64BbYsiV5bgUm4aGNMIq576r
KlzydOv0EQX3qQDVI67PjAyzKuunNcs6n/tmlalz8L2EIUrgfEVcWaBH6c6WYfnvURm5pcaXBnFR
Kw6MK4tP7gQrVGAkjdjL4ctsRUPI6s3wD2OwsIfa2ivojjtYRA0nV5aUuttYy02BlL2ySKcUdOhy
QnZiJ8BfRYBpSIO5zPNXK58I5Rf1EZ0xuu+Gvrch6Lvk5EDotcquWijfXTXeN0H/5KS1fHtVr1Zo
F4hZrv5vODiUZb4D8kPIpS944iAVq6mdcvEXvxQjA+A2UKyXcEnKLIVhWVzcQ0RpJtawIjKnnNbc
v8MzFoGMNKAWcDPPuqaxG37oj3euEA4M6VWztUuDV6BUYfcM3p3SCVFPhBdzypc5KEZvR1KJ0i+q
xP/+uKkRdbZsk1derr7cPdrYMe7CzqvL6o5pfhRYwSMbeL1dHAj6RsORsZ/2i383abog0Vckdfl4
+qD5YyMmG4kmxKCXPu5mbUzxR4WacxkK8TyEm/+ifnhQ2nW1Jq6wx/l+ZBc919wpXmua0DUvT5/x
JdehufoEFBQnzBg8iRdrm+Mzzxv5C5Wz3p7P5o4ufYiEjLkeoEnVP/Y0xrK/ebHGTeu5MNujSef8
zLB6WYfvHSMbWW+4zu2DC0aYKLsuy8/63qMBkGoLueZdYHLcbfSxRRNbPw2aNqcLNYHy/tx5P+aH
kbtG/+DnUXrpKVUnl4I6bRWxe+Ow/cnBQjtF2qsyPqxIBiVSPp4Kq6ThfvbAQ/G9fZ/ngsuz2DoO
s67t+6qpqYbnOLBoTmqBb3+1YdfRWzs5xKRlGr/GQY2Dh9PhY2hzBm906uH6jTnpFMc5Ju0860gI
KL4go2LnMzhcRDOGfDaKFxQWv/KJtZRGF+inDYWU2SqWHk3jdhKnFWdk8fb7714oYhw9zeWIJD1H
zgD5/erHXvMOQxtDBeKxTuXU6eTQuhvaF4EaNqPDElm3r6psGlLSoPW+iJZK3pRyjSEm1d+0Y3yH
/6TBHVj9pn+XMpNCHekj/Nkkq4y2PcjKGt+m1/AR19e9P4qclnwWeqtMnjtd8wY7dn8VOnBZDud1
q7nsNaU6tCQd28FaGzBnwdT9I3upnNsLXxRMAXbXMVwwoAhAtuaOP6s+kNaU1W9AWPlmuLmOmKR9
9RxyIyPxRlHKHfSLDQsb90fKuU8z8CzP5avDmxR8W3Gwl6el+pylzCBoTd8Agz7rjMA/yjDQQDE1
ANb1euufeCGHtNoALK8X2wJs0guSN1Rd4YdR3GYiAd4+/1D/T15y0JMcVW7aMGUL4PzUiRxJoiw8
G8oHi0ytI+08PtwllSCPNpO/6UwvdrrlOjxilgHqaemi72Eq0XX5sdnuz4LTXoqve0zzz6G6U1vo
GoaJhCrNWhtoLZgv9Wg3jFBhVuaJU2Ap54e84b5TwePxmN7yeOGNGiSH22HUPyCwA2D4Pn2q8+Hq
2NB3TWLDJV1FZ/JYXuGVd+TFAyvfmPe9jyeZ91gbzk8M42eOCRh0WsZXjf1ZkGN58wiQQD8LRWfi
jJbgtPrBzKE27R/urOdzXAUFKjGT8wcLvTz4MKT1UU+2LG8cZRaJzI2xkxAVVKjfHWiRnpzJKwA7
bGxlNp1ZkjXm0haHZDhvhE61wTSaJGgEZ2m7K0jj9nRvsxX3ebpit/GhP/mDvxhHoJFC1rLaRkmV
c4UApfnoUUAo/lHMnj/4dKsz8QVip5VBFtca8+FYagCnYaoa+AB2pdojyPXoPTOn9vCGIBcmG2/I
Tv51hfMtYJCo/GYEw3JiBPx0G25Hfc/chg8QJj4D5IkA1siFFx/B6MQfyBqAJnGfnuLWq5AZ/r9P
WOULDDd+/yzKR+IGoNFEwiPDGJbZ0JLVxgCsmBVCEIotzjQq/kuJz1Nk0S6kGynNVPwRAChg4tNn
Jmgg0o4X2XHbSH8huG6GiIgOdRRpWMKRyydg9MS5/R5itTdr+53+sI0Nj/AtPqzQqOpeEsFKpagH
Oc9gAsVnvT6K5nwCChSKctlHCwQGdwUGs7vvc1Q20MgtJ5bF2ETMqUWwtHklKSl6NAftG+b8xQSd
r5g2Liiob58IFprxlv8K1GeTiqMWNSWL3BGmfh3LsCe/knWtRjsUBAjeyJBD5E7xJWfxKMbgiD7d
9JCqzoUSjfVWNq1+K2Fbplr+wza6v9YMPcXeOEFU+iTGttNpgzDE3nnH/blnPpfpL5rwK3xr3cQM
3cXbyfOwFwl9zrYrioyAtooVmYDwmPY+0vNXvZTWC38xKOAP1xX2tadXt3NNF/3vQHRN5wrl/5x1
WkMpG6CIpzyc/qnOJVfQufrF2mUPsEX2qwPPUty0RmzTG7a4C5cMxdOq2TsH1WvpyEYvjoAdp5hg
ALCXPZqAWiblImygLcyaq8v9z+TbXPJ0eoVvDRI5DQUWdRiIR/K0Zp4AHHJAYvoBXXZXu9kxGztp
aL6k3oXr0oy9ratXIbGwReqSSIKULIUpc7xw4iGSu7Pdj9ubEgZHHGmU2U6AZoQBt8GX3tisSqqg
Ex18LUCThEVVV9kCCwILwBfZMg6o0fsCU1syqsNylz1Xr1FU0Ht5OuIY09YuWrIoypxUOtJMkmDV
9ht29ITEyQOzEhVR8rx7vEYyDppVhuCbFONRsohMQDUKnqcZodBnYhNE0ks6BTnYl52DkPN3PPwn
x89L29OkC0g6oOKjCUGLOiLp9G77aeWRhGGlEAm5OlIQiyFEtOZo1YznmsXuPsXv+ie2g2Zu63sh
LqOWjA7sSco/pQ2vow6tZo9emYIdisZFDbVuo75EStzf55ye0VKL45oDfS+ZgL8fdXIAyQ+6t6AZ
AgawbVNd79BROG2kvb3MDF6gZ0OFPKDmzftTIr++2aPYtjjMLW/CMq4i5/cAdhJJcNqWRrumG95+
7J7vScPxBSmWBlXlVgBdC7s6LgGhSSgulys4xEBECl2sNySVuullcZ4ZS2EgHYMuXO3KlErcSILT
OSyo3lVBiLxscbLwLMcJjhVMjmUiWyhVyuICj1HGjGBCQ78IDd4JZVuil8SsHf2BhJIkdK74yIHN
V5Rgj1QyjKvIYVqmgoJf7bYAT0IFvwl1vctV0T/g7rslUupfF09uKN1kGgSyYl/TCjyDe4iSAJ8q
1u0LxT7XSGnHVlFCR6ajsLZVfJ96i/M6ww1A0mLZ2u76kpavptC+ZQO2wBUdpH58XeM2aT6rebyy
jGz1J0EVme9WjWI62wqN73nENylMCu7GMCpU4Z4ZPMfGQSaZzDZk6HTbpXDF63eumGyo0ShQrLfV
wzMR3RZ/HTDYwPl7inhaOIqOzJ/YFGPODuihS08/KwJ0zZLqeOellW+vp5I3RzAjAa054PKVQLJb
gLenefy/ZSYpXGzp/Yz6njIhJbPxqqUx9+dFBv/g2NAhrrdIhRBVkqxPyobbE/rvGcoCwL5QXv1o
g4EIuIWOuWOGQ39mz8iKeiEYoAaP5Pw0soeDxAxcFg8gzSI/y4/nLpGZjO9Jxmn8nWp8VATJ3wFL
mCN1c8u/0sVbMybG+xDfwITqkMLRSV0u2XcUVyiH2mxC/0CMOK7m1Bft25Ki5nSIoBITVbV+GkXc
bv8zOIrg/7JwinKP8vsg0JV07mH+YE7Ppuz7q3ypUr7CoKEto7z23vHLdshypjzUFNRmcyW/nBA8
+O1CrvOEk2SAsYeouNO/mR8SZ/a2gpgWeETDPoVv9j4XHIRnIaGReoyoBqBPJ/pj8ECcT162bs5I
kxN0uyNjsLFh6SXkjZ3i0VRYQkuRCocwK66tH1KtldQsEojGQTMcxauDZHzt52qIL3Zoy9nw2WcO
C0FQCT5hTe7K1ONcbeTsW2QJ+1CmMv2GDpaXA6H098jXo0s1RupoZJUe5lF3grL7qW6EhfY/zRJo
zSfsPMZysP1E3kjbzIZ/ZdkrU6D/9n3GgGJzSek0FK2G/FNEnImA96g/7r1l2w/6GSnokW7TQ9uN
wro+5W4Gla3SB8o9ALhX/EY8d1TG+p8kEeWd0GC7KALvmxA3+T/tpTydYjxfj/ZKCb5xFgzo5oKl
YTDY/oQGca/Qogp+mCuXXfyWojPJyRJU9qDSsSSWnf1bowBuDydSFfmS15LpsAYLDBjsaBB5+9dA
6bIlOc/dN7BN7fk6YGca5z9MZWsf1DB+OzFJhkzE+Q4NXeQWMt0N7GQXFNvlG4+6C1gtMAsRL+qc
i5B+9brFEZUZuZzJaov3VjhORrsLdfWGqXyNNxhrd3pM7w/r15TZvYoVCeQkLS3ya8XL/CRF/rkK
TXpCoZXWPritiv2LFIjVmQ7UQJ9jYMJwMQDqxHMSROuHShsCc7anhmIr53jSP2uyspZKbCTvpAc2
ygg7p8NLE0EAhlyJyaK8dh7YB6u3vT+EWfdcA5UvWPl6BeRZ8J5xwfMb947LdF82baAS8n58PeZi
ETu3WcrBHs3qMm++ymUr5T9qg6XmFAw7iEiqAU2HM8n2uEuzHniZ/Od2yHn9ddr+jXEcCbqYphhL
Q6A/CvPe1apYqVPA1nEjpXXkN98CB5hqkeeZ7LF9NANZM6bEeGPUbPmOCsNOL9Pmtz1AJJ/iMdvy
jMxCdzYXCilGzUU6c1EBZoJR77OEhOnNfJyUUDM77qAgJTbSLJuxn9/scuhOTmY7IIsaWYC4P0mV
ZB1TlKc7uytt3wR66aQgRNcnMf4uuqZnb1vKT6fFU/tH5zqWboe1OMBLX+rajNa9t7+rgkY4Cip4
sOl+PDwCEiA5PkbYwhULawuajSRWHnqUJ2pelIImJjppppX6nmpSiR0JT3oKhNEB+e1Bj31L0AMI
Sg5pPW6Lpjmy/EMCc6KUrzuK3E8iDQONKCqOXYg0EPN3EDQDZ5PN4Q5PsgecRGoeJyypYlOU3wsJ
JwcDugvL2EYE/8KQ+rG2Jgt03hGSQLrDUWUPtPs3ZeXBCYK7mnmliOVL95TexgJ9MxycL94Nlhyp
TGkEWMBwRbJBmQ57K/68WsH6hEKtBG92xFCC7ah7/3yHo4l6/tyDrLcz4UpeODFBnYTEJzycjV34
FCOTVWQrwFSee5S3i87MfKyE/3XQW+xxoWqtI6PWzrENkISTkJhkr2o9hDdnD46lNFFxKuwHXyr1
OexxZvUeZ6d56eISIQdZnniPaS3zUtCC6QWCttjNcJIzRfyBS9fe6ThjtPvVQyHsIHERPpjizcCR
0q8PuJKBNXi2KFG4cnRFtaqQhmehDrds0pIrQVEfJU01UbQ5W1iKsyITPp1e5cT5p1YylEuYOoiD
1OW6qgv5TL2dDJdXzIyIoNr6G146fhzKBF+2WG+90KcpS63KJbUalLs1O5A2fokNSmwhq/tkHbjZ
2NqHQdPBy7BlQoR5xhn0Dr+IJzUePxRsN5faxtOicYrsaN//sAKLSQVT+4gjWrJx7GMzyReTSWHH
U0ZuAapjVAPp3DCQpMQ6GzyBBYGGHIdCn3Y5+YNRm8GM20w/ne7ak+ngjUtgzwaifHt/cK9s5n6H
LuclYieu/Dihl9nQ7g3lCcd7TefxmMd7t6AkZpBQa1UIT7gD/vinCJMXSucAlVEHSag1Zl2nqyiU
1jWLWwbSY1vJ/o4788y13KD1Le5WFDteUbZjNN0FMn96OukDOLvlSXz3VeI8Jpx92Psnkz+FrqBt
cv1pLhlg/TKdymVwCph8C9gynm2GBJ2b8Bq3ABwZQpe9YwPIFCzsyzY9Jp5tvSiZaKrt2lge2/Fb
iOPtmTqj0MqUpILNwBOpsTWGPdWqvGFlu7eTE9BUyb8MSPxpaU18GrevdSSWssy/oYmN7Q6E/NmO
9QdbGTHB17QlnNhThF+a8cSmzV003bYnNooTzRdWLD0WPDkS3DaiMZUwlZXfmPBbfCUg7SSqiEzg
M153MzYnCQx1hOFDj5zgkjg7p8CIJQkblL1fpTDk9z1CWbG5Q63Bf8oEyNsvdlmjXYlHrndl8kJm
8g1v1rU5syA5OC80ViZlKxDnxtpELO8004VJt8MqYCD3Qdh/806WC0uiME9neypy0mrEL8a4zftg
as/6+L5WWTixZE7TWhVDZel4JaanF9XNVYZIwZisx7C9MHClY7/WlBURIw0xXoqErxi+QADUE491
8vu3j9xx3bqIEGTEzEedviSO+YNjRdYdBLeZIWVR8CIU7OySzpGU/q9W+NyTOOizCiu8MYZIH1C3
dtAVVuATRmiRRRNKg8C551sSBgAmfdAZgug6cQqqz3ZkC1y+Hdfjjbc+lOV+BaDPe4qQo6huV+vN
LuqqBEDb6He/T27cWbhpv8eLauBCNQv5EoK6Io+iwNXyjIkA/Ux5vC5w8v1eraSIkp1cuoBuisBT
Ak1YDjWlRjy0+pk4g5Jy0E6FxmKgkmR0U20w10k+TwZi1PsSvKINDhAV5zPBOXCBmC/arFnj39BC
5dQqlGQ4xnE0hFpwbwveHtps/3ikbWeDwMqyWwmWOTrhrb9PwcliLKXKdnYSqoZ9cbr5QFrUjetK
puhVQKm57hK94EvgEy8YPvzPOhW/YzsbJC86ijFFqbikCrwSO3uvofW/YOE8Fy978gMjhUj86za4
ksde3Bf4k+JnxZIbER8d/m61yQ2E36OnqFQMfScwqhnBOw5wF0GDQSgfyM6dt9OUigWK9vqwEB8P
HRRLC6azsIDOxCSR6vu+LuiywPUMRTk6kOSie4nYcCEXcUGi54jdhGxd/ZBSDWxoonXoddTUDIGH
0yeD4Usb67WqZjm2s5Zi5rLbLzVv8poNmaHa5htVEMltpE8iHz0oFLdYq/E7/4ZTvfkjCh+gluMe
gjvhEUH0nMzuhhLPtOSwdNrkIj70eKEYRSQLONLNTrop7vrUSbr9DfJcdsIzdQKRDFJo5LF6sHwS
XwegjQKd7RcJgGdwnt+tGbcS1hRHLn9E6O18rn/xv8QjKuva3ihTMVuLBe3WCQEMI1ziWrinPxlK
MhWdugkhxJnTiBC3U8UZSGqghBSI4J2u+U5e6XLObCIXSqWaAKU5t5odMF4H9WMEzAN1GxG7+RPA
s8/BVS+6osRPcXn6TVDH18h9oX1NP0W/zm5MDqWd+sXqwi0juzqLEXEWfIxukMsTG1CAiweZyVvW
1l8HrOQlc6pqjNGkZrLSRs34yifUA7yOi6lBOmMZecfDPstXFhEDdCGOP1dSlb7WEba1wOPKg9f7
H7VRvu/daNF8OHEk+6nY+MjHi5nXh59F+G8MENYmEGKv+UnPUYq+T8w5H85ePPqlEcNAASuRsYAX
TkagePUTDqBTZtuUwNg96Tkymg1I6iWkzRkGDIMWb/chDKpWcJZvbsI6zU4DVNJi52fFmGa3/Eas
/oGCWsEJzNTbDxXqdz0zdu1jli56GKpoUmh7xn+HfS+Of2+I89UxtUyScRLW79CA8bMdLHk0GJuy
83i5Z/ZHtMIBxshGn2YF8ePDF4EoWu77wINl87zP56iiyR3EF7geW0/dUXe21qj3r9g2+BbQL0Fk
TJ7YHAB4ga0LMduKRVrLyignj9Qv/cFQAcKIcCSPpmqZFoJtOhp6oJJf8kJM7Gkqg6PlJb/SqoQC
qXfNZsnDmDYnnCwgl7eu0kdpWIku9cqPCwg7jslFoAEraQIM4qjgGhOYkhOI1tFy/5NcPhQECilI
yvjj9kfPuCwNztBU4VXHKmNFFQ5cCfQHfEYFNIYNKEem2DdQ52/Rp08tBvLTn1E62+sr/OL/DkJR
2TCWMhAcX7u1RBg60gXqD6tFMuVXPX0HJAOzD0DioatEdI4Se3fPqTKKGpA5zndnVIns2M0brj1W
h1l8y60fjLcUTMdZtOiz6WvW1PlDCX+w0AXY1wh0HBkpOh+PUwutSIde9LEtMps6azFORPjLWTpo
DOK4+V8pC+Ukx9sa69py1Xa2JffQX6rPmEa3RdMnkK3r1Cr6PK+vu4LYztIMRYG04haWtPBvzG6f
of6fP6oLcFrbyL8UGnc/VZBOwb2IacBuQtA/6aagJpwscvKdGhFEvl4/50Uw3kZQaCi65iHRu+3A
nBjftXhOqfcFBF3I4LIXyOHl/zXDwrNX6OkaG+ddNAIu23pY0oGB/YEgSkYRWvX3sly8ZxP6fM0o
0KfkGby8XYuWbhkEeXWrJdgROxjOEd64MsKwIC2CutLbbSeNB/6lmeuHWwdglcdWSpgsU2ey7YdO
+UBl3CBMJQf+V0iSUMzOqOncu8MbUb7YwFaD5rXiIj7wGgkWymjpfT8y2lnGNwjvyZkZ/3B14bZt
H4bIcYkuoNzITv4fkyfxnlKlMVlblWuPbChNO+PQ21WearXTOS9r4dEbN78bVqU3A6PUh1tjSUEw
GOzriYau54R8MuAQiGYbCmYITrMdeZwEEYsHDjW/m7iI8DmPZznhRkXhwr7fQbV2IrPkJk9QDDLc
tbNybalUIFpnCJg3z2s9fRXzTYOiPnkIvYBnP2+xbwp9H/Enbmh1QKrXxuGEuOKIYA0rjlbHpnA/
ZE18iHn2YcWzgccaJyXHYEzbSNnAhche8rq+ENkTxkYeV38UyNFmRX7yR14Ckpu+V9G0iRD8RQFC
T+4Jy1ZdrYAGdvAv1FwgUzqAVHlsCFUrsl6cjYKkq3dFnX3QULCP381rh0kPQvpN5B8Ybk6aBZDC
rkInwlUWZKUowLfK3dBqjmZna9KumVdqdq5YudjJnfhGz+zXiPYbYUU8h1yt2NpA1r/iOjakKeEA
B9TmujOQTVm3jM8YEd4pGhG4hpIBdD/e6ur+vdOshDSW9KYKwLsWMhpl1QH4O9fR6BMO/c/xtajX
AOAqp0bytr965xHgf044CO92UnUlAwSrGUZyj7BwncAUo7eoLIsJJJbnXDgoN2QJNRqzlBLOEyw0
MIMuqKHqWNRoUG70NHXudI9a1noyrS/WUL84uqpQTO0/e59BHXffSpq2xDZonaUUBvVgifX4W/sA
E81L+pSRj+ltY6LLHPbvWYZlQy9KLK5mazKL41snKfeek+jCvOfX2jZ2MrEo2S1kBsU9wdLAt36b
iP1q9xPKj3DAmlTJrzP/cBY5NIpGtcg0OAZMTlFiR6GmGfUaiEkd5FmqLdlFy19NXu2jZaOreH73
ISYyAGXggfJ+ENUJn/lMBz87oHoKR2vAzhEzhr7w0tlZPOezDxbwivmb4+aM42XxmYVar0ps0FuS
6ZVI/D3kytd84I/Or4oOr2TpKGWpEwqujWUhbvvpmli3wMA6IZ/9tGk3hkZjdL814Ger2rdQidZm
LVqV3K9v27S1iGYGJnc2JBuARRGe91BmUeijnZ/AyRXBj9Mqrz6c5kRlZnjjhIZox+Vq1vDFEyVI
i1WwXkb3S6SKJZoXNhdmlAmCpJYA/uu+LEx+FaLPxsl1hfx04ip4JdHr0QJj2Hp2NycrQ71ec0yI
+0FZzxi0Wm0Cs7aFyONgObi8D6/UyBdlotqLPLu1aaERa+8ccm0EKHeEdNM3i3ldTvBMQ1fLqp06
Pls/VY0hZl0GzsOQtlMoxrE+5HWkIIplXtEAaF5VRcBKTQOqdUmV4gbR43QLUuBB6zDWaQ6qYpom
OCH1SpU7Y9l+TnPXiV8ytDxaiYkgDgi7c9gi9ZQm1vEY6kF5JicQf/iLzvQwjhVL//GlI5VV/358
vmkeEt/ypPj6QFxJlGQcH+oQn0J6+3x5uflm6ybIFWB/iW5XassEiCXfk2vwAuq3IUdPuAPKieb1
hOPLh4K6az4keiy+gttvTEcb4y4cF/CKDUQBVo5Cb3u9g9k8B3qFe9ItwbvjK0JiYsWTHbFgtJfy
UuuaQWzg/YQ0X2/WvSMxxTJy0KxERQvtX0r5c/EAhLdM4PpXupo9bRcb+PZsNkuUPvf5SCjXe7ap
tTqrgp9dSgs1Xc6AqGWlBBUt7Ti7X7kgPwo4rygHnyzY7EwlGKGrbzHEOU/1r33Ts4eE3vU+9hno
dq2/0dSQ04tozAVeDAkdTNECagsEvh6MqlDHDl5ie//xEKRYNc2H/S8yC/xLs5AQPLgkDkMpqVWY
1VQy+Av6289TsSTxodGMn9CUaNp6AC0xoMFCR3BgfEWQGeeDzr3y9UEikCHclBlKVx21BWfuLshv
Jq1PfKeYjRd3lwY++3EZ8caoR/zjxjT2Zbg90OgbalCNMj4NBju3DrOrGeP8FYLlHuVXP2C2+45A
nu6lAlThoHkfwAxpzi9OZZXW6+SSKsChRup+yt4JFxQBSubIrbzGjGzfCjI3H8EQ0LJPXAuoVlf9
Lp7X2g5/bRPGZ6Y3WthiP6Wg+6DeI6EBf8g1Yj6TLZ0uJoG/dlO1rAOjJFbGlaBRYAYBC4Y3AhvS
b60+byHToXe3RGDAeYDCImuNCf0zc6ryJ3OJ/hfxbDI3VJPHbV8lADv/hF2eLh8IGsvq235fbtUi
QMD8BgNB9Sj679WUoOGSlqQgKOfWrL2Uy3/OIXBf+0kgSp6++2foxOXNoxgKvs2l/8Wk7fhzUkdB
xbBdOHfuaIZ7sPKbaphZ0cvjGVwnsILbhDm0jKrgOVmkjN+4r4AcRf6PCR8eBslE+hHKplB9q1tB
Ls/edHdDqdS4OTHJqNn1UALgMlMrdzbiPSo3exi24WulOg5/orbwffRLLOsX84J3CZN5Pu71QcRM
Ek2bFaXnosBppDkd2/TOO0McCrIFmMTAZ+nBXeVVBG3Nv2BoFxfv7af9pFhmJkyDrHqrX8rN+vgd
kJyS4d+gnfiqV0QWdw05U+K+5aoV7ij1j7SkaRVE8Z83mFa7NQKwjbaleN4crwJBfW4ldJO4HieN
B030s8vmZOCA7Fr93YZn0t7X0Nvp45oEfGzjn7uq7fRJZIthoCf8v78XcdmXqxoQuqEheHDvbw9e
TVVVekcJhKRFKoXJSmVUuULukaQ+/u3F19CFQ8EJdJODHGjujyVN5UmA9+KgE3uREHivYWLS6RrQ
omRmC/2Ax12EHonSW7IMWZNWkYA7M9IwE5GWbkiD3ifdAMzz9BIsHAcbEYje0fKrwVetsKKHJPTn
kerDZooG1w940AI4Yhfn4uZ0PrzBTbd1dL0nyRuUXi67wEvRsA/2DFm1TmmYnaP7DmYWBB+/G1V9
rXzqb9xQXOEfeCalnGAzmrkp3zBVEZyzoTfiWTmg0Em99S++pbMOMElcmEzmff7rfUkSUgxAspZr
y5GBJ++dGQVMuumIYUsVT9Bva7rDpaPpdxNCQyn9teF3XHYOAZZP9Sug1Q9JZvpx5rYm8cTxcZis
H8F06rc5EUKwislE/+QkupLUy3ZhGgRhmQIjOz7TqwKHuM75qhxFJNrsuoNYHOFHv87TxTDR9iOp
pdpB53++4ywTI15d6JltkKDR9uv3udnl/9xhs/XR8omRT5XsNHq95Qu8nH+lF1CU/nPYZALwn8sd
cOw8HQSdDQe/5FDM8FlubFC/bk9SpKPtDg0vJ2gfMoX4X5Nbdy6tgNJjAH9xjS4SvWUlJnHS0hly
Ytju1dizxiY4hNnwX6oAug0F9AGIMUTBbkGrdD1aYTwrhDAjvUi0vblpLo3Y9vAnWWkja0QBWmDS
iUMEK9Pjh1Hv1K5PdF0CcVSn+15sZMqwbnw8pd7Y5RzHm1y5RoFOHUCB3n6mH/l3o56KV+K4NowR
ryKFmxIwO/hu1MugFFe7BxKCljfXIkYugRcgSL60jjtyaePajjSFVYKSBljzVyLA4ZibUMPUiwd7
TPutLgubgY6p2OdMq+61RQXsVzsY0THWwICEWCJ6dm7seW2RbZ2k/NEjLibOqt7B9anNVCaJJX6M
M3Q/Av7A+0uyOJTQws53m4WjPmJLxw4BsPyn4Gl+UHsuvbQmUBRl9dHNNG4XNWrxZXRVrtydBGbl
8+tWClME/FqdmbV705LxRG/nqt7nvScM+Q/g8387WBwwTpaHV8vbUNwCApga5YfASEbLCxfYzZVn
KQDeMbWcoFFI9LCrJu9mzuUa5/HvHklnTgcFJ8+Hh650fyTlR8ArbM06/TM452yC4e3/aBh6wijP
CYIf20ouoWlMM0zPK+sNhsOxg9gXRrx50W6iheuJhQ12gbb6/G9NRgcyzVUlIx//xqBqXGYAA7ZM
+EAh+flFNyYJg8+cN+Io3SgYCXde1OL0EIig4J8A5qXJQSqoKfmTiM41yYJeWJGx+QcrqGrqiASV
A6PDvbSTM/co9bhSSzeZehoqP2t6jd+Rrd94SgLUHBDj42V/irtjE6earJxm+4OAjkrSRh+W1AX/
HuvhzPNQfcwka8A0l3loLA+klE3kT4ZxYIDnq3fzX2EW3Cqz9zamcRyB4K0qZyV2rYcKwEONhdS3
byhbSIjJ0TqZAlT/a0uWQU2pd9cBiQXENNDU5ttYP1n5sM64/EtB0Ke8276N26zmCeCeBW+cs3w0
gHIjBcjk8G0/NyqT1Y2/xs0GYqJFSoqXCQxVIFDdDU2bl6yw0QBiif90anZKNs30t3S8zANNUUq0
drYUp4widocSd9YpklPpiuGM56dtwGPv4HYRTxo8AkbvAFc7/B3heeWRmIBxMJEgmvCSXGcgD82e
hWX7+5b9TKhX13u+kzuAAmZnI7dDuV6mygYK/+BwwutoZ0YPZgzbDfh1ANhBUeZLeFr0UPjUmlgV
t96sFEK4V8/F413RFBHpTJX8jqbbudcdl8XJlYHOQMMZ6wJPxNtSh5iivoe5IXxZ2T8Jy01CgJoY
84X29BKgHAeUdNZgui5CUAInnL4nCVDfn92AtKX5csV4axqvAjHYEkM34A0pmXSk227JZyrFQaKa
JwiGpgtu/KDVc+rK94nuhkholTOqWRzQCL7WO7AKR5Bk/xPZ+a8krrD64U8l4q5rjSGSts0SOoGC
BAJ6ktidixRw+PNeCld14Il2mdVO6tP1WWujwtdaHjRxWD/XjBVM4vb+3WWuCriORb20tOtX0S2a
j7yUzXd8koir4zVpzeCIveUBgRUmTq1gp9cIoYVUs07uu1yK11jdLBa5iD1EWqG3luNeZVdlenil
npWqdrbpg/9PwcM+thFI0Gl4DNX1FK1xLW31uZm6zRhpwwyvWLX7Nkg4Atbf+eVPnuwnq5jgS1aZ
3m7Xh9Nc367Yk2Je6GbKr3kAK4W2ca9bnmLEXQJUJDAShj/V0dC/eI+lyRwvrSBtaOouv8D9VnWF
+pcHTuPCy7QKfgckVbXzMCbk+5QN4MywQvOyI/cypY23H2HkTjLJhaK+slJyf85AtsOBdMw1bl1x
gFAMysKBkm22HSqHJCBFo9oXtgOiHWn9KcXbW49tshFlFZ+axbqhtYojhbK8VrIIY0fH/y+MlQVD
ooWLtoYmiLstZQiyRauyW5/7v2wgug2/3RqM/2o+VNCylelKVpfXh2UdijJYiDRZ78kSFDDcvU+C
6C40tK0DHEYRxsIRc6LRmrfEcZIHnbyL2d9dKxWvoMfqj4YTu3sJJvKYVGfQFOFjwQL9hHlTkwMu
jTuQynvqKPFXh5kWA5SU3J9Ddivfek4Jy9dUp/gmKx9M2Moz/MeznR7inkbSwD2oU4LPjWuID8ED
u7QeoUQWhT8yGkqGPG1PLL3CH7GWC2G1AWh0S1JHMDcjccH+a3NxUGqM+Ry5d/SXFdbprG3wIQjT
Rw5POZvUfN54bpTHIVAlhlyvTwEtPwiXmSRpbYvUvLkoIPX7iUTYPF5z+J9i91uwoqpsLxLs4lVf
g80pWFRBgK3Hkvi0nn6m3SxYNh4MG1uHllXvFDWluzONYXNuFQWFJeJlGzUtUhzhyvXGFe0onbHO
Dd4iMFCgC800NphHIbD51kfGLQA/N7/OdY1sCs0aQnT66bY6hWS6OCPdH9GtmxWDe/TAgsMYqCOK
QpaH64i05ydaa4N05/eozJzz+balRWd3lm/JNeY3MCyvqq/Oe3pX8KjGPx8kQmWly6w5B33T3CiW
AwaHF7GRvzzXhd4aFE0uwpP0zosn9YrxyQl7yDkB7cj9B7v1bOcJ+dzrMAdrDSKNwGPww6yeF3ue
bXFTxbyVIhAV+wmfDA0yAl53YoSEclyN8zwdiG+919Pxaj2GBSe8Zr0rxsovZw12+vRCDYaMfTU2
SK+oiRGu6TpIv4a2MYcA8gRkEgEk+Cx/JwgK3K0SsB9qMHGLxbbmP+yIvRz5NiPO/jhSMkcTv5am
I9Br4EhsOQvDocpaeGnEl0tVaJPFE+3LJpWOmNmSklZ+EJzZNBOcM4d5QDlp9d8aIG7AEVzMbxgU
A1ap75NQ5j7EN5wTnQUwQP/YHYw8iAlI6NNQs1rUKiBK5SRVkIvkozap7LAIme1C2B6cxG3KLD5u
GSYx7kgBJmC2PqwztAHjvbMSrz9WzFOgte8rIu9IQoM8Lcl+MAz89xMlh9caQuHIonJI1xO1t6Gk
OklFubDBtLm3Zh4yMPEpnZmvSUjK4nAwoP45BuQdW6+QTTowHye1OqObTrU+b7Nra6H9tvGjkG/i
zTaQcyPaOvpidylKPKNYmdqjVdMRa4VkD8H0j9Gzemx18VnxVLXPgbbeYqtadAVdHwL/71LObyqF
tKnbOkkZrvylFPr5Zlx7mfs0fwVayqHOesDpYSlKm9XBpPUTQI3tiZQkWLK2rxP6A1fgzzPF4P0F
qs7O9g/Iw4J8deGditxbQrM05hB75uhGJZpR++NnSUmAQTK4FHNOXO89cgLM0DjLN/gdsvT2YYlU
CyEW8E1RoANbYFA5+v37t84hmYto7nvIXwobtxdPku3ZEtQTV0PeDi4jqM6jmfb5CS9Jkb7EYvcW
Gzyn8TnyzPNeRmvhfY2vjHddbvNUy3T0YzcproBxfQPgEIi3nq6Bj+zK/1vKcA45xgjlk2ev+cF9
GI6W8Lk3J0my7zrPKxf40Tf+M0ThIqJNyH0ex5GKkuL0B3mIS/gJAZysYjAOi07oIOUhX7i5qyG+
dsN2ToKUiQXxgBgwFQzLVtHZuvh9SlBx6Rzl9PUeSqQRwsrWngqQG/lLCcqBPWmcc8gr1EIe9Gay
v0IDxVSaR36AP82Jal8v4pESPD/ad6qIL/yvJSXT8eJSIAqPBZMWLCveVo4YWPX9yfu8bqrDsnDO
GTgmGLwGAw1Y60+NDgzm0Xz4f3mOiTw9rHwo8+L6sIHxymtM4dY7N9h3mNdsqN90TBvibmz4Sa7c
sLL8CIcdcuAPS+Hr9DwVbi6RjuanHi9rJGdATrET7ymHwr7fTkflVc6KBaobFQGL+xzCr4ajqlDw
alQ6aTxYRSHMpKijxzAekCWQMjOLVe3DANgTuCAxyFe2/WrA/i2DI+q5pNjGlNl/iN3JwTlHbZ0V
pMcr7JPv2vOdj1LWA/t1ysEIV7tg1XKrhvgh1ZnUiEib0WYIDrjHCeISpHhUiSXMNaBfAq7NaC8E
VML0XOO+OA+zAcn/J6123xzRrcr0+1BfCXBOtpkVKgbDN+CV7Ktko8qHuFzU5zAHz4saL0zxEl+w
hI9QJD0so53oM0mJSxW4/jgqjyXDRsxVzwmSZgLhN2VDK4EhxhDaJRudM5F2I3ZpVEepNWcbm4F8
LrZgxdTTKI7HM3UfUlTo/AELVxhdDNrByLCN87iPsQpr3Kz8vCoi2/f/MzBw/jIJwigAPtlXsCZA
H223bX6FzRp1z9ymabB5OW69MXTEVoK3nfIicFZOGTISXMXWmn7sHErz5w5Zbb95mIYDAXWIA/Kn
3egWfhVQp2BlYA2OclDJAsDQa/PFgBotfS4d2q6YcqvlnR/lnbKSQ1+muSd+SmnrI8+IsPGr77V+
GgbNAHDdmqPSYHRbrOl3oE2avWzKWW+BD45BtzJDTRbAJK4ILkiNXD0wVH1T/lPAxk/7ZTWN3sVU
HqjC9KxJUUunAWhlplHkDYyuJ/IuWr+2EfKizYFaw90v7sQnrohCrvYVgHNPs+++jCktZhH5PuCD
yvK6zWTl3m9ajphConFVTpkI33/2FbL7pKfdPJDhxHZvYscz0melT+sTvFUq+hWcYEVPMw5q5ZgO
GJsN2t5ucjXiu5SeXUewIe/117l6nlv7KZLp+ZH/NmJhhphvSzWiod079F00r/d5sLeFUqx6stu1
WQEnev5BYGEOnHScgKXIQ6Stv00hlI2cTMNgI0AUFlE+Yml8YaLhLXpiJSMZoQT6sGej/YM9NXG9
MRhQKVKD7Hm1zDsathU8QEGwL50e+B+26VgIAxufuMy4UCKVC+zXXitsZBUGnmgoTklCKfDlQe15
59rk5erN2zaG+ACUsmJz9eW1VxzYIYk2Y6IdmCOXjwVszWudX9mc/dU02y2Q8MjQN9NF1pPpVSvd
rsBDPf6NyThyGT1UvJxkLHYlKPq6tLBoKn3ihinG1vzV1QsGKKoyjhbpZdIR/B7RaBKLVead6KfT
jwUOHWLkQv+AHjlFT2CMft76F/4q143/vIA7uB9C+6D+D6jvdIFfBYNlXi6eYc32kOV45VJ0CX5J
6J7taP/37eLzJyTgYFZENe8oSaCFz5EHB9KpFf7DhR/MInOAf4jTwILaqu+oLjwFc3y82Z1DN2rl
QEbnoTrutwRh/HbHI2gpKkpxgAAbInQbEy+rYhOfWqqCMoC3g+Vfi9HUdpn/PCz5a6reoYkKtHea
PkAWanV7yb+2ZeW7u55oGghv0XexjwHU8OX4ZGkg18uMMTyItvl7JP9AdwKPoUU1EXoMUXaFZyl2
Rpjj3WjQ+6Mcdjz36lOgwBigUqwNkiuRccU5BPYyvu6wnDO2vqi8XcWM6LtbHaV90RVNvMsD8ZxY
XiwXshdCNrjc7HLjch6CCupUCcf+nr+gA5L8ivzQUsSBWP4eMGb5CjfkydayHm1GNIJqFIaY69Fm
J9WaM12odhoC8d0rT5OUPsXLFq8RvZUGqlPMaqJ2+iJCG6T0+OoQ6SBlQRKPT/NDmppuAd4DN/Wb
Z+vKWIOhavDUcM5UpOzw73vYRan8OC2EEqIKT+D9vuPYHQ29i29UOWhpCIxTadatJJULO+udBnm+
Uu7fpSxM4shfFI5lTpOxz+0LOOlZeADXeHGWaQUvDiEZZzuKzLelcFVcxKBS+C1sTEtSRj+Q13nd
9+DtTguWbJBK7u5iC5r5jzdGzOz9g+CWosmvO+Hd6UMOXTWmNnhOyt2/P1EGCPkHIBwe9sf2DYhe
ZductIi92ng1mPdJ+6QyLML8CoJIV4KE3Gl1I8G6UCYJ4X6bfLKtBrWuZWftjo6jS7L5T+CJyFsV
IdEtfFOG6Xek+caH64dt18bxUaeINsdgzjdRwr9SwEg7OnsedJqUxo9uAhRTNV6UQinofxHskrpZ
rjhiUA/XllY9toiYSvPw9CYk0oh7xgwwyndZBcD2L902G8zjIk4Q19QgCXepljQG2rlcC9JJEaGO
2KiuuyX/RUctfJqxzuMZAxqRsEO2XrCsU9E/JmT4HDztNqHtqLh5suFApWP3fjpLWlEe0vGruxjB
jG7Q74MxaNf5FrN+J9lsJ4O0u2NszT5kG6AAC+Gb8JTAdPc/bj9LTAi62wxoD9ckIdI+yWKacgRf
Cf1MdVZD8U5xRVaFhicnYHxKTCVi9OU0DjWVkCi7P/sPoxBMTDHVN5lY33Z4KwwHLmd7eiqnrQ6e
ofh7Pw5pIeJM2s9VuidXjVNQQQ2ZIhXDenyFmv8SOpjUgC5kFxeyWDJSrDL77VmcsOyOsNCeY/Vi
q6tAaBFneLcl5L7jdN3UKStZ//oLYtWOSIgTa+P24ncyNTQnyZDA70y5bxJmbETopSRsO9DNBCkJ
57dj3SBeBQBm+dzXCXNW87GTL5PyNUX1d0+GydNMZ5Qn/sLN3zQmQh+R4d+Rk5H/muz08LeEf3vQ
AJZxye/F1ql9KV6XB0nQRp0ACbUsdBtN0+bweHFzTgvpO5e0Mezz73e8ZnJ+daxFgMmGKDzIbUWQ
T7crftviNUBWp0lU4DV1o7qrxs2hoIcSWuF8LuMOLt0f6SYfnzTp2ugxlL7+V7epCttqdWEMAOO3
pG47EG6YSujfbFhCCgm6y57nE/GPhiu5PZIsdTUCToNvRyyhilTWFyadpd6dnzL7GBhTSKJ+4llI
+aCNlYxy0x1RSz0twNJTT8KwfnPgvEyQPwZXCSi0ZhmS5QBIOuqeQgGEjFaXzlh/4AtqHlwVkP3a
ibNGKxuGYLY8HQCYcNZ7ieYDweGtDDg3bnIRW3Szmnp6nkjkiYy2qaxbfcbX6R5t492SycWS8p3y
TlaI23GvawUS1OehbDcTFdviaRIOca3RLvTBYYEEI46jeduOYAbA9mzgspGOwGjTU/iBf/9cFqZn
v9PUVXINduBfS4BTuBBf3axGWypMy8ErZRG3glHYMELD/o8mBI29jZ0ZNB5vjmm0Af8JJp4lktOg
tkmvjWULReCl2AqVqV39SYcEwQME2Yw/MlpKrsKH+3jxGwD3yxR3HNqVrsLWFPPjKTtbVK6HBJVX
hOFubsAgDeIJ+jN7PVwtB1vAiJ09BCWxtmWsGeiRwQ/3y9S5OLxtpVlxJnrcIJa6hVPuKhH9dtAQ
x4Tc2m1weRNZKB2bTjG4jS4uN3wYM+nL/C3+CoQCDzUUuOlQK+qWC52/sUgRbDFp7ecXCxOZpSmW
iFqRWlCG6wO4vgKO4o9KrCh0SF9W45lUCQftk+hfU5E+1aX3r6h6Jv4HrZb5AiEYygoUAAqf/hge
d+OHVADLn0YU/qYbkoBd5/ozoqA/ltst9VvgBrvEuVf8LMqktm0gjN/+A//1xTkW3cAoz+pm3RUG
dNPzq5bF8sNqyWKnnY3U66UAz+e9p7YI2RjNkAevhrk4T0tnQHGER3zHZKir4DbatrLzXGE4h4/i
kprZMH105nUi71Hdv+h7NKOmfZ82FNB0ZUuzVj8myuN4QUsUnzIjH7VsiDEK83DKFai4aOqsg6f+
9lrgYhzyhtfouWIhmGTM3li7ru2eRi6NDbYgcRSnzBHpIDKtAqIqiDxl+SSuBG5X4fYzlgIfHV6E
Q8bU4OnXr6DWIc7wtmi7S/N+5fKVXp/PLJVIOo9OnDfPAAG8TVx49TNNRbKWBHPNjT3kt7flV2hr
XRLHJEOJxYqiPXJzkxeEtzgZl+y12LV/7HfjqeKkhLgYfHoDApFucXZ0gK/t8wTAVpReKOaLHEko
t1tlhYIeKL2WZ2/z17eRT04gCvK8IzwZFGXCkpDRjS1a0bQ5nT7DbKO6F9dtJj4DxZgy0s0qB2PT
Qv0Nt6/sG7sCohHAt2uNuylEPeiCmWm2UEgvuU6v9mGcwNpcK+pkZa1GQbwzDpZaZh0IuXm8dIcY
ZO1KwnYqiNpov2N1VZG9mK+xh7WoLaLD7C6Gom8ks+bKuM6GDF8kpubbfpBt6SW5HNVNAoZpPGZv
RJV9X3nm6zcCMPd9HKZL/DwhcznxEOKVpLPg/Ay4/L6jySQCz6PQJCCkReNk5cnszmtTPqy53T0l
IJTVVMnuHTXikgkugq+ibnlrLN1bJGilLIMtB4GIpALowpNbpU8paykoeu1mm4yz6Obbu1wKKHQ6
77xks9FTaDCBnOTHElFEbYLffuDbYkZAzy7lCWiAhRieDoARcqG9UjHPTKo1L48TN182bpHrg+N6
nkz5AzcrylrsvHAvnCqZBB2oZOK/JXKGfOv71Fd2DjsXDRI5yxKTo9fgE6pJy4PZRNhAF9guF8rd
dtV/tDNJ1YCKyMAiao4+GZr5xk+aVZtl36Ety1XJgFcZRZCnMpdC8Q+z96Dip9YwvtjFKO6Qc61I
s9/7L9UamtWV0xpxM3IzbYoWUbsxnY0iGn+/azWdRDHlHC7JZzuIKAHqKMcWnCvLzfeBLIQ59G2X
tGO+z2oUZfutIcsSXnToQibWPgbOEXbiBzituam3NOOa7CgjsoKefx0xRzcYkOAA8q2xCjuMYtoB
28Ha86nEaV60TJQASCEU/nhA9vQhhdwlAyP453XaicdV9UYz89bZXEAPIQ19Bz7gI2g7KT6u0gdx
YdZJCP86qHGGrY5/IOXb21KehNHOTLZVYsYATs9wPpunNi4CQMgkLDVbWcbH9IG/WAcixFB+QCZM
E5d0+8ottdrMszLjTr4ZW5r2T0kre/mDMXEUtykEwZ4VFtSTZ3EXyCYmb9HxCeJf75jJB+wmOusO
L8QGtz/UbTUZFtPQm7SXr/tC0U0Po8FDbMj31RdyOXU5LNC4054Wl3t5xWTmoth4fRxDtS3MDBVD
GINC/jL7t1I9fgjrj595xEOGbc3nlAP889g/M0HTEieRl0IW+iyiGiJSTGiJ5n3AxWhiJLAVhQtK
lLjrb9ZliTxwDtfdSkrx4ODvmw/J4pGdRzPtjkdUwI168eQme2/Csj2e9/WKZ98KvhzV4VCyP5xM
CLzVICzW7M9UUvAJYtYr6CxjCsR6F6kPyKeY5pSbBaM4k9q5NGfDa0bilF34jlly1TFr4VOIgjUJ
UHAdwQxOLf3i6i9fcsR4nHUguVz78yky1e0jet4HTgZWhpGGFGkvDUfzfAtTXLi5W/4k5wqW+LLo
FNIV8pF2xSyARefDnG5vITqCGesXSbESYtfsysdlw2BD0gIrezgiOkKYpQQPgb581XA4dciC3oDu
YWQPgNrBz5Jdvmcl9AD448Rgl8eu5MdC0+IanQm/J8t70PxxcH+le2YzoVTZmnOe5JlYv1AEst7p
0Xed41CBXlMS/Q5xSYeZagh7uL8DMimAWpsbmOdsROA7e0HaaNoZR+1G2XX2Ji3bG+cE13U1nmdn
/IeRrMfEACXQzcO5peNCb8mG8GNXRMrnlX0Ffak0Zc6rEZ/AzomRU+LTWlZvk7NbM1Sb8D4IvBbw
IjJWwUpC9ejf70B+FlarVnp9pYWiWNikcBjul7T6gVbabMwknbZSoMg04uJUWmrcPs+9GeFrLeTA
esQBrqcOPfjq8E2o9tp6pLj2vCFJsc1i+4MF/DcTBAUtOhRhshmxtQwEm2FkEDHCKhk76CgqepOV
ph5akw1UO0sOJtIBsJt2hVA3OGcHuhz8IyyioVRnZB3AT4wcIJO7H8u5u6waOzbNYIGcCaZQp2VY
+OIi9m9oZefUIK4AOXaCzjwrmfp/ZODzHCpDDTKiCSj1+SXgwV3jY4Lbwbq+HjMI3EPsq0hRS6Qs
yiIizCgLMnK+ECZtt/iW7hbKzsthi98C/0NF/TE0DUnMdRY3OconAdfXnieXSNvqguqZ9/w4o1+b
jhcXmQ8IPkZ43Dltl8AV0wHOZxAcqhjPE+bLF7ZGbVGZ7mEn9LjW0pAZjXFMq5QRxzFjr4UM5ezJ
kJqziZ8UHpMCaYw/rP5n5hYmRxQbFnlNCj9qTwqVs2i11wU/exI/PXdE6/jCGZMr3mycpuslIj08
32642mdIXflczvytyrISuW1W7pZpWq6wF5RodQ3p1bR+j3LXhb5pU6TUK3nYySyWK/mpcmWIA38h
DpjUM++u8GvGkDKWefcY39cTelKfYQgveD66RV4C3oqyde7HWF5CfK1incgHvNCvFUVqq5rP4GWZ
wbIczg1dSHi8UDViUdMdYCV3MOgM2w7PdtWmaU6vwmPUt8wlBymiXsgvLr1TsbtVW12+EPW0Bk7Z
6mKfxjzKkaXuMTc8JTAPUiba2Vd1YNAhO2YsK74WRuKawe0//OQjBz/wvXX5RdpA86431E1gKCtm
0EJ6WLVIwmiG8lS5Silu+XiG68cvh8Y1kebJccRoGyKhV48Ml6M6ViGUHDaOp1ub6PmbnS+Dfefe
rTrQfT9gEBIdfyjjDVNqIMydn2g9T/zTq+wD3C1rtk0Mmx1RWxy+rRnthODpnZcN3VxJP3+L0biG
mFWcbTJabo7p6To0Nm8/iKZyXgr3Ia0Xjv4pUvlgOfL+GoYxZd6tFbANzMVaHI8Lu5mFOK5MsLKo
DcwQT4eic3bBxmNKk5jx95Ik0WAv7GNO9DZrSoWgNyOtZv6FMrZBP4d3paSzDZ+pKMhe3L4RmmS0
tX62n5HQlxP2Oaw6aLWIbg8fEEcuQjz1gSLb2G53jjpg0F1dG3VVGLJbzOFHzUS4BoM4/6ummEKA
VUjyibPboBKumGEiSL4RE40xUidlPqItGupBLk9f3ZG92kzENy2l8JtAPtiU2ai1BMUO2DboUDOW
dlq0L8SyniFtPBs5ICn0uSKrZd8Xm3+fyMk+0fPguJu2Dcjn/SuO9zuKItz8WHxNMX7mp7tcWo+M
mPkAsWwNkjMcFmKMgeGNe0pOQK38jUFd2ILUrLuFBJznuu2j2dgSCGAFRq3sQ/0rdGSuqwtGcVyC
E1dZUtzp06ljH5e064bDacJCOyaV/gGxS8Nh/M3eGbyruOg9S5yMmVfVNaw0AL1Pe84JbTXGKarz
TPDIslY6us0f/ykuS9yl8GYhhMGKdrilledIoVYcDNJqUB/mT/X6IEy3a7HijS3Luz4ZAIAqGdKs
SWpCsDJXpDLAxU9sWDZhUuu/SKcepQGWVT9ygLQeYv4QvkpIAEHApAudxAoUSU1Br0rmtLC7nPEB
nU2/hZLCZASJRNIGr/dyS3P50DgqLV0QwKpnb0SB69iWRWsZg0q/G3xUkWatjlZVM7ajNva0JdXx
w+CHn/geem0g4IyuW47Nm0F0MvNT946UiB00XP78c1BKrHoUZ9CMfNonG2n4s+RAlER1G2gAKqrW
bzU6M2A9dPdkplVu7sunjaPNrynd83y/ykSiOgfY2EtNeLLCIU5pPpBiafWxJ0km2rfwuzrP5en/
OOxiCiaauwKWTZt7ST/sQqO4nELxV2Rogvm2iKifpU8G1vW8SUdbTTh4dFGQw63O3Z1hIvkjZXdb
f8xLY7KlNkzRRiZ2gFaN80nFuVWUTIWz1QLU33rR+N+uIKsX15wD4EA5+RLBKzD+9GfTYiZEE9Z3
udpgobaJURI7qPXlvT0q52XEkNM4iJY6yp3ffOC9y2kpX0qw0FQ30nPEEKtgK+WflY7xjAbVplKf
b1fsan7VHzGvjBjOOGv2PQjRtvuiUzSJjznz8bQfq3AJtfURcjZ64zvo0ipvbqafpwpoP0k7d+lI
bw26zoMbeU67jOT5VlnriMdHF5W3Wica5D+AA0kztbKcX0RPPlZfUbwrQaNNP+a0g1NIGMf+GaH5
+sAPhmSSElukd+BnK4hnvgsxiodDURSzrp3t/XK1/vL3gOqPS15hnxODGo9q/xai8yedGuPMoP0E
mA1kQVPh0Xa8rn0AkQ4sjYNPpjOU+NLBgGREwjJETQNPI+sKf4R5Sn0YXEbWPjJNNa5d36OTtVqS
Tti4sDOl+JZZxUNo7Krt5yhl8Tx/Zord+lbzvxKZCUCtMEJ2JhkUQbDEFKdHtUwazkd5ERpmYNxa
40h/hUKeTMoSsLd6FC33+gSWfWcEDBKb85kvAghqAIj/yieFIk/QsiLd2CW3ZsNgf/uZTOpHZFW+
88wB+Ygd71+ZHtKHR6VtysH/a2udwBaLcHxXlUntfShGhHWBk0J6ZwhObKUrfApft+O3O0zEtAQs
Rgq/q2Q9heDiRCzBlDbdcbM0lIcyqNhft2SraeYwwWUef1kLCTmEa5lbTFh4fd39/sy08t9P6zCb
3eCRK8VOekQOPnxj3fjIDwlo7qMv1gXWCME2wMVvb1SHU6nP9Cs2//DJLUJhku7qHVKgIVGFj4al
b79ZrFiBEc/oYZigyLYEAqL/HQO1uNATVgOd60D6luTKu/mkusH7TQzwP8qsS80xfhlK2fCfSmYm
2vrzd9nrTq+EA9SYBpQgExVg1SIsWzhMtMjDsSmqyFlJkXgVyDeJUANM5Uy95ohWeIUVEEV56u4i
xrfc7VvNG+YQn/poQ/HPQ652QKKCfeM/8EUo6dTWVHbT6tiwI4Yo8c9LaNE60bl7jYYEcb6ezxHu
+aJ2dIdmqfTnMlhOmSpHns7YkPN3Z3d7C9O6nrWnTfTpn7D9WmH3hfL4uZEc5TfX0u/8IM0Us+S8
0lHJOm8YdrFjBXKOzS9xHe1SUKkId7ZSZDhDxuJe9gk/B9bqrmTST6uUQDOC0BEkapXYzBaVoMpl
xVZUzH41/vQVMSXJn9cOfAs1buOwUu5kM+qqkx5NRjAMHxW7gnkOXmu5BrJUkTHkk51Z/uIrhjCF
6yeX15jHlcFSS/6U1t4dPFQun4cLGMd2JyHiMNlfkuxE86NkHB7ZRI7Zse2Vdu4V1/fhekbYBHc1
7xFI1eIhCzFw0cYkiBS9d3vAGA8SxHBWecMFUQ+aYJ502lha1K1XpwaCzh27SkCaYTGaB8ZKqgrW
XOjorx1BiKupqi+lgR5drD+gRVlJaxiOmvm4AGoR5+024/Xrue0sCdHKWqQcgRLsEoyI7PJrAQa7
lEoy8NTlbf4JsySWX4nwT7zE3TKeKI1eBe/UykEMFyI0jvMnISzan7OMKkp7ib2QzOVLopXBYlsD
hvq8Qlpvu6ZMO5kEHXMSxbfBA4gxftUXkb3zowa3kcVLiQDRwi434//Zq2UtCCTmpTm3XKMCZGUT
+ObeJC5K1eImWFZVnT/qlyTHRNUS8fN8DA0y47CTwUxiiFXjuucveDGEYr6WMB1yUa43WvwOEVKb
O3pFjEMzGHAhS7GzDcpcAuKfSJ0V3MT8ABGNHTnuofTUhFGh8qWj2PCpbZhsBQHEaHt7pUL/Kmhq
VXJ8l1QBiYy7NZ4j4WvQNjG5Wz+F/OP0MIXXYbcZL2dO6CNI0otR7T/6LpCdmrVgZQunKFZpObiz
3QZVMDMjjQxLby122T5gpMkHVyuloP14b/Dc7/4nBx6oZstaXzzwExZhM6eHFOy5wVm6+QGgYi35
p477EfLfEAtg6XDimkDATycuDJpSA4zrnMgSHXHXp31Ckk/x0cHd9wSMx/HBb2tGtYbrzhwn2ORw
MGJ1pkIRimncA/zz6ZSx4hJSS7djlXcoS4Eo2ZsJCgoEMPySFL9Jg+r5SAm1lmas51z4xe6Amufe
BTijW5bQp+eLSwd+AuxFGkysd4FLvyrNlD5N1WMQQ86Q44EDJTd7Nb3UAFM7/5BvHIOi2OYWFx5i
8/FQG1bJ9mvruHlRtMpuQyRFhvEA9rNEBYW5lblcdUBk7eiVdrY0FU2QfqaGnToAau7kEUSQMZcY
iGaLwQExljAg6LkiMJQWxoQ6stdQ0ZvORWyq3T8vwTi/46E21c1bF3xxCSMQiBk0awIiOARTzCHy
xi8l9OZmCNRnl/egnlQ5fSTG+qZAk7XhmO2IuDFRyriCitCBiIokegn5/68M2huhH6ihSpsiUxc5
cWFUfd1dVVsHAkf8IK573nino2eI4+9yyg/9GwEokG6D6OR/s2H9zxgJOIkgC9Rw3TFirMI21Vkg
MepCA05crK4Ypn2mpcNbzzgFnsFdOl20X9cId8pLiBKdBE5EjxsdFfqaoalCcEI8D0NIxyefd9Fx
mQZin+PdHtqkadPQRX8CWmtWN94c7YWZtCVNcK7XjXhGi5P5cD2wEp5oE2a9vYbzuFzlCKWhFER9
bQvMeabzYb/YjW33id3yvS/Hw1qYtkGb11zQT0mj8S9onUkQ/vbU+z7MNFuRGRJNAQS6cElw8Uub
ky4LCiBQHOWMrgxmLdSwV16jN2wDWb9RnPLv4YUfizK4I7eoRlQ/ako+I9N95jvcqeD1YUiXhcXw
82y+RliYvh3yWUJkTb4fPqfLEZDkPAidzfb95FqRiNgaVc+4uOsYjasHERRHRICFpjUW+T14Cx8E
ktf7EbylvBe5uOVJYkPQV2lMlIAiHG2aTqXOTS0B9znq1HxyQ1Xtk/GBA+H2y8vtHr0fw2ZHZJND
DqlYn2AgDoxpRX+mDFiZoux24W+7AlI3aCy0PaoUk676NQ76KSRB4oi07fUq3Qf7m9VxRaQx4ctk
XrSvpMyCQsW5I2E+OzFT8v5ngeCRCs8l3998513ml35ujqxSvudEx/VfeoTtK8d7x01JOnSy5mmZ
HgW+x/NKZjU/VdmsAYIDOVzZZllf+OvT9iBP6OINNIOkvKQXwNY9ipHfuSw1OAg1v7gS2jCnhJdt
aNyJxCq1VZ2t7VM02bjhe0buJ/T8TX0c0fNjJ8ZYbstyaVpXpdn9Zu2zu6B8PuigdZTktA8k7z7N
uAv2jnRfqeTbK3RJBF3qIJ2x5xKYZJQWzBySvDz9xFSBvPPCkvS0E3ieg0/gfAuLk0xEnvATgAXw
yPVEzddwEjfKljA0ZRz2V8CejjK42XzQrwZ6GU/cbG/mCeo3svZlNki84H96/Hc9Ie+P6RMjkCqu
Wpgsfg6Zz3q2aeGb0hxlXAtPDslOl/rowGVZeNhWYW+ZRf1qY4R7akn/WV9fkq1JZ+EsZnpXIHqT
65RyxFrv5Hu7S1Xxby+F6b4LDtMUbDMW1sCYaPL6z0V0GWu5QgM2tQyEFYzgtlKyRixyJ8MKF3YP
i2w9rBk1Ak9EQNbpsZq9c9IO+6Wqwu2FsrAkAOT4EfPnaD/lEo+PwluUXyryG95tfuDEFbry3DUj
uxb0jzx4BflNnbg6dhC7OxP7LdGjSDRamp/4TZsMgeUBczyWmSvT3FJoSYqM7kg+LlTHtDw9fDbt
zxr7/LldboTfxY6MWOOF7noDR7kMaDInJ0k+hG5tfu2x/WJM5JCy0mcvcDAT250edXdcOXvjiOwF
vHtGk3G/oDVspAwFgSlR5gozYCAsydDzeIAy0WPedWRTlYdrg5HdLWcBQRx7n5ORnhsMtGCTg905
kIy7mPytb5rUIESlbU7P34MJa/yP21iIprjqLYYIgKNVSNrVklsUSyajF3NP0BM2QSE06CLqC77S
/rouEA387hG10Eh7QmUYVsvxBTiSitNuI5sehKaP/XVBIc4IheLkyN0UYizDY9CRK4/qXue7ob4O
UFoyaXJ+PN3UVeUZ5vAxGgjgvv1FpAkpOZDgvUVUklWb3SOVExGDTSCjKOGeUHVoH07eZ0IsTsrl
pTuIaWNHgxrD4uMa1ju1bzCBmAs95shymQsJF5pX3ow6Qgv5F/c3ByWc4zURGWvyIwUwRqHfOz0+
k8SaEJGBC8FerwrhcdGUAGDmUtdP5S0aWXRr8RXRxoSWsO2+q+OGI6R50RGFeiVsR4CFTQIS+Zws
q7rRbolru54/2yy9jMvNMrg4hM5D6kkRHgtCWvindlXRea6uwCfjriOQh/MPxAeyRyehzPEet5xH
cIpao1GDuLQOpt96NkyFCE3c2xpMxzEsWSrIFhB0B9aOl9Lf6tZBRaWaS8Q4MwEV1gu2Xz1BLGim
huBbBfqh/S919h8cZQAQ9D4LRB8LLkmrG1jPSzCF6n2IreHN2l+NuzHll8+6fTqKBix2FxJAmc3I
O0kUyvDWBAktz5YrHOs3ckm2CZPH9nuZjHTjsFclfXegaPs37KbbuLFULfo3FZBXGXZu/gssyEZu
dFg4oTsHN4/m8X0go5EptgMpaWP7EtlsJ2F7/WoqS7COnTXy2OaMCD5tqyp0lWZ8cUgRz86K1MhA
IueEAKvkSzZANcSLX9Bcsz4MWFhvKFbK074MXn87NXKuFr8f0sSoIOpv0lKV5sAOUxmxTBNXliV4
8ScVFJuJNgbysg/dho9I22NoB8qSCpsH/ECu4BiirjWNsOzXqxa1mrqlRN/SjxPAia07rIVhCDnk
sqJhkVJ7OSzC0Qm+RljhYCu1dZxtE+geCSWKH70RXgu0G0pKhDY453RfkuqJR/SnEDYcmPHckn5W
nBh7+CbLWS1OkhPROQOLVH45BxU8+QB5VG6TVMFPhw0Bw63Zjd+xUA34pgsJ/O1JQJ99C5BmqhIb
b+XfU4tPOudC1cAtT2JEfLAIwX3xiFxnADdJARaJs4OdStNpIZhyuA+I71Hayec3XZKk+qg5nQn3
zDeVUgP4Chg5xBR3zzOd8vbYCj21EKHusP7qvYBjJ3ahygN2Gl4+8WXdC/wCA1zTUNhQ93C4iyey
eYADhayOS/U240Nqn6UC7Wok0SairN5klU+nCvhDomzbGovMfb7LEl3yWyADNpfiopzPUDI8qnys
2EqYeFQVop3hEmkAjXQjP4jrXOQlhmV2C++YvQV1N8G6Y1I6lltfbICWzXXjqpUuqUGJ8yWEpPBW
xqmU7B+HomT607xFY/1u61nYXJuXKZ/GedndCFayf9SGBrl+hDCcXVcNK0Iv4uO8u/Q8ntLsoJV8
X5TYIFIpyLh5ww2P1gFiIsZrXXB5s50LsFj1k8+CVPryzA8CP255ZNGJ+Mf+xk7x0p7gE5wHTrQ2
gvNGT3QnT8ReieRptcWZF7o9DL3OyiMy0AjDnKV5Yx83Bs+CoJDx5tyGmTUOOOUknDxHux6WKhrR
+16mj5wEkvDRfPHEB5Mitim5yNeWCjgMTYCGi7OosXf68rb7bg+hUloSaiFD3bs16dZGXVg6EmrK
yYvw/phHy0QXhYMid8TlgOf9wkHvRhKVkbf7VNCck7ABgX7GV2vRYtYNH61q9a4v5NLsTa/o/dDf
kGC2bFUP9jxAF6zpxtV5opXQCswx1crAL4blLjL2sKbrXNWHaVakUZu35HWLGopgxF08Bih/Myv7
OvDXaWOuOpkPU+bcTY1HDHhhYjuo8eJ9X67TPRRPQCzfnjZ+UchenqbGHcB7YePlko9+iATY/9HU
oUfvugq2JLfSREsMkgO2uUjiaHEnp2iviYWVnqpFpY1/Cv+ylWt5fofIUppGVmn3YKLrbU9wJuRY
HjrbEZram30GpgErUlmFAOWoEGfiMIP0qd0VLR8gUrmjILD0rj3jcHjfnlqNGqMGYz0n7z2Cxinm
pVFbwOOUM0SxyDXQQctBh/nFZ+K+qWh2w5UTWTNO0dwiQ50q42WCwHYMfZaKSc6YHVy5+Idx/fWA
VDcpV0zbxLoZBe+r5wfcFpiJAHhiiR2yzngyFGzugnRkBA+9PJ7sxcrLUZeKqqb5UdqSG/jTLQp9
0qRSNnFjZUM/tclzTEtS6DXq3zbBmv+hVFLZJ78YdwDpFilYZCn3zJ2V4HeqyPESlceXXPFkLhPf
4S6kpkRKFD2R6nbjJMmAmPOqslbb1wjGxX+ePnzU0DK1G9WdiouaDUeCCB/DJBw1WPAa+hIsItLe
hzLHsXIUXuJnv7V+QnG6YTL6m57/lp0tlgJsHKhBEI0ewdpCbvI+UW4jtiCK0Usl13/wyFxsoyF/
1cM/5udz7CsJrE9K1JJsZIHvShHmFii00bVNEIjmT5FwuGeybtvd+3zEhiSH4FQERzwfxLluDLbY
79ZeopeEPVEWjDI4Bu3/cz6tEGBiJhqrutY6L2Umvub6jKWaNlG2FeYW2XLxTppEL958PRt9G6dw
ewzK56xfho8rX4sL9rmeGaGOPW+binwNz2UXgEO0A23GPRvl3A2QEiZOA3uGn06CEmfc3QusixkN
VX6VgO3by/fnskprR08MQwNgQ6Z+Nbak23Nu6VgzJ0Mf56hl8zKVzbUvSPy39XzU+QIP8gsrCagl
hcFzzp0nKSx4L3azW4fdXBotAN1MGRNU/Z4WYvtqm+Ux/hAqCcTtPtblsFcpDroyDQyCu/jbb9Im
gvEUqvR4oPHiV6CKkwYLu6UnFgZBmwI0S8fDMi9XKgQTgIgSxUh6CY4g158bOO7OvixxIryW7m7V
Henli8eV9XcIRA22+dYDRGRI/dS5NU3cBRIWmA6EVNSTxxAnhicGgZrMfDa0b0TUThhJbFls0JqS
YLqA/nSF5BPfnkitUwr/TZER8J/oHRWsntF+3h6DpKpmsYfYsVKeOlLPYZ9oEvwLqAozT6NIVVsK
xkK9HS8gzHuAHRGlHpKdKgzjnPbLQT60k7+W9KkIBlnJFo67wiJ0Zuy9qV6EltUOXTzoBzP9aDvw
HCE8g97DXVxzoB4gJsTrLLoiRAlig71YIcqtK7vJ/U0CSUm1Z14s0Jz3cafXsgEmFg3y72/Vo9K5
pTg11EScI9t/LGFRk/42Ml8uPAEAa0YPkUYpfvn+cnaKRqkgSNDy4scSPM826AI7hE9yGCBp+AV5
KotieTVso4Ngvuva9JQp4IzTvgJxysMVD3CgQbd9EChesuBGJCy5g4yPWXPoxNaw6gpKbXOQbgRT
hm/ZBdgmoKDaeUlcDtUY4e2GwOMzfhtw/MUN15UKHkXDipZfpBmcYK21RraxC1rza2mWB1jLILfw
lIdVen8u64MQwtZ33ZdmzAvRA7jiitAaAgIFxHs7PSDmJqPnyKgLI6YMZwsP+lMXCsCHjSzy8+2E
hICnU+1l/CtOWuIg+8S07m058f4gw1W61mu8/sfmJTvKIio4MGb5jjQy8EHV0VuGOZ4SPtaJuvS1
RsQAJ2A+24fOulaQBg9FqJowTjP/7s4/wDet6llhH+gTgkn0lrBKdxq7GlrfMZDQBouWFu8rHrMm
Q0KLbmdBH3yRegXkrV0JXz+wBCjTGK0z/cfcbBC99oQt624sy35dElGedsmw6vxMF1cf+tpWMSip
nZNkKGvMZAJSqk2Qxgg40V6zILlcPfb3e7GwmX9qiQanWiqp/xp8lM1sEDahRUEU+Eh7yzHhd1W1
6vWAXciqMVeQTduGEjH7XVgD3ScBO+2AvdV6ZySsVoD3SV++Glfo7ceFoAdxNJMqhZHQ7Cy9vhnH
8izlRDqGtI4cmlCimdlVb5NmuLhWfOQl9ieY0UsU2JE4sBexKbfpWJxST5XhEy0cSMTPQvB1RrKf
T++JsWzAtoddUrLN3zkOSwPRAWVpZOoufTTJsqx/4y9YKf5nHFHPyAXi0dDYr0VNwzgDKuVcXcuN
OGD4xEhcbblrYRAn0t9PKdOY09+lokqhD+As6LUIX1taqb8SZPNm2JyfDrAUEZu924cGdqAV8PaI
xxGmurT0VLivL8BCzTwsujM6g1tYVBDJC+AnYFl7tG6zFg9FLZx6t3K9suaZyDy/5HzbE03LLuHu
IjrmpLpllsbDQ9RFCHHK4F9wrYrSBFnPbauQqHCkU44BkKuPq1XD5jRrC0TvcexF7SaduM4DM448
B59ApIQgXTNnpB/bpOyvu5Vzc1kHAnU3VHH1oLKkPSwhCJU8S/BPTuKEEcQVDghpHr95+twdVWDA
qfOkKd75rx1TPN7Gay2XHSsqlkdnSeOM4QSJAAu/w0O2tRp0j+t/kXoMD5uQA7SKe7EC4yxs2m3l
4zoyZ304nMIVfbJYAD7RzvyEgnx+fn7pGEW0/89pEY3GKxoy5ByZBYir0L/+23pMaqIsSdHqHMae
pezZ7A2AskRUuz64XosioFbMscuAUqXKvPAVDLCKHfJa64T8KsjPbBm40PJuo7UkJJH/Lit6oDIX
HsBpUX5olZODyTX/G64wDDFO33LLTMlIC4l8P3YIfWNOVp/UXs/LA461a7WKBugTdkH3ik0JW6Gc
56dZJUVQME3O+ZA6qw2YrSrYqjoJkFJWleDNqcKMy2V7rKXuwmrUNz1Wff28aG7FBjtVYrKHODJ3
eSF+zWJPD/ad3jswnXV9h1Wjfd36svWLLz/EnL0EiW0gnCQUi6NWHBXdNagPNeCzEIxEfZ2exQdR
UlIPzq72LS1FEGIGF7GW9x0E9uJ1H3yVqxazPK3WLMF0N411DTPEG/lNuUwDB5KKQDM68iJnhly1
8ss9qIOLyqJUsGcw6CbpNIlsqszpjdOIa38BFQDDqsKQ2//+DHACcHv1evPkKckJi1F382f/KXUC
cP2xbXLfVMpATGNYcYwq1sLB4dcPYqjrS50UMAqVbctXa/FYWEtB/4cytGmWcY36Dyh0F8lfTb67
FWYKC5SE4GEt/8iUcKCpzQ/Gi6+vinSd0XzW473Nz4bTB8XuTMySyRnN5+RaTgOc0sdK7OxD7Y4U
9QWl469ZsBTpjR9LRvOntTPy46IpkZDhG/dA8Zk1uZAZGiTL2VsC/MYxAPLSG6vTGy3RCBq20r5c
GtmRtQ0w163b12hpN1qVPJZH0nTuxh7jujUxEHw0c4egZkdbO4zNAhBkiluykk63WTVy51h7mLh2
HQ0Zefx0S5IPQ19sbiziP/SLfWWu3RTacICNLNAJelf3OzY3gbx2jvF30RWhCnvqNMuIqDEzn4ym
kNCqr3vAoAZ01IpzlEj7hrn/RQBf5FzjVlcHrWm8urlNhDYN+n9u/cr9okGFdngUPZTW8h7Sy67C
JebImgf+ytTHSXbe9FX/c9Ikn4/BBJUO0oyclw2vr7dOy4PxqhdwHcD/TRbitYVQ+gBIDtbe4+ny
kmec6s1AExjE6GiAbZ5HpGX9Y6sepnfdo/djt0wvTXEJM9OQ6xxehN5e5DDEqy1/UY5ag58D3Ua5
BcC/lc4C3KmvSNCCKi2UHaZwVchT3/UEV+NwoduFcaym7BfQTwD7kgML6WVG1q2nAsw9vnOwRAnD
DuAjT2svYKheVWe+sRc30qC4ltRtyyIRezY3yIaxzn10KruCUXQq+exP6PDQHwaO9sTCjqeoJbnQ
h+kAuKjIPmICCEpDafjTCRuyxwswaXIRNrgJBJdKqY/Fi3t/vk+TFluKO5KTD6AGeeIGEXYsxzyU
PnfbTU4RUEWwe9fC7k46EEhiCZaan9yesbwQ6rHCJaFYbBxeNDsexna6/l6xFpVyhtN455PM7BS+
NuepQ0w19bJpQWnHTySWDYpri+V4wh5CXRwh09jZkk/6DH3a1IyDtAgqjIh94CMW6MebwYTt2BoE
xc9Jdz301B6uH1IBQ8KIPo+rWD+ORMLMVRNX+Rzgk6h4KsWgl5Bie8OaJ0Pw4VADxBT2BnYKACVR
MZ1EKUBj8uXF6liL03zg8kF799ho6Kr3g64ft0IiySPpSMKbmjGbOWL7uirvNYFJcyPm3gUNg+oG
n5yL9W9gj8Mo0KM8RisflDp52+2tyuNN3bXkVC+Awz0m1ox5m/Jg2rQ37uarDySYAMpdy3xKKY2h
FoUVDV6gp79/CIec0neRq/S1oW7mvwKVP9ORWINOHqcuNdlMYJJTouPUoyZYEbJp2hgt/t/hSq8R
FHepXilI2+6gdfnkx5xJwjpMAB6PbTCIgAYhfwxSOQYMH415iShlz9p9U4r42kOzWNRxTchw13PY
TmOSlMrFhjsvx9yNc85dDcWefU4xuoPLWucSp2awaeuEGhXXdcKbiJBDfVHNGk+CjaC4b7XhZhoO
TXOnYlSpxKYOtozAFxCdlcLyUiJY/y1qWLYl/hxGj8Fz+Q6h6i39ulhHRL35GOnrF86zZf1ayRIR
QsW4SokJCys9IlNLIlRqXAF88PzzT+Q7RbUFbTcvO6muRVuAHKvDK62L0IVyqHtBXfTZOVx9CabF
KZNTmBnO+vTsQL8uHYuSScBhoYN5I2czBs97QcP8I7uh4oHzp+QqDK37y+/SVuomwK1OS49Vto61
7PwmsZSXmJx6NIlDFclolBefN/f9TLg7yDiXMq1P9bAzDd86ap05N4FWZBUP1MFtgSevXGb+vTMu
lTdvC5UO7bWQpO1RhOFFh1sDn6S08ZGkC56me9H4/ZXKh9sG+lBIqshOMZydBu325gWZzgtnCAV9
o0v6atDiWNlJuGm4+bv+A1avvmBGqCt9cCcV92U0vrY0Of3EWqy9rNO3V2hEXHHN+U+s/+XnAKjJ
8dDwuEdLOmsp3eUmdjbV3ZhEGK9Z3IHoBHRKfObhXvb/qF1bJPsfWMHVf9ED7thrvl4BgBffWvXg
N7PofqaGz5/pUAHyF3RZOh6GaWagw93orAg9uNnZY2KVq0rUTlgxaNIX6Rp6blx+fT3/eQ7fdziL
pDb7f51QUJeUSnJVhyVST5u0O7IqvGnbtsSiy2xj8GQh07FZU8UMOSZahV7yMiHmO6Of4bTBliCX
gsVNT4JFanaZX8J9tcEs9DPGh84F9cPv28xIiC2Hhytl0yJle8980hl7E1XJAOcgX4CKs8Zmxh86
LqPKjIrT+ZvQQNZyRP2WKKna9s6jpwVks2fyKkJU9l6Cst3y1fdSVEhQsQZGVm1ovZNqEhJHNxnd
O0dIS3J4WqtzQehUgweI9seY2N8/SPuNiVZ7WcZuxuqeHFsVny6xqPU6icD3vNZIpjp+2bTt8vlW
gDevnIlHJNL8s6RKW9lQu4g49r7Z4BgMYyAgwp2IG2dFM1vXeAsyURCVWEiZfKmY/sxnB26MnrW6
fPjuhH/rl307tF9qEa2SOyX7nJ1PvYHN5VHskoJqO5QzVvdWqq9XeupAdT9NqTdV6PdfYjSw6xPW
XrH6+cnGjTvtYX76QNiMj0Y93HckXpzRo2TQY8nQdSlQMVvwErrNDkJI71VfKkzOgAURWmzoDFfh
St4SWflq1Ok8PCXMO54TcFDCMNx7M4u6J25OcLpJXNTDEag06BWY6htm6Gl1X1U1oLwsHL+0yM+Z
xUtyVUkxgMiSdD1Wv48QpyMCimH8aoqoNmZIqnmhSCnFtLYZwGEKlzh76AanTahEnzO8AIM5DD/j
Nc7u2cWNWxPvs5YYd5ukJ9ta/5k+r2uZPlGiHyViFEwMo160NiZHJevRD3z64QEmldF7sU2NSBBa
x01pbIw7EIcfYiynEhBg5ABbd61Ow8iTa867MYU/47XSJtTD2A/ApwgpYmgzVaE1uLtael6Nfxb3
rnkQcSCHkgYatvEBsqFKjHIesz4fYlj0edQm0jA7ykatMvaG4k0pcXM2s8HtNwp75aYiRL1Tepxq
t6e16QtIJpovFfy9BURzfyvYGrCXMD9ouUW0O7wxG0hq9SxmIiambfzGVC10IdLGC20JdrIpyJi2
4gzHDHw4uqBvHYjrDvwEIzxDWVDZBe4pZMTDn+4g0r7ByxZpglcVvkcjvVz6Y2RCgIMjmJnHEyvg
uF1MrOtu+3VMjVF4lpyLKVKrN9f6uKa7PXI59rL1GRDelmyWVecBlilET0M5CToTWFn1lyTjx2n/
euh2+LiSqFdg59d3n1uvepSeh+MEmVJlDfhv2WenprqicbgJxANGjr5JiSG8fkLx/w7dDN5V12SU
YX7u4tu941m4BudpbVa2quxoye+AA6uiAlWUJOHORXaXG2oG48E5PBJ3N1g5wcJJE1ZFBcpYrKe7
YFRdp+oT6Pjq4J9TPCAZlL8/eS2ExBakAQcfFszrbay1VhBgQOgwKkGo1X3K+mVz5lixCcLDWcyn
oO2somIwWD3YvKTTtxpufTjlsG03HM0U0LG/se5pqXmxDWm/Nm/Esp40w3RSAhtcdc4FB6x9vESe
Znnefuu1qWYS/EbycORgv5IYR3CbcYvANlWuImWBqxTLiX/OoxqcQD9GcqshBFpj3Lt6hzjcQlG8
sB36gWJ66latU1B24F/yczWBPbdKVV6VT0mEKwXN+jPs+WGZveClqc7aN6ZkuJEzpdbIIJ1F5CDw
i1hCzmIp1fgYjsJlhciTje2Pf+hDL3p4wu526G9OJOZc4YD+NaaH5uKm0gV5qVvh6NiQpfEYzPIZ
oB/WmthtQWWZRbOGkWDaWfsvwZsiwF6a5RTMoPdY3q8K9ulmjjhNAaqJm5jDgbSSzJCj3BasZKDZ
RVph2e48QRCCuldET+r3ZkqBAmZQ0OfbsazIEOFtNXVbc1G3tCy64ZVzywT3qiShxc2PecMxFBHz
iM7vgHKRoD/OcGiLl+qAw6DK/TCtmpGSwNzoetjBrxYqebftNEbva0EzqTuxM3rpvCoMGkkf51zB
U0aIUe55inY1EBN/chQkbSHButX56IO1VLyYhN+YBI9VasaaCb1Xjj+0bZpYIHBxfjzsnVItTMub
J23uiOMr6J7gb2HnHBiDEK0P3LF8EqyQQ917b6KS12/g3Aovi91tPAEn5qUmJs6he+LUV8hSEjea
pj0WFqwfo7OHPIXZnsxHEsOmMZmpoeg/OlMx45aa1PjtGVsY5p5CZ2gDFRfK+DLyBCvCsSsIX9nq
QjRgYWtk0z9OsGUXnZW5mHBZouigErZByP519PIoG6epMp9dhsjSRJvhxQ1AX+9ZsK+pV67TwdRs
3VMhNNomyiq1cV1EbjGvElehj8udjWTzl9lz9+kiNo6o6XXBCMRcEn64XMf1kRaOijUpXlThwfe2
NSZbNDfqxnCQiatGoCHNGVFUDHLYtA/kykTUWWLdK1Z50Ax6aIbgnS+BizgKA2gkHOE5Qfdk2rde
oFPzZDElkk4IOiGouesLU9OYNwcFPkT/haZypLa5LGiH/G2ONCdlAk+zrmLKka0aAmoY6RPKRp6h
jsTWNXiNbduAWib9opj19OCgpKt8vooqWLkFv6muYvJSPJDy/m4YO9Om8qqdr/Z2264J/oEL9VW/
1a2IaMsGrbIVi0SM2pPrcD5KeZudpU0pXu31OVXELUlqjRagdiGehfg5WgUOlII+bKzkR/2T9EbH
5J7Uf2yGpSRmdcbBfSiuFZH/uhW+Y0tcNND4UeiuYgxZNstaxTGrAOTt+SyCvIM/BoZcTEfddWp9
K34uxa7gMfKi6pMR5EGLiy2A+t9K8PpmW6PlSTzQRVjeI2Z7SXo3NdLlcjY7E+vbG1Yp28ZkJ4Qi
5ZX8XaQc2zdPe4O3WZnLlNko1gfN3KUKo1XrL4JpLblxMwWL4Z96tEsYWjmqz8PbJLUOLLo7hiJT
2/XaBtW9Mw+QPCO28zdYsh4qw/GS4XmaX27YnKLCX/ydnP4Fouh/q5bX5Jjas4Shv0DFZadghL2W
elLvt+6PD7EPCi+v+NWOzFuo/E4qtXdeYCMjrqmRBdrPGlZnqgeNq5+3AMc7aXMqGWvMNQ35+/aA
aAFI9NUSMWJLLR5ixwvdEn7XDltTi/SCuBeKT8HyRpseVnMdBF/fVrmSpNbeLlUgUP2V3BW8K1ap
0QicD9x0PUlsQ4JlytpVohjZFonHN4K9Wp/3sD3ZaRZsrHhKRpqQE/vdLCjLEzmNiJErRm0fJvLi
ALY1WqEFk9BE0C5LhY5eQqthiWKCoDxM0VyMaEBSyDhJoly79lrcJwRPX3gcxgzkag54g0aCN6sU
gwHCYAOXtWbbqo7qMGp1TN9VGHRGOxfgdunju3p3UWGemmG0f6nHIBPdng+Nn7oVl23NIBq+iJfP
QyyxZdOnXQiOqOfIaDzrxRPDcEn9v4eI5Ut7DrWB9D5Tm+Bqi0DfK8BOYBwBxfgUg7OBhaL5tAbL
Qyi8QkI3eZ6gg/dL7yXPCm57vsokN4FxCB0Y+b15NhkFL6Eqj44lZ9UXhtYo5AcaDuFNFwEF9gwL
JZ469+g7QHWQ0TVqZy3R3MthQvlppp5pik+0bYt0pZILJ75A31jt0tMT/3bdgmm8e3pPmQNUSPIt
XHdZb5W41BIvNw2XkXFUAKkSNgrS7C8EYMtDUg4QXPhtpMv98enQe31hO9ievTgnOJam+3k9PDd0
fKSh0mfh/ceeWG1f9Mt9DGDreYoSCr9bTDSapX7Rvc0Y6UI5XntFG0Y3hJ4ZdAKkgxlAmrobbiuk
hPYNSRV/IFJVn7eyCvXM9RevFXX9+BWkTeWc6xaxtJ+otMip78gG95r4LthzcoXOOpxVMAKs6jMi
iH3sGpJWva2hp4RirdNR3Yzjaf8KyFTVC8FldyQxIYRwN2nBv9aLh8zFsWwSOGDbOKaWq/unQ6fz
3b0g2Csp11qkYZKZW6gG24ymcY7vudWnl12Y573xizWblzm7lVm+b1zbAJ/ngWZkg3cdTkMmBKim
bvsZ9GB39LWUXyekIEaGEahWEXoMw5LGolEr6yq+53Ei6IGftZN93hmevdPJrayjyui07oxwCiS2
VTMK4mfg9qswDzxh2/cydrjFydsQNuMZ3gdeiS2XnJO/tbQWuoHhx9DhcvvGu0EkOOXaVo9p/EP4
gQmk3pJlBfXvSg9OQBIYU3muXjNHo3I+HeLI7x4UXLOxy88Ye765Q3al3WA5y1DF2qCodb4D5y+h
TOBUUfCMZmZnRU49Z0+mHjiEaqCfNeDvUbBTY8WMlMleSo8yEJWkSct7/ZC0wPbULTn9IAGqKJVn
Qu6xYpt/QMDLZ1hJguwGjFATp/V2D5qPn6IJQegQ2pQw5SR63+doUXG/Q0RpbXiRR2uUhBzuYFtv
5aUuF/BD3r94lGdRzLEWT6Ka29thftC20gmWIeZiMZzXm80lTSB+116rXRL0V5Njq/Cyi+cK4UN+
wPkp57vsMB0j/5eHl7gOYvtvu74HLgRl6JF6AADOFbNGbl2z9at4DznpIWYOX/V+/SqqQOFduOXH
PdYF2Q77yYRDWfbDQtVZYkNicC+XGxq8GlDLd4psNOuYociJHa63RTARbIhSo3AYGh6LjkGLnIzo
Z3HndO1DPLC+oHg33hLPTmkgLoRtYyxrV1epMrxYjgXjwa07QX07+Y7f5EDj0q6ZTwUmxMa+ACsn
uEpLJPUALMQCxseEyXcFzb0kWCaraXE7JsBwgOy6v9CZLESKTlyEuJo57e6/4PNgWNVi/PcxVc0s
g8u9Uslp29hNbU7MmgfifZ7IdAGX2uRjZ+7rX316X0KblEEIbyPrwQBYYL+3xTmg+TH1X2iqPqL8
XXHBbm/Da3znWhr5tOwrPw1GVuZ3wKe1rsvMVMPae8myAJQptQrxcaEKuz7XW2oT+hKo4/Rt2cGL
nBO+jXhs0R9GiwG80U3nAUAN0yl8SkYrN9IdgCtkPKQtC0LIvkidY6qDS6x6TTaI98JXtrPNvo7x
SAL6eTSBcwlBSqsO1c7Xo7TpYNsRul1BaHSVRh1dzUAc3cSUt3HSKnaM6FWVJ11pSSULFQ5+u8S1
PtlSR14YvNiPXgKLlJmFfrYB8Wxa+M6TSCZ0QIdA36eLpaHb5oquzJycvpKlUufUy3DIzyK88VGQ
nV4CkLnxMU8IOddqJtDgwzR2Gt5Rp9bZN2Xq2DxAz/TmBhfnvtnFegiwNytBB+mpz2hj0W+rnPCc
3pgZcP8PLgValbMG280k8vW+4+z+zeWIrzLD/EUc+LbFDwysTLTECkpmr4FiQr/Fb2ivjjkXdYMq
yBlpf4DVwhgnypShK2e6Yh/yxxVNahHEYrfZhFZaSdBmzTPPRITFyj7pTD3aXOkgC1AWyvHrcAcP
RxvKdlAZIBNQXB7+RtitGk/s/qjyxJRVc8Gcir6QrFNyHknHdy0Dc0nlTJ3rbcoIdeCQnzVOzbNj
BXBMyCGnLXy4/1AMPFsCjXMYJiQiMCheBB/cRpPJnf6f+QUq5OzODEPenHX1wnjg65ZnCUY/qcvo
oIM6TWs4dUAx0uS6DuBf0oIwwsqmBRtzTr5zVurKsLSqeFT1cHHVMhHoo+SaB6fKu5tTJFXBL0qT
2vpRgfN6yvpbDpfhVerV8s1xupvJpNtm32u046NDeeS/GYIrDYgfdF9tSLOfoeokj47HvvNwcqm4
Jj7ZN3Mg4UcZuTXfCGHo/r0vp89Z0IwFCswDt46QnPXfwFf5TWfzuB2SBmNaglyxtjE2DNa4DcJ4
qQkoN784o4rGJslnb2DaYupVLd3IZT6XRLb2E0ijAtOE67UfAhAeuqpIW+khVfs3bNaw0xhzpxep
2DwNL5abxRO7FgcFawtu4o6ds3xsTYIB9jhNSl7/ZgFkAinoDEiHYIifQxtyRPd3xcfC+kBOIZHE
yysfv+llvAIbg4cdMGJvuWVFgjc3S0M/ufM0rpF3VZT+hMuIGWAtTBPL/yxIKL5Dd+2RoLrmZCkk
J51kaIPHpxaH43iaT0ZWqesCkhF4dl4AZOes7pxbZe1bD4GOnzj4W5jbLGGJyt60d3KEamQff5u2
shDPaFspVTKuk40MvNVB/PSJsSjmFguXC1f6iLH6alXsUGISYJVKi96rtjWo1tUW3RNiwkqwf9tg
SJPySS/H42A1edUB/aHkGHOqkEwSKuCx6u9gy2yfUbdD4759CptlV1FZLPBMbnibuuTjh7cRSYSf
vqjJLtSY1trjE/89OHgbstimk1RquqNdsZrmwKM9DytaDJE9XnSjmgo2eD55Sxfl7OPiCHxcYtdt
NWhRUhQ1letNO/4FmhOI164qf4W9c+PKTF0bfUUiNHbOi45gVUGXUJ2Q8sIqdEN6X9do1+hc8DYq
xytdwgdc3paltiu6E/1jZ9sfESP/pUAXlgG1YpECi0PfrKjMUNc5Mdp2OwntjozwQg2mtKFCVLaX
vR3+Ien6CzcZQs6bbUbW5uMZxFxMHD0abtD5SgUAw4mpag7O8b3Jc8XStiY8Y/vY0U8aS0/M7y37
RUmcsqFFdKLTWCZ2d1xJqa5rEJG+78b/NY0fY1XlZa4mW3k+H8cExvYrOF6EmLPoGqcPa8reXJDX
vrx448LhNVj+FHvmBLXjRUeLFNpCVopYg8GDvpNs2hxMv0vT8xQ2ZuXmee4Sz6Dmy3lnhgNYoY7y
I/Z4GyI1F7DcR06/cGa1PNhEJYsYc7TP1thgH+kAWPyMpcOyfMI52Nav6qUG2KBVHM96YK+2u9Um
eml57iLL/eDMmEpnRw2UhY7yG+QOm36gNRxMxwwgdYq44ZEehQWX0Q1gwORVtYzHNafFXz2rYIQ0
Ihf1w6v5EFmxZ6sfb2TE56AW9bUpDep7oNJaiaANxgiW/WtJUUz2V9n43ty4l5+LDI9xVMU1eKcN
Ubk95TgFD10ApjoSyIkzv2ElDq2ovyjDAEAQpwEP9yLc+SQmslnY6oY5mU2KE+2/25OGsjLYIyl0
j2QOd/ai34aL3qRt38osLqLcT713lgg58VuIEeUVC6WlBTPJxHurBczpoLuQR/+K/DEX26NeXLR4
EgddNbruLbSnL6dZaFvMJ+U5594dPQPHkg4d6zlU6tp4h9unwY/V7NK2FFXo0GcwFKFeIP4EcqCT
3rLLbuImExO+S8CfqwhTIRlvnX7FZGWljA74OAwjdBuMCuxLtnP21moNqgDi+CVU0bSeHdzvwX55
plBGnFzxpWpYXY4jiW4JN0QSUq65gmLBGzdvwcGKO7srkWHDEMWfXOHE3n04h2/TRAiS9Uv9KlZr
shFaL3JsmPw5mMe402jWexZc5noZynEbTVfB+j9bbMW4uAUY1bcAmxrNgooO1EH7qSvkaPxa1Nzd
n0gFH4q3ujcP4ITS9HasuYhmIWIbqrZrUoIF5srex+yN6NXIf+fQzjYNIqtcWFDbAEQf7XnAlLwB
3yEEtVcr30I+s8+xiwCYfIfEjc2IPrS4EH++d7Mi5JQgqFlPWVNR8P0tyBCkdl5Hp2rGX3x0gNUa
CFeNzVcHeCYnBWbATvar9UeLYyDoz/m9tPbwv3TPtjVHnYvt/4gxKPw847SM+lQ4XaXlWhYsvm5G
qCrWJeTkGp0WgjIRFAV+uHNlBIl6cl9zrdRBJ1FIptvaYV/RPBZ7dHtorHJzRmr5M9wLzvBTD0MH
znd1WuQgDuz9Fop1qreUqqvbpBtywYtdCco3qvi1GX1c9N1byckbUBOyH6KkYmsszYic62JhiN3L
LP2jdRD/PMechZfp2r7oQ7uHlBYOqqDagD4G1em8xiyziBRQaU4rp8W0ugVfi63SgMplPWg2BIkQ
k6JTAZVkdzETpjYcimensm8XdZYX5+n1ArZU+FenZLznAjS85bf1B206Phwa7kmX9OeRlqTAIhPF
0da092AT3ovpnIeCX08rVbqguPEbzRjvBxDgt4QLDDA9qLdCJtI9QOUIw95L5a4WeA1fe82hfpyA
g8Uf8Y9+E4OPtv8cA2awbUaHckCBHxQ1EmzyBovM6UblNw6BPTUIkiKM4sN+4G4gy3jOItGlAIXl
Cd+UHYrj42zl1jbK/npnRo0q8JswVeLNm5ZtiKPRiuonR7uT4Ai9zUM6x+g58bzzjsMj+YIp+wr2
fgOgwWmJKo7hDz21l3k9wyJ/tWWfiyYtxmRuXFhU9s6hUsdnv4RvSCeF/02SKg+34peLp+UiDM3t
gt3dPNL8Ezv0YpaTxa5bMkjQEITOBQgeN4qaOlTZtSEWogUZ/hEOSyUubJ7uOri1PrrLozq7nDd/
93dUai8luAQTwPt/jDCqwDV/WHNvqj+eNThdB+A468GvF8mD7bq2TeIAV7IsVsgMAn3R2EGQRm4v
2dklNktjGpd3rc6HfpnpBqqi7QUWsyeZD5z+9igxOL7tL8YCB+RC0z9zKaLgrE3fh4ZerRDWKtPu
HlHpoUiMEQ4NJnzBdwQ8Pnl70FFO3/gh9n6j2WZWSGm7NS/nqOg/OUaMK33NNBa/n+nXAUKaPCP0
dpvdjhlQ3ZvphEDVXz0YJodAe9rxFTqWkdLtP9IMs6X77vsvh/ULzjiIepNd1ararsU1rFQcLce5
F4DB4BzoSYOOZxemhTz/5PcW1ENOh+fPkS2CI/QVvo6pabJqv+B110Et6GYLZ08Q05qae9FOb/RO
8qNf/i/IU3Xa3yaEdxKihYLCysUqE27fAymYIbJBN/DS8KvDhee/xGwcvrhwcn5/tEvAVHaMroSM
4Z1WHw+V8s1lQT5vUiHqPuwe6i14PwfrKq1jLGCI55mp8ksgx6bBdNYoPe6f9xErreJfMCeNlc4L
rI+vnGPz70PYTFCdXr4nqD7mTcj/wAz7tsTUvpDk2v3DRulzVrN2wA6xpE+qIaS3l1JugAzO2WL7
Ke+XpfVvFbVjvJw+nHnx7S6fEfVSjlElqN1qY+Q+hA9YcrMdc+kZjN/pDVmG9bbXDQ3JvQUCaRta
PlQ74syDhrh/NARd2bHjFrEejqXE/3pmO0jkEOvA46RpR0VCwGGXsGN5k+t5mBVRpujbJhqZF7gl
3Mr1n7yfUKbzYE/kYXRnyT9+TkYlJA4yP2pyRxtiNwKoTwJdCoFB8lPM1NNB3wH+zIau+ISC330K
P0gUkP2eKXLif+yVQc0B1ptemyewPqfmN8V9z3FXJt+OjdZnA5pyC662RD7T8wVnE5se+G7I7u6p
4U7BzBrBNvRREtTcFIicozxi8WMwbIcz+vAKkmwEsWIhf87tb+i0nhrjaWR/iUiwGuMy9Lp4Vx9+
zBmJkw31WzORXVfdaP/HqRzT9Af7URfbS0AX2dammRgFvHALRSPqPbw6FyDdv4NCivZXCVd7HRHS
hG0zQkeU3A4IamhejzEwLn3rlEQGudqyPcZC9Yw+GmHfWCPUnehyf1fKghZt3J6nOrq0ByowiGuV
iBPSiLF01WW/MS2W2fj2ofarwUPjneCGNwqmv7eb9RwtyfQM3w2MRFuVDKl70WSPZDcRLEYKVyvf
CVMRtRF6qIPOstNOJp6br2U75SJs0q3E8Wd7MdTQTysPRbPislNeBxfEfym+ZNI6Ub/zHJjpOyBF
BZL4Ti68oqBfE428MFDGXAVoCuUujp2sEfmI0PQ2ViCJqNoZvOc+Z47w3NLWWnvczbEEybu0rlZ2
xPltWuIcFkhoFvla2dNyDwhn/ymf8Kfdtao4wzVvZBDpaYwvz9cpTbFT2YyTHswqTUpLLUFBFyN7
JDprobIaDX02PyYCDBTyg61FDT/yczi49y7EqzTJ+AyfoGOEkEkGb0J0ROYlx2WRQ5oKwEbljaH+
LoegH33aOOhVmNwRhoq9YixvkuQlEl64KK4QMN4EalIYpzNLky+dtZunMhWpmtQfNwwNVpDfbUvy
spKtBhzQfR7lDNnsilvLN+kIyvr6NdkjoqbhXCh0EeRxONsFpFv5iJupJr3vCtTBNTC5fqX88omu
2noweNUXkq2yequy01qejuGI9o5f75mYFWNWt1sD41+TN35uZLd4D5smP4KgEqcIsZOLyqUed6O9
nc2nQbDF2OMBgOhwCLOeG3YN11+yWP+HZBZHCqbprefc5lhZ2HZP9Jr/7djyIortKKOhg5B+V5Gg
YgIOPrnr69t4YFNLqyShJzBN/3D8CMUxV3tmBBadsg2YeIUShvRdFeqBvy/7STpwPITYpRG5+lNL
hj8sTbXAgruEm7PrsXLXKugTOs2mTKAsBDpHuU8vhjoxCMHwPl3p/1qyvoMu7mmn+gnrfkglq5pZ
cb0b/pYpBQrioW70HIOnqr8SkJKmiK5cyF8qftkG/rkd4qAtFZ9rjZwov945E1V5XC/vQihmzjcy
lY0NIL3iosfJLUsMNdGi/JZ7qWWykNB27e7rUhos/fvFULpyImTv+ies0X9kikoo12hW4VJBwrVt
GaNYBjRvDZjZTcuJxylhU8Rd9f+KHsZlOLexG6YS+nsiSq3Nf9Bb3B3DLRlWlIWM8ffZCPSjCmnB
39bX2yAOV3P5hJ/uNIKnDJx1lvXuooFTZV2VsZsrL8vfmJbfPrF1k0otc0X5ll85k/hXjtptxj2+
dabSqvyztgQAp1pnkb/+6RK0kUw8e0npagXFy/GQcLDD8XhIYcRRXF9j6110JA6KT2WxLjwrMk43
GUxxkXo73/HLmHQ7g7QHomxUn8ytKaV15VO27rZ+4gqL/77maRYYX4zw8WGCKUHj+b4bluuZg344
PJcxzk6k65EA1jH4SJ4aqHuo/CqX0UCd5A5UjdaWq78NWoV9nVcB/MUcu+yBuG+Uf3Op8Z0IWmtK
hrh0sUd5Ff1McZnUgv7JC8MX0cY1lD3nmr83zMZFGtJRA1IUMdE5SiHeGwqvrGrg1mrK+K3d4Gxy
mJxcelcbpTcNy732VcZvd0NKjOfxqpi7OENFxWaSe8TbbAzaC4jK4ETrQUR/WimO3u/xrpeeUyog
F7ugeSGV/b1cZja02yNAJDdhx3IDkkOW+fqsio7cdjQUa5SFlswQqBFz6fDCCC741vSUlFTK6fmj
1kLzIIpp7y8TKMcoTrwo5r1kS9gQIWZ0yvmKKtJn7mptJsKvo78T0tk/OGjlafee8n3TXpwdU2Vv
X6FtscFJ49VvleQvmlQU6z2QZp6JultXSr6SwzQM81hlUyREwbnk8mHLvGszEJfYQnBq5AgfXF3O
W4lZmSnm0gU3XF2RgPiRcCl+Ytk0/3C6YX4/bVZo8KTH3PzStaMIoGQYLSvhqt3Zxr/px21oHl8N
AXMVEIU4z7tRL3bLMsxgw6KSX7Np1xawpFlBeqMWINE+rHTsVaaaVS5Y/a0ZDEYR4PRlNbvpSyjQ
Ma85qe3rr446359//LwdSEx8EUQ1pMLtjC7h9jvgZ33hfUve6HcVR+oqzYltZEcgonYIW63yHLCP
o6wIoXRaijcEojM/EfG12V1iYxv59RpcwObGxzJrRuscPMM1mEkBhsV95QeoqiCvDjaapovAD68Z
HbM+2hGMiS/gRi7crD9/OZazi2kgHUuPQixKOkbUVDRPRl/nRCatLvh3egqGNUAVlHD5BvJOAn1p
KIrz4d0Ge9p/nQMqL8Rn9AkfsKlXB9l0iaRindotqceO/+kctlpqhxaVMl3OVDAGGGiy/ezA5ojK
EE+75zozfKI2IEr0N0g06gL+oPZz0OkDPhOaQLPKtwldVdmCRs2hdhvvvZL2v2aPTW30DBwfLIJe
LBN614UXf70ERFfa3xFmIZ5cKERDwYt+DV1OrhChWgjydwuJCdET6tdeRIwTds/OVDcZk+42U9Gf
JpT0Gxc/67HaiE6urByNkCv7z8gTDJVC8pmFsjDszJvpu8jJp14RqyYL77eVC4JRQboGtTUYDUro
/pDbqOta92Kukmj9Skj8DmqT1+SidtkrLcFZo+oJAy/k7ho27f6HnJ8xAQpRdxVzg7Hbf3sCKKXy
pjFeaaBbm+rjsgc2cttXq4pl518oOZO6ZFaveNTbS8bKU3BRNneP1h2talbLNiR2GIxWXARi7AD9
/XStixzVzxP3/efLl4YtN/L1IvXd/qx0oL+dYU1GvoZ427Xq8Ko9ldHoEwSZc9zoFCNCmRVy0PVD
rUDGlwFWD0PHoO8Xdt7F5G/3eSO8M7bYfXmlqfr1HZpgG94BPSHl5xKEqYqhDJiPQAWkdZjPDbwg
np7Tn/D+StmuSlEGF1DBqrAgHU3Uy8vzYmBFOkHyvG2q0N564kdNZB+SKEh8Cl1J5sCSbCU/cC3V
56fF1kc3MliHfmZDwoWtH7p+N8HZS3XRGoxENVrm1ahYgQDbXLpbXg62OBErbaGdn5H/Ep/7KJRT
KykDwk42AZWvzjLCRtX8/RZSEBzIJFbsalsGbLynqt2Ec1aIm1FZLHIijqD8xBdFoQEfYVEvhfkw
TWoWUgGZVrhYwZVVFP6/1iLUXchycuvprdKEsC0/caYlYH+0+S1GlMfRs+1MHz0vhCZa4Q3CK9yT
NDhm+sKsDZDYH6/VR4iUtyOiUF23fdPg1bZ29KL/wF4vrMwa6/55SbMQ190G6+fEi5ys9t0gtsOo
0LoNflLGr7fk+9QKSvVpROW66QRyWeofmZHCh5weJMvo5ZlttbTNWQ0LheMp5ZmNFSPUjOEKWeTL
Dfa3ixH0CY9xu9aTJ2b8ZhPRZVySBCGCRx/mGiggPbTl4ALsbZB//W8QVr9L3Gwy9+nYJ0nsg5cL
AVgRJp8YySssTCE6Zxp2TIaFJBlPrnRigH8fK9yPMoYwZvk0D8Cq+TKpmsXol/24CIg3ju0QUIPn
CfcqnwCzTwxX/aYm1F3vUqxkXy/l1YB2bL6qjPNSEFJC7xUsaQquGoMV+eldJO9STm8s0oL/chBF
gv91d3xzGBGZeQm4ZjS9/DsXInhpAb5W4hiQqT7OWOUfcaAXZFe24QUPxwkGnHzdzl3QHO+j//cr
HLjNjquxgr/FMR8A7oVfWJiK5WvHIfDWEzeNNIbH/WSiEkDPzQHdCS/bxFn2g0vpsrh1VIXt5vrF
UCdWbLBppeOEjjPIEM5qWbKghTuPG4gvAll0ft31CQHp52qF7ip1qC3w5Jkf990a4Fybr1ADb59G
leW8vEeAEI5o8GNoukvzE0Qhv7/tc8kTX49mJ/BmYyUOwZShKM3qj4kKg6bHwkn8Ut6pvPKyhzQt
2WhyRa+8s9VFWowJUUZugYqfr6SvX6tHbR5hs7MMet6qqvnI7VMcXquQwiSoBFoGoSRdqnSlYDAP
gXqDKqv5yEtDqdvVEtEWbQvUjfvux2U5t+0CQLb6f+ugLDHBr+ZDOEJ3lUkkSQj9fnqEkPH8myp+
688Kd8BoDNiYMOqnQbap9btD7OJnOZx3ZMICvy4vqjM0xFRNDjJLuSZIm/E1L/iwUWRLGDkH7QqB
wW4c5BI2BGeNcci4z4+czYq8+tmd5VTxa3kiVN3dV8MUAtNJ6EfHxd0jMHJXiLFbfBCRzmbvqtOV
7qoZ/Jz7vUAAdVqrHAmnhiqqifhozvAs/c7iOHHyvL4mRh6RHscCjnPQmAhvTOH5wZ5UZWN8hCGS
Gpw+X4qbdwKGk/ioeQ4QK5MUSMsOBl4/rXK6MiHu7REvGNfzFhrqXi9kUxRK9Ky17x2xHOBU0gdK
aes8TSSaGOzvwovqzHEhEHRNIjuN886Tmxvs5ITmcqeLXKs3CIx/OqYeIaI6Hlhb4Szer9CtH0co
dlmZ+86bnQU001f6AKXKhvkh9E1vsiPnTJD74zIBHg1Ver4FzUxSqBto078haHeE31ZGf4INRBlP
JsC+XORKV2aEPFHGDbgKtuCbwWyiSNweRaDU5hcslicV5n6Fif4VxtTduUQ+VCpLE3b+4bI9VXPt
szzeyk6wPyRgnuIJEhZ16X5Elx0car4NpUKIfOAXMXbM/mANePwtOh9xAVtZsmfakt4118LnCGDk
mv+W8IGugnIi7H3H4Mo3AfvYmb/RXv7keEWcpYy/0M/z1PM5E9Oqta8HXKL3EnZbQDK7xozR7RTN
kaLp16r9YDID4EI8T6PT9yKv4QZkn/fB/PjrU+vXHqU51Cvh0cApOfSi9T2lx4j0SNKh5Mu7wO3l
A7IIFdmngpPloxv6aTNw13Ff5/2cqcNOzoCchh1DG54ktGZx6o1ZUQNfDygQi27PVQdOCG8rONcm
btUzkE9bGmXH8S2UGfIUeiP/KIZdUAcomNQ0n09ERnxcL9XguMmPclKU8mGeQnUkCIv0rkhobENp
4ZSINFh6vRllIAWtSnvbgvR47/RLCMtTktTK8rZ0WtlzJ4QXNLa1+lTPRtqvEF14HFJ48Ui4CpgV
sXICmpma3iN9MGaKYFrc3ya9/0MP19ovplG+KO2IcKYnDqqJwgKlgBq9H440XRbOt3TIilLKLa0c
9ZtSi0VgfkAuGiriBfcpYis/LS5bnaicYFR4Fl9CCqwsjNxFnbGCdHmpo0B7WG4xec2jiVV9P9d3
gVdckHqahCfH+mFWXy4fsYABgsWUrDD4Ya/AvD1BJ6YKKMXUcLiHvWSWKZMpFIXr/lEV737pgilX
0MdFfY/V3dwoVR51Khwqq5OrtYy9MH7+Qy1mvKQDCdj3VpzIR5dq11AgG1sZdBwNWlHe9aWj7VLm
Dx/V/XCx9v7Jg+wZzp9Tjmyzg5LRYtzJbCZJG2D2OzoXWDz1sFxtDeMaWRVi0bwTEHRGsoR3Mipi
re4m9gnSXN/glvzRjzBBWV4kaygiIaZ5qHKW3KmpeIn2B01NF42RoccC7OlxCaqmOW3zEWQkc2cg
S/IVkpn5vFA0erLSfKS7Bidt1LCB02jb7A7tZGzIBr4AbLKPaWZ5CGabxLR5DHCXTaIEe6c3FkC/
M+4ptPDKHttbkHCOMHnqpopUROCSud0WgQL878ZahTpIjtW6CHHMwt7Y7xZvlE1OvwgzIQKp8cBy
JWMBVpJSviT+JWBj3TWRYfCgvkvRHXU3/X616laI1WBsj8/HEjiS1fUTV/70R5FqKbgtsKXUSEgZ
yNaL99iypkoK1x4od1gNIiGdBH7KBfZMcc1suOtA06gnRz/sHXRnXh1PO8ko+M0AAGLBXe4Lpxrh
k8Vy2ZUIP7AapMgl5jIlqVlQagmi/g9ZzdHKfLIYPlqD+pHSSR1+deaK/Xl6wseYl9T+7eKTud9C
2X2++STkTt2wFWT3d1zY7I3F3eld+f3gPc+pRrjOt6PwMZC38yKDGQM7HnXlLYB97hobi2xTOF1h
veapKSSyl8qptQqnwVXeyW+Ddp/xWIwb6S0tLp5n3WLty+WiW/0QNHimudPvbRCuxEKa8AsAu0F9
kzH4mDdOiq7PvN+wOryL+tUdBMdHVXlFwT9C5yCvJY/lgZMQ9JL7MZLAMGBCRIRCaaeoyxZar0LT
/LkK3ULv6wM8NvbtD+6nMarSfnx3/43ZTyH8fbniY9Slzkn6XRq3nYV6MTyFVPrODmDtaW8WdXpd
vbpWxJ3UYpilJfInkzYHeCm6DW+ePqn/1pAPJe8BOM9wzqhtQcwXOy+IxipkslysHVD7VdLRshVO
uc+y/PRiBQa8q+AaDYgVfUfzDTSvkTmrFOw5ZjBioPwqEj8XEfNiPdd+l+q6e5jT8cCNfYRtgHRG
LRnf5CNZtKgB8osps7LKSyEf8Nbmn7Jv5AisFqfzqexWNBcA2LJbyZ5tnvqzyFRCPTTB73uLXEbz
YJwiJH0rHuYhRnDfc15NxePL259sBsLc9k6wV27ghwD7+9VxQz7P1aISZlNRxjInTq8+8y5jUwVB
MYPfgtVlBbWso5sQO1eXxgYI2Q8oeT0wpL0s2jbaQhWkIw94b0V0lPCJCZJ77+yf/UnDG79DwurQ
t9PlruFhHoFFkh6QRwaRquLph95/HedXNPfCxwjyy7o7zHAk/6ErqqnR7f1feRsY74Dz+yu3x0gi
tojHHjaIDQQ/vGAGXTM+XglWhWCqwhexxI9od19XwW4inwGyUmG/rJ58NZq16/AV0NtpVuxRr/2P
3AJlt4Bi5N+IbPu5dxaCkjSRIUqSysFmmIq7rx0O11aTfKZfs+xmxM9Y/JVeDYhmuM6eKt3bs8tc
bfQ9w5SANeVF+3RbSk547u1Zmz0IKTWRti6RjLeDRtC3LZ67DNjixdGrkE70iY76m/WFYOvSS5Rn
BjlXLFDHEzu8lkVgsX3KBCKPtpN8SAHANooHRKIW1aCiBnoHgNBjAnw7GBBh4c9tB7lqDKq+hAlu
DxE3gUfGc6VOrX1KT2z7YXN94FLYcDADRS93AHB+uWBCo0vFRd320zmYHCueyd4m4sxgZyom+MSN
D2VIqcIZdMibbfdcRqYT3rCo864xoTDlJXw3/wEnttMoqvab8aCPPt1dDEMoxV5mG3OsuJGfyhk6
v98p1pm5JZKzoDCKjCurTuqh6Mb5sbv4Rxyludk7GJpZ0eOlQOjtwRDStof0exyMBa2WUGXLImpc
BuUcnWr9n+WV0EYdL6nuZI7jegw6mKz/H4+quyghUIGGwd0jxj//0Pr2975aSbMS32lxGc8KHPie
8Rr7kn2dil3G2jOaJG4bncyiRCOCsVR2b4kXU6UBH9+7SbOn6kxIiOogUZHsTOuYRm1FPL4W2ohY
ba2nKRZZ0rqNyDcOqnwjgODyC7nGIahYeja2M5ifTVD6hbtaguGKdhyA3wgTWC9PRKyDlB/MXBSy
xOe9sP0cb7vD1kE4ATr64vq3KVCqMAg3iYebt6PXV4/Lpd/VlPXtqmNf2cLJMsMf6dzDIrTSXeo2
FuO01TxiIJPyHgLENMXrkRQ3Z79H/wWZW10XoTaiXQx6PTkqzqgW+fi+84xEx692TRvkIK+nXbAY
Z+DCiWBjslZMU2DhxFMwo9c7/y8Iovj5wL3kz3JlLMf/aGzOmyi0yvU66+EAjRGha3OwAD0ZCzoq
mYSgs9yu1P2LUWMD0P0zGqsXJbiGQFH4jTisW9VYSlFrUODNNF96/NeFX8tPk/5x611d0mgiwo/o
hAs3Y6dF51CsuLG1xnljINvaF6HEx8bObJ1xwOS1x7DHG3EQI+293OMAVeGgTQEB04drB5YTTvd2
KbXs3kiwK1IJG8xU1sjjeUeHV6Q49iJ1XM8AeLnK3yh9y2sIKkfFAU3FERVbDDENCJ6U1JbQb6te
e/Ne22w19xjEa3jEMUR5BZdULl4U9EXWEtFeIaXeEQxzoBmErjUDz3rPCkvpdfdJNkhV5fDHLKb8
cOR9el56eYKBX5+y5FNPu1ApM8R4h8izFd2kPebxj7QvFCDIxHdX35p9dfdip4FlfPATwx3KjlWQ
qNCSGanJ9SILNn25drNJVa2qF86m4UmAchODDurXzh3CX9sedsV515D19lTEA61ygLepAm/Y/mDo
uovntJUBuBosCd2DrlxzlLbdaUZlwD4X/yAl1MfO/lnrukH3aPu7pPTQRQMjZv+sxdHDNArtvBA7
2qnR5bdclC7sMusDNEf+a/6i4kIsHRSl0gczZG3HkdExvawzPW3ypu545vjvkMQombtc+noAipry
9Y1CTrrocSo8BDnzzDbhonbPd4AYrAtAqEE230fWd77tvsRORePy3KYoMatSdJHWc2cVVQxnRvA8
FefUrT70wyQ13ztVTFzJrI5OhVw/XhkeXOQ39+QWSby4uTuJk10ayug3NLdPPhTbM9PBZCDCOiDk
+/2+zWZQJRh03jNOh76Adf8RbHVkL2FK9SU6s3tuo6JKaKyXag/xtnWvXf8FV3eRy69zNsTSlAWh
+CaSp8Re+t0YqXKG1R4lupWmSNuXdva16XW6wVT+ahODs9YE3W1D46pVHUCelxVkSfhMpDtqawoq
0/XRMfCZwfF+zwON/j1PSEN072nnkQH/+6WHSP0MU8bmIop6gwJflgWWDo041Iiha8pr080FNdYr
CYgaQlVdaSO2Qo5xME1V3oMubA50RB/Zb8bpG85IkVt61L+FHe/BiSEGBjqs7o+LfjOlOhZ3KlcZ
tMRX5+YQbWK7yQF4OiZbMk3rTVoj0K3BzsAFEHJYJzvzBwIZGF78JCVsTYy8rkBccaIGsQivbFRU
kgHvkCU5KPDaSBT6Y+WZ2yTw0WXKr7jBtgaP6fJHVtxfw3j1meYeRMH9cJgUG1dl7qoTtJre5POK
5aSAh8viCigi4Oxh1Xe2utjnvsYVgj5JoHUtIOcg8LOtbexDNTGO7pSkAjgB1T3ketRPROshzhYr
ZMHnvGLaxgZaJwB0jqoz0oSWFwwxFO96vRocmEtqEO9o4uiOdLLASY+GGdWGNPzkev+7Tbod2SGv
eq2V7MIqXmqI3O0gmHn/MtVcGz/IAmTEIoNM2mfWPVvGRxj6BiZxhmOcBDp9Rim/DPS2nMBmtewB
oqxekizMz24fIAIEiffsGDru3j+U4qd+1iW5i867x3gc/w/EW+c204EihkFmtsSf/uZgqpDYQUpX
A9d17uhL2sfDp+2Vm7vCexNk3lrH2IxlHQ6s6yhrU4Sk8go/6bgeLRe7Y9EVImrBcPKEgeRKBEBY
YcOyu9S9g9G2StzvpNquzM3M045RrCE25BerY+BpGYCdy/6xobZWKqZvxL4N5YGpt/uP5Jj4iaES
CHbSAa83Fp04waVt16TqHzziXH2mfNsSyfTMr/UJbftsq1+m3oskXn0cmVi+dF5OeoXQ+8+ayGCc
bvh42iL/MMwUOEhP/dFg98baJ5noQ1TXcV63xJUs8pHIbl0fJae0a06wqxB4MeCEYE+QEWrgSCfk
tW1g5CfOEI5zS0MdG3+4kcB3Icm7xAge0jsalvFIAoiI/sdIU/62IQwLV5rlCMDQOp0CcKH5ehUx
Fyykbi3IOix8tSuksr/0DJjNI6c1E6RITD+qbPLjLpQmKgwhrfV8VxbUk9mkkWS/IVCU9R7wr7Ei
4KOI0w7qF1M2xtq6MnR4Y9RtkbUFp+FzLvo34Crl/3LAbcnGQZm2LtCsc9PP6Kn9sTOYTTEDDTjz
ysJ/gyntnON8E5P5YGIVGH6roxMU4xeMgfL3u4ERTbmmq5b02KpUwX1gH9W3vEwYa0dOixBAojI9
bU6pGNn9K3rYbBOMXSl9H7uNOXMumRZ7UqBlESv5PFHrXmCkSLKQraSA5mK0AJqi5fBSHgsdg5Hn
nHm2AEdF2HxwHGC8T79jSGCOw4t8/u/quQAZg41+XSTmQR3kLqFRqL8EJJZyUVWSE4Fsj6icM6KA
xedZc6tO2FNO4RUyUy7bALfYuWLamQXpm8KENav2W7CX6QjCcxHA0Ra0n8rfQF5KOsLqsoq8WKoL
nYIw+Wc1QDB9Tzss1UlQ4b4DM9H/PB6GT4EEaO+NbBXNwUsjthQChS0AUVXIUch8IQ0EjsmDOn4e
bjQSvlW2jvWvJzcDbAUFgG+OkHkiJ0cArmmROWsq3TUFO/rxsDhHHX/wcHcPQQ5uc+mafOZE4fKa
aEU7Y+Y76cVWnT78SFJMuHeUOnG78ImX+W2UtfSk47M1Nk2F3mJe/0S+r2wieKh7IoglFR4u9wQy
HOxCI3Cd13KkVG6y6rm4c1sJr9WPq/lIbWsSTIGq4ZnrWAXtCA6SZP6kG+OhjkgpuSMAE+SIN6LE
lXDb0mQbnRC03JochS5QP2Jzr8qxQyKmrRg2jW7sKl/DukEAvFPyCqdfd0gPdJTAHUnnRGXKJM8c
GKXfZkAvjejBbkAHJAJpcnoXeTTJ+1fpGuj/0UpsL6AYEbpe4GzuyafO80x95RUHIHGSCCAZKZdi
9Enz7g28GD7kuYHdyPE4SlDCZ90q5qvkUUPUsjoRVpyk/VuICxbuCUUiTIEe/cAthf6+5uqcJUHl
+3pUi6V4Iw5VyepAaAL0bjPGoF1YmQnS1Bl0uFF6bvJHAsUAqLAQKA+pPjvq+cc6k3Kss6zwXnfL
Tdw7/QlGDEcEhztqmw2x1UsYys8dlXqAD28t4NpnDD3Vfa7YAG59YP0RtVo5mdN7xOqjK7HwoWkv
AdM2jSp3kxNEW79DzSDJKjk2HdcESM2mXf+ZdcrwQ6yjxcJYmWSX4r7uE7LbHoDKaJvadXtXrOF6
XcOPPKsGBaKbcGZXBMK7S/7od0jqybPjidhCaO/9wLyRa+TLJoD+j2idb3t3cOz7rLo48Z0eEHYz
bGUysoC1DCRm3IhtykHygCjh0/bCB3Ucd+EuaU+7mG9YT9FobadocRmEE/VSR/v2ij6J6ohxwleS
AzbMe731LhFCw7j8svBpsawgutPJ36QovaYDsTnPUOPhjVIb8E+bI6SHvxHplomPghFaf6At9fL+
Nxvxr8Hu5wRyLI1bHGmRBPkvOfIAL8tHXELHLj8Sot2Z62R150Vn1vgSQtHkrBQq88OZRn5ZJu3B
5tRSgqsKQbWHJngh0eoA2NEi3N/cUkmC6DibpnVLBXt1eE7DBm5LIPRa/8UFx50o/8Q4Az6vPzXa
9zXaveXgJ4XZkZ7WYOkt1zn2IZvX10TDOnozQQ3gvedAxbCVHvt/X9Du8mF21lnccka5rYOVO8kW
5Tb2COId0FxB7w9rinM35IxUBXrfLT+lRcD7xVe0mbNzCDrYizaZw7/OZU9zY+rJReDnpLoU36T9
VFNFa8p0GXLpOFg7VC7goPIeU0CE0Dd2Z1tSDmmcaLHIOIyNN/Mz3VKjn+CRnf+tulLYtLJe9eGL
LmMH6wd8ThBWZjg1E1eyNxDC1x2nw44OLStbdDI/bFsF0dGcxauMb2o3fyrKp9O8ui3Z+R+Pv6ox
sgbORc4yTOfuqx0n5gF30nSHVXUNMOldOUIidwOaTwPX6QteHuzgMCXY/5RsjmtJwmbiD20Usjda
z3nkmHScsPNcIb/pIdPiNIGCP1hOY+jLtPCRg5bdakISOmzZ3ls7izJaBGio3P7G/DFACGiCbcqj
bdok1w5mHy3yUiX4j7lmXMROUQZ1o9MVbZs3Mfqhzt4dNi1A/nqvKHMqlaGcXNponv2NZLAy9gi2
00P0/1J5yH4S+eUxVSaC3w+dW9KPCWjpxk0q1nlK7m5rGsTwOT+Lt7hDi9Y6ITqNgZrJOjfJEloo
kInfvap6IPMp+T07NXoj/4RLSTfhy5Ery/neulkehV6CZoeWnUvN8dqA9SEFjGdEC0tFBhNOP256
sPGQ26I6J9k0VlPxa9AsW5um0Wh0AHNIg5JuxcbVt/rwXkb1JgcVbVyMJbKfUJZ+pPt+bFivEzck
C5kDtze4KKqsLNDzwjAtitQElOSauri5wDgDfkbhv7GmMZt2LJ9YBkVlO+SBpIfH1vQrJcEfqzkV
KIiXX4sIC8eCySDohACI1E+CWpkDcCJ59sogVlRnOmQlJ+mkaRmCuPs4EMwg0Jk7B7/1P7N6UKLQ
wjvOcMDWyMSYPaGRHKVywiy/8HrDoV0ayhH4WyCHoBk/cgaSNAh6lv9mKgpiBSjdb+UlEcwcqVZg
P85nzqW7lIfUE4noMPuRkavUrwVhDfnVRN4PbYg0ZrOoYmaOTsuDSMOpehT7DUX3vjzeGZvlm853
LbX6arlninBo8wVPmJFn+HOtPPFyxz4/i3T/GEVyBCFiKf3btOp5NnLWM31wppTau4dgraKOJ2KX
yDLak2H0htP46Zipr9fHlo51tzPbWdADRkmaVqWE70YG7oVJCSYvjgoRwASjF8V1hOyZnmQ35Lkl
AKF61ykXMDQQ2cZwAiHTtXAAUDfGRB5Qbv0M3orhXdv8SsggEmFmBPv/YQBydWgmfUxMrKnv2oMh
IQeND9OU2xNUwfhtKj9I4MjQESxe93bT4rgsM9IGrax5lKfdUiVFjaBfJhv6jn8aatpwyqN73BOl
9LOwP+p08ohEENML2E0LKjgKbFoQPGsiLk2Mvc0sz+o1MMSnojLGW5QLuuaWxwP/5UzpUmCVSEcm
9prwbuEeYGknpwOTJNYBPVAA47St8DEZoMREa3TR6mpq+mqihcbk1XSe9+Ktwg/O7WhmNwfFkjh5
cskFJVTQtLoPGCoESkNNWz6D43FuVwUWPV39bXc16Jhw45AiA7T8I+Q2R8Z8RcgA2g6stj9GWMPU
RFMEFOpPmliEKH8sNj+qylzWYIW4TYNnqB162GFPUjDqp/arnC47heSlvQKeqMWQhaDK2q4PEoZ8
TBubELoeyAcJeMFzlp9qTrktdq+ckMpWBaRF+IOh23MmGLXiOu06DQDDMaaIPy9Hw/ZC4hMoyhrL
hNQ0siNIX1EL8uciQJd9UT3hc0vC5DiJTicVvNWF2kv74TuTSR2LZ0X2xXFPLzBttstEkY0FIici
G8/QsE/qOK7z9hD+XDbDrJz1rwe+9rr6QoqFUbgr82/T5sPiNtJelvqquHC+2mM9MPk8T/qEBT/P
qJcUNyOWM+gTM18OaivT3zqh34PF5QwS9I1+Gwb1SLDCo9k8X3P4dF1ixNr930HPaxqY94WF8/He
SNTEbPwizXelSfu4vzui6f05of73hh053Y7d9UP7locjWFBIqyOqJkM5a11CiJA59pYUM4sH6Y8H
kGmww1zx679LFXBaL+ohA2tpGi9JUtJTL8Eo3QpEA5aT09jWHAh3fWjf3HR8BWi5wNjndEmPK9qs
R9jDm3i3nmmJQWT7YA3nPLrf2YrpUyhVxQtAn/Ls2xLxmwBKc6wn2I4sJKGgUdopKDWoXyIKaL1S
4r8MdhTevYG4US1UJUKU/uN0glqB346Vj/mFTp/psNI15HddFny4ypw1L5NUxkPMSlWfuCLyJBVq
SrVhRWMVOCv1ptB4mvopnXkyYjd23MncdP0uDMOF7IqrottB2r+CtGz0SZNK8bAQQtorm86kzzUH
ppEy5AnG/wTAAmLEiv9Yj9/KQlH6hdSKGuBGn39FzNzKxc/h7gGO/aHqEtT25oeKPOjlJrdGwlah
E+ekJsQwJi99xPGXv5XlERRxdVckAOOZ+swg1x1oO8M6IEovwxiXgJfBovo5eEYqmmBy89BmToiY
uEDjA0ic2unUttLd1XQ8q/E6s6PwxLjpltBzhLL+qWE8hnnPr4q7LZaulLbfy5+ndNJUQRhms8nM
Ts7I8HM/3xkHHbMBkKb2uYSddxaQLYLGfxYxKjUzzi5VY59GeE47MOn50WVtUtAT9cPAzZm/5DAj
F4BRMG31u7bDXcPkVHlPXMem+PH2TVGS6UNUuEiGwjcIvoQJyuyeS3KBGbrYTpOhqluNc4xoWJlb
J/ilcNeJAULZNWfOsx+TsdqYX+4vF8NTWgiqAO6cELyQzsopnS40bm3Qn+OPSM+edCRjwIBH/M2b
TX2QglDXWv/4njTwxDt8zVxEVHb5LQKxltKCxKYGOfUpQZAsrjxCHI+aBAGASDOlQR4nsA4C/RJg
NkOJNsbLyhjgDjmnXhoHRtF7i5zNkDmCpPNiXR4jLbJoTX+ylGXZ9CvX2TB2DU/f4MNHvg53VdBd
m5UynKi1uWSicbNKTtbII6tTut1gJYrWPE3cvA/Wl6khN8NdbYrWk7Sw1+cHBjEwjXkVNcuCbHjk
YTcnnbTMa52cCRDiAwbr/npR2WuPRZutMcw9a9/luDRiNq3xjBr4QZ23/PbJc44are9O1rJ1obGX
r0sEZn3fuYlgcVj5lU703Zsf6mn9M2lYTc2/hlLMv8wG6pg6XI+IvQTn1VHbaI03l74YmbeFmhkJ
gX46HlxxTi1vDTnq3lH4PUFMWu7pG+UZVZacZ6FAkCaj9h1bWiBqUQEKA0zqYw6n0HYhvgmtkQSf
dHNT7X0UwIuIsz7ZtSwp+h5xRnPhkc7zo9Y1CfSUif1K4E9VgU3ijkRKSgOTt+aZaKPHSoD5yLHS
FGyqAqoF/2A9PrlBPtkS6OMAAZZASYqHdzbgAlraqIkzLmUFV4PhpDFukKA/x3b5gQRGJnkiVitA
PO2vSveDrfzaDFcjgsyEbO5TA3QbwMU+M5mU5QqxG+JJKc4JktHQPeaRF79M5ocAybSv/HP8b7u5
7Wl3tZ5N9LSn9SwqzPaHjvJDbMtfIQHRB7itM0PfZqwGakRJWRADtxbu7R83G+vAp68LuX68xWOi
gG1c5ZrofALiWeTn14pQAZ4i3mnR6hkOkbiS1ZkMaN7QJgYIubDfspl6E0nzdKk3wKB8bA180nmk
CwW+84EsUSc3movGGDe+K6bAV4ZiqtRrQNncq6SHPGd8EfAwVDCVFKmkH4g/0B0sGMdQn/40e8v3
N/iIRTvRvAkdekfjh/uG8BUgOA2shJbqFDSmWjTqEjL4VphlysEthBd8YoVbKjuMLVps34n90JPz
xL3SypfVXJGnFr0Pl6iIWDTQcxkYJwLt0ZevFOGusJtakeTmtlEavBSaD5ZJSy4b+549jY27pHsz
gdL7tXvNn9fWuQaGmwOAr1Z+p07nvr+AXhQOp163WXpxT32FiDsNWc/4gi6ZcU5UAv4yKz6BVIRc
eLl/8/Nl3h4A/kgBN4T1DVZAzIPbk+RNz+r3zEWgtkXko6Ys2DGjtT8eMnd7r+rDpHx+Nk/I7e6O
wP3qpmbBkRfQxs1RHnkWsh6TTs19iffHdafYSnVy/2QC60gsXqPAO0CJMlTCTUVvusJAoQXUeQ+0
1UWvChynvmW7Rfkmgeoc8PMdtqwBNoRyq92ibnkoE2vMTnAOQlyfw0DR29JmsPkOAjnfJ3O11wqs
+W2silH0Ib/SOHaU4XtArG5SkbIAP2jTRap3fj9551qLQQhBlyNrHEslaTo5Et92BFRIgOBewuxZ
afQHt2QRSjNPGE530tnB3+bUH6/Xfr+BNH2FgDbFJJ3FEh2VV5x2Xkm7CFBOPkQK+arY7Z3ObXuk
aKLkNYLl7rEZNqGjptMrs2w71e3LqRm/W2cNbQ3J/5B+MPnD6u0z5bVPNmMi+OaOxBY9PqVYXrcl
j2QgUMVgkZz3IUOvA6ftDsHKk7pN97vR9yn5PdEfFydJL7LFtk7KF6ycyruNU2QV69GOirFDAlW3
wzzZPCcNpXxlW2iMJfG4V19U8EOnL2ebgDjF/gEtuaLsJEIKWj3N5HCLqTFi3W+UvR3SyZd/hQ0P
NJoyimxwl1S2QSS9HE0Ps7gdUoGNCVHKRQQ0EhCzWcYPFQFikJyAnFfUpzeOAKhkObGe0sRaGGH9
9HOdgEWxXO/QIqLAnNzLPLIdMq7xCDHtyS7nY7oN/1hhuxw8LuHs5NGuSovC8pLG0p0wYKAncsgv
ECh7VyogPChAv/1RAJn+QfflkKRH8DbdTTcnLA8p5x7JVH/e4nbVwZiiqdjlvD2EutR9DlUW5mr+
lPGNB4vn7ZnvpmIjd/Cx4KToFQHqeo23XvjZJ5HwZbrrGhaf39p9zZ9SAgt9YbYCrNms0bDNC5Ct
RWAGiMzL4C3YQ7XqQ/03e4CiUZkKZXPxLhjUgF1v/j/7nTAXUqMCVGoXUTxGNHn2MEJGN02UVFcl
LQdpdVGFWEWtFqhG7UMQ7yfsUN1c/0KEvo9TnkZnOMec75ji08T+tTEYjgsdHQfSmKd7z1Vf3+Ya
KxfvlyyEaNqnltOb+T6NlJ1EGCXlYtw2BNLhAHj1KSTICb4YTZhwYm7tpnVfOLNCBl+reMfoE/4D
8+eMaGucjHwjhw32AwL2RJWyfQ/5J8hkTwSCvNmD2b6CJ4cY0ZCijLzkGrz+XpbaiQgCEh8Wy4lI
Lb1YxBNO+A6iY8PbEpUmAphx3/Kv1WzWmDTVfKHaU4pxgoSscZUnSzgtJEJ923rBtFTO23G1mRPM
B/IBux3aQgczFJBnRUqRzdKZ/H6UTv/bXGSLnk7lKb/RxYMLlROEFAQcMzoh4F28J+nGzssnFWpe
SI8kpV8WhwKqra53OkOSi9cmb9fc6SCz3jeEhG/6R9JFUOqLJnvbiPTFaK08Wx1pyxdltPXYitKL
YGCKJO9hSDp6DxOjUX0dHZx+jBDdW9ADM/atHCwwoqmIFhdINXWoRJzHsj8O3gRI4Yn4Ssd7KEbt
j7faFuRqPpFkauIhm0rq0T6LTA/pEEfVN6u1X7zXC2U5DVkROXhcQVLmu73p8SjXWbM/wKF2fGUg
G6hqmNXv9HFsu3YA2pJebzqIlmCx5vxRnA0ByjiFxS1Z4EZegcw7tZWF4cg1n/BtiFdMDun14sSz
MDz+1IOwWn0pxHx8y8YGchbjuZlHuKZAOhvrEbLfvXO1nKpgMBV0nywrPItcmNsjB9Yz1e+N1L9B
u2JLaYdedbiTFAYcNDwto6e0Xfw0UwP7yVXlDj2kW+D0ruG85QL9cdJGTEkj8AQLX2m28097AgF3
Y8LDXqfpWjyqMhc8uDCa2nOALUjRAWW8lpWW0R2iquLJcRBW2ru7pwSFvuhA3WaFA8zjMkWVk/+K
+yN9Brlrz2Xj+pxpfcLoarkjcJ3ZaxYfNUPNW5D7ktpaxNq2j2SkbQeMCqgu3gd8uz2yZCGtwaw8
CS+ZdGepOdufcFWQRsNIjdSzm/w9doPcPhRnYFuB7WYwCuD/U3XvgVtX4thrik47qR4d7opModEu
TLdnujFqK8gPyhE/MsD8eJIV/dXHjWB6mKxzc05USfh+mnOzq3pN5N3ufA2w954Ud9yMlzDPvhuv
Y3QNs3itsCOwL9GCXbU1h9ujjPbGFZTyhpzg2HOmhzbstGI6DDWmfwK1pqP3xkA7um0qUkJHsfkB
Z9eMSgO/AkXdPZn2emK49r4Dk31/YmYnDObMOUL1yq1gAWqWmCVw/qS/LCf3OfcPYlYWRyq7/D0J
ojMD4RYgGWi0/KPB/2L5csVUrsWVsX69uRyQItIas52i5z3V99j0hncxU1dBW9QEO5tYKP27oR43
xMxrbqZ+30jUvK33wCVoQXEep4FZj3dN6DEhh1n0GZ9ChrQQqD05o6lV80v7KZQnLwJavbalbUh/
WQ8LDtI00uIfhyfDMRzYmn5yRKgFWcMrzgFVab70XpsZ7PPWOxWuLQAJWHGGD9Y9Tj8Ap1TmDYgN
eEldwOxtT4DRdjA6yfENtr/Xjzh9U2fZTrUzBvnDrcmggMiE7C3RDXj/xAtOY6ZvBswv/4U8gx9O
yWSR7/nJ35hmZBib+vFZd8X3DKV1D6pisYbfGPzEG29flp4bxCGIUxSxW9/L+lDLQOUoFXEHw4MA
H82O1nwehI0S9PeELXkPiveMhpLx/aiF5N37iB+k+PgBRrRkAviCz9dQyXmSv+lK0SADRkTwo3w1
YsZM99ZqQ/1IMfhUXmcXvFgjVk3mznMCQ05TXfpP1lC8nw+qjUsV+aEnH4dVchz/i2LYWD8GEvD9
yoB4c4wUhNlkwWMc+BKPZWwlGEgee4weVMVWy7gSHNcaLZUpJLvFJyILdy4FQ+tZzmRDMQ/2feyP
W1/E7w6mySh299J3wAsNl6/PCtxMc6KJ1j/CIY7fVBt149x37vBIA6+/ZL7Uxh9pWjCgaa2XHi/M
uluvXgnGzry5DD2DSIl7KhKsxXKA98ythjn68oix+GwSNbXtCL2GwawNoFrvFcMY1QNxsNPsMxun
EnrzmOnB4JHu+Jl+jVqV066qzptL+IYOT/laX5exugLyh0gkxvTDd9fleX9mXh8qW4oF5omWX6dd
GqwW/G+/hIjJ7Ua/Zu546XPpPWMJkL7zGJ3GOmN7rpXYoaivePnGqzVVrGyScF7WcDw/ZF+j2xaz
Oeg+LUqENj9On3U0BHr8+vKVbGwgzQ8GVoOI/twVxZqX7B2uEDWbX7DFRWk+DIJAA63q87lPdptO
2xGcrAcBJhH0bQCfxdJKuk2UX/t0bbyY8k6C2w9BIH0C/oR7laTfcR97FyX9iqwjplKJHnmM0SQv
BayDNWTjmbwLH7QChHe90/p1aWDtYJ8upuVC0PD/AFrzuQd5Hslbvp0roHaXYYl8pTssL0YNlbLC
A2Aif8GRwjicr5Z+rg6yuvJG9lP+pzfGocfXWJTXX/zsLc086PSfjnf+xbWtcfLcAFfDbqhw2SVC
XvDT9UdwQb0VR3DmFe1dR8YoFPaOdBmAuUKn4rZvAHu4noLaEZD0HIz98l1tRSULwbfUWrw3DUde
b7iUo7OUBtcJczxh48A08OmPdGVfH+OzbozHAGhXO/kdO7LRKRdva573zMabFVNduI3NyffDUYDX
Ww3I8JFvUh7gkkTPWbdzyn+SPhwGxvhFCqPpnI8WdkkV31Mxs2309wSi5OsGw0XCpHVjQLKapYnv
k3xkPTxiCcJh/ykJ64BqbfU6CfBpeKycTFY+9MD53TOlg3hI8d+X1M8783CUZYQPknIR6V2oCIsF
66hFfxrhMBece1cEYRqshqhymQD5kU5eslZYUlDTF2pUEWGo+T4Wjy2jD6GP865E5OQdDjfzmGvn
qvhwI5vjyDrjiZ8hIaHOJRSP49/Vu7tf4BO370oN8jHGaOmU8BLZW0FmFHYhT4cxTbS/8qLivUNM
S8HyUNwM380iqa1LCESY3yM8lFbctUfL45uCRwAhwmfQqm0GOwKdLneA6J/7jouVh2o8E3MdvOzl
7ttUc/N5WiI3W22J0KBQNsjMijlvAvXCV0sbh9OHKDqVt5YeJHVnBGkyjvSJ3r5U8z6JhBty9Lcj
tvTjOQGMzFQJTd2ZfasRADN0yOhYWAqIsEvZGeeEjMNtIQ7BACBfG7myI2Yrsqk3IrozixUrmzTW
vuA2bXYFib1o+9QFSp/c0TPtw4gtnx09VPtuCrIBNXq0YXJUen+Y6eJDKXUvZAosQT3vdnTEf5gR
Kfxycida0+2Q+WnkkLgPDT8tXL2Hl0Wm+8LfW+IRiWYEtWLFgg7bEJBJgf5Sih+ruZbgtzcT5evp
ic6XeszBupjZ0RKPnrZrBLZlwMYdavrq49+Vpd2IzT15LpwF/p51MkAIKRFZxqdl6wg2HycP+LZN
fbfEnuQ9/RklYAPKirwAIrVrH3i7l7aGBSxVKzMgXbpU06mudWXy4NPBtUyVddwxPxH369AJUvBW
jFl6zAMkN4vlvpJH69qEzI5kgJQ/iywPN3HVh/Tm24/8xO5u2q/LcDAujF4h3vDtkr9K7BAmDOms
R9L6tMl4CPLR6gryO2EeuIzV3xkYTVF+SPiTRF3d2rVeWw5mtzRrVHBa9ofrXw3LYGUM8tOH2pmZ
CSdglsp5mgYSBfYXFeeBIVAbfxKhXhVdPow9xb71vWi1nOKYOv59tpzOJANQ/ONOLg1/QtIQPKQh
lsX0T6nPc5mhExPW16wRKa7Z3CxxFluYbys+sVegdR1Z1yI0gb5nQm4wZEjJenHAEO0KvbuMhB8R
XaRqOLLwUr2/HKAenk1HOFnG7p0u8mpktyjHFHjijTPOdxlr1qLB4Ra9bQXPbyR4+9hoJ0nn40a3
H9SrnxjcpMMopUEsI/c2x2f1E37RNtgh/6NUFONrt87CoXJsViYRXKp/GRxsosdThW223ZC0VZZt
sPzRhONj5x4Dswcwb45FBqgQYjweQWPAD86/jH4I7P7PfPEuntLb8rKCeBbMAd6qo+SPoB1/6yPF
o298h0ZZyVanzeFWYbc3ExRyRlQGx85TV3FrhJ2j3htRdu1lZKxmjYICT0slEqQD39h7uvmPwikt
lfHRsnkJBAf33hCyap56YjHBIDgo5QkgqmtZ3B3He/BpERNyfWg0cVzPU2avcYgQOrUqBnwAings
2ktujnrUGLLJCX3Fj72ZdE7/c+rgTkhYmuHtWNfzEQ45ZUMj6u9YZQ/AN6kfzjGtjY5+nNVTvjgo
un+AxwAy9fQiWecDYkNk1iaYOE0DQMMl9qUz7+mSl3irGyXlnhCAQopAqcUiGrcTqazS/ooLiqY4
aNfxd/TKP9Ygs61uVeROvAvCDxZ/cmnZLpztB9Mez7wRRxH3QMMM/m9/O8UuNhUhYcMnGgoX9f8H
lFQHtbjWnX7fhdz55QjU1Qx3BZ38rl0i41u5iuCSXiRm0U3f0dHxQ4q0n0+2jvDDyu+68DWRwvUs
KVsSePloBxjwMxmRtScxUn3UhelfxTwSag2I7IUWJcmgfWHAlAb0L5gfyJdCFwFQBEBearbaYORg
EIJsuUF+9WUEaIv7EyiaM21rzR6zGhoSo0zllOSRnwLuvqrsGQSVR/FXzT2tL5r6DIV5Ug/fv84l
8/r35b0syM4gdgib4nyNhrd291eQ2PGY74NEKvO9OP01Y1Mzf1ui39kUF/xRrIiSmOBRqlj1w884
wPsTU+SPIeMYkq4HOlv8iA2a1x9tzxUL7tTuxbRt9kZYk17MqzvDPorCvmq+7Azzz1du/79yQ/DC
bSD32LFBfZdDnKaeyCVm78BUlqiMueRp/UuE1dpacVm2S0t3j2Pm0MGntzlU5z9Aw91C811uH6dk
fl31IJPlxK9nhu237UP0q/KBusJxYDYwjXgupDlciITJh5F9dM3gXVE48GXSaNtq/rNn6MeiJwOG
QJm/BYfBDJM+fk7i+QdNfT5O9A1c4Oj9EBqx4K6obEeB9zco4VI7O+FO05JzPqacIPjMFS3i8fQl
7NAiiD6O5gNwjW38sfdctrg2erH53J97eS6a19azyCbEWrBleJfs9KO2XuAYTTMHDgs1DIMbbAkQ
muekxfqZl5NIVq50EPBjZaOJe4dxBPEFfHSN2Hwv2kYtjLLpPAy3oGCv7QA0Yvet3s9Xx+LC1U5a
YOgmhLesfjmq3AaXwuW054tXUxrpjzhVOCxHBKibAF0nm3iSQg6SWz2NfsywNY3yisr6vRwbcIqB
WAh78ewAmFjo21LsVDL4hVZW8C8bImDaMCKYfRc9kpTQkU4M2cArQReWVpsCGrZq6WuoBW0+Hc0+
J5Ci3F2chuL78BXDxmrEP+hWjylrWGtlNdxid6DTAGT5gYZCw3xJeTM6Hjc7GBfa5VKaycMR42dt
Aif3a7EA0I0pca/Ixpv7gKLfaOQfW83OwY2GqCJWOgMfJtFOAFz4ydXzsidHl4aEg9ZS0inExic4
nwBn4DLzzxWoSBY7rag6lzgMix84JL3we8S1ERqqYdGxi3d5gYvkyZB1kTvtO3H3VkTKPhJVfDIS
2euqmMQw4I8h/opRIsTWVJlPplgJABBedtEFfG4WkF4jMME622eFS3vU5Tuv+piJK5VlG56y3BSn
EV82p5bcLz+Biwaltxc4YCc2QDhl+VE0+yqAnqctBE/zDx4OGRnYa0RABlS29cRyRqoq795kq23V
Kev1EibLLHO8peWwHDnqP8oTk5qWVreaUCw2PwrNHF+m5hW7YkaVRAx2bugtFcKnoE8ZSaQrLxEe
5AdrhOC0/4DemIFQ7SAIoAx9HpHLjJOOvbptOt2NZsxqWEY8vbeTkxBaY2bOwDZgAqZOtyHcOivO
b251nDOagzCqrI5ESbifXoSK4IzzjDk0w1QF1qEdsfzqvTsAoVmNlNXGOZGzImbQQAK0lmKsisM6
npTmPXgKyOTaubiJdhlkkos7hbIv5dYYydUnaSetP5eYSOc1FsoEfX0+w7MeSLPMpaG6h4pr9T9x
iqReqMe+MP+d9N9AomOBlEPMODKjKryrjekLEnCQ3BH/wJKVnESuHTGuMr9z3cJ3IYm/VId894bB
GguyuZ9+0PIA4hx+uGKaX9hUyBeno376ol0dtSo9nrXd0csPTCbQvd5wn61z9iyYxa9AtFM941rh
oiedeHiTj3xkX4o1FVxDPZyWCW++md/5ulFR4nvCX3bjKPVYkZmddRwlWPqHCfuDjcJFsf4/3pGz
JvXyzOwZ9fXBrgXkV1g201ADnT0xYv/FbN43GHC+Ndmabc3l29Mjf8UdBdDpO9IStsR1+9xMnGOH
HLLR0lHnS7JKZ4hpGQYu42s3pMbWRvDqNx8KJ+ueRLmUkarHqTt5+/HM4wpDcEgOY47mrZBn34kx
hiEWLRF0iWjXJivPDBIN3gp6Eqssx8/ICKRe/ny7a+zxhZfnfL1o5Yh3mPu5GS2MhcMAOtbBbLzK
3IQw3TPlG4LrYRmhl205HiKdoK25d/YPbdOdnvDblj/2V4rt1IZvnF7V9Xpjsw1vXp4703JsW+n2
/SWczZioH7W5l2upkpq4kqN9/NzS+O1RiK+Mvxm8xuPzrKJUyVT/wRYFZqEBziYsy3f3IHLePau/
qOddPtr4YFqJFQvkes3jagV0klL/VEpOUFO++vCjce1+7xfMQcjW5SLbTsdsoqRSMHxmwIhiYD8Q
oonNIbeaW1E4ZH4kiEV0VGlJ+FdyigNVDb5Kt4997sUkgVAzGDbOeDgmdNzF0I0LJREl+rTzwBwO
fDki4KQg10YXXJWa5+tIQ9NpCrmmBsHn0dFy0OXDrR8dHwvnKTuZktjj8h3k8+yfKKfhvraaCXFs
JZHY0z0TeCtnm7ybIWBsJQJDukphURRxlM5jPUJDBYdBUZCRyvbV7DbLspeQi32idorqi7DfArtV
7tw9J9fA/09ZwVBc+/l/VFHYUIVSoEib5IyWDgcAPEUN4JDDUj+AWZZM0IyZ7f7KX1CbVJMLpTFk
zmCs4yIm/FNxJHfE0OgXTXLIbvwRKFg4kz0eVxBc4xTwGGpsphV9qV+ipMNmD6OvmRliqNmGy6z9
b+GmiglCpi8o0uRxi24OmT01T0lfvWrFijDkRQTzkIngI8Sbet3Wn+nCeUR0TaMKe7KfiWPXhasW
xlhWV/2uI3Y+7/1ZTFg+/xndfOu9gC0FT2lIF7+EpM/j7sToPACzgWUmgnt7ftq/sR19+AWGra8p
2rsEj8oC0M/MQXBNy5ALjCxJ0de/ia7KnzHmG8ZjKcrmGUxhqs6NRmhvNWSWX41eNlkTf/et3PZe
ET8hAnSkjzpBC+h/wUXIFXvfGKq4EAIjuO2kfyQ00RGkpurceRhSrLO97ztLwzCHjyRP5bqCbk2N
bZnwS7lsAtty10NDmXBVTCs/y8h7ev3kpdODlzDp6gUMnWcf5sIVNABU5/ucMKLfPdkUOV0CNnFQ
t5XYgvhb7jGcH/fi8hm1AW6NXk3GRESBofJhbAEO5ld8gpS6dDWq/wb2TSHD4oVOr933tuRnUlLs
7wcfs7A/kslJ8QfxIDluGkIbP2zkz/pfI1nqXR7oOJYJsGodiZem6WNet6h0R+rWB3xorrI1lLer
v/qLgE97bDgUYxTgqMLAgDDCqyYzSKB9rtiuRBO6EipY4kgusFUYHXHuMggRi8FTWx2k3EGVm8MN
5Ob9gQLNs32RFyB5epsPDH/uj9oDttVz1XMpxluQyG14tb1h+3IkELrXJNN2kZ/moWb+whU4KYAj
hRycM3cPVsA+84WL+hRA4nGv3v+yUofZXMsQ1eLuaZCyV07ZmZG3LhSDgUmYLhuJZrCpBwuiJQLr
RMPzDHrhJH0rh7HUYe1frYD3j/u9klOsQtgif9LYlkshx5puDVR85IcNZZPPbS+aFaHSv0j2SuNw
1EA2DnxFDwnROlFdrfu7SmxuZJICJfIBi3GME6tGGDr6Vuum8IfnqvVYsB8eetP9pXC34RJ+jtq+
7v4HxcgF/MR/f+3k893MbxeJXr4i04SNB/cQaH1mPyNxaMdmxBKng4J0FSRfVeTFDrh7GlolLw1i
vY7kMrIemlRJ2mjL/KRGAKkgaVokGAOKT+tW4pr1jrzLsGrxqZtzWE+83K7aByWgHWrCPW7/sbi0
jdwouz0jR1N5BQR/Euz/BInGgcIyI/KYiRuP1L7K8Vl1befo361iRGlMXV5DQSdBuUKSXgY/LT+/
wcHliq1xKEqEkLJCcS1lb+CK5xCC2Vl9WP/kkK7mPaCxeMfXhLV2UvK6CJdfKG6eAq+mCdETrJV+
nbx6fdZQhWGPPeAS/AQJEG71Px2mMYgC0+8FhbLsyfF0l+zP+Ixb8wz/xnqO6CVScWgxS9dFIIpM
D5tB3qJ1AILbWz5k9nfxxPZ1NWKN3WiIuZ2dwFIY4GmhLmnTlwNvoFL9ZKsQMwjkUhUp1sUtvcg3
WJRe0nN+x5ilcauEkPxpgHD1yhkHRSwWWtZKwzpVIoAkW7oDHIUPsdxztPj28iD2e4vOCtO/Virb
gnxguxiHiDYFN1B9uBgPy8oW/z2y/DgnfpoJ7LEgsUtqEn5VdH1Yocb/6OpjWGvj0Y4LVpyEt6PO
tXUOOlOlfwdsVGPLsptK1PP5KAz3PtsWKE71Tyfwhuu9OYgW/Mj+hW5BR9bC2Qc0aHW8/Eomdv7x
CO2OyS3FoLk/jMAGYwo/M5qZcNHkb51P93R5vIdnmmCS3Hz5vcQ4RGDlG6do5uIUtrLT/9sVzCN8
bKnfK0XfS1lOH+oNfpZfblqjIKfYE2UH+fhV0BEYYkvfp5a8x0LhSTeHY3Hc13eXRlaEEURtcBWM
Lnn9XZG/vXkR7K/Oj2kRyEDG4AnCYkrRASdX5Gk35y3aAr8WPw0RHc/6OiVRy2uaZ6BMP4WwL18g
SEcTHvAWVc74soEw+ALlJFTdZV9HwKYJUqYUaM8Ki0je9cmTXgVC7MPRYv7EfedZTkRYYwM6gvAO
x0Xj2lapz72bT2XAA5C33s88gMMfk/zW5BYBN66+JBaTODMfkMjDvb7pyV7s98d6QCZAryMhwEdA
MJjwyTPuoKBvhlhFJWvx87qByGTQXUxy9clTWZIyvs3ldOOIcz6TxheBdAJYCRh0Uy+ZCnEZeT4v
U0a0d9cS+PR6KD+EY5oo0IVFVsZXudoSZUf1gVDC4MQYP75t1rtjQaiK3td/mBFQb/HSz8TV3Il7
OiusGgbNhXOVvSRvkm2Fk5SkYyxpIrZD9xXdEnlNzmas6LjdUB3JxSJ5TIaUugHc8pajCmvZwloI
mwsxDmhv659FivzkcVqF0cCTxjrcpWxMHugsXjfB++C5W99Rpf0vv6WVTvhEQ+2n3/y6h9X+3qCp
BR7ira7H7Z2FqFZjzWZxX9tNY0LML/7uYfIApaNYLhPABzIYJVjanA/zJEDzw5DgXbsu/rRGjfJD
6z2K6mf0CiTwJVvCxOYod+ZCp/YtyNQzh94ZoVPdX5Vvn+5nZhveUKuN+2HnXNn4qub84DZjqzl1
XwwwQtw0R0LldOb35bkeQLK/tjSDaNvU6zNQH2lZtxn3kOZyWKD8LjOOlH5E0OZ+iTrVQwWHcGOC
WAdCxRGe6WS2tgvS4A3QHj1XeSXbsPhSmaXNPezeNvTrdb2s3IQd8c5yw+WStaK1hAx/KIKI2Ujv
niHbh11C2XPVebZHvjVYiNCAjZz7qLmsiL06FR9WdxSxa+qJ+o8H85zjWgdNOq14JXXcRwYowsaY
hxj8eY1FBvd7ajmIjEV4+ObNjSSVL+NRJjjIiEmn8StPhkO3pNCtcoU7HDh72mnjhIEjWd+yZQUs
VUMVO35bV8TryrJKo7RgvYWAPPoT2IvE74+K1GXiYw9F5X8nY9Q1igY7a5oZRXxQ/Aamtw+VEhCI
qGcJiAES+aZ4+9JdidXg/nqwwXCOMQiiF6m5JjRZe3lqZojFghl7nu1TXLzA62+iGdmtzWT7WV4o
FvczHwjNZgs006HCg3NP3YMxTzWnGcfzc8w8fKYsD1vAoJSTtwyOirCfG9uCOKe5wBKkZjWECYnn
NBg9qR5lWK5dW/5G1Kg+V52M1ce3PRjTwlcJ3UUrma8teMOnPwI/UfmBJX2y5NwnqdRgzDLFpK4C
y+ioXQuNxlPUOaYqk5ISQkZRq/3jFnKKyYT/IcMYYhB9fVdegzNqCQlKWxxv9wvVNrAry51X2Ns6
5p9Pb6cbL1YH3uk+1f3nXlX6omUS5L43CIMwwEEAHVUB7cSY231ycGCEvGT1CPk+qeWW7bNsk9x0
W73f/HJlkMAKlW7ilHFrannrLIKRnDBRF2bPB0eLN+Ln2q/PoxvHwukd81LToN4fbpGzBdLOsqLl
hkAwV6bt5Jpg8D8y8DvozG474ovzSE4fev8YoJQ2/3vsROWUJIhzwsSHAEGQsH7Z73cfe2FfnSz/
DUVZqikBk42TT0uhyAnXzscIUG4Q8HOCQuMTURwk2fmXwoSW7MGwfxpVlPSyyACiMMss3ctyJUHC
X4q+pOXPmlmWMCYU6pXTWbM9Ff1hvwcL2p4NMKuKeCiv+sCvR7WOZsZ+ypbw3L9mk+5G4XFND7he
8ixy6Fxmt7JxoYGK39QkVCXw5+T9UelL640b1FNizAu+1yDRmtdIXaF2t5DZ1hg0OyfC9GFjZv0b
UHA1Wk/a6j0w6YY61uzV7Ml1ecDT8Z9ONht5+Mc/80497GXI12bZqZ7BsCEMj4u1lcmmxdMvx/yp
6omq0R74TqShHxwiok3p5b34vgpnSVaJwy/SJM4xXEGjuDevujiE78tUXT9oUfG6P+S8AJiMqrIy
axM4xuNJrY0PthCOcin0iMJ/kL4dr+ju2Kttsp/uPlqU3ZeFRzdptl8MUQybhPkF01f/SWaKhpOU
WjtIGfs10CVR6bSP63P5lQIHt/0hsZSbFyxEJBcFyoq583HZy5A4KI61MNIKOITUyRmWYiVLgr3f
XYKIwn4lpn/XfD3xrN6Wr6eUsze1DlHN8+z6swU/OW3jgdbEDEFZkQNG/+ncrL4XXmhMfucTHxEA
rRkwX5aVlqHXmoj558Yr+w2j8BubjXSF/mqtlMNfhtA2Btuc5HR3aUEaNCDT9BlR3RQL7jn2hd+T
z46Qp2Ds2FC92EUfOi5DeP/qxlP0GhjxpIYYA8OI/v2J60ihKj34JC79zNlIX7m/GESciMGaHOWj
t25wwVplF9z9PYYLqJanP0Y+VW5kT1mBIHW0fLi8kE777uRLfKv92/V4CFYALf4HrdmVjsrWnhCR
F3bLWjIGqYibYEgdTy3nvkVZsr7pRAxSsTPwUJ0iblYWEWp5Gg/deqCghsYe6EspZsFMmL1tal+p
tXUqn5WAXbaGANBGLFHDks/3S9M68FqkXaCcECWtz6rV43Nt1LU/oLCLI90KGBvy/9QVA7ZO2+dR
wsv7u+AZt7KrIe2iaSB49s6XU03n+h4Z56VHSQe6kiGM90ue5hBYxFFtUsCRgqp8jgxY2u2WZ6nA
lrTLpKibsl9Reic74LhcSLBe5OpJOqhbwh/yb9uDyukNEv2eqXe13vKMQqEO7jApGiK7E31YVLXm
w4McO1yNPpe3Qt+sEEZKRo46M+ZxGEb2FrijkATA2J7Zy8NIm1UwroUQtLE53tbYjCUQDIbvnXx6
Ohp1ctC6vXx+hflueohb5ZpTldKAPuUZ3OpJInzBunaiLINAPG5myrCW/VGqlU8Exrn/CvPpYAd6
0MOdviC+4HxQKMwsxeYhRVqGhBNF3809VHHNRlpiHJ0Bpbt6yo8MW7izPk7cle6sQg0ShQnvXrUV
YYxjAulyH65BOJulBnXjjvGWj6yxlUow6OBAWsItHQmPSlzWNZenZAspg2iPpSx0X7wGdvs3Z5yl
01wamOt7GNETTul7xH9Li+NY0a4wx1KgO5qPtiCQJyqbzjZxBdKTxRfEeCMo34UPNgSVtoY4nGVc
DK9SLXQPTDdxWm/Yr//3hDLymL0tcJiK7t0B1GmwYf0d58AvSc7Q1MeudNwjOJILYW1zf0vZvVyO
0MdIkP5J52nnnu4aSi4QqI2vSu58m1E2uyxSc5/gBA6eya54eRAThvPzjaAheKTwhFFO/S16xCCs
oOblfEtR68JaVLDNSfVJTtkHkEH50FYbI+ZT9RNz9NFLgQO6WtQklogxZ8GGq5gYhrhwd2/6JdEI
PYsEeJBMW03vzNQS7JFxYP0gXcY8k6N5wqAMHJMK1uzd9QZPdKWpP1h/Oe6m5oh73tyCeQSvyZH1
HAtUHpTb0l3B9QyaErG5vWDHLY8AUYk5d+KCexXDtfpihatg/ODEhcYcsveimx348utSCHKnccO6
C5EemfOzsfD7tk2+blEMXI/SVOv4oTFz6pjEIEQMHpz1WmfY5AEPB6D/VGDapjgRbPZlgyEva3E4
k6WDu7Ba1s2loAFHrkEjAFuc5AlqkqgEDFe8FeTn8X+kta8/Ns2xDScxRGro4ATV2VfLs6SYOp4k
UUK0nMqZIhCYBhdeJffllsX9j+weeLaAC4yqbFypVjlibeXpakmms1akTuFtYDoWYhgAWht/wvs9
cFf6EdM0Ub6XP1WDoB3LLobZZ3DlYmTRJ9cZkNfBsUctSVAsIfGnEPCyVItTLVfzTN7ELKNAiJ5M
tSik2ho5gR4Fziulbx2I8Iy9dvK7ijscv1jrBwFVktva0aEPQm4d2feShx5FIRV4NyyhQL5+07DB
eJgS3KnqRnJKqIa16gREz9hqKAN53Tm8BB7lssuZfLn5SHN/lb1l1khblMextB0wI+tkjPwAKmYS
IdpghZxV7/KMzoiUcA8XRsw2SnEhhqvggH1D2pdVeQfl9XopfmwroZ3HVuVm7QMyorCJreC1YmJi
DOu6L7HP/uMXbmbsa6iu/rj23niSX0CrO9wkVtjGCJW2WEv+0BANaMYvk2gOcDfe4cx2LthDHLcZ
8u1jfxrA9C32NGrDJ7SmL8uKbmmda7iRhNn5/7pfF1i/yYbiGpE1xw0G7NkgIlm1hMTKM23u4+YO
rrkIeRtlinEIt4EvGKN/ZjBxPxBxoigtv8YmnsEvCNguuovZI+CflrH648+UWTRbrdNNNolrE9BR
08BMTf9v2uhBVLOsMvWhqNkPUMl3ZyVmUnxPpSKTdKTK5pCyv8hFtRQ6IaVLWkvBGBuO56+loftL
DLqiXBdQbhn51fis52FCkwvJ3zisfsPDLVdGAQvI1raaMZHnIkXZ9fDQ8hd432yfPc8RDzm/cTUF
w/9zRoYeG+p4nqQNuXNk93+bTXF/S4FqR6j+kRls0x6uXoQLWgdPekOY02Kfn3GpI+NU5qSepbdw
nAUPTCkcSBJKvNSEKQwJCu0tGulgjUPKq/4KhE1JQmTFSeJ4jd1kXdnPq93K4By/dP7vaahFNMwI
KAldEVW1t4mVm5HOaCOwYlU0fxUaqKToaQJ/g+GuqXx/ekE2vlV7gmF1NRZM1Nz9NAw5CuaM+cd6
Ax0XXGgWc1fHpxjoGKIr+M4a0dqLKbJjlTNQdrFYu3RetIcwGa0zhSfwKGVIjtgMq/zwcG8AQXzc
LFObxtViz3GpgQOkJFstIPhhYRrnLO5z4J5mtwn7frVh7ZZBfKICns5vPs29gThc1vdcZrKRK5j3
W28gRyQgzLOj6ekqiQT5yh4az2mR1aNJIDFOPxHLKDtWTYpzeJIbmd67rzJzd6hf0KgXtoK3feJt
UFMPIN/UtiiW2T2IQTDpy2AyQtOPZakXgwAvkIpO9ApWn4S8CbvYHOAEYQuXPuBgPVdSvCJ6HzqA
Auv2LA47Vh0rA34A6/d0VwYD5gNiS8B6ZKqt31tPc3Emot6mmjA6DBH64TYf8N8rea9xvZMQYy0Z
8vSlzWUNm4Ev20J5PkKBl9HnFBExkteQy2raVRf+F5QjsS6ScCKW+Zt7faPoKfa5wzEBow0zwOsH
aWgfkFjkb7PjRILPdg3ZI6GBbFateh2R/JRmTtLFgJdS/geA/IFJiSu2uCclx/8FHwPsVyGxvg7k
7+uVMi4X4XcFCKeJpQUfAGNz3LvtC3BwtjLkVDzzFwl2V2yBD0JT19sxxgRdV2t8EUNrgD7b/pPG
BWjSNmxTEEMruwGJV+3pxTIkaHxjVQN2/bNQhGM9GBJcNu3GLrfqoFrXc1A0gqZ/Qi0msKy9pb1F
hRymSHdh2TznlmG2Xe81L0UPpEOsMOpOduD9a1kPZLsuMQfNHvaq+OSzp8NU9KGKcZAMtgagCbAt
P6Uh3idFbruNVB1YqNim2hMKvGA5NtXaq3HOwHPsQw3sGfNiyQR5eb0rGEE/JVcMgqtJR0O7C5OW
3aOqr+rOWkSjMQY94VWZt/ti/1c43xNO6W/cmgpidrZuFkXp68GL6WFjvEobG9HebbDdqrsNUy6m
YY72nBZSmKaRHyFYZMvgpf+mAiZIDc5bFe9p+pLnO1rk0Bbmjwza4tpuj57WUmaeKIBzQh2hPS0n
oGbpGud9sX7WrdmOIB8s/O9aBIEk2anQ21vS+1VpTmxVOyttRrAq+FmzkzJpgszjmCVeDVlcYv0V
+leUSXtlkzZluyirD4U6A+AS6gVqw4cOGe9dU2wGT3upJzdTsQ/mVvLuTbeqb9GBgb59WMmjFRrx
tMuTX3HQZWmzFZK78cqyzzChVr7yMvLHxprI2Vs8ZfTjRXi7LeHM27eaIR8wB2wvG0fRjcDwNRIC
0zWCSmQw/gnhwKxuoNX+v+ZilDUOEVXFM9m9bpX3cUM9DDcT/lxwgIjQs+5D99QkXszasNEs3kBo
ktBrf1g/4buxiFUkiCjgxlrcP2ooUwyWVTy596wxRTbBpMzkQJ9KOuAJar17eQRfhRsIALYSY+aN
7c9he6dN8GrwtDUR3mQsvprw87ER6+pXwoxRuYrkH2zL1Pjolij/LlE2fTEasXdxCJ7ktaGx/TOq
SSrqtWniWJZYxc+rwGh2Y+6KlOZXdDD28UU/+hTKCEMW95+ABkAOejyfK1UJ/nGMgdGHNYeG1l7t
Y8eWgT8HPtBsGt9TL0f0wJXHVEbL8VZDktcYBRSoZUsi31bts8qLEAOTWIH7rGCIG2p6NfX9tJ8V
Kb5TIuPv53/pf1XJtB6c04v9pUMharnU87l5zOe3I+8m7Ux17qAeG6aMivMH/JDfVag0pzWTRwKr
b0gBbKx3ehCre5yBO2vGxGl7/W9PA4AtZbnNYrwXAonOm8SExXMXo7ANKA6n8ptmdzRDslzDCA1C
p+VOuucMH3uoB72mSj59OyroOk/glQjbvYnJQxDTbIM1q15HJi8NbO3eCVtSxFSlqaVXo7Y+mDMh
YshcLfDmYxXFoqV0wSLLraNyjXNvfZCyHNHX2J2kbWPHHdHBgJSVGohAZqU4sblNZraFaXZdsOVp
rtBF0ru9/fxcu5Ql6yah9z6TjH81CIkKDSN9al+89kGv+ymKc5oFbUuJ1U6LTxJLIM43JkHOliGc
aEveTvvkERTYVL28BEX772M7u78vSU0cXcihh2ewyMNpn2Yng5TK+F+TFCEmcl5QNquEtyWupnkB
cKygg0nNnSF9oM0fQ5OQP9fJtgVljmb3BOo/htNNbmyPSFkZbVBc/CgkxYYgo0O0ZEFolO97KZJq
eOlT0UkRSXnQqqOisIhUcU3pamQyve9Hay0bFiJo626UmQfWuiYIUHjUFvGmFoY83xajoYfntoQL
Gm6ku1Z8/UksREFKqUezp8iTi4uKscem0vmDbhaUyOl/f6PRNcVo2Yn4B7IfDeKqVAF04oOTxEqm
zqBMde0ai2/a2HK0AW0CDvYb/+wToE75+jfgUTv0xOI3orK3qamYiYL33q/p2U+2ubJmrydkkt2F
QhQeVk9Zm9jwd2Y5Cd6JXO/nU19MDcjmTnjFh6dKMIqAjsRKkJ07t/cUypldzJTJbrL+PmUtRisy
C/1O698OL3tFJpBOtBVmi6RLCo5qfv8dzeByz3sigAvG//O3ucsr8fYI/3HHmZPg/O75OQRjJmXT
L/MO3EPurqXnK41PxYQdZYoSrb3T3Pp4DGGCpYsWYwNmI5ZVA9QY5cZog8dIp019OK28/yzoq+mH
mTFNgcE3LtRFstPH7eErGYFYQfvQtFzHtEA/V/3c1+Y5cPYq14uSFumJ2HSb02wOqWat3ZHdFBwj
0CnJnlEFttWMqFngHrHX3f6uiNeh+dHvvNJrvhyRICoyVsdYqCipZT0gAkZ3a6HM156o3MqYWhrq
xWwF1yTMjOKuRipo8MWhEFPRGC/D+oKb1y3g6FLK1R/ztS52v4wqSdalan36GBM4HdALbKiBO0gT
CcMHh1kowSIVWyG8rFzUU1VdjlpkHD207bilieDIcesdorP9516LiZMzzI9e1Xdw5eI7O+O/Hsxg
qwf1acvbRcJ5uGlBeingYRvCeiilFHD/z2kGdMo4Yrq9uvZsivsbmTZjD7+gwAJx0xR8EseZ2KUK
sxEPIE8Rv8btrD8p3/4CjUZ0JVilJugEPIWqyaD+ZHluw/r66dFjcrHYsPFx7yUNVlTiozyn9O1v
NMPzZm6+LFOALUI7kNUtpuzq/NzbrvmO2gQBA6aIyFUiMO2Ae/+cUlInhUqWF37bV3K9ZPVRDrku
qRhf2NiFZShLosTDf6zwDogkT/BEHkOG+McPeeFCbgx2wm5vaVs0EfPfeAz1VMT/zEjf5L1Bhfji
6qVWcMwmki1bI9wZWZisAzVvaIIG/nL6CjxcynVPWJbjO2/lpjdzaTa2ivMeXiBqKTaNmc0XDp/A
C1xd3/szHjU5ScWFuZSd5fQejVA9fdhYfEzV9kx8Q2kBtR/cBiFnczH3nKaX3CGBBg+ZUWtYKBj1
+yv1vz3GG+mUeRl8OWER9mBBl1Q4NY3RGD3PKbSDT/E4G36VGbWdlSzp+cWXU+T6zKXA2A1P1yJG
mYfQy/QyL3wi26cWVrwdRf+Tfe6eHEYXEn+u2j2lHuE2CtgSoPeMHjFEuG9VVxr/A77qpucav7jW
uN51dihyREF1iigjlJPjmWL8OcFzjsUS9rJi8oWr2GtXLIKq1AAu/gy5N5MTElvirran/vzQZb39
dZoEIdGAASycLVioFEhJjDqbvUzFyY4Ns6Dy3dp82qpbjBtN1dRtXgRz79UGSYHeWzoZX4XRIxWE
Jdbzj/CGDlk/hfDzLEeKaFv8nM411F4sNRpkoSXE/381cCzIaHK7oGiKKOz3yo+LIKFUPhHs7KEp
J1CXg3O48/8IkVsf+UwX6jDjRsF8ScewGmP+c3cPhJ8t9LUAfLOcnWsrdya7+2RG2YdGBPUi2SQ2
HeN/U6bEdIbD1AQuwAovxOvw26Dbm5cTocXiZAGI4Xkm75kM9WxvqWDWV3vhWjHIZkqUQAPOWHKn
M/thlWyPCfH2d9ZU/EtRemp419y11AvWbUCHijJcWMkxejKEUAr7DcvwDwyt+E4X1cD4R72yOZ8e
G/PEtb68RC0xSvwL1IRF1fsRw98Fh9ZippXg9Y3hzOHBIe0eaaOOaeVYS8+NMbdrblmjmVFAhdd4
bJFVTf6XHqv5NvyGeDZkOc5PXJ8vDtUY5APtLfvLePg7td7N5QX0YbtGp5gsvsKGCMBitZ24Bg+m
ySHDc4coqRBHUYRwaSWmotTIQeYQX+SWQjP0thgUa+AzhKk3E9kmpg1na42eVP3rbTQ89/rhykPV
Tfi9yI7VkfPp8WSu8s2cCCxeAuc8TdLVue+z/wfvi7XpvlLTYcUN7x/zfUiDQ5qETwexta6+/Yno
H8NwoWjgbHMzKLGxVAZt795wQ0ZVHSuBQYXO9bE4VKUDGoImZQXUd8UraejvjjHusLwKKYPTb53N
U1ZPmF/uWuyOVNvaAZxplldf1+S26BksEN/V181H0suTghZpdKeeCYDMoG+c7JTegjRIfZrOIbkv
OHYc0aPMcSSC2t1KvFJq4KTi9p5ykNhHUYvHrHdg6ooh8E8wp95l7Vb/VOm2XG3zbOA6LpYdYEL2
7PSVF8bpMKebBuWeFdkx0goRdQ3oH/fNeMomuNUbWkrFvpL1Xab9kKBQv3+Eax8Cjzn0/Z6pGvFH
bNp6vEa+WiP3ft6N7iXZwINXlUNuE5MqU3Ddib/CySwlZVqAksgN4SyVcvTPtT0bQNW7qA0N6YUI
os1VU2nJvK/49jWp8a9FwyoXocsIJrbUAmxfjJ3cLBuZXEGHCPX22N56VmUFCtWOiFt6qlpVXT5D
MIrMWV5uT0Le71cPWZymEezrug3rsq5TXjlFspTU4Jktjnoz7KumEjj6OloE+SeZkkIYIV2yO/r0
m1SksF2JytAKodhMPP7Y9syhDG1PvynRbHw4cJ6WCmNBO2/gjOZ6cPj58pyCNpXAJjwMnB3deByF
GxriALnlLJuh0feqhQr2IZyQ4TiUV0+IAqjlQjh/A+7LK1Luqf1lm00fkqDsOTGiAf2JhZAjyMnR
f+ZruOLJZHblbl6YfsRW/IlOr3NCv1aCH/DATbV/CpQlRlFN3WfrNezTTlbfVbrBEYjmphwYUbYH
JVsJYH6Z91DvfTzP93UVyls1GrBrOt5s+/nlHuPszGy5vo4bRvWkskBME9rm26dtKY6QLNXxgTMv
BKzfezXfN4Vb+ObHuzZh4r8/TTsR87s9BYJZ3H9t5jEhqhmVsxzMjbUMO0ch+9uafgz22tjf+8/Y
kU2Gv3QRIFDAXCA1l0FOGukgpYSvdkee5n/geG2mcInUAM89vGvlBqP+avmlZESUAm0u1iW79YQT
Q+/wbKwd5lI25H8qqFFL5E27fLOb+y61ghTpMe9c/cXhQ0qCg+GFuIaVV1yT0ACOlitwx/8qoK/o
cDW4KyJd/5TcwKnbjVQDwAIKbVdE+2sZJAX5vcQJ9xeKHvEGQJIPXRhyBRfwhws6gVklaIQuv74R
m7g+GvO/j2EAzAeznTyho7T62D/AyeQf9yOcXufqpATmQQNb98HK4+3gglc8CSnAykf+ZylSy764
R0x+yqTskVuzapeFTAGgzZWlEP5XcEoNS4hDF0Qx3OKqtUbCkt4tt+j2xqISvY87MGYfkAPYZtG6
R4bGsR57tCI+K2IPMgNB1XaF+L3Md2dWf+70lTd+TZNlYLSJOjMcqbX5NlSyNr8JUeOXzWUemGe4
kzxzr6Q6FikmXbpxRUupmsOLCzNR/GJXubbGfFiqv2HUfjEDDLuDzpNUbsGLcglfdmkQqSPqtOPD
qlu9KOv+qxWsjoQBoKP8YxtTo85+PHSSkN6NfUtompu7POBE5Ahny5TGhLC3TNb3/khY2POCzmKY
PDFdEJwQTlt5yQYxHkOQmMzAhqeBKsKqG1L2ruVId9X8uox373K7HqLpibezMRFnsqe8sxpQvnfF
qiVK3YGvVHMSWG8d05IAsxkuS1k9lR9t81ScotOPHYV4amXMErocH1x0Z5brMQWliZpu710RGOQF
AtXhvNZVSlAeIClf3i6cf0nllM6BCD8z8wvXj6MeOVzXKrb2mfWDGcuMRLqpo+xnmkUk0pAWlJAs
S0Nb2drSSrok+o0Sqqrg25nhsCnXdsDIC2LSXp75FHVjXmU+/wjZ6K3omN8w4WHorS/93XOdN9qT
lo0niTs/FnZ4nhtnfjwd6iS6345CGQmffTSqAyDUU5iJlZdUVgrqEPY0NmvEOsv5sUqP/jp+k2Um
mMrUl5XVhzgIS7K9Zsb4cSnbS6ULWQFcVPYsDA1t1Vp0nk1x3jfmV+SZ3OlnAfLjtdq35NE428Cg
WA20zsSqr3WHlOglar4e6B5d1puWXNTqme7L9Ff253YjX01sOsLVFVHDl5Klt0Sfqof61T0b1j0o
nlKqt2/DjK6V5sRnxLvxtT+BT+YapJPYfo+qMiV8EULSlfigadviOxgQPDeWvPJ7EhWOh6g3OyML
F5qBY9sXelkBClSss7M7jEqnn06drZb0T38mBaUID2do1oz0PvZxRBO4p7lHfSVE/qPGxg0yTYGz
hgh6PRxcN9UXzd7UMJlx2QPqc/bvxRXa/NMBQKE+Inz+96TR6wtdamzD6sz5SqJdADntlM6QnU0E
EbPDazauxOATpnENFhmkvGbLBUhsrwtxVAluX+USeu7JfwFMwHbXrH+637U38zQGqccCW3TLn85v
H86W7W0sGQwnIM0CQ8UmtVEX+EU3LYpb7FKq3gXRI3xhN76B7VKMJjqHfk+n5fZXBbOdtx0mo6oK
Nr4jgLdbzegEz4pzZhkwZZgcyJ8e1NGkx1bGTRWOss0pyPYKYBZ6lzGuqALvJd9RmtrOTmLt4fkM
v1NV0M5+qmgF5+kopXKAE0wyg0a1NX05ezuSIGkv8CY4RHhXy9FRhtzpXOPTZ6XLls2bq+iRrh+W
GPgG9nldeC//ZWm5AQa4/qBCD4IjMy+JL/jLErAbfXfUYkUSnI8igyt+PQ6lUnYslRZPB5a2lkpZ
ki4N7tbVZZFdBIS4PMeqZIo5sbF6ewdZ3BbZTkN3eN4heqRJt7uska7lqNKMwBHBvdYpzBlmPN2I
kO3zdlGWpIAUmVyUEmDF1Puc63sj79AAW/7cS2+ElfCFrylmIgkvwwJx8DzVg4L+rfRo6UCLVAXk
br8p24lmoz72/wH+XZAVU3YqLz9bCYTEa3CV0b43yC5Rg05g8GIRGitGNgk8TV0YWT4nLqjvdtb8
0C1SYpbwT9gxCPotmmM7n7p1jr2LQfjKFDudsUQxtUfB7IKTZmvNUbnyYjCy+b3kRf1UYHyQIQOd
G/kHbaD0MHyjQeOzn/ymW8Aot4P5yg9zkk/zGIkh/Y/vLP9XgHK8Da9euzqFRxOh+xxkqRrEuQOI
BubNNsnCEtbEEewLYqnV2q0aw0OVEidTtANJPmv+fz2KnV0ZQcbg+H+a9TaF7XOvtZA77t3Y0OCR
PZs5TWCLrQ/PAulugPni2auj1+77l2D3C659jkTmRM9LkhAGUdJGlCe8kPgXN/ZlgS8pei+Jkd97
jKfWaA2PH7XtRfOKYUDrqGrA3Vh0QBeWeq8dTofNjvnPpQ84bP1QVP1qBhYF3dPInXdJOwezr5xt
bv+AurQIUNGu+vbWEbbLA9py+IuEc14GpXMF9cxrpp0WBrtH6ZVPYrLeMySFlsRo33wB7WZU+vR8
zAn/s4dRvV6jcrL7ZzXhC1qUzjXP1JtSQqFmDLOlXFKd1vHtwsRnIaPZ6FmwANynQ7Jy589EzFVT
YxYuodlWfGDsHvLL529rOZQ2blNAMgMAhLRwUZVXsbyaemBZT/h18SjX95I5VDlpiud6Pkvk4lB3
19/vbaR9eR95WwX3YnnQ7SzprGVenvlLkqgh1TM6937KhjQf3Ctz0eq0xnrjgCFuRIQNFhBIasoz
qH6tLbwHWGLqaO62OtejvF05v5nMopzQ5FL47XBhsrMcFjfDNE39bLR6BT3Q7hpD76c2pOjeZbsq
JEm/9wI58nT81TcqksWI9TI0ST1cAY6nCsvjbFMH/wNx2+fqsdCLmy4N78WgtXa6Dh801rA+kVkk
3kVrmZppyXBZNycdbI1S3DNxIjeIe4wf1dNCs3SjfMoamJugHrw4w5VwIRLNc+eOw61DCKVa+G7Y
gRLJkBadgASfVOOS+mJsjiNogKgMqBMLoS/4UTgqahERgthMFyiGIZjOuTQ5Ntc2f5GboYzP1xo/
zRQVi6Aj4KnU+JCGiN1aACJe52nv1le4cQVaYbpvMgIVxf7wEs26dj8KinGNVxO3+1DtfB37LIyi
0sW5myfX5LasHpL+nXq0pgvJMXRIeXA6nLC3QI0V9Dkq7+dc1AGPSQw/RsW49lHhljtstosTslTE
8w88nvIY0coaP0AQasKVvHavG6oBkCP8+qfQBnADotZi9s1fICToZsAco36TtTMq063gOCIOMXje
rMyQzUfUhLahHNCzLpehQ3fYDbAtaPWyIPs3Zdct9qoi1oPy9IHFpIMqlNUjj7GhcJj+/LXrLEfs
Sbtu8COWh8WBbGJwzcveToJv4/eQadG1CXQqnQmEZtVmv+3toMkyW0O9RHmISReROkShRTOfnndo
LZNGlaIy51njfvHiblmpRnH+Mb6GrJAGsR6UgAzmuQ40n3YM3oeEF6FcCpwdkMM0PUP1nCF2XpCH
6mHxJTEQCEwRMDTZ5VJ8w0aKz+QCDaUXD4OYx1l+HM0Z1dX/eWKCrvAzinLcvx6nnHmgqYN4fCHt
M4/tw2PKvTk8OyDcFt13Kmy6pwbEv1uc0beG1WRnYw6xaxbdCaNKScx4CcFEzrIA5vWymHvsiLCU
Oq3Os0DIGHSrm5oyrw0uoW9AUHPiGh1bHhEVdSiKs/du/AyXkrWnySP6nWl0odfhtTMSnDkyndbW
sQXWOvGQl0z0Xe2QVx51qovPvwjEiBiu4xuDHiOGACCjNMInGgFoWYIMMX1XN0f/K2klrB7Zf3rV
3TR+DG7LJ0/TQO+1II1QIuJS7O9PPEYANdoxzEeV0UrGSLxtS1fLP0JqvbHKwxylMZD3xIhVEo2P
NwruRXhnPqnOvN1+Q0h4eIF+4nbM1s0Le4u34gyHgfCsPJ6HpOtOgXyVmu32mki05P0VnootLSlL
tCjYvUQShU/c/YcpKqpvnojyI9DnswfaiCMQks17BvsTbdUuwXwzwhu5BBwSA2AXX9h2GHUp2O9m
em05bHcZu9uxHs/OCtdayidE+Meo2PXLtWWKNIeP6MzTgkG7hr/F22EUHVqNJEA/zxEHx4GjholQ
ZDGqA8BdGqIjja4lZ4ZCwCvmKZE3VCsn0PSs6t9IR0SwMSY4Kx2jGLF2KDMJStwxtUkgKCoXOfeG
T81qSu7nZIsPBr2MPXlmrsBGy6GlCpPdo/s6O99yGXjYsnouF2QVfJVL9fuOoFIbHMNCgHA6SgqK
QrZ29WzhN7SlhYHnSUThpFnjibFU30KAzhtWQnrVRPZTXIdkMRpX6NcW6UpZoBL+bbXq29FHtvm6
T3Onj/Zlm32NTJCyChV1WW80XkLyaqh6ieZCfF3EfVbmo9jj+qjsEIyDwxYKr46sakK6XyrmpCyo
lArp/fs6bOu4QCOPRuwNpsQfnLGDBZ1HO/cBYF35KrFwTRCQl005GXxeiglgAvjerCYyeX4llrk4
Vdj7gXGSnk/5Tb/FNX8mJ+bRM4Gu9pOCUpbqYb4jYoslkgIF1CWq6VR0p3lFLbHqb7UuncECe1Hh
u9UwqlvPSA230htexRaYtmWXgoF6pFPZBH1CLoaySTsmlmN7sEwOg/PFCa9GQDZcVSBKRernLPaA
V9vjnkoXwR7XCHKTWEiK7UJoCFKlTadBpOz8wvWMlTJN3NC1/yEyAAucUWKYGQto7WXEwNyQXb9K
gn+GDyoytsBYsSSOyuLi7ImG/tkZxksDUn90zIO6cFPeYsD7Qi4LuI9MkGqS8POLaM7dlTPYQNX2
jF5hU0WAJE5gqu2zUXzUIndqIOypArUnabVWEvUQINTU4W2bCAjxkgaUIxOTPxNi1BM/o+I/yPN7
49fus6m7DE0C2pgVs2/ge/yL+aZfKghWi2sNMBW3uWmOu1tvk+ay01azWRW2/zt3poedv6hGRLmm
ypnEisN6UI30nEjKCrsfAhk0RUUSFiQop0hTOcDxlJZeHSJNb4eDeXJyl/pY+h6HPHj3a6lWnTB8
TcfOm7fFELFCINCT1/Y5PUXgbeMDXBBS3vXHmEF5vP7cdud2Am0W/OokLtAcRnN2AkF3nhNRiwx9
Orwtq8wL9SRgOHW8LyvLNYOQoIIXGm2l6JADSp4bmxkICrc/yItazZOjeXN/BGElEsA4yIiG0g/q
UxLIqzC/+Mn3lp3xIAcKSQT1cMk4WdQQ6/AdoIuChwJKehAydhJD6VWtnOz3jF8LqaFWqzxKVwkG
nLws1BIluG4DeDALc/F46WzrjFiSswWFreZKbBWm6gIiswdg3u+nKuAFbPfiD0ra3J1rP270Dj1p
h5KaVSkILOg2QImbOT5fNmXGv2Y72kKkyIhNXVxFtNr+eL/Fjbg6osDd51rXumXqw1tao6EzCJdy
LwwuFRLodM19jcK/DmcmMc2nQIFqjIvUdMYL2PhE6g6WrxYu7u2koxZirxUaLbw9NIs0EczzNxl5
4MTqQgh19/YO63HmwdAquXBwJzhyf8eoGaGPn8Zv6V0ptej7KQV6vhoLMtLOqbCpvkdjRPG4jstb
N82Qec7fWjyPar7xWl44ASA+c4Fsa/Hhb4IZrJTHD0cdkfF7Zaay3T7Zg8bP2xk2azRtBW+gsBRd
/Nh7WkXBpILeYUgEEp3sA9AWvV48SBQdyVeIphnxaG4pdcPQpGkitmwo4BDPXMVrNtw5io2tnvrl
DI9+XTTFCCgjfLPWLm7h+pjf5l7gOZqXtLAy2jZxUfO/nxXx25z2hRm+j3uoh80SauQqCrHbC5J0
ZvVPu8w66YCTwG2vrIOqzxyRCZY84JLqQgJwpGQnxahkunVF19FTXG/RdO8THVH64b+SGJ+Czl2j
dBckRAyMNAJ8arJF1y6oq2tiIAhrz14XrAZXlW8//ClRgla5JiK+MaAW5Gor/Bu3BKZhmjbxLCNV
SzAMG5cBuoK5XFc2okazrE/HbfYaerI4+ML3YGutnsVhWtaJeXtqedw3YCeP6Iyu/ZN7o5VdQ3t6
LUnPoLMlvTffBzkKHvaHxGS7DTv8PYyZSYMS2tY1leS18IWlo0XZfIrqwGuGDIjomW5h40/q8pks
bko9PQ+AyuKOM/MAaESvfLDyMZ+gz0szta9N3Wc7o37JQLxiRRhaQPyXxGCUOS5ITdtXArej1DY5
Cr8zHqM2cbHx5tfiqYUxKw8KBvyUT46JZAb2m5mwvXLGFXG3rsvI9LE3f3b17FPL/C7cDiei3gfP
42l2+M8pEd1o9uNpT+R8jbk0mFWXdIFDBZXTSbnCComdIA0nNR1YqGXs3Bvbtw//0qNntkCNLvZb
cRgBB9HoE1l73WBLLjpCsOeE4LSZ2dPrmQlndhyiT14WDggzIn1sBimfvwFQvVW1sYxfNnPWc2Xu
ga1DJ9yH1xAG5yC8lHAir35ymsVxZQaUAKz1NG9X8ad4r+b+Zgt+jhZPCkzDPpdoAwhqgmlZUJ20
AwntCX4rWNgb2+qAKzw6Sc4dHeMtLMvOVaAkfB2AdE15lkhvOWH8xKc9dpyo0oGYztoTyuwZN8FW
JtNL9+3PBA0IVa7oUJ8eo/7Em9ZcD3/79HQdteQCgcvi2q9T5E1ud8XIHxHsdMBgRJWAw7wTFvde
r0/wyJ+Gov2hvNk5itFvBjDqUyHLJbWByD8UkZ1CdMqSuDg5tattAUbrQungxMWg8Cb/Jf3bOpCY
Zdbx22n99ZdJaj22fkLIZGg1DTIaMzs7hwNJ/IWxcIOT5XpUvBfy40ox4tjzevfnxZPnyuLGhew8
FSbaV9FTK+mQbkK+LXCjJScxwekM7H48Rfl4HJAXS7fGYWpRR82RmxilRRmgFzQk4tHJ5RYx5zl4
0w2LFb37D+EQCnibQeYFCaIq9MrgxXW/V/qCs0WU4Ad6TmWNxeuyz5pbtjwKWTJE+XVUc4RPm2X0
llKW8Rp27WZmimqmoeMF7vxhKbN9wmxHZ9z0sVOQaluFnxl70YiGuOjnDwmM0S90gY5I0nSMMlZ9
5NnBstkW+Mj76h0O3o/IMvPR7pFPZD1UBf0D7hSuQAykQUelbU92LyRjyATgYJKzNdQykOPpVA8q
++AI5U5a6SacvDdGrXC/lt+XTO2DiUPP/nmyhWveJuOmKhNUv/qpWnrVZOp/mlXQzdhoOqmct6Ol
dDzfdfjShx9KOoNngAryE5a1zX/2VcrkiODB9iVSpbqL+fhd98IY98mAxkjm67ryQT2Li4gBYCxl
JAnIa+Niv02fsnTQ68xBZVJU2VuwJ33w3pG8DMdbka3/J4hOxDd/BP93dIfRhRBP/laf2XyPpExt
bZqS0rqJSke+lGFnDNsbMiFmyjecDaDqD2/YJivUtWch9XcCVC5YoXtD5vzIM+zyxSUUKQyQ80qU
MTaEiI9JSIsa5XQZvFr1afPt0hvhLPIAlNCGf5QEAHb1n2+9E/c6GhLLXStRn7OEXHv8WT5rnnzH
rseWVFJel02o9BWNPkhFFN1SWv6WkVnh3DW7fAHJTDclaZT7MRBLT7UkBK1AoEAq/1prT3/yUv1n
lwZGcVuw/S2nPQPZ+OUBJ1d23FQiup8hNPGNYSPiqwxMWTf+4ChFevp6o3ZxBqETfXhuBlOYdQiN
CJFT23OUMiJfU2sgHmzVY3rwU02aPrN4V4/WdOCtKUL9cKAtsxE85w7/rVN2/2KNk3OW/mus5ptc
mqYSgg6JPtzyEUv01cGai4od7DylRXbI4cvyhKelsiVSaPa6oyQzdiQJ00D1YrHjU6eiw9H72m/e
zoXo7EpbRdXMzg81xZ6fEL6jwJL0VgvEFB4bW4esoqMCFgaGZ7e4ewBv6896cRTOHNgNlXuINHJO
PxO6B8u+owMer66pTjVWVdQJAhx8IP0/MKWBWciC4WeQA/syiPD9vcbv3ViU65zvqOwxjsTwho3Q
bRVZu9x5HGMy81h1gb5RsFtWApMJ8WKuPV0obxJLIoM1xGlybxP8IAJo10NzwPDsjlbNb27dkl/h
rdnuvsTQn/zZ4cGDTkEfs+Q9M6EtrHFqyqXqZc9+i0Ys9YHyZ6VyTKL+AqpyGKzZLcxskdZyDjOA
eLHHVjSV4XGyCkV/sP9RlrebHHCvF5pWdqWqXKRR9QelJ9pEkvfTIqhY4wk+/XtiDwQeCGEsUkdP
wzz1E0cezbspd3yLERT+msAFWhVNLQ4ahd8PPOiAgT9mwz0F5Ej0NvcpgYUHRZ0Tm+wmRZrZUR7b
LjGJaPqeFu5y3F0ybdwI3iVwvaAT3krZdqxI+PIEvBMiAFfKkduBCJwGVv8ClcuagZwNmwGyoCZk
d1kOaCV+PwKvZQkzQmQ6CUcIrTM4gBoHoW/Oyh27sprruqwVyEFJwyyYn7y74oRTmc6bFLtTjrDv
M52GhOlXWAYBS3lwW3Q7WUYmGASFwfC5rMJOuMQ3wwFru1PYjQzboBvizjTJkI5ch2gbwwBmieOr
CQD0/bRHtgZCP/IQAmYo25kOiTmjxFuHBmBHURRKu6ji1FiR66p8RBCFPE3D2L6QKNU3CKvpHPwq
3nItPd9UO+QUmARd5QH0T2SlAN5p+SzTeTgiq5W1UmtGlpaOdujNzthUbvBxBITE7WHuLiCcDUWB
1QqJFLWNxpwF8RZih7npAO7ZNkUC6lQ+xtcFm6d08ncUXJ5q+MrT0aOnnWviCZo8EKz9iCeKxs79
lnUmuGHS+E15r9pkqBo226n9R8N6IH21SAP9hR5rww254mEf0DdUnFrltP4ibf+Lt/25bHhWmNTF
OfiLUnTrTiNGYtCDksdW3DSV2lHwNKP+0RJAqYX5LEBS1Sjc5DP83E+aSq9oC2OqAMUJZ2nP2sHX
VU/rdpYhxFeCJt+E2LK25bgk6KPpyBOkN/NZiBTbdO51OVNZNc4aJKVxBkjIdi1yH9xZvAjLYPnH
XL7eHiYPiJSGbQGKNvQDmWGi04OMe/RN/4RfQQ+0RStVqaQQmDydTaUWj1S1D5ISlvTKDyUXPsRI
9orlrNL8VUaYqlQO/ex4buz+wBAR8zZju/culrcQwMeyiTLNeo8FhZhnEmQiRbPmFZJ1kPV35h9q
G6aceufu8/6eXccn3tVvdfVemZOOx2hbA6kLISmjdmvw4IhU7jHjnFZhsooxOlWt71/DN6ZMUH+5
IBvOErC/yquRCJlesyRnJXUYXI3KP0E8rMh6qd/mgjCIN94u6gjJT/8oOJAA1fUzGGa8rh1IsAM+
Af1LOmHnEiKms51D81YNOmSThCInzkWK7ZcPOqvvV5HXzANqGw36J9D01B2DP0M2KJGtAGCWgZ+q
NPadwliVhGbfTfUrzX3Tfa86Hmgu8q6xWvt7EJCkbPJVFNqH1nZtHkVqTbwS5tEJzMAoGS77Qsyn
DLZ0NuWBv8VFqEGZuaFe3EClX1iHyhCojbyfJgYZ4s49yYbajTKiIf+iPqe1IyHC+yGutfURUcbm
0UBvJ7/7i5upOCxNOh47midV/zUBLrUm/xe0RLkOmzUlEhITONL4RQn5mVCO2Fn0DEBpn0l5tFcB
9SRO6kqUQ2RgLHkI1fAoL3Nt7m+VrU6Vcy7WHmadDIDAZcVIKTVtwJ98y6qRCmKMzcFgGpVwa3Wf
Qm3dCaOAfzPCew8y3tcUX2vSJ8zEJSVMW4JwUQ+hx822+Ir9qZBK4CcsqdGgA9GlHifhjDkxQd8S
sa/KAQkq6UuyQM+gee7VOC41skSVGUw9YkLny/pqI//sNuQm1BwPBTZ9qvFlC2tQa8Ics/0PYrvU
M8dk9vRFFPS2jIaBSvm+W1z4o8l7/tohkF7YCXXT7cQqjB2VWk8ySTya8f4VlcrUGPlIAa2BWR3Y
55ICuiCnG1Sste3blyHpd5Ujf8X63uHMgARGVON0iyTlavIdB9UlWHz10OU3x4Xrr/UjLlwfPVo0
aSLjIKDeYDpkNyPgZZ2uWnzcGc+wOlk4z20pvqlIrQiM0TIWB1ey1mTTB8GSSn0fUGgoZoTbc72S
rrNzAop8EWkiajVIaPQcvTv82qv4dxSYWYF2zsYV1LIAk4fLQw586dyM59iQabqAwvmui7QLAuVI
cgAe73NINB4TT9M+v2JbuAV7rEiGslILkAG7UZwODDl62E53rihTeCntVUaoyYuP06Ft+AFzUTRJ
mYHsCMGU83JHBoaqdNPRCqBs1YTKxBM2bE7f3qZHlxBqya0Lc/+c+EneqjvQhXhgvLuTY7juS9Ec
CnrYmr7TbqVdOOsle1keq8riPALWeZZQOkXFXSM+NDFZHCbqwlqOnH3Rt9aDtsjl+u6edOdPI6ID
+V20LURmIldW6N2Wz7msAVzanfFAg66hk1NuAL916hAXn8BPFmJRACbohFUrEHLzeH+uuqJXremp
X/RAabLMy58EHPm6ylEi0uMQoP3HvXHg5kfuj+PsGTMwH8eYdumZGsX1Mr1eaD2csCDDBpll+ytQ
wnIjFZviOj67FKVYJb1MP9h+pea1pVaSQdpJC8O8i9NfkJxTbQ08DjeMQMOFWe09zt4siox2yjgn
1P4jXmNdI1TTnSwb8RIR7WtIqIRfZcBpnzWTHubaXei1Cew2xvFO4sSllvGhOhMSBS8Z3WUZ9VOx
8iDzE9/Y71Q+W77K2Xmu4XBc588CI/1gJBYQ9hh9NhMoJk+SsXkaGMoXXvmc035nZJUZ4hBISqpB
eHbSJAfMVFAs1rJCcvg1wG85vGOqZrSj5yN45lcoqDIQYz4vS9wdmMHxniReeVwWgGHhehW4OC3q
7WYqRsaSPK8KtSbABJdpYYytZ51mvSs781FWFLGTUWGzgbrlbKMzfhMCK5JqmPg6cFUFEHCgqhdX
/e/7h7JSm0jVAbTnarq0e3VccQWzZTNW/Nx5wF92AjRFACFaUGHtgZx6ZFYyWsDaac64dtU1ST6c
wpU+87yluYV595UqLFGFFWsJYIz9IGA9ORPebGIO+6hz+KJ5W8oR/WyJ+lapyH8xeDkvmpgAZ3bh
l08RPBJQgcxuQ7WwAUl4BK96fqSrQ/wI+ToCnZaz7ok7TzdcZecCREUy6D9GKqQA63sZLla7wJzr
cKcVXIX7io7YKTWrtmf1rHTgcb61gzS2XU7MH4oXHObhf40Hzhl4ecZAvceFeO+uq1B4DFT9KHv4
/c6tHRofObVXtanxnKVxOgMyoj96M6Wx0cwdMvMjE1GW0yr1g+l72EefDBgrOwrGCD2Jj0+tNnIf
Zre5OMgS/ZTYEvp1DNVs1EgMxvixkOsQJ8wMKFv0zQNlBNmfQnOXFPxvyRHbHeEfndAG85HA5QW5
xs03PDRWJ/zU1pQeOZxlurCumGwdixjRbmM0+Gys3ZOEX5zJLFRX8jvbh2JTSLEohkfaze2oRPY8
g2f+pR1mryUPVJb4eipq7G2sfqNyg7isAOZRFcnoLoeaJCyJ8KUaGM5ckkeOQ4R3nm8It1+JR45J
7Kp09njLEpLHMxHcwM9zllktcvqr57B2Pg313xHIfIaTkPZUelJro9FedcHvKtz+Gi0PgrEq52LO
a/gmhYWpomxfd1foZDHIt3fHy/nO3rfnXY3uzv1n0GZvOEs2VzNv7cVS48QDghYNZM8+aDV6xcUV
+aCpSGVEMkYCiNQgEf761RdpHq+gn5gXupHYgZ0nm3opKO8r6vxZhe2tOaRx2sBnSI0Cig0c/n3R
quRSdy+GGpGFxr3NYSZS9gOttvm6gb0VUInYy2IHj2L1ELIUUOa12pbBpydBJrfPRTJ4Yy3t/NhE
KzEUXSvGQbSAH0AsnkwUEerl7TeXgAxLrCQmxsJ621ibzewzIaJaqfVIZ6YR+ojVm/EFL2KAsXj4
7Uyh/7X75iqea2DkUzyGCafA+1xRdOpYsNPKcKBYLAUn5MO3UWPIWJKzhZ2R75LH/4S8EQtkLNRS
RjF2Jj9mOpTiT02Q1i/SMsWOBpE5f6f0Ggng9X8tJHLPlmHmmj9tpSKOOP4yDHO1pMfnLCaqxhz/
ZHJYdlOBsBGYyb3hvzI5NFZExe5sDBi3+JpItUd0VG3xqrFpVVtmPBHO95UGST+yLzg9K2ob+cdD
lNGRmT1DfW3LaWuuVbPkGFLns2PLWoVvJZhXaY+TYSGxn+KQ9IeAD6VENp/JmhpbkMWKf0dYQo59
K8sic+bMWI/3Vqz80MRIqmiRztto0tpCPQvSy8JiugBrmS2L8wl+WlJsRnXlyNeF/4SCvFcoRSka
57wSEreOotBqsJWRKMHY7eixU3Sz1fV1sUATyzq2W/9JYWYfzzQwKj8mzoy9P9xLOm1szfH3rL5Y
zkPESdGCXy6NQ++3VkvYU6P5KnlC++vZir0aFMCFJ3wYpYUVKGe8ua8Y6UZbYXuYSiZNdAr03oO0
gHZA98VJl/eGV7DIhoWaYLpzgPw/sg2/lpmDNkW7AzDTeIBRdp4VirBmyA3CwAMEVc82cfJO1IHq
fjc6Eu1cDTc2KUoCWBt13FJ98AulH+T82ZyFuhTuLyleHcBSOFV1ba5B1akmBpmS9wdz844H+cFq
bkOuDDLrQdTt05VbuaqPXSJOl50fSD3fhz2tq2DqNcsR0YWk1uWoW4r4gUybktKm6+vAeM8oZ1PF
jc6PjrfrCnTap5GfbsamX4ebEjRCTwNzY1t65tTAKOHodQaDKSbgxPsIjcj7Y2jAhcorTeQBhIHc
0Q7nreyyrTQ+GmHSW4dQD+cKjdb+Ht600HL7YKkVcNAL+pdxCcZl+87/GomBjw+Fb/IZro+/UIwN
tCjvK8XIg/iUTU1ui6HOxZCbGmPzpvIBQ3OUvZI65oQFeF+M/ZSokerYLkinSneciKsXSgNjXo7L
bSjEJjI5uXwxviV79FTiWJcSJ4IjujUrQjA+BdWhq3qCLxq1uvXisdno983xividJBsNmhVe/0MA
OJkes5b62+DjFjX5unOMBcGkXWPfbsZtfqTmL4nj1ZUSTMNxcAxsxEBEiuKul3xgDfTO7T2RsMfF
p+JoSABhNjCavo9n83qgtCstoe3OHfEiJXm95Yqs+LlRpZPaYCz6RLge9O/f3ZiAwyCioU0VxIsd
h1vbqwYzEOBRZ37AOggif5d/aCSaycs4BoLqhldwrHCfBeYAVAYz/vI31aTM61mb8qq3XzWCj6ya
mQ2NrW7DqKqfCM2CQwI/4OKsPF8sJSlWiXrbuxuyOYKZnxfY/eap7GUp9XDO8na8EziMtQrkPYsI
2j2lZGG686YwpfrdFz67c00qFZr1GxUew76TPCVlEPd+YAeN7P3UY7fixm0uqVLGHFOxExc2uoJn
NSWZorYqbGtIQ9i1XIV3kPXebd4+taViwuYIE1Ca+Tlxq6WVUVIl2fttZfRhrquRLfo4q1qv508k
Zop9TNIUCKWYSXM6OneYmdYBhZUCZQZn8mdbBPaS4hsQ+OMq/ivbAxoseJaFYRx5TTTeVpaIA76O
Ldf/bLIsja9uwoIQBov0FoOU+OjMZnEPjB0XvLwHu5OdgIie0AqvI4S0ZDyzoogHSqjjMOr98WJY
P83GIpYrvSrzkX8OwXHi5oPqMrMu57mupl7V7a/+nKJA2bsFCQl4d33KB8PBli3xvhCQbf3Mbzpr
l9PTyopcuWZzNaBGh84wNhgiK6SZPoruW4d82+5gLqpZktPkWtwf4Y5hhJdAkS4Hftwv7BGOnlQj
cn9tjAjyrdJrjabTKJNrVZDitEIjOYeCHq1DWGbNluruIuC9VIg+LEyIPIdqMK1mkvYMVOV1WVtx
nZaYo4+ZVqEe+CI4D98teBFHTYh3LMPg7DpsyCAT/ITDXVjvpTVoXyhc7a1BFtQLhrWcImIXU3io
wuZ6DctBb5T+jEhvsunYv2VCJi9gwTSDGzh4+xyhbCufXlJX4kbs9HeO1S0skSS5wQww30z93SRQ
c14qLLBynFaTLdzwCCxzstOTFK5fNWB/ca0EqelMh7D1ag5MV8uU0qFt9wvnOn76Il1L0hJP5jAV
ZkgJEpBIYOLDyuS/OiCTlVVOaQuCWjlksy5v7uf9KIHNzPW12mDIF17tpV3Aod2kn3yXucTFjAy8
/wZx4Pgyt/Qg6VW8OPowLwZ20OIkzsv+3UBg+cb6iXrxSOpHyro1/7WCxyCIc5jy2ndYJdBeHAgr
PPI1f2CklQg/Gd7gCoS/YVM5Xq/XI813b85xfSFSWX42yijuPYFeHpYG/NpuMhOxxQyPqbqz1cUt
OcdXmm07dooHPpn8etPeJxv+RcBlv6HW29kgJRpHLapxZBIeWJRhmSJrt5YyiN+vIeoq8mWaEWPS
xn7Xz2GNWgf1MQ1jLgjMt1eJAYEv5IcFaa/+jxY3E0txbit+7U5iYedoE87c3y+7FMjWPZXGLd+H
soazw5qnkahyZszrFA1vB59FUuAW+zQHtL7gu53zml375QZFXJo5P5XnxGhUte/5HinRzZPk1ZNs
JdTHVgBOVfqBI1camlDoHGLqd2IWWuyLj6AltJ2ZRQAQIgC2DuU1t2x6GFZlmVDmBvZ5U1H/hNyJ
/EmbNe+bXEYMuiGFWSD/FBiCbdeX6BqqU1hfNuAcOheQS1QMT9KgDUf9JkT4Q7UFBS4mhR+9HTma
jm+vl4reEx8UB8rDEt/gGENdvjIOQV6fPosaIJHFro+TsK2vWGxrpX7LNtxuDake+houIHrkE9FG
fxB6+GQmATp6tuzgiW5xFVNXfWKB6qDlFcfxawvPpQ82/xK/ThufVMW9hcvZPhvvPaoxWykyupIB
/IdefhaDHOSzzAhFluXqL065WgyiY5hFW5j4ZAN06Uiuj/GT/pkTzfS9x1PHbl8LOQ8NdNJ066aW
ntizKzFspN2aXMVaj/UkSLuqdNumqt+4nMJctuwKy3TsgkaKE9nVIAaoxU6xOwfBEHTp8KJ9XQ7X
/R+JKxS3I2UJP/Pc60xXmB6EMVUL5J94GfrsWTxTmyPTAaCTnLyFcgR7CML7hJikKryeiYhAwEGX
m0uF2f3Q8foBv38OipI8qroRXkuUQJh3EOk9gZgpcRo+h8T22BEYXmUytxijB9tRoNwAKNMqikvN
t96fO2rcZ0bc5JFkBWdUzhAsHyGz3Ae51zcweCK2fIs8PbwJ2na5lQ8TCqE/6EumjzgsEeSA0yD0
iXQqTXpogW1NplpdMABStZvjzd5uAjhsZTI6kaD4mpFzzaWNiBjEK+fCYzD+1spmIBC6l3IP+bDw
Ay3J0UKqyCA61gvnOSraNl1qoyT3u2XIvMQUqIRXZQwx/8T8k54WO6lx8uU1oyLepycoFP1xcCgy
VD2DO2UwMwh2xrtPYD4tamqRP2XIzH9G1rGCHIs5legXQfoptT18Y1vnKjD0fiFX2HaqohHlGrN+
i8OGxHjEFu7ZZUK1NsgFbMghxTg2+tPIYWxUuW+bAQx8nck7vupstqtDjNOsM2cGEUULcOxXOzdO
R3AJy+v6W7glB6BVL1fkcS90pk9HiN3s1K5omA28NsEw01OYEeQrytzEO+FSQXXxGKAFTCWMM79l
SI42djEf6+k5FYr7Ot1jYFHA2T/7hZ3zviGRbspfOTqzsgH49aRSsLXGjATE0/6aKlinHpGoBZ4S
FE1OnXnVMkLth7y5N01Nt7Wy38/gcdZ3JIyhgS9GeE5ahrMqXND16QsAGibkIOr3G4H5YPy/4b5b
KTDcS2Wbm/Hgeo7MKbWWyHbzX4yqhYeFWMqY+q7E39E7liyWntOgCFAYNsL8HGnQdN/nAL9tU90Q
y1bgQqt6kZxXq5454YNB8dHTvGY9Vcq6m84GMlR0hcZNa3n2D8viy2pLKUV3IseFB6H+sXtb2QTn
lXmLiKa1g685pcY0OpqlS2Ms/HbWWiSBNb+gBx3GFLzkIFBnJolsfzJHWhBwNqlIS2PePwf9htt0
qrarXbEBV3Rik1UlFrnjKteP7+Y+RzYWzNunaZrHi7JUoONSga/swJLpWxqmqQVPdalaKkCuYYsY
9EH54ov0i+Ofx5a+xu6WccxfK7bfoyXIlBbLYbOvrnn2aRG0jHegVxtccGct3UQCEOFZrbz2httu
6RmkB1lvCzLF0oVh0G3cerBFVwSI1a188xPXPwELFyzCRjsyuYncACXdkKfYWYsATXMftOo4v0NS
AvyYpk8WyA8/1uRfBezZhVKgrBdyUHRBbI56QkTw9CcMjyXmaZ3fgNLRcIly2NwU2OLMumr0CX+M
IJ4zzAJHOc964e46LoNwqUYOwxyvQVo6SYbKK1m7P+yp2Hui2sYlrrlCyfx7qc/mcp/7ytJIBW/q
F0ZyQImRg4yOIv/8i09Z5Jwl8fPeXTg5OMksQu3DDqZMGSaHC4rcZ7xj2yULkLDe/JjpZG32vpgK
qJxDIG+dMfnXe5F6O3GOX73A4pJ8TCgl/s9BzcRrHfg0u3+z6cfC4RV7HlDh5I7gVEXfg6pCz/yg
YAWYnLr+jXBUp4uDXxWhxOhA7jbeFz//rXF3szt5w2lJe30G2uXOmPB2ZLEOTPGj9WohP73z1UQl
1msUA/4KPhnNICV5xT0Dvu/X9nYYcg6qSVP4+0TWkyh8hjxA8mI0YdSo6ALsWZDdAGq30qEM28T1
JZ4EoFF2Iiv8IIFrxu/VOa4xEmkuE6RAo9/QPmSkyJKgCkRwWZAnNM7uoP8gdwhJOJbLiyqN2jUJ
7YBRdQK5aqzy4EXabLglhqL99kXRK3WShw1QoGh6jKIvGcapUr0Qu4XtsRpU32c7pOxtLWueQDbP
JGfP099Arh8xff5ZulJB2RlsgnBQgWmsMVmT9idEkpYLoLRM7F+0R9lZFuXmdwLyTixRxFPJariK
tw0jPl2X21u7F5Z2WP1e0C84/S5xeIQH9D55Wr6hR7zLR0Ox70Ygs/bGPBI5DeoHdGoST4zeZadb
ybelBe1xUTVis5vsZ3Xf4v9+X2tly/iGGJuXxSLamT2VIfVM3gmVfsB/UBvMXtJ9SbrRkQmAZC3+
Rm88ibecwX0UCM/E47nhuUFpZQGVvflxAXy1yaiKkbojH+IH/V6v/bOo/jRYRd4WbpBPWXI0mlVw
8aUmx4ak478DN3P6t0Vi0+fksskqOjhrE0VCy2twu5ZpBWj0l5nkKY+K1p86Hr1op5WviHtbb2B5
yHI/WFzMy9fjRgfbKJqGnTG7zXkMDJf/B90QUseeMpOAhZEpNgPK3pSoehA6aH7bq2rPJPUwceSK
DEQ6NIERfzp8Eo+wbIUCRHfcVJRMBPI9lXPiL4x0AIyh2gx3mz8OI4kk0C8UfbdmdlGNC+ZjV3kK
sTvzOEpapQGO854w3bybSwOxg5s3zAd4A+CqXVui8q+wLLyqbvG4361xjdGWhFnO3aIQ24hrm65t
i8o8JcAvaYp3jlnlAS+7158iMuyp9+7epO+QHyaVNg4aDS+SMmz5OxqIdwRIgA3Ujy+xclPaX+Ak
PRcax0G9cAok7G1og9iG85izA/4dUCPmFkSPvAx9ehRmBJpJunfUL+yh93IlnGOztZurYNlT8A6X
lgz72dSx/FIfNdFW/Et75QY09saVAYOT9gNF0at11rLsblgDQ4oXsOCpEReOsq9w7fEGRuO+juvr
VSQ/Ac7vxnPYxFpWeeWLnt272pXCQ+OlUJ86l0Zz/myd7dnSvHh8tNi/lZb5LP7ySlRiP27SDVPe
9ipGDe5Xacw/GP85StEJ9K7PMr0uNb5cTVjmolYZhQdteHlQ5s+Ft7hWwRsJX/Z4LX08gYauAuUl
A7jyp1bt0QfsOr5QkahoKCsFw8mZpphPJpMyMv3x106R60qRoC8Yzh8bR3h9sHvoSMyu+YVhK/kN
PvxGltEXLWMMTKZVpbtXX83jxLm/aMxSbcW+tp+hJ5MGTrQ2bdwUgNS2rFYKS65qvhfk7TX6bH3p
zHB217UljIyQchJaf9wpIXQ+YsvR3EvQUWpvs6jF3AH0mBZtWYAUxzmNp50QPc+sjBrcIctM/7jx
VG24AatFd7aYBWbrA/PMrzxKD3uqRQ/9bMmTswy8YLa/ihNFodWQDhzQ9ae1LCAJHB5WYVJQ3B+w
ex1vErimxSVIDKsxhB+2j4jQ7b+unI2aqyZ4vxugTWx3KiBIV1KXoX1GXGgIGi5QSWpIq53Fx05p
8oAXHHvsj22vLT8M7E9FjaZCyocvWb0XpuoG8HlqAHvAL7c3Xu+ox6MFFAJjBnNThTSzpXQUNlpl
DfAbXAZdggHoOwNsp30xDFWn5wvUNcdwJ8KI48xHGpAs3UH2qee9hVaRGKsLFi6Hg+h2n+VDaMJc
TPe9Yc+3/YT+9vhmM7fEiGltnQpp2ZQSI+tbLSaSr6ldhC6YX5/LiH/VEwQ27hT1O6LD/7bMvOrh
MFylkbvrZYBEf5D+OZJu3rUOShC3S9zhA/1voZ2oM40rZooAl11I4pnUiczmtN6msB9jRO9gjmf/
kyRE4tXc6A1NuMtQyvz2GmfY/xOmi+intBWjLT2PbdM1kYwH6dR5AA0vIs2tE5qzEzwRU8ao6Izz
4KWTy9nAsFMPfTwhA3bDchqBCHyphiAhBWhgsDzBjtXDN16fbukiy7Cr491++IuHIY673Kghf6Ds
ev8LkbPX3+FjcbMirTBJwJDl3Yq2oa/bmMQLa92TsFmOg7SlIdsEiVK9Mf0E1r48SfDp2EOcp+sQ
LZrvLuO4TLS8+h1BZaK1ZgxQJKCge3roehV5PB5GBU6TgJ0f2f3gGEVr19Yzwi0MRPs1sZxaG6K7
OLIfa5tB++gDdIM6ilFLPJZNHcvc9fSbeLRjtCpxiMMNyzkAriVzWyM8Cu5zrBCQBVn1bFk08shC
CC9gwlV+WL2WcefqYRQbR4wO9R04ZpVA9CCxzhmDZUrGc3gyKMLGqAEdkqGzAnSlCicpBuwU/uqL
yjwav3YCXr66obIeuBntViX+giBlBL7Pk0EKyCI6cyw6YGE8mhs1wEcjqk5EWuv+N6qu5MQdwarz
g/HuXrtfuNNawXy5pjXxSsYaD9qrr14zZxWtGotMpYMKv8Tcv0cFd5mjlC9b5qivL+X9HKkmGLQR
cDp5aKbCyV4qoFYbDkZzjmxlDWQ8vY7R1jzlEjKIE4/WvQSLg68En7/lv9nrEbVH7D02giGWA7nz
Xngh7dBwt6I7ttegeR7HUcrz3IRYwRMIX9CXqMCnnFqyIPilz64qDzsnsyEofW0R1eQHERwoq0o5
L8KG3vAB5xm/n8PlU8qQzbSW4C1kPJ6mcO3tdvUWfRzLzvWLxVunwFNTdcpJCeTizAGttYZuN7rM
CPK3iUMm3q0/yhlZWrMj6dYcKVJZn5/1eN14rUkpZMESzw6iJPErVJ+M+MEVxIk5RPC515Pzniqr
/1U6Xi4p+0Qf1uLAknulhnaMWt9LE93te+dW7YDCZ/fHdG5brdL255tyXwI/4dz2Psyjv0G+K7JP
OzwlnWpDVzVAieC2An7jtC5hQOKGXKbeS3SWl5rz7nmeVXLBK4NnPNtmzfpgBgH6F+cmBO1cFXDR
1u4uOJYzthO44+jk0uRMeeZqB/GLILgeV8FJE7JfKOxNsemPA6mSJXGDSg73fNaRbzzFxx4sHhiV
L3/nIs84gyGpoGdUV8q/+ncsc0F866IVdgfSSCJS4iNUqyn+n8w03bF3iEseZ9mBFIEGYTgX3bjO
SD9Crlx8rB4wBPie2MMZD/DfZNqXzg4+wGskwEFfPbWMPffJgfAXP6sD40n8NYqC4p3SN2iULmnA
epMb24YYqyqlavm0AZuH74Nwy3VsvvhfKAARTy67A/DjRvMy7oJTpIxp/65oqPSCXv0hK3dEe876
m9mSaEl8c+BT6QlFEXWlyyEwRcixnyR1KDh89q/524gWMASlPngQXz5YqNPkb82wjuTFHZ5OCQ2C
3Egdy1ZcxkRx6GMlrhPrUmG48WIYZ7kNXNXm1uMTr+ks5HBmAzXKKfhCt4x7Ej54DlCSfKjuEFs6
N0fei6Gy/KG5gcnQfGBoNUh1gai75f9apT6U+aodqSUmsfc1UBzS61qofF/OHkqivx2RHHN/Sica
L+aPBgG+zxGaXYZ3i09p+Nyagt6kGpIEyLxytyFCQzFFFAbl5pKAUZH1uzyMx6UMs5vCJcJZawwp
s8G7JJXkYEvqcQ9f0GyyHpXzm6U9gikJzFjxF2NY3Ou5/J2zysTmJqpMUV+6kwgQJ8/ikB03TbLE
ZhF01EXefqjbJgiQswGwJboCso18JwUcv3rzmejbA6mBBCu/TLEjxZB2/o3SKb15D+b6v0xasncR
zLi2Nf7OqHI2q5pPT9BuMUBQopHnfXbWCRdBdq1VuVn7HgKjcerg3dzMmP7PoPefYoStbVRD5I3g
6ns4M27e2JD/nwx2B6yZRJLV2O1HYz4JBvi+bjQ3Mz2IS1nwZ3n+2a3fXc2YWoehX0M5XNJ5xhlh
HKmJaK7EHGPz9ODs+KST/Q8Gpq//miqdpSlbwUUz1UXe9BLUhYXU9R4Sn+S4Io53b9lkqdP7do6G
B/gii1TMkHVY0tidcmQ6EqDT455Z7iAMi2PbQ7IUj9Ta6/Nkx/jqH6ALrknJnaCsmNlH3EaaAyvd
TV7uB4eRVQF/DjVS6Ci1asrla/nKsN4XG/KXwpzL4zYQxix/1l36BXHPYN3YKElCKSzGhxUoJFTw
aBPmQUT3UYVBdGiVPVd9J7Bv8g6UGPNixg4LaVoNuy0WItKyk7j/B1GIVqw+vJ3PsGkbPO3C5IWO
w7TbeFQvh8b+LekkCI8sTbEFmh3QvzHtF9/gKNJQZTk9xdYBAiIKdGcgqDeDD7piO7grug/sVuWH
obd4xCnoS+kFsPhZ9JKHFwhjrzSI1W2YUuDvuwihvuGRF327/qqnmieJtaJgG9isT7yUVB/adIa1
WdIRBqT/OYFHPNgJ0mTqLu5nqKK8ZMtCpGIbE9BNFXlMRm3tvL/OzMFek/L5sbSnSz19+gY+xlaZ
R+Ft1Ndp+GsQbilmOK4KrrXsOfzROXgqpfiw/GJz+dbMInCQfNu4BMXolrmvAaVzSkVKmj0+1vXd
X87kpi19PQlw5Q5d8ZA3Ngj95dbayirwOe3lVXOWgqXhW5U5V6tEUu82346roQ4QlWyP4f3+Exds
mVEhena7yCdQHjI3Nm2EiOQAypNZXEXvYuGR6A2DVF+j9uBowdLiAq9HD8H/WzM52tCflXT7pyM3
uodKbRiaq4C19VjVauqdl5JPsPINJjSl2P2Fs4vMUKNyoCwW5XEcvGO+O+p7IfMUeJceqggnLQ/n
xi8hB5bve/8fb9sxbOG3m7m0/ssBSt39ybjiVZWBR6mPu971hS2Kvu+KK+VbHvFnwnGvFj5rPnGY
HJy5InMVLL7vURa+FoikDYbNuF+9BkcdRxvKnmm1T5eXbkacfW0gFEQeDquwK0F5XVV/3qOsTSJo
ZhuRyxXAaZsxeSoYYn2J7wBJ3SDmEjghvgiznyIf9HPN07wfrNZVN80XEiou+8tI2/62rJbRdBOF
4IhPgVdIFzTUbAd749XNT0DFNRRn27ZGHZdCsVlZKjNIwMzHegmSwggJzLLWrC2j8fb80eo6c5un
s21qmRNJQfcgYjPkpD2bGAj79sm2o0n89TgoC2Ta75bf/ZJfkBYgJt4kdA8FTuCkApwTuhIlvUaZ
IkL81+I4YuyvbD7+10tajj0nP4sGUyl3XeywJhySX3mjkOmlZCXb0J6F+aQAljfX+5ZQ8CpA7+Y9
//J9zysw2gIVYuhQqU5y9WDx++YbLcW6aL6TrGsEfFSpgZgqWBttsKV7jiDxIHYxNZxKa7HMlsLf
SsdE1z3WBJJdw8s+/EynftUcOtipDnjy359MsjiJYDRB95kRLFKFL4GvrqSgdIe8H8+aQO3IboSP
pebKHBs10WtNjqnwoqYVkn+tW/q9v3WJirYXabncgOPnDbV3p6W6RNqDupXDPxzp4iJg7NWHVoMv
orv6pUcaSXCcZ5Z9f+CuBDHH8Ma5XUpu4Hubq++NQbVCXh5bU5hZ6XVblovhYRgfTtORhgGPRbhR
mcB01gf0rSDORlC+/0BGNceLAd2k39R6AZQU3ceoiDC+UffD/Xk9/f/BG9i7NXtwGtqmO8gLuQZ2
nzIlTTLbzdbub3toe3+bkDeKq84+l93r52TwRL6MrmnAbMyj/OX5RVhdTW9i5OOtjU1xYz6IcayG
ieiEf0TEIvrnUVG9916ZmsZ4wKwE1rp214UfmaRuT5gcF+WZLEvW489wvfrIj+EJllAZ7M+ESvDP
Y+3CU704GQrplMF3q5U1NH6yJnlaQlwSLr1G72yWan+osQy6bIt6ZjIl1WVPnjpa1rQ9Mn6berug
DTKLpcDVX2JqWlMVhE4JZ6QtcJUg3B94cNyAW3eAArjZKvxk0ykRilGv0rwV73qqnr/+8OR8j8Bu
3pxNr++VejSwFoxoOQxBFhW1PFxuv5pfr5j2V5f7SmcoMxcjXCqU4W4r8AvbwkhKf86mzel9e8uJ
9eG5yTacyRDoQoikSwfsSqjypV6jhYx2sZvhtRkiXYiSGznLo7MCkdeqe8TMKZaZqRivMsQVQSru
um33c5f8qUs0h6icfJMxyJOdz9DfoIKlcimepltMInaG6rtGrrmmXZNPwBOxi4pU6IWyTg5ZALeP
HYtGlb+waua0d5OPWmVQ0szsQtN1EwRkrGK4w75Pb42hZCtkBxGVN+GhBp+dTlMF/Y3580METFfz
soEHTxfrDnSSKjAc8AQ00h4EUJJvj8nNI+ocSNACISpJU713P16LVt4wcfPfy/vndoq8rF1gNm29
bbEAJ4UXOs35hfZI4IaPjv6ZZ/e0S8028Ip0e7Lviq4LZaaSsg+WfUGX47VjFr6n1y5gu6jCkDkf
FhkwUUZu5hLAGfYGQfptuWkBu8C9a1j0YMuIblwwOEKUXv7u6LW33faMBYUMOO/z2FY5iC/XS1DS
HpSsZsJQHQG59I7QHN0NbFG66pid/+nQDfv0nofBVoniE0djJo/hHfqG3PLre08ZH9/zoKsoisjU
4inIekZt4wTysKnQ4PAJRurP5n7y4OyhKylaj6czwWreo8DeEE0bgELww4ifWMcxsQtbqlL0PQg8
RxGWrS8J+IFdKQY7mNlHQwkDG1JGcVHyJpbmVEl4v+ySrgDxJ57uBrGX2fGf4OKyzOhMiiEoQbce
egexiO4RkwS7+Skghm60nvMtjxEjXPayuEOzNO7MnMVFnAvd7VsoKmfnNqI3oCbPUAFV942Nyt/5
hF4kZC66RR82tvIYtul+GeF8LHXz6MQsK8aMtRyoUXbc1w82I7dqStbKQ/4o9fR5ZLEDikD+t4hO
h+AMAd0Tv1Wv382FXE0pe457ihW6tmKpu32AVvU4POQPY8hJ3P5gEr4qQw/se2fG7qqkbjrRnsb+
kMowylwfHzi7i/IM1qh+zmfS2BF5bQPgTB21JDzmTdHGvWkIO//hwXmsrXi4u/JXyLPxQt1wDV2V
INeCu0CnTBJLIUESVO7E0fghNyeNvWWdFgszM3FuWS9ON8oTm6f9LnpkYXQFK4iwW8+kL6Ul/qIk
+fDag2VhP67rU3POu+sPZO482d8iMH1zrsAPs0pkGF/hmoHSMUnIGVVvnhZ+qjuinUzjQBw8qXyv
To40coBtnfs8ULjHLkehpbuvdXniCj8eAbEoMdISiTIWsboywmmuF/Iiqpgh7idWhvwTgXAxA9MA
YvWC4Ha1Pt8JJUjXcXSD+mZ4x4QDarrjS6qmLXy0bHApIyz/RS0i5wE1iSosDsJ4iaoEIxxl8vBh
t5217RL8yP2QzIgTm8mRbrmnbskk5aOpjZ7PX7tG0Bll9w6fhUH2280/rNb+INfHObCzPEzpT3+f
zll3C3S9wW+eKNeyTbqU07HqD63vJudVa8GC22H94zRwK1jTbh/OJ/JahTIU0/+0ULONwTrpozr4
Z1uvb7wuCdUYgin4VS1ADwlw6kmaRFnMgL2WlGsAw7mHKhJkvNdxnVVUK09kISu4iPjtCYGrpFsK
mdKLi6EveNpl3VCq/zyJZL/fFE2Sx9OpUrfn9j7+LmGRaCNAe0soRdAiuXkUr4lTbgaUpKhllp2C
bdOw/DEnolahVpQ+2JP9cFlAM77aOWaOPHQcUwW3c0uwvCdJmETM0AwJwowhiwDvIJyyXrFEM+mp
PeBSg26zpdedZygTd0KFGqGR5KcTUy4Jv1N2rxtzTm2oYIFY7RWmQO+HfbQiOuhFwzGHi27RLZzB
yM0eC/YtsnNZCT5z2qpk01SDa6+aWxe799kLWVDfd9CKXqK0CjtGgzod8jYNk2shVP7jNYcGXeGQ
ITv8CWT13EBpLLnZ6G9qIP0C1qOjqk7xj2VbqcQGhOaeXYONIObCtRH8QERF+zT01CSIoupLF9DZ
oCsRgPxkuuc4Ih1ILJrEx5Iak0PO4QXqgnkM7sLQZ0cnAe9HaIsh5lmUC9P8VvAlMjG9MIrET0x4
gpwo3daCgxfCtbNK7cwiXqONCSRATiGImdRtqLvRBQCOk/akGxdLlszf/ARB7htwVTY6sW7+U3Gz
WdVTDqdNVYEKDeoLSB399T05PXzYDt6FKYQCCzItiTB5d0TCPGBqvdLulrNz1EJMyXUKyvYYfXPD
zrydDDWjqz/c3an4DnFHBfcPfTjSeIBIWrlODonytNbbNfTCqGwp6OS+uaGHEfhk9TOB0LFuuDHj
RKoms8t0qwFj41DSdrnqUrlY+E1k9Kl74wGUHMAzrM3LcWs4pHkyLuSe7KkkuBHkUmPBqMPw0Vxx
q1yj9ZJvoZxoU8Iiy+OE3zL26qT90AjziVSTF+acGAppecHJ9cFob/FSKS0uVr4Ez3Eu0FsTllWe
JtyzDHHuIXk5dqchAyrgIhUIg5Oj87nHhmc02dri20Kf1L1g54gmxeZpgqCQyXuU0+cqG14n8Skr
Me7zhLuIWOmIi2LQncrO00gnawAgP6zuex+a+qRZ4/gjccNIaf//ognmbULkRvwRRh8g1Fnb6mGw
/EkwBej/QiZxuqBwLUG1Wm7e4VRsNB78GrmZKYv8RAH96m7gteoGNjKv/6IWht9oSUXZMDx31vW5
qPseG8u/fZjx+D8zjeLEy7c1FTHnzrn2PBBmuZ2uPsDGjweIGLWH5Bi8oa1lzhZqp0xN4RdgnF0N
oHb7BcJ1U0D03PMl2ZPw6dZa4YoVRP0tTjZJ48mprBuFewzUWzW1hRflS6wZUITgrZmiWDsyFjTm
E6bkoGLfLukbM/3fWA1EnOAp5GTf64BpWiQhG7aRSvmHb8QCi43wvjYyhBL6/LDuoJHs6v9zQ5eR
iOdHKuvJIWCgYmYtV63JEBls97/56trHk1tjMFHcsnRwQ/oEo0p1T4Q9Fr9FmCQVbw208VewLjDY
0lAdj979nni4g8krHndVsu6EIGUGVlpLBzw1N6ENdsj0QPFIJMZ6XO9KzQAsHB3Hrz+IulLA6uOl
zyO/PxoIEMv0x9WOyNXH9/hpwTvJe6rDrKYhDOeU7bo8nh+La22S/fdEdsJkCO1bPTU5kDODQsYI
gzyPH5NmMtp0IP/kOUhzd2Iy1nJU0unlLGtAcJOze5ygqWkX575rIvYuNbnKNLMDPBDNMsK55G1U
acWe/MXOQjkAO2MHMPTXmm1bZb8gMN1a3bweNyx9rYhs4Ubsqx2pG9tgLPocG371alnJUuceivDJ
P6cXaJKImFvHgsutL5I+A5NhpEIxAV4TJtnRQ0659cYhTO24ORPRH5HL5qI6+CmDcS5Nr7eH/zS1
RQD8zQSUsVmplGz9/QvZRE5BSIf8ZeAhxmwjULu/dTAuJpX0fkFUALOtbpjp97na2vha7dvHApxu
tDkkTrHYon+2a34y9sL363lxu2eaDs+W1hAxjgcR02wMYcGaMRsOcRr0mRohveJoTGrlSDPR73JW
llLjZUq+yErS53H+wCdJOw56QstxRpNghxNxZKmarFuY7hLGuvlDmIqZackDvdDN1QfzsFR/xa2E
bmk9v7vAPROVKSqj+ybn0rsEtUhaxP3CTFWnFPMzwcq8YrDIz7IHpttWe/ExHnWCx9RGJn2nZUDM
i1tosIQB82nzee5E52jYClemLF2KJM/HrIf05GImo8gvgnzEeau33qp/8OeWbT3riKLTURKUvPEP
4VregibNzTljahgNTBOng4G6ri+mw1r1VpDEWKx+chpvmLQh7+1FioK8DBbE/5fC+GD7eC4bcihv
Zhi5lEFIIuMk5Bljvagw5ZSntSD0ri0jhGA5ats37EoTyu7/MO5Z6f++MNSAj+YZeWtJ3f3t3XQw
baZ2xKOzYVb+CJTmPtjhzLU2N+1kyxJoviwzSCj29MRilc+9B7lDr2WLNTK73XBUjKeD+jcJiMcN
iIlqkoeEHPk52yQH99it+iPOPpnCtSXHutGNv8peP0erGmWLkfkwTn1CkVTjKHpVKHQPN8sfKyVB
aSFy5MAOi++EUAQOnHQH9XJJ97nVg8tiCYYz8AIgFG6sXhREFPIFwwL8Fnl9AEbu5hwp7ReBnfaJ
W8MjN8n7Rm9bzF07Q2tjpNlStNz12su2HhqIyZO4RwLvrRjsEEIgk+lW9FFD+KS3KBgQ41kk5sZ6
DEJt03X5QIXVuH3ktfOIHHKtKDHsHabA9ZtkO6MELkqTXE10Lc0MpG5yYhlKCDw1LHsojxFN35MU
hDlrdDslNd+GzQtI4GzGLWbD46/FtMGzAZoqn0HqFAKBbtN13VUxg9y2gwYuqH34hU7lOfOrGcIl
qAMl6c62Js5x+mW+gIrxzLA7v1tpYlZis0pLjDXyx8ExsqwTlFIib/iWiMQV8uFG8vyGADcQjgl7
FaPHBE9WOxT+vzdL8IB5kEsr7s2D0C26B1V4i6yyOMRBG0N7r2UxrtoOzNpmE63ksvaF9+Qg58FZ
KiTCOJpvk+xmBmztsEZPfdoihdewEX7d2wX3bx554RxRSJuuDhr7a36Dv7H/mbV/bbbgOJJZ+QCC
Ch8T5xOeNnrodbEF1hVHwecU1OWEJ6hxkmDOMSrMCvY9QpS3tCZ9w/0B1pFN/a/XA20KgesJ5n4W
cbmDGoB1AmfvgfBKUTHaE1Ub4Zdu0KzDICTWtDgNFoOiVyk8g1e+2e+4DJ9u1L2qk+oLQItlEqgA
UpaBPZ4xU2+q5S9KUZFJvPKMuR/yvigkv8vILqXdhR9afh7rDxW/Hc5F/5gEPRHk2oKIY7Bwskyn
wefSTCulHka1FJZ/YrGtsA7cjnDzrrblSyPMoJwseUH5ij6EblQxV0xUz8XL7psjCVoio9yRDl+B
QsCkJLaT2nYCb40RESV5xoYThcMTYqaI8e9g7/VCTUsFLj/boHtUSB7LaEGGOUO1rjlIP6wkxDIM
rqHD8ObM7/4vVmsRVk0rVGdzuiqagTe9usoJmqq+aPORRDSnJ97S9aZSrvsP5Cl1zM0PpZNOjOcC
bBDSVqW6jgR2ttBsVCmVyrq1H+7hAu8tFPF1tJt1vZYdw/CJQPVzCXBHb8OgrP3IY2u9pIddA0Lo
yREV4FwS7LCQl41HVpzRu2W40sThZdN53d+WZG1iEFCYvBTrJ4a99jKB2aHAZ44tGMiZWLdtTJbZ
A03FV/6NyJv4wPDEDGxRCVR/jX5TDiGJVCT1O7dbCCKSxzzHzMXn9F/MVZm2Qp/4AoxON5wGovqS
KFz9IqmKEPtP9h8OmEhv4mlyUBf/3sq7uS1j7YdBQnxPvgRdhcqNXp491QGMupVZGFEpokoSIyCb
nWxXa6KFoZzUfVPR6SqoNWDgeDwFE5/V1efeKFG4DKLsi8HUT3yIafZdS2KtBnYgRyvyb8Q4JXST
CgapUZNtbiubk50qcS+kTTkYtfC/c1+wu7NHoCVkbyFOMHAT9FWOd2ysnRjHYcRk1dgdRgLQ4/He
kKAmX20sS6+g/g0rFyPr/xAWdSFJeoT2Pau5fDNmHHYJUENfnMEjIkzxfgNq2SLs1Vb+QcsWs/O2
RLrX+A16TEBu4FEMypy2CL4bgiUKtdIUbNk892nT8yh8E1u6ZoDoY1RJ3NCNvZl3Uqdx+x3t3CY4
t1WI/YysP7ao8Sr8VsjLaYt3hn8CP8bLrxbcXhdwpdBXNDe46yHZJPhon04EllDJ5A42CIaYySCC
kYE5Xk8OxkRi2P1Xe29at8uvKLuY5sqGRPwH2jN46/wdVyfQPPspTLAHwjhvP4mF2O6wA77WeKQ1
8UKlZDNlc0nY21BkPnnp6Bmy0QhmU3ti4vuKF/4RsZonb5KvRRd2AKdd+qW8yLUgtzs7asLIcWWn
Jb/1aSnSeQ4NYSJrjX4k9ZVrncfSMWLAf/5oqvZu2/w3fV9+Qc6nOnlzfYN+nTpFVVtv141eAs0B
dtKhz/ATMabMnjaeWusm7hxtb78szSmdktCCjtDPh2HrzZV69OOBFjCXv5r8/D46KLspdJG7xSIl
u6GxRPwztlV+R9JNce3zdwupMfo5JHc+vGDo6tamzOFEZ40LzPx9MRekJXFQ3Fo+r8ee2AfB5tGp
so+6DVPNQZ0cAodHLo00ysnBTbyUXDpWHWbNC9OVouqcBg1kGSdzEUfvav/Ya9lLKnAlVytqqRGB
f1h/5eWcGYlVa8+STrA4vmTvC5rJ5FEvCCmtfFJt+i+XOWBfDIWWo1RV/VlvZN4Bz4dgIV1rvhaa
Ay7EU4o6gcfrdy4U58tSLhk2mv9YN2wuO4sl79IjxcTHtQJn/3CQMLyDzjHKxNByajNgDcstKwsw
K2PAuc0AHydZU7s/guwxD4GSBOC8agd8Vv1PvN7en5bo/5UJgcTLLxlVpSeSGLF4voL5SxsKCPE1
bx6IP7wJ0vxsHKNkUR4hNrDJtTIbBB8E6Mlkkidko3/mvnPlsmpPYkFDSKYSQcQvo8jnEqzp/yko
18YjQGzQSS5C1a3a+Wg4whiY3UUNDrjiMTaLKfQcmGMmkJ+rYVpjbDz6eT1vkT3N0SAABWu8nO6B
cts1JhyXsPdHxQna38nPmHVa4MxZ3VIoJQSP42Sip4PHaT+PYw3BrKviMrkco3IEzCaCsjS5rEs4
SOzoVqJH0dxeO69iyuYt3YkektfBEC9LLu+T1sKP9SmqfFZQO0aXOUt8B8VTN+cI4tuJ0bH/UbVH
sRljBA/Pf3mUvuTcWs29u1fZFuCOybTykeYE6IwO5WLeM7Iz4a+UWrj2ot2NAhayZhYZeL9z5C/E
/LTcMmqBsXuTWdgKk5DQkyHDREM7Fy6Ob3nCnvU5vd0VOgOL72AtzawCyKQF7acGmHmQgB5JnXAC
Iij/jz2TahrDT6Shbr0GanbuODpY9m8yGPvkqpwJOClnKjaqNG+9Us3RCJR8cRiPmcEJiIKFU8mt
PZOsWzmReq1j8dCH/ylFrRTPgQX/CyUgXHhN4etavfs77ljtO8yScnFp14vMcWqUZ0UM8JZ2VotF
UDNksnTDpYANQ50SHAGBae1YhV97hBJM1iep62X0OQwHDCEkhoWV79+ti3JwJ2GzEPcKYYa4ORap
HIIEJ7+zp1+3cX1N+JPBDZZx1/ZrqPY2KwgOgYvrlF4JOWQSFNJTCPgBRF3Y5cuOLEI6jLt6HK8P
rsn7onJn4MaSRBuTphZGLTZRjNk0J1dKQspo69p7tem8zA3sBgTRL4Nh+wWwtNbnZBtyF1KaUvo0
iiNMckarIKkBiWyjC7eR0t+bHgK9WekxDZsotzlauah3+ZtXBU9jBNrTko5AZuD939Andtj7pXI1
pGLSNgziNiI/1PcL5YMOJcpSdqmdq9jkzUgFNw9GQZUy27BRRRLFamfwY1KnmmUr9UMOiDpIvDR8
fWlIAGI7RlFjrzgg+QgOb0vMbGoX0jtrnGsxY+mh0fUq/FF2z4Jjwq8BvzwEBAlP32qBAoh8MvPE
uz3E7eiQqULpp5Z4ndNfDV3eYxjrPuUxFnlAC5AyVvWkXhzAWUwZsGyTY/rQ56I1CBNk7IR5HI5u
KY+iKUvKTgGadHkdBiaq72PCD3FKwJgfA3LbfBF2Zb4ZPdhEB3tZX2muOBiJ6yDpXocv7cteingy
AvDvGuYDvHo/JKakyeqstdvg6vIU25kIWl8D8ZHAJd6EDp7QE5/L6JA6IwwpcJ7zzSECHPVESgVU
vvKESkrsCZEXoY5V0oU63UXP5GFM8rgM1A47uaBXzD49pZ/mOZg67VC599kj2e4FQgaA3jrwKlwv
B4ifLKzD7bYKvtDhoVVfuh1QTnvy/J10oucyXcV3+Qa4iKuvGK/MKSi0m+Xz6gXl53R8+tNiPsL7
xkk5ua5mwvVKUDL8vrR6rDwAo8n0kCnUFBFpIezLjUxAps1MZspy/t9pYs/x5w5PEurVq/baO/us
xcXMqpqfotNNiztKNbi1MapQkR4JXd3UjKkiYLpFcXv5VCuG+3kwg0ww4hOsPerZcsQ5X8mNbZlU
69ElI4piRLX8HDG1St2ywhcAKfUG6QCHkdiBlvjJUkA8IFA7YsqBUkpgKTgtxGd8vZN63LWLl38O
7Zwu3BmJamC0ehBCub0h+svWyRSCYR/9SPXcUI/xfRSUeDOWOcWa9fO8Z3Uo0EM/KDIPoHyIDpY2
ne/npuh31WI1tRJRMg99YeGlv9uZczL3NdiJ8tQuhmbZZ8jcTJ9TMv9I9LuALcIQCy6rpgLOpTqs
tP/dkXXCgeHRSQFARPQhrFwioDdJwuijG9CACvjjN5wGC4lLR3diVGGTcosO5/0JQtVF6tIDkoha
2knKEszYE0klMHcy1nJKFwTRF+QUSBvVBSh33y37AtX0vJxm9tAeMwGyHRlsfLJnj7SEWiCTKBnb
jM/ph1I+k88fiIqhuxufkOD3+eMzUEijXgTK0qH9oU/4FToY85lalwhoyMFt6nvDmDssFeeE19SE
Pp+a0w6yu+vkZ3UobSFf311XCeqNrY0GtkAu2IPpYHmUYcbi4pex2JReQr3DG6Jho1k0VrxI9+h8
6HWp4QM0sotopL9OvGIeHewE82GceZq1HchoNNqqpmxE4dYoeGaEUDZWNAQZBcQtal1gWX5+sCxv
D41QQhN55jUhDSB0D/cuxi5+U7EPZ75bMnzCN/vT5E0MFB5MPxIXkQWcFXMZcwsZgD0a8KVtWujo
n7WjjHm26D103Z6xXd3cZCptLIKVPwbb9vRm6SYicKCqG1MYrqymfHBhbqPnFqYYWKZkefj3w1qq
eC/ckgHIHGy1GoKxgBk/2KTvwdQTgmfwKddgh1/7JH7TonftL2wEyrzsVfx1QFPmKn9ZkWy3HIxW
EVi+sUchjjSGZ2wXi2MqckJodBMn5VW8md6TCl4sYeFrletj+3WYE3lIGSo0fIsPG0LpkJHa09yD
JYAlw4i9FurDeIWbGUostEATy4NzxHe6jIp7aiXL8lW/5SK2fqIc49cNDh4qOeazD7koFK1nqrhj
2xn5uuiOMJIfjbYf2BWUX5MwWU9FwURNigThg3tp/nkDQLVdGKdo2BfELF8FR3BsOAXJyFKQBPR6
pwX25zepANW0YCBxQiRd4MTJd4dhzGPzAqVAcJ5ctDZPqOSzh/Op62vTC6piYhJa6zAr8qD74kV3
zG3LWq3UfsOGNNcnxHcxMwqn2Cf7TGJnuVm/bAROBoagZ8oa3ns0jKcg5imGzzzrbBmWDTAmxCvT
5zKcnas/Y2GXyQpLLqKFDHTLUeZgbp4aoxsqWIENW2ZJdr7pKQYzNkU7NS6rKAF95/rt01u49rL2
O7corEtBVqFOJpZjyQmSfwOOwmKkkFUz2gBiSSlb7PdCjPEUi7RR+WCmX7uqlttJjOqMHbWycOlw
sMGDaiQ+36QyldfUA1HYWj6d6+VhSTiNxcSi7jFHQBwF3v5EDl1VBAHTfzTwhV1iF7SuSPL6VO9o
birehlgQG1WmijuvKqKNschy0NzwmRY6HS1/tw0khQnJqXgJi0Hlzt1dWuyE9wPI0pPMVpbxiB9j
drJ3MBO8tI6PHoZ4SMjzuGKkN8ocjbeBFOOez+VRn3bkVyME3tRQtsO2uZcSsF/mXiBhyms6znpM
nYdLnNU1vQEadqKMP90RoXDiFWaO1jGBqIH8eURsHBAxeXvoKFOltHcJbqjeoLaF+K0yI+vSbN8T
twiVKNwwHzixux8JmBhDI5u2sN57EKbVrddiWBbhZ9UAOL8gTW02UgvELPQTrFCPm+URRqgx8LVW
CvIC+JYgf6kCoyo1IIT0mgEmQwEtBUB/OB8WDyTZzurjSh5miO/+5SLZ+s+bkLW1DHfo7SF6WYbp
HOWSxQBbBcLNQrqN6g36OIZjC6ggKIk48wzQJtzrC4npQq8GHHPQWZEq9VmqoK0HV+OdwhvutSND
1A/eizvAUSQzkbzWP6SpWt8Pd+OK7k/gIeCpu4wrwjbc1TmyK4LevZ8becGRe2vEENqUIZg34tRS
KB4EkQ0bZtSexzGQqP1/8GN2gv4jnRxQoWPqIarXlNAUNmHApkUstN/3Hx67oDePyTvoWbVPGdGc
Y7cdKmHY1K373P0EX1e4v20DcpLeBdIGqYnwu9DOBkpsTGNbjaiZfXuO9mpl1h5vnmgmWsYFkyue
uyDOui/UxvD4KKITMpmGbexaFLP//iZYO1BoptuWj0ws6Eln5hE4dk04ezD6fYTKNeRJ45QirvF0
8Qry/UxlkwJngMSYYMl/3gfRBUhgpDksQaIw6d0P0TW/0l57mANxwhGwl0fNlq/saC5cxgTC5DTV
B/4D7BugUYBm/ObN6ObzQzKfMUaGdOHt/JtiZutRTMpz8NeSGc4/3SSWDzFD8MPOSMJ/ItEihKSW
BKXnylNy692w3APpfRSVx3vFkD5JPB3sQ47KsXkutPNyUNqUF1NmQ0MxO/TB2lHUd++8s963DQYt
mnPIDZlaGK+fD6G0nRE5APJKSTD58mhLuj77gxNuZcPo7fstGkA21r1lSu/Ob9z4dkOm7MLNnsO4
lTK8nx6KmlKnexlaPIPVFz4CZVgqdQ2+yiJS2UR6yrQ1SnVtJi/d/iK6L1170/LfT2nA2oepp0n1
9tgUXqtrUiRsb4FUYvxhgGykMchOhwo3vT/70ENqQwg2hFW1M6Afm6GGda4Ucu5n6G4vBpA01jxk
bwYiyTu/oeiR5ZPdWEM7vBtsxe7nW1KdmHyONMYGPeYiZx0ZhmvDjfybBG8kVp+l8QhNp1LMZBNe
6i0B1tTKKm/PQpxO91EElctpYbiQP87RC5uelKZRYH/b//AITITd1Jrw/a0ib2u5IBS2ppXz6eP5
Ly3/PcNhyRg6fyyc0fr50oAREILLfsRaXtflF9pV+7vi+L4K8cTdHx8s/OKvDm+dwaLhwlo08LmW
g5u3ZRDRuCCAa+KHK+K4J5HX7jV7Safhf/QwN3afqAmYobBYvorpkYil0Y2FdMKEDzJpneQlRTiv
uBda9tU/ssPDKTdudF3XizY1qvO+X1k/vgMiej5EVsdSpPT6fLUo/9AYXvBZS1A4Oe0kkzTZG2Tk
ND30wiV6D26IYtwHnLDYSceX32wNKHDdoo7rsRM8obLI84t/S74Ezkym28z3IketJBooiCGCOuqT
Lbjz82kGNjVfPpE6Tpga8GaB9DkvxqbFIBoMwmnzwxOzIdzuNGVDNY4K1XiXEoeOwHOQSbOItPB9
IMOyNOVSwQndkJQEBslxI++QSQ19S+nJQY2+BtNo/3w/Q+4hkk9rqebh/dgs/yrfw1u0SxVDhePq
m6X6VM7UTIWZpApOt2Fhxh4DhEumTt626jlS1dfYYWlfYY2QL+oM6anXlP5vOP+zqy2jBcY0p7vk
mtP/Lg/20ei3KfdllYfd/hulR/qRnzjPNTfhw0FMsKoRf5SJYqPMmrb5HWVa5Js2vMD5moTY9dvs
5jM4+K+t7b6COYM/1AR6eNiXMb66gvbDMtSidU9+VbB/Z6X8SPAaGSnnpZT4oJBPIJeg/myintW3
Kwht81FVxEa2VH+eBV7+m+GSRbF0WLBt6qDU6LhuFCW+XK0BAXTW+pdx+594q8JLZh9SmpbUNT4M
/HY9or2p15vAR4SzUxzV9ZdMCOkU45AQjdJSwo0AQ8gfnUW5kdfOGxxCacCkzQR86Jrf+yR0Ghtu
m6u3x5yL6QM3ErbG02PUNWjqeT/YVwlP/8pxB7spgjOjuld6iD1qv8LRyvnR+PsyY/N0CMjYnrOy
bElzWU4YAbEA+kXmYBDoAKOo/WBZAY5DRBdHx4EZa5MuU16xIKDVbfSGFNi9vlamqVM5M0qM6ikb
dkIlu8/KniF4GGWJvukq6/EjuNntfSnCGs4M7fxO85qSqi2glYQAn6FjxKhfn9jg/eJdGiCc8q8V
0fMI0Pdg0m/0bXwMY+oAl8r78AoOSFgQHOKmXzWTm76qY8jzkvbTE14XEO6jZNCDRahsQAYvpRo/
YbZu/55sAgbullxgz8ueXVVXsGvkC/4bWj0ycPnsW8NgoL7Oeljx1UoH4psSj2+qGbYMQ8Sur6k7
ZiYtxpZ2YxLlO/ApnILYUSskYygmt0JNmbSVsKxLg+tW6qGs92iApbdhOoZoOfsHF1zPX8uKBK90
QCcqxSFUd9ON8VnhGSXoKbDmUg/1m59wetHqBXxegVBTkXWfsG/MRBLkpF1a9nHx2ZVQ2Cp75110
sL4f5IvBNMQBmkrWMyj3VvlwaNJSPVVaA0yS+LA2u+SJfDSA9OYenoUdFITqcLjUh8y2axOoa1Td
vNBksFq+3a9oLMxgOX8lleVrbTPnCKOQhyVrz7Gl+Qv49qMz4cT8fFUZd4ncs4XCco4CGGB+DBsB
hVs1Oi14Y9K/IJgU8dnT9/4rbsYajAlGujncTLzy1jFbICmt/UASlpIJXC3dB939Fg3yH0NnVMUX
LS07uGyq7+3cxinPM80daEgqoafzJeUBEeoqVGoi9vgmoMSuPyPNPXxxqF3GoIufV6wJmJZ3k6eY
zKyYe/7zwOPW2lj+njvVM//ZeathPAQBn6zqnIBvb/RzwCxdc6ryvnJwfAUr5sv7DLMhHN08l+3H
SBZjXS0axG9O3heyUzfqHBAiVreWLNvqsKG6asOGd/UQQXRIvGlWUPzD7USPSEwQNjAJB5YAuBng
a/bUh8i6/NCO4mWQQp66OsQQiZTHsxTfPXx80Ge+BDx/I5inoINewOU4u+azNWTls89/kMr9db6X
hO0qHMnswwEm5ZBSEMwJyiHaZWifsHHgiCmMNocabb+bPerAmyi8xzqWIBw3GjAlFIwPx/HlOV6G
hM0+yB9Lucf2ArspBR9aqriiLFVIjFbS75qqSfXAa2R34tv84VOhxwqHup8MBJeVoIb40aisAh9q
QJ0pjV5oVhQAoGU/5Zf+zkPqYECD6VwfpZx5zyIR7xFBvdvWyn/X2qHBP4ZhEqWpFDy3Z7WqFpH1
J+aBBU6DzZscHISz15VKDxb5TfTZvGA0MyQ0/sLnWSFtXWcdWiItqF/MU/tKMni8fTeDlH2LEdhX
USzVWiwpib3x+4NMTuBvpvucds4wF+4pMvRGY95Yo46Mc/zR2dJi7XnZmFzB6RkjH3K03KdZ9v56
FiWCUnmLYbQhxGEGXtSZVkkQcP7VFw0MP/AYc0vyYMziwuxNgJfCP5OTYM8R328rOpHKiGTu+6vM
VxxH3lfoa4+d2Vd4FFVgxVqeFwm39xm52bNnCPgLw5ElIUjBtzXRs2Ym6gmzo8fjIRkGHWcV9xL2
TM5cM3b2qMwnWs206uC750c980JGlgLMMccyHGn5M6XepDdLYBfsm7niezn0S482uAkozWW7k0vQ
NjkDoii3oqnE48xnwLPpiVvO40NLDgux1EBoHiXp7F52OG+wtp5qo2Eb1RZhmj0pEOsUdqmX3+K0
t1pUEd5/L935aLAkVN0NPOeQsv2+eKwD7u6jw9LfngfHeAaatzr00Ic+OMRdcpfKz53RlJ+g8pRd
iPRe8TQ+j05gEFqH8YYTl0xA39gi6ljfWzuOsuUxnhooVAanR7zuVJOdiop5pPbuI/HTWwyIzEyJ
8hw5Ep8tdxl7Pfft/TBsW0qBVnn5mEmHzTYODZD25nH+Zk3iV1dAJgKJWFuNmp+99MzkqVpTvbHx
6Lm26yq4fZQXP8uyfmzRM27FY2+c3hGY8MrtRkYoHdsSZDJKTwYpKHFxNgFTSefcXk404BUmJlb7
2DTEZ/8Y49oAwShlu397Vf3DNsfEMHYp9fY8eKBnJTSjsP+nzuVo48uWOP/RxACXvWfGApOf0FvN
ilr5hzUxOXX7BR9xpY+tVGDEBSPTyPrcy3OJhaa+MWij1Hr8Q14MCNOenw7wNz8AKRY7PZ3Ovr4E
yM0bfKYRaDUVgssfbubQFG1vjVmY5GAyM86lmrbTTCC4tmbxRfZdJgXEPC+4eYiNBnUWtZlhp9Ty
0Bz6HmPcJzvmqa/SKrNk7DGSl2jMv1s8QLwPYhLs0MWtXuAY32gBydsKv6dAInyHJ/1/f8c0UZVE
GnwR62I6tIImSsNCysVRtahMQUzSr8dFLWElyOAoPVnhl7NPRgfcp1c68zGdVgHNwc6jPFSR5aHI
iUmvuHe7GQ0UUL0p/Q7pEc1wkQRLolL9p4VvD8Gb/OMLmiwvDqEj5R5uber9EHuvpApH/QxSnFX1
VZTHcIRhbEwCi9TZu4Igxp1UoPWRej9rUzCPYN2CsbsTEgkSjHTTSh48XOATqBFoPzPBHyxiq+s9
GVBQH00pJrCYkbJ4VB1oXoi4IqLxavpXTkMihbnhnlMRDnqrLM2rOfbgvEtTbTrJcEUNVbZIdjGJ
wrM/ZSHEbr4iUW2sbKkyIQDGKj6PglXr6bwErDUzluihvWD6ibTO+87Y+NSL3X0clZ3rJx5WOaZa
2P6l7scPS5gnoi7jrURN1jRQbN4OkmCAQYOxVstRrAb3h8hKpWgg415bz7oJj/omYReeo6OrwENi
CyxMo29q5g7KTbHvE8ofL/2HonoB9lxIKeZEmw8FVwRUoGfIfG/AF7PbGPAJ9m5F/Ndzmn4FyczO
vxWH1naPvgTbkI/Fzn6en6W1SLhT4u9ENyEu2woMvjju/Egsj/8SzUhVTz8PAiFsT4xqnN1unqA2
HqSYnfCAjsmiNqAk5dTXqObZtGlM8VSXdpmL5DawC6aG8xDbjn0DfgDAb81+7EizJv4KuWga1VG5
tmP/v39cDoTHxN90At9nmUn5UluXhdtmoqICO1Xu/+7RTgms2S6vWqPWvP84Yd02w+QRt/yYC+KJ
LTOV+16imPtlmhb9Q47brTWHI03Wv8NDCtjwflE3Ew4l/NKx0ZNS35xv95IXwiG+GIiUmT4ebCxJ
03pnSsgjFOC8CTTDrsIoEtMaV0WYNJ11h775ncNhmggdm2zlEXTGSsWZ8tM+3lGZculrEeDAiMtr
ogMvaI4PnZPjJr85b13awR3lDBqkOgXVPVXDedOdUhN0/HPttR5N3+goykXfszMaCMzVTZNzHTSx
KiCM6Da4i/i8EviEFdHf9WiEUusmtU/1tNKSGuBuxRynHUnQP9vlvf49ORDqsCiPayxCV3lEEMcd
vF7jC99vl6x7CdKEzd2Joe6obPAF1rgRsFHhDUgZktKoJnJO95erRSlNcubHSTw8oxCZfnf0wsJF
Xy4L+VQFZU6V2OykvdIYTHhwUl0j+1MZrlLSb+i3RlN2kMm4d+E5/TGKy/Pt7Mc/aAAUTIL4T9lo
BcIPJhtQUSL6pcDc30M45simx1U/T5gIGnM82iCX7I3LNxf0EQvkQt0rk1UV8e2XIaGnnChc1wNl
4s1VsKUDoPg6x8sRAQOskaobz/JEMTwZfYoRk4H85FLdBZKbpISjkSq1RCkcmXnfOnEDUjeWZHig
3cAJSdtaHODgJcNnB/+VgYu+nmjN09aqYYmHtnA5ITURBVGsC4VeXo0S26/G9g7oJsBB0xse7pFN
FyNDmaxklHU8jd9dWdCOESDhvzGhVlOuoTQB2U3W0cpT85WcJ271+FSwIqJB5ZrWPJ7ZDU92J1UX
nVA6VjsMyXJvPQ05Z1pzZwso71MrTMwV2jbBh6NMWWq7FcNd2augCRMOYwDZ3xGKdak7p3V9uYn8
gehBcbwG8SDLU2C7vvwoDtlIRkq60f+DkbH9+nDXR+3aAmH1MiF+Vh+9YX+Je0//hWLu+66u+N7y
/ewgVqVTYm/qrYAL7kSJgSuumEVrbCEVURlit5qywKXTyF3Z+wIO3nVQ+F/rST+WeuiOl5UIazOp
INLd5pQIpZw5a/AWZXJbf1XpOE0ndUYZBy0AXP+y2wAD3inFFk/30yaQg+q0hGAM9pKod/bG7Byt
pH/XJmNL/Bt6B2oQp8ldxp5WiocFy7IWQ23XgRyU/ZCnpDgdOwDC43Utums6YNNKkoHyP+eD6iR7
wlS/gl4zalODNqgn0IpJurDdFFv+c6vlbgJnFsZgbnGYzeyzY/gjFRVQ6ZTcape9AQxSCZIYbbai
jeI98ms0yYJIfESZApaIzeBxYHyb0VX1v8WxWBmHf3OEby+hSaGvCA8aDyn79kEpsaCmyXzXVS5t
UESHlF/bQ356Nu3APTSyMb+SRRhQU0SV0NEIGon9IJkPEyJ7A77+jQ1j20PlmY6bh2SXcgOHpGV7
nG7kNNCs5nXRX+slQJjpYIw9ltwcAEASJJCfDO0BlMcYYm4LB5MdY/myMwWRqzyopCg8J9j2oDQz
ARNi0hpTCuEm20160+MA6KLeqYp4zAwLrZqGEWwXLbIMQpkVZSGmYg71vg2Y8lmiCQX8BvFu6de3
FAgQI0xOmOs5VTfLGHcx2wik8L/u+dyoKq4vDHZWEBLbai3NTrxS/aMEEYtm8+fwsObShpDZtbyP
EBCWQWOkfARrisd2WRpDXcTDsHOJAQDrb9gKHdVu0fJ6/mLK+1ufhSQdR+CwuQlaDmpsfywvSlGG
JUs8RKl2NWU872MaswmsMkZ4SfXnS5pYVIIUjIXxg3MaJyqHL2wEAVcG/TL84kXsT81ttRPkmEh7
+efquV0vjURvPCUhHvSRd0es4LMXHhm/k0DRWW0zGvf+TlWtauMOB1Tr9BUvu6zJCcqy2M2dIm47
JipSP68sgl+lPEIpQZz1Ksc06FkZwTzt6K++dOhJk135CJUWxeHWA8dE+v3nCWWUoM/lGuw7EXLt
0m2i9XOd6HU17K4japxqEN+Q1OWBwQ04XeNh23jHqCOU0iDY/uOPZL9TLedr8iwBC628VfdjHiir
m22kVs6+v2Nxqj/cSKF+eygG9PULt/7sugrQOWQW3G6w73NOhvRbFZaDTWesrTV7N/yBPb0XOk1e
rtKGXr/IDvGyWhjSqh9yTQ8vtJZi+xupSd0rxzWdrJnGeeCJ2elAB4FqNbwdvv3PRuzaKqJXYhTc
kdAlQk41GXVWAZjkSKlRY/xjzhlIZsSTmOplU2SxEOwWXL5ItNqYDCP/bTT+neJaf1ggc1gHAZnW
YYkTIwHPOOnrzMPEyOCcwpGxUE7G8xuP12RZsQqrWRb4jtd9KWTouo5xGmTuXCN6gX+a2u7NIPHD
VZW9sl6wgpaf5ZCajhDEZ0Ly7l/oWBeQJQK6Ad3SG9VVROOZg1gdtzuQYey96O3vdr4fw5FGVsft
IPcJb5cIFZW4SP1Y3OOGpepEk5YAXHdIkm6Km56j2KqxoKrhAaMgMEiBB98rVBMA/j8YeUE3LOK8
C8RFvl3J6k4ZhWdPlP6cE44CEEAqNXbR2bDIKc7nk3Df+v5aDVzBPOtGwHA8JKrlbumF8EPyb5DZ
YcVR6PJrVb967y+fqvaT5Z1RG9H1arD8akEi/UvzUzImvw5d3AhK10QjKByz8BFPXKoIJHTEMhse
82pv3xi+uFf9LhzcMeFX9dboU2EISZJj1wfMgIetMwfnbyigsI+E3tOj7F7IO2eOhv8v9NJVY/mV
Yt4aalRfQ8LqQFQLcmA88IBnPYTFvVFe1ZaSTa30Fx1CA7qXJEuPCfJ/TuvY7ThPjZ0cIbYf4Vk1
UwsOrcsL0HHZGk4f0Afs2hr6U4yrrB4G/gkzj/t3kkUh7Gno3hQCPB7PEFtoWTqgYVghasdp+jFk
o8sfyK5CXcaEQIHiqvcUzOeD5rn3AtEHyrCqk2Alb05nVLnHXoayJCadHTWeaeEKOlUZ+stqBAUX
JrYvhgNNbO6R/cZNZ2o2zE7njU6TAIsHc8lP5A9ZIqfaMR8oDnlXF8M9XhXFkOa8wxfFUMHenoal
NntQWP040n62Dy7ycdD9egK+gi1XzLnCGc0L5pgKhKL7F/XNos/JwUYrcFM2x37ZSOrBZrW/4Tpp
INMuVTBZ+W63OmN2PdBHPJB7uu81EYLclS7htsZLD79EGwKMX/H0odSD+/k7fRYPu7IvjSVzAqZ/
a/Db2zxWSu8GRqJwZRA/e/BK/vph2pxAca4YWPiFetg7Sb4zKKzVYSFwNZbXqiIVjt4bW2OtPHn9
kvDjmG5O5AkLujguOXe6aPhFwvdkKP2ydEpk67x7aLZvwmy/CyGxWp2GI7Po+xzLQ0CPFAa/Lu/M
7NyAsGBlezdfq+z0OmLTe89iScZkcvNDfsvHON6v274agvZi0uj7PC9Z7NGoDI0yo4M/8AYp4Kvu
Z3LOEJlf7Df0d8zDAgNbX1Mr1NWPzeSdIpjBLsQHvgmwviDHNdLX3vNlOII3Mb6vX5DgAnuZ+0o9
nXTDEja7Guvwa4H1dR4UyuVdC6QgvUN5ax3c/faqbWCAP0HUZ94m3u8QwbyJRNhVlJwS37a/jWxK
zEObl+FxRRgFOMieaQkKUvEQFh+afuj1dVzJtMiBoFNfjJlNvun1gRrieBqK1bEZTSrfbnXI9nH4
JzXtLc7fdqDWWNKA7ObvWdhGNyP86qmtO933qXioqCtRpy2FU0mgsFopoJ1lxP76hQ8IBBEhMaq0
MSkuyEM8hsR3mYCepavhIDRjHFXpCRE0iBe+JYi0szyp315ri72g4RupNFclhHN5gB56dHzPmGcG
Fp5W1iNSuHtjHQ7jqkaXudgmW0/YgpkYtmn8/AtgKUCZnOmfvzBLbaltFqhiVRth8lBb5uK0nMsP
+6NP23rOK3KiYms0BbPwOEzmvJUVgdfkX7y9DD0JzeODdwUb67KaeDqYZJ8txGaayVEFVWB7twLu
Ts4Vn/jhrbWayeYeLanST5EKA24Vixmq7YYaIxcZcyjj5u55TzHvMEkuNQYOPV/GeUpdtWvh5+RA
Bgwkj7i3xuprLKH712s3yBGRmIABXMxJbCVwtQhuDPWk/FoYAUjAhM7sO/ir/v9hsXgDAOwcdbJF
AdbeOKh8I/ZMjQWiyWAUNBr3MWcAf4Q/uGavVelg1rxkhZiO2hPqQIyHp2cJ0ydliXCBxM+FsQKf
qe14LU58av/hDDXlA1+iPKhbpMvQZLEXZW6XuxOGTceVqHFR6vXx+8KN7XI9Zyhd/RBcfrKCtd2B
+VRmitXutvoqjcH1ZVU1Jxivj+xG5KZgzsabHG9o8I17sH8L6tW5TXrbneimAXOnJ6J0YH/BBM1w
RKURpwcJqS1O4jOiKlrz7Sr8f9RxYUVYc5GZcRTW1SUyeNnxUotXyG6q6m0OBtAvKFfva2H+h69K
obYGjbAQxT2sjYusZYKnsekUE9Ygj9EwbGhj7bfMZSlBu7JMxv/pruLoxMwGHnOnk9eafSvp8dbL
gmx4Dhp0xqbcxYHThuWf9d4a84GiQG5Y/SuGeeUu8B1tntF2qk5tukJ/c5J2vyJMOQT7UPDboGc4
NhqTJXAjmaJmQ0SB5fYdF+Digrw41uauVo6lxRNfYpNRPtuYscracy7VU4IsRNEOLcWXHetMtix8
MCRqMiB7xfrNO/nUiMmlPkJoUI/ZXbewxF6/2rFqy5H3XVT0jCuVqw0tM0ZiEJRfLaFQoaZeLzDA
NxUMskqG+OdmV2RtxdMs3CvciAk0vForn4p/qTt9vqB/q7JviSt3Wm0Lrfp7UNQzedbmruzfUPr4
OVenzo0HAoBgWfNwO9V27jbLF4L26m9n+r+GFa5yq4Dv9ViDY2Nfxyy4V+9kEK64QYdZxFmrq1Rq
YH6hibQ63j6c4qMuMXoXYr/9IAys/37a4h6EpByxQJkCfhVHKGP8pICNotrOeU5I6y3UebTG08BM
qBXZjzqTYiVfYe125O4M18W1ThVTouEoS0yxwbpF3p6EsDW51ufZV0pbyRxeZtn3WM6LZsvPcpXf
cEMU7Vqi9Rld+k2+bJ6eFdgil9bmQJRVHW3oCU/aSKwX0O+uGmmwOZJ2m0UfrH5Gs2Pxou76Xks2
/ebhpk/KoL2EZODgvGbEIzm78zdMj1p8Js7U7evEx2DZVlVpVRoYZAvDJr7TWnWekxKq4hfUgSQq
Fr+W6oWy6yJ1TvlTfQlTq+nHEQedIEZuRtK4cXsCmjIUYXfCzd4f3fG3CKeOnNKiElOlIT77LWH6
8Jgiptr1ZQM8OS2xswTMH4ntor5GpcnrVzUcIuKup9hVhOxnAFpAZr1SBjirrSnrmqRIM/FXdErl
9IiYPowls9jBaClEldgsSkCI3o8YCiqZ3AYnpHvbtNmvfiEfeWerIFPl0x5ow2Xvts9kF0mHnXZY
ITYU9qLNOE9mZnbXgiXZpEAE1wDvqHIyJz9CWW31LpiHErdrHuPQ+a6C0w7aYSDyzfyyjpI1CE3J
dZbfOqJrk9oP7NqqObcz7QN9bUNBmq1UhE/6ImC5pJeyEfd9Q/ecQPSRBx0HiM6bL9nEIc4+sIFI
Ol1C2y53NdiYkW74JNH4JT2JT106D1SACl+RbQSf4u0PZMG47I9RKhEp3S+C4Ny0F09MwuBme52y
57DX3aN6u8ZcSV3p4ATjEJzyYb6laVrjtUgR1z96dzlLN6xv0T2rS/OqL9wSxwE+/siUCG0FHn1N
PCyOv82eMibZv74uh3IBx01uFo+qgVI9gOZsedSCl5cGn5CaVjp1U4Ux7+i6AJS7hAnHYlHg10xx
UBjUdRZcVAtQ1c0XDZdRhi5U1vlJgzjFgP5HvmXEI/aLrP3cHmln/E4wNh4ZfD07u1UBpGrF2/5T
CRN2YKvWhbgTsF7iOTYtGKfqtrIcsiqwR2+6aVMNet9NeC+vjulMMnlRQfiucX1J0CF2oJ/ZC8Hr
ARBwkwp+37hOQj1hMXILZTsR51NSLwLCoY1X3wxQJfi9Y4v6zCtqo1cbCgLpXdU6iiOD50a13Guh
6w/n4yAcsGmZbCIMIpmpuVu2H5DAUvz3qcZDfNshiQ7ZCkulRTLbrmfAoQfCJLPfO8DtXVmAKpTd
Begy7p7FqocLygFtQZsYEQaKLAKkYbPcyk7uChvA7MUhOKMpNhC1fEHNY0+xLfZqcI2lcHj+O41Y
JDjvR/99WQd2duhG4CeE1KiAx86iP1M4D6cd0OgwagNkymAT4DC55DofzY5b/Gj0tETmQ7+4QGlo
jS8Si9UWjXUGqrRbn9lVMjmYvIbTI+0QS8+JQkR6PY0R4MhvBACglXqY6ly1xKdalZ6bAtBcomxZ
um1InNbmpJbUMZJJAFhedbqpyx11t4CaHI0vhcdyMfANerlUn4AY1XB6ebrVTFvYQf6WJktiZlaU
HrarPWsBugmYvoDbROBP2YPbV5NcDNeXUQ+2ddRB8e4GxI3tWe5tJlVvnaEJrNkBFoRy8aWluL3Z
LyJZdyCeLD62EOsVxF4Oxlihkd2C9bS5Ol+9b3yLQ0583jQhmn+9hvRUolu+i2imibB6iOHr+ZBa
a9kWpIDI188gUHBV0DLeOmKQmfVi4T6l+4iJ/Tq+Si0giNg6Xi7Ly8m4j+7D30PR5ickTH8A+zDQ
iD3wjYOlQGDb4mssZgjivgdgBaWvPR7V699qz1GhUyeO99nsDVLors59mSiKkrN20gTBEVsoT25Y
JEVUccZpduMeY+Y09nUVpABx/FfhHlbuPLdVstkWCSdNv1pOkpxngCdBixHjoPLcyJqsaOG40DYE
SN7WZ1jGcTZt3YFsI4YZad5r5ahPOx4zcKSQ0MVYJUUljMnXeaBt4XqjJnQaKr24OHte/VzrQ8E+
Wwki6yP29gNAgGIUruhfflGLmwr8L5m3WilbiWM8mMFlKmH9l4ckdlO9+jzs2I9uoOm2QGMnCTmv
JiPWbhd5qGamFYbtJhoM7RIfvgo2VLf2kQ5zrKiydDFozJM2TDfTSoUAJHhG0s1EgGGDHeRSYXhK
FweU2KxaZayCD8Z++m7bRpscW0kt7mzbAFF8efl4ydjs9J7QRtKKG9XOhGk857eVPBpimHxhwxHQ
gHnoeyL1fd+Cp9X54sDrc+QXThlEjzl39Ke4jOIe4VhgMusd+Wz3niA3zhDJBZFlgZ7o/nZIuXUF
uk8M0+fIWGDycCdjURCgpbVw9YmsIYSgOGcKrfDjAtSXDVhL+SoteqKKc6qA4QljS7sJLeARTF86
lkPPy47F5Dm3iQr9XYDOcffk+rDMQMzk4wmcShWlWKqcwTHqbFxPg3oaRjDowYDq12/Q8epMVFTe
TfU0rP2WBMX/SQ5MFkjV6NXnkJaVrC1PItUyzz7T7nUocWj/eBVnkldhr1oN4JUaKBafjRukUvBT
/vVl24fQQT1DK3e/+F9xiFxXx7paAuhRPvzC034eRpIRVTMNdlKvABfLKeIvs4DQZMGiRwYqcdYp
NgsXkhn5x2/FBMLqe/0uVOlvNTalzKt3F29VSuJ1nOvpv/tWg4WDPKUPgfS9F87L2C4cI9/+e+Cu
tYIaXFfIE6+U3TRelIY9VdONQu7DJrxmvhfmmSZC5jj3Fjcw7FIr7nWFcFi5yA2lA8/o1oTMFY08
GQkPbR4T/qhykngEIxW9ID21+pZTI1KTXv9QYj9y96Ugjn+Iq2zcq/z5Jr1JOWabCiCXXxnokkQm
xgcCci8f1r4byWSwVeI1buaQHpAemkITnaCHGro9OnEuBGizVF0aFQ0w6ZCDZcJ6ewuRg3lpUiDC
BZhwmyrxXmOQ3oMorbvDcezMDf9GWgwrs9qh8d2ezFOtn4ebLPK9gLrPM/WyEYcqvdt5gpcEYMlN
aVUIWGKGpuf7iW7NXOKvRmQg6kUgAvBrJTG7Sm2YUsEdkpZNCOOAxZs9Tv0RPhhiaUhwA1PQwlWW
QOdLQn0QWI72g8lLrP/A+xsu2fBKpZz7sIXU0XCGC/2+87t4G7N9HgSdwhArnNCiG7WXhz27EgzV
UIJop7Smfjx6IaJ0OYekrtJtnJmLm9P4Hw0sAWYcg/1Bmp8yZ3e3QsUg1LCo8OLrgFi/mtLQTZjY
uqdQk/XnsvdNPVb4rtDWpbAwFuTz/XmiynGr6MENJrM4dRlHT8JqBiW3DKaDKipwfv9xjboAtMrP
eKkH5eIbaypoPAuFZBEQOi9O7RqhcRah+TlNW83lBVeuSA1xP2tLTMpl7RdB11x0onFG/eJHOO5A
QLnJfg+4LxrlXSvooUcBfaZNMoOMnazc2/uu11loOs4+aODrftyEGjeXSHGWRcWjtTgY606Nup/a
n+UdZte/b0wOPK90oaoLmUG+sD2F0U0gvCLKU+x/21my5HmMDoN7zsOEFyhreIPbpRscYIrkxVj0
x0b3/DuAj6iARjHqnjBh5GVt4IhWG0RBmjyNSTegZNElxv2ZmL7hdnFgM8m6ipWbynNphoQJJV+D
Pz1CuzE3qb2UyEdrGwBK4ngayXl41YbWYJGfxgex6BxisWoP8vg5NKF/Bl6O05p+bjKEyuVKgNEb
vdeNJdSf4oQ+dxuCjDdueXEueUiTN8hCFSoreXRUY+M7D1TRsRrUhKcbPCF3d/ae2pmn+jQnNXOX
jRsOGxXsV4wRATErTdjlZ+NGSfeFNKdrh7btwpiUZhvnGnViFObOPiihYWc6+NHcuE918KRSl//G
ULmifHE0eWYykgkkfHe0YVSqSZCDIxtGJRGzvtiZnj1AIAyy6TQ1KKuJI8Df2w55y2+DlUhcX5Ze
f6qVyk0BVZSl3N709KBOQ1LzuABF4lMdm8qHhOYQJq5EtA8bwU4buXvMh/XzndoBKlxjdZ2zSOF1
bS5Zjvyem3cR/uIpBtSNz1384ayEZ2ZwnD6T3+fVm7YGZvIsunPjyx/b8x4Z+wLTO/NCUIRjoyUt
tuWDse8vfhRSdOVWevYT4y39vBJGbf/HkXfe016wXncfk6IUGCwM6cg1A+iTTMWM4Qnm/9VmXVsP
W4jbA9TAZNknX6y6FAPBYs/o0GvgDoQpwSPand5Sr8lZECh2LodHsFF7dEOIMrk+psoI1dhcr3Qr
NUGeFYzoVhr508q+sEZfRvYLEp9/LoJPEIlNMzYJ84ZGbsf5ax3fvHqgG8mHhbZ0bmoyk0RaxnAq
WXFwHn/aQjDoJyO+orNS2whG1XWoZ0jZXQZgVBQeG+4KiAdiQgDSd/qoZbT8F8G4JROAr0I20oJh
fpZKhJmn3JyZ/JxitczkteHAYNP2Fw+vy1N3Y0nlf0JdDXDNclq8Ppe3P2ozNF7GrV1LZIYUBSfm
OHG7PdkgNPi2PERQkOUZdB2iJrLJ7bdNtdOuFFiWp7ASZeOlgtJEnn/Ps9lkb1Z0ytYn0b7UJfF7
M+gSrMjn94VeJr4rqRdkHYVeKGxzJ0G+ZWjsg9IqwirebiixSYgAvJ0EiGsvF92W7dHJvcmEhcjD
jOHZaqHOJUhkOzeNz1nlKyPuAr7kiJPMT75Mtj40WQBkEqpeEqMetr0kfRbajA7Lgk5fW/hUH2wd
i/axcAs1JRLSGLiXDlPdThSI5oF1AgGtEcvUl79dZ3191C9ZLjYeE8RRRw+LEFh2Yde/FSCABc1i
j8JQs+aS9hd0/CwpIdPkxcOg6uy1uwxqLsGUcqEBOA1PearstShzWBgfkZ37hLLkcAZqdLuH+jSF
RiCoOsYUdyuiLH4KXHC1I3u0r1O7OIYXeklb/Ozf+23RDmlqNYRmNc8YHO/Lu9S2KRbkpDILzAIT
zhIE0onBUpW0wG7N7NK2hlbsyRtj56oMSYxfv84MNX/zhjyhdLYKaQVOb5B72+ZOWquDLE7NbnWz
nlyK51xZ2Y6qSMLITOiutk534JfgPBlu9MtTl/j74RjPxdnS4ekzOEV0epaHmPczv5QqCDm0bHMa
Ze/hVofbqjfD406LI95HuLcUDVFReHOrRYwWd/eYUlyQZhd626OOO3u96FR9cYGH146g4mC9ggT/
9fsIHcBx2rA64gnZZ0PhIVfpjR6QbQBIX/Q1Rfq46M6lOktZQc+FkLpXp4IYrG0j6D3d8tIHNny0
Y8ywnrtwE9xbmegYlAG9yEBticOVAqewTlDy9orDEuwrUeqDuARRVPVn0Dm+kHrYsyUWRzXu1QBA
2GLATt9qjKaSSsZd5AMO4Npnqr25AM8V/+b7mxlK9GSGuyydxn/aptyQ6BEeTg0vWEBQTierK2F2
x5+BfUjwtWZDN5qrri8f6snh1MFHvjxQmgdmWTsVxBgvhsxPn4WhKqfIOG3qE4TT13kzCH0OCo8M
0OuZ6JaijFSEJuAqrx8k4LTOUqdV4x02u9e745EQoCB9Wz0oj3+9nEDuCBxXboYpTATjyU/hicvd
OHQ1Ah/rhBgAoendCDeoQy0fp0oBRDsedkpnoYJWkyuU6Y9IJF65IKrIDEdwXWQEFbIc9LSJ+Esx
CHQcFeCSjoMAsu2K0LKVFRIV7rAX9UlwVFVHIonijW0zS/wI6jwqlqMxy7kZKMr1McJheyMYgMkA
pHv5X8YmRw2LVB/y29FIv8in7pDm9q4pzhSxuOj02X39jiblwYGdJpnB4Fd60bTOkaj9kSMzjOlW
YQHhaku+09uBv+/CwwwAQd7brnG/Ttvl+3ayE5t5hcPy7WIHj8UXtNWCVZ9A6fW1G8lorvgfgl9U
yrj9N7z+3xz6Ne1kmB/onEzZrxVjhRAJgHW8+WLLs8Bs3HOtjhm/vRBQ8+u0VHLOmqj+0tADXplm
LyoUUMEniLJpDFyYff4IEsjXCtfkS9TO4fpWnFURMlwibL8kzlaycGIu4GtyxR2faVkteuRMW95V
uoQr/b9kHtttBkXp+nbidHYkjBtvDJOocgQux5otClWdh5mfQGFdLLdfK6pFTofLS35hd7XKPJeA
rCSD+Sm48uXfFDvmwOROFb3T63K5iN5iUrXikug/Q/khr4z5u2/GQdT6XIulIzxLjVgkcD/MrnBo
X+8nWEjPcQeULIaGkxYiOgQAJYLBlMDtyvNUPZhxxNDp0Tf/mauZXZ6bMIWBTmeZQnzPCq2V2BFm
ox7nqgOHqqTXfyjK+saAK20nSUOucIk5nL1y9DaBzS69tOLx4FPqpY9WcEjYgwfW4uQ4SqYjujCh
iYtrAhOBt4D8l6x/OwOrhzwY6aiszdOgmbOjho+PUDbDNVMbfKSLtni/j+XLIvn379WLz3EeI3Fp
TPv4W8FRC20HFTfiTKyy+2ijq9UVrSp81HnIMyGftKCBL5yfNnWunxSZff8/Xj4dwBBAg4xRJ4p6
TT4bwHcrvV4GH6Z1XFDAlrgADNjHrBA5mUkeibP+WLu8HPxxZr/GBgjmr488TwJDQ//NBugfduH6
KWXD9OeZWUHdaFSuHQE/SUmwQLyYCc8Q/HtJznfBeOkDtJSfBIJhxv1S0dwa+TmN+wH2fVP6wh4v
+oMpMXx6QSG0kDm8A9B4mtYTv0sbpZTxVwH82ah2yR5CbeUMdVXzawwrkhiPOPCxxMqy62CHuYyS
tAzGDhJGkrac7rqR/KG6m+7CxWe3EYvvP4iTieQwmQvpLfDwpmvfrZ4KvyO9Bm5dnPnbLWNlS+hg
ZPIjjYWxEMKtIoLel/QZDc+96uGiBvk4PiWPFOj1uJ+x8hny62g9BocYW2XUsuG+g7/wgR/mbawb
pYsXwcIbKzcGP9UHmnpCfu1e0b4nKuIU5ZASNb5eMXa7gygTE119X4pyuoOQWdngGd23xuJNowa8
AyjQW5uC3EyzLFSQIGVfCSrhMz/H4xzh64p6sEnNXFQBpj1WUh8UgFFgoVZ+qPWm3wmOd5MzeCSj
oAzjYN2JcePYiJmILzdeG2KdvOCce4UvOkos/R7Tt7MonjiLaTBRoQpxe6c/AX7NdRNfKctOLmPh
rQ+Ujza5DxdqzjJDJU/OFxx3Q/fVRO3IFWYlsIWir0zDaqPoIUdDOZntNHow21rtseNfGKoLm6gz
HEMZ9dDn5gOi9HoH7LYDHT/lLl1TvVTBP2HZdaC6G+7jvHgc08ai++V8XSXSKrRSaBrfkC/vBNNm
+bsT3dv2TpkV7i96YuK88/NgkjNfwuM5fSZuqo8vP2MlHnc5abEGZ9Bv1CHNZ6PTPZxwRTvCuQvV
BU6Pdc7zmdt4FCByG8b/dauDTvCNlKzyNsjiIXMHpHVP86EgR+Am+e0Dceu4QQ2J5Wt5e8+wSom0
pzuEO76/uBUGbgv6y9Nvz2u6m7hWXhRFVbP54kwHhMon6GuwZCRh6+YYVAz8R6/4dOw2gurryj5l
6rIJwFrrxNcTG09FDwVZ+5kf7Qidcy842bzf3fBvA/mclRPYDk0sd5CFB3wzvb8YzPSxBMXk7o0j
vfJR72xe/WmeUTu0fHJe6I1eL9RaeNNFX5LdRXOFKM5U60WrGE5on29FFiH562aa8dgXd5xrb5HR
WaAeZXNdMDpqot2o53xnLyHdYDtGp51MR8/wNG986Uk+Xb7vF1OPpS2NG++uLlpqDd0IeBG+bvmT
9AMDLYYoVxu/wKGAjuh/FtTwgO9TgmDyQDdodP7g84gR7mQweKO4BHNNLpPAvteQ84vMs+4XLKSz
Y5cuxcvo/3JLv6UjpUusoqfe+sqFQjHKhiU2t/eELmGaEltqkTjYIyAs5MwQK2i4NI4KsSpHju7U
UGfriLHjm5capxhTnu4cGFYAib2H3NooN0aOuqvwLJSrryKGJYFL2/fqzrqZ8CUJkk0IYJsBV/8C
s5vuR+xuzOxgTHlyJmdSVAIZKXTXs9yVUrE0MaiOKpsT2fMV5xvdkf19ZXtaG0UO50iCXcx2kVCp
+StTBqTCh4zyLhInkUdhD0reV0kshcSKxQZ8yXZZ+qRnQT89C7GRHBmQcm0Co+Q2ZyLhJcVbH8g7
F2IwWZw8pz1VxVSYgMtAro/0SBNEH9rseAhQq0uTbtJFMS23277TYmoxGxJ0dP+Au2qwY7EsOgPL
5Q3UpjubY7VLID0ly7vYD+WbZnq3Bp8MkF0OpZo7TrE2yIS7jcD6jpLMwuwWEoVylSrC4kj8F1Ap
ZVP6+f5WCrH7O+Jnw9kDbeqQlyENlcBwY+E3FpkaJhZl/nXRQvWH+uPdwZ7rcOheEFjIFDdfN8S9
syFSwmyxU7eSmaUCq/wGlbupDVa+rEuikpbciheCXoG5bybN6UQNNbw5ar8kUmK9Hnk2K5fNClFJ
FUO82A68TkE8ruKSq8Dw4v+x/7K8QbW8CXsFfZYr6XX52v7rvD3g9MQ2EUTA69tnpz69P91RYC2/
ZQPz8dPCoY33eFDF1IAj7HlINDyQNcElKGp8Tj8Wb91/ky7cQJXJXSAQGptK7Dkq5MQUZ5/9rS+T
2qD1PdsSYOeU5QwvDBF56H4+tde4RBB+o877tVn43JlK7dTdUA+iFEH+SCG4N0GpuUeFvFa2BLdp
HjwXf6ueo7nv7Dy5Bai0ccNWRQ//fPmupEW0s7VyY4p8VLIuKqmskNy0s6INMF3nUIqSCasjtyUH
WqnGI//jw80yBDMTjnzHxoc03a1wKbXLtUSVx6BzcVAmXFhoWpegcB/krJbfYf8EdLywF7Wjqj4H
gp4SogueI1QdqDC5nUcM6bry1+HKvVwSvu4nsp3S4x6glsJLCEQfIbH4uqzqO2UDfzD76IRHIiau
sWzGGuRDXKJrIzLoEb6OrvVGJatvRAkryka+tfRLKLe+8erBvZmlRpP/jSetfRaLq+u9jdNL5rkR
hgJSUBJyQbsyLiCCaEkpcQd/dadkRSeTrbISL4qmpuzPFj/q/WKzxMxsUfav7MFZV/DMoxyYaSsR
DSIqqdMOeJqEUHHOZbieA8iHo24v7rxB/ZngHIlTS9ORmo8y/2ZQRVQKlQtTGFDiwa53xUPA1WVR
OsaGGtr5SYlf6xriVZUAwjG65p9nq8iLGEFMlrUcqFTcU7h1O5vPU4mV1dHnRkCO5QTgjSuxTfvP
CcLEsQ8/hKtGuCW/FWZ95HJuH4Yw6KROj/mi0OZRZnjzUGbS+S59G214frryP53BBjhc0T2Fp3kK
JhsWuY6O2yg39KjMEmA8v1l4bfxshf6+veGaQiTZjIrxfJ78j4kB/r2L8NhJ8RcTvQhU0MHzV9Pm
yj97pbiDohDPZoF/J3V/+dZnXOpfkNwUni9Ppd86MnTpcGGECCdB9SKqq4gsS+/hjdfrMJEokaDS
c4v6UqoGmiqoMwpo5fzRSq7K13aVxeYjUkLoOCM0sf0+eHtzG6Jf/gHeBoumS7ZMYIPOsDHMVpcU
BbLuGM+aCpffX3UqUwqnFfoIXxZFLD3eywjjfrGPZC491GwzxZ0yB1FQB2vnHAIppp5pL+L92Dsm
NzTFL+ksccaxICSb6PBTTQ5tLEyxqVpkNqNpJjNLez2fIGSMNrVijjPfd8cnrv3tl4SCPsX3go7U
cXMhuPJ4ypsS6ZIONbGRK0fcxOib3HMP7zRo5fL3HIlu51xxKnBVy++2VNE/mozIh03F5UaEVzYC
r1mPow/nyiUSSYHpUWV0urTrfxJOTzjCPy2Yd8HyyWDJ6b5dZ1CAHUltZ7dYiPnlvAk5p0HbGd2u
nl4GtEzwnjVlqz/xdhWfvNaMtOZcS8MgVHyV7dgXl8tjv69yHjohhLXEEDxnrZPhniZy0fgk498m
DhLb3HMZHVQMmQBjoMUOZclDgNwAgyK0k7Y+i7ZnGVnkJ0xKWmyUacPnFjo3oettLi0xa9gEq2zK
1TijUQaHiqe1g/m1oQYHgMqp9rUhWWpMvNaXA0SloXoX8mZS7Vs/zlefHuV5451mKd5ZuwBjnUaK
0NFTxbrjAJZ3RdqlNJYOxxpkd63qsY1UUeNo9KS3+7FjAf1CErBBxKwtQONGcAyBlwtmoOOj13bu
oHqnFcPYtVBxGPFnv+oAlvMvMX0P8msz9g5dNne3F2fz4IXEmX+Ja4nJloJQzDLbLXr5n5ICaBrf
C2AamLnqbwHhiQA5CvnuBiOHR/wQRKH3WVN2wBuOtYz5xXyzT+saYsBsrRmiy14Em5JmmVGf1hC0
1vbAschO8A6xsiWgJ3nNldg4ylvVNcURxNaCYYvmcZ+7Fd2hgSMraKzzT2wW+aA+QDYFnKI2/QKP
6M/P35FXzJwLRgQx0zLbGDMAe4f7h4yBODuUnSCG5OVsZReScnyEm2FS+3MKnjRIDL2tJ2KvWNVu
eSOAD3sIpwzAseCIXUQ6gF+1WI0PSKQWhC7+kBTP98SVkAdl7zDhYx3ucohNpgwn/gXTNYjnN+dZ
cQNOsnCUFl5nkNL7Frw3Nhb0kN93z41+tbLjFELm9rYvNSxu+yNnSVhrwzbiyMtZYhfxc/b8r4iL
hr66zlMDUhJBPLoiDJGBxETNxrKdI49uM6rXr3Ysqh3cnJJkDZGMfAeHBMVwsJiLYDjbU9PbJ6B8
tjVagh71nQjT/J5TOEh26r4gPLoVZ2U5S67IDPfHX9QFwACfC7kuIPBZYjo8fVHT/wrYDFrcLXyq
mPBpTtQuY5nzmMVtKc+xjMpu5co98RT/MtEIP4fCjl5cuaGCvpWEnIWRBDqfIqyAI7Q1w2ywLVz2
9fAXpEeLNiYLPbITznh5nKlEiotCBlZiKc3Fk4i3lrVYSXHLtTEjCIKz+4/E8CPZFrGUkFJ1u5fm
IjRW8WUkRzbGnDztoC+XUMAxfhv5OTLXQN+Y8nYr9/T45aOfHUGLlE6j9VgonXB0x9rVsCH4gRxh
XEagoUqUMMnKES7cY5A7weZ6U86cY7sF7zrnKinEXIJXyOtS0YHwvba5tjbA/oHiNvusUVCdLGxr
MRBhhYnTgFDBDCVz5QrGSRodHGcaIVJOppdv98IKOTurKWHPKW/d9RA0Utz+cb5ydujYcr9DniY2
jTFWPuqDXPWT4zYa60UX5EheF/8X3Sq6xgEoV6vh+j+cOftml7zim+eWa4ewqaWqM67koeKlLv0s
q7W0XmfBIBRFbxQ9kA5KT54N9PFsoJG6hUWlSWxejBfrQKBt8t5qlgiPNt1mDVNM5Ac/El8cNNhv
gb6OoPWR6byAXZJ/g1yd5Xx/ITkTH4wnVg9xm5FK8Wa3zLBx3HDx1oOlhxt+EcnKpMyECgvYSOTK
LOVk05Krq/KoGWB6ChsJMfgA0rJpNWYpvtOmXtSgwGWbU8SFq1t56rlo/iYeLx3qzFIkE8mproyO
1t53wpDQSzy8MDdvj6EJbN6SATM5vT6YgQkgyhQVozWYoEr273JycBcPpAq3J54CWOmOPXJer1iV
X0IyCvXBS/sDI0U6ZeVMB8MZ/2eSdDuO6r3v3EdqSL36MYYwNGgJ/T5OJGYx+dcdyyo54f4Go7Ec
7AycVNBFt8uirr542pD/WuRO13gNkBixJmeKurdBzIKJsXNEsQIpiJDQU9aEOTws6XAdq1aQca25
GScQsomP3uPI8p9bczyCvsyd3FSWhbo8vs86MrVu0iKmDKhW5efQu4SCUsS/REFSPid0JcNnBsfr
0DpcNK9dFrg9wEmJiEclFhWj+ObytXhCHNy1faXEIBP832QY2N5FkbXcS9KLx9GoUA6hykjWZ7E9
9qs7OFPsXUnSGGmIvEGffsG7+uYwt08N48IcZ+irnkPP5HZRHoQa47ODFim5voqRpcp167trlUzo
aLRg1k9T3a5Tvn2lq8K4HYjuiaUiNnEZ/3w71NAbn1aXhRbwoTxmGyBbVgIpSubO9JLU6WDRMYy4
N0zflNiK8HKo2T5ZY5lpUWBvb0SaZ5nDklHbX2ZJNqJA1HADXdFO/c5UAAcNCRlCVy5zxJMqt/eg
4SiR08EFR2LVDWNn8IHFVxodzOHxgrxn7896NWe4Ae757qB00SpBPrUmI95R8YTBg3Dp4h7+v039
Ez99Y0wGmZQ3KsbKcQJMoe83elpNTjWsNcjUrrCpOkNcySV4LjPVHVDJ3JOv3NaqAhIBDsbw0m1F
QOhiugLEFo2xyJ55yfQD6AGwCHnU9WwFS25L1ztLDevPgVEq5ex/fR5oHRpW8p9hmPp5MNr138Eg
9sbeiZ3PRyyJMtocr9L1VDXXcisTCzn3QZuXIW3YgOJxH/f3AcBoWBYfP0IA2d3QSC4KvFxPPwID
1Io72cuWS2KrGicxa7qxWXc73Ign9OAL3KCHcCYkAupXF/VXQvrczqA6qZtMpaKTK33Tfet5ytWg
b9ne7K5/c5XQIoymoPuKodEommOd3ZsVU/rupJY4hIm26DV45OuE1mRnVBt2hm2mw73h80Ofj9NZ
cX+Zq/7gXLIZN5i1jRwYrH4gMijxVHbHWQd+UDZN60PBpYyV3EvHe6/e8Llg59V8Gld+uDISA9ZM
Ojz4Q3Fr5oD++onpxpXBlgOUnwi04TgPSmsErbviNkoHTvQ35tKIykiJmLPH7tkuIkimLbmcXb+C
j7Dj9U2QVdxBz6rfPBzsn5R8MuflbO2fOmjBUnqz+5gcZqIDNqzoh2Y/wRSL8ZCgzBLygmvhW6Qb
m+XjGO12m42D7qvgdQoqHgyRkJsdmRipg9voYc+7E8A52aH242qebtLRbSZmHLOY0h7tI194gRux
tIZReVUk1zPeT7OhnB+u86SS37ScGOtzSoDlLPGfXaXYwM7zGmN2JkkSJ3cnKUY5JN0jGO7HYsn1
gyaWbaKW1BFYUd/ZWdtTppCa15NX+mxYrOtyMO1PHHzDQjbS/qTqNZWwal2jFfHMpWJFJ6eDTZL5
5/ydHftdL6NlEAnuJBdmp4oK4I6+PKnYw3NFT1phtMGjiqPOwwpJUlIrwICvTl1WC/Jmszakk3IW
YNLkLbsWr4fzuLgQko8ls41/jaQo4SYshTdTAK/doxbqN8CQ5wxIye1i2DXoJ81N+A0oQLV3rcXX
i1+z6OxaRgsdWA1UJH6Ng68yWSuXBXuP4MzPg7Kr6rPFZScNHf/WC9zU0dvtMESgZuFdL5xpfi2Q
3kg3OQW/wgPSdIg5igvgEhL811TxGbxy+ltB4+Tqknwc/FRcRbMBiQdHm97auZMSL5M4quNdBDku
QlD9ZxC3c2ak8ZadhxzJ7r50X/mlbpuZ4+8eyf5DhipeiTDNVL69MUcvNKtL4guH7SY5esHDZdxf
YB4xOQGAdjRToQcZpdh79UD2n8SK+Dh2R8TLBh2Tly75n195KHM2HNj3yMf123gJ2p6dxu2kZi7p
vMi5isUtN6r77fM0xDGhO3MR+DyT8W8toaP1MYTvK8waSvGwvVwFJvBHuJgVmkspgGWgXwDHhZE4
A+i8Gj9A/cc2IRYckkKfy9pbMgngxHzd5YSR4iYgSDZ5k+3zvlIi6sfSmk3YHhqujVqOwlWo7L1n
yllUI79hCe5OfNpBrSqTA5iQ9vAlJugQLCAij6IIrpIWwTGEgpKHEMFZYAcVgYfbin9OhMyOIYcx
XazVte2kdoMZfMOlWoPSp8APqHBbKiVqnZRkjRVIOotL9UdF/dU2ghF2oWOtkf572psOmjNdL469
e+NQp9keEG+6APQyHU0YYOEUzVVN5G9XYCul3ser3uOAtGI3BGD6UPfOPPnYZF7upLAaTPnUWpJe
wwErhjUm8rD8lXNIqbhhMyj+4GI4yUEsx3zcjkmJ33uOnKe/kJ82iN0s2u1q2uorgSxEh6iDEZqk
RZiffjFIPG7G8xVwPxPGHPtNqIJqNgsCz2UnuZ7lMgJBpocQ4Xw2FbFrX17jAA0pelTSWf42Atij
xH/2ye3rp+8KuehWaGPRq4MjdqBoQbWutodE7t3fC2H6akygnW9nMFLo+otQlFiXkoty/d6BnkrK
MzgrHui673WrB2wNpFOSm6+Bo2ZGHlBho5ka9M4SvV93W2pDuaBnbZIzdF9vUAQ5fFizjjny7IX5
i/lKgJzZK32iDghmMstUKJkfpIn2h4O0EQYyeGwp/BMXlIY2HrOOuuzAajMxuL4OpWIN3KTE83lj
GDRe+AxQ68EuarTn74R1qZsy/clxKID3VsddFW8CfQq/XyOYuuj32HM1t940noN+CMvtbpkLi/1j
4FeNoSpYehW+rJtFxGjGx46GzjOWjj5Zu4PVUUlFNVy189Olnd0EmYFmvDS9MlsK3m0v125mXw71
LOHQIfDGj3uAhaWqSXGnV6j2VJDzVOnve4AnYbxgpn88JbyW1dwzZ0NrJOgFmJz0/sgCWNpuhVbj
GcqBIG176VrEIPgs0G8LpeIr19+QBJ67hgGYSRlkNOAXxMZCkvCOMwMCER4NePuF3gdtvGu7gbfh
GrP1GFLXiA7yVXqUEJCsf7WO8jHaXnBCjO5oI3xXVPRgVvxg7XjG5xcjFdh76nM7SSZyCtwgeb5D
VsLLRgtVK3u4Pbro3udildrIR8kthhYZRmTK+/Y24rE6CXw2aWRucgEnanuOQsj5dQA37vXwggzs
m0FMKdvPincxIIOSmnc9oJpQirynjWNyHk9yW7CiTV/zi0KcFwX6SblGDM+cGcB0VmfvFrR/H/b/
f1Di11UJNhkkDCF/SiSKVomw2RFZnVm1HerYm4F2O+DHmPeuGGW33xEDRvOkDhwvBjXyVar+gY1f
KhzaKlcvvNsLb0tbEnZg3PqLFLZGv2ifW1QOg/7esESL7nd5Iup2L5A7nwxkOsTwePuxrlhh609m
LwPmpKZwDC47E2R4rte/ARZppZXvupKN9bM1UPlIzUaXc7VzrPxJiabssBQHb2yw/E6VM+65cdpK
s2xQVw1m0RN6AnDqUZnWQsllonpMLVk0n26Nuix4REF7S6bBXc1ODw68zjeWz/jm+k5uLpSYynUb
qWod+uoEqUYlv9uy5NosQiHEb1bd4TMY0ZsG5HxZor/8HfFtkz0UFd/pxRP2WXjvQq1F6mZGP3TL
DmIPYpXqGKFyIYmWsb532agK9Yqv89+6oNvBcqjZULbfumnRbhFvkKEAG2a1vnHDcLQ1bbHqUwz0
xqfWYln2zpZUSbRWFwfFPMgQhjPifTyQu5XybiawUYnMNPUTS5ievXv9zTFkJinvVthaTAbCpzzA
aTXuwOYavBsYGRbuuG6xNNopc+Eth8yAt9NX2WPU7i/QmZwD8rqx1NldMAxlHEnU8Cqmdl3ereRg
ZL06LOcLfaCHe80aC0eFguR5VL05tJTZVUnOYdfG2QCw0ZJpYMCfyBH24DppE5rfKXhMVxqJH8Ub
m4Uy2DggLcgFX3AhAx9t4B7qeHXhCiovECASAeqGyWBH6ofsCaW+s0WIwJuN2xDTW53F41M29v+o
OxTqCTDcqRl+jfrhRGalPAy+J1tBAFSK1aLL8GvuEQZ4hLLIzjupQkNp15xHc9+rmdciAgUvILUq
HZKRt2Y5huvJI7cpPqaI9cPXXPpBVeGKWP/0Igpm1cObXGRChlJemxM3kBx644YcErzVffQ/bpJ7
nhziQ9q2YMteFzynE8buXJwcR7PNOSvVl0S1skuegnhKYW2TxORP04sc8nWXmlgmHnxnjkMRSKrZ
G4hjqZJWKqlcjojNvjzrLJWskFwYUq5Ra9hdRREtjmetBLBx95JMcDcy6WiXGTUQ5eOPk9P786Q/
fsj5eQD/x2sDF/LmnnXLBbA0o8eLFey7sHgIKcKoZiWPolZsuLQ/6xRpymjbA6r2kKzBeiJmSWAw
dHbsJdBMBQjIgKqI99rGvhHV2cBCxvz2FaavRMIMThSp+q+0V0pTu0W/az4Fc0+wMfcmW7ZrdTX5
UWVIPjqGmTBQVo/zu750pp5yUiNY6usQggLl7DP4lM3JsZnoFNcBKXIGmhAu7ghhoFFOvOxRJKGE
TEaDs14wciPhEoYASXhiZvjY8aufyIaD149epdjiusKMXullapP9vGaENCa+bueXCGlhst1/tSYH
Kr1kWGO87Q7iNyhZHF34RivpMYiadIeqItqJSBBBmTmsCvi7o5MipwyXFKtnxQzjxZhf2MdAavrt
aYZZ5BgwInrtmTztZn+yrY5mk5J76vK3/4TW0el/XdyvUEHYM47KUgvObQfg4bUY/N5i7Q46qyHi
PzQ6vIk1UNaBcaBc3SG4/Jc1wlHHSX2npGEJl7ypp8yLdekJw/oawobTR/R6Z5NMht7+ygdLvNdE
Q0OvUWaU/zWKmfedCL1Z+lgrv1bJrJUkkm7l2M6KHNO7rTGO9YC3tt3sudgIYJ4etJt3elXzL2v8
gnDXSF3wWwjx0zqwBnTrTRVG7M/vLWSHet4T8ik26FQ2DYsYOBVc6pHDXBigHsqq5PEENAjz/5T7
n0R5FWCBHZV2g8xchMnKZMrx4vml/aTs5q9ekof6NCFgvCuf9Ew6f+cwqAs3OUB/+K2dzX5ZWLUr
30tSR1JdGXw4koMFWGIsZKoWULATKgi1g6CoxXA1sTF9zL/uCr9Cwp+B5pUbYXFIMYk8h7iSnuw2
PtX9db+f5VGAPmBFr8E0xN1S+6EYpS321Wo1kd5V/HFJn9O8xmz+NzZLR1qUa8asMqpgCbYHx8jT
+3N+dQDOmVT8S/GHFUV8RWrh1nB37yr61XK85pgS29hwYTo5iVbizXayNHh+7mefwh3B3+pqRFEs
rXuCAzaLLyWJ7vGyNfKd/EGVecstnBTouuRgPsMN3T543GYxEH/OgAGPpdaQWyJzZAamo8jV11K0
2Tuqwwf9Su2dhK2LpghVvU6Gsq9Az6UcGpRnsYuMnnJsrmzRfEAV0fA60/XTFLZqDrn2kTPmG42J
KQvAJUmcR1XuHIoXCa49kSaXLrfujz+9XNrNFyl9oGYGAx8to5NZT70jCYCbJnoM8rpD/SVEVGyk
S65Ssmu+DPKAhQ2us2KX5xRyCM+IZDToBIFI7DxApbr425JqFDiErpUFfG2MAq+EB4Y61kY6rqN6
RmFb1MDx2ILOKM5y6LLtDYsHUpM/BirOS//GVCfclYz5iKZVvypaMRSZI/u99m5Ku7dq7O9sGAh5
NoYQp6xUuNWPy1vNIs4npofw7YYCtOAJLhT3/zhevhlX2Jhsu+yhzJgo4gjyechlIGP494f9B7vP
P+Cjwo6EX+xNQqFk6wD7j9CcMuZAR9Pww8n2e28u1ViZXQFh9g08OQIV06LOyd0rMOa8f01MhKQk
2BRNm0MKI9FN0kfNsPxklEf47dtNeZ+9zK0VNtHjTGTU8EozcJ4mSw/XASgs83Jkpq/7SF096874
C75sj5s5trnctoBAH+QCzKabASIx2VF2Qr3XJP921DyI4CRnFLdPZIcdA0rRW0cl6+R4rRHJ0o5A
RgNbCY45DbThmjdbl7WpF5EWjJa2IwT7gy6WANvJFIem6NgzCmRcUSuDiuCW2/8fBk+0cWvlfGwm
JlneI3ui4SxUJX0fX/tKdZW5YUnanVW/wLQGnO2QMYN0ikzQ6V0Tt29e/UJc+tg3enhEdl8wOFFj
Ms6HrZA9WJCHAgjJdNQRSvMNAv4td5HZo/0Po5i3j5BkPWpekGujVOPYM5QmisoPX8KTL8HLVO+A
QQKCQQZVjFSRuTe9isoM99lpYm0hti6nxk9rtP396sAvzo9mI9rKysaDx1Fnp/f3LWYIkhGwaO1j
J9ywbIjBRcCBtKl4qujb2VbKpX9kYRUwA2kMrWms+P0rdQCXJzyZP38i5J3doay3pvlB1HnYx4CR
1chSo9QvpeN3vOjbB2QnaNku17oHnX3iD9/ViDsAwCmzuj25r6M57u0hXGuWjVu2vSbcplLi7Isg
g8cElxdjfovWfJ/b9IR1+mtW/JI8GMtfWuP3p/J+uHk+IJijfnK74hwngaDG++k+Nz+Bdwy+3PDM
0ywCtHyKCabdb8TxU9+e90y8BQpsYSqO6xNnu/oIAkFbDhMHTw8SIb8+uq84RB0JM5ysCCtatPWt
GMC5n4qvQU6dQwT5kshXYE+I0rYzLHMXrPtrhMSzV+cM0m5dTpXoqVFS5kzDO9K4ysIelxuPE3Gm
mfuxK9xi6lNje4irk4dP11jPsW1O1cq0tz4pB5cWJaARwbRnTnduEv5eMbh+sF9sgsYhyN29IZpH
BTsLjplnkEqD09ez4zvR2VhnPZ0hlBhrO7hnYLppNYWJDYjS3nEqanJofrllMQ+knxCvfULXfFzQ
2Sb/wlo9qb0hpleUwCoW4Onscuc/T74v1e/DDORQMHGMtfdm/8GWOdSlkLW/+ycCDLT03lBTNVsa
UKK7iuUZLnOSsZx0jCTi10qtMP3VtvUuLm1yiGJv4dfj6+Msy6l5nv6riGXzi77bIwbuJhnM+ghZ
B8zqYvE96CdQvRO4LGUEmkEsiuDp7CCs600ZxefnJ/3DT4/wy3Uqg83V8qHgwB/8ym43rlK+tlQc
De0lFcs7+N4362RY5LcIV1HgvA3yG51dVShV2x3rkdiEug9eHvgxq2auu/iDA81imnp/8t2yL7Rp
KRNrzOY6PTpybOAw1W/5GdesUuXW1NX8jYDym4apJyiDNQ3fwbOkPizUGSd7WD/jdsLpkhv8Ucho
1u68foVO2Yo4BRUHbO40k/YI0UiSwUeb6r4dtaWbEDQnCtCf19riGywCcWus3VT6dR2bEjwlYjkp
zNGaH6lnucYFw1Mq8EIuQAtvVS0HE0ngx1k7qJzOu10Y/X5Ug3NMx3RAPBJRlMZCGtkhgKuWjHNv
Dy6mg8spI0BeaEDNLP29gLxhMUtYvLokw5SNmcKjjjYXIlPONKrGTotq68ySbZ2NbI7TswxfQfc4
P81NOmukKWal8Wu2bHR9FDhRgHjDVLo3p3p5U16IOD4JCRAAGiV9nUy7f+PYn2H5n4tRtJPPmeoG
fGnx6edlYauIFjrhE7zaXOaGNhZPIbZXfIAho5CPKlxNM13Mbwqvc2qV2Fd2q8t8BRpQeEEj+UEQ
kCc2ZOrlPdMMAN3zUpVYdMRnKJpKKSbvym2dlNliuCMK+OzJRr7qM+N/SpHbojFDuo+PaRyU5Yoy
Ii83501RB+cQ+TfOuRAB7sRgL+y2rz51kN2MFjNvAirYrTXfu1/2KcS0Nw+U9zhBpkAg1IC0Y3FX
/304yaUq8x8V82BLFb+2pO45QH5+unICBDjIST0yaWBa5Es7o13tiIOswiS0rJfvzgzzcchjuNct
SFOiDKbes0IxIR/8JL3wY6sWOIcyoTNvOVSO9zJcFDQQyOlLmIjmvW19PZUcBVxkpnDqOAY/DAqF
/FMkZ3Jyii6+/q8CKnIj/2EVdk7JLd6IksvGl2pONY2apuXHXbgMRsLnMQ6Wmo34SS1GQgHv4J6H
97zx6Jgwx+T6/yIgwMijp0JMCLFwyYoePTs3WQqq2j/H9jbeWphP50zamGicJ5VHPeDTKPfqlgWB
bFY8mQZu4zqyT/877xTEBxOwIM8AIpEsDe73GRGRP1Med27i/g82yfg2JBEWE8MfNUN2hfRJN2/O
Y2qjFz1wuz7N1e/4a4xYgf1YPW45cRFJ0AcK7DycqWyxJNxqs6LHjUpjteU2A7wYtGLjHmJ/a6bC
5pFzFu7m6rr8WOxoxWjwfSTT//sJaduZCjkoprnEZGLvKvBYJ9mq4xU/LCxyukZbnTALvO/CEoDP
w1caM5C4U9YGQ/tqTD7h2OolCplBGXNA6jdMUrL4BdMgcS83LwvG7beMjIQ6HoA9jwd+tkLpLemQ
5j5PbSO9Y+2mpkNvE4qFokCUsSuPZHXCQmQPlGhhkjVG/1GZ/cYSuLeEZRU/siz0yZfDtLYti+mP
5wsl2fmRuKVQsM5F6s62KORVge6CQ2zzKgqf7MkJXUbShAECkApd14GdUyamHCp7CrPBbzIQ24ZK
w1d9/2h4/DUzqVZUib/jXaFNwqbU85KTQNWbASiN2Ah9t59xcALh0vc5ZGHqrmzfbdMivRg/o6kb
36mC8M+gRrjQMtjn1cy4N2SrkdU1TJX/RkxIANG8X758BLJRBqcw8mf6/ESYqyDIkdaV/fPKFnGo
WL9VCVB3h32u/Wff1LV2TvE4l1Xpo2qh/FnxI/YXffgWmoPAhhp4PGL5c6t594XjsxEkKwzgIJAH
qd73sb02bFdKLVKY6VzR9p2Bz2vmMT9ryGX7fA9+6qxUO+i9kov/xZl0uayMHRk2zDZgYuIveIXp
yGn6IJHxbJ8+3s/s6RevsT7XNPksuOZbyOFcsnv901A9P/gWpY++KIebQdmtWR946htwe/G6vOfV
VoSHIVImopJOvWwuEQEspQVM1DHJztO/bH5n0eQp148sZ6U3jCau8CT9a9Y0lgYAR7pjM5kJP7KC
ZLCdznbCMKuNemY1QBAV0P9IuQRGemz5jJsyuJfkP65pCZaMzKBsnO0HojU3eE9+JzRtmRohHXwa
CavAQA5t4iaX9iVhxdbUSyNHj0Uss0cIR1iwD9McqYbAMEnKPljGvp9tOOpgzrKhxlpYCzpnK1Af
INj7nhrnOn+Bt0SbPyh4r1l7pRYp3rB6bNyjQQ55p7w1xgLTHI6XSF9w4te1gBYCaFoiAT6h7sLP
1Hw3h53XkQgM+BSsA5dBPzeG7AMIXZiQwyxoLDJ5xmKOfsTGqUsVgjjb0vZdc+Isjqxp2km01Ti9
inPFlInMVQ5aaSyDP7GN9C+t3Jjv9x3/lQwoc9e5KE50+vp9NIKkTt6NT/JWN6wScaH3uKj2Zg8k
sL3OCZhzIwmNp4C2vsCTxKQWIhoyohaWsjYByih7TUPgVFEGjN6dNZh+eDJ47Y+sO0AUcTubGv6C
dOh645ygkaJ3pH1tLvobvcgIyTh3neEIUInmigCS4FpO7CL1ruIgAk5MUkq2XCo5VmVReX4dtIui
y/unLOZtpDxCOFVf81dT7Xt6ljMPE/a6L4a8SXxOJE15fq3Cu7oVnu8yq/hn/+EjeIjVTvnUNeeK
0fj7MldsuU7oGa1rS4c1Xl30GszmIRMt3P0HIL3E0K+Sa2sFbOn2EMjbR28mwrGtqhW9svvH7YSQ
zmoU9BoUd5CyUsALd/WuMD81J4Kfk9RJSNMwFPmZY9ZHTQGVf3O5bFTl80Id7H5BPuIHlAFb95Zm
f1BETWWCjO5XXQSuP48n8uId1tNy0Gx0COPBmCH/A3YCjpeI7YY1iFpi4ZlTW7aONzIcEvw02Zcf
zoMGzEr+3oFeKTzTw5T3g/RPCjQuv8erVPxXCvPSQ3u5hpNBlca7d6nf3TF9sDXgEQ5TYH3lcoCF
3k9BPLP6FngFGjkkbqrsn5LbCWfMMCcMvwetyopieCe8nWp53HLSd9W5EXkYZJQXSfTKsCwGnyzK
lj0yWiDkiwWDzJrW6oYwUA8AyBBhUeuh8eAMIe6o8qW1PjuLlm5jk+WKLQuudZhFrS8pAHk30N9s
LyKYf27v6bV2kQoCbnZ/uD+lwampVd8TgqCs+qiEYjR7R/eacAnLENRUzNAs8Lo1fu7jrtF8PPCW
UWP+UhVO98A15Ha6ISGS3oZs/DfkRQTFfFawM29C6jkzyvVZ9wc45U0dCN1cCc7eg1XJ4LyfZDV7
2HjaNpRe/QFQA7loabzbAAPK8jpXuEyuyvGTuQM6CZ63H5RbKs02mSNNnthO+RGdts0PnIg5mitG
/+9vhY2mYZRve4uIXcPGsk3XWc54HzatUpukCZr5FNpj3UDVDz3nFJ80yday6UZLRwg1umuBUnx7
lfqHfNnLYYSAL1IYM3G016hWlOs18hnDPPrZVEzgbNL/JtZM4NT0xEOuVkcW8lRyHVJHuOPJdfAf
1492gDr90O6Y6a5aAOGQ1QWYi7Dg6+4B9qpE4rH1b/tk/K9xCpflwmjYh8/NHquMr40SlGkHNLx8
LPP2oXScEnuJyKBIscRdkbSSNj1Yo/gVUJW8DjMEPRh+KFqIweCPPC8dIf229MoLKLwbUPHYTGmo
dF1Mz0elbBBjaxMX+LZii7tptFkEmnU0FsVAzi+I6njMQJLyq0R3hU5bNnFuzEz2Xc4+n8zniYaL
WLYHdx6HBaTBBcX7a8OS51JC5BuUHNEf2wIBw9P0KiNTMMWFg2QmMpAReN2TJIDiGlWMm6scBTcS
gqT1rSyAwcNbKuam7MMtJOvUg7p8Cyw6c2PiktaECLZzW3tt9fdWVTHSA/faJiHkZpLzXKr6PThE
v3SyLnbTwp5RmHm5XH9g9PNEO+3sjjGuhplOWx7aJEDuCCX9cY2Hqb1jvVxoICyXUALC3S7e/TrT
TSTsSnPzMfnmKt+V62Ywg74t8jizMH9iu391NDv/iMyb4Fo4VgmjpUvTaPYJrRoWHnA6nzkLmCtL
gno7Xi1znCkp8VghkCEg3iomOziH5r4tJcaA/jGhQCgn26fi9qhWMO9xR2YM57OtrMKwjTWT/55E
58erqaHRx/irZ1pdeyXdGq8SXHI9zQ31GqimPjVvNc894CZf4SmF82RcHXEihmHuSWb2+fNqCUhC
thDNxGJdgaPLiTZHrSyrlTntrMHuh3lWeuqHRjwt/94sjBUz+pXUGtkrPjL1L7klTLGOXlRtMVBE
AuQyn8wUH/nWR7ymn6+UxRXNmNX33L32LMgEzybZZVyoJxXW8iL/CJzU1KqzvkDtkp1JTCGSkG54
1RQ/9bH4aM2TQtCER5ikopC4r04hUbWZ14ZTUseOXs6/1jpeWk/g+1ymBIuKUoq/TWj0Y7EBscyF
yje1ENJ0YYttIDF5b54y/9mQlPFasn0jemmkYbYKUo1QuvN96VwkyhRbr6QmgxrSbEIvX6yaepai
wsMpKQa7JcwYm3KA5Ym36760Xu6gpmtT4mbgQxaA2OztItv+7b7njJks86eOY4V2slNJP6MMrPMt
W9VZQtzQhy481awt0/TRArNgu9i9zz1PthHV9DBfPA5iG8HvjrzBdnvXOVtChib+xurlEytgbKbH
1pZfEks4OfIVm7m/opPJkV90xb5IHxX+1nTO5AaIyavf5NJ1fXxUSVW8G/RJFbqvhOUBeIRAcOut
jke39MAb9838d8HMfeHFRNquNAX+fGD3G7WDTWP50sNxCGEZ8LeQ3/pJdad03g4IvZ8G11eF8Q5u
ryMA2u19eVHPbgxJHbszPOUbQYtf8O13IHnBQqxTkTG+bFKcFytlFxiRoQP1A1koddv5RNgWUwtR
HTwLS2PIJEzwvIFM9AhKjCUmx6WrwhsDJHptSNi91xpvTcHcIi3TFe96Zjz4aNk8qxKzAKByiizI
sbglxLKtMfzhR6FiVHVzCKrfpTJd8BQvnPXHawTkBW//QnK0ymtkWY/iQ4wg8Oeo2hqTgiu6CSX1
OcquHqJeOCQuaC8DgTE6anr25RNU+9SjOnn4fSTY642KMbSvkGnq34KXvDc5QIsQDEyEtWx/omtQ
B4fSNRglkekJDuHicO+sUmJtrn5A0bWORdOilk25QHVH5ey3haL4GouWufAbv2LgKGksAetxTtMK
dzQOSWNFX7g2w5i2w2QpaFwoQAWX8LWj3bKn3UF9QnMeTdWmM0yWSdygOxv/r7e3joDedG5mcKnU
lro5hPs3PN4RpRspltyW9vArFyq83MbTyHY7M9s9TRJKmMnKueCgRbFacix+MD0d3Jr8rCb8B2PZ
2+gcWwi5PU5h0hTBen+NzcrHX6GHK6xAizJRzNPotsXbgIPq7njTh7AJ+rzfHTJMgRbuVScWRul1
O4+C5JdniSjJahq5IEI4Mxkt8dt/QSbbBla+XpRPzy2Ah9VsWwlLN3QmMyv27tDCvCVOGEGcZ7Xs
brYaNyx3/MN9WUdZfVpv9yjjp3ZpkDDkwFwwOVG2sBfoLX0gcJAXZ63w/azivEnWjo8tUJhi5f8g
m+eAmGJ1dmsk7aHlBOaJvt1ynJZizXLbvdmJW3GmIdzN1pi5OVjSd59HMEJ5Wt3cATICoZr473hf
ZKjw5mocMN4FbgMjDhnkTtYFyoZk0NK7SZ9oGDqhNPmw78clw7TULBxzcythUgMDgQCFs7otcmDS
HLV+EfjHlYzB9GY/boC+DRCVoq28l2R5kaqi+eZFLj/4Oeh5yMbl5nRuZrRRqyBKTCkHDJuenSFG
WDdLJ4pOMwkGoJH5uz5sKBcF3xbh2tEuxrtMB7din6bGXzFgH0U5PDSuI0R2+18WL9sbGNLW3kYO
GvOehcgWv/QS+MyWTa1XQyhuQi3nw+5PNiJ++YycjLIyl2br6PhRPDmr4n2V5CR/2Iup3rCggThQ
/ZKwIDggnlpl2jm+a03+Jr3x38p6DSgLUgv13KLp6ZRpf06oNyE1XQ8dMwn2lPl0v1Xtskrk3cO8
JT8pJcc/K/UO/d6hhhkmSw3HAxbGh37kpTPnx6LPxqziyqTB4hRl2wYlXVuGmIixjTYvhQVaO1NA
7Y6yqF2Bc+81DwO6TInZvvE/yrAwHbMvyGDXkUcZOT4lUVSns3TFNdHYsV+lEyEmnsoXMoyzcTsu
4PknvKlALJEgzlxYi1O8A8P1WjmLmaRZHjOEVcoFTDOLq34lUydx/1sCkN6sV3NWi8J51tFvDMVs
l7to0BjCotoNfFrZqCGqtJVdspcdgdujVU5erUgILSoTzzTchm81Z3xZzopVY68X8IxAmYiFGQDX
jdn/CAnFvIsFTlucOCyM5SKX7+PSBNOTKGpH4ri4S9iIjxMrK3QgFRLVY504CSmQ2Zis3/QlM12p
GrRU6FK+WONoY9Cx8LLA/S27k3938FGQCrw0AYcpEBK0Ns2I5klxzdTHrVq8NuFxxPiBQbWJajGU
hmMll/GlSUkVew379RxtneR9J5+3JVsL/b0cD1N+jcjbc90J8B3Ihulg9GjH2omSpKcqFLTvqu7L
wjDDKie+NGspyrGnKyfqHPjt6ro70fvDxHN39cEarDL/hWNPwq+2a6TLL0UN8juaQlB+B1LnhMFM
mS2DHVDh98YlQB3RIEeQr4ZxZyNUlvBePcmvDzJppPy2eFx/goLuO7Jg7TkjpuYo5C0NyKFuz2S+
1HUxt2iewp3hh8sjtHnczE2zHvkRGp7rdZcUeAV7caj6Ex9IRtv6PszNVWMDABLVegTzM0opH+lt
mj6k/HSkPYKnCoYVNJQ2fLmRxVtWHOZXEEhjbuMwm5I3DdfMyOKNW9Xuc79oszMReOgO69qINzbl
FAC8lqpL0IP2I3W/osrCPxr+si3Hd2CYsGgfxqSWqjO1Dvqr70e8ohlh5nOMMWg/pnZTmLwiSSPk
yP0nqwzCto0F3eXsh3nzuojv+RcuOgES8S92JgDJAgdUXMP3qKzNfaVEPzZPVn47SjqlOClQgnTa
8Qt7wycx7NdiHN3WPyd7eBRGIHnA6zZYAbZANZfF51klLv26XwlUNzLRj9hCBnbZ1aJaGIAwGEPk
7ryFYOE80DiizhkaV5wULPsXUJCWxm05vStDOfiye9GPlVxVzzHSFCvJXh0cpTMidNl8FFui3KVF
2u7SsOHseoBNbVlpusASek7ocmxeakNzSc78PEeQWxDZXawpWxXWBV5sQ4suuOc4tzDGgZ0Li/2K
fVih0QvVb+g3iPxF3IoJvS3H5XqeY/1t3+GO6/bG+nMhZ9plkGS6BlIxlGEggcZMGo62mhhRaLii
h4IXlHfiLw9LPVrgnwaE6Gg5sjorQDYaz5lCFvDB+m8qRv3Nt5djCKpbwTX9/TPPwuAEFJcWItHJ
LQepsgZoRXnMW38QqBWdt7e1s/tn3L+Z+swJWa9ud0tpM6eYlTF8GG63s3ReRl8e1Y9e7oA9uJ/e
fXdNtLpx+ojHHMNLoR7WmRbv0Wfwxp4GZM3Yrzl4Uk/vE0Z1TtOvj8Puv6/TYKK9z/LhGHYxNfpw
f54oBiVjsRXRsVB44hcr0PJ1Q66RrWUyu5mngBqcijUeCYKE8ukP2jjxN//OwcFvO1buwqJ/x6Mt
dzN+SJhM20OCDl/NukDDGhCIEM2M/CeOIQ61JNvn4P+OH6b+3t6QuchgMS21VCO8u3AIfqmJSrTq
Ee1Fgpds+YclgkS1XIFwVqMoYLyoc/qXor8oVuiKzif/UwCyu/T6ejVkYec7mJpGbPLcJtF5Qc6X
HSopX5sx+QPqNJclo7rreQI1X0fRRqS8m8P2nccDlRWla/S6eGiM5W7lyOA1Fx48KpXBF5Sf9L9O
vfhf9+gt7gBnoN7ldEalM7Rk6RhnA4qABfZGIK8lKO/2KKc1dVhN6UxKhEOy9ji5o9J+CfxAHakz
YLqBnR0bRwipX/fAnYs33XCCKOM2/E2dfQ/Pl9QZQX3v3QfLSPZ49+eF+7bO/GqiyMyciFsjl2/+
ypBELoi3+tlbt2y0uP0IJ+wdwRFUaycx+7Ag0wWePTVt7mJal+dbdeVtvBop+5tLe/5t6ZjKmBti
t5diII2w4rx8Tf8DmSHNVFfpMxubLiIBrSwVFMRNzrO0Wj6iMmB6TmfB7XhduprTOny1d9tOP5yy
JwSVdkui8iS8cBMCFJ63pKMFLLhGwI940fBqeHnW2MYO/phv7ZSvxylnlZtAiZ/23EI8v8HRFPtZ
XQvo81zNGMpELOIGXeAVnKaMPDKR+ZSfyNG9Ve+DsgwyokmDQHcpqm1xvpE/PV2pALkWxvaTMlhP
t0qGN4ifOuafOfM1B/sTB6pbJmP0lt8X8JDWkQ+vNK3wD/WsYe0nRG2S1p5THPnYnYaPu9E/2zHc
E200U0L+TZJZbmqrpDM6SIDDl7unek8dCjbC9hRykNqajudy5EcPAA6Hj4nei+OOvntYY2SWKyTk
lqz7cKdCxChIPkpDUCvisBnSJH0VydSXT4lt6auTIy1bszl5n+3Wb2L9zYKE0JJm7cE742jwp4yi
xseCDFJFuBbcZ0tNYdQddPC8MTCgxJilXXknTRlab2sMbmrN7w+3p7gCAlLJvzoejIHYklQwqD8f
Tc+wqBCflLRiFbX/3LyjwcBAFy+aKxK53UsCN1E0h5dsoCtQPpb5K7o+ISGYtmXmsN+TA6WCK+ig
WKhGK0kjXHo5SVg6PahjKfdoe4oNDoVGn3638ESkUqDhG3AWvjR8pOe9DOZ2vo++R5AZZqleDWJe
oS1R6C0b8LFyP6TUx97A//bWE2ufHVbO0wp4vFuzB+xyKgZL8wQO+O0gnMRHLGgnAuFekUKt/Tvs
sdwNuZFNLagYKH8CKkWg1pNvYgfM2dUuRE4WryBHjVUCNolRHMqOChFfGRMZReS3VHbl6omh4gaq
nV7tDn91AWYkAJOw4RwSH/Ciz3DxW6KKkv1SVz0yZuvYg+JsFv33rsJ8EYMB1kVd2aUvD+WyfPzz
qv+ZbYY3fAJEzoBh0hSJIp5/Ipi/czJFgPt99hRTdxcWymzRVZ2xaONdojH67buOiQpg6yCZa/By
a71QJMFw3rIj2AfehRCsVHfoB5tpCoQKcTv7bSPWcZ61i25xcWU1gHmj19iKvn6dJoU2wwWkUV4A
VNxDttQiA1c1NQiz3kR+kpAFUySSrzLGBW4EwcqmG0RqrOx5fDGDRqbi2Zs91jIOd5F8Vn9OxgV9
rlpZGk04ISsHH/vmMGYdvPJXrUVkAnxS3sPXuvtnk0QeWrjv23ePN2e3LHjtfYubsKU9CmHORai5
AbSOHClBNAsRPcYyTKWW5/LQGMA91uh/M1fmfL7HKwYBRln/BD6AG+6oKXVPVxj4VgUmDOwifg49
aio3KpNv/vvXgVYNKu15HdC3RlHFlZsQGCiVj5V+Z0l6CnN577m1uOabfJDHDTGOcxwIBlQOywPH
HXfRBmx8s8xwEtNvqdC8HweT3K/AXM5VPOaTJGT6EqSVEZN9GZ+/O4nsESRUhPoSTDZ3WbYDRQyP
TYT/GXtNy8nkTX1VTCqC+UKJDb+Mx0Cq1BLBUzXNc7y/VHq5H+ZRsImkJMyxNoBFw5JUNk/R0ToC
ft3VHoFGdue701lpFMZoO13L8NyGW4tIHXVQTZ3EF3ibfe1WumFOXqHL5w7fFqnfSqsSl99fggW3
HkDkvf/udATOPUXGoMswla3XS5sUKwRngwhC0ebyvsC132EvsVo8MSMQ+toYtqVG0aHe5vHqjhle
BXYKKsPcNxFLaV2ZwF7iK8KWVqYrQTr2FN8liTiSw0L5XB2+TnQWMUDF5Zn8+XGjGrZOClO2/GnE
ShvzGRyIJsS3fYKtj6Q8XfluWhV9kgv/xGRGLxRz6vN29O0I2v531tA2PhhYcgUf9hWMphuWK5VW
l4EzeZEQxoGextywW+pKYigJng/qSSgfYWlYzI6LtYPLDg0M/wBCLfHF458DiVI2l/eFgytk4LOa
R1R8F9macCTvMaW3JHtPcl+S+x0+VDTrpABtzzdNf0If7X3SAF2rUPZt2k+Xk+yU5LEdL/0e/veo
rwWGt4IVUJptXwAdiO31qJ6Rw+Yw7sAwAhXOnpjehxiqQS5wsmumxMUNl5idVZ7sqfswpq28IQTc
bLrVFBZk/Ti9KjaaRJl/RhfwtoSb8+6H0z2WS6/JnDFVvh7nBKBYXs3Pa6gVHuTF50oR8pWAbKFW
8UhoB9ka8gDC0gWENDzJ+adYPBa4iPanmfo0qiOu2PBbKoJ/hrDv8ukQ7mqCo9skMT1sMiRQPOUi
D3L+47tSMntVxlBNjzGQCKt2c4cr63g+FE6H7V6hzee4R4IzdbnL2xkmWKVoepyC+M+kaIBEVAh/
B7SqMXhIpy82ILkJrbHp4UY3bGEqpsU/kyVpEqCjNBo1eAPPI/WCZDEbdBfzs845cw5NSnbeaP7e
9Ie79IPWlgbYW5zGBOzPssTdgYIILXQVBhvmO8igQxi+OvYYKUIMJgcRDLLjG7IGUXhEO+5D/huk
F+bgYI/nsjTOCEDrkyRAIoL/4cdSCawpkXqxd7yIK2fZxHyq9sYBCslg4ODmTqNhcOJwjXBZbtPp
R5u6LbXxQURi4e0wepKRMffz1G/931V+/KHAgzHAdsylkBtlLqkTSZ0YShmB22+VlFRbHd35LcTl
pH1EFGAFgY50BJ/qjzQl256n2r1S2McCrMW1NeEmcyfMTo5FHQ/ANaOt1OsqDzqq+xD1iAu/np7n
Eu/XfwLg8V340gw00NbPNVQi+3c2SJaRIPelc0bq2OGuBi9JN4/wScbDRM2CuiEHSKFH/JPDU9Qz
mn7b9HWHUtMEXmX/fqpsKkfgXQhkuYlWHtkqP865xf+8Pvqhw5/RDoxv1Grt0sVR56asCA7NUpq2
BXadp8wk/t78KECK8/Je1o7RWjWkmY7rLYu9JAK4+t/5ayliXh6QMUWRlpc4eyylWq++ZpfLCN/7
RnRSZ8NeeMJfKs6UYRFYv/p0dqqunA5DOyyxXuQDG/cte2zxKP/Wx+KvSQAaymgn162p/+C/5acP
BK6bk1nro5cCSbOq5APXbrs9ZC9l4LuI9E305KcCL9sb+9bs2ImB3Mum0qsiDsLxeIXyDxyzx22N
6TP0mCkxK1RVmWQaxyYP8ANikoJTsMdZTtNQAm7kE12g5Zo+B/BSrNNBYsB3Tww95my0vI7UDWSf
Q2L7r5JPR3wnkSaUa/kKRsSwg2chMuXCP+rPwywUF03qnsAakd2U9qp9zKOQZDKuevzBX6AM4F4D
XVJbjbdEO87MV4xJ4NeH7725lYWNS0mUeNErz5g2EzCpVKp3G1xO6XaTZ8/AdrJNEM5zIlnnKdZ4
kReRoO7deg+vYgwlEawlPKG2JNCc+rwS/UCREvfK3cMT9u1N6SO26S0opGljZZwNE7FxHXzKAYfk
kHp3hkrEm+Px6gVkX31vHr4BjpvB9vk25zwU6pX1hI6wKE/fwOm/NDwOUlEcj8W4P7Cho2XRDVdx
Y44xKZsXNELlaTP+ZpOE2yhLaSl4O7rHeLGXoIV1BEEGkKK+rXJhfIEguM2ii26Z8wGy+VX0SXxJ
e9sLERm68yxQImtB0hYO1hzxxX8JFxh0RQT34XUoLj9MhUFiETnLO4fqspmssOW0XQ8asNMxTjoU
y7JvmZkZdbvajbGQVsVi19EPpUY44zhRoX+GijWDe5b/uc+0C87wdrWaV26y0kCC7K4OUBg+wkdz
URDc9kifzTV9E1+hAoaJ0eDnfrzDz9JmMgRCxR5f/IS2Y8YIY7CL1OQ7ieybCDDTRrXk1VWEtCyT
aTTwdtGEDx2hfQXm8zrlfaSm/vP/slrOdxER7KZML/8mb47rIkeoDX6EhXHkNgRDZvTCuYkPEq9a
uSbTGUcOeciKrNP2iFEO5hMoX8OiCEVfUt2dApLUQ7CrERtZCF9MBB8ruEBW4eA1S3MvK0DxaFA3
eFuvtpjy1p1mDyASV4DhDarbxFos7uHN4L+YrzbfXfVVpxAncf1GR5GaqL+ugWZp2kwKEWMF4fKu
rsvyaoBqfrlM6W4Zm4DVLyC2N/D+tcvAcgm1kS5IIB3G0PbAw5rKwYarxp6Vq3+jKAIcYys12TES
tCLvYY3NcObf0zT/l96C8M0+S9s5vxNP6+3Icr0D20i/U8Q1eABAJs2GqWT4up3Fm2OLkKRSs6EZ
9FxFfQZ6a8Xq+CcYMj2xupI4fEmUTosnAxyFom1NS5mM/+JXsDxwCPDassZdtY8naaEwraw8J6iC
8E3jb5yQ+h97ZYkzTC+EkUiKam7n4asnxL4OovTYprdMpNx4NfY0VzNuykVvNBdMII+HLjabO7Zs
ysfb3cRiODmONiHS1ZXwsYMA/luHjqDDLJFTOAZ+NqwIsIMjnek67J/yCOVP1Aq5KUe88OPLrYY7
KBr6aHtxkBZ533wcPlJoF9hz43bp2VX9H13IwrhSSLmZFoiOEO3PF/iVH9BHZFcpbQ6DUShiemBJ
jrLQIRq3lLuiJ6io2M4L4UoZx9utBw4lUWId3Z4gXF4psh+LjOISJDZeu5LAEwyiu8PmNulxP7J2
Vs5nS6Gpd0nxKyb8Irjk/VYqs//CFzWfAVVgzZG5+prvjVvfNnpMvDh6hgfXy8Mh+cwqJYba+U0Z
Y+fWnbJTq5LmixO/EjXlQdTQ1NNldXX4LODAaEEAYSRSTkysK2ONoStUdLgTvgDn/uUkdJnu1t7Y
dIiOC5whWrTJPrnIdbSGJwnY4eZQV41pZcVp0TZFuTaJKw6KEpFOdSnA8mbP25SlmZeOePScLvXw
jxpmeWMDXR6ME+QAe578lygP8Vs/8C6yctayogpVeSQd4ogQKhq6qH9wnQ1I9exLZcZFpU60TSOk
Wrumxo+cxGyClI+R4fosum9nALv/OisDhJTufU7mF8PX/BmqeJCB2S1y7amUNl9zGRfCd1hpO8+G
WTyCD1FmqWNvhH2eU4gdZWS4XzCQL7PInck2SKFkOuLZjjs0naR1AB48Dcxzr80ed37WAOPnjc8b
klZxs3lTC3gBt+GofOco5B63wUn4PO5pliUEZ5TUBywOBCzkD42YgA41h0KfYAFlcnJzsjZnFeQp
547OChDAI0TC1lvJ5LvDWzP8aY62V2kow4a2G6F8uBQMZ77JwfIz/BfJH43nWMV49BN/KChUYQJa
tAJVADTALrPGgzwKmi9lVmqqnPCLZ4lGDrgUwvJ58H7gBDhT2r/s1kqawkrPRSCWeUPHOWSg3OQR
6a3JXyAMhSHDD5QioICaBf2ZipAfoUSaBDCuzJCKrtY60HBp6/kvWaBT4ZUtCEaD6Q7vc0SUHqXr
nWoV2EH7Mnuqg5ezosxUchVc/vKNZ0RNGy6NUHWkjwdgRT8mtHYzcZpp20F0AEY6tK45BPNza7tL
VMlf/4oZSydCC05LOTHCi0JwxQIbbqJ7ryuPq/MhvmsMD5bYZmYtIfRBLctsHxVQRDg7eIWgrSC4
/5MUQT0i4jY9QQBAwAkbgRBPB6P7t7Z6boeYmuqKaR9dfc+5vdtCay5H/GduA9bleK3xmEDA25nG
sn2WvGFN7wPP1IuaYLUBBERYS89a2eBcon6M7qvYnEnooULeKeN0IIBqoi2FHRYjpr0MIRZNO5cx
44NNBnUIZx62OgT0dvvcII54sCXfxfe0V9/nfw1yDhIeG+Gs6y9HMmcmutahj/JPT8cXRHDEr7pt
hFXsjucIIxHZEzJWcKCUh285nUFyirohZUB+AyIL0w3py1O+Hsz6VYaITQFbJCqX1MS6XU9Bk0R7
d/5fZA1nB7hamTvaSa6/JgJedS0Dg3R0t8RoqBfn9B6jv4uNTUxHl6Ky7a6/nKcjSctzPkBe7jA4
oDivu5SPiU3MSvvr5hQAExVFVVD6kZly5D02ZoYoQUHttmfrFvHqCxrJXE9VxhSlwNhWEA/Y8xxw
SIrLpkahC+F/W+2/ld+5vFut6cO54hpdZt/LMO9hLy0QuByRnNBlzm4vG7WKk5mCVGqFnvlvXysZ
t9cU6vHlKEd5/csKBEUGYSS7b3ZVMXR6rxtlzsc2l7BP+pZ6X9tmHHW/fg9WDBCvga5+mdrQlwJ7
VwvclGGU0tV3TiZ755r/zPpqYT70cJxnYyMqJDqDMx30AaFynWKcYdk+HeqRuStGpDxdqbNXPvA1
M0myYzU+vzVKRLpcNjHlNNkiBEZetTHqJuvdAR0GDUAZTUCvv+4C/+HKGgIyDhUkEn7QvMlBsChk
B7sz1Dx8P2kiqnJ+sNa6OHM5jE8bV7WG4H5xMA73qE2TXVV9sgE43c8Ser88lopTCr4nbgdsgjrL
7PrZ6GLKVRqZac5mdUcc3mYhlOIgB+1ovRX1b4YH3yx0Q3KtTiFPCRqzXdGJ0PL5s/CGVqGGsS/x
nAklHkbn/Jn69445/E54SCqAhIvJONOOAeKP5OqLeACstqfuI8Mynzl4jKIVbNLCrdYfRidjyr1M
xUwFexh8CK/SH0+lsPnHjbAQWUKG489un7Jp9PF0jpc+RXDriPkPsFUeSBmOFABj7MHxOwg96aQ4
VCKM657SC1iCeyY6VbakTVgotQ7T72QxUVTApBlk7dpLv2nTNU4eLU5jii0Adbmolug7hs+ewqHP
Keg7gaXM9rD6HSmib9YyEcxIxOOO2qXk0hDHKQhUa4a+zXXmS0k9/JFoYTIdjcMuS58SWJ9wY2sP
IJHEekaLy2ty7/8UILxPQSlxkKqy30vBdJ4mCoHZ9+B0Bj+i2u8GvRp2Dks2w9RbCwQxI4aMYLpu
g+8OVPeyCer5ci3fLkO9WIaiq1qY/Z1RzSgdYAt7+tUvIfglemnZ8UpgW9s6jolnFelQHG6d7DRz
FcOrb4vXQ3KEZIOHyQYn62mfS3oVCdiKRT9Cmtq/NuJwyb8xnNFmta+fIyHKJQzDJYFQzL07uH7k
hiXZUuJfVIz2IG70kPkhX4BZoufgxTnQuQ39YiFsIoz6e1c+n46vlFjtiKnpqY+KKfhuqc80QD0o
GG3+E4iBUlzfIuZPidxK3lZcUj0TX7FbcUEijHfC8uWQFdFoZGVqoOC9wPouZ/XTrqya2apWMru5
2gYQ4TQdinnSUPop/r0IsvCld0OSmraDTJKwJ30mA9cLtXYzUHq8s0yI7rEJCl56MqJdFRK8JkZE
NOP/PHmH4XCQVdknEXw9QKVWZIdoqwF7g4UTDsWUCJB6IfqfNhRlnG3WaAAMt00N2b5Tc8aYyQ2y
jawe4kn0Ej8l0lKSMQeoxody1tCijf11BrCfBQ263GFY3Wsr7I6qab188a31lM8tCH/DRI27BeAM
ZMaghxc+0DmsrQLrpWWIaqkoOQXfRsS7oQzZHxxOd5yXEEwQA+o5jvcPryaxHSaQSdFQ1DZYgKul
Xy5SQKaRvXlM61ZlbzpEJmIGm/oqcJGWfq071SzNOp6ySlNhtglWT5QStRDlwN1Od8mBV7emM76z
Ym1BaMklR1rbRXFjquUykvlWHvzAdXKylv3gouFsyD2bey6Kl4X0x39DCiygcKjHnOOYxEw0RwT9
FqwHlKylMD3dPEeCwkkR+LcHx5K5KZqkcSY+EyiZ1XF6GmZFadfmSkX9wRRUCTNNFRyedPQaunst
O2vdwJN0QSkeolzQ/95s0416XS1vmDvkQDeSCjRl60y3FTjHEvZNnGWCPg5if/sMELSgw66lVRqH
r+ptVhbcZtzyiFrvmlctp604pPrkaTAPNi6G4roiP5oSfWHExDlEFVhe4HuA4fQR7UGfTQvrdJP3
FuGvZfpa1PCPchTLaYkdbwOV0hSfiItafHnTRoSLXgEbZvzqRa+Fr14hgNmcpaZZULQ2b7HHhs/6
EzUMo9vGUCmBccJXWeFLknmRCamnVws99EF5/1s5bWVNkpFaGvM3WWLVcVH87+w1OMUFDsmcpMnu
9vkyVyGMaVHg2m6UptveyJPTStEWToHgidg9mlZNzzr/H+1Ru7d4TirmQO9Nfyua72XEUcVaPhiT
+0K8+UNqjJ177warGJF+GJDa3MO/HgmZlK7ZTFwE+2O/oh/8hP4mvC/mzC73Chqdh2sMo70EtC3g
hXkAnHCyzoDcTMUOVZQtwSQzBUpMo2Vw46rgBRj5Ut4vRKoYP0ZMIDvKxjFTfT/M86RFyqlu6ovg
8uo1eWcmC//5QT4+On0DcyTAo4qt53kHnoASuMrrKrW88+rX0eKi4O9g14vYem5XhO4Y7ATcgrIa
SSosAqpvBEntZEMyjIsLUcSh/rPK2iJfq7eFf3ItEg3z3qH3FmqUWQujUNfuK8ezYbqKfKS0Djv+
uMUmMK75xqr1er2ewEMc2MsMxjJ7LJvFE31Cy72tEZtNWn+GjCqNriipZNrK2pew9XUTK0YoHaKF
qkOTWqbI6t3OlGrQdh9Wyno/QBC1v+5sU5BQ15UwUH8YsMJSa3WPJXETxlg91fcSZgVPGskeEvrs
+ZO50qB5rQdN7ifJWyrf4Z6jvLaWS2C2SGAvRdAyrh8rEi0PPOZHlD/pKn1PP84h3+q6kVMQhe10
KXWk2PStIUw4ER5wPMQUTfuInyPalnFQ+zVCmfPIm1ydR+2wwZQ/xqkXoVVnwRNiAvBOzSy8P6wc
1XixD4/XwGJ3k/Hx/xBB/D1HXI6YnV0kilfQxArrTElELUvy6uQdOBuj5iMpaB1MhqeK8mjQulcu
y02CdGpfFlaW7e1BLOOsdDOEXZim9ARiKkXtBra66qfSqbuULb1gj+fed71uDCyfc8CztFEMmQDR
yIOInx+7UMZVW7YGp1ahdSMaU2usblrNnnvlXiBzOESZeRQT/+HmbcsSsHjnPM9wPtlEgOpoFsuo
4Z47K0kJqsSRDVv2ItPTa6swc/TVYOT/c+aiocdLevKqL4PVNIazbO3aPAOBA/RodkEl25+1JYdE
lkt5bhs3PPmneI8SoZikzhMQ3f+t6WGjQj8rtzKXVr0we8/cfNy4uTynT7GBOg3StypG+XzI/s8r
pmspCnVVURfUkA+bu3UE8276VTfDUvLjq7hKRQfKtx/06ZMn+unAklzkP+bpRjbuRmfMisj1tB9m
JokL70VOdVL7TAzzYTlYp4CIFmKCGZnyyW43jTrQDE/NFnTqcB9QV1n2Hl+0jQ9ORhbUGSMUlO1I
yIOkDt4CzXOQ9NYR3kTha0IQ2yl+8eCJho5sJEonlN5x7qBHx8JOu0g8Q/cP/HkJJVq3RV+Vm7X2
9SbRg5hXdSUmE8o0wgCLX+kZ9DlGgbURC2UO5CTadfMbL9MCGO7+cy8BQbUUJi+LaPHbwOcrbfNu
506qow2aUFW3sqv+39Zq4Z4+aBdoG4bg3wyVxTpSsM1//aT/uTSwbcO4Tp3AydHRVXhsdGSC+acH
rj6cw6TJY6WvSK6vnV6Ppz5PH2Xf2p07C0xCg50Zhp3dbR9KJFInMXuVQKQvWGYb2J901irs2RVd
gBfLBGSvlom8KJi24QzIs8BF+Ws3xMS85b9LwtGnmmn9Ni8L7QHx8mfwOif3e4rAcGF5Ntn5BIeb
/fzU15upD2FNKGZX4kHXmBiFWhY6lBVHf7UncjPCWOM6B05xYq07B9iQIy2svtqKxADsBXkLwx59
GQJsVWPCQAzL++M5BBDBduqu2QmKdFjBqSs1Nx51qTVD1EsTly/JzZFvTuwK6r12+ewxw7mF3dVg
9ByBae8A1VEFgYyQkgy4pQshuskSRQO8aICjA8rhK/ZcxNo1iYRxUFW8vX/cKPGFKS7QKlf7jlpr
k+Ty4R/4aTizt8An5VDexXtKMiQ196JZJp+BIlO9BQt1iZkx+8kdA85m4hNoNuD23Y+OkQXv23qZ
mXfyeVU7ci4ppKHD83kUhVSbCJlkJ/Wjbuyp4LEllLp+9ijNzWCXynQ8ailt6UlcknVUpAIFX/FF
cjtWEceovJar3w9KtZqVp14CDsperppGyRc1dBTJUceRt4CLVKplEARXZLNb3DcV0p/rKR8IwwKo
mf9yVCQKtlT+1Xmpk9u2DUhKaW6ytsPFPVs57Gdm4XddG4YJSKLintUBm8puvDBPoJCM9BLSGJ/I
ei9gnPhVMbEpBqWnxuWwbC6uZPrbEueQ9OApEek5K/WPIy75I84GdLBm6FkscQYiOidmcn1mqEfY
/jQbTOXjS/YlGwA7ZZeOuUUiWKy16rYYtf7806R7TsIN/i4e0OhZzG/iSpYnTFmdJh/yy0eEaN32
lncTxTQLTH6x27I27sHj41aheevH6yenSgS5apjJHPnUjkI8phsc3g05Rk+lvT2jfREM9ss90HKH
JKNXqeOlRUC/sCYfFSEr4QNEi6x1BoG9BAAIXj0kc3rgUMG28kZhv4oA2J60F5JBAvoEGc5UCnEu
mPTPJitwwc3Q6XoLxMGkyu6K9/twVoiNNH4BV+AfSht8bjdisx1O2ntbl+ryeQG98WP4GOMj2QKb
YRHz2+nUw4ZnFOvLYpXiFQjU0IYbRJddfzxJOpFrngw0KS0HBEJ9AXyRB5KL8NYngRcCtch04iV9
5wHgt70EQoaN1nM7ggtUpxjx8XrC0w0IaLEoDaPkFfMp0GPkP0gram2JK3BSFhvgeh2jt0CmwPnz
anp3qZBMgd+whSWopgue9vnAj1q9JcDMo3okHuKIjihpWAXlignHsaGFe8C+dOttbI5WRll3fa6M
k28jsqm+MGroE1Csz0VUyZhyqCQZgneH0d5tbqiyka2oEg5GHqngdxcxNUn4S/PJHpOs9VIg0LNP
8kJ2Kag+l7Mx+K5ar6VjNRBEFkkgsOQIAt/WdHGsM8QjFTjzYCd5C7vl0Xs8lsiR/M1MHe6tdTa7
SZ2yc8qHB287gBj6NlZqvc4tugEjBcOWUkmV7xDKXA9OOOcpKKSFA9LMOXXMFeQUV2XEeDy/ICZ0
Bvz5hMuLWK30DEZ8Ii29JAsmdczv8DRpH2npQ+ksDsQqh05KDldxQUEWKWOF/tX1gwIpHlIIAmlU
rTHlAhkq/oSusRdW3GcHAnoWvadr3l4zMXhhtCj2Ct9NtsxxbThYcGfSv5WUNh+lqe4X1Obbq5lc
1J8lTkmfDJe9UA1j69MF8LQnwd3iWnmsF4F3wYBJZO989r0g8HNE4n63QkHnNw3mRNnXUsQb7KbL
IHFbboauSvaFTokPmVSzcRAgKh8dSyhrYTosQlpMC+ANzJ6qqwpP3j8c54f+BiOIzMi6HozEIC5a
Q/aFG5IF6dqW7PqUX0eGdbE5s5sw9X6qyGEQ4v9UzsuEjAO97jTg4PwMGhk7aCbC4TXOYalD2BUE
u96C4ie2xxMWT0ufWKYPQL0OINPGEesNPripeFgioxuIgFV8l7nm74n1bRaz0x/imiRmMyqBg+4E
JchDkNKHUC/s1J4tMV1ObWE0Cv0g1rkpr049DVfrkuFbU94ZMqAk5gC1lR1mL6IrueT27ieTGnKs
yEBSR3hlcoAnSOLlq+KAOPZkbUprJvq1oYBxuyaJeH1vutf0k3nF3YhjN/y0b/1gZ00kbD4VIpjQ
+onooLqK+UF+qSCIKVZOdYwvJyeV4T1UkrlBZj3OAeg7Oun6IJpSvCaK+cruI22C6ZZmSOQzoQE3
GObxEnSy+U5IZa4+6uNYurC6JkeEF7zZwc8vMwc11uy2OPDO2N7pMU1KjIA1sSDLkNbPWQPih9XB
5q3yUAaHJulS07tf2tFnDyMHHs1es8g807t10BmSrY3SwD2dI2Th54larFEAnFRwtBsqQ3bdBf5Y
MM98UbrZ8aaWCwHxewabpk6O+H2x2eqAnwosj/zXcZZ0qGDJkSbONVi1LZrKNZTUTu+lKVgcG1fX
wq66ymJN1UPl8WTr3kzjTQKZdMNF3z5Qy71Ex+yzGgYXnoLHawZrO/3MrfUV/pRhpJloW8xV38OK
gkpOl+uYWS/dpSEn+FmBPskzjPgSD7GZRgoyCroC9EI16oXtSLXCS2s+ftu9bln+ET+G/hQJ0T22
pn0FG1XGEIsiscBXAGl3l9Oo+8i20tDnX4G7PWvJ+zswaZSqUHIX9u1mJIBvG4XBI9lkCbx/wMnT
dy75bGIFlKV2WVZCLOWYE8rZh8OZYj8TK6WfaOgOxN8/S+6dYgGIKAjwiqawfl9ouTzmX/JK1MHo
Tsbly9xaqSlaqPIU+w/ZyC2cSk5EbCb9LS5mhRQBB1fcLdx75X0SoY2Segm8G3UR7uey567jjcGJ
HIHtw1GM3TTbRuAcJuoKtKsyVv3hrjtSyc+buBWc3K0NkNAp/9CeT927Pic08vSKL9ToEOycJGAc
ESEtTJtNHGuR5ibTR7dlMUdEygRboN1ssH0F1udCt1daCbn0vKvD883bUQA4CJYykSMcZV/hArok
le4O8FyWAV+fWc2QqUq5EAF160xn4sBh1fMVFGrv+RNoanZ7b5thfp9yA1DDnatJiN6BOp4w2TlB
4BRNikPK2COdmbH7OLvm5GODofvYv0KonUPz5ovfdn+unaeby5I9nBuS+A3nPpygqAKiegCzaSo8
4gI/iTp/JI/7qWxBvbeL+dl+R2KOv0+nL1zksiFmNtGjcA7qnfZv0eDtzH3MA44wEaNLVnnYxk4v
kkBB98SapvbwYYgsxRVnIKnHJDLl22lJBp6BnfqKXWN20/Ii9gJQngBlz5h7JdvwGfRb4CAfC7yx
UjC69eQ5R/IRrlqMK+fbEnLrG3+UCPtAjFiniX2PJWrlmrFtaAjHrnNTsNpo7b7FJfsMuRpCHEj8
iFd/hUNNW+EbAOdy1rO65qlp+fU/O6QcIFaDne25XCkXFNfN4HXTmvzuftV8txfHsdOEuGsSMQo4
5fYpRTZ/3FQhwuJt93USipSnQE1YWgnqTcAr0UmD9kcwr4qbrf7hsf4VSgg6Np3sv6/FrgH/a8PO
EQDlJna6sbtvaKMaWLxdfr24gj7BuvpmDbYe6YyzEevcXAKHDcsft2aSszVtUGtXM2m7QoYLAaIf
udY4uqrVGIz0fwywRbui74yjr6XursbBYisn4c+YIwJi0kRvr8tb1orj8TFUddGOgxITbWifOYPv
1hQEbx5owhFS7x1OJa/ha7l/hvA83u0M6jNwYSo2xrOeSfpTScy6XszviTgJ6xXaUaF2DfE6cdQZ
ZfoSxedGG1jszOfBQOoDoBrI4TFXKXU2JgPiEftEAtwEGkg8Ow9bmyhiDi9pfOdst9JIT9Ek+29+
ywIWHj34TcaxBIuxCUPf9ReN/rmCevVlCPny54Zn1N+qzXrp+BS22Qmi2RjZBwYUjg8kox977gpY
p+5gCL/5po1mq6wKghk0sjZzScXyWnzZtKt337Sv/X0m+4t7giOaPa/42A0A/XqLSU1DM85FCl23
yY2VhWZIaTQ+rXrutTskf+VXDknkJwjjQTYFXvh/ffL6anb3GzRS5N/Xcx/0Oa+dKCThuxtVcC0e
WFE5BhgSdkAXrVr2Yb/UTQXuILcAL1osSTVRm06KstC6xbVdsX9FotEQ8rd4dORzLI3p1nZJomz8
PZv4Gw39DPzvZFMCEsP4ZHfKbo7YyB/PyMBayLBnEAea8vXH8nG4SkloBivPnLlmWRnt6Ckj+xtL
V3lZ+ydRpkeF4PT0TnlRKxVRFDIaccvemw4HUdgK1czSes7kI10P8rzBzmuSujfxpwx7vJrPX4T6
tjXWHzGrhjPeqNkHcmflx67Jzr/45UCwc1LWCLX4yPfihJH9yAkg976rTy0BGtN0x5LB2cXwpzFI
SzzE4wE1LhKN0KWdZmh6CWP00NU9HBOdhDTwP7B3rhAnq5MRYs9l9roJkkpYTkHhn+55TG4dYms7
Y9QZbNHV9DnFOplkNzdNYTDVSP655u27pML6H33hx6IbQvd/lAaGQVOcliWMcvV0dT7d3JxN7T1v
HT/b/8TsOOLHsta/sZCRwjKVC6GTZ5Hj7FCTPvRco74Cc/WkCfXjHLNsf9fFPynVGcJJJvUX2dnA
u5jNSAT50K1RUwPIOiEtxcJE7GH5CK+WH+zccwrW33TzKbuAiqbuTfjVGvGPE9YOqIElCKu4sSyg
UGpNl+wXYtN8bR+WG6t+7HOnXN78/7oWWkPNGBUSLHqQveZDb3gEpOXvMBWCJZtZhcIJi4DDwCdA
ZscPKAv6HTwH+N5mHaf/wkbj5wa27Wnmaqw43jLpM6kaj/6ftRWItUwHNNzGn3/nC+rraaiuFrhI
ViMONYiEpWLvQsweaUN1sA8cN5bhw7T6yc+f37tkAiduq51Eb3j+jL+fFctD6Pz6IP5hYgmvcHV2
o205APJTFSzARbWoB7y3sMEvnxpjeXExiOezyp7PQRg9NlYBUm1wMBk8hChuIbusACgyn0eOwNMM
I+8og0w/Mha3kfO5+Hw8nNCu3s8ZZleVYouq8DiN1nUaPCN+tzpOgmnTZLCfQgAt5GFBgZVJeVBY
v2uEaqusPhVj1laOeSa4aCpz7OAEsvPtxmLzalxOBTfvtsyMzLztvsWgZKR4niAtZCJFHU7eyW35
qFmFtHlQ6EmcW8NvMwT5JNLHWKYETNMLOFmrJJClgc78qvvN7G9ssQ66jDTf9ejK16NnJ+aePf1z
sy/SDU4/eIm+ZKw0nfG7/mB3dF6gYRAQrYL6BKfoibZdZp3YkHWlnHkF8LVcxnlys3k3wuC+Tj/x
CTv2PNYs7ZFxHmIk6ZFIYIuBQh9I+4bWfW8eJ5WowLs4ER4Pq31V0Gaf9eueCQAJ7YLadGJf3x35
MApD9yyEj+p91dNSGUaEfAKdBAhpGK3nR/D3EXKuEnSrHmTKWLwIVNcoAhBMtWB/1mMPCx6XKdS/
7k/rGRdCFJZ1v5agAlY0axds1C0qNdMgTr5Ev4b/qMztiroIiEtJdEyGU77JgMWH97E9dTxJRCml
pSL8tSfHeFM70tliTlfz1SVu480HzequyH1iDb/x4fEDbQ4ggA9YceJ3/Kqwm2SAoN7xse2Q4H1o
gDNk40Z0Dgp76CxphG+cu6rFCESpggwYpWpF4TBfdhnF4ZGu07ZeaG7ZeqTivB637IFQnCqoUx5D
WLTYrdOCdRnECOsu1G8JslFfn22Aoir0rHxxgkehCDu2m7X0M2owAxOCRyiy/BML2O+DZBLHlngf
H/QmCYsQ6RzqW1KGpZyiWGckg9CeizQLCYNdeymzZc5qX7nuDmwAUPbZY4cns2u3asVxzpmQL+D0
p3PB+qoQdU+GVV5bCSOGJQGI9UxP0nCV32IKs4FjhCoRVfmXa0sty2BuzX/quWjQAO5ukau4wZX/
SVfgn4COnbYpsZ+22BWKyL/HAukbuFNgf2jr34O7qL+QuZq2Xs5MAbLzdNKdnyIsGM6yqyE6ypel
otrJpGsXaBAEKi3zVsoWF50+DET0lHGoCrb+KjnMaCqMvmM1HS96t4YFlqTEs6mjSfoG5wq337F3
VsX8qrCoDxfcjBoDuTl6GPPQ60xYV6KOQ41yeJgn6hjwwVsBJWlCmvocNpZo/Snf7GIthP8/b6Hd
HyORMXvNksiMxUGncvig2ffC6KyfpsN024ia4oyZzjiUsHcq4HqU/X+g1nPsAs04u/jRFDYuM89M
ihHHCfFS40xRWYYGLaBpyMJxRRTLNOuozC1UEReAqCJz5kVYKS3BHqrRYpfB9UDmfQASyW3p+60L
9JgGffjYka0miaDuZ+pBkd38k5YZhnd+TeCftuT6iS5OGXA+BUhMjq+3kbavbyQowUvsBfxX97jd
2i87PRIdIPJepexN47UsC10KmZ4WC1FFEihz0wcqOvyRaENQbGOx4EpdaFZ4rEeGbRVr8BxbWYYZ
RIu4GGLq2/q/qRxv4veIPkqkjeO0hqAhzRDCCp8Lb38kkmpjgAlqTqfq8r7mB9qJ34QsMdSJgb4k
YUlJtKQ6oq701K3YZP6PtMwij21htQtmDHhCenIZlfcCfesUpQvTDZNqX2jmGE5ZOiQ104MIUZeC
wQvgeDmLlWWnB3pX2KPBXq7qRKWkczyZVc1u5aYYIi+PGzBiGEH9HW9NP9JjWMj/6k3NFhK/nadP
a9rrh+AUX4CoHwewb1DXXIHkeI0/I5XnIwfkWzgJrbTA17HWJl+l+VWe+w8GASQUymOcOSTBXQ6g
T6kR4mu0YCdpOA95oJV2/QY+UvqRmp8Fx3IUiC6LZtSAA+e+NgPUSrm46JlQvmmBJF5Oeksoz/A8
A2GIUFyWRuhwKMcCiiBCBVL76RYxPUrYgZ6EqXhhjkl/bChPXntdWTcZKdZFWYugaB2mjFSTqBzE
b3VAzKIQGE6Y/lDx2ygQtutCl8ve004wDa4SafRLG5WwcRtF4YdwDFEpqh5qmNMtXt4Xuw9dsA+2
9OUyJ/OF07BwhMd7FDUqowBzGT82TEXXMUJ6hI1vF3/Y7oZ3Mpxu6jUmFneExobhM4pPBae8L5wM
ePrbD8bV5V1R8NgHKI+N6QRrpgFQv9/XZTxXJFsr9S727i4p3OK6wrnFlOVQ0H95jsEB3xwiNMPx
pAOdu5KwkXB7iq7Evt6Ax6yy3uPeL3xQn9KpMG7ITxRtiBAgnI50SlbJIgK9xteRgMAT+48gXFfN
hP95ohjKyCIOY5ka6l8v6HwsJLIfZXu/5cD4JmX4v+LOUVVvEszXYe7dza7Qtrt31yKuPDYkje+K
Af2/bI5HAajU1+NMjis0ZbaPzdNJbXlrP4mpiF6oPZsdNlgKy2xek8tbDs5Vu09gu6v2EuG1DuZ8
9X1JECAuhXNq67a2594RKKdrDcTcin7OjTg+nUx4EIpM0ewc8OV4Q68DyV5gs9YjQn5JZYmxH+WM
2R67sxwRt/s497Rdx8oKB0+piTQ100oroctb/7rbJIjo3bhoLRxi2QnTa9TMJqWMxdRl6TPU+D8S
6DNVPkKXm6pJS+PP6u0/dtU18ikXWGjHpDr+DLQI2b2dthdXP+7DrxMJiYgnlni5Bkt0U6j06OqT
whnCaQ7JNunPdqsJ7i41byo7jXyY8ELUzCHXmtQpQFKu77BuNhU3S+RiPVWkqC4bh/m3k8/rz7YY
dk+WOB2UM15IucEXRqKYkJcAL2TTtnZ27vU4BYCBtzbGI2+W5Yyyo71i/VrpzaBrsZWquqURUZBP
Nn5J+Fuogh9lLgriO7Nmvl4b+tmcdKxU6calx978hHBkPOzs2M9KGROZINOIux0F9OyZMqQlMq77
RKHwtBEpzhsMBZlH6M4aRyjAD9YIkhCARSBvuaTsDglPGWqEECKS5lKeIGl/6s+Dpqozd2XjS31v
7FW9RC9zYcigVBLUY+VdcW0uOWhwaUqBnrdAjJJO3u0TVINxs/eTa4MNjjxW/IgELu6DlQo7g/ax
TRH/VGFx2gJ2caZdqQGLnBxMAHk+TS+DLwUhQ/DjmoWVeHhdaLcKAkXN6z05RLzMeTZbPYOR3wfM
dSoWIEqWGNx2lt2LkC/DPb1J05BJcJu5e4XrEB0u9JLmN/g8XQwNj6m7TC4HvTviY3tb2L9M0SOg
M/G3COM47zCvixLJ+UrCxEEC+8oI6yCOfk965ZWU3bs9chcQ68foU4Vy0Pk+3N1anq3fgGDmqNsu
+Kw3tTD7EMxhYmq2W3MkGhTqCOqeXEhVpnv1dNtf22gF70qRvuTdKS5JePKoBQCg1wIriCuZwwyY
DgKTmZpq5tMMsFeQmzBGU8SpGIGYfGXLm/Axb29aj7+14Tf/8LoC72CEln07cgxivQocuu3iYatM
tX/s2HxOMT/RAD+vvtMPgt5xQtoZoIMveLMgtlT0MAEkl0Yjbu5ZpFiXDKjqwC/2zqZgBkWMWCm9
wQaU+3Qw54u2XgCiY5m6pqNJ3I/zAJ8grY39DtQlqILJTapxVuWQXIMG4ufH66zd4/b7AwegPD02
a2B7do39eDERnfLVh/Th2Wzu5vqYLk5rIK4W/LgAYGvvA/WS6Ef7XMXcAYBfPZPxAqHVvay/YAwY
duOASMoLNo4Ux7/jmLbZ+lqh0RQgJV4BQxYIejc5T/lILFkxAhQUEW3BKSjlVeDCE7QlmO5FfP2n
kfrD6CbHhLLOq1xyEpMg/f+X2k31DaF4YVaUhqLF9pvUoxOmIirwX+wU8AdbLgb+greSvLOxGVOf
2c90ehKCCHM2JxI7FjYJ5GzuXjF47cEvq8tY7FL8Pb0tE7sFbbq9/f8Rsy6TPVxfgnLpQVcstxPa
IOUon43kX4q1nwl7+e+h/VqzrzIOWEne3M2wNrRdfQ7fTBljBNGiBGtaq1fLMAiggY4eV3k8y11i
HYqPfUpFpntliyUYcfsrUTHHAY/SQIOEQBkMk0YQhhLmpH0W9QFsrHRUw74dKQh1wTTMpGloYYAD
XlqjpDtiIxx6rCnBrdwlngjtrv05J5+o/QdR6me/TsAbuIwMPksS9Sy8OiVOEJU/RcJOJJ2Bo+oJ
YuTnUpnfePBmJs5xxj2L+wzQ9D/EP3sDuq6vQYeu0cFRnarkictdIS0C8aqO0mfcKeh+ZovABADk
ofyQx9gwNTDNlO73rj3l/F+zehQ0qNNM1jnl24qnA7nIpxvrE199XWkj0U5+YnVzCG53qw1sP6P0
qTt3ZwmRbDqMMuo23R+luY9WYIs4Ko/TtzH7yiKhxI2BuGQ3zAC4qggiOWbnPna4MIwSanArQgeX
gO46GRn3IhKbeM8monJNkWPLswg7pzSdWdpPzSVQMP2jyhS5LqdghbJMAJ4mmBhFQjvSbe99hDw6
XoK6K7/JmqEMf6Tc+scZ0w3UKdC0O6kSOXh5y83fJBTIzlUzhiYN1Gd9sPlakQB05M+fVbJWO9AL
d8UIrdJLZvGVO5ojzWtJ0tCXQfrkP4zlrIGBnSGTcSloSsl8/sYgjZo1gxbnJ3D2mkh5cCnP4AL3
9oe2wxv2RArhPlhntdg1PPz8aDG+1HaNmPhXpoaKZs16Gnt45EM2NdtYLfkIXJ347VMLlr4x30cb
CgxyVRrtV8S4LE/s1m8Q65eoE5KCDyxW2rM3j36m0orNax4RCN2Ps3xTBe/Bsq8eEDRfRjw4gzRJ
EHoBMLu0RS17DDCwKokVE/cqO0/YofkEylDwm5o4lYlEmXkVMPVXoYJEQftdH2zjWpyeOBO+6EhN
I/TEfO3sUy8hJhfIjAHK1dA1qDWKw993ZqQGy1ePKn0fpAMK4ha1++MINArP8pBtIm6vCrbgjYZ2
knGMJvy5xU6Hw9vnbZ8NJivuOxDNFziamb7Wy6xb7iCjb82uIGokSFHSWC7hee01Rixmcx8wQWBe
RQyV1YHSaLVy0OlCXgOncr5Q+BB0vUfayePpG13r8w1NfybkYoTYJEUqmZtx/1lz8qdIhBBxPvvh
KZEWC4dTTAZ/BGBLZiVEFp31ScB15kL9rJgbId/pZ14mSZ+Mzyw7PumEFJSEOib0mtcPOlAiGz3d
K/2sYEH0+fNawS269XRGdjd+83llDKlI9tSBeaSFAZykHUy0ryTl4/ygLHs1+f/LuG9pR/qzxxuf
g5hblgHKV+Ous5phIG3Dn5hSnyyFIhQARArT6+Vu8dic16DPDupSm6ub2orkT3xAqhmBZvdQJwyY
mXMSrgBgACd4QMtaQUcO8CTlauwDPNpKJdUis1Np0EYhSRhGbGzDG9mBRQcnl38Pm/X7sM4C0zpv
s4Wbik9LkQZQvq2WYjxva2aGqPt+BxSJcCwqcnbP8X6hPbK1SWJIDc+6PfYeRJPk5Zefmcsf/ASz
iDOnU5DqhwrwKGaNw4QClO+J+zC2t+b+RXPfmhMJqA0IObWNQSXzradLgMEX4w+uRt/L4Rzdq+ZS
exgTVz6e7utjL0IoicaxRd8/sMD1AXe4l9iICDUgPRuOlxsmkD/RGI4zEVeearupQR3Ev3ow4IHa
iCh+Xuc63E9PFOXbbio7Tk40MYPI1nbz9SNVBzYxxdgGdil+IvTvJi/FRM8R7oCoqIYSezjoOBuT
nloo1CL7TZrtsVLu5MO4O6sdBjjOtXgtNoYIRtf3Q3KapWzeqxbk2K/B439FlrJYGW+4Lu+isHyt
dW/0cENknjBS/1AhEfkz3DR2zcJT2byDr03RiC8owNEoAeWzZAiGp2Qtvno6gpwVFocVJAneOZww
zD9CHT0YLOoBzf3aZ/YYkh65DNsSG1+sVz1qtEzp1WSlPYDdcb3UDFGNBafStlwnpASsBstPYZ/n
yJFUkPtMkTTo2xsOVPKx7L5NwWafJI0RGqlEbTz1BxoladmY6Tp6JzqGiz3Onug09Q+5xcxMnkYC
3FQEUyx1sMVSh4Vz322VxnukvuYTlmp5YKHnjfw7/Td+GdYUGeEnuOz0lApYfN+57HZTv7Yz8Opm
4U1crQv7Nh91mvzAmF3gMUTg7DqrF4tgKSZUImm/us9EHLu6/+iFeTpDC53yIYvE3zsKrWqYgLSt
hz1PGkrWU05E65Ug42lDW2yPai2/96Oq5D0l0hDvAAmH6638ccGiu/+5J9IIUT1LTk6DzgGYFov4
NJWRfq0P6JnLsi47UWmpFsnu7aZY1B5z+R0rRY4bT1q7beP1lblXtmF4K2po5UEuuO1PViWnsaYF
upQeSlcnFMgQ1TGSUD44IuLjTSp4mVP+1vmMDfLrB1lEf8KsgKxjc0MI4hKSFyK75BrvGz1akDFu
PjVphZXAkUfxONQitJJOD0lzMGXzeUKMCmRvjaeU6ky/pFdNsdBcXFI+WPqqrOvFiY0vEBzpszsx
9EAhgAZLwAYUoG/5DheRfChmouYl8ql4sANudNTp5LrTHW/pTnaF4LXz8Yj92Wj/UsBl7njetOUY
uy263V5+17yx1jDWnAQir6sMVloLfXsZADSf4bUH4392bb8JMk647xaqFj9UFjFj6AL18QQlXRxB
vcXKbCV9RkYjMrRJVOrDdZTFAU2i++hxPo3L2Q7OjMUquqdA0rYaxKDOdQnIy7ODcZDINMxjZJsd
Gsx8zAnc8YTKyt/l3roYdCjlRMd2sOiwLaoJMbp5phw6VpkBjqHE5OQ2+jrk0jAVy3TJpZKTu05A
Ojm1dvuozKVpckWNKY42ENlrkIcTTu5eTKmgJbNmgAei/xRDBXUg7eKuDrE27UfBQDMaN0F3hjK7
dF0DaDgp+GigwyFT7t9jeWRRp6UV7Tnz/h8/vtyEDzvLD8PDat3a7gPJPXkdUio4919b6Q0AviJd
42arZeRso8WcT1w6P0gdjYPH08IIfIwoPxGmLb6U0ajcp/oDvnUA3sSXbUXTqPzeavmNju8zk/FU
E3q6UY2fiamZ8nW1PGX6M6Ekir4nvJPxKB7mjFn0WjSwSp6BuO23cEwFQ9gFKkhN/WFNgbhVz1kn
EZ1N1XAVAOMMI34hPnGjIBGFz/BWN8T76yXsvpPbln5dKAcon3G59dIugKDPAvYp+HuIc9sNXSNA
aHxjbyF3hK7sSJIR0bITaM5a+BIWNQXkdCWD/2B+BrAqRotAbDIcgdcVaUZXlnhtyps/CrCnApzm
vM9eCpuVTqWV3T7TGcvQ8beqRoR70Yk5ry5oUKX3lk8MRi43UnWAXW4b438PO9gzyuNe/WBOMOnk
fI8NnbpwS7QJpvCG0FWZOvk032zVGFE86Pmc1BRCwfoTwUyQxH5/5xcBFAr7dvoTNC2O/hqv1y3W
jzJMNnRx3m5xQitTISdOw/Xk5yAvuUzJv8mB0DQUUmldWAWRgUwgsDsTCnUqZmPKQOzj8UpoBaYQ
JZEwT5f23VbivoWKYPNrIIJ53pTYSMc2C4g6xYx4bRGiB4NggtHvMCo+oG48nLAmlLGvB7KgFdrj
ZYNMrt8QMyULbzpvRMACdCBEcfBINtOIuas/6UfaaRTd1Y9NRCJRF9G5DaUSfSxC244nR8DzLOs3
zcZJ5z4ttffquKO3pO/Gyp7VwStlFRFHg+B0RTHnoFh2dq83DsOgYtCN9gysRWmh/mDOGFamf9rR
tVhune74l6JDlNMoyv8373Q4xYI7ZfrPrZZfJxi/L0wPcErbFNlwqLFOKDJ0O2hoBYuUwhrB6csl
ZsftGFL7KzuHTtUnUQlh8S/VT5mO87sRD2agrg4zI3IkpPvJaG+hAYcLXf4VHYlfQubSc92o7R5q
3//1hXLMq7iVMOyVZ8PaCFh0wisT4V8ahOX+fBdJOZpM1lNJhUEYL6YpMp8hT3izagHZZ37hYH6d
RWJGmZHvsAao8yZhGIgdu2/EjsyUYhttKqcgJz7LbULrG8t0Pto2ArUvhbExljzA6Ze42t3P6mp/
H+gDThkN6DoN0xyC1P9c+Iq7fHtNOHWhIFJm3poCecb1rrr0NF4C52vQoI4KyGNlNoZaqJkIfVS6
p9Pj4gLbAYSp8xJrVHQILRmeVMso0K4jYUKiynMML6LpIAGCyNtRZgJpdU0xcU8QBoIhN0WupfJl
WZ69hVYStu0atVrv9cm7Llmk3Ld516kJGtuh8saUoaOmyu6W+IciUaw4pe1WOIvVzCZ9nCJjro70
AC5FgNWeIzBxIsHiv+ZbIe4YWnrZ2ZdRY4fD99Y5t17TVq1XW4IFdDNwkbdhUG58npWIhAHqsfp+
ZCwBuDmoCcvQdq0771VzR3PdQdUQTJBI5Yc3+z5bZEKBel+5Yl/H3E8jqtcF7Jh2ByLGkdYgcqI/
4gvjMvNpn0PM/yAzUy9Nug2aYrBPTTZXNkP7AIUBoqHC5biuO/JbVQAqI9d9hW/k0rH7T7i2uBUc
uq2zyFLFQKeK7XKmiAOCMXqaJST4Zn5xfR3Ks6z/NqUX6bpr2904XV8cYp4KE1nW4S6GyhjcfUzy
J6G1RdBXv34rBQnZCB7onHh0YzJYsvD7s9BQ+kp7/Rs1Cd/eSQULNyaKL4SQrfOaRVwKjjCcYRke
FA/xQ6jSQ42xKCcay1VUVk/ksmaaRRGKZ0InuqgIBy8jd00Asz/B5Vyh+ZxG1B49OzIXsZ5K8iLP
K9mPufwbPbOiMyHFtwWtoPHwfVwigUcnBqnE6UujXqn+5lMY0+Lsv10I5+7ElKYmO/Xex85bvkv/
PI6PI9xl2taW+X1SHoVu0oDL6Vsvi8VuXWftTieg+BE2Q5aYquoROq/2mvZPiP39MIdBIyLycWUf
q9dLrXTWk7zX1ksl7G4DkUuoNCnPV8CZBTPJUu9CEOiQIO+LB7EM/1IeI0l0WbfzLrXOfcP40D9a
9PNOZqeK7TM0cTtUgm3l1E0c+kRByY+WdvD43vw6yvJlGxAioM1LEKi1KSrU3jwVB3AM9YGQmi6J
5ijTuInndS235wXyIUIvzdHFX/xs1hWKLbbt4Tl/97bVYvS1Drjj4aztOVdZm9k2Oz+9aN/GjYIE
L4XNpa+2DU/GjYs6v/frhknrHQ1huuewRclTD3pgPz3vBnHtr93wX/4EAmp5Z2UdWeqia3q/AbfC
JzrnxvZ01tTQoFFX/VyqUa2NY5KGquWqfVFapSRe78zqSTmfIG/QhSoaXGGQxlYY/ZnhWwulq1tG
NpTYnmHkh1oc1g3ycP8RUhJpVfmLgN40qQLuBW1C+Vu+3k1yeVhF18eGUh2lhjUzQYAmzigBr7ns
6WLhhXmGWeKhlwhRCydiUSZgACyVxgrElj+pR88BKZeRDNqTkYjny6mRvwIPZkFq9RbV61IfQ5us
DWn7ItB9V50kswyylA+e4BoFPtJYjNHPGaqYoKTVaVqcfHOHP6OFcTqfwV+WFpGixuG5HutEKjJ2
ygYUIrC35Y/0zoZTKvuKBuZfCeK8UxUYe5Kf+BhsKomLt28TK9YvEjQXDtuG9M1fwCREhZuDU2em
LWOpyi5eJKcRakNWrtx9aqeKW2aFMLbM+c9MpV8pRoicugXRB90ia2vM47Pl5FepRKqROhlApQz8
dfJAq/M38Bk+H4S/QhC2NcR4WqxfA0MhdpMTCuFci97hxTPulhbDEwI31s8g6dfurODo1z+IfKoZ
IhGe8J/q+vq+DcCJEPT45JYlguoCUUrl2KzJe1SSMqkSMha3oiIHVoVCOyNmH1jCHspO+o4lWlAZ
39eOiF8QZ7mm0j6xQxZOFHpcBtP2U5gdalueqBMlhvCBHrpyVG+R97APj1u9brzvaWgJ+UKOF6h+
MjOKsJgnvjGruT1dgMgi1tyHXvRtLzcwHEuo5QG3ibR/YsUzwXpT5CdgyiyuW83CqEQ9yYUBGLX1
45ELPjSFlgFGy8cH6Sd0nBjU77RwT0ky9u6lqzqElcQ8EFnkdJ7C733s+0WNZ/Qi67OQgKR1hEQi
J4aAdWuTPmDw0JnSiUK90sv6lTHjlOzP8HUEH4gpbhZILyme5OPLvkWrH5YNU+9H1GixqZPW4lVP
8niR3Up4pwPbtkA+Hju0kDt6biVMmP54LNL9Guo9n6cf4MOgGtx4f69+CNDisHQf16RszJZVZ6Rl
qy2KNvOR1SfPPCQ7Lp8I+aM9okHFtZxO1HGEqklwEH/9AMiWUOJoVfYtt7HQMrFFV3M9kZ8Am268
gskE72pAobHcuFg4xEC+6CK4Idc4VasCC1EupxCuCdILKwu+7p+KaJ85B8jC1ddPYnTce+MtBKJL
O2ymU3BEGOyqoYlXYl3u2aY09XYciU4uWXrBUjlE8P+cQyYxhee52zRt82njYRTUzTE2pXSF2B9j
Op8MWMo7n7grdXDsZSiDVH5/P3E+x67Yac6xN6ZiiEkgb0dKpoNFe7U890GJ976gLvhmJmvRhM/Z
fx6sntRO8mnsvMo23GsAf9o1vl509mPtnu7qJt+atvL5prfyQyWMk79+dG83RbNd5d0S+SOAQQu8
jfxX08xGVXmhCQAxGmD8+MmTsXRt91VuMrVdCvGIHpCbzkCZe2lBwfi+n9ZmmSscaFXoJlgX7QvF
zSPawR9lpGLze3WlMIAI/n7W0Qm2fCK7FGc8Bl93+LACylM/H+D4I1NPW1rwpKx7edbrTtSL7sXs
/RoKvY1ds3epXIyaT0hG3rUxK3QcAWFxqHg9axOJQ1F6xuhK9KIB2dEkxmZ48pBID6IAIlTXyKb3
KBjEmOX3RO8CmyqXc7Q0V60ZkhLG5hCp0rtePT/4UDw19T+uT6cRoi7HUZcrnxzMOQgLmaMUggY+
oikkTYK0KfF4meTHigRdT6OJDXK83k1tniF4kf8ry2SN7NLS0YsFp6Z3b7Y/dQtZPwQ8l5PZAZT0
wcHEj5///hCA0DgplGReMGOSU2SHus2Ovh1hy/QxQGMU22Gu3IjnTdHm8MdLmZ6XF/vBHOtfeY/+
pD/TcQqvU9B+Dv0vVUj+evhhy71fl3ha9FYrPv1dPJkpghVy9MzybVUn5KoOYemk4KDoaOuWTGy+
iajxnFDrPzd2lL560RnLgYzZKgtf8mlUV6OPBANFij6KwOoXtc6NF4A5KIpq/+guyYJNIWwIH6lQ
oe4PyG7vgUPHsXhVnUUR8y3rTHdbM/nvnPN7jnrvqwJkA9QuZEiXzZfqqxg/mcWSK9u6TxQaFxJN
Yj1FP+JUcyuiE0yAn1Ml326WMKdSyCxSwNgzgeY6s/UWBrJtG5ce0r6hMAx0DbVAQVMLwqI+bPWp
xPUFh1t7sj2FKIzPA7yqwGYJkM60JlqAo7h2727DLkJAImL8awzN3294armP0LUq2F+rPuxsHS6L
3fORJnADAUNcH/U2NERhsOZHn975ezJwKaTr9cRWiUU4W3xOjcEfEQKe8hJObtTZ5uoCYFGC1Moj
bQN1EqUnXZdCFx/YHV0c9+s9pyyDZ66J7QqmYbRyFsSOA+6J8RRrNMnBUR0z6LgMLO3+ggmeWPOJ
JJDXK6pOZJTujB0VwkCF5ayACgHgShz+ifrDnnq1NwJeIaNM/Zge0GuO6oeRg3CwaAolhuJVmNnR
WLWbzkJKA5wZL3EXMera7JgINuHcuem/lGmmCXuUBz+Zmpc8orkV2U2bS/wCTrKQzAw1uEOnhmmx
QNeutI46zrexvRMaCRnSjZWBja+68wu2FMmJujLoo6XF/SZWqQn4yfEpHNZS/pED1oIRSL+rnQyU
5rbGD57pjMCMMXFThTNoOUTWkevMnlmKIXC0RKZVknqbePffRTL80HE1hlbRh5A/d6t3Gbo4+hDV
P1JLoFCWxYYOFm9aP624KzQ8aVU15DjfkaX9o4UQv4493s6nWQNku7B4H8+HyHEejlJ7k3vUO5Xz
k4INsGrRHQjAFFEMF22Ai8RbVUObnrht8JG79Qm4Mpo3w/OJw5ZiTXyM1lIcnUDss0EfMDL7JZ8l
ioaWWH0kjCozL/75Gt8NbdTDHk5/h6d5wZHn3Diav6n2tmiQXeRA8xeKMwM5IG3XfRMGmZLEHGc6
2rwWJq9+gS642vh7rK6eRZFgzOaow745If5Q06ewsLwgCkr40SkHWHNH12/IwxmAKmXF9qP8LBWR
eTZrs4P7RcDbsr+YBVuY4E4c0/xRioN5lw89pEkKGAKxANkYLX+vfs6tBYdH0+unFpbvV4XOvEhK
At+4zLXI1KO0UAp9fsddBF8QIfM/R6gX/tnwh3EgDBkjEu/amWRXc665MtS3AyauLLaxy6IxGvnJ
Q2o6CWg0TKOXimuokdcroJILH7QtBEOALeGpLd4v1DJPg3yy/k8ZqwiaGW40FM7U7DVPNG3PM4Xo
Jd9jopsgqO9XwO9Huhgd7ZAXO2GyT/10e2d0LddOjuH8m2i/sflEo9sleQRgydtDs6kLIS3+53fv
tPCTjPRfdVI1gSY5qihIvMbWxu1zFufBxq+3lPLZ+JN8pGi+7CroS7niDMbVbT8Pi5Gkq/K5I+rE
nvz9qRbSygLd3S5f//F4OADcME5Tf9rYoFnByj+TTfLNGBpnDDQTVnrHaM1NuaWMwqAN8PIEchdb
6LeYLtyHI8xPP6SruKjZ74GWLsVieiy8lhyJSEgmFjG47wFwHsHvHswgiq5MURG4VRIiFR9CW8dg
SDgeSvC9KCo3sA2CShCGCDeVbKdSUgBijzyebsxGrcknqpYCV6vLS3dXytYrGqoGWm+oDUiNX5EJ
oRndg1LmHOIgvFyuo81LosrJe12heDv3V4DKxHcX2s4oKuEgYzvrK+09QrAvojM+pyXGjd5ACesz
RkRvYxmeIO2quEJ8kWTqnY5ni4OYLvuiUUg+AQ00sZ94F8SQ29vp27L7CJA+2+6eql8ss6BCRmNR
BP6YiqOHjuIo1VUDkvF9nvs3DfJGSxxAfis1qbyPZZCtWwWNeJ2HkgDCMf7W1NPkfj0HTH7t9OjH
EqtywrDhlDmiRnoKb6lCJIfpV9I6qafiiooTucvkHs+tMxsoAwWPFG+bhMp+qjrB7Y7pT6nq+bHS
bH8QFVFlf+1K0Ti7+7K9yCej8eunn7uSD25CAh5+el3VUqlOlWpmHDqEeNAVuU89KcmK9uaF/TZI
gdhM9X3uPfSYZmMKa9fmkwhvbu+CZuoG/XGRU6MOxRHmioUyELW21xT6cgiKCqW04GwbYh2YFz6C
/pN57hGp2Rlaen1BWApKJ2htvwj9XUethHVZbfqEQBZFlZi6wK5zXUDNU9SCzlbsZXLodJop+VBI
BBN3RcXWEAWDg6svpQ+0ElL5ySMIRM2WBtfKmP9SaeQ8wEtVaCVLFKkjCtAQ8NpwlE6+QAeobrP5
lNqXkRNPVcjueoN5tDcTE+9CF7XcbdlOVEfyQml0+h9HpeOTeqcH2FQbI3X8imVniGvzlA4ccshz
YcV6OXjl/EiRruyFUf3SgOzCvx86qszHdzPFOjQOQ7vA82/tvMzRuU71VaAcQqWhGc9/KLTYJ/qs
CI3X1RST9lZv0cO1WLov/zbypxZfv0DhloXI6Tc743aWH4Fh0YiUrQL2lcbb99yJoDKTS2/z79qi
kDl+PzIgKqBdHedlTEKduzPx3ctU/sy5XgKpwIZy0Hcd6bbIgkjmptOLqiAPZZOO21ZyyKzCFCNd
mYPyde3CBaFffx5BXwyOlj75db+m4Ncf/Fm9Ey8ZsE+ng9g0o3IMrvj6rUlM/tbzYD/Ldh/U1s8C
rkP1CyF8KDh2ixaK/S5S9ui3tPi6vchudOHfcY1lW12Fc3jc+FxKKkYJEqJCNYE6Z+I/ggoQrG0R
cC0JuUSx6pdN9+v38AD0IsXODzfzqWKg9LsY408qY6lUehAjZLg65PclWGh8IAEEnId3/b/4SlY6
nPxNAX/FoVSoPw0oXf6orpgETvRTQ/SEfZ32eVcjmyxkkz+0JmwXRya9PyZ1gj1cyLfkhkaJSSk4
umTPhoTri0EdX/nOQkhyGNwhA5Dkx9UFYl2Emk+tePZ8aUdLdpQ6dgqhJoalagsvCCumWpLWiF1Q
qhlzwMu2Tufit12chprOLS2mYCTIRKOss+dezaA4Z0BGbNxPiKZTGHb6HBfLRK/T0aaEiqtA/gAU
2RbOOpyx5RiY5d6qqcJEY8nnXLbVnNTSHF6HzI02tDNx8wTessCynZ4Ei7YALeoAgu1Pj38WHd4J
WsKL8K3cSKj6UcuGG94emQzjs0x1F/xZMMF9WGACHx1MQ1hkUGyrzBEoTtvaHPKIAxQswwt+GleF
icgQzDA9dbQaLaqVlQsObdH90Zupg9T6RfH9oE9cqyCPNyisFe0PUlbmAq9H9llBl67WebU1n8wE
MULyH7QoYKKzn6PQF9vNVixwVQnU0Qm3YYz3hqka/ySeQxZX2aOi6ioMVZyeFCR6Bqzl1aj7uaYs
J93uWVRh0WZImmmM7+Pqcf3K0nlBQz8+7q/m6kszNdVbCaCmeEHVPMn3Ru00PpFNlsJPlNPPNElK
e1LKKsBsL32A2K3is0kshE6vZ68YTjgvitAGeMkQAXxwzkeh1oBfJHW+qfMG4BbkrOZ3XwCNszXh
vD/l1jqPZrXqa4UOqhTinbrYkZBEB9ER1CaO7iuQcm5IoQA+CMqMH7SX8njBnn2pXa3tHTFH3mbl
gsu+YWYtHEaXPB1r8EizFAjGP9YAKlhvLr6C71O5gB+kjvDQC5mwd7ZyB2KK2pQrgmBmf8HUgOVn
x2mHDJQ2s52ctXjd4UzqsNcXz5Je1EATV7IcCcG94lTrNrsLrr03OaWni9tU5JTMHt4+2QZ7HVnD
s9TueOml5bL3NyQu43kq/DPoS9+N81iwqCCsw3tt7buSuk3ORuEqu30hfwzgUeW3jvs70vEGnbZs
lrPSL0j6GO3aHy+50m3VtBLla7jXu+xWgBnzw88YlHLwbFGAjPCDmYdC/JaHHwh5UKPldJLO9Xdi
mRjf2NoCP+5eP49jAHM5ZN9q8CeANUFetpOaT/dt8+MpUG1/iTb0UjVE4KzbSMp5uEbey+EbfAt3
sRwYRIXnWcf668Vclpzl5ZWr8HxLxbHRYQR/R87RwMdvjoC55/0ug5tRt2gkCTR+WiW8WYHhoivw
/uE0oWaz9rUcsGhspZmmO9SBwg+Y5lPe6uVEivO+sYvwgBq2HBpkV83f0ga+W77837Cef2Qf9wxG
qVVMuTmPq0puM92zJojp2WKqyV8YpzOtqL5NeIQCuXAwyhz+MzZYWv2sHQj+8xoL7o1k4dKHEBkp
8uHcUka5lRMRXQ5qQPdUFJOMhiB1oWcckV+OuDIx9rGPXSxZlWZZykx8rlHrFrjUPineet/rmjfP
zGiWp52cqOS8uiA3S0GPK4ekAbZrfe3xIPzE1OKxpPY37qz48gkcAYfej1G/5m2ErjWcwr/S0Efz
npE5dOH0LLg831bp/9jty4rPsXZ/z6H68t+XpIAyacCE2peQT0oNORQtM+yVQd1/gF/JVOz10mkk
+OvkDTGqikCMjouYMXunSTIVVgEIetcQlG1L/k90DnKk9zQHu8yiHVmUgKN6vHnK6tWNIuhPfb/+
XsBlJH8OWoY95EXfYc0X8r912x3dcNeqIUVQanU7OyQ17KaEHW2TirF+KfO5MQb5QargWqQu3eS3
9bSXGG/LIxgNiFh+llmHIlHLCPRzD7WU7qmJ0P1G6xLHD8sGOq8ZUKRogsF7xbARXwlH9O8cJRaN
1vJDZVBjS8iK4RsOo7SY3iiFqqCV+oAdEUE6Uprxdo2aWre9XVCRqpMijT8l9KH3KoLqTT4NraG5
ZxmZfJuZdbWm5GsidpbuDyvMZeG9zbIRfEZ2PUTue3mKWjQ+ZEUbW1Gq1VZqtpwIY5dgPNOR/5bW
0Mqd4KFZ1oIiyUx9+GbETiUNVVdq5Y16V2ynKWr0GEOzWh3k9PuNqGOG9VNdvj5pLUuNaoFYYR2N
npXn/bqJ7d/PnZCtYJxLLCJRkNk4bwgENTThznrLgSWMh4p0QyX6Ac5/q7QJX5hXd4GYucTYP5uJ
aLlMZ5uoOCFJam/4s5CZNtM+sCGPKf1sydLSdT6BMgrCCw2Q30qS+8DDWPxIlHxMOWQDfrDKflSB
GHaGCOpyLIdpqDAhbdOTWBz99MS8EdCL9N/J6TIq7vxJXocUtcmK/Y4ut8JlLM6HwoPwomk3g6dr
3Ic3TDvP2PcSnDO7JYgYWloR9UCxnyXVDXUChAUGZ51swytDjk1janTNhJRQldp+OntLdd1PUr+l
vJbx6d5I87qyVNPM+KOhhQ7aIbBHtn1Psk6ZI1ZWuHvCGOGPLDHk5xqhXS99Y5GSl39EazehDSQ/
uOOdoZm/2Sd6Sr6AjLaVCrn3WEirLLO9xRb6quulTHqzxcyinHCEu2kPhqzhlStiQF0rFTfq7pti
7a9DSLY8zEY5gfFKhn51VOXHvHSpZ7a8xS0LeYawfaSxB8YrxoqeQUlmcUktIXO8E/9/h+86buCM
ERVwf2gDQYhAKeD8Yu1Tm3VDvZCHaJz87qTKo5+2KWr/vkeb9CL0yajm6lccY/lsagbCxdhROh8u
wfbQq2rs/rz9XUC+FicShfUv9/4JwXWKIRIU3Pyj80/F2MnK0s18X9IVn/TyQDHNkHGMCjrvkpgN
BN3Qt3l7YbRdcVIMG39zZIAeIGgYPWlm6PdbYW8JMbYZzgUd6SU7rIUQa7xRPc1OWoMLQ40uOXzD
KqvYUOm/xbfCKEAJYnkWJYcHRUj0sueNqH7INRrUPQ7sWVBWnuWkuDN9M84zW6QZwtL8POq2IvrT
oW2C86yq9BFYG/anlJGGJb7c8qgdOW2IKWpgZOt974y4uepWjd+BPD+zK0V8qz7C5yebTgSykBv9
KfZARxb4FhJlM+f6imLJYS0q/fD4zGmdkZ4qSIFdvYu5Ez/Hu0ie+LSDWe31mnp3Yp/wiaABkodJ
DBdF/8yydYYrn+BfVIj2yx0cHJZt3V78WZNpmujlhsBvGya7NTJ4ECl4nD0Y7bGGVG9RPnueApZf
v/9fQVtF871WvxbD3Cvuqf2ABKNXjP5Mj8QxH0KiFAerZx3/ak+Al0iyy94eDOVFGLV8t3VxPeGO
u41HpGc2oYo2YjVhUq2D163/LnTgtEQfSeAh8wNqVQ2DA8SnS7dzn6pmcmV+Vol3XnZYkTU6ts5h
PTuilabdaBpNwLanTgbKRNGUI33WGuHMWBXU+YlkWjlq+j3dHozb3DQtJtpVo7UyHVb/A205NzfK
pOWKnppD9lmW9kCg+pGYHev5lFMNkoS+WlFvqsUgzcg3MLViNJRKYeB9EGGG5zjlCpWDpet3cEu7
r0hiohziDtteyJj4Gw+QdXuAtwv1UeMggwmBwKNxHgBYi01hRQM28MkYS1wp1m1krMd2JI9itNBf
hFnZofGIJA7axdMergMJlTl/9z1ME/M29B/YzngRNrYn/vL1rmypGNsZlIqCodjtk2MwcPUoSI7z
tmUyoUBh20dJ8K3ZHyL6blV+zixW6OV3IXbJ292wODHuoHlhS6rS4Hg0GI85RFSrLQmjfJPVoe0w
QtuF92oQ6ENZT4JfeBH2dF/cVo1ArL1BlfSJKxSd3Y7PFL/+lNNKTYqOkCLXv/RZXd2SWP2Wl3v2
LJVsAJ6g9iDRljBmwUfdOubDDx7vUfQUQ0LMv0DGJX6ARoWT8iCz3mTpGmwdTrBvIit5gNPFSaBA
JNQZ56aRK/spGjPdWwZRo5f0S/XUDDk7hJevN5C+Ut9wOpylLCUuIyOtHrnvA/2BAIwOUqd1Zxre
qwjmTGKp5Iu6l6MgqKT6OeqcM+y+lUKg7W3Rqu099lzW+gvErjcwAgKwhVVRBXDdVcPObe4KHEBE
5W3V0Rb5d8CbEVyj2s1ezsdAnPOwtMkwR9HK5/kUA6O2PRSJHz3ALSSkpPo8V+2GWISnl7/6z3eX
rwOmByM7nUMQRGsz61xPMCMeVOWMm/yuYXtLmYLgPduPbuvGgfU7s5UF1rhx69py6zA2p4Qx4XlP
QR//fQnpsZkL1m2z/M9Ko31/cb2vguYSwXMXSLhT98sNjXmGx8bq/lbZocAkDd3qBvQKMnQcQ9Er
9jszACZuotFvMzuNkqSrgRkcwSfa82jXpsEt16LJV/9MD7MIyEJ0BbBrFQ8orRXhnU4+YWrC3SL4
7+1bW35uY4WHJeYRFopOcNV8Plma18mT557H3WZPkS58kevox0DFME8fgfiXbT20PlBKFpQpVU+b
jYsudIXsT3GDp7rUCNLVdRTqsVNlKapA6bEjBUoUaYUyMFtVJN8KIcE7a4O3zjq8hsM5TprBYD6c
UtUiK+U2WGe7eUVd35K36BR8CwjJsReX1sqbn+w5HvpMx2+QBd5eedAf6NUKFaFyNYlSGEY7xTLx
xcebmXH8x1TszzsrcymCwyu6eb8OskwCspBQN7ZgojXmYnLV5Plb1y5E2WdCkLkxsCpHBJuQYI7o
pg+voURhEFFyiiRpC7Ixm2asCdSVq3zoIZWzKnscEqTx1B4BaYJm2kdDjzTVCBYTXymTEILhX1n4
65Pya+8sa1E4wzfVK4xaWuylKs7tTCPdJuRiE/ykZxyD/WevMp45U1nYdxM9hZctG3sqYIJ8rIvi
i7wVUTy7YOuj3u5l9/KAHHX7H6UYFZSN2T3suI/6S7/pF9v7YEOuiipDwqEV6i6nvFxUVIWq8hlF
qRX/AfwFvilGlu1Q2terco5qq5tVWRcIZznBZ6l1fMjtjmtcucFevjp9YNOq/8zJk6ArnAx+R3/V
F4+liA4XhSZQuwixHrCjh9w2UQEEM09KBv7vtbOy/jI//+15Yl/PpU3IwiiENlzM2fWmqKx0OZ64
q4l5xCH7O5dN+uY8oI/pt4grA/RcozobyXrqDq3xsSw0UgNXjWgJojDPmoHcWH32DKeYVOCYgpiP
CYyecWzxsLi/XLY8QyGPa6PNQGmPbiKrVe9BsV/sQgFf8Cgu2/J0WVD974zHQTcLAYM6RkPso1OY
L+UYOHPwLc+GcOezHZtq+uMNYwiNJM7KKy/NSvJlzW0z2AiAEDYSCgB33VUpsFweMJpcgns8Prwd
07llWCM8vUp5GKrIuMwO8FyOdW8sm7S+87DZR3ZCnuWbxBiNNID5rGWW0a4TzBdLNWs6w8Xu6+mU
GqNiAeQNt/SOqZmkcoX/SuznxRWM3EZkei2CgXiAb19nHqq3s8PCBuiwajIFiZhl+3dOGZshJ2tc
Fe3y8wpVtPdn0si9SyvN6/rUlNUV3NoA4TNvfufFgH9SKKNorZz4YjJ3K2dbPIC7I9g0F86ZrP22
mKWChTM5eWKRrLY4yG+HrXc+PlKUMiVFxHzc82KygDkGXgSGUS2D5pu+KdPtzr+8OyHMqkPTjJzQ
VYLABx0eLwZXFt0/pXMhnv3gkhgJYORAEn5e3Ol/3fs0JAl3Vi5F/u1wZYyOm8RpivOWdX2by9L4
xhh+GM1zFIyAVQcCkaVw0Hpgh8J67hZGmW9h3caTgdGc0MwF+yjATvLtj5q3iV0UcoefIxkapLCV
SJUfq+zPZCNtUzQ8pQiVsj5f1jHV6GPoQoa7yYdJEz+SWqEeFMLtZdntOz1gugbcnwnhTHEjOiMK
ifoCvW+ogATVQjgYB5e6s1lP/MqIyM0ZTgJEo3ltW1NpO8LK0z/KRHZT5bCgqv9hCH+fpAhfJZ0x
O3PHOkFTLa8FWmQcWq2601bs5UmofnEHsw+OcsvYt1DB+LrYjlVEevw7DU90gPiKMnAjR2AAcJ3N
ynoKPxCBwvyTkEthG2S3z8EKZf4/41srlyGlZbl4Tv07cGwUkJsz19awk9gBsH/q1Ry7lWTDoK0b
XaThRfEY/twKnGM57NymngYDJA2Sw9DL6AUi5wyMUTrilmFEGycyjUk8QwmRQ/1NeRgTw8/DJ/LB
hUc1wxF0U3vlAWbacSLAOrlr3tmyrKFwksy5s+n7ZN5090xCKiRLoQVsMIiBXlVK32vnKyZF18OW
Fx+Ad+vvTrq85vYNCmjWTGu2fRFcR+VZPpn1pELvOTdB5Utyu4s+kIh2+cWeptZr6pxiDYfRme7r
XRRI+SPIm2fuXl8ZWjLssmU9hLswHh0CLhdfOXOQmZM/to9ODG2/7h49Ew7fptr4DKgihRn8wHbm
2t+nm9bte6yLXcyJ8ABWwkKAu+5S2RMZNsVXv7f0RxSRJWyR3J6MD7uR6UJtzSYEY5TU5qj7vyC1
iClCmyK4qv1MOtr9gm+9EGNJwv7GoaSVoT/LpQSvnuU/3bx1angcX3bu4CyLzmLY1riWXtrlsFae
6XL22xjXnJRbBfkGWyfBWsIwyw5PJgg7MhvhuymZx6V/FBCGbNdAU+2MVNXn4aq7yQIPRwcJZ2jX
pG0b+JvGE+XZBZfEPhT4hdfuTCJQWl7wLJaKFJWTZ9T16WsW9c3II16y+GaDjBWqizfYGZ2C3IgK
++wUuHFzYobo3Kgu2s7FIdN9dapj2vxXltmsQTRxhQ2mn+9N+6Uol4MrH53C0kdcn5nBaNCMR6gg
lNFtZkFcRGHKuM/kjHKNtwVS3j/PzIbEeHUB1Se+SB8EGTQXarroXhREvzjqfLmJ2z+oAK5gEHrj
1krGhu232/GEKRIfx9F0GR3oZv8xcLO/5/dCZ6SO3sBCPiY1JVCfzQ+AH8iwQzDZCnXuXvCoLxCc
rf+3j+R4vTtET36Kh6is5AQHn0ixqCfgfRuIIVEGQMzJoltuybYAnli0cszpjl2T5KsqKvi8Ji3X
AYUekv7XE715KkiaOHgnQeya4syexb4NiR35+4bOqN8sx1i9adtZ54pDZo8GyfjJ+w/bLCaSP8mA
GvtqpPWzp2G0eXwWjYVWzTZMtFiM12WaNDTapx1vrw7/Kifw3SQKctQgpczKOhOS9hyxXfJVqUXo
vRSdRD1/newa9hG8Mx9kqXTrdDaM1J0kUNk58SHYVMYRYMTxvfqUagkKDh8NXjHG/Q+yNAgDOrM/
gU87Hz0Mc5O/JwsTt34pyTU0gOcYSSZerq0Zp/ZYPjFsrBOm3/O2lTD/Pri2CaqlGnSTehZziBTq
DI/Zdr/MdrEtHVNRAnzvePk6dVAjFFtVxnRxr74f7VeH6S4c8FJx0V3P7AcekKhdLsWJhmIeV7W4
YzxltAfmFKWJyrddnKbZIZavZmGZO1NoEgPw8f1Kq+jPbF1IxRUft/qm5qFupvpSKaEF9jrc7ej/
XGx1Xb2IAe24TDiQ6gIjs9/dNcX3rmnQHU+8vu4NUOYfQa7WMQulDCptadESrwNDT2ksdCljQCX1
Zp0xGraB2TKFzdu/pYz+y7qJ+dr8rMdJHZnUxAWQusA9sP9PwRvUNkXoD391FCt2zNvo8d53YRlQ
9HDBkl1MwNjBXuAOx5VEjppn/9PdbWcfORSrjyVt3qwgEcJLg7PpLkYPYHJLqSfZS3QnCutxDgA6
zax4FAjd69YXSRx530Hl0twquFATmIhKEG07NS7b8W4lcyWnUwZV3vpW1eAch1RNJfHaVyNASC2X
MSxU9DhT8SD7/4Cn36/LYqYMJMu+q/5h8pd/ITT6ZwLMsOdDegNsuFv17G9MJW/BnujuenqGhEAF
ogBg7wtG0f/RPBv4DH/Q4fq3FiGYNzScaRQfpaZiwDeG1RnP63phcHQtBJHn5YBH4Kh6nnxP024W
rO5feHape5j0mTGReDUqetEHYqZiirMm0qvrMupp+amH3Dtlb3sg9YpQxS82MfTy/+bS8Vt9352X
vUMVL+Y50qK4x8VUQyGPnvdzm2FXNDTOiv/3OCu/4frnlAfkkQ6iPWabEZ1WIoSlhDerCQQXuKSD
V2zCwhP7FC5ctoB50FY6TI5koK/JQEgfPXod8SxVuAgWSe8PKsmRSrbmDVVHtEujrnD/b5v1T7nw
4k1CCLu2bc5CDDbmMIwYlyVGotdX0q4NRjcYFEC5V5xOKGJ0BePLaQ6+P1E6ztyOXZFgU9O+qqHw
6rlqRVgMv6r4j6FS9oF8CYQ4Yrsy5CZFv8/t4QpcUJjpBuZNwVrX32PX/ClB8Juy8EtyZgUrU0Mg
vmdQGfyEQK0iGD8h+p6I01qNwfAMleA887q5SXifPnj6B6QDFGc0qmLCraOE9vF5EqSHQ+K3xaMA
ZGpAnhtTCii7+tmymrvRhd+QBjAKRhu4QDSKBWwtacxbHv+BUspBFV0iHLL/qSAaiq/9zclXPMs3
6Ytzs6zkfaJvOljK16dDUggHxf/lxVzgtK7FJ2n3++1cojWbhqQHEDNMXmCwVa/K4m0dLEIOMu08
X7Ap6fEMd9b1B+8qMIIu/MT8eOy8rzhY50oOUCJAtZT+1pie+m8CEppMF3DjGFW/UXRbbQ31ktqr
OmurjwhF6s4JKMpzTyLELj48b7kX48iSPaqeSr6doCMTEYMOedN28BapmEqUnHT9GtSMSi671Btf
dIRfSX0Dl5iI0St6oemWISuTesm78AobxG9EBkOo6CEmBmsie7XV3Mo70727noMwXkXBuLCHI2vK
uB6NNPrx0j1pfFi5OoFfNs9bffsDXeKGJMtVtDsODNMdryVY2eGMuOCZZZQeRqlbO1RcXCjbpr9I
XmAbfXW/eTOONOZ8pi/Abw6aJPY8s/qUyx8b9W5aqcVRFYZGArE8sSVl69F/WwP1OJw3iOmbiMo0
irGbsnkdmJJFsyZwkj6PbDb04cLsekz5yWhDBFEHhuI1qZaT8LxaD+jVcztu6a/BkYg9+RCNI0yl
Whl9hQ2IN3gaGDBfViKaYx2TumoKcjfNWo+Cr1QezAvv6dP8kYhTQyG+D3tdrRuoxm10q/lVbBr4
wbyER2JKSDYr1xmcySMLVTdbXAIINfihLfa3bfFYibkws9n7PWVk4qEOeAH7f3xgc+4/XFjkkMOv
DdXfhXQdNExHuODAp1gR7f/Nv6ewC6VkXt+0hNv9tJGi9d37kY8UimlmOIU+4eMPLV4Rna1C2ES7
ksRH9xok+ldd8ohPsUyM9RmBhZ3Oy+FBB90WkcgSNMhNgkN2kWHk+zWXeHznH0KaP8fafVn8+rTo
KHWNexRyVlIYLcbNq3Iw/KX1DrY5wgVdBzl5GjXsx7I2Sz8vynOedFx/21jak4tyaL74qz8EpHGj
pqAR5t0gZRD+KnfnWyrZ7VmulD7q/LFnzG7/QmGA3jVSsgBh1+DrRpvUcRSE2bprkRjOcejOFfOg
0yavLpGfdFFL5DiVEhUNpflzigN16x2xbYfQmFyn+2Myrz2cA9oBavMRNQ5opODThF8Ff6M5PcmH
IdUf/hGaYgXkw+JSrtXe+4UODH0fAy9MqUGaYRyP9zjP7YZLb1mIEnoL3oMRtwV6HNd4k7F06GvP
xn9uHTtX8IZCgRAQxUS8lkKK2ucXytnFYM5EPtZ4BIemNpDd4RSDOgMvOWRfbuY3aU2ikos60ee4
OUQVNCm4Vu+Rd+dhyKweu/328BC3tBBLm2imygK6uUkbdKe1SorBGbH54v2l0S2QJLUa0i4PYqLu
uFKApsaNbPQdHeYcRVS6YyAAvVJTmT4Fh0gV6fs1NerixVo26ILKlmOEEXw9ETsc1zNqWXBBCLTS
/v7WDw/TObtmjZ4StLT0fGT04EtKEWFVTQ7lvfDzwMXaETzxOW0+hYS8cTh/YxWAME9Ovo12py5b
0g5n0QVN6DLW5polXioUPvrWqy8aGRuhO1Bpwk4g+aFWuK+Dc8SlUb8U0Oz+kQKtbuI235wEdvy/
SVexatAYRMaKz3ZlwGi27WDTSj3uAfOqfATchQsPkzqiMCuQItB4rHQaa5hcQTFQjk9lQd7miDTm
mC1wPf75IMqX5T05GJ55NjIa+BfvBm+HegpfFTXjQHcbyCPIYsk71bF5VV22vOdX+7aO7ATkBCoj
DaTyCzxiobM0JhZ8RNyTLV6BrPD509IxTP52dpQMtxBQjfTPb1yTVT/5suW+WPidvL9uSfubTsBk
CJ4yq/LQwBnoNJ8c6ZN2djiR1a/wjkS7e1cOGuG5j1Ks5dKm88amRO8c0oJcfN/ps220CjxI9KOM
B9o7MyuDSjnt/YVd1U0WnByjWwn8lVGl/znVVnclwFjfgtavWNBbPigvPF/6qB1Fw1lGCIuFdzZ6
Sd1Eh9Lonw+3OrF7gllm2Y9Sfbv7wahTz0YL5FoDFABbtmQNyEP/aVCDbk3fEMmlALevxJve3gLu
pdSELQzoUe1toznbEu2QKuSxkCsZ9pVyX2DKu2/6bvmx3tR5FjFfLlRPEKI7EMLAYaBnHLKUqdzZ
DOt/hWeRf81iaxoEuodxbmUujsw28s/85VNRx4mtGi8ICH/uDZtn2GxT6H9Q/sXK/qL8EgbsZvFg
anhHzi8ZMHQ4wVFpnR7E95kgvik3BANisEJCv8wap3tvIrCdCDYaV9HJZdoizRmop05SW5mWMZrM
GUHrm2km5RQ59E3FdgwgyWCpRlqFMjrCBf0aMl+hXG1aXbDIpySBlP/AiFjNwPZBXgCMOcagBBJP
n6tlHrCisID1oZMY7WK3S4Whc5s10g/gv5LvUnFAr8rtW3EeCc/ZU/mjfzuEAHM5eIX49vpikUOe
4aukxVRdpqIsNGDj1utohJj3EIOPda3pPRtB53L1qNGcncxRsWC0zglTN+eoMzjIlH129QtTCti+
lO2Yt1a3FPhQ9SAt+fD/qlC6BEIpjPG9eNTUrJtSG3vIj3OS+x8r9Hj9kEIBJ5/8x7MXYeGDRuKm
v2y8DuQHXeMfU0rmZLXRsOzNTsbpXHjJCW2yBLcDB6xN3xBB1KJauZ1AvW6kuBRIjl38vBm5dUtZ
HvOeWsrZvDP6fQ0l9PtCAae96QDZSPMKVRgP3EbrveN1Nk20tOwm6/wGiOYiLeE3ntJPlGKz+lMG
U+7SQWA0thH6l1Qw4u3xuqXSPh098r70NRoDFKzm9ndavP/wdJUKy8WcSqx7LfdSITdGU27/e39+
pPhsadP1nuPP/Q3wyw9ABT75yzvxPphBRi7QPuvYzuwQQQcM9eTIgq7O2n3gjoNw6qh2jqVGccW4
VegOwFs+jqBuElAGh5I4a15ZxuTcPxxGwNpXc5/LEYpVZ9iicvN7E4wd8eWoB5F9P3yaMGiRSXrr
v8bpx8qWKfblW0xGiCxxukUKE5+pvylZf9rliC5kDXWNsk9dmta7g7lcSO4e9whJcduJlQ3qmaHz
M5G7o1qTtJ/rY/HKMkGcW4QQAPD7/4VW+EuIxMMx6UYBYVMgG3BIZrp9L3Bs/BkgEVu999QiTMs0
tSHRbHo2q4Rjmur7XyKI7y1TZwfmQIE0YdAPjxx1/Ash1StrwbU6H5E+w8gM9H29cDAOL7dWQtu/
4UySeZSKZ7EtM1cKsNbxDnvkRa5M4yMaoJZpR91n/tHEX4RgQA/zpEskHJm0x/TnxEhavU2jffU9
Yrsev9gXoJCvTvs8U8KHE01EcwNReAklDY7bdAdibCthM/APdbjNkEhWd2zyFwtcsnn6gWtT7xu/
OrUayhoyCfg+i/GxiTmgzfOhULMH9y/Kuy4YB49XKI1uIsosh+Klx+qEsHgaIKLWnjwSAPFk+kSq
A6Pi2S+2pTVwLLpCilGIPqVufW0sTNIlm5cLRBRx1jrArRSmzoaCQt3ii1mpSm53td4Z3ZLp23Vz
NgHh6ifhl+c73gXKy5pF1lYCueFvfUaWYei/TfgcPPfXURJgSRV5OxpP0Iintdt+OVHYgAmrVUq+
Fqtvn2GEOTO9a4VNEzhwUWfyDThp7AsVAkdOTcrCcVXp2bku+IdeWMxn0z6J4wPmYpXunt2C6bbw
RUU3mO+PgmX7GuXEO04PgGW2ptz4mhVLBWR8VByfiqyLMhAFTs3dcy0mvTXsN1yB9pmLlKQl80DZ
u63cxy5NDcBaQl0b0e5EmdRj92rWWlQm1ge/5RZJGqxnWloVBmLnl56cyvkoY4JKrMu6zyLzaqAt
S6OXiTDlgEVY9CqbRx3KmFx3hV63khX6Qr8+GUeS8XgUUGnms+1pl0+Ro6UhZDlN0fnh77x2HRu+
Xi6iXO4zZV2HRDqGzT1tEU3pXVy/WAaaVFyZAgtFaJK+r4u7KN4+yH2biqaQK8lojT0fIzp98Csy
xZq7ajDhd3wtS6NDMd2daUfpPOroC6+YrV9PDYz6VX/PtEsAtzMtxuERNrAwQ8ehcHxisa1ZJ8Th
4vS7j7vcMgS/Pgfnx4PgO1Udxz+XTnkECWokLpoXYJTkVhEpptI+L9sOmBPIwhjYReHZmm31r8sR
G/NaVj8bVIgSIceQEzsWsstMkL6Yd6WA27bgapUurDE8LRq/yU3vFXhxvLzxMYxlRMIQAeMI4dtV
0K5N6VwTPjNCJN9m3uu6iSrn8pxJgvkvirpWiPDFurIOf3gHQATyJAKDqtkwhoTWdyffsbEcaAlS
/fGQtmlXzmOCoN4dpfQcQg0bPnedVa8IUgjAiGKN7xdCDy4Wt1x2UdMZ9kPkSXBzT7FuOJVHUduw
heP+R5aDVQ+iSleUHys3We2fQKb+pa8KuUBUuh5hFzpOpfiqplh/2TkYtr/gjS+XuB90/rhkeXd1
apLnoMA1Ma9zrWOHz/XTj8ah0iHEMTTcMyx18JlT4GDZ0CYQ+n2O2twIgqOMcT+tqH3gL+El18uo
HC6GuWzAvHC5q+zVDbLYsceWIDwVyLldupcE7PwEbIZYwPB2elkKs1gwP6TH7GiDBuRWMDMR4w6i
eLLD2O90w8eLhT4QjTEEVp1RbqOxAXccvSAEqtxfP1BrBfCnN1moh1r7/3ZfUBRCc8cGQuu4p/oL
GU0m76GcHzc742MAfrblpLgW0hxRCQaMDwnGkf6D8yyUe7D3CutgAy+3L0y54yHrCYhEydi3NFLk
O/7gTohEuxvV8h8xKdQviTywze9dtufJ37kbgTlFvnJ45uDvWWCu4AH88pRaRbfINj5/4Jq1J8d5
OrEsUq9TQrIrVPSG5oLcGKG3hr5zBVeIOjvNe7Z85XG6Olkmz69os41VGj95l7335eoFKJaIH4Oe
a5a3fqTwqu/D6w2bktiIY4h7YRnZYl+sZAwXgGttwWxGaYmcbuBvutqw9IMKPUpysh2QbrRRbUuR
wLNRhuiTqR7ueWeb4J9opiOSrWsO1EUeisFi5OYDyzeU00og2jWMmD3OhOz6jPTko0f43TEE1Fr8
EznE9dCHZc6SBsNEuBccS+dS+hAbpHss5KDe0wgvFgq8zzOMqKDYha4404bPTTOHIXD5P5wYxjOI
p261MV54db7nGerqaS6HcvjGTwts/DDTbznlxs61v03KO1q4SBnMvIKJ6Jn/ZopeuBJeSxIug2B7
Et/UBzdZeM91Fpd7368WUOjvnT5gYkMSqzHwlRT7Wd66h1pgjH10drdAPmByi4glOnm1xFqv7M+Q
e5g5YAPVtXxTmjnvuupls96hSoZm3heF04xwtOvRzrDDAmgdTJgAkrbrOabN0OXs3tGoDeTjzp9W
IlhrQFAGMYyhpRt7Fw9Si8r6LWHx8uLnB8dRTFuR6HPKx++AAepPUH35JQ5x1LQHZaxdg4uoM46R
O1ISZ8wWHeRukkDz2ShDERubKYDk9XWy01Cg0E3KHirSKePsJpR1IlPWe3wR7LAse1T2y7fu8YxQ
bpOkQ/+YiA1fopctOe6HdkAqaNwwrLh436sk3Me2LN713y5Vnn9tNilYEmEiphnComtm/v5MAGzC
Pithb+n+e9FaV2YcvM6MU/BTf3YailVd8Sdp4luz/Vm9me90wiI/N5jcEQJ8FV1jkmT5H/CkV+J2
PjJqLy5S3fwT44IFX2jPCsMwjiC2+qfkJ0d0gGUx6gxfd31PxWuo5Nnu/1HgTnN0zyIfprMYvCHI
70fZg6JE3fsO2ZjLO2CLIPWEwX3yZU7iZZt4UO0+e+C20RdXQezBbWv6Gzd6vlMVB0Uc+hg0nsJF
dz0i3cEIxx2nbY1DOjmb1RCBEPfCY13nHS98rHaf+R6QIFiOfAG1uDhq7CxYi1slZewAGjIbwbtt
yip+KidWfT0kn26DH0g8G65JirqM+mWenH+zuqIeC1PJ6pUriESJ9XbPHgKgWugJpESHHxrt894A
/Uo8n1p4NJbIQP8AJn1SihirzJSLQsB8w/QgNDHj/keeajrFSZgHOpwnUtUvFIpF0fUg/EiwSt3C
raoO4OGLRYU2dpL4ppgVamxoDNw0B8mazbd9lcdpZv6iacgJU+aIHbBlZT3oBsTMzOdjT2RFQJAh
fcrOCNt7zLaAu2V7mVumvG2Ix9MGnY41puGQ+/BYazI/ubEkQpR/tsguCcUZ6T1Bz+wtnoBDk754
wcsGfY/14jkKSvrOjC9K5Jz+TcJTDZyU505sG2TDV8/RZzZf5hy0XK0LUax4XywaXpVQHZ6+7DG6
5oIaJAqCy70U3jHEn+y0rtPYrvBJh7OiJkUxPz086d53RMHMXPKMj7AYkZt90ONf2Pk5LsSCe0zF
QyyCA7b5LjqqWFDk9EaoLH+GX2cWKWFvWqKNOaZHwyV7YVBoDEfCspG3+8Hv421DML5A4zRn2Ez4
fHwJIALVjJ3S+509LDpZbl5bIlkBMuxG7YRAEnWCenkSH13ROfCdhqElGjIGvPryQaf7UsoHfe/8
V572FUKI5hqWsnFCYy3wWHihfJWCNVqGA8XqFar9mGyntUPCRKak7epRObk2DDKPo+BBYlaLVgiU
EEpf1E10JbypjJqWr4iM5wJuzSZbyMmRoPK/nPSZ/k3nEMsJIdmQBH1AJM5VD4Rr8nxdF/yAjS8u
AbxBUB9lEf70FxFxwPOecmsU6jmfJ1FfU5V/urHezZy48FmtsNEW9zWRHtklnfxtcOuNBCCEM42z
k2SRwMtb+f79eKJtRQOhLlfOHDogDM7or2uj4ub+MwdUNNBphPe8TongWlZDzFL4iPHr9Nq2WHGV
7QTNTSClKYw/2oKMniR+6uC4oXFw6YaTGW1dSNXnaIroOYvswzPTkGJ2mPH7gLPYNm/iE+hG2CZl
wnDezX9VlqJcUT469d24uyO/efGu0/TJoZqUnmWGUYJfsSky45lCq6WZxIVEOOM5+V8cHsTAVkP5
Rc0/1n1AMuWadpzJcI2VJNBKJGbCj3tK9HjVU8FCSHx2oVVK1Ah1AUBpj9IzuVfECiA75E+ZwDp3
N6fBVCe02pCmB2aQzRsXqOqWlq2xZcUzEv1JHHqh4bnJakF6TX3z9KCtZiE1C4BsfaGWRfRv2DsM
dyfE8YahRh9EhUQKJb1ssbPGl477YMGq+SZC5+B7RBG/wEUfv/WYrPRZuDPWiLXupISOXvKvrOgI
+x5O11m9XEf0j2KnI3yNm6Nda9lHPdevLdjOr4iYOzQBTN0GY7qVfLWi5JPey9nSRegYbqpdcwIK
UMVRg1f02ffFozUJWUdw2j0M6B8zcB1wThaCqOngjgpp61jUwt6Jdu9fpk54owpi4PUWbfR8mjlA
ZLN69mtcE3Fgv7AZxFgApVHX4zkEQUjGWTjiEpVgKGX3gl4dCKQvLAea8Bexb7SfpZEzBy0z2u+u
DHtkQzMQ52WZXivbClXggpjc2T8CktNUS1tXlGl6mB0L7cykGzoY28L8J0x/fSzvIePX34rB6GfG
QzlBe1n+BxXPx90PQhw/c0ETk2XAEbSw8hokMHr1XwtzYWVXCUWAeRFvBI7pgQdYBJ+dV1VtY/TJ
AQYqScqSeN+Y3pYnQDv4jlJ5lSLwn/HYW3VvP3VZCQ23vQjuuY8gNEWNRE5GSbI2gaXKtmlf8Y6G
Yy13UCPF4ZUWNPDQUI9lHMcQIOWKJMvEMNe/hysEBfjcdg7oxVySk3Jwd4kLUBPzjn3HHYTwUM4V
umPXwCMi8Y3A12WiiJD68sil70dOtiENVdtlW3QOPxDjZlpBs7dSJhlnQqxxNp/rM7bgieimt2vl
+lxgaXFkJacgW04/bG2H/sFyAMey8fD8ofYalha82o59eC5WaHmp7RHvLKJM24WwWt3rx8PWCaEe
cT824eDvsbDxkcqhlnwh9MxRJA2Uhs75ba+3PDx9SANdmzMhGHzv807cUGF2jZ3QBtaIGN0SDt5Z
CuMEy+1/8AYPnmHG3jB6/YSFOJmX1MlsL3haCg0QxB0eQleqfVifin3Lgm53XAOlLBkVrEinm4Hw
SAJdICPMx8nyL12bs+f+3DDTRVX978WcDxzuiMn6BDUJoIINK/tTjzB9Fi1bd7kcVf2+7n74PXw8
J+NZob+8c2MOxR0QKGfSgu2hqPscv+jBQoZw5wsLQPCztHSYpHctI54X3mrxs/DCBs9v9bWsA1oe
0+PjqMHYT1Rtx0mEu9kUc20I8NWMczX7eALvL8t0zjRHFm1vP7Jh/42WQ9kQP9bQ5hEEuI8P4RjW
YC3b96+p2Zi5iFhUNffYh8a6VJ39TARRYc/yH2PvVVaZ2OFEexd4BoFQK1xb43PkAv8fjE+a2fTy
mNcpNK5VgCe5/V3xP/9PwZwKYmMsqfoXq2pBhYkth735wPKI6Soyp8w/EtOmj3E3O4Lm2UkFF846
Rg4qGIg6izMvGGBWA96BQT8Iax+0RFYZvpWGygf1ZdjplySyFUFqbZpeEJ0FTUncHMz/VQ566EcG
ku9BNAQtH+m+xrCrGKhIZ1mefq+S6+A8c9BNt++IC2QPsWdj3FryN7/wrQuuwXrjrOXJwqPLhvWH
XWAON1Lja+raYbvuBYhB2bE1S/VYekDJ40FecBxCD5ODWB+AE9MHA/xfOQBlX34YQpdnTVVy5A66
nClWzrBgiNP3XMuWRq7bTPY1GWkl7ziGV1HCHHakpANRTZEdHa858SAEdjRH4SfpDKCRETHB6SFu
mOav0UJ907FbDlUvqwpcj+4UZc7Neh0YBnjmxpCJ8JjY95DpE3Y8aiPUDu/xaT8myv3/jlM05kcX
7qYnwnsskIt8/31v+r782zMmR+hR6fQifaSZqKtlKTNLHCk/F5idYfs+AxaYgf5woswNDEydMKh9
V4Hqy33Foe56M8ccyDsDbScGlVezTZcsQXkFU3z8ve75YS2kbnt6OHgJvcmJnDeomA3I2AHOOrb8
ZcHixjXe1UVhqmlu7N46ilKJWi3xQ2ao5l6iApb8/8CQpE8cKOJKD1ynmVJ7iIyDa69i/wc7HV/K
17EgKcY0ZG/U/WZS+51aVVGOq3d7+4Nk2UKXNPlTNPr6JyLqCKxNv5amoVBAr8hg1rkV9Ha0NO64
muW2m9ucXyVCigS0uKIH+A/0TS91aI8HEYBORCVSxO7ZialdQycxb5zJiDUqO9KLWQjfNVo26nLh
cABBG4k+2/woUhQpO0XXhZDqf45z43WYUHtin5y6hNRBy0aDQcrew1drLBpIPpH35ERhMsO3p+cg
WSU8Oh7tccFdGomVU4SpvFda/kNFDe/YvNrtSNKeLUGuzAEyZKAF0S3Q2tAr7XTvlLedcTw3gp4k
I+i+ATMrDnMoxxiJCruKxcPlnInRgN34W6qzeh8wSUZFKe8wFVwJzr0L32Z3wBdphTGDI15B00/s
oavHPa9xgr4OdNJ7bIc8/ObOJd+rNtYzlNixYBBZITgN9zEbOr37F3eMmo6NkdmRbeqjJJWYRbTC
HogbM4+PJG7H8XZ8MvtWg7R/0TJ7FN3F9L76X5h2YL6USNblz6xs0mxQ7msVBuqNB6LfaEgjtth7
nJtOb2gllqpZTL2vHA69cjPTqvpUrSx2Oo8TvLW4IuQPxNXztrEI1lNCOS/KiZLkk/8OJjqBqPnn
cgo2dFAejjAB/Br1VZs9bsV/xwCctko6BWsX+tkdH47zzgq2ssg43TUvpXnomrnjF052LmKlBzVA
LSO6Ek6MvOWXpX0pZJa0Yd+JBXGanEkEmBteDIabInNWLz5vtxHtgSCXTjzu/9GLKzzyHPhANZTf
NT3Qol6VTMVfxqwKfnH864NxfUQLSPd6aBO95G+1iJDnSyv2aGIkSoCNXwh6A9qxjkuw8EJdhBn8
K5u8f86XwqcDwGKOuHVm8YHwAPxDmLTqMS8qQ9EBHFnYrEQPBiOj6LaTTqK+ZF8dwVgE3LgW1X43
1mB3Sd4rzNos1GM/tlTJ/XlflF0mCH616nWSeclbfzt1+GFb0zwmx0UZ8MTYQMpXYgki2bm/lfrB
CnKuW14cJkR8RQtIacwMqR6+WcJJim4w9M8I26nWFht1vPX/MDc30pSwRmYe+Md/G+OOcLwscCUF
ZYZcMW+gV5EsmF3fbAuqa0ULKE8fGQVbll0E5n8DfdYvkAwDfc/zUPnGFQyA3SvO19T6cuEvwTTS
iaSBl/NxgR/BrIbofVtZcaZ22kSc652iV6XpkQkmzu0n++DsS8Il4S2tA4Sw/IDV2gD2uRKmfxCU
tlMFri+CUXh1XzjRRDT9t/Qw9UbgDBcCPq4xh2qKbTx2doKsYo8bADIHE5Noa+VvjjD3iA5Tq3TH
0t/31EozbK1GpDqRpJvkH5whlEXN22o5VO7ptbijGoI8PNxD17EGLkeQr+avh92G0FNgaI8o+ZZ2
3/akDhJuV+0t6i28i9+bGx5pAAqATPAkaFoRjWZR2NPPQ+maS9m3KqiHZnTFpykqEsFYCt7uB0eM
F7MqVdjI5e/s6Fzdq637qvFKqr/0m+IMl4tWjcIq6QyALqIGMdJxAQcA3V5DwKBc0cbIdi+sBtOZ
eSfRFVAEKLWEwXY811F5ZdbmI0vQ+Ghj0mXfMxnwAgMWdiaL0YIKvoXj4NNLzJ2gXWpGiuZPt2IG
J2om2CWd3gM3WLsB7ouMXDZLm2ibZNCfyHPZWvJxeSmVdWlePheOsbQsRl633khkQs11YhcRW5YB
+4iVZaXbqJbPzcWFwx1ASqvE6Td+VOKzT/O+1tS38Vj9gvy3BjCs6LJNkUoo2uICCVWEC9qehudM
FoycbOYSGOuLiDtjAh0pYRKzK9KShJ4Clgs/stfbd6CN9jf2gtXLrq2Qxo1jUN4Cpb9YfJZbd9Ay
hllRg14G5nBrfbU66UjwvLNrUDiNn8VyMPcfng2eZu0UWBHBBzlDLbcajjJUs3nkGFLTk6VoNJol
QNoo7p3WMXKJUHwSflaFF5Z9VlU9YoDnv8D6QHE39BAzch+OvvNdHSBacZwRlYbb8Iy/cTPJajB0
TOfH00x97aQuqURZvbalibWav1s6QCc8kj0sTVWN5dZK/ZJiTbONX/hxXdqb2OfYkQCCoVpG/g7k
l14Jb6a4Y67rmN+eiD+tDqhg4rvTV9Q/01DHMcq7YrwTESK7nBEqrdsW2Zszjn0OUKam/TYcMWyB
GFHIalB8Ktf+1gGvYFcdNth9s2ZyZ5nNQhq3atQx1fWc72c448h62dUKSgPN1a5mzCNSoXTBMrA1
SW1t7Du1WqbifJYrM1YGXVYNQbZGrRgxP8tix0rQyLmZ2uEXMYO3wRNME6k9XnlC9H97yYbqQuGz
aOHfiKIdX5SYS0VgGf7PNU7Ja2pJleWIU5IK+lJojdIt/QWejf06SrUsteFqXGM8MWbhMqwRtpw3
OnXDMSZYa+/f2Uf5HhJEjVRIqT/Ifn1OKB4HE/QYnTvFTLphJ7lNFZMwa9LytH2GVnbCO4UAGnNE
7rTK7OfSVVyzb8oSgailE9KtuERTiOYbRgbZzE1ILRpKYBv6snB+4Xp5gXGCm1pvotAu3RwjfshP
ZUsDm3CksfccpaKF62TyNhrtgbH52CmV2Jof06Aao5BfVIeyR7466WHxEor9RrCPfjrRfV1pMnz4
6P6WefKKFPzceOvSW9qphgTnR9Cb+Qe7iXq149U3TUoMD332/IGvj+f/tAPumFx0F81XzWLQCMl7
DYDcm0edP1vqPEcSTRTi2h+LUYIC1YsF9DdwFoXpGrNcV8dJxmJ5fN6QDmzY1kN8eSK6enJ9GEg1
hgQYr/LfrC+AZNlMDS1ELHHsQIvtDGjMt53kyYLipf06vUYNqXxldwv3xR/ZPeaSniL4PCg3PO3a
de2k24dBvH12H479+sH+2I0Lze17gWqa5KzG+PHpe+okG35saqYLcMHPjvLW2nAX8TP5M4P1vUsx
1t2P1xc2OSb7n1lUmLPzqNuzm8Cej3MmZMWji2BXYWVLCc26+E8E2HcfiBuCXQwUfrZVnb3HNfhK
3jzJmTqOfv/Sr0h1oOdrg0FhA1tkeJYYmVOP5l3PTRpSxtFAGmoRxcLv8VUqSGlWgEUdHh7V6hM+
WLGg+9cmIkOzOUeMGid1hRCYMprrXi2bdfYhVF0HPKVHYyhVd8nwn2xzzri7MojfVvAsvfk1Zc4x
XpCTk6S9kQ0f1IVgE9CmAcZbynsGCS6MRsJslKONQ4FJxA55jrlBsc5sp96lFWRU71UnVbCFFeNd
J9ikdPQZB+y0n0pBWzNGdws2yvF9WvBKwe4DF951j4SZr2e3Ir/irkbQ7fI2gyZ+c9hMBZuem0e4
M7EHAJb9E/zzY7C42tWqTlYFV+gG/ui4ALEERADK9hMv1Bl7wokfdoW97mbVjXJ3i7otpuyo/To6
8Q3xtNwY0qt7hJ5DT9Bsg2E2cnz7ZhDwi5aM6cIPFF+XtxS1/Hm4CHgwtCVJIk2kSaea5SbaSxYQ
TgH5rUpQkzrHGIjw4nMhaK2wvQJesaIkl226s6uYIlSF75dXGdquj0wN2kwbDnRnxfk7598YDhgO
igD+vZViD69YCt+tVhd5Jho9WKgvk3jL7gLJwM+qQOIYJ4HuN7F/u97oVckSw1aeClAT94BTHnmx
MfGbDFZqlkRKK4c0e1U2nyWGnLF8/51gw0HpGdPvJuJ5etdp2wVYE34Y7oR4R1US6EeBZ8MFL7AM
ZGULlGCki+CmitWptHCqp1vmhQlCquTstVRn11wU39LwIcUJHe6OmFPnPkO3oOqk8vVvQLmGupik
i6W0tN33BeTxahEPBmi7ctaSgusuD4dKKa0kAYSUXEHyS4aoQ5OBjCAURXxwkXYtd4Strm1XaG9E
zTzHXwlgrH2CutlR8DAsrsChLgv3lUOgX+DtdS7lR5VMI5tYBJdz33+eDbSNiuzSnA+3k9Slpzfi
bCxhRECJSrolmqF0+EKshKEMSXpMNsbI7bWuZsPccCxkygGsdr1tyPWxfsMqGrFSeuTtKkgkCohc
OMDRIzZtDd0NS5DX9mYldVnBIu33naVQd11hwxJsAMsg3axuSbuxU2MsCLFEI0zprYHTHmZZzLWF
/FXWrtVfv0lG0qcALfNgBh5DmVZB4Amh9YDrhzEGAaLiWmd+3ItbrBlaxTPQRnPtIKJaVkXkFd0Q
7+zPsQOt7tP+FYG07+0STUJPj1zscGeR4gr9SxSLQoQxqxITaO/RJcTHzZHcnD9gmTmzomPuSG+V
u8ohh9CkMNMLxi64sM57JmY3Ez05kqlFs0tUzBKus3FYj6X5a8E06c7w42KW0ccHofE2S2HCrpuT
guQQU+gq+yi25VMTIsV3eaTLFizLZyjHjQqOcgKtJpxsTDORTjZIZdXBDTDZYX2Xq8KLbX+8m9uH
/ZxPYNGemBtTaX0mVLuNmlrL3+/X4nm/H+J4EwMcmpOro9dZmESqwKlkTx0t4PdcNgZLpq0Ko05k
9gsiQ51BYnJwLNiquLETDFzIJdNp5rCL+eThS/3Fy/Cr9kM1NgFv4qrF+eg8fyWTnCxkMbk2hofc
i4wu5xSN5k8cohB0ib6Rauwnzcv5PHjhXu2nY7rJ/n9Oj5RLHIfTfAeaC9Hv2o0+zXUqcWrfoUz2
+1wVD2lo80vqIdbZ4xXq2CTuwFUkh8YvS5UDUoqt5mLc7ZdHCsGGfxX4Q0FtJqmwsCPqLcC+s/Wh
V8ithOqF3X7P5dFs+vDeT+b/owjCUxKLqSoUnb6gwS1DGrhNXv5A+OkhELao57yHQWhnvD6HzAkS
b87+ELWj8sRBFUDo4JVhV3ul37oTsQ2gfq5NGh3oJ9pBAIujQ7301s6k6TQ+xpj2UquTlzAm/oX0
bQQ5Sn92C7XdNl16U9yxHuSCPKa47B49jFprVAovbGUO3u+bdeAw2JEgkfrHkZsA0aA8vSPtOu0t
3umI+Pp9c/rWqywFCLROOBtMv2/CCPfWKGzqgPjPQp2SxB/tKBYpARzktdYO/fHWwthX6o4NmY5X
8mzG/HzGBTtLh7eAiuLKQ7fuc3517NgeLHnPbtcZ0GEaZH5TY/9Oj78blWMmCbFAu8x1kQdpNBlT
qprUd5831rFWWCmPDZKTaWIiDL4eqDR4p+YJv5jsIpp+6NQ3xWZIWab1X1pcEixdVAxZTXHRZerK
1Xwe1G695Yde6Tvlf430083hRYHhnY4UsrVaFqy8T1spvlvmpuetXv5iuJ6MnxWNCqXPlLqdom+2
hmiKqrr7k/CpZabcLBS/V7RbLewvjfPwRmG5gjZ0Ac2QUWcKiLELV83OIoegSSoJeegM606hQvKz
nkYBlmwQJg1FtfLrIL6vp46Cx9GlScNMyhVLc6nyZUWk7it72XTS+MUFnxNrXXxgWIh87Z3JoGAq
8uRU14JScq12cpEgzx5+Mqo89FEq85cglImGzGu/62HOlAOKGykRLA8XcwgI9VoI8PjvT8icjmFC
6Rl4H+DbqcBidRzNjCLqcxYDfVooMhBok70oNP+AmsLqBPqSbM5W0ZVYKnvPPEL+EfSHjjYt4ZKB
8fiukH1zPOyyTYuQ6pUPF+962aLjZSRke8BlBxHy13+5BQkzzgnz7vxK7T3Aqg7lrJrUzRGWWUKr
ai7d040p3JiOulTI30+LrS7kAxmh5SnQnoEqio7NSCc9PX7o8alolF6AJ5hWYPfyYj0ptIudxljU
H6xuxjbG2RAedTgAZLV0UUdK3LlxMAsUbnOmxIWfAj5bH6b4MxFrcXf07M4I1jTGV0vqGynC39qD
1Gt36ovgsT97YAH0KuEbHn9yqlPqEzW1iSvepP57KRR35hanJTtM4wX5+6UhGUHQa618JEEV7U3Q
rDHBlUj0piK7Md794l7myg6vUodb3WqdPvtAlCsJzSo+PLG7Rk0ZPnNWjbSTCjLwhMAdhjf+exxm
w//o3Sd9xwJsZvfx0iNuEUyCzDfxEAWvS1D8faChywu9Eaionh8CViZ2fz9p4nRQwFjD85IQoUVX
akjH6z1LLU+qcpbrUosrA7a7An10iXmCKpb5BDk/iISsaxxyDk5RuINronCCVDILN+Cej03WXeph
gKTcJ9H0P8Un7lQhBxlTsToZZMLvdvoJDocP/CCcW46TacinF8vCbFbLjfOi4oVbzaIsgR+gi8hW
iNNV06sDctkKMumQXLDMIGj/NmX6f7d+mAaWSR7lKzlE1g8sg/jrjwivy8cfZL6JRG1iDk463wbC
88i/SZHFH9Kr0LrTBkgwe9BwAVZyWEbI/xvvrYmObULxY8YQBGIvdq6MledPPkqQkSY3JmmIrvMd
FCBroiYadK88tC7UBvslXRsErlwLGsRSbqjkkW+bClLuLvJDjh60dzGnMD6o39NnIg9Sd75P9RaJ
ex50DurX6/8pqXAayqCPuFM1+UfEJG5/t1rm5nlamSRYsWv4YyIs/so3OrWk9qcLSLbxDKsNaS2R
xBUb0fxi5ShQY2LWOtNACLo/bx3XRmV1hfp3zR1bw1NdGK9/y+0fOEYSDzmJgLhDnicJ8+X36eBS
eTFNeqxo0w2XG6TR4LYzNe42AdKs0rfvBAFhOIedh4/x8MTWOVi0ZOY4rgeOvVSFnVgjN1n2qEB9
/9jgLbU35xlQ8CiKOwHldDEV6+PuExKaB3MPuUikxAf2L3O7cRusxMKdr/dwEFfLNomOj+QGQUpL
gYMtN199VhErKzYWZuAGC9kH7WiAfgzgGVGPow1hV+BB23kn99haO+CkUfom9GwnXNwkA552wPvB
KqugL62R8AgO26JwRJlziDqogIZIrnILaV8k+DH6Kq8tePBaf8X8ANrySzzuDRD5z+1RWUXP5D6g
F+nGc4LaPZ07/dfQdCT7YFQMDZ5VR+jZGfpyNy3HLaPQ/RsDO05UHmobE88O9wQeKLfCnechLeW0
SV9QmEJ0dd2cEevij699/RU6ECPBh3JUqCc9kPEXi6Zj/DH8PNZu6UHFZYcqY5OBYUD079xO3PyO
BmA3VKFYuYb/huK62T9cLWv8/rUe9VHLMOUKk35vgVanzku5uG81Q3ePPU7LNOFudxB+rtKCwMlS
13H84adhBQgB5ryoTeecJcgEvXWwHvjoJJGmh8/RPtp0G85SG39w+ohCl0ArZyxutquvm7E9jdTb
IfytaUyXiPfTeia/UTFvDrZPGM1i4cvqIlontbMg0YSjM1g7eRQKiET8A90sR4pHwQigiRngjI8v
Za5sVnVRO++QcCts5fHswpQRc6/VnHjgEuEc+tf3PE2aG1NTF/3HjuKBTV8UurPr+yWK2VfpVdnx
js5mjWxooWGSXRBvGfsH02ZAd75GgJV8S7N3ST+3unk1F9+MmhajX24houvdWUG1uxKn6kHKLP6U
B57Xhj+rPaEKhPeU8XwfPwnNS8P9dJZ6ukV4Aq3KRzKRuDKvkwRmXqEuEtvwsjCKi+RMHKOZ+7nJ
FR0d/jiVeqKThQEmtBkGoPFqzpTtzwXynWkOjlbvJtyDrDesh0Hl20/h9WDCEuqfiaPVxUIoDq7L
gRGhToqs78+6AZf7l93giFO9zvOjbdPRF+zVKdsjBHB12tycfNVJIWeTdg9hkiAFii6LIU4EibDz
U5urP6CPpQcKP3vRU5pZtxNO5qMEeECTs32CKcxHtVrM2+A5K057ExNyFyAMPXE5o344qXzgyf02
CI11JoJxpyAle4bthfX4/Wp+XBdUSn63r0DnpCx3YlgYhiiGXg4tyPF3CLBtbilnCgWWiSaUGonK
3tPPs2g6Objl167pg5/WMnViLiQ9sikB0Yp5vn963W3aWE/+V3U2eRiG4wKTXqb24M63nILfwKet
XCMVP132MuFDQkIsQ8E7ckNz1lmTgkk/8cZgsLeXlak0EXsuFM9F16D/Jrnx8967CcstkMRm0ifD
T1zqrtpxWyly5O+oo3Wr1h51828xx2d05V5/cUkB94cRcejwgGT3FGoyK1bzoWpn7ehSHjy7qWQg
F7In2RQzks7GNy90hUbPAG68d2S+VE5Nl1E4Ihe62PYoZuB83GKbwv1kK5iTyehch3cVenM7GYs2
WLFesTp9U77PgX4HoPgHTGfMY3oqo/2RVn6fM0l2WEHqQEd1xmHMeCPWfTmA7QGoBztKBuTuneWR
FUU2y+65Dn4V7vJ1a/vTKcO+vPq5LX2U/XVr16KaF6aFQQ1x40+4WgoYTDpbXzfhvCu1PztKhiq8
d/+M71C2TBuLQ4pqoHopp/aIEoZWCC/CC/+1TsvCZ/69jolrYrQkK8DQTK2nwEZd52oN/agifO7i
XBv3nDxkKRcyYcsUPaftythwiBqNse8RlQB8Zxkc/1KbLLCjJKpViunkpIwctIbxqkTexs9T7IXj
LzmPtXlY/mCNctHPMzPK+mLoQUuwAa5EdKH0zV5mhTi42/JqAiXB5plsDsKENpNMdqntcmO7VItB
LNaRRhOK+pzrhZpt/09lhKJIyRA9hxdi8fAPhkilS7N/LzjFjtWBXGgit9UaGHKVt8UcG5ctvYgY
Hv3MNKUCDie8a0eZRFLRClVCPY4tguzte6rhD4wGgrudBtfgyNUy05BrYxre/i9aHL912D6ebrkZ
Ya8UAViygRJnuw51hkwMoNqWYH4sILjh/wY5yNCw3I44J3LoPUlUR4/iH0feSO7pc3kst4Z9kWUi
RYIWbQjTzy+cz3wSPH7s4NPYE/kI2EZskcphtt6UC0D7HC6/9Rze+AaS6KUQTdAqab22wNDINI2i
ag0O74oijGqH1VVLZIp9h5rjQL3jW1DRkQkc2vjtImdPJvun+dYvAi8R7w+ZMsAuuX6fQCC3vD2m
yRAoaPK7c/LO2siRFhVjLIaQ4vTHh+czdvjvbd4B5I6GIZu0BsJkMIkD0ucVaaKhajeJ5ElEu46j
E736BpkW51IFplBldNlU+SNx2fn2wD2+1ZrseITXwa3t91oXrfJI0XcIOJDvGKIo4l8OboSMtBn7
PQotozl7xnKo4kcyCv/wjS6JIFcp490B0bZXm6wyH5YQ+4IN0t/zppGf5winbaBPwucLdmghR10G
+epRXzlSe6ar4ontj44/udl/vxCLP04/WlJXp9s3GmXyHK5vqRza6iYXjAnspxFccg8jXJfMrbb8
xDTifq6OhoAEAcj2lUxlZKse+xT60ekCfBGZ90KiiQYhmvtXhKd3LjI2+5HRuxg184m/gLKXFHQ8
7mjPlpYCwMWIVdYE3M9/xlAEUYNNLcImczf4/IBSjSoqnYxi9ZSIG2dOyAXs7zKhH/eXHq5Kkepn
sppY9Bg+iZ93sLzwmpUyOPMSMjh7cKDUe/KHjG784ijUah4UTukWEhiUhga8hOb9y53VPziAoCJf
x8DY9oCChKNGBkabnz4QFb08M6zVCMWOdF7mL+gp4tXPA85cJkYLcFjn6ro4HwEg4URACnmbxo8j
P0S7dd9ZuM4vV0hsggFkSJ7LOiTDIY6ove6M6EaNn5q0Eqp9EpQQNuoHphvzmF3o9MUiojXQpZeH
ZsOhDxatEWa36Z4KNMeMxtyDX0fSvyu0C+6u+8QiaoSBHDpIsAI1aFqNEPC5n7bhFvepbaPvfA8x
A56WvL4QeX7fU2hUdK9JO7DVkCZ7YhojMv3e4MoepdJ4Bl32s2qeBa5S/Cv4hlnObWzev/jXI+7V
qA7UoZMzgMATHMZqLidWbuqZ07Fz6mNi49K0FLxA8JMEnNQE0rKg3JAHUin8PRAQNWqQPQYVv15D
iCdFiozW4sVZuFMJMyyVh/U85SXkuQDdZ3PdiIFNSAeYaOBk+zWL9wAZeOEr/MJHdqJxHyKtnlIh
M7SeugWKnj34tfP1KneZfPidf95uPwPhWwgF7IIddwbtQbAsEz8MVzsmzic/XhE810KxvRJGed43
UF9igSyh5476pmj5PlsBbwprdamu/Ibb5CuzW3zumvoBmCk1WhHC6SrsN3k2FUBb2iJ8erj6j5rr
6iJo+6jXv8QAzvBNWxwnVK71NpLPXbMQhitaWAqP8MNp6C4bKnILjicLPeRyCc7x4PQ5EJG0r5hH
/5yKpEUTkdcPROrhrWoU/MHRCgsITaCZDsuL/7zYa59bCMAvZFD+oXW7rhqglQNH9bTUO/vPT6z3
3SycPeIjH5deD3wj1ND5IJf1MZN9Iie0+TiklNcL2z0aKwRKvmWeF2hgCojbyHXNWc62f31mKB2+
EFE4So7LbdbuKOoSS1YCDlIQRiJw8n1ff1R9YCrHuOo0gYADyTGdXi+zgnnTlQ2UdeghufBdmo3t
vbtfoO6WGEmp/DU68iVyT+42Ec+bq05+kKTDESIWe3JyHYwa3Fd3m8QvAtvD60PBETEPIGAbPq28
vIYw1i0/k9SkejedeIpCY9qrEcPwc/9Sz7pJ1TJk5w5tj+KY1+s+QmWxylSpm9qHyr7FpdJJKS/I
FsTT81Aae/61TokM3lfx0IQGYUGdZJU/d9wIabvLnw3v4BHib8vqceYTYSLPeXHLuwRnckHYZKOK
QNWhfuhsP6HKkB1JuJUVOezKf0EPalzpU+EqNBdgPP7iKstVMrRIRXUWVsj1duOqTrJYgBi2Q5lA
KvnufGOxp3bPVDo4oPYurJ0umBPB9Rb07jyCxA7p3WhX3NxzpvR3mwZLoJfV8y5OhNlgink6mtMJ
NRIOnKsGVAv5ww8hf0lSaPR0XYFaqiMGhPrcg5x/H3M0Q28Q4m7KgTe19n4pcqYC4K/RlxP1k4pG
loeq9JetubvHwnVoqW7r5PCg5B7OqYX7Sks3mWDDsSkdLz1gzdcIl8gsUApaHoX3JTC1Mu8oGtfV
V9hULnJvI6FUn+Vo9OTrwFpAZIQCaSvZcWCBmKwdunbxCvXYn5LVESnmrTmgG0Ch6FpozpKY95vx
AYWpuErZeJIuDIpIpXoAsEdFDCDIQUJl6gSjFCp70aw2EZFeDsrR/KTAathTsTnNT3E1lZHazAek
g76fNfKJagqIU8ogndrg6XuQsy7mzRRSYnOMDYdttltele2NKLdZ/Tf95f+Kl76G6knV5b08ufHf
CvcNYUnoTcDNvz12+p6VnFG28sqwMNBKAvB5WBzyhsvLqwJ08OkDBjUPchaBcxazwE7FbDhbUfCG
jh6jd1ln9PUV6Vg0S/Hvtl6VfaujT3Ke6qvA4YzVS5fWdFdAEvfEwvVVnd0MW5z+hOrS+CEJs/BP
d+9THSAQ0ptUqx7OQBEWKuGl1BjkeIfMZ463PX42bvLPTUF5theQxQ388R5yWkV66x51qboipQgt
xpfQHg4ff/ff9dk6Hoca+rJks/ik7xU7S8+HfkFFoMm3VB7zoNzi8Rm7EiK8o/tfK2MlqQyvy4Er
mDbximrIUZlUQqO7lCZemOQS5WFYPXtYFXWM8r5R49CRmsEZXl7T4I6+FaCRiSGyFkSFoUL1hmjX
FGmYHM+oMdCmJB0QvBrcHkMBfIk9YFRmiq/nt5RZVuvG5rCRTrYnxMiY2ePWgu4gYThYSRDSDhPy
0zRR4GjDvOmUbBTCJu3gnl3/5vMhA4w+17I+el5OvPq1nguH4BHnT/WrH7VK9Ae/hpsU7N6dmgsY
f/Dx6wyVsz7Z1CY+hp5vsa+ZXGQwKPhl3Ep38wpetYu2pLaraacSpEGzUSRqQ4J51iVEwHidQJvU
c8w14B/Do2b19CP0A+3xy0uvOPp131tQqWk30/Q1fjRTByXCMWi4pO4fd+E6z8lN9oPjtTDfxaB+
XxmV8BxPBSccOiVvXNH0z7f8xAgO+CjCv/RmG8Vv82T96qDQ1RQB46XGj18I1y8tWyuKHcF2A/o2
XOjNkWl3kwn+sJ3spXYYb4Y2L3i+EnJgmWMYyNjY4L3qiqh0k31qpQfz01qwZvl+ZG7uEFSZNRuk
XyTLx36tzcND5VfyC0gnuBRl3klc95aQok0SHISwgqqSEXpFxrogvFvs1tz9F5rEJ9UlRNvLTz41
3osoXRxIk6dlpNIBD8ziPc1aZIX+aJOIhAJFgXcqPOjKU6dG/54hSPbYkgtkkPErZoSuji6/vvRx
G2ankKg+XhWLivhc1LUFq+l48o5Y7MbSmy8jKpl0k5w3Ek4MPdortrn2r7EqHa8AShssbppZUQQH
sKFGHkgP4bPjkmfp4cwfmJSexBnWCxUavqoP0p0dXGfxi46AP7O8g5KBVIeIzdVhbOHY5h+uYwOu
RRuzBQoweu0EF4GLbK+0A676Zb3Ei3VPydlyVZ3/rioI0imXsE7tifmi7XNsIowq0qTW5qhOWg8u
D0aepMixssG1iZyuRhcU/Z3MgfipiSzE5mmVDXIC2szKqvXQvR6Upcspow1jRx16M5s63dpevhs5
3PHaFXwL8fDTkkjMX0SUlG7uIzxJwSzMGAbuGx4OWK9qSj/rmGsSooy970qOi0tv7+5yIyL3S52B
bDPFWMJajGkpquECKMQKvk6ppyEMvh2TDYqIMdrGCC3fEwV/tKKAy/ZZ2ddxJ53L1eVfvuciHBIn
+Zl+vWuszBPy/KYJElxJcdAXWpJiG6HV4j03xdSylvEfCbwhqi7ZHQW8yW0x2crA4EdJ/ed79Uyd
lC71QcO1gS0xe+iq9f6UZ0jrLpGOLk0GMw1lfOdsq9qx2z0RaacuwnJURGsGZAsoQ54QtgASQCX2
eMYis1s+lqSb7QUq4LCXxnyCBcI0pu7NImslg8hhewDYwLsmza8F6RAXQgnj5COcfyZO3qj4g5Wj
1BDsdH5FcUhU37gKsO86VAFKvCsJ5qFtXUwrf+/FYQefg0zVlBMym4OkKaYCLUG3yMkcn95B0RBp
GgYfgDki5i+eFN1tVIYcP6b5+uUiLgEgg60XWMtv7IswaywxM+em1xJz1w5yFNygKzNgBNz+852c
qu2m3eTPBiD0L4S/EH9IVkv/RRTyXEAUr3m11Ll8c9FE95taDV+Hcr/WhcaZxj1adFSU7dM0oP64
lvvAQT811mRSPf/z6d1Tvfz/VN61hWUF6LJmysYwamWQueARFbO+3Xs2t11H8tSZCcEFeOgfU8y3
HVAxygcGo4Rk51DOhhX2dH0zW4qmX6NhLWfBjZc6kmT4IYCz8V4LFhfm5Vc1IYRjvDOBuGbn2orM
C56lO8KZzK0FYXfPbSNux8noHPMd94xai8PbVQJSvLYxsRDjRBdfjU+emV1dsdw/mdwY2gV64bgU
iY4FHU6Wo4qMXo5fRxw82MHNpXu74+Nu9er/rLM1pypSkY0F4zaVccPgpEvATA11gMjU6yxnwGCq
DNrgbCrc12dvyXcryuMze6CT3bSFKYnutSaLCBUE4PjCEssgj4pXGksHteajQ3Pb80KnmS9a1e3F
iuN02mYZoC/hYLFOWn8HaEEkDyHlAOcqlYPE60MO6kGyV6nXkuoN9bBNu3UhfsjqoF9gB+kESJG5
ru9X+fnLFd5HntzQjInhwl9k+Xt/8k/+e4olnDghc+52Cfl5yE7V/5sQI4zrnP0tbgWWttD2N1Sy
KU3kay5qgeh6i8GFfLIRWsGuTZJ7kmvV2HgsEi11tgTw9jIB+MLEQFT8p/o7ZxL2qOaW49R+GLZc
qzGM9R4RoLJrAMYEi0PGaQUyRO0AYR2VibZSuIf55of8yNMQh6xsMTTfH44Z4t4kuaAfOh1TERNs
kMCT6xpNKB1vEUeRdtkl4HdP5Z9oYY0n0+my60ayIUOkWap5VTW6MSZvWx02E+cN1BgAvIwpwcLz
M8ly/zrtZK9CajFpBVCjvXlnOzTznMblLOzZdRlg9GroZ8g7t1Xp4FXeoaJsqoQ5uCrePo3Q17eV
CjkFiIhaTi1/k3Afyi7PHCV4rd+MWwIpmoMSrNBEZEedhCqxkr1UfH5FpI39kEOnAmmpzSLaK8mV
d+phkn9f18qRTnisBrwO2Y18vW02amrINbyeALFOaIDIqtrDkujaUkjOc0g2ZVoCMCLTLI+4F+JB
jz6ZkgET9NJZMfg8Ucp0kDOF0iJ4oULr8OAjRSbVU+hIwLmJv5FZEbDnpw6GPwMwl+/ImLTF5E6j
PTxdBzx9CKTIGAq1qV67dO2oj5HGKXmpa9McHTlQX2x41pSJsaFh1KPpkiWBwE+FXwg9J1p55mMR
P9FonnnXDNbqq+8m8C59CMnGFBmw5L58s/qCRSn1iDmYMklXw2FUCPSKBRbYsMGItQbKVjeSoyYN
4CzSrkfmI5ys9eZ2zZRkkHBdJhwJ6r/hbvEaHBh3LZUJpa5JVUq+aeik3OHHG26WtsBrBjufyYq9
Pa4oQylvfBksePNzLzxF9u3geElWHdx0K5UkvOLcKrx+B2wa75TLlrobFVPvz8K3S7+XeElLmp1K
NcGpEDvC3/b19fTeNvRNMTE9K649HhxVsbJY+VTsXvA29GoEYquirQtqJF0bqSu+M3e6saqzGXFD
PVD0FPWsgy0QJsFeSDilp73W2nuthEJTpjm9rM2FsaoNIrgwOZKj2tG6pUu9Af38eb7o1P9hXJXh
zHZagf0uRjD0krOOofCmmSH9DizXj2dF9Um1akn6w6N30CBtd0ZxckQXjH1Um+mLx9V2kSWocX9R
e4sKZUcKDVO+3pj7MAlU4ldb0f06lG83HlyiuS5+65sz/+qKq0qjpWEqhocGBt9qBTRDAfJruqhm
EQLXBSrxN4Wuzd/r5hDhF73sh0n0/Io4ofuPIXznHTtAGiJQzeP+XJQIS1yRW12lksv+X6chii3r
QlAmloVePskvoGCa6fXVSqG2SLWPZLcL30Q4yFLhH/WUUYcLlHcR5pzWFcmvcY6oSasrbZRcrFDn
ki/Txff4SXSsp41va6vohVFAG8E9gLQdVg06UNPqeERYKPPvhyND8NRGGvAfE98AOt5irIkQCHfg
FptS+qlaCWrJkwi+nSOmPcIy/rPCY5HyGSfjxTWZ2mryl6LMwtM/BBpCztmV7BvvZUY3KTdISluf
OBpso3+UdVjHtewnxpKzHD6qTlVHarZCc7Z52DZgDOrzSYSrzLtxv9yG8QHKlTwqnW+NW4ISthTO
M8zQejFtgXaQS5VtxQwTT5zVECJRUC9tr42pcmzsSuWjk/3UjQ75Ru2SZjLgZq/bk0mthxns9Yy8
cbCbZ3n+ScKJm+hZfOQHJo+0ibsvDjOqLl3XV4JSm611Auk1s3OMLZjb6PeTYA37mtluiBytuYdv
hEle0l845TZBjHWchAc1J9kfL7OcK91cZDk0bJfkhsWgC7ll15nq2A1bhJr1ry5cMiKrl+i4jCHr
IQhrpeHAhkmR14/faSZJJPhci4lZ0JZsilSSWTPZTJOAQVjR30BWDxvW7ER9AMyeOS9hLEFnxErQ
3pyr6jraCoMtQ6AqdXYlwfO2utyZzxv/K6t+PUxcsaOPCCY33lqqj7JKQWlCMbHQLApTdAwmI0D1
3caRz2fxohcocfkReYsOp6GxiXOUx2WaosTugWRL6ogD1ESoGYt4fqHbOVvctGR65iqn59VDRaU3
R0XEtDrlpb+KC/3xQwApN0pHzwOwCypU2KPxqvzmtxLkHGy/B5gEj8Ack+GuYk5Q2L0sFm68YEyI
AvcpG/lk8dTIzBUD7GM47Mx5fJWysSG6bCq5k+6rTRg+v6CHR5x/6pAqDzqiOmqRjBVT14F/wkWk
QM3m8QN9OZ1Wemz8Yb/uj6YfCncNwgWOSg40zqnRugboJBESydmYeXioe21wL3bvjTYfwoeN7Q1M
DyTLNGxnHrWlE4pSfreDVMRNh8q6bo3H84+NWtGR0ZKmDnzQNCD1EY3sew4ET6XLLyA9hkGavSNh
OUlnKJQoDH92XzJCmmXf9s2Dz1MqZW4OLZ1aZaYYyaVp0pkNBFyUI6JF91dTFvVlUE4WU3bx6os0
L7Ax9jM7jhMEqmdxTQO5crSPyjzn59S+cmD7MWzaxJTPJU0Q7uBTKmJuKdH+bUuNQ0HoqdVDL106
ToHg0h+GYSoSuoXBE0hSN2rc6OyvO9/J5GcC0v4W8R+zpYa5Qh8u56fQ/d37emInzdpooXlrE0yR
G/LMfcJVSHhR5nPnOXEtLSY/lT/mi1tNgD8qrhcfjluvvv44Hley8ATnh/y5xub2/Hiruq7W3ws1
boaH6AgyoXE8JZobO9N4Y8ZEcvLlfQVVWndieeWHSN+5Cmy+iJAUUCk9FgBCxPxQaCku3aoIo3Qo
NP5R3ICe6P8mqHjiIvnNbqqs4DmPatldEEeM3eGn3Hf5szd3jeEQUhK6bqPgM0anFmfB/sS1xtnD
vMEl7dErsKPvDtOEHDw1FH8OW8m0f8sLR+ttxi+XuTVLpFXNJcMk1O9M6oB0YIEwhiJE7wYGLRD5
akSfTObktKvBcUWPZfjdg9RvbH27RNTw+ygz1shY+qDvZhlvYv47NJOOmjMZ+KeZwBJmcg5lYj/B
DpI7fIzKNm0Ty1G38EfQxx3gEC+AGLv1WuKu2hTuPXwtGOe2bAnUKBJb54zYaAkKz+t/UlBQkVsf
H7fRvO3MNnKFkDYslBRCBGToOQCIoPa3OKThQnEfzKO/61Yfr4+T/vLADnaUosW82vdzLAEKfZGa
/VC6gYR7MDRf228hrdyv+HYp2oXwyGeOyLPbV36I/VUVIWHvX39I61qyW0NBpNGKptaM3Xbc0Fkm
K+iRx16KRUK7KuuAV9Q5C6KJK3dccqSX3Ik1knRup3l7MZmdXum686MEYvrROacr0DNBiPcewohb
cFEdsLUIr9ux4+8kra7UnfY7oFkz4IAAEni0GQ2d/7lmcNl0eF1Hwn1RjxvH6RJ12xwwnwhWFDoI
x/qCwNEiW+fWz21pyjVLS1RU0VbdV/JTZmdNlADiqpXPwZ6Tm9IZHYmhZogdg2jepEaoymxLJ752
6D8oAPwYXoyWK/rUj76UhAAN/iVkmfIiWWs3GEFlhL/u8CAW9P6j8uJ39gRic7/nYtZjaIYHVLde
lRQXY7VShOJPrvKXVhjMJgZhpMZV1hGCWIBRI38VByG/Rlq3gMitQslKATFaLX8eS6kIV6A3XepI
Gtg1yR+B3Ut56KC4axcYJ7dGGRpqhDY3f4hpHlLTUIC0YLYAQDmVAz1eErjIoHPOa1j9oHIpyoLY
yjcK/k2wstodcc2cbXZEtn1kKkoqgtalpRJERyprs3kmRlyUf/tZQSWdLKJx3ZmFEW6x9fRozWfK
FzeKsPz8ixpMwjPB4ygqqjpV2pM2/p8OSp+sZDTU0uIcJkTcgC6adbWruV+9V0rEYQDS8cg3zM0D
lIQKWj0wwGzBnSF0xwsBUQByjtJz7eglj/EANNTG1E5YXLEzs3NfG6gB6fWmbSLVwJMtNjHeDqbi
nmSpHTo6gpBO+rUyj0XVyZvFFRsebqf1ccMKcTdxhXRN+vBAXgliZwmK/OnmJhPZCl8XeXDiIFys
gHh6YJ0LVufRnXmxiSDx8ONT/5QmVr3iZlYDcixq7xsPXAhjtVZwt5o8ijGSe1k0F5KwwSNp0SW/
/g5KBL6EIAcOuIwyIIMaDmKFhZaItSa7M/tbCKh1oZ+1sciaTJWrTnihB6ElTMJCi3KzNKD7uQsd
qdCn7ZWqOcRU8oTNRywqN9siTckl508Kp5aEvm67QXv2dDinjE6LXKu/UwxUIqjlJpss/9NlZGbo
YD2Aw3ZFui7mejLCb1BrYB4aP5FULcFAc703WmS2c6VxZnquohncGmmpXp806NydMbG1achtQtLH
4Ku7i/B/ih+Is8b3Qg1dU8ffRB03bvINRk8WktCQdc8Feqq7KD3Pv6XYr63facn1SiGj5O0pCDgy
F4SutVlbAnrUZFgVJ8MxhB/obeWxQJvI/V5zQPFF3vFwPtC45/KP12s4VHQLh+lchVg842CrXcYl
gJpIhot2StaxRrYAOV8lcjfRyeU5RysIZyPTaAUZ58+i9ZTR00ACXqTJeXhhbZuRTaXbseVcKpr0
ILmsDmbkfe6ZngDiR6BKpWjcngSBJbWbKrCaaAdt21VJUa5LDOaoG9zl/yMcclA+cJiFg7jRV6Qk
X/rjO25rrBOeSFfrX+5YoD3FjDUj/95yJ8sfhwFICQ1DLFHZo/8v36qoAAjP3GiuhIWLXHLU/3+E
deO/Dcj+YoGW5TNKktBAyNpJUDnA/Kzi5W3trPyys6HikzwBljKoiaVBiGQ02GHn8pA74BIGxrUA
WIVJ8woj0hxIbfC2zHDRWOpZQAHK1yGFzgH754LjO35N15p2tP243Kzx2PTa+lb9nsyhDfhJzMOo
zJTCrDYuEqoOe3Yd/6r4rY2JPjNUfa/NbMXb6Q65pdHFtlYBO1vw6mhXYeoNmZK+IV1NP1rrUr75
Vvv9v7KKJMh/frBUX7csRCNLZiBenW8UkFehe8vM6rt6emzriZiB1ugyL+fFn6zwFtIh9IblQf4D
7ffNSsr+9rafh0YdTsn/Dw7dq6hlU/238bIKvX/cAzj+CfOZTtGKWnWtG2PMGJ3Bj9je4/GOGKro
gpRqnIfp8GpxRW4elpndDu0VuYnD9xnF2TJqsrwsu8h+tm0GhKzQYhM8f4VDghOiwo7Ga4R92ZoS
ca28TvTVYm+MR1FMgmldO7cwHeWE3Y/T0JOa3cqOawEMHdzCJFaq2GmAe3mmVSMLlxmhDy+YRkkF
rMZdezKm15+uaXSFNQwDj+7GfmP5s9QKNc1J56q8zJAiprg6Ebgj2Lj7s4tquVu18uPZgA7wfU5l
hbBXQq9jihf2mtrim90Q4/GtwQjy+RSmeNx3nyIYcGStqe33m9hnRw9Nx4gb/GodMlAacjuueLBD
N53uuH4DAXfXxOCUlyrngVFySpIjbuWTxJUUN/5AOg7LY1kujVq69Tz2E4CXnUV2+foe+bjB6YkO
faq8eosdWniysTVW5yav6HSRkLYuhNS/DuCjGC8b4Cqhveprd022an77Ys51fFFS/qclMiB7I7IC
q3fcEPNGvk34SkZkaQRHeBqn9qkyIb9dU8ZWiQJb0dQAbBrOsP06syUOPvkVNrleRuTGXrWp8IsV
LtTut+Jh+BZEz5JfQKkrLQ8NS5SnBnDwKVRhvYmmmfuHL4jMu6Kz1ZrASiWufiQf87x47gFhshNJ
/Vdc0jma9s1Ah/2jomsIB8ue6mCSP4apedyg5sCdkdibjcLkDdWvyZ00rtbfIU0NwaaoFrJe1gVB
zItcvXwwsYBVCZbb6own7vwT76KGK3mLDJZIrbqrHRnj4h1PKtRquXEq/2N8Vbg8yLQ8ElOJpTYO
1XocbrbsWPirismkvuzWIEAFLdiYM5rdwfrD1p4iDjGRibSENjZqZCJGVeAyo5iY2msLa5biyzvw
5iCQDvajYvhm7XV1oEP/SEB2P1ceq63a2ACeHfnX+wcur+TYVGBhOpOiuRTi8gqmfqT7Wd+EoHBF
SVLR5O2SQu8XKB7Kr2MtuChC2Q4GM44itjHliUxnE3flSEaxMcsKmBOIQPN4Pw8JzpxbtvDfjmrb
gAHTU3Xeq+Fgf0hXHQAZqzWd3OnAI8nY8zTnIi4RHcJbrp7DrtgFvkaXfoE2fr1No5k4OUfANNcU
G/ygy3WvmQ1+GKzuvajyxTJPM14DN2u5T3bN/lSua6t/xIeMtttRD4NOUHCEsp+uge3ZhG2RgpfA
Ny6sjAuBsmV2mw7pHXOf7S4H9OBOsk9odFw4LqvAaVblrxdZphxQ8XZIwoDXddTd/MLMrYF6xtbu
o1vzLLYa7HxX53kdAzgwINiCsyQWdHjJbwt7QUqTi/j7eDJy5pv9n0rGFSuSbkYsXTi4TkIUqt7t
JkAc/GdOFhZMiuL2Sxskw1x3n8M4Bpdv6+Vnqd7Y9rK5XZi8o2hqqLEELAtqKR6pWxxtqe4vUatx
/O36cWDmSLC4U8P6s8/3XL9Mc5wLLmBLZrVq8vnDmeKjc/IcpTFZH3xhWKMMCl+i5RtWdw/XQV68
KcyLCDmuOejrgSMCWeQUQGmrXQQ0z2wGYVsdueAHbjSMUJGpgE3D2Yi7ZZbtbnn/8b/QRJNbwtDa
DZU3hlMp6S9s5fFF1i8HEgClhOpRC3AlqCJFU1hXpjO/vLIGm2YF2h4zmR3HJ1g9GB3cq015Wc4I
9eeLJFT59pKHqtHIqWTBkoVRp46/QUYUkwhSMkdsPZ2xHoJAgkLUQTweLPHeZqcsIEcj6LtGz6k9
YdnHi8QGG9zL73KUaZSVBEyzlG6gx1+vhc5TLgPYQvjYZ9Y5TrCGrCyTzN2BWWlW9PdqbypuZpg9
KR7VhjBtPdig0eB7pt91iJcE0DO05G9AbQfBzzyG3jfxeY20Q0W1g8jzOb2/USoRZhAaVoF5LGlo
WknIbJ7fjgs3yxZxdleE91eSUExgW5vESKcWNwECrLJLlJNL7G28QhtdgY8m0T32BUr8J1Voh9xM
8bdza3IZbN4Nm/Tj6PaBUbfJw9D3UMzyauI+/TltVZGB86AxPNIe4la5LH/51un/MilnOv/clqGU
qXLIPJaKW7eO6JgrHxX4REFFzH8WXa4YhF9/o8ZgxrmBkpq0fz/V1Yvml4VVF7W+z2mSNHzlUnbs
ye8r2UAOavRmjQxE5AvpdOk4fx7hpvkAn1y+/rmtPn3CxxAfU1gmr1RKQHsUZtN7w2afNBrZbIK5
hWCdnKzkfbsIhV5HvT49b3CXh+zxyzjxAlYLvJyUBQd69+lmLT5lhCAszMrw/j2gfD9oz9SceACt
VC2EdkXwyEUj6Qt4jcQyP2owNCO0dNqHrSIXa6yabSFOtrXs7hHHb4Ve7Y7ZTqkSpO4d45EFY/LC
GbKgLiovrpuuhhAqdFMlrJVv8ctEPN8UGDD2OYAE7lgRE50KPa+o6Vj7ET8hOYWvsAjiK2rgv+tO
j6vmFlwEHmNHecI+4yzW1kuQ0h798Q7E0A4ncfJAb1/0PtqFvCpJ4fHP124FWvJzQiKViOI3KN8j
NAkLM1ONXxHVWUX3hHBCeOMWmSMgM7qfO+QkQ/RSzl3l/HoVJAc+F06uT730RNvRyoGA2Jtg60IM
M+Xy+I0iXlyL9sJc7HzZkNoVgLKZYEHPCWgffoZW3k3dukdryBQwZZoOKtk1CpVgF1hiRuxsDAsJ
W6F4+/4XwUr7tz+xd+BN6Xpn/jrqov4FLlwf9gGyKz0qgMiE8bBSbZ3++GzF8nS2Y0tjryR1pRHz
0XVCquR3UBuFWx5y0E1WC+gnN8H6CcUYYB9ovgnZNnP9FinKvqOYWcsHL+xXk4D2gKLXuk9uEh1X
uUD7nUTLO3pV23uvD3XmfMAoZrEC4Xf9WOJ8fg+1GgmjCXveKSmXzM2GD+Ibr9UdOI71+skTklCk
TtpH2zjZgzKQpxuXWqmr8LLXuVGsyKqd/KMjo9fFS4WpAELlnzBbTUEs4n9WSdfUf4BWyRvryVVd
CBGSF6JxoTdTfhXKl5zl+Cu7KRdGIuCal6VZIXFBlyqooppFcx9pql/kxWe/CStk1SNZaRBwKkFE
VL8oXI/MQA3NVOb+wZusWE0LFLVI7u2q4CJINKJ7UWbCatR+VcF3d1XukSPpDC9EJnXrbvG5n4LH
Ct5hn2YhiNOS/c1k4ammh0CbbvwGIAUpl3Hsf3bOnbSpckpozaTHBo3ybeQSS4LduCizkxbhqzqs
h4NRzGY/DTMbfIj5FQnOqv9RchvYkP5NfAsQlT9jUNMJistBwfV2jY3GwZ3vGArk2Y/POkptqPLp
JrYJJzGJRN0a9to0LlxPTJFjE9wLTZR7HJ3TD11eIwcHKh1ntJKZa96zyp4d5h/b2dZPXgunq7Ko
11KVSnoU+MKMl+e6WNHMYW046tvfMbCUZM3PX+raFwvQYsIWfMFfB5KjfnI6xKpFcOwDpsy42bfF
nZiWK5yaOR77DCxtppUiCmcaqM5rQg0PyAnWFmsjc/Kc+P5McHij//49PSxU6n2SaxtgoTdOMk3J
XN6TI8r3pti2+bEKMF5HP1Ux8aoBJrDagVkuVxNaZ/j42IMwTTLxPkYjLmiDbN+3oXRsAWGQDy5F
iiVAM1x3Eyl9p9n5JhkcBsD79vA5y0/yI961GE/1xXMK5QHF/Ez2Vs22nmYtgR2WVF3O6Pb84f5a
6msUlqnI7xl0fRaveG/+C+gj7rS27Qwrr/eKpwQ3zMd6dU3E3eN09w+DZt174f/uPFwNS80+MBbe
1POxQVRNJt3Cu3zEXXseLaj0zKjtDOgbZ4+XjHIwXHOf8yUjFxxXcYJ88hkV3mE5Z5ytgPL+FhXo
RMZgh4MOEB43NtBgLPKgeo5K7EUVE7xzfc2HYrLlltcpEp8udbf9tt1Wo2EglkOzFh8sp9hkysJb
hj1uuqoUQLtJmdveCYbMXxO110TfQYwGql4ixYZXcmR3U5cUSd5wP17P8NY8YNlfLz2Pp59mtytQ
gtC5ODU1AVEK+LMHgzEpFVyKsVbvH5iheulSUjKmI9Z8qOVSC7XhusYcsHyz8AJne1PpbutprpLw
240EebwkLOmlA6daFoZihj0w1Img7wxwZZn6LP52MSDwPmF132/VwN2rfQZN9gwhTi1CXc2zcitH
XY260WRsqRI1aCEhN7fDcf0nr81WZFg8ixbmOcbMO05PG0i66efJj2M5gfhdHKZ20gMSaBTU/sJg
1eRIG9koy/ZNZkD/dGaKzVdHas5BbLfoS3YoaIgBOxRNdu+8zmwuOk1f5/3sRajt9qIOvm8KQPq5
wvLLJdcAvCm1A0rsHQAHiwIB5oV6VyOruN6U1EqmYiwQbZ8g0orel4tjlPf8T+z+7EhFZbC/ZKSr
K6mZlBHjIx+RtNjVix4hSEm5ntV+AxNCjxaE47AtZOmZGG9rUTaiWSCnSIZT/KejMqYfCkESNEUZ
kXOlaD8CxXfYEEXBmHCFojavF09UQhVZtKkcPia5uLtCbAMV6tZFMdb1LgbKZAvRCoZZtYjjrIRn
anwtUlu4ta/2zlF+Qsibm7m8cxkZ0btW6R6C59vQMGDibXLPml1DBEgyhWF7F0m2Y42Xh3ZzqWZv
cXvvaKjUVZNto6Q2g3zZ6/jKYzg1D2RL4adCJaA83w8yUuGDGNiPb8jnVN8yntDR0qwucosWecPx
ZKT3E8yMQAtAa4ezQJxkDfffHJaN6RKwcuSFVeWK4LDYH/k5lSLdWbzAG+gXN5Oq1bcf+RNugLE8
j85EFMg0Z0PxDUQitel4eFWUN36NjhowtGX3sN0Ed17cqBSvKncovGxh4MfstTsekizV1i1jWDhJ
cquUFJEMhlmgUcd2wpQUEitat6/lST+gma5gRHeB9yhJqoGSngLehH/gxqyjnVeXFL7H2yRlVYE2
WULuOFQayrDDl9ywpgCG8GvhoSlvG3273hO3MuEK8UUchReRtXhwFsgNK1Q8+qx6T2lX0S3OxjdT
FFR8HxIwweVvvPsxJjOdzHOw+q8kZsu1314qGHpO+7wxCWJYaFbNRJfKzuoFwiq8r3beKgT5f6xV
dSnTr8+2wIf+QeH9ddTesy2yzoVUA4Hzb08rB9GeV267lz/HnnB2RVO6F3nyvBgLZselDuD0qStD
DlZbHuInIbIUxKVcoJ8ylKtf+IG2z2RBlWA6apQPNi+fFYnRQP6z33tYxUd0vcElWYv7P8raesCg
2gMGtZt6qktntr4nUV6TgU9FFyhEjj2Dx1uhk27JAjVS2NGOP/jkVWdSATV8NxgN5bvC7ggUAxWw
4S0sgBpQmAmxvm1Sca8XxR0x6hzPP2Wh3AkivpeJdM7sayxPkoVRNirS2ufDQORnoemXROkZloIK
HESglVxUPF1z6+TzyN55z2sRDUvKqcwNMcog6uqh52eHJkjvtmDodUvXb8Ol2UVOdY3JeqEuZkZA
Bob8j+VIOlt8UJo18cHE0lwyOAzNO6mlcyIxg7IFVplHxjvxnydRYZCkFgnbmmyRTwn6tR7+0QNC
V1Bnb2gwFGjYnT7m090ss2Wx5WJw7GuPA7uKwsAmUVYvvbfKXmmcwmnDXtThkCaFLxkpMwmH66+X
GKpC2ObeRAU8OanU2tRqX2koFTY4rcbKTHXk8vhPimPSjOus7m+DULZgNOa8h2zrNBbvdD5idlPl
h0YKzGF98j9J/Xu6nfJLeG3MfAvtf4JceGJbMZLQzBUk28It9RuVVWMFzBHImeEt9FNFG4gM+/9D
wvO1+ZH+tcsJJFMXFGugCNah5pC1Fe2AUr075uU2PU8ixJqVTS2jd7EpfHGhvz+nNICiuwmmhJXw
il6zXI+hMsWWJ+XwEbdHUel6Z3E4ftJ5i/CSLn9lRgnefwfyMYFl8fY5r8AOllP7o0Li7W/K5kCY
NdOG2rPllzyCeI3IglkYWgigC1x+uZoRQiRmB3MqWo4n+J152JJFLkBFsFy1vI/eKaql7tkBez/g
7XmHKwuZshhFud9t/LBzAbLkQrMZ/YigHRUB23F3SDWLVE/L0deR0YsmHL1sDgHn1C9JlYKJOuKL
iIbYeEdcaM+3nOo6ZFGO/nUQtTMOXAKA02SuO8d6lQ321Eqp6WXSVlgD12dU6vBHfaJbXnU4uiVk
K14florueusfrqyFwGZTaBsstW6zu3KHFwcYAIG+fkG63EVIaA4HfABkuDyE2H/L5uZD3zuhDShk
IdtGm+9LU4cCM8gM2A4efBm5r+tcXwJPQ/+Z2ewpkRlAZk1sgOoowbX4rQzqPckA7Z7YljDm5Tsw
Ic8eban81wBG0exXSt3+JEHkAo1HNzha3/wnAkN294NiZ7pRh498jQmV18n2lOaczqmsRmuhxLr9
FNBc4WrASY/LXvLT3ohbCnKlwkVMfsM/HlSZAiA1C5HOHctBem7xeXc5qJ54PHG+pb1QcIrSaQtu
5bX4m3R1mr0HzbzDZbAveLQJYAs6Aie/tl/isrlvNfM0DmyHvne2LIsJbeFDHJFRyqgC/k7IDzQN
D4a0AEu8+9pbks/Md93zY3qnHLeMSZKfxCp758kTHqlbNHHy+L/ybjrJAF8MFogHQP+40KxXuxB2
9ZWX9Px4MSIuxUBYNNx/buIeqjhIe5w6uDaBdBg2/YjBb4rM3jEipIGOc4i4mkiDaY/D+6xxq64D
QpKMhteSutFv/fzCkeI/NmbMZLUhHwXDJtH5+bUv0f5jxdZ2cK29wIiyC1vlj3vNe4+/79+jpnUl
zL3IrXP5sYguMBYduQut8yWKenduxFLtoWcWQtXrsHrVRS9tubNGYqKi9Cn/J/O6oHqWC1Am3zUs
YxskQrTjlkV7mCK6dOqXO78ukvtQ/fKPIlwfQc0JtHNd8ip2hNcIQkWK6j0qulPXCqCipHIc3JPw
DZnRKwMhZIFl/kThiwHLWtlYCVsAs4dXiLh816Ru+t5SbkVAvRFe3PkiUhHa078hDxMdCbQ/1pwG
UAMi7HEjoBQttot0LR2s2P3vlRkNErhJHJ62DXTSC1y1Vc2NG08hp59S3zCkJ7yGlqtCC0Ajwyaf
DEzPmu16Z5cgkd+MAogxZ1l5mcMaA9JLNkwBdmnaxp8pwCpjwq9hD3Gc1yQkbgdKyHDGeO7woxEB
qFMFhXcY/2cWhu4nx75TQ71HVCB2KC34uMb8WqqIZZZP4Nf4A3pzeHWceJAzcI5leZL/6w4fPlZ9
1vxRxEdSA1H5WRTtw9qQR1QS0sjKitXN1itnYRjSTm/Elu82saRy7OjXRAtjyinSbTnKFlZDN9w5
eJzgdct5pApsPzJ+TpH/DyG+dZlxP67/LD+bQsF1aONB+wQ0vpL1aEEQYjdyz190VJzzsym8aWeS
2rRlbbCEerYSIhCDglBX8HLHo70XKgPJTLM+cwcglaU94tjZDDi5CjtOTsJZK/oGYrJiUBUJ3Y+z
18Qotdik+QAprq8xDMDTCBIfwu95SsCvPJvJUqajPVDmitPsGKp5rUVf/LWIu3ejKh3y9Ujmh70C
VYd3gBONTqxnR0n3zhfEGMzYURdZv8FQN/3EocvpiFMU8lVQn+upmHk8Oq1m4gDadDQzD9FgUS5i
b8kN0iVZmNza2nH7RkTxz4aYXSRtKGzWZtonL9PhrNz9lahT2UvRFtJy7LxMqOgp8mGGHkwHPH60
vsxpLyJR4cALU98yiRpWu4xayDK4lnD2WQIfmczl+WEQrsRtfLBfSvbAOUCsnSf4MKQ9nUEdvo5w
Ka/GyEgAx59SjKmDxNHD//H8ibdkuTD0er8mYgdj/7Ow33L2RXk4uadrxEqPDzUSLy6dye9oOdcu
GrnaysoYbPF6ma0wo9Fm7dUNwCSoN9ljOfVDhtrGosSRqtn93JittZy6ZJ7mW6fHcF1IjLtYdE7O
cLWMOvQ+H29N4Z7wxYuYv4M0Lh96sLxLNqZ30DJOLwPITtmZZaSDm5ggFFGXHfbMAoCHG3ZGBQnP
6z0OdmAFRU1ZAP7lh3MbUz0cRey1b/bm84O/utO8ify1AZ8Ybzhf4+M+mC6B404gyUNI42mdjLCS
cRrlg0XES1wm/Lf4QpVJU1gs2OoUXgdOFpUtpREblvC6WgEX+ItUY+OJ2zQLYKyrFOvzExDp/NTR
M9Lv1rI0IMWGO4fgRdfxK3Ndot7RYKhNXLHXfslBi2LtabjbcNMH2tJLeflpk1YcVPwaCeBIVot0
clJnny12CrIsbMaWG0HGRG20nZ4I3CICmWs7Z3v71TWnxy1PMfIwzORQj7zvtFg2kVcU+EzuAuAU
LCPB/A43QnkchFMJYEM53atX8mtPlv87e8qlUJ7wT38pHk0j7dhdo0WT4ni9jgAzyuQce6xfm9ra
iUOXeonYbtZFUO+qeiCVNOpfrMZ0oh2aaCFEmYCjmi4Jttk1UQGX95qOs9o4Aybzf2QZ/7GgHzPN
j/g+gVobdRHXi80HWnUqBUW1o8mtEQSklXgbNPSbxrXqZEFwtA89dLleS7Dg9bemmULyIm4cGbUG
XmE4zEx2a2j2qGV0CggRyV4ppKx2h4JfGcQ9XiClwMD8m1o04L8PyO4d3cNgT6QNvQ2wyrVMWhl7
kPNMpeRWwKH7dL1mGpxstz+uZqRHM/C+dmfvjh2qFWzzwGB395uUvrKeXjDnFI8Mo1ZPy1EY2uiS
xH1aOj8SthroJCS1HOeM+J3bCOQkkFfjGHxPzPN2lE9InOc4/B3dGwFan6fXZvEmZcTN+JrvEaEm
fXaFmyk/ahx/R/ac3X10vtwXurQBuiTbd2PIY7WZAqVLxGNc1OBmTUVIDDqm74Nk7vy8ZG+dZjTa
KR28C5lDQAoe4eLZYf0rbSPo0kXPUx95eoxoLDhpv/mZIAxHqptKc1CabVmpaaEa3MK4bHISLVxM
LlmLqw4bbbWC4Db151GF7oZBAK/jLPKmhaIo52zkYhx0Eco0/Vevjj7IvfAT21bI4DPvAmdijZZI
phE0729ApC4K4zggB2RCD8WYSQrAJLk0cSyA1+/94taDvKXut8OSMr/WW3okNM21kExvFAHiM8fr
DbHh57bPCobAZs1ogCtwRkvbXP/f0Qf7zRLvADqAEDJkHGUN3zAiBB3MZLkO6i7w2i6o3pzM9IKi
HimYKWlKO/arfC22e4OLFXJTxvsgt4OddCvBsULxLVvVN989xeJGL/UpWizxAxiUD4CoqypU3ASg
h8Hn+YaNI8gSaN2ZXTsA1zVpZmAgdA5igX0iMWcf8Lm1YPAMmStmGqGLSh8Z5aQdvZ7xEVR7MZXv
b21GvaNdhRsnGPo1peWvGRVmDtQ7r0+wwxflK1PxHlTnvOXFI1+30Wu9OGuo6OCOZmAly2IdRRkY
RpU/rXjKtgoq4+J+dn2cA3CWc2jZz2CPXq1MaV/z9BtwI/LcP2/YgJsbUnHt26qJHAHacMrI8H4q
qC5Vbzq+dKwQWjNy1WCCDTUrkwwFbGPFsRpKoHFmPrlQokMyt5wND1Ajc/OgTca2tbdsNinhht5R
1PTneIgQ3Ream+410uh3mF3uc1qrabBN9tKwJLO8gFBBFfw1nSLTFRTkrlK3QTRPnvH9yDx3txFT
eI4ZbkgkBjEAXA49b9fC0IsT74wVqzVXOIrMsPXf2jjLdMGRixOvgxQcWTojCMcC9D2EoZHq2+37
cpkYgvU72vJtcX1UIzMy0vZpX/FvVu7Xo1A+/VrBzX6xLQD4DgBp66xdL6LBNg3MLldc/WFdHlbD
TDmfb7h5rO3ep8K+E1mSt+NG4w1v+BH2DltooKF8pyPY4BZ3YO8kGtAnWzS2cuTFQYzsNAIvuONR
Fgw2tbFoh8VxC/QBmV/wIWPaqjJNQZYY38h6Uo7kcJNpm7tQcxX14U8tIVKRyIkkKbb4wYJGmVC0
nxSRsnGsaM5m18CcGz79XsvlBTT5qjhsNYvYxa1KNPisHHJDxoA+UJulOUjsErw+7vjcfAcCKpqO
ZnYCwPOqByI25TCYlODtJjpLpykJvjdu7LHCcLPOJwQI9s57TyDs/Okuzbety9xwtzYN6hVv1qJW
+ofek0LLy8JCfTJ8kk7Dfz88oKTIa8rqkqijeedGrzWi3xCCCfsHGtvKhNJqzltl3mGjq4KT1DAj
evH2iOCLsJ8ue0pbRrzbr+Qb/7l6NqfyoXWbs1b10unyWQrSaUsVGfZ7LDlD4m0wIUAE0cyBU3Cz
JcoLnTRS5/HIo0nAeh0Z/yVL6Wg/Ionxzj8EkMHRXgRTqm/uWK5Em2g4ZyhPmvY5hfffCPmcIpJO
Ouyo1sZNILm25TdCkFFps8zdAnaDBzt6N9Qvx7noRwY/2vK5pvgAyJ0CP8kFIQDO4pu+euz60v/R
T9Ep3fKqh+emhT7m26KQWKR91Tv/q0IXEki1/NJdqUt857stsM3wgTbTpRVugnNb0wFK1EISOPE6
9brItXlJTruEO8w2gGBdsUDp59HWVdyGLUIatdvCi/WbpwDfI0WV5gxCXciBMsE4kO7Nq+LlQYHp
vRcE6kIclJeJ4lYh5Xb8nZ18wPy7hS0i4pBCUO8EK/wLxjLykrOipCbVq5Lv0cjnBsaq+2FPhwtn
fynFYhw883u4NnI15rjhKWjgWhae8oNN6YA6uKhAnCZcwXaUglH0cJ2Udb4bn6S2zsqqxl3o7IIZ
vqNHE2RcbhXYXcqRfC62RV6AX2Pm90DamnPhANxw7o44qa5mItiCnDj7hXiz28cepO+Ox9NcL3Q3
rtBuPkzyNtCn7U8hI+adZOiGmRlYvQ+a1lOdnjtThFQNOjTT05RahEhLSBbSYWxMaf+peYFCEIvf
/l55VBTHhV8121gKsjUaJNtWqLqb3b+DBI9TMHp4HbI3gIAKE3GWZJCVf4hzOgTklqrhY/iIf0Cq
JiTS7NX95Piozg25ReuKHmy0idDFGcA1GOXoF2wGQNuc8GQYTzfdvR5OUpKveH++u95BiSjAHVBp
Lqvh33IW+IYFldeGPXpKZWLN9Mr1Q8W/Dc8/wP99Vv8/cdruc6I8fPk4bN5ibFHbhhSMBZDLLz09
Za1vtapaAORoA/mK+7pzWlWnW8duggXDFz8Q87E2+UF/e1Keig6IaShUKk+07nfqGxRvFw3J2XFR
kEmsY05DZwz+pnfnO3RjK+wnMOFIyJTsskNKXpGfQ85QaklAIptSK94ZqugJNomcuuQfG6uPy+br
med2twHWqR4dmnkoJ49rSvwBg4+4AzDe4F+IMUmXIaXvw0lIM01as7HBpnH7vKRn7LWPO35PBU6c
nSCAhi3Afp1xjJDGNCzFMQ5Pkbh104vhcJMQZyQ6XWgD5lSGj6JrnPMc8/mYu01gguCo6oXRoDOB
rHIgxP2L2t+5d/N3cqmDqKzUnSAOV9PT8iuI1ERId5UwoSDdDXjZWCKW9yoWw0y7c2Er+HjQ6cwS
WtZGqBF5M4t40VYN2uFYwKcykqNvAgXnsQkk7Zqh1cyGcwyWLb00Hp/qJpcROSNEhlvTfFnkzQfi
e7d+EMRj55PmrjwZ4S8hOrCf5rmCI4yfBZjBJI2rMzXhyk+QUrPCNYp/yC2irnr9nNJcRzYt9r5e
A2kEUusQtghf2jwvmmIrI7PSmnYRz8kD2QfzG/Ndf/39iwVTXVdpOSnzHEQnHrVcp941cj9+lZQt
0q6grBgHT3wJCkdbcjowS9Gu1VTvcqxm/JS3tiahSeYpTndGtHzsILYxqjkE5rSveaBn7vN/RUCp
af+zFOAahiVV3bL+/Kdh6B5Zp7jetTYBQ69sdcxnOmPBYkrNdtIW6KU6DqzxIHNz/QqXcwRo6nDo
CBRs5XcRfmuA6UcJysiNr4NvffZ73hAsiV27e+KS6ojHU77g6s0MZiOfjLKOSn+vLh5xU7kQ6Ywt
n5lPY7WoVm3HmFgkUBG+iWuSj1N2BQLX+5TitPZtaPX6DBPDTF9D99rv2muj8rN6fjMjX421DegB
ay5W025aL7DBicjF5+mx9zxY/gxXLiDI8ImSEAyNvaIzXn1rd201yhe6WWlnCCLmKRdOicrmKym4
0sYWQJmR9UoTn94Yc0Lw/M/LrS8ivXx3AjnQAIUbM5xY1iJuO3s1YTNVZqicCNlE+PDE2QIVb4NG
fAxElHUz0hWvZR0GF43ug+r1Gl7I7aurorAipYvIcf8y1+SHB6wC7J69l71f1FOBmmzkISRFA8kj
3+PIQtXNGOUM2oHtb7b5Ao7LOOY6zpaxw7iPOWRUpz/ee+PUNs9jXDG/yh/TTejDc/9PMAtIAfW+
PUzDWD4NgmfdBMA4t9H0nBc5tIkIrzBEOEoKLVBkCISnRE1iR1SbdhSrJd+TitB+q4KNBhVLNr5t
YR7hbE0zgdudodBSFF9WkA9yJKxDY4RhBe2BUpaVtQHkEztqq5l6HRU4lqMCn0G8bmVpcfPdYShT
Vb/XnHE3Ul0gvb5wY/THJjvfkYZs01SralEARCaojiKXWFYZIUTia/tuWXPG2SOeMcGwKjOmBlui
Bfq1x/TSxKGUJGXox+/lPR1bGYkpCaQbw+rc3cKl6mkyfH6+9xILo1jyoX5SDbcjEqwzWxL9npfl
2+Rqv+8OEOJt2GSMBXAEyy3C3ehHzNvs9PTxdDmW4An4c3uBswAgH+/O/GQS3FuvbsrN2q/tJMLF
Mbi0pdfP7mpLc52WgJ3RpNG/Yq1baHS4cFb+bYDaIzGuLWOXC5Xh2ZzccyTkpdYntVBs9GLMhxdY
SBIiwmSu5im4sxJkIU3Tg6zzcisl3BpsUvHNueqMBm87mh3Bo7CjfokebWi2m29JLz7+EhqJBKo4
Csv4T5cG4Xn87mdFtQVbsW2l68NJyM0f0HSBmfJQ/MS7qY5MiCBJUiK2pnBpN9AyYODwFZW9MMEW
ncrZE19DOdOmucZS0b9jswd2M1CL6gIjOW5LXqTm3JbEsAC4UwWcMYHUEq03it54fgPhWewknf+z
MwaavTMk2yI9RHIM6etqZUJxPhqm4T3ipJcfLGwRht57xn6eL8HoDrJnWZETgllvFMsBgLXTjTGm
u0dqcNw2IOFsuIjprNXc9gL17LuivAtFTQMgJt8I7GmFu+h3jdxZc3/QSalpB0RpdUyEYSai5Dhc
Mv3UIQInAUTlJmhDSp+WHBTnQuU+2atr9YtYdinbs0tyW4m2ZQwuJu+OD0PjnW6ytiF+6vbT7dok
cYyiuM1npZkC10KMZsfN057O+7d0LK4LA9M/tYBYNgeA41S+4O0uVXMDZwQN0NFtovOWjVgIk2LH
HUEbgXmam8HYrnPLSrjqTPrzk0BUdxAeVZPM6hW3gJg8MUvn6FJnjPVrnyZHVwB6ZllqEgwgOGwA
ZS+A8cbPK9n1UPqsGM2W+rpwABcO48/w3T4qUBj7iQ8OrX8DUVItCpCPmX0Bvm7u2QI7vSsqS/jt
cfHpJG4ZNDLwDrSzz0ueUwQYXCabM/GARXgqggzVuD23FCZc+HLdD28bCJYaZMjtTUrF9EApxyfC
2ZEcaiCP4glCuv80NjpiZ2w7EZU+FAtZUkFbfbYgphhKO2SgrXsdL8Kz6zg+jincFrt9GlU1KQgS
V1Bnta0+0kz9BmOyRIWuoXVCmCaXCe3ce0Z4T4BCuYTEB9rSYyXcZprMUJvaUYXbj2HpO5N1pLSC
2/dAn/kAOzxQCW2kpR2C2aup/1d4ttgU8l9Mu6lAw4Pvqeb2+wg+B6wrXkDu02tqpzT6UtU+ApY6
AfLGsbwHpue6yh27vyE0x61DC41L42/p7ExU+7jsceeotupHvIDHcmatdi9rZvJ/hQO+zdPeMhdI
fhtmeH1nh2+N44Z2t+wIbjND1HLLBZTKgIylm9c8qxkVkL3RCccFr8WUy3Z1Ql+UWgyqiJVxBvqV
JQzKS5dOtxS4sBNSw5zmcqkpgB/F6JHIF4iKi9zPk9j2MDGdO+Ok1TvOAxDsenAtofN6/YDomDFx
6zfW8C6RmIZmWTCjfCz+Gbh9pFBf4zxRBcKAJepyQSZdDqapK06f1mSwKM7BE30j7uPb9Ct4E+Lx
y2RMyb+7YnfRSSBf4rCMCu868E39/0cSJS6DhL8lvRfFCGWs1B5Fdp3V5KwBNMWBU74n3Ns0S+Rg
lY6SSs/TCxh3vrKcf+rEANITCwqjRYIxTt4puyalBfVEsgaCNZgZVWJ8ElLTMI2S6Jv2SYAz/ySo
ImUTVb5CEpTviUfwBoTqqMdej5z0Cb9BB8RBaEHz5LzyqmqkU20EQnjurhERZlp6vmLkCdcr8Rtb
vMq1MKjLAx8ldkFrWLH8qV5jWAS4Bsv0Ps6HXL022++LC8TJKLe9RopYgl0L9PgT9hymIMEJkc6A
lw5rUfqtnRa3nqi64JHZzg/yuqmKjgsR/0blhFhqx4kM6nDS4a2OC8fjHPAxfb0d9QBKaPVgNiUY
uhBooa6w+NSUmVBt4H5OsV11hM0fS9vTxuDrPi7jCGAXY7xYoJW1cna684440bTIhoGhq7R7EciB
VHWA92GoOhSgb3OXU5Qz9KVaVxJQ+yAM3gXWw+KPU5O8Z0UeJM38fSwoAcyxh6m8eoiK0R9NSzF6
GCqPHVuHp8bs2i5QFdNuNhF9BS3kLevx5Mtc0DVp8jqkakOnDSkho5NZsGDsbfft2AbV2refHPlQ
nK84k2HM+jZTTB4W/fKRP/hdPkrylQ61WbG+OJYMtoScHNSMELdFdExQkMlWZGLYzxljGO2y/bbK
u4nqEr1tZb5cxVJqK83f65svJI9oiTl6RVZeIzCKr6Eog4yu7UOb6gOeKEZhQeR8/uBA+HX8deAA
zTTlh1qIgwZ4FaOTIG9h9TaSSe+psrFBtL52x0GPoKtu4Dyn9oTB/AxAjWnpjlnkPf+YwgGtdlVE
5hCTdkPKgBv42dUVKDcHXtGmJk4U+/VKWJE6MM07Iqdz2ajh4eEoOks+6V7YiSWPZKh0GHGky1hc
jB6eGQAD63TEoxACaTXb1whgQBl0gcnmdiIDnxispGdl8g5LvDOPcchkz5xnKvK8OdgGREp6hX5C
Jq5hdEkWRras1MOMTj7+fFv7qMnw9rRYPOy2leMUipo2XjDY1FXGcGE/cxuxmHyUgwzL1BTds0wy
fBsBsKj8HJyEfm5XPRqvkbZdso03K0tUvA9YFB6R0leCpf4vNM2UHsVs1ubXKosnljoyOf1sS43B
EvL7ZlK48rli+Ts94Wb+Ge0LSTjvmGWFRQVxz+A+pdaa2ANHqWBpo7oPULEUc9pPJ73zgy9BQ28I
kViRKvhOVZxx/UvCcCQIbCX82kRRiD3/9RHAYmyvZqPwZGzAz+3PGrsLhi7XDKSwJfaDyF8iqf/+
tSvH0P10qkmTiKwxEcSgrHdGcRUKCcYQ4T5YoUEMrMvhyuiIYT+yrl7Qfr/kq+RW2qzpNJfSpAvh
yf5fSqywXlixSCJkDnYMnZOu7b0cjTTZLG7lY6qUFxYKWPyS6lyoCHBK/niUl2HzXGfU9zL5SD/r
mF0VPqMMbg4m2bjMPSAS0Gw/7lVFMoMSwK+K49nUC8rSXEk4xK/C9s9y09rCtXpZC7Nn4X1s/7jz
9IrfKA9i6b8FzbEWFvQBEAKbuKGUtP4Ilpg1kORdD1Lbi+CKyeziAbM2sRv2d2aZ8l7yJdrnnPq9
dje/M/XJ2o+mDchn23euH143LHDPdyEMie2ioODmkZtaoSOqM1vZJe5eQeVDJLhxaERrdfdkL9z4
/iBBeMSv4DVvdWU5575BaFXSs7+dCMNgSVRkuedZ9hUVt7Ig/ENS7DAvECw5GscSiPJUYSOA7474
fulFdM7NSVzIulLj+5muhIAz3HAubnZU4WTFUZ9JFaTkCoiPfC3Fnye5euuzdfGF8W37iQUxkcRK
CegUECB+LP23eXueX3rnsxlhpd42TfvkpJj6CKdUvH2pkI4pgK4x45FpxRQurKFZBe7B55GJZA/t
Z8Ru4CutKuZ69bFLkRgN6B0r1qSChISWXCZwhtA84NzxvQfo1wbTRCoUW3Wbd59DTp87XC1rwdfp
OJne8jjeGtaPhp5lxv7ZK7awCoxc6whtMBcOWWq5AfBA5Lno09FVK/f0IdkDzQsJxwpvUzdYcxFL
DioUNrAg5MUhKSvb2Gf5NKGJIYCVXaBCm7yXJS6DUR37UX83jWJS+R4sLCfrylNJYNZtvId0+NVu
DHT50YV2tpXgyetN8ITiXC/grLNQyw9TvD3DosjUDxDQEZT6gYPY2Zm6myjfR5y09Ro1+R400mzS
G7RzPzqwmbwyZBuEcs6QG2Z/9MrihjG4Or5r3VVgrVn3RaiJyyLnP1Nc77giVQBBLuj4FFzG+u1s
xD5lXQaWjyuSmUYPORgekqDKWN61dKze7rJMiVEu/RkeEeKWxIHh+YwDd+8HupoHPiMsAZ4BpQcf
3zyyBIsi7Wte6CwhrTI50wKuA8AmSHc6Be3axgJbNoRnJTuAnZfVP9Zsg4Y1u/oUtNz1J2SntBLY
pTig0YCDgAjhDnkYYvc6QMtLOBrt+6fzzC07mQadz1kxu+sfMF1Uf381TRnk98tt29bg3jzunfuD
OvQ0404g4gokrdEQbbMFP1XTvFfWGSSg6JNE7R9wOVRsz/GALRUC2APZoXEZLeHhWsP+juVPVg/2
4XUm5JT7v+regTCEwc8vuupWRHkM6u8Fgv0fd4brLLloguO63PzgQt0W/6Vg24o/y8e8RDuKYkaU
vueW0az7QCPFelyGjChp4u10DYBPbE6k+AMMBYyBFGzYa3+tGhey43iI6uxZ/cMRdF5yEMEqgfrc
td+InB/LEfKSDNtKGYltu31xOXOVEYl0p5xicERJ4wCy+eZPnbigpY3oWL4GRJfSFDsWi0TU8RuA
IFdnk+NIqCaKNLbVQdMn9Q9Z5qW7inb2ntiFJErRNfcUGWBLY4QJKrz0eyjilLN/d2ssWEgWcaWj
7UMT04+qSsly9CrZkvT6JxtUu1Rz++i0MGo+Q4WRlkjKXYE12AmUaeS87z8yEJ5q2+/r5LO4nUrx
C1d/cSGdNMOsFvvxgAna8xVgoPQa7km10av8iMf1TmHmqdJ3nrvumjI+KpnWZy0ANQ4KMzBTl2kB
BsWvVTDlWrIxDjcpIGTN2BNhGM3aonzZ1TDqVt9NbMshxgnJubicaFTfId3hMgPSKmIZ6/PmdsUf
Lr79AdgowcbCvKg7CSXX/ngADlh4Zojjy4+XIQkMRPd2gv/oF/YeuiN3KW/CIQltzMp0C6BIvgo8
uOVtkRLwlievqesise4tBDbLLS3KMicSM1LhxuMJBdU9lu2TOjMv5oECmYKn5zQtYF8S4iiiw1O0
5mxDQHrganclHKm5e6C9akLUWA6MeHr9VIOSK6NaPZ5eF2LFRKIRlLgJcbq1h8b7HIrXXDyBu3b1
WkMXzQO1U444dD7uJAHYlnO8rhuO0cxfI/V1vi8To9t2MQ6ZxY+VuHpTm/OxEONbJD3DvLFkfgvR
rZ8D3e8F4UM7aOBOvMmGAm++raehYvJ91ZV68yY0EsDCgbdzafFoRzJ+HrqEOaejTixMUmsXRP/k
RX+6mm98p6FQP5mDR1Au4PTpfCOnq41vaK2YTWHC/5N/kdJ0BmAI+Sk0PcA9uj0yLvi9ZupYPmvn
V9h/SVOBh3YYzH/E5G/aE/oPctE3rGVxVpwtW4OwhitamErHXK4f4nK6wAy42oTx1NM4rmsicMBh
l1AWu8Yz18bw9DrMRAMjNd3psUvmkj55hQYUcFW9EV7wI2qIODCAweBL6rWqgOKyY/wwkfBpIIgW
kGb2NDKld1/wMPkJdSrUcqvrlKdH8gEbPTk1tT/M1nDc4u1TqQIhiJSPMoKjyLZGsdaHNGp9cEAN
5tTyuIfpSwBkHtTvi4LMzN6YXEqKrgdcmOAZBnfJjWvjauwwi2GpoJQCZ1kaCC8rH4OYa1vQRFOP
mlcohkR9Ly8yoFucIRYg5+r6W/b0FDw5uo8FvOgAbWzsKPFRzxh222N5ZPtQ4RZnOfgUdHex2zFF
KtKAnogvD7M4t9Wrde4U/NB0uUvmnZ32bomfUKGjImksri4P1gz6ghxpl5N+23nTDHaB4a9azF9l
xvDVKyoDvYJ8wWqD2UUYLA+7olciuF3c/q8MqMfqLoVt7z6ZTJWMtTqEaEI76zGq2BFKl5ztWKW+
dLfO9WPeEOQpEcQT+hZpiTmZpbKp/MGmOG+DQNzJYEL4n6YvWR40LI39Cb/Z7t+F9Luy+H9dnMMO
/SH1lvRJS3STyIRtN2EltbjkkScsWHvNK1rwihLFeO7Yv7vm2QQXz3qmINrK2/LePlZnAPEtt+xL
IkqW5PEw07yBMkHhdl+E/RuXHs1okbVJbOT7fRkTHh3sugftd5punVScPxlG/aPDUKPx7kzDoHk7
EN4bHIoMyhFBOHRtp5uO7HUF2tPjXPt26buboxxxZX8HB//PStY3MwJceMiT+R0GAFbUuPntnaoz
j97aYnAAn0oJSHWP2RJwYyqHEmc8NYaOhy1+zs4WYJ4VDksr9k4NR3K9MPWRL8F7BhQRL7qcCs7t
X/cLfQpW12tA1oT7UHFDA524tAL9So7bCJ0LNnTRZKlfQ0Jm/iizrB3liLLUlzGFchEtVjRbNu9R
Ly8tKZWqRVF64kDHvKAJrbMEkX0Eq99HJ17S6b0W0kGcuF/Qp7ecSkegHChMFlReh1adJT9jUsKD
44wZKDtlo8nZkNhy8qXtpxjbDdbEcOqxDi2eR/0ligNlGf6HjdP/FsF/uxan75JocMpIDfLzqphe
ryuG4365Jvlt65XKu3ZwckTt8f6XVoqYiDzgxF2ZD2ZPAagBfp3q7tp5Dy91UZ9jR73fP/9bUWun
LV0iGy8OhxsEtjar3gOxI+OMZ4Cv9L57KMgqHXh4h5wGkogHHU2x0W+LVeQBLqIzhBFHxPY+DtdY
km1vzxo7CkNxsUjKbVgjnweVbq5+aSgh0TgkW6bdNSnHIa3YGNhk945HXBwm0vtacuiLN3rBWf8j
+4NdHBoys6MTiuPNcg7/RA8Vc9VM3/2xKQJbOBEbyuHiT0Lv7W+AOR5w+9wL/vFgkP/aQIll+P3N
U3GixrklIwCl7vGydzmcBEWZU/E6yfE6EkxAfG1fyLq6s2pCmriktPMLLpWuyoE4+fkaIRz9a0RJ
WdXUmU17/67ubwTGB9tFMS/ABbJIAzpeqa2cOxYAtksTvtHNZpbtUrzDv2uAGhPh09JqiNHbKDxT
Lq0I+ilwp4/ulX9s5yeuboqakDJaceXW70COtFoTxH5PksSoOMQdJvAWMo2dkaweXpGNtnYMd+lm
DYMAf6x8/yghc+UVw0ZuHB76a5XT+HD/0AOFp3jxhJ4O/8WU+7k8ac6fPtltLdGxcst+ftGL+OmW
FLTvVS0unIGo7YhHzjpJMVwGaoANIqbgLt1VgdWmieg67y0KIwkTAbDVUnQWtQ+8S05kKNWoRmBX
OoDHqhT7q7dhRiOgf2fMCFvbQGTfpn6ov1L8R5EH46eG0OO0ecUAZ2hj6WkfI4nvweyIaBFEIPXr
fcp02AVEPPbcyWslI5lUcAwdwIdMSLj52lVGZgAo2iEGyywqSSKDI/DH2BhM7BniZh2jvqRzyjoP
wY+AZ/5IEhSByK9qZvSegsp1MO5m1iC3ax9gJW4EnVtb44pM6fT9TE4stXb80nsxRBVOR/GVzo6y
Dv51JZgsuGXGehIQx5gbwBAmhUGRHhxxXc9alQ6gTE6Lj8DRMCpASEVzOFojmS80YeJe71VYp5Aq
pvgT+41Hg8qxbLOJYXA3rr65hfDX5Qfap+8u/DeOnq2ardRBgAG9qAYf4UxhJfTj6cv2+G2c+ala
UL+lHWo5MopQYJfP8vWCQFQIrPDLpiu/D+M0TXFYqrNk+n6vBVoilnopXalp4b1/gbUha9BrlZgE
qra+6xuSXnhyrmlnLUGeNOYSD7ePgbvBzvasD22/1BLjPz3m11cNIU47pj9+qCRG+ghpANv8TKru
7jXVvfBfYO3jQTYpaSzAIzni1mkmed7KTFemQfuqc6NgEVu8lnXEPEJMLIeELu13kg0wjYOA6Zst
d5Hd4vlHZTRfM+522IWQU+uqAWp6u3PtE+G/FRcxWuCtdpup/RU0cUMuxDwiVrsNHCd6Ij/njHBj
vPdS7Q+9YzNUHtxcPVAddWcCf1MTV88Mpb8ft0zMfvR289vtNY8z3UHjHTnVqwDFsdQ8ItPycylv
mi6DykCZ4xdkxZIVwU3Wgef0nzByEIvqhopTVR/E+uA/svtTqlbaDLbMYKUZ6071VU8n6RABB7Z5
7gwAwdicdSE1mBJwrntCHQeQ+3zHV4a17BBJrulFea7DGHvgRrHXLGzNho3plPCZ49rLHMe+8dUI
OPTj98jOLs2rA/HXIgkc2qSLmnrD7ZySvjinScj3zzE5TsrT2CrxzOBoLgb46Tt9s0PBXeyJamIc
FmTiMfbY7XyOSWnT0M1QV1zA4OJ0tkAs/7yOUzZOug2eNhpBXsbtHVFS1OQchtp7mTm2A1nYangx
Abnl6BaZ2YNjOoSVRlTSx5Gjzc3FXdCFUMNR8jZV8y1RqUTGpGjmz41ixpJSBqwTFz5p9atEWxK6
XB6Y+gBxAWSblRMkl7ov4G76HAtuJi+aMshemUxkuEDoORp33Ltt92OkOX5bJI+tE3XFoq4r9EsI
ArFLxZP5aakX2b7Osxw5KlqMI0DdzRk3Zqjiw8YLwdGzSE6Z+bv2MGk/eiAJqEkkbLF69oIkm5HN
TqDtWMD09dINslg82vpyGDVZkiTuuF7gyuDl6HCGkKmKeUcg6bvPpKiSwSXrTr74+gUjuDJnrXY/
mzq72DWEru8gKw1q8hIkkTDuBHgJpbuPuYoNV+vAZOYhAhCEQHPdBI3wmpLhoq/l0DPDkK4xnEjq
qOY41fM74TywcgpgpfjjhcH5i+g5/S5bTwyp6+dg5e3t513+alT9AWZzxZn6EdUl1WcZvHtshBKw
WcQpthZDJKYGF/1+YSrx0s+iD9C4YUm3das27sbNotmPfB/1JM4YYxQFl4eylv6XvqBDpbw7hJlW
l8gsEoX2Mt5yMFEhdjm3krNXT/meKBPdBuz44CwnIoL8O9B2GPg2Jod7fsPoqs9JYqmuaMQW7PDr
9xI9NzX5tCxUvli3K7L8XH7OrkPSWwfnZylRD9p/jlKfgVyM3pazasTjECp+X6I0EaKBcFwQHnXF
WOhH40lPuxlh8zSM1bRw1ZCRs8CYmGcNVpBg2uXdUulvjBiX8cy1JwAQ+xR9Fkqd0F3+R0NPM9Sa
AMTLVO9/TKDxamDfSRATYym2hUINKijeiGecH3rKIxpqJiNK1m8ACW/A45z57Mnv13/nIC/yoBNJ
fQC88Ls9RJhZSql4YGum3WmakwY1mza2/3ayL98dm01dxDzXrbGfnmhBg1+ZGkT9jR+In1G1O3Rf
pSSXso4X6AdhQDZZLHWbJo3uhzfpqhZwd1NhjdhWNoky4VTGlmkhEW4n3Ulq15v04dUwwoSq/nG/
S/5diKOgj64D59hahUnSB4ow3IHB2ZR5IdSlu/z7Dm8+EP+Z/Q/GgCLs6CwWOWQ7zAnuuvlNX9Tc
DdnmorUcU9iGCVBlC7eGjdFJIFxDWzDbPWXwu/bUuFFSdaTUVtEREfEElPQ43qkPkJAVKpxuNyrJ
m9m0epfKeJr9oC6w8/llb3hgev6dzYyb9H8uwIItGP4DP1bBRiIZ5E0YBcx9ggP7hVDVb3UfPCwp
uDW03te2fWew7aqdmppqRu+Z9lzMn3vW1f9orNs7hKiu5XwxOQyrjEB1kKdyIaVWmJvl2zncJubh
IlireAVg+b4+m14LFh7xWZFaHHEWOg/o3fPJXz39Z0ovZGr9m/Z1XfLKPLxaqetVANkt/SAhv4fH
/yp9Xy55/UWdN15PTsDBIcDM6givGE/j5BbCgH4pMhcKsXpWfy7OTCl5sB+4KHL5f+G8Yh6yuOel
ZxqSd8lg7bydT9Eftv0xH0xWUhoaT2rt6KFKT37Vpi7cPJ62o+sO9+hn83dohfwBftGou5nEbAoV
gHHyQdIC0KhqwinW/DWtGJsNCQN5GNyhY3z0V00K8z+PGyFT17h5XHWHC/lyi/CEdUAMh85cP50A
Vxo1rNEncCpX58Rxo0KzC9MqDHw4+0xSGHX2FgfnFvaGw8vbm7zdYJUoUvHeIvSsbQjcTA/Fi4OG
PV0eZokSsapnOKtCpKCtLvEfZSejiIOD0OOkGANk7WoKD9S0osEYvWeAPGAEwtqZqNiCEDU6bFkZ
N7e5v9nDlQomd1VtBcV3/O9YxhC/6KlwFeiQ6eZ/lvtmBiuZbt800qc7ZsZvshi2yUx3feTxUtTi
5BSQAh4YAgp5ob+gUmiYuKuB4Yi2mgXMMNTuvh7gkXz+RPgmdQh8P7s6CClHcM1nIqbh6eMOiv9g
nIjO1gvHEAbXIrjpLRI9EvJxBDC0krMc12r49cfxYDthSqwPvqWvExUAK8+s5HsyUfnhiotowqnB
YWSK7RfW+BLUzEc8lbEn2Uh4ilqcv3tW57XtIwSyIACDCUJWICMAqn3L2yCGU9M9WLaMCWra020w
3E53R8B2kG5fZoPqiPRLOFAoX4+JriJxfLSZpZZbf9278dzCqJaAbGP5ICZLoyLqKUuKrCh2yXe6
EWTK6kEcojDGjzk9ZKKhmRVntp1MLzjsxXuvMblZKpVS68YbUxLsUWaczg3JImpbtGLQeoQjYbgG
2rDj5FSHY5ueiou6sYZGq5053RuNcx2WgDLHuW9mBDq/e1NfFXEn8Qi+wnN6/2TAKhgCg7tapqTy
s/JUQgNeiRRcFDP7k/YKJwfvK369fnewlgKp6xi4GdoAvyxU694Ls8h7+X/li9lr2HLVH0eKUgcv
4F7USJZ4bifZo5nN4id5DdFzENJkyHEwQHfsp+8vxpXEnHfAEfirL3w9xgPh7h3+SbEu7TD5fFdj
y3CzzsfZRtIAdfIkCe4MJpjegGeEKVeK6Ufwigpvk+4B/ydCs2bvsUJXeqB/uUP02L9Jbcuba7X3
lCf0vjLYOcPbBtIsZXJ17Ct3gnARxQ+DpT3gpnIPahE0lBm3VdmG7XVm7mocZp5vgXgXp3HXCVh1
lhIAWPTaLuoV8zXlnEdh38ob1KlspmumvtU8ln/rUl9ONkb9tBgKZO5SR9bpEFwXO7N40ErOvT/K
DiLHJqOOzuu5VaMi2V39QBXONm8IkLu9MthZ23fGz438UT9kO4CD2PUp0bJEciLfcKVZ3EgGspdq
HLkDYri/grAqfFsXrShSNC0iNyiKfKF3AsdoYrIEAqc2udii5mad74OBUJvmNdSwlSc7dl2uypEP
CuJQeArcB21TEN18eDLSx4xegZlPMhSi2gEYpuG2T/QYGYBJtR866QGC/584R2Jhw8rR1XIxiDcZ
34alwPTtywHJTq5wBHaiYvpVFYbx7QugmueZB9dhkjyNY8CZfxHVqAythbkpNM2HsbQw9mOZE3/n
oBlRO6PUg2MmbWC+OWiLYK/BXzud0aRcJu5efelqJ8h4HajynaQCcaG7PL+xbyMoWjS+icOxsjAB
SKjnLnbRKr4a565uuQl7xSKsVK8TWtznBF0MPYq4s6c3Oo/5mrCgdoZcsSrU2J1SHfe00E0Xs6to
TmRVDVP+2XOLfZprsF2BzPAT4Ijrb6mYgJTdrqjD+GcuNQtnBZSwfC2fZc+2lraGK4/XTfFhpJVI
CtmZUty3Zc6zO3WrsPyIcyZTNn11r8jUMurdJii524PqcZlg5R3RfjgouvV0ly7Fp3JpQddnoFRr
VA8pNnk0nbIZDH5EuEi3wTYUI+yJTKCBxC+M4Snwk/kQ7Ha4pNEVWORAS1yvkKlx9/sdjHIVeU/L
71YDp0llnbN8cc7phN7nG8gSLErIABKujzsVUek2X8AmEZYuJVwHnI2wWP+prDaXUeW+vX73ab62
h/c63WbwkzbcopHZPWZ1NwkvW47eSmpQbv8glr1cFxEugQqyf8nDQzgrdOrFOSw5zz/EowvHAE1k
vn5ecmjl1LUZFY53jol5mKm3slD/DCRRtU2tzp2XP31h+KFi9NbC4ush37npbpXEHDgxa4FxfbS+
xjsd58cghqdzUPB1NTdDpMPNS+5DzDCIvUQ6bTwfNTmGgObJCR8TNALOhRM8CRJIkEnzcp+0wFUi
pjTndCrjtJOwwF7XZGfKMhRqoC9bjPYXe+UVvv9ba+If3+hMFhLvvEyVtAKsQcBQiy/NuIlVzDX9
Vt62Bd7K1hekuAgn/4PU1aKEAWndYcl6bTdSTZezfjJt49VQA+bU89Lac5ilucThbnMQZ8hRWfyE
y/0IifjOZ20/2Nq5KzLHn0vap308dHgdPveu+cbFOseI8IRYrWKls3nve/xK2ZZGva8brGkthoyE
0eaxQIqJvEFJqmtVF2WBLdBaWhoLnLphwF82dQeU6loz1BipOnR4cDutSkQAhyUkzJbg/jkkE3qn
htS4nGfdWsXFIeJOpswokfj0XSZDSY4+MZe3ajayOkRNSdVM9b53svZgFWigk4nuACY0yJDdfbzK
qTLT+1Six/ugK+5Ep7CCaQu1L+5LKZ/r6xKwZrSbpjT5XD/05lFjjlxKxz8OHgeD2Wx3tguNidWN
4sZJO7np4QIkJEcTM3fYmeovDCFV4MCaYIzj5LOR/EVe1+Ql/keytF0kqVJSemRegAFpxTGvnOdg
2XsD+z1Y/SNwE4wTFy709l6uVrW+E72vePUmfiwZ6BIJwLcDuz00bsSRfun/82Dj7ZjeaN2Hi1Qb
dnNzG5P2PY69F5eFwDRWaS645z9IzXElMhLQ26IrBuPNBiPgVLqRiLcM6EJzxCVWdE30SlCAFUjT
FfUUfNE8U2iSwcRSmn6FlmxDxhgqD0Bz4KScBL7E/uev7wmlA2U9joiiR0cIxd7V6Uhi02Jo1N6y
y22CTs1JiBV8oMYLDVS8/Dpuz8cGIeRVFC2mFH8qJ0S+Vg91Fa0164l6gzmxyuN060OmcxVPVJOl
vgSRevG919ERh1BbPdivGCIIrClQxaiaM1TdgE0p/iYzzzWeFOF/9HTGGYsZq6f7CbD1vhD8q5Xs
vrP4vTTfxzvaoED22NDe+siQHNJqxItj66N+dQyvDs5M3UR1Bws+xFmi1AmU1KKaE+FhGKVf5PqH
8nLYLzY7rFW+xWbGT268UTGmCpUJ7hHjs0alJxsBZhzrnTg42p60FY45A8KNkh33OZ+5JSCImYC8
1haXiAGxEUykur8KOmMOYTor3j/MWYPyM+vxrRB+NC+Xd99ZCWcrUZhXuD0BaYBIEgwXUoeJJI5o
ToSDCUP4/Xqq1YEDfJu9aejmN7AvGrS1P7e782P/ha6wKZkRVjsPbBU+heBcNiIPy2cdvlLMc0vC
6w9ub3HndU1/7Dcu/yHs3fTc4ygNVGbsg3zFEYD9eYp/s28lnYPCz/T7svnFNhXue0ofPnvnLNuS
ePA/GKfRXrYfvOZbia/C/tEp74gDIqTdCwjObczor2HyRmF4XkXMz0Kgm8tgBbsnGonhmua3r/HC
B3tikt5moIHln8uKg/sZxThzXlJdjd1OVuj0x6+VcAgakIJ/LfKhGJZlfDUFeAilKVE1behmmr6y
AV+bM33J11Jm6xB8WCYqk4kOMPtkBDx9lvmQpETq5SRV9KtV0iE74AH50o7OJVvKL3C9reGa/USs
QIs3TFEQc0GPkRtyiurD+9FTA6dVz5pXP3sS2ZCvRrKs1M0w0T+9vXKKblu1BSPiQuVnIj+rnaEJ
eVsc0rZxhNUAp33Y+1EyS0pKfHDtfv4cPjv4WKEOTeefOVvFD/JAyV1Lr6uRXLY5J8PmXzoQFTap
4oKEKC/Fhly9vCsuwmUScejrzckfO4X11gx9D7yEXlGa4WfoLSLADfWzWRLTl+K0jaKJ0XF4cDtK
hPEbcNrpaUL0eCwrJ9CH7nz8irvPCFYuzom13/lEvO1oO5+5tT5g0x2IbwYC6mYkdB4vYIkvm9SM
fzw2dbEO8XZfV6OWayOKZk9YGgbH6+DZM15RG7+jTrzfDtMNWc1EEwrppKysM4eYjbqjzp3CMjOF
2qMnai8oWopBBTRxFoliTal1PwVm/ca6Ks20wrQEozool0VFxrZiEt2Tp3bC+ZkmkX3VphmMgxTF
qJLetOUQ+e0ZabzWN9qWlUg4o8Ae1lCpIkFjhbq/wMx4Atz8XoBJFY9wcPl1hKRCYFXnp8jj4Z8M
EM3ic4n4L1Jh1YpZdPGZ8+UGMOeJFmXo0TO31TLKoIyJnYTzXmL4cHRoD0MPTr2/WClv9yoyoOv9
57d0S9xZECkWCGh+sazGuUAHj4/YNYkAX6kpTjOhX/CN3JkSJFTpjuVP3Kqt8YnWg3mxPps8KSLs
ArNKATvKDaVmHRh7YeGgoAM2zllI/19/HB5uZD7gNDHbdWeuVLJ03S1g9YNK8TR2k0SqXYMyckAj
KEmyG8ccGC9x45ou38Son5jKHWSKyRTX7W/iK6dnMJJABrG3ggINzoMPIGQffxcBooIkjZ2/13Ca
p++jZA7x+KFk5goOc9pp2SwYRPEIE8S1Ea1N3fc6BGNrGR5WIr4HIE1eAyTk93pqRsZDYYbN8V/L
YoKzmjdLQlVjj8HrCgeiJeLWKVy77XBsUNPltU3n7Q4894Es+A27E6w+DhecYV/1cAQYEHSOOaMz
vOsooyG/N9GbcvT5hMnM7wA4zg+GVWwvDQw72I/NYPoDfRkF0e4j9NqoOEpDblsGlpNfS/X6aRkG
0Ji9l+XbGx+1mIBRZlBPCAKzAY6GA+S3NVzc1cAcf40QLom6qDueU+EOzXwX85fVvm1exblbjLAQ
q0+e3FIeuwD8PLyavbarxI+DpSToCqIgzYBlFBZrzCrob/FN9q88XlFzdJor/0cPwL5MgmDrEuyG
TwqXrx+1kym9VS01EfZJUGxa0ICCmlapiO0Il1xp4T5C+Vkx3vrbQ5ybmOi6ZXyaIhFeilmHcvY3
8vAR0uleJuUUN79BPF/qgTUOKRdJYJoMcYEzNX4UNIczO5Z1N5m0DIkXEWcsvhS5Q1gzPcjZ+YnN
SKLO5MWYgmkLRUMEaQ56teDs/ZF9U3GLNJj/xpFhXQsDiz8Wu9smJv4dDgYzJDNCGl/uTJGCpRhd
T2Q5uo+2ZZR9wZLEjpZvmGqbRGIxmzfbULQOucBEYuA48oR+3KF523qQbC2uUyAw0bBvMpG1ZUGg
ZY+DCqfnMwknkaJA1FBNTNpAi6gWXtsKub96SYc2ZoEuGmTPCJe19VhfWjerY/5JNkRkOIIxj4Im
fO9XB6sswvn1YazzxO5sBUZkHUMobVQ2eX/PdV8UtzKltp6Hs7r9SvpYefKXaswU6gXvPDmiG3jm
5XmdA9MSODqcOMzHw7OhoRT3xNjZVyFHf1W4ANwr8ioQkV6LYStbEG3ZdrDW7al4MTsTTVP2vjQW
vX+FZTZVqZt4IM6/cvyKj5blzI8MI+nHI4BdfdzaIBwgeaf8AwV9Jc/vMv2tNqUeMO9QAPD6nShS
8HooNz9DVfQaL3/EC61kLdOmqShvOgMn+92FGBMbLIjC3l+W2QwCIzKntC6TOHJ/t4W09fXUkwjX
zj35WNfZSOQ1vBIp5fLitWq/i09TzEqyxAlixNBNI+ew4r8xiXKVjptXaze+kthdkERvH8Q7pcmG
A6IKBYyvqddCBCpDsCIdnGuuChpg+MHwfVtZS1gYFgCpTE8QCgfTtVR9CcCp0rxvtQCQ8tAWGlbH
GvtqDph9xXHP0zngAcBWsEir8cH3JS7sNW5KBf4hiPId1KBrnOBDe/LO4H6sXZWOVSiTtSDttYCZ
ZsKsavSy/pMweduINBo9t2TseCc6MAuOVPeDXgh8JzRN2qJyH3xBxc1iVE9aGvWNusloksBLX7sw
uabIvHV2K3Slx+2Hv0ScTOF0Uy6F3WcZ8xBcE7/Kyfn+xpvgbVB9nP9X6mTcf9TfQX5k7fPY8U3j
4g/eX2U20hjEeyZdnCMXou3ftvnGG3DX/p41ibS2InVWPGYpV45NQJLknCLlFGydLx1RsM6T2/qS
ZsFolMNQv5ESmb/xQwR+CKepAnLPU83kwWbtsMHB+uW8XYLJw/p3ZvhEOQDamY6Zf4BaqlSoge0+
bGl2vaI+/PXEu/2qLnVRwrl7Hg6jGXLHKv8klyCi28KhgOAvHVPLjY5dOxiYKp+gmYP5MG4/ZTb+
cozTzPwDECmKc6Q5WwWcDASEWYfFi7HWtnz0XHdFVXTAol/mQ/3sKyXDjmPvqHN6AdqigwsTHqAz
y8vXXav+ejqjsZ4k67B+thqmfUiymQG+E0qd9D4rNXnGBMM33bAv73oFIhZSr/1iN0un/zPqGdz9
mujVNk8nedDtIMr+65kgx23DfT+r+1RMaJozsjrXHHPV6PQYklLzlkM1AzEsi1eQhzo3v51SGKBd
lPwojUNxXmWSho/vhWEIIEyjzyZUOrenWmQaYPXES1iAA91rh5Ut/iWncyRb4FWTrL+6uc3DU6oB
hNWJzEKCQWAAmkeBf3HTRSmkPZV3OpZ021Ft3EOMJ1Dr5c4lrjVgoaCulIOF4o6yRAUbxYltmmLi
ZV/PPClPaBTkdtoCMHzvyLC6sLSqy06k11cPzMvFSUc+STk8/gAWxaVR4/bacyaYT8nZav18pHXp
ghwJ5F+vFHn4zklvVx/QmqgWgTkGeBGwl36mfizg4z5ef6EERkWW7kO8iwep9fSM2du2tNj8bSGB
D2IqkGd3bAfAn9w+FfYPkTiiHtA9YGEv/oU4dWMvbl2g3KiEOlS/+GCM8cSunXk/19oIzZRG0Iry
3q3LQnWGcDpkCgtv+wHKtA2w9iW3Lh4sbniYQkLlbjEfJ3pgkMoheplsvBxgm0wJ3krtZTl4W9C2
n8Nsk3XjYDYNk5RAcNC7kuzjWAdNfNXJZdJIIGVOosI2HVfUa6/1T3IUMN57ApNc8vbpGchxYSUJ
ognZS5PCXcSXaikUV0sF2hKA2ppToAyYtx5RtxuCil1/hXIMGCbX+2OR4FxBXA0Wek+x+VzkVeod
/O+/KWp01iCODtHEUhpRghmgQaP1qD45CUtpbBSqpnfRz1P8lZsYJyGooGmbtw69jFeqxuRNM5C9
lplz3iSvQluprpOTbKL6Orhwsp69LrNqM14db3LDp4a97QCk+7/3g8Y3NCl7aKXZ+z55pB157+Ed
Kq/IlkyTeOtzgh3q47/Gvx+gpci4AwdFAUVpMrOSvuMiUQExGT+YKuVSVF9Nf2sGLBgPkuR4YnqQ
+KpUXsYXF8PB0hfcGCaJgERRStaXEqVbwVcauDNPOvPbHl6t8p1v+UJ8ffWLvDAJTUU9H4gvzWWj
+1n7YK5O4petEbg42Ng8s6vasQ+rZsUeVajTEuQVbvWY79MrXQipdEKNG5ZO5rTsuW7aVikR3shV
XbQZjKoCyZKg2LBtMkx5JbluJvBXj0ZoItSEVmeSVL9Q1wtbLeS9GGMSsWbeOWotdeZrgDM43ZuT
YlZw03E0QYiy9t/QubOTlyX48twoXdccCCH3s+8sqQpopyltJ7H0L8g/2DF124zNNeaFHNK54Gp5
edxY5DCMi6wEM1iFinsWFAc03OVxcl4A7SXDzXqiwlFjRT1nXKafpjyHd06x3Ht3M5fWTCU86vWT
1xEfF7m/ZqNH4mY2kf+onN1j18FqyeZy0YNo73Xu1+UgdecuUnqB7hdd8FigJn1yaAvEtCy0eVvz
30R62IHXTvf0UmCIubAyEY+f6quHzcpkSOEO6t+Hbyi4PJGqKWRHmwBe6M2VwC2xigwAQajjsgZR
OdRR+H223KRImzdmIcUDik4GNAv+rEoY97PEevogHMdvVZ7IIVI1D6oxkfeRVoxZ6fs0DsD/QJCm
ZZ99mI+eRVO2zT8zdkN6TrdT6s9zBZx6qTamxwBoHKgaXIuIlyO3t+ZOKi/CQih9nlsBGrwZxuOf
v8EelfUqhZ30Nbb8ho7LOc9HWtf7DGE2z8fQFh4QmKKz/qju3/ONrKidu3ejlXYVtB0x6OwK1dPU
wQpxAUMbD/xuuuqg/UDWJSbRYlRB4Sia5kcEKIMSnCUWpTYVj4GA/E87QvOV2b3oMyOXDIyrRKjD
4QVtbhgmWLuRurjaBgm9gRw7PyMme/uN5zg2/2PWrwwU7Cqto2Y3QO8vy+7ztpKaENxkEMbnD1bA
T9VGhyBZmGtgzNGVW9GVoQ3WmsUxLgRT5sJnVMGHvkePY/eI4MYnirz8M6+b/pJZnQ1VKz/x7Q78
ywxP4zpWue+YqG/8hchQ6kyDLJgyeykM1FxTGyMVmWAOGMYzmG3ALzfq/Iy5dSeXSqSJxUi4hevC
vlXtKjELmaGZ2cA5w+33Tbk/MMKHGqoeFx31T2OkpDhxgS+gfUUiLlA1l0Z76a4u8NzaYqPO1WYg
+DJQuj4kGJAR83itD7WpQqtXvzWypNcriT9UXch/enGNQ1KrfHGPMoKBPidWp7/30lJUcroJr54t
IJJUGL8v5eQgD14NAF6G8Ew1MEdAZzSNS2E1GbdpvKztKarplhw0VD1UKDEvE9MYdA89cDGd6Ly1
MkaeVr1lettmVkGKtHVsR42ZXZURTBhqcK/v0B5ktUi3xSJsSOLzIMLZt9wWYNBFe9jObhyZ7oOI
g51brhQdwzeMfSfKSdtEYSOi5jKhyL8PvEJ3WeQtTyKqTW+R83OhUzH8bfrqMO6xDF4JmwogR9Da
t5LA899p+b9Yg8DRbUZNS5ucz1+UzGvawSm8PicV+OheuX4KZ/1gMFCfjMVwmwJIhsbk/cdD5z3A
3QVfduUDCScTpvJqc+3h0SQklRMcgjRd4wuY73NqjB96+F0FfMyrMJGC4HRnPBTQMBlW5Wr+k2JB
oXs6CFJNAjbFAl0vasuEmsu73oWMT9qFekDK6lf6KJsrCgG2wMTxlD5mc0efNIx0B1hhepXHOnZ6
5jzZOi1RQNrgejU7mw9AJmpy8YsItIwi7VpBaRXSC5107Z43g+1jUNdYXFp7OnIBXQN7iKKJGalT
DVicnMnS0YcUeV3WtPdDlSRNTHfDNA+9fESboELHJS3+c7fxJGVN8YeHNQTTwxGhu0/GMBw/7Wtf
WpQ+o3vsGPQoyccL87InJclW4k+qx70YzkI8XTTnnPfo4t2wR7I0KtQlZkfNVGBeJSatUlN7JtDX
HcmD386HkD240Njth+g1SXAWaRPRMESLmKOAW1kZCt6tWhdVMZra9ZDAqW1ettoOAiQLpeXaWyk8
zoTLhbjwnaupjc9DbFVQAcrPXkgOmaecmIWe+unbDF2L56+6DgVnwudu+IWP0Z5JKe0p9Z2BLeem
vZnoOuHWrEUl7FlWVxyPB0Zd7Mi79Xl4YbZb6s2ajeJgEkCzItaOyv6OWebYx7khGpHcgFQzuNvR
YaUuzA/zK6Qah2ylPYrXDrXo1AuGDjOhOkswlA1i3ecN/Cragkd7mBVEdV/OgKVA0HhyL5+Bv4M6
yvpuTFEywBr4WEmFlzs3yHwHjxdzEY6Z/0xUWnQukSeD226OUmyaKrg4A+ev2eAXGfi4FYLsW9zn
HrrLmcSaMKFQTMX9FNdNaCcMgY+AMb4ZS/4QYFAuywpbh3Csnbk+o53Nu3cqYbQ/1O0mOLyJFlIY
fQfSBvF0Ywy5R+jvzpFaB5iKY6FcED48vgFlghWzCKWYmImDOfqxGq8b6XnI80lS7GrSn0B21mYb
xfPCQUP3fgaPKpbLfnlgv+Z9qmDW5LSarQi6ggujguKMSwbHDJtXComrMP6Bvmrx78RyASnOKzQb
BiQPh7gTuNIhgHdG+Lk2Q0iaaP36dC7ECz6tQ6vrXPQGIsUVTpLlW1MgKMz4ewFKUovayq9vQeUL
1PF1JE3/IYt/ANCL0F1zWUxMGtovUDdVHXqADRsqO2u0c5gLwL7AicFhzVRRQPfhZIQvbdW2QQqu
BTwl5JSf1deB50jTN/o8gD0MtbEUmJuwGbi5YEPqhKTnp3JluGiR31KDVlkoBb8N9lJlbDU0s+QG
tAnejaLuRfoE4RSBnw0G55L/FItxYyTSmTNcUvHyiJkyd3nb02onpr/19IXwKawHtjNlwZeBrYmG
7wCx3t6UQuvxCbHc3THqSPQKm7LwaCiB7eQ2ZqOFBJcUPQgWSfzrHF5AgXr7OxTWIyrVZmdRytLt
HJfZ5pU59R7m4Wzn9mNIJC8Lx7xRCQbKn7BA66r54lvWUwt4R1asEdm3I2V/r0bFhYEQCm+1H3ZL
MpO8cBqzPSLuN/5kywoZCsK+d1YmCRAMY5g0O84TTairqf6jdAen2m52/ygrbtZMkj+Ke6m3Uoef
iTNZqqo9ergntINUq0pp3e1dRTEbUxpBcixf5LtgXV4uGfcUsUqxaQZBf4r96ulwGzyr0mU0Ji0Y
J0F3b3RXyrttIUqP8+LEzvdPvJxInPq4SGmHX6Mk0MCZAVkO8bUnBEml6LDRAd/1XL+9yFE+SxgB
Dg1BOUaDUO9oQ1OUpRTzR0veMroRuu5o7jh4gM40O7KA4GKvtk3Uo+Qo67XILPAz3XdpqbyqToSe
hViVp4myhI39ZNk//YR+BW230xbw+6HFg5lXZAXSxb93PszUP97STRYxssD29iqstPHF2uYOopM5
G+/k26TbyQwWJqua1OF6dBeknfiezjfu6Pqe6rqPzhAR7Wwo90QbdGPAQyysy5KPMYRihXsZc2b7
MWo+1UJDfjY2QqAcgLbrM3xC5dcrLm5jeF+HzehUFMhcukHPr0NCAQMqhNwNjntJmlIGPQop50D3
qI7JdralEhuksf1edbUNcLFyN1OzOQMJau+MAl1xWt+WU1sl+9Qecrx4mQvAjbvmDM4Ghz/DcHuT
AHxdKYyg99Wd9pSIyaKkrou/NtyPJx9wwdZV+ulgEbIJLBAIYTwu2osFu2L8BENUKye6Bkr+HyOP
0e5kpYLR2y/J8C/4213GTQdcnqoPsiq1jsr2m1KwKfIXnvXEG5gfA5NXiQwfzi+/Ul+sxf9cRRpz
0E9MOh4lDQuvQBmhcuiqiE4ykPLuO07jAg/g1SktXSpTgqVQqE7eZHiEWyAux5GcoOhVZvEaza7a
Ha6OtW5cfO+gnYhTj79M8sglA5KfrgZ9KBn5+NKZfRVFwjt8/zBBsJ4FkavoOMQVN7omQZFv5nMb
iM+VIwkr2oNAi9QGHrAKqbjwD9gBVY7W8NUeEfHq/loOf2j3X8FDRtWLXTDswIM1BtScqIxo9TTV
BScAY/nIEVTIq3QieXgKhamfEqr/AC+OUotPnWyidNdL/CL25FLnak3R+oEsY3P+s+EZ43E7xC5H
u6lzGF2ugae+L5CmDkDH+gNbp2/tjzloKI2Eq1+YCdFOcc4TEG68jTAhFIEQsN4xLZcCXs3kDzpC
StOdtBITgEUKm9pHc0/ICa9z9gSY3Nu+qQt56xu2TI83yYHQ/nyWD/dqz71znNPXgCVqkCZTu8Aa
2MmRH8YrkyUzLAF2Q2Z2OzXiushSsqMWxMoZKXuPETJju8IdiSzLIvyEGU8Rn0MvlHXZeCTpQ/im
N7H6nFtM4SyTiCrqLiVyQlQJbeSMd1Y52IB7u7p6YUPi1K9LydCznzdzG+sDUKUoJGwRaCm4YudT
TNDqAdjtAJoWfq9F+4Fa5U7/EBo1u9tl8uJ4wgExglmo6sYR5eKRbUbgWpKq/u/nUHsoj1EkQH2s
/ZpKsJemuRQSpRnphf+EeojyD4hGhbkUP3lvX0ARn2fQ2KSAUvW91yeaRf6RdQR2rryBwYy+Dz5Z
hkahXnOLf5aSgevteZlVw4TKZ4r1Yv8enrSIbmdXTA0zLkHCWCaoisaRi8zUsfeZTaPZAwWvMvxT
mAM6EwVBw7u07TEqH8yyZommDO6MIoHDo4uxZ9a6VzdI71kGQqkcqfa5rkr20RBt8kqP1y1mk9nL
h6tXLIoFHFJQ/01TkCs0P44EKEadh3nMkX8ic8bgn2Ir2Y5+geyUYZYS/4XGK44J+NZU6F6CYEcv
AfLKTAIVpirbr5ECojbj/FvxjH7O3rKyzn3W22674NWL1QF6XF86FPdPTvXK5u0MvloNPJO6ebc6
6/eVL9UrtYl+DSAeIK+u+azW/GyoLr5tp90bp6X6cQ2FCzLWC5xH9AlInEhk5NGIAaUCRy29Poit
uqnp75m1LTfPAqu37R4xW9cRqnw2VynqsReMNUVNt4E8B88YjP1HOWebDEpedRdN0pnJW6pJDfNV
31nXzAO27EoBcxWBcFZXEhnz94oE5KU0wvt42nv6vsuAj31UsmsKfBgzZq4pnghlf6yNb6q4Rn5D
y3DoWQ/vKBr2j8mMqxkVIwzjVWCKkTZfKqWNwtEj36oTf8GDEoE67G32YDhg8Cgxj4ftG3luJ8Nz
ixmo/WMqQr5QHhvX3DueKNtAJ4wuKQYpDW34L7GUcYQYW/xNy9jMC8k+xSoy+0ZJjEEwcuCD/kf9
V4Ku1qM5/XHoSl1IwMhrpYCzcYvmc9QX3Kz4nc0E3wXKjajoD9wYqe+haCJYBb3q1aON303wP6UZ
3YInE5cIcC8rqBBULiX305dkwOIJsMS5p5APZJ5KGZrQwcimm8/5n0TZkwH4BT+DuJg4MmM65Mtx
If4lWwBdpqZTH2IyNChfCMsCOZPTXIEhcKPQ7kIw1d6Tuc/AWQN1emeuI581Pkr4HKeu8m6jwBih
qbIII+06d8E+k9jSRZvmJSYTyi1Rum3VXiPA5M78NzrBRAyZ9AN1Mt48lWi8SYkpPWr50cy0gyaf
ld1APhA0Jzsy9N3Tf8fLkM6UUC+4KiYFD1YeiELl4R/m3ckDHEDP+q0X1/V6FrL5X+HGJi7YW6wU
+VSc6IkKrk/k5EiSn0g1trw9ZMNq+oy0SiM7eeR0m90BEgLgMhyBLUoHDpesC8T3FFjMWgZOFt4N
PYXEqdhgab/brBkjIeNGuO5ipUIdBIACc5mgFeqFrfUpzS9tfpwPfkuBlFOeY+WVQtANDg18fR0s
VhPw4J6+oQ7w7C4rFmMxaXjPIiAXZ32YXDgMLWd/hV0WmAdsJld9dkIfVBYqU+tSidWe8qQ0BrDb
Bkp6B6hQ8io9pmGcNnSOadKayNR1sKf4RfbhylEvZnpqfcm7EpnhPKZhw2zFbLBvuY9i+vVbmY6Y
0Geb927Pv+oZ7FoOWk9Y69Fonw5IHjuCxGa5YtEchHWRkU5tkYxBNBPKrDjCH7QOlM3MDkY7ORhM
/rKlEi5+zYCBVpXS00/2tmwErSenWiE9b2wImXFZly0fFcbMREsV+JrjQSMohKFrJzBOcrmVtft3
qFNKVadZorb4jV9SVkz8PZtT1VLNKTDPJnW9bBJ5WRQ942sYUWVMd5M77fTiTH4CTkrGhYu6Nbr5
bJedORZLTbufgpxxlxbWg3XNPp3587ynd71ip36o3ZBM2nYvYjy7YCOaLef6LsK/KSWuckaVdKEG
qyvQSTqKy1uLlNH/FaCDvPtemEYPG4RzYQv5cCaRKX4Edqkv6AOPyUab50ImIYKrI86YUSUBeKct
LbfqDTHz16VfI8CJ+Zo3LpteXUPk3CEc9DZqwo7Quhn5vKfSNdbzDgvyRrSWOweeZ+74hO9n065p
XfNOMa/Yq8AUTc/6F9e/zj030NOGNw7ETLfGAWGfhEFrzDIbTBhDjHHYED2iDWlmXWmSlzab0WWc
7XvXq7/Sn5BFxVZGPPJDEG7M1wTINFM7Ewkqd6igb+MX7XPT44cXF2iE3xBqvAnR9PfRGeQeQ9tj
sg8rJJjWP0eBjo/x3E1pqU9BRrNVUz5WOLgegfVVH8YRkBMSQu8604apAtJ+NAvITqU6APWEw5wD
+itlhbssv/Wc15MyfytacnDx6yWUIHcTV3auGUIDe/cPJj5DBX7F3CObj/mMRXONiEa47hfGsNGT
W6ECXriOx7hRXVlDsp3kh+Th9x7IJ9TL31PtVJMrmTZI7gBlB/DX9J315s9uAYWjKMAKYg3XaucX
vKi7rh5z3Xt9uBESElhMu5raJfnUZ/narBxV3Sqyg0v0Op78HilbVe1slO21Sm+X6UiYuE6KddD9
1mhsAJZTx7Bl9EnTT4x81wv/fSHnncy63zHV5RyMNe4izeZuMWcxYG5ZVHISI3pdUrfVr8n4/mkf
DMqW/0Il0VBxC6Ye8Zkp2RKExjYbnvKLHBujLClYwijcLGJicDIXlFmNiLxYXb+uBHnP/Jt8vFt9
GcxEwA7r7DlEs+yn9sbZ2gAfMFJOkfV/84bE4b3uh0YF4min2wIdk0JYX9t/meIrjn20/ZmivlAI
un8t4m9CSw7zG5Bay0cs02PiB2jov5mUqEPw23J9F+qdCJXSDBBFdUQQUs9Uy0N1K2CnzpVP1AtL
5Hm1XX5XkPx4XzjhplPJfi1P+oJ5KSneEqFw71VeShQKusPE50f+/72GOACIxhsmlr+fDgVgSG9s
WDuit4g7V3/uk4NLsU5CK9FVG+gfj5NpWYek9xQ9cZBqOw2bKxvVQahJXTmcQRnvUicU98+y786X
PmqEfoX/JSQe3g6ZfFsPECHr3Rir867PCPukRpM/3/2PyuNijEHvueULB5WoHmeorLu68Ojaq9jf
t7LmO3Q+yLDi+O3NX5nLkGfGjBN797uV2cCGG8H5OOiC2eFTf/3wN1y7tYKoJMYDo4EnENqmZKll
JpBNDnloBxiAR+5k1ShuN/nAr6+IWlDBXzd9P7SEbZdB13M5Pfxk9RGkSmOUErYAPVoQurjAI4YM
v9Cjq6PaNADwRNaVK7i1dGKWpT6Woy+hGzim0MQs+R3fKKJL1aBCvTpM6liSrDdzbDN6DK9hJbfw
CuNEGSKv20bFjAMsbdJ/M55xEpe4EAVtOEcLQ/YJUq463E2yOBpEw3TObDbH3x9GB/vNVYJKK0e9
DuuxQdWkR1CzuEUaS5yPFJdkOIQdcm6JMsF9F+PToQ6SEPdnqol0IuQ7vII+OP4jMsAgPT6+9Q8h
srO6vrG+F/Fxppzjf28PIz6g2l3e19qt0mSnQEuwT5xMhL2dwo52LLJk8AGR1UrcQ1zWF5N/zbBb
SL5jJOkX4BwW3yrDqPb1UoE7D6radnSid7fl8y/zVZgaizCkt4hh781rOuqr03DKfkXYdPotTSZ2
0a2+j6enCL9N8JcSP0G+1z086hsfXljR8oRrVCMe2+0MaXXHyhrP6KB6GJNgzegvvpfPCgStNr9k
++/nmVWeCX64dv8SHpLMqfflktEzqR3UDS8ZJ5d+rG0MA2BfG26ZN8XR8q8CwtxzrOCOmDQpWy00
SojAfYe0/WexXwYeK5Z/zf05vFf4BDlqBCt4MfXVHaQRw22OCpA7mkqHGzi1B7gwoM/IlSJMKnCt
F1LzqBeOrewMhgrwkkNDCa2ytlgpeeXB0MDtgoqHAuhVk0zi1afkbmPyxnf0FtkxWPWWbefV5xao
5gkTUgotiwUgijvdg0AeI1R14QyraI0EhqD/cuttHMyf+HaQaGWUlG8GEhNphJ+qDJQ1vqaS98vT
wDxP9H62RZdjPRxswtspB+wNYrQEYYvyxW1bOqxI8VJ0iNlFHtAw5rropVRD8WfVXws3JBQJaTrd
Wdsb9qa16qDyae/Ni1qkGIPsEWfEvTJlWHxIl33J4uebYaaigZltMkHQeUEWio5PZeG8v670SC4Y
x5GJm8HgghsOkyOwuCzTE3D/1J2wG0RsAfR8G5uGl4TPFi/MuDaSSAIF3EOTV8lVdlYIvd8jojxl
oiHr+rwr9zCh5SZNEgnRxwq38ic5EBJupXZ3A2FaEfnkRKkbQKt1N1QCcvV23+ovjySQ874J2HIL
/2XI/etrAnIYaipE77+rDkM0BLsEDm/kiAfv5WvQaWgmbS5AJr+ZwkFBoljBNTm8oZm5ag5xHy8D
OK+Ou2HkGKCzTAhHhrrH+pL/ytnP4OkyvfODLg3QWOf8YjSB2Y9LeJCCxIz3DTuUDOCxm6cAyScY
5aAJxu04rKiMCm+qDJRownrxVXPxSvXySJ6cBBv12flONxFwwhyuNQjKZYTW7vlHIXNorRBo6Qvq
ZBIgj05uIWWKoToQw/nAru8o/XEiSTXOJZM2YzKZ2Y7YykNGWOMm4qYG8twu/r3Yw9+6KP35MifZ
5qydnhBeTfgDgR7iOCOZi0jpUrcsRgww4U+uH4KOoQMVWK26o62XJcFpBWjaSlgCWwkbY9tY69Zv
qdh1N0IOlnFglqSQfoxh6291NgJDcPS9mPakFknqjrbs6RfRTDdqKcFcMW6nIvVU6rt5D+kyF44p
9d7rQFol7GxOaStigRyRCbEln4xjglgKCI520xRdXbmre0r95fKpnYacQ86AVKpMgi3nGI+HuSqm
q/F3kxuK8uNKK9NJiS/KVCMpJu5hLx13seGDVxhQfwYA292yKgaNXUOFNlQg7vt21I9vxIGaMYJA
YzmIRqUTLk6Zwn5KY2TRSEoz+ko+W5MI/Zkf4pXiv2BifJ9lKikKhigek5Tt1eEFA56+kR8kRg6j
+mDSbj9GRlWJlenBhuy3+/3yrBMTcfYaRkD8LHvcSHtm6FBqTPOJLew50s5xzek68CdEuRa7xVfY
4dWjBP8U2f9a7jnEGO60FTnktpD2/L0tS6DBxoUyo7UeeKuixDuE1u+V6v00hu1r9oJj2l4SFyrR
SyLUrUlDLXoHWOQNYVEpTgUYU84jWSyWw2fRAc+o3mxKTE8SpTAKF3Je3th2BWOjgmkBVQMtaZob
rvLV1Lf3bPFfeM1xtHVWAHOyDOR/xF8MUAt8GlSpBQhE+IGQGodP8VGHmHNLmtI8wnlKC5ZybE8n
dl2PRSXhoC0vMqba5M5r6SeD8BvrvcRhlI9b6Yllxl/CTR6XTQnCVNlNQ37czPM0NtkqV9FKvF+r
FaPG3LLoId+LnlslrK2xLjcf6IsE4fyiEX6Z+XumvJzvkQOyFgpSogVN7mGU930rycaD4TNxQ0LB
A7esmFTyzXrrGEri0pHNbqktuWFLd0YgwCbSmZBRKW9iHOdQVB5UwZoSfpIaeLcXs9+xVSJLfzJ8
a5EoVB2a1bgYEzQq1h5zzxfQfYUqPEhk43AGFI9nNTF3PfBlV7d6gWn71TPtMcf3Ed1Kb6q6lo1z
Gp+wTCb1dpLJiz6d9pb0jVAAnZOTPzYZVlpsHuxJvEC1p1Ukvqbt1pYSLmHUWfijy2ef5DF9dG6m
bMHTFcvze6XtOPMAKTrodGJOokIvjCAlZ4fbRdVwtQx9+H4n30xB09d7BzaGqDoFIStJ058RR0J5
WCxkAOFnyKm0VNHDzub/A3rylx07sq0m+Ha/BQx3DJNatt6tlnOfVDAI6zGAr/pFl1SbLqZzwhb6
1eIPY6AWOlJLIM9ca5qBpXS7RF9bTRkWlbf+AF6D8NBQqdvtPHwK6PPOqD1gISphq/1SSsdqdXdk
GP3i/Fo4EM+h4h/zDoCD2O6xGk5KAp37EwgVeIuQbT0KnhEjz9271jXrw08xESYt2f8csRh/6PpM
+p6FkiKiDjv4Y7eEHRWEh+wKVAh8DPDMTV8rZiw5kGyyinQ3mUAa2BSfLWCOYTRV5tL4ZvIQGhsK
OhMJvBKV+CeIgUyUWHiTXFgA56lQRKb8RTNXsVDADf7GihCW9ElHovsYHOoChYT3Em0xNRLkpYMC
wzQePxTO7dFcea9hAUzGYGiV5vr/36WNpD5u2lHUeHAef2fzoHiBTYhHFpxAgFw2iY8XxcGbLR5x
yCbZwO5j/oAxRRuLQKfpG/ynW02j3+vP9bfM08lCEBohY6LtIMNM5Eb9A3LiteIRgndkjJYP//m4
xF2yIhi5djYWLa10AmnuIIPube3wdNOyuS8jAMKGg7OgHbLBIfQzlgvoWEuPg7EDR4I3K/O0tfVl
r8S/XxPAj6nyPSMz4z80jZ7PmFrHhmoI4E+3W9xskYET/nZmTp0NXTFlIAssVb6ZARlkUKCJw9Gd
eZXm4PJcF40JnFgMqEF5i8tHBfG0HC0/X3XvRo7XE7hwoIUD2+DdyhX8QGUnTNmvB+t4a/8LBXHb
ip1MuqjofgjJ/irya2yxpvXMQpMsjZ9YGd5e5yuzlF13avK3iqKkJPHT5vlsh7hkgH7vYwLR35TK
Ud5plGLIwYMt4lYVeTUp2qIdn2dJ3RcxOr8C5Puzho0XwIdfyQEwi6/6avsW+0Gv9v18dmn21JOF
DDGFYo5pJ164JVROv/VALgrnH76/6/F+bVSkszYm3C1fUdG3JCxXHp+rmWn5MsskCkPUDqHmokmW
JZaKEjAHQ7Gxh7msWamS232rSNu90XiUxPZDQEAbmt2XLAs9HHYdTfK/FCKsPbT6i/HB8afVIP8O
UUP4QdkVCO7g8+8hjpneio2juwAVaafigLuEtV8TafMgi+UBaiTPuapoVV/xZIk+rEJ7BKpnjtXP
bJKOrm30mKg3c6D6nljbMZJL8FWFminzz2xiL2QHGaKv7KZneahy086PKkAKAAgrMmgGtXREQFx5
IX3QPVAbAK/+u3eSOV6IVWaZCi/3mNpg/8bbJkW0g+LZHWsOX13YuTL6QV7ly3pdKzkC3ZCimmYF
08EOx2AT+hp0DYGj7bYx4cOuDIdv4hY9O5LgSJTd4GyRy1M2xArrGqo2osnp7M0Xc3lzi1JnlHoR
3ujKiuOyNC3mYc1rXSULFelKsIejn+9UECBdwJHWY6zxCkvt90o2IW/YpSED+Y2T9XX887M/9/9z
Rf+oa56CLV1X2LDG0NZXaBPhgXF36zpkXDYLK4bHIqHHuIDmqSVtSdJe6rGc7B3pUNqrpkMjp/fn
2KinIGKZzes/F6bHCU/4TrpFfwO65OQ3k3BL4b2uwhYE0sLS9N5i3XRZZC7vDF/QLzcR0qGoqCbJ
L8JEnycgr3RjkSVbV6iTucNgFlAbc8yOyO1Jzhq1FPoGp9KViIDxwDLOR4hsEwKiFw3d3F5adKJU
DVl6IzeD4totTZemxtz/LahEuMYd3Z/RQHVPI2vM6Zrt0OG0KjidJtqSUg/TzPQVcbUvCAsrvAVG
4MiQ5Kdq7Aie4/uxtV6aGS30rlNg5bvOnBjWx21l9Hip1Dt2i/1UXnBt/T7BqShBajQM2VvWN8ZT
2K6jpPExonY4aW+Q34iyvD+5m3qFWO3lXpv/u/5j/SL9awYFsYKKra4RTyfJJiXQjP6IpXEmdBPz
+6+1WLpchNh6eL5GRljcSUBd0M4O78XVBpsPP9iFcXFkMqJ3FxFHjTM4HlkHZNV5Rt4I7ghZlJ3h
2IdFD/LQV1ylsM+GWLI7tzOvkdw9CsKUQ4Nsucp/MvP1gV1KDEQeIB1eh2yKtrIHAWYG8WzHFIJa
cK7QgVY2Au9gVWaf5sMOQsr6kF9eg/gOmIaVlOpUiMNSfydvTNStNOPyX1HJjhsgEYxSgUoQOLG7
lNj2bsuGKTWgaIfWxdkYXPQeeJ2kvZ4dXEizC/Chg8PL1RR+bFqNKiT9j8h95IdPYI4X+bq8lsZ4
KFd9xau+PJ6rbeWWOuctN+JG+i6+j9zsuy3GxmUbAvGSUFeYaIrcGXTnngmsFXzdOmOIEZB5PRNg
QlduH6bhYR95IWbcab8QJPEUcIdp4F/8+lezHrg1KA1IPtPWAafIGh9EGGgP0uYIrxpI94lfq8Oi
WhhDdhNqvTKSa1wFRDg04dGXZUi4iRfaJWffm/jVGBCg1hs4rrG1DHK098K6Hb4veAj6SEbOgjpu
7h8hUs+r4si0lfWDJTpHrSJLNKQ+0n8xlEtASGSfbrnXyC0aehfCZEcMfNwoNn5JIrUwhcfCNuGJ
H052KPD6d6lX4FvX+KQ+xBstyNs5od02h0+SrbiwMi2nLoUi3ZWDs5mJKDRN8u1G6QWDO9sEN40B
Wi26GMqtPy1ydQ4RQLwjymlGTqCJYrn4OmJXaGDvfsxrva5Oq8Ns4gIENUYVGm4foKy2VufFru9S
8y/jJ7lfdD0igbHEnix//uyhpAdjrssulg36/u7u6hcA4cpofiBMoaLMr/x/ci38fbo/fNhYgpo3
tLT7eKBXpvCw7lic9UT85j7P9ZvGKEwh3vBWcj26s44vn0WvoXukz/3bkzbS7zwTYytX+qXYF34a
VqKVZsZC9Dla2LsooWroNGZuX5VhjL/GN6C2/JcmtBzorNU5FqXcsCNCvEf4DAA6fXcJ9TrjoM6G
k40J53w+NMPgTF+n+CCUgnTnepD5SkFVTXqJhdNzVOxZzIICQfhB9hAGwQeZ39KBhvZmIHIwmj66
zEf4JmGdPBiq+MsJa60MCrJ1cxKjqDRMd9XLz9rNOOS1qjortSVp3Ry6CqRuSIOxM7yMfhajPNmG
Odosmwi43lD+neiq+rhmXuCpmIkPvcmZJwopaCimW8xLFa6FL8+lQrEEVcTXC0O4bmjxGhbHBuis
tLM/JUGXeV+/GoV2AyM/PBzCGi8QaMl6mPlQiVmBkgAvH/NTr78x0qvZxGTTs8O7PQ3RiXMp14up
yDHSK7oUbWnA3P6uucpoql6hlX2kBCjXLF1M2vy2e6EIlW9oIcvrsuve6G97ez9njt5WCeVMtNSz
Ufye7W25Q8/VD18AJS4VYWN29jcxbVFZv0YETPEqyY39ePlSKGaUxRMuGd9VVxaOH48Qnf7Xu7EI
9R0+2t31g43sgcjf4lgOvI1EUUHrVxe28OPnKOYd0S5OsB7vQIURMX+odsMyS8e6JUhankmKXw0c
/Vf1WcPTeDY5N9cDbcte2tPcsn3v3ghmXkBDieQjDYpU8W9AeYhQbDQdigObWEYvWOJ2favYJWM4
gmZXTOQHzm54Y04oVc+pNbRQFrn8hC3G9qtUxhnz22lFSSrqSQCIIFPHyIqpw7gHSYdyVum6oxSx
7CgPt6gOlFRSmAdAMxnVzrVWoAj9B2I6tP9F6BfY/Vkzw8m6enCXhTBMhK3sE3zvETLjgfefAqjU
Sdn4gYYFJxwloSrUEfDiyRiPUuTMKGPQrMZYJVkcCJwitfO8aF6mK4Em17di6xmW+VfJZYBCkA1K
mK2uZI85tQAyD4vQckgs8p4z3mkE+L8eO6UXodsrglVOitn69ZnnyWKBGydbG3xGfU9DPAnFtrAh
nFz1CEouqpnCg5VZN+K544AdPnwOchDytgspjuKIfLWG53fJTIw+8pBPUVDK7CnTgQ8nl3gyVq47
CdKehR49pRSGjgdFpZp+H5dFD+vZnBQXiWmW5na4Qspz7kV7FMO7/YnYbAMNOlkXZ5KwxFs/Zt+H
QQjcufy2ayc8D78yg7jj427ds1yEiyw9Lq7dAUYBP6Ie0Aw5ti46seaSPTqy4p+wsXGvI8wyf17l
SVRAvbZiG9/UEatFyv/BZ2RbPbUO3EqXf51aecAuBIFeOaazQvEEN8r05TEAXf/WogD9tvHIiDa9
sTW8rLvmGtziObVGDqWMZpxoz6dgcWm7RgeSwDMP57NRdHIJcXBldaHNm4ygShwhFfyIUWAxNO0k
NO8UAaysSTMafxJj/T/Byd0BTxKmylyr1ZSwbNMBagmXLYnvG1SPLzZAQb37HlXJaK4fdmRbprUe
ZoXJRoUZz4APKZh2YYx9GB1Cb/Unw0ochxPkUR9boqJ0VosiUzvkjwalXp15N92GdRFdfQLuEpY6
MvBrMahx9/LLj9c2KJntEMK+JJ2r4w8kGgVdvaY139/dqTjm00BHiKDDtqUDNY0QY5L2rYOMlgy+
bSZjGLPw3WQuWxMNdZnwJEI+ftToXAWj6ze5JANsfWLJSO6EWmfEWtHKjbQxC0dGD4co/ed76Qli
QOAxn8PjIxQd3u0H8ZN9G9nyf044rn0lGvmgUUWj4tvZmXjcjG0jJ9UfmIVw7Q9EGcCHcsoNXiZI
K+4LCi6mRxfaqVP3dS6UPOupUISEhpoFBJVajEoyxbw7n5KCKH5NMW/X4Sfl2d6qONR5Hyj92pFA
THE+G7o0it7evwhvNSMxpJXd/T0yabUC+zPJ//Ar0cDIY3oUcTrqpprrlGjFw8F6lT8dqDROLZdb
/DExQ7TN5HGnhw9/Lsw5Q7EdMQDBFkE+GBtYG+1OY+ADWQUkM0qvZ5hCiOxuJo/DrD+oQwfv5urX
ONz9Hmbr1K4BJOKSHzsTwoDJS/OBRVhHs5E1GqrwEnxtuIJljdvZFU5rktygMQ83VinhjYy4VOW5
sBLLcFZOVK4Pbg5nFL9vfla06bfEM0J2UR9e02MJaIi6goWFa+Osfccg+76Zv5eBPh13OsrMl3hC
sJfc4L5czRL6NzVyGkkyMQ1RFGTwBtmjWJzvUa3nZg2WZFndw1h7G+HYIdYb9b2e7eXZfWUXIBOz
H6dtgdSmffixMt0SKz+1mYhYDZUggubR0Jos9rg3wYkxkJbXkOlju6fxxSyl50hXvOY4M4RRzr5s
ZkUoniHsFVlyGWqCclVUxNhILQGZFUi4KkLsK1guXLez08dlJjj2H255O030799mP8eI76E6XbVy
5niuZL77cipj3+cQL5ugfdMqJqk9+DJFEbzFyNeY4gtK+aRJLUt+UxAiMWk/kdqb6p2850GjjLl7
QlwBh4sG/uj4Pu9a7fTmcEPZdcLuWM3pqV1WSIoyzubOBqlVyasOcn9u0OT7+0a7E+S/fXaCCRFy
DT2KUXSA/xuXPnKaqXcS/XZV21KBMnP9cnfkgM9T0lXYFq/0aeoNBP76JFxkaZ6nGVyyArypoQwI
uLVFDk36vjFVfazoa85ecP+KAq//B0LFv17q4cRcC+aTdhxfvrKrt0H0eEeiF+kd4VhD7t2y2MKb
m0eT86fbGdqeENgZhdiMwhNNxpQkF1m4I8Y/fFcfUR2oW5KF6yvKBbJ1WI9SII4gZz48EP3yVWrw
IDYlWOV10N7VwL4nkJwinTBHRQ68Mr/jrFeMVGEr6Egk5DwKU6VNxJ64UEEpHNJNeYFag1gGSwZa
ET4UGZ1ijVAb158dg9fGj+Skjlejj6+yX3WODyH3Cqjx/FbyFoRiIWko672EjbTtdaT9NG6xABqw
0Juh0obHwyGhmwuweg7DmlvWantZ1MOA7CCYk9vHc9cJsqfXtqsZSKHfDZhjJPv3Au5HpSyYEsMj
kbxODcaIai1CXchEjZbEfDM/G6Y6O4v6WZKi4fv/EIhKYzXoRyg5IfU8SXYbCxpO18d4bei71rpb
lIZJyWgHthNpfeZl/d3JzcgZd/GNxe+ppLVKTOufE7M2GGUfbrChFxXQn9ccwxeJW2XsGwiq9W5x
ARIMx8M3TrnDYEh8Qtik7Q79loSK8Q72MmDYyWxYAdbxvcVTmmCdupzGrSGcCJgWcv0veiAuH/MI
Dbk9a74dS3KfJ422s5YabcgZ+WDLwr0oiu/QlO0Z7IyIWHPHfh5Ne/05DOnhMXd49mvAZmLAKG+o
q+WTSnCrn8fZCFd8A0GhMNCzfRSXvR2/pKir2J3SLbt65t07a3Ud1gh+lR5i0ZEHJTdN1w3eX7BD
ZRo1oATlFOBpHziNPMPNvCOpp2GderbgjOIqW56qC8jiXlFa5Jxu3BMkKpv9tiEqO5dNAxOMmwqt
uXGBAQYzACGq3Rj9xGB0ulTNPCu7rAQjZpjzRe2KTavT07hCV8VI3KurBGSfGumAAGujHG8o8evz
RM3EoWMKjoFFb1mfFR6OwTlMNCeYZOJLrcWYAffMEVFxD1RSzEXlz9bfdci8/nzay2Qkk592rGiP
NDaZOYhJfkBl47wofiYzDRWdOlME/v/BasoDwu4dDIz/OQaurpUs2ESpJDOz6enf1YxpfDHANgte
WrMU/jB/FPbNdN0Gb8J4gYllFuy8/YXWnp3OoIfjehwA3yROSF6d3Ci5yu8cWKnoaA9X/7ETDIb+
VGXav9ARKm66hFfYo8XD/DxUQq955pTD9Gz3KmetNZT9Hd4tfEO6TDkfBjwsZdMNhr80+GnoA0M3
6F643y9UfaTg9renbNm8YFVJl/EGG0QkklhRbQAnb7lFKYBFhMDn3ueeCK5UnN9u3GCb2SSxmweB
FD0y9gaGi+nawr/e/OtDx7zZnlX8OmEDa7I6fW8V2VTvfx72C6AjPrTXKHjs558toOnLTh7i4gBg
//ufMjbg0P3iVDIPowixSRQiCssPjFE63IiADek/N62FMiWGqdIBjkVBGRbWMGR4aB/9J3G3+xbu
lvV0RaAoFOnpiUKnrHEuPMTKfGSOm32nP5VlgBUITJuE8Pw0xIiFaai7VzDL6cGg7LdDoncBUGIr
7Y3q7m6ey6dD9xlhE7OSyyos9380wkU4ANcSvVxJF8nmpCpbrWUxz5IbIjbvjWbNLwNYOlcn07BW
FeVDueyLMnphS+Y8sICVlpzeX4bMbjNeOQv1HTLEq5bF6i+Otp6FTxRu5swC2CwDbxBpq94ZDUT6
zMuo+sWPdwTkpoMJWEg9PvQNHvFIjT+/jjxW2UXlBVM1BEbG1mB9vv0RY/PsXi0UZjzBXwd8Xrim
vYfy4FUUGzDB16aD71RiEYxv9JszsQHgIsMFsrJxt8xH1h3K5/TgnQ15pRaD5tN8Rn9SxSHkiRmA
Dc0i8boXPCKjrz4jh9LF+H8TYr/H4d1V5MIaMjG/8EImKJcJ/dwz0gAaWfj0iaTL+JgD97tpUyXJ
PvfjjlUpJCJZKd9SyTgbkpF1FjXfrp1BSVPAbJqczfL5CgpTJSuDwqdBUtcjrdIZJHGeEuTDqsxx
5J+JSM2RtxaZXxoAqqFhgGxHE0ahCUZb+sdbul9RXuCL2v7wBh8SLhhpxly2Ea/PySccBehcgzyE
GHCvEzlwBAlZLTr3sANaZiE8C5gM+YgT3mKGrdS38jWKcf8v/gODoqvwS4GTg/kls7/J0s2Th3We
7RmQRBDJ71KHthSwMAqetzE9ZYGPcpmPLtuF9v2ln/OBqPRUwghPl6dVBHSXmcSAjeMGUXU5OVfZ
qSpkMz+R4c6FO19APwN7MpzH7zuaBgmgTytptIhC52fyAGpPMw503dpYHgscybDC6ayCCU/nL5Nm
cYfRZpjyW5e9WHemmrdpciIgtzSIfx/wNlYq3tACQrRXxWJnk8p54rf5YmWqcX2OpV/PGh6lDpQD
oeaNjuDmvVlVlJPyHAoJ2Ea7SzUZwpM2QOp3yY8VEePcnCjC1XBL5b7FOp9lHiAGuY98VmlcUF2D
eeyPOrhseB1oPTNqa1y6FzFqlPpa10Se9rwENjuQCaia3tBJLawj6NGZGSacDDK/bpqisACbJwv1
qyMJNslOM7nttFtrglFXnxsZtI3p5REkc9jIDYrACv+dUbkm31j1pQYCkhh/MkNjlTEmdnhsexlK
pcstPB1Gy6A/Nkj5ciFSDDsVEKbH4UpzAkjxF3ZZxEvywDokF94jgfpOt9CjEL6en5kA8jGiclg+
pi9UMzc0THt4uNQ+B9nB1m6l5RoiivtKXnzrTiwLFHxKWg2UXpsDa/r3Oczob5cRDtNrRXLHMZXt
K7BtZ9Vl8S6opBnTzwy41xOhRkGprUCNMx68EF2xJtFfhhtbCJ5s27ZhPyeQgF6nh0ToFD9Xq5sr
slQuF7qTkX0ATXX7fMeGU6abZlq+HqO3daaeucVtBaRoE3TX7VgbrLTRsSkTbG1ajRF8pTwd1Hxb
m3KWzpA877/ZpN1fPMLr2b0et3QA+G5Puf3/BHv4CyMuzcQ8AMYCYjg82Lm9iDTCeb7IOwPLUEPL
WBgbWLgr0ViJppFikDd+abYXCnIx34xUzDvxCQzoYFINaW9QHQzyzeCZkJGD4s01uQ+MWSJek+oy
UKNCDeiXQ0Qi7lqdbGjek+h2hfS0oXsZZiX7geDxjzTemXDCMez4UmCDm7YMzI+jLfxtynrJ8Mwz
TbwcCYpIxK3o8aGhundlt2tzdNcpLBw8BA/91a3JDGpTf3W/kK4nkwO+S/FQHqaWLzytw9oW/mAX
ESLtAzN5HcfTtYdaGHJk4zelruV1RLyjioP6q/1o4mpJ7ZQ+bTd5MrahIzLNmZpc4oD73h39AZAp
fSB+tL+/UfaLbsz2dkAs3I6PGwCydGbCsCxyU65Hq7NQrzGVrD2hvee3+FTwDpmN6gzEHc8Vc/sx
jBRl/mIaQhhicv4N0hWjQUIIxxGNxTu8nO9BfR0czimpBhkopx3gti7BM4PHEjzLMZRxrVHa/Ckh
M/UTbIrdPvu/IOzFzSlVnmDglZV72Hf8ybdRWhkwXd4azSyXUEM7s5/YhC9IMFCMBQeEzKCMkbYG
gq9Qrgvx3QNjWxFaoo9bKjdIV8phFHDbcNjt5AAA0YUo+bNpO1lHTBstaGdfQu/bRV5CjddiC8kk
aBwiuaMlzmXSCteaqx58pGHQloj9RYDjPaPbXrU8k0ARciaEc9rBlKtNADqDEgz45RWw+zyEXX3H
wa0EIIlEDrB0Zah7B69QHUbXiEHHCnfsGO/N4hPXSkZ/XjNyMMuZZD4gDNDAYJeTEvAbzdmrnAQz
qEc1vsWKgrk1EpoXfpQLc5Vy2WQF+mt4HpRZeUKHAIaLFlNBeQhdvUL5KYM2AjtVTv1o+cty6Egt
wS1idf3FhiaDhvIOoZKWx/uwTO1QIFXjaO4nAn59ZZUiL2Dow8BwVCw5Md89Av7pWQe1J2VpOPJS
S3WWYPnoGFaOWjoU/WfzAOH8N5vjhaH+0PbV25OcWCm8PAt7KwUsA27yNUs+oRYdUXjF9wde2IAn
QyOXee0Q6bRWaTASPF8dybZW7mGw9bJBxOU26QP8rPcx5hmU0jGQ4fDpo6b2yW1240V/A7elghWL
PADvCQFhjvm7p3Tt+/xcev3bpCAOMfCkKosUNVJXYMc93yrnZiXDXRiYxB5BoL2zjVe1H0etz7nC
GtltkHCoL2JpdZRmFbwpw2pme2TBAkbmOL2Sv4BoHv3tzruumf+EC566VYMaZ0fUigXlb0077Y8V
shi7z8QIlIQv0l1R3mc8ohse0Dmmn/Br72+Syf2v7J1RqEOyowsPlVLG2uy/0SVnhnbrJwMxJnMA
NaA2vkZ7pWCItI+N33BgWT8zQNl8TvvhFxvwC1J1gCZtM0QzQVWIP+vNPoawtB+A3+3WZ8Cfo+yl
v2+dI02Gvnpl1n39X+SLyXP5SwDrUGuebUDqK/l/v3Ae9GlpmkmkCltlj+4HN1H+Lcq3hq0cJfxw
Ir9J/GnrxWkxhhAoRLRlpTd3ZAfEVHWW6ExeLoSvEFH3HC5HcOGOW6V4LS/VMVeQA16wngm7VdiZ
3xSCQnGAEy8DP0q4Un6/eXsfpg3axoMJBbuGr17C470yZbywUdSzL1oTzFRPoECKOtkzx/cFAu0O
dn3fAQdIioF2THn16mfeyFLP8KWi8IPVWw0EKv88VQiWdOG02c84XilTB7IAsjT9ArMgRmrs0lJU
gXiw6zNQ7Km6nlcoklWlgAiowhdOs60N7IgvrnIrgaAoZyoMeqHijonnXa3+D2ZsK+992yAPFm3V
naNQ6MDmLOzeTKIl68gCoGI1B1FjiEbapw4XxJ3tdyJMDdykfhjuX/rag8hPpCklsPLktLk7AyZM
S62tpc6YbADzPDfw3GgV9lOUNYGt3V9a5bpLrPMX4BytHCsXRpTtGbX7Gp6TDAFXpGuM7IpdfEDt
QoB6s9eP4cNuzN1uT6AYtU5P8r0jLc8PsPqjlUNMEyAVjsKpPjl8fB2SHyvr8WOwskPCJAQNIuFY
aKnRVT6O3ZH0cRIxm59amR96rYctvj8CGjrzu1dtibwNS+tQezdNcwzJOSLKdlegxLkVm90hp5Ck
ipBpNVd6d+7V1r7oFMuMqHZG/geJ0EM6UG9QPZNesJd/OI1RuGL4b1aAx9Ov8IiVAsCTSqCipdxq
NKPnuddJ0AM2J7oG6CZ4B6ckAJY0fSiy7iLx9Aa2rS3eKe8F92SqGOxR2drNZCjeaLVjIvCpwINQ
lnh/vM27s1quLQ+62yuXZQa2F4A4Iw9iNAGY8pERT9VdJXmy/o8yB2Melpf3BbzA53jYrCWCduO1
XUKfaUQoPI3YM1qkjc1YSLE1eDrPsPUJqfV3I6D9Dzm4W6XFd3TTZ7FOnORIDFii4zd7TMXR4Zza
JFkvcN3XtOjnLuv0suvN9/JVxX29N51x5brP42e40784OTArnjk3ZiuBoA8NGii5Et3zThiXj7gN
JAyvX6gu/DK3+W7uqInavFiGwmomMtgizZY+W3rS95dTwQCW+qHe8aHGXZr23OPK2x30P0Cye0iZ
DkK8CzJNP0VJpO4Hqp19jNrVGV0Xok1Fkh0pUuBcPb63GLKM7k1KQuEW93RNmvX2/dPTCW320hX+
K++HKa5bizwxqUxjJFWu6QYYwlFJRUFeEQSk/C1y1ILETOK09SrBJ0q8CMDHITjvl59BHYTUXSn9
pg59F51wg90fbCu0/yD4Es44cF39uR/5AbxO21OAhPRuWxxfwRTLmHebzPe7xoZbpb8ATSaLudde
fRKR7wyB+duP54WrEtekRMMiIbk1epbRXpCengQS4oFUHlb0LJLN0H8DNE1iGtpVJ84Vu++w159X
GkEtSRQx3qqmIHtgcNHeWW2TDFUxj2xcIR1mEmgKFqAkXIc4IaivFP/lBlZMSkdHVbfLRF2/3j51
aYCUEHTOZq6BIr00oHto3xoeGWLGWWGzXY20bYB+P9mA2BpT9kWj8yi3X5PNrAkr/fVwuyGdRld+
XuhsqFqEDxw1hgql1d+eIsV9almqZ1M76j19a+eC1YOMKEA85S/Qi2PjDDicEC3Ohh4avaF82xxs
afs+MwoeRD4v+05G0HflNQ/ihlM4PtYjR+Sa1QlbyEyT7vCTwDoQydVdqDv0GYMX7+RtrOig9Fty
7FnzNUZjCARdIEAKp9FT+HmuvbIxoc1NtLt5v6p4KeEo5Fq/JrS9iY5/BI3nAVv82VzhGLEnNRcN
maekRLhkMvBJ6gYSBtCQaBqZ5PpRYFEzxbmmPqiNByq9gWnp+S9H6YKgfg9fMU75lXjRKHd/rGmQ
GrIF5bxGR0X3z4Sf+kIHmsRi2gQLtyP/jvPGy8nEgzDjcR3/mEU+SnbU9+/YpuXIdf9B0cJOiY+J
Fote7AwGPA7MBcxYiXdVpe+Kh8MWbc6LQFim7LRyeN8Kfo6q9HTkbrIYWB0AgypoR5iVnIK7yXLt
R5B4/IrhwHy2OVq8Dfnxf9auasl6F1LWWK7Kt7lkMRlgVp+cLnvMgw4WarcZ/pgqUoMWkIEdu/tn
odrXP+JXKl43hjK9DevJAovb1+aEvMoAYPO7RY2W5G50N0kDHwH0P6yA+kvhs6pTtpFcq2l56KA2
+kTMplYt+/oHeK+zT8EmH/X82+A9tUwU3luvX07tdEirIHy+L9dMdCAtwq1OIZHKLtf35fCnmZd5
CAhWYpfLHVUovWO8O5llPXa6oJ4snp3c/7EMHr9eHG+HKaK7OtcB8pHZtYw1ECHdiImNfJVZvxcU
hVXLEiZglyU79wmvu+yJvT94QWPdyPeevjT6x0x2pakCqSoitfD/aetQsW07y3PGutjTS23cVl2J
w+u11oqcCnZ9JJfmBBgEopPKgA30/llvGoRB2jIIWtmFxZmHxi3quEVthD8MECRJupXSJgwVJzh5
eYXcmbBDPAh8XbOH+oOato3m1b68SVyawXeVEyRfhh1pV85PdD9z18iqXqbGrYsXEFPsOKMcj+og
yAyWylBz5HFz/QVD5WGADldvgi1YJsJni9q7OEbbot8DnIw6dDrnLCRmaRdNdQRAPHfKhoHvPY/p
43zhN3dU2tiTP740r+Z9T6SAyNqkSLZ853ms6G1CRCwI7IrPhLJaOuEsbfYzdqvLq3d5QOuGavnP
gZixfXk8DxMjqixtONAi4usQAadrGgfk4bKASxagjadScQb3v18ueQ1We5Rppy6/J1VTsJNmM9OD
4ZV3EPvXuLRoQvVvlz+w/aGK+48X5vIaFPk64XzidrWS5e9WZ/WmpwLQZ5A9Jy+ACFtE7aPjCCBl
7yq4bmJ9DGJXsCz9S20o6dtEvcJyg5kRmHb1xKq/5ZJALBKzl/iFj+Wi0uopdOpnBUq6u8yTtNFW
7jOo+NhFqi118aWjsY4WZexvErJUa6fE+HFrqp5cQo95n7zX/BgHLU9DRgyElxSTXaSFREd+LGSw
Gm/saEvrqIVz3b+CrALzWTvIr3ksGgQUasQNs5b1D9MPghFBY20wfUZwrrBnaYbrluH14Ip37jQG
AUs4At7tQoeIDFW5YDOYUqOUIoiObgL6wghSl3RHAy6zqoFOjxnE+bZ01h1XUOZPw7OXERljSVpb
Ba3jzbmOILmRzmekb4ZDG9Kc5WXlApMWuAxHeJl1PQYJaIyNAokq3vWXOvziwaxSNv0eup8thUJt
ixo6ewD6vIJMm39l7CkiOkHfdOK6B3vXruazFTZqn+RcZ+K8s39SiCJS2BotcN01qif7mEsPf0Ff
1wXM06xuOacBDgouINIQ83psbfrYC7Qg/lpwphWRC8Gg4rFKLr0nB/inE3vqiunDkpYHUTs0y3O5
I1cOFNhI12kt40U/K+2GRrFwY8jalS+EviCwQjkOcc5F2Iyjn3hIrYbUrh1wMcV61edsEqg3pi9M
Br8/a8ZJqTaU6zny88QFN3ZjfMvIRsFS/cnTn3Ukj+3+ahREYZa4dPOOe9LvSO8rF3NqRFzar4Sk
n/x2OEcpyngNIGdJZbfSPfLKnjQMbEGWMh+i5OYzSaFWkWPECXidJcskWsb7ymGinyp2DcZvm+xI
ocm2cgs1w+PdwwacralzbdWQKRPNWNh6rjF+gTD5OUimbYig5JkMQiV/U1F26X6EOA9hXwlfNySC
JiACZjMN7WoOsgCuHmLLeh27ZE0Qs/qvT9xGO1M+BDNc0Hlb8gL3/pbGDNyXgHXSv12v+hA19BFg
IMmPwNAb4HKWC+TxJLaceVEbnA3J4QXRD/bKBpJW9v7SbziBR4WJFe4amAZoCq8/pk03LclB75xH
ErLYVKQ7oZS7vcCDwo00Ce4dxjgBamTcG6QfT+d2KwL1O9PP22x359UMFzgoF8sWBLS168Fmt2Ql
aBX7QMIeaaheTfbLIAGMftStBS8btI5+dWiY8r2aT06A/MhRl4uVJRORKwBi5sXzlJRKe4GmCoBL
b+qxzs272edniocRB1Swb8+0GrRJ+LnENCGCgeFBYyn6Kkg5riEnT4KywfE7Udj1mPLeZIz6GtkZ
ZU62rFVJApFTVhL+JmJap0QOVWiapEWWM+/vTn81/bLF98zsaxlxGaPY62gK2mdqMDYc75CLmq47
yQXU8HTtKPdGF9W8tTIAGvyE57n5XQf3g1XcfVrMMUwQnUyR096G02FegC552PtVH78CW8Nyq0Vg
arflqK9w137UdhulL+gAGVZWxN3iZ+gOx4dEVbqhoZ4SVCiEzegrfWCRdv9RHxZqzBXYDovAXkPq
xQJIBj8t1+0+qm+QKUn3kXE+z/m96ke5OO3398bm75TNgq+RpWtwT4hIZI2T4davNWmPBt402TEe
mLFr22UouFxEE4BLscgCcaHOmYw/mIQtMkzL1D0aS5aKZskunbV1+Bq+nJXGTtPCspbwSAfFv/fC
ucq1j0j8DWEQKRPtWQzaABDmT+LF7Ul46koqN5UyOzkxstISaihECR7x+IDxxl4+j0VFsn+uu4xD
OeONbixZgUfgYfHwC9oXIW29XNFNa85EKjfNFx/nL3DeM2Nisi9IwGC8ni2LkLDlprPCrMV+akH6
EupzbtfDHJJxLEnZGZfAynI67Aqu1KvawwT0rdLzeQy2MYndPbRN8s0Jz/6SBI0/bqqAf54h/G/O
eMAgLkoLAwW91h17i/kfAuDR5jtNpyo9cioZaOELr98ILRaPFJYS0MkR31OuRpZYIsj38fcHMMRT
vQ9+6ca29AJ7xm7/Ng7H7tDYlg100TtESpgQnqYBbV8gt84qOkGu/Fdl86O9EJ4g5Rav/4NkOO7U
eRo1+1IZ0UARFu+W9B6TA6F3bEaLIJS30inIHjoE5S/CA8g//j16vtNQEsCQIWgRK4m4rb484Thc
0e6z0vohT7ZB4kq78srp2gNdk1Uni1nxK1fKHFzvjeS9B012hVrwn8eHufM+ukTpUrV1nhQ/yrrB
+ktgtAMSQVzXfoiZgzXzRuOvZNAGnbnCjTNBOutTI+PfR8s2M9ZGSDgSEwWU3ykKiON/Uv52Eyn/
uj5vMkb4QsAY3mg0jlCOcQWIBUj71cryiaeSQMcwpY2jULzn8uL81F6H7ARc0VnMwuqnGT5i0PgI
GW+dXWxW8pu4MU5IJCthwRAPPcYw5dD1At+AHYf9oGGlzVHa9iBJ4NTawZRm7LUD30LK0wEHPpl9
y79gV+37UKAXYbid0m12ABV4GEU/0Le1Cnnu5MJJkqvWQdiEOfxuoI6VEuYz15Gyy2HSatu58xPj
GsBLQnOOrMZulwCd1/yhw/5xFt4Drub/Ko8kAqNDB+akNgruYNQ3YsrMQBzZukliKvAMpmLBErLS
m7D71K2KP2yjfMsQ4mmFJecBoLSUT7aHBaYF+rYFjqb+cRGntjlSP4NcgGcESdHxUcwiaZPHcHMW
ArpYq8gPa3EpKTi4CEAjd2NpFgrEr7wsIA3l0lf1hmjW9We8Ka62h7PC7VDEa34uiUtcqffVvyDX
oTg+OKpfTlz809J6Ue0BSftbROd4zkiF2qlNgD2Peswxx6RQrbAR1kxn89OqcsiQcJLWZGCA0NMd
JjgcWBIHiI89xGqD4owykTl+DsXj6pFd6/tFOLXZM/oKbLubF6nzOKmoGb4117xbl6yTcd0Sl7Dn
hEfJBe4hOSpug60LmK9ms2j+IqKVYXa2KMxCxztmyG08aFWCuYnJCmtR0KFF2gODlnAVxTmkrlYS
TxKb9hu1vWQhdQhWZD/UY3/6wFXDlH0uF2N6ZTX2dlaAPSqnR273vb+kwO/UOFoy4QdINFeZJwXS
D6CB1hpCCGrpHFIGZM38Ll3oOj+DVTK63BwbyQU5s2DVe8MF6Vs+eCz8oR+kGmeU9NRWZ0ihgibx
/sWvJroZIwDYvoTgNbubPmqCnamLJ+Cnqf61CDGot+Ym2aRnL27mQrjQe4m+Or6YWvV7uxonWL81
jih50DRY801mowhW75YK2p22Bj/hAL9e9DEVowC0qF27EbJXA1qAl0P2/ylhRjNKSsdFet3ci3hu
7t45gttPiWwrgcdUSNrcwHbCWtxhSTmejflbKG7wmfbnTiRMPJXtojPfBtd1WV4MiZoua9IhNHsw
5HxyPrYxaFO7uy42HjJR/Zbb9qL3UWdSKcvqEvSeRk/NgpZwbgGDXAbgQXorJHClaOprQMEmpZKW
GvbOx63mMKXcXYB+sVUt/I3sMYFHU0wUjzWmoy38qIPNgk3zhHBwDYDtDpAuCSVsMnHWh67Q2sJz
qx4RYUcfGStuafA+1T8jajzls303BdowUB8PQ9scmhJdiPGkNYnVGATg/oGKutBkTWZpg0kOFZfF
AkSkW4JRPwOpT9I4+ODAdBiyq4b1vWy3mPOE4enBQeffj35noHtijTQUEV3r22ik97w079TUSUr/
G6pHBgexLS0gbTl4GnIYpW3QKDTIA1QPIeuBG8QGQEFkZmECLxund1ha7Naw8y/N696p0yJMD16d
5yAV5qM2pOaLEF7nc/BcTnHeIkpwIElstjjTY4GP2OwX2xnsSYM5mRJ+F8MhuZ0lL21QeD4eHvgc
xF/ebsPz03i/ALpZIE205SGEuRLW9Z1WBJObQzAcyD1kXSwbAwe1ts/XfHrsMikpK4esJ4/X3Iba
eYIZJKgtv6LzN45QHYi2bjPsFfVIM0BXBW6e3XyVkeq6HxUw570gIN+VNrdIuBA8hi9mGJqf2O+g
o+B6q+aDmxf+UqJL30iYVAMHkkNo7eBSYMft7LdGttpCO1aBr+stiJspFQvC2tLe8l5MDwhigr5w
8ClWoLGDdn1kELhydxC/z2p9NU/aHjezwSQz4hv9kaPNbxwm16bTYB9IcDSM8BIOTp/isUa4u8vW
0Ook++5NP3hn6nM3HCH9vn5KBtfxkiZF6tugosR5/PHT7+4myKlGt7GBbFnT9s9Os4b8+gtNVw45
mBS2uVrt9qUaatcmlZE/DsTdvdOKwtHOS78nZ+v6k/aweHR1NYqqG+ueF4b4ZEA/4t8nAZ+v4DyA
UPbts8W8/5KLNN18AB5o4f3rHT2Bkj62fw2eLjCzJG5WzGzmXiKuYG+SsiNAAst3s8eypmfvxoP3
NTwDG1pvDEihyCGNVuHnpuuIQxe2pdecDep7Xz6LWB62OmUyI/xnLDD0vudI9pJeCwmDLXxoH7up
zfUzZWQ814XNlKTmVXJrv7zD31xQj06d2wRY7cgF/09ez9FrOGwMbCJq4dzlv8s/2mzhkJvr97yb
/EeV6j4sMuDel7Es2HS057TLXNiWRQw7gZCDYx/vfliFcfV30oTUn5D8z+QuX8Z1yISkRKIbgDNj
j20BvH6JmuVAWP0cEhfioz/EJQT3BlNeFXmIxhH+iL6Nsw874WgCM13AViXc2f6r+PvqIT1DK+Tk
6utgISWgGbYt/aYKIVHK9PAkMpXDL6L/QAvNJYfLdipV8CsKGP/XtEA+Q/wwdibdvaox2N/Y/94s
HdgSa0k9aBhUXY4IflONU7q+GUnSU3hLf4Ig9CFBp8WooTKXx23V+0k1w/oCf5cOsK3Qj3OgEvBa
u5OS3PtdYPAbBlQJwZo3x91ifDd3nshnOLqD3uCRChJdJktcHpdYM4Tx4peJaC1UI9NgizsbAOGr
lHZkEi/Ze3PFzPnLg+LXgAHUMiCykB2ohI474n5PJM0Wrz3Fmp+1Szmx+CR/zcFEiXQg/r2Iz+4C
IMsVAVWkPKRpNw+S4hN/yS4sv8MCvlK8D18Tf3AvPQ1uYKv6KPXc6r+7lV+FJUEI5j7gLXfqGHeR
JEDyQFZeIsA+MvQ7rYK/DuGVIwjzv1kX+b+TSl3kapFlRnAHQRmgFkhR4fhbv9Ihz4rOba/AZyfR
NtEsu8cxwu3uLI8MnB4TRdc67m/41cgh7ey5jZ3pAXwIDGO9izfGtjLC0A31WaXIoND/b8QctNIw
1SpzSbYHLrRAnE2y37l8yHgh0dZFQeuaMzjJhxnbCXPdyojA9zldm8hQN5a696lAG0fDc8ueaR95
QxS+C+P37cb+KHrCtpiBn/o9zSv65jLsbKmfm/Yfv/Cg1/9fEBFv+y+omDXo6KPgRRPkTNKmD7BS
AIiiU1rF+Po4sZyqFpWlItJX19FiiOoeZtpOdLjEoHoZY26nBeAflojZiVRtku47ex8LNpSNq/Px
HanUQkGrQOgonfQ1lDqyb8YWou5KXArgnjrOpw3N6svXVBAbvtaTFgjnaEFPiNqTSvrdC9WQSRwk
6VU8IIyGFrtCEd3J7grn5NTpgujGWHZNTC21DAps+xZtOBxclILhuWsaGoyEzTmPh/psC7Qw6duu
b/9wAcvfki1cdH6qHTsc8f8mzJjADlMULzAx2rRZKkWjOEJvZCHrmhD5elt4Q6KDB1kuxPbqccMJ
e6SrVo6U6x32u8HqT0tRWCnb5W9Gx6Ca8lB7n8WESR/q/CT2cKaWQIRfmZGjhFzuaAM+aUjKJkwY
py8aQYXQH5heHlCtp7v93/+zsfGO9MQVnqysH3TMRHStelSCnMqiX/+9WKdk0snmUQdR6hPU6r5+
yCyN2SajRFnNid2FC2QmoiImNkyvv3LOXZPYkypyaq9ViUaCXPRN3fb1x4981EnzTpZ8N+BtQtTZ
eY5xHIvphFQKI9uVaxg02NgtqeQVi+dGCLrJJdxHG88yFAgI2pXPc7hUf4x6GMWhJN0t8T2rKaSA
OLIA1pRKi4658VV6BclmgEr+cyi7r9OJ9ptXS2hPqWraFiEQ0xCFqOIub6eHmVNXKNccpWC3WHUQ
U5oxDEwM39jAI14uQXP5FQ7oMezhAjfZRQOIOzKfNBsFKDF8uSzggCBRxZ1o5ZPKQhbG+un5s4ZY
JtQORAdn4bbQYwPZgw3Qfz7TrqvuQ7pcRaO/ZGPrUpnJbpaakqYL720LMMAcMvJhElYfhfbV1pWH
eKz6Xr1XtZHkEUO51Djw1YyLsK+G6sksFtHc/RKSnFDCClt2CG3gwP4FxGW8pUtMLYx8VH+xD8PM
bZa4S0F9Y0mCyZzyU4PIfkkJqBFvp8Fq9KAPkFreTu+uASlDIbxulqOfn0QPzQZAQWM8kcoC8Dkh
nAB7sG9NKSra4qfySapAUCai7ZRpNv3yNIykNA/m0YfiHrCc7k7d9KBo9VvbGHWTYnmVyCwXOs62
4rA1elDQbmKdqfeGavWyu2vnW3OHpCt4LuWhfUlNNHujnEQ+EzPNzq/YeU4veuDLhFQwFxMiyFjq
oMRnkf2fvQdVt0JeBG+Tz1y/VzYXRabQHMDgwHQrphgx9myyfBD62OEX1KZD34TTvOJ0x56dEiTZ
wPAU7xHooefp6rCZ9oOgUJll0T3M57u6tn3hfkaQ0kLoQ7b46AY6X4QIdXglInWIaxAy+jWq9gIe
E08KqqYAU+HydTBVF/S1IZ0dqfJ0pjLMUZmZ+zvKjW8+4Abb6j+mi8RoXBR6k7E/Yv+ofWUAKNZa
U5QJ5XXuItRFIiqxBf9it6uXRlgVMAj6/Ush717aQCPsbKQtYdwcEe7KBtWtSx5zcQZ/I9f3L7TD
STw+G94s9n88/urC7Pw/R1FaatLasA9F4tHbgGNq2mUXpuCB5KyuTtEJ8HKgEl8CLMPvaWg/yzSm
S8RQ9gbyYCFoNuzFXH5ZljEY3qUdEoi5wvzaRnj7C/oPi5unPUQhpRoDdNVyPh+XKLY77V8BGZ1m
yGZ0Jzkt4eGjGRl4mnc6fr43CgZNUu7Pob29NbmGghUwhNUE/TqBis1oen+vAbOI60sYIvVkVtAp
5W6Ak/HEzbo4LYo08VhoPZc2yv1+kByaikT2EqWTLYE3KUx4+xMI3lqaYELXwPV3uLHKB3vcpczz
u+9NjXP6S8OW4SwWKD1gJErvOqNqw8mcnrd7e6IDxvdc94ssID3TbHZD0maLr3VV/k8jsuPGvQEP
aw8IL+3AzQTmqIQi/gXmH3vPm/FGVQ7UFhlIBAahfV4mq1i39GVWutdTTxBSdCLn1nJ3h3VLn7BQ
VH10x7Uf6r5xxd3qRnVlkJds6XBlxRsIxcpKLUOVUNJOKrFnwhY5BEuKpoDUILSeitvSRLonzzNW
Ru2ZwE+8in0j0otaeMlp7mY9AC8spYYyGyGQRkZWIrL0KuDhzWauHhupmzud7ThoqA5chnUE4G09
X/BeSsyGFljf6L/2ASH6W3zrvgvZMb3ELYisplkzxpM0WST37yDiUJliEPkvI+YCVx9mkyRo0k35
3umRR6s1tpKvrVOIIQVxAtKrErzvL5Bf677+NF2umVJ2Yt+LDNLg2k2rEdu2woWzJ3y+Pv7WV2Fk
N/IYjeIqvJaygZ3Nneu8tDorUjBU306kjeyqmPzMkGsMjvAs4NsVJ726Kw5AQdN5Kgps3qlvC1gO
TQYLdArMY4zQt30WqencwKXHlaQ+yRNUzGagfYkZtybwqN96SyDWY7vGjo9LPbGDvp8NZ3+lt1px
szHEbuQ3+CHeOdgxKOW153pY0YnaIVdxGfpjzDrbVWI6DpSPwQdnskcNZj+ZRhzMaMu37VQlskBX
qp3O9baCaQffds+V5j3gZmpgMeaU3Ck7qQlbPcel2b8Li3b/yZhrkdNnYB0TZIcFTOTY3Iwkc6Q7
RIfefLSkbZ5yrth1s+Mhr6uu9CaIzuAGWeTUfzTLCnM0oY/XWLv0MwmI2wTwC3UWTZpDZ+A3EE6o
9x96iPqeKgT4SV7r/WuO965C64AHnnQ5yZl65jQmlHSyI+IcnuTmK0rv0FQzOXzR0Pcrp5bjzJXZ
Xjs8lsrjK38MbWsVcpxAXamoT1+bzidRo3+/87FyP70Bw1W1eEf0Dim45NxOFBfpUMlGWns4AlWV
aoBccO44elsc7WJD87IMq+duYJCS5qT2e+h1QvK360A0bb4RKZCuotrKCcjaqlBadTikG6C5gMCs
+OABhjdUzt0bNv2vA24g6NcRQ77gKPOOwoBQohh66iAF9zi64q1qN58oFCiNTap+94VEIJyfIPE/
aN1cBNzllmqC/8g5hjl37TgZ9U4B5R7jDeV93Cz8BaSw6OI1eB/M0+UMy9PpqiT4IYg01rzPkHZJ
8k4qsIzh8bJEnoev5UEstZVTobMsuzaV4Jzl14R3A+YJdqY3aO0MfuvYm9Z542K1/yunCkidUT4t
8x4482M/7q0XpaCEo6DrOP65WulHhqdCDBvmeR6zvxFTf2eTFhgimm6ZT2tVwKEo/Lvkde2ilhSD
CgZisKBC4YxB0BHgoYJFI9e5g3bl556EVrK9vRJ5zAbTH9jSP7FUcWf3w4ZI0DY6PHNAqZFZQCYK
BFM20DAdNHFDAVFFdiSh73nldWIrHq+fFKFu5kdun7MYSCQE+FZGCGRkW1hK9qQsU8UakHM9QPoc
osRptkPMTl9LiMIBs1GUo7ubuQItGWmc14WLdMbTS7Ds1JHv+IwftWqf1wdO3HmrgnkBuekBkzCN
8VMgaQf5zyHMMLd5txff4Qm2epomAIaYsKEn4OgIgA+taJqzcoaQquC6bx+5l4iZbTA6EHolVP0E
re6/C0DABs3xSQq4iPL124yBC3t3qDh0LPlqMteuZKKbseEDuvThU+gWlfWyxVsGnYqIyBSQ/W2w
hPfP9Pgx9QesFDjUdKIGjuGHa+ToOHZ1XkEoGo46DR2FBXZWLqRI8GbxardGNYCKEEEKiz83PA9C
EzVVxruh2nvG5htJlvMXuYTCU6raxxUnHirTP3DrMfEREHsLrgLGFFkdf0rFGV3WAkCJTS6PCsIO
5LGEUHkLMo2lL4cDAScHL7PG5bU5zOdNpOdnUU8v/JWZ1CWyvw5/jv9kd64nxx0nBZbZqOcDqkmF
Wj/zyIWvbxugnNdTSfo/2VWJ9a7dcw0s6qsSZYkxQhSoTzTPZLqyfim8olTaPQIOy6JsNYx5aK3X
VQR+zT5TfVtlSh7pZOWwWRQ5znJJaGE3OBDwGcZ316NqY7iNugUjNrN7yIcGlJdJwyWl36FiqYx0
o/qZy2SVz4I83ZmOJhmkrIMtEYKKE17YETaVhmQrdVYmUcEhS0XcGEbHBb3dTLAXIJKNjjJvr1qN
xpKostwkQqMWt9qs0eVb13ka+XsSNqmhjO+7PK1DeP/e5lmZ54pL8Me7qkT0yllmsBdQigMxKI0x
XR331ZXFPyasyOS8Z50Aer1BvY/46pqXCv+HlxRKN59HBsFPrEfXDqq2s6BA7fILWpHht3Wyi8h7
x15AdnrkQsmiaBagXKoKOqaEj0gb5AeZMJcdK86KxlVpqap9k6ughyAGIWz50ryaAu6dSTy5DGFI
G7xAITglFYTCVMII2wfbFPEeeS9TVivupJSnsPTspCOzlRrWs7BkSotOho4KkM6loD7ZdL68qiqp
pCQ35FsT4T19DSsSJP6q9KhfYjeKyuSwsAjjD73LPfdZ6zWeFSoCrDqlWZ5YxNYM5/6BEZnyZ0US
Eb2fNtjUbbRpAE8b7iC0Fdqx50TjZ28HLu+50D7bDXzal9KqLPITsQf9AsByFB0MeTb+JNI/3kap
roNwKswV4Z+OI/iVlcT/Eb14SCJajDK2LsOq7lqK29mf7YJt2fQPtc26ZdL3Iyl+cLkMSzXNWLee
bSGCfVZaVJ5JhbF+m6vjRPvj3KsIFIQ+ovqOG56u9yORLgiziv/HuR+iJjeTrofD1+EUpGey72KO
1TVKxB+xMFvL2LKD4EYoc9xpxg9Zbg+PRMK02GQ0Aaa48tn8S4KhcnEaCaL0RZmUwt+6MqLrjeJe
jtC3dXMuiU5ysiXsNPyazZm4AaofrOrQuRxCOggrIi+ocWF6nRLPI9mpWAdOSLrk6yW7ob/haHKV
0EXWECIGNcrMa3AMU5Yj2cPOyuoohdd/ZmVGZARi3g/IEUhVbIpzCdsT6ZULTX4pDhHBgVppDZeF
QjJCLSykZ9tnRK5YdEEV/289KJ4hdGgSsTrHz2jcTSYtniCtNV4HChKs0gw0Vd5hLf+xi0WVXUAy
rmdurMBuZcJVUexc/IGTShISPyvRDyEla0CqGDOKGG6c4PrFrxsDlidvml7+0Kr0oHdVk8bElLuR
E5OfY+zLYJppDU5i1v99CjjtJ956t6OHwTUULP2sfcljSKxnAtjM7hSxmzyz4xxRw88AGdXTfhxO
E90h8yAJs673012Jxhfn+vwmJafk/FU/cDQr5guG/Q7JtVfhqexLD1VY2FWfdQ2g6ORNRPdmFI7O
gTWoVpANU12FZAhu5/5OjzaiQLQh4QQ8QmAsDTQAIHEkebKCpJz1Bu5nzXh0W23CVk1SXA4X+aPU
x6idshGMaJv90iIyo+cHgSitFRYeKzgLC80X0RZFJheTDnXDKkS0j55KtCEM8iZi7afDxSy54UrX
m4hoAk8Kk/roGWcHhczj35MlHPkKqBZO44PPCrBe9DJb4nXD22bdHUbV8VJ1uIdPgMSf220qoPXe
v5cvKQG4M6grtQpELsrnx/rObAcDLL0fMljRPD0tggGY/vgapBoZMsX3OMkmHuMya2CKZy5wy3ms
iinr58HRtSMslscA8w2Uneam6Un4/p2Bk0jDAD3ytWiJqlZrFo2kYytS78mTINrls3A8vqRU6H2D
AYjpOAWVoHCRF3hK6gDqNcycd19/u86YYjUKi2ty1+vBo0VG7GV68wOkKOgmFHp/Rp/rYi1+rDwk
UhL9WiL8hLcOa7IXSOhWfqGMr5fDZ6a1NI2J40umWPrrXUjmO/9nim2YIZ8UoTw/6Vu8PJIM4je8
fjPhIfrxXLLYgEeEXu4yyp58m2JpO1Rhkq4KDgeo1ksjPivvKOjR1zHearEZygmESpEgWfUjhxka
o0r9RIRkv0lw2tYyYSHQoh1LLQTf/sV7WJPnjkgUUXpSqcxyGvrgRKcIpZMEgFEuwxTJvH0B/RyW
BX6wGi6SduEAV2P2PbJ493TwOO2n+zU1tk/8g/7Mx16t6JhaLTnvdwTqXcGDdqVjp+5+OngrX68V
A10WpsrIrotXZjLl+BkVfnc4Un80GH4toJc0nqOMsDb/yUIFurUtEbF3J+7/FmtbUxCfb47xvhFU
iFLYHR3u7+yq5Fy+OYZi+0KYvhzil5nHtEdV7w1aTVMbXpo7a98xLXQKG7gQHAW+nrr458ZRKr2O
dr5J8SpJzKypaEP3uNJtRgw0zR3mbqkjhtmQdKKZL0rWqOFIUwOOJkqzC5hutHZRqj1DVsIblCaF
k/M3Q1PFTaVHjdJVYoq4taW9gH+R/SVRQhkKpI2UMLILL7GXVwX8XHce2xWOPAaPqKPcD7ZHvP2y
4dok9uo6spBjC6zw6EqZs2xd80fvXs2wfw5dflmYgHol2SrwXN/VPz8SaN+t7PSvQx1BTDjVbfrx
FGUl1wOE3OlVRF5rlHAvWYvLbvRXtdMhLExNf8Ipp/Jp+WbiKD8oqgruwf4jNH8vjqq3ORRESqFo
7/z7xvvz2H/fHu0+sygbpfI4EedokF9HKMdUzUHw9awZWdcnoo1glc5W8xUD7KFclEHb7PLjmhgc
3l6vOnz1UGNs9SLgwWSreVJy/wupQxzOpEX8vNZs+w/aeE0utWlEMhMsX8bA7A2fjyYRFyqnQY7U
GveC35ymnGFPgoL8d/uQXiRcDIb6XwCM8oAX/84qh2mT+bzDWvfzud9fBUvTAcoXQ3Rvtuf1q8Q4
NlxDUhZ4QWDfY7D4YA1ngJdc7M+JWtxOClRCK0ys+bgBPevTHlLV8zcfgWcElsdxq5mgw9H0dMXA
JVLrATH2aPV/f3hxXbvYIemCi5AkYGD3clQnECFkkXP/3zLaq7pFk5D9Pw+xfJVBVWz2brGBX5eW
YiFuvHSMsRV0mhy0JhzgZ96TPrFo/yai+AiJ0JIEIc2hp9aQSPdkOU/79CdIVRpVtcarK1ISOwVg
imZj/9llEhgTadyg14Fkt9wJuKL1LcVyfgKQFC7sNkYgJO/2WeeXIGmhitwAjgwTosLfUGhYcGlf
SOemUUfxiKEnfkrOuO42ImWXl5i/6Q6dCYcW9C6bEYhCgUEtaz6dxYK4pOPao4TiLY6rlX20quq/
Cyo6HE/y+ITX6qubenQsoEmBaWICdAjdqEC0Xeorxa8n9VHhiJPmINCWYs43WSrR8ZsZ5H/lO/OP
ocEkStRZzIPdp2uXpwZ4RcQkozeQ1mjCH5YxK9HrAyJN8H3+T18nqliNPbDD2Im+D35T9jpZu2oQ
/VSwsrO39dDkqQUZtje7lrrjM6KZL2KDHX09W0Rw4Kmz7pv31WyWYwWRTU7iQB9AC0tqlQcM+vC9
6VS0UFujV88TlRiR+IANvs45vvAvCYQ2Bsqjq8r0LAYKQHL0rdSRkSoqiAkT78HD/Imu64aNtqqL
pqUPIOf7MhfDf5vw6isa4Zc6XxtuSkuzdC9fye7Du+vS66fhmM/rVYUQNzzJfqQLVlQFB+MUqIET
1PtGBB34Uxqp7DRKOQ8upNUc0JOlgw11FEl4D5H5md4e/ZTgflnNkOAgksh1Ayhf+P5wp7bU4HdA
w33wSDINETpjvsI0mym6OcewVRByXdCATn9zg4Ms8AZ218moVsQEKRB9UdaTcegracMpIHu7yqBh
dDnkcE8NP0s3GXbVkUcPne4Bu2gOJQ9tKXeXV2KmaWxwuaPnFn1X9cxqJgLgnjyolLaoc0CTbtWd
+aNUSVBRhNPFHMCNNaYQ8zn15ZO3gyPN5ksarvYxf89rKaL+FFnj69/PRXjbRVv7m6tG/MYR6prZ
VZVruio24gTUBb9BptGLb7ra5w+8QgneOA4JaZCm2UgMb+51Gkj6IIpEwTdzlQA07RO0+uHalcOK
WAS558FLBchWH4s7cbCHq+7lhBuwBPLdIx3K6knyPEtugL7JQegkXXggzRQa6U4UjUiRpWXhJTlX
xh2IxTn8r8mI/rfkNunwOuYt1zMJNJ6rx6e7kfaDMWuWq6d9mL3wkQdPB3Yn9ZyEcsckpl2GSHU4
JC4Xgp7RL2cOpgqAqCRY/YkD74CRcFqkEuTzK13TcM08OVSyoEk85Kg6hWAfHchd7m3UU0Qhwwor
0/A5gRuEN2CSwJK1mE44pLSAcEcU8oBb6ksYI2YdCXjbeW/manYo6VWptGJMING3lkbgLxVDpv3f
PwjrqEu2QesGp0MyJdLjheMP4Do3ImANAskh6kZyen9T8jdnXqLXsSAKvytT22FEiRrSiRfMhclD
zPxOPm2MVcI9IzzZ+Yuef4hZ37Jzz607htncwSYy5iju6fp82WIXLTcEVBoaw26C5q4oOlKJRGPf
grPNzVA2XN7zQwJzz/iJCunWbtL+wE3n4NjU8Qkegl8RiFogixbRJi/osVbGZa6ddX5Q3VG6SWfE
DxyU5/TEfLPBJcdmDyFXvlQgQZYW9f3b3cAHxDCBXCHRe/UfCeKoJrSklS+Eutn4VHWXaq1I6RlZ
1ddxXx5hiY+hRw/tXbN7FKJn9ASFMWMN7ywKlKntCiEuVxmGzr6DlrT+Sd2aTjd4eGGhKMnIQT2t
0kPsEBQTKJ58HKfmv2w35T1gVkFTKk4aAUpOrnAlLtU6cpDSb87knuFbAdyFt9QlzWP+vCyfIgH6
73zJwW9H1/wuPK/5B6pAaFz5mhewvHQvVFKqDzBHEhEf8P5ZfpSLSR5FViVheWUnB2QiG/bRs7yi
hUxfAw3YiwU9Du3eQ0NnU5LXfmSxnD1fYHhtyw8ZYWOxYowPDOGbM4ID0VkShGkUK/xbpVzIxcME
gDCNKxQNnJqiKgSV0VtE3o6ifYcSucqFPJlnbYtNb2ujb5oZEofZcCLFTPXVT4hg7IGN6AFf905S
RsKCc4dwJpBasWBm1RXysuuVxpyEsr+A/8a4zjQQzNrFguxHiwA1R6IV1QI2HKV+/7S0LqAj6rU8
7XR4LjeizfcxYKO8fCFRk4MY40Koq/UnRI+FUf31sW/mAXp7MPN0t91eAOQhxhu6rVSYye6rtLzX
+Rk39rmrP6mLlQSRVBG8nY+ULfaqxTwz0BM4rwM4Rj16rrKrIBeOHT88MkJZPYz1Ny6PGTXJ1Ehf
Pb0jJ7A5+u5MXkjR8XfIuSgQXrJdZHEuZXQzON9YJFNCy46T40VHwXuBJWXvn7KvudDLh4o5pWvD
tywdLIqYIcHgLbeO0Hfb1JMk1evvMVKVZCboSqPb4cU+QOPOrwg4kX5WYtvrmIuEGEnfCjAcP9gi
j4RpldyCKc8WbFliDVZHS0GzYXqenTuQ9xGFyWKjNlZRf3xJkCMbZHB6lhcOpUfGfJ0BwevBZRDf
xwjI0r4uTKSu3XAWYMKHL7eo447WVE2es7YB1/mxVAJxy6KPJ0jhls8yXLvcfDUKvLmPo/18BPO1
TxaAJqAnK3kEW5iz0rYUJajd9wne++VRwYV/ae18r71nvRYqFIktyDf7Zpub/d/MjYjeGEnhXNDy
t02hBDBCaXWwKaT/Kmxn+/6weZAoNBt/p76/+a4XTKZXi9laFCfb4lNdIcWHlLZw5GIspqTb99uV
45YqsikZ1O8/ub8fuyWQIc1vC41UMMLunWjL2oY7Nji337rCIqm1zYP18JlZFNCdQK4032XK7aT6
Myo8eOcZx7T7/y1xMaOysfuolLyBA9L6pd9VokwzEn7bmj6IX6nPIAiqm42Cf7mtMzoWg8/EXKer
Ps3z6D4/Tfugx1Zo2uaNCoFUZPHxO+7XSq9ldgF0XU/VzoabgVEH+MdIxgcD7SeIhaX+bh5heg3h
id6CMozOVwZDlQkpVRR+HiPHv7c5YjX+MNNSviv/7/bU04khL9EhN+qN6WicR93Nj9GT6MMMq0bJ
/jADPT1CJImyeXvDBUP++x0/oLkGnSPOpKJVaqKA7VKAvzKFyFm0f5ltU8lEp0PBJ8x36eOWbRZ9
LXzx6tZ+S7UREbg4p8b2YtlGBPEtRWfTj5yWfiXuIbnyi8sHxnFX1nGor3DhSO/WvGFKnH/QfYZw
RzJkY9N6Fi93X3OdiiVqfSabVJyCLTVG8gh/rwePSCCeGmjHjYc9c0OsQOJQcZrNepQ8996pg5iC
GuvrVZjuhKJOToUD3CTe6ck4jHTi4h55xxO9oEqZeJ7RpqdoqqWcY+IX87ZOdAAOK6hCS9NcCKyc
/ZxYyImJai0lLtOaeMso9yYtPCvG4RBCVx6zrphEUACn0C6hIHPYYrJzJKOT099kB90VwkMwQD9H
D1f7VEfzti4XYNYGLsLx7Lk4vc4IW3UJeg+Gih81IMnx1XnwxjUMwvQOvNXMMgYlo4O/prBTSuPg
Bnf4U/mgCNeWTIKvuAq0NV3gWtWZzHxQh264rM0A74iEKZHx4gVxSNfVmzTZMsjS9gYQrKVQ0E27
gmOUscE0oqz/Q1/91/8g9J3XI6WmQi3gCfNYfOcZRwH+s6qea2HJPB52esefUSs855bpA6DBTpu6
QAvuyX+iA09T7XBVqInwumpBOE7uQjynng1BwTYexHdOq8sDXwClKngHxR1akM4wA/J472fknl+a
fnZSC7sVqt5JPbumxTpXgRkzPmBQavL6fE+BCCyzD4SkZueRIMVLIi8TwNYchiAFf/uauhLSWyRk
jVcnyvvOaiOIO0hdkuL6kJBfFmCTaXedO7wowmaNL2fkOSA8KARSjbHSmySLv2hWXT7PKgyX5lWj
sThlm8kx853BTImq0hYkU61cOt+ve7SdRQqYo11VrMNWAWLlq14P5SUMfpELEj2J+f5jgjIzpOTH
ze73wnxh0cH7WXCCzOjcYaguSL5/+Lw609F/i0T7gJGN7XzsHyWi5Gx8EaD76U+Bkqm4FXrJa4/e
xnTG/wx85uwUmkB7h5b0XNxavND1YitKUwn/gFMAaqnCQ0JfCeFPjHlLe1MzOBgCCtWHu3+CIi3p
yGEnRCp72vC84AZPPbhCRdKLRYhDnDEys6t+60hEDvKvljMDL0Ski8tvztEAQxBh/DCE3g7OPr2W
RWTSStpN89vaC+g23bLvucztGRZaBb6shtGYx7M6HO2bA10c9a8HdpodyUZ+ay4tNOispakuSMS/
4zqxuzhf/DR+xsPpxhirkZ04hQb9KsOyotmlkFN51dId8X/EgMSne9Rtrhj6S0taKyWiZklqk24u
2neMvX0osUQw+ckS51IsdhW4j/KObZ5T7lYS8XHzCJdUjPYFGTe9jmFogNFufF8YpkkkroWQvZ4+
5qd+5dI3YxJeZRNjkFKlAPcXqxEBkOCvfYa6iVe2Ir6vruxLvaZEXTRmiIVvTrojxNDw8zObxjGU
8EjFH8dgBe7Uunr5gPYm9R/ukOUHjy3fIStVwWpE3ocZqWu6iZZxiwh4uRxQO4y9Crzlv2H0X0eB
I9QFJSf3isHS0753tAXQTXhg0K4GKvlkThRTbaSMHwIDhNEtM1pkSx6iiKjYVnDDNmHJ4BQ02ObD
chWN4UGfdjH/B6g5KuKM20a3CSraYfjy6sVVYsUfZz/C/ixvVC4xVZ4Wiuk5IK1r8+yNwwQ4TTfp
eZi7WmU0it34Zdd5+f/IL0jeZLs3NerRg9wNBR9txq313+7F4QF/8FvQFjoRlZhs7TATp6Orhcsx
CUqoTPQuby8EVjowIzSEskFt/oK9ZC0xiq0QUv1RNpaelSnLqBQfLWDQRGTcfwTTZjWxPM+qg0Ab
tM5kG7/b5q9Ksj8+Eaw/E4zFMx7YX1MLAcjclj2nh0MO87jY+cJ+kFJCivKukIS79qy9+n4hl80C
ViC5AiErJIPQMunBdTtMvg1tDQJhQYw3VK2tnk67LO87e9ngtj4uCYQcaFkFN7OQ+oQcpkNRalks
JjLFl5yq9tpYIbKvMx9GcCgg5u8cteLlpbMVuArqJnTPEU9oONHd6aQdJGZtOIBds/WE7Py3GYKj
vUk/L3Wi+++ymSXZbxckj0dUKCG/VayqGVKkNxqS3/MkKPMEFoYB1ki/C84xUPaO8Sek04Es4W7n
03kGrxJDaD7hzm7roeGdzibw08XheN9+U1zxeXKpg1M/dY3aMPRCNjg8f4aRtA12lZFSQeP42tLj
JePZrL73DBEjTvUOdn5tPQnSu3WBECuNRHmT+yc6BUDJcjOMBMY2GVXTztwQf6QYWfRGim9QVvHA
H1JvvWiKZX0c1BODocXgUtLtvFm1TJqWmISxy4evTPf5j6/EKVjwl4R2gymUuEIZV/ogpd/yA4AW
zFnAJAc/FHtcDAjNQDSBD5+r4BjzOK5bB6png1WEMM7y35lsD4iCjstXfvhAmWtnlw6tXXdwtPVo
ZY13VmyV188Y9JCw80gmtHm9mXvGEutpZOPIX+TsBsS6M0c7EQmTBLbkIDR5176cwkgGr7Q66nqa
Gaj7YVhqaweIth03EmZMeCdpi1xbAQNrgCq9j23H3ZSjG3isnkcEyscrSuhaYxd7zcY1/nV+byLb
CxT/7VwLadyb25XLmefnxR+gvUv/4HliwWTmWvvPrCZYYGW2qpz5qGgESVMwd+4KKQiGQLGIsRQQ
CTXuMFDtdxHqxoqJeZiJMSmdD/ttUs8uFxtDz2fqC2CPAEvvHPA5Z8p1Fd5r0uTyd3JZwf7YIK4X
h7p2mD8SHzWcrF6SmeznXtbdNQhXNs+daAlaEQPPSu2qaMMEOdqcbxfp/FVfi4l4Au1korZ94VwU
B80f/OshEfrEoyr1G93ebjV3vO6QLmDRM5xCH2Zz82uqEn6hRJ1H4XyZJgs4mUzaQsybwQgul12a
cpeMR2m3KWdgSBlp0QStPXq+2m2T/TwgIruPfsnNl8QVgzXrwTN99P/+3PTI2fEBFJG3CyYY9luN
u/R/09W6wubtWXOFcSpby91cmp/IFVmCtHNfwZHE1tt6bUE+en0lFIxIQTwrg+kJwIj4APzNVoNf
z2GDtH7nEdnR/uf2ZqV/2NL8eE/WU8/vheK4msMTI/1jfs8HSkXQef0aB/6H58xKVpsf+vlXx8yn
Xr3p7rhNAEaawjco+JfFoKjK9o+xz7XZSwkXJMgcQFQ6unpfEeXq97RYwuvBa3sribhsB50ahwqV
jkYBfSQCPQWU5NdRAbzV5XDLLpT0yAWg8ND9i/OnSg86kDYHzoHXaa3e9P3oblI6Ddy+8LID0MS/
De2KGpBghh80OdBvSYCHyeDA/KScUbtcVx1GgA769fHLT7mw8FRPQcpeYbskHE5j6q3iYjke+jVo
/oV6/Iq+VJ1RsgwMrJATknSuL8/srhTPA0jb8RYz+5jA/KZKTBvwWmugTSGLkE03q77TyTBCkWP7
UTnsxBoje7/evtio+BueePUV08HE0wCC0G9WZ8P4TUPtAk/Tmpaabg2MY5x4aiALPa/yC9SaTJJx
4sZdb/6++SAdYb3Uans6DAkNxziSU+wY6yYcYOzM8r0y8mz4gFDMqSBb2A0DRpWLrGilvXcvekED
aodG+my1OhPGzEGo6w/aYYNBBiGnXys+3E6Rf3zcGN1GeXOQCny68Dkyf34mfKZp2cymSP3ZwxnM
1n4IF+jb8Q8zSJEKc+2TjhtAmwOuas5m4BoqZhUNK+YjaG3dub+TvSOsByIGTz52uEHIhYMCyBm6
XK4HcU1z2ykfI1exRcAo8+pc9iV1OIur5F52DUVfSdz1/FPXO1s5ytn0RG187zk6ox4bWZQj3NgM
DCfc6A7LtdNlIKp83lQQGUZcuUqfW9dmncJaV9sngpRNDZzJY3ctIOZG3Kpyr/zcWyxUUYzius5G
kRy0sx7EbmWQNpljwcdfg82HBVc/N+TQGdq8F2X3kYSYdWXXfxla5DEkbyzmvvuj5WGoACsUefkr
GRd23szQ5v58g5SFmj8uzqzbf4JKGy3AcUS16XKJ9TJHvO9cexBqn+cgJ4yc09bOba6+tztcj0UM
haq6oWkdPjCiqNGq41yMxkWmZVXx0e3jvwvJXoZ8vFDvcpfBdGQg3UmgSvLF54fhkyh+8iCt7/wO
wjQK1L5WpWv2N80BCWiHa0xBRy4wyuLok0LOzNxUlKD00CArgi6JEWFh1aupd+4fHAhlReA/8NwT
5kwa8glDu/odwgSlz4G/kftOezisA3UPspcx6th/nnthvJ7YO9aIlZzHzPBbo0dq7tse2RZ44erJ
wbhVZmCXZ/8Kj0lo2m2uWkUx/dJLAVp/z78YQxnor9x4UaPX34j7XylSDfBLIhVScIeGcHKHKd2C
kCvb++FjsK7xtpH0uq9Ub3MVuA7+tOc83p5BlmpKxh97EfaS2aEFcEJR94XZemTyJA5+JfjmHjfb
fQ2wix56DRXG8gd26JahG8A9aA91pFY84rFGKIdn0o4AvqweZzjAE5xzxRKc/YZ6uQmahTg5WnKN
Kuvx1A+nSFwJHA96VBDc11sroDlg+EczCkFzCuCuQnpbyQWf+klaT6FwpT2cyVsHXlo0SKaVff2o
1e1GjP6qTsd/IZmDJAxfs1iNEwmO48OkMnocmq3YW/mJrXVDEfjwCdkY4fX0Uy/ofbRI8OhoANmJ
pTgHPNqMG6prMYAm9q2sVq4+oNu/t4GCCCoVxMSd8Mmq0oVhd+IQbeFrW4yqaW7PPiC4swqxI6VV
OlDNAjubRfctQfKNLPzuJvTVxT0OuvSoWv+33Gu7c0jtbP6sPwvaLHAo/ygoQ2mJ/5mDUm9XL6i4
4rd5Rwn1kZuJMIdCk/IRSYXrd/MRLsl7yyFGtpmHQpX3xjWjoaZn05bPuZtie3IuqvfBAHUbD4+E
0dRiJ7eA+TLmSVsKrmhJJqMKxhqphDwHfE+eONY1XcTrHIJwHejPgDyhyXqgTShOHbgUVogX4v9z
qk/DkRfGu08zFaLs3qER0mfR5LDwmoEQkBa8NRFelZk+pbHgYyNLnHywqr4m1ejK7SvG9lmV45zZ
ULcLuBBY8mRBNl3ab80qZt0Z+oi5zHKko26NknW/IGodrwaaXolBEEc4GeMnkMUzh5OtiexJey+u
JLIo0rE5dwBlwfCTYw+Bx82NMZfcuZdGHzp8duy63+GjhAAVsvCNqEcuvWrda/0QL9D4YHAPFUYy
f7etq0tDHvvDGrHhY/1oQhflCg3D6ElqEOjWrMhsNPliC6LVhDbDvVvWzMHCocIMadSlZLaPPpSB
r9EclOzBRoKWujIXrDdvZBD2fTppPED2nFAU2cdRFt/TAovGgxTGM0ULUO4Iwt19Lz1QUNiTI3q1
PRDA8PhqCFQRctndCWMtfliOSd3SYv7YnU1fNMf9ELkDp1wKYQpUELt7mIDgAxpepptEh7JW4Nl2
zHqnoyLgEflUXGVnEn1SvxNmhz9WI/1ToShGuOZfnMLCmeMfOuqZbEPZDXfRIIL6grCZRspsdoqQ
zigJMjInYKYvy8+l8YP2euqvR+XCvHulnwmwV4NY8F+iTJ+KjCfEvd6irzgf12K7+QeX2ssM120K
00TlAY4OkbzX9gy22CrHkqSfsmMCGXEAh1b4pqa1ZvzTzKk/NwCHDN3t7PkCItX0q/yrNBx0bA60
x7QUChI3y3BrndGeFqao20ZjJxTDLEhaqzGueHdnAW72a6apSSEFfNL1t/FA5+byS6znn4THCgy+
jfT560JXTjJUBtpW+rXkkG+zkwS/OisFbSxMyJEoUNECffomtDIUl8g+k6k15nH9a7NekO5pz8Hq
9yv/cLyPjzIciVM5g00EG7GLO2FMBt3phRSsj1IePkvZ3rn4QOPBAvpqZK+zc6Dfa91Y8yU7dYAl
BHz1fCk4C8484xwTbULdJlclkjF0UsMv6V3QTRbMjwdrm3wBr3+BlXFYXS8DRvjdVOucztg8NtoN
4O7aznUl2Sc0KSYqPJMY96AqYUodg83YnnzAKghOhmbfHsMPSNPQU+KmMoFhvq0busQbAzugTd37
r+5I7c4urbH9XCReuAUwosIUGn8S+yvVuAEE7cgmPIlC/FUsNl2/j2bxdQ9mdvcBxj+jpkQvPEse
3jGyczrgC1bJDLC9mZ6qsIi/VnfwQKo1I7qlNQGs1eGYZNDCVyUV97qM2dOjH1WjV2UcuKwuqQP1
q/mY9zCzacPJya6+NY/uIsLJOeBQVGENfnHZ0gY9UMaCU7Ci3ab/ZZdNxx0u6vDCK6rh2oY9uaoZ
NrRVKKFRv1RoIO9ocXEQtQcEqYPMc/dbtYopBE/AfPOhnoek9WfFmjwb+5pbs+qGCoLwgBSzg9V5
P9x07swxoEat/gE5QkpTZQCtuaZvYg+wdApreNEIZXOw82xxRE9iDOyedJXwpriT4js6w1HiNkYm
zRBOPxkwmmVoDFUv0rx23b4xnZh5xZiT489a1sG/HGS6HdKgkNe4LViY9v1CkAK1Sk7xH4dTSktz
Monp+RXis8IEg4Q+TxNXekuz8lJAn4HWsyEg+Vts9sWvZE8OxtoxnTMbYQvBBj/vTwcIQ4rLeEXW
68ST8LVq73XtTHM8Sl93Xa+twpqCI0SPaF3IoxiCcYXsRe4q3QdkdfEdlI5T55HPuu6Vs5fvlWSe
60gCRMvmq3lEQ4mmsaPIdwjStX2Xxb2aIyVJeSu/T5I4u8Jg24qJ6H9bqd94n0OXahkeo44vTkVF
zeRwkL1t/3gZyxnzIy3OVZ9hSzcCNrDDkNeUAQrGEEmBNJ+T+8azqqIeinQgGF80+Ra4zLvAvFx4
za1sACZV5ZZhrkSFhndrEB5XFH1iYAK8sWfjwdMPxGNDjnbtR8kA0AqJ1LWVJjohiDC4y9NolcSq
T4gJrZFrhMc6j+3yGdc0RS74p9wbOKuBTHVNSRzVX4r53UINvwgxrAtMa+ED4pRGks43PQE3ZddH
MgBU0Qa7LyEtA03Jz/B/SxUt8J7Y146ONMM7P0YmobB+1cxQNEVJKhetOnDYsNIh+vT68l2mnrSw
jsIgpFkCdZsKc4nebT+jzfHlV0Fw7GL7cD6ZlXlg4FbHmngfT6dxbRHVQhYlAMdrrQxyIyAiU6wY
fNwzg+vYlKZl0lsz85lXJmwlUvZRw68YpCZ30s9gGOYS5KNyYMr3h/R5v1/rlmBZ/q8/I7ZCeHAN
zcixjo9+cKZL6W8HLb1a4kk0Xv/1abEm3JOWzJyAsmkE/sjlV8h8srT9cpdLN1HaFdt2uXf2S0wo
WL05529ARlsy+sOKH+njOr+YCkjfjFZbKXZtMEL6VSzg3rfjw+wP2HVlOldOBVXv1SaApc9YhoK2
MIDuXlzdog/xuskRT2+bKLseklbOmIlw3J5qwQ5IXVv/7mw/FeVUh165AaxHEINWceuAYD4cqv+z
+xwTYUKcCLXjxrq8WtE5yhc9wXsKOMC0Fv1vdamKogK7mD/BsvfyiUdRo4zO/aBT2n1TUJufPGdf
sHEsD4Hk26hchkckTsCcu6CZWALnJrM3f6tbyGumrdcmkx3KIRhsdzjCMj+iZrzcGSa+9E/mFMLA
711OAX/8NajBKWZht48HEXvLh6TiqEFfRtRAlPn6zpV+SjH1N/D0TPDkr5qWnud2MEI+EpxhjbDq
2oeDnl6gjvDyhnrsFLtiPHpkHC46+c+fSol0CImKHJrdU94cujcSuZLyckkRNkBpqo3ErZlIG43S
FTjUaP9cgDcl3a06Hfqxf36xJJSRm5GePvCsMzMOzCdgvqnSHUBsxJJX5viSFSNVx1QlNGcteAed
ToYBylb4jZg2FGG68vXo/tSlUMbjOZy/eJqqggRb2P2J74pF3FXREI5jETLqCzHOBrmjErHo0qaW
DoOaDMFNZTHs8JF2UC5wNxnxKsFVTeJ8uYm4OKjcXpbqwCD3x8kueJ0sA/LZGH+HkqiOFuUbe8dJ
zLn4IFQtX1cKBsniZZ+KjPvKoX6Wl3Z8glpvVtVYk0HjL2tTPzWA8bp9Lw0JPB6oOqUANZJEDm34
jfdLYffyx5fS4E39wOpnf18wsOK2Hi+JhNkm/oVG9nlBw9cTWrgAwWtXETn4g4+++tqrLKOEoHQW
1rSppcKWajGZJGbcaCcHd6IdfXeXQBiqLbFdAdSv7y2BqSnRLmOj/S2RX+oDZkHTN8hqhYQdBjxp
BwTV6MB9w59HIX+byLc6+eI18FPW6KJQT0DKC8q5EKtFxe53Zi9ku2+euuvvem6+TFfIuvGNuKj5
iGxLiqnx2XG2IRzLjwHYY528JdoQFQ/dvgxUfpb1GJkhsnjOhIENZlrLrCYmjb3/xcjvpHfRvNAb
bCHytk6n6EI46M93n9ow4tWYmQ+5nC3CphCsF7UhxdiY71RnB2i88rzx3ezs1ieEk6kwYGB6Oy+v
PljQtUscZp9Z3fqO9GATV5jC0vaMI65TEJJP6y3rhQUJXOeGSKzG/Zg1oqadI7ZtFIULWXOzLOUm
FlVoU3N8+WbRzt4CTCKtMI+ZoBSLElpDgavMPkBvl1iWE3MCHA+Ff6grAt1+vGJsCloPozyom0+Q
7AKF9LtbD4p/Dwp0V+8Pro2gAlqNXkTx6ABGNcPaAFIUhEdVKI9ZRs6QrwnR1VQwONXyi3MC6exp
LQxXfYJ6aSqr0T2/YHiSNyQN0RV+60WgbOsvgQiWvXrMnVMqCxnvLlqRNFPKyTu+rNB1gdYBhD8T
TXi2vfu4dyNnuZuJMsvetZZ/7LxTZVS5GvpbJwq6PWfmcfIkmqt6FopwbXijEMhla/7Oj4wwDalw
buc8f5knoH8mkgnamQXg+iAHYebWTLIxrK1kgcsB0EMEzBv19bycoJa0Tqfd1FrcR7VQcYdymLMq
B+KUKMXlTtaO3aYPzlf5gZIUS+7glN3CVRkvXGbkUMGdpZElxSJpED3Bq093o86RNgIbpzhWAdk/
maS1Y4ErEqSRbYydzWYeK7UFcPbQy1v+StEdOIAbPZC3CUtjMWZZGn0fuUTDGYHQpAml8/893zGb
JX6DT1a9WMTfbPkfO1E+zfuhcLQ6N5AGl7Z1OtN9afxikBrBw0omJTPL3tAoFPNcY6kbqhd2+TSm
f8BsUxzzrhXXhmPonmxwwt3LNVGUO0R5FKsTvgZTHdv3PbDPPjqJn9+RZDbneASlaTC3XU+jUxdq
KMXOF7ck9MCnIt4rYIY7WD/dPGal2/G0oxGGl7GTBLmop/m7RSXIVJb8GNf7x3q8uuAbERbpFhou
e/6wssf0tWJtQu8Bio9dBJmHQ0w1b61lCqMH1D6sx68zwsgchhyAzUfRwRHSBu1B0ErWbK/XT2sI
tfgdkAcZPv4xhCR8XLhS6IzCseEgA62js16RerFRlVU1/9NpjaK+loOzMYoZigrrd/KGNVp1fORr
IR9JBGWt4RvQAmc+geyP/HsMGu+BPlfrttfXaTArBJ2cJNv+0CkDClOWnSkb7XIXpCUZQ0cKhRJj
YwwjhyTVqilzbuUsDeF6+ndXYP3A9ZjZYBBoHzex7f18QRxoLQOdgDQ55sFosR9+TR6Qz6ylHp4B
YezVETcVrnkvd/Jr/u1S2tsYcSDD5QsEMaNKIyhvo+5yLF0tNP5xvPxJ6ob57YIHA/WBBH7N8O5+
LRP4DC2GoMvbHkn7u9ugIapIxdaL20+smHWfBdFUB6Oj4msiwgbzD2wulWHHvFqs49gyz7bueJg7
JABYw4dBgUXTJsTyNg4p+KNrZSPYzXSmbDuv4oFI04U56vXMbp14KdM62HXtBYS1kQ0w36V96AnD
0zXoN6Z2jp9LbBOPHZaA2tGnoKKvqCFJAfOsyncZe78uSRWPG+FdL+4k+4HnszRoNqQlQk5X5ypE
pGVFAWOMy+tmvXi/MkxZAX65eMNA21zkU2dWt9XGH/iTejYE1n+vt9ZwrKLGCxiSSe0dJ1V49V0I
BwpJDi3ud3JWQhhD+NBgZCK3ByZM/yQX/n+1mQgREOv+ucMqrTR6m9GCDcjLKXfZPKGeOxyCcw/s
QC+/7rBGR2ffMAULXukKzFGNhkgIc5I7ZMxzfiQ7ePNCQeRX9rWQqteNRXUTIqlLfFL1APYW2skM
6akKaM0u6LHnnKoPmY/WHAiTb8P9RjmQ40VlumINovnsCt7RwNkQn1VxC8fv6C02x3ZVU3zO+4PS
xkh6afCtl2EtCVVaiUoe3OgzI5YCATS8eCVlLhpsLn4XR5+TGqoGSXEudfhl92ZJdvm8YgUsLAqz
cZU+sSobbvtw4J5RD/USQPxYfujWSds98NEWk8yXczqPTF8NYx/4n0VdZpqUmny3Mnx4Onrhxd6F
ldI8iiTmie8A0K0iCd/I6FZU6FMCAU3tb3eqTIt3JFDC+v2y4dx52lt4U/TDClj+hhVJ/za/pnNK
ghMiX0SCJXYGoEFtHEBXu6pDkvOEX8Gb6OdKKj4YAF/TKsUT4rPTZqlXs4jxMzRiK6RSZGtRFzu2
o8siFpAKelkQwBTbCZR0r7MNra1jbaWnalxZYBgyntkNX8x/U984jEsCNm76uRIjwM/Q7TgQFFgT
SB7HIS+XxyxGJvrY3ak+uQYFAK8dePriynxCMOIuaui6Zsd93BWVSnpoczHAqOlcTx3dVJXq1VZk
ddb+Lqspju7gnoPN87MM+dMipGkBBJgyWcLcSzV+fXwBn5NQBbfOPjWrDUbgc4yg4ez6Y4EBlD7k
+MVxYXTw23fh26FNV6xI85sjzRJQI0zL5VisQwyLXkx0zJkXZHgTK5wbAh+qAPYXeIqXF3bpUsrY
bLEe5UTMDFUr3HsSBC6EXU5G5jYxi8rPp1r3fLBlt6Sd/zOWYrwrHQMLaOd0CkHQyubZVGBZY1/O
v9SkiBNJBNeH6F4Olu/eFfAKtdwOtxBDptLwePcbzMk33tH6uJnJ0SgZYi/FRJDWUBV6FyNVEuH/
ufVJt8Yz7jZGN3+nVQVD6AY17KAASQZ9jIu6Sa3BVvG04Ocw7D5ESkdUMC6HZERFoSkldQ8lont5
Dn8ajGgEcF9fc++et8sIpbcPQAE9LMxakTXz9qlKk1ExPLkc+bU5d1H30O/u8ai+k4TGR7c6b4Px
2dqsE67Ttpbgt2KrPr56mKY8+jTacBCQmOo0nvG3dbf7roCAHMrK/8Q86s5XLMP4vpDu9TzIjEIk
Qz8AZXgwDZ3+ZMdMy2g51UKUQpCcQl4q8wG4ZwxTtMzo5NzsGmmnGSfT0/Rvmh+rEqhe/PMpnJR2
4PRfMeoP6WcT8wBYxybksJKD2j4rn2JR9v+VfRKJvky9AEdkVgUS2BkGwP/LPZQ0g8pX6+1LwTXu
kDNNyNCMJRcw7SnTt3gzy6yFrOI62XbWklGe44Houj90J1UIe4GfvpXm7fhaSr0eGSoFRg8l8lAS
6OF5h3aJJIcB+X752v+N//RymVrpbqha6pXI17lwrQlE9obolGIFZ60ZMgmDqJiaRY2vI2r03IvH
t9Jenfthl3AjHb7rDe93BnqzSHa4thldYw6w532iKGrPt9BWU9O+/K89+8e46zYi6w90tQrg+oMV
Ih7I4mQwUiqk4SCRjEF16JiRi1wJN5jBUfdeqdL2BR+G9Nkxq4GCnrPeXn33fs/EBEmRzkSlbIO0
fcvxVmcDhZeU3SnwZKrMiQ3WIUna+V8X/iF1CFtJ2zTm9MGz55qOVrpWpOB8IXx56w1yPFojN4kg
Rd45L3PblL2OxQITKVN9icYcSEJbTUbfCKO9TrVttGTuVQv+KXr/f5ciu5kARgDRvkMVQymWpZ07
pjAziI96s/s/eE7G1LDFHMTSpQWk/WbxZw2a0z3QDLfVdjAWf7QAnXW7ayTeRuwkYWIbpzfBLixX
Cnk/CqtiPiEDMMLpjIfpuJm4nmNRyvmX36aVq0o/FwOxjomUCtWb/P+476s5U+yoN9+JWXiQwzr8
q90kxa8d7g7V4CgFjw0pfma0359Yph0HzEo6IoTR+Y41RNy0wetmwViX9DgTr7svGGTAlzaw7xkS
Whb0JA+Cry7Z/XdMBdJB/36GskYKQMXeeNRLcEyAM4FSdj2MPBxkPAr6/H1OnduBvbvZ0CmHnRW8
IFKy7m/+jsT7BglbV2AsRWwXSBW1FYQvlk3X7q/Lb+K/KlWcrLN7hr9a+wN3V9dpT7xclRPTBdAp
hCGVMJux9OXF2G8zjzkCy9W3+/jADGzJRool7lJZIUXPL0zmo7W1SkqmusEHu81XK/wO7R0uj5xd
xUEe127rN3vtTqkhVWTA5AxMm1tOWMDN61tGsQCUpaUa1LyGqA5rA4N/Akndl/nVOPxdLBxJ2hNa
wzauO+8cSQLPlpewCfcnELAAEdgtZ4qhnWnbkbLCo+1vstJAZiOALGtcUps+fTkewEUqPIxIqMKs
y+Wn5XZTRFFAOZlUUHsA3WXVKF8cbsr74bM42YXkTHdMZ8F9y7HBuGfzQ38ZV2jpwKvICNA/bqx3
2jeqdPZEk1SagtpfAqXVWxTW3ZDkH2AU4WHzBM2DvJPWeVG43wJyV1EcucMB9oAM0JdNAQgyS2I7
uXLbG5vzGEU384Ck/wmuC4zaJO/ayy4g2cgmRY1g9AhtiJNqRs0Tf03msbrfoBvKxkT/UteEJ0b+
pRMBvjRWC5f8B3PpqSuuka0oLcUNU0071dhLlxPgPAhnnsQRAxwKUdbJt3pAt5FqWtPVjqj6L0sU
2vyT/uF0vWDMjKZvnX8Hfs8seFzhGMZUmWGqMfvgRYXE2m4Le5ylJsMvYEw6rW3jixSayZotwU0i
lcZZac2Ix6vUDpP/a2GFcv0qP96bRCPmS4SdT7CZa1DcuTJjr/gjAckJpwAjq3nTW8PEOZ36FjhX
zqAHYcQgBeQqogVRghewGIeZSucR5e+NQH40SRWssm3WsW0azO7vWL033qnV/z2mDGTFKfvrRC0w
BfChcYTJn9fbkTcFlKPgeE2ouNjk95BfdTbbxCsYrza0nEFroK9a5K88H6ABI7AswyYe24Jf9Jop
2dIIcP2vfKY48k/7g4sqaHqb3gUm+8z/lfEwsPTyj2GBV+y/QVx6Nxjt+4MC7iFxJWMCcGMFTU0h
cQQPJfL+/xll2MkXZeEbR0uV24yoo9RdnzGniyHIYeQmIE8Glwf64oaUMVHKqUi22N3nKa+b4RTr
9mo/xhKCMrvLmASLpI54apzW939MCe/QUEEumdzvkai/3NvIZJU15BsEkv5ozJaEhQJtjFWPTSZn
tgjLfvjJubfcCup1AtMJIpj61dVqKmllZpirxZr+4lBCxCl1+Usi798w4sJ/rZZ79kkrlC0MuJAp
8/6f8ncmvVJG11iuogGH+ebvx6gQWLHDoSxIiJ0DP0zTnoGf0OH3XGKuqXuR+N2dKNJSegmDcDAl
OMrlyMEXEYjskVPrBxZB36A4M5Fzzb61RDrvzVI3FQnNQIzh3Zw2kCGApFrUiZEfb3EyjidoQg8U
fhiMVv5XwKh4K81CgWj8AMSePOJHJsxeHexbCYYcgyXAw8nICeSkMpEuxTcLKmmekLkIkN+MaxmB
y6YIuHjjCzSLeKCxwbJ7zjJfYFdfRAbyv+5C+WrjkKdO3JSnS3MBWsw6GdlOMPFyl8HGdISyTQaP
RF1PFHFLJjxrqXv/VNRNaCEydGhLyIEiQsU0XJWhJaC82klcDkMamENuHBo/xoD4TuPvaz7TWOLf
WG44JLbglpooOVBse2arrrN7dVSIfqF9xAEzZY2pp0zVi4RjzAHczErwtPdESFVTmpAuPVgfQ2xs
ctVfK0hJbk5FMwRO51f7oY2JEstWWd4eq9A9oY2cg3jofmAsyGrMQu6rm6fFXSZlAQ0We9Qivptn
ygw74Shf6li5XZeKgNPV6rjedc1onVTqXIEkHzqHbSzqCSMZ0gWTDdxB+h1hVXfJUJntO4gLuWxP
fPJUv+kciTiLcGgn9ZLwTpzO7CZ1lwXazMw7ELh81BbsXuMK4Er1YeRS69riJR8Rz/GoVvCzSISO
QhqdsjGqQTI76MmR/oqkwjXA1THmDmYhM9tEoLD3HtoQTuHBYXoFPtow6ahxbX0vG8joqUFUz9qU
pRFixdKd5+kU2tD9HTB8Uu/1naLs5uqFKbbmeaFSwc/5YIWoMFxObG9SeBeUYiuyBJa2IjQkdtXP
yiyDR4Dn5Yw5KpGds98YQVdjZ0olnW+fXs8ANpvcFebcaXbWUrONM+NKG6xiM7+pd4vSrTmvK3wP
jd4gKRlIkFuWZN7kOqzvaG5YkEF5dfOIkZvo2jI32azU7bXEpUZfqGjdFV8cLpv4ExSfi8fkGH/s
i/ZDzCAsPlgNoSG2X/EwzNDfPdhg+rro1/cAWABTdbqaaiPGjGCZr8iGXdMW9KcftEm5Ng18V331
8M+Yk5ZaY1nK/slZvdGkTPuLlPQmyfgTrBs8f1aKae4xO23j8VTDLZKsCYgp8vD8zo6IUIxNfoGH
nF0dGPGconiIqMmQM+dfMAeIVnQ8klaOPz6ZnVUPc7dp3l4iEyhS0tzq7xLDBK3JOxQkb7OSzWuW
6UrV1aSHYlrkSEVi21UlQgPqexW2xA/smiv0aO9+mok2PILngRCA3WKMDvg9AaAw7/hjJn9FLmNz
i6dBPjn3nazHDUw7Jop1VjdOsQGSvvk9CGUC/aKkMo3LG7svz7DpVl9ZtLgVNonus/7OFCMSUpfP
XgifvAUdBWjKEglE3b/QfFDeBq4rf7roCwIgHF6aBG9h9QfatRDdPc9ymHoLQlcCzzE52zS3GkNl
8uVV90+SxrewTLXF65qLaN91ud1aTiInZGD67aJd/tsktvZUdRjoTUry0TWpK6wtLgen4KHaLQZ/
mRelDS9d0Mhr1VOZQTqCT38x2Ro7j7renrFMNXRoQvyBvyNTu2DVA0JSPMs/b8wzo54dRnUunwKA
dbrbnJsotyS7TKQMWT5Hps+QlPqIWk7XOUX/s7CjEpNy1ttJyFoF/YqVpTHZE0ppNeTNJl6C8UQp
S97mNxwXadFuhXXhccIv/Bk+f8MaBpHbigiq7HcHbtmKb8iNnjKYI2zPB3pKfBEUJzePZgmLEyOL
htytNgjHALeE4Koqm5o1n0HxrclMkXfJV4Wokj1TjJLJJ0AERWwQlZCPBv+WethdjDb9q+kTjWHX
Z+sb3zt+ME4wz7gfnWK2HNk63EXNSI06wyNwC+m5zkdUjl3fb0/fyh/chmSmxE6InJJu4FerhtgL
71f1HWw9vDsd9C/DLDK3e66puozUX9Dq1AxlN/MQGa7g6ssOEe+HJIP+2b3PodqAt4QNha6xzvgV
xbvZOBUpgcCwBjREdvYrtjbOzM8OvZjUy9AKJkhJDRJAso05/Aw1NWnQxiYWeotN+qr0U1Kn8BQw
qxzvdiKjOBwuUHJtSJUqxgp4nPPnYuVGXVO36cLCmB95GQfGdgqz+SyHg4b+8zUjgmCz77rpsS+7
scCsyDYYOUAlFZ+Y10vFiDQQn2gu0JMxsCbybCJ8vh46uRnazsXk+jLzSOXJKLEXBqvJY/BxWnEf
KvFIY4YC+5nyo88+roucgEufmoGEHxWiYJ+mY0yl8OMkGXATga1k/4y0Xmoc++uiYXHzGVRx2ej6
UP95X6lf27/Vv9wLMXrm55I5oBNWZz5PyMf31jMZhSlRO+3quLRslehjK9JG1phyHuDIP3DWpnqq
YSob1tx7DNF4eFf9nLZ3jwZwf6X9eCtGht9THdSud6ed5ddTt0qxp8qwO7hxCQV/nkxedVw9lfJK
GpzR68BhLSwzwjSEx26yZ+2HmoG/jmMk6ep3IeDMhWzXdFHzBucxrU6XQnz07GDHY2ZQshMDPyTC
pp1CXaukPtCpqVw3lVaO3wBG2KAAIAmxuMoofBbhGOTX3nOTGsYASGDLkmM7b+n5Xae+Eg+jGC/N
4LpXb/8aZUuYrwImUfLQij2WyhVn7laonbHGThLxI1YvActQEdfWzblPrt65lyZy/NuilWq+7gw7
M3QYn0x09waY6ynawnxpk2luEnh9BqLdY8B6dewHVjtaC1h2Qgi/AjB4K4k32NCea5S4IT6TAsIZ
zRGP7TjalnDr/B5xrZ9Hv2zA8Ru7NQ3LtOLNmsCPCRKlicquN4WeOy8z4/fOs+NZ1x9Yuk8XzcHk
tSptnlTrCvrRCiw6EKH2zWI9Pb3bTGIGctJiIjp9tfwt6zVNl2QBaXQG0k7jDD0DcUrbXMqhnCfX
pwLxxfi+l75LS7wu19eIyUmJ1u8U6P5Xt9qaWHUNtORYDqvWqEmnVWlnBzmGoH2IyqLxBXtHyq9A
Nvw6pLpyGjwGnKmZpsB8YFCdE1TAaGCZdjs6IBxvstFG2BIV64r0o/W7p5+n9sngCnUFaOWsCrvE
JDWT78l21iu1AlNlGl3gojbD7qkvP0R0aBh9mt5i5po2bqZEbSd5T049YwJwMHE032YTo+rmKBxZ
7zJdkGG5yt9EEwq2frTvW3uxBj7UiZiqoRprlktmanlUuVc/DQnbTpKUq7xa+DfRrp2fRNBI9zj3
K3+YeAQ0PSYK7XGap/284xOzmtC+du1Vz9242jFLbyi/zNT5mnFWfV1cd2jXVeBhj+VNihj+jXFS
S5u/COZfhu+Ne098RC0hLzWPEpXMIHpmI9r17UNrwXwL7mRKRXWkzvMMuRcksb1Rts0vTkGkxRJJ
K58ilo1M9616O00CsW/Evhgv2Df307yC564iZoL8IuiQ5brhbZbYLRHQQmDKOB2zf9/r06fvyGUb
94rGJFg4AL+FVre643/KeD5TWPz+WbwZ3ZfmcYn/o4ViQzv5zDDsHnvp6bUZCShsKGpqcMiuxBCc
Y71GvXWzcLvGPg37tfDZps3BHAQ2d2/90tK2WTo5BmJTHj8HdweaiYFqvcEBnuPHTHd1MBlDU9Ta
jBg1+NfxqnMChCIirQDW7y7ZcaKS+dM6RDYt341v3my9SaCwjiZrS+Cai1n0Xbmhj9nSl8rwjx76
HoFt2A/AmTVlXJMuzWyoEWUCnH2ChjH0rFK8OH460inM+O7d7We1JXRBhnAm3HF/21aHAzHtP0Ot
VB3o4F1f8XtzCmBM0xXtFIgVeK7ifA5fvj86qJLh9rxYYs45O5Fe4T9MC/BHX/OMiRCniYDS4A35
fLxYVSiFy7MhCMW/nYtPAs1aNHmqOrcCl+qa7t9VbqBGFk/2eD3vLPS3wddtwhSo6ixU91bn4VJw
bwMd1fvpxwrOtw0Z89+zQnpwQ8oEsH9qVStHs+ZC6yW1yy/8K8coitIk64B4pVuO3TlRdpK4k3ea
BXhVZ90jlO4TvFRFlalquElrDBpYdhX9Jj/dn1tP8zDnrbDNglT9Uq8JUewSSZeFI8LWTjRzgGdw
oMTj+a1r2zyA5L0+iU/w4HBYyBAJNdRSeyRnjI1BaNzyfJzj30alKc0p8TsjqZm4+R7HW7wvHgHN
Ig/ubOimBf5g14Zx6FsBMstYnFjqSgXDehvcojVBZm/AhkT2QJAQ8mT+zy3Cf6oZOvGQ+YckZoTU
81qoL2bbh+++zCwKyAGzhRvEqZzFuD4hqPU4JgTQuYuMN1osHoNk178n8EjGt9fIUPE7K62DuwhA
BqNxu18s9KF4mxIoX221nBLGjght/yXHtrFK3yN4/5GviMaF1sWTklHuRKorgkPvTYiQQGe51RM8
8Qjs4VhcDLqlsWnlsALTjTSqrQzIBE14mHEk/pLpGaKSUK46+Cvrb772bvgxSXgLyEaonHnEatGr
Tacmdroh4kFNeeWACuXkQIsFNN3uMCn300ia2j+FfOmH4EePT0ilUR9kniDwbifE3r75YuU1fswI
ofHOM2xIWe7gpNYOwoijPi3s1bxhz6sJ7YfpFbR7qEm4RuiB5L+CM5HyAw4p/aiPuL76h/XNiCxL
pP90Fzx+4GvtNXw07ILTT8W6sLyf3/GSCLm9YYRsENCFWRZKnoblw2kDQVlD0xbjDB2TOKYeJCJI
Jxi5FM1SQe1bgbrr33aZ+hC5myReLykEv44pr8tpJObjxl/LeFAAmadK1zHJ/v35VaK1loCyeHpN
DFXNEy1jptbQLOB1CyL/Ln/YsmI4e2qZasmxV+RBuQ0zTW1c4b8ALtlFzd09eONHdsEW6owtPcrZ
FxeFElVF70VZA9ijocxPj1G2yr7e786JliaCgKZSs7jga7swUMKWtx+EAAaIyjwYsDJjnl15i86Y
OEwXLKPnDQ2keCNMLm69pXXUTQGhZF3z4sEWd0gJsuNV+pQaimhq3XH7OQEu3I91YXlFmVkjI+wR
kywiGqsV+B5wKMikoOpfcD20W/yTN61gZ2hT7QoZLUALtOXc7uDz7+HQfp2f1uD3+di5PZk/0zKO
vrsmmbk0QgUGd8ErZuQHjkJFiclIwJXk4oTUWheYf7yrwgjXab4oU/AjjKlPXGTVTNO1hO78bSfc
SizmDohf1iGleUDQoiWqoKyRurl2mT+5rxS/+5wtPAOnEN9R8YV2vAH9rz2xPFlGyiM1tNQaeeKE
Yro1rzApgINzoCPrD3FBUyA/dRpZs5dKGZDsqGDl7eJ5z027spytF7/+C/KtR6O++cDfNvoEZCZx
RkjKOO4CEoob1yH83mRQ50UTTf2P2pLTiRTM5B80JqRNahr+RF5eIuaiE68Lnq6ZLV8Z6uoA5jgp
LUyKksT/7kiwSEbz1u/juvAUn0gIDN5TuDg2YP/YReip0JQiRPqawikAg+RKoJelb3gEyGZPK1x6
+tBVdqx8nRt0FkIJtqPXglHEg34E2CX6/FMuGtDJHThuDodo9m96tCP/DvRmOKT5Ct1mqLmjQraz
Zhay98jy4qSnWP5kNh4x/j11H4ARAZvM0td74NXAHo0JTHLlnzY+C0TSfl2dTpjVGmACknN9YlNw
ndeZN9j0708mfBMUWRRUga4w1ZxYYeGztWZP+Oio2+55lJQpJVVrJ467c6iktrTZA/xe4ORiQMKR
WNqmokRxQQTepP7Y44cTzM/fbA6alrVYoOEZrfygj/63clJZ5KOWAwVt7AvvWujs9DnaLPsUeCHH
OaY3gxqDDEHEvcGx4mMk0R1SyIpaO1qQptjQ1LTzrRMi8JR4yy+VRavLpo0EWBREyBT0FkDNnQz3
MtDXXNep4W5RYs2Xoq7yzj9Yk7bUtoI43ch5w1zXyF7NbsC1jIOb2oZoGGtTjSepEb2OViw2Czdy
R7fuq6bcugYh4a7r7Sq6fxSuxRpc+K8DuRl+7L0GPxJM7kzl3U8ksEN2k/hlJaYGl4LNy57/TIi6
37oowED2ApZP8tqSKyIV/62dzbqUL3vl7BDUE3rRtAi8VZpHSp8+Dl01xHjZYu19m0Gab2Jcd8yw
FBRNKC1l/M6pk0FrStXC33Gy8sHEgtNkRsegOKnIb2B51/2olHG6EPe4e6+j+ar9hOlaPpcuGX1Y
SU64XEF8tJu5rErt0qzJC3R4v5dQ3tlOBydqNShNRC7RmzstgjIk4AxKBC8tgXgKkg0b8faZyMsQ
rZrVoZEpZnBLWuCFaWIFB2ZvAHG0tflmkFy80JlFn0yqo0af2O+Ju3QxI88ICjamTqbUTPiBNqQR
pfPgSeTdrTc9Cwt3FqZvmc4vsJQWZV83UTLr2X75pY/7fA7EpgMAhUUkCCH5MBi6bvSLQ308mYhz
ofWrJsCQktzcft9NODJFnTedz8qpRlivOoN/fZHVLrv/qudtcTqDooxSSnarBFDKazQYHgVe24j0
WRZ78v/HVNyqVL7OkSw7MApdw+CHNiBTOTXOb7x4Dv4fzdBwDU5iofRWyud8dPYAlyzXqaVu9vgX
nW8jmB8TcwnWautT7dJkUj/noM8EiIJO/AkxK7KYNmd5flr+g5qCB5N/cxT6jFhjKLyMT/hs3byf
O83dd8/WkommqEM8aSdPF26LR5PY8eH2Gcf2m3U1u8CD+V7xpwbipGP/A+68JcBxJPRPs1dmedE5
zDjeKXN+qrnzttMKPttoRjULWBaZGabg15jK5rDelHVvg7iCEMWJ0IbrQnmaQyWWFCPMNy0QGH6p
5tL8t4DIZFsfbhZcSu1MvYmB0uGUJ4gCfPXsnXL4h/qWQrK1LyNjp+zEMy9tA5l2BahlKLYD0c2w
ONbZbdQ0kIym/fyn2tG9kceTQMlz+yvKjAvv+MlosUCcC5sH5mDj6kC7BLOiAAt7roCBQ7RdKssH
nKwiu9rjWlMISV7vewQbVD5bkK/QkNMukiXhUI4UmQKtXzD0yJLaem7MGYX4xMGP4YecTbMDZ8zv
egXgBuYpF2hWgOCgiUzn5rPpKFZWZkA7UblccRvvPOZJxXWL61vJ00a4LbSGhBVedJH4DJp7/ftJ
amiv22YiKUY59iHaotaipiCUYBdDHrd9XlGStQmr1+2Eo2E/1YRO95FAW/KgySsQgfAgKl1BHe8s
iB/daB+GaNKSiqLP/N4x1ZNXwORGEtEohuN/PeeBhlYQbMSXTdAAmAR7/OMrDnUYe5pJuysMfQfK
ZTR5ZH6CdjK31jheMiyZW3w4yJtQn+iAQdyb/NS3JTsbFjqBmgg8ftlyRh/IP49Wu6jhRQ8ZOxDM
P4ynMmw/K1jtLxfkUHCqPbJd+8N+un1TGeKCOPC2nnj717nGc2Jczc/Epafh1x6m8SgBhgjlAfdW
VbiUg7ThiGM7lEw6ye32aEV23DQcKS+WYgL6HpTaFmglBXkwYCt4hTqK3W5URfRNPXICmMn/Ubw9
1K8lXmur2M8/XKzCNADc1eiFtGgwx55IsyZee2VdgR+PInpb/OLRwN+EvlxhZulPbDAkx5DmBIFH
xbRqmBtNkuWu5/wLAkj/5C4vPBc2Jp2t7MDZmqPuZI+NBoTAhLmkUqSwB2SfPQr+8jiaLNXvm2k2
C0NRqEtlgNkWYTKFlSmP9IxpNWQ7FYMi+Y+nfreTBrgKfPSeC2w7z68gKO+sjnMscJTX3lNUe4CM
kEth4wl0g4PM4f0yF6Z5pFmSEdBt3OdDAK46HzBBFgCOxqk67LdTjZqT4/OJ2DHLEdudolKohxlQ
MWdjXdv9k7JYvE3NgN0YevgIqm9C22bBkAVPU+FbIbLkYW2qhf8brdg/VhMY63FRrWrXUpfqLSsg
tYrlRRz/pmlYxoPgVPxpbgrnpe0IjbnS1YzyRUHCe6SJxDKjDV77SuHDMjBwfQBMK7tPamg4GIAB
tqLjco0hwxG79mBwduC1ZViE56hwmndttZF3ohuJDiHqnUR15ley5xVzRPyEcIYYS6f7XypX5Ui/
EtQmsZue5x0nuwspyY8FP3ejlfvFfeXC2HB9N5xzVyqjneCKHDm0I7ohsLyNitaHQuU5fd1+lcFP
4YohzJBFOH0ECKWA/JsXCF/yXwoqp3CYKnuGi4xaf7sBApeqIvYc4zIjuxJDV6vRULnGPy/qneG2
7/7nREjuqj3EKjp4w0i1ogK9nI2vVMZWlgtH6TFoooCFm555x443emCzgJn5ieGjetgpTLsMkiEn
OFSTfkSiakmUKTuaErr/UapsM01irPkHBYdMhSxnz5VAYE39GSBN/LpTtd1y+/zN/Ffg9Ighlrfs
1ybBn0NUg7+cGBRWzRszxYkxlaW+B9Lm3q+MjkWJ8Q6PZ35uhwxP6MuhRajN8X5V8Fst0P/N3LIj
53NKrwyVS35aKO6p3Px9Ca6ra2o+CYIELhAUQkxIe4ukXs8I8XU5h6Sc8MywqDIrNNJ6rzNx7TMA
GqFe7Xsos+FkfG/788KiF2Wn/Um+6qVGGPbVcluSMqL4AmPUI4RhirIVCXX3e/p7v9wrnWx/Poz8
Oj3ZSBzudjOTULqX8wSJMuf0Pt1Ntvq3fS0Idx8kfVq1xK2WlayONZZNonGIgDefDoLSBzsTDGat
TnSmLtCIsqYaSL+eC5W6wfHV3e9nohDI/qqzUTEOl6qTCfnN/H7OGSKIXiqJzXhi5FyHRk8RF061
fa247/n1uRHXBtD4fap8bO8sJJuKM1OTBvc/gLXYilIMzBUedmFIkEIl+hCTVY55ezE60UFScNbK
CGousYmmzAjotYb3vuF7uLTHtTZlYwYPLN1zpqZer5RjJ7M/3VDMKYeLMlAsdgz1E9hmzmOUlGFA
fXZp7+8zdTooLXWQaOOnKqX42VMVM5x8qMy5eYl2nnXfjsNBU+8bbOYb/vlGlThMjCHmjer78Kbz
IXhZG2TKLCCfEEKNHUHxcAW6xHuMBb7pkDAjw/lc1PDDnjbzwsb1/AIaoe+IxsyOwglvfLCGBvqf
SMwscqlEBh/3hxoqC6zSPgFNtPA9I/HSuM3XV+0WWGuAPLfFI+qnYw4l+4vvFIUwVjxV3X5raRwV
Na6jSdOPhFayn4RrP20bNmql4LUGCdvYf0/rjixHWyPWFJs9Dco1tlFRxp10b2NzDTB9IT3VmFNu
sUwziozUKK1GPAUZOQ1cATGE0dLts6ncluSbSe4l1OI3Sk2THq4YqbKdOTB3HpVqJ7+Y36J+4l+w
afZpbu/i+lipUFrWVtAghMH3y9c7cgJ0SOtMoN1RsS+pBBGQzF918Jsn619BXnL2m9r3k+mYy/2E
7VBz2xXqOhk+7dOZKaYHdKNbyntWPd71Y06Te37VsQVi4/JPHM2V56p5KlpiLI3IpinH4NeaLFAD
i3WmP94LTZI47Aa85Sek9KuABRRtesQ3FOvpmCG64WZsXGXCaDHcwE8xCjshxH6knMScqOHzgKez
5AyajFFgbVokpybwnCCOKcSmvelxqjzloz84BY2M2cP8g2P4GoAxCTD36t+occCL2bSIy05jgABP
ViGn5kRhJlzfghCnrjTUbR9IlD7z65RmFTSkfEYlF7EV5uuK6/xM7Ka9wR/PrIeQKpVc3rOzpMd1
mFg4hQXtaySGSaeKcAx9D0miovpeuWe4L2ki/aD2cVA6YYjRzCMdSOfpLXzki8Qx3McwobbeRXDv
icQNvndG9vveL0lwgDt0bIb0ttACgcMZQVp+BMROv8G5nBnvPmFNZyoY63rRNwCWrEbJoQEhDUpi
2sF516wbFPuo/bUCDLYmDt9tRjPSDj3azdkLKXWc2ha6ggSKYap/lqprqn617KR64z5YEQld/rOh
ZDbTv300ehi8IcOD3ZYDq9zmu62+9PpaJwFmtzgnprIgqVuIhkPDdQXKVbl1NxMzXaznWif0mGgN
Zl+O2S72gZrd2lYmSHOuBB89jbL10hN6CTy/UOZrEkOHU/j6teiKM6oCeVsvi+gSZsmk6Hf6WIQC
65eEbw66C4W6wjrRo6wbMY2l05NPBq5HDsdOV0vhVcPG6Kvlz1TPsFaTeSANONdeCtFg4ZW/z9Qw
hygiRHRvvJhz1J9ZLc726yMG6C4qzZS9Wy+Yzh6epe1JmA2p9YasmRZWYenqd+t9Fvv6RcCUATLK
iHxpYjfbVImhTeuMb32L2xTjPqMUN9gpGownkh0FKRs4EA6M9k/4GJh5u5HegjKo0Us0y3XfM/F7
sD6LQF8vPte4Y47Q5C2IhZuncdyYg0pkXjFD+bIA6bX3FSyGRUdQPCmmSXfeIC9pAv20kIyKjs+6
AW5a7wgoSthAK+NWXrTW5CCT/ZpvXt4MP+4DMNgVXkNdZsaALXw0IiLnni53U7vuQyM3wtVZP57H
y1ilVgZZUqHIbLnKkzBVk0ldAI0KeHFqaUoP/EmHsYPuYr5gU3O5gE2SEisYCpwnu2s4kl7DCTql
sn8fup3+Uigc2w/CbcHSPr0AQREEKVIA5kp7DsNh2j3rUcBQM0+4A0lFfsbBTxTMh5EHBF6NXVDk
zRTHu8ZpSBZ+2eleirCOiA1QBvbkBimJBnVH6T0LVyDEJHV6N9SdV++yYJQAK3/dpw21Avbii2Sz
2gqD6wAkmpogj5Y0jRQl7rhP1Ot7AONeXk+kY7qJuoqWl5v5wVjgzmxTYxUWsCrTnVy/UDV8wD25
awYL6vgIh8r7ZsGq09rAIZsYaua7AsayyIhhahWW0p2k2gZQ6sEKerwEBL6T2SfpsZsxmHStmn5q
rRwphjXJd4CkTUW7MTtHPk15zFmWs25UUg90iSTyemrx2z3uwTcQVn12m1SQUYKkn5NV4ryllD6r
UdGPFW2yPV0gmHhpSNSLXhbgvhnqKeb3MU72ueEL/eRjz5x9xzMPEcMWo+XdmiggJAQ4WbGwr3uH
Qp5IffXmTLh1gm5UlOGr945IAP2mgyT63e8MAJRYMGQrcPvJO/NRB5cnbrZb3DSlxyeeKpsXC+Ie
OLrEdzJ9rFYffqHdz4sFuBau9sc0nJFi0UtTctVp9gmQbHuPuKb5jg1tIp8hcBsxQcD6FahWC0gv
jKMJNgFwyPdIDFoty1RTChUMv7u8J46FHb2ouFrqV+f0t6mvpSK8Nxea1YiZrcqvJcEyrhJDhVxN
7Jnduu2ASKIWIl22gfA2hM9/0peC7PuHAfkrmWBCyHBLU6MWyFgZlpENVudPQYEboEc8jgCwsbWX
bAeyprX3n7EDycMc73Lhc9k89r04mLs8ECIbY2llxH9icxtm0xYnhGfu7iHHTzfI9GpTz2UMzuc8
uOrESDD+KpDFVvfk8yBbabZw5hW8YyA72cUvlk3idacHb5YrSjQaKRVghW7bJt1+xp3bQp1gnmSy
fogsHejVE0pQmaihnHY0WyAeuxjOtslZQw+AiMvvpM4KolM1cYO1LCEdF7qt5EglDsizgki56hAV
xARILDrfFjFQDlHdfxeCgiA6YreuInBoTiD0IErjPmv6V++ISpkK0fpzWHuv5YocudNWwNBFh0Yi
wrg/8t1HICr7VfxdDUquVr13eIXu7TMFiST0euYxnSi/YVHUQbo3LvygVlI0d/n9A/uPFqJLwm92
kTGyJpHLPyCrgUAz41gIqnCm1lDOgfagXvFwHXBA/eTH8NnJC+9l2U0jNQU++OgBcF7Pg/hg6z0N
hiRoryTiyV1dlQWUUGdivtdW6d6IFq+3GynMa0/aADuqJU0TSU9Me+7Lql7yHKzipGpKXfuFT/eu
/HZvasijo9Fu0TtREYKN8ZRhuKpCOMSFMgizkqaGw+mLkT3rlAhN3TKMUPWEODt337GwJQTXHYt0
QYm6M5gVPPl04WsoQJXZpiZWMKE0NajtPyDM/kjg/v0eJbnM0j9uxc1FQvCW1LovEHNXjIYH5sse
8vbiAESrzIHYyOU/3Iv3GCNhgzE8mzncHdSzvtw1ZSNv8i2gq9m6UdsoXQwgXoK9Yp6da+M6NxJW
GMt0uqjxCbpvW6f2M7A6sb8SBaxQawp6L0Lw+7jUs2s8G0HeLamD0UjVX+tsKm/i5VLbx86WUrME
ZJQRW2KTWQ6HdGbXqeoqcYhCbQw0066t4z1IbdeJbWozYl31mAbaEpEZlfuDE8YWzLSGipHVmM5F
Pv6r0BTayCHnp8dgfucwNd01K1WsE84GIHxAw1fBhGfvJxEKldGGsD78HngJYnOqRNqoGMpLdqR4
zZ5KJz326v1KE1xs2y2cMlzIqOU/RqWQ+sM2RTRTOSJwwbwujruQXTTz2o6HEq3lJ0F0K2mZi8C5
f4Ivo+cNj3M1TQa4FOiD9i0jhqLL2RwRDTogcG8XnNqvdP9xv5V+FRdhlMW1GyDkTaNsqn1CUpUN
i2q/Bahd2qWanCxyIFxbH3hBAM5EQ9dpj2IbMURGEWntoxfLl6wqXiUcmW5FaW935D60FnoBSBVv
EDDPfiUECTwqBMT8ONRDKkCRT4IVS1TI/6wCkOkCqCFBVT8z7giV/KeH783/BzzBdKSCgoIdXd82
dPRZsk6hQ9nyowehY1x/vises+PXW5PbfNkvkJI3gOlSVvI9arJjKh9CXGfbxNoa4wfh+ddW7h7j
uxXaYFb5dwPgz+qowUpc6t3JxgUou6iuUM4GGFMTq0Y+KRhVcrDpGXAd9q+lTCwlnW8eDsCNCC4k
ul8OhxfOiGIxhr55Wh09kPbTZRX5tvTey9f21028EMkIg7AUSm4QikIVFIQwa+NXM9EylgWJm1Bk
UD3Ks3LNHLil9TTVj/oVvzFz01HObsik9orZZMthS76gQ90wWTx9nZvkSbSHht3ZaBxqPoTUWwBR
6Sq5tcccRdi/MZiECXWxrSXxTZIp+5SLoNv/FrumNqvaWfQ6lcgCufCD3KsLExTa60o1w9JRh6VS
Z1T89i65mXKV1aHd3HwajzZYRUgy5QbwkrzVjEqO7L7bRZn6VQITHuHRVzAzmPFDkWqZyVaG97e7
PttE7MNc8sojfFF0bDXFk+juX5PEaIq9oTqsk5qE8qcyGibUqStQF08IjIMZIwrX1xngaB0kjXto
u1MBs1oisR3qNoKPOcRrE0oilz1p8ZsU1739rEj+XWbU1EPT5FPwc4hQaVaIJE2gd67tr7kWinMn
+e4iy0LnuNn4SjS6d/WT4YmetA+/xegBGcTig/zue4A5ufecyWOemIz8EMxRvhSZYYO4Dds7pPNf
dCHJCGOMBPBZmUrzxVcAmJKXGjrUjTND8vAQK0BiEOa1CNP1eBHccw7a+aCoFQi3+Io94SWofxTZ
syxwjWVGF72cBkBCFDiNFnF3lFXQqHISpZmqr+wqjvldmZ5v7Csrwww09k6U5H1N59wnJe44bzX0
WFmX79z12twjUo4aWsqGs1f8xvgcdhdIgrWBEQl/YNnITMe/0Mck1tYOZi8y4Any1kTflE/82UHR
XOnv3RnwJfoAJwQrv/BOiil/HKAfY4rdMedLo0tiuOCkml+anR8uyRQUIdGGFqFHG3KcXwT93JyM
3ynErmwYGFtMgbfgMKqKLqhsrcIOJIYvsCjRceUBX0v/Iog4qCuFZMVIDHVN2HFpxyKWesggm/7h
al+le7kGJXSH+XHCGC0/0eqsaS9cw5ZtxtSdYsqzZrd2Dp2R3PeaO27nIIO1O4Q96PuM1oD0FOhk
MUA0EQMe8aLqyVlgX4kuyzmKyKUZ0TgHiuW5M0OWXgxdYF1o88BR98aKVRabMhyaYDDh9trIlfHo
tnJRk7yJsKelosC704AS3n2w1e8oqrZ+F6kHfTLytCT4H0O4fYqbQnJ6pcU2mArIJwWkPAPHBn86
/TUe94ewmL6hmiVXy4frbVsV0GExQtTyZ0l6jDB7FRVbTg2xA11DKcUAYSbQvMxw0TVjfEM0jFBZ
v3JIWy2KLdGz72UsqM8ztg8Al0wduUC3awhgaZ9Lc+F89XUPSjUDtR4xxrdw4hTkNibFpT3H+EnE
18jDZHVKwKELvDo6ASZMPjHtFj9gBVe7soj4kLgka4nMBvHXuZ4Lq0Y5WFr38U+vo2RMwbqdpV5W
uDchY2cwKWhjwPdZJdVVlp4p5j/nR5fMo8I4Tp7mDkkk/TgGToxZawZ/IaFjVdy6smI/Bwo5cfUx
0yz1/R7LsI/yD0nAav70U6tXFGNNrt3ZEVGGtysu4+jiNIxgrKrr9sDCy864mA+avbGWO4X6XYl5
gbaX/xKgMMHaFPV7bmi92/66ryKZkDiLFhvRaDYg3X8oN5gmbJ7w7irPffbTMLl1fIn7M7sqyQ9J
2wmMNTVKp5hqn7bSbBRvqjpnToUC6OsbRvcaRtlKFJcxOo+ad1LOBCqnSTVsvFzNi5+msdfzKhmT
9h5ONUJEl0yH71vvK0+0DZXxYuobAWNBbbxt7jH6Wtrzj4ZxRIdvxatnJhEZonzcwVNIEb31cbQb
6WRNHX1brfXTZTKYDXBC9FR5ROsXJk9vlfSBQIc19vw0IPLkuJTUaUTOLBzkHbSe47uMtUAR4dHw
iDJMPTvq0ZSvMtuvKPcFGGUlBDkbVZWKNH/LSxry/RWZUb5bv4yS5pTOCJ/sjyj8y4KL8r225GiS
nH90ruTo9pFuRZpWQ2+fmaHTLpq++3fjS52Y4aCeocT10LEEr1QZGdlgSgGyJwwJ0RTdmX2hmJ70
9hs2b0S9FViP+DGxErnXnnDV2F+zcRUte3PdtGgibIHtsQUTcxRuPk5/C7jJ+6vbO7iIgvD3g+wd
U8xWxxbUeJLzX6O3ITz650H6YfeEbm3h3PFOu4NmkhFLvX9tPL9JLex+AjhCQZKVbFjhK2rGFICb
0QjCljYSqgo9+WYrKhB1khsZK1ChiaaHVPOquhqtmd+0FRazJN3FyF289MMBlpzKeea48DO2aiEY
6ozoqr9sbsiCPQrkIFSirauPek5BirzVySeq/iZ4QttY7n3ahhbW/6kBA3QC8bBtgVG7wjPRk/93
GPOywXnna/1gEUTwYO3F9aPQQQbP+RPkpglpXSuixyknCyrWmt+8xuN9t8q/dlXNNhV3rWlFVDTL
/6KaDKPa10+r/ZOMQSXvNr467oLh7wVkjblXYtRg/RLEyT4BteUI72auuX01e5CkrxqSWmwHT/wO
KdEjeab5FPb63X8tlF6NqwuR3khaGgXJ+8uO90zjiPEA/Ye+7vxEFAFk9+9Kg6JCdRY4olAz1p0a
mYdXFNURcxjVbtZqoZasKqKYg6xVuZrKI8JyJC+fCM+QwETz8xzBN9gXcDqCRsFh2TiFka0gWK28
Vb26lwVlwRB7IpS/psTCKDRMpd38lWwyB5JmRrwZHIqo37K57eBkvJ30Ppu8mF3YF247fFyIURRd
sUBQtSzluN57S9O3aZci8T2OVDg8CPiivRdaNOBhkSoz1CCGp97lSXfyK5VNo/LKV8nOv6zIadHw
DdhtHUr7zL0hX9qjYzynFscIJsYmgg72fmpLvTnQAQWRE+Gl3/rg3MdSC6fEsrHxaBF3epokGlD0
O8lpWI2kCnPFUJWsrMrNisHTjpN7QJBPa5G68LwPa3WnawYVbbWD3KXL9kfw48lbCZQsgsokq57B
X3eG5/zyY018qUOrdVbMGkFLM73Un4HNqVWnI4FxKU0EBbjzR+HvW0pFQWIu2Z69zAhydgKyYHmF
+SEu+9XgQZRAktGOy2reQiU1qSZRfiaMBhPRdkras4Jek+La+jOd+bCZrFsuGycSopu7OVS9htL9
wJ4eJI7m34xHSmk1qascDfF61SV1CaerGD8+qns4scXGltrYWG5OxNcFMm6rXg3wRd5UzCoS7pKI
TqYnkTHbX+NWUPkrrcbJDKBu1M4BdEfzecykRsoS32yQwb5W10vJY2FX9Iul1mVBsX/P/6RBH7kU
0xy5iWzPcaBStCjQtx13pGC6vyMMTXLIClmqdVUL7XRfoNYsbbDO71y0UpOKQ150h08UYNl6IYY9
CRVOtnz1wVS1sRkTwkkAMskWGESALgp3iejJTd8IZ53859+v16wUaDJGifRUzq+ZWB0SBl6Ay0SB
Qf4WCr5JPzqhRO0zom9O43HOaMUdK02T105scrLjOFxny+wZQIuDlzY37WEHpVFBG1jf3vimoyrJ
VOYcyDrWOUVijbX+U8DAkZ1qYmPesBX6VRbMhyM2NxYpdAAKByqcV9m0g6mbS9/6/YeR/YmpOt6v
tNToEdyrxij7BcLVpJR4dUKH+dBU0hrWqgXgWTlwxbuBtD4GRWs3pklAavYm/NGcejNQ9Ho0w7ia
tGVKEJmaliTiqKk1U22x1TsjzCpqIOCoZWcfMc7Ao8cnwcY9CD2wlQOGVbDmpLRRKCFIYQF+tgNN
wyqDzOjhQQqc7r0e50Sgn8Tr7DYJON25vflEBRIadeITQLzihqUtjvPspaMhkEflrj7vbEe5amCM
yEpgyGpFEZ7JtIomGhiM0u7ivRwgv0n1uVMsY7Kyg5Vdn6/fdKpfne56C2gNpYoQrCqglkqfHUmv
XhJYhx0xv5KxwIvExagYnNKLTKeeBDBmJXCr2OVRXKdLbVW73ZbE4pwg+XA7DctBk7gAFlx1UJap
Hmb5+x/GnMoxBChx5iIXbFBZiG5yldeBLSVUO14YCo+Non9zKdvQKCmDSANfxQHHrtQiqPwlsvSW
Et5kls67VfhacrXg9n8MEhNA/6W7fbcr20KusUUHDFWqApQAh028sm42I8pwmObdzqKbYGreVMLW
JKIl8UUwtuf0Bjt3ogqpiEzriUCbmxXbSGuUhHL8PhYjmoX/pOFftNfXiJC0vHcTgLZ8iT9/qhvT
44D94dg7/ldbzWAdG8dw9WBauOf7y/MJrgvGkYZLX3TNJBoN32w0JQJQTG+6almb345zJ4Kre1YK
/WweEW9eaD4ZpiidqiyfqsCAJPRX6UjhnWyAQ01LIwUnwfXhdHwsN2pxEIXKLCmXrBHb8ubj95sV
98TqRegNKj40VmjSBDnf9WkK0YuJQR/wAydG4C+lzBsV/p1woGdZXHfCIvUoYF3VwxtG5T7jmwMG
tK9AFxiGVNAq6n0hohXhMZWdRItzYalBRjQv+9g43awwTslA1Mj4ESb1ktUsTuh3sfz0gVnHSb4z
+oWZ4FN1DX8Pq5qZzv8ePXwoqthnWlDN6qZfebVcgPe4a9keob20kfWdbTRDeSeRfc0VgkqCx+oO
abZvP1wNhnXl7ObZN0dTzWIEAEanJ9N8U+On2GDDUx4QRgRRrjwskaabuGVCK8lNIH+FaP8k440H
pOXwtbFOIJs/A3nTRFZRLCsNJE0islmdpNV69kkEk+ggJ8CbB+swFJTInMKN1/p/6FIzjLPdDg0e
I+XYZ/M+T4x5Wz7XADhoHiZQDy9kZIWnNaHK6mvVw4cRaLkn9G9pNjEp2uNioWtxL7JdSwzoCFWC
ByzNkLKscuYWv3ORv9PdyikDUFrSyeVc8J5r3ABnOneOCFXxKEEn0Cp7oUsyVCllXBkWKNncpTgM
C0u6U+k1XSkdGAghS8CM5a6yhTu+PHTcfWbRu8aWF84COYcLfc2QP9erfyPILVX1Lh7tSsvDx4nc
C1Y0Mb1pvdmJQMlw4huP8AR0eNii/cnYvfXSmUwiEi4gcbFa3BgHzKDOBRGVvwW5EjstTPUxutyh
pYYa+dqDeMXai/gQoA7IrCUGIQ1GhG4VWwa05LYMLoZVp/KT2gswTHz27iYZxxWzUzDpMD7mhLCG
9PaLiWlXAgYXU3vrfTrXkCTElmB8JulME5C4UDXUim44aRGyuJ5TuBjeXIGCOp3cem/oac5faJPp
Oia4s2RYxxpD4niN94/8R4YQyok64E+eCQUgrBXRcsNjBae5j6VYU0zvrLGqr5Y9jLUzXBjtAga9
/HK1m4+FfJ84sYbkAwuc6Rf2m37DOMWbss5UPXd0ue7LV/HFC0RKNJp/nocBw+sy/2hqJ/Eze+nc
XC82pT8JVfAcOHDPb1aXgeO52vHABVtdq3Q7P30hsOVPzfpCcLB3d2zRMHSD6Ss0Kbdo8px+b3Hd
7ctu3IvSA4eLB9/4g4gRnEDWG00crHgMUOS3hu8M2a+MIBQR/aEdWILI2O2e+KJc2ebvaAGtxWVI
qU39/6fco35bF0VLOq3zmlP5NW+sbJgM6wW1xWYMgyAHmG/AE8qNsRuoli4IAJN7n5PAeVp7dWGW
mgDQLPPwGR92o44fq3ZVS+r1k4g1uLY/ribgRjX/lgvuCe8AGcesAAn/6tVt7Mmz2fuigALskdNv
0fvv0dLYsVNcLMwjNAU7U1LktoadZa4bhjquTMLK2hgioG49Seg41zckhVz+LMTPGWjUcRfRy4YP
lHwpyqLW0Xu6RF8jo2B4PHqpMJAGn1LEz+pf1muUETwoIbALziqYd2ouKWV55tPY9Hw88ovK4PYz
USAVnBpk2mZUszfvnqOCRGs9JwjLoD4GZNRogwfI+MiChObk/2S0/CzNsTFpcpiLwvffb/lgD+EV
NRhCZoWs5pipl+34zOnxewKu2CUQ4tfxmHpWBIEb0G+/uW/ZetxXINBVLa8TZ/E1IOhRMF6omNTf
AWzYvT/qGVxXHQG/iX8cRM0gD0rf3Xl7Smzo/ZXVP7Xnol+OAMbpPVPdJbUy9wmGG94vTzpVbyr+
KkQq+1dx+9Ij4UDTMiM6rAGSGbeB8QGF/AjGfkJIUD46WYPPEHO+POlFwXCpN3CGgEe3wvUIRORx
IVFD1sDWuNiYA2siphQuCpMm+se+dTBA8Hs5O78YnSeg+KGHm8xvU//1w8wr3QbkqoW/Ntd1KU5W
E7sWc0kZNP658I/Bixt2Y79ej4VcuSs+lbnplbMXcj2akTFIHhj7q1GnNge0kEsGX70AGox66QhJ
gkws/XwufKDbgPuBn0iEu8GpR2zh2EcZ5SMwZ5iKVZKULvtMhFX3STXxwB3D9lG3N3lBkjIL2LRc
p+1m2ihJf0rgx3iLYC8vULwdMccS7l9GmYROEZRj5G1QlW3pr8rhvYPxMpCfe2yDVvfaMZfBqk2d
JvybZeBH/yeddegySoLHvF1yrSnYcd3Lf3kzgyjh82aZ6bTUaxeTEeqmQxqESWJyQy7RC9zsHlBO
HKLl7IZYXkdXQHDW8qDYqbg4e97WyIyrIuWdOFzpQYx15gMn5Wy14d1R+voI5un2xymuh4tmzosO
mMqVunEOX5uLdeMaGgZRUZLhWLGFqDrKzr8+mZrYpAA1jVZlpjwuYR3CnbNk3bxn/wxDWzF7XUay
2sG8o4/ggbcrHi2gdWBZAJKqxkW4f6wnQHrz6ZMiwOIUtdmr1TR6DyER9hC0VoXg8QPhQEPLOBAD
RPPxN/ia+aGO7Sqh4YuY9M75++UFagmFUQDyod2e6urZ3RLjsvHj89WRWgnJYvxCG/lw7UvvJnPs
6h/8PGgeo8nRzxvLMXzPqiEVDL1mKFkH0ypC8C9LAuKc3TA95zHWKS8HRsrzLqN+TME5vPirFnZD
u9qWBgxc+gQqEMwO7Bzx4kZ3HPCy8YjIkQBJzXGxGrpiGAY/qTtynvpCUz5NZEqJQwruDJOLI3Lr
9P6Ffy7Adlhyj2Zh3LBmL8Nr6pU2l75oX2zq0X1PR3ZEStrl64zt0eFM7os7YuTfsEEZvMPm3ERE
hRH/4SjZy+T8O7Ads1obshC12/38MOcyLkrc1k99g29+4/ZM59FcAlUID2pWYIG7MO0lvlqG85kx
n9HJiVQkeEooCX+rxOXlkrjNmH7DfV+lXMYFXwONK8X2T3cm6kHpMXUsSTd1IHT/HZR1OdShbQwY
kTFuQSD61sUqyRksjbwr1PdOmpRuzPOAzR0QqIX4Zj/POel27IjfEBQITuX+MR8MghJRkJdRny3w
YL/WGSyG7wTj+zyj0+WhG70QhmfKIt7A/NcsZ7Vj7sOCb7iFU9FvYJCC1BKcJpES2tFSS9PZk93n
VUMuRMIW9NF6zs0etxGNlmZbHlWADo5tuRo+8JHy5pEm/I7vQu+BAxvma3golwdSYv+u8KcvCRyz
IasC6CJ18t6+O8fz5bj3BjAlb0DwmuPbh9nd0FnInND59blbsU90gMycrR8nyKIohJZ2SaH+RH10
8NjryGkIcr463wP1qBKwVj0gQFJvDx0NaUQkLO1itJgCtbuucR2+pui/K+sSBcjbViXKBd5WbQSG
cBRhJBnqpVxL+nAqdSMIIA0zWbFgotqsgAfoOTMUC8lPxa9ajElGMgtXnxTQhrg5Xcbajx2I8rSi
GxAX1ql67tPkA06Mgk7ZUqw/L7mje09Eu7+fh5BZLrzLnx3wbgIKTojIyY8m558kJ0NfICpZDkOJ
ot7IFq3cZcYqlQphQeFd0MTNp/A9SrdCBmWhLzp17tplrgX2y8sSHNztCeMFhTAQuy8Oe2Ue++Zw
HLnOR0vfWsUvhHK3JP+jp8Y5DqyUjBUojzy4JE5CzoaCn0T4QeY21xcXI99YOzA8aNgd4rJAf8Z0
B2Lc6jjPYJ8g3EJxpMhSNV4CkXAN+CHr3TPYegQH4Tz+9zMH+Sl0cwhZaBe1P5nWKhfcyTTpkWtR
j32awnvT/3it9nWhhoLlqlzMhQ26TrpXsco/ASMh/AFMKQd2KqK2Mreq3E/v5fzpgprQ1igej6si
Y3S+Nrr8ngb5Qd2MC68GHcHEN2heESG7taD+JxMp368KSG6mp6V5iLOoUrO6p97a27AYYI6IywlO
/gYrQzOjfc4MrVBZxLeLgR0intNdZN2jiOXyKimPQlUNEowzveFODmCpqtLt7w6pZHmMLi+bFcXr
2AEg0jdgCXk+xRfMiF65EV9Q1VRAefHkGgW7acp8rc+/VBy3o50L/Q5B2Atek0ncogbP7Upfr2Rh
rYFMK3UOQKaLeDvzvcwbPi4j3mfjqNdPwCPzCNIgFwxy2QIHdWr6IRL7Pd/shoHMKV8zW9DwbJnI
/hOK8FZ42AhoFuXjtdnSMxZm5XQ+5t0IjvicfKjNL4tshWYdl9JcvLtrr047ngN32ETl8N57FDl6
fq7ZSGFpr/SPWs52MHh4iPD84UwhJG6osxepRKSLUCg5ica87K838TVdA9h6w8ZHK15ryzivlk5L
y26FmpfVqB8tsiocUW78cX8ptzGaoz6LM+jdu8twpDAA6YCbShUmdfOtwwDmiUygcbbxg/VP0CdZ
rx+HXBdRMwMs/CKmzbIVD7oAjjS67WsHsSQ1PTOY0lzUhYk/RfwLFbjJIMbpHDzz/oEhHdPiyKLB
lYqTozMLqgmfqFO851wwTiUGJIfX77+NnsGA4yl+g/kvguGI0U5FyiZmzCTunTeX/dLHZLjrFP8b
t2NgaVFadejJt/pdWLOF7l7m7GT+9+4e4BRiaNpkTVjyA0yit+/JKI3ommHHZXvsaZsAh25VAji4
dbXxHAiPN/JwsFOtDUW9jMNImhlaClZy2trZU8UNYThcEZ/SFJ3xjDOuSflmsapMxBcjMUUTJI1/
sRLr3Z4evo4a+fq3fRJrwvGMrHcHJUo/bAH88iBDTFHA+qE6qWdHz30zjI7+Kh67SPlCOZ2RGeIL
POJKD5M9QmN1+8pULoSzH+/spAOO+y+1jGFz8/cD+CXCt/AhS8K3wz2fJfkKzZsqd01P1+ZMPowf
XOgw9TwYD6RrlkUDOaIG5XIE7hWAXoa5FOrXKJFF9ydrMs36rbGchB65n8/qfzUcKHyXb5xgG/Bc
k2HoTu8YP1EFzOfKHEPVXdsSDxEh1ZcUjkREm+hl5dyi3RzGWtXpa2S00PIaC3AdCsV7GuluCrD2
MN4yX67RTTSTZigApDsZbYiT0Va5ljC1vbjPWYW+OmdQ74bUSWSWB0G7rlKtuP4Jmoaw6kz+pn1b
9SPZDyYIGO2YuEOeuj+WqIyFciQ3sEPSR39U98Ey1iV1oi6irXFp+EoC0SF8vU39SAxb7t1EbmFo
CDra5kFBYNoSINkRJd2zNX9uRaMErdg0L6xSJjGnoCXjCFuIgf6+YfmFkMkjJUkyeHrpS61ZAR2i
p2cSSsJOEa8JqZGp11PBD++4HtgHGGEE+fDfVCK+nbIy36qKZQJEM+fo3F/cINpGkTVNN8QCWiqJ
Xx/IiEaj63H25BnnbmT5ONB2pPlit2WsCVExxoXI0IUCul7JKktig7+voc7VKi6pFbeTmhl62A05
LtDu9CSudW22r7WFSuEnbAmsxW91UIA1uyfN2Oobr/iLhkqfkyc8dnaZsrD+fD+5R8oC601jvVRW
/2YHFJ4qkT3XIPCyiQaaCVh00S/LPCcDitm6aZo5B1T47OnKKNlYWfyUELEc6xqW+Hv1Xbq9KT0g
qyyGDmcTJ5qvFE3f7TEawhZ5/bWX5Xg9ATd2JftMBFhgxvT2T/YpANeoNDNwyK3hxp1KQCC6bFZf
j/ILwk0ySp/XPrdoj8+vRsdTfUhwc5PlA5AZVoBPlUXN2/+ossz5Jp8J3BZ8HYuKME6nMjlf4W3A
eu0DfOc7cNxaI2kq4vWB67v7xVC+EIuWfurfHpEzeZ3y6ZrP6wEXya10YeI7HNCPYg13gq87wgzJ
qPW5NAbOSDXFPiCq6d32wgWyVoBkMOVNUZXfS2LLJlv23467tqjAaGJDpboUO58LtVdX6F4FYILz
lGEoDtztYSnFc17OTD4DWZg7ZHSKUAvh2M3x7tXE27K8A2EX/NyjyF0ENv6UtXjObInPIMU35Skc
19TRQhY1HHRxHX3I0TbEo3OoJPv4s3sdv0lOnukkgiRoPRgPZ20PJZkcR8FxvEa1QJVpi1ap6Emj
iThDbtjjzO9mtCq5G/jG9a2sfcIx5ycR4XvxaiXWCbqmlF+n/w3U8E0xvpWkggseyLOK6iy3HYXM
nQ6xW7KG0v/BZ+DFfpGoKG+pn6j0x6GFFkJRCqrENRq/fnqLDl/xJ65fJOHhamsVMuJXZlg+4P7L
wd/eSOttA6xMknhvwfAPORGAe6hNahmUTvmM/6F3MUso4x9oFSqs3WXxSHDCdRn75PQVhAAMxZlS
r5kwEVM9G3obUmUrfOyhR6djB8spG5ubqcHzl4JmwE2AoDL4nfZ4+S5L0bbHzFnrgXzAel6C6czu
sgesv8ve5hXh5TWtdwRmz3qMRZ3SJ/XwcmlCbGw1xzY8hM7fTNhNRjkfrT7m7DfjTHMVK0TRgZXI
GedbgkRGYJwJcjmMhAJpKTYwnLkCBUKKWL5imBOgEi8Y2D+g8iKdvV6HcXRkIPssFZzARQqDeNXG
GHtsn+zEP6kbtuWBXFE/pkZ9/QwpGzEkkmvA0UsBoX42eHGsAji0ctknK0/YgoFZrYMv4pbo1Tjx
y0UJVah18XNmBoNPn0fBXyZTVHE+hSzGr4lhbWsO0rvFMJmIrC+R4vD/oy3Tu+3QBNT3ynoLdgcA
0UZKabtR9bA4BcjmzlDU3wmiYms6oQX78uHcBf+eZ9mhpuvVxBL19WFLNwrdXB6Z4rtPGliCbRdr
G1AArom6ADa7gYFj3RD/UPCFeDy4wEBrXroYmYP73Q7x2hn1xI4dQWkF+EOPmlEwDfISq5AgMYg5
zDMhOENkQ2HuAR4APbayjsQZIMbkF8ItvArX0yNps0gu+p9L0yN3l5Xb24bgXH52qqKIR8A8pbBi
ZSbgJPfukK7BCSQFyCVJnJZyDV3T+jgfs5nyamSc0MW2qt7Am+X3MOTxoZjsTnF6+MXiy5t/KP9o
FMDTcNXtR8NXbCgYEs7dw9+IGwPSGBObPghEAZWDZnMg8Qdir2hUYeNvW3vLdoos1MfMFfX3lCem
izY0xK9Tf+XfGFxqmQwk8urbklgaazW97Q7sSLEtodjSU7dSi7wkwIE5+Rl1nvuiligWjyCpXOOf
mE7t8Mrk3IR2wstt6bRERWn+PxUS8TuUQlSyOji2x66bsFoP8YZXjon7wRzBiITLhaEXEek0rWGn
jt+tPrZL9BFtXa7TgDknBNBiNdJDvUSK5Dzf4gQ2vf6m1RSH2/Zo8dmgws/LUmzdSGSyYRixxqvG
PtBkFxb0KOvscMSDBfb6uiPRq0Cbe1Bx0Gp9SdpVzMRwMCkzkrJl3oWSzp8bM/rw+FQyvhWnyOYa
y/VvcvIELSIYc3iY2UVxarJAhq6+jefIy+cJI1jxu9lLraRiX4djeuFu9j+9A6SHgbseP2/LrKVj
RMauJ69jDdhX0btbQNbNACblVUj7JH0bpqhfHfHwu2d2O+e6Jru4ippQEatNkbnn9Si29LpSR3CS
SucBr45WN3PJAk7Jz5o7K7W+cc6aR2IIR9IRga+lVA1GixG5pS2dgd0H5gt/pRM6ldibk8LZPxwT
qLR/lCKPQHY5Hr/5SmS/isTpOcPtIIpOJ/GkJBPmRra3CToSLrEUrOkcDSCzFdOJLBqh3hHL/Uhb
XVSumJG8/K8TsVfqIrkffzLU5yZR1ZWmVaQBb3QceHAFiruZH83bAcKvL2oJQEMyBxwExUYJsqDE
emO0MNkHRfaQIsYsBGhAOplIKFh93pijBcv4UiK8aLfA+NUoBgROqZY6icB+3He2n2GNRUhqcW0F
0xICnbV6i1KFBTH7CJ9B/VIXt3NJAAvUESiMr5f7IADembbZJjhqGbcL146r+moXhARDbOvwxHUc
OZnDm1466cf3c8UGMeYExmDPbQvYAh3Kl6S6AXzDmylJuQpChR6GEyho8fAwHZFpeNDOMvkJ/8Rt
aZOVbfS396rX3rylSaJc/MA8F6qDqUHeTurMCt7yFsUBkKqRd88+IBKFWVBEV6F1mkbFzk0xkWlc
n3XdTDdBj9S9g7y0g6y7ltvsRgixujPvbNCivdELmx/IRMg8VzIN3PmsnoMrl/MhWdOsE3Ztat5i
M72FaWU7E43CN+AdfTuBTv0xZNsShta0A7pb8q9U1PTqyQxaHunyDYan5A5iGfxWNCMKoVva8cKn
2d8UKm5Py+Fz/Hfs1Y+Y6X+79izZ006Tf94/00GN08HWJolRNdTLMYTSY2B5pRDjZt9FkpXH36a+
O1hPjBUd5b7yXlRbMpz7VMPsLM2JdSptTSL1p2qwtfNclj8UAENDlgU9WQyIr7+H958cT/NyNJZc
sM9BATilvdyRL/4Qwm2sDUwbg5bVynKX7ATSIW/2QrKd0Ud6LUhFjjvPy8CNhx2Re8YL/suTywZW
wMpReVU0vn07EWS9HO9hFcV5vREMt9nP1lf/nvYF8FY6Seu7sk44uLADMZAljnEVgaaENGJaEeXp
qRipsCrAXNwr25CCKCkvGlWjEk2W/NAJn/HF8S0HRcZu071KiVH67aWXjFRp7Z5+A0A97wKPg9LE
wle6/u6+lD8pXMvYx7Rr6o/5+Qa3+bjt2qmcj5aPU6EKrGte/rwWM9H6CvAfHL4C22v7G3SSNXLw
1ejC0buL6bQipUWhMcJRQWnBFTzf5yjhOcMnx7rEVl061b3YuhtqYJur+DB3/7xnvceOph+Dk7A0
fBhdMxNJL5xWElR2y594Bx4JKEyOBhM7/vsaPj5I62zEyHIeBPLhh3dYDQaKuUBHXD92xNjfCje1
araHGMHmsOoO8fjO7LHd3TYlY3Y0bip3UsEN+0IQlfjdWMgd4bJ6IUbbRxCzYgKmKLCHROWD9FIe
5NANcrlTDMuwq0UPepUWXBiaB9d/IeUKjpLJx33P1kJcdGOLYFguSUmPnQI5Tcqv6U7J9SBNomtI
1b3ZL6P7HHJ4nPQVX/WOpzh4bgbubgVykPAQv+bJIz3Fz86jmx9vNLEUy07t8+TeWbbJm16N7wan
spGIo4SzAMBatbFDsvqdjG11NRzTYcIlW3TOBWr4al2lPDtq66GMi3Cyt66K1QXWab0BJFUtuyrf
PJsdrgUrrKYFHZoaO3mVk6JiEB8qkL3fR9oOp3M9cVnuYyBGMdjruwpqPkGA4fJ3II0NTTtDcFoc
YvYjlcwygXT/at1k0m+mmeq1eGZ+Wrvzla5Xw8A470EocB7Qdx1i4ImnxRcB8yPRFYoOaVTUkcrJ
GbloPv0GYAmsvv/5aiey/Y1mXoRu+l8YaapTuT3IPsv1qbcG+DW55C9+M3GAg2vIl1utncvjEkz8
NdjNS/zLXK5z0W6mIrHZgItaUWmX2ywqg+hQ+/LsGdzTG5mfvRDUXJjPSpFVfPiyBT+Tfh8uYgQT
RGlpupxn1iIU8yoXVKa1voWJe5IiYiJOmtfKYVLgiPCgc1S2uJn/3mA5+ioLDfBgsWYEEiBoIlqw
u2oeWkh55UVOhmpPkB2xYS0xrJQlE6BFm0R/enDmrIO5PYFwCK3OkeB7RbN7CnyBwtfDUH+nJifg
00LZr0PwY1KG8gGNE1qTDWq/Oiz3Ntv10JIVVeMR1gwnD72YE0jZpqve1dCi0LQr6Grd4LQnAii8
z1d2tAlH32vE0OZ1niHE9GTPwxGzn92zF6P4RfdCdCwfvhu7z5GMJb2mtgARcN0RKiR3enQRFMPl
l4PcLyDBk7wsz7cKhlK/u1sMC41TxmDyJMfsT/8axBA2xOHOG4Q6SWrCkVT0lFnjMH8MTVln5sZp
pSLNThuDTOdywC36nxZAu0yeoVN4FS7bhcHkofvzVokyhKiGgi8jKAJVX4/+iZWCncYmxvVLFD0+
4B9tDIOAB1DQp+3n5n3ombkNSbadutOSfEEBKTJqHWOHD8/s40UUdATHCvPBDXrQ+lf7Fn0JutQq
c9hrrbZMIB8GxgZ5xQIwUK7nKtGxQ4pqNbvx6LaiqMrTVxJu229pkAWM+J0bt6BDa6TVW6Ii4Oq9
k8l1aQYyCNjDY14H4SuwxsiF84yKPa+6sB/8bcYRKTZdfV17IAPIk1Gh+J1NcZDWz9h5QRxm9nmU
+BHdR2YFR5AMA+gppsyxjf+y6UabbrZXT0Vnb8HbLfIoOqKIX1LtKNgkgBIwXsb8wsyk7lRRPzlK
opNXFiRENg2sIuh72aeMCQZ2AoMGg7jKzaccB1K0TRVbxb8Y4yEx+goztZqt75orOEhKJz6W4MMB
zY25JVeBakzFc6kxrlkQUgoYDT3sNLrlOzW0P22zI2+0AubQqsIy/l0eMwX9/mCw5Dn/Qd0bgJci
AQaxWFreFPfakUPx9o8SsRupCZ+qOCAaFopaZ4OrWRmsyvkxI25b8rHxKVAF9zzRX/dy2D1Glmzf
O/VWQ7oIXQumxuNeBmpzt+ypAqhTtH4kRFzTAK0Hq7kUP780BUlJJY+JVqwuoabU+1DL+QEaq8tz
8isUpHB2A2V5GIzLbrqm24ow4r3FGKuH4J6YlA1rbsYa34DqW6Le4moS0jKDxiBJ4z4rmzpshafs
ltV3xyE9Js6CVzLO8TdOXSM9YhzmXD4z3i4ifTGc2OLJSn6l/Yz5bgoacDdf+CaeRPkS8tMQSu3c
VT5iX3ffmjcC5M/En1MU3R9ytw7TMi8X2Oc/7LeUusiROWfQCKZqDkrmTY8K1lNP3dWv7hWl0K3l
dceEyU4J4MUpZ+6WGmxMKcV3zxZOGWIQSDl1GQ6c+IwZfBvbkUfiKZmIkTc0SCYW2BtrtYtec8xq
pyjNHM2TWmt1t4q2X7XhGJdKp8jf5cG1+SnlT6x/0GmUiXb85pZ+yQTNAOlzBg63aKnkDEylGZrz
lgZmkAus1CrXe+csxjyV9Oro79O5HewnQczzOLCMOozpXlERIRT4Xk3Rs/C2wiYRlG/UhaxuKEdh
/3DYS6hLpf+4IpIx+ztdkaNzeq2EZ66mlZ7BBANlPWMPnW/7khCCn74SeWmg9wPiVTC7It6sfQvm
98makCl3rrCjLU70demAMphdh5ILonXO1RWMwwZ1yLBLdqywl6/hB2b5+RsffNWHhbVl4tFa+EGg
msgwZ/ivy9eEfrX4Vf9aqYw4epoBS3HHbwrVfBX/r9/016t/udbdkRLhPiYp1wC6Y5FcnM58ViRC
cxHuYVSqDnJ5qRfth+wviDRrYNTD5maAOTri/L+yqbYYTleQGaLFzRu1fuoUUNxKZAQp3oWLXJAy
J6ILS914Hq37J2AEM+Jna7+YY0rZDY7+AOTubnkBxiq0wQuWluaRrHz2uuqIcRwTmLaPKbZAjoWe
K5MBnPDj/0m2ctoj7jFT2GFUOBRXrs6U1gW3xNI3GPC5nocHT/EMvxEErbdzewZ11Qh4X9KCZgWj
KG2Imv/JwMJw/woSEjrPrCTRWWNlHFaK/w/4zNqX+8oN0YkYIbQcVcIILdEj01Oiql1uxzZKDu9Z
7oJvN4spIANtEgaJd7HNW3vfpX3rcYKjf7tmwZiALhHZiV9/9Tt5qeeBbSvkLnlF3nyikSGBCyg4
lLGxuxZ1Kb8dSSG9cXgSzg1v8caZ152sFOcogLFXLTtSbN2Rgn72n7PHGpIj/OSA8x70vvFqcX7M
lr3yJB2De8lme/13/Z9/1Yk4QLlVkz1mgleOTK+1wEWZctsl8k1jVRGAJtqG3AjqHwZKzoIo2Dh+
A8SKvBUDHJRCdrRdE8TgJz18fYDr/t/Co/UcEe0rIkJV0qobF/DjVeg3zpOC8WLgcbR/2qq8M9Qs
TAYmyMMdCh26W9u+zJIPXZAox9d4npkXFKr+/wa6W2g4q4+K55YMCqHhEofOcHPx1Lp7IV4th0dK
Zi0uPJ7x/UvsNK4adG7ofcSpR+NjslMekp/mfHlQ4c1KORnk9H4G5T5dCdm4t+AwgyJrByzwGCa9
vV+VGg+c8Fnr2MoP9lHGpcl+eK0r8OskfPEG764MxryOjolOJtmRDWT3tvWxAr2gxsVWqg0UmUq+
ltzv9XKeLyWNBjJUc+0a12HrzudgkHJlXiu/S8ZV63Drdebl220UcP4HECnDaOJxjwFoGueWVsTi
8cNrPaqaB01KIbkxrg6SEnTyTRyQkZ/f/itd2JO/TUgCtub8i0DVvNuxcUiaYGzEatX8D750E0Or
AepNodHMylvsj3N2KmX0lUJ/85unWn556yByi/OOQxYCNBXJSP2bJh+vcOrHuuwYjcVkt5yay7Jg
jANvuQpnWEe43JT5oDTa9KATDLMtkRxYGQ7+JrWpyxPfXtCrIcmGacZ9zdcq8luxwf4Bu2hiP7jy
A4IDvw+QCwxWmM6NjcSFz1wKAnGBoOiSmx5kxAlyveT1dEV0WD3RPcCbfP/90JOAfjsDCgEQR7cB
ZUnUZJ9WSLBgnjK6KaULSRuRATmHNEfCSY7hH7RhcwR+29nmb9HCeUXp0xdV2aW1Qtr3g2lKzyZf
H5pK6F8kRgZApAbZnyPK4128XwrBcfNqLo5ERCVW9ftXnqZd7YZ6GmHK/6ZRjQzgWJZXc/FiAtRR
MrzkVCPTDAF9rICKu0qcdnv5dHdTqtySmgDakAIpzsu4f5l4HSVxlrngRqaVkzy4khWLjS2HZYoy
xUdtjEmDaDX7tXRiIq5nWk4EkiTxaYSK2riPm+3hPTIxbn2CHzS+hfiv5LVAyPA8ofPLDwSdztJ0
miE7MC4W9Eh2ctA+YRHDammMP+0qmZR/DOtK5mTiLolPhuKwKAXHxzoKDWejteh68LYLleFxf7d+
IH1zgkCC4VpKcJBljZteOeut3h6ugvd/1C5UV9+F9hBuGKZlt8QdNW4VgDxoK0OPr6GSzgwy59Cw
YURT4sXfQGCcLxtkwXzAFMwydplGUAXiOELbojwAeM+ky0SIZMvw3EYkZAd9BM/aTIyWKy0n48UT
5xHPUrvsW+XyiahqCtyYAuS0rdLL5CipFetUekIhC4BfUJiMz8ctMSlVfCJ5QXZlOxmCy0H79C0Z
OzqPCggpWHdUWuYBN5ORduSRYiHuGLB3l1grgdXlLcBYkythxsj0jXEDWmU+jrZ15l5xBpZh6n0F
FhldzraBdIrFG7phocUlN9RQhxGxn2JtVt7SS+jimjDWrXQuvPMzp4Fua8oSbQTfZ9Aik93U7Tfi
u+rWPFfymFl3nYv+N0QW03tF+RbXmyaWlfnd+kVOW0tuTt8q0nhPyYDtiJpvqZaykIfI8SnQIF9w
Rry+1bK4+Gr3aTkSjtMemZNUM8Zv+//Z2xMfb+cmrq3yOsz/MFh79x2UXAuVTmaKSWmYYDSE2y65
gmI7+ld3Rmq2gU3E7hCgSuAWfE2nyzc5jQCje8EZB6VwvIni206hByVFxCVZT4e8jj0HT8F1UMSK
Y50bDcSpILvfMPJ13gVV2httwiwGS7bf85Ko6BFoaF+OExxMueLD0aF96NLuG+sG8Zh+9/NNBsWX
R4CYReE6N7fP9rtm+kyjS/TYf76mEkgqAueMMPVRSu4d5W9HeBDGeMBhxCaMxwMso9fj2vKw0llN
w5cigNLws4NjrYYH3iLiQlJwd4ocqh/V+z/wuyqpK+NmdU9bcZD4eo/ct5B4EAHm9Eq3UzguMx0v
52DtBiRuuodQNjVbCql9rCgJAYbDfuUhmYnFCpl8c2z9LI2bleXX6kDi5ktPZ6mlUWhkp/A/5jZQ
99lauMfZc20ArYr4F4b+Rqa4oNxAWmjTD4IZe74gCOod7p9Fyr0mgHKNSdxPXXhbDu4rEGnk8JzB
Ic3zA4XKaGNRcHHFunDqnfxFUxhCEC7kuyhU9jjfV5oBxIAb478A3SGPEXoRZtOc4+Z/Rl2F1sy3
bBneY212hFSm6Mpp45IjW7qCa0l4a5B7/UEggJhCSWxVEWQrYXvkcjpVuCu+FNJm9+Qr3ILwnO0R
jliQj6eDeC9XvZP9SsbLzJBS2INPyff6e5QIt2DlJgmjAVJnLaFGzPr8Xm6a4WVmOVYVmHN6dEZ2
AcX/z+Whz0ZGvbRV8U4qQmdxJbtGcwYCgTL+2lhZZ4MhT3qN9Rej++u9iFP9hsyh/FCE/TPh0KPw
N+5r7HeBdAdqTNgpMmEq7ro5uQ94iA2Nd2wSUb5kK8wuVLkwLxzgoXU7a5JC0/b4xekg3BhqSnAa
+pnS4cYVIKuMyvVzaB5v44hK81LHJLRWhc3fBHVTEUhanaf1aCfaVURwR/q6KYVxCuGo7OO9+1PL
d8L6LTXZEk2nmlsAupt6+Aift4LZeRIRgp6HnK/25/jwBS1Z0M3ymnZvZtFoP//2rbu3Y40dPKGM
iEAzpO6yNSk2Or1FA+a68deC1t661JWMH32JfI4gMfQRwBpy/sE8AUZ5Qk3iDh5ysiRfv4fLLbq/
Q63J9wcPSI22ebqcVkilP0J/HVDtrUPhOeoTkb34nkrdJ864Ki1Ut6FkA8l7b9q9TRKxh1OZoA7x
8x5uqTQB4kBjoPgk9QjJj0xtoNRg3+6lBMtTQy+U3UaWyxjx5wK6vwh9QS7hVu4TzAHAGA7HxCvU
+GkY0/ylbxqUQ7sucFp8xz6vIL5iz6hi/FD/qUt3Yt1oXwZayLS0sECxwsAVebOKYX9XVkdnn7z5
nZiHkSYuHdqTXftnOYYCebfzQ35S5EYwj450YJbp+iTShfAXHJv3EepQj52biq3ftuo0Gfv6CCUy
/SXhSBaTHarr7eG61fyN5BkzT5O2o/3ERFfZWG+yqvTMNxFuyZqJOhYIXsiXkekwYCbgKWiV7Rv6
UUWyGbEXeK/VeaerHJl0LNDOOYsGqg7OhIj+u29J9bSox7Cwve/Wmm+cTIVE0U+jCX+DAJMsn6Uo
oV8bTjTAC3MTIoMw2FvNpvnft4Sh7U2EQIMh9/cZ8holZm2KtPgxiepHrkzfon3v+aNruStEFavg
y9Ri1ECiuuhyZM7sZ6UdHA/gO78+V/jEEbhTqcRkdYbFjBxOzC4ROCqauCflGU3++N+lwFxRlxhk
KaJEYAU0L7D7qNQNiaR0uspZw/7lxz5uUv0yOSze/Jr0yVY8CjU5dBJYfHffkoiRc75ukBVdRZrc
yFpkyfuigP9AEubqUmf4690I2ecpiTlY+ujBhdKSmdsd+da7vyhIDH732U6hsxc9/ahBuGBHVdof
zEstoJvJbSGryGyWjipIL0OpMbNotnWZB50ARBUiacfSmAs1sNLeuVoO6YhL7dGTVuNRpcrJBGhQ
lt6goFJlAgAYADozC6YZlg93IQacjNfeNiP+X3/R9fB/pCcJlinZaTuCb1D+J6gSZPXDLd4FtPan
k7ZdfXhXCnWyXQRcFLCONl2TqmGRHMSb9kc3N2l3BEPOHR7VUysClsNnCM0IqZsnl0o0KCMfV++v
E112LUK8ZOaNMcJxB3LXTKXbmxTeS9BDY7S01M3Bd8Qo0qt5NkQCVQ9o4231Iw1tiERoBrb2Vc69
znYL65ck0PbZPYSwiPwbtkuaJaiOthK1I/4/6/PmTSj6k6QqYdCUsdpu76Cw1eAB6Jfo2NiJMu1h
XWHWbsxv2q4ZT7tFQBlQoukPIBN3duem2/SEWmZ5CE14D3SpVvw45HyL1syxf7hKnwaL52AeDevU
xaOH8qhpsl9aCUJzYaw0fTZSFbX+H7rJd4o+JfWrpfx2dIyjxYIORrmPs0QKAE6+67zq+V81YGRy
CeobI+zMwuZq0PpNPpQbcyIwp4dzpcJbGxlORiQzVxRoEqAa164r9Cu2Q8r52Uhiw/gW4TSqNPAC
llTRtMH+BCvjx6e218OAm7N69NxsfIoN9RttoGxijFo/9tcw/MlQKQ8yZaW38ZEbe5GOEx+M/ZoF
zTxs1I6NBzI8XY8M+SSzzCFAXKzvWdCY7GFjkXGNE8iRljBzmDtd5k2PnDAuNFWCWo32l8IDZOl2
zyysgosMv4iu40CQxrnwrDtWAvWn7/sWZsiJljtvqrCu+tKUcyhl3pwoMLxi0+0SL49KVp8PJK+l
7lmapYYiboDwaRengALOO5nRc5wCrf9VVQpXNUQ3+m26BShO6CAj3If5rIYzNEfXfq40I4O9KJKE
FuS22N6weVaa8wR0YbM+JMJBtF1+c/897zVWGOLZ5aWIgFtD6btszn4sopH+9THYZSTJQMbMJg5v
ISHzJZv8btivE6VaaAZ6P06kI65YIYtB03CxD9239SklaU8ndLqK9ikBQvqAgXnvgHQyPgNbnJl7
w2y7r8MesDGV/kPHlVGJ3QgfQHKjZmQkXvytQEJEGbw9OAPTn2uqrbwD8eLTdGcZAhsGCG6uVIdT
sDnM93IthgzP5ADQjEYseFE9nJ4YwFtVArMZ/6p8vgStI4UfNqRUjFGM/+5+a0JJJd2NbfyGt3xS
6RYvbvMrnyjdT4Fhg7+ogBYlCd3KBa/aeeZDuvLpQPt44Ql9ObYzCsT6BuFhNm/C9bzCjdJhVkjM
zFV5LUUn9T+M4Isi7wFYjqygGLqcoDee94AMtWHScNvVZLDvolb/BzWKn+PQl6JVo2J/70rwZ5HQ
HHAnvhirXbn3aA7vzrgMPYqjBR0IEld7sE6zu5rJuKXJtrwV9f2Sis00i5dMMGZ/dKR971z7kwTx
RBrxP7fWAexBRVmg44Os9dwtRQZm2pvtL71L+0icD+p0gWoCrpgbyopyuy/CClO7nv3goiMHe2Wc
0LE9TUQNtKlM3zIUQ9yEDLaVoQ9zJ7dOPPMD10cKcgGYdWsnzc6dR2kb6ZWup/zhmgBWRyE0LfiI
3ctDM+xIFQdjz7cM/ttPxbbkjFc/b22wzd1xMujBxs3TCsYpZqrFU9Ya2cI7Lb9ruutevBPZrnxl
GZKT4tUoASlmygbdYOfM57QvbvbTYRdK40BEGCwSSEotpS7j5iVDZujoAkakegQwlgXyMbcjJJ7O
Cv8pjjeR+aIeLuFoUuwOX0RpE/eSf1nUoIZGXkjFzq0isTKtveOVGAT8Z/0G/rs0L6POMK1RnCI1
BFpZajKBhvt+a5ib7rOAvsuqF7VYHns9gEi7tbxRaNlRgc7HrWrHR60rYuE7I15EwH860G7UMGe+
H/vmaCT3AlWX8Kj2NcO4rWnAal53KntY7kVEn6h9xjNDTJPmaKP/XSXeYXOcJPNxBGpMJT7qFhhN
rktpOhZ0jJPyCbHBLgxSVxBzeICCAmrZc1S1GLS8tc9WThRff3cEj7PLOooDNlRbhQUCjudsEhiC
YGDd7z0HTGQcy39lXkqjGkw7fRx0KhCi/UhSHVw7uF9PcaZpm0y8ZVP1zgQ2tT8GZuOcqJFfnW5m
PEHPYWzomOU71BnQA3CCnIJZsx8MoW6yz6G7J18X/qztr7eFxfol87fbCvN44F+oOWV4m/jWoQ2t
A/VSW/XYLAhrVJb4JC8gMYVfcfFErf0oST81UkCjvxs/r4quPz2IcKrCxBjB39apo2/+5q4E0Jaj
1eqA/9I1jqwlXVmCUuHsS31r55cIrvfw49xdiwWv3xYbvLi1BCen78RSvYACE8xGs4KzNEmknPyX
S/SDI/kMRGyJUJMricbbnRSMB8dMw8eZtAw8b9VPI9IMwCNeRiTB+da0k5W/T9I6r2mi/cSMHAQ/
MYcZBmc19IPEy0+5iTCSOmcFG7+7YYWhPJpgQws7NppdGb/Gr+TWOJcQqy8opejK8yUoPNE5jJLi
MdPFh9RYvTpAIseMhzK+9iRjUtjg/zvAD3S919odGooFmobzYM3VFbaOZpsLgsHg8sB4ztjGRx/C
3ZQuqE0MXIjVdS1gG4z5BLCL6oh1aj3nlJgng+UyDUlw7twmIbib5nhDqOsfWfnIPq4pMEeqWur5
qqmv0XgEcLqI9yvKf25cryFE+mvbtVB3g3OI+iZSZXYw0viPpgvYct8S6GGaSSctFjRWbeHLQiEc
u5xwb6eAaH/rOQMx3pPHt1La3WqOL7EM3He6bMZQV79wRCkuR78TiI9Hg4T02S1Cy7IZDk4NthES
It5iU3GBm309Rd+3BXojitVzhTSUvCbY7aOzdg/lAegzngLj/m02RmH2zD70j3a9/2Yu4kpepnnK
JQv/t87tYlMqyJZ2ENUapjyOzVkdpt0HQE+BxZsArMx4sPotf871AEwRhG/Mhc5vCkjECSpNCr/e
eXfEnREnAns0/diXQX9OArWHvQUVWJwqgpRtrH1RPCAYoU3ytQQUK6hIURHhb9yCmNpTF7noHpe6
OsfBxJUoHZ6gRBVXAu3Sb5o2QBho7Cmb+Uv4yx3XXFW09dzQsIlYiiAhZ6jfhbX+NNMfFPv2WHUU
/w8Vp7bIrbwnO91kcYv1n3xA3qBcjFZRHFxbePSVfyYo8tKw6c/HGF9Cc1fd+JEioBnk+U0UOBe6
WMnwOhq2RWHQ/S8c8RlLgjUoGbwyfWXTT6VHE/jtuGmWqheJZFMDiJnu82hnaEhuJSTPhI7u01dV
XnUOSRaWsKc5ElL9A3VQIT2kFpBNH0NNN/8QYSvnOof5oDXczKIumlOLA5FsKyglKxAXuu5FVh1d
3HQuBcZxcvAT89dEfYKyh2t+0PPvN3S1e0V2ghXJyGO4py7PzasHJH7QB6w5RUNyG8mZEgq4xk+C
2/loj1OABFg5F9qXk9UDRT/WzLQnnHsFQB2WEmK3/uA6tZ1D2jRMYizhQJGj23T2jazaNeF8VlyA
EEqIbY2FRkD9ygY4As5kvblcKxdBTBHQu3LR+R0LWcXWbl3A9JAN/dfKqbiXWOyDJCXxhjAxkQbe
meNRRqTyGcqI71tdUZPi9FmrFmHY51nlAa1xlTc98zaw/Auz6FF5G1zs2wPH+Hi25HqUKm0ULI5o
aAKnFrrBDLGhBkPxBPX5rXJQaBmXrTZe5TTP01CamOrzS056G5Omxf4MItcU2N8GfZ3rK/JDvF0W
nCE7L1j0bddZrS1+gIiUp8o7ufe0yZEN2sIg0ycxFg0acSEHC+Xriqf/uPmu/DJ+L/tPSaPZTTjS
ujyJ3RmvRG3JcJas7aqooKJxuExB3enfBTHUMRqaudSs45ZxptcHcgfqPa+30kVQqYQvk4GfXkV0
MNwBnXjtHMc7yLp17VRC+9qIuc+84XAKq2u73HCbquCwwVU8VbiR+0eWrshrZLK8yGVcysOiXrwR
Xo0gPmytri4KwHcK8X8zJf+A3AriX6y/DGlwH2cXb+OjiaN37XWAsgxeC0OYcfMYxn0/1GBzejck
977fsGLP0FG1knBmgaaYU3DnEA2c5PWaSLBhP4edfMShvwcbX3L0JWcwnu/KnVSwzIatp9/v9Ql4
iCMjsvOoNS7AsiS8mFvuTOdG1waxn0LXP1UX+shxPy8XB7e87ItOsKoZUPrqsdwjaHmwcI/3MG7a
YNr/2QFvXBH9KdS9OcBrGHqcOCbktgwOEahScy3GLx1mt0Xp2H1G7HHUeaFNLHmzzNL1mhvI9grQ
wfMZg/mmFsEonwoJ/miNfNtdW4HPJ6NWAMzIte1YO8Lacuj9cdWZI+qtD1uVv9UOKwVsBgvo2wUs
esR4Fgh2jmUQPIRb2CLQnksPOSGKH9lX5N/fDXTMcQubXQ6oSHdj17oZEMopkb0+3xqntudwdUz5
2qg2Mal9Dblvn4gwnPnKNwlWUXrxehZZt9LSuJ/dUOj5PqWomJ0orC19Xi/WH7txjuST0WHGoYSw
a1W0gs6+wPir8mymGCiUm63T83IbhqoJujChtAQLfTvaFMGVksUXkf5cUQSXG05WqBqM1++3qzVh
FsNUKNzcbiq7jRBqQH4TPzDDlchS6RDN14R2BFuzPdVxvx9xQ1FR9G+NqunfONG7D43Wp97SUfZa
EwRaLu2eXzZ658cZcKJb8LAHsKQfqYH241/F7ZlOOb8hFnyR4o0TMQfvHIbZks/nNcYtdq4oFuBO
nGhwhEaPHqYJchdDenUoJGMW6h012n1dgW9hD4Q9zhG/3ptQ5my4k3yNjRImoNxtval6mlScPA+6
Uw7ylaw3GFKD5l57SIOqSadY3CABBWauo284IA0ufk+4C8qigyNo9/c3RLYOkL8XxO7oHn+JEepm
e7IfcFTM87qXUUVvUI/IvziSTICiEyYoSBtpgjq8mZ0+cAf36u3ScKa0Ox+CTheCigG2I+4BF9Ws
Gf0K4/4CFmM+tgLTRFq0j1KZyES1uxZ++ZhrnSPsoGF6nhClXcEqwQ201PZuIYGTYR4iW2mWTSsf
BVwFydK/8gohxGlfhnymv51GGcJQHzIIHN72s8PO8n10c9WqVJPVeUbggcOSv/YzQxPImONR5Jjp
dTiBx8phW9Aw56ZThMkqnlSNiKA/y8HexeDhJSanInCyLp5C3OLNSllBObo6hdBdSWMh47ee1P+a
G32IdIHgu8v8jmUwxQJH8r3j/a1Wwte4wqkYC4gkr4jF2SreyyAjBj4NsRGe7Np9u0SFX6ggyvTP
Hb8WUz5ugSUvsdWd9sBmBTvlLGOQ1myEjZwOI2xMKJA4YYMusGhy/MPef+jLRnau3RyLR1ruwnVJ
gciPjzJX5AMoDGN79XELJm/WntZKnnch43iY6mG6weLTCrevuGGgymlygxltWxfiJAiQrVNk3kfC
abPpFwjvUFUzW4lhnqUINllR9z+rM9Fdw21YP61eKZUoUE6AnY2skHhoHkr9x4zwOHSPrdaHDKs2
LMO32SIIPkQk6Ura1RKoDA1ludG0dlJVuyABUis5hD706+vD1TEXU3S6S6Ner5fK8+tnZSIeTIv9
7JlBEsB5+Hv5qK2g2J9Wdx5d8xxUBPbSBQZ4+mX24h/RmTUb129Cf7essQvfI+89K0Egg3gD84TS
oDt6QQh6HxWshZNCp5qySsU+vq/ISlKqqhKdFNHXl2Vtf2AfdoUN1dOFnxxyOwld+jk7Adjk5LVZ
bwagOizxce26KJEGUAGhEwopfwx7TVhwavdKZuAhGQIu1wWqqDAqeeqYW0vOYJG/bdzCQBkBtt2W
ETcCv5N5HoI36nkBFpWyB9lO9EnFK6nZb00/I/7XZlAUUEmDCGGFU2lcAMIlx1ZxEuhy/xBgxvmj
slHkLAoyc4bbsopnwy6yeYKjnCYIj7G9VS8E8Lb49Hf9i0F4z4YoiFXYJUDnFz0QX0gpsuz9bGQr
TVlKMnw/+5VzYbabFDsjcfe0MRMiIsS0CMIRm5eoIr6m/ZPOwTh/Oi+WBqRBtz5U/G9vIvNJCCr2
zA16RIvsLlnSAQ9nEC3GcSsZ9K4ppRtNGuVXha2ygQdpTRnX8KwxKaKuc5jJrCOsdhJdRX4V7J2E
+vYZKNKPGWKQXD35qG3RMVGpofNrFrJuUqjK57JeD1t6+0Cw4XbSnd2wmRrW8cuYmj9w/bsB1+kl
PUox8jNs4aw0AmYSrpoj+W3qZG4CHFDOWeaWz/42Y8odk8jeJD6GBD0I5ZkKLuFJ14mBDLjk712e
4GWrCfOGcNp71Kk58BzJqx43NY0A9wyp4NBG5/DN4OIrQneOt4otSuQr6qZE5uN172e4s4lsotRQ
fVnGINuUhZKeboeu8HnR6pDv9tQC5Bhx3GSSHsn1MhbjuN88xbNAFNjlGQLBrvGEax6fO74mm8pP
X/5tCcTKPoKzax2AKfpq6v4bwQ0OUlleqBeYP4Itq/XfQiZcOfGvxVsXySdLdm2xB7MlcDeHJvXE
7gHetu1ZZVHxHGcfwrkQhCDjmWuLriaCwPLbR/cSWNOqGNygMCVjo2xKfG0fSrKQPunfw9dognvq
tvFu7dcquSeg8ayNl3p966nu2z5SpI1bs26GGKWaLir/d7UF2B+9U8FUMk1poSasQEvjYObVbL4U
k3fjUALIez2qMTHXJaYqGgfB8ZLUwArUg1yOXZtn6JToemeTdY+z4zTz9oy6A57BnP4k02Cz9vL2
qyIifsGNJvA6o43GwCcMfgU6fkklCVm2y4QMP1egx6j+TRrI6uBi98pmITf+0n2lBpqdxFsaQy4N
sEx0og3tMzCVixfivCCcB+P3QhoHMmQIQ11SwEyfKQ1gyTgIh8/WzbzIVnyJI6gHE7DPSQRk9Cok
UlQmv1RcFDxiF7NoJ4y4d3paB6XBvDQ420ZsBg8+Kfkoqk3aIfS1faonxkITwx4LUkIy+d3YM4qy
SxU9FG924uB3uCeUYHH0TNaW82eFibugCW9nMc/z1HbX1lTgPHtx4EcxWEOyUOawz+p7FaVZFEe+
LrkAg2oVjqsMhluomBMVBfTuFvxfIuZmhR2F2qk6EgRwBRgN32pIZLJ2rsOIntUufqixtnprj1AR
giIIURmnZtSwtaSDcdjhJCjBlpo1p0DRmvQootyn8Mh4fEEwIlScchIDYpVW7qKl+NXerVyfRxKM
cYW3Hlijbryhkp33ZJ0EmmDtGpRk/Y0CSGB/DRAp4jJYTJ2dz+mhrxjK7zTRvC1e6wS1rwIxQGBE
9YPsrAVK94gvB6zqMw1hb8EnyZLDCoXj+xqAa+/efQpX+yDnaNlnOs4dC/+qJJsncqXoIWHwqD+R
TzEtFL5pKna1V3HPm6A0iui3dOUT5znbIp3KUVGUmIG5zJqQuxrEIUQk2TmyKg7VKww3ZMrVRh7r
7dMcaPGj4+cRoj7udlJ7brIGezYdGzLD5auQe4YXf+IVqvR5pr8xCb5f3irgNNKGXEItBWvT6oAq
nBmU2Xj1F6bq7Tj11ijmRTjzxr7/Grr9RxpAVET9wlagj3Kq8Uv6GPIF9vHjZsnx96QP+QAVNhGa
SzZLVyUEnSdOQ84Pf4x/GKgxKIxnHHDj6LpEFezCQGINBDUqzIIhLDisLlE9QLaHXIzCWNUrosG5
rrX9JLgTYEjOLC5Sgt54GRN82Z2qd+SVeEBzGWCUfIsYB5P155ziOh032QiaV7vAs6yU2YVeYRGp
FzGdBD7+A+1U1iLmbF46A3yrJZDoJ/R6wtqPHTfRpfBm4dX/KzGwXfhKCopmKEAPUAj961S+cfGX
zHjPcSe1f8Jfh9KShAfRdVNFtH3teneqX7LUxbtcz9uk1z80D04Fj4m0S7tu0VL7YjYg1odbbkxT
EZwyyi1g+rKOKN2QxXaLQCPhZk1Hs2mL0mXGDbkCDpPO0zqmvtyyoSHiOyjP26Fj4pdYonVuhHE5
th3bmDTdomt2fqAvHbRFLwH1qAzRw+qIyyXPrj6cVdVDQTDgruTc90p9BmzFb5Te6VZRfNLUvGt4
curWJlFGjCeWldqHt+9xlGLVhfMHlfrSojTQwOz8pX9hxac/ta98pqtGVBTeoRdJ/un3ivD3ccGs
TIDECPuA+H8avDVlHapOJ4tGcPxu3BUIMmv/kmOOM3w0zGQyVlIC1S5gSdai+3U2GkKKMmIl3XQ3
+fYlUfR8TyZUHVKVztUSeBOzGMbe39jO9DyQ/IkXSXS4i+/OvnYrpVVW2UO+gu/dKdBlyfeoe2XM
OiYakjbM5kqT3aAvBVF/IlUKlqkxr2GvODFntuj2Ihtsv5OjS8jRQnbYljmLr+2LX+KbpYDmsE5u
fiGuYVx+jQ8HS5hRdBveAqTbWjgNY8tNt8FdEBYVthYanaq9z8V8S56ypueDXSyc+bur9HM7TR0E
oCVZwj/ga7GRy6z8DC4oqmprnUzhMAPqRSawMPYADa38ojbGEb0oprlC3Vywl8wUvH+8dZhpATWY
j+/pE3lJP9tJQw1Muer1+JU2bADgC0k7yqRshozFcfZSjN1ZdKymGIIegCOE0Yg10UzrPwWXQQ75
dvR5azgqOrc9KvvMo+TgRfAV6iH+1Vv4+9a4vwWN7yj/ddmK9Hs10lKYDvxdKrsBcl4cD2tZhSzY
O32ORpYGgvxGW1F5WAtNycEBc1GMwrJwcK6QNd7v3MnAz4/ODse8ms3P8u1ceyNsWber7Vy9Ptsx
M0WawbrgMqRyFjdPzP8EP5S6w+9hjdOP2NI15Dzzuk/ONObMpFoYCwTQhXT02ToDd24v3N4LT1Ns
EnG4D209kqKZElTidwPQ+FhNzPy5J9dtaPZNpLetRqq3Q/g+bxGU0XF5wZV41Vbex+uaA5br3a59
wxvqI8zQ19fBVf2JjqiGVXCHHRSkJkdrSwfFC0M3h67NTinZuIP7Y1rG1I0z7N346b6ZULOa/YHo
MLIS+k/n5HWKHgW7zGlNyFyPnQamQpKG1VwIN5rxaBhWY7IHYVFa7Pup+/KUNILrzmVSKdBzVDoQ
bXqBeW9L/dtC288SspNLw8R6lvT8OsEZjzIDAtGIC8FSPSgxsLi9831Prwt7A56meoVHx/OCVIBt
fps+nfOA78jEPiOgRApCVgYbXcQHuWRJ08V8w3Lr3yr37CzNn1TxnbZDWGEWOfA6ukANz/DxPfRp
/6B4VtYMThfCQlRamMhLn78y0oLRKYkGiksfYaPhUQxYAIeorxxRakPrAqqUFkCWCQPzD3vaP22i
yzHk8J1PYoy3yWz26USyOPRo7iAhIhtN3Evv2gxFguoLco8YskW6F3Zo9IjDnwXAcFgG0c+aBeU4
b1elaKYjlDP1ni9H7fP24IvqoNclP4zvTRtSljqW22AVx1ZbLPsM9joQYVTFBx+9WqkSS3ur3KPO
7xoliA+PwCK4R70bI9mjyOCwvR+ECtC2c0MF1qd1Fu6aappMHqMT0ufh4f9EX+4wNsBMXI1m6zlR
sR7EwtSs4P7/puYvRDh6kKGSfet3//TAz1vIO0Er6sm692ZzbergUuXt1YNLuMrZ5tHV4HMAETQK
3fMk8peerlzjlxRd5X/6Be5BOUGbx/x9lhnkBCnXmBEqmFawL+KXVT5p135cQw+w5dOLBRKhY2Ld
KfZOKKTeAwQN6QzqXXmw5hKprYsGTP0SspAoQMqqXV85IMjroyAiDFMurDygSkrVNCUw2YE6CC9+
ndIQDVpodacuXl2RIWyUx7jr2I5F+5dujBnUBV2W/2BkbQgwLuME57If+tT+7FMXqzv18kiUN/nN
bXKijIZvtFMjOVthsE1KGrm9hI2WXZOCYzq84S9PTJVKSsE80T2NCS+07vlIfrjt/TSMOFp0Xv9R
2pgmS56kq+ndk1/xToPOETxPSKA3j4Sp0/G1+dWwQkD0qzXXr+sCsUThwjGPauwRxjgPBwDzMx7x
FSP2ngr72LPEGkNtj7ZhHkoC6650LIvG9lXkEDG9Am33nbY9tzmbr41sS/XTD62csDuILesztvxz
Uwc8xWPMA1kLE7gjYvYWRk/9G0c8bDOHUN/l5AhDqjsJcUBiEbk8Hc4qi2N/lTr3+OMuHS98iy2P
+YnlwKNrPLdF2JP7FUsbtBxUs4sQPzIHnbZNvIRHY1131LJSQpAoe+7Qvyc1SSN/hnfXutJ+GIJC
gpN25raaym5qn+ptpetaqvQeNlXvcti5kqEsn4bUFLxfYYwjxOcKZNBXiBW2t1bimwxIjzJNZYQI
hN7gon5Zj+mf/eeta4S62UlI0HSrJ5Npp+zHK3zI161pO4KVNb6yc4WulUfh6RcSRV4/h7WLoOe6
JUyNTZWQwkxM+cTKmseoj3wukmbK/Yy/GQoptezejvmvqV7lBTFs42aylGAltPchZ8EbgTuCmv+v
RDRcK2TQ8emNi1USsm8IA4dqJEFeDIvZ9/SdBSsGN6rlKz09AGp3mtWg1qSOrdlfRWxIJQphhQcA
rdVzPSm3WmLCbBoio5DFvGnQUlq0WcXWsBYg153ojuYX3hsFVvx3c6hzP9xOzThFirnBaDpCXwKx
9alX+PIF15zDxteoG94O1St9nzFQJTZ4+RHkGGZD234wZRZRV5dncLqEp2OafTTgf6r81AkwSvre
74SOgcHZNxOPzaEfK7c1EKyqiK2oPuH+gyYn838eEAUuJoopoMtDDm1zGggUq/G2eLZpzMA48O1J
iDkQoked8ZDIJKniHRG0WjDrelQD0Z6x6EOSKoDEhW2oCOJS5IJ2bdWZs6+nP7wo2RYL4qq4eKFp
gGi1/kg7Dw/ttQ7ja7y/EPAcB8QXfTnto0m4Im6OT9yF57cXrxrRbH0XueIeobII3OtdR6kgF/BS
YCj3ZZTTuVgjSKhmMKpD7P7gctavGg6RUxt6OT3+i+lcWu55ABso02M82iteXU7fx2a+QTp8FSiX
zvptrwYJ5+Y0BDWl6j/kENaBl4lkL5WchWNgW5YZtoe7sphcEilwhSllemNrBiinksArrHiZOlqU
SEBRJbXVFeVBHy4u4y+Gt1Ki3liPwbtvJjfP9Beg4gVURDP1bJWAbi1enRi0MOTGR6HMLpVHXA7Y
vLVXME91XvOLsr+KlF5VmvMTUBNOoXNh0S5rhFre3TXIlSzDonGAY3fSNUcFTL/7szFIQZL0R13y
HMeqKHxLZ5nFGgrJAVcwTsJvqQp3UBBXTHYV9uHa2bVzUC3Q8wKLWIIJVZOtfA00F5ZkS8RY1XrO
VjuslIaLRPQtGrgR8vV4SsBbFBp9PaIN8IphOQfCPBAjmQRjVGCnHPmfqaUzWXfvDcIs5RkaJXMG
XF5gSxc2d82hvg+jiqX1/s0sLP42orQ8kE0nATDCafhi832L8N0892htkwkujC1Bl81kUPq0BCu5
cnr2MgjockEbM9XBHEqStngp6A3+a5mwzj781xCglQKUC6hTxdLa83yFI48Tamz8Rs86NdH5XBN+
0gEjQygum1wRcfYhrHladNhrFtVDpfp8BYSp6LrnRTj0/jxrfApCiTn/Jr9TijhkBVfUS6NGDMwo
WZHCweZCGtfe5Iq7ybKHqnaJTroVsmS69m0XduBZ8Z9tH3oWSbPG8YPipGPlABPHP27o2UhlUM6o
1cZgyBzTI/7hxgHnxLGba3bOs9d9Ab+TSxzos9jh8Cbw5DxncFgIWmnSS7quDrVe4hryu/8BkLrr
o0iBZS6THYtx156RSBlaie2tvbd7j2FEAx3CfPiNZFYbMIdzkhlGqKetJna5q5vMX54YlVrVFFCb
00VxNG13GeCtf1s8vtbeo+a3GCjWgMbsAsgw2tpjRJnPauZrM7RhoHVVbb9nMitDU7qYQDHXbVZk
+DODTqCLcyS7VJPeGOSYl8xBr2/UYPdRv7pXBR22DauBj8EzAbAyesNAZ+CT5kQHc7g1zM0qsmTz
jQkiWqbo2Cjjrq0q8zDbaKH2mYS+lA2i0lqEW91piA0+hy7DYKWq19aU9My6oiYkdu9BnH/fpPIr
+PHPqQbFYAqW4pvangyugDe6ovnAfANeWThg2agDBUUgw63m7VKc3mwKrPKH0G9NOmUy99/1H5i4
Khcz/v/5YC60lRMgSy+WY6QmMVgFjUay+KcGKsjg06Bd3JD6lata2VW6QXdRvAogLANaESUlE8vm
fWsBRpaHhwIt6/Vie2rECxPuDHsod37+ELb9/Kdh7A2OJ5g+Tu+FFTW7srOMUinCnYTIzB/jWoZy
BiakxzyhJP9/7vhr8InTmvsurJ528T0Y8LA7UmPWqXsjEKOw9t23Zzc3QXsyc2kZQ+66UjHoTw7n
imtOIvSzKevi18OhodFgyoJr+X/PeqkA6qqlAh4pYDPFJvAS6CBIXFjqJmHH17sIVUBhsOLeqM5y
dbX7YVv865wTYoBwSXmhRynzZissyrYnAb9Rpi0M5SKG6zQ6AFUA7Koaj+HrKoNh87PWKhLKHemo
rDtbrQQo9xhaakeKQ9PeLWuChANEJ7Q5zMKKPnzcddYJ18uq2Nqi4FYK8zsXhzmiN+4JugODEIaS
UPzCu3+Q9mvzhN2NXxzkfvMYHL4Z5f+kD6ynnFL71HbBYI4oBwCE/uJSeOWHA9N6Ivk+ZAh6KXlj
9X1paGPgUtX7KKMlTL8+m4X6V1jA4q4pZ0Q3iMQQ4draeloEV3XE0CLdhXO2fE9Hj+CNLUR06sr9
Ct0vyFhDynlM1mHRSoEbxBQGkDxlXtTJiBbns36h1RXfXZ7ZHKvtB7hnxXS7DA9FpPptPWsLtLbg
Z667BmX2EvJi0DJPpI3nxZ2QrZrG6vXGsfRcJRxMjmz2RrOyejqxhzx4f6V/vbsvcL0dpt9mmn++
7o8fNF0Z6PaLR2TiE77g5DU2QTLtyLOXrLUAW1Z2zOvaT/Vh3XLWoJOUHc/m7gbRbf9XYKX0Ta6l
fKd2gS4A1XvJBMoVt01a7C8mYtiB1P8D+3tpcB5epLjYKro1jw30FLl6Blrt+9UL4uhGb2+ECaWm
PdZ9pAizSM/KLbF9lkcVOdYcRlGprhSJdKoxm6G4E1/Fz4IYNEGTAVv4T1wiarC2u9nDI7lwl80v
+Bm9dbaKMmurr+7OgIuID0/ofHYxtry+Rtb6rklScIA8kget9kdBXkYuAPGA479Ai+Fri9abvlYy
z18SfYVC6cCc2FdXLCFZG5SpuU2LUnDB+8LLHrmSP3Ai7Ij7QooXhBJQiirhmWywY95wFan/wuM2
ECXgwwcIXgLLniIzE7/4d3nSynuNHQBKTJ4AQcVGOyYOCkdANRcKVQVcQdIB2fQH86tvVwb+VQH+
ZatfrAZZvAIAW02FGL/QVOUuRBDhqZYCRbv5NIuqT37Zqnt9PtuczMH2TsY/WwHa+ADxDh18mE6x
RdENuyicpATtDTsW/ATaYo85yR2qOqxovSN8JxGLa/j/46/G/rpGJrhpSKOteCrURUD6F+81tUJw
zlKh7fn4fq3g+FmpgRk9MgVK7PWr679SKRGAuYli94yfnBQZe+t78MpC8OrAXW3It4VwV+oo8FPX
Nu5huiqv8mCqFrOy90cGIiH7Ou56Jajd05inyO/FoVvbWpxwBO/+Esh6rKut+3joAnTjf4itZKgH
NoXVJJFyerxS1e/aRhrc3Iy/SjQ0Hpr2un6bG0T8/X26xkIN+95fNsMKrU2F1OFTbkepfCccwxSP
4IIEl1S2LVxLjzCtGSKfpigZ3ImZ87oG8NNzTlfk3rGZ1ugjZvvkFpjti5KNgRkmivG+lQ7KrAFC
tDCXmd0IClDTyA5XGJp/H7LoOQ50bNNLjzrctFMIj8oA1B7nGN5jpV+87Azim+tZYZQ2ADpqGca9
YgQ/t3FI49w+aU/mToFTL/vRLSZpMvth8C54B7CuI+zCus+JDLE7+zZl8ncSWn7sQwhZmUK0yX/r
jbtBkR/P5qzuIp8KWFOTJO3KsyBNzQhR9Bq4EiT6WQ7G/rqO7a++f/R/LIhEf3lRcXEegjtJy6fW
MO26KqBaWytJFsFKwZGrf8uB+ouiCYrOHx9EZB93YnvoZ/XqtSkOOSoQsuoByHpyR2KGOk/GbHkJ
mMExPVZlS0XHIWmilv2lngkrQtX9vKXg2tAaSYqX8Q4jElO4Ej2nRRuNwocTiBsdsir0WNUrE2j4
B++1v5FZGknID+RGPigXxkkQ5NJdbqX4FkDzFR8VHcUvtcKoWrU4LOvZmuhid/AbJl1HnYK35xLb
tEibEfUKJ3XxpH1LDkY+skKLxbf/65/BgGEQVN7q/e6AGE+gKjUyfub9xFVdeodi8m+Xolqqio9s
zrRvgPYUjAIdexgbb9bT6XR8KoXnRf/nbXijVfiw7syClMB6hUK8W8XJHWamE2axNwGnTbi4SCeC
jXZ9k1qgWLBHHaLUsAgFKmFUupzFdNdcgLB1J7E6D1iBdbgcMFlaA/X4xAvrZHYWL/L8zAE/CW/e
N1F4Ue/TkCLuaZ7efF/jO8XUIwqFejtWxfrIuF18zKmDj29/cOqdcX9OTGm0TLsPy31P//kLeC3x
V+m/h23G7MD44rB4osDv58OK5wVzSGolcKtAr0IlkWtbZaUWwkNB0oBrSlBeiRyNXyftxeoUW98p
BeF5UpzLv8SbvOmRPQC1cNhSn26H6dRFY+nuDsfwshSCz3Q6OWIE854ACVgB8oWQU+e9JADH9cYI
75XxcmXn05fRv+cUAXlGqMIfAbm8/alSxDaWbVImNkCdW4p9bpAMvqJcADv+8cdbEaZY2ET4t8V2
zG97YKGJS+wRkgb7QhroIJ5Ejyn6dDlyNfQwjEBdHL7/tr5TiULE/S8YAtU+tl7vdrGbwEhRhITH
uwsFFUiqPJIfmxGULGvKLogTamrhGyeo3zHb531W6VFODUD4k1Gx6JrLrTFENBvw6F58aHBKlkzi
RTjqAOPX46sEwWNSTqcjNGoTvo4chqf/vd8nDrvStgeLYHIZ0nIv0I9zZTYubqK8tUX9Jq0l3EIL
8y7LCPs3d7G1+zB5nvL5j+gRDwzTXYZ3/YuBMvc/OW24YUMuFqdtFULhhp0trAyusdJzHFnEegVg
ymRhDN1FC5YxNw/Q/MCdP8XaUneyW4CC3guktroZz8y6Dr7reGwfl2dCJ+ptGt57CQe5E1huM7mx
Pc4Y0J1qbVkQLy/Td/2k4AsaK6SuaucKDkGxDQgRp/NORxrRTmV00JpN9HGVShpxaBJK7dMDRJEv
a3NuOD09OntLUCB9y450gnkf0mzwMLQ2OSLYGsCikVCs9kKUsxztq5TjHGZybZc1UruIlg80je6l
pFHILYfKRi6J6gQ8tHFR2VEQjBhV6r7Zsn3rjugzTRd9mpDuwQxD0huMGJ7J0sM+igRl1dgE+X+o
2CGKJ4dD2psHIIdwKlZEmOGVvNxP3JH/Va4IBUtwpGiASAAsq1F0ul4OEXCRWVhkJ/qaRWj86xaW
AjrU4Qh6CL/h/DCTc8XGRX+ncWdX73vSDJ1JvbOTWiMEEXjJYJXIk446u6AGMKMCFDZ9A2LGKA3k
6B8wbanB5nGpaLmeGoOnbiXPydw58Z9cp89NXC78iKxjIp765gMy+D2Nbe/38RKcdm3WBWjQbbsY
7bUJ73Y7EySZStH/dGYznl0teTOb2iX7iaAu9sDzUrnj7tvyup/20Ht4ypHO1Z662BiNL7B4gTT9
uOPZ0Kve9KCoWqSL1lpgNPiszK2+ckyI26KgdK4+lmBP0GMUAEVGws3DOC16KhGTgABEPjeNBT7Y
PGdCKZQWgqu7lGnKXgmUHPLrrlizzTs74NAEz4DjPZzUI6VM3o2BYZl9Xa65WmF+is2kUnH21Rpz
5C/pBj8UwUwujAE5d9ppjO2uSM7E2HwHqOTSfnSOUc6pY4gi20+9MYdxaHdrxx+7UvZaJuxKYsoZ
tzHAHhG3kHqyQeCZAgtiVsXlFtrMhm73DqyABdZsDobPE0wLHCNSCV1THae4hT4sjLUCqpSuSFt9
Tf8HWgTxTP4BziQZ8Mjh+/BxS0XWiHYaDJNC1f3ctrXHKeW5yPNH8XKvvGhqAw3CGalstJlI4cEE
m7IVi6hITlolyG/tJ/O/E8rLFgcWX6TIWKlZF9eDYJfBu436GhK2c53AArGysXKBS5TPFqFywYbV
KA6QWUFWUF8aPw9lmttpTdVv+MsriNVAV2h8IRHZFIdL7Tnj9e55k67l4NMmWCYJHPk2MvR2y3xZ
AjgusqNcvBhv/bzw6tGZ8VECSbeA+xXLffxWAIsPC+DLU4UhaPlWbslcxixxAmk30w4BMjrbNYGE
np6pzV7G8NHsUk9ri2JVHQcKczGXlJCJl0nIOKcdZlv38/LMBmrMvHDfgceJJlj7wXwDvm+pRpx7
uwjWC2xW08AfV8z5XC8wRQzLSnNQRPrdv7Sen7RLCxdnwhopQsgOFFo6P7HP3FKFlvZNuBRvx0Wa
GkIcQDbKU5+J32qN9ua2Wko+dagO+DNWMmH2mQsoP7hcEeIiqWmcI/AFwSgIye7ocfta50lX0Xky
U7btG/JLIG/TLNhGim/uoUpwz9Lrfq8eIDgSbe/lFTvJC6IP8LAQAJebNPJTEb3SmKIx0zLO/9cJ
4g3JW1vd3vNamaSm/JHFjfNON9QsFox3dW3WklQpjerdnNlSm88qzTxx7KzxGYCWp2P48mbtCK8F
2l6eG/i8Hx0Gtr5iRE1QLlyEPhaRYJHZDlK26Zso8Av3kDtGbX+lNrp+VkrwAZrplwXhzNiuTfUy
zWwiUPBbv4xty9Umcw8GuU1pqxLYObJnorUMZUOlRn5m6jJaavW5BTRjCcMFbuzNhv7ZOahUcIvX
vIqD1X6gPwWrgs+mLodUmWCVgiZFZrrjppizryMk7tVANU+VPpjskuZNn6EgZhBJxlKZOv0eEmix
RIfSSCaOGpQX1FsfN03YAw0lLhgCFOSzkH+o3Ofmy6UqAcJPpATnGo5Z8TwFjVcBK1GBPliP4hLa
rR0zmtu549htyhWIMHAjRol37B6a87KprNglisyE/XseqVfflYPr6LL0DUvlWAn4KCOjSd4nApd3
swaw34mocyb4NywkAcMVk693N0bgObra5iEd64+sfQRvk5hLx7j1GUU/dbmFaj+v2pazjbjYLecJ
NsUPc+mQUCb6OpQq2WgibLTkbrhymXm+fC64HViqDnlf2TPm3CoSRSFl6ZIurzDWR5LiZciLQ/hm
MDq2l+2nDAn+ltCkXs2fw5+6Ae5yEJU3bqiUaNlDSSK0/ZdaR3DYfti7b0Yf+zLqV5v4GmYDdQuw
wygYGNUh5c9dDnnO0FWVFXt4QsagJyUCYLDwgIOmVxtwSBjOEUuLqIUDyzz23r7JKECeQWsXbzq5
A1XrFeJpIgNwXEfssa0Gc9m7n2ooGWWLnwoli8B8/GgIrI6lA8y48NBtwDIJUkyklYvLLkF3QN8O
73xrIZMHRzhwcBa/M8PQ+YwRvfG4nDHASNoiP0KOAHPPd6RN3nm4hT4SynmxD16gtRqzOwRV+4PW
Wm7JSkItBVBDxmdVeWAPcSYDcLZ/T2o+ZIln2aYxAPj7TZ4RTIC8HOQxepMLyWThybSBqAbvPLp1
16kEFLX/BF8XmV4Pu5B5KMSJ3KEWam/LUKqREQb19V1ARZYBMczIOnmcYnfCEVuPtRYXce+I/fKT
P0qWcAAgM6ci+x309Bl0NeV1XBS7M920cYGZBxCMRoj2UTSbvqul4xiDsmW/0jQJuvaOjhEY/712
ZxBPkz9py0S476W4ROrK/fUOh6HntCyBAjpKr6iAgC8Jk59sjyWsh88sPoWx1SSR+bICA4kty2pE
NTbfBPxSfewyLr4hz4/W9ZWmx84m7sYaY4kV/sCj+Nt8Pl4UUB151GiQ2Dpa1JNBmVknMvA+R4YI
jNymBlrKvl1zFod//2M3KS9xXYixDURwGa1HaeZ/aoMWuFxMCQerJHR4RzCH4Iu2YZ+tygXH5BGU
RBqsStWf1EqqWhx2SvVnu6YwuAYhv1SekZXpcK6CQ/k+wVH7VOrnMsSngL1OduCNOGO3ni1jQnp/
S1MlDy+CQtTyFAZ05EFCkPZ60SpuY9mVlWxmBDkIqe63ojXiQKWYxlbr2pbqXrBJSehttp1twG0p
ANdzK917rL7S/rg1lbrKhm5DD++a2xhGyFnzNLom5/8/o99ApuQyq//+hU+3aSQGW2Elr3r/dLwL
GRbD8kWSFWAhPM7QcozMj1UkgxYKyNJ8cFMEhlEpEWbAb3wuPAZFejkDfJK2gc9NqRd2/9KR3/g1
UwFSa2PrlhYWJFu/7UxBWKdmxYqG8CEPoyGKtW4rhLRnLBtXmkxneJly3WdsZEcx7pxjrbfmdtvh
gctFqyz4CDc/WDmETUAWx1/692UMPGVjW/jz7pOo4N1PxlpKguq1pGJt8E1Gev7R5tRZg936vd1z
K5Mcad87UVLggQ3xAk3pXwOygiuYRFHnZwCCATfyHoo/LWZTFnq8uzKqwf9jqM418dDep2iMOpNt
5ML4RZgVNtbJa8uqQD/SF+dhdk6tYzLDO9fEownJ2ONCIPNoFPcJ7DmUIwGMGQiQmGrob8OCPsyy
XFlTQb51XOkRBQjvMp662eh+DNdOFcafuTERFHCl7AA2h/vlHRA9stlu48jB/F6UcS50oo4UXqu4
LBF9t9KYgddpLXgaM25kcCR5VVyhuo1jVEp4x8Nfd/iHN1M6yosS6QXjPvXdwklgWW8D5EwTmFzY
CZJ4GUi+F1MHqvHzSU8yNIYHSBj5fOpNUnZDn+HcZe9OsRzXCwFZdRDwJxrSrZIsp/SHv4QPTocv
hqc6MB/m+DS6fR/a75B0h1sjY6KqqN6IMoWCl45DdcnEAHQ1lyXhQvzWnm/g1DPqNt0J2W7mGoMT
FXzR+BmmxsRjXDt2+fHPi8nrS/Ok5c1bvkkjMIgZzdpI2Xwjh0GE7t/Ftlk22zipxot+N5BkRXQp
3XBFbv7NCciBH5Ky38FcSayMunG//N+s/7DzJZy6IxgF5v/F5xVKTekCzPeXaubLkqQ4oEnuOOM1
gotOX9PGUYvIA+qvPltuJjZ4UVOQLhn2C+2PianKWHNE5TwJGG+rkNSQUdJxVSAn9ShdUJqqvGJw
E3chkOvBntGaSP44iO0Ur1E+EgKsiMrEV+v+Ig1pVAy+AvaSNqb3xr116oY6zkY2HpiUw75J4HeH
GpmuEh/3SM7ioIvlHTTssGKkWZM0JyCzUTr65/T7beWl9J2STkAYgW+pxyU/ApsMQ4jPjIZn980j
0ZoLHLDiSs73YgLL6b5U8xxPEzVF50ESQcHhTO86LV8jL5sVIpzXP1NCQ/f7KC0bWGwsVdf/DPpd
wuKwtRS3z87VE2vNNOtzedN6SJNPInuvkrgYzPWwacqCZaflVUZ60n6Sz7kUUc7YXdhrhJppqgmS
aNHPMSjtvfLu59vvQQ97zLJbSiEvteLyTAfQWLdHVksyppR8WdbkvWZvnMcX6ysy3Kh4s9L5FJHZ
/1LOAY1RIa3jjGN8a+rI5IkFvGpb1dyhUyu+IQS6MAdGDhw+SBYrKt97otvuS1ofyyL12SNxLPkg
Zhrhfq1SB0QiKlapW01i8u5jCnFTeAcpjrgf/Mj4xGOiATvESkHYiY0mnTbFTT4g2Ast7MyA4N7A
ZvPR9z+mKnvcNHT1XGarjGvWU1J+mMRw8nCP7gw/6yehY0y6L24K/BGwwdtncnT50LnaS1YI7AXP
68HZineZ/lov3PU8ayHBez1Hp9ToJiHWonXsZk4an1euaknJQV8UBK6f2TprrIPra+L3PXJeoCpu
6bz71XiPEbNTZGbNxdrfk7HvikWwmUeWAey4LlzIz0XsnNittexkn9upkt28R2Q25f874sH6K7fc
kpS/yVU/FQUvPwl3yjEe05cpVDxuMCeyb4WMOI+M0qmcZx77UTBjcYnJ11k5rVeRTofmaiQZvb31
Alha4d/HGTRG7tWic5iBRQZHvbnr7dol+EYFh7nNhuAoxDqlKkdk3vmL1grm7eqMhkS7g2CKuiKK
LzPn98WILQrwlk3olwzaozKZIrcDJNpypcC7zddwsbtgFx9fQpZBNT12BJTF1Cy/8UXj8qZ73r1d
uBNWCu6RT065p7KMrEjbndpuQNDCHKPhMkWR/ZxbzfnX/lvRSNm7f3YR9Viuh68yGO1dJdmzM9Y6
lwtgKjS2zQT1Ya56e/a04mH+DdipDHvZ9SyWtuqHwxiKm6ER5QEyY+Vdc7so8sTuyd6dub0AAJTu
k0Ofvk85ovQ8TkV2Ixp5PpMzjTCChxvYhHC4detS86kJnl/bocqXouFKaaKRqzT1BqbtJncu/d4q
97UzvlIDCm7jQqKfta6sp23PBON786x3ZzUuPqX98Enj9ZsW6xG9nWBu3KDDZ+1jzwVslx4AmtWR
TTUPurk3s1SJjQ1QoOllCsETpRSck9OoqdBvU354vL3nBtmrpvPMAXjOUOJlRjjX8Z/6JFKVHyyA
JLWVqUGQsRbTw/ZK5zmLejA/FiseryixBf0fhLnWmOuGiY2DOlxGTn6GEn+HrvM5L8vvnXOlDfy+
BQLiZyFqwiQaqWoVrsGEMVFV6kbZP4ryfzFCf9CjH2iIqg9iI8SughNdiwFB9q6Es0SGJMRG2vLW
145NvKAsFh4C6X9i4NI5w+Wom1/lqxMl8YAXnOVfwG/GC6+AFgEjh5d65dYgzPfcS1DrgL2vecpG
B2dlvyLbuCFF5ih4JV1rBFYddPGICgbZHIz/dE9MWO8zVIwcI93aT9xPnur5+1IeysbnNE3+a2Rh
UNs/mn4RapkhKmpxaX+bet7pD/I/Ujq9h/4iZwIVapt4npvOwnThhwU+cw5tmW3Rrkzq2B6+J87o
4Wthk3D0HHVsXK3R4P9O3aPPADFNPZgQgeFezpnVsMZ5b4mVkTG+EnDgo1vmdoD6qB/4R4hP/v2u
oPaIbtQmbGzlqHc8Rcss/sWreSA8dakEYpwmFNhj9VpOVHQX+Asx8QALw1W59OHX9VxSXlIb12uk
Ub00ynoFZMR8M06XhhjHMJC67NFAOQ2iApDVgegREtT+ixmG/b6Uc1KhjWsBJ50yLlyDjQcWe4my
ztde1UEk6+JyPN6ykeMhmmKY0ABhJGamTTkoT4+Flz2KSpqIUsGTBWScEv4vbnn4XjKuQ8kjt9RU
2Zod26UXORWhPr3SCOSV4STNBYTfuk170LIEgyrigXCPG8zF4BGYsIpf0tZiNdzgmMlqHcG3VSTL
2EBnDu+p1Yo4NBv59JoGhDRyAxPvnZdBh+i91cI2cQrcJ5BEwz2cqO41vdNfqFcJ0J42XzQyBzLh
RWTE9NSk+NTyMx9HKA2sviboeoyMcUYS6WIFiUebd9rm+VH562Rp5rymish/U3xT+pJOZXrQSv8C
PrL7G9S3XYTVM8rzfmrWhK3VE2U8tZP7WavaIBnhEbfn8h3PdCzoS/GO/mrpe8MfSXhAIv1CSiYy
7wt/XRNHeKBUb7TmLe6CpkDB87isvLiw4QxaNHThPlU93TtPdIGjzTYnZB6rczUIj+H5bBoaF9k7
Hn+y/gku2MC0qVNF6UttWco9WUedj+zhhmy+ElKEKTJeX32oIrkbwBe2zp6liRcoHqIRB8rKabN+
b4vDD+X855zLIE1B6KMyJO2NcNa0GS5Hoem9O4KFbsH2qRho1pQyjb4hqL2/UlRjmftIStmq1IKX
M53OF+rRtrbFEq3yJaFY0MH95eAX6/HXEq+xstWTpmzeGXV6seyLI8fUISXDA1ybiTGjaBhNzT1/
/rOy1ucrIPiD9a17LCnAWH+CNFCB0W1x514J6NgCjiL5gVtkMHOcIB7AM1EFLq6pwrtqkplAWr5E
gTlvpthXGz8nHuuD1DedjVJlXmIFa8XQao1KOtjHn+CU3DXFiLd2XCS1pY408lr4OdeBNyS1ciHA
BbU9LO8Ep6/Zz9QGAJBzG24Wcxjf2mx49Q8wHbzsQaNe2mxV8ttCQs3rnd83OIVXSLOJW96Xnvw6
78z8W5BwAaTIve9TVcHPQz2ve49my+uzRkKAtNaz+7gXigrVykRkdAidaCwMVDbx+EQ/USNmZVa3
lyHbbBSsfjtx942369jeZOkEiEvADOTaaGf4H0dQytV9K/6waskL/TUlxl+MO8Um0PbCFTH0Yj1R
rNaC7GG1ZBv26aX7AAuww14EPRAG6CHb1m0mlz1K22AfUQRwBm2Tyur+ngpI9q1nP2DgsB6AnHD4
X0/07hYvdd0OC1VSwvKVzbvxJaCe3SmgoCO/UUCyNWk0RQaMSgPzzdqPLEsPZL7QUGLXAn+J66rI
PspdnHbCpX8bBfbT4mZzf5oVaagF/8et2IhjL5SGUzr3tFAiyWCr0Zij72K3GbdKcadNgF/qtTus
Pr/bmRJbHJnigCCPOxEQObPLpLIeK6psBtIteH0bNp2ChdigakFUe0ZQBh5+J+uWCyi5G6ybdeQF
JwaBI9KGanpRMrrGwNvdbGQHLdMsNpTW+gTp1sOz5AQahNrLSj8AuuF5K4C28lTE+TQOUL8WSefU
HOp/VgU0tzUyaLvzkmztG5rpDsYuIiKwssZXoGrekHFkfA0zEbs3/L4IU2f5vppwIKCHY8Ujy+R1
rc/xrUaPqPtg0oW1JxpmdVVbepkbPduOFstwslzXUmC8vdUgWNlbzMADp7nruWhVdD8zGdhni+OF
H9zNd6dfrGW4WRm60yZVyoZKeTf284BGGmtDkAzqaNHgoKoqiKjB8h6IeaqU1xGd40pnH45y1Fte
Av4s0bFMz6m1rIzywICPSAQBl30EMMxFpunTNY3Kj31QHAwYuV5am3Ow+z9pIKmoh7SVD2eJ/OUR
1M1HBbflsgDcwkEGEpCtrt+tbXGii5e2EZhFqHCznLY7VxHgXBQeR+Z5Gq16KJCisly3v8bWl4CR
0LDNtxtvq1Qx1o3dQy/SnD/SN/AZf4TK+tEE/x2bjodjSVaCnk8lIHxtRusK2TInq+OlQlEwSvVx
XWMI4sSkdwSaTIslRJHU4amDmYLnnGJcsFfsdRHHbqxJDCYjDDdzXn2Kc8acBZICxGab+BJsgiIa
lDBwaX7HJviH7AQOIb43Ifdy/LTeFAaSc1Hq9ZlfcwWZFdjaAJmINg+OngGwq4zjj+WgF9NIhMxb
THK5et4NB5ctMt+WjX7o/DdJZtXMlY7dF3wRhgAx4vRx84HmHH4JZe+1qVhfSjphMz3nyHi66JT8
riEuoxa1vdXfRAxgnk4haY2LkBTGXpWTROsNx7R5zH8C4v/kipc2s0vqfHID+KsVmfz8Kr9Lpn7t
vla5MqydeVZjDDiB/Uw0hHS8ty0vg4kF9gYWAFMqUXKgEZ+/iR/p3qooz2vgqBJAb6zsEegLLqfz
w0czxXoKGD8Vi9Ydn8en6X93g/7fD3lt83b/04jZTZwGwzhI+V4kF78QLgFo7HL4W/45NLKrz7zL
oMriTbofIIzSatgwmfXoupsE8ZxTTsS6C6pkzQvUeRvD23cpHPzlRvf7JoI2N99oJ3qjLs67n00O
tvk97WXS7B4nzXm8OECXO2BHTeBvOW2xxYmoZIDsegRHxKFp+TLezrIufjqBTR1+KxYORvge2VHc
29xxrHZPygOE2w7B/dxhOKNBykRfimfrQskt61rADEIftdZE1epimM9RbOy4X2QpUTD+aPTxXGyo
fcH3kSztB6MkYV09RfBU2E6/x2FpVopXVvqO1MOm5GJ0a8D50fCOSeth/F8vYOSwT+T+XIRuZ2Zw
+fnbdio5mcagkoIPa3S4UjwWeZpuItuNEXNESBzPOhbLXIneGbZueLwyemigO4Pgyg9iQ1LLq4Hp
2uQOm4UrRmaF41m1TYCYQwvDAZy8kgi9gRvv+ZoJwujJotmYVlaOD02xOBErkjZ3q4skOBmiPuU0
JRhHjVYRz4RbLijy+b80NZlCSKc/rtqd0TVRXS1KyCfePRcatuUwscN8kmd1S+iX3m2pV5FQPNag
sZ+XzrWuhm2lUnIbxmQPY5GkKfaRXFQ+HMXgqDFJBtOxhCuqc33C3cUgzt9C2EMigtpiHzWYb2R0
KCzmXygfOch1pyGPnzCtaUjvt9RfkrR1uo380Ypy3wEPQz9gDqBITMGohE0viNu6eOu68UQ5RdrU
xtPM3zh0uNdHm/gN9+Tw9zOzd436GoHVWKN/MLSyj7iCfqhvkDqM7cjhtIiZUjwYBwTs07XC9xg2
KAa24M2DacRNBHpsE8SMD+ihn82JdYonmXjjXYqyjE2GQSpxeF9opIjZuziuJRccQOM9VEYR93a4
P1fonvubf8VW/On/KcT7f5JMvJEAk8kNgpeCchaZtiVAWwyaC+3eAAsygfemC+7R0Ftr+2gTUPOC
c92Mb7K/ww4xd9+qVFp9TPSEvPFiILtgiOAT6jyPGaEhTbv9fc0PIY+ld2Rlkl3PYlE0M+c+ftkZ
Fy76eGChzczGIKziWvYO/P39gO3upEQk3R8gFlyTltGybG2eqh39X8UC3JmGL6UgU8PUq4NGyOzu
d2EHY8qGhUjw9oib+z5gMKSFH+vjweagYm/r6jEUnsTj3RHnPvn1t23MVAmOcJ8df6fkrEb0GJ21
MKLOv26OyRIwekD0Xfqbr9yFhA4Kh9SFwqf2kPHByHwuj9P6xIeyXEx599cWyLhak+qukbu43sJJ
bypVZW3jwrU74J5o60xoGZZ9GhDAPEbGQK7vo6FrcYp4q2pW1ZDy6LYLHGPzquYRhcauKiExhfjj
2bVxLxV+cNnwKNB6tXcWkpVb7Dczb5Ovxt/r8I/JFhp0oDI8u+gRGxUBgBpIb7pIp71XXd5ZoPHL
piSBKrR7gJIYxnYt+qsv2Df1F751Y9THu5eD5z7SwHctI8NBsgACVazp/JraSfgjGobEqQT1+Vav
Ogn/VpSRYBP0UlFh8RWCzAkw+nlAZIjhWGRtVqi+Prh4CYTOUywwsGBpbnkQFw1cjz3gkVb430rI
9B/1YdlGnWVyog41Rod3MfVIPFWdpRiUPvImu6/+NdN+2eIgDJGZojAjkeJrwQIBWCCE9zhqllbI
bnLE7MDMqdP1VuBrPZdtn5eNUolvNIvksbXtz29jND2kIY8K1HoiX7dlLYG+7lc4qINrV+O7gKk5
CSGmnNbox3aNjt36z9QY4wZb4QWfxkmlbId5I67XQmbwzY+ZTdMMZWMSxurMif2O79xczwpfU0Hd
EtgKROk/6OdGPBLmcVpZOB/n1RCOtMezzNCVJWgPwyEthFDVIPUNI2mSWvNK7NQAL0i5zj2JpSR8
CR2ZMrM+bLEePkEIpJGURLsVWOHiCeCv4igcqPssHsN05tr3lgkNXbccMq5w8d9wSvopvWd1gyd0
+yXWpjkWatsWFWfR+OUIeRRCuzIpMHYQ7Tz/rVxcJegQ7m0zNOjEfz8AHP00q3lgdLreDWZhjV9X
O+eYudKFWVT/z/0Bo01TRdNIVbZuJo6QUhGY2zjLICxrnqpdQDgxd8nnSvvGX9fed92OMUQaiHUp
WZNHe3LZu/zCq0kH9F6PeWsuLb3ySnNECHeCa0o3SWdbE04zYmyLQOgTQ3sMv33zBDuDLWuVprCB
mT3VCslcw9xWz840nm3NdKLfL4SH+uG7YspNQzyYepf7sbnqTDjBL9QhQ8aurstwuf4+FM8OpHHQ
+GmKEVd2GHMvXryKbyBPrzzIASSnnAI2evrzkHJzryvjJ33wnEBuOyCVB+Z7A1YaDjrwcvMlDLlG
iBCg9uhrg3O2pfhxtyhQi9c+N8a3o6gd1lP6hUu989UoIbZSLSmQX/MBRUMgWPwXwFMJzVcsE7+K
WfvObs2ooFPDKflk+tWBcNxym3J7HWhQ8Q7HJP6NUdfWX3tymOkZGNNfUJNFFO9JU7Pk8FFFmnRQ
4VCCxPsl0pt4H0oXvUzNuri4Pa3LddY4OudSY28AhsbDiQ2lomDTJG7OPBzT33qPKe+qdENm2hLH
7l8K++55schNHHW323DocnsDYXHp7gvClZXCjcu7zUjh48jZhLCauSbzUe51O8nJhsSABWB/8Ymo
ss+S+8E8EBa78cbCYR+UBZtcPHQydzENHRWp2yFHpE+hrDvuns5cwr2FixwwdtJQt5n2FiogJnZu
AgTE/rHRLzxh0fNEJofSU1boKyA0zsvq/8ZdXaQD6Vx6aJwid5HNrPxLQUoLtHniL8z8zQiPSU4x
cej9++EyIX/ugiDEMAo0bvmS8aGxn7Etl60m3xE7L9aGwrefOjFawzXy+nZOJQIniVhfgTXmjfJ6
wGNI8OAFgjEvv89isSQ/+p+rGESSDzMaMBjWR3gSgoHMiJZF5g2wnMQpmbK/FH+NsCY/IfbKpcnu
HEebqCWSYipZzNNrDE0eCSWlMf5H4fnntv9bWOg7wPIHE7k+IPWv1WV5irqyarlGdMiDbMXTwNH5
OSRl4jYQKQA4HXaDlWRhFsmi/Pxr57+PefI9LUnBgiuqaVovxIqfo222S+S+Dl6lObOjWRyjoURk
yDmaATZ/Izg0I2P1DUthM5GQt29yKlrnHyAFqLF7M9kSz3rXPl93+b/hKAe0AZP4CX4I9lFNg+BI
/9CqGbytt9vGlcW10Iz3E/FBIkHT/7xo/I78B/JNqADwPj+xAupme42rFX9xkr0sX7SBS8m78LJb
jD//EwTr5L+ba0KOUJXrNWvtE00lrOGu72DYBpxZ3mEBQzsgZ6g81PjlKexmgmVwtuXeNU/PQBYA
pSHO9BLK8icj/d56uASE2bDVAtGTp4T4war95qBeOnkDVWFeAnbtdtIBdL8NzRVFZwIxii73GLay
5o4ppR2BwLIlkHHpKoBW7xO+am/YAV3NAIgRclr/TAwyzijdetGyxNNANLFEKRr4/Blh6kflbLet
KESoxwFupamyVGsWRy8L/ZlR0nPxuLltce0qWHV4H68GOtfJzhJX6iZ4PPJVMPoyTAXbPTWfLm1b
ULXGOF0+MKWmkyplvjWte3hPZfaGWs808qrqHo9o3tTTT2reHTzUJJ28sDfiT/jxHgMNkUjaH29M
j68p4JCPW+Z3gK0sNC9I0KlOG/4CMdA7G9paUGKhJaH5dq2WVUog5tKJO/HHwSF0XEhluhBSLx8N
LjHs5cMNXLi6BbQXmKM7r0sWqpVBb4S/vKld0LH889EH4IQWAhk/I0QSUBg1FteSBmjGmWpkzlQ0
0T2uhOiVwsDI/OWd3UPlkljqztS9I2BU6SqvowLfUa9BpF38jetRVWCn6JKjJJAny/D2i9RlJSbC
v0O/9ufLIv7hX7jVUMWN8eubei8etOSyseNnPBuFP1qHRzsUxp09U3Pio1giIU/4nYJnzBF+FXgX
CUs7/1o7Q2mZRc9OwLgG0eOAvQIYXHDxWax08uWpraj+PnyxZXHTA83yj00vX0/zkBOLDxNVPQPG
hVgztYq/2hvHt3nkio7L+ST6DFHbJTYyHrqFQVhYlRtN5KYYaAMFupXyKKXKKPAiAmSI5zlsPwpq
DL3jRlFJC5Wvt70g3G7p4R2PLBjwffQngKnakO3TAtmSEyKr5exT5udx3TPAXV6wTpjsvC+ZQYDl
6C0nM+pxo7DuwuuqLIQkxPdtq6/GOqcw3Zm8lbFdIs1mFm6d/uULwPtFEYoOVZibGjuExrdXUtLc
gAypXpFFcxfTs3duMSabNj/6hIT72ZOe938nkR0Ej+H/9KIfq2Y8JofdM+wcAsTTtQnx+8Y5kL9U
TO+3YskDNQE8e+sezjlyfmjwntGMAmvGRciBtderCx5NVbntoSl28Ty6jRGBhvQINP29JjU7gEUw
l1hi9VW0qZxtfJAgA2ICpHoDIllu5CJjqCaI3BiEv7JQ2RDlTbgQsropGpD45E8xowo1lZzxlDII
wr4C1Tiz+u9IbZB/jlfu926Ft/KODAYCiJB5ZrCFwDVU/oE0FG+Sr7y0KRxBk6s4bwxCydLh3oJj
x2Rw0rRercq1raUZFmi5uLLRuf56Vy7jgqWc+cgIQ7rK+jzqwWCSBU/q6xs+eHb7/suEEOkb3qVu
aHZxk59iSDkM5UXYTdcmB5jxA8pmCD6T03oNGybBOrHZITJ3hqekErj8aDK2SAxIsmYIZzbjcaXO
FGK+9QveIxI2x4SSxXGCdOM5oovMIg9NPs4jwKSqF2VmSdKx/ntrihnjf2f3z6qI8PLoE4uXJEgo
jlqNokPUeX9ScqqQF4W1OT/QLYwF7SgXvq5/DP0gNfUrktav2dv6eMHKLXzpsiLlj//jxrdGLK7s
jEQbEeohuuOBtfvP+k1sj+SOmkcQPZTCvqN/rX8NQI94PDzdxaWzq7RLWXFdX5Q5MZhe1Zkh/jd9
P0ki1uFGivJJ1ZiGRjzWVriLQFvuxntu+qHPDrqIbwe+CB7ywsbR8rY0Yl7ONHMjyG67QFzQ32Q0
GDvRop2EBoQqaHP7+qzc7mL4CIJ2+CY/BcuFMJoMSD6JIe/1QHvcVZhb8CkONGbQUl17A8p9icMg
BUrFY5tE+5ZEZCJ6w+9KlbHge9RbDvY8Q3aedDkdzDfFFUpJxN97ry/d6MCP3QcT4u8ycfIquTvD
5QIpQkRqeEXiCCFfDI+V12P828l6/QIo2ASq5Z7yBkUZi0ceRMO1FmY47CkcTrdTREOvq9szqwsf
A8nc4vds2PBQZkXcBwzzhb9VncPpQtfKy66bfBhEqTEMD4Zg6GwWhU3VTAQ7ngDizC9x8S6ljz5j
Ll+THQpJ5fvNyPd7QkrAAkIKlrBlYKdBzO4KHdLRuHCrUkPyKw702IDPZ3+Dm375dLIzQRA545P4
IA0r61goWmc1ZkVkjXgmogiCjEYDIB+Txmbae7u26Sn3evsHrPuX3YCPIPh+qdvt7PRWIPGe1fVN
9wqaDYnhCZ2iMe9ii91LSWUatHYIID+9gCu19N/C9QvIHGgDYtBM51fsJ8ECOp8rgogsllgHCa7q
5wTCNu2ofo+aKjNSQ1WLQzAmp38CY5+UmWMK6E2IoEG0kuDNlEl9Fgjl1F1xqigF422yt/g9OCR5
IIz2Ll8Fyllhf2TMo4+CRrE+fnz0nxfmY93Kg1N2yU4NUv2so5rzep5rTHkFV2kH1343/Jyq6EMR
ou+qDnEeodEv0FF8wnbhvZb+rRWvkNifg4kbDGicWDHZsG6v/it96bGrOR8Oq4QUHcqQfZTxnzTg
5qaPnlwxPoDJ3xBG57yf1Z0wI9rpUjTgXR4vTfN+WjR9F7NFpkm/KOf5/AfxZfhmqY28s4ADL7rr
UqEED4Lmn4wDugZc0DtTdmvgbpUE0eMgXVuvLAMdqj/xFpd2Thz6kyYvEzDFH3vnnBY8XLsd6TQP
l3K21Oq4ju0fMG3csk5ARJ0qOvBI3IchmfKN3qd9uwDMjuBMJYojuG45ez1fE6IbRbAgOqLzp18z
WllcNV8OBMmBbY6ydzl4B+ogjxGM70kgX5OMiFoezMsTQR6qi+m/gXIVKieR7Gfm5Nx6IGPU2zUO
USCB4SLXDfWhJfIrHjPJXkrL7DPX/Peku/xyIni/IBBm1JluIWgpwDhXgbiyVrNDTC3J0lyjgsD7
DEwh+yt5s61YREs04Sb2PSXKiyjoQmdXVsWP45Fk07JEK4ZefhCzCZWlpWwnTal3oYwyjm6HX67h
AIw0rxa2MNdZph++7anPgRry5Kk/oEwN6fBpLPQ3wZR8YQieKHnPbBBnFXWikV7dcoJ9UkWEOgzN
tPc0O+7kNgZEOBJWWcWPqAT6b2Jx6zrp3KilaBo56C3743JQ4mx+zS3OqK/fDg5nIQkE2b5x6YYJ
AxBU92J+PQRKWmjTv77Bzy6WGcB3oMumhygDKTT1I5fBgX/33xYQlkseFZ20F4A1NCkIR94K07oH
W3D4uK2GgxFMc6idMVQzsdCLtMZnmXa/MZCqxHaox3w4IOdEkrvCJmEbGd2q1ZudkTveqHq6ywjx
2nFhe4X8oBgN3tfXSHHfyRbzUfkVThZo6J66pVqqN5BsZLIB9DeNrVTNgz+kAt3DabwhjNpzTmH2
rsGeLdC7pFUdUMYNgLxwSuuRAIh8UECzVvF126QlQ/ttrSlKgyS+XJfWkFsyTe5VUPGq294hFRXb
/zAz66obcZo1Bl5d32/aIS1+LHFHpk8lODIkYSIHdW/n0u3bMOlJAA45u/N6QafCkYig876gjrPb
oXk0KZDXfcuWQfemwRk5d7UhTwYIoRsRwp+ZIBkiKewShFO6/S1fF31oR5+OxQP1a9nZYdtg2dpL
5jiW2VzuEnN1q4g5lHWtAsJbNqCEae3kPvvgeSWt9eCPmbZ4m9bkym5ax5UVaZE4zMYkI6+m8dUa
BH0WQT8qSklUDfypLJbr9UBR54RMqpxDovKxiYnA9zaD23NKNoai+O+OhM5Yw7AXdIKxmJ9dqvfl
KTrqfnMU5V8y3iEyDxAz2UYpQx5FaJulKob9x6xjk72Un11qBHq4RG09nilQ4GY5yvAKYTAiPEvL
eBox0ONGjISOOTmDgqmPbj+7uZCUns1W8WAhMcItq21tnSVluRT+HIX9l0CW4IUYxa/1Z7rw4zfI
dqhlaOzbYC+3OiZqlyc5h0totkLjwNZWLKn9bYD4fiERUfUF5SVF1uuymNVFaCoj4lp93n/CWlz5
EBneZeN/Wy9qbtXgAyYFG01IylCxoH2k1352DikmaTuimcW9Wkhd1wTKWS65hcAI15G7oCvWAdjk
EmCWMWdw0DP0GYEIP/kmIQkMyl6mHb6/qCiRGTvQYSTjWA8j4vjMgycLwO2VTxfu7+vQsrbEmxak
0l/ogBNa1NTutkZbCTkx4ofOgiiYqa9uBQZ76+69+4j8IoF4W+3BePhSHsljSF9m10hI3rTiBLPh
acqJF8NhuP5FWvZALJKb76rnjRrZwlm11umSveNZBHOBwwwrnYPVBBJlyaYbpHscu4gxIPWW9KAR
+y/Ua0Qf6k6LJp48pFyy58Bx777IX0H+grZveWQfdWge4cu2j0EDBasCZxqBh9Affh4NCFt9Hxbl
9YffWkbMQzBkZgHmcnQ8XpjXclt0J3dXYAfmjESuSUp9Ya9aAiEETIQly/zLKRe8e2nPbSjUav81
D9YbVPK0G64rW4o04FWg/lEPh0LHWVDiFlsbWqcBBOtsGzHHS2dLTL7F6gAkzTXhTHA/70WVj/gI
ngPEHOx1ANpz4bQonDkJE8hhJyq4UDjlPWsiRkt0PCxWx7xQx/miPqjtCihAPE/PmSHDjI3yqJRJ
f2edWPoYY6swBC+LnQiaN2c7j0oJd2zjFcZ51iwkJWlUf85WRc+S7AiH4SQK+RVW/JVpuxxo8hxY
x5l0zK7gU+bJD7W9G20edbbRweEh9B8NZXuAJ0VF9IaT3mPDxSte7KZfbjlm9EMm4Coxa/3uo2nI
NBDkk1oB1AMjSLgFyrG+HwBkZte1OHz8fLnc1hsUdbbepR6oroet49zmathPH5TsXI6tFH0hc2PM
Sje9rPy/rSBD/R8fC/VQKotOKsnaL4PssieiEUBgNkXUsRxlkrlYg0GHyADEDCCSWgpmqki5wUzj
RVXdzGlNxJ/98g79VS4tqLWQ+EjQVGKCVjR95jNpDzFVo1CAfDctb9rpJikTPUUz+VXsomtkJQW6
a+kHsJXZxfGDyjIGvf/3Khh4xf0wY34rZrfgQAMUvhOQRkgOPjm53ewlfQjYJi7Pc5R1dc3mrXX6
S8gihVpQrZ1FkjmZsRidWTk3bOBXeH3f3VO3MgP0QtFthHk+n0E+ObMLf3uBxy5UmQjPIWZrNDhc
6HKaeq4HwvtPD2z2qEaGy1rrEYRs0LVdqZTW+7Z/s9IpNfwky/nGovboVL4WWqjGboYZt38LHCA+
udHrvM5zDNnKi0tku1Mj482I229hs35eGhbwQms4pufeR+N9AJkhsBhY6nEoMPhMaRtr8Ijj9V4W
/CKOoBhbHbU8+18D12ORjTfMqJb8613F/UhjRYvfgvxQSgeapf8CCQU6KzJoYkyWyd0ypXWoXfnu
P9vHm9B5azGxEZoxrAol1MY1/mjIR4HhggLluv56aDpdKFQrLdTUQwNpnWoLONOHSGMo+hi0IQdp
+HbbsZkpySe4XDJGqn4Gm24kW24axqPQnvMXOo3KtRQBsqfT1+Q2wIQ3gqiOinNeSn0lS0vYtyOU
+9f39j7RnexapnMR12OizRB6LGDvO+4t5NnRSfU6qpKKf/lR/Y2VTrqijyxnzZqyN/fbH9HC9Vdv
buZ8Jf9+f9vhkDVO4ngLQSq6J8AbBbFw1LSmYWMc4ZVIChSMFMXqmYKnV7Nn9rDQASLV1uRauY2/
IAWT4iHALEeH26wuwxgP3Ce9WrziU3mhdwK4o6812+hwz/QXs/5PXROnQdviu0C7IKYyp+nyRsKt
KYydGNDj99vLg2eycvQAJK80rluJs09QfUHhwE2/5ifl+pH8FzfBPE89dgBm5e39ddXm2EfunPaR
k1Tl7Ngv+FfLEjjSWLH+mF4czC9Skv/o/CoRmA7D8ygjpfGg+NICsOxXJsr7KpTSeMYo0yd+66M/
wIBYvwksXfDkU+HVa4GbPjxcgagZm1WFpi1cyWX/kmD6fdJEYTNASN+A1Lj4IO+UreP6xjMVUoef
BqtWFaM5vqI9Dx93p40jOt1Lx5Xx12PocvUm2cv8hdNdgLUUX15xTdKaRzL4P955KehB5kLhtiJi
abb7mXUveWQEKm0ancjFklZxrM3DUNOj/7Dq5nH7n2Ku+ZceESW2Imu9jRJ0LA33uiVccCScLnTZ
Mu2dXundU7LR+8kuIaXZAsEC7NOllSEKHaNJXbLhClHLmR+H8TOzraHHxCfz7XOWl3UIMzFtaCuS
EXWZ8FPQOakuD/58XSgYb0p5Aj4s3Fn9Oqup6cEdGGmIe0NZOJl8uDoj6Fxxxdaa00FbhyflPjiB
N/8i14te+zpqqgyCb31w78z8tl8km0Snbfe2ADg0bILJ5269Hd4tHg9qjo5LEOQ1xu8QqEsfSWtP
Ft7EgyzXe53/RTQkWQ6aKobyLnueMI6uBtNXr/X5pBKqRDtOuA3YEb6GpBSRiklWBy1VRqzLB7vh
AFmb9xhWHdWdIWyGq3WQPbaXkpNyoaOVW3U4HEl0Wt7Z5Ru+zynfbrnDJ1b4wkK41Cvs0xe6DV2f
q0wiowbfhPz3hMM/om21Xbtz4ZQcUZPx41CovNRcQyEAbfOLEfriA50a+vKWhNFo4UZOm1gB2nNS
mT1pOhCeoHnoXAaLatFQ+i/pK9IaOvggDXgg3meCF5vfmtsMPP3liN+4XysmqqMiTz/jkW+0oRm+
Z3oKtfk2QEhF0oChYg7xhR6sc/y6Kq9M/mMNehbT61m/be+CGjJF8xK1Jf7WPysKqHv8OjupW98z
iBYuM58xR9gdDr6j2XQb87yGWadC6mnvY9qUmN3gSpn8hrhjm8snDi9zVCJE0pIRti+RSiksGLpX
X3JjyyNkfLfcRi6vr4XoVip9jPqZu7Xg9AKf2nNKfVR6kYFRjRr8s0m4Z/fzJEMak/VjORq6WRbc
L5CNpD3Ph1o1gwdOa2Ph0nSXRk1hSkqxkCDgm+Do0yhGhFodrgAMRaridojxQaavTOvwuFRKVnQg
Pu6xNgZAKgQ+wWuGK5CFMyuUqClHrv5VzHjah0va5TWOSUsgAdCHCdeqFxztDulU+jau5Xv3k9B6
L2cPg5qdia31vCnN/a8CABNaSIJ98LS7kQYw1VwNBXjsJn1r2Zny/9QVJBjuT4SoH9YROAafSOSu
jfwsf3//HlQMcR4O+AtN0Z+I+bO8b6QF/B9CVGAIiVXG4ibJ9PrHFrFhr1P+eDzIvHJBPxI08y3g
GAo6rsFcz4VJyRFVDhLGAPqfIgaONsp3ZNG8aq+3IYlDUMWEm1x1L+OA3suktRZhpaR+p32Bl83M
pzKEhnzSKG7lbRFP5mWt1UJSkAyTQNSBUiJd7wdKUhwAcYTdBhFYW1M+xjYGEiBzXBXSdtjVpkJs
/RFs22BIWFzW4qpfeyq2zY1imv7zk1uQA4HlIkR6Dpxtcl6bjXNZxHOAOJzNJ9181tlFW9NPpL+L
ZtJcnSDDc2coPOZP0GcgBKiV0Qch+0wILX2gmaFCwl2GChc0XW2NgVN2pL8csSTZv7JLnWkBSyc+
D37GqGwx3SFKdjdSRr6bzAdJvloigHodjOzJMtZVEP+/LmieSqjBK3NaV1aZw+n6x8jHetuKrCxw
19OLeYyZAYG19PyIbb315acmGxJxHE4uYIDTTV1x15tyBSSoOvIh/QOdTabdx2iX9HViqOap/0rM
On2NCJkRlu0aEB9T/fbG4d52wlPGwmgCtY28L1G36TeM19sW36lR5onRMXQ7jnW4Q6oo9R8VwCkQ
dCkg02AuQ4XjjxlphKt/BWz4VBHy+C4suXu/1wQ7PupxooyWkRVQJ8DZxtzu9fRyEte9FXYqbmNQ
s16Vvh2mih3LVErF9inSpyDDMBhGpussQfVAhkJEmmbK5bZtCrR45oqP3Z2RezVGE0zlickWBEJ1
fCLbYJSAXldwvLhsZyfLTIDNTyXeN04zVEnLKh3gegpF4wF+YydkEM1eoPgdnzBRRKejQShDmWdA
r/3zdkVeQ7b47aSS4vEQ1SVIh0pv1Rn6SOuGoFwaIRzgrgJHg27ajlIT6eGn8bUSXCBr05s3WYUK
k7xW8fYtKEfDf4Tf0t5VwDA80qC66M+Odt190lFfLwLfOYwx5V1mL9Jb1HziDLq0le47cMm5oVz9
cGQEwnVgav6uDWAw5mtI474Nbbd026VOMBXc26aoos02ZWReNc1xY4d5875831ORs6JYAXcZwTpd
CcHB1g6Qmm0ednOULJJLF8vfVgU+ZfCWJj/fDXe+RUfIDBexZV+0GH/76ixSri1wm+K7EpbO/1DR
6jgQThw+xsX8+Ld2WvKJqbNJgR+3o+2FfK3kLADMa1a0BLa2HNvluAXwiiP3Bd/YiWDr/lm4WfGT
F0Cjuli86FoUoRrmHXwMnBfWlDNCqck/7V1S2nfYeoqT9Me3WBEj6z4TFYfJd4MqvzkbZPiHl88c
a6RXGAe2lWvdmzS8/UoKDYxcIldd/0rPrCQiwNEbGM8VzQjZcm/3n0HfOAQE7Uyv8mA0IGMEy3wC
scw3qM4u4/V55uvtfEakMItw8nEF75kfg8WbO2wQx+Ibk8hSZNqzilTtI2bo639Tjqo5ep/5eILw
XilwRtN0rpJEWoVrymvqYHgRO4cB8YM5XSSd68Uf7uXLRgU48HHFf8mD2cCmKgIH8ve1SwXkJeo3
9HA4BXAh4ApFDZ7zDlhCJsOU8poUD3YD+L4gXJKyehwQvdrjwIAd3mmmsQpQh1pP+RAOtRwmtRg9
Rzi1qIfcypKlW+vnn/lmcdjG217GL1CYCmig+81dZHGKESxA/AfHWqr3qj9OIBiAXGLpkh+GByic
4dY5YlP72pp0/umdGL4a4ooZEB/pu9jAnkb9ZjfxSiDlbRnbnyV4P9HQTU9p/SqMqhi+mhLABUBP
jWjzgkAaaMpZKN3zjQbvO/uqQFsQdSkUi4aliUQuVC6hXZwDvSBUPd68J+90L9LhcVL9GREJz13T
XtWfLrcSqDo90jdf71amkm5IZKNd07ShpHDo5FJPGq0nv7AN4VfmoSDlNvNXWd7mcDr+Sa+HaY+c
QQyqkimMUa3ln7LGg9wa7ME98jETaPQ+WjWH5KSykjtoIgqUm3sv2kM0E+GWf3heCr6gWf3a2LRW
qVqDyQh2ESHrxUuUpyK2iiCxQ1q2s5DN6l8lUdEG9+JXhaO2FysjCxCjG4GYKu3v+xyLBLVT7E9A
eTB5OKkwrpDzMSGF5rDtgSYPb0vR5RCvqkr4HeBDbAVGUEftcMsQz463R6WT8CDuyOgp4SHmsg5m
+Jb+5LtySYRgD3EkskiWD5ywQHD9C51wOIfr50lEnDJ7crJ8GuN0Z6L0WP/PEHN2p0JFoejdLWaX
7U+LeU1fDsN/wMpcfjRvnT2+1VOYrmi271O56xvePMGQDZKGA9ba31rh3BIWzj7HUS0xCnYtGtQh
YzBJ4zJsxZ3mPxnP1Ib3dHlLbC2a4e4rEQO1ySOtAANMwZ5eGEnB7IjqZzOC/dJkcW4TSJvojxrP
ePFAaDvoYBHMuaIYhBjuiGeXQKP1TWi4jJyWhQ8Y3K5HTxQBBQO++/WNowaeMSDIQ9djgFB+8R+L
bwlfVmn1uWGCaAdt70J2NBO7PgXMMRCwlyy8KJgW+ljOMF5dowoEvnclCnQwRBw8FR+vNCasp8hO
tj2UxH0X67O96vi1E15TPzpNhGCZErVAPC9wmQ5e2f0rEA8tO7XFEAtdFd/s5SMY9XAgTkfnROhv
15cxjSSaql0L9BM7IdO435o/t/agY2NjLSvr0Y6bXtRm07GF5chW+46akXUv3RSkmRAZyWB+EnYi
YvXSjBN6ahgSNDOAOOYT1hHlC71yE51TBWXpc+3AuDw0PwUQkbRKyYRY0ug1jWrV6oFUYXYd3Aug
giY1jYJ2WeMcOA/cY/w05to8zJdjiBIFwmIydaLDfXGSv2iZDTbFgDUAMPnu8ThToaIr3hTTfDRq
BA5stpYctVyuK/RL9y52vmb52bdFm2cP2SNec/4rhRT/kN22aHMLy9zAjWvxve/WlzUDCS75r18w
l6/chgoHnFYylcVTRcFcG+CJ+yBvasKAwuF4G7G5o+xzkoOQDb47t6KBTKk1Hn9pnrrvIOx2mLHO
O6Ox5362muQg9tl/YlcQ3KUMRY9kVis6DH5FI6Bq0JKYOpqMQYGAtXnrV9Do+sBS3TB/WT3bg+Qz
9HghtUw4bAR8enOoFKsd51LSzLjqWkRcnNc66tum2WIzSrmO4YTF7JrGSdy9fB6zMH0FAFcvjxuo
VXK37Y8ylg+YiashJucTGblyRtTYrQnQ3dXSmuj4N+r+OK8iC0U632ygskGa5ZOH2snEhyheUA1k
8QjZarISsNysYU4d3IH95xACOJGot3v7JXPxwsvQQeM9oD4NI7XCnwe0oKdwua5Vcf6NuM5PqRU3
9mj5E6wATUePj4zzd/10qUV8YiNLbhivrO3ewsMIt4P801Wi1XpVUqqtJsiD6cXzdvsTat29vMZa
oZBnZ9yEJSsrWk80zoqUw3eWpnkYwF74omjualXRyWu6vmdQW0yLTYVFGVu25ED4JtUkGVvCFAeK
AXIT4CMUtWHLZMTtsAHOY3/QY2hZGHSG1nczm8a94KnxoukIabVaHoCqSWRIM5nt0FvqzbL6Vumy
Kcoq4C3M+PbsQwHdHjNI0Eou0M1mZ5scFgwmLzwL9KEGO+d/sSc9Vd5zO4dHgLjWOCIUhYPw9fm6
FKYodALUWJ3lK76EIACjJpegLRJzyJs1+pGjZcqmNNOfZHr/CZi6m3pyOwjrLrS/KYoQolbF4tkG
my50UN08kXsVN0t6BZpVQpzd0JJAQidbx2gaOx9C0UthT9MyBGx19Xau6a+zoUiA3CfcVe8gHujK
VE8o+uh9F0ZL/u9GLJVMoXj7JszHyP0MGSnIfzpgXR9vxWSZv0Q5jJ1X9A/iA6ECS/hgvyRBZP+T
mCkvlT9qqa1V6a/0BCGyjL4/bbpwFrPZ+DaTwFLn0+9fyhm+DQqJCikvWkpTP3Eufd6gsF7DBaTb
SLCjymJxbETTXF+UCBiIzVKOmPDsO5Zxy+v/zQeyzZbBei2/Twq37rS8jSZ0l6ZlhwFNrSSgMPbg
ZPHXB8fubsGsVu36bzabbAtU1GByUefXGwneXPJw2vSKwQfOIE2cEHXoM401T5ZAy/euRf/Zzd+C
DMkwhU9UHesBL1CamdnVUEp/uvMexA9VLjIBAShYRbt9VxkJjE8ie3bCuRSL4SXwpWDmiEGBWE4X
BATBh62wn7FYys9hILfh108eXZ5CcyaWaT4vKghepL3UxcbYuY3tQ3VxeJQ2WsWfMGEPuPr6bVNb
TkpCGe0isRMv7vE7TW+gm02w6xr+8fssnVjzq2ZuekINgxJ0pE7YUimjjerIMhedaNAaBXbDGSv0
Z7Khw463M1EYuU1K8zDw6geBrAzR3044Vfs3qrUwN4/5eLQz3LCuxAxXow//xg/CZa1hOuzZG/2Q
JN0uhRA/9bgpdsqooU776R2jVy4OGN5BJmIMHBzsr68CUcfSusKgJoSIkZ3/ZBrH5PWVwP3z1LmU
JiMFElOiv5PyqRWHvHznhupWESuz/7dvqERJkE/r291G/La8zTcw4z9ZjFPPXsNof4fQGWVm9iX+
dbCiv/1eLDbkSvAphzbLKn90ZrgTaBYK6i+1TLlY0zywuWWVEt+S5CeHfVZ5gkmRznSydL2l+ZpV
SFTSL7BwCjlhwRYmnd6Fk+cb3bjIj+V2kAKjsxXmyHOpC5f9sQXIm0rE5rv6IrR7KLbIZODqF5kY
qNkXD8QDMsD9esjabEM9++f86b7zjU3PWSPd/bGUVqcW4+IJVP0BpKqi/7dPpU1Wlokl9HylyRZ2
RPMbxy14DwkFZAQ3VAHNhE/BcE5CVfx8CoIp4/o5EbRmWLHq5XSe0WzOqBjsTTUGlNFbTAyICGzc
sPMClOdJgIpqmGvU0JPMT5YAkeeLGAW0fkIsiUex9bzB2JXh7MB8VWgwY7Zt2lHRGThkB0L+q/qr
wg+SzHxZnVF6RR05ozI27Xa7Ifb5in/nvF8U/Cg/lLbpTz6ZOH399Wjdx3XiBgnSIH/nOKhhmSxs
nTpyw+gRefpq+ouDyDJ5CAuvJh3sFUOrRwzppgV0gALxzPDbA/FHhuFw9o+E0jioLp2BIhkO7ntg
r70466bf4FkPwPENuSQx/nBfGJAiSHvfduwGWfQ+G7gSxA5IdsMlWg1M40Efwvnp0Y8oRLfXPcxN
IBhGNspDMeBCmVpFdsHuOIpXwtlafg0vSWet9tPStRB6PuwuaNchePMD+uPOyGDPsNySZL5e+e9C
ouwGuV8iagasOIKT3uzIBbZqQ7wslnNBoUjH+Y9h34r9CgF0L0uaXlJnyrnElDULUuSPx6xD0W0b
MEY6QYtJ+gO9OwRhUo2mVHpxjX7/QAlErf55pYnW0LnvnUVZjJfGa0aIh0nxmP6Fnk2av6i8pWRQ
eaKzY/BUu2Otvdkbmf6oFd01kZ82KJfzEKuLUoEku1TK/JlieETnfuFKRK2v6Cb6JYVcOTh+iiea
QqowHMXMBhqqfcX+CA8Mxdo40YuR3gfBb95Ya+uPPpKt/PA9g6NpGL8xR0oc3trP4JIeE3eitYsn
XDwfs8z+NaEd6irVosRgLOQpLvmNlpjBt+MCCatDEQybtDfPxJ0n0p9zR6bMryhtsU/mUkMdsdtT
ofKetqtirtnPSAkDxZoW/MYrwXp1T7F0G9TFatz9Vd1pjg/UAw/POSQnvzkaN9N9U1wiW0bm7mVL
YjOtmSEuiONtcxmWcXfHe/xsyC1DFfBYSyypcyu3wZfnHeOqH6uM86lvz/zc7nv6crFGRcRjiPjx
in0yJlTEd54HB3m34Ah2B8Pps9kxjlZmbo43xS+hWzDmksROZzU2CMST5n/bvbKPsW89lpcFg+Om
m4qIgslReep0gzFjVydAyo1qlZNMQtWYeQK54Jbx5+2tkIlU7BcimqCXMcHfh78IX0VUfij4fmsv
DTHMmvJo2Limunk+98oWkmUOWlCQ+lmcMMTX6RYhGB2sGEiFpRY8kVjOit+t5V9xLqUxinKqFiR8
lHO0KRGamCJ1wRri3PmObPdroInK6G0JnxfnALngOmsa/YD1JjtPFX5Z4NTZdOG8IN/OUMIi+xnG
7mufvvmMI6oemc4MJydy0Mm6/MsAALvO1WaBLe3etSNZKfk87mDw9ZMDmIWOhutgyEtYZ8b3y7Ke
X6mVCLGZDZ/jCD7wpOebrmgQkXspLPCp3YW5XOv2xnM8atG4VIrUKJN4k7uIbCZGoP0QDrkD6YkE
jynuFYMHtbA4OsVYr/KBnSZ6hymYhCnH40hi1EMBabkTdbEdA1n6BAVFswuGiNtK/MWygCuBf/Oy
phQ6Z+ZEYeTBVHPYPoo0/UUOJF6WVP+Z5KtoE4LXd9Z4Pbh6ro+KS9RXbAO/jE7P6s8rOClkuZ9r
6DoKa9CTcwZWoJ4q0+e5zzD+JrcZEwThtXQBOQPQ3Ytfh6Ci146O15v2UyKPK7m2/9O6BZMQwleT
IBC9auCm2ZTIc/MLD8rcp4uBpFJEOFtElAbKjgCvfVkOAN8NP+W4YmMJSW+yAvSa3nx+/cEDnWh1
WEV3Ca2jUnUtgcgMjMS7vabwOfeG/KEZWhvr7nb00KpsYh0mj4u4hgADRc2RDXVTBVkUckI2eG8r
rGwkomxVWTq12shRFAKauHo2uQKVzisSd9vd5nvj+VdWaDnib+mpohZ37JCy2xTGZoRlh26UVNVm
HFZriFQRT+fEjM/3UYb7fQl0Cgcth+0BEHm3JWtp7MTcimlNah6PvzPE3cDKdYac2cXI2oiAQTlT
jiXNX2iHFIE5d5E9e9AEJE7mBGGPsAqY9BAqBbCYu3hljDkAVPcvdMdZVXnI2tHPwmRvkVlvNs0j
bWg0uggaOOF2X1fWhOhJEoDFvmtj+4QKlEWpX84Ti2KML31I0G047tu8UDt+IhCBeJys4gYVAJVd
KP7hxSTTQwz4jdSbV6zuz3dqDryg1myXN6+xa/RmcGwkcJgg9M1diZX3Vz3R6yxGSxZXNkyZXCTa
+LxR4BStC1J6dvOpwnrfuqaEMl8frooc3Xgw+cO1jv6M7skp5HoWZ+WwtFsXlByumjQzL9MyW+Td
tn3zJkKlNeIoianuRHWj03UruCItBw+64gJ7KI9VLF7pj6LJnAZ/03yTxbu0dE7C4sEVYQr85H8U
3hl/siKuipsWUx93rt4O59YzIQHwhK0C29KjHkb3753dN/QYY2GyYJ8BuTaB7igP2ws4JK/Xat49
Y+EhWIcK8poW/O8hVeVvcdh31ljRFtJTV2p4F7aQHA8+Wcc+hhMSoRGB3+lT7byrMugumdXRsw4G
4V9E60XwizaAH+6ouFs2klLfTGE2gVgEQTJxFeEn0UY2WOep4EoFhwDXQaqnPZS9x52SJQeSy2MK
TH9v2vY9GMjh4OvPOPVbdfU7KGHKUrMiam180mPROdpaJxPya9WIDj2yj5h3HmDligESBBWuo3nV
v3GyWtvRF3tMA3yMcVpJdADBNU3xXBzjLdOelLNELUSNfhJiOpC2lsXYg38+NBgp8gLFWVpdR+FG
mXwDAzdfpDMJntNfgxmDz7DTG/kt8jTm02i75fbnWGZLcgjQCTBgd8003flnjFjk3y832WM7Gt/w
HCTMR+P1QrQZ2esQoj+5QZkEtMyJegdSEml6zpcWasXDT8CchT+CiT2TYLxF7FU743QOXzLZTJN5
jzpnf078KLABxyhcMvpt0vPxLeoFdhcrWaSALoa4NCgOfveTYl7ASGfY3d8FM4NaGurDF6OLrJ6p
diZ9jeYS4/ecYBswWbB1lKC1RcG3HD18490Z/Ea4Ca7d//EQtZTSN+Vb3yPWDFx7JbgDMSNlPGQB
Geo2fNonBuG51P2NK9ZUGnMp3OOMRi8Oz0ToFdaWwwgwAZEXzL4NFf9RBOlt2kh6rkB+BwtjQxZB
PNxDm14w7fefOg+p1MiBGNPoaQ6++oxAUCc+biKIj+RktccXBCGVPk+RvWzcY129fDLQlDtraGn+
Lc6tuF2e6k1Ncmqh61GaUdjmtHMITu84Pho3I3tE7yMqOpYbNG0RqEXlBvZV05pGcdl08rdeeCNo
oozLMAaFxH5ldbwQ3zSWYIylmtN45NGgXXekZ+7viIGJZtueg6kzIZuggrdOPghvxnVMcE04uCtl
JwPlvVTbiGY6WDpH9EdqW1MLtz+JtXYBvK5487m57Uxb+x93QQei4SEPIoFrxgdEpTGmnxv79P9G
gm3VWpjxMUPSbL84xGFen3VEcsejlXqqBgp58KHgIWtwE6ZAD3pcdhUlFK6beixI9IQqgy1fdBnF
m1OVMNB4ssYH19UXfJABYAnmSBT1jgwi0XMkcHN0xYMiy4iP0dUjT46nyTkuXjjphpFTUSzvBUr7
ooicXNxnpAY6dsUEDj3gGlF6X9J5AdJ+Y+DygIFw0vHr7FCZiKE0pJ4+N5uvFbwAYC0uSSHJMG9G
2JDm82hucpGUoktNwMM2JiYAO0I15eaN7e6xWM3yoWoTSzYZuzR7H0t/fVUXJrftONnGu/CRkGBA
gQq58yON6qlMdxRqmWZwljXWm8Z1gBXFvXCx9qu36ULRtZwaDDF40UdER7PrZDtSG/dnqZZnUqwy
HDsr6SACNX/uE95Dm7NhaIIS89DxuKlbyWu0cOJux5bzvpkwifnOsOngLCTeNZ3VmpzbM2g6A2bH
gcwk3cDTGuBlXDSBLCE7mt+fVI/tHs1vvg3baGx4pMVK00Siwp0ZIq82F9enVQlUHa3jJ0E9UXH0
QqRLIr2hyGG71c+iqU++6fJnleWIR2lJ0v2ma6bq8sniYg++V1GOpoDXoywX2phdULMjpzdGy+H/
+tlrp12ikhDrgN8138RZg3rB8UwGaUftbiVe2UFWnRxU8OW+80b+K4bZJXxZfSq+U3ouIb2nErBO
G2RbKeN1i2J88txQHSyLpuYy7gIu8ctDoAVnqHNRaSLZxS2vzSncDi4IRZPoBdvjizHH6xod1/1q
jS1+FE7Lywo7ZXW8Ga0oYWI6vrbM1ewrPFYsS1/hJbuwM8QH9k9nQ0XHvRiPnWaMyWar2Fw6FGY/
ta8X3ivosllxS29lfx9E38MPMTJkxCfCr+EQBRih1aFPMjtSyT8G/gnAQamht9Ne0gR5ZRBHFtXk
4DJOMdiuOSD/G3Wb+ueWp+j24zatyip/ZB0UoujvzSzevEa8cvqIGq0feRM6WDZeQPBNM/LRBe+i
VLWze8DqhFgMtDPjtzMlnT1tBUXChwvzJIQswNIplxoETPASta4GvLu3tT8WC6oLnjENXYgeGct6
zQbXTsncXFrulLUfrT1dHVxmXeDOs96Q02n18/Xuofuk0BcFWfeSQraHMgsTgL7vEWdiPD2t0pFA
As3RgkNGzwFfuSiAJWTaGgyi9YyZXKo4s2nl+uXLjYJLt3uXl0n/JOD7OemKHJq0YFRnVL+T4eKi
sYH8W9miSlliY8aQsrdlLq7OAnDTA99JFAb9HrqGXyq1uK5WVujYFRqdh1YZXmlagiL4wrQEwFlT
sq5OppQBOXDqafjpVzwpHQ9ph6rJOFIqDOzOKregWBtLwnFFU6ACgEHqud/xlejaEe+lKEvuXnaJ
sRyZ4GQL96ELIjFnBpb9ZncoqqDoDg3Vr3CuPLUbGb9P+0sIosJmkBTV6tLwEtGw6u6GMaZTggDU
Ye0BXsjxisO+Y3uqTxGQAn+Kp8cAXheTCYNPMeSLjKmdz5sebDbK7ZtIxbw3SsXeJcO1KWkwuWn9
uvnRrFxoMz4tD+5tZpizSXwCHinrGAjYo/tkqEXG+w68NcA1ryc8hlu40xirfGmBFbU8t6vc629G
QdMgOoOjK0VB6eoOIts4Rat6qB5kLV5MJcmjhSYDVEO+I5OOpsJ1WucqsIhPhZaMnGtU/Nuo5kcR
WKbjSk+KfoAvDBzWvhBPn8UD7728JSiCpSS015wjjFIRIEfe35IyQB1x2Enf/eYSADvP6DZqniqK
m4+5GqlACQvsAk6yFKX5tHHN1HPTDm/0r1Zb0h7lyzQumKQWHs4AUy7A2TtjU4mNeU5uZtOdJHO1
fMy7Ri7N97qOoCnDBJ69mFQsVZ8wPg//b0ot5qDkj26hAwa7r/50bIT814kwCDPgIPqW4vLwYPH4
+fm/cR0ldwo0bo9GSbQyhhbjnxuhqBnKRzRvaY9+IRn5WxV1/mayMSXRbgEAsJLq2ZUDJh6EOSdu
WnuGrHywyWViEO9cziuslCcauR7Md9+I5A36Sj/7C95Q6VWgBg1spEruvb04Rv67vCcYIhXEdJVa
6J3XUlx/G2L3bkWYCZ/2+E7MkjoWhHre4CZRyRPJS1R7EVmGYYg6825/lnNbCk4dtanCMzvlAwNl
Ae7KNd3hkMm8e/7aq1fKZy/SEzsPbOhd6YoiGRly/VdRjuZPuiuVnTvAofl77MlJKpjaYa/P2qHQ
bVQSQ80oeypljZtEA44XIBeam/80roTKp0nflaIdsfAOxaxFR+PVhcjRaJpDF42qADLiz9mS6JDa
tMKLO5Quh0HTWIo1yob5fIas+TJdm/pRUWWLW21u8xp1K3t6i2KkNVJBNLLYMYPBGtI8W13CWw+P
xCLNXZRNfjwtEKg/+/d84fTRI8Q11EX5PE1TQ8zOTxErhDesF8bN4rFfmPUQ1BqfnYyPN4az6dr/
rFk4/P91n2fBTUyvfJnRLZZM7Jnzbal+2HTQfItHNnGku++Wl+8iqYWpXu/7eLUb5lO7ZPH6gLjH
7rCI712l9GwqmpSqTPiAzndLdN6vWmpwXBMi/sp0aKq1nzgpoZMJEjvcd9vTtLqCj11v1ZNe8oUk
3cdH5T/q6XYbiMZOwJYzRci4bIclbIqrLo4X10Y4WkP+5UQLXcKy2SmuY0qF7MtwJw1LVC4w53vb
wAWZ2Sa6PhdacAEMRBP8NC3mfxzbC2nw5LaPY/kZpOhDcA+TNJDmtO75YPRv1MuWv++/ehP2tSDK
DY6VtIOHvIeoA6VfMgV7R0gkZjqOYEmkaClAlB/nPx9MQgo8IReR01fSTHHoYlSkFe7DjElTOfk1
JfShhNPPrhEcvdSqC5qg4BQ/R0yYpZmkFPm5mo5pj5ONJDNEb0XqBLkrIwBq5zLconnJnG/RJ0o/
k6KKMjdQn8cjo8L5DdRCttgt8E3I3xZ9gfTSXUX+Udl08XsuVgqj7EaKuw2j+NYoHq+WkbJR6kAR
TrT2Wia31gK4rfJWov5lm+XONlkqkCR6X7W2wUyxfCvbP+OXiUUZgPfks1zsjlj+0jY2nSkbR8av
fk5f52ju0JwsD7khUvYMr/fLXmjxStLmkQBWa+XD59kjeUb+uOSgqJAJdRa1/jREJHO6lqpqKZRv
8PGzVCxaut+miXLjtUueBGQ1ZLEi2dLTW+jUIifBGebOoplh5doNN7of8ZRjbd744Xn0dU45f7s/
QIuwlKU99QrO9preUs3iaAcqMPDCVg2YSb59LoEqH1fKclTa/tQlqDGMHL97LB18i17Pr8KbUUCa
xu6hMBP+CEDyOp9Lk3jr2qed1NZ9hiUfJb0CjI9G+jUwWViPgU2CcGRhfp7wsKR2tB8JCLTakOH6
uCTxGKjjx6o0rT/SD6Pe/a8fXp8ipjaW/vGj7Ly4OZnZBjw0OsaEIjnQbDxTDgBHinaT+hEJxfJZ
CBzu7rsSrCwdTAtBGT0qvfLpVI+j+DRgj017Huv+FHwIhblTFC0sL6fdsI8A6om3f5ewYb8M8RWi
OfclH8A/iLmbUe3Y+45+z3CvVIxPNqG3fO3WxQk6hTioWSNJ3LKEwYPNHHXC5We6c7o8LTgQEBMv
CQE7RBjj5Sk+HbpjJs3vGxbr5klAPnm05zhgvp45AUyF/+7RHSFM4VsJsukHjmbaPj/v8XGe1ZK/
15FXBcg13WbqVWWqKuMB7J4YhcRXJ+wPpxtEZtZxmouLRBYF8H2tx9Z5snbrNG7h1cPqfrRwetGS
gIIENUAe9u0Y6lCZ/p9fXcg53viwEPpe1yMKTqjXWLP7YAxBGlGRmFSWo7RmGYnKYI2p1INMiP/6
BC078WYbumohOeEFoYxiO8MYbkAvaP0dZiCLBG8P7ZBkrVePlOB9DOLthzu5tLG8MOjpm0P1sSuP
waUpzd4joCa3BgsKf7Db7d4z2vv/pIpWSH3Fvg5pIeDkoI2aoZsHiDJkfzfaZ5vp98pIAPncWvq6
rERCm3EeiHlfeUFBNzpiRBXozz33n0ywNFVuiqugealDfd9fwmXIb/mSpDa79dBUvRfQ7JPajPQZ
fdGz9ZVq1EkTJ6wjzw5pN/WkbHqdd81djFSwrsEamv1fjJuf0G7+/a9ybOG+KWn/XaOkvR9ogXsY
2MDolwSNn6x2ExbHH2EWN8bquF1ghVZYM+TVKrImiIqhMKfWcC0OSE9em0MNzaafKiBS8lftFuWN
jOFkHshUBtfl7n3KGOoH7TLqWBR1xlz5DeFa45zZL1J0gobur83+/bTwnCD239KnTJ+wBGy9vhmg
EhYzcT5U3z/VEBuLECmjgoZRWvTLSiXPUu33cRYIq8MrizjAbCORN9mYUCdWnfLLJAiLtmrgYuD1
i7OOx3CIbf4cM1wrr/cPzNDnsVMxt2nTiRduLsGnVIPKxWeqDvX1WT4LBBhaX/a+dvc6bGRjmKZm
IGPVRBLZpoB/6TYmxtDp3RTjXr5+3A7uVKQJ/DClkkP4FehqtODEuhxbTW5F9xt5wREjTKDXXdRt
x0htifKIV5bOp2Ttj0LMVpDyaXFgBhyHterbyqMH+7ZjhdonO0WNCbahrzdB9mBmVgQjlnspc40F
h5DPWXcJ8QdlBiVjfaHK4yHwZ7gYZbo0aoxZqNVUcZMr6Y6uQPj3uHm+GwQJp8wiyyo+bfcg9BdM
Ktmvbwdaw5MzPXA85/aWuggJO/7aWFl8ORuzZ8QPKeWFlOl/7v+q5c4WhQUezd6yBcdKZx1pKp08
fTM08cMJkMj4h9xNCtqg3iBzg6Lyv8WsYl8POgma9x+S5a6JOJVHeqS+NQg8YX5r6i5LDkOTTi0Y
LAkyes3gHBQUMRmDo/9J/7IdBchFt0kzhe7Ar8XrolqfC5/RFouhlzBOhQ9mhqRnjl4hsJSZutPT
P+vzEq/Genq24tDzb/odfkwxjiW9wGplxFPgA7JPqwHrUSIEvpubrW5N10HFTl7aUmS9Cp/B5m5c
eJT32XBulVOTV3PiGg446+3aAWHfGJItGaZRyWwuED7UYgEj+9PT2iZqcVgzYkITIZ8eUTqnyHm3
Brv9U6bERe00FvHkz+u5+u8rBtfuXNeOuHMoRU9HN4lMg04VKwKJXOIT7C2JpMkrtZB1mraVtoNl
Nr1jxHESVVq9s46IKyNKmCDkqEECOKyOuJlu6oNbEjux1Ie6mPsFeOReZ2GrIOCNCxw60j1zmmAs
Exo0cuko9u8LpAnOPgxy5BjzA3t8Y3mPxdoK0+43EmAOxlGB26BA9WVB2FvBXaEgEU6AyZ53X0zK
XZfg4f6PsGgKsnEl6MbQGAXLFCZ5lqXqxw5TtC0b67uXXuRA+rZHgrCpSsnH79y4R9F5JRX1cZL1
yvRPIMN2t+gkQxhWE8NpcPp/j+joR8pUXKxH8fT/ArKeBQ5Q4R/tWcUDAo16JK4M1bA2M4LpnTW2
r0muGxorn9lVcfVSIu9pN6zPRhejkhf2mkHm4TGAuIUXSKtBe3ebSgBHTzVdyH8p3JYV6lZ7w/is
QHBMmCgxIAEzpCKEmb9ZF6xT/PpYABkjAf5KgcRI+F2Rv7DMDdTsXkCP1t2C7Zc9elm+Ozg2IIeC
mV4PTT9aot2b76eMub49yy5cI/zhVn7OweJbUp0As9pyLZ3D6YxN7wpBO7uRpKJDP/jRJMMh6qvN
p/4aJE1mcYz4YlJyC0L+lkYMg5lPp5DnJt6q/PAKfXU2mlhwL6t14THBNtkIwQG1VTdzqHWDN7zw
998QmXnGjZg4ug8WJajikXTH1KawpJg47b44XKmj6yaMn3dgsDgi2MEvt05K6HyD90F+T/lWzdUZ
+xMvbjdopzFTAuk5TjRPtNSM/AJJG27ZMcC5Z2lV5uq5s+Z194VIQbZjeL27zvX40wsxnFNogCsx
U5qWx3K0ntpjKzApmYjT3nADlJg2+c5uWu5VI6blx+nxnUNQ5aFaRk+BjdRytsHKtiuDPdKnll2R
rny3vOpm1vN6vgOzUUy124Ks4v1zm1b2MdkKJCCcxwv+P7UIu7FsFDYrZPzxZvyNuXX6UDI8RPNX
SVkdqpg+hnKM3GHhvNz5L+Dafm/cQ5QjVKF6tJJPKwQa8c2KpVaHPRR1J0aawIggcR3hCb0AsFo=
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
