# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do G4FET_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Chris/Documents/EET\ 132/EET132Projects/Lab2ChrisThomas {C:/Users/Chris/Documents/EET 132/EET132Projects/Lab2ChrisThomas/G4FET.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:29 on Apr 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Chris/Documents/EET 132/EET132Projects/Lab2ChrisThomas" C:/Users/Chris/Documents/EET 132/EET132Projects/Lab2ChrisThomas/G4FET.v 
# -- Compiling module G4FET
# 
# Top level modules:
# 	G4FET
# End time: 13:59:30 on Apr 24,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.G4FET
# vsim work.G4FET 
# Start time: 13:59:33 on Apr 24,2020
# Loading work.G4FET
add wave -position insertpoint  \
{sim:/G4FET/x[2]} \
{sim:/G4FET/x[1]} \
{sim:/G4FET/x[0]} \
sim:/G4FET/z
force -freeze {sim:/G4FET/x[2]} 0 0
force -freeze {sim:/G4FET/x[1]} 0 0
force -freeze {sim:/G4FET/x[0]} 0 0
run
force -freeze {sim:/G4FET/x[0]} 1 0
run
force -freeze {sim:/G4FET/x[0]} 0 0
force -freeze {sim:/G4FET/x[1]} 1 0
run
force -freeze {sim:/G4FET/x[0]} 1 0
run
force -freeze {sim:/G4FET/x[2]} 1 0
force -freeze {sim:/G4FET/x[1]} 0 0
force -freeze {sim:/G4FET/x[0]} 0 0
run
force -freeze {sim:/G4FET/x[0]} 1 0
run
force -freeze {sim:/G4FET/x[0]} 0 0
force -freeze {sim:/G4FET/x[1]} 1 0
run
force -freeze {sim:/G4FET/x[0]} 1 0
run
# End time: 14:07:00 on Apr 24,2020, Elapsed time: 0:07:27
# Errors: 0, Warnings: 0
