<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>argueta.xyz</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>mcs4</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREGION</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awregion</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awqos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_buser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREGION</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arregion</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arqos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aruser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_ruser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_MEMORY_SIZE</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI.WIZ_MEMORY_SIZE" spirit:choiceRef="choice_list_ac3b832e">1024</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axi_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.ASSOCIATED_RESET">s_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:description>s_axi</spirit:description>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.ASSOCIATED_BUSIF">S_AXI</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axi_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ram_dout</spirit:name>
      <spirit:displayName>RAM DOut</spirit:displayName>
      <spirit:description>RAM Data Output port</spirit:description>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="gpio" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="gpio_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ram_dout</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>rom_io</spirit:name>
      <spirit:displayName>ROM IO</spirit:displayName>
      <spirit:description>ROM Data Input/Output Port</spirit:description>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="gpio" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="gpio_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_O</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rom_dout</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TRI_I</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rom_din</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S_AXI_mem</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">16384</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>memory</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S_AXI.S_AXI_MEM.OFFSET_BASE_PARAM">C_S_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S_AXI.S_AXI_MEM.OFFSET_HIGH_PARAM">C_S_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>mcs4_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>17d5ea61</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>mcs4_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>17d5ea61</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>3b1fe3b6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>44d98822</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a74a0707</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_utilityxitfiles</spirit:name>
        <spirit:displayName>Utility XIT/TTCL</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xit.util</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_utilityxitfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>748df193</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>ram_dout</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(((spirit:decode(id(&apos;MODELPARAM_VALUE.NUM_RAM_COLS&apos;)) * spirit:decode(id(&apos;MODELPARAM_VALUE.NUM_RAM_ROWS&apos;))) * 4) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rom_dout</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.NUM_ROMS&apos;)) * 4) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rom_din</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.NUM_ROMS&apos;)) * 4) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">13</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awlen</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awsize</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awburst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awlock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awcache</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">3</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awqos</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awregion</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awuser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_AWUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wuser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_WUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_buser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_BUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">13</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arlen</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arsize</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arburst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arlock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arcache</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">3</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arqos</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arregion</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_aruser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ARUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_ruser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_RUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S_AXI_ID_WIDTH</spirit:name>
        <spirit:displayName>C S AXI ID WIDTH</spirit:displayName>
        <spirit:description>Width of ID for for write address, write data, read address and read data</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_ID_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_S_AXI_ID_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_S_AXI_ID_WIDTH&apos;))))" spirit:order="3" spirit:minimum="0" spirit:maximum="32" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH" spirit:order="4" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH" spirit:order="5" spirit:rangeType="long">14</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_AWUSER_WIDTH</spirit:name>
        <spirit:displayName>C S AXI AWUSER WIDTH</spirit:displayName>
        <spirit:description>Width of optional user defined signal in write address channel</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_AWUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_S_AXI_AWUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_S_AXI_AWUSER_WIDTH&apos;))))" spirit:order="6" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_ARUSER_WIDTH</spirit:name>
        <spirit:displayName>C S AXI ARUSER WIDTH</spirit:displayName>
        <spirit:description>Width of optional user defined signal in read address channel</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_ARUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_S_AXI_ARUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_S_AXI_ARUSER_WIDTH&apos;))))" spirit:order="7" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_WUSER_WIDTH</spirit:name>
        <spirit:displayName>C S AXI WUSER WIDTH</spirit:displayName>
        <spirit:description>Width of optional user defined signal in write data channel</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_WUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_S_AXI_WUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_S_AXI_WUSER_WIDTH&apos;))))" spirit:order="8" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_RUSER_WIDTH</spirit:name>
        <spirit:displayName>C S AXI RUSER WIDTH</spirit:displayName>
        <spirit:description>Width of optional user defined signal in read data channel</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_RUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_S_AXI_RUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_S_AXI_RUSER_WIDTH&apos;))))" spirit:order="9" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_BUSER_WIDTH</spirit:name>
        <spirit:displayName>C S AXI BUSER WIDTH</spirit:displayName>
        <spirit:description>Width of optional user defined signal in write response channel</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_BUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_S_AXI_BUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_S_AXI_BUSER_WIDTH&apos;))))" spirit:order="10" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>NUM_ROMS</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.NUM_ROMS">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>NUM_RAM_ROWS</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.NUM_RAM_ROWS">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>NUM_RAM_COLS</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.NUM_RAM_COLS">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="std_logic_vector">
        <spirit:name>ROM_IO_MASK</spirit:name>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.ROM_IO_MASK" spirit:bitStringLength="64">0xFFFFFFFFFFFFFFFF</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_ac3b832e</spirit:name>
      <spirit:enumeration>64</spirit:enumeration>
      <spirit:enumeration>128</spirit:enumeration>
      <spirit:enumeration>256</spirit:enumeration>
      <spirit:enumeration>512</spirit:enumeration>
      <spirit:enumeration>1024</spirit:enumeration>
      <spirit:enumeration>2048</spirit:enumeration>
      <spirit:enumeration>4096</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/mcs4_v1_0_S_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../rtl/dbg_pkg.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../rtl/mcs4_pkg.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../rtl/dbg_ctl.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../rtl/i4001.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../rtl/i4002.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../rtl/i4004.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/mcs4_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_e8917306</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/mcs4_v1_0_S_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../rtl/dbg_pkg.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../rtl/mcs4_pkg.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../rtl/dbg_ctl.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../rtl/i4001.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../rtl/i4002.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../rtl/i4004.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/mcs4_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/mcs4_v1_0/data/mcs4.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/mcs4_v1_0/data/mcs4.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/mcs4_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/mcs4_v1_0/src/mcs4.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/mcs4_v1_0/src/mcs4.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/mcs4_v1_0/src/mcs4_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/mcs4_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_44d98822</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_utilityxitfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>gui/mcs4_v1_0.gtcl</spirit:name>
        <spirit:userFileType>GTCL</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Intel MCS-4 Micro Computer System</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S_AXI_ID_WIDTH</spirit:name>
      <spirit:displayName>C S AXI ID WIDTH</spirit:displayName>
      <spirit:description>Width of ID for for write address, write data, read address and read data</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_ID_WIDTH" spirit:order="3" spirit:minimum="0" spirit:maximum="32" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="4">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_ADDR_WIDTH" spirit:order="5" spirit:minimum="14" spirit:maximum="32" spirit:rangeType="long">14</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_AWUSER_WIDTH</spirit:name>
      <spirit:displayName>C S AXI AWUSER WIDTH</spirit:displayName>
      <spirit:description>Width of optional user defined signal in write address channel</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_AWUSER_WIDTH" spirit:order="6" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_ARUSER_WIDTH</spirit:name>
      <spirit:displayName>C S AXI ARUSER WIDTH</spirit:displayName>
      <spirit:description>Width of optional user defined signal in read address channel</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_ARUSER_WIDTH" spirit:order="7" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_WUSER_WIDTH</spirit:name>
      <spirit:displayName>C S AXI WUSER WIDTH</spirit:displayName>
      <spirit:description>Width of optional user defined signal in write data channel</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_WUSER_WIDTH" spirit:order="8" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_RUSER_WIDTH</spirit:name>
      <spirit:displayName>C S AXI RUSER WIDTH</spirit:displayName>
      <spirit:description>Width of optional user defined signal in read data channel</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_RUSER_WIDTH" spirit:order="9" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_BUSER_WIDTH</spirit:name>
      <spirit:displayName>C S AXI BUSER WIDTH</spirit:displayName>
      <spirit:description>Width of optional user defined signal in write response channel</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_BUSER_WIDTH" spirit:order="10" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_BASEADDR" spirit:order="11" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_HIGHADDR" spirit:order="12" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">mcs4_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>NUM_ROMS</spirit:name>
      <spirit:displayName>Num ROMs</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.NUM_ROMS" spirit:minimum="1" spirit:maximum="16" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>NUM_RAMS</spirit:name>
      <spirit:displayName>Num RAMs</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.NUM_RAMS">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.NUM_RAMS">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>NUM_RAM_ROWS</spirit:name>
      <spirit:displayName>RAM Banks</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.NUM_RAM_ROWS" spirit:minimum="1" spirit:maximum="4" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>NUM_RAM_COLS</spirit:name>
      <spirit:displayName>RAM Chips</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.NUM_RAM_COLS" spirit:minimum="1" spirit:maximum="4" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>ROM_IO_MASK</spirit:name>
      <spirit:displayName>ROM IO Mask</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.ROM_IO_MASK" spirit:bitStringLength="64">0xFFFFFFFFFFFFFFFF</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/AXI_Peripheral</xilinx:taxonomy>
        <xilinx:taxonomy>/Embedded_Processing/Processor</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>Intel MCS-4 Micro Computer System</xilinx:displayName>
      <xilinx:vendorDisplayName>Argueta[XYZ]</xilinx:vendorDisplayName>
      <xilinx:vendorURL>https://argueta.xyz</xilinx:vendorURL>
      <xilinx:coreRevision>13</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>xilinx.com:user:mcs4:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2019-08-27T05:22:13Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fc91816_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e292479_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3717b196_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27b59f25_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7576f508_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d03256c_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f22ca43_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@516770a_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60e04c1e_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@375e9f91_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37d93bee_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24071398_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68c83f93_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d1bbff9_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f568fe8_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@253a9757_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40aead2b_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@584ea76a_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@171a861c_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6011933_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b7eb3c8_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fffbfdd_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f99a85f_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@507caa1a_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fa476bd_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@280d2810_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71c55737_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c2a4cbc_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b529595_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e5748de_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b340878_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b7741d2_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53f1b2cf_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bd52b5b_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b903d_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ef772b5_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eebb31b_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25ce8d0_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40996fc8_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@418eef59_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16db39d_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d4054a5_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66f17716_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2faf2795_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5338abfd_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e944305_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69cb0dda_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45f5d1e6_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d3f82cc_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14a4d3e8_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a692026_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c399ef_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bbf19ec_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f24b09b_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@755356e_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42f31b03_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78516757_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c17d9fc_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11ed52f8_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5391d32_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c1ef27f_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5784445b_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c333976_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c76b63d_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24c8e1b2_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c359eb1_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@226a757e_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14092e7e_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a334212_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@545531f4_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e1746b9_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ebffac2_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76643b0b_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12df9094_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@507d2c95_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5912c0_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13d696a4_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e823e04_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@530e12e4_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a05b5c2_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fc827fe_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6addc501_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bddc37d_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3262d055_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@549b913f_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49923c5f_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a988dee_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17d1843f_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e1f2e1b_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b3279dd_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78560685_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43e150f0_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36f7cfbe_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c66a3fb_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34c871_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@336a6180_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@207a295e_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a00d740_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5003e3a9_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@630733b1_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@722f5a7a_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c290dd4_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7172d784_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ef144c7_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23dacf42_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5775ea82_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f67ebde_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58e0b768_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@516342f8_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ede640a_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@694c92c8_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@659f6632_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69d38b_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13d96b6a_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56db30b0_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a9f1b61_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f4753bc_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52c705bc_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70baacec_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@913fcbe_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c9a14ab_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79c7ec47_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65ef45e5_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2334db35_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@798e0f32_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@245c757a_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30515d15_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40dc4ba6_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44b1e978_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78df269c_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4461f828_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@374a75ca_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c35c0ee_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f5f6887_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36b39020_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@403d970_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2961a64a_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26d4165b_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76b0eaea_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ba65c15_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1da4563e_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40b4ad35_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61702e21_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f847692_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@595b1c5b_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@603e4857_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d26081d_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@723bf3be_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eea9e08_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32aa9094_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@392daaeb_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@641f5f38_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e65415b_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@88bc0fe_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@410decc3_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36f0c8f9_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d97a254_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71ff5e08_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@211b7519_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65a9ebdc_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3630fe34_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bbc9236_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dd5ec3a_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e915493_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@669656d0_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d6b10db_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e54f068_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@322eb0fe_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7570996_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@268cceb3_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cfcb544_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36374b72_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3536e12b_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35cc13e4_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39c60660_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1735ba38_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@495d4aff_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1796c70a_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@468eaacf_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45d5cf2_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25e9228c_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64c8e87c_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70f53105_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@253f35e6_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f127117_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6040234_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d97155a_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3030ab2f_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@622d1056_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ce260cd_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ee67473_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e2c48bb_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8b9d471_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d77a64f_ARCHIVE_LOCATION">c:/Users/admin/Documents/GitHub/mcs-4-pynq/ip_repo/mcs4_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="0ed8fc7f"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="b21e5c16"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="22d25d88"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="a19aee35"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="0886d57c"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="f6cab9b0"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
