# ** Error: (vish-17) Recursive reference in 'others' clause in "D:/xilinx_modelsim_lib/modelsim.ini" to "D:/SoftPath/modelsim/win64/../modelsim.ini".
# ** Error: (vish-17) Recursive reference in 'others' clause in "D:/xilinx_modelsim_lib/modelsim.ini" to "D:/SoftPath/modelsim/win64/../modelsim.ini".
# //  ModelSim SE-64 10.5 Feb 13 2016 
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {cpu_div_tb_simulate.do}
# vsim -voptargs=""+acc"" "+transport_int_delays" "+pulse_r/0" "+pulse_int_r/0" -L simprims_ver -L secureip -L xil_defaultlib -lib xil_defaultlib xil_defaultlib.cpu_div_tb xil_defaultlib.glbl 
# Start time: 16:13:45 on Apr 26,2018
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.cpu_div_tb(fast)
# Loading work.cpu_div(fast)
# Loading simprims_ver.LUT6(fast)
# Loading simprims_ver.LUT3(fast)
# Loading simprims_ver.LUT6(fast__1)
# Loading simprims_ver.LUT2(fast)
# Loading simprims_ver.FDCE(fast)
# Loading simprims_ver.LUT6(fast__2)
# Loading simprims_ver.LUT6(fast__3)
# Loading simprims_ver.LUT5(fast)
# Loading simprims_ver.LUT3(fast__1)
# Loading simprims_ver.LUT2(fast__1)
# Loading simprims_ver.LUT6(fast__4)
# Loading simprims_ver.LUT6(fast__5)
# Loading simprims_ver.LUT5(fast__1)
# Loading simprims_ver.LUT6(fast__6)
# Loading simprims_ver.LUT1(fast)
# Loading simprims_ver.LUT4(fast)
# Loading simprims_ver.LUT6(fast__7)
# Loading simprims_ver.LUT6(fast__8)
# Loading simprims_ver.LUT3(fast__2)
# Loading simprims_ver.LUT5(fast__2)
# Loading simprims_ver.CARRY4(fast)
# Loading work.glbl(fast)
# ** Error (suppressible): (vsim-3053) ../../../../CPU-Azathoth.srcs/sim_1/new/cpu_div_tb.v(29): Illegal output or inout port connection for port 'clk_afterDiv_IBUF'.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_div_tb/uut1 File: cpu_div_tb_time_synth.v
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./cpu_div_tb_simulate.do PAUSED at line 9
# End time: 22:25:41 on Apr 26,2018, Elapsed time: 6:11:56
# Errors: 1, Warnings: 0
