

================================================================
== Vitis HLS Report for 'CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6'
================================================================
* Date:           Mon Jul 14 02:16:20 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        CNN_HLS
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.978 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      708|      708|  7.080 us|  7.080 us|  705|  705|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_for_3_channel_pad_6_loop_for_channel_pad_6  |      706|      706|         4|          1|          1|   704|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.80>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:163->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:46]   --->   Operation 7 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:161->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:46]   --->   Operation 8 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten113 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten113"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln161 = store i5 0, i5 %c" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:161->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:46]   --->   Operation 11 'store' 'store_ln161' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln163 = store i6 0, i6 %n" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:163->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:46]   --->   Operation 12 'store' 'store_ln163' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i358"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten113_load = load i10 %indvar_flatten113" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:161->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:46]   --->   Operation 14 'load' 'indvar_flatten113_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.78ns)   --->   "%icmp_ln161 = icmp_eq  i10 %indvar_flatten113_load, i10 704" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:161->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:46]   --->   Operation 15 'icmp' 'icmp_ln161' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.78ns)   --->   "%add_ln161 = add i10 %indvar_flatten113_load, i10 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:161->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:46]   --->   Operation 16 'add' 'add_ln161' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln161 = br i1 %icmp_ln161, void %for.inc15.i370, void %loop_for_ap_6.i.preheader.exitStub" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:161->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:46]   --->   Operation 17 'br' 'br_ln161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%n_load = load i6 %n" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:163->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:46]   --->   Operation 18 'load' 'n_load' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%c_load = load i5 %c" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:161->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:46]   --->   Operation 19 'load' 'c_load' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.78ns)   --->   "%icmp_ln163 = icmp_eq  i6 %n_load, i6 44" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:163->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:46]   --->   Operation 20 'icmp' 'icmp_ln163' <Predicate = (!icmp_ln161)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%select_ln161 = select i1 %icmp_ln163, i6 0, i6 %n_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:161->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:46]   --->   Operation 21 'select' 'select_ln161' <Predicate = (!icmp_ln161)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.78ns)   --->   "%add_ln161_1 = add i5 %c_load, i5 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:161->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:46]   --->   Operation 22 'add' 'add_ln161_1' <Predicate = (!icmp_ln161)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.41ns)   --->   "%select_ln161_1 = select i1 %icmp_ln163, i5 %add_ln161_1, i5 %c_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:161->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:46]   --->   Operation 23 'select' 'select_ln161_1' <Predicate = (!icmp_ln161)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%select_ln161_1_cast = zext i5 %select_ln161_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:161->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:46]   --->   Operation 24 'zext' 'select_ln161_1_cast' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_1 : Operation 25 [3/3] (0.99ns) (grouped into DSP with root node add_ln164)   --->   "%p_cast103 = mul i10 %select_ln161_1_cast, i10 44" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:161->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:46]   --->   Operation 25 'mul' 'p_cast103' <Predicate = (!icmp_ln161)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %select_ln161, i32 1, i32 5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:164->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:46]   --->   Operation 26 'partselect' 'tmp_11' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.78ns)   --->   "%icmp_ln164 = icmp_eq  i5 %tmp_11, i5 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:164->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:46]   --->   Operation 27 'icmp' 'icmp_ln164' <Predicate = (!icmp_ln161)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.78ns)   --->   "%add_ln163 = add i6 %select_ln161, i6 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:163->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:46]   --->   Operation 28 'add' 'add_ln163' <Predicate = (!icmp_ln161)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln161 = store i10 %add_ln161, i10 %indvar_flatten113" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:161->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:46]   --->   Operation 29 'store' 'store_ln161' <Predicate = (!icmp_ln161)> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln161 = store i5 %select_ln161_1, i5 %c" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:161->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:46]   --->   Operation 30 'store' 'store_ln161' <Predicate = (!icmp_ln161)> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln163 = store i6 %add_ln163, i6 %n" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:163->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:46]   --->   Operation 31 'store' 'store_ln163' <Predicate = (!icmp_ln161)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 32 [2/3] (0.99ns) (grouped into DSP with root node add_ln164)   --->   "%p_cast103 = mul i10 %select_ln161_1_cast, i10 44" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:161->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:46]   --->   Operation 32 'mul' 'p_cast103' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.97>
ST_3 : Operation 33 [1/3] (0.00ns) (grouped into DSP with root node add_ln164)   --->   "%p_cast103 = mul i10 %select_ln161_1_cast, i10 44" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:161->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:46]   --->   Operation 33 'mul' 'p_cast103' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln161_1, i5 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:163->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:46]   --->   Operation 34 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %select_ln161_1, i3 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:163->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:46]   --->   Operation 35 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln163_2 = zext i8 %tmp" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:163->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:46]   --->   Operation 36 'zext' 'zext_ln163_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln163_1 = add i10 %p_shl, i10 %zext_ln163_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:163->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:46]   --->   Operation 37 'add' 'add_ln163_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln163 = zext i6 %select_ln161" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:163->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:46]   --->   Operation 38 'zext' 'zext_ln163' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln163_1 = zext i6 %select_ln161" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:163->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:46]   --->   Operation 39 'zext' 'zext_ln163_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.78ns)   --->   "%icmp_ln164_1 = icmp_ugt  i6 %select_ln161, i6 41" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:164->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:46]   --->   Operation 40 'icmp' 'icmp_ln164_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.28ns)   --->   "%or_ln164 = or i1 %icmp_ln164, i1 %icmp_ln164_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:164->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:46]   --->   Operation 41 'or' 'or_ln164' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln164 = add i10 %zext_ln163, i10 %p_cast103" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:164->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:46]   --->   Operation 42 'add' 'add_ln164' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 43 [1/1] (0.78ns)   --->   "%add_ln164_1 = add i7 %zext_ln163_1, i7 126" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:164->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:46]   --->   Operation 43 'add' 'add_ln164_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln164 = sext i7 %add_ln164_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:164->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:46]   --->   Operation 44 'sext' 'sext_ln164' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln164_2 = add i10 %sext_ln164, i10 %add_ln163_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:164->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:46]   --->   Operation 45 'add' 'add_ln164_2' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln164_1 = zext i10 %add_ln164_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:164->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:46]   --->   Operation 46 'zext' 'zext_ln164_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%OutPool2_addr = getelementptr i16 %OutPool2, i64 0, i64 %zext_ln164_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:164->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:46]   --->   Operation 47 'getelementptr' 'OutPool2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (1.23ns)   --->   "%OutPool2_load = load i10 %OutPool2_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:164->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:46]   --->   Operation 48 'load' 'OutPool2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_3 : Operation 59 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 59 'ret' 'ret_ln0' <Predicate = (icmp_ln161)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 2.83>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_for_3_channel_pad_6_loop_for_channel_pad_6_str"   --->   Operation 49 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 704, i64 704, i64 704"   --->   Operation 50 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln163 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:163->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:46]   --->   Operation 51 'specpipeline' 'specpipeline_ln163' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln164 = add i10 %zext_ln163, i10 %p_cast103" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:164->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:46]   --->   Operation 52 'add' 'add_ln164' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln164 = zext i10 %add_ln164" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:164->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:46]   --->   Operation 53 'zext' 'zext_ln164' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%OutPadConv6_addr = getelementptr i16 %OutPadConv6, i64 0, i64 %zext_ln164" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:164->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:46]   --->   Operation 54 'getelementptr' 'OutPadConv6_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPool2_load = load i10 %OutPool2_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:164->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:46]   --->   Operation 55 'load' 'OutPool2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_4 : Operation 56 [1/1] (0.35ns)   --->   "%storemerge601 = select i1 %or_ln164, i16 0, i16 %OutPool2_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:164->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:46]   --->   Operation 56 'select' 'storemerge601' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 57 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln164 = store i16 %storemerge601, i10 %OutPadConv6_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:164->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:46]   --->   Operation 57 'store' 'store_ln164' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 704> <RAM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln163 = br void %for.body4.i358" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:163->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:46]   --->   Operation 58 'br' 'br_ln163' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ OutPadConv6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ OutPool2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n                      (alloca           ) [ 01000]
c                      (alloca           ) [ 01000]
indvar_flatten113      (alloca           ) [ 01000]
store_ln0              (store            ) [ 00000]
store_ln161            (store            ) [ 00000]
store_ln163            (store            ) [ 00000]
br_ln0                 (br               ) [ 00000]
indvar_flatten113_load (load             ) [ 00000]
icmp_ln161             (icmp             ) [ 01110]
add_ln161              (add              ) [ 00000]
br_ln161               (br               ) [ 00000]
n_load                 (load             ) [ 00000]
c_load                 (load             ) [ 00000]
icmp_ln163             (icmp             ) [ 00000]
select_ln161           (select           ) [ 01110]
add_ln161_1            (add              ) [ 00000]
select_ln161_1         (select           ) [ 01110]
select_ln161_1_cast    (zext             ) [ 01110]
tmp_11                 (partselect       ) [ 00000]
icmp_ln164             (icmp             ) [ 01110]
add_ln163              (add              ) [ 00000]
store_ln161            (store            ) [ 00000]
store_ln161            (store            ) [ 00000]
store_ln163            (store            ) [ 00000]
p_cast103              (mul              ) [ 01001]
p_shl                  (bitconcatenate   ) [ 00000]
tmp                    (bitconcatenate   ) [ 00000]
zext_ln163_2           (zext             ) [ 00000]
add_ln163_1            (add              ) [ 00000]
zext_ln163             (zext             ) [ 01001]
zext_ln163_1           (zext             ) [ 00000]
icmp_ln164_1           (icmp             ) [ 00000]
or_ln164               (or               ) [ 01001]
add_ln164_1            (add              ) [ 00000]
sext_ln164             (sext             ) [ 00000]
add_ln164_2            (add              ) [ 00000]
zext_ln164_1           (zext             ) [ 00000]
OutPool2_addr          (getelementptr    ) [ 01001]
specloopname_ln0       (specloopname     ) [ 00000]
speclooptripcount_ln0  (speclooptripcount) [ 00000]
specpipeline_ln163     (specpipeline     ) [ 00000]
add_ln164              (add              ) [ 00000]
zext_ln164             (zext             ) [ 00000]
OutPadConv6_addr       (getelementptr    ) [ 00000]
OutPool2_load          (load             ) [ 00000]
storemerge601          (select           ) [ 00000]
store_ln164            (store            ) [ 00000]
br_ln163               (br               ) [ 00000]
ret_ln0                (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="OutPadConv6">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutPadConv6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="OutPool2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutPool2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_for_3_channel_pad_6_loop_for_channel_pad_6_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="n_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="c_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="indvar_flatten113_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten113/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="OutPool2_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="10" slack="0"/>
<pin id="74" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OutPool2_addr/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="10" slack="0"/>
<pin id="79" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="OutPool2_load/3 "/>
</bind>
</comp>

<comp id="83" class="1004" name="OutPadConv6_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="16" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="10" slack="0"/>
<pin id="87" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OutPadConv6_addr/4 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln164_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="10" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln164/4 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln0_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="10" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln161_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="5" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln161/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln163_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="6" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln163/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="indvar_flatten113_load_load_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="10" slack="0"/>
<pin id="113" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten113_load/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="icmp_ln161_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="10" slack="0"/>
<pin id="116" dir="0" index="1" bw="10" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln161/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="add_ln161_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="10" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln161/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="n_load_load_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="6" slack="0"/>
<pin id="128" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_load/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="c_load_load_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="5" slack="0"/>
<pin id="131" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln163_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="6" slack="0"/>
<pin id="134" dir="0" index="1" bw="6" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln163/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="select_ln161_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="6" slack="0"/>
<pin id="142" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln161/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="add_ln161_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="5" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln161_1/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="select_ln161_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="5" slack="0"/>
<pin id="155" dir="0" index="2" bw="5" slack="0"/>
<pin id="156" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln161_1/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="select_ln161_1_cast_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="5" slack="0"/>
<pin id="162" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln161_1_cast/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_11_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="5" slack="0"/>
<pin id="166" dir="0" index="1" bw="6" slack="0"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="0" index="3" bw="4" slack="0"/>
<pin id="169" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln164_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="5" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln164/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="add_ln163_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="6" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln163/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln161_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="10" slack="0"/>
<pin id="188" dir="0" index="1" bw="10" slack="0"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln161/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln161_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="5" slack="0"/>
<pin id="193" dir="0" index="1" bw="5" slack="0"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln161/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln163_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="6" slack="0"/>
<pin id="198" dir="0" index="1" bw="6" slack="0"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln163/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="p_shl_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="10" slack="0"/>
<pin id="203" dir="0" index="1" bw="5" slack="2"/>
<pin id="204" dir="0" index="2" bw="1" slack="0"/>
<pin id="205" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="5" slack="2"/>
<pin id="211" dir="0" index="2" bw="1" slack="0"/>
<pin id="212" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="zext_ln163_2_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln163_2/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="add_ln163_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="10" slack="0"/>
<pin id="221" dir="0" index="1" bw="8" slack="0"/>
<pin id="222" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln163_1/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln163_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="6" slack="2"/>
<pin id="227" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln163/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln163_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="6" slack="2"/>
<pin id="230" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln163_1/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="icmp_ln164_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="6" slack="2"/>
<pin id="233" dir="0" index="1" bw="6" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln164_1/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="or_ln164_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="2"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln164/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="add_ln164_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="6" slack="0"/>
<pin id="243" dir="0" index="1" bw="2" slack="0"/>
<pin id="244" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln164_1/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="sext_ln164_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="7" slack="0"/>
<pin id="249" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln164/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="add_ln164_2_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="7" slack="0"/>
<pin id="253" dir="0" index="1" bw="10" slack="0"/>
<pin id="254" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln164_2/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="zext_ln164_1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="10" slack="0"/>
<pin id="259" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln164_1/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln164_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="10" slack="0"/>
<pin id="264" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln164/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="storemerge601_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="1"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="16" slack="0"/>
<pin id="270" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge601/4 "/>
</bind>
</comp>

<comp id="274" class="1007" name="grp_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="6" slack="0"/>
<pin id="276" dir="0" index="1" bw="5" slack="0"/>
<pin id="277" dir="0" index="2" bw="6" slack="0"/>
<pin id="278" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_cast103/1 add_ln164/3 "/>
</bind>
</comp>

<comp id="283" class="1005" name="n_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="6" slack="0"/>
<pin id="285" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="290" class="1005" name="c_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="5" slack="0"/>
<pin id="292" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="297" class="1005" name="indvar_flatten113_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="10" slack="0"/>
<pin id="299" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten113 "/>
</bind>
</comp>

<comp id="304" class="1005" name="icmp_ln161_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="2"/>
<pin id="306" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln161 "/>
</bind>
</comp>

<comp id="308" class="1005" name="select_ln161_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="6" slack="2"/>
<pin id="310" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="select_ln161 "/>
</bind>
</comp>

<comp id="315" class="1005" name="select_ln161_1_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="5" slack="2"/>
<pin id="317" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="select_ln161_1 "/>
</bind>
</comp>

<comp id="321" class="1005" name="select_ln161_1_cast_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="10" slack="1"/>
<pin id="323" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln161_1_cast "/>
</bind>
</comp>

<comp id="326" class="1005" name="icmp_ln164_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="2"/>
<pin id="328" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln164 "/>
</bind>
</comp>

<comp id="331" class="1005" name="zext_ln163_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="10" slack="1"/>
<pin id="333" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln163 "/>
</bind>
</comp>

<comp id="336" class="1005" name="or_ln164_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="1"/>
<pin id="338" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln164 "/>
</bind>
</comp>

<comp id="341" class="1005" name="OutPool2_addr_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="10" slack="1"/>
<pin id="343" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="OutPool2_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="38" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="88"><net_src comp="0" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="38" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="10" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="118"><net_src comp="111" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="111" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="132" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="10" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="126" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="150"><net_src comp="129" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="18" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="132" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="146" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="129" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="163"><net_src comp="152" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="22" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="138" pin="3"/><net_sink comp="164" pin=1"/></net>

<net id="172"><net_src comp="4" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="173"><net_src comp="24" pin="0"/><net_sink comp="164" pin=3"/></net>

<net id="178"><net_src comp="164" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="8" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="138" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="26" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="120" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="152" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="180" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="28" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="8" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="213"><net_src comp="30" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="32" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="218"><net_src comp="208" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="201" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="215" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="235"><net_src comp="34" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="240"><net_src comp="231" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="228" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="36" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="241" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="219" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="251" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="265"><net_src comp="262" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="271"><net_src comp="56" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="272"><net_src comp="77" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="273"><net_src comp="266" pin="3"/><net_sink comp="90" pin=1"/></net>

<net id="279"><net_src comp="160" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="20" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="225" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="282"><net_src comp="274" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="286"><net_src comp="58" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="288"><net_src comp="283" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="289"><net_src comp="283" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="293"><net_src comp="62" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="296"><net_src comp="290" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="300"><net_src comp="66" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="302"><net_src comp="297" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="303"><net_src comp="297" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="307"><net_src comp="114" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="138" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="314"><net_src comp="308" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="318"><net_src comp="152" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="320"><net_src comp="315" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="324"><net_src comp="160" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="329"><net_src comp="174" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="334"><net_src comp="225" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="339"><net_src comp="236" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="344"><net_src comp="70" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="77" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OutPadConv6 | {4 }
 - Input state : 
	Port: CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6 : OutPool2 | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln161 : 1
		store_ln163 : 1
		indvar_flatten113_load : 1
		icmp_ln161 : 2
		add_ln161 : 2
		br_ln161 : 3
		n_load : 1
		c_load : 1
		icmp_ln163 : 2
		select_ln161 : 3
		add_ln161_1 : 2
		select_ln161_1 : 3
		select_ln161_1_cast : 4
		p_cast103 : 5
		tmp_11 : 4
		icmp_ln164 : 5
		add_ln163 : 4
		store_ln161 : 3
		store_ln161 : 4
		store_ln163 : 5
	State 2
	State 3
		zext_ln163_2 : 1
		add_ln163_1 : 2
		or_ln164 : 1
		add_ln164 : 1
		add_ln164_1 : 1
		sext_ln164 : 2
		add_ln164_2 : 3
		zext_ln164_1 : 4
		OutPool2_addr : 5
		OutPool2_load : 6
	State 4
		zext_ln164 : 1
		OutPadConv6_addr : 2
		storemerge601 : 1
		store_ln164 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |      add_ln161_fu_120      |    0    |    0    |    17   |
|          |     add_ln161_1_fu_146     |    0    |    0    |    12   |
|    add   |      add_ln163_fu_180      |    0    |    0    |    13   |
|          |     add_ln163_1_fu_219     |    0    |    0    |    18   |
|          |     add_ln164_1_fu_241     |    0    |    0    |    13   |
|          |     add_ln164_2_fu_251     |    0    |    0    |    18   |
|----------|----------------------------|---------|---------|---------|
|          |      icmp_ln161_fu_114     |    0    |    0    |    17   |
|   icmp   |      icmp_ln163_fu_132     |    0    |    0    |    13   |
|          |      icmp_ln164_fu_174     |    0    |    0    |    12   |
|          |     icmp_ln164_1_fu_231    |    0    |    0    |    13   |
|----------|----------------------------|---------|---------|---------|
|          |     select_ln161_fu_138    |    0    |    0    |    6    |
|  select  |    select_ln161_1_fu_152   |    0    |    0    |    5    |
|          |    storemerge601_fu_266    |    0    |    0    |    16   |
|----------|----------------------------|---------|---------|---------|
|    or    |       or_ln164_fu_236      |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_274         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          | select_ln161_1_cast_fu_160 |    0    |    0    |    0    |
|          |     zext_ln163_2_fu_215    |    0    |    0    |    0    |
|   zext   |      zext_ln163_fu_225     |    0    |    0    |    0    |
|          |     zext_ln163_1_fu_228    |    0    |    0    |    0    |
|          |     zext_ln164_1_fu_257    |    0    |    0    |    0    |
|          |      zext_ln164_fu_262     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|        tmp_11_fu_164       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|        p_shl_fu_201        |    0    |    0    |    0    |
|          |         tmp_fu_208         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   sext   |      sext_ln164_fu_247     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    1    |    0    |   175   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|   OutPool2_addr_reg_341   |   10   |
|         c_reg_290         |    5   |
|     icmp_ln161_reg_304    |    1   |
|     icmp_ln164_reg_326    |    1   |
| indvar_flatten113_reg_297 |   10   |
|         n_reg_283         |    6   |
|      or_ln164_reg_336     |    1   |
|select_ln161_1_cast_reg_321|   10   |
|   select_ln161_1_reg_315  |    5   |
|    select_ln161_reg_308   |    6   |
|     zext_ln163_reg_331    |   10   |
+---------------------------+--------+
|           Total           |   65   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_77 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
|    grp_fu_274    |  p0  |   3  |   6  |   18   ||    0    ||    14   |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   38   ||  0.903  ||    0    ||    23   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   175  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    0   |   23   |
|  Register |    -   |    -   |   65   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   65   |   198  |
+-----------+--------+--------+--------+--------+
