// Seed: 776116472
module module_0 (
    input id_0,
    output logic id_1,
    input logic id_2,
    output id_3,
    output logic id_4,
    output id_5,
    output id_6,
    input id_7
);
  always @(posedge "") begin
    id_3 <= {(1), id_7};
  end
  assign id_3 = 1;
endmodule
module module_1 (
    input logic id_0,
    input id_1,
    output id_2,
    input logic id_3,
    input id_4,
    input id_5,
    input id_6,
    input logic id_7,
    input id_8,
    input id_9,
    input logic id_10,
    output id_11
);
  assign id_11[1] = id_6;
endmodule
