
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036979                       # Number of seconds simulated
sim_ticks                                 36979498701                       # Number of ticks simulated
final_tick                               566543878638                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 247298                       # Simulator instruction rate (inst/s)
host_op_rate                                   318455                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2110487                       # Simulator tick rate (ticks/s)
host_mem_usage                               16931372                       # Number of bytes of host memory used
host_seconds                                 17521.78                       # Real time elapsed on the host
sim_insts                                  4333096435                       # Number of instructions simulated
sim_ops                                    5579904342                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2357632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2030208                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       686080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1251968                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6332672                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2139904                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2139904                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18419                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15861                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         5360                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         9781                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 49474                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           16718                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                16718                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        38075                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     63755110                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51921                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     54900906                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        48459                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     18552983                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        44998                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     33855732                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               171248184                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        38075                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51921                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        48459                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        44998                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             183453                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          57867307                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               57867307                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          57867307                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        38075                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     63755110                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51921                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     54900906                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        48459                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     18552983                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        44998                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     33855732                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              229115491                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                88679854                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31006016                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25431168                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2019639                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13142728                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12094689                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3158848                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87223                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32061117                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170458338                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31006016                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15253537                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36619193                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10832614                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       8093537                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15678096                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       801328                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     85554030                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.448365                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.322214                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48934837     57.20%     57.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3653762      4.27%     61.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3199048      3.74%     65.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3440768      4.02%     69.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3002103      3.51%     72.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1576350      1.84%     74.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1027947      1.20%     75.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2718200      3.18%     78.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18001015     21.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     85554030                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.349640                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.922177                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33718795                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7677979                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34839159                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       544385                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8773703                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5080129                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6631                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202156577                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51288                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8773703                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35392128                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3888449                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1086308                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33676195                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2737239                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195301506                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        13508                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1707874                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       751986                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           90                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271286029                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910728012                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910728012                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       103026765                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34053                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18013                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7274338                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19243230                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10035940                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       241367                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3142462                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         184073700                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34021                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147869941                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       288475                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61131342                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186827399                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1977                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     85554030                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.728381                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.906094                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     31290325     36.57%     36.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17891036     20.91%     57.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11962359     13.98%     71.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7646283      8.94%     80.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7546093      8.82%     89.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4429484      5.18%     94.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3389240      3.96%     98.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       745574      0.87%     99.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       653636      0.76%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     85554030                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083275     69.94%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            41      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        205479     13.27%     83.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       260106     16.79%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121639920     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2018559      1.37%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15751971     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8443469      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147869941                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.667458                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1548901                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010475                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    383131284                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245240108                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143718683                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149418842                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       261952                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7031101                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          422                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1065                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2294267                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          582                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8773703                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3102389                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       162872                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184107721                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       305712                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19243230                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10035940                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17999                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        117211                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6716                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1065                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1236487                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1128500                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2364987                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145276701                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14794481                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2593236                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22994177                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20590894                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8199696                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.638215                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143864256                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143718683                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93747687                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261863253                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.620646                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358002                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61689469                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2045215                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76780327                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.594444                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.161957                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     31456240     40.97%     40.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20458569     26.65%     67.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8393821     10.93%     78.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4292412      5.59%     84.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3679119      4.79%     88.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1802022      2.35%     91.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2003198      2.61%     93.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1006869      1.31%     95.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3688077      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76780327                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3688077                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           257203639                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          377004665                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42675                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3125824                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.886799                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.886799                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.127652                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.127652                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655969928                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197144708                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189592970                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                88679854                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31037409                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27142018                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1961560                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15576473                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14933326                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2231235                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        62006                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36601257                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             172758989                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31037409                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17164561                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35562035                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9634701                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4589397                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18043892                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       778409                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84414680                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.355436                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.167985                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48852645     57.87%     57.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1759275      2.08%     59.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3223933      3.82%     63.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3023904      3.58%     67.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4987354      5.91%     73.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5187142      6.14%     79.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1226245      1.45%     80.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          921548      1.09%     81.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15232634     18.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84414680                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.349994                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.948120                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37757671                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4446854                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34415941                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       137895                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7656318                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3370274                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5656                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     193255739                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1368                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7656318                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39342153                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1772089                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       483255                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32955686                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2205178                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     188184106                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        751573                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       893963                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    249797253                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    856540365                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    856540365                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    162773948                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        87023259                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22173                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10844                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5895354                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     28992520                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6291843                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       104272                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1888754                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         178135960                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21665                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150430430                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       200434                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53271853                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    146356908                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84414680                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.782041                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.841403                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29401492     34.83%     34.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15767234     18.68%     53.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13581784     16.09%     69.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8384706      9.93%     79.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8802911     10.43%     89.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5168466      6.12%     96.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2284261      2.71%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       604638      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       419188      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84414680                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         590705     66.25%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        189940     21.30%     87.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       110938     12.44%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117954681     78.41%     78.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1183970      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10824      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25925168     17.23%     96.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5355787      3.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150430430                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.696332                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             891583                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005927                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    386367554                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    231429941                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145546820                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151322013                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       368046                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8250349                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          948                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          464                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1538272                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7656318                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1119159                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        64656                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    178157629                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       207981                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     28992520                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6291843                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10843                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32861                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          236                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          464                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1047252                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1152410                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2199662                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147635103                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24924285                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2795324                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30146846                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22318062                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5222561                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.664810                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145708159                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145546820                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89416182                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        218112836                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.641261                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409954                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109388542                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124238386                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     53919918                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21644                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1966765                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76758362                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.618565                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.319352                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     35443882     46.18%     46.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16214687     21.12%     67.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9081697     11.83%     79.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3071227      4.00%     83.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2939645      3.83%     86.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1217173      1.59%     88.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3282609      4.28%     92.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       953011      1.24%     94.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4554431      5.93%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76758362                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109388542                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124238386                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25495733                       # Number of memory references committed
system.switch_cpus1.commit.loads             20742162                       # Number of loads committed
system.switch_cpus1.commit.membars              10822                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19457848                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108445770                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1677300                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4554431                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           250362235                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          363979369                       # The number of ROB writes
system.switch_cpus1.timesIdled                  33453                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                4265174                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109388542                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124238386                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109388542                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.810687                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.810687                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.233522                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.233522                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       683032362                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      190715895                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      199293703                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21644                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                88679854                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32381348                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26397755                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2161606                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13734934                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12663976                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3491092                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        96126                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     32397100                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             177848378                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32381348                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16155068                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             39514170                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11487161                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5455343                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15991667                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1046431                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     86665514                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.543065                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.293877                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47151344     54.41%     54.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2615217      3.02%     57.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4889890      5.64%     63.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4867760      5.62%     68.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3025369      3.49%     72.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2403288      2.77%     74.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1503745      1.74%     76.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1413816      1.63%     78.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18795085     21.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     86665514                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.365149                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.005510                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        33780367                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5394408                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         37958819                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       233273                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9298640                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5480161                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          260                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     213384475                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1380                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9298640                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36230783                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1032628                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1004937                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         35694659                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3403861                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     205765628                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           46                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1415857                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1042387                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    288917294                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    959965402                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    959965402                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    178748897                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       110168305                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36702                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17600                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9475753                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19035598                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9723506                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       122136                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3530300                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         194000713                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35200                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        154555054                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       303840                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     65575161                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    200616756                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     86665514                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.783351                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.896226                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29590833     34.14%     34.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18823436     21.72%     55.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12558499     14.49%     70.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8161103      9.42%     79.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8586988      9.91%     89.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4156906      4.80%     94.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3278255      3.78%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       746653      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       762841      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     86665514                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         963696     72.60%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        182691     13.76%     86.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       181047     13.64%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    129282259     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2076370      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17600      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14956834      9.68%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8221991      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     154555054                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.742843                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1327434                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008589                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    397406891                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    259611433                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    151015771                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     155882488                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       482134                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7383016                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2144                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          359                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2341742                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9298640                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         527403                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        92507                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    194035916                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       388109                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19035598                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9723506                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17600                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         72519                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          359                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1353258                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1199517                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2552775                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    152508422                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14269280                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2046627                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22300440                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21627279                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8031160                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.719764                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             151063045                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            151015771                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         96257699                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        276240244                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.702932                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348456                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    104102784                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    128180788                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     65855615                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35200                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2187768                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     77366874                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.656792                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.149394                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29261858     37.82%     37.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21713443     28.07%     65.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9018330     11.66%     77.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4497797      5.81%     83.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4492435      5.81%     89.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1821434      2.35%     91.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1828233      2.36%     93.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       975766      1.26%     95.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3757578      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     77366874                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    104102784                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     128180788                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19034336                       # Number of memory references committed
system.switch_cpus2.commit.loads             11652575                       # Number of loads committed
system.switch_cpus2.commit.membars              17600                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18501561                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        115480958                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2643684                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3757578                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           267645699                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          397377444                       # The number of ROB writes
system.switch_cpus2.timesIdled                  33172                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2014340                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          104102784                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            128180788                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    104102784                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.851849                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.851849                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.173917                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.173917                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       685084166                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      209783457                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      196015107                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35200                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                88679854                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31661619                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25765367                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2114883                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13514930                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12484693                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3263548                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        93555                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     35007322                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             172933064                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31661619                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15748241                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             36346770                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10850052                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       6031669                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         17112184                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       849808                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     86084730                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.474476                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.294534                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        49737960     57.78%     57.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1963472      2.28%     60.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2560712      2.97%     63.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3855822      4.48%     67.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3735304      4.34%     71.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2843864      3.30%     75.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1684684      1.96%     77.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2529732      2.94%     80.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        17173180     19.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     86084730                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.357033                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.950083                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        36160449                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5912054                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         35040051                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       273478                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8698697                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5364536                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          264                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     206933380                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1345                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8698697                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        38076637                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1021103                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2103790                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         33352544                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2831953                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     200922373                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          766                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1223466                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       889099                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            5                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    279967839                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    935752104                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    935752104                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    174172270                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       105795483                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        42604                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        24009                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8000219                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18621156                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9875989                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       191400                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3310505                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         186744697                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        40473                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        150460590                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       276155                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     60657329                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    184524328                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6469                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     86084730                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.747820                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.896208                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     30189658     35.07%     35.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18826406     21.87%     56.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12180104     14.15%     71.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8286320      9.63%     80.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7747888      9.00%     89.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4135911      4.80%     94.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3045497      3.54%     98.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       912641      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       760305      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     86084730                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         739899     69.33%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             6      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        151665     14.21%     83.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       175625     16.46%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    125202542     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2126511      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17002      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14851676      9.87%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8262859      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     150460590                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.696672                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1067195                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007093                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    388349258                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    247443349                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    146241622                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     151527785                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       509655                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7127966                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2305                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          890                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2509439                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          528                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8698697                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         593004                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        99378                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    186785175                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1282863                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18621156                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9875989                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23471                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         75571                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          890                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1295337                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1190007                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2485344                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    147586996                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13982715                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2873592                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            22063633                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20671863                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8080918                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.664267                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             146280542                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            146241622                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         93973696                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        263894714                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.649096                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356103                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    102003200                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125366083                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     61419238                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34004                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2149736                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     77386033                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.620009                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.149745                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     30093955     38.89%     38.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22120097     28.58%     67.47% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8140002     10.52%     77.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4661058      6.02%     84.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3895665      5.03%     89.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1931078      2.50%     91.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1895810      2.45%     93.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       817046      1.06%     95.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3831322      4.95%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     77386033                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    102003200                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125366083                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18859734                       # Number of memory references committed
system.switch_cpus3.commit.loads             11493184                       # Number of loads committed
system.switch_cpus3.commit.membars              17002                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17980499                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        113000393                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2557961                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3831322                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           260340032                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          382273967                       # The number of ROB writes
system.switch_cpus3.timesIdled                  32843                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2595124                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          102003200                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125366083                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    102003200                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.869383                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.869383                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.150241                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.150241                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       664144917                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      201995999                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      191093112                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34004                       # number of misc regfile writes
system.l20.replacements                         18430                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          684243                       # Total number of references to valid blocks.
system.l20.sampled_refs                         26622                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.702164                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            8.335760                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     4.067967                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5432.458884                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2747.137389                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001018                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000497                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.663142                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.335344                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        77529                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  77529                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           17910                       # number of Writeback hits
system.l20.Writeback_hits::total                17910                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        77529                       # number of demand (read+write) hits
system.l20.demand_hits::total                   77529                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        77529                       # number of overall hits
system.l20.overall_hits::total                  77529                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18419                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18430                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18419                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18430                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18419                       # number of overall misses
system.l20.overall_misses::total                18430                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1076885                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3113174208                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3114251093                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1076885                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3113174208                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3114251093                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1076885                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3113174208                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3114251093                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95948                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95959                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        17910                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            17910                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95948                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95959                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95948                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95959                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.191969                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.192061                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.191969                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.192061                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.191969                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.192061                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 97898.636364                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 169019.719203                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 168977.270374                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 97898.636364                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 169019.719203                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 168977.270374                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 97898.636364                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 169019.719203                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 168977.270374                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4258                       # number of writebacks
system.l20.writebacks::total                     4258                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18419                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18430                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18419                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18430                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18419                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18430                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       952255                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2903420626                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2904372881                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       952255                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2903420626                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2904372881                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       952255                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2903420626                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2904372881                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.191969                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.192061                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.191969                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.192061                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.191969                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.192061                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 86568.636364                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 157631.827244                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 157589.412968                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 86568.636364                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 157631.827244                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 157589.412968                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 86568.636364                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 157631.827244                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 157589.412968                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         15876                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          191080                       # Total number of references to valid blocks.
system.l21.sampled_refs                         24068                       # Sample count of references to valid blocks.
system.l21.avg_refs                          7.939172                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          199.775468                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     5.803846                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5375.851431                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          2610.569255                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.024387                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000708                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.656232                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.318673                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        38129                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  38129                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10395                       # number of Writeback hits
system.l21.Writeback_hits::total                10395                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        38129                       # number of demand (read+write) hits
system.l21.demand_hits::total                   38129                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        38129                       # number of overall hits
system.l21.overall_hits::total                  38129                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        15862                       # number of ReadReq misses
system.l21.ReadReq_misses::total                15877                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        15862                       # number of demand (read+write) misses
system.l21.demand_misses::total                 15877                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        15862                       # number of overall misses
system.l21.overall_misses::total                15877                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2110255                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2433099308                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2435209563                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2110255                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2433099308                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2435209563                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2110255                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2433099308                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2435209563                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        53991                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              54006                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10395                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10395                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        53991                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               54006                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        53991                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              54006                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.293790                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.293986                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.293790                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.293986                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.293790                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.293986                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 140683.666667                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 153391.710251                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 153379.704163                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 140683.666667                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 153391.710251                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 153379.704163                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 140683.666667                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 153391.710251                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 153379.704163                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2468                       # number of writebacks
system.l21.writebacks::total                     2468                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        15862                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           15877                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        15862                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            15877                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        15862                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           15877                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1932805                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2248045657                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2249978462                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1932805                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2248045657                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2249978462                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1932805                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2248045657                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2249978462                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.293790                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.293986                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.293790                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.293986                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.293790                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.293986                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 128853.666667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 141725.233703                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 141713.073125                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 128853.666667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 141725.233703                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 141713.073125                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 128853.666667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 141725.233703                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 141713.073125                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          5375                       # number of replacements
system.l22.tagsinuse                             8192                       # Cycle average of tags in use
system.l22.total_refs                          361580                       # Total number of references to valid blocks.
system.l22.sampled_refs                         13567                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.651434                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          267.780007                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    11.836438                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2571.779643                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          5340.603912                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.032688                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001445                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.313938                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.651929                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        35191                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  35191                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10695                       # number of Writeback hits
system.l22.Writeback_hits::total                10695                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        35191                       # number of demand (read+write) hits
system.l22.demand_hits::total                   35191                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        35191                       # number of overall hits
system.l22.overall_hits::total                  35191                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         5360                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 5374                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         5360                       # number of demand (read+write) misses
system.l22.demand_misses::total                  5374                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         5360                       # number of overall misses
system.l22.overall_misses::total                 5374                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1807536                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    884687198                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      886494734                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1807536                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    884687198                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       886494734                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1807536                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    884687198                       # number of overall miss cycles
system.l22.overall_miss_latency::total      886494734                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        40551                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              40565                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10695                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10695                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        40551                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               40565                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        40551                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              40565                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.132179                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.132479                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.132179                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.132479                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.132179                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.132479                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 129109.714286                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 165053.581716                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 164959.943059                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 129109.714286                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 165053.581716                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 164959.943059                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 129109.714286                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 165053.581716                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 164959.943059                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3572                       # number of writebacks
system.l22.writebacks::total                     3572                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         5360                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            5374                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         5360                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             5374                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         5360                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            5374                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1648916                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    823585643                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    825234559                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1648916                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    823585643                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    825234559                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1648916                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    823585643                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    825234559                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.132179                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.132479                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.132179                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.132479                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.132179                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.132479                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 117779.714286                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 153654.037873                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 153560.580387                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 117779.714286                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 153654.037873                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 153560.580387                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 117779.714286                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 153654.037873                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 153560.580387                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          9795                       # number of replacements
system.l23.tagsinuse                      8191.968981                       # Cycle average of tags in use
system.l23.total_refs                          560486                       # Total number of references to valid blocks.
system.l23.sampled_refs                         17987                       # Sample count of references to valid blocks.
system.l23.avg_refs                         31.160616                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          360.472548                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     7.805665                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  4034.781553                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3788.909215                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.044003                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000953                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.492527                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.462513                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999996                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        43454                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  43454                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           25712                       # number of Writeback hits
system.l23.Writeback_hits::total                25712                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        43454                       # number of demand (read+write) hits
system.l23.demand_hits::total                   43454                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        43454                       # number of overall hits
system.l23.overall_hits::total                  43454                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         9775                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 9788                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            6                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  6                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         9781                       # number of demand (read+write) misses
system.l23.demand_misses::total                  9794                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         9781                       # number of overall misses
system.l23.overall_misses::total                 9794                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3349672                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1429907977                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1433257649                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       802745                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       802745                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3349672                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1430710722                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1434060394                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3349672                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1430710722                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1434060394                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        53229                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              53242                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        25712                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            25712                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            6                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        53235                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               53248                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        53235                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              53248                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.183640                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.183840                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.183733                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.183932                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.183733                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.183932                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 257667.076923                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 146282.145985                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 146430.082652                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 133790.833333                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 133790.833333                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 257667.076923                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 146274.483386                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 146422.339596                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 257667.076923                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 146274.483386                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 146422.339596                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                6420                       # number of writebacks
system.l23.writebacks::total                     6420                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         9775                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            9788                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            6                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             6                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         9781                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             9794                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         9781                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            9794                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3201724                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1318364738                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1321566462                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       733929                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       733929                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3201724                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1319098667                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1322300391                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3201724                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1319098667                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1322300391                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.183640                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.183840                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.183733                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.183932                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.183733                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.183932                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 246286.461538                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 134871.072941                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 135019.050061                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 122321.500000                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 122321.500000                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 246286.461538                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 134863.374604                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 135011.271289                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 246286.461538                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 134863.374604                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 135011.271289                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996375                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015685746                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843349.811252                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996375                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017622                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15678085                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15678085                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15678085                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15678085                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15678085                       # number of overall hits
system.cpu0.icache.overall_hits::total       15678085                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1128255                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1128255                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1128255                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1128255                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1128255                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1128255                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15678096                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15678096                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15678096                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15678096                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15678096                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15678096                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 102568.636364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 102568.636364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 102568.636364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 102568.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 102568.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 102568.636364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1087885                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1087885                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1087885                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1087885                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1087885                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1087885                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 98898.636364                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 98898.636364                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 98898.636364                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 98898.636364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 98898.636364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 98898.636364                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95948                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191894279                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96204                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1994.660087                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.483088                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.516912                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915950                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084050                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11629839                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11629839                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709415                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709415                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17181                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17181                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19339254                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19339254                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19339254                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19339254                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       358235                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       358235                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          110                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          110                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       358345                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        358345                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       358345                       # number of overall misses
system.cpu0.dcache.overall_misses::total       358345                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  17864376866                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  17864376866                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     10002182                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     10002182                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  17874379048                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  17874379048                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  17874379048                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  17874379048                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11988074                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11988074                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19697599                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19697599                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19697599                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19697599                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029883                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029883                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018192                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018192                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018192                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018192                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 49867.759616                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 49867.759616                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 90928.927273                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 90928.927273                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 49880.364029                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49880.364029                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 49880.364029                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49880.364029                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17910                       # number of writebacks
system.cpu0.dcache.writebacks::total            17910                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       262287                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       262287                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          110                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          110                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       262397                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       262397                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       262397                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       262397                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95948                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95948                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95948                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95948                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95948                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95948                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3763738471                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3763738471                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3763738471                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3763738471                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3763738471                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3763738471                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008004                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008004                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004871                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004871                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004871                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004871                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39226.856954                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 39226.856954                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 39226.856954                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 39226.856954                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 39226.856954                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 39226.856954                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.993820                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929509866                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1714962.852399                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.993820                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024029                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18043876                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18043876                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18043876                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18043876                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18043876                       # number of overall hits
system.cpu1.icache.overall_hits::total       18043876                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2283770                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2283770                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2283770                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2283770                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2283770                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2283770                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18043892                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18043892                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18043892                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18043892                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18043892                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18043892                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 142735.625000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 142735.625000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 142735.625000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 142735.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 142735.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 142735.625000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2145269                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2145269                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2145269                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2145269                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2145269                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2145269                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 143017.933333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 143017.933333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 143017.933333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 143017.933333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 143017.933333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 143017.933333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53990                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232354729                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54246                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4283.352302                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.579009                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.420991                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.830387                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.169613                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22631957                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22631957                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4731907                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4731907                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10839                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10839                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10822                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10822                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27363864                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27363864                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27363864                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27363864                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       174172                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       174172                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       174172                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        174172                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       174172                       # number of overall misses
system.cpu1.dcache.overall_misses::total       174172                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  16327619235                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  16327619235                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  16327619235                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  16327619235                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  16327619235                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  16327619235                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22806129                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22806129                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4731907                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4731907                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10839                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10839                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10822                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10822                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27538036                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27538036                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27538036                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27538036                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007637                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007637                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006325                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006325                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006325                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006325                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 93744.225450                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 93744.225450                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 93744.225450                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 93744.225450                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 93744.225450                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 93744.225450                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10395                       # number of writebacks
system.cpu1.dcache.writebacks::total            10395                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       120181                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       120181                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       120181                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       120181                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       120181                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       120181                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53991                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53991                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53991                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53991                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53991                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53991                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2711937538                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2711937538                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2711937538                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2711937538                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2711937538                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2711937538                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002367                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002367                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001961                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001961                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001961                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001961                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 50229.437091                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 50229.437091                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 50229.437091                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 50229.437091                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 50229.437091                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 50229.437091                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997781                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018951524                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2200759.231102                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997781                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022432                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15991650                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15991650                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15991650                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15991650                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15991650                       # number of overall hits
system.cpu2.icache.overall_hits::total       15991650                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2426190                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2426190                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2426190                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2426190                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2426190                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2426190                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15991667                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15991667                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15991667                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15991667                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15991667                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15991667                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 142717.058824                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 142717.058824                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 142717.058824                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 142717.058824                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 142717.058824                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 142717.058824                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1827206                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1827206                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1827206                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1827206                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1827206                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1827206                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 130514.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 130514.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 130514.714286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 130514.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 130514.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 130514.714286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 40551                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               170371133                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 40807                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4175.046757                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.897069                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.102931                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905848                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094152                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10889029                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10889029                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7347140                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7347140                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17600                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17600                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17600                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17600                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18236169                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18236169                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18236169                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18236169                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       104750                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       104750                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       104750                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        104750                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       104750                       # number of overall misses
system.cpu2.dcache.overall_misses::total       104750                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   5781856824                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   5781856824                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   5781856824                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   5781856824                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   5781856824                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   5781856824                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10993779                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10993779                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7347140                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7347140                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17600                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17600                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17600                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17600                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18340919                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18340919                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18340919                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18340919                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009528                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009528                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005711                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005711                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005711                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005711                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 55196.723857                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 55196.723857                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 55196.723857                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 55196.723857                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 55196.723857                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 55196.723857                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10695                       # number of writebacks
system.cpu2.dcache.writebacks::total            10695                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        64199                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        64199                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        64199                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        64199                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        64199                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        64199                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        40551                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        40551                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        40551                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        40551                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        40551                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        40551                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1116671896                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1116671896                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1116671896                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1116671896                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1116671896                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1116671896                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003689                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003689                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002211                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002211                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002211                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002211                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 27537.468768                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 27537.468768                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 27537.468768                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27537.468768                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 27537.468768                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27537.468768                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996880                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1020335587                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2057128.199597                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996880                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020828                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     17112166                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       17112166                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     17112166                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        17112166                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     17112166                       # number of overall hits
system.cpu3.icache.overall_hits::total       17112166                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           18                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           18                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           18                       # number of overall misses
system.cpu3.icache.overall_misses::total           18                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4692779                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4692779                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4692779                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4692779                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4692779                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4692779                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     17112184                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     17112184                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     17112184                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     17112184                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     17112184                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     17112184                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 260709.944444                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 260709.944444                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 260709.944444                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 260709.944444                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 260709.944444                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 260709.944444                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            5                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            5                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3363148                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3363148                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3363148                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3363148                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3363148                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3363148                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 258703.692308                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 258703.692308                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 258703.692308                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 258703.692308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 258703.692308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 258703.692308                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 53235                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               174470778                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 53491                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3261.684732                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.233224                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.766776                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911067                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088933                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10639055                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10639055                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7327611                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7327611                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17949                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17949                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17002                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17002                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17966666                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17966666                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17966666                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17966666                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       133949                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       133949                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3908                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3908                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       137857                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        137857                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       137857                       # number of overall misses
system.cpu3.dcache.overall_misses::total       137857                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   7499518214                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   7499518214                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    508395378                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    508395378                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   8007913592                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   8007913592                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   8007913592                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   8007913592                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10773004                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10773004                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7331519                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7331519                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17949                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17949                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17002                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17002                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     18104523                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18104523                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     18104523                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18104523                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012434                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012434                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000533                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000533                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007615                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007615                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007615                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007615                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 55987.862649                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 55987.862649                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 130090.936029                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 130090.936029                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 58088.552573                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 58088.552573                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 58088.552573                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 58088.552573                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2415122                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             23                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 105005.304348                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        25712                       # number of writebacks
system.cpu3.dcache.writebacks::total            25712                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        80720                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        80720                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3902                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3902                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        84622                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        84622                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        84622                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        84622                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        53229                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        53229                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        53235                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        53235                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        53235                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        53235                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1795030720                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1795030720                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       808745                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       808745                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1795839465                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1795839465                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1795839465                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1795839465                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004941                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004941                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002940                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002940                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002940                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002940                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 33722.796220                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 33722.796220                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 134790.833333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 134790.833333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 33734.187377                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 33734.187377                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 33734.187377                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 33734.187377                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
