--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml optohybrid_top.twx optohybrid_top.ncd -o
optohybrid_top.twr optohybrid_top.pcf

Design file:              optohybrid_top.ncd
Physical constraint file: optohybrid_top.pcf
Device,package,speed:     xc6slx150t,fgg676,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_fpga_clk = PERIOD TIMEGRP "fpga_clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 422 paths analyzed, 94 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.023ns.
--------------------------------------------------------------------------------

Paths for end point gtp_wrapper_inst/gtp_link_reset_inst/counter_0 (SLICE_X62Y135.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_link_reset_inst/counter_1 (FF)
  Destination:          gtp_wrapper_inst/gtp_link_reset_inst/counter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.888ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_link_reset_inst/counter_1 to gtp_wrapper_inst/gtp_link_reset_inst/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y135.BQ     Tcko                  0.408   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_1
    SLICE_X63Y136.D1     net (fanout=2)        0.763   gtp_wrapper_inst/gtp_link_reset_inst/counter<1>
    SLICE_X63Y136.D      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018_SW0
    SLICE_X63Y136.A3     net (fanout=1)        0.291   gtp_wrapper_inst/gtp_link_reset_inst/N0
    SLICE_X63Y136.A      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X63Y136.B3     net (fanout=1)        0.831   gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X63Y136.B      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv1
    SLICE_X62Y135.CE     net (fanout=3)        0.483   gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv
    SLICE_X62Y135.CLK    Tceck                 0.335   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.888ns (1.520ns logic, 2.368ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_link_reset_inst/state_0 (FF)
  Destination:          gtp_wrapper_inst/gtp_link_reset_inst/counter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.696ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.232 - 0.246)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_link_reset_inst/state_0 to gtp_wrapper_inst/gtp_link_reset_inst/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y136.BMUX   Tshcko                0.461   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/state_0
    SLICE_X63Y136.D6     net (fanout=3)        0.518   gtp_wrapper_inst/gtp_link_reset_inst/state_0
    SLICE_X63Y136.D      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018_SW0
    SLICE_X63Y136.A3     net (fanout=1)        0.291   gtp_wrapper_inst/gtp_link_reset_inst/N0
    SLICE_X63Y136.A      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X63Y136.B3     net (fanout=1)        0.831   gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X63Y136.B      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv1
    SLICE_X62Y135.CE     net (fanout=3)        0.483   gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv
    SLICE_X62Y135.CLK    Tceck                 0.335   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.696ns (1.573ns logic, 2.123ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_link_reset_inst/counter_0 (FF)
  Destination:          gtp_wrapper_inst/gtp_link_reset_inst/counter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.635ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_link_reset_inst/counter_0 to gtp_wrapper_inst/gtp_link_reset_inst/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y135.AQ     Tcko                  0.408   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_0
    SLICE_X63Y136.D3     net (fanout=2)        0.510   gtp_wrapper_inst/gtp_link_reset_inst/counter<0>
    SLICE_X63Y136.D      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018_SW0
    SLICE_X63Y136.A3     net (fanout=1)        0.291   gtp_wrapper_inst/gtp_link_reset_inst/N0
    SLICE_X63Y136.A      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X63Y136.B3     net (fanout=1)        0.831   gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X63Y136.B      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv1
    SLICE_X62Y135.CE     net (fanout=3)        0.483   gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv
    SLICE_X62Y135.CLK    Tceck                 0.335   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.635ns (1.520ns logic, 2.115ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Paths for end point gtp_wrapper_inst/gtp_link_reset_inst/counter_3 (SLICE_X62Y135.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_link_reset_inst/counter_1 (FF)
  Destination:          gtp_wrapper_inst/gtp_link_reset_inst/counter_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.868ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_link_reset_inst/counter_1 to gtp_wrapper_inst/gtp_link_reset_inst/counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y135.BQ     Tcko                  0.408   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_1
    SLICE_X63Y136.D1     net (fanout=2)        0.763   gtp_wrapper_inst/gtp_link_reset_inst/counter<1>
    SLICE_X63Y136.D      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018_SW0
    SLICE_X63Y136.A3     net (fanout=1)        0.291   gtp_wrapper_inst/gtp_link_reset_inst/N0
    SLICE_X63Y136.A      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X63Y136.B3     net (fanout=1)        0.831   gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X63Y136.B      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv1
    SLICE_X62Y135.CE     net (fanout=3)        0.483   gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv
    SLICE_X62Y135.CLK    Tceck                 0.315   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_3
    -------------------------------------------------  ---------------------------
    Total                                      3.868ns (1.500ns logic, 2.368ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_link_reset_inst/state_0 (FF)
  Destination:          gtp_wrapper_inst/gtp_link_reset_inst/counter_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.676ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.232 - 0.246)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_link_reset_inst/state_0 to gtp_wrapper_inst/gtp_link_reset_inst/counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y136.BMUX   Tshcko                0.461   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/state_0
    SLICE_X63Y136.D6     net (fanout=3)        0.518   gtp_wrapper_inst/gtp_link_reset_inst/state_0
    SLICE_X63Y136.D      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018_SW0
    SLICE_X63Y136.A3     net (fanout=1)        0.291   gtp_wrapper_inst/gtp_link_reset_inst/N0
    SLICE_X63Y136.A      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X63Y136.B3     net (fanout=1)        0.831   gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X63Y136.B      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv1
    SLICE_X62Y135.CE     net (fanout=3)        0.483   gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv
    SLICE_X62Y135.CLK    Tceck                 0.315   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_3
    -------------------------------------------------  ---------------------------
    Total                                      3.676ns (1.553ns logic, 2.123ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_link_reset_inst/counter_0 (FF)
  Destination:          gtp_wrapper_inst/gtp_link_reset_inst/counter_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.615ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_link_reset_inst/counter_0 to gtp_wrapper_inst/gtp_link_reset_inst/counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y135.AQ     Tcko                  0.408   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_0
    SLICE_X63Y136.D3     net (fanout=2)        0.510   gtp_wrapper_inst/gtp_link_reset_inst/counter<0>
    SLICE_X63Y136.D      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018_SW0
    SLICE_X63Y136.A3     net (fanout=1)        0.291   gtp_wrapper_inst/gtp_link_reset_inst/N0
    SLICE_X63Y136.A      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X63Y136.B3     net (fanout=1)        0.831   gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X63Y136.B      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv1
    SLICE_X62Y135.CE     net (fanout=3)        0.483   gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv
    SLICE_X62Y135.CLK    Tceck                 0.315   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_3
    -------------------------------------------------  ---------------------------
    Total                                      3.615ns (1.500ns logic, 2.115ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Paths for end point gtp_wrapper_inst/gtp_link_reset_inst/counter_2 (SLICE_X62Y135.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_link_reset_inst/counter_1 (FF)
  Destination:          gtp_wrapper_inst/gtp_link_reset_inst/counter_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.867ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_link_reset_inst/counter_1 to gtp_wrapper_inst/gtp_link_reset_inst/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y135.BQ     Tcko                  0.408   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_1
    SLICE_X63Y136.D1     net (fanout=2)        0.763   gtp_wrapper_inst/gtp_link_reset_inst/counter<1>
    SLICE_X63Y136.D      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018_SW0
    SLICE_X63Y136.A3     net (fanout=1)        0.291   gtp_wrapper_inst/gtp_link_reset_inst/N0
    SLICE_X63Y136.A      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X63Y136.B3     net (fanout=1)        0.831   gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X63Y136.B      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv1
    SLICE_X62Y135.CE     net (fanout=3)        0.483   gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv
    SLICE_X62Y135.CLK    Tceck                 0.314   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      3.867ns (1.499ns logic, 2.368ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_link_reset_inst/state_0 (FF)
  Destination:          gtp_wrapper_inst/gtp_link_reset_inst/counter_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.675ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.232 - 0.246)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_link_reset_inst/state_0 to gtp_wrapper_inst/gtp_link_reset_inst/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y136.BMUX   Tshcko                0.461   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/state_0
    SLICE_X63Y136.D6     net (fanout=3)        0.518   gtp_wrapper_inst/gtp_link_reset_inst/state_0
    SLICE_X63Y136.D      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018_SW0
    SLICE_X63Y136.A3     net (fanout=1)        0.291   gtp_wrapper_inst/gtp_link_reset_inst/N0
    SLICE_X63Y136.A      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X63Y136.B3     net (fanout=1)        0.831   gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X63Y136.B      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv1
    SLICE_X62Y135.CE     net (fanout=3)        0.483   gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv
    SLICE_X62Y135.CLK    Tceck                 0.314   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      3.675ns (1.552ns logic, 2.123ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gtp_wrapper_inst/gtp_link_reset_inst/counter_0 (FF)
  Destination:          gtp_wrapper_inst/gtp_link_reset_inst/counter_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.614ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gtp_wrapper_inst/gtp_link_reset_inst/counter_0 to gtp_wrapper_inst/gtp_link_reset_inst/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y135.AQ     Tcko                  0.408   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_0
    SLICE_X63Y136.D3     net (fanout=2)        0.510   gtp_wrapper_inst/gtp_link_reset_inst/counter<0>
    SLICE_X63Y136.D      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018_SW0
    SLICE_X63Y136.A3     net (fanout=1)        0.291   gtp_wrapper_inst/gtp_link_reset_inst/N0
    SLICE_X63Y136.A      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X63Y136.B3     net (fanout=1)        0.831   gtp_wrapper_inst/gtp_link_reset_inst/_n0018
    SLICE_X63Y136.B      Tilo                  0.259   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv1
    SLICE_X62Y135.CE     net (fanout=3)        0.483   gtp_wrapper_inst/gtp_link_reset_inst/_n0021_inv
    SLICE_X62Y135.CLK    Tceck                 0.314   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      3.614ns (1.499ns logic, 2.115ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_fpga_clk = PERIOD TIMEGRP "fpga_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clock_control_inst/cdce_count_11 (SLICE_X38Y78.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_control_inst/cdce_count_11 (FF)
  Destination:          clock_control_inst/cdce_count_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 20.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_control_inst/cdce_count_11 to clock_control_inst/cdce_count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y78.DQ      Tcko                  0.200   clock_control_inst/cdce_count<11>
                                                       clock_control_inst/cdce_count_11
    SLICE_X38Y78.D6      net (fanout=2)        0.022   clock_control_inst/cdce_count<11>
    SLICE_X38Y78.CLK     Tah         (-Th)    -0.237   clock_control_inst/cdce_count<11>
                                                       clock_control_inst/cdce_count<11>_rt
                                                       clock_control_inst/Mcount_cdce_count_xor<11>
                                                       clock_control_inst/cdce_count_11
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.437ns logic, 0.022ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Paths for end point gtp_wrapper_inst/gtp_link_reset_inst/reset_o (SLICE_X63Y136.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.488ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gtp_wrapper_inst/gtp_link_reset_inst/state_0 (FF)
  Destination:          gtp_wrapper_inst/gtp_link_reset_inst/reset_o (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.488ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 20.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gtp_wrapper_inst/gtp_link_reset_inst/state_0 to gtp_wrapper_inst/gtp_link_reset_inst/reset_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y136.BMUX   Tshcko                0.244   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/state_0
    SLICE_X63Y136.C6     net (fanout=3)        0.029   gtp_wrapper_inst/gtp_link_reset_inst/state_0
    SLICE_X63Y136.CLK    Tah         (-Th)    -0.215   gtp_wrapper_inst/local_reset
                                                       gtp_wrapper_inst/gtp_link_reset_inst/reset_o_rstpot1_INV_0
                                                       gtp_wrapper_inst/gtp_link_reset_inst/reset_o
    -------------------------------------------------  ---------------------------
    Total                                      0.488ns (0.459ns logic, 0.029ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Paths for end point gtp_wrapper_inst/gtp_link_reset_inst/counter_1 (SLICE_X62Y135.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gtp_wrapper_inst/gtp_link_reset_inst/counter_1 (FF)
  Destination:          gtp_wrapper_inst/gtp_link_reset_inst/counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 20.000ns
  Destination Clock:    fpga_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gtp_wrapper_inst/gtp_link_reset_inst/counter_1 to gtp_wrapper_inst/gtp_link_reset_inst/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y135.BQ     Tcko                  0.200   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_1
    SLICE_X62Y135.B5     net (fanout=2)        0.075   gtp_wrapper_inst/gtp_link_reset_inst/counter<1>
    SLICE_X62Y135.CLK    Tah         (-Th)    -0.234   gtp_wrapper_inst/gtp_link_reset_inst/counter<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter<1>_rt
                                                       gtp_wrapper_inst/gtp_link_reset_inst/Mcount_counter_cy<3>
                                                       gtp_wrapper_inst/gtp_link_reset_inst/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.434ns logic, 0.075ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fpga_clk = PERIOD TIMEGRP "fpga_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gtp_wrapper_inst/gtp_link_reset_inst/counter<3>/CLK
  Logical resource: gtp_wrapper_inst/gtp_link_reset_inst/counter_0/CK
  Location pin: SLICE_X62Y135.CLK
  Clock network: fpga_clk
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gtp_wrapper_inst/gtp_link_reset_inst/counter<3>/CLK
  Logical resource: gtp_wrapper_inst/gtp_link_reset_inst/counter_1/CK
  Location pin: SLICE_X62Y135.CLK
  Clock network: fpga_clk
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gtp_wrapper_inst/gtp_link_reset_inst/counter<3>/CLK
  Logical resource: gtp_wrapper_inst/gtp_link_reset_inst/counter_2/CK
  Location pin: SLICE_X62Y135.CLK
  Clock network: fpga_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_vfat2_clk_ext = PERIOD TIMEGRP "vfat2_clk_ext" 25 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 26 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Paths for end point clock_control_inst/vfat2_count_4 (SLICE_X38Y48.B2), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/vfat2_count_3 (FF)
  Destination:          clock_control_inst/vfat2_count_4 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.129ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/vfat2_count_3 to clock_control_inst/vfat2_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y49.CQ      Tcko                  0.408   clock_control_inst/vfat2_count<3>
                                                       clock_control_inst/vfat2_count_3
    SLICE_X38Y48.A3      net (fanout=2)        0.465   clock_control_inst/vfat2_count<3>
    SLICE_X38Y48.A       Tilo                  0.205   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/Mcount_vfat2_count_xor<4>111
    SLICE_X38Y48.B2      net (fanout=3)        0.710   clock_control_inst/Mcount_vfat2_count_xor<4>11
    SLICE_X38Y48.CLK     Tas                   0.341   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/Mcount_vfat2_count_xor<4>11
                                                       clock_control_inst/vfat2_count_4
    -------------------------------------------------  ---------------------------
    Total                                      2.129ns (0.954ns logic, 1.175ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/vfat2_count_1 (FF)
  Destination:          clock_control_inst/vfat2_count_4 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.076ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/vfat2_count_1 to clock_control_inst/vfat2_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y49.BQ      Tcko                  0.408   clock_control_inst/vfat2_count<3>
                                                       clock_control_inst/vfat2_count_1
    SLICE_X38Y48.A4      net (fanout=3)        0.412   clock_control_inst/vfat2_count<1>
    SLICE_X38Y48.A       Tilo                  0.205   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/Mcount_vfat2_count_xor<4>111
    SLICE_X38Y48.B2      net (fanout=3)        0.710   clock_control_inst/Mcount_vfat2_count_xor<4>11
    SLICE_X38Y48.CLK     Tas                   0.341   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/Mcount_vfat2_count_xor<4>11
                                                       clock_control_inst/vfat2_count_4
    -------------------------------------------------  ---------------------------
    Total                                      2.076ns (0.954ns logic, 1.122ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/vfat2_count_2 (FF)
  Destination:          clock_control_inst/vfat2_count_4 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.029ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/vfat2_count_2 to clock_control_inst/vfat2_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y49.BMUX    Tshcko                0.455   clock_control_inst/vfat2_count<3>
                                                       clock_control_inst/vfat2_count_2
    SLICE_X38Y48.A6      net (fanout=3)        0.318   clock_control_inst/vfat2_count<2>
    SLICE_X38Y48.A       Tilo                  0.205   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/Mcount_vfat2_count_xor<4>111
    SLICE_X38Y48.B2      net (fanout=3)        0.710   clock_control_inst/Mcount_vfat2_count_xor<4>11
    SLICE_X38Y48.CLK     Tas                   0.341   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/Mcount_vfat2_count_xor<4>11
                                                       clock_control_inst/vfat2_count_4
    -------------------------------------------------  ---------------------------
    Total                                      2.029ns (1.001ns logic, 1.028ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point clock_control_inst/vfat2_count_5 (SLICE_X38Y48.B2), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/vfat2_count_3 (FF)
  Destination:          clock_control_inst/vfat2_count_5 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.001ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/vfat2_count_3 to clock_control_inst/vfat2_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y49.CQ      Tcko                  0.408   clock_control_inst/vfat2_count<3>
                                                       clock_control_inst/vfat2_count_3
    SLICE_X38Y48.A3      net (fanout=2)        0.465   clock_control_inst/vfat2_count<3>
    SLICE_X38Y48.A       Tilo                  0.205   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/Mcount_vfat2_count_xor<4>111
    SLICE_X38Y48.B2      net (fanout=3)        0.710   clock_control_inst/Mcount_vfat2_count_xor<4>11
    SLICE_X38Y48.CLK     Tas                   0.213   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/Mcount_vfat2_count_xor<5>11
                                                       clock_control_inst/vfat2_count_5
    -------------------------------------------------  ---------------------------
    Total                                      2.001ns (0.826ns logic, 1.175ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/vfat2_count_1 (FF)
  Destination:          clock_control_inst/vfat2_count_5 (FF)
  Requirement:          25.000ns
  Data Path Delay:      1.948ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/vfat2_count_1 to clock_control_inst/vfat2_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y49.BQ      Tcko                  0.408   clock_control_inst/vfat2_count<3>
                                                       clock_control_inst/vfat2_count_1
    SLICE_X38Y48.A4      net (fanout=3)        0.412   clock_control_inst/vfat2_count<1>
    SLICE_X38Y48.A       Tilo                  0.205   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/Mcount_vfat2_count_xor<4>111
    SLICE_X38Y48.B2      net (fanout=3)        0.710   clock_control_inst/Mcount_vfat2_count_xor<4>11
    SLICE_X38Y48.CLK     Tas                   0.213   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/Mcount_vfat2_count_xor<5>11
                                                       clock_control_inst/vfat2_count_5
    -------------------------------------------------  ---------------------------
    Total                                      1.948ns (0.826ns logic, 1.122ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/vfat2_count_2 (FF)
  Destination:          clock_control_inst/vfat2_count_5 (FF)
  Requirement:          25.000ns
  Data Path Delay:      1.901ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/vfat2_count_2 to clock_control_inst/vfat2_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y49.BMUX    Tshcko                0.455   clock_control_inst/vfat2_count<3>
                                                       clock_control_inst/vfat2_count_2
    SLICE_X38Y48.A6      net (fanout=3)        0.318   clock_control_inst/vfat2_count<2>
    SLICE_X38Y48.A       Tilo                  0.205   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/Mcount_vfat2_count_xor<4>111
    SLICE_X38Y48.B2      net (fanout=3)        0.710   clock_control_inst/Mcount_vfat2_count_xor<4>11
    SLICE_X38Y48.CLK     Tas                   0.213   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/Mcount_vfat2_count_xor<5>11
                                                       clock_control_inst/vfat2_count_5
    -------------------------------------------------  ---------------------------
    Total                                      1.901ns (0.873ns logic, 1.028ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Paths for end point clock_control_inst/vfat2_count_6 (SLICE_X38Y48.C1), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/vfat2_count_3 (FF)
  Destination:          clock_control_inst/vfat2_count_6 (FF)
  Requirement:          25.000ns
  Data Path Delay:      1.870ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/vfat2_count_3 to clock_control_inst/vfat2_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y49.CQ      Tcko                  0.408   clock_control_inst/vfat2_count<3>
                                                       clock_control_inst/vfat2_count_3
    SLICE_X38Y48.A3      net (fanout=2)        0.465   clock_control_inst/vfat2_count<3>
    SLICE_X38Y48.A       Tilo                  0.205   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/Mcount_vfat2_count_xor<4>111
    SLICE_X38Y48.C1      net (fanout=3)        0.451   clock_control_inst/Mcount_vfat2_count_xor<4>11
    SLICE_X38Y48.CLK     Tas                   0.341   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/Mcount_vfat2_count_xor<6>11
                                                       clock_control_inst/vfat2_count_6
    -------------------------------------------------  ---------------------------
    Total                                      1.870ns (0.954ns logic, 0.916ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/vfat2_count_1 (FF)
  Destination:          clock_control_inst/vfat2_count_6 (FF)
  Requirement:          25.000ns
  Data Path Delay:      1.817ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/vfat2_count_1 to clock_control_inst/vfat2_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y49.BQ      Tcko                  0.408   clock_control_inst/vfat2_count<3>
                                                       clock_control_inst/vfat2_count_1
    SLICE_X38Y48.A4      net (fanout=3)        0.412   clock_control_inst/vfat2_count<1>
    SLICE_X38Y48.A       Tilo                  0.205   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/Mcount_vfat2_count_xor<4>111
    SLICE_X38Y48.C1      net (fanout=3)        0.451   clock_control_inst/Mcount_vfat2_count_xor<4>11
    SLICE_X38Y48.CLK     Tas                   0.341   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/Mcount_vfat2_count_xor<6>11
                                                       clock_control_inst/vfat2_count_6
    -------------------------------------------------  ---------------------------
    Total                                      1.817ns (0.954ns logic, 0.863ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_control_inst/vfat2_count_2 (FF)
  Destination:          clock_control_inst/vfat2_count_6 (FF)
  Requirement:          25.000ns
  Data Path Delay:      1.770ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         fpga_clk rising at 0.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_control_inst/vfat2_count_2 to clock_control_inst/vfat2_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y49.BMUX    Tshcko                0.455   clock_control_inst/vfat2_count<3>
                                                       clock_control_inst/vfat2_count_2
    SLICE_X38Y48.A6      net (fanout=3)        0.318   clock_control_inst/vfat2_count<2>
    SLICE_X38Y48.A       Tilo                  0.205   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/Mcount_vfat2_count_xor<4>111
    SLICE_X38Y48.C1      net (fanout=3)        0.451   clock_control_inst/Mcount_vfat2_count_xor<4>11
    SLICE_X38Y48.CLK     Tas                   0.341   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/Mcount_vfat2_count_xor<6>11
                                                       clock_control_inst/vfat2_count_6
    -------------------------------------------------  ---------------------------
    Total                                      1.770ns (1.001ns logic, 0.769ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_vfat2_clk_ext = PERIOD TIMEGRP "vfat2_clk_ext" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clock_control_inst/vfat2_count_2 (SLICE_X38Y49.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.402ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_control_inst/vfat2_count_1 (FF)
  Destination:          clock_control_inst/vfat2_count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.402ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 25.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_control_inst/vfat2_count_1 to clock_control_inst/vfat2_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y49.BQ      Tcko                  0.200   clock_control_inst/vfat2_count<3>
                                                       clock_control_inst/vfat2_count_1
    SLICE_X38Y49.B5      net (fanout=3)        0.081   clock_control_inst/vfat2_count<1>
    SLICE_X38Y49.CLK     Tah         (-Th)    -0.121   clock_control_inst/vfat2_count<3>
                                                       clock_control_inst/Mcount_vfat2_count_xor<2>11
                                                       clock_control_inst/vfat2_count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.402ns (0.321ns logic, 0.081ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------

Paths for end point clock_control_inst/vfat2_count_3 (SLICE_X38Y49.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_control_inst/vfat2_count_2 (FF)
  Destination:          clock_control_inst/vfat2_count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 25.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_control_inst/vfat2_count_2 to clock_control_inst/vfat2_count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y49.BMUX    Tshcko                0.238   clock_control_inst/vfat2_count<3>
                                                       clock_control_inst/vfat2_count_2
    SLICE_X38Y49.C6      net (fanout=3)        0.031   clock_control_inst/vfat2_count<2>
    SLICE_X38Y49.CLK     Tah         (-Th)    -0.190   clock_control_inst/vfat2_count<3>
                                                       clock_control_inst/Mcount_vfat2_count_xor<3>11
                                                       clock_control_inst/vfat2_count_3
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.428ns logic, 0.031ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------

Paths for end point clock_control_inst/vfat2_count_6 (SLICE_X38Y48.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.462ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_control_inst/vfat2_count_5 (FF)
  Destination:          clock_control_inst/vfat2_count_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.462ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fpga_clk rising at 25.000ns
  Destination Clock:    fpga_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_control_inst/vfat2_count_5 to clock_control_inst/vfat2_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y48.BMUX    Tshcko                0.238   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/vfat2_count_5
    SLICE_X38Y48.C6      net (fanout=3)        0.034   clock_control_inst/vfat2_count<5>
    SLICE_X38Y48.CLK     Tah         (-Th)    -0.190   clock_control_inst/vfat2_count<6>
                                                       clock_control_inst/Mcount_vfat2_count_xor<6>11
                                                       clock_control_inst/vfat2_count_6
    -------------------------------------------------  ---------------------------
    Total                                      0.462ns (0.428ns logic, 0.034ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_vfat2_clk_ext = PERIOD TIMEGRP "vfat2_clk_ext" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y42.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y49.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y32.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_vfat2_clk_fpga = PERIOD TIMEGRP "vfat2_clk_fpga" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_vfat2_clk_fpga = PERIOD TIMEGRP "vfat2_clk_fpga" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y42.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y49.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y32.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_vfat2_clk_muxed = PERIOD TIMEGRP "vfat2_clk_muxed" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_vfat2_clk_muxed = PERIOD TIMEGRP "vfat2_clk_muxed" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y42.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y49.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y32.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cdce_clk_muxed = PERIOD TIMEGRP "cdce_clk_muxed" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtp_clk = PERIOD TIMEGRP "gtp_clk" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 33628 paths analyzed, 10155 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.250ns.
--------------------------------------------------------------------------------

Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE_NO_RPM/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (SLICE_X14Y128.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST (FF)
  Destination:          chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE_NO_RPM/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (FF)
  Requirement:          6.250ns
  Data Path Delay:      6.015ns (Levels of Logic = 0)
  Clock Path Skew:      0.161ns (0.795 - 0.634)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST to chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE_NO_RPM/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y153.AQ     Tcko                  0.391   chipscope_ila_inst/U0/I_NO_D.U_ILA/iRESET<1>
                                                       chipscope_ila_inst/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST
    SLICE_X14Y128.SR     net (fanout=10)       5.234   chipscope_ila_inst/U0/I_NO_D.U_ILA/iRESET<0>
    SLICE_X14Y128.CLK    Tsrck                 0.390   chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/DOUT_tmp
                                                       chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_EQ0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE_NO_RPM/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    -------------------------------------------------  ---------------------------
    Total                                      6.015ns (0.781ns logic, 5.234ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/registers_core_inst/data_byte_20 (SLICE_X29Y130.C4), 52 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/registers_core_inst/register_byte_0 (FF)
  Destination:          link_tracking_1_inst/registers_core_inst/data_byte_20 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.806ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.242 - 0.258)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/registers_core_inst/register_byte_0 to link_tracking_1_inst/registers_core_inst/data_byte_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y131.AQ     Tcko                  0.391   link_tracking_1_inst/registers_core_inst/register_byte<2>
                                                       link_tracking_1_inst/registers_core_inst/register_byte_0
    SLICE_X29Y148.A3     net (fanout=286)      2.222   link_tracking_1_inst/registers_core_inst/register_byte<0>
    SLICE_X29Y148.A      Tilo                  0.259   link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_1264
                                                       link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_1264
    SLICE_X28Y134.D4     net (fanout=1)        1.310   link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_1264
    SLICE_X28Y134.CMUX   Topdc                 0.338   link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_13126
                                                       link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_4121
                                                       link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_2_f7_11
    SLICE_X29Y130.C4     net (fanout=1)        0.964   link_tracking_1_inst/registers_core_inst/register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT<20>
    SLICE_X29Y130.CLK    Tas                   0.322   link_tracking_1_inst/registers_core_inst/data_byte<20>
                                                       link_tracking_1_inst/registers_core_inst/Mmux__n2062131
                                                       link_tracking_1_inst/registers_core_inst/data_byte_20
    -------------------------------------------------  ---------------------------
    Total                                      5.806ns (1.310ns logic, 4.496ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/registers_core_inst/register_byte_1 (FF)
  Destination:          link_tracking_1_inst/registers_core_inst/data_byte_20 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.680ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.242 - 0.258)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/registers_core_inst/register_byte_1 to link_tracking_1_inst/registers_core_inst/data_byte_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y131.BQ     Tcko                  0.391   link_tracking_1_inst/registers_core_inst/register_byte<2>
                                                       link_tracking_1_inst/registers_core_inst/register_byte_1
    SLICE_X29Y148.A5     net (fanout=286)      2.096   link_tracking_1_inst/registers_core_inst/register_byte<1>
    SLICE_X29Y148.A      Tilo                  0.259   link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_1264
                                                       link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_1264
    SLICE_X28Y134.D4     net (fanout=1)        1.310   link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_1264
    SLICE_X28Y134.CMUX   Topdc                 0.338   link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_13126
                                                       link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_4121
                                                       link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_2_f7_11
    SLICE_X29Y130.C4     net (fanout=1)        0.964   link_tracking_1_inst/registers_core_inst/register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT<20>
    SLICE_X29Y130.CLK    Tas                   0.322   link_tracking_1_inst/registers_core_inst/data_byte<20>
                                                       link_tracking_1_inst/registers_core_inst/Mmux__n2062131
                                                       link_tracking_1_inst/registers_core_inst/data_byte_20
    -------------------------------------------------  ---------------------------
    Total                                      5.680ns (1.310ns logic, 4.370ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/registers_core_inst/register_byte_1 (FF)
  Destination:          link_tracking_1_inst/registers_core_inst/data_byte_20 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.572ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.242 - 0.258)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/registers_core_inst/register_byte_1 to link_tracking_1_inst/registers_core_inst/data_byte_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y131.BQ     Tcko                  0.391   link_tracking_1_inst/registers_core_inst/register_byte<2>
                                                       link_tracking_1_inst/registers_core_inst/register_byte_1
    SLICE_X33Y127.B3     net (fanout=286)      1.640   link_tracking_1_inst/registers_core_inst/register_byte<1>
    SLICE_X33Y127.B      Tilo                  0.259   request_write<11><19>
                                                       link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_13120
    SLICE_X28Y134.A5     net (fanout=1)        1.007   link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_13120
    SLICE_X28Y134.A      Tilo                  0.205   link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_13126
                                                       link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_712
    SLICE_X28Y134.C1     net (fanout=1)        0.441   link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_712
    SLICE_X28Y134.CMUX   Tilo                  0.343   link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_13126
                                                       link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_312
                                                       link_tracking_1_inst/registers_core_inst/Mmux_register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT_2_f7_11
    SLICE_X29Y130.C4     net (fanout=1)        0.964   link_tracking_1_inst/registers_core_inst/register_byte[6]_rbus_i[127][31]_wide_mux_12_OUT<20>
    SLICE_X29Y130.CLK    Tas                   0.322   link_tracking_1_inst/registers_core_inst/data_byte<20>
                                                       link_tracking_1_inst/registers_core_inst/Mmux__n2062131
                                                       link_tracking_1_inst/registers_core_inst/data_byte_20
    -------------------------------------------------  ---------------------------
    Total                                      5.572ns (1.520ns logic, 4.052ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i (GTPA1_DUAL_X0Y1.TXDATA113), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/gtp_tx_mux_inst/tx_data_o_13 (FF)
  Destination:          gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i (HSIO)
  Requirement:          6.250ns
  Data Path Delay:      6.136ns (Levels of Logic = 0)
  Clock Path Skew:      0.350ns (0.988 - 0.638)
  Source Clock:         gtp_clk rising at 0.000ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/gtp_tx_mux_inst/tx_data_o_13 to gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X69Y128.AQ           Tcko                  0.391   tx_data<30>
                                                             link_tracking_1_inst/gtp_tx_mux_inst/tx_data_o_13
    GTPA1_DUAL_X0Y1.TXDATA113  net (fanout=2)        5.295   tx_data<29>
    GTPA1_DUAL_X0Y1.TXUSRCLK21 Tgtpcck_TXDATA        0.450   gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i
                                                             gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i
    -------------------------------------------------------  ---------------------------
    Total                                            6.136ns (0.841ns logic, 5.295ns route)
                                                             (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gtp_clk = PERIOD TIMEGRP "gtp_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point chipscope_vio_inst/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT (SLICE_X71Y122.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.185ns (requirement - (clock path skew + uncertainty - data path))
  Source:               chipscope_vio_inst/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT1 (FF)
  Destination:          chipscope_vio_inst/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.184ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.036 - 0.037)
  Source Clock:         gtp_clk rising at 6.250ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: chipscope_vio_inst/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT1 to chipscope_vio_inst/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y123.BQ     Tcko                  0.200   chipscope_vio_inst/U0/I_VIO/GEN_TRANS.U_ARM/iDIN<1>
                                                       chipscope_vio_inst/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT1
    SLICE_X71Y122.SR     net (fanout=1)        0.115   chipscope_vio_inst/U0/I_VIO/GEN_TRANS.U_ARM/iDIN<1>
    SLICE_X71Y122.CLK    Tcksr       (-Th)     0.131   chipscope_vio_inst/U0/I_VIO/ARM_pulse
                                                       chipscope_vio_inst/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.184ns (0.069ns logic, 0.115ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/vi2c_core_inst/vi2c_wrapper_inst/i2c_master_inst/u2/Mshreg_enable_reg (SLICE_X124Y157.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.248ns (requirement - (clock path skew + uncertainty - data path))
  Source:               link_tracking_1_inst/vi2c_core_inst/vi2c_wrapper_inst/enable (FF)
  Destination:          link_tracking_1_inst/vi2c_core_inst/vi2c_wrapper_inst/i2c_master_inst/u2/Mshreg_enable_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.250ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         gtp_clk rising at 6.250ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: link_tracking_1_inst/vi2c_core_inst/vi2c_wrapper_inst/enable to link_tracking_1_inst/vi2c_core_inst/vi2c_wrapper_inst/i2c_master_inst/u2/Mshreg_enable_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y157.AQ    Tcko                  0.198   link_tracking_1_inst/vi2c_core_inst/vi2c_wrapper_inst/enable
                                                       link_tracking_1_inst/vi2c_core_inst/vi2c_wrapper_inst/enable
    SLICE_X124Y157.AI    net (fanout=2)        0.022   link_tracking_1_inst/vi2c_core_inst/vi2c_wrapper_inst/enable
    SLICE_X124Y157.CLK   Tdh         (-Th)    -0.030   link_tracking_1_inst/vi2c_core_inst/vi2c_wrapper_inst/i2c_master_inst/u2/enable_reg
                                                       link_tracking_1_inst/vi2c_core_inst/vi2c_wrapper_inst/i2c_master_inst/u2/Mshreg_enable_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.250ns (0.228ns logic, 0.022ns route)
                                                       (91.2% logic, 8.8% route)

--------------------------------------------------------------------------------

Paths for end point chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[119].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X22Y134.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.254ns (requirement - (clock path skew + uncertainty - data path))
  Source:               chipscope_ila_inst/U0/I_TQ3.G_TW[23].U_TQ (FF)
  Destination:          chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[119].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.256ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.034 - 0.032)
  Source Clock:         gtp_clk rising at 6.250ns
  Destination Clock:    gtp_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: chipscope_ila_inst/U0/I_TQ3.G_TW[23].U_TQ to chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[119].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y134.DQ     Tcko                  0.198   chipscope_ila_inst/U0/iTRIG_IN<119>
                                                       chipscope_ila_inst/U0/I_TQ3.G_TW[23].U_TQ
    SLICE_X22Y134.DI     net (fanout=2)        0.025   chipscope_ila_inst/U0/iTRIG_IN<119>
    SLICE_X22Y134.CLK    Tdh         (-Th)    -0.033   chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<119>
                                                       chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[119].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.256ns (0.231ns logic, 0.025ns route)
                                                       (90.2% logic, 9.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtp_clk = PERIOD TIMEGRP "gtp_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK20
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK20
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK20
  Clock network: gtp_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK21
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK21
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK21
  Clock network: gtp_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 6.250ns (160.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/TXUSRCLK20
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/TXUSRCLK20
  Location pin: GTPA1_DUAL_X0Y1.TXUSRCLK20
  Clock network: gtp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_vfat2_clk = PERIOD TIMEGRP "vfat2_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 55683 paths analyzed, 20769 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.976ns.
--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/track_5_inst/data_o_112 (SLICE_X126Y46.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_5_inst/state_FSM_FFd2 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_5_inst/data_o_112 (FF)
  Requirement:          25.000ns
  Data Path Delay:      9.579ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.623 - 0.635)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_5_inst/state_FSM_FFd2 to link_tracking_1_inst/tracking_core_inst/track_5_inst/data_o_112
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y49.DMUX   Tshcko                0.461   link_tracking_1_inst/tracking_core_inst/track_5_inst/_n0273
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/state_FSM_FFd2
    SLICE_X86Y79.A5      net (fanout=210)      3.007   link_tracking_1_inst/tracking_core_inst/track_5_inst/state_FSM_FFd2
    SLICE_X86Y79.A       Tilo                  0.205   link_tracking_1_inst/tracking_core_inst/track_5_inst/PWR_56_o_GND_121_o_MUX_920_o
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/state_PWR_56_o_GND_121_o_MUX_920_o1
    SLICE_X126Y46.CE     net (fanout=40)       5.571   link_tracking_1_inst/tracking_core_inst/track_5_inst/PWR_56_o_GND_121_o_MUX_920_o
    SLICE_X126Y46.CLK    Tceck                 0.335   link_tracking_1_inst/tracking_core_inst/track_data<5><115>
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/data_o_112
    -------------------------------------------------  ---------------------------
    Total                                      9.579ns (1.001ns logic, 8.578ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_5_inst/state_FSM_FFd1 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_5_inst/data_o_112 (FF)
  Requirement:          25.000ns
  Data Path Delay:      9.387ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.623 - 0.630)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_5_inst/state_FSM_FFd1 to link_tracking_1_inst/tracking_core_inst/track_5_inst/data_o_112
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y52.BQ     Tcko                  0.447   link_tracking_1_inst/tracking_core_inst/track_5_inst/state_FSM_FFd1
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/state_FSM_FFd1
    SLICE_X86Y79.A2      net (fanout=211)      2.829   link_tracking_1_inst/tracking_core_inst/track_5_inst/state_FSM_FFd1
    SLICE_X86Y79.A       Tilo                  0.205   link_tracking_1_inst/tracking_core_inst/track_5_inst/PWR_56_o_GND_121_o_MUX_920_o
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/state_PWR_56_o_GND_121_o_MUX_920_o1
    SLICE_X126Y46.CE     net (fanout=40)       5.571   link_tracking_1_inst/tracking_core_inst/track_5_inst/PWR_56_o_GND_121_o_MUX_920_o
    SLICE_X126Y46.CLK    Tceck                 0.335   link_tracking_1_inst/tracking_core_inst/track_data<5><115>
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/data_o_112
    -------------------------------------------------  ---------------------------
    Total                                      9.387ns (0.987ns logic, 8.400ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/track_5_inst/data_o_115 (SLICE_X126Y46.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_5_inst/state_FSM_FFd2 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_5_inst/data_o_115 (FF)
  Requirement:          25.000ns
  Data Path Delay:      9.559ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.623 - 0.635)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_5_inst/state_FSM_FFd2 to link_tracking_1_inst/tracking_core_inst/track_5_inst/data_o_115
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y49.DMUX   Tshcko                0.461   link_tracking_1_inst/tracking_core_inst/track_5_inst/_n0273
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/state_FSM_FFd2
    SLICE_X86Y79.A5      net (fanout=210)      3.007   link_tracking_1_inst/tracking_core_inst/track_5_inst/state_FSM_FFd2
    SLICE_X86Y79.A       Tilo                  0.205   link_tracking_1_inst/tracking_core_inst/track_5_inst/PWR_56_o_GND_121_o_MUX_920_o
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/state_PWR_56_o_GND_121_o_MUX_920_o1
    SLICE_X126Y46.CE     net (fanout=40)       5.571   link_tracking_1_inst/tracking_core_inst/track_5_inst/PWR_56_o_GND_121_o_MUX_920_o
    SLICE_X126Y46.CLK    Tceck                 0.315   link_tracking_1_inst/tracking_core_inst/track_data<5><115>
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/data_o_115
    -------------------------------------------------  ---------------------------
    Total                                      9.559ns (0.981ns logic, 8.578ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_5_inst/state_FSM_FFd1 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_5_inst/data_o_115 (FF)
  Requirement:          25.000ns
  Data Path Delay:      9.367ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.623 - 0.630)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_5_inst/state_FSM_FFd1 to link_tracking_1_inst/tracking_core_inst/track_5_inst/data_o_115
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y52.BQ     Tcko                  0.447   link_tracking_1_inst/tracking_core_inst/track_5_inst/state_FSM_FFd1
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/state_FSM_FFd1
    SLICE_X86Y79.A2      net (fanout=211)      2.829   link_tracking_1_inst/tracking_core_inst/track_5_inst/state_FSM_FFd1
    SLICE_X86Y79.A       Tilo                  0.205   link_tracking_1_inst/tracking_core_inst/track_5_inst/PWR_56_o_GND_121_o_MUX_920_o
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/state_PWR_56_o_GND_121_o_MUX_920_o1
    SLICE_X126Y46.CE     net (fanout=40)       5.571   link_tracking_1_inst/tracking_core_inst/track_5_inst/PWR_56_o_GND_121_o_MUX_920_o
    SLICE_X126Y46.CLK    Tceck                 0.315   link_tracking_1_inst/tracking_core_inst/track_data<5><115>
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/data_o_115
    -------------------------------------------------  ---------------------------
    Total                                      9.367ns (0.967ns logic, 8.400ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/track_5_inst/data_o_114 (SLICE_X126Y46.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_5_inst/state_FSM_FFd2 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_5_inst/data_o_114 (FF)
  Requirement:          25.000ns
  Data Path Delay:      9.558ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.623 - 0.635)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_5_inst/state_FSM_FFd2 to link_tracking_1_inst/tracking_core_inst/track_5_inst/data_o_114
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y49.DMUX   Tshcko                0.461   link_tracking_1_inst/tracking_core_inst/track_5_inst/_n0273
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/state_FSM_FFd2
    SLICE_X86Y79.A5      net (fanout=210)      3.007   link_tracking_1_inst/tracking_core_inst/track_5_inst/state_FSM_FFd2
    SLICE_X86Y79.A       Tilo                  0.205   link_tracking_1_inst/tracking_core_inst/track_5_inst/PWR_56_o_GND_121_o_MUX_920_o
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/state_PWR_56_o_GND_121_o_MUX_920_o1
    SLICE_X126Y46.CE     net (fanout=40)       5.571   link_tracking_1_inst/tracking_core_inst/track_5_inst/PWR_56_o_GND_121_o_MUX_920_o
    SLICE_X126Y46.CLK    Tceck                 0.314   link_tracking_1_inst/tracking_core_inst/track_data<5><115>
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/data_o_114
    -------------------------------------------------  ---------------------------
    Total                                      9.558ns (0.980ns logic, 8.578ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               link_tracking_1_inst/tracking_core_inst/track_5_inst/state_FSM_FFd1 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_5_inst/data_o_114 (FF)
  Requirement:          25.000ns
  Data Path Delay:      9.366ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.623 - 0.630)
  Source Clock:         vfat2_clk rising at 0.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.700ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: link_tracking_1_inst/tracking_core_inst/track_5_inst/state_FSM_FFd1 to link_tracking_1_inst/tracking_core_inst/track_5_inst/data_o_114
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y52.BQ     Tcko                  0.447   link_tracking_1_inst/tracking_core_inst/track_5_inst/state_FSM_FFd1
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/state_FSM_FFd1
    SLICE_X86Y79.A2      net (fanout=211)      2.829   link_tracking_1_inst/tracking_core_inst/track_5_inst/state_FSM_FFd1
    SLICE_X86Y79.A       Tilo                  0.205   link_tracking_1_inst/tracking_core_inst/track_5_inst/PWR_56_o_GND_121_o_MUX_920_o
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/state_PWR_56_o_GND_121_o_MUX_920_o1
    SLICE_X126Y46.CE     net (fanout=40)       5.571   link_tracking_1_inst/tracking_core_inst/track_5_inst/PWR_56_o_GND_121_o_MUX_920_o
    SLICE_X126Y46.CLK    Tceck                 0.314   link_tracking_1_inst/tracking_core_inst/track_data<5><115>
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/data_o_114
    -------------------------------------------------  ---------------------------
    Total                                      9.366ns (0.966ns logic, 8.400ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_vfat2_clk = PERIOD TIMEGRP "vfat2_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X3Y32.DIADI14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.349ns (requirement - (clock path skew + uncertainty - data path))
  Source:               link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_159 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 0)
  Clock Path Skew:      0.089ns (0.428 - 0.339)
  Source Clock:         vfat2_clk rising at 25.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_159 to link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y63.CQ      Tcko                  0.234   link_tracking_1_inst/tracking_core_inst/data_fifo_din<159>
                                                       link_tracking_1_inst/tracking_core_inst/tracking_concentrator_inst/data_o_159
    RAMB8_X3Y32.DIADI14  net (fanout=1)        0.257   link_tracking_1_inst/tracking_core_inst/data_fifo_din<159>
    RAMB8_X3Y32.CLKAWRCLKTrckd_DIA   (-Th)     0.053   link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                       link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.181ns logic, 0.257ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/track_5_inst/data_o_170 (SLICE_X88Y30.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.366ns (requirement - (clock path skew + uncertainty - data path))
  Source:               link_tracking_1_inst/tracking_core_inst/track_5_inst/data_170 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_5_inst/data_o_170 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.456ns (Levels of Logic = 0)
  Clock Path Skew:      0.090ns (0.434 - 0.344)
  Source Clock:         vfat2_clk rising at 25.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: link_tracking_1_inst/tracking_core_inst/track_5_inst/data_170 to link_tracking_1_inst/tracking_core_inst/track_5_inst/data_o_170
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y32.CQ      Tcko                  0.200   link_tracking_1_inst/tracking_core_inst/track_5_inst/data<171>
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/data_170
    SLICE_X88Y30.CX      net (fanout=2)        0.208   link_tracking_1_inst/tracking_core_inst/track_5_inst/data<170>
    SLICE_X88Y30.CLK     Tckdi       (-Th)    -0.048   link_tracking_1_inst/tracking_core_inst/track_data<5><171>
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/data_o_170
    -------------------------------------------------  ---------------------------
    Total                                      0.456ns (0.248ns logic, 0.208ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Paths for end point link_tracking_1_inst/tracking_core_inst/track_5_inst/data_o_171 (SLICE_X88Y30.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.366ns (requirement - (clock path skew + uncertainty - data path))
  Source:               link_tracking_1_inst/tracking_core_inst/track_5_inst/data_171 (FF)
  Destination:          link_tracking_1_inst/tracking_core_inst/track_5_inst/data_o_171 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.456ns (Levels of Logic = 0)
  Clock Path Skew:      0.090ns (0.434 - 0.344)
  Source Clock:         vfat2_clk rising at 25.000ns
  Destination Clock:    vfat2_clk rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: link_tracking_1_inst/tracking_core_inst/track_5_inst/data_171 to link_tracking_1_inst/tracking_core_inst/track_5_inst/data_o_171
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y32.DQ      Tcko                  0.200   link_tracking_1_inst/tracking_core_inst/track_5_inst/data<171>
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/data_171
    SLICE_X88Y30.DX      net (fanout=2)        0.208   link_tracking_1_inst/tracking_core_inst/track_5_inst/data<171>
    SLICE_X88Y30.CLK     Tckdi       (-Th)    -0.048   link_tracking_1_inst/tracking_core_inst/track_data<5><171>
                                                       link_tracking_1_inst/tracking_core_inst/track_5_inst/data_o_171
    -------------------------------------------------  ---------------------------
    Total                                      0.456ns (0.248ns logic, 0.208ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_vfat2_clk = PERIOD TIMEGRP "vfat2_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y42.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y49.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------
Slack: 21.876ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: link_tracking_1_inst/tracking_core_inst/tracking_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y32.CLKAWRCLK
  Clock network: vfat2_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtp_userclk00 = PERIOD TIMEGRP "gtp_userclk00" 3.125 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtp_userclk00 = PERIOD TIMEGRP "gtp_userclk00" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK0
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<0>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK1
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/RXUSRCLK1
  Location pin: GTPA1_DUAL_X0Y1.RXUSRCLK1
  Clock network: gtp_wrapper_inst/gtp_userclk<0>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/TXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile0_gtp_i/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X0Y1.TXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtp_userclk01 = PERIOD TIMEGRP "gtp_userclk01" 3.125 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.125ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtp_userclk01 = PERIOD TIMEGRP "gtp_userclk01" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/RXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/RXUSRCLK0
  Location pin: GTPA1_DUAL_X1Y1.RXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<1>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_RXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/RXUSRCLK1
  Logical resource: gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/RXUSRCLK1
  Location pin: GTPA1_DUAL_X1Y1.RXUSRCLK1
  Clock network: gtp_wrapper_inst/gtp_userclk<1>
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 3.125ns
  Min period limit: 3.125ns (320.000MHz) (Tgtpcper_TXUSRCLK)
  Physical resource: gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/TXUSRCLK0
  Logical resource: gtp_wrapper_inst/gtp_inst/tile1_gtp_i/gtpa1_dual_i/TXUSRCLK0
  Location pin: GTPA1_DUAL_X1Y1.TXUSRCLK0
  Clock network: gtp_wrapper_inst/gtp_userclk<1>
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fpga_clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fpga_clk_i     |    9.976|         |         |         |
fpga_test_io<1>|    9.976|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_test_io<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fpga_clk_i     |    9.976|         |         |         |
fpga_test_io<1>|    9.976|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 89769 paths, 0 nets, and 31069 connections

Design statistics:
   Minimum period:   9.976ns{1}   (Maximum frequency: 100.241MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 21 12:34:03 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 532 MB



