v++ -c -k  gqeJoin  -I/home/jiong/bsc-project/components/database/include/hw  -I/home/jiong/bsc-project/components/utils/include -I/home/jiong/bsc-project/kernels/database/include/hw  -I/home/jiong/bsc-project/kernels/database/src/hw /home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_join_v2.cpp -o gqeJoin.xo -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/report/gqeJoin
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/log/gqeJoin
Running Dispatch Server on port:42789
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/gqeJoin.xo.compile_summary, at Fri Jan  6 19:46:20 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Fri Jan  6 19:46:20 2023
Running Rule Check Server on port:46435
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/report/gqeJoin/v++_compile_gqeJoin_guidance.html', at Fri Jan  6 19:46:23 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'gqeJoin'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: gqeJoin Log file: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log :
ERROR: [v++ 200-911] Cannot partition array 'ch_strms.V.V' (/home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_join_v2.cpp:482): array access out of bound.
ERROR: [v++ 200-70] Pre-synthesis failed.
ERROR: [v++ 60-300] Failed to build kernel(ip) gqeJoin, see log for details: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-911] Cannot partition array 'ch_strms.V.V' (/home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_join_v2.cpp:482): array access out of bound.
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-70] Pre-synthesis failed.
ERROR: [v++ 60-599] Kernel compilation failed to complete
ERROR: [v++ 60-592] Failed to finish compilation
INFO: [v++ 60-1653] Closing dispatch client.

v++ -c -k  gqeJoin  -I/home/jiong/bsc-project/components/database/include/hw  -I/home/jiong/bsc-project/components/utils/include -I/home/jiong/bsc-project/kernels/database/include/hw  -I/home/jiong/bsc-project/kernels/database/src/hw /home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_join_v2.cpp -o gqeJoin.xo -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/report/gqeJoin
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/log/gqeJoin
Running Dispatch Server on port:42561
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/gqeJoin.xo.compile_summary, at Fri Jan  6 20:49:44 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Fri Jan  6 20:49:44 2023
Running Rule Check Server on port:44623
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/report/gqeJoin/v++_compile_gqeJoin_guidance.html', at Fri Jan  6 20:49:48 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'gqeJoin'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: gqeJoin Log file: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log :
ERROR: [v++ 207-3334] no matching function for call to 'load_config': /home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_join_v2.cpp:240:2
ERROR: [v++ 60-300] Failed to build kernel(ip) gqeJoin, see log for details: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log', caught Tcl error: ERROR: [HLS 207-3334] no matching function for call to 'load_config': /home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_join_v2.cpp:240:2
ERROR: [v++ 60-599] Kernel compilation failed to complete
ERROR: [v++ 60-592] Failed to finish compilation
INFO: [v++ 60-1653] Closing dispatch client.
v++ -c -k  gqeJoin  -I/home/jiong/bsc-project/components/database/include/hw  -I/home/jiong/bsc-project/components/utils/include -I/home/jiong/bsc-project/kernels/database/include/hw  -I/home/jiong/bsc-project/kernels/database/src/hw /home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_join_v2.cpp -o gqeJoin.xo -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/report/gqeJoin
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/log/gqeJoin
Running Dispatch Server on port:43575
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/gqeJoin.xo.compile_summary, at Fri Jan  6 20:52:15 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Fri Jan  6 20:52:15 2023
Running Rule Check Server on port:43925
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/report/gqeJoin/v++_compile_gqeJoin_guidance.html', at Fri Jan  6 20:52:19 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'gqeJoin'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: gqeJoin Log file: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log :
ERROR: [v++ 200-977] Argument 'k0_strm_arry.V.V' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:823) failed dataflow checking: it can only be used in one process.
ERROR: [v++ 200-977] Argument 'p0_strm_arry.V.V' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:824) failed dataflow checking: it can only be used in one process.
ERROR: [v++ 200-977] Argument 'e0_strm_arry.V' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:825) failed dataflow checking: it can only be used in one process.
ERROR: [v++ 200-70] Pre-synthesis failed.
ERROR: [v++ 60-300] Failed to build kernel(ip) gqeJoin, see log for details: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-977] Argument 'k0_strm_arry.V.V' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:823) failed dataflow checking: it can only be used in one process.
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-977] Argument 'p0_strm_arry.V.V' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:824) failed dataflow checking: it can only be used in one process.
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-977] Argument 'e0_strm_arry.V' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:825) failed dataflow checking: it can only be used in one process.
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-70] Pre-synthesis failed.
ERROR: [v++ 60-599] Kernel compilation failed to complete
ERROR: [v++ 60-592] Failed to finish compilation
INFO: [v++ 60-1653] Closing dispatch client.

v++ -c -k  gqeJoin  -I/home/jiong/bsc-project/components/database/include/hw  -I/home/jiong/bsc-project/components/utils/include -I/home/jiong/bsc-project/kernels/database/include/hw  -I/home/jiong/bsc-project/kernels/database/src/hw /home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_join_v2.cpp -o gqeJoin.xo -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/report/gqeJoin
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/log/gqeJoin
Running Dispatch Server on port:38557
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/gqeJoin.xo.compile_summary, at Fri Jan  6 22:29:44 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Fri Jan  6 22:29:44 2023
Running Rule Check Server on port:33549
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/report/gqeJoin/v++_compile_gqeJoin_guidance.html', at Fri Jan  6 22:29:47 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'gqeJoin'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: gqeJoin Log file: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log :
ERROR: [v++ 200-970] Internal stream 'bp_flag_strm[0].V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:856) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 200-970] Internal stream 'bp_flag_strm[1].V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:856) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 200-970] Internal stream 'bp_flag_u_strm[0].V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:859) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 200-970] Internal stream 't_key_strm_arry[0].V.V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:958) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 200-970] Internal stream 't_pld_strm_arry[0].V.V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:962) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 200-970] Internal stream 'nm_strm_arry[0].V.V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:966) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 200-970] Internal stream 'e2_strm_arry[0].V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:970) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 200-970] Internal stream 's_base_key_strm_arry[0].V.V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:975) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 200-970] Internal stream 's_base_pld_strm_arry[0].V.V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:979) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 200-970] Internal stream 's_overflow_key_strm_arry[0].V.V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:983) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 200-970] Internal stream 's_overflow_pld_strm_arry[0].V.V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:987) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 200-970] Internal stream 'bp_flag_u_strm[1].V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:859) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 200-970] Internal stream 't_key_strm_arry[1].V.V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:958) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 200-970] Internal stream 't_pld_strm_arry[1].V.V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:962) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 200-970] Internal stream 'nm_strm_arry[1].V.V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:966) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 200-970] Internal stream 'e2_strm_arry[1].V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:970) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 200-970] Internal stream 's_base_key_strm_arry[1].V.V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:975) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 200-970] Internal stream 's_base_pld_strm_arry[1].V.V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:979) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 200-970] Internal stream 's_overflow_key_strm_arry[1].V.V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:983) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 200-970] Internal stream 's_overflow_pld_strm_arry[1].V.V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:987) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 200-970] Internal stream 'key_strm[0].V.V' (/home/jiong/bsc-project/kernels/database/include/hw/xf_database/gqe_blocks_v2/hash_join.hpp:142) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 200-970] Internal stream 'pld_strm[0].V.V' (/home/jiong/bsc-project/kernels/database/include/hw/xf_database/gqe_blocks_v2/hash_join.hpp:143) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 200-970] Internal stream 'e_join_pld_strm[0].V' (/home/jiong/bsc-project/kernels/database/include/hw/xf_database/gqe_blocks_v2/hash_join.hpp:144) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 200-70] Pre-synthesis failed.
ERROR: [v++ 60-300] Failed to build kernel(ip) gqeJoin, see log for details: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-970] Internal stream 'bp_flag_strm[0].V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:856) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-970] Internal stream 'bp_flag_strm[1].V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:856) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-970] Internal stream 'bp_flag_u_strm[0].V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:859) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-970] Internal stream 't_key_strm_arry[0].V.V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:958) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-970] Internal stream 't_pld_strm_arry[0].V.V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:962) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-970] Internal stream 'nm_strm_arry[0].V.V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:966) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-970] Internal stream 'e2_strm_arry[0].V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:970) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-970] Internal stream 's_base_key_strm_arry[0].V.V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:975) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-970] Internal stream 's_base_pld_strm_arry[0].V.V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:979) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-970] Internal stream 's_overflow_key_strm_arry[0].V.V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:983) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-970] Internal stream 's_overflow_pld_strm_arry[0].V.V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:987) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-970] Internal stream 'bp_flag_u_strm[1].V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:859) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-970] Internal stream 't_key_strm_arry[1].V.V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:958) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-970] Internal stream 't_pld_strm_arry[1].V.V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:962) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-970] Internal stream 'nm_strm_arry[1].V.V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:966) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-970] Internal stream 'e2_strm_arry[1].V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:970) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-970] Internal stream 's_base_key_strm_arry[1].V.V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:975) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-970] Internal stream 's_base_pld_strm_arry[1].V.V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:979) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-970] Internal stream 's_overflow_key_strm_arry[1].V.V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:983) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-970] Internal stream 's_overflow_pld_strm_arry[1].V.V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:987) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-970] Internal stream 'key_strm[0].V.V' (/home/jiong/bsc-project/kernels/database/include/hw/xf_database/gqe_blocks_v2/hash_join.hpp:142) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-970] Internal stream 'pld_strm[0].V.V' (/home/jiong/bsc-project/kernels/database/include/hw/xf_database/gqe_blocks_v2/hash_join.hpp:143) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-970] Internal stream 'e_join_pld_strm[0].V' (/home/jiong/bsc-project/kernels/database/include/hw/xf_database/gqe_blocks_v2/hash_join.hpp:144) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-70] Pre-synthesis failed.
ERROR: [v++ 60-599] Kernel compilation failed to complete
ERROR: [v++ 60-592] Failed to finish compilation
INFO: [v++ 60-1653] Closing dispatch client.

v++ -c -k  gqeJoin  -I/home/jiong/bsc-project/components/database/include/hw  -I/home/jiong/bsc-project/components/utils/include -I/home/jiong/bsc-project/kernels/database/include/hw  -I/home/jiong/bsc-project/kernels/database/src/hw /home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_join_v2.cpp -o gqeJoin.xo -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/report/gqeJoin
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/log/gqeJoin
Running Dispatch Server on port:44913
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/gqeJoin.xo.compile_summary, at Fri Jan  6 22:44:26 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Fri Jan  6 22:44:27 2023
Running Rule Check Server on port:35711
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/report/gqeJoin/v++_compile_gqeJoin_guidance.html', at Fri Jan  6 22:44:29 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'gqeJoin'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: gqeJoin Log file: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log :
ERROR: [v++ 200-970] Internal stream 'k1_strm_arry_c0[0].V.V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:874) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 200-970] Internal stream 'p1_strm_arry_c0[0].V.V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:878) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 200-970] Internal stream 'hash_strm_arry_c0[0].V.V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:882) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 200-970] Internal stream 'e1_strm_arry_c0[0].V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:886) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 200-970] Internal stream 'k1_strm_arry_c0[1].V.V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:874) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 200-970] Internal stream 'p1_strm_arry_c0[1].V.V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:878) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 200-970] Internal stream 'hash_strm_arry_c0[1].V.V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:882) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 200-970] Internal stream 'e1_strm_arry_c0[1].V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:886) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 200-970] Internal stream 'key_strm[0].V.V' (/home/jiong/bsc-project/kernels/database/include/hw/xf_database/gqe_blocks_v2/hash_join.hpp:142) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 200-970] Internal stream 'pld_strm[0].V.V' (/home/jiong/bsc-project/kernels/database/include/hw/xf_database/gqe_blocks_v2/hash_join.hpp:143) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 200-970] Internal stream 'e_join_pld_strm[0].V' (/home/jiong/bsc-project/kernels/database/include/hw/xf_database/gqe_blocks_v2/hash_join.hpp:144) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 200-70] Pre-synthesis failed.
ERROR: [v++ 60-300] Failed to build kernel(ip) gqeJoin, see log for details: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-970] Internal stream 'k1_strm_arry_c0[0].V.V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:874) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-970] Internal stream 'p1_strm_arry_c0[0].V.V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:878) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-970] Internal stream 'hash_strm_arry_c0[0].V.V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:882) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-970] Internal stream 'e1_strm_arry_c0[0].V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:886) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-970] Internal stream 'k1_strm_arry_c0[1].V.V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:874) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-970] Internal stream 'p1_strm_arry_c0[1].V.V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:878) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-970] Internal stream 'hash_strm_arry_c0[1].V.V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:882) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-970] Internal stream 'e1_strm_arry_c0[1].V.i' (/home/jiong/bsc-project/components/database/include/hw/xf_database/hash_multi_join_build_probe.hpp:886) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-970] Internal stream 'key_strm[0].V.V' (/home/jiong/bsc-project/kernels/database/include/hw/xf_database/gqe_blocks_v2/hash_join.hpp:142) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-970] Internal stream 'pld_strm[0].V.V' (/home/jiong/bsc-project/kernels/database/include/hw/xf_database/gqe_blocks_v2/hash_join.hpp:143) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-970] Internal stream 'e_join_pld_strm[0].V' (/home/jiong/bsc-project/kernels/database/include/hw/xf_database/gqe_blocks_v2/hash_join.hpp:144) failed dataflow checking: it must be produced and consumed exactly once.
ERROR: [v++ 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log', caught Tcl error: ERROR: [HLS 200-70] Pre-synthesis failed.
ERROR: [v++ 60-599] Kernel compilation failed to complete
ERROR: [v++ 60-592] Failed to finish compilation
INFO: [v++ 60-1653] Closing dispatch client.

v++ -c -k  gqeJoin  -I/home/jiong/bsc-project/components/database/include/hw  -I/home/jiong/bsc-project/components/utils/include -I/home/jiong/bsc-project/kernels/database/include/hw  -I/home/jiong/bsc-project/kernels/database/src/hw /home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_join_v2.cpp -o gqeJoin.xo -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/report/gqeJoin
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/log/gqeJoin
Running Dispatch Server on port:35171
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/gqeJoin.xo.compile_summary, at Fri Jan  6 22:51:18 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Fri Jan  6 22:51:18 2023
Running Rule Check Server on port:44911
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/report/gqeJoin/v++_compile_gqeJoin_guidance.html', at Fri Jan  6 22:51:21 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'gqeJoin'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: gqeJoin Log file: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_89_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_89_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_149_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_149_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_166_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_166_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_191_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_191_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_195_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_195_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_256_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_256_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_260_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_260_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_233_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_233_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_238_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_238_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_242_13'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_242_13'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_38_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_357_1.1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_357_1.1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_213_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_213_1'
INFO: [v++ 204-61] Pipelining loop 'L_VEC_SPLIT'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'L_VEC_SPLIT'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_268_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_268_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_37_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_79_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_79_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_410_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'VITIS_LOOP_410_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_436_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_436_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_458_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_458_5'
INFO: [v++ 204-61] Pipelining function 'var_const_cmp<32>'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'var_const_cmp<32>'
INFO: [v++ 204-61] Pipelining function 'var_var_cmp<32>'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'var_var_cmp<32>'
INFO: [v++ 204-61] Pipelining loop 'FILTER_MAIN_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'FILTER_MAIN_LOOP'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_INIT32'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'TRUE_TABLE_INIT32'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_READ'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'TRUE_TABLE_READ'
INFO: [v++ 204-61] Pipelining loop 'FILTER_PRED_PASS'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FILTER_PRED_PASS'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_83_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_83_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_107_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_107_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_114_2'.
WARNING: [v++ 200-885] Unable to schedule 'load' operation ('route_V_load_11') on array 'route.V', /home/jiong/bsc-project/components/utils/include/xf_utils_hw/stream_shuffle.hpp:94 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'route_V'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
WARNING: [v++ 200-885] Unable to schedule 'store' operation ('reg_i_V_addr_write_ln119', /home/jiong/bsc-project/components/utils/include/xf_utils_hw/stream_shuffle.hpp:119) of variable 'istrms_V_V_read', /share/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'reg_i.V', /home/jiong/bsc-project/components/utils/include/xf_utils_hw/stream_shuffle.hpp:98 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'reg_i_V'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 12, Depth = 16, loop 'VITIS_LOOP_114_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_137_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_137_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_336_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_336_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_81_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_81_2'
INFO: [v++ 204-61] Pipelining loop 'BUILD_HASH_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'BUILD_HASH_LOOP'
INFO: [v++ 204-61] Pipelining loop 'LOOP_DISPATCH'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_DISPATCH'
INFO: [v++ 204-61] Pipelining loop 'LOOP_MERGE1_1'.
INFO: [v++ 17-14] Message 'v++ 204-61' appears 100 times and further instances of the messages will be disabled.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_MERGE1_1'
INFO: [v++ 17-14] Message 'v++ 200-1470' appears 100 times and further instances of the messages will be disabled.
WARNING: [v++ 200-885] Unable to schedule 'load' operation ('route_V_load_18') on array 'route.V', /home/jiong/bsc-project/components/utils/include/xf_utils_hw/stream_shuffle.hpp:94 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'route_V'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
WARNING: [v++ 200-885] Unable to schedule 'store' operation ('reg_i_V_addr_2_write_ln119', /home/jiong/bsc-project/components/utils/include/xf_utils_hw/stream_shuffle.hpp:119) of variable 'istrms_2_V_V_read', /share/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'reg_i.V', /home/jiong/bsc-project/components/utils/include/xf_utils_hw/stream_shuffle.hpp:98 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'reg_i_V'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
WARNING: [v++ 200-885] Unable to schedule 'load' operation ('route_V_load_6') on array 'route.V', /home/jiong/bsc-project/components/utils/include/xf_utils_hw/stream_shuffle.hpp:94 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'route_V'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
WARNING: [v++ 200-885] Unable to schedule 'store' operation ('reg_i_V_addr_write_ln119', /home/jiong/bsc-project/components/utils/include/xf_utils_hw/stream_shuffle.hpp:119) of variable 'istrms_V_V_read', /share/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'reg_i.V', /home/jiong/bsc-project/components/utils/include/xf_utils_hw/stream_shuffle.hpp:98 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'reg_i_V'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 304.73 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/report/gqeJoin/system_estimate_gqeJoin.xtxt
INFO: [v++ 60-586] Created gqeJoin.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/gqeJoin.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 33m 7s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l gqeJoin.xo -o gqeJoin.xclbin -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/reports/link
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/logs/link
Running Dispatch Server on port:43159
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/gqeJoin.xclbin.link_summary, at Fri Jan  6 23:24:30 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Fri Jan  6 23:24:30 2023
Running Rule Check Server on port:41195
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/reports/link/v++_link_gqeJoin_guidance.html', at Fri Jan  6 23:24:32 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [23:24:46] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/gqeJoin.xo --config /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --target hw --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/int --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Fri Jan  6 23:24:49 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/gqeJoin.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [23:24:50] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/sys_link/iprepo/xilinx_com_hls_gqeJoin_1_0,gqeJoin -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [23:25:07] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1630.117 ; gain = 0.000 ; free physical = 86528 ; free virtual = 187735
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [23:25:07] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -sp gqeJoin_1.buf_A1:HP1 -sp gqeJoin_1.buf_A2:HP1 -sp gqeJoin_1.buf_A3:HP1 -sp gqeJoin_1.buf_A4:HP1 -sp gqeJoin_1.buf_A5:HP1 -sp gqeJoin_1.buf_A6:HP1 -sp gqeJoin_1.buf_A7:HP1 -sp gqeJoin_1.buf_A8:HP1 -sp gqeJoin_1.tin_meta:HP1 -sp gqeJoin_1.tout_meta:HP0 -sp gqeJoin_1.buf_C1:HP0 -sp gqeJoin_1.buf_C2:HP0 -sp gqeJoin_1.buf_C3:HP0 -sp gqeJoin_1.buf_C4:HP0 -sp gqeJoin_1.buf_C5:HP0 -sp gqeJoin_1.buf_C6:HP0 -sp gqeJoin_1.buf_C7:HP0 -sp gqeJoin_1.buf_C8:HP0 -sp gqeJoin_1.buf_D:HP1 -sp gqeJoin_1.htb_buf0:HP2 -sp gqeJoin_1.htb_buf1:HP2 -sp gqeJoin_1.htb_buf2:HP2 -sp gqeJoin_1.htb_buf3:HP2 -sp gqeJoin_1.htb_buf4:HP2 -sp gqeJoin_1.htb_buf5:HP2 -sp gqeJoin_1.htb_buf6:HP2 -sp gqeJoin_1.htb_buf7:HP2 -sp gqeJoin_1.stb_buf1:HP3 -sp gqeJoin_1.stb_buf2:HP3 -sp gqeJoin_1.stb_buf3:HP3 -sp gqeJoin_1.stb_buf4:HP3 -sp gqeJoin_1.stb_buf5:HP3 -sp gqeJoin_1.stb_buf6:HP3 -sp gqeJoin_1.stb_buf7:HP3 -sp gqeJoin_1.stb_buf0:HP3 -dmclkid 0 -r /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: gqeJoin, num: 1  {gqeJoin_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A1, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A2, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A3, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A4, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A5, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A6, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A7, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A8, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: tin_meta, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: tout_meta, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C1, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C2, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C3, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C4, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C5, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C6, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C7, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C8, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_D, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf0, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf1, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf2, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf3, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf4, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf5, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf6, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf7, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf1, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf2, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf3, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf4, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf5, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf6, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf7, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf0, sptag: HP3
ERROR: [CFGEN 83-2287] --sp tag applied with an invalid sp tag: HP1
ERROR: [CFGEN 83-2287] --sp tag applied with an invalid sp tag: HP1
ERROR: [CFGEN 83-2287] --sp tag applied with an invalid sp tag: HP1
ERROR: [CFGEN 83-2287] --sp tag applied with an invalid sp tag: HP1
ERROR: [CFGEN 83-2287] --sp tag applied with an invalid sp tag: HP1
ERROR: [CFGEN 83-2287] --sp tag applied with an invalid sp tag: HP1
ERROR: [CFGEN 83-2287] --sp tag applied with an invalid sp tag: HP1
ERROR: [CFGEN 83-2287] --sp tag applied with an invalid sp tag: HP1
ERROR: [CFGEN 83-2287] --sp tag applied with an invalid sp tag: HP1
ERROR: [CFGEN 83-2287] --sp tag applied with an invalid sp tag: HP0
ERROR: [CFGEN 83-2287] --sp tag applied with an invalid sp tag: HP0
ERROR: [CFGEN 83-2287] --sp tag applied with an invalid sp tag: HP0
ERROR: [CFGEN 83-2287] --sp tag applied with an invalid sp tag: HP0
ERROR: [CFGEN 83-2287] --sp tag applied with an invalid sp tag: HP0
ERROR: [CFGEN 83-2287] --sp tag applied with an invalid sp tag: HP0
ERROR: [CFGEN 83-2287] --sp tag applied with an invalid sp tag: HP0
ERROR: [CFGEN 83-2287] --sp tag applied with an invalid sp tag: HP0
ERROR: [CFGEN 83-2287] --sp tag applied with an invalid sp tag: HP0
ERROR: [CFGEN 83-2287] --sp tag applied with an invalid sp tag: HP1
ERROR: [CFGEN 83-2287] --sp tag applied with an invalid sp tag: HP2
ERROR: [CFGEN 83-2287] --sp tag applied with an invalid sp tag: HP2
ERROR: [CFGEN 83-2287] --sp tag applied with an invalid sp tag: HP2
ERROR: [CFGEN 83-2287] --sp tag applied with an invalid sp tag: HP2
ERROR: [CFGEN 83-2287] --sp tag applied with an invalid sp tag: HP2
ERROR: [CFGEN 83-2287] --sp tag applied with an invalid sp tag: HP2
ERROR: [CFGEN 83-2287] --sp tag applied with an invalid sp tag: HP2
ERROR: [CFGEN 83-2287] --sp tag applied with an invalid sp tag: HP2
ERROR: [CFGEN 83-2287] --sp tag applied with an invalid sp tag: HP3
ERROR: [CFGEN 83-2287] --sp tag applied with an invalid sp tag: HP3
ERROR: [CFGEN 83-2287] --sp tag applied with an invalid sp tag: HP3
ERROR: [CFGEN 83-2287] --sp tag applied with an invalid sp tag: HP3
ERROR: [CFGEN 83-2287] --sp tag applied with an invalid sp tag: HP3
ERROR: [CFGEN 83-2287] --sp tag applied with an invalid sp tag: HP3
ERROR: [CFGEN 83-2287] --sp tag applied with an invalid sp tag: HP3
ERROR: [CFGEN 83-2287] --sp tag applied with an invalid sp tag: HP3
ERROR: [CFGEN 83-2297] Please consult platforminfo <platform.xpfm path> for sptag information
ERROR: [CFGEN 83-2298] Exiting due to previous error
ERROR: [SYSTEM_LINK 82-36] [23:25:09] cfgen failed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1630.117 ; gain = 0.000 ; free physical = 86389 ; free virtual = 187658
ERROR: [SYSTEM_LINK 82-62] Error generating design file for /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml, command: /share/xilinx/Vitis/2020.2/bin/cfgen  -sp gqeJoin_1.buf_A1:HP1 -sp gqeJoin_1.buf_A2:HP1 -sp gqeJoin_1.buf_A3:HP1 -sp gqeJoin_1.buf_A4:HP1 -sp gqeJoin_1.buf_A5:HP1 -sp gqeJoin_1.buf_A6:HP1 -sp gqeJoin_1.buf_A7:HP1 -sp gqeJoin_1.buf_A8:HP1 -sp gqeJoin_1.tin_meta:HP1 -sp gqeJoin_1.tout_meta:HP0 -sp gqeJoin_1.buf_C1:HP0 -sp gqeJoin_1.buf_C2:HP0 -sp gqeJoin_1.buf_C3:HP0 -sp gqeJoin_1.buf_C4:HP0 -sp gqeJoin_1.buf_C5:HP0 -sp gqeJoin_1.buf_C6:HP0 -sp gqeJoin_1.buf_C7:HP0 -sp gqeJoin_1.buf_C8:HP0 -sp gqeJoin_1.buf_D:HP1 -sp gqeJoin_1.htb_buf0:HP2 -sp gqeJoin_1.htb_buf1:HP2 -sp gqeJoin_1.htb_buf2:HP2 -sp gqeJoin_1.htb_buf3:HP2 -sp gqeJoin_1.htb_buf4:HP2 -sp gqeJoin_1.htb_buf5:HP2 -sp gqeJoin_1.htb_buf6:HP2 -sp gqeJoin_1.htb_buf7:HP2 -sp gqeJoin_1.stb_buf1:HP3 -sp gqeJoin_1.stb_buf2:HP3 -sp gqeJoin_1.stb_buf3:HP3 -sp gqeJoin_1.stb_buf4:HP3 -sp gqeJoin_1.stb_buf5:HP3 -sp gqeJoin_1.stb_buf6:HP3 -sp gqeJoin_1.stb_buf7:HP3 -sp gqeJoin_1.stb_buf0:HP3 -dmclkid 0 -r /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
ERROR: [SYSTEM_LINK 82-96] Error applying explicit connections to the system connectivity graph
ERROR: [SYSTEM_LINK 82-79] Unable to create system connectivity graph
INFO: [v++ 60-1442] [23:25:09] Run run_link: Step system_link: Failed
Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1580.059 ; gain = 0.000 ; free physical = 86458 ; free virtual = 187726
ERROR: [v++ 60-661] v++ link run 'run_link' failed
ERROR: [v++ 60-626] Kernel link failed to complete
ERROR: [v++ 60-703] Failed to finish linking
INFO: [v++ 60-1653] Closing dispatch client.

v++ -c -k  gqeJoin  -I/home/jiong/bsc-project/components/database/include/hw  -I/home/jiong/bsc-project/components/utils/include -I/home/jiong/bsc-project/kernels/database/include/hw  -I/home/jiong/bsc-project/kernels/database/src/hw /home/jiong/bsc-project/kernels/database/src/hw/gqe_kernel_join_v2.cpp -o gqeJoin.xo -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/report/gqeJoin
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/log/gqeJoin
Running Dispatch Server on port:37705
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/gqeJoin.xo.compile_summary, at Fri Jan  6 23:41:04 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Fri Jan  6 23:41:04 2023
Running Rule Check Server on port:40369
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/report/gqeJoin/v++_compile_gqeJoin_guidance.html', at Fri Jan  6 23:41:07 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-242] Creating kernel: 'gqeJoin'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: gqeJoin Log file: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/gqeJoin/gqeJoin/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_89_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_89_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_149_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_149_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_166_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_166_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_191_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_191_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_195_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_195_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_256_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_256_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_260_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_260_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_233_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_233_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_238_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_238_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_242_13'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_242_13'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_38_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_96_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_96_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_104_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_104_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_112_5'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_117_6'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_117_6'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_125_7'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_125_7'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_192_18'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_192_18'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_196_19'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_196_19'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_163_14'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_163_14'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_171_15'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_171_15'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_179_16'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_179_16'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_187_17'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_17'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_132_9'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_132_9'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_140_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_140_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_148_11'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_11'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_156_12'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_156_12'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_357_1.1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_357_1.1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_213_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_213_1'
INFO: [v++ 204-61] Pipelining loop 'L_VEC_SPLIT'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'L_VEC_SPLIT'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_268_10'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'VITIS_LOOP_268_10'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_37_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_53_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_79_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_79_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_410_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 4, loop 'VITIS_LOOP_410_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_436_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_436_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_458_5'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_458_5'
INFO: [v++ 204-61] Pipelining function 'var_const_cmp<32>'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'var_const_cmp<32>'
INFO: [v++ 204-61] Pipelining function 'var_var_cmp<32>'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'var_var_cmp<32>'
INFO: [v++ 204-61] Pipelining loop 'FILTER_MAIN_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FILTER_MAIN_LOOP'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_INIT32'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'TRUE_TABLE_INIT32'
INFO: [v++ 204-61] Pipelining loop 'TRUE_TABLE_READ'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'TRUE_TABLE_READ'
INFO: [v++ 204-61] Pipelining loop 'FILTER_PRED_PASS'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'FILTER_PRED_PASS'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_83_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_83_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_107_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_107_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_114_2'.
WARNING: [v++ 200-885] Unable to schedule 'store' operation ('reg_i_V_addr_write_ln119', /home/jiong/bsc-project/components/utils/include/xf_utils_hw/stream_shuffle.hpp:119) of variable 'istrms_V_V_read', /share/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'reg_i.V', /home/jiong/bsc-project/components/utils/include/xf_utils_hw/stream_shuffle.hpp:98 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'reg_i_V'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 12, Depth = 14, loop 'VITIS_LOOP_114_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_137_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_137_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_336_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_336_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_81_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_81_2'
INFO: [v++ 204-61] Pipelining loop 'BUILD_HASH_LOOP'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'BUILD_HASH_LOOP'
INFO: [v++ 204-61] Pipelining loop 'LOOP_DISPATCH'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOOP_DISPATCH'
INFO: [v++ 204-61] Pipelining loop 'LOOP_MERGE1_1'.
INFO: [v++ 17-14] Message 'v++ 204-61' appears 100 times and further instances of the messages will be disabled.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'LOOP_MERGE1_1'
INFO: [v++ 17-14] Message 'v++ 200-1470' appears 100 times and further instances of the messages will be disabled.
WARNING: [v++ 200-885] Unable to schedule 'store' operation ('reg_i_V_addr_write_ln119', /home/jiong/bsc-project/components/utils/include/xf_utils_hw/stream_shuffle.hpp:119) of variable 'istrms_V_V_read', /share/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'reg_i.V', /home/jiong/bsc-project/components/utils/include/xf_utils_hw/stream_shuffle.hpp:98 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'reg_i_V'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
WARNING: [v++ 200-885] Unable to schedule 'store' operation ('reg_i_V_addr_write_ln119', /home/jiong/bsc-project/components/utils/include/xf_utils_hw/stream_shuffle.hpp:119) of variable 'istrms_V_V_read', /share/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'reg_i.V', /home/jiong/bsc-project/components/utils/include/xf_utils_hw/stream_shuffle.hpp:98 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'reg_i_V'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/report/gqeJoin/system_estimate_gqeJoin.xtxt
INFO: [v++ 60-586] Created gqeJoin.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/gqeJoin.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 11m 22s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l gqeJoin.xo -o gqeJoin.xclbin -t hw -g --platform /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/reports/link
	Log files: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/logs/link
Running Dispatch Server on port:37197
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/gqeJoin.xclbin.link_summary, at Fri Jan  6 23:52:32 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Fri Jan  6 23:52:32 2023
Running Rule Check Server on port:45151
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/reports/link/v++_link_gqeJoin_guidance.html', at Fri Jan  6 23:52:36 2023
INFO: [v++ 60-895]   Target platform: /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/hw/xilinx_zcu106_base_202010_1.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [23:52:44] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/gqeJoin.xo --config /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/int/syslinkConfig.ini --xpfm /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm --target hw --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/int --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Fri Jan  6 23:52:49 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/gqeJoin.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [23:52:50] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/sys_link/xilinx_zcu106_base_202010_1.hpfm -clkid 0 -ip /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/sys_link/iprepo/xilinx_com_hls_gqeJoin_1_0,gqeJoin -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [23:53:09] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1630.109 ; gain = 0.000 ; free physical = 84899 ; free virtual = 186154
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [23:53:09] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -sp gqeJoin_1.buf_A1:HP1 -sp gqeJoin_1.buf_A2:HP1 -sp gqeJoin_1.buf_A3:HP1 -sp gqeJoin_1.buf_A4:HP1 -sp gqeJoin_1.buf_A5:HP1 -sp gqeJoin_1.buf_A6:HP1 -sp gqeJoin_1.buf_A7:HP1 -sp gqeJoin_1.buf_A8:HP1 -sp gqeJoin_1.tin_meta:HP1 -sp gqeJoin_1.tout_meta:HP0 -sp gqeJoin_1.buf_C1:HP0 -sp gqeJoin_1.buf_C2:HP0 -sp gqeJoin_1.buf_C3:HP0 -sp gqeJoin_1.buf_C4:HP0 -sp gqeJoin_1.buf_C5:HP0 -sp gqeJoin_1.buf_C6:HP0 -sp gqeJoin_1.buf_C7:HP0 -sp gqeJoin_1.buf_C8:HP0 -sp gqeJoin_1.buf_D:HP1 -sp gqeJoin_1.htb_buf0:HP2 -sp gqeJoin_1.htb_buf1:HP2 -sp gqeJoin_1.htb_buf2:HP2 -sp gqeJoin_1.htb_buf3:HP2 -sp gqeJoin_1.htb_buf4:HP2 -sp gqeJoin_1.htb_buf5:HP2 -sp gqeJoin_1.htb_buf6:HP2 -sp gqeJoin_1.htb_buf7:HP2 -sp gqeJoin_1.stb_buf1:HP3 -sp gqeJoin_1.stb_buf2:HP3 -sp gqeJoin_1.stb_buf3:HP3 -sp gqeJoin_1.stb_buf4:HP3 -sp gqeJoin_1.stb_buf5:HP3 -sp gqeJoin_1.stb_buf6:HP3 -sp gqeJoin_1.stb_buf7:HP3 -sp gqeJoin_1.stb_buf0:HP3 -dmclkid 0 -r /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: gqeJoin, num: 1  {gqeJoin_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A1, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A2, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A3, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A4, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A5, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A6, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A7, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_A8, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: tin_meta, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: tout_meta, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C1, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C2, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C3, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C4, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C5, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C6, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C7, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_C8, sptag: HP0
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: buf_D, sptag: HP1
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf0, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf1, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf2, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf3, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf4, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf5, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf6, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: htb_buf7, sptag: HP2
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf1, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf2, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf3, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf4, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf5, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf6, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf7, sptag: HP3
INFO: [CFGEN 83-0]   kernel: gqeJoin_1, k_port: stb_buf0, sptag: HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A1 to HP1 for directive gqeJoin_1.buf_A1:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A2 to HP1 for directive gqeJoin_1.buf_A2:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A3 to HP1 for directive gqeJoin_1.buf_A3:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A4 to HP1 for directive gqeJoin_1.buf_A4:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A5 to HP1 for directive gqeJoin_1.buf_A5:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A6 to HP1 for directive gqeJoin_1.buf_A6:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A7 to HP1 for directive gqeJoin_1.buf_A7:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_A8 to HP1 for directive gqeJoin_1.buf_A8:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.tin_meta to HP1 for directive gqeJoin_1.tin_meta:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.tout_meta to HP0 for directive gqeJoin_1.tout_meta:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C1 to HP0 for directive gqeJoin_1.buf_C1:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C2 to HP0 for directive gqeJoin_1.buf_C2:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C3 to HP0 for directive gqeJoin_1.buf_C3:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C4 to HP0 for directive gqeJoin_1.buf_C4:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C5 to HP0 for directive gqeJoin_1.buf_C5:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C6 to HP0 for directive gqeJoin_1.buf_C6:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C7 to HP0 for directive gqeJoin_1.buf_C7:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_C8 to HP0 for directive gqeJoin_1.buf_C8:HP0
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.buf_D to HP1 for directive gqeJoin_1.buf_D:HP1
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf0 to HP2 for directive gqeJoin_1.htb_buf0:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf1 to HP2 for directive gqeJoin_1.htb_buf1:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf2 to HP2 for directive gqeJoin_1.htb_buf2:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf3 to HP2 for directive gqeJoin_1.htb_buf3:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf4 to HP2 for directive gqeJoin_1.htb_buf4:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf5 to HP2 for directive gqeJoin_1.htb_buf5:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf6 to HP2 for directive gqeJoin_1.htb_buf6:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.htb_buf7 to HP2 for directive gqeJoin_1.htb_buf7:HP2
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf0 to HP3 for directive gqeJoin_1.stb_buf0:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf1 to HP3 for directive gqeJoin_1.stb_buf1:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf2 to HP3 for directive gqeJoin_1.stb_buf2:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf3 to HP3 for directive gqeJoin_1.stb_buf3:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf4 to HP3 for directive gqeJoin_1.stb_buf4:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf5 to HP3 for directive gqeJoin_1.stb_buf5:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf6 to HP3 for directive gqeJoin_1.stb_buf6:HP3
INFO: [CFGEN 83-2228] Creating mapping for argument gqeJoin_1.stb_buf7 to HP3 for directive gqeJoin_1.stb_buf7:HP3
INFO: [SYSTEM_LINK 82-37] [23:53:20] cfgen finished successfully
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1630.109 ; gain = 0.000 ; free physical = 85497 ; free virtual = 186472
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [23:53:20] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/sys_link --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/int
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [23:53:30] cf2bd finished successfully
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1630.109 ; gain = 0.000 ; free physical = 86020 ; free virtual = 186756
INFO: [v++ 60-1441] [23:53:30] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:49 ; elapsed = 00:00:45 . Memory (MB): peak = 1580.059 ; gain = 0.000 ; free physical = 86095 ; free virtual = 186826
INFO: [v++ 60-1443] [23:53:30] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/run_link
INFO: [v++ 60-1441] [23:53:51] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1580.059 ; gain = 0.000 ; free physical = 85529 ; free virtual = 186527
INFO: [v++ 60-1443] [23:53:51] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/run_link
INFO: [v++ 60-1441] [23:53:54] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1580.059 ; gain = 0.000 ; free physical = 85024 ; free virtual = 186022
INFO: [v++ 60-1443] [23:53:54] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /share/xilinx/platform_repo/xilinx_zcu106_base_202010_1/export/xilinx_zcu106_base_202010_1/xilinx_zcu106_base_202010_1.xpfm -g --remote_ip_cache /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/.ipcache --output_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/int --log_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/logs/link --report_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/reports/link --config /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link --no-info --iprepo /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/int/xo/ip_repo/xilinx_com_hls_gqeJoin_1_0 --messageDb /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/run_link/vpl.pb /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_zcu106_base_202010_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[23:54:28] Run vpl: Step create_project: Started
Creating Vivado project.
[23:54:45] Run vpl: Step create_project: Completed
[23:54:45] Run vpl: Step create_bd: Started
[23:55:14] Run vpl: Step create_bd: Completed
[23:55:14] Run vpl: Step update_bd: Started
[23:55:15] Run vpl: Step update_bd: Completed
[23:55:15] Run vpl: Step generate_target: Started
[23:56:31] Run vpl: Step generate_target: RUNNING...
[23:57:46] Run vpl: Step generate_target: RUNNING...
[23:58:20] Run vpl: Step generate_target: Completed
[23:58:20] Run vpl: Step config_hw_runs: Started
[23:58:31] Run vpl: Step config_hw_runs: Completed
[23:58:31] Run vpl: Step synth: Started
[23:59:02] Block-level synthesis in progress, 0 of 68 jobs complete, 8 jobs running.
[23:59:33] Block-level synthesis in progress, 0 of 68 jobs complete, 8 jobs running.
[00:00:03] Block-level synthesis in progress, 0 of 68 jobs complete, 8 jobs running.
[00:00:34] Block-level synthesis in progress, 0 of 68 jobs complete, 8 jobs running.
[00:01:04] Block-level synthesis in progress, 0 of 68 jobs complete, 8 jobs running.
[00:01:34] Block-level synthesis in progress, 2 of 68 jobs complete, 6 jobs running.
[00:02:04] Block-level synthesis in progress, 3 of 68 jobs complete, 7 jobs running.
[00:02:35] Block-level synthesis in progress, 7 of 68 jobs complete, 6 jobs running.
[00:03:05] Block-level synthesis in progress, 12 of 68 jobs complete, 5 jobs running.
[00:03:35] Block-level synthesis in progress, 13 of 68 jobs complete, 7 jobs running.
[00:04:06] Block-level synthesis in progress, 13 of 68 jobs complete, 8 jobs running.
[00:04:36] Block-level synthesis in progress, 14 of 68 jobs complete, 8 jobs running.
[00:05:06] Block-level synthesis in progress, 14 of 68 jobs complete, 8 jobs running.
[00:05:37] Block-level synthesis in progress, 14 of 68 jobs complete, 8 jobs running.
[00:06:07] Block-level synthesis in progress, 17 of 68 jobs complete, 5 jobs running.
[00:06:37] Block-level synthesis in progress, 19 of 68 jobs complete, 6 jobs running.
[00:07:08] Block-level synthesis in progress, 21 of 68 jobs complete, 7 jobs running.
[00:07:38] Block-level synthesis in progress, 27 of 68 jobs complete, 3 jobs running.
[00:08:08] Block-level synthesis in progress, 32 of 68 jobs complete, 4 jobs running.
[00:08:38] Block-level synthesis in progress, 33 of 68 jobs complete, 8 jobs running.
[00:09:09] Block-level synthesis in progress, 37 of 68 jobs complete, 5 jobs running.
[00:09:39] Block-level synthesis in progress, 40 of 68 jobs complete, 5 jobs running.
[00:10:10] Block-level synthesis in progress, 42 of 68 jobs complete, 7 jobs running.
[00:10:40] Block-level synthesis in progress, 46 of 68 jobs complete, 6 jobs running.
[00:11:10] Block-level synthesis in progress, 50 of 68 jobs complete, 5 jobs running.
[00:11:40] Block-level synthesis in progress, 53 of 68 jobs complete, 5 jobs running.
[00:12:11] Block-level synthesis in progress, 54 of 68 jobs complete, 7 jobs running.
[00:12:41] Block-level synthesis in progress, 54 of 68 jobs complete, 8 jobs running.
[00:13:12] Block-level synthesis in progress, 55 of 68 jobs complete, 8 jobs running.
[00:13:42] Block-level synthesis in progress, 56 of 68 jobs complete, 7 jobs running.
[00:14:12] Block-level synthesis in progress, 57 of 68 jobs complete, 7 jobs running.
[00:14:43] Block-level synthesis in progress, 57 of 68 jobs complete, 8 jobs running.
[00:15:14] Block-level synthesis in progress, 61 of 68 jobs complete, 4 jobs running.
[00:15:44] Block-level synthesis in progress, 63 of 68 jobs complete, 2 jobs running.
[00:16:14] Block-level synthesis in progress, 64 of 68 jobs complete, 2 jobs running.
[00:16:45] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:17:15] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:17:46] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:18:16] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:18:47] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:19:17] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:19:48] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:20:18] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:20:49] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:21:19] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:21:49] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:22:20] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:22:51] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:23:21] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:23:52] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:24:22] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:24:53] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:25:23] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:25:54] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:26:24] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:26:55] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:27:25] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:27:56] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:28:26] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:28:57] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:29:27] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:29:58] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:30:28] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:30:58] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:31:29] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:31:59] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:32:29] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:32:59] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:33:29] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:34:00] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:34:30] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:35:00] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:35:30] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:36:00] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:36:31] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:37:01] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:37:31] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:38:01] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:38:31] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:39:01] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:39:32] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:40:02] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:40:32] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:41:02] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:41:32] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:42:02] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:42:33] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:43:03] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:43:34] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:44:04] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:44:35] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:45:05] Block-level synthesis in progress, 67 of 68 jobs complete, 1 job running.
[00:45:36] Block-level synthesis in progress, 68 of 68 jobs complete, 0 jobs running.
[00:46:06] Top-level synthesis in progress.
[00:46:37] Top-level synthesis in progress.
[00:47:07] Top-level synthesis in progress.
[00:47:38] Top-level synthesis in progress.
[00:48:09] Top-level synthesis in progress.
[00:48:39] Top-level synthesis in progress.
[00:49:10] Top-level synthesis in progress.
[00:49:39] Run vpl: Step synth: Completed
[00:49:39] Run vpl: Step impl: Started
[00:57:18] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 01h 03m 18s 

[00:57:18] Starting logic optimization..
[00:57:48] Phase 1 Retarget
[00:58:18] Phase 2 Constant propagation
[00:58:49] Phase 3 Sweep
[00:59:19] Phase 4 BUFG optimization
[00:59:50] Phase 5 Shift Register Optimization
[00:59:50] Phase 6 Post Processing Netlist
[01:02:44] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 05m 26s 

[01:02:44] Starting logic placement..
[01:02:43] Run vpl: Step impl: Failed
[01:02:44] Run vpl: FINISHED. Run Status: impl ERROR

===>The following messages were generated while processing /home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/vivado/vpl/prj/prj.runs/impl_1 :
ERROR: [VPL UTLZ-1] Resource utilization: RAMB18 and RAMB36/FIFO over-utilized in Top Level Design (This design requires more RAMB18 and RAMB36/FIFO cells than are available in the target device. This design requires 683 of such cell types but only 624 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [VPL 4-23] Error(s) found during DRC. Placer not run.
ERROR: [VPL 60-773] In '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/vivado/vpl/runme.log', caught Tcl error:  problem implementing dynamic region, impl_1: place_design ERROR, please look at the run log file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
WARNING: [VPL 60-732] Link warning: No monitor points found for BD automation.
ERROR: [VPL 60-704] Integration error, problem implementing dynamic region, impl_1: place_design ERROR, please look at the run log file '/home/jiong/bsc-project/xclbin/build/database_ZCU106/gqeJoin_1/_x/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
ERROR: [VPL 60-1328] Vpl run 'vpl' failed
ERROR: [VPL 60-806] Failed to finish platform linker
INFO: [v++ 60-1442] [01:02:45] Run run_link: Step vpl: Failed
Time (s): cpu = 00:01:02 ; elapsed = 01:08:51 . Memory (MB): peak = 1580.059 ; gain = 0.000 ; free physical = 69728 ; free virtual = 171970
ERROR: [v++ 60-661] v++ link run 'run_link' failed
ERROR: [v++ 60-626] Kernel link failed to complete
ERROR: [v++ 60-703] Failed to finish linking
INFO: [v++ 60-1653] Closing dispatch client.
