Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Mon Aug  4 19:03:50 2025
| Host             : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command          : report_power -file fpga_top_power_routed.rpt -pb fpga_top_power_summary_routed.pb -rpx fpga_top_power_routed.rpx
| Design           : fpga_top
| Device           : xczu7ev-fbvb900-1-i
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.601        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.001        |
| Device Static (W)        | 0.600        |
| Effective TJA (C/W)      | 1.4          |
| Max Ambient (C)          | 97.8         |
| Junction Temperature (C) | 27.2         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.107 |        5 |       --- |             --- |
| CLB Logic                |     0.306 |   117344 |       --- |             --- |
|   LUT as Logic           |     0.224 |    39415 |    230400 |           17.11 |
|   LUT as Shift Register  |     0.053 |     2647 |    101760 |            2.60 |
|   Register               |     0.022 |    55760 |    460800 |           12.10 |
|   CARRY8                 |     0.007 |     1523 |     28800 |            5.29 |
|   LUT as Distributed RAM |    <0.001 |       32 |    101760 |            0.03 |
|   BUFG                   |    <0.001 |        5 |        64 |            7.81 |
|   Others                 |     0.000 |      315 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |     2747 |    230400 |            1.19 |
| Signals                  |     0.310 |   105856 |       --- |             --- |
| MMCM                     |     0.098 |        0 |       --- |             --- |
| DSPs                     |     0.176 |      472 |      1728 |           27.31 |
| I/O                      |     0.003 |        4 |       204 |            1.96 |
| Static Power             |     0.600 |          |           |                 |
| Total                    |     1.601 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.850 |     1.204 |       1.060 |      0.144 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     0.071 |       0.001 |      0.070 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.202 |       0.054 |      0.148 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.056 |       0.001 |      0.055 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.005 |       0.000 |      0.005 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCCINT_VCU      |       0.900 |     0.026 |       0.000 |      0.026 |       NA    | Unspecified | NA         |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Medium     |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.0                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| Clock                                                                                               | Domain                                                            | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| clk_clk_wiz_0                                                                                       | U_CLK_WIZARD/inst/clk_clk_wiz_0                                   |            10.0 |
| clk_p                                                                                               | clk_p                                                             |             3.3 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/in0 |            50.0 |
+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| fpga_top                 |     1.001 |
|   U_CLK_WIZARD           |     0.101 |
|     inst                 |     0.101 |
|       clkin1_ibufds      |     0.002 |
|   U_COS_IN_GEN           |     0.002 |
|     U_COS_CU             |     0.002 |
|   U_FFT_TOP              |     0.856 |
|     MODULE_0             |     0.332 |
|       U_CBFP0            |     0.114 |
|       U_MOD00            |     0.006 |
|       U_MOD01            |     0.041 |
|       U_MOD02            |     0.172 |
|     MODULE_1             |     0.334 |
|       CBFP1              |     0.123 |
|       MOD1_0             |     0.026 |
|       MOD1_1             |     0.040 |
|       MOD1_2             |     0.113 |
|     MODULE_2             |     0.065 |
|       MOD2_0             |     0.011 |
|       MOD2_1             |     0.030 |
|       MOD2_2             |     0.024 |
|     TOP_CBFP_REORDER     |     0.124 |
|       U_CBFP2            |     0.055 |
|       U_REORDER          |     0.069 |
|   U_REG_OUT              |     0.025 |
|   U_VIO                  |     0.006 |
|     inst                 |     0.006 |
|       PROBE_IN_INST      |     0.005 |
|   dbg_hub                |     0.003 |
|     inst                 |     0.003 |
|       BSCANID.u_xsdbm_id |     0.003 |
+--------------------------+-----------+


