Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Tue May  1 01:33:20 2018
| Host         : salil running 64-bit Ubuntu 17.10
| Command      : report_timing_summary -file synth_timing_report_aes.txt -max 20
| Design       : aes
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.571        0.000                      0                 5528        0.073        0.000                      0                 5528        3.000        0.000                       0                  4317  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk                       {0.000 5.000}      10.000          100.000         
  w_clk_out_clk_wiz_gen   {0.000 14.925}     29.851          33.500          
  w_clkfbout_clk_wiz_gen  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  w_clk_out_clk_wiz_gen         6.571        0.000                      0                 5528        0.073        0.000                      0                 5528       13.945        0.000                       0                  4313  
  w_clkfbout_clk_wiz_gen                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751                clk_gen_instance/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  w_clk_out_clk_wiz_gen
  To Clock:  w_clk_out_clk_wiz_gen

Setup :            0  Failing Endpoints,  Worst Slack        6.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.945ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.571ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s5_key_schedule_reg[1282]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        22.948ns  (logic 7.755ns (33.794%)  route 15.193ns (66.206%))
  Logic Levels:           36  (LUT2=4 LUT3=2 LUT6=12 MUXF7=9 MUXF8=9)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 27.590 - 29.851 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.584    -1.586    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/Q
                         net (fo=115, unplaced)       1.068    -0.062    gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  gcm_aes_instance/g1_b1__17__0_rep__1/O
                         net (fo=1, unplaced)         0.000     0.233    gcm_aes_instance/g1_b1__17__0_rep__1_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.478 r  gcm_aes_instance/g0_b0__22_i_9/O
                         net (fo=1, unplaced)         0.000     0.478    gcm_aes_instance/g0_b0__22_i_9_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.582 r  gcm_aes_instance/g0_b0__22_i_2/O
                         net (fo=51, unplaced)        1.080     1.662    gcm_aes_instance/g0_b0__22_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.319     1.981 r  gcm_aes_instance/g1_b0__22/O
                         net (fo=1, unplaced)         0.000     1.981    gcm_aes_instance/g1_b0__22_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     2.226 r  gcm_aes_instance/r_s2_key_schedule_reg[359]_i_2/O
                         net (fo=1, unplaced)         0.000     2.226    gcm_aes_instance/r_s2_key_schedule_reg[359]_i_2_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     2.330 r  gcm_aes_instance/r_s2_key_schedule_reg[359]_i_1/O
                         net (fo=50, unplaced)        1.079     3.409    gcm_aes_instance/r_s2_key_schedule_reg[359]_i_1_n_0
                         LUT6 (Prop_lut6_I1_O)        0.319     3.728 r  gcm_aes_instance/g1_b1__23/O
                         net (fo=1, unplaced)         0.000     3.728    gcm_aes_instance/g1_b1__23_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     3.973 r  gcm_aes_instance/g0_b0__28_i_9/O
                         net (fo=1, unplaced)         0.000     3.973    gcm_aes_instance/g0_b0__28_i_9_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     4.077 r  gcm_aes_instance/g0_b0__28_i_2/O
                         net (fo=46, unplaced)        1.077     5.154    gcm_aes_instance/g0_b0__28_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.319     5.473 r  gcm_aes_instance/g1_b1__28/O
                         net (fo=1, unplaced)         0.000     5.473    gcm_aes_instance/g1_b1__28_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     5.718 r  gcm_aes_instance/g0_b0__33_i_15/O
                         net (fo=1, unplaced)         0.000     5.718    gcm_aes_instance/g0_b0__33_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     5.822 r  gcm_aes_instance/g0_b0__33_i_8/O
                         net (fo=12, unplaced)        0.360     6.182    gcm_aes_instance/g0_b0__33_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319     6.501 r  gcm_aes_instance/g0_b0__33_i_2/O
                         net (fo=33, unplaced)        1.183     7.684    gcm_aes_instance/g0_b0__33_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.808 r  gcm_aes_instance/g2_b1__33/O
                         net (fo=1, unplaced)         0.000     7.808    gcm_aes_instance/g2_b1__33_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     8.053 r  gcm_aes_instance/g0_b0__38_i_15/O
                         net (fo=1, unplaced)         0.000     8.053    gcm_aes_instance/g0_b0__38_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     8.157 r  gcm_aes_instance/g0_b0__38_i_8/O
                         net (fo=13, unplaced)        0.362     8.519    gcm_aes_instance/g0_b0__38_i_8_n_0
                         LUT2 (Prop_lut2_I0_O)        0.319     8.838 r  gcm_aes_instance/g0_b0__38_i_2/O
                         net (fo=33, unplaced)        1.183    10.021    gcm_aes_instance/g0_b0__38_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    10.145 r  gcm_aes_instance/g1_b1__38/O
                         net (fo=1, unplaced)         0.000    10.145    gcm_aes_instance/g1_b1__38_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    10.390 r  gcm_aes_instance/r_s3_key_schedule_reg[774]_srl2_i_3/O
                         net (fo=1, unplaced)         0.000    10.390    gcm_aes_instance/r_s3_key_schedule_reg[774]_srl2_i_3_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    10.494 r  gcm_aes_instance/r_s3_key_schedule_reg[774]_srl2_i_2/O
                         net (fo=2, unplaced)         0.323    10.817    gcm_aes_instance/r_s3_key_schedule_reg[774]_srl2_i_2_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319    11.136 r  gcm_aes_instance/g3_b7__39_i_1/O
                         net (fo=44, unplaced)        1.190    12.326    gcm_aes_instance/g3_b7__39_i_1_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.450 r  gcm_aes_instance/g3_b1__39/O
                         net (fo=1, unplaced)         0.000    12.450    gcm_aes_instance/g3_b1__39_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    12.695 r  gcm_aes_instance/g0_b0__44_i_15/O
                         net (fo=1, unplaced)         0.000    12.695    gcm_aes_instance/g0_b0__44_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    12.799 r  gcm_aes_instance/g0_b0__44_i_8/O
                         net (fo=5, unplaced)         0.340    13.139    gcm_aes_instance/g0_b0__44_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319    13.458 r  gcm_aes_instance/g0_b0__44_i_2/O
                         net (fo=33, unplaced)        1.183    14.641    gcm_aes_instance/g0_b0__44_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    14.765 r  gcm_aes_instance/g1_b1__44/O
                         net (fo=1, unplaced)         0.000    14.765    gcm_aes_instance/g1_b1__44_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    15.010 r  gcm_aes_instance/g0_b0__49_i_15/O
                         net (fo=1, unplaced)         0.000    15.010    gcm_aes_instance/g0_b0__49_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    15.114 r  gcm_aes_instance/g0_b0__49_i_8/O
                         net (fo=7, unplaced)         0.347    15.461    gcm_aes_instance/g0_b0__49_i_8_n_0
                         LUT3 (Prop_lut3_I0_O)        0.319    15.780 r  gcm_aes_instance/g0_b0__49_i_2/O
                         net (fo=33, unplaced)        1.183    16.963    gcm_aes_instance/g0_b0__49_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    17.087 r  gcm_aes_instance/g1_b1__49/O
                         net (fo=1, unplaced)         0.000    17.087    gcm_aes_instance/g1_b1__49_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    17.332 r  gcm_aes_instance/g0_b0__54_i_15/O
                         net (fo=1, unplaced)         0.000    17.332    gcm_aes_instance/g0_b0__54_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    17.436 r  gcm_aes_instance/g0_b0__54_i_8/O
                         net (fo=6, unplaced)         0.344    17.780    gcm_aes_instance/g0_b0__54_i_8_n_0
                         LUT3 (Prop_lut3_I2_O)        0.319    18.099 r  gcm_aes_instance/g0_b0__54_i_2/O
                         net (fo=33, unplaced)        1.183    19.282    gcm_aes_instance/p_2_out[145]
                         LUT6 (Prop_lut6_I1_O)        0.124    19.406 r  gcm_aes_instance/g2_b5__54/O
                         net (fo=1, unplaced)         0.902    20.308    gcm_aes_instance/g2_b5__54_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    20.432 r  gcm_aes_instance/r_s5_key_schedule_reg[1282]_srl4_i_3/O
                         net (fo=4, unplaced)         0.473    20.905    gcm_aes_instance/r_s5_key_schedule_reg[1282]_srl4_i_3_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    21.029 r  gcm_aes_instance/r_s5_key_schedule_reg[1282]_srl4_i_1/O
                         net (fo=1, unplaced)         0.333    21.362    gcm_aes_instance/fn_key_expansion_return[1282]
                         SRL16E                                       r  gcm_aes_instance/r_s5_key_schedule_reg[1282]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    31.678    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    26.300 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    27.060    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091    27.151 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.439    27.590    gcm_aes_instance/clk_out
                         SRL16E                                       r  gcm_aes_instance/r_s5_key_schedule_reg[1282]_srl4/CLK
                         clock pessimism              0.530    28.120    
                         clock uncertainty           -0.143    27.977    
                         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    27.933    gcm_aes_instance/r_s5_key_schedule_reg[1282]_srl4
  -------------------------------------------------------------------
                         required time                         27.933    
                         arrival time                         -21.362    
  -------------------------------------------------------------------
                         slack                                  6.571    

Slack (MET) :             6.571ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s5_key_schedule_reg[1314]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        22.948ns  (logic 7.755ns (33.794%)  route 15.193ns (66.206%))
  Logic Levels:           36  (LUT2=5 LUT3=2 LUT6=11 MUXF7=9 MUXF8=9)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 27.590 - 29.851 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.584    -1.586    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/Q
                         net (fo=115, unplaced)       1.068    -0.062    gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  gcm_aes_instance/g1_b1__17__0_rep__1/O
                         net (fo=1, unplaced)         0.000     0.233    gcm_aes_instance/g1_b1__17__0_rep__1_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.478 r  gcm_aes_instance/g0_b0__22_i_9/O
                         net (fo=1, unplaced)         0.000     0.478    gcm_aes_instance/g0_b0__22_i_9_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.582 r  gcm_aes_instance/g0_b0__22_i_2/O
                         net (fo=51, unplaced)        1.080     1.662    gcm_aes_instance/g0_b0__22_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.319     1.981 r  gcm_aes_instance/g1_b0__22/O
                         net (fo=1, unplaced)         0.000     1.981    gcm_aes_instance/g1_b0__22_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     2.226 r  gcm_aes_instance/r_s2_key_schedule_reg[359]_i_2/O
                         net (fo=1, unplaced)         0.000     2.226    gcm_aes_instance/r_s2_key_schedule_reg[359]_i_2_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     2.330 r  gcm_aes_instance/r_s2_key_schedule_reg[359]_i_1/O
                         net (fo=50, unplaced)        1.079     3.409    gcm_aes_instance/r_s2_key_schedule_reg[359]_i_1_n_0
                         LUT6 (Prop_lut6_I1_O)        0.319     3.728 r  gcm_aes_instance/g1_b1__23/O
                         net (fo=1, unplaced)         0.000     3.728    gcm_aes_instance/g1_b1__23_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     3.973 r  gcm_aes_instance/g0_b0__28_i_9/O
                         net (fo=1, unplaced)         0.000     3.973    gcm_aes_instance/g0_b0__28_i_9_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     4.077 r  gcm_aes_instance/g0_b0__28_i_2/O
                         net (fo=46, unplaced)        1.077     5.154    gcm_aes_instance/g0_b0__28_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.319     5.473 r  gcm_aes_instance/g1_b1__28/O
                         net (fo=1, unplaced)         0.000     5.473    gcm_aes_instance/g1_b1__28_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     5.718 r  gcm_aes_instance/g0_b0__33_i_15/O
                         net (fo=1, unplaced)         0.000     5.718    gcm_aes_instance/g0_b0__33_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     5.822 r  gcm_aes_instance/g0_b0__33_i_8/O
                         net (fo=12, unplaced)        0.360     6.182    gcm_aes_instance/g0_b0__33_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319     6.501 r  gcm_aes_instance/g0_b0__33_i_2/O
                         net (fo=33, unplaced)        1.183     7.684    gcm_aes_instance/g0_b0__33_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.808 r  gcm_aes_instance/g2_b1__33/O
                         net (fo=1, unplaced)         0.000     7.808    gcm_aes_instance/g2_b1__33_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     8.053 r  gcm_aes_instance/g0_b0__38_i_15/O
                         net (fo=1, unplaced)         0.000     8.053    gcm_aes_instance/g0_b0__38_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     8.157 r  gcm_aes_instance/g0_b0__38_i_8/O
                         net (fo=13, unplaced)        0.362     8.519    gcm_aes_instance/g0_b0__38_i_8_n_0
                         LUT2 (Prop_lut2_I0_O)        0.319     8.838 r  gcm_aes_instance/g0_b0__38_i_2/O
                         net (fo=33, unplaced)        1.183    10.021    gcm_aes_instance/g0_b0__38_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    10.145 r  gcm_aes_instance/g1_b1__38/O
                         net (fo=1, unplaced)         0.000    10.145    gcm_aes_instance/g1_b1__38_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    10.390 r  gcm_aes_instance/r_s3_key_schedule_reg[774]_srl2_i_3/O
                         net (fo=1, unplaced)         0.000    10.390    gcm_aes_instance/r_s3_key_schedule_reg[774]_srl2_i_3_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    10.494 r  gcm_aes_instance/r_s3_key_schedule_reg[774]_srl2_i_2/O
                         net (fo=2, unplaced)         0.323    10.817    gcm_aes_instance/r_s3_key_schedule_reg[774]_srl2_i_2_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319    11.136 r  gcm_aes_instance/g3_b7__39_i_1/O
                         net (fo=44, unplaced)        1.190    12.326    gcm_aes_instance/g3_b7__39_i_1_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.450 r  gcm_aes_instance/g3_b1__39/O
                         net (fo=1, unplaced)         0.000    12.450    gcm_aes_instance/g3_b1__39_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    12.695 r  gcm_aes_instance/g0_b0__44_i_15/O
                         net (fo=1, unplaced)         0.000    12.695    gcm_aes_instance/g0_b0__44_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    12.799 r  gcm_aes_instance/g0_b0__44_i_8/O
                         net (fo=5, unplaced)         0.340    13.139    gcm_aes_instance/g0_b0__44_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319    13.458 r  gcm_aes_instance/g0_b0__44_i_2/O
                         net (fo=33, unplaced)        1.183    14.641    gcm_aes_instance/g0_b0__44_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    14.765 r  gcm_aes_instance/g1_b1__44/O
                         net (fo=1, unplaced)         0.000    14.765    gcm_aes_instance/g1_b1__44_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    15.010 r  gcm_aes_instance/g0_b0__49_i_15/O
                         net (fo=1, unplaced)         0.000    15.010    gcm_aes_instance/g0_b0__49_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    15.114 r  gcm_aes_instance/g0_b0__49_i_8/O
                         net (fo=7, unplaced)         0.347    15.461    gcm_aes_instance/g0_b0__49_i_8_n_0
                         LUT3 (Prop_lut3_I0_O)        0.319    15.780 r  gcm_aes_instance/g0_b0__49_i_2/O
                         net (fo=33, unplaced)        1.183    16.963    gcm_aes_instance/g0_b0__49_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    17.087 r  gcm_aes_instance/g1_b1__49/O
                         net (fo=1, unplaced)         0.000    17.087    gcm_aes_instance/g1_b1__49_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    17.332 r  gcm_aes_instance/g0_b0__54_i_15/O
                         net (fo=1, unplaced)         0.000    17.332    gcm_aes_instance/g0_b0__54_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    17.436 r  gcm_aes_instance/g0_b0__54_i_8/O
                         net (fo=6, unplaced)         0.344    17.780    gcm_aes_instance/g0_b0__54_i_8_n_0
                         LUT3 (Prop_lut3_I2_O)        0.319    18.099 r  gcm_aes_instance/g0_b0__54_i_2/O
                         net (fo=33, unplaced)        1.183    19.282    gcm_aes_instance/p_2_out[145]
                         LUT6 (Prop_lut6_I1_O)        0.124    19.406 r  gcm_aes_instance/g2_b5__54/O
                         net (fo=1, unplaced)         0.902    20.308    gcm_aes_instance/g2_b5__54_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    20.432 r  gcm_aes_instance/r_s5_key_schedule_reg[1282]_srl4_i_3/O
                         net (fo=4, unplaced)         0.473    20.905    gcm_aes_instance/r_s5_key_schedule_reg[1282]_srl4_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124    21.029 r  gcm_aes_instance/r_s5_key_schedule_reg[1314]_srl4_i_1/O
                         net (fo=1, unplaced)         0.333    21.362    gcm_aes_instance/r_s5_key_schedule_reg[1314]_srl4_i_1_n_0
                         SRL16E                                       r  gcm_aes_instance/r_s5_key_schedule_reg[1314]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    31.678    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    26.300 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    27.060    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091    27.151 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.439    27.590    gcm_aes_instance/clk_out
                         SRL16E                                       r  gcm_aes_instance/r_s5_key_schedule_reg[1314]_srl4/CLK
                         clock pessimism              0.530    28.120    
                         clock uncertainty           -0.143    27.977    
                         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    27.933    gcm_aes_instance/r_s5_key_schedule_reg[1314]_srl4
  -------------------------------------------------------------------
                         required time                         27.933    
                         arrival time                         -21.362    
  -------------------------------------------------------------------
                         slack                                  6.571    

Slack (MET) :             6.577ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s5_key_schedule_reg[1346]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        22.942ns  (logic 7.749ns (33.776%)  route 15.193ns (66.224%))
  Logic Levels:           36  (LUT2=4 LUT3=3 LUT6=11 MUXF7=9 MUXF8=9)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 27.590 - 29.851 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.584    -1.586    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/Q
                         net (fo=115, unplaced)       1.068    -0.062    gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  gcm_aes_instance/g1_b1__17__0_rep__1/O
                         net (fo=1, unplaced)         0.000     0.233    gcm_aes_instance/g1_b1__17__0_rep__1_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.478 r  gcm_aes_instance/g0_b0__22_i_9/O
                         net (fo=1, unplaced)         0.000     0.478    gcm_aes_instance/g0_b0__22_i_9_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.582 r  gcm_aes_instance/g0_b0__22_i_2/O
                         net (fo=51, unplaced)        1.080     1.662    gcm_aes_instance/g0_b0__22_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.319     1.981 r  gcm_aes_instance/g1_b0__22/O
                         net (fo=1, unplaced)         0.000     1.981    gcm_aes_instance/g1_b0__22_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     2.226 r  gcm_aes_instance/r_s2_key_schedule_reg[359]_i_2/O
                         net (fo=1, unplaced)         0.000     2.226    gcm_aes_instance/r_s2_key_schedule_reg[359]_i_2_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     2.330 r  gcm_aes_instance/r_s2_key_schedule_reg[359]_i_1/O
                         net (fo=50, unplaced)        1.079     3.409    gcm_aes_instance/r_s2_key_schedule_reg[359]_i_1_n_0
                         LUT6 (Prop_lut6_I1_O)        0.319     3.728 r  gcm_aes_instance/g1_b1__23/O
                         net (fo=1, unplaced)         0.000     3.728    gcm_aes_instance/g1_b1__23_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     3.973 r  gcm_aes_instance/g0_b0__28_i_9/O
                         net (fo=1, unplaced)         0.000     3.973    gcm_aes_instance/g0_b0__28_i_9_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     4.077 r  gcm_aes_instance/g0_b0__28_i_2/O
                         net (fo=46, unplaced)        1.077     5.154    gcm_aes_instance/g0_b0__28_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.319     5.473 r  gcm_aes_instance/g1_b1__28/O
                         net (fo=1, unplaced)         0.000     5.473    gcm_aes_instance/g1_b1__28_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     5.718 r  gcm_aes_instance/g0_b0__33_i_15/O
                         net (fo=1, unplaced)         0.000     5.718    gcm_aes_instance/g0_b0__33_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     5.822 r  gcm_aes_instance/g0_b0__33_i_8/O
                         net (fo=12, unplaced)        0.360     6.182    gcm_aes_instance/g0_b0__33_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319     6.501 r  gcm_aes_instance/g0_b0__33_i_2/O
                         net (fo=33, unplaced)        1.183     7.684    gcm_aes_instance/g0_b0__33_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.808 r  gcm_aes_instance/g2_b1__33/O
                         net (fo=1, unplaced)         0.000     7.808    gcm_aes_instance/g2_b1__33_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     8.053 r  gcm_aes_instance/g0_b0__38_i_15/O
                         net (fo=1, unplaced)         0.000     8.053    gcm_aes_instance/g0_b0__38_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     8.157 r  gcm_aes_instance/g0_b0__38_i_8/O
                         net (fo=13, unplaced)        0.362     8.519    gcm_aes_instance/g0_b0__38_i_8_n_0
                         LUT2 (Prop_lut2_I0_O)        0.319     8.838 r  gcm_aes_instance/g0_b0__38_i_2/O
                         net (fo=33, unplaced)        1.183    10.021    gcm_aes_instance/g0_b0__38_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    10.145 r  gcm_aes_instance/g1_b1__38/O
                         net (fo=1, unplaced)         0.000    10.145    gcm_aes_instance/g1_b1__38_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    10.390 r  gcm_aes_instance/r_s3_key_schedule_reg[774]_srl2_i_3/O
                         net (fo=1, unplaced)         0.000    10.390    gcm_aes_instance/r_s3_key_schedule_reg[774]_srl2_i_3_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    10.494 r  gcm_aes_instance/r_s3_key_schedule_reg[774]_srl2_i_2/O
                         net (fo=2, unplaced)         0.323    10.817    gcm_aes_instance/r_s3_key_schedule_reg[774]_srl2_i_2_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319    11.136 r  gcm_aes_instance/g3_b7__39_i_1/O
                         net (fo=44, unplaced)        1.190    12.326    gcm_aes_instance/g3_b7__39_i_1_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.450 r  gcm_aes_instance/g3_b1__39/O
                         net (fo=1, unplaced)         0.000    12.450    gcm_aes_instance/g3_b1__39_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    12.695 r  gcm_aes_instance/g0_b0__44_i_15/O
                         net (fo=1, unplaced)         0.000    12.695    gcm_aes_instance/g0_b0__44_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    12.799 r  gcm_aes_instance/g0_b0__44_i_8/O
                         net (fo=5, unplaced)         0.340    13.139    gcm_aes_instance/g0_b0__44_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319    13.458 r  gcm_aes_instance/g0_b0__44_i_2/O
                         net (fo=33, unplaced)        1.183    14.641    gcm_aes_instance/g0_b0__44_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    14.765 r  gcm_aes_instance/g1_b1__44/O
                         net (fo=1, unplaced)         0.000    14.765    gcm_aes_instance/g1_b1__44_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    15.010 r  gcm_aes_instance/g0_b0__49_i_15/O
                         net (fo=1, unplaced)         0.000    15.010    gcm_aes_instance/g0_b0__49_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    15.114 r  gcm_aes_instance/g0_b0__49_i_8/O
                         net (fo=7, unplaced)         0.347    15.461    gcm_aes_instance/g0_b0__49_i_8_n_0
                         LUT3 (Prop_lut3_I0_O)        0.319    15.780 r  gcm_aes_instance/g0_b0__49_i_2/O
                         net (fo=33, unplaced)        1.183    16.963    gcm_aes_instance/g0_b0__49_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    17.087 r  gcm_aes_instance/g1_b1__49/O
                         net (fo=1, unplaced)         0.000    17.087    gcm_aes_instance/g1_b1__49_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    17.332 r  gcm_aes_instance/g0_b0__54_i_15/O
                         net (fo=1, unplaced)         0.000    17.332    gcm_aes_instance/g0_b0__54_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    17.436 r  gcm_aes_instance/g0_b0__54_i_8/O
                         net (fo=6, unplaced)         0.344    17.780    gcm_aes_instance/g0_b0__54_i_8_n_0
                         LUT3 (Prop_lut3_I2_O)        0.319    18.099 r  gcm_aes_instance/g0_b0__54_i_2/O
                         net (fo=33, unplaced)        1.183    19.282    gcm_aes_instance/p_2_out[145]
                         LUT6 (Prop_lut6_I1_O)        0.124    19.406 r  gcm_aes_instance/g2_b5__54/O
                         net (fo=1, unplaced)         0.902    20.308    gcm_aes_instance/g2_b5__54_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    20.432 r  gcm_aes_instance/r_s5_key_schedule_reg[1282]_srl4_i_3/O
                         net (fo=4, unplaced)         0.473    20.905    gcm_aes_instance/r_s5_key_schedule_reg[1282]_srl4_i_3_n_0
                         LUT3 (Prop_lut3_I1_O)        0.118    21.023 r  gcm_aes_instance/r_s5_key_schedule_reg[1346]_srl4_i_1/O
                         net (fo=1, unplaced)         0.333    21.356    gcm_aes_instance/fn_key_expansion_return[1346]
                         SRL16E                                       r  gcm_aes_instance/r_s5_key_schedule_reg[1346]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    31.678    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    26.300 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    27.060    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091    27.151 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.439    27.590    gcm_aes_instance/clk_out
                         SRL16E                                       r  gcm_aes_instance/r_s5_key_schedule_reg[1346]_srl4/CLK
                         clock pessimism              0.530    28.120    
                         clock uncertainty           -0.143    27.977    
                         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    27.933    gcm_aes_instance/r_s5_key_schedule_reg[1346]_srl4
  -------------------------------------------------------------------
                         required time                         27.933    
                         arrival time                         -21.356    
  -------------------------------------------------------------------
                         slack                                  6.577    

Slack (MET) :             6.577ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s5_key_schedule_reg[1378]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        22.942ns  (logic 7.749ns (33.776%)  route 15.193ns (66.224%))
  Logic Levels:           36  (LUT2=5 LUT3=2 LUT6=11 MUXF7=9 MUXF8=9)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 27.590 - 29.851 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.584    -1.586    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/Q
                         net (fo=115, unplaced)       1.068    -0.062    gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 r  gcm_aes_instance/g1_b1__17__0_rep__1/O
                         net (fo=1, unplaced)         0.000     0.233    gcm_aes_instance/g1_b1__17__0_rep__1_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.478 r  gcm_aes_instance/g0_b0__22_i_9/O
                         net (fo=1, unplaced)         0.000     0.478    gcm_aes_instance/g0_b0__22_i_9_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     0.582 r  gcm_aes_instance/g0_b0__22_i_2/O
                         net (fo=51, unplaced)        1.080     1.662    gcm_aes_instance/g0_b0__22_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.319     1.981 r  gcm_aes_instance/g1_b0__22/O
                         net (fo=1, unplaced)         0.000     1.981    gcm_aes_instance/g1_b0__22_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     2.226 r  gcm_aes_instance/r_s2_key_schedule_reg[359]_i_2/O
                         net (fo=1, unplaced)         0.000     2.226    gcm_aes_instance/r_s2_key_schedule_reg[359]_i_2_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     2.330 r  gcm_aes_instance/r_s2_key_schedule_reg[359]_i_1/O
                         net (fo=50, unplaced)        1.079     3.409    gcm_aes_instance/r_s2_key_schedule_reg[359]_i_1_n_0
                         LUT6 (Prop_lut6_I1_O)        0.319     3.728 r  gcm_aes_instance/g1_b1__23/O
                         net (fo=1, unplaced)         0.000     3.728    gcm_aes_instance/g1_b1__23_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     3.973 r  gcm_aes_instance/g0_b0__28_i_9/O
                         net (fo=1, unplaced)         0.000     3.973    gcm_aes_instance/g0_b0__28_i_9_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     4.077 r  gcm_aes_instance/g0_b0__28_i_2/O
                         net (fo=46, unplaced)        1.077     5.154    gcm_aes_instance/g0_b0__28_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.319     5.473 r  gcm_aes_instance/g1_b1__28/O
                         net (fo=1, unplaced)         0.000     5.473    gcm_aes_instance/g1_b1__28_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     5.718 r  gcm_aes_instance/g0_b0__33_i_15/O
                         net (fo=1, unplaced)         0.000     5.718    gcm_aes_instance/g0_b0__33_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     5.822 r  gcm_aes_instance/g0_b0__33_i_8/O
                         net (fo=12, unplaced)        0.360     6.182    gcm_aes_instance/g0_b0__33_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319     6.501 r  gcm_aes_instance/g0_b0__33_i_2/O
                         net (fo=33, unplaced)        1.183     7.684    gcm_aes_instance/g0_b0__33_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.808 r  gcm_aes_instance/g2_b1__33/O
                         net (fo=1, unplaced)         0.000     7.808    gcm_aes_instance/g2_b1__33_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     8.053 r  gcm_aes_instance/g0_b0__38_i_15/O
                         net (fo=1, unplaced)         0.000     8.053    gcm_aes_instance/g0_b0__38_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     8.157 r  gcm_aes_instance/g0_b0__38_i_8/O
                         net (fo=13, unplaced)        0.362     8.519    gcm_aes_instance/g0_b0__38_i_8_n_0
                         LUT2 (Prop_lut2_I0_O)        0.319     8.838 r  gcm_aes_instance/g0_b0__38_i_2/O
                         net (fo=33, unplaced)        1.183    10.021    gcm_aes_instance/g0_b0__38_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    10.145 r  gcm_aes_instance/g1_b1__38/O
                         net (fo=1, unplaced)         0.000    10.145    gcm_aes_instance/g1_b1__38_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    10.390 r  gcm_aes_instance/r_s3_key_schedule_reg[774]_srl2_i_3/O
                         net (fo=1, unplaced)         0.000    10.390    gcm_aes_instance/r_s3_key_schedule_reg[774]_srl2_i_3_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    10.494 r  gcm_aes_instance/r_s3_key_schedule_reg[774]_srl2_i_2/O
                         net (fo=2, unplaced)         0.323    10.817    gcm_aes_instance/r_s3_key_schedule_reg[774]_srl2_i_2_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319    11.136 r  gcm_aes_instance/g3_b7__39_i_1/O
                         net (fo=44, unplaced)        1.190    12.326    gcm_aes_instance/g3_b7__39_i_1_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.450 r  gcm_aes_instance/g3_b1__39/O
                         net (fo=1, unplaced)         0.000    12.450    gcm_aes_instance/g3_b1__39_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    12.695 r  gcm_aes_instance/g0_b0__44_i_15/O
                         net (fo=1, unplaced)         0.000    12.695    gcm_aes_instance/g0_b0__44_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    12.799 r  gcm_aes_instance/g0_b0__44_i_8/O
                         net (fo=5, unplaced)         0.340    13.139    gcm_aes_instance/g0_b0__44_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319    13.458 r  gcm_aes_instance/g0_b0__44_i_2/O
                         net (fo=33, unplaced)        1.183    14.641    gcm_aes_instance/g0_b0__44_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    14.765 r  gcm_aes_instance/g1_b1__44/O
                         net (fo=1, unplaced)         0.000    14.765    gcm_aes_instance/g1_b1__44_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    15.010 r  gcm_aes_instance/g0_b0__49_i_15/O
                         net (fo=1, unplaced)         0.000    15.010    gcm_aes_instance/g0_b0__49_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    15.114 r  gcm_aes_instance/g0_b0__49_i_8/O
                         net (fo=7, unplaced)         0.347    15.461    gcm_aes_instance/g0_b0__49_i_8_n_0
                         LUT3 (Prop_lut3_I0_O)        0.319    15.780 r  gcm_aes_instance/g0_b0__49_i_2/O
                         net (fo=33, unplaced)        1.183    16.963    gcm_aes_instance/g0_b0__49_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    17.087 r  gcm_aes_instance/g1_b1__49/O
                         net (fo=1, unplaced)         0.000    17.087    gcm_aes_instance/g1_b1__49_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    17.332 r  gcm_aes_instance/g0_b0__54_i_15/O
                         net (fo=1, unplaced)         0.000    17.332    gcm_aes_instance/g0_b0__54_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    17.436 r  gcm_aes_instance/g0_b0__54_i_8/O
                         net (fo=6, unplaced)         0.344    17.780    gcm_aes_instance/g0_b0__54_i_8_n_0
                         LUT3 (Prop_lut3_I2_O)        0.319    18.099 r  gcm_aes_instance/g0_b0__54_i_2/O
                         net (fo=33, unplaced)        1.183    19.282    gcm_aes_instance/p_2_out[145]
                         LUT6 (Prop_lut6_I1_O)        0.124    19.406 r  gcm_aes_instance/g2_b5__54/O
                         net (fo=1, unplaced)         0.902    20.308    gcm_aes_instance/g2_b5__54_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    20.432 r  gcm_aes_instance/r_s5_key_schedule_reg[1282]_srl4_i_3/O
                         net (fo=4, unplaced)         0.473    20.905    gcm_aes_instance/r_s5_key_schedule_reg[1282]_srl4_i_3_n_0
                         LUT2 (Prop_lut2_I0_O)        0.118    21.023 r  gcm_aes_instance/r_s5_key_schedule_reg[1378]_srl4_i_1/O
                         net (fo=1, unplaced)         0.333    21.356    gcm_aes_instance/r_s5_key_schedule_reg[1378]_srl4_i_1_n_0
                         SRL16E                                       r  gcm_aes_instance/r_s5_key_schedule_reg[1378]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    31.678    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    26.300 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    27.060    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091    27.151 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.439    27.590    gcm_aes_instance/clk_out
                         SRL16E                                       r  gcm_aes_instance/r_s5_key_schedule_reg[1378]_srl4/CLK
                         clock pessimism              0.530    28.120    
                         clock uncertainty           -0.143    27.977    
                         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    27.933    gcm_aes_instance/r_s5_key_schedule_reg[1378]_srl4
  -------------------------------------------------------------------
                         required time                         27.933    
                         arrival time                         -21.356    
  -------------------------------------------------------------------
                         slack                                  6.577    

Slack (MET) :             6.687ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s5_key_schedule_reg[1336]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        22.832ns  (logic 6.667ns (29.200%)  route 16.165ns (70.800%))
  Logic Levels:           32  (LUT2=4 LUT3=1 LUT6=13 MUXF7=7 MUXF8=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 27.590 - 29.851 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.584    -1.586    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/Q
                         net (fo=115, unplaced)       1.068    -0.062    gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  gcm_aes_instance/g1_b0__17__0/O
                         net (fo=2, unplaced)         0.913     1.146    gcm_aes_instance/g1_b0__17__0_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     1.270 r  gcm_aes_instance/g0_b0__19_i_1/O
                         net (fo=33, unplaced)        1.036     2.306    gcm_aes_instance/g0_b0__19_i_1_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.430 r  gcm_aes_instance/g1_b1__19/O
                         net (fo=1, unplaced)         0.000     2.430    gcm_aes_instance/g1_b1__19_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     2.675 r  gcm_aes_instance/g0_b0__24_i_9/O
                         net (fo=1, unplaced)         0.000     2.675    gcm_aes_instance/g0_b0__24_i_9_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     2.779 r  gcm_aes_instance/g0_b0__24_i_2/O
                         net (fo=47, unplaced)        1.078     3.857    gcm_aes_instance/g0_b0__24_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.319     4.176 r  gcm_aes_instance/g1_b1__24/O
                         net (fo=1, unplaced)         0.000     4.176    gcm_aes_instance/g1_b1__24_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     4.421 r  gcm_aes_instance/g0_b0__29_i_9/O
                         net (fo=1, unplaced)         0.000     4.421    gcm_aes_instance/g0_b0__29_i_9_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     4.525 r  gcm_aes_instance/g0_b0__29_i_2/O
                         net (fo=46, unplaced)        1.077     5.602    gcm_aes_instance/g0_b0__29_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.319     5.921 r  gcm_aes_instance/g1_b1__29/O
                         net (fo=1, unplaced)         0.000     5.921    gcm_aes_instance/g1_b1__29_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     6.166 r  gcm_aes_instance/g0_b0__34_i_15/O
                         net (fo=1, unplaced)         0.000     6.166    gcm_aes_instance/g0_b0__34_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     6.270 r  gcm_aes_instance/g0_b0__34_i_8/O
                         net (fo=12, unplaced)        0.360     6.630    gcm_aes_instance/g0_b0__34_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319     6.949 r  gcm_aes_instance/g0_b0__34_i_2/O
                         net (fo=33, unplaced)        1.183     8.132    gcm_aes_instance/g0_b0__34_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.256 r  gcm_aes_instance/g1_b2__34/O
                         net (fo=1, unplaced)         0.902     9.158    gcm_aes_instance/g1_b2__34_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     9.282 r  gcm_aes_instance/r_s3_key_schedule_reg[741]_srl2_i_1/O
                         net (fo=47, unplaced)        1.192    10.474    gcm_aes_instance/r_s3_key_schedule_reg[741]_srl2_i_1_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    10.598 r  gcm_aes_instance/g1_b1__35/O
                         net (fo=1, unplaced)         0.000    10.598    gcm_aes_instance/g1_b1__35_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    10.843 r  gcm_aes_instance/g0_b0__40_i_15/O
                         net (fo=1, unplaced)         0.000    10.843    gcm_aes_instance/g0_b0__40_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    10.947 r  gcm_aes_instance/g0_b0__40_i_8/O
                         net (fo=7, unplaced)         0.347    11.294    gcm_aes_instance/g0_b0__40_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319    11.613 r  gcm_aes_instance/g0_b0__40_i_2/O
                         net (fo=34, unplaced)        1.184    12.797    gcm_aes_instance/g0_b0__40_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    12.921 r  gcm_aes_instance/g1_b1__40/O
                         net (fo=1, unplaced)         0.000    12.921    gcm_aes_instance/g1_b1__40_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    13.166 r  gcm_aes_instance/g0_b0__45_i_15/O
                         net (fo=1, unplaced)         0.000    13.166    gcm_aes_instance/g0_b0__45_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    13.270 r  gcm_aes_instance/g0_b0__45_i_8/O
                         net (fo=5, unplaced)         0.340    13.610    gcm_aes_instance/g0_b0__45_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319    13.929 r  gcm_aes_instance/g0_b0__45_i_2/O
                         net (fo=33, unplaced)        1.183    15.112    gcm_aes_instance/g0_b0__45_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.236 r  gcm_aes_instance/g1_b1__45/O
                         net (fo=1, unplaced)         0.000    15.236    gcm_aes_instance/g1_b1__45_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    15.481 r  gcm_aes_instance/g0_b0__50_i_15/O
                         net (fo=1, unplaced)         0.000    15.481    gcm_aes_instance/g0_b0__50_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    15.585 r  gcm_aes_instance/g0_b0__50_i_8/O
                         net (fo=7, unplaced)         0.347    15.932    gcm_aes_instance/g0_b0__50_i_8_n_0
                         LUT3 (Prop_lut3_I0_O)        0.319    16.251 r  gcm_aes_instance/g0_b0__50_i_2/O
                         net (fo=33, unplaced)        1.183    17.434    gcm_aes_instance/g0_b0__50_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    17.558 r  gcm_aes_instance/g1_b1__50/O
                         net (fo=1, unplaced)         0.000    17.558    gcm_aes_instance/g1_b1__50_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 r  gcm_aes_instance/r_s5_key_schedule_reg[1222]_srl4_i_3/O
                         net (fo=2, unplaced)         0.000    17.803    gcm_aes_instance/r_s5_key_schedule_reg[1222]_srl4_i_3_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    17.907 r  gcm_aes_instance/g0_b0__51_i_8/O
                         net (fo=4, unplaced)         0.336    18.243    gcm_aes_instance/g0_b0__51_i_8_n_0
                         LUT2 (Prop_lut2_I0_O)        0.319    18.562 r  gcm_aes_instance/g0_b0__51_i_2/O
                         net (fo=33, unplaced)        1.183    19.745    gcm_aes_instance/g0_b0__51_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    19.869 r  gcm_aes_instance/g2_b7__51/O
                         net (fo=3, unplaced)         0.920    20.789    gcm_aes_instance/g2_b7__51_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    20.913 r  gcm_aes_instance/r_s5_key_schedule_reg[1336]_srl4_i_1/O
                         net (fo=1, unplaced)         0.333    21.246    gcm_aes_instance/fn_key_expansion_return[1336]
                         SRL16E                                       r  gcm_aes_instance/r_s5_key_schedule_reg[1336]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    31.678    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    26.300 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    27.060    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091    27.151 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.439    27.590    gcm_aes_instance/clk_out
                         SRL16E                                       r  gcm_aes_instance/r_s5_key_schedule_reg[1336]_srl4/CLK
                         clock pessimism              0.530    28.120    
                         clock uncertainty           -0.143    27.977    
                         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    27.933    gcm_aes_instance/r_s5_key_schedule_reg[1336]_srl4
  -------------------------------------------------------------------
                         required time                         27.933    
                         arrival time                         -21.246    
  -------------------------------------------------------------------
                         slack                                  6.687    

Slack (MET) :             6.687ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s5_key_schedule_reg[1337]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        22.832ns  (logic 6.667ns (29.200%)  route 16.165ns (70.800%))
  Logic Levels:           32  (LUT2=4 LUT3=1 LUT6=13 MUXF7=7 MUXF8=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 27.590 - 29.851 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.584    -1.586    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/Q
                         net (fo=115, unplaced)       1.068    -0.062    gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  gcm_aes_instance/g1_b0__17__0/O
                         net (fo=2, unplaced)         0.913     1.146    gcm_aes_instance/g1_b0__17__0_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     1.270 r  gcm_aes_instance/g0_b0__19_i_1/O
                         net (fo=33, unplaced)        1.036     2.306    gcm_aes_instance/g0_b0__19_i_1_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.430 r  gcm_aes_instance/g1_b1__19/O
                         net (fo=1, unplaced)         0.000     2.430    gcm_aes_instance/g1_b1__19_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     2.675 r  gcm_aes_instance/g0_b0__24_i_9/O
                         net (fo=1, unplaced)         0.000     2.675    gcm_aes_instance/g0_b0__24_i_9_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     2.779 r  gcm_aes_instance/g0_b0__24_i_2/O
                         net (fo=47, unplaced)        1.078     3.857    gcm_aes_instance/g0_b0__24_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.319     4.176 r  gcm_aes_instance/g1_b1__24/O
                         net (fo=1, unplaced)         0.000     4.176    gcm_aes_instance/g1_b1__24_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     4.421 r  gcm_aes_instance/g0_b0__29_i_9/O
                         net (fo=1, unplaced)         0.000     4.421    gcm_aes_instance/g0_b0__29_i_9_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     4.525 r  gcm_aes_instance/g0_b0__29_i_2/O
                         net (fo=46, unplaced)        1.077     5.602    gcm_aes_instance/g0_b0__29_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.319     5.921 r  gcm_aes_instance/g1_b1__29/O
                         net (fo=1, unplaced)         0.000     5.921    gcm_aes_instance/g1_b1__29_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     6.166 r  gcm_aes_instance/g0_b0__34_i_15/O
                         net (fo=1, unplaced)         0.000     6.166    gcm_aes_instance/g0_b0__34_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     6.270 r  gcm_aes_instance/g0_b0__34_i_8/O
                         net (fo=12, unplaced)        0.360     6.630    gcm_aes_instance/g0_b0__34_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319     6.949 r  gcm_aes_instance/g0_b0__34_i_2/O
                         net (fo=33, unplaced)        1.183     8.132    gcm_aes_instance/g0_b0__34_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.256 r  gcm_aes_instance/g1_b2__34/O
                         net (fo=1, unplaced)         0.902     9.158    gcm_aes_instance/g1_b2__34_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     9.282 r  gcm_aes_instance/r_s3_key_schedule_reg[741]_srl2_i_1/O
                         net (fo=47, unplaced)        1.192    10.474    gcm_aes_instance/r_s3_key_schedule_reg[741]_srl2_i_1_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    10.598 r  gcm_aes_instance/g1_b1__35/O
                         net (fo=1, unplaced)         0.000    10.598    gcm_aes_instance/g1_b1__35_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    10.843 r  gcm_aes_instance/g0_b0__40_i_15/O
                         net (fo=1, unplaced)         0.000    10.843    gcm_aes_instance/g0_b0__40_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    10.947 r  gcm_aes_instance/g0_b0__40_i_8/O
                         net (fo=7, unplaced)         0.347    11.294    gcm_aes_instance/g0_b0__40_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319    11.613 r  gcm_aes_instance/g0_b0__40_i_2/O
                         net (fo=34, unplaced)        1.184    12.797    gcm_aes_instance/g0_b0__40_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    12.921 r  gcm_aes_instance/g1_b1__40/O
                         net (fo=1, unplaced)         0.000    12.921    gcm_aes_instance/g1_b1__40_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    13.166 r  gcm_aes_instance/g0_b0__45_i_15/O
                         net (fo=1, unplaced)         0.000    13.166    gcm_aes_instance/g0_b0__45_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    13.270 r  gcm_aes_instance/g0_b0__45_i_8/O
                         net (fo=5, unplaced)         0.340    13.610    gcm_aes_instance/g0_b0__45_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319    13.929 r  gcm_aes_instance/g0_b0__45_i_2/O
                         net (fo=33, unplaced)        1.183    15.112    gcm_aes_instance/g0_b0__45_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.236 r  gcm_aes_instance/g1_b1__45/O
                         net (fo=1, unplaced)         0.000    15.236    gcm_aes_instance/g1_b1__45_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    15.481 r  gcm_aes_instance/g0_b0__50_i_15/O
                         net (fo=1, unplaced)         0.000    15.481    gcm_aes_instance/g0_b0__50_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    15.585 r  gcm_aes_instance/g0_b0__50_i_8/O
                         net (fo=7, unplaced)         0.347    15.932    gcm_aes_instance/g0_b0__50_i_8_n_0
                         LUT3 (Prop_lut3_I0_O)        0.319    16.251 r  gcm_aes_instance/g0_b0__50_i_2/O
                         net (fo=33, unplaced)        1.183    17.434    gcm_aes_instance/g0_b0__50_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    17.558 r  gcm_aes_instance/g1_b1__50/O
                         net (fo=1, unplaced)         0.000    17.558    gcm_aes_instance/g1_b1__50_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 r  gcm_aes_instance/r_s5_key_schedule_reg[1222]_srl4_i_3/O
                         net (fo=2, unplaced)         0.000    17.803    gcm_aes_instance/r_s5_key_schedule_reg[1222]_srl4_i_3_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    17.907 r  gcm_aes_instance/g0_b0__51_i_8/O
                         net (fo=4, unplaced)         0.336    18.243    gcm_aes_instance/g0_b0__51_i_8_n_0
                         LUT2 (Prop_lut2_I0_O)        0.319    18.562 r  gcm_aes_instance/g0_b0__51_i_2/O
                         net (fo=33, unplaced)        1.183    19.745    gcm_aes_instance/g0_b0__51_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    19.869 r  gcm_aes_instance/g2_b6__51/O
                         net (fo=3, unplaced)         0.920    20.789    gcm_aes_instance/g2_b6__51_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    20.913 r  gcm_aes_instance/r_s5_key_schedule_reg[1337]_srl4_i_1/O
                         net (fo=1, unplaced)         0.333    21.246    gcm_aes_instance/fn_key_expansion_return[1337]
                         SRL16E                                       r  gcm_aes_instance/r_s5_key_schedule_reg[1337]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    31.678    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    26.300 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    27.060    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091    27.151 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.439    27.590    gcm_aes_instance/clk_out
                         SRL16E                                       r  gcm_aes_instance/r_s5_key_schedule_reg[1337]_srl4/CLK
                         clock pessimism              0.530    28.120    
                         clock uncertainty           -0.143    27.977    
                         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    27.933    gcm_aes_instance/r_s5_key_schedule_reg[1337]_srl4
  -------------------------------------------------------------------
                         required time                         27.933    
                         arrival time                         -21.246    
  -------------------------------------------------------------------
                         slack                                  6.687    

Slack (MET) :             6.687ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s5_key_schedule_reg[1400]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        22.832ns  (logic 6.667ns (29.200%)  route 16.165ns (70.800%))
  Logic Levels:           32  (LUT2=4 LUT3=1 LUT6=13 MUXF7=7 MUXF8=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 27.590 - 29.851 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.584    -1.586    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/Q
                         net (fo=115, unplaced)       1.068    -0.062    gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  gcm_aes_instance/g1_b0__17__0/O
                         net (fo=2, unplaced)         0.913     1.146    gcm_aes_instance/g1_b0__17__0_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     1.270 r  gcm_aes_instance/g0_b0__19_i_1/O
                         net (fo=33, unplaced)        1.036     2.306    gcm_aes_instance/g0_b0__19_i_1_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.430 r  gcm_aes_instance/g1_b1__19/O
                         net (fo=1, unplaced)         0.000     2.430    gcm_aes_instance/g1_b1__19_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     2.675 r  gcm_aes_instance/g0_b0__24_i_9/O
                         net (fo=1, unplaced)         0.000     2.675    gcm_aes_instance/g0_b0__24_i_9_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     2.779 r  gcm_aes_instance/g0_b0__24_i_2/O
                         net (fo=47, unplaced)        1.078     3.857    gcm_aes_instance/g0_b0__24_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.319     4.176 r  gcm_aes_instance/g1_b1__24/O
                         net (fo=1, unplaced)         0.000     4.176    gcm_aes_instance/g1_b1__24_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     4.421 r  gcm_aes_instance/g0_b0__29_i_9/O
                         net (fo=1, unplaced)         0.000     4.421    gcm_aes_instance/g0_b0__29_i_9_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     4.525 r  gcm_aes_instance/g0_b0__29_i_2/O
                         net (fo=46, unplaced)        1.077     5.602    gcm_aes_instance/g0_b0__29_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.319     5.921 r  gcm_aes_instance/g1_b1__29/O
                         net (fo=1, unplaced)         0.000     5.921    gcm_aes_instance/g1_b1__29_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     6.166 r  gcm_aes_instance/g0_b0__34_i_15/O
                         net (fo=1, unplaced)         0.000     6.166    gcm_aes_instance/g0_b0__34_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     6.270 r  gcm_aes_instance/g0_b0__34_i_8/O
                         net (fo=12, unplaced)        0.360     6.630    gcm_aes_instance/g0_b0__34_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319     6.949 r  gcm_aes_instance/g0_b0__34_i_2/O
                         net (fo=33, unplaced)        1.183     8.132    gcm_aes_instance/g0_b0__34_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.256 r  gcm_aes_instance/g1_b2__34/O
                         net (fo=1, unplaced)         0.902     9.158    gcm_aes_instance/g1_b2__34_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     9.282 r  gcm_aes_instance/r_s3_key_schedule_reg[741]_srl2_i_1/O
                         net (fo=47, unplaced)        1.192    10.474    gcm_aes_instance/r_s3_key_schedule_reg[741]_srl2_i_1_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    10.598 r  gcm_aes_instance/g1_b1__35/O
                         net (fo=1, unplaced)         0.000    10.598    gcm_aes_instance/g1_b1__35_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    10.843 r  gcm_aes_instance/g0_b0__40_i_15/O
                         net (fo=1, unplaced)         0.000    10.843    gcm_aes_instance/g0_b0__40_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    10.947 r  gcm_aes_instance/g0_b0__40_i_8/O
                         net (fo=7, unplaced)         0.347    11.294    gcm_aes_instance/g0_b0__40_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319    11.613 r  gcm_aes_instance/g0_b0__40_i_2/O
                         net (fo=34, unplaced)        1.184    12.797    gcm_aes_instance/g0_b0__40_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    12.921 r  gcm_aes_instance/g1_b1__40/O
                         net (fo=1, unplaced)         0.000    12.921    gcm_aes_instance/g1_b1__40_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    13.166 r  gcm_aes_instance/g0_b0__45_i_15/O
                         net (fo=1, unplaced)         0.000    13.166    gcm_aes_instance/g0_b0__45_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    13.270 r  gcm_aes_instance/g0_b0__45_i_8/O
                         net (fo=5, unplaced)         0.340    13.610    gcm_aes_instance/g0_b0__45_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319    13.929 r  gcm_aes_instance/g0_b0__45_i_2/O
                         net (fo=33, unplaced)        1.183    15.112    gcm_aes_instance/g0_b0__45_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.236 r  gcm_aes_instance/g1_b1__45/O
                         net (fo=1, unplaced)         0.000    15.236    gcm_aes_instance/g1_b1__45_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    15.481 r  gcm_aes_instance/g0_b0__50_i_15/O
                         net (fo=1, unplaced)         0.000    15.481    gcm_aes_instance/g0_b0__50_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    15.585 r  gcm_aes_instance/g0_b0__50_i_8/O
                         net (fo=7, unplaced)         0.347    15.932    gcm_aes_instance/g0_b0__50_i_8_n_0
                         LUT3 (Prop_lut3_I0_O)        0.319    16.251 r  gcm_aes_instance/g0_b0__50_i_2/O
                         net (fo=33, unplaced)        1.183    17.434    gcm_aes_instance/g0_b0__50_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    17.558 r  gcm_aes_instance/g1_b1__50/O
                         net (fo=1, unplaced)         0.000    17.558    gcm_aes_instance/g1_b1__50_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 r  gcm_aes_instance/r_s5_key_schedule_reg[1222]_srl4_i_3/O
                         net (fo=2, unplaced)         0.000    17.803    gcm_aes_instance/r_s5_key_schedule_reg[1222]_srl4_i_3_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    17.907 r  gcm_aes_instance/g0_b0__51_i_8/O
                         net (fo=4, unplaced)         0.336    18.243    gcm_aes_instance/g0_b0__51_i_8_n_0
                         LUT2 (Prop_lut2_I0_O)        0.319    18.562 r  gcm_aes_instance/g0_b0__51_i_2/O
                         net (fo=33, unplaced)        1.183    19.745    gcm_aes_instance/g0_b0__51_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    19.869 r  gcm_aes_instance/g2_b7__51/O
                         net (fo=3, unplaced)         0.920    20.789    gcm_aes_instance/g2_b7__51_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    20.913 r  gcm_aes_instance/r_s5_key_schedule_reg[1400]_srl4_i_1/O
                         net (fo=1, unplaced)         0.333    21.246    gcm_aes_instance/fn_key_expansion_return[1400]
                         SRL16E                                       r  gcm_aes_instance/r_s5_key_schedule_reg[1400]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    31.678    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    26.300 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    27.060    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091    27.151 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.439    27.590    gcm_aes_instance/clk_out
                         SRL16E                                       r  gcm_aes_instance/r_s5_key_schedule_reg[1400]_srl4/CLK
                         clock pessimism              0.530    28.120    
                         clock uncertainty           -0.143    27.977    
                         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    27.933    gcm_aes_instance/r_s5_key_schedule_reg[1400]_srl4
  -------------------------------------------------------------------
                         required time                         27.933    
                         arrival time                         -21.246    
  -------------------------------------------------------------------
                         slack                                  6.687    

Slack (MET) :             6.687ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s5_key_schedule_reg[1401]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        22.832ns  (logic 6.667ns (29.200%)  route 16.165ns (70.800%))
  Logic Levels:           32  (LUT2=4 LUT3=1 LUT6=13 MUXF7=7 MUXF8=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 27.590 - 29.851 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.584    -1.586    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/Q
                         net (fo=115, unplaced)       1.068    -0.062    gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  gcm_aes_instance/g1_b0__17__0/O
                         net (fo=2, unplaced)         0.913     1.146    gcm_aes_instance/g1_b0__17__0_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     1.270 r  gcm_aes_instance/g0_b0__19_i_1/O
                         net (fo=33, unplaced)        1.036     2.306    gcm_aes_instance/g0_b0__19_i_1_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.430 r  gcm_aes_instance/g1_b1__19/O
                         net (fo=1, unplaced)         0.000     2.430    gcm_aes_instance/g1_b1__19_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     2.675 r  gcm_aes_instance/g0_b0__24_i_9/O
                         net (fo=1, unplaced)         0.000     2.675    gcm_aes_instance/g0_b0__24_i_9_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     2.779 r  gcm_aes_instance/g0_b0__24_i_2/O
                         net (fo=47, unplaced)        1.078     3.857    gcm_aes_instance/g0_b0__24_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.319     4.176 r  gcm_aes_instance/g1_b1__24/O
                         net (fo=1, unplaced)         0.000     4.176    gcm_aes_instance/g1_b1__24_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     4.421 r  gcm_aes_instance/g0_b0__29_i_9/O
                         net (fo=1, unplaced)         0.000     4.421    gcm_aes_instance/g0_b0__29_i_9_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     4.525 r  gcm_aes_instance/g0_b0__29_i_2/O
                         net (fo=46, unplaced)        1.077     5.602    gcm_aes_instance/g0_b0__29_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.319     5.921 r  gcm_aes_instance/g1_b1__29/O
                         net (fo=1, unplaced)         0.000     5.921    gcm_aes_instance/g1_b1__29_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     6.166 r  gcm_aes_instance/g0_b0__34_i_15/O
                         net (fo=1, unplaced)         0.000     6.166    gcm_aes_instance/g0_b0__34_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     6.270 r  gcm_aes_instance/g0_b0__34_i_8/O
                         net (fo=12, unplaced)        0.360     6.630    gcm_aes_instance/g0_b0__34_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319     6.949 r  gcm_aes_instance/g0_b0__34_i_2/O
                         net (fo=33, unplaced)        1.183     8.132    gcm_aes_instance/g0_b0__34_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.256 r  gcm_aes_instance/g1_b2__34/O
                         net (fo=1, unplaced)         0.902     9.158    gcm_aes_instance/g1_b2__34_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     9.282 r  gcm_aes_instance/r_s3_key_schedule_reg[741]_srl2_i_1/O
                         net (fo=47, unplaced)        1.192    10.474    gcm_aes_instance/r_s3_key_schedule_reg[741]_srl2_i_1_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    10.598 r  gcm_aes_instance/g1_b1__35/O
                         net (fo=1, unplaced)         0.000    10.598    gcm_aes_instance/g1_b1__35_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    10.843 r  gcm_aes_instance/g0_b0__40_i_15/O
                         net (fo=1, unplaced)         0.000    10.843    gcm_aes_instance/g0_b0__40_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    10.947 r  gcm_aes_instance/g0_b0__40_i_8/O
                         net (fo=7, unplaced)         0.347    11.294    gcm_aes_instance/g0_b0__40_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319    11.613 r  gcm_aes_instance/g0_b0__40_i_2/O
                         net (fo=34, unplaced)        1.184    12.797    gcm_aes_instance/g0_b0__40_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    12.921 r  gcm_aes_instance/g1_b1__40/O
                         net (fo=1, unplaced)         0.000    12.921    gcm_aes_instance/g1_b1__40_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    13.166 r  gcm_aes_instance/g0_b0__45_i_15/O
                         net (fo=1, unplaced)         0.000    13.166    gcm_aes_instance/g0_b0__45_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    13.270 r  gcm_aes_instance/g0_b0__45_i_8/O
                         net (fo=5, unplaced)         0.340    13.610    gcm_aes_instance/g0_b0__45_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319    13.929 r  gcm_aes_instance/g0_b0__45_i_2/O
                         net (fo=33, unplaced)        1.183    15.112    gcm_aes_instance/g0_b0__45_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.236 r  gcm_aes_instance/g1_b1__45/O
                         net (fo=1, unplaced)         0.000    15.236    gcm_aes_instance/g1_b1__45_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    15.481 r  gcm_aes_instance/g0_b0__50_i_15/O
                         net (fo=1, unplaced)         0.000    15.481    gcm_aes_instance/g0_b0__50_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    15.585 r  gcm_aes_instance/g0_b0__50_i_8/O
                         net (fo=7, unplaced)         0.347    15.932    gcm_aes_instance/g0_b0__50_i_8_n_0
                         LUT3 (Prop_lut3_I0_O)        0.319    16.251 r  gcm_aes_instance/g0_b0__50_i_2/O
                         net (fo=33, unplaced)        1.183    17.434    gcm_aes_instance/g0_b0__50_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    17.558 r  gcm_aes_instance/g1_b1__50/O
                         net (fo=1, unplaced)         0.000    17.558    gcm_aes_instance/g1_b1__50_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 r  gcm_aes_instance/r_s5_key_schedule_reg[1222]_srl4_i_3/O
                         net (fo=2, unplaced)         0.000    17.803    gcm_aes_instance/r_s5_key_schedule_reg[1222]_srl4_i_3_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    17.907 r  gcm_aes_instance/g0_b0__51_i_8/O
                         net (fo=4, unplaced)         0.336    18.243    gcm_aes_instance/g0_b0__51_i_8_n_0
                         LUT2 (Prop_lut2_I0_O)        0.319    18.562 r  gcm_aes_instance/g0_b0__51_i_2/O
                         net (fo=33, unplaced)        1.183    19.745    gcm_aes_instance/g0_b0__51_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    19.869 r  gcm_aes_instance/g2_b6__51/O
                         net (fo=3, unplaced)         0.920    20.789    gcm_aes_instance/g2_b6__51_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    20.913 r  gcm_aes_instance/r_s5_key_schedule_reg[1401]_srl4_i_1/O
                         net (fo=1, unplaced)         0.333    21.246    gcm_aes_instance/fn_key_expansion_return[1401]
                         SRL16E                                       r  gcm_aes_instance/r_s5_key_schedule_reg[1401]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    31.678    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    26.300 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    27.060    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091    27.151 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.439    27.590    gcm_aes_instance/clk_out
                         SRL16E                                       r  gcm_aes_instance/r_s5_key_schedule_reg[1401]_srl4/CLK
                         clock pessimism              0.530    28.120    
                         clock uncertainty           -0.143    27.977    
                         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    27.933    gcm_aes_instance/r_s5_key_schedule_reg[1401]_srl4
  -------------------------------------------------------------------
                         required time                         27.933    
                         arrival time                         -21.246    
  -------------------------------------------------------------------
                         slack                                  6.687    

Slack (MET) :             6.694ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s5_key_schedule_reg[1402]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        22.825ns  (logic 6.667ns (29.209%)  route 16.158ns (70.791%))
  Logic Levels:           32  (LUT2=4 LUT3=1 LUT6=13 MUXF7=7 MUXF8=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 27.590 - 29.851 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.584    -1.586    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/Q
                         net (fo=115, unplaced)       1.068    -0.062    gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  gcm_aes_instance/g1_b0__17__0/O
                         net (fo=2, unplaced)         0.913     1.146    gcm_aes_instance/g1_b0__17__0_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     1.270 r  gcm_aes_instance/g0_b0__19_i_1/O
                         net (fo=33, unplaced)        1.036     2.306    gcm_aes_instance/g0_b0__19_i_1_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.430 r  gcm_aes_instance/g1_b1__19/O
                         net (fo=1, unplaced)         0.000     2.430    gcm_aes_instance/g1_b1__19_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     2.675 r  gcm_aes_instance/g0_b0__24_i_9/O
                         net (fo=1, unplaced)         0.000     2.675    gcm_aes_instance/g0_b0__24_i_9_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     2.779 r  gcm_aes_instance/g0_b0__24_i_2/O
                         net (fo=47, unplaced)        1.078     3.857    gcm_aes_instance/g0_b0__24_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.319     4.176 r  gcm_aes_instance/g1_b1__24/O
                         net (fo=1, unplaced)         0.000     4.176    gcm_aes_instance/g1_b1__24_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     4.421 r  gcm_aes_instance/g0_b0__29_i_9/O
                         net (fo=1, unplaced)         0.000     4.421    gcm_aes_instance/g0_b0__29_i_9_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     4.525 r  gcm_aes_instance/g0_b0__29_i_2/O
                         net (fo=46, unplaced)        1.077     5.602    gcm_aes_instance/g0_b0__29_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.319     5.921 r  gcm_aes_instance/g1_b1__29/O
                         net (fo=1, unplaced)         0.000     5.921    gcm_aes_instance/g1_b1__29_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     6.166 r  gcm_aes_instance/g0_b0__34_i_15/O
                         net (fo=1, unplaced)         0.000     6.166    gcm_aes_instance/g0_b0__34_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     6.270 r  gcm_aes_instance/g0_b0__34_i_8/O
                         net (fo=12, unplaced)        0.360     6.630    gcm_aes_instance/g0_b0__34_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319     6.949 r  gcm_aes_instance/g0_b0__34_i_2/O
                         net (fo=33, unplaced)        1.183     8.132    gcm_aes_instance/g0_b0__34_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.256 r  gcm_aes_instance/g1_b2__34/O
                         net (fo=1, unplaced)         0.902     9.158    gcm_aes_instance/g1_b2__34_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     9.282 r  gcm_aes_instance/r_s3_key_schedule_reg[741]_srl2_i_1/O
                         net (fo=47, unplaced)        1.192    10.474    gcm_aes_instance/r_s3_key_schedule_reg[741]_srl2_i_1_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    10.598 r  gcm_aes_instance/g1_b1__35/O
                         net (fo=1, unplaced)         0.000    10.598    gcm_aes_instance/g1_b1__35_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    10.843 r  gcm_aes_instance/g0_b0__40_i_15/O
                         net (fo=1, unplaced)         0.000    10.843    gcm_aes_instance/g0_b0__40_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    10.947 r  gcm_aes_instance/g0_b0__40_i_8/O
                         net (fo=7, unplaced)         0.347    11.294    gcm_aes_instance/g0_b0__40_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319    11.613 r  gcm_aes_instance/g0_b0__40_i_2/O
                         net (fo=34, unplaced)        1.184    12.797    gcm_aes_instance/g0_b0__40_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    12.921 r  gcm_aes_instance/g1_b1__40/O
                         net (fo=1, unplaced)         0.000    12.921    gcm_aes_instance/g1_b1__40_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    13.166 r  gcm_aes_instance/g0_b0__45_i_15/O
                         net (fo=1, unplaced)         0.000    13.166    gcm_aes_instance/g0_b0__45_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    13.270 r  gcm_aes_instance/g0_b0__45_i_8/O
                         net (fo=5, unplaced)         0.340    13.610    gcm_aes_instance/g0_b0__45_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319    13.929 r  gcm_aes_instance/g0_b0__45_i_2/O
                         net (fo=33, unplaced)        1.183    15.112    gcm_aes_instance/g0_b0__45_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.236 r  gcm_aes_instance/g1_b1__45/O
                         net (fo=1, unplaced)         0.000    15.236    gcm_aes_instance/g1_b1__45_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    15.481 r  gcm_aes_instance/g0_b0__50_i_15/O
                         net (fo=1, unplaced)         0.000    15.481    gcm_aes_instance/g0_b0__50_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    15.585 r  gcm_aes_instance/g0_b0__50_i_8/O
                         net (fo=7, unplaced)         0.347    15.932    gcm_aes_instance/g0_b0__50_i_8_n_0
                         LUT3 (Prop_lut3_I0_O)        0.319    16.251 r  gcm_aes_instance/g0_b0__50_i_2/O
                         net (fo=33, unplaced)        1.183    17.434    gcm_aes_instance/g0_b0__50_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    17.558 r  gcm_aes_instance/g1_b1__50/O
                         net (fo=1, unplaced)         0.000    17.558    gcm_aes_instance/g1_b1__50_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 r  gcm_aes_instance/r_s5_key_schedule_reg[1222]_srl4_i_3/O
                         net (fo=2, unplaced)         0.000    17.803    gcm_aes_instance/r_s5_key_schedule_reg[1222]_srl4_i_3_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    17.907 r  gcm_aes_instance/g0_b0__51_i_8/O
                         net (fo=4, unplaced)         0.336    18.243    gcm_aes_instance/g0_b0__51_i_8_n_0
                         LUT2 (Prop_lut2_I0_O)        0.319    18.562 r  gcm_aes_instance/g0_b0__51_i_2/O
                         net (fo=33, unplaced)        1.183    19.745    gcm_aes_instance/g0_b0__51_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    19.869 r  gcm_aes_instance/g2_b5__51/O
                         net (fo=2, unplaced)         0.913    20.782    gcm_aes_instance/g2_b5__51_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    20.906 r  gcm_aes_instance/r_s5_key_schedule_reg[1402]_srl4_i_1/O
                         net (fo=1, unplaced)         0.333    21.239    gcm_aes_instance/fn_key_expansion_return[1402]
                         SRL16E                                       r  gcm_aes_instance/r_s5_key_schedule_reg[1402]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    31.678    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    26.300 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    27.060    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091    27.151 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.439    27.590    gcm_aes_instance/clk_out
                         SRL16E                                       r  gcm_aes_instance/r_s5_key_schedule_reg[1402]_srl4/CLK
                         clock pessimism              0.530    28.120    
                         clock uncertainty           -0.143    27.977    
                         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    27.933    gcm_aes_instance/r_s5_key_schedule_reg[1402]_srl4
  -------------------------------------------------------------------
                         required time                         27.933    
                         arrival time                         -21.239    
  -------------------------------------------------------------------
                         slack                                  6.694    

Slack (MET) :             6.694ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s5_key_schedule_reg[1403]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        22.825ns  (logic 6.667ns (29.209%)  route 16.158ns (70.791%))
  Logic Levels:           32  (LUT2=4 LUT3=1 LUT6=13 MUXF7=7 MUXF8=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 27.590 - 29.851 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.584    -1.586    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/Q
                         net (fo=115, unplaced)       1.068    -0.062    gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  gcm_aes_instance/g1_b0__17__0/O
                         net (fo=2, unplaced)         0.913     1.146    gcm_aes_instance/g1_b0__17__0_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     1.270 r  gcm_aes_instance/g0_b0__19_i_1/O
                         net (fo=33, unplaced)        1.036     2.306    gcm_aes_instance/g0_b0__19_i_1_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.430 r  gcm_aes_instance/g1_b1__19/O
                         net (fo=1, unplaced)         0.000     2.430    gcm_aes_instance/g1_b1__19_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     2.675 r  gcm_aes_instance/g0_b0__24_i_9/O
                         net (fo=1, unplaced)         0.000     2.675    gcm_aes_instance/g0_b0__24_i_9_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     2.779 r  gcm_aes_instance/g0_b0__24_i_2/O
                         net (fo=47, unplaced)        1.078     3.857    gcm_aes_instance/g0_b0__24_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.319     4.176 r  gcm_aes_instance/g1_b1__24/O
                         net (fo=1, unplaced)         0.000     4.176    gcm_aes_instance/g1_b1__24_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     4.421 r  gcm_aes_instance/g0_b0__29_i_9/O
                         net (fo=1, unplaced)         0.000     4.421    gcm_aes_instance/g0_b0__29_i_9_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     4.525 r  gcm_aes_instance/g0_b0__29_i_2/O
                         net (fo=46, unplaced)        1.077     5.602    gcm_aes_instance/g0_b0__29_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.319     5.921 r  gcm_aes_instance/g1_b1__29/O
                         net (fo=1, unplaced)         0.000     5.921    gcm_aes_instance/g1_b1__29_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     6.166 r  gcm_aes_instance/g0_b0__34_i_15/O
                         net (fo=1, unplaced)         0.000     6.166    gcm_aes_instance/g0_b0__34_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     6.270 r  gcm_aes_instance/g0_b0__34_i_8/O
                         net (fo=12, unplaced)        0.360     6.630    gcm_aes_instance/g0_b0__34_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319     6.949 r  gcm_aes_instance/g0_b0__34_i_2/O
                         net (fo=33, unplaced)        1.183     8.132    gcm_aes_instance/g0_b0__34_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.256 r  gcm_aes_instance/g1_b2__34/O
                         net (fo=1, unplaced)         0.902     9.158    gcm_aes_instance/g1_b2__34_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     9.282 r  gcm_aes_instance/r_s3_key_schedule_reg[741]_srl2_i_1/O
                         net (fo=47, unplaced)        1.192    10.474    gcm_aes_instance/r_s3_key_schedule_reg[741]_srl2_i_1_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    10.598 r  gcm_aes_instance/g1_b1__35/O
                         net (fo=1, unplaced)         0.000    10.598    gcm_aes_instance/g1_b1__35_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    10.843 r  gcm_aes_instance/g0_b0__40_i_15/O
                         net (fo=1, unplaced)         0.000    10.843    gcm_aes_instance/g0_b0__40_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    10.947 r  gcm_aes_instance/g0_b0__40_i_8/O
                         net (fo=7, unplaced)         0.347    11.294    gcm_aes_instance/g0_b0__40_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319    11.613 r  gcm_aes_instance/g0_b0__40_i_2/O
                         net (fo=34, unplaced)        1.184    12.797    gcm_aes_instance/g0_b0__40_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    12.921 r  gcm_aes_instance/g1_b1__40/O
                         net (fo=1, unplaced)         0.000    12.921    gcm_aes_instance/g1_b1__40_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    13.166 r  gcm_aes_instance/g0_b0__45_i_15/O
                         net (fo=1, unplaced)         0.000    13.166    gcm_aes_instance/g0_b0__45_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    13.270 r  gcm_aes_instance/g0_b0__45_i_8/O
                         net (fo=5, unplaced)         0.340    13.610    gcm_aes_instance/g0_b0__45_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319    13.929 r  gcm_aes_instance/g0_b0__45_i_2/O
                         net (fo=33, unplaced)        1.183    15.112    gcm_aes_instance/g0_b0__45_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.236 r  gcm_aes_instance/g1_b1__45/O
                         net (fo=1, unplaced)         0.000    15.236    gcm_aes_instance/g1_b1__45_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    15.481 r  gcm_aes_instance/g0_b0__50_i_15/O
                         net (fo=1, unplaced)         0.000    15.481    gcm_aes_instance/g0_b0__50_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    15.585 r  gcm_aes_instance/g0_b0__50_i_8/O
                         net (fo=7, unplaced)         0.347    15.932    gcm_aes_instance/g0_b0__50_i_8_n_0
                         LUT3 (Prop_lut3_I0_O)        0.319    16.251 r  gcm_aes_instance/g0_b0__50_i_2/O
                         net (fo=33, unplaced)        1.183    17.434    gcm_aes_instance/g0_b0__50_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    17.558 r  gcm_aes_instance/g1_b1__50/O
                         net (fo=1, unplaced)         0.000    17.558    gcm_aes_instance/g1_b1__50_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 r  gcm_aes_instance/r_s5_key_schedule_reg[1222]_srl4_i_3/O
                         net (fo=2, unplaced)         0.000    17.803    gcm_aes_instance/r_s5_key_schedule_reg[1222]_srl4_i_3_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    17.907 r  gcm_aes_instance/g0_b0__51_i_8/O
                         net (fo=4, unplaced)         0.336    18.243    gcm_aes_instance/g0_b0__51_i_8_n_0
                         LUT2 (Prop_lut2_I0_O)        0.319    18.562 r  gcm_aes_instance/g0_b0__51_i_2/O
                         net (fo=33, unplaced)        1.183    19.745    gcm_aes_instance/g0_b0__51_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    19.869 r  gcm_aes_instance/g2_b4__51/O
                         net (fo=2, unplaced)         0.913    20.782    gcm_aes_instance/g2_b4__51_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    20.906 r  gcm_aes_instance/r_s5_key_schedule_reg[1403]_srl4_i_1/O
                         net (fo=1, unplaced)         0.333    21.239    gcm_aes_instance/fn_key_expansion_return[1403]
                         SRL16E                                       r  gcm_aes_instance/r_s5_key_schedule_reg[1403]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    31.678    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    26.300 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    27.060    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091    27.151 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.439    27.590    gcm_aes_instance/clk_out
                         SRL16E                                       r  gcm_aes_instance/r_s5_key_schedule_reg[1403]_srl4/CLK
                         clock pessimism              0.530    28.120    
                         clock uncertainty           -0.143    27.977    
                         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    27.933    gcm_aes_instance/r_s5_key_schedule_reg[1403]_srl4
  -------------------------------------------------------------------
                         required time                         27.933    
                         arrival time                         -21.239    
  -------------------------------------------------------------------
                         slack                                  6.694    

Slack (MET) :             6.694ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s5_key_schedule_reg[1404]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        22.825ns  (logic 6.667ns (29.209%)  route 16.158ns (70.791%))
  Logic Levels:           32  (LUT2=4 LUT3=1 LUT6=13 MUXF7=7 MUXF8=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 27.590 - 29.851 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.584    -1.586    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/Q
                         net (fo=115, unplaced)       1.068    -0.062    gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  gcm_aes_instance/g1_b0__17__0/O
                         net (fo=2, unplaced)         0.913     1.146    gcm_aes_instance/g1_b0__17__0_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     1.270 r  gcm_aes_instance/g0_b0__19_i_1/O
                         net (fo=33, unplaced)        1.036     2.306    gcm_aes_instance/g0_b0__19_i_1_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.430 r  gcm_aes_instance/g1_b1__19/O
                         net (fo=1, unplaced)         0.000     2.430    gcm_aes_instance/g1_b1__19_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     2.675 r  gcm_aes_instance/g0_b0__24_i_9/O
                         net (fo=1, unplaced)         0.000     2.675    gcm_aes_instance/g0_b0__24_i_9_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     2.779 r  gcm_aes_instance/g0_b0__24_i_2/O
                         net (fo=47, unplaced)        1.078     3.857    gcm_aes_instance/g0_b0__24_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.319     4.176 r  gcm_aes_instance/g1_b1__24/O
                         net (fo=1, unplaced)         0.000     4.176    gcm_aes_instance/g1_b1__24_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     4.421 r  gcm_aes_instance/g0_b0__29_i_9/O
                         net (fo=1, unplaced)         0.000     4.421    gcm_aes_instance/g0_b0__29_i_9_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     4.525 r  gcm_aes_instance/g0_b0__29_i_2/O
                         net (fo=46, unplaced)        1.077     5.602    gcm_aes_instance/g0_b0__29_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.319     5.921 r  gcm_aes_instance/g1_b1__29/O
                         net (fo=1, unplaced)         0.000     5.921    gcm_aes_instance/g1_b1__29_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     6.166 r  gcm_aes_instance/g0_b0__34_i_15/O
                         net (fo=1, unplaced)         0.000     6.166    gcm_aes_instance/g0_b0__34_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     6.270 r  gcm_aes_instance/g0_b0__34_i_8/O
                         net (fo=12, unplaced)        0.360     6.630    gcm_aes_instance/g0_b0__34_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319     6.949 r  gcm_aes_instance/g0_b0__34_i_2/O
                         net (fo=33, unplaced)        1.183     8.132    gcm_aes_instance/g0_b0__34_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.256 r  gcm_aes_instance/g1_b2__34/O
                         net (fo=1, unplaced)         0.902     9.158    gcm_aes_instance/g1_b2__34_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     9.282 r  gcm_aes_instance/r_s3_key_schedule_reg[741]_srl2_i_1/O
                         net (fo=47, unplaced)        1.192    10.474    gcm_aes_instance/r_s3_key_schedule_reg[741]_srl2_i_1_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    10.598 r  gcm_aes_instance/g1_b1__35/O
                         net (fo=1, unplaced)         0.000    10.598    gcm_aes_instance/g1_b1__35_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    10.843 r  gcm_aes_instance/g0_b0__40_i_15/O
                         net (fo=1, unplaced)         0.000    10.843    gcm_aes_instance/g0_b0__40_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    10.947 r  gcm_aes_instance/g0_b0__40_i_8/O
                         net (fo=7, unplaced)         0.347    11.294    gcm_aes_instance/g0_b0__40_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319    11.613 r  gcm_aes_instance/g0_b0__40_i_2/O
                         net (fo=34, unplaced)        1.184    12.797    gcm_aes_instance/g0_b0__40_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    12.921 r  gcm_aes_instance/g1_b1__40/O
                         net (fo=1, unplaced)         0.000    12.921    gcm_aes_instance/g1_b1__40_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    13.166 r  gcm_aes_instance/g0_b0__45_i_15/O
                         net (fo=1, unplaced)         0.000    13.166    gcm_aes_instance/g0_b0__45_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    13.270 r  gcm_aes_instance/g0_b0__45_i_8/O
                         net (fo=5, unplaced)         0.340    13.610    gcm_aes_instance/g0_b0__45_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319    13.929 r  gcm_aes_instance/g0_b0__45_i_2/O
                         net (fo=33, unplaced)        1.183    15.112    gcm_aes_instance/g0_b0__45_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.236 r  gcm_aes_instance/g1_b1__45/O
                         net (fo=1, unplaced)         0.000    15.236    gcm_aes_instance/g1_b1__45_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    15.481 r  gcm_aes_instance/g0_b0__50_i_15/O
                         net (fo=1, unplaced)         0.000    15.481    gcm_aes_instance/g0_b0__50_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    15.585 r  gcm_aes_instance/g0_b0__50_i_8/O
                         net (fo=7, unplaced)         0.347    15.932    gcm_aes_instance/g0_b0__50_i_8_n_0
                         LUT3 (Prop_lut3_I0_O)        0.319    16.251 r  gcm_aes_instance/g0_b0__50_i_2/O
                         net (fo=33, unplaced)        1.183    17.434    gcm_aes_instance/g0_b0__50_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    17.558 r  gcm_aes_instance/g1_b1__50/O
                         net (fo=1, unplaced)         0.000    17.558    gcm_aes_instance/g1_b1__50_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 r  gcm_aes_instance/r_s5_key_schedule_reg[1222]_srl4_i_3/O
                         net (fo=2, unplaced)         0.000    17.803    gcm_aes_instance/r_s5_key_schedule_reg[1222]_srl4_i_3_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    17.907 r  gcm_aes_instance/g0_b0__51_i_8/O
                         net (fo=4, unplaced)         0.336    18.243    gcm_aes_instance/g0_b0__51_i_8_n_0
                         LUT2 (Prop_lut2_I0_O)        0.319    18.562 r  gcm_aes_instance/g0_b0__51_i_2/O
                         net (fo=33, unplaced)        1.183    19.745    gcm_aes_instance/g0_b0__51_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    19.869 r  gcm_aes_instance/g2_b3__51/O
                         net (fo=2, unplaced)         0.913    20.782    gcm_aes_instance/g2_b3__51_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    20.906 r  gcm_aes_instance/r_s5_key_schedule_reg[1404]_srl4_i_1/O
                         net (fo=1, unplaced)         0.333    21.239    gcm_aes_instance/fn_key_expansion_return[1404]
                         SRL16E                                       r  gcm_aes_instance/r_s5_key_schedule_reg[1404]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    31.678    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    26.300 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    27.060    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091    27.151 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.439    27.590    gcm_aes_instance/clk_out
                         SRL16E                                       r  gcm_aes_instance/r_s5_key_schedule_reg[1404]_srl4/CLK
                         clock pessimism              0.530    28.120    
                         clock uncertainty           -0.143    27.977    
                         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    27.933    gcm_aes_instance/r_s5_key_schedule_reg[1404]_srl4
  -------------------------------------------------------------------
                         required time                         27.933    
                         arrival time                         -21.239    
  -------------------------------------------------------------------
                         slack                                  6.694    

Slack (MET) :             6.694ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s5_key_schedule_reg[1405]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        22.825ns  (logic 6.667ns (29.209%)  route 16.158ns (70.791%))
  Logic Levels:           32  (LUT2=4 LUT3=1 LUT6=13 MUXF7=7 MUXF8=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 27.590 - 29.851 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.584    -1.586    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/Q
                         net (fo=115, unplaced)       1.068    -0.062    gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  gcm_aes_instance/g1_b0__17__0/O
                         net (fo=2, unplaced)         0.913     1.146    gcm_aes_instance/g1_b0__17__0_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     1.270 r  gcm_aes_instance/g0_b0__19_i_1/O
                         net (fo=33, unplaced)        1.036     2.306    gcm_aes_instance/g0_b0__19_i_1_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.430 r  gcm_aes_instance/g1_b1__19/O
                         net (fo=1, unplaced)         0.000     2.430    gcm_aes_instance/g1_b1__19_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     2.675 r  gcm_aes_instance/g0_b0__24_i_9/O
                         net (fo=1, unplaced)         0.000     2.675    gcm_aes_instance/g0_b0__24_i_9_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     2.779 r  gcm_aes_instance/g0_b0__24_i_2/O
                         net (fo=47, unplaced)        1.078     3.857    gcm_aes_instance/g0_b0__24_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.319     4.176 r  gcm_aes_instance/g1_b1__24/O
                         net (fo=1, unplaced)         0.000     4.176    gcm_aes_instance/g1_b1__24_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     4.421 r  gcm_aes_instance/g0_b0__29_i_9/O
                         net (fo=1, unplaced)         0.000     4.421    gcm_aes_instance/g0_b0__29_i_9_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     4.525 r  gcm_aes_instance/g0_b0__29_i_2/O
                         net (fo=46, unplaced)        1.077     5.602    gcm_aes_instance/g0_b0__29_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.319     5.921 r  gcm_aes_instance/g1_b1__29/O
                         net (fo=1, unplaced)         0.000     5.921    gcm_aes_instance/g1_b1__29_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     6.166 r  gcm_aes_instance/g0_b0__34_i_15/O
                         net (fo=1, unplaced)         0.000     6.166    gcm_aes_instance/g0_b0__34_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     6.270 r  gcm_aes_instance/g0_b0__34_i_8/O
                         net (fo=12, unplaced)        0.360     6.630    gcm_aes_instance/g0_b0__34_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319     6.949 r  gcm_aes_instance/g0_b0__34_i_2/O
                         net (fo=33, unplaced)        1.183     8.132    gcm_aes_instance/g0_b0__34_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.256 r  gcm_aes_instance/g1_b2__34/O
                         net (fo=1, unplaced)         0.902     9.158    gcm_aes_instance/g1_b2__34_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     9.282 r  gcm_aes_instance/r_s3_key_schedule_reg[741]_srl2_i_1/O
                         net (fo=47, unplaced)        1.192    10.474    gcm_aes_instance/r_s3_key_schedule_reg[741]_srl2_i_1_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    10.598 r  gcm_aes_instance/g1_b1__35/O
                         net (fo=1, unplaced)         0.000    10.598    gcm_aes_instance/g1_b1__35_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    10.843 r  gcm_aes_instance/g0_b0__40_i_15/O
                         net (fo=1, unplaced)         0.000    10.843    gcm_aes_instance/g0_b0__40_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    10.947 r  gcm_aes_instance/g0_b0__40_i_8/O
                         net (fo=7, unplaced)         0.347    11.294    gcm_aes_instance/g0_b0__40_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319    11.613 r  gcm_aes_instance/g0_b0__40_i_2/O
                         net (fo=34, unplaced)        1.184    12.797    gcm_aes_instance/g0_b0__40_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    12.921 r  gcm_aes_instance/g1_b1__40/O
                         net (fo=1, unplaced)         0.000    12.921    gcm_aes_instance/g1_b1__40_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    13.166 r  gcm_aes_instance/g0_b0__45_i_15/O
                         net (fo=1, unplaced)         0.000    13.166    gcm_aes_instance/g0_b0__45_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    13.270 r  gcm_aes_instance/g0_b0__45_i_8/O
                         net (fo=5, unplaced)         0.340    13.610    gcm_aes_instance/g0_b0__45_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319    13.929 r  gcm_aes_instance/g0_b0__45_i_2/O
                         net (fo=33, unplaced)        1.183    15.112    gcm_aes_instance/g0_b0__45_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.236 r  gcm_aes_instance/g1_b1__45/O
                         net (fo=1, unplaced)         0.000    15.236    gcm_aes_instance/g1_b1__45_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    15.481 r  gcm_aes_instance/g0_b0__50_i_15/O
                         net (fo=1, unplaced)         0.000    15.481    gcm_aes_instance/g0_b0__50_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    15.585 r  gcm_aes_instance/g0_b0__50_i_8/O
                         net (fo=7, unplaced)         0.347    15.932    gcm_aes_instance/g0_b0__50_i_8_n_0
                         LUT3 (Prop_lut3_I0_O)        0.319    16.251 r  gcm_aes_instance/g0_b0__50_i_2/O
                         net (fo=33, unplaced)        1.183    17.434    gcm_aes_instance/g0_b0__50_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    17.558 r  gcm_aes_instance/g1_b1__50/O
                         net (fo=1, unplaced)         0.000    17.558    gcm_aes_instance/g1_b1__50_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 r  gcm_aes_instance/r_s5_key_schedule_reg[1222]_srl4_i_3/O
                         net (fo=2, unplaced)         0.000    17.803    gcm_aes_instance/r_s5_key_schedule_reg[1222]_srl4_i_3_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    17.907 r  gcm_aes_instance/g0_b0__51_i_8/O
                         net (fo=4, unplaced)         0.336    18.243    gcm_aes_instance/g0_b0__51_i_8_n_0
                         LUT2 (Prop_lut2_I0_O)        0.319    18.562 r  gcm_aes_instance/g0_b0__51_i_2/O
                         net (fo=33, unplaced)        1.183    19.745    gcm_aes_instance/g0_b0__51_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    19.869 r  gcm_aes_instance/g2_b2__51/O
                         net (fo=2, unplaced)         0.913    20.782    gcm_aes_instance/g2_b2__51_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    20.906 r  gcm_aes_instance/r_s5_key_schedule_reg[1405]_srl4_i_1/O
                         net (fo=1, unplaced)         0.333    21.239    gcm_aes_instance/fn_key_expansion_return[1405]
                         SRL16E                                       r  gcm_aes_instance/r_s5_key_schedule_reg[1405]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    31.678    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    26.300 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    27.060    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091    27.151 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.439    27.590    gcm_aes_instance/clk_out
                         SRL16E                                       r  gcm_aes_instance/r_s5_key_schedule_reg[1405]_srl4/CLK
                         clock pessimism              0.530    28.120    
                         clock uncertainty           -0.143    27.977    
                         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    27.933    gcm_aes_instance/r_s5_key_schedule_reg[1405]_srl4
  -------------------------------------------------------------------
                         required time                         27.933    
                         arrival time                         -21.239    
  -------------------------------------------------------------------
                         slack                                  6.694    

Slack (MET) :             6.694ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s5_key_schedule_reg[1406]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        22.825ns  (logic 6.667ns (29.209%)  route 16.158ns (70.791%))
  Logic Levels:           32  (LUT2=4 LUT3=1 LUT6=13 MUXF7=7 MUXF8=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 27.590 - 29.851 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.584    -1.586    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/Q
                         net (fo=115, unplaced)       1.068    -0.062    gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  gcm_aes_instance/g1_b0__17__0/O
                         net (fo=2, unplaced)         0.913     1.146    gcm_aes_instance/g1_b0__17__0_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     1.270 r  gcm_aes_instance/g0_b0__19_i_1/O
                         net (fo=33, unplaced)        1.036     2.306    gcm_aes_instance/g0_b0__19_i_1_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.430 r  gcm_aes_instance/g1_b1__19/O
                         net (fo=1, unplaced)         0.000     2.430    gcm_aes_instance/g1_b1__19_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     2.675 r  gcm_aes_instance/g0_b0__24_i_9/O
                         net (fo=1, unplaced)         0.000     2.675    gcm_aes_instance/g0_b0__24_i_9_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     2.779 r  gcm_aes_instance/g0_b0__24_i_2/O
                         net (fo=47, unplaced)        1.078     3.857    gcm_aes_instance/g0_b0__24_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.319     4.176 r  gcm_aes_instance/g1_b1__24/O
                         net (fo=1, unplaced)         0.000     4.176    gcm_aes_instance/g1_b1__24_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     4.421 r  gcm_aes_instance/g0_b0__29_i_9/O
                         net (fo=1, unplaced)         0.000     4.421    gcm_aes_instance/g0_b0__29_i_9_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     4.525 r  gcm_aes_instance/g0_b0__29_i_2/O
                         net (fo=46, unplaced)        1.077     5.602    gcm_aes_instance/g0_b0__29_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.319     5.921 r  gcm_aes_instance/g1_b1__29/O
                         net (fo=1, unplaced)         0.000     5.921    gcm_aes_instance/g1_b1__29_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     6.166 r  gcm_aes_instance/g0_b0__34_i_15/O
                         net (fo=1, unplaced)         0.000     6.166    gcm_aes_instance/g0_b0__34_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     6.270 r  gcm_aes_instance/g0_b0__34_i_8/O
                         net (fo=12, unplaced)        0.360     6.630    gcm_aes_instance/g0_b0__34_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319     6.949 r  gcm_aes_instance/g0_b0__34_i_2/O
                         net (fo=33, unplaced)        1.183     8.132    gcm_aes_instance/g0_b0__34_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.256 r  gcm_aes_instance/g1_b2__34/O
                         net (fo=1, unplaced)         0.902     9.158    gcm_aes_instance/g1_b2__34_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     9.282 r  gcm_aes_instance/r_s3_key_schedule_reg[741]_srl2_i_1/O
                         net (fo=47, unplaced)        1.192    10.474    gcm_aes_instance/r_s3_key_schedule_reg[741]_srl2_i_1_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    10.598 r  gcm_aes_instance/g1_b1__35/O
                         net (fo=1, unplaced)         0.000    10.598    gcm_aes_instance/g1_b1__35_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    10.843 r  gcm_aes_instance/g0_b0__40_i_15/O
                         net (fo=1, unplaced)         0.000    10.843    gcm_aes_instance/g0_b0__40_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    10.947 r  gcm_aes_instance/g0_b0__40_i_8/O
                         net (fo=7, unplaced)         0.347    11.294    gcm_aes_instance/g0_b0__40_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319    11.613 r  gcm_aes_instance/g0_b0__40_i_2/O
                         net (fo=34, unplaced)        1.184    12.797    gcm_aes_instance/g0_b0__40_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    12.921 r  gcm_aes_instance/g1_b1__40/O
                         net (fo=1, unplaced)         0.000    12.921    gcm_aes_instance/g1_b1__40_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    13.166 r  gcm_aes_instance/g0_b0__45_i_15/O
                         net (fo=1, unplaced)         0.000    13.166    gcm_aes_instance/g0_b0__45_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    13.270 r  gcm_aes_instance/g0_b0__45_i_8/O
                         net (fo=5, unplaced)         0.340    13.610    gcm_aes_instance/g0_b0__45_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319    13.929 r  gcm_aes_instance/g0_b0__45_i_2/O
                         net (fo=33, unplaced)        1.183    15.112    gcm_aes_instance/g0_b0__45_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.236 r  gcm_aes_instance/g1_b1__45/O
                         net (fo=1, unplaced)         0.000    15.236    gcm_aes_instance/g1_b1__45_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    15.481 r  gcm_aes_instance/g0_b0__50_i_15/O
                         net (fo=1, unplaced)         0.000    15.481    gcm_aes_instance/g0_b0__50_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    15.585 r  gcm_aes_instance/g0_b0__50_i_8/O
                         net (fo=7, unplaced)         0.347    15.932    gcm_aes_instance/g0_b0__50_i_8_n_0
                         LUT3 (Prop_lut3_I0_O)        0.319    16.251 r  gcm_aes_instance/g0_b0__50_i_2/O
                         net (fo=33, unplaced)        1.183    17.434    gcm_aes_instance/g0_b0__50_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    17.558 r  gcm_aes_instance/g1_b1__50/O
                         net (fo=1, unplaced)         0.000    17.558    gcm_aes_instance/g1_b1__50_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 r  gcm_aes_instance/r_s5_key_schedule_reg[1222]_srl4_i_3/O
                         net (fo=2, unplaced)         0.000    17.803    gcm_aes_instance/r_s5_key_schedule_reg[1222]_srl4_i_3_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    17.907 r  gcm_aes_instance/g0_b0__51_i_8/O
                         net (fo=4, unplaced)         0.336    18.243    gcm_aes_instance/g0_b0__51_i_8_n_0
                         LUT2 (Prop_lut2_I0_O)        0.319    18.562 r  gcm_aes_instance/g0_b0__51_i_2/O
                         net (fo=33, unplaced)        1.183    19.745    gcm_aes_instance/g0_b0__51_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    19.869 r  gcm_aes_instance/g2_b1__51/O
                         net (fo=2, unplaced)         0.913    20.782    gcm_aes_instance/g2_b1__51_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    20.906 r  gcm_aes_instance/r_s5_key_schedule_reg[1406]_srl4_i_1/O
                         net (fo=1, unplaced)         0.333    21.239    gcm_aes_instance/fn_key_expansion_return[1406]
                         SRL16E                                       r  gcm_aes_instance/r_s5_key_schedule_reg[1406]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    31.678    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    26.300 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    27.060    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091    27.151 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.439    27.590    gcm_aes_instance/clk_out
                         SRL16E                                       r  gcm_aes_instance/r_s5_key_schedule_reg[1406]_srl4/CLK
                         clock pessimism              0.530    28.120    
                         clock uncertainty           -0.143    27.977    
                         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    27.933    gcm_aes_instance/r_s5_key_schedule_reg[1406]_srl4
  -------------------------------------------------------------------
                         required time                         27.933    
                         arrival time                         -21.239    
  -------------------------------------------------------------------
                         slack                                  6.694    

Slack (MET) :             6.694ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s5_key_schedule_reg[1407]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        22.825ns  (logic 6.667ns (29.209%)  route 16.158ns (70.791%))
  Logic Levels:           32  (LUT2=4 LUT3=1 LUT6=13 MUXF7=7 MUXF8=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 27.590 - 29.851 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.584    -1.586    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/Q
                         net (fo=115, unplaced)       1.068    -0.062    gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  gcm_aes_instance/g1_b0__17__0/O
                         net (fo=2, unplaced)         0.913     1.146    gcm_aes_instance/g1_b0__17__0_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     1.270 r  gcm_aes_instance/g0_b0__19_i_1/O
                         net (fo=33, unplaced)        1.036     2.306    gcm_aes_instance/g0_b0__19_i_1_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.430 r  gcm_aes_instance/g1_b1__19/O
                         net (fo=1, unplaced)         0.000     2.430    gcm_aes_instance/g1_b1__19_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     2.675 r  gcm_aes_instance/g0_b0__24_i_9/O
                         net (fo=1, unplaced)         0.000     2.675    gcm_aes_instance/g0_b0__24_i_9_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     2.779 r  gcm_aes_instance/g0_b0__24_i_2/O
                         net (fo=47, unplaced)        1.078     3.857    gcm_aes_instance/g0_b0__24_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.319     4.176 r  gcm_aes_instance/g1_b1__24/O
                         net (fo=1, unplaced)         0.000     4.176    gcm_aes_instance/g1_b1__24_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     4.421 r  gcm_aes_instance/g0_b0__29_i_9/O
                         net (fo=1, unplaced)         0.000     4.421    gcm_aes_instance/g0_b0__29_i_9_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     4.525 r  gcm_aes_instance/g0_b0__29_i_2/O
                         net (fo=46, unplaced)        1.077     5.602    gcm_aes_instance/g0_b0__29_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.319     5.921 r  gcm_aes_instance/g1_b1__29/O
                         net (fo=1, unplaced)         0.000     5.921    gcm_aes_instance/g1_b1__29_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     6.166 r  gcm_aes_instance/g0_b0__34_i_15/O
                         net (fo=1, unplaced)         0.000     6.166    gcm_aes_instance/g0_b0__34_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     6.270 r  gcm_aes_instance/g0_b0__34_i_8/O
                         net (fo=12, unplaced)        0.360     6.630    gcm_aes_instance/g0_b0__34_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319     6.949 r  gcm_aes_instance/g0_b0__34_i_2/O
                         net (fo=33, unplaced)        1.183     8.132    gcm_aes_instance/g0_b0__34_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.256 r  gcm_aes_instance/g1_b2__34/O
                         net (fo=1, unplaced)         0.902     9.158    gcm_aes_instance/g1_b2__34_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     9.282 r  gcm_aes_instance/r_s3_key_schedule_reg[741]_srl2_i_1/O
                         net (fo=47, unplaced)        1.192    10.474    gcm_aes_instance/r_s3_key_schedule_reg[741]_srl2_i_1_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    10.598 r  gcm_aes_instance/g1_b1__35/O
                         net (fo=1, unplaced)         0.000    10.598    gcm_aes_instance/g1_b1__35_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    10.843 r  gcm_aes_instance/g0_b0__40_i_15/O
                         net (fo=1, unplaced)         0.000    10.843    gcm_aes_instance/g0_b0__40_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    10.947 r  gcm_aes_instance/g0_b0__40_i_8/O
                         net (fo=7, unplaced)         0.347    11.294    gcm_aes_instance/g0_b0__40_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319    11.613 r  gcm_aes_instance/g0_b0__40_i_2/O
                         net (fo=34, unplaced)        1.184    12.797    gcm_aes_instance/g0_b0__40_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    12.921 r  gcm_aes_instance/g1_b1__40/O
                         net (fo=1, unplaced)         0.000    12.921    gcm_aes_instance/g1_b1__40_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    13.166 r  gcm_aes_instance/g0_b0__45_i_15/O
                         net (fo=1, unplaced)         0.000    13.166    gcm_aes_instance/g0_b0__45_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    13.270 r  gcm_aes_instance/g0_b0__45_i_8/O
                         net (fo=5, unplaced)         0.340    13.610    gcm_aes_instance/g0_b0__45_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319    13.929 r  gcm_aes_instance/g0_b0__45_i_2/O
                         net (fo=33, unplaced)        1.183    15.112    gcm_aes_instance/g0_b0__45_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.236 r  gcm_aes_instance/g1_b1__45/O
                         net (fo=1, unplaced)         0.000    15.236    gcm_aes_instance/g1_b1__45_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    15.481 r  gcm_aes_instance/g0_b0__50_i_15/O
                         net (fo=1, unplaced)         0.000    15.481    gcm_aes_instance/g0_b0__50_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    15.585 r  gcm_aes_instance/g0_b0__50_i_8/O
                         net (fo=7, unplaced)         0.347    15.932    gcm_aes_instance/g0_b0__50_i_8_n_0
                         LUT3 (Prop_lut3_I0_O)        0.319    16.251 r  gcm_aes_instance/g0_b0__50_i_2/O
                         net (fo=33, unplaced)        1.183    17.434    gcm_aes_instance/g0_b0__50_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    17.558 r  gcm_aes_instance/g1_b1__50/O
                         net (fo=1, unplaced)         0.000    17.558    gcm_aes_instance/g1_b1__50_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 r  gcm_aes_instance/r_s5_key_schedule_reg[1222]_srl4_i_3/O
                         net (fo=2, unplaced)         0.000    17.803    gcm_aes_instance/r_s5_key_schedule_reg[1222]_srl4_i_3_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    17.907 r  gcm_aes_instance/g0_b0__51_i_8/O
                         net (fo=4, unplaced)         0.336    18.243    gcm_aes_instance/g0_b0__51_i_8_n_0
                         LUT2 (Prop_lut2_I0_O)        0.319    18.562 r  gcm_aes_instance/g0_b0__51_i_2/O
                         net (fo=33, unplaced)        1.183    19.745    gcm_aes_instance/g0_b0__51_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    19.869 r  gcm_aes_instance/g2_b0__51/O
                         net (fo=2, unplaced)         0.913    20.782    gcm_aes_instance/g2_b0__51_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    20.906 r  gcm_aes_instance/r_s5_key_schedule_reg[1407]_srl4_i_1/O
                         net (fo=1, unplaced)         0.333    21.239    gcm_aes_instance/fn_key_expansion_return[1407]
                         SRL16E                                       r  gcm_aes_instance/r_s5_key_schedule_reg[1407]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    31.678    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    26.300 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    27.060    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091    27.151 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.439    27.590    gcm_aes_instance/clk_out
                         SRL16E                                       r  gcm_aes_instance/r_s5_key_schedule_reg[1407]_srl4/CLK
                         clock pessimism              0.530    28.120    
                         clock uncertainty           -0.143    27.977    
                         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    27.933    gcm_aes_instance/r_s5_key_schedule_reg[1407]_srl4
  -------------------------------------------------------------------
                         required time                         27.933    
                         arrival time                         -21.239    
  -------------------------------------------------------------------
                         slack                                  6.694    

Slack (MET) :             6.712ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s5_key_schedule_reg[1368]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        22.807ns  (logic 7.086ns (31.069%)  route 15.721ns (68.931%))
  Logic Levels:           33  (LUT2=4 LUT3=1 LUT6=13 MUXF7=8 MUXF8=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 27.590 - 29.851 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.584    -1.586    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/Q
                         net (fo=115, unplaced)       1.068    -0.062    gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  gcm_aes_instance/g1_b0__17__0/O
                         net (fo=2, unplaced)         0.913     1.146    gcm_aes_instance/g1_b0__17__0_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     1.270 r  gcm_aes_instance/g0_b0__19_i_1/O
                         net (fo=33, unplaced)        1.036     2.306    gcm_aes_instance/g0_b0__19_i_1_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.430 r  gcm_aes_instance/g1_b1__19/O
                         net (fo=1, unplaced)         0.000     2.430    gcm_aes_instance/g1_b1__19_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     2.675 r  gcm_aes_instance/g0_b0__24_i_9/O
                         net (fo=1, unplaced)         0.000     2.675    gcm_aes_instance/g0_b0__24_i_9_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     2.779 r  gcm_aes_instance/g0_b0__24_i_2/O
                         net (fo=47, unplaced)        1.078     3.857    gcm_aes_instance/g0_b0__24_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.319     4.176 r  gcm_aes_instance/g1_b1__24/O
                         net (fo=1, unplaced)         0.000     4.176    gcm_aes_instance/g1_b1__24_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     4.421 r  gcm_aes_instance/g0_b0__29_i_9/O
                         net (fo=1, unplaced)         0.000     4.421    gcm_aes_instance/g0_b0__29_i_9_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     4.525 r  gcm_aes_instance/g0_b0__29_i_2/O
                         net (fo=46, unplaced)        1.077     5.602    gcm_aes_instance/g0_b0__29_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.319     5.921 r  gcm_aes_instance/g1_b1__29/O
                         net (fo=1, unplaced)         0.000     5.921    gcm_aes_instance/g1_b1__29_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     6.166 r  gcm_aes_instance/g0_b0__34_i_15/O
                         net (fo=1, unplaced)         0.000     6.166    gcm_aes_instance/g0_b0__34_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     6.270 r  gcm_aes_instance/g0_b0__34_i_8/O
                         net (fo=12, unplaced)        0.360     6.630    gcm_aes_instance/g0_b0__34_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319     6.949 r  gcm_aes_instance/g0_b0__34_i_2/O
                         net (fo=33, unplaced)        1.183     8.132    gcm_aes_instance/g0_b0__34_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.256 r  gcm_aes_instance/g1_b2__34/O
                         net (fo=1, unplaced)         0.902     9.158    gcm_aes_instance/g1_b2__34_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     9.282 r  gcm_aes_instance/r_s3_key_schedule_reg[741]_srl2_i_1/O
                         net (fo=47, unplaced)        1.192    10.474    gcm_aes_instance/r_s3_key_schedule_reg[741]_srl2_i_1_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    10.598 r  gcm_aes_instance/g1_b1__35/O
                         net (fo=1, unplaced)         0.000    10.598    gcm_aes_instance/g1_b1__35_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    10.843 r  gcm_aes_instance/g0_b0__40_i_15/O
                         net (fo=1, unplaced)         0.000    10.843    gcm_aes_instance/g0_b0__40_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    10.947 r  gcm_aes_instance/g0_b0__40_i_8/O
                         net (fo=7, unplaced)         0.347    11.294    gcm_aes_instance/g0_b0__40_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319    11.613 r  gcm_aes_instance/g0_b0__40_i_2/O
                         net (fo=34, unplaced)        1.184    12.797    gcm_aes_instance/g0_b0__40_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    12.921 r  gcm_aes_instance/g1_b1__40/O
                         net (fo=1, unplaced)         0.000    12.921    gcm_aes_instance/g1_b1__40_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    13.166 r  gcm_aes_instance/g0_b0__45_i_15/O
                         net (fo=1, unplaced)         0.000    13.166    gcm_aes_instance/g0_b0__45_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    13.270 r  gcm_aes_instance/g0_b0__45_i_8/O
                         net (fo=5, unplaced)         0.340    13.610    gcm_aes_instance/g0_b0__45_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319    13.929 r  gcm_aes_instance/g0_b0__45_i_2/O
                         net (fo=33, unplaced)        1.183    15.112    gcm_aes_instance/g0_b0__45_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.236 r  gcm_aes_instance/g1_b1__45/O
                         net (fo=1, unplaced)         0.000    15.236    gcm_aes_instance/g1_b1__45_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    15.481 r  gcm_aes_instance/g0_b0__50_i_15/O
                         net (fo=1, unplaced)         0.000    15.481    gcm_aes_instance/g0_b0__50_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    15.585 r  gcm_aes_instance/g0_b0__50_i_8/O
                         net (fo=7, unplaced)         0.347    15.932    gcm_aes_instance/g0_b0__50_i_8_n_0
                         LUT3 (Prop_lut3_I0_O)        0.319    16.251 r  gcm_aes_instance/g0_b0__50_i_2/O
                         net (fo=33, unplaced)        1.183    17.434    gcm_aes_instance/g0_b0__50_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    17.558 r  gcm_aes_instance/g1_b1__50/O
                         net (fo=1, unplaced)         0.000    17.558    gcm_aes_instance/g1_b1__50_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 r  gcm_aes_instance/r_s5_key_schedule_reg[1222]_srl4_i_3/O
                         net (fo=2, unplaced)         0.000    17.803    gcm_aes_instance/r_s5_key_schedule_reg[1222]_srl4_i_3_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    17.907 r  gcm_aes_instance/g0_b0__51_i_8/O
                         net (fo=4, unplaced)         0.336    18.243    gcm_aes_instance/g0_b0__51_i_8_n_0
                         LUT2 (Prop_lut2_I0_O)        0.319    18.562 r  gcm_aes_instance/g0_b0__51_i_2/O
                         net (fo=33, unplaced)        1.183    19.745    gcm_aes_instance/g0_b0__51_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    19.869 r  gcm_aes_instance/g1_b7__51/O
                         net (fo=1, unplaced)         0.000    19.869    gcm_aes_instance/g1_b7__51_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    20.114 r  gcm_aes_instance/r_s5_key_schedule_reg[1304]_srl4_i_2/O
                         net (fo=4, unplaced)         0.476    20.590    gcm_aes_instance/r_s5_key_schedule_reg[1304]_srl4_i_2_n_0
                         LUT6 (Prop_lut6_I5_O)        0.298    20.888 r  gcm_aes_instance/r_s5_key_schedule_reg[1368]_srl4_i_1/O
                         net (fo=1, unplaced)         0.333    21.221    gcm_aes_instance/fn_key_expansion_return[1368]
                         SRL16E                                       r  gcm_aes_instance/r_s5_key_schedule_reg[1368]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    31.678    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    26.300 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    27.060    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091    27.151 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.439    27.590    gcm_aes_instance/clk_out
                         SRL16E                                       r  gcm_aes_instance/r_s5_key_schedule_reg[1368]_srl4/CLK
                         clock pessimism              0.530    28.120    
                         clock uncertainty           -0.143    27.977    
                         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    27.933    gcm_aes_instance/r_s5_key_schedule_reg[1368]_srl4
  -------------------------------------------------------------------
                         required time                         27.933    
                         arrival time                         -21.221    
  -------------------------------------------------------------------
                         slack                                  6.712    

Slack (MET) :             6.712ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s5_key_schedule_reg[1369]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        22.807ns  (logic 7.086ns (31.069%)  route 15.721ns (68.931%))
  Logic Levels:           33  (LUT2=4 LUT3=1 LUT5=1 LUT6=12 MUXF7=8 MUXF8=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 27.590 - 29.851 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.584    -1.586    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/Q
                         net (fo=115, unplaced)       1.068    -0.062    gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  gcm_aes_instance/g1_b0__17__0/O
                         net (fo=2, unplaced)         0.913     1.146    gcm_aes_instance/g1_b0__17__0_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     1.270 r  gcm_aes_instance/g0_b0__19_i_1/O
                         net (fo=33, unplaced)        1.036     2.306    gcm_aes_instance/g0_b0__19_i_1_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.430 r  gcm_aes_instance/g1_b1__19/O
                         net (fo=1, unplaced)         0.000     2.430    gcm_aes_instance/g1_b1__19_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     2.675 r  gcm_aes_instance/g0_b0__24_i_9/O
                         net (fo=1, unplaced)         0.000     2.675    gcm_aes_instance/g0_b0__24_i_9_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     2.779 r  gcm_aes_instance/g0_b0__24_i_2/O
                         net (fo=47, unplaced)        1.078     3.857    gcm_aes_instance/g0_b0__24_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.319     4.176 r  gcm_aes_instance/g1_b1__24/O
                         net (fo=1, unplaced)         0.000     4.176    gcm_aes_instance/g1_b1__24_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     4.421 r  gcm_aes_instance/g0_b0__29_i_9/O
                         net (fo=1, unplaced)         0.000     4.421    gcm_aes_instance/g0_b0__29_i_9_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     4.525 r  gcm_aes_instance/g0_b0__29_i_2/O
                         net (fo=46, unplaced)        1.077     5.602    gcm_aes_instance/g0_b0__29_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.319     5.921 r  gcm_aes_instance/g1_b1__29/O
                         net (fo=1, unplaced)         0.000     5.921    gcm_aes_instance/g1_b1__29_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     6.166 r  gcm_aes_instance/g0_b0__34_i_15/O
                         net (fo=1, unplaced)         0.000     6.166    gcm_aes_instance/g0_b0__34_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     6.270 r  gcm_aes_instance/g0_b0__34_i_8/O
                         net (fo=12, unplaced)        0.360     6.630    gcm_aes_instance/g0_b0__34_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319     6.949 r  gcm_aes_instance/g0_b0__34_i_2/O
                         net (fo=33, unplaced)        1.183     8.132    gcm_aes_instance/g0_b0__34_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.256 r  gcm_aes_instance/g1_b2__34/O
                         net (fo=1, unplaced)         0.902     9.158    gcm_aes_instance/g1_b2__34_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     9.282 r  gcm_aes_instance/r_s3_key_schedule_reg[741]_srl2_i_1/O
                         net (fo=47, unplaced)        1.192    10.474    gcm_aes_instance/r_s3_key_schedule_reg[741]_srl2_i_1_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    10.598 r  gcm_aes_instance/g1_b1__35/O
                         net (fo=1, unplaced)         0.000    10.598    gcm_aes_instance/g1_b1__35_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    10.843 r  gcm_aes_instance/g0_b0__40_i_15/O
                         net (fo=1, unplaced)         0.000    10.843    gcm_aes_instance/g0_b0__40_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    10.947 r  gcm_aes_instance/g0_b0__40_i_8/O
                         net (fo=7, unplaced)         0.347    11.294    gcm_aes_instance/g0_b0__40_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319    11.613 r  gcm_aes_instance/g0_b0__40_i_2/O
                         net (fo=34, unplaced)        1.184    12.797    gcm_aes_instance/g0_b0__40_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    12.921 r  gcm_aes_instance/g1_b1__40/O
                         net (fo=1, unplaced)         0.000    12.921    gcm_aes_instance/g1_b1__40_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    13.166 r  gcm_aes_instance/g0_b0__45_i_15/O
                         net (fo=1, unplaced)         0.000    13.166    gcm_aes_instance/g0_b0__45_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    13.270 r  gcm_aes_instance/g0_b0__45_i_8/O
                         net (fo=5, unplaced)         0.340    13.610    gcm_aes_instance/g0_b0__45_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319    13.929 r  gcm_aes_instance/g0_b0__45_i_2/O
                         net (fo=33, unplaced)        1.183    15.112    gcm_aes_instance/g0_b0__45_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.236 r  gcm_aes_instance/g1_b1__45/O
                         net (fo=1, unplaced)         0.000    15.236    gcm_aes_instance/g1_b1__45_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    15.481 r  gcm_aes_instance/g0_b0__50_i_15/O
                         net (fo=1, unplaced)         0.000    15.481    gcm_aes_instance/g0_b0__50_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    15.585 r  gcm_aes_instance/g0_b0__50_i_8/O
                         net (fo=7, unplaced)         0.347    15.932    gcm_aes_instance/g0_b0__50_i_8_n_0
                         LUT3 (Prop_lut3_I0_O)        0.319    16.251 r  gcm_aes_instance/g0_b0__50_i_2/O
                         net (fo=33, unplaced)        1.183    17.434    gcm_aes_instance/g0_b0__50_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    17.558 r  gcm_aes_instance/g1_b1__50/O
                         net (fo=1, unplaced)         0.000    17.558    gcm_aes_instance/g1_b1__50_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 r  gcm_aes_instance/r_s5_key_schedule_reg[1222]_srl4_i_3/O
                         net (fo=2, unplaced)         0.000    17.803    gcm_aes_instance/r_s5_key_schedule_reg[1222]_srl4_i_3_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    17.907 r  gcm_aes_instance/g0_b0__51_i_8/O
                         net (fo=4, unplaced)         0.336    18.243    gcm_aes_instance/g0_b0__51_i_8_n_0
                         LUT2 (Prop_lut2_I0_O)        0.319    18.562 r  gcm_aes_instance/g0_b0__51_i_2/O
                         net (fo=33, unplaced)        1.183    19.745    gcm_aes_instance/g0_b0__51_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    19.869 r  gcm_aes_instance/g1_b6__51/O
                         net (fo=1, unplaced)         0.000    19.869    gcm_aes_instance/g1_b6__51_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    20.114 r  gcm_aes_instance/r_s5_key_schedule_reg[1305]_srl4_i_2/O
                         net (fo=4, unplaced)         0.476    20.590    gcm_aes_instance/r_s5_key_schedule_reg[1305]_srl4_i_2_n_0
                         LUT5 (Prop_lut5_I4_O)        0.298    20.888 r  gcm_aes_instance/r_s5_key_schedule_reg[1369]_srl4_i_1/O
                         net (fo=1, unplaced)         0.333    21.221    gcm_aes_instance/fn_key_expansion_return[1369]
                         SRL16E                                       r  gcm_aes_instance/r_s5_key_schedule_reg[1369]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    31.678    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    26.300 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    27.060    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091    27.151 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.439    27.590    gcm_aes_instance/clk_out
                         SRL16E                                       r  gcm_aes_instance/r_s5_key_schedule_reg[1369]_srl4/CLK
                         clock pessimism              0.530    28.120    
                         clock uncertainty           -0.143    27.977    
                         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    27.933    gcm_aes_instance/r_s5_key_schedule_reg[1369]_srl4
  -------------------------------------------------------------------
                         required time                         27.933    
                         arrival time                         -21.221    
  -------------------------------------------------------------------
                         slack                                  6.712    

Slack (MET) :             6.712ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s5_key_schedule_reg[1370]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        22.807ns  (logic 7.086ns (31.069%)  route 15.721ns (68.931%))
  Logic Levels:           33  (LUT2=4 LUT3=1 LUT5=1 LUT6=12 MUXF7=8 MUXF8=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 27.590 - 29.851 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.584    -1.586    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/Q
                         net (fo=115, unplaced)       1.068    -0.062    gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  gcm_aes_instance/g1_b0__17__0/O
                         net (fo=2, unplaced)         0.913     1.146    gcm_aes_instance/g1_b0__17__0_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     1.270 r  gcm_aes_instance/g0_b0__19_i_1/O
                         net (fo=33, unplaced)        1.036     2.306    gcm_aes_instance/g0_b0__19_i_1_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.430 r  gcm_aes_instance/g1_b1__19/O
                         net (fo=1, unplaced)         0.000     2.430    gcm_aes_instance/g1_b1__19_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     2.675 r  gcm_aes_instance/g0_b0__24_i_9/O
                         net (fo=1, unplaced)         0.000     2.675    gcm_aes_instance/g0_b0__24_i_9_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     2.779 r  gcm_aes_instance/g0_b0__24_i_2/O
                         net (fo=47, unplaced)        1.078     3.857    gcm_aes_instance/g0_b0__24_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.319     4.176 r  gcm_aes_instance/g1_b1__24/O
                         net (fo=1, unplaced)         0.000     4.176    gcm_aes_instance/g1_b1__24_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     4.421 r  gcm_aes_instance/g0_b0__29_i_9/O
                         net (fo=1, unplaced)         0.000     4.421    gcm_aes_instance/g0_b0__29_i_9_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     4.525 r  gcm_aes_instance/g0_b0__29_i_2/O
                         net (fo=46, unplaced)        1.077     5.602    gcm_aes_instance/g0_b0__29_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.319     5.921 r  gcm_aes_instance/g1_b1__29/O
                         net (fo=1, unplaced)         0.000     5.921    gcm_aes_instance/g1_b1__29_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     6.166 r  gcm_aes_instance/g0_b0__34_i_15/O
                         net (fo=1, unplaced)         0.000     6.166    gcm_aes_instance/g0_b0__34_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     6.270 r  gcm_aes_instance/g0_b0__34_i_8/O
                         net (fo=12, unplaced)        0.360     6.630    gcm_aes_instance/g0_b0__34_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319     6.949 r  gcm_aes_instance/g0_b0__34_i_2/O
                         net (fo=33, unplaced)        1.183     8.132    gcm_aes_instance/g0_b0__34_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.256 r  gcm_aes_instance/g1_b2__34/O
                         net (fo=1, unplaced)         0.902     9.158    gcm_aes_instance/g1_b2__34_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     9.282 r  gcm_aes_instance/r_s3_key_schedule_reg[741]_srl2_i_1/O
                         net (fo=47, unplaced)        1.192    10.474    gcm_aes_instance/r_s3_key_schedule_reg[741]_srl2_i_1_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    10.598 r  gcm_aes_instance/g1_b1__35/O
                         net (fo=1, unplaced)         0.000    10.598    gcm_aes_instance/g1_b1__35_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    10.843 r  gcm_aes_instance/g0_b0__40_i_15/O
                         net (fo=1, unplaced)         0.000    10.843    gcm_aes_instance/g0_b0__40_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    10.947 r  gcm_aes_instance/g0_b0__40_i_8/O
                         net (fo=7, unplaced)         0.347    11.294    gcm_aes_instance/g0_b0__40_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319    11.613 r  gcm_aes_instance/g0_b0__40_i_2/O
                         net (fo=34, unplaced)        1.184    12.797    gcm_aes_instance/g0_b0__40_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    12.921 r  gcm_aes_instance/g1_b1__40/O
                         net (fo=1, unplaced)         0.000    12.921    gcm_aes_instance/g1_b1__40_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    13.166 r  gcm_aes_instance/g0_b0__45_i_15/O
                         net (fo=1, unplaced)         0.000    13.166    gcm_aes_instance/g0_b0__45_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    13.270 r  gcm_aes_instance/g0_b0__45_i_8/O
                         net (fo=5, unplaced)         0.340    13.610    gcm_aes_instance/g0_b0__45_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319    13.929 r  gcm_aes_instance/g0_b0__45_i_2/O
                         net (fo=33, unplaced)        1.183    15.112    gcm_aes_instance/g0_b0__45_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.236 r  gcm_aes_instance/g1_b1__45/O
                         net (fo=1, unplaced)         0.000    15.236    gcm_aes_instance/g1_b1__45_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    15.481 r  gcm_aes_instance/g0_b0__50_i_15/O
                         net (fo=1, unplaced)         0.000    15.481    gcm_aes_instance/g0_b0__50_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    15.585 r  gcm_aes_instance/g0_b0__50_i_8/O
                         net (fo=7, unplaced)         0.347    15.932    gcm_aes_instance/g0_b0__50_i_8_n_0
                         LUT3 (Prop_lut3_I0_O)        0.319    16.251 r  gcm_aes_instance/g0_b0__50_i_2/O
                         net (fo=33, unplaced)        1.183    17.434    gcm_aes_instance/g0_b0__50_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    17.558 r  gcm_aes_instance/g1_b1__50/O
                         net (fo=1, unplaced)         0.000    17.558    gcm_aes_instance/g1_b1__50_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 r  gcm_aes_instance/r_s5_key_schedule_reg[1222]_srl4_i_3/O
                         net (fo=2, unplaced)         0.000    17.803    gcm_aes_instance/r_s5_key_schedule_reg[1222]_srl4_i_3_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    17.907 r  gcm_aes_instance/g0_b0__51_i_8/O
                         net (fo=4, unplaced)         0.336    18.243    gcm_aes_instance/g0_b0__51_i_8_n_0
                         LUT2 (Prop_lut2_I0_O)        0.319    18.562 r  gcm_aes_instance/g0_b0__51_i_2/O
                         net (fo=33, unplaced)        1.183    19.745    gcm_aes_instance/g0_b0__51_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    19.869 r  gcm_aes_instance/g1_b5__51/O
                         net (fo=1, unplaced)         0.000    19.869    gcm_aes_instance/g1_b5__51_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    20.114 r  gcm_aes_instance/r_s5_key_schedule_reg[1306]_srl4_i_2/O
                         net (fo=4, unplaced)         0.476    20.590    gcm_aes_instance/r_s5_key_schedule_reg[1306]_srl4_i_2_n_0
                         LUT5 (Prop_lut5_I4_O)        0.298    20.888 r  gcm_aes_instance/r_s5_key_schedule_reg[1370]_srl4_i_1/O
                         net (fo=1, unplaced)         0.333    21.221    gcm_aes_instance/fn_key_expansion_return[1370]
                         SRL16E                                       r  gcm_aes_instance/r_s5_key_schedule_reg[1370]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    31.678    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    26.300 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    27.060    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091    27.151 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.439    27.590    gcm_aes_instance/clk_out
                         SRL16E                                       r  gcm_aes_instance/r_s5_key_schedule_reg[1370]_srl4/CLK
                         clock pessimism              0.530    28.120    
                         clock uncertainty           -0.143    27.977    
                         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    27.933    gcm_aes_instance/r_s5_key_schedule_reg[1370]_srl4
  -------------------------------------------------------------------
                         required time                         27.933    
                         arrival time                         -21.221    
  -------------------------------------------------------------------
                         slack                                  6.712    

Slack (MET) :             6.712ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s5_key_schedule_reg[1371]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        22.807ns  (logic 7.086ns (31.069%)  route 15.721ns (68.931%))
  Logic Levels:           33  (LUT2=4 LUT3=1 LUT5=1 LUT6=12 MUXF7=8 MUXF8=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 27.590 - 29.851 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.584    -1.586    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/Q
                         net (fo=115, unplaced)       1.068    -0.062    gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  gcm_aes_instance/g1_b0__17__0/O
                         net (fo=2, unplaced)         0.913     1.146    gcm_aes_instance/g1_b0__17__0_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     1.270 r  gcm_aes_instance/g0_b0__19_i_1/O
                         net (fo=33, unplaced)        1.036     2.306    gcm_aes_instance/g0_b0__19_i_1_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.430 r  gcm_aes_instance/g1_b1__19/O
                         net (fo=1, unplaced)         0.000     2.430    gcm_aes_instance/g1_b1__19_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     2.675 r  gcm_aes_instance/g0_b0__24_i_9/O
                         net (fo=1, unplaced)         0.000     2.675    gcm_aes_instance/g0_b0__24_i_9_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     2.779 r  gcm_aes_instance/g0_b0__24_i_2/O
                         net (fo=47, unplaced)        1.078     3.857    gcm_aes_instance/g0_b0__24_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.319     4.176 r  gcm_aes_instance/g1_b1__24/O
                         net (fo=1, unplaced)         0.000     4.176    gcm_aes_instance/g1_b1__24_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     4.421 r  gcm_aes_instance/g0_b0__29_i_9/O
                         net (fo=1, unplaced)         0.000     4.421    gcm_aes_instance/g0_b0__29_i_9_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     4.525 r  gcm_aes_instance/g0_b0__29_i_2/O
                         net (fo=46, unplaced)        1.077     5.602    gcm_aes_instance/g0_b0__29_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.319     5.921 r  gcm_aes_instance/g1_b1__29/O
                         net (fo=1, unplaced)         0.000     5.921    gcm_aes_instance/g1_b1__29_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     6.166 r  gcm_aes_instance/g0_b0__34_i_15/O
                         net (fo=1, unplaced)         0.000     6.166    gcm_aes_instance/g0_b0__34_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     6.270 r  gcm_aes_instance/g0_b0__34_i_8/O
                         net (fo=12, unplaced)        0.360     6.630    gcm_aes_instance/g0_b0__34_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319     6.949 r  gcm_aes_instance/g0_b0__34_i_2/O
                         net (fo=33, unplaced)        1.183     8.132    gcm_aes_instance/g0_b0__34_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.256 r  gcm_aes_instance/g1_b2__34/O
                         net (fo=1, unplaced)         0.902     9.158    gcm_aes_instance/g1_b2__34_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     9.282 r  gcm_aes_instance/r_s3_key_schedule_reg[741]_srl2_i_1/O
                         net (fo=47, unplaced)        1.192    10.474    gcm_aes_instance/r_s3_key_schedule_reg[741]_srl2_i_1_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    10.598 r  gcm_aes_instance/g1_b1__35/O
                         net (fo=1, unplaced)         0.000    10.598    gcm_aes_instance/g1_b1__35_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    10.843 r  gcm_aes_instance/g0_b0__40_i_15/O
                         net (fo=1, unplaced)         0.000    10.843    gcm_aes_instance/g0_b0__40_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    10.947 r  gcm_aes_instance/g0_b0__40_i_8/O
                         net (fo=7, unplaced)         0.347    11.294    gcm_aes_instance/g0_b0__40_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319    11.613 r  gcm_aes_instance/g0_b0__40_i_2/O
                         net (fo=34, unplaced)        1.184    12.797    gcm_aes_instance/g0_b0__40_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    12.921 r  gcm_aes_instance/g1_b1__40/O
                         net (fo=1, unplaced)         0.000    12.921    gcm_aes_instance/g1_b1__40_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    13.166 r  gcm_aes_instance/g0_b0__45_i_15/O
                         net (fo=1, unplaced)         0.000    13.166    gcm_aes_instance/g0_b0__45_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    13.270 r  gcm_aes_instance/g0_b0__45_i_8/O
                         net (fo=5, unplaced)         0.340    13.610    gcm_aes_instance/g0_b0__45_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319    13.929 r  gcm_aes_instance/g0_b0__45_i_2/O
                         net (fo=33, unplaced)        1.183    15.112    gcm_aes_instance/g0_b0__45_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.236 r  gcm_aes_instance/g1_b1__45/O
                         net (fo=1, unplaced)         0.000    15.236    gcm_aes_instance/g1_b1__45_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    15.481 r  gcm_aes_instance/g0_b0__50_i_15/O
                         net (fo=1, unplaced)         0.000    15.481    gcm_aes_instance/g0_b0__50_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    15.585 r  gcm_aes_instance/g0_b0__50_i_8/O
                         net (fo=7, unplaced)         0.347    15.932    gcm_aes_instance/g0_b0__50_i_8_n_0
                         LUT3 (Prop_lut3_I0_O)        0.319    16.251 r  gcm_aes_instance/g0_b0__50_i_2/O
                         net (fo=33, unplaced)        1.183    17.434    gcm_aes_instance/g0_b0__50_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    17.558 r  gcm_aes_instance/g1_b1__50/O
                         net (fo=1, unplaced)         0.000    17.558    gcm_aes_instance/g1_b1__50_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 r  gcm_aes_instance/r_s5_key_schedule_reg[1222]_srl4_i_3/O
                         net (fo=2, unplaced)         0.000    17.803    gcm_aes_instance/r_s5_key_schedule_reg[1222]_srl4_i_3_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    17.907 r  gcm_aes_instance/g0_b0__51_i_8/O
                         net (fo=4, unplaced)         0.336    18.243    gcm_aes_instance/g0_b0__51_i_8_n_0
                         LUT2 (Prop_lut2_I0_O)        0.319    18.562 r  gcm_aes_instance/g0_b0__51_i_2/O
                         net (fo=33, unplaced)        1.183    19.745    gcm_aes_instance/g0_b0__51_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    19.869 r  gcm_aes_instance/g1_b4__51/O
                         net (fo=1, unplaced)         0.000    19.869    gcm_aes_instance/g1_b4__51_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    20.114 r  gcm_aes_instance/r_s5_key_schedule_reg[1307]_srl4_i_2/O
                         net (fo=4, unplaced)         0.476    20.590    gcm_aes_instance/r_s5_key_schedule_reg[1307]_srl4_i_2_n_0
                         LUT5 (Prop_lut5_I4_O)        0.298    20.888 r  gcm_aes_instance/r_s5_key_schedule_reg[1371]_srl4_i_1/O
                         net (fo=1, unplaced)         0.333    21.221    gcm_aes_instance/fn_key_expansion_return[1371]
                         SRL16E                                       r  gcm_aes_instance/r_s5_key_schedule_reg[1371]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    31.678    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    26.300 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    27.060    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091    27.151 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.439    27.590    gcm_aes_instance/clk_out
                         SRL16E                                       r  gcm_aes_instance/r_s5_key_schedule_reg[1371]_srl4/CLK
                         clock pessimism              0.530    28.120    
                         clock uncertainty           -0.143    27.977    
                         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    27.933    gcm_aes_instance/r_s5_key_schedule_reg[1371]_srl4
  -------------------------------------------------------------------
                         required time                         27.933    
                         arrival time                         -21.221    
  -------------------------------------------------------------------
                         slack                                  6.712    

Slack (MET) :             6.712ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s5_key_schedule_reg[1372]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        22.807ns  (logic 7.086ns (31.069%)  route 15.721ns (68.931%))
  Logic Levels:           33  (LUT2=4 LUT3=1 LUT5=1 LUT6=12 MUXF7=8 MUXF8=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 27.590 - 29.851 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.584    -1.586    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/Q
                         net (fo=115, unplaced)       1.068    -0.062    gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  gcm_aes_instance/g1_b0__17__0/O
                         net (fo=2, unplaced)         0.913     1.146    gcm_aes_instance/g1_b0__17__0_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     1.270 r  gcm_aes_instance/g0_b0__19_i_1/O
                         net (fo=33, unplaced)        1.036     2.306    gcm_aes_instance/g0_b0__19_i_1_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.430 r  gcm_aes_instance/g1_b1__19/O
                         net (fo=1, unplaced)         0.000     2.430    gcm_aes_instance/g1_b1__19_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     2.675 r  gcm_aes_instance/g0_b0__24_i_9/O
                         net (fo=1, unplaced)         0.000     2.675    gcm_aes_instance/g0_b0__24_i_9_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     2.779 r  gcm_aes_instance/g0_b0__24_i_2/O
                         net (fo=47, unplaced)        1.078     3.857    gcm_aes_instance/g0_b0__24_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.319     4.176 r  gcm_aes_instance/g1_b1__24/O
                         net (fo=1, unplaced)         0.000     4.176    gcm_aes_instance/g1_b1__24_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     4.421 r  gcm_aes_instance/g0_b0__29_i_9/O
                         net (fo=1, unplaced)         0.000     4.421    gcm_aes_instance/g0_b0__29_i_9_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     4.525 r  gcm_aes_instance/g0_b0__29_i_2/O
                         net (fo=46, unplaced)        1.077     5.602    gcm_aes_instance/g0_b0__29_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.319     5.921 r  gcm_aes_instance/g1_b1__29/O
                         net (fo=1, unplaced)         0.000     5.921    gcm_aes_instance/g1_b1__29_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     6.166 r  gcm_aes_instance/g0_b0__34_i_15/O
                         net (fo=1, unplaced)         0.000     6.166    gcm_aes_instance/g0_b0__34_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     6.270 r  gcm_aes_instance/g0_b0__34_i_8/O
                         net (fo=12, unplaced)        0.360     6.630    gcm_aes_instance/g0_b0__34_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319     6.949 r  gcm_aes_instance/g0_b0__34_i_2/O
                         net (fo=33, unplaced)        1.183     8.132    gcm_aes_instance/g0_b0__34_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.256 r  gcm_aes_instance/g1_b2__34/O
                         net (fo=1, unplaced)         0.902     9.158    gcm_aes_instance/g1_b2__34_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     9.282 r  gcm_aes_instance/r_s3_key_schedule_reg[741]_srl2_i_1/O
                         net (fo=47, unplaced)        1.192    10.474    gcm_aes_instance/r_s3_key_schedule_reg[741]_srl2_i_1_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    10.598 r  gcm_aes_instance/g1_b1__35/O
                         net (fo=1, unplaced)         0.000    10.598    gcm_aes_instance/g1_b1__35_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    10.843 r  gcm_aes_instance/g0_b0__40_i_15/O
                         net (fo=1, unplaced)         0.000    10.843    gcm_aes_instance/g0_b0__40_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    10.947 r  gcm_aes_instance/g0_b0__40_i_8/O
                         net (fo=7, unplaced)         0.347    11.294    gcm_aes_instance/g0_b0__40_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319    11.613 r  gcm_aes_instance/g0_b0__40_i_2/O
                         net (fo=34, unplaced)        1.184    12.797    gcm_aes_instance/g0_b0__40_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    12.921 r  gcm_aes_instance/g1_b1__40/O
                         net (fo=1, unplaced)         0.000    12.921    gcm_aes_instance/g1_b1__40_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    13.166 r  gcm_aes_instance/g0_b0__45_i_15/O
                         net (fo=1, unplaced)         0.000    13.166    gcm_aes_instance/g0_b0__45_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    13.270 r  gcm_aes_instance/g0_b0__45_i_8/O
                         net (fo=5, unplaced)         0.340    13.610    gcm_aes_instance/g0_b0__45_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319    13.929 r  gcm_aes_instance/g0_b0__45_i_2/O
                         net (fo=33, unplaced)        1.183    15.112    gcm_aes_instance/g0_b0__45_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.236 r  gcm_aes_instance/g1_b1__45/O
                         net (fo=1, unplaced)         0.000    15.236    gcm_aes_instance/g1_b1__45_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    15.481 r  gcm_aes_instance/g0_b0__50_i_15/O
                         net (fo=1, unplaced)         0.000    15.481    gcm_aes_instance/g0_b0__50_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    15.585 r  gcm_aes_instance/g0_b0__50_i_8/O
                         net (fo=7, unplaced)         0.347    15.932    gcm_aes_instance/g0_b0__50_i_8_n_0
                         LUT3 (Prop_lut3_I0_O)        0.319    16.251 r  gcm_aes_instance/g0_b0__50_i_2/O
                         net (fo=33, unplaced)        1.183    17.434    gcm_aes_instance/g0_b0__50_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    17.558 r  gcm_aes_instance/g1_b1__50/O
                         net (fo=1, unplaced)         0.000    17.558    gcm_aes_instance/g1_b1__50_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 r  gcm_aes_instance/r_s5_key_schedule_reg[1222]_srl4_i_3/O
                         net (fo=2, unplaced)         0.000    17.803    gcm_aes_instance/r_s5_key_schedule_reg[1222]_srl4_i_3_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    17.907 r  gcm_aes_instance/g0_b0__51_i_8/O
                         net (fo=4, unplaced)         0.336    18.243    gcm_aes_instance/g0_b0__51_i_8_n_0
                         LUT2 (Prop_lut2_I0_O)        0.319    18.562 r  gcm_aes_instance/g0_b0__51_i_2/O
                         net (fo=33, unplaced)        1.183    19.745    gcm_aes_instance/g0_b0__51_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    19.869 r  gcm_aes_instance/g1_b3__51/O
                         net (fo=1, unplaced)         0.000    19.869    gcm_aes_instance/g1_b3__51_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    20.114 r  gcm_aes_instance/r_s5_key_schedule_reg[1308]_srl4_i_2/O
                         net (fo=4, unplaced)         0.476    20.590    gcm_aes_instance/r_s5_key_schedule_reg[1308]_srl4_i_2_n_0
                         LUT5 (Prop_lut5_I4_O)        0.298    20.888 r  gcm_aes_instance/r_s5_key_schedule_reg[1372]_srl4_i_1/O
                         net (fo=1, unplaced)         0.333    21.221    gcm_aes_instance/fn_key_expansion_return[1372]
                         SRL16E                                       r  gcm_aes_instance/r_s5_key_schedule_reg[1372]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    31.678    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    26.300 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    27.060    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091    27.151 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.439    27.590    gcm_aes_instance/clk_out
                         SRL16E                                       r  gcm_aes_instance/r_s5_key_schedule_reg[1372]_srl4/CLK
                         clock pessimism              0.530    28.120    
                         clock uncertainty           -0.143    27.977    
                         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    27.933    gcm_aes_instance/r_s5_key_schedule_reg[1372]_srl4
  -------------------------------------------------------------------
                         required time                         27.933    
                         arrival time                         -21.221    
  -------------------------------------------------------------------
                         slack                                  6.712    

Slack (MET) :             6.712ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s5_key_schedule_reg[1373]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            29.851ns  (w_clk_out_clk_wiz_gen rise@29.851ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        22.807ns  (logic 7.086ns (31.069%)  route 15.721ns (68.931%))
  Logic Levels:           33  (LUT2=4 LUT3=1 LUT5=1 LUT6=12 MUXF7=8 MUXF8=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 27.590 - 29.851 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.584    -1.586    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0/Q
                         net (fo=115, unplaced)       1.068    -0.062    gcm_aes_instance/r_s1_cipher_key_reg[3]_rep__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.233 f  gcm_aes_instance/g1_b0__17__0/O
                         net (fo=2, unplaced)         0.913     1.146    gcm_aes_instance/g1_b0__17__0_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     1.270 r  gcm_aes_instance/g0_b0__19_i_1/O
                         net (fo=33, unplaced)        1.036     2.306    gcm_aes_instance/g0_b0__19_i_1_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.430 r  gcm_aes_instance/g1_b1__19/O
                         net (fo=1, unplaced)         0.000     2.430    gcm_aes_instance/g1_b1__19_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     2.675 r  gcm_aes_instance/g0_b0__24_i_9/O
                         net (fo=1, unplaced)         0.000     2.675    gcm_aes_instance/g0_b0__24_i_9_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     2.779 r  gcm_aes_instance/g0_b0__24_i_2/O
                         net (fo=47, unplaced)        1.078     3.857    gcm_aes_instance/g0_b0__24_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.319     4.176 r  gcm_aes_instance/g1_b1__24/O
                         net (fo=1, unplaced)         0.000     4.176    gcm_aes_instance/g1_b1__24_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     4.421 r  gcm_aes_instance/g0_b0__29_i_9/O
                         net (fo=1, unplaced)         0.000     4.421    gcm_aes_instance/g0_b0__29_i_9_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     4.525 r  gcm_aes_instance/g0_b0__29_i_2/O
                         net (fo=46, unplaced)        1.077     5.602    gcm_aes_instance/g0_b0__29_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.319     5.921 r  gcm_aes_instance/g1_b1__29/O
                         net (fo=1, unplaced)         0.000     5.921    gcm_aes_instance/g1_b1__29_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     6.166 r  gcm_aes_instance/g0_b0__34_i_15/O
                         net (fo=1, unplaced)         0.000     6.166    gcm_aes_instance/g0_b0__34_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     6.270 r  gcm_aes_instance/g0_b0__34_i_8/O
                         net (fo=12, unplaced)        0.360     6.630    gcm_aes_instance/g0_b0__34_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319     6.949 r  gcm_aes_instance/g0_b0__34_i_2/O
                         net (fo=33, unplaced)        1.183     8.132    gcm_aes_instance/g0_b0__34_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.256 r  gcm_aes_instance/g1_b2__34/O
                         net (fo=1, unplaced)         0.902     9.158    gcm_aes_instance/g1_b2__34_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     9.282 r  gcm_aes_instance/r_s3_key_schedule_reg[741]_srl2_i_1/O
                         net (fo=47, unplaced)        1.192    10.474    gcm_aes_instance/r_s3_key_schedule_reg[741]_srl2_i_1_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    10.598 r  gcm_aes_instance/g1_b1__35/O
                         net (fo=1, unplaced)         0.000    10.598    gcm_aes_instance/g1_b1__35_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    10.843 r  gcm_aes_instance/g0_b0__40_i_15/O
                         net (fo=1, unplaced)         0.000    10.843    gcm_aes_instance/g0_b0__40_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    10.947 r  gcm_aes_instance/g0_b0__40_i_8/O
                         net (fo=7, unplaced)         0.347    11.294    gcm_aes_instance/g0_b0__40_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319    11.613 r  gcm_aes_instance/g0_b0__40_i_2/O
                         net (fo=34, unplaced)        1.184    12.797    gcm_aes_instance/g0_b0__40_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    12.921 r  gcm_aes_instance/g1_b1__40/O
                         net (fo=1, unplaced)         0.000    12.921    gcm_aes_instance/g1_b1__40_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    13.166 r  gcm_aes_instance/g0_b0__45_i_15/O
                         net (fo=1, unplaced)         0.000    13.166    gcm_aes_instance/g0_b0__45_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    13.270 r  gcm_aes_instance/g0_b0__45_i_8/O
                         net (fo=5, unplaced)         0.340    13.610    gcm_aes_instance/g0_b0__45_i_8_n_0
                         LUT2 (Prop_lut2_I1_O)        0.319    13.929 r  gcm_aes_instance/g0_b0__45_i_2/O
                         net (fo=33, unplaced)        1.183    15.112    gcm_aes_instance/g0_b0__45_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    15.236 r  gcm_aes_instance/g1_b1__45/O
                         net (fo=1, unplaced)         0.000    15.236    gcm_aes_instance/g1_b1__45_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    15.481 r  gcm_aes_instance/g0_b0__50_i_15/O
                         net (fo=1, unplaced)         0.000    15.481    gcm_aes_instance/g0_b0__50_i_15_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    15.585 r  gcm_aes_instance/g0_b0__50_i_8/O
                         net (fo=7, unplaced)         0.347    15.932    gcm_aes_instance/g0_b0__50_i_8_n_0
                         LUT3 (Prop_lut3_I0_O)        0.319    16.251 r  gcm_aes_instance/g0_b0__50_i_2/O
                         net (fo=33, unplaced)        1.183    17.434    gcm_aes_instance/g0_b0__50_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    17.558 r  gcm_aes_instance/g1_b1__50/O
                         net (fo=1, unplaced)         0.000    17.558    gcm_aes_instance/g1_b1__50_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    17.803 r  gcm_aes_instance/r_s5_key_schedule_reg[1222]_srl4_i_3/O
                         net (fo=2, unplaced)         0.000    17.803    gcm_aes_instance/r_s5_key_schedule_reg[1222]_srl4_i_3_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.104    17.907 r  gcm_aes_instance/g0_b0__51_i_8/O
                         net (fo=4, unplaced)         0.336    18.243    gcm_aes_instance/g0_b0__51_i_8_n_0
                         LUT2 (Prop_lut2_I0_O)        0.319    18.562 r  gcm_aes_instance/g0_b0__51_i_2/O
                         net (fo=33, unplaced)        1.183    19.745    gcm_aes_instance/g0_b0__51_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    19.869 r  gcm_aes_instance/g1_b2__51/O
                         net (fo=1, unplaced)         0.000    19.869    gcm_aes_instance/g1_b2__51_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245    20.114 r  gcm_aes_instance/r_s5_key_schedule_reg[1309]_srl4_i_2/O
                         net (fo=4, unplaced)         0.476    20.590    gcm_aes_instance/r_s5_key_schedule_reg[1309]_srl4_i_2_n_0
                         LUT5 (Prop_lut5_I4_O)        0.298    20.888 r  gcm_aes_instance/r_s5_key_schedule_reg[1373]_srl4_i_1/O
                         net (fo=1, unplaced)         0.333    21.221    gcm_aes_instance/fn_key_expansion_return[1373]
                         SRL16E                                       r  gcm_aes_instance/r_s5_key_schedule_reg[1373]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     29.851    29.851 r  
    W5                                                0.000    29.851 r  clk (IN)
                         net (fo=0)                   0.000    29.851    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    31.239 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    31.678    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    26.300 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    27.060    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091    27.151 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.439    27.590    gcm_aes_instance/clk_out
                         SRL16E                                       r  gcm_aes_instance/r_s5_key_schedule_reg[1373]_srl4/CLK
                         clock pessimism              0.530    28.120    
                         clock uncertainty           -0.143    27.977    
                         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    27.933    gcm_aes_instance/r_s5_key_schedule_reg[1373]_srl4
  -------------------------------------------------------------------
                         required time                         27.933    
                         arrival time                         -21.221    
  -------------------------------------------------------------------
                         slack                                  6.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s1_plain_text_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s6_plain_text_reg[0]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.038%)  route 0.141ns (49.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.114    -0.959    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/r_s1_plain_text_reg[0]__0/Q
                         net (fo=1, unplaced)         0.141    -0.677    gcm_aes_instance/r_s1_plain_text_reg[0]__0_n_0
                         SRL16E                                       r  gcm_aes_instance/r_s6_plain_text_reg[0]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.259    -1.094    gcm_aes_instance/clk_out
                         SRL16E                                       r  gcm_aes_instance/r_s6_plain_text_reg[0]_srl5/CLK
                         clock pessimism              0.280    -0.814    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.750    gcm_aes_instance/r_s6_plain_text_reg[0]_srl5
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s1_plain_text_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s6_plain_text_reg[1]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.038%)  route 0.141ns (49.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.114    -0.959    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/r_s1_plain_text_reg[1]__0/Q
                         net (fo=1, unplaced)         0.141    -0.677    gcm_aes_instance/r_s1_plain_text_reg[1]__0_n_0
                         SRL16E                                       r  gcm_aes_instance/r_s6_plain_text_reg[1]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.259    -1.094    gcm_aes_instance/clk_out
                         SRL16E                                       r  gcm_aes_instance/r_s6_plain_text_reg[1]_srl5/CLK
                         clock pessimism              0.280    -0.814    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.750    gcm_aes_instance/r_s6_plain_text_reg[1]_srl5
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s1_plain_text_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s6_plain_text_reg[2]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.038%)  route 0.141ns (49.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.114    -0.959    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/r_s1_plain_text_reg[2]__0/Q
                         net (fo=1, unplaced)         0.141    -0.677    gcm_aes_instance/r_s1_plain_text_reg[2]__0_n_0
                         SRL16E                                       r  gcm_aes_instance/r_s6_plain_text_reg[2]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.259    -1.094    gcm_aes_instance/clk_out
                         SRL16E                                       r  gcm_aes_instance/r_s6_plain_text_reg[2]_srl5/CLK
                         clock pessimism              0.280    -0.814    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.750    gcm_aes_instance/r_s6_plain_text_reg[2]_srl5
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s1_plain_text_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s6_plain_text_reg[3]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.038%)  route 0.141ns (49.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.114    -0.959    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/r_s1_plain_text_reg[3]__0/Q
                         net (fo=1, unplaced)         0.141    -0.677    gcm_aes_instance/r_s1_plain_text_reg[3]__0_n_0
                         SRL16E                                       r  gcm_aes_instance/r_s6_plain_text_reg[3]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.259    -1.094    gcm_aes_instance/clk_out
                         SRL16E                                       r  gcm_aes_instance/r_s6_plain_text_reg[3]_srl5/CLK
                         clock pessimism              0.280    -0.814    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.750    gcm_aes_instance/r_s6_plain_text_reg[3]_srl5
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s3_new_instance_reg/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            gcm_aes_instance/r_s7_new_instance_reg_srl4/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.414%)  route 0.184ns (56.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.114    -0.959    gcm_aes_instance/clk_out
                         FDRE                                         r  gcm_aes_instance/r_s3_new_instance_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/r_s3_new_instance_reg/Q
                         net (fo=112, unplaced)       0.184    -0.634    gcm_aes_instance/r_s3_new_instance
                         SRL16E                                       r  gcm_aes_instance/r_s7_new_instance_reg_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.259    -1.094    gcm_aes_instance/clk_out
                         SRL16E                                       r  gcm_aes_instance/r_s7_new_instance_reg_srl4/CLK
                         clock pessimism              0.280    -0.814    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.750    gcm_aes_instance/r_s7_new_instance_reg_srl4
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.634    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            u/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.469%)  route 0.126ns (33.531%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[11]/Q
                         net (fo=1, unplaced)         0.126    -0.692    u/clkdiv_reg_n_0_[11]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[8]_i_2/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[8]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.584 r  u/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.584    u/clkdiv_reg[8]_i_1_n_4
                         FDRE                                         r  u/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[11]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            u/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.469%)  route 0.126ns (33.531%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[15]/Q
                         net (fo=1, unplaced)         0.126    -0.692    u/clkdiv_reg_n_0_[15]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[12]_i_2/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[12]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.584 r  u/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.584    u/clkdiv_reg[12]_i_1_n_4
                         FDRE                                         r  u/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[15]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            u/clkdiv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.469%)  route 0.126ns (33.531%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[3]/Q
                         net (fo=1, unplaced)         0.126    -0.692    u/clkdiv_reg_n_0_[3]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[0]_i_2/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[0]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.584 r  u/clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.584    u/clkdiv_reg[0]_i_1_n_4
                         FDRE                                         r  u/clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[3]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            u/clkdiv_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.469%)  route 0.126ns (33.531%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[7]/Q
                         net (fo=1, unplaced)         0.126    -0.692    u/clkdiv_reg_n_0_[7]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[4]_i_2/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[4]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.584 r  u/clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.584    u/clkdiv_reg[4]_i_1_n_4
                         FDRE                                         r  u/clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[7]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            u/clkdiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.158%)  route 0.125ns (32.842%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 f  u/clkdiv_reg[0]/Q
                         net (fo=1, unplaced)         0.125    -0.692    u/clkdiv_reg_n_0_[0]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[0]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[0]_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.577 r  u/clkdiv_reg[0]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    -0.577    u/clkdiv_reg[0]_i_1_n_7
                         FDRE                                         r  u/clkdiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[0]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            u/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.158%)  route 0.125ns (32.842%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[12]/Q
                         net (fo=1, unplaced)         0.125    -0.692    u/clkdiv_reg_n_0_[12]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[12]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[12]_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.577 r  u/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    -0.577    u/clkdiv_reg[12]_i_1_n_7
                         FDRE                                         r  u/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[12]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            u/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.158%)  route 0.125ns (32.842%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[16]/Q
                         net (fo=1, unplaced)         0.125    -0.692    u/clkdiv_reg_n_0_[16]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[16]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[16]_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.577 r  u/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    -0.577    u/clkdiv_reg[16]_i_1_n_7
                         FDRE                                         r  u/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[16]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            u/clkdiv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.158%)  route 0.125ns (32.842%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[4]/Q
                         net (fo=1, unplaced)         0.125    -0.692    u/clkdiv_reg_n_0_[4]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[4]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[4]_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.577 r  u/clkdiv_reg[4]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    -0.577    u/clkdiv_reg[4]_i_1_n_7
                         FDRE                                         r  u/clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[4]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            u/clkdiv_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.158%)  route 0.125ns (32.842%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[8]/Q
                         net (fo=1, unplaced)         0.125    -0.692    u/clkdiv_reg_n_0_[8]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[8]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[8]_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.577 r  u/clkdiv_reg[8]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    -0.577    u/clkdiv_reg[8]_i_1_n_7
                         FDRE                                         r  u/clkdiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[8]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            u/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.249ns (63.537%)  route 0.143ns (36.463%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[19]/Q
                         net (fo=9, unplaced)         0.143    -0.675    u/s[1]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.630 r  u/clkdiv[16]_i_2/O
                         net (fo=1, unplaced)         0.000    -0.630    u/clkdiv[16]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.567 r  u/clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.567    u/clkdiv_reg[16]_i_1_n_4
                         FDRE                                         r  u/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[19]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.567    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            u/clkdiv_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.251ns (63.451%)  route 0.145ns (36.549%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[13]/Q
                         net (fo=1, unplaced)         0.145    -0.673    u/clkdiv_reg_n_0_[13]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.628 r  u/clkdiv[12]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.628    u/clkdiv[12]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.563 r  u/clkdiv_reg[12]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    -0.563    u/clkdiv_reg[12]_i_1_n_6
                         FDRE                                         r  u/clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[13]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            u/clkdiv_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.251ns (63.451%)  route 0.145ns (36.549%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[17]/Q
                         net (fo=1, unplaced)         0.145    -0.673    u/clkdiv_reg_n_0_[17]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.628 r  u/clkdiv[16]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.628    u/clkdiv[16]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.563 r  u/clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    -0.563    u/clkdiv_reg[16]_i_1_n_6
                         FDRE                                         r  u/clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[17]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            u/clkdiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.251ns (63.451%)  route 0.145ns (36.549%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[1]/Q
                         net (fo=1, unplaced)         0.145    -0.673    u/clkdiv_reg_n_0_[1]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.628 r  u/clkdiv[0]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.628    u/clkdiv[0]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.563 r  u/clkdiv_reg[0]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    -0.563    u/clkdiv_reg[0]_i_1_n_6
                         FDRE                                         r  u/clkdiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[1]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            u/clkdiv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.251ns (63.451%)  route 0.145ns (36.549%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[5]/Q
                         net (fo=1, unplaced)         0.145    -0.673    u/clkdiv_reg_n_0_[5]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.628 r  u/clkdiv[4]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.628    u/clkdiv[4]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.563 r  u/clkdiv_reg[4]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    -0.563    u/clkdiv_reg[4]_i_1_n_6
                         FDRE                                         r  u/clkdiv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[5]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[5]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Destination:            u/clkdiv_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@14.925ns period=29.851ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.251ns (63.451%)  route 0.145ns (36.549%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[9]/Q
                         net (fo=1, unplaced)         0.145    -0.673    u/clkdiv_reg_n_0_[9]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.628 r  u/clkdiv[8]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.628    u/clkdiv[8]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.563 r  u/clkdiv_reg[8]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    -0.563    u/clkdiv_reg[8]_i_1_n_6
                         FDRE                                         r  u/clkdiv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=4311, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[9]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clk_out_clk_wiz_gen
Waveform(ns):       { 0.000 14.925 }
Period(ns):         29.851
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         29.851      27.275               gcm_aes_instance/sel__81/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         29.851      27.275               gcm_aes_instance/sel__81/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         29.851      27.275               gcm_aes_instance/sel__105/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         29.851      27.275               gcm_aes_instance/sel__105/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         29.851      27.275               gcm_aes_instance/sel__129/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         29.851      27.275               gcm_aes_instance/sel__129/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         29.851      27.275               gcm_aes_instance/sel__107/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         29.851      27.275               gcm_aes_instance/sel__107/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         29.851      27.275               gcm_aes_instance/sel__2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         29.851      27.275               gcm_aes_instance/sel__2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         29.851      27.275               gcm_aes_instance/sel__20/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         29.851      27.275               gcm_aes_instance/sel__20/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         29.851      27.275               gcm_aes_instance/sel__82/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         29.851      27.275               gcm_aes_instance/sel__82/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         29.851      27.275               gcm_aes_instance/sel__45/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         29.851      27.275               gcm_aes_instance/sel__45/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         29.851      27.275               gcm_aes_instance/sel__12__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         29.851      27.275               gcm_aes_instance/sel__12__0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         29.851      27.275               gcm_aes_instance/sel__48/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         29.851      27.275               gcm_aes_instance/sel__48/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       29.851      183.509              clk_gen_instance/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s4_key_schedule_reg[896]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s4_key_schedule_reg[896]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s4_key_schedule_reg[897]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s4_key_schedule_reg[897]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s4_key_schedule_reg[898]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s4_key_schedule_reg[898]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s4_key_schedule_reg[899]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s4_key_schedule_reg[899]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s4_key_schedule_reg[900]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s4_key_schedule_reg[900]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s4_key_schedule_reg[901]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s4_key_schedule_reg[901]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s4_key_schedule_reg[902]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s4_key_schedule_reg[902]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s4_key_schedule_reg[903]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s4_key_schedule_reg[903]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s4_key_schedule_reg[904]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s4_key_schedule_reg[904]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s4_key_schedule_reg[905]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s4_key_schedule_reg[905]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s4_key_schedule_reg[896]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s4_key_schedule_reg[897]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s4_key_schedule_reg[898]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s4_key_schedule_reg[899]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s4_key_schedule_reg[900]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s4_key_schedule_reg[901]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s4_key_schedule_reg[902]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s4_key_schedule_reg[903]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s4_key_schedule_reg[904]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s4_key_schedule_reg[905]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s4_key_schedule_reg[906]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s4_key_schedule_reg[907]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s4_key_schedule_reg[908]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s4_key_schedule_reg[909]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s4_key_schedule_reg[910]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s4_key_schedule_reg[911]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s4_key_schedule_reg[912]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s4_key_schedule_reg[913]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s4_key_schedule_reg[914]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         14.925      13.945               gcm_aes_instance/r_s4_key_schedule_reg[915]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  w_clkfbout_clk_wiz_gen
  To Clock:  w_clkfbout_clk_wiz_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clkfbout_clk_wiz_gen
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845               clk_gen_instance/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751               clk_gen_instance/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751               clk_gen_instance/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000               clk_gen_instance/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360              clk_gen_instance/mmcm_adv_inst/CLKFBOUT



