
---------- Begin Simulation Statistics ----------
simSeconds                                   2.102383                       # Number of seconds simulated (Second)
simTicks                                 2102383345769                       # Number of ticks simulated (Tick)
finalTick                                2102383345769                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    513.14                       # Real time elapsed on the host (Second)
hostTickRate                               4097058266                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8647924                       # Number of bytes of host memory used (Byte)
simInsts                                     54437246                       # Number of instructions simulated (Count)
simOps                                       92278901                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   106086                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     179830                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        157682693                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.896596                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.345233                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return             0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total              0                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total             0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss              0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted             0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                    0                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted               0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total             0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 2102383345769                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                    0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                      0                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes                  0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                      0                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                   0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commitStats0.numInsts             54437246                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               92278901                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.896596                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.345233                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass      1610981      1.75%      1.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     70765138     76.69%     78.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        47190      0.05%     78.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        39630      0.04%     78.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd        54078      0.06%     78.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     78.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1312      0.00%     78.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     78.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     78.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     78.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     78.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     78.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         6606      0.01%     78.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     78.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       169407      0.18%     78.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            6      0.00%     78.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        44944      0.05%     78.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        60396      0.07%     78.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     78.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     78.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     78.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         1828      0.00%     78.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     78.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     78.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     78.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd        15628      0.02%     78.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     78.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     78.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt        31256      0.03%     78.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv        15628      0.02%     78.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     78.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     12001828     13.01%     91.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      7271339      7.88%     99.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       111302      0.12%     99.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite        30404      0.03%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     92278901                       # Class of committed instruction. (Count)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps     30176283                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch2.intInstructions                  91                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions                  0                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions                 0                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                    0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                   0                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data          21618109                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total             21618109                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data         21618110                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total            21618110                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data          981211                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total             981211                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data         981212                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total            981212                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data 188760880860                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total  188760880860                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data 188760880860                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total 188760880860                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data      22599320                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total         22599320                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data     22599322                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total        22599322                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.043418                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.043418                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.043418                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.043418                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 192375.422677                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 192375.422677                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 192375.226618                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 192375.226618                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks          446395                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total               446395                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data         90881                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total            90881                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data        90881                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total           90881                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data       890330                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total         890330                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data       890331                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total        890331                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data 157301947353                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total 157301947353                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data 157302174014                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total 157302174014                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.039396                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.039396                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.039396                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.039396                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 176678.251157                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 176678.251157                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 176678.307297                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 176678.307297                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                    890336                       # number of replacements (Count)
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data          649                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total          649                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data           69                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total           69                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data     14306309                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total     14306309                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data          718                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total          718                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.096100                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.096100                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 207337.811594                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 207337.811594                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data           69                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total           69                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data     56918577                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total     56918577                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.096100                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.096100                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 824906.913043                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 824906.913043                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data          718                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total          718                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data          718                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total          718                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data        14602833                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total           14602833                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data        680179                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total           680179                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data 134659753422                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total 134659753422                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data     15283012                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total       15283012                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.044506                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.044506                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 197976.934633                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 197976.934633                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data        58193                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total          58193                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data       621986                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total       621986                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data 112465281631                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total 112465281631                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.040698                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.040698                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 180816.419712                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 180816.419712                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.SoftPFReq.hits::cpu.data             1                       # number of SoftPFReq hits (Count)
system.cpu.l1d.SoftPFReq.hits::total                1                       # number of SoftPFReq hits (Count)
system.cpu.l1d.SoftPFReq.misses::cpu.data            1                       # number of SoftPFReq misses (Count)
system.cpu.l1d.SoftPFReq.misses::total              1                       # number of SoftPFReq misses (Count)
system.cpu.l1d.SoftPFReq.accesses::cpu.data            2                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.l1d.SoftPFReq.accesses::total            2                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.l1d.SoftPFReq.missRate::cpu.data     0.500000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.l1d.SoftPFReq.missRate::total     0.500000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.l1d.SoftPFReq.mshrMisses::cpu.data            1                       # number of SoftPFReq MSHR misses (Count)
system.cpu.l1d.SoftPFReq.mshrMisses::total            1                       # number of SoftPFReq MSHR misses (Count)
system.cpu.l1d.SoftPFReq.mshrMissLatency::cpu.data       226661                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.l1d.SoftPFReq.mshrMissLatency::total       226661                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.l1d.SoftPFReq.mshrMissRate::cpu.data     0.500000                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.l1d.SoftPFReq.mshrMissRate::total     0.500000                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.l1d.SoftPFReq.avgMshrMissLatency::cpu.data       226661                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.SoftPFReq.avgMshrMissLatency::total       226661                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data        7015276                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total           7015276                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data       301032                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total          301032                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data  54101127438                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total  54101127438                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data      7316308                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total       7316308                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.041145                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.041145                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 179718.858586                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 179718.858586                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data        32688                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total         32688                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data       268344                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total       268344                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data  44836665722                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total  44836665722                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.036678                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.036678                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 167086.522233                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 167086.522233                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 2102383345769                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse               63.999213                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                17786345                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                890336                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                 19.977115                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                 546653                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data    63.999213                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data        0.999988                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total           0.999988                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::0               3                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1               7                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::4              54                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses              23491158                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses             23491158                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2102383345769                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst          21268731                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total             21268731                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst         21268731                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total            21268731                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst         2060983                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total            2060983                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst        2060983                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total           2060983                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst 435099922230                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total  435099922230                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst 435099922230                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total 435099922230                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst      23329714                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total         23329714                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst     23329714                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total        23329714                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.088342                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.088342                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.088342                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.088342                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 211112.814725                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 211112.814725                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 211112.814725                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 211112.814725                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrMisses::cpu.inst      2060983                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total        2060983                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst      2060983                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total       2060983                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst 407620849224                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total 407620849224                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst 407620849224                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total 407620849224                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.088342                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.088342                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.088342                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.088342                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 197779.821194                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 197779.821194                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 197779.821194                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 197779.821194                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                   2060918                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst        21268731                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total           21268731                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst       2060983                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total          2060983                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst 435099922230                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total 435099922230                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst     23329714                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total       23329714                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.088342                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.088342                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 211112.814725                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 211112.814725                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst      2060983                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total      2060983                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst 407620849224                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total 407620849224                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.088342                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.088342                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 197779.821194                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 197779.821194                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 2102383345769                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse               63.997353                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                18234382                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs               2060918                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                  8.847699                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                 213328                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst    63.997353                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst        0.999959                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total           0.999959                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0               9                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1              26                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::2               1                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::4              28                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses              25390696                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses             25390696                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2102383345769                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses                15768236                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                10391825                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                     22077                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       783                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2102383345769                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                23329860                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       542                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2102383345769                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 2102383345769                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                 54437246                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   92278901                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                 31360                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples     15937.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples   2060983.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples    292471.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.010417304148                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           886                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           886                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              5693216                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               15060                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      2951383                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      446395                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    2951383                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    446395                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                  597929                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                 430458                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.02                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       23.12                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                2951383                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                446395                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  2266982                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                    86461                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       11                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     862                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     878                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     887                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     887                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     887                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     887                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     887                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     887                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     886                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     886                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     886                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     886                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     886                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     886                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     886                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     886                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     886                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     886                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          886                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      195.945824                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      50.120427                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     474.689076                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-255            732     82.62%     82.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-511           48      5.42%     88.04% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-767           39      4.40%     92.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::768-1023           23      2.60%     95.03% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-1279           17      1.92%     96.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1280-1535            7      0.79%     97.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1536-1791            8      0.90%     98.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1792-2047            3      0.34%     98.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-2303            2      0.23%     99.21% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2304-2559            2      0.23%     99.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2560-2815            2      0.23%     99.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3840-4095            2      0.23%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7168-7423            1      0.11%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            886                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          886                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.961625                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.959929                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.239338                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                 9      1.02%      1.02% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                16      1.81%      2.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               861     97.18%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            886                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                 38267456                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                188888512                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              28569280                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               89844943.06432456                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               13588996.53457351                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   2102383265771                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      618752.39                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst    131902912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     18718144                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks      1018496                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 62739705.518240369856                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 8903297.316195854917                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 484448.282017502002                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst      2060983                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data       890400                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks       446395                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst  60061177656                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  10277427657                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 2573107379086                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     29142.01                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     11542.48                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks   5764194.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst    131902912                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     56985600                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       188888512                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst    131902912                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total    131902912                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks     28569280                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     28569280                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst       2060983                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data        890400                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          2951383                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks       446395                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          446395                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        62739706                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        27105238                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           89844943                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     62739706                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       62739706                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     13588997                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          13588997                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     13588997                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       62739706                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       27105238                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         103433940                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               2353454                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                15914                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        480436                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         75686                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         98620                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        127983                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         38481                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        275677                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        429993                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        283362                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        258356                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         19722                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         3407                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        13996                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         8210                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        44001                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        17911                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       177613                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           950                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          1080                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           840                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           842                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          1016                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          2645                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           864                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           792                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           760                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           752                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          888                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          799                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          638                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         1025                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         1104                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          919                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              26211342813                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            11767270000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         70338605313                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 11137.39                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            29887.39                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              1449950                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               14074                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             61.61                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            88.44                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       905341                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   167.493981                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   127.483917                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   138.702093                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       389820     43.06%     43.06% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       281471     31.09%     74.15% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383       143792     15.88%     90.03% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        46547      5.14%     95.17% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        31966      3.53%     98.70% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767        10404      1.15%     99.85% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          309      0.03%     99.89% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          174      0.02%     99.91% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          858      0.09%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       905341                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead          150621056                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten         1018496                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                71.643003                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 0.484448                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.56                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.56                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                61.79                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 2102383345769                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       4866481200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy       2586588510                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy     12925099320                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       47131380                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 165960175680.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 524703201240                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 365459877600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   1076548554930                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    512.061017                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 945138276983                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  70203120000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 1087041948786                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       1597674960                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        849180585                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      3878562240                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       35939700                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 165960175680.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 332511243630                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 527305736640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   1032138513435                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    490.937352                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 1367168254321                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  70203120000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 665011971448                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 2102383345769                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             2682969                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        446395                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           2504859                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             268413                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            268413                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        2682970                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port      2671136                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total      2671136                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port      6182883                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total      6182883                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 8854019                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port     85554880                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total     85554880                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port    131902848                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total    131902848                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                217457728                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            2951383                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  2951383    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              2951383                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2102383345769                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy        102506997261                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        61679000280                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy       140188883111                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        5902637                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      2951254                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                        14354418                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                       143328275                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000094                       # Number of seconds simulated (Second)
simTicks                                     94410973                       # Number of ticks simulated (Tick)
finalTick                                2102477756742                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.02                       # Real time elapsed on the host (Second)
hostTickRate                               4330579928                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8647924                       # Number of bytes of host memory used (Byte)
simInsts                                     54439829                       # Number of instructions simulated (Count)
simOps                                       92283198                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                               2355071336                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                 3990969943                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                             7081                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.741386                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.364779                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return             0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total              0                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total             0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss              0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted             0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                    0                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted               0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total             0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED     94410973                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                    0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                      0                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes                  0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                      0                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                   0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commitStats0.numInsts                 2583                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                   4297                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.741386                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.364779                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass           83      1.93%      1.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu         3381     78.68%     80.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult            1      0.02%     80.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0      0.00%     80.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0      0.00%     80.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     80.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     80.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     80.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     80.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     80.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     80.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     80.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     80.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     80.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            8      0.19%     80.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     80.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            2      0.05%     80.87% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            2      0.05%     80.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     80.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead          513     11.94%     92.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite          305      7.10%     99.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            2      0.05%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total         4297                       # Class of committed instruction. (Count)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps         1574                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch2.intInstructions                   5                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions                  0                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions                 0                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                    0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                   0                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data               878                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total                  878                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data              878                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total                 878                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data              17                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total                 17                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data             17                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total                17                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data      3453247                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total       3453247                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data      3453247                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total      3453247                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data           895                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total              895                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data          895                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total             895                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.018994                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.018994                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.018994                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.018994                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 203132.176471                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 203132.176471                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 203132.176471                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 203132.176471                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks               6                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total                    6                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data             3                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total                3                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data            3                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total               3                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data           14                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total             14                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data           14                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total            14                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data      2546603                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total      2546603                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data      2546603                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total      2546603                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.015642                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.015642                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.015642                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.015642                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 181900.214286                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 181900.214286                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 181900.214286                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 181900.214286                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                        14                       # number of replacements (Count)
system.cpu.l1d.ReadReq.hits::cpu.data             574                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total                574                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data            16                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total               16                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data      3279918                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total      3279918                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data          590                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total            590                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.027119                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.027119                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 204994.875000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 204994.875000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data            3                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total              3                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data           13                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total           13                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data      2386607                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total      2386607                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.022034                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.022034                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 183585.153846                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 183585.153846                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data            304                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total               304                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data            1                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total               1                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data       173329                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total       173329                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data          305                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total           305                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.003279                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.003279                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data       173329                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total       173329                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrMisses::cpu.data            1                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total            1                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data       159996                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total       159996                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.003279                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.003279                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data       159996                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total       159996                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED     94410973                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                     116                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                    14                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                  8.285714                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::1               7                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::2               3                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::4              54                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses                   909                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses                  909                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED     94410973                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst              1041                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total                 1041                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst             1041                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total                1041                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst              81                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total                 81                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst             81                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total                81                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst     17172904                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total      17172904                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst     17172904                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total     17172904                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst          1122                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total             1122                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst         1122                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total            1122                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.072193                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.072193                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.072193                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.072193                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 212011.160494                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 212011.160494                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 212011.160494                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 212011.160494                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrMisses::cpu.inst           81                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total             81                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst           81                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total            81                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst     16092931                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total     16092931                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst     16092931                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total     16092931                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.072193                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.072193                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.072193                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.072193                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 198678.160494                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 198678.160494                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 198678.160494                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 198678.160494                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                        81                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst            1041                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total               1041                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst            81                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total               81                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst     17172904                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total     17172904                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst         1122                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total           1122                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.072193                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.072193                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 212011.160494                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 212011.160494                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst           81                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total           81                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst     16092931                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total     16092931                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.072193                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.072193                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 198678.160494                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 198678.160494                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED     94410973                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                     832                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                    81                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                 10.271605                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0               5                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1              30                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::2               2                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::4              27                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses                  1203                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses                 1203                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED     94410973                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses                     618                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                     450                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     94410973                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                    1122                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     94410973                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON     94410973                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                     2583                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                       4297                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     1                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples        81.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples         7.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000000371236                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                  206                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                           95                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           6                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                         95                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                         6                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       7                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      6                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.02                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       23.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                     95                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     6                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                       84                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.bytesReadWrQ                      448                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                     6080                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                   384                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               64399293.92529404                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               4067323.82686068                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                       94450972                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      935158.14                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst         5184                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 54908871.662619128823                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 4745211.131337455474                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst           81                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks            6                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst      2465303                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data       241250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     30435.84                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     17232.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst         5120                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total            6016                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst         5120                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total         5120                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks          384                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total          384                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst            80                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data            14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total               94                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks            6                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total               6                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        54230984                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data         9490422                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           63721407                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     54230984                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       54230984                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks      4067324                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total           4067324                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks      4067324                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       54230984                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data        9490422                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          67788730                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                    88                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0            24                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1             3                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2             6                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3             8                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4             2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5            14                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7            14                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8            13                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15            4                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                  1056553                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                 440000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat             2706553                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 12006.28                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            30756.28                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                   50                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             56.82                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples           37                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   152.216216                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   127.094733                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev    95.823662                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::64-95           13     35.14%     35.14% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-159           12     32.43%     67.57% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::192-223            2      5.41%     72.97% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-287            7     18.92%     91.89% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::320-351            2      5.41%     97.30% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::448-479            1      2.70%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total           37                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead               5632                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten               0                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                59.654083                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.47                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.47                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                56.82                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED     94410973                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy           214200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy           106260                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy          499800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 7375680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy     21082590                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy     18500160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy       47778690                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    506.071365                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE     47911236                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF      3120000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT     43379737                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy            57120                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy            34155                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy          121380                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 7375680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy     11529960                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy     26544480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy       45662775                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    483.659617                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE     68889630                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF      3120000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT     22401343                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED     94410973                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                  94                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty             6                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                89                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                  1                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                 1                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq             94                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port           42                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total           42                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port          243                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total          243                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                     285                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port         1280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total         1280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port         5184                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total         5184                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                     6464                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                 95                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                       95    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                   95                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     94410973                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy             2853262                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy             962048                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy            5514874                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests            190                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests           95                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                             579                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                            6502                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.002469                       # Number of seconds simulated (Second)
simTicks                                   2468978274                       # Number of ticks simulated (Tick)
finalTick                                2104946735016                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.31                       # Real time elapsed on the host (Second)
hostTickRate                               7891487966                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8661236                       # Number of bytes of host memory used (Byte)
simInsts                                     54488458                       # Number of instructions simulated (Count)
simOps                                       92375178                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                173584850                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                  294274686                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                           185178                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               3.807975                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.262607                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return             0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total              0                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total             0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss              0                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted             0                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                    0                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted               0                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total             0                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   2468978274                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                    0                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                      0                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes                  0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                      0                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                   0                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commitStats0.numInsts                48629                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                  91980                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  3.807975                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.262607                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass         1355      1.47%      1.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu        64558     70.19%     71.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult          123      0.13%     71.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv          303      0.33%     72.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd          177      0.19%     72.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     72.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          288      0.31%     72.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     72.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     72.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     72.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     72.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     72.63% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          312      0.34%     72.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     72.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          204      0.22%     73.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     73.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          154      0.17%     73.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc          639      0.69%     74.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     74.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     74.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     74.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            7      0.01%     74.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     74.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     74.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     74.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            1      0.00%     74.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            3      0.00%     74.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead        14426     15.68%     89.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite         7790      8.47%     98.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead          868      0.94%     99.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite          771      0.84%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total        91980                       # Class of committed instruction. (Count)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps        16323                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch2.intInstructions                   3                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions                  0                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions                 0                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                    0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                   0                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data             22512                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total                22512                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data            22512                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total               22512                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data            2744                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total               2744                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data           2744                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total              2744                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data    581305467                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total     581305467                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data    581305467                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total    581305467                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data         25256                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total            25256                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data        25256                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total           25256                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.108647                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.108647                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.108647                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.108647                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 211846.015671                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 211846.015671                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 211846.015671                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 211846.015671                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks             737                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total                  737                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data           279                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total              279                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data          279                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total             279                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data         2465                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total           2465                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data         2465                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total          2465                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data    488521120                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total    488521120                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data    488521120                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total    488521120                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.097601                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.097601                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.097601                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.097601                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 198183.010142                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 198183.010142                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 198183.010142                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 198183.010142                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                      2492                       # number of replacements (Count)
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data          272                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total          272                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data           27                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total           27                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data      5399865                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total      5399865                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data          299                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total          299                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.090301                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.090301                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data       199995                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total       199995                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data           27                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total           27                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data     22399440                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total     22399440                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.090301                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.090301                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 829608.888889                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 829608.888889                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data          299                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total          299                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data          299                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total          299                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data           14776                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total              14776                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data          2213                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total             2213                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data    473921485                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total    473921485                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data        16989                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total          16989                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.130261                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.130261                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 214153.404880                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 214153.404880                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data           89                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total             89                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data         2124                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total         2124                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data    426042682                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total    426042682                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.125022                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.125022                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 200585.066855                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 200585.066855                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data           7736                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total              7736                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data          531                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total             531                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data    107383982                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total    107383982                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data         8267                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total          8267                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.064231                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.064231                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 202229.721281                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 202229.721281                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data          190                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total           190                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data          341                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total          341                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data     62478438                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total     62478438                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.041248                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.041248                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 183221.225806                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 183221.225806                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED   2468978274                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                 4749883                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                  2556                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs               1858.326682                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::0               7                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1              38                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::2              19                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses                 28346                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses                28346                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2468978274                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst             11795                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total                11795                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst            11795                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total               11795                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst            4554                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total               4554                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst           4554                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total              4554                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst    952869511                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total     952869511                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst    952869511                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total    952869511                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst         16349                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total            16349                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst        16349                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total           16349                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.278549                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.278549                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.278549                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.278549                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 209237.925121                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 209237.925121                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 209237.925121                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 209237.925121                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrMisses::cpu.inst         4554                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total           4554                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst         4554                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total          4554                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst    892137696                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total    892137696                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst    892137696                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total    892137696                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.278549                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.278549                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.278549                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.278549                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 195901.997365                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 195901.997365                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 195901.997365                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 195901.997365                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                      4555                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst           11795                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total              11795                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst          4554                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total             4554                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst    952869511                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total    952869511                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst        16349                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total          16349                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.278549                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.278549                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 209237.925121                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 209237.925121                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst         4554                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total         4554                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst    892137696                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total    892137696                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.278549                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.278549                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 195901.997365                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 195901.997365                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED   2468978274                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                 5111971                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                  4619                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs               1106.726781                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              19                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1              43                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::2               2                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses                 20904                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses                20904                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2468978274                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses                   17825                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                    8832                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       705                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         8                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2468978274                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                   16396                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       258                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2468978274                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   2468978274                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                    48629                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                      91980                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    12                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples       502.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      4554.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples      2013.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       4.000432419190                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            28                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            28                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                14499                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                 475                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         7046                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                         737                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       7046                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                       737                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     479                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                    235                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.03                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.61                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   7046                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                   737                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     6363                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      202                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      26                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      27                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      28                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      28                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      28                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      28                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      28                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      28                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      29                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      28                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      28                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      28                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      28                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      28                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      28                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      28                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      28                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      28                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           28                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean    78087.750000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean     284.743337                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev   411942.765099                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-131071           27     96.43%     96.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2.09715e+06-2.22822e+06            1      3.57%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             28                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           28                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.892857                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.887888                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.416270                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                 1      3.57%      3.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 1      3.57%      7.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                26     92.86%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             28                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    30656                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   450944                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 47168                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               182643972.50828138                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               19104258.83318243                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     2468724947                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      317194.52                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       291456                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data       128832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks        32064                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 118047211.297574996948                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 52180289.051826626062                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 12986748.541959831491                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         4554                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data         2492                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks          737                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst    125012004                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data     71640503                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 46059844569900                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     27451.03                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     28748.20                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks 62496396974.08                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       291520                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data       159488                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          451008                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       291520                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       291520                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks        47168                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        47168                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          4555                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data          2492                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             7047                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks          737                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total             737                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst       118073133                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        64596761                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          182669894                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst    118073133                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total      118073133                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     19104259                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          19104259                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     19104259                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst      118073133                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       64596761                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         201774153                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  6567                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                  501                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           316                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           401                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           411                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           251                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           398                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           658                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           812                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           127                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           289                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           857                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          240                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          412                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          196                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          633                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          413                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          153                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0            13                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1            18                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2            18                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3            11                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4            11                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           163                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6            15                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           112                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8            20                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9            20                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10           25                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11           32                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12           25                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13           14                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            4                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 73521257                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               32835000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           196652507                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 11195.56                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            29945.56                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 4120                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                 382                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             62.74                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            76.25                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         2565                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   176.280702                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   128.194477                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   163.907424                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         1166     45.46%     45.46% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          760     29.63%     75.09% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          297     11.58%     86.67% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          158      6.16%     92.83% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          109      4.25%     97.08% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           39      1.52%     98.60% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           21      0.82%     99.42% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023            7      0.27%     99.69% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151            8      0.31%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         2565                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead             420288                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten           32064                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               170.227500                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                12.986749                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.43                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.33                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.10                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                63.70                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2468978274                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         10238760                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          5445825                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        24097500                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy        1884420                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 194840880.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    955042410                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    143841600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     1335391395                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    540.868022                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    365577850                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     82420000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   2020980424                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          8082480                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          4288350                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        22798020                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy         730800                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 194840880.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    924988590                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    169150080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     1324879200                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    536.610311                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    431580503                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     82420000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   1954977771                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   2468978274                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                6679                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           737                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              6310                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                368                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               368                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           6678                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port         7476                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total         7476                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port        13664                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total        13664                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   21140                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port       206656                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total       206656                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port       291520                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total       291520                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   498176                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               7046                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.000568                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.023821                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     7042     99.94%     99.94% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        4      0.06%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 7046                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2468978274                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy           227207653                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          170055208                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy          309879845                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          14093                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         7047                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                           42164                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                          143014                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
