// Seed: 165041615
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_16;
  assign id_11 = id_16;
  wire id_17 = id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  input wire id_25;
  output wire id_24;
  output wire id_23;
  output wire id_22;
  output wire id_21;
  output wire id_20;
  input wire id_19;
  input wire id_18;
  output wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  specify
    if (id_25) (posedge id_26 => (id_27  : $realtime)) = (-1  : $realtime : 1, {
      $realtime, -1
    } : (id_27): id_16 | 1'b0 | id_16);
    (id_28 + => id_29) = (-1  : id_3  : -1'b0, !id_6 == -1'b0 : $realtime : id_16);
    (  posedge  id_30  =>  (  id_31  :  !  id_29  )  )  =  (  id_19  [  ! $realtime ]  :  -1  :  id_5  |  1 'b0 ,  id_15  :  id_26  :  !  id_30  )  ;
  endspecify
  module_0 modCall_1 (
      id_8,
      id_10,
      id_5,
      id_28,
      id_14,
      id_5,
      id_26,
      id_29,
      id_4,
      id_31,
      id_8,
      id_12,
      id_22,
      id_28,
      id_26
  );
endmodule
